//Revision: $Id: //dwh/ddr_iip/umctl5/DWC_ddrctl_lpddr54_MAIN_BR/DWC_ddr_umctl5/src/apb/DWC_ddrctl_apb_defines.svh#21 $
// ------------------------------------------------------------------------------
// 
// Copyright 2024 Synopsys, INC.
// 
// This Synopsys IP and all associated documentation are proprietary to
// Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
// written license agreement with Synopsys, Inc. All other use, reproduction,
// modification, or distribution of the Synopsys IP or the associated
// documentation is strictly prohibited.
// Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
//            Inclusivity and Diversity" (Refer to article 000036315 at
//                        https://solvnetplus.synopsys.com)
// 
// Component Name   : DWC_ddrctl_lpddr54
// Component Version: 1.60a-lca00
// Release Type     : LCA
// Build ID         : 43.27.35.4.TreMctl_163.DwsDdrChip_8.14.6.DwsDdrctlTop_5.9.7
// ------------------------------------------------------------------------------

`ifndef __GUARD__DWC_DDRCTL_APB_DEFINES__SVH__
`define __GUARD__DWC_DDRCTL_APB_DEFINES__SVH__
`define SHIFTAPBADDR(a) a>>2
`define UMCTL2_REGS_REGB_DDRC_CH0_BASE_ADDRESS 32'h10000
`define UMCTL2_REGS_REGB_DDRC_CH0_RANGE 32'h1000


// Register MSTR0 
`define REGB_DDRC_CH0_MSTR0_ADDR `SHIFTAPBADDR( 32'h00010000 )
`define REGB_DDRC_CH0_MSK_MSTR0_DDR4 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_MSTR0_DDR4 1
`define REGB_DDRC_CH0_OFFSET_MSTR0_DDR4 0
`define REGB_DDRC_CH0_DFLT_MSTR0_DDR4 1'h0
`define REGB_DDRC_CH0_MSK_MSTR0_LPDDR4 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_MSTR0_LPDDR4 1
`define REGB_DDRC_CH0_OFFSET_MSTR0_LPDDR4 1
`define REGB_DDRC_CH0_DFLT_MSTR0_LPDDR4 1'h0
`define REGB_DDRC_CH0_MSK_MSTR0_DDR5 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_MSTR0_DDR5 1
`define REGB_DDRC_CH0_OFFSET_MSTR0_DDR5 2
`define REGB_DDRC_CH0_DFLT_MSTR0_DDR5 1'h0
`define REGB_DDRC_CH0_MSK_MSTR0_LPDDR5 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_MSTR0_LPDDR5 1
`define REGB_DDRC_CH0_OFFSET_MSTR0_LPDDR5 3
`define REGB_DDRC_CH0_DFLT_MSTR0_LPDDR5 1'h0
`define REGB_DDRC_CH0_MSK_MSTR0_BANK_CONFIG 32'b00000000000000000000000000110000
`define REGB_DDRC_CH0_SIZE_MSTR0_BANK_CONFIG 2
`define REGB_DDRC_CH0_OFFSET_MSTR0_BANK_CONFIG 4
`define REGB_DDRC_CH0_DFLT_MSTR0_BANK_CONFIG 2'h1
`define REGB_DDRC_CH0_MSK_MSTR0_BG_CONFIG 32'b00000000000000000000000011000000
`define REGB_DDRC_CH0_SIZE_MSTR0_BG_CONFIG 2
`define REGB_DDRC_CH0_OFFSET_MSTR0_BG_CONFIG 6
`define REGB_DDRC_CH0_DFLT_MSTR0_BG_CONFIG 2'h2
`define REGB_DDRC_CH0_MSK_MSTR0_BURST_MODE 32'b00000000000000000000000100000000
`define REGB_DDRC_CH0_SIZE_MSTR0_BURST_MODE 1
`define REGB_DDRC_CH0_OFFSET_MSTR0_BURST_MODE 8
`define REGB_DDRC_CH0_DFLT_MSTR0_BURST_MODE 1'h0
`define REGB_DDRC_CH0_MSK_MSTR0_BURSTCHOP 32'b00000000000000000000001000000000
`define REGB_DDRC_CH0_SIZE_MSTR0_BURSTCHOP 1
`define REGB_DDRC_CH0_OFFSET_MSTR0_BURSTCHOP 9
`define REGB_DDRC_CH0_DFLT_MSTR0_BURSTCHOP 1'h0
`define REGB_DDRC_CH0_MSK_MSTR0_EN_2T_TIMING_MODE 32'b00000000000000000000010000000000
`define REGB_DDRC_CH0_SIZE_MSTR0_EN_2T_TIMING_MODE 1
`define REGB_DDRC_CH0_OFFSET_MSTR0_EN_2T_TIMING_MODE 10
`define REGB_DDRC_CH0_DFLT_MSTR0_EN_2T_TIMING_MODE 1'h0
`define REGB_DDRC_CH0_MSK_MSTR0_LPDDR5X 32'b00000000000000000000100000000000
`define REGB_DDRC_CH0_SIZE_MSTR0_LPDDR5X 1
`define REGB_DDRC_CH0_OFFSET_MSTR0_LPDDR5X 11
`define REGB_DDRC_CH0_DFLT_MSTR0_LPDDR5X 1'h0
`define REGB_DDRC_CH0_MSK_MSTR0_DATA_BUS_WIDTH 32'b00000000000000000011000000000000
`define REGB_DDRC_CH0_SIZE_MSTR0_DATA_BUS_WIDTH 2
`define REGB_DDRC_CH0_OFFSET_MSTR0_DATA_BUS_WIDTH 12
`define REGB_DDRC_CH0_DFLT_MSTR0_DATA_BUS_WIDTH 2'h0
`define REGB_DDRC_CH0_MSK_MSTR0_DLL_OFF_MODE 32'b00000000000000001000000000000000
`define REGB_DDRC_CH0_SIZE_MSTR0_DLL_OFF_MODE 1
`define REGB_DDRC_CH0_OFFSET_MSTR0_DLL_OFF_MODE 15
`define REGB_DDRC_CH0_DFLT_MSTR0_DLL_OFF_MODE 1'h0
`define REGB_DDRC_CH0_MSK_MSTR0_BURST_RDWR 32'b00000000000111110000000000000000
`define REGB_DDRC_CH0_SIZE_MSTR0_BURST_RDWR 5
`define REGB_DDRC_CH0_OFFSET_MSTR0_BURST_RDWR 16
`define REGB_DDRC_CH0_DFLT_MSTR0_BURST_RDWR 5'h4
`define REGB_DDRC_CH0_MSK_MSTR0_ACTIVE_LOGICAL_RANKS 32'b00000000111000000000000000000000
`define REGB_DDRC_CH0_SIZE_MSTR0_ACTIVE_LOGICAL_RANKS 3
`define REGB_DDRC_CH0_OFFSET_MSTR0_ACTIVE_LOGICAL_RANKS 21
`define REGB_DDRC_CH0_DFLT_MSTR0_ACTIVE_LOGICAL_RANKS 3'h0
`define REGB_DDRC_CH0_MSK_MSTR0_ACTIVE_RANKS ( (`MEMC_NUM_RANKS==2) ? 32'b00000011000000000000000000000000 : 32'b00001111000000000000000000000000)
`define REGB_DDRC_CH0_SIZE_MSTR0_ACTIVE_RANKS ((`MEMC_NUM_RANKS==2) ? 2 : 4)
`define REGB_DDRC_CH0_OFFSET_MSTR0_ACTIVE_RANKS 24
`define REGB_DDRC_CH0_DFLT_MSTR0_ACTIVE_RANKS ((`MEMC_NUM_RANKS==4) ? 'hF :((`MEMC_NUM_RANKS==2) ? 'h3 : 'h1))
`define REGB_DDRC_CH0_MSK_MSTR0_DEVICE_CONFIG 32'b11000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_MSTR0_DEVICE_CONFIG 2
`define REGB_DDRC_CH0_OFFSET_MSTR0_DEVICE_CONFIG 30
`define REGB_DDRC_CH0_DFLT_MSTR0_DEVICE_CONFIG 2'h0
`define REGB_DDRC_CH0_MSK_MSTR0 ( `REGB_DDRC_CH0_MSK_MSTR0_DDR4 | `REGB_DDRC_CH0_MSK_MSTR0_LPDDR4 | `REGB_DDRC_CH0_MSK_MSTR0_DDR5 | `REGB_DDRC_CH0_MSK_MSTR0_LPDDR5 | `REGB_DDRC_CH0_MSK_MSTR0_BANK_CONFIG | `REGB_DDRC_CH0_MSK_MSTR0_BG_CONFIG | `REGB_DDRC_CH0_MSK_MSTR0_BURST_MODE | `REGB_DDRC_CH0_MSK_MSTR0_BURSTCHOP | `REGB_DDRC_CH0_MSK_MSTR0_EN_2T_TIMING_MODE | `REGB_DDRC_CH0_MSK_MSTR0_LPDDR5X | `REGB_DDRC_CH0_MSK_MSTR0_DATA_BUS_WIDTH | `REGB_DDRC_CH0_MSK_MSTR0_DLL_OFF_MODE | `REGB_DDRC_CH0_MSK_MSTR0_BURST_RDWR | `REGB_DDRC_CH0_MSK_MSTR0_ACTIVE_LOGICAL_RANKS | `REGB_DDRC_CH0_MSK_MSTR0_ACTIVE_RANKS | `REGB_DDRC_CH0_MSK_MSTR0_DEVICE_CONFIG )
`define REGB_DDRC_CH0_RWONLY_MSK_MSTR0 ( 32'h0 | `REGB_DDRC_CH0_MSK_MSTR0_LPDDR4 | `REGB_DDRC_CH0_MSK_MSTR0_LPDDR5 | `REGB_DDRC_CH0_MSK_MSTR0_LPDDR5X | `REGB_DDRC_CH0_MSK_MSTR0_DATA_BUS_WIDTH | `REGB_DDRC_CH0_MSK_MSTR0_BURST_RDWR | `REGB_DDRC_CH0_MSK_MSTR0_ACTIVE_RANKS  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_MSTR0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_MSTR0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_MSTR0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_MSTR0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_MSTR0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_MSTR0_LPDDR4) << `REGB_DDRC_CH0_OFFSET_MSTR0_LPDDR4) | ((`REGB_DDRC_CH0_DFLT_MSTR0_LPDDR5) << `REGB_DDRC_CH0_OFFSET_MSTR0_LPDDR5) | ((`REGB_DDRC_CH0_DFLT_MSTR0_LPDDR5X) << `REGB_DDRC_CH0_OFFSET_MSTR0_LPDDR5X) | ((`REGB_DDRC_CH0_DFLT_MSTR0_DATA_BUS_WIDTH) << `REGB_DDRC_CH0_OFFSET_MSTR0_DATA_BUS_WIDTH) | ((`REGB_DDRC_CH0_DFLT_MSTR0_BURST_RDWR) << `REGB_DDRC_CH0_OFFSET_MSTR0_BURST_RDWR) | ((`REGB_DDRC_CH0_DFLT_MSTR0_ACTIVE_RANKS) << `REGB_DDRC_CH0_OFFSET_MSTR0_ACTIVE_RANKS)  )
`define REGB_DDRC_CH0_SIZE_MSTR0 32


// Register MSTR2 
`define REGB_DDRC_CH0_MSTR2_ADDR `SHIFTAPBADDR( 32'h00010008 )
`define REGB_DDRC_CH0_MSK_MSTR2_TARGET_FREQUENCY ( 32'hFFFFFFFF & {`DDRCTL_FREQUENCY_BITS{1'b1}})
`define REGB_DDRC_CH0_SIZE_MSTR2_TARGET_FREQUENCY `DDRCTL_FREQUENCY_BITS
`define REGB_DDRC_CH0_OFFSET_MSTR2_TARGET_FREQUENCY 0
`define REGB_DDRC_CH0_DFLT_MSTR2_TARGET_FREQUENCY ('h0)
`define REGB_DDRC_CH0_MSK_MSTR2 `REGB_DDRC_CH0_MSK_MSTR2_TARGET_FREQUENCY
`define REGB_DDRC_CH0_RWONLY_MSK_MSTR2 ( 32'h0 | `REGB_DDRC_CH0_MSK_MSTR2_TARGET_FREQUENCY  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_MSTR2 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_MSTR2 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_MSTR2 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_MSTR2 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_MSTR2 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_MSTR2_TARGET_FREQUENCY) << `REGB_DDRC_CH0_OFFSET_MSTR2_TARGET_FREQUENCY)  )
`define REGB_DDRC_CH0_SIZE_MSTR2 (0+`DDRCTL_FREQUENCY_BITS)


// Register MSTR4 
`define REGB_DDRC_CH0_MSTR4_ADDR `SHIFTAPBADDR( 32'h00010010 )
`define REGB_DDRC_CH0_MSK_MSTR4_WCK_ON 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_MSTR4_WCK_ON 1
`define REGB_DDRC_CH0_OFFSET_MSTR4_WCK_ON 0
`define REGB_DDRC_CH0_DFLT_MSTR4_WCK_ON 1'h0
`define REGB_DDRC_CH0_MSK_MSTR4_WCK_SUSPEND_EN 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_MSTR4_WCK_SUSPEND_EN 1
`define REGB_DDRC_CH0_OFFSET_MSTR4_WCK_SUSPEND_EN 4
`define REGB_DDRC_CH0_DFLT_MSTR4_WCK_SUSPEND_EN 1'h0
`define REGB_DDRC_CH0_MSK_MSTR4_WS_OFF_EN 32'b00000000000000000000000100000000
`define REGB_DDRC_CH0_SIZE_MSTR4_WS_OFF_EN 1
`define REGB_DDRC_CH0_OFFSET_MSTR4_WS_OFF_EN 8
`define REGB_DDRC_CH0_DFLT_MSTR4_WS_OFF_EN 1'h1
`define REGB_DDRC_CH0_MSK_MSTR4 ( `REGB_DDRC_CH0_MSK_MSTR4_WCK_ON | `REGB_DDRC_CH0_MSK_MSTR4_WCK_SUSPEND_EN | `REGB_DDRC_CH0_MSK_MSTR4_WS_OFF_EN )
`define REGB_DDRC_CH0_RWONLY_MSK_MSTR4 ( 32'h0 | `REGB_DDRC_CH0_MSK_MSTR4_WCK_ON | `REGB_DDRC_CH0_MSK_MSTR4_WCK_SUSPEND_EN | `REGB_DDRC_CH0_MSK_MSTR4_WS_OFF_EN  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_MSTR4 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_MSTR4 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_MSTR4 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_MSTR4 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_MSTR4 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_MSTR4_WCK_ON) << `REGB_DDRC_CH0_OFFSET_MSTR4_WCK_ON) | ((`REGB_DDRC_CH0_DFLT_MSTR4_WCK_SUSPEND_EN) << `REGB_DDRC_CH0_OFFSET_MSTR4_WCK_SUSPEND_EN) | ((`REGB_DDRC_CH0_DFLT_MSTR4_WS_OFF_EN) << `REGB_DDRC_CH0_OFFSET_MSTR4_WS_OFF_EN)  )
`define REGB_DDRC_CH0_SIZE_MSTR4 9

// Register STAT 
`define REGB_DDRC_CH0_STAT_ADDR `SHIFTAPBADDR( 32'h00010014 )
`define REGB_DDRC_CH0_MSK_STAT_OPERATING_MODE 32'b00000000000000000000000000000111
`define REGB_DDRC_CH0_SIZE_STAT_OPERATING_MODE 3
`define REGB_DDRC_CH0_OFFSET_STAT_OPERATING_MODE 0
`define REGB_DDRC_CH0_DFLT_STAT_OPERATING_MODE 3'h0
`define REGB_DDRC_CH0_MSK_STAT_SELFREF_TYPE ( (`DDRCTL_DDR_EN==1) ? ( 32'hFFFFFFFF & { {(`MEMC_NUM_RANKS*2){1'b1}}, {4{1'b0}} } ) : 32'b00000000000000000000000000110000)
`define REGB_DDRC_CH0_SIZE_STAT_SELFREF_TYPE ((`DDRCTL_DDR_EN==1) ? (`MEMC_NUM_RANKS*2) : 2)
`define REGB_DDRC_CH0_OFFSET_STAT_SELFREF_TYPE 4
`define REGB_DDRC_CH0_DFLT_STAT_SELFREF_TYPE ('h0)
`define REGB_DDRC_CH0_MSK_STAT_SELFREF_STATE 32'b00000000000000000111000000000000
`define REGB_DDRC_CH0_SIZE_STAT_SELFREF_STATE 3
`define REGB_DDRC_CH0_OFFSET_STAT_SELFREF_STATE 12
`define REGB_DDRC_CH0_DFLT_STAT_SELFREF_STATE 3'h0
`define REGB_DDRC_CH0_MSK_STAT_SELFREF_CAM_NOT_EMPTY 32'b00000000000000010000000000000000
`define REGB_DDRC_CH0_SIZE_STAT_SELFREF_CAM_NOT_EMPTY 1
`define REGB_DDRC_CH0_OFFSET_STAT_SELFREF_CAM_NOT_EMPTY 16
`define REGB_DDRC_CH0_DFLT_STAT_SELFREF_CAM_NOT_EMPTY 1'h0
`define REGB_DDRC_CH0_MSK_STAT_POWERDOWN_STATE ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {20{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_STAT_POWERDOWN_STATE `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_STAT_POWERDOWN_STATE 20
`define REGB_DDRC_CH0_DFLT_STAT_POWERDOWN_STATE ('h0)
`define REGB_DDRC_CH0_MSK_STAT_MPSM_STATE ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_STAT_MPSM_STATE `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_STAT_MPSM_STATE 24
`define REGB_DDRC_CH0_DFLT_STAT_MPSM_STATE ('h0)
`define REGB_DDRC_CH0_MSK_STAT_DFI_LP_STATE 32'b01000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_STAT_DFI_LP_STATE 1
`define REGB_DDRC_CH0_OFFSET_STAT_DFI_LP_STATE 30
`define REGB_DDRC_CH0_DFLT_STAT_DFI_LP_STATE 1'h0
`define REGB_DDRC_CH0_MSK_STAT ( `REGB_DDRC_CH0_MSK_STAT_OPERATING_MODE | `REGB_DDRC_CH0_MSK_STAT_SELFREF_TYPE | `REGB_DDRC_CH0_MSK_STAT_SELFREF_STATE | `REGB_DDRC_CH0_MSK_STAT_SELFREF_CAM_NOT_EMPTY | `REGB_DDRC_CH0_MSK_STAT_POWERDOWN_STATE | `REGB_DDRC_CH0_MSK_STAT_MPSM_STATE | `REGB_DDRC_CH0_MSK_STAT_DFI_LP_STATE )
`define REGB_DDRC_CH0_RWONLY_MSK_STAT ( 32'h0 | `REGB_DDRC_CH0_MSK_STAT_OPERATING_MODE | `REGB_DDRC_CH0_MSK_STAT_SELFREF_TYPE | `REGB_DDRC_CH0_MSK_STAT_SELFREF_STATE | `REGB_DDRC_CH0_MSK_STAT_SELFREF_CAM_NOT_EMPTY  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_STAT ( 32'h0 | `REGB_DDRC_CH0_MSK_STAT_SELFREF_CAM_NOT_EMPTY  )
`define REGB_DDRC_CH0_COMPANION_MSK_STAT ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_STAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_STAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_STAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_STAT_OPERATING_MODE) << `REGB_DDRC_CH0_OFFSET_STAT_OPERATING_MODE) | ((`REGB_DDRC_CH0_DFLT_STAT_SELFREF_TYPE) << `REGB_DDRC_CH0_OFFSET_STAT_SELFREF_TYPE) | ((`REGB_DDRC_CH0_DFLT_STAT_SELFREF_STATE) << `REGB_DDRC_CH0_OFFSET_STAT_SELFREF_STATE) | ((`REGB_DDRC_CH0_DFLT_STAT_SELFREF_CAM_NOT_EMPTY) << `REGB_DDRC_CH0_OFFSET_STAT_SELFREF_CAM_NOT_EMPTY)  )
`define REGB_DDRC_CH0_SIZE_STAT 31



// Register MRCTRL0 
`define REGB_DDRC_CH0_MRCTRL0_ADDR `SHIFTAPBADDR( 32'h00010080 )
`define REGB_DDRC_CH0_MSK_MRCTRL0_MR_TYPE 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_MRCTRL0_MR_TYPE 1
`define REGB_DDRC_CH0_OFFSET_MRCTRL0_MR_TYPE 0
`define REGB_DDRC_CH0_DFLT_MRCTRL0_MR_TYPE 1'h0
`define REGB_DDRC_CH0_MSK_MRCTRL0_MPR_EN 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_MRCTRL0_MPR_EN 1
`define REGB_DDRC_CH0_OFFSET_MRCTRL0_MPR_EN 1
`define REGB_DDRC_CH0_DFLT_MRCTRL0_MPR_EN 1'h0
`define REGB_DDRC_CH0_MSK_MRCTRL0_PDA_EN 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_MRCTRL0_PDA_EN 1
`define REGB_DDRC_CH0_OFFSET_MRCTRL0_PDA_EN 2
`define REGB_DDRC_CH0_DFLT_MRCTRL0_PDA_EN 1'h0
`define REGB_DDRC_CH0_MSK_MRCTRL0_SW_INIT_INT 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_MRCTRL0_SW_INIT_INT 1
`define REGB_DDRC_CH0_OFFSET_MRCTRL0_SW_INIT_INT 3
`define REGB_DDRC_CH0_DFLT_MRCTRL0_SW_INIT_INT 1'h0
`define REGB_DDRC_CH0_MSK_MRCTRL0_MR_RANK ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {4{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_MRCTRL0_MR_RANK `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_MRCTRL0_MR_RANK 4
`define REGB_DDRC_CH0_DFLT_MRCTRL0_MR_RANK ((`MEMC_NUM_RANKS==4) ? 'hF :((`MEMC_NUM_RANKS==2) ? 'h3 : 'h1))
`define REGB_DDRC_CH0_MSK_MRCTRL0_MR_ADDR 32'b00000000000000001111000000000000
`define REGB_DDRC_CH0_SIZE_MRCTRL0_MR_ADDR 4
`define REGB_DDRC_CH0_OFFSET_MRCTRL0_MR_ADDR 12
`define REGB_DDRC_CH0_DFLT_MRCTRL0_MR_ADDR 4'h0
`define REGB_DDRC_CH0_MSK_MRCTRL0_MR_CID ( 32'hFFFFFFFF & { {`UMCTL2_CID_WIDTH{1'b1}}, {16{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_MRCTRL0_MR_CID `UMCTL2_CID_WIDTH
`define REGB_DDRC_CH0_OFFSET_MRCTRL0_MR_CID 16
`define REGB_DDRC_CH0_DFLT_MRCTRL0_MR_CID ('h0)
`define REGB_DDRC_CH0_MSK_MRCTRL0_MRR_DONE_CLR 32'b00000001000000000000000000000000
`define REGB_DDRC_CH0_SIZE_MRCTRL0_MRR_DONE_CLR 1
`define REGB_DDRC_CH0_OFFSET_MRCTRL0_MRR_DONE_CLR 24
`define REGB_DDRC_CH0_DFLT_MRCTRL0_MRR_DONE_CLR 1'h0
`define REGB_DDRC_CH0_MSK_MRCTRL0_DIS_MRRW_TRFC 32'b00001000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_MRCTRL0_DIS_MRRW_TRFC 1
`define REGB_DDRC_CH0_OFFSET_MRCTRL0_DIS_MRRW_TRFC 27
`define REGB_DDRC_CH0_DFLT_MRCTRL0_DIS_MRRW_TRFC 1'h0
`define REGB_DDRC_CH0_MSK_MRCTRL0_PPR_EN 32'b00010000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_MRCTRL0_PPR_EN 1
`define REGB_DDRC_CH0_OFFSET_MRCTRL0_PPR_EN 28
`define REGB_DDRC_CH0_DFLT_MRCTRL0_PPR_EN 1'h0
`define REGB_DDRC_CH0_MSK_MRCTRL0_PPR_PGMPST_EN 32'b00100000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_MRCTRL0_PPR_PGMPST_EN 1
`define REGB_DDRC_CH0_OFFSET_MRCTRL0_PPR_PGMPST_EN 29
`define REGB_DDRC_CH0_DFLT_MRCTRL0_PPR_PGMPST_EN 1'h0
`define REGB_DDRC_CH0_MSK_MRCTRL0_PBA_MODE 32'b01000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_MRCTRL0_PBA_MODE 1
`define REGB_DDRC_CH0_OFFSET_MRCTRL0_PBA_MODE 30
`define REGB_DDRC_CH0_DFLT_MRCTRL0_PBA_MODE 1'h0
`define REGB_DDRC_CH0_MSK_MRCTRL0_MR_WR 32'b10000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_MRCTRL0_MR_WR 1
`define REGB_DDRC_CH0_OFFSET_MRCTRL0_MR_WR 31
`define REGB_DDRC_CH0_DFLT_MRCTRL0_MR_WR 1'h0
`define REGB_DDRC_CH0_MSK_MRCTRL0 ( `REGB_DDRC_CH0_MSK_MRCTRL0_MR_TYPE | `REGB_DDRC_CH0_MSK_MRCTRL0_MPR_EN | `REGB_DDRC_CH0_MSK_MRCTRL0_PDA_EN | `REGB_DDRC_CH0_MSK_MRCTRL0_SW_INIT_INT | `REGB_DDRC_CH0_MSK_MRCTRL0_MR_RANK | `REGB_DDRC_CH0_MSK_MRCTRL0_MR_ADDR | `REGB_DDRC_CH0_MSK_MRCTRL0_MR_CID | `REGB_DDRC_CH0_MSK_MRCTRL0_MRR_DONE_CLR | `REGB_DDRC_CH0_MSK_MRCTRL0_DIS_MRRW_TRFC | `REGB_DDRC_CH0_MSK_MRCTRL0_PPR_EN | `REGB_DDRC_CH0_MSK_MRCTRL0_PPR_PGMPST_EN | `REGB_DDRC_CH0_MSK_MRCTRL0_PBA_MODE | `REGB_DDRC_CH0_MSK_MRCTRL0_MR_WR )
`define REGB_DDRC_CH0_RWONLY_MSK_MRCTRL0 ( 32'h0 | `REGB_DDRC_CH0_MSK_MRCTRL0_MR_TYPE | `REGB_DDRC_CH0_MSK_MRCTRL0_SW_INIT_INT | `REGB_DDRC_CH0_MSK_MRCTRL0_MR_RANK | `REGB_DDRC_CH0_MSK_MRCTRL0_MR_ADDR | `REGB_DDRC_CH0_MSK_MRCTRL0_DIS_MRRW_TRFC | `REGB_DDRC_CH0_MSK_MRCTRL0_PPR_EN | `REGB_DDRC_CH0_MSK_MRCTRL0_PPR_PGMPST_EN  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_MRCTRL0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_MRCTRL0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_MRCTRL0 ( 32'h0 | `REGB_DDRC_CH0_MSK_MRCTRL0_MR_WR  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_MRCTRL0 ( 32'h0 | `REGB_DDRC_CH0_MSK_MRCTRL0_MRR_DONE_CLR  )
`define REGB_DDRC_CH0_DFLT_MRCTRL0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_MRCTRL0_MR_TYPE) << `REGB_DDRC_CH0_OFFSET_MRCTRL0_MR_TYPE) | ((`REGB_DDRC_CH0_DFLT_MRCTRL0_SW_INIT_INT) << `REGB_DDRC_CH0_OFFSET_MRCTRL0_SW_INIT_INT) | ((`REGB_DDRC_CH0_DFLT_MRCTRL0_MR_RANK) << `REGB_DDRC_CH0_OFFSET_MRCTRL0_MR_RANK) | ((`REGB_DDRC_CH0_DFLT_MRCTRL0_MR_ADDR) << `REGB_DDRC_CH0_OFFSET_MRCTRL0_MR_ADDR) | ((`REGB_DDRC_CH0_DFLT_MRCTRL0_MRR_DONE_CLR) << `REGB_DDRC_CH0_OFFSET_MRCTRL0_MRR_DONE_CLR) | ((`REGB_DDRC_CH0_DFLT_MRCTRL0_DIS_MRRW_TRFC) << `REGB_DDRC_CH0_OFFSET_MRCTRL0_DIS_MRRW_TRFC) | ((`REGB_DDRC_CH0_DFLT_MRCTRL0_PPR_EN) << `REGB_DDRC_CH0_OFFSET_MRCTRL0_PPR_EN) | ((`REGB_DDRC_CH0_DFLT_MRCTRL0_PPR_PGMPST_EN) << `REGB_DDRC_CH0_OFFSET_MRCTRL0_PPR_PGMPST_EN) | ((`REGB_DDRC_CH0_DFLT_MRCTRL0_MR_WR) << `REGB_DDRC_CH0_OFFSET_MRCTRL0_MR_WR)  )
`define REGB_DDRC_CH0_SIZE_MRCTRL0 32

// Register MRCTRL1 
`define REGB_DDRC_CH0_MRCTRL1_ADDR `SHIFTAPBADDR( 32'h00010084 )
`define REGB_DDRC_CH0_MSK_MRCTRL1_MR_DATA ( 32'hFFFFFFFF & {`MEMC_PAGE_BITS{1'b1}})
`define REGB_DDRC_CH0_SIZE_MRCTRL1_MR_DATA `MEMC_PAGE_BITS
`define REGB_DDRC_CH0_OFFSET_MRCTRL1_MR_DATA 0
`define REGB_DDRC_CH0_DFLT_MRCTRL1_MR_DATA ('h0)
`define REGB_DDRC_CH0_MSK_MRCTRL1 `REGB_DDRC_CH0_MSK_MRCTRL1_MR_DATA
`define REGB_DDRC_CH0_RWONLY_MSK_MRCTRL1 ( 32'h0 | `REGB_DDRC_CH0_MSK_MRCTRL1_MR_DATA  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_MRCTRL1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_MRCTRL1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_MRCTRL1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_MRCTRL1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_MRCTRL1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_MRCTRL1_MR_DATA) << `REGB_DDRC_CH0_OFFSET_MRCTRL1_MR_DATA)  )
`define REGB_DDRC_CH0_SIZE_MRCTRL1 (0+`MEMC_PAGE_BITS)


// Register MRSTAT 
`define REGB_DDRC_CH0_MRSTAT_ADDR `SHIFTAPBADDR( 32'h00010090 )
`define REGB_DDRC_CH0_MSK_MRSTAT_MR_WR_BUSY 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_MRSTAT_MR_WR_BUSY 1
`define REGB_DDRC_CH0_OFFSET_MRSTAT_MR_WR_BUSY 0
`define REGB_DDRC_CH0_DFLT_MRSTAT_MR_WR_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_MRSTAT_PDA_DONE 32'b00000000000000000000000100000000
`define REGB_DDRC_CH0_SIZE_MRSTAT_PDA_DONE 1
`define REGB_DDRC_CH0_OFFSET_MRSTAT_PDA_DONE 8
`define REGB_DDRC_CH0_DFLT_MRSTAT_PDA_DONE 1'h0
`define REGB_DDRC_CH0_MSK_MRSTAT_MRR_DONE 32'b00000000000000010000000000000000
`define REGB_DDRC_CH0_SIZE_MRSTAT_MRR_DONE 1
`define REGB_DDRC_CH0_OFFSET_MRSTAT_MRR_DONE 16
`define REGB_DDRC_CH0_DFLT_MRSTAT_MRR_DONE 1'h0
`define REGB_DDRC_CH0_MSK_MRSTAT_PPR_DONE 32'b00000000000000100000000000000000
`define REGB_DDRC_CH0_SIZE_MRSTAT_PPR_DONE 1
`define REGB_DDRC_CH0_OFFSET_MRSTAT_PPR_DONE 17
`define REGB_DDRC_CH0_DFLT_MRSTAT_PPR_DONE 1'h0
`define REGB_DDRC_CH0_MSK_MRSTAT ( `REGB_DDRC_CH0_MSK_MRSTAT_MR_WR_BUSY | `REGB_DDRC_CH0_MSK_MRSTAT_PDA_DONE | `REGB_DDRC_CH0_MSK_MRSTAT_MRR_DONE | `REGB_DDRC_CH0_MSK_MRSTAT_PPR_DONE )
`define REGB_DDRC_CH0_RWONLY_MSK_MRSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_MRSTAT_MR_WR_BUSY | `REGB_DDRC_CH0_MSK_MRSTAT_MRR_DONE | `REGB_DDRC_CH0_MSK_MRSTAT_PPR_DONE  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_MRSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_MRSTAT_MR_WR_BUSY | `REGB_DDRC_CH0_MSK_MRSTAT_MRR_DONE | `REGB_DDRC_CH0_MSK_MRSTAT_PPR_DONE  )
`define REGB_DDRC_CH0_COMPANION_MSK_MRSTAT ( 32'b0 | `REGB_DDRC_CH0_MSK_MRSTAT_MR_WR_BUSY  )
`define REGB_DDRC_CH0_ONETOSET_MSK_MRSTAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_MRSTAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_MRSTAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_MRSTAT_MR_WR_BUSY) << `REGB_DDRC_CH0_OFFSET_MRSTAT_MR_WR_BUSY) | ((`REGB_DDRC_CH0_DFLT_MRSTAT_MRR_DONE) << `REGB_DDRC_CH0_OFFSET_MRSTAT_MRR_DONE) | ((`REGB_DDRC_CH0_DFLT_MRSTAT_PPR_DONE) << `REGB_DDRC_CH0_OFFSET_MRSTAT_PPR_DONE)  )
`define REGB_DDRC_CH0_SIZE_MRSTAT 18

// Register MRRDATA0 
`define REGB_DDRC_CH0_MRRDATA0_ADDR `SHIFTAPBADDR( 32'h00010094 )
`define REGB_DDRC_CH0_MSK_MRRDATA0_MRR_DATA_LWR 32'b11111111111111111111111111111111
`define REGB_DDRC_CH0_SIZE_MRRDATA0_MRR_DATA_LWR 32
`define REGB_DDRC_CH0_OFFSET_MRRDATA0_MRR_DATA_LWR 0
`define REGB_DDRC_CH0_DFLT_MRRDATA0_MRR_DATA_LWR 32'h0
`define REGB_DDRC_CH0_MSK_MRRDATA0 `REGB_DDRC_CH0_MSK_MRRDATA0_MRR_DATA_LWR
`define REGB_DDRC_CH0_RWONLY_MSK_MRRDATA0 ( 32'h0 | `REGB_DDRC_CH0_MSK_MRRDATA0_MRR_DATA_LWR  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_MRRDATA0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_MRRDATA0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_MRRDATA0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_MRRDATA0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_MRRDATA0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_MRRDATA0_MRR_DATA_LWR) << `REGB_DDRC_CH0_OFFSET_MRRDATA0_MRR_DATA_LWR)  )
`define REGB_DDRC_CH0_SIZE_MRRDATA0 32

// Register MRRDATA1 
`define REGB_DDRC_CH0_MRRDATA1_ADDR `SHIFTAPBADDR( 32'h00010098 )
`define REGB_DDRC_CH0_MSK_MRRDATA1_MRR_DATA_UPR 32'b11111111111111111111111111111111
`define REGB_DDRC_CH0_SIZE_MRRDATA1_MRR_DATA_UPR 32
`define REGB_DDRC_CH0_OFFSET_MRRDATA1_MRR_DATA_UPR 0
`define REGB_DDRC_CH0_DFLT_MRRDATA1_MRR_DATA_UPR 32'h0
`define REGB_DDRC_CH0_MSK_MRRDATA1 `REGB_DDRC_CH0_MSK_MRRDATA1_MRR_DATA_UPR
`define REGB_DDRC_CH0_RWONLY_MSK_MRRDATA1 ( 32'h0 | `REGB_DDRC_CH0_MSK_MRRDATA1_MRR_DATA_UPR  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_MRRDATA1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_MRRDATA1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_MRRDATA1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_MRRDATA1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_MRRDATA1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_MRRDATA1_MRR_DATA_UPR) << `REGB_DDRC_CH0_OFFSET_MRRDATA1_MRR_DATA_UPR)  )
`define REGB_DDRC_CH0_SIZE_MRRDATA1 32

// Register DERATECTL0 
`define REGB_DDRC_CH0_DERATECTL0_ADDR `SHIFTAPBADDR( 32'h00010100 )
`define REGB_DDRC_CH0_MSK_DERATECTL0_DERATE_ENABLE 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_DERATECTL0_DERATE_ENABLE 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL0_DERATE_ENABLE 0
`define REGB_DDRC_CH0_DFLT_DERATECTL0_DERATE_ENABLE 1'h0
`define REGB_DDRC_CH0_MSK_DERATECTL0_LPDDR4_REFRESH_MODE 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_DERATECTL0_LPDDR4_REFRESH_MODE 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL0_LPDDR4_REFRESH_MODE 1
`define REGB_DDRC_CH0_DFLT_DERATECTL0_LPDDR4_REFRESH_MODE 1'h0
`define REGB_DDRC_CH0_MSK_DERATECTL0_DERATE_MR4_PAUSE_FC 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_DERATECTL0_DERATE_MR4_PAUSE_FC 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL0_DERATE_MR4_PAUSE_FC 2
`define REGB_DDRC_CH0_DFLT_DERATECTL0_DERATE_MR4_PAUSE_FC 1'h0
`define REGB_DDRC_CH0_MSK_DERATECTL0_DIS_TREFI_X6X8 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_DERATECTL0_DIS_TREFI_X6X8 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL0_DIS_TREFI_X6X8 3
`define REGB_DDRC_CH0_DFLT_DERATECTL0_DIS_TREFI_X6X8 1'h0
`define REGB_DDRC_CH0_MSK_DERATECTL0_DIS_TREFI_X0125 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_DERATECTL0_DIS_TREFI_X0125 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL0_DIS_TREFI_X0125 4
`define REGB_DDRC_CH0_DFLT_DERATECTL0_DIS_TREFI_X0125 1'h0
`define REGB_DDRC_CH0_MSK_DERATECTL0_USE_SLOW_RM_IN_LOW_TEMP 32'b00000000000000000000000000100000
`define REGB_DDRC_CH0_SIZE_DERATECTL0_USE_SLOW_RM_IN_LOW_TEMP 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL0_USE_SLOW_RM_IN_LOW_TEMP 5
`define REGB_DDRC_CH0_DFLT_DERATECTL0_USE_SLOW_RM_IN_LOW_TEMP 1'h1
`define REGB_DDRC_CH0_MSK_DERATECTL0 ( `REGB_DDRC_CH0_MSK_DERATECTL0_DERATE_ENABLE | `REGB_DDRC_CH0_MSK_DERATECTL0_LPDDR4_REFRESH_MODE | `REGB_DDRC_CH0_MSK_DERATECTL0_DERATE_MR4_PAUSE_FC | `REGB_DDRC_CH0_MSK_DERATECTL0_DIS_TREFI_X6X8 | `REGB_DDRC_CH0_MSK_DERATECTL0_DIS_TREFI_X0125 | `REGB_DDRC_CH0_MSK_DERATECTL0_USE_SLOW_RM_IN_LOW_TEMP )
`define REGB_DDRC_CH0_RWONLY_MSK_DERATECTL0 ( 32'h0 | `REGB_DDRC_CH0_MSK_DERATECTL0_DERATE_ENABLE | `REGB_DDRC_CH0_MSK_DERATECTL0_LPDDR4_REFRESH_MODE | `REGB_DDRC_CH0_MSK_DERATECTL0_DERATE_MR4_PAUSE_FC | `REGB_DDRC_CH0_MSK_DERATECTL0_DIS_TREFI_X6X8 | `REGB_DDRC_CH0_MSK_DERATECTL0_DIS_TREFI_X0125 | `REGB_DDRC_CH0_MSK_DERATECTL0_USE_SLOW_RM_IN_LOW_TEMP  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DERATECTL0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DERATECTL0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DERATECTL0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DERATECTL0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DERATECTL0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DERATECTL0_DERATE_ENABLE) << `REGB_DDRC_CH0_OFFSET_DERATECTL0_DERATE_ENABLE) | ((`REGB_DDRC_CH0_DFLT_DERATECTL0_LPDDR4_REFRESH_MODE) << `REGB_DDRC_CH0_OFFSET_DERATECTL0_LPDDR4_REFRESH_MODE) | ((`REGB_DDRC_CH0_DFLT_DERATECTL0_DERATE_MR4_PAUSE_FC) << `REGB_DDRC_CH0_OFFSET_DERATECTL0_DERATE_MR4_PAUSE_FC) | ((`REGB_DDRC_CH0_DFLT_DERATECTL0_DIS_TREFI_X6X8) << `REGB_DDRC_CH0_OFFSET_DERATECTL0_DIS_TREFI_X6X8) | ((`REGB_DDRC_CH0_DFLT_DERATECTL0_DIS_TREFI_X0125) << `REGB_DDRC_CH0_OFFSET_DERATECTL0_DIS_TREFI_X0125) | ((`REGB_DDRC_CH0_DFLT_DERATECTL0_USE_SLOW_RM_IN_LOW_TEMP) << `REGB_DDRC_CH0_OFFSET_DERATECTL0_USE_SLOW_RM_IN_LOW_TEMP)  )
`define REGB_DDRC_CH0_SIZE_DERATECTL0 6

// Register DERATECTL1 
`define REGB_DDRC_CH0_DERATECTL1_ADDR `SHIFTAPBADDR( 32'h00010104 )
`define REGB_DDRC_CH0_MSK_DERATECTL1_ACTIVE_DERATE_BYTE_RANK0 ( 32'hFFFFFFFF & {`MEMC_DRAM_TOTAL_DATA_WIDTH/4{1'b1}})
`define REGB_DDRC_CH0_SIZE_DERATECTL1_ACTIVE_DERATE_BYTE_RANK0 `MEMC_DRAM_TOTAL_DATA_WIDTH/4
`define REGB_DDRC_CH0_OFFSET_DERATECTL1_ACTIVE_DERATE_BYTE_RANK0 0
`define REGB_DDRC_CH0_DFLT_DERATECTL1_ACTIVE_DERATE_BYTE_RANK0 ('h0)
`define REGB_DDRC_CH0_MSK_DERATECTL1 `REGB_DDRC_CH0_MSK_DERATECTL1_ACTIVE_DERATE_BYTE_RANK0
`define REGB_DDRC_CH0_RWONLY_MSK_DERATECTL1 ( 32'h0 | `REGB_DDRC_CH0_MSK_DERATECTL1_ACTIVE_DERATE_BYTE_RANK0  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DERATECTL1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DERATECTL1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DERATECTL1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DERATECTL1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DERATECTL1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DERATECTL1_ACTIVE_DERATE_BYTE_RANK0) << `REGB_DDRC_CH0_OFFSET_DERATECTL1_ACTIVE_DERATE_BYTE_RANK0)  )
`define REGB_DDRC_CH0_SIZE_DERATECTL1 (0+`MEMC_DRAM_TOTAL_DATA_WIDTH/4)

// Register DERATECTL2 
`define REGB_DDRC_CH0_DERATECTL2_ADDR `SHIFTAPBADDR( 32'h00010108 )
`define REGB_DDRC_CH0_MSK_DERATECTL2_ACTIVE_DERATE_BYTE_RANK1 ( 32'hFFFFFFFF & {`MEMC_DRAM_TOTAL_DATA_WIDTH/4{1'b1}})
`define REGB_DDRC_CH0_SIZE_DERATECTL2_ACTIVE_DERATE_BYTE_RANK1 `MEMC_DRAM_TOTAL_DATA_WIDTH/4
`define REGB_DDRC_CH0_OFFSET_DERATECTL2_ACTIVE_DERATE_BYTE_RANK1 0
`define REGB_DDRC_CH0_DFLT_DERATECTL2_ACTIVE_DERATE_BYTE_RANK1 ('h0)
`define REGB_DDRC_CH0_MSK_DERATECTL2 `REGB_DDRC_CH0_MSK_DERATECTL2_ACTIVE_DERATE_BYTE_RANK1
`define REGB_DDRC_CH0_RWONLY_MSK_DERATECTL2 ( 32'h0 | `REGB_DDRC_CH0_MSK_DERATECTL2_ACTIVE_DERATE_BYTE_RANK1  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DERATECTL2 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DERATECTL2 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DERATECTL2 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DERATECTL2 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DERATECTL2 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DERATECTL2_ACTIVE_DERATE_BYTE_RANK1) << `REGB_DDRC_CH0_OFFSET_DERATECTL2_ACTIVE_DERATE_BYTE_RANK1)  )
`define REGB_DDRC_CH0_SIZE_DERATECTL2 (0+`MEMC_DRAM_TOTAL_DATA_WIDTH/4)



// Register DERATECTL5 
`define REGB_DDRC_CH0_DERATECTL5_ADDR `SHIFTAPBADDR( 32'h00010114 )
`define REGB_DDRC_CH0_MSK_DERATECTL5_DERATE_TEMP_LIMIT_INTR_EN 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_DERATECTL5_DERATE_TEMP_LIMIT_INTR_EN 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL5_DERATE_TEMP_LIMIT_INTR_EN 0
`define REGB_DDRC_CH0_DFLT_DERATECTL5_DERATE_TEMP_LIMIT_INTR_EN 1'h1
`define REGB_DDRC_CH0_MSK_DERATECTL5_DERATE_TEMP_LIMIT_INTR_CLR 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_DERATECTL5_DERATE_TEMP_LIMIT_INTR_CLR 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL5_DERATE_TEMP_LIMIT_INTR_CLR 1
`define REGB_DDRC_CH0_DFLT_DERATECTL5_DERATE_TEMP_LIMIT_INTR_CLR 1'h0
`define REGB_DDRC_CH0_MSK_DERATECTL5_DERATE_TEMP_LIMIT_INTR_FORCE 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_DERATECTL5_DERATE_TEMP_LIMIT_INTR_FORCE 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL5_DERATE_TEMP_LIMIT_INTR_FORCE 2
`define REGB_DDRC_CH0_DFLT_DERATECTL5_DERATE_TEMP_LIMIT_INTR_FORCE 1'h0
`define REGB_DDRC_CH0_MSK_DERATECTL5 ( `REGB_DDRC_CH0_MSK_DERATECTL5_DERATE_TEMP_LIMIT_INTR_EN | `REGB_DDRC_CH0_MSK_DERATECTL5_DERATE_TEMP_LIMIT_INTR_CLR | `REGB_DDRC_CH0_MSK_DERATECTL5_DERATE_TEMP_LIMIT_INTR_FORCE )
`define REGB_DDRC_CH0_RWONLY_MSK_DERATECTL5 ( 32'h0 | `REGB_DDRC_CH0_MSK_DERATECTL5_DERATE_TEMP_LIMIT_INTR_EN  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DERATECTL5 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DERATECTL5 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DERATECTL5 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DERATECTL5 ( 32'h0 | `REGB_DDRC_CH0_MSK_DERATECTL5_DERATE_TEMP_LIMIT_INTR_CLR | `REGB_DDRC_CH0_MSK_DERATECTL5_DERATE_TEMP_LIMIT_INTR_FORCE  )
`define REGB_DDRC_CH0_DFLT_DERATECTL5 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DERATECTL5_DERATE_TEMP_LIMIT_INTR_EN) << `REGB_DDRC_CH0_OFFSET_DERATECTL5_DERATE_TEMP_LIMIT_INTR_EN) | ((`REGB_DDRC_CH0_DFLT_DERATECTL5_DERATE_TEMP_LIMIT_INTR_CLR) << `REGB_DDRC_CH0_OFFSET_DERATECTL5_DERATE_TEMP_LIMIT_INTR_CLR) | ((`REGB_DDRC_CH0_DFLT_DERATECTL5_DERATE_TEMP_LIMIT_INTR_FORCE) << `REGB_DDRC_CH0_OFFSET_DERATECTL5_DERATE_TEMP_LIMIT_INTR_FORCE)  )
`define REGB_DDRC_CH0_SIZE_DERATECTL5 3

// Register DERATECTL6 
`define REGB_DDRC_CH0_DERATECTL6_ADDR `SHIFTAPBADDR( 32'h00010118 )
`define REGB_DDRC_CH0_MSK_DERATECTL6_DERATE_MR4_TUF_DIS 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_DERATECTL6_DERATE_MR4_TUF_DIS 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL6_DERATE_MR4_TUF_DIS 0
`define REGB_DDRC_CH0_DFLT_DERATECTL6_DERATE_MR4_TUF_DIS 1'h0
`define REGB_DDRC_CH0_MSK_DERATECTL6_DIS_MRR4_TCR_SRX 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_DERATECTL6_DIS_MRR4_TCR_SRX 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL6_DIS_MRR4_TCR_SRX 1
`define REGB_DDRC_CH0_DFLT_DERATECTL6_DIS_MRR4_TCR_SRX 1'h0
`define REGB_DDRC_CH0_MSK_DERATECTL6_DERATE_TEMP_LIMIT_INTR_NORMAL_EN 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_DERATECTL6_DERATE_TEMP_LIMIT_INTR_NORMAL_EN 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL6_DERATE_TEMP_LIMIT_INTR_NORMAL_EN 2
`define REGB_DDRC_CH0_DFLT_DERATECTL6_DERATE_TEMP_LIMIT_INTR_NORMAL_EN 1'h0
`define REGB_DDRC_CH0_MSK_DERATECTL6_DERATE_TEMP_LIMIT_INTR_HIGH_EN 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_DERATECTL6_DERATE_TEMP_LIMIT_INTR_HIGH_EN 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL6_DERATE_TEMP_LIMIT_INTR_HIGH_EN 3
`define REGB_DDRC_CH0_DFLT_DERATECTL6_DERATE_TEMP_LIMIT_INTR_HIGH_EN 1'h0
`define REGB_DDRC_CH0_MSK_DERATECTL6_DERATE_TEMP_LIMIT_INTR_LOW_EN 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_DERATECTL6_DERATE_TEMP_LIMIT_INTR_LOW_EN 1
`define REGB_DDRC_CH0_OFFSET_DERATECTL6_DERATE_TEMP_LIMIT_INTR_LOW_EN 4
`define REGB_DDRC_CH0_DFLT_DERATECTL6_DERATE_TEMP_LIMIT_INTR_LOW_EN 1'h0
`define REGB_DDRC_CH0_MSK_DERATECTL6_DERATE_LOW_TEMP_LIMIT 32'b00000000000001110000000000000000
`define REGB_DDRC_CH0_SIZE_DERATECTL6_DERATE_LOW_TEMP_LIMIT 3
`define REGB_DDRC_CH0_OFFSET_DERATECTL6_DERATE_LOW_TEMP_LIMIT 16
`define REGB_DDRC_CH0_DFLT_DERATECTL6_DERATE_LOW_TEMP_LIMIT 3'h0
`define REGB_DDRC_CH0_MSK_DERATECTL6_DERATE_HIGH_TEMP_LIMIT 32'b00000000011100000000000000000000
`define REGB_DDRC_CH0_SIZE_DERATECTL6_DERATE_HIGH_TEMP_LIMIT 3
`define REGB_DDRC_CH0_OFFSET_DERATECTL6_DERATE_HIGH_TEMP_LIMIT 20
`define REGB_DDRC_CH0_DFLT_DERATECTL6_DERATE_HIGH_TEMP_LIMIT 3'h5
`define REGB_DDRC_CH0_MSK_DERATECTL6 ( `REGB_DDRC_CH0_MSK_DERATECTL6_DERATE_MR4_TUF_DIS | `REGB_DDRC_CH0_MSK_DERATECTL6_DIS_MRR4_TCR_SRX | `REGB_DDRC_CH0_MSK_DERATECTL6_DERATE_TEMP_LIMIT_INTR_NORMAL_EN | `REGB_DDRC_CH0_MSK_DERATECTL6_DERATE_TEMP_LIMIT_INTR_HIGH_EN | `REGB_DDRC_CH0_MSK_DERATECTL6_DERATE_TEMP_LIMIT_INTR_LOW_EN | `REGB_DDRC_CH0_MSK_DERATECTL6_DERATE_LOW_TEMP_LIMIT | `REGB_DDRC_CH0_MSK_DERATECTL6_DERATE_HIGH_TEMP_LIMIT )
`define REGB_DDRC_CH0_RWONLY_MSK_DERATECTL6 ( 32'h0 | `REGB_DDRC_CH0_MSK_DERATECTL6_DERATE_MR4_TUF_DIS  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DERATECTL6 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DERATECTL6 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DERATECTL6 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DERATECTL6 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DERATECTL6 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DERATECTL6_DERATE_MR4_TUF_DIS) << `REGB_DDRC_CH0_OFFSET_DERATECTL6_DERATE_MR4_TUF_DIS)  )
`define REGB_DDRC_CH0_SIZE_DERATECTL6 23


// Register DERATESTAT0 
`define REGB_DDRC_CH0_DERATESTAT0_ADDR `SHIFTAPBADDR( 32'h00010120 )
`define REGB_DDRC_CH0_MSK_DERATESTAT0_DERATE_TEMP_LIMIT_INTR 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_DERATESTAT0_DERATE_TEMP_LIMIT_INTR 1
`define REGB_DDRC_CH0_OFFSET_DERATESTAT0_DERATE_TEMP_LIMIT_INTR 0
`define REGB_DDRC_CH0_DFLT_DERATESTAT0_DERATE_TEMP_LIMIT_INTR 1'h0
`define REGB_DDRC_CH0_MSK_DERATESTAT0 `REGB_DDRC_CH0_MSK_DERATESTAT0_DERATE_TEMP_LIMIT_INTR
`define REGB_DDRC_CH0_RWONLY_MSK_DERATESTAT0 ( 32'h0 | `REGB_DDRC_CH0_MSK_DERATESTAT0_DERATE_TEMP_LIMIT_INTR  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DERATESTAT0 ( 32'h0 | `REGB_DDRC_CH0_MSK_DERATESTAT0_DERATE_TEMP_LIMIT_INTR  )
`define REGB_DDRC_CH0_COMPANION_MSK_DERATESTAT0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DERATESTAT0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DERATESTAT0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DERATESTAT0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DERATESTAT0_DERATE_TEMP_LIMIT_INTR) << `REGB_DDRC_CH0_OFFSET_DERATESTAT0_DERATE_TEMP_LIMIT_INTR)  )
`define REGB_DDRC_CH0_SIZE_DERATESTAT0 1


// Register DERATEDBGCTL 
`define REGB_DDRC_CH0_DERATEDBGCTL_ADDR `SHIFTAPBADDR( 32'h00010128 )
`define REGB_DDRC_CH0_MSK_DERATEDBGCTL_DBG_MR4_GRP_SEL 32'b00000000000000000000000000000111
`define REGB_DDRC_CH0_SIZE_DERATEDBGCTL_DBG_MR4_GRP_SEL 3
`define REGB_DDRC_CH0_OFFSET_DERATEDBGCTL_DBG_MR4_GRP_SEL 0
`define REGB_DDRC_CH0_DFLT_DERATEDBGCTL_DBG_MR4_GRP_SEL 3'h0
`define REGB_DDRC_CH0_MSK_DERATEDBGCTL_DBG_MR4_RANK_SEL 32'b00000000000000000000000000110000
`define REGB_DDRC_CH0_SIZE_DERATEDBGCTL_DBG_MR4_RANK_SEL 2
`define REGB_DDRC_CH0_OFFSET_DERATEDBGCTL_DBG_MR4_RANK_SEL 4
`define REGB_DDRC_CH0_DFLT_DERATEDBGCTL_DBG_MR4_RANK_SEL 2'h0
`define REGB_DDRC_CH0_MSK_DERATEDBGCTL ( `REGB_DDRC_CH0_MSK_DERATEDBGCTL_DBG_MR4_GRP_SEL | `REGB_DDRC_CH0_MSK_DERATEDBGCTL_DBG_MR4_RANK_SEL )
`define REGB_DDRC_CH0_RWONLY_MSK_DERATEDBGCTL ( 32'h0 | `REGB_DDRC_CH0_MSK_DERATEDBGCTL_DBG_MR4_RANK_SEL  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DERATEDBGCTL ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DERATEDBGCTL ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DERATEDBGCTL ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DERATEDBGCTL ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DERATEDBGCTL ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DERATEDBGCTL_DBG_MR4_RANK_SEL) << `REGB_DDRC_CH0_OFFSET_DERATEDBGCTL_DBG_MR4_RANK_SEL)  )
`define REGB_DDRC_CH0_SIZE_DERATEDBGCTL 6

// Register DERATEDBGSTAT 
`define REGB_DDRC_CH0_DERATEDBGSTAT_ADDR `SHIFTAPBADDR( 32'h0001012c )
`define REGB_DDRC_CH0_MSK_DERATEDBGSTAT_DBG_MR4_BYTE0 32'b00000000000000000000000011111111
`define REGB_DDRC_CH0_SIZE_DERATEDBGSTAT_DBG_MR4_BYTE0 8
`define REGB_DDRC_CH0_OFFSET_DERATEDBGSTAT_DBG_MR4_BYTE0 0
`define REGB_DDRC_CH0_DFLT_DERATEDBGSTAT_DBG_MR4_BYTE0 8'h0
`define REGB_DDRC_CH0_MSK_DERATEDBGSTAT_DBG_MR4_BYTE1 32'b00000000000000001111111100000000
`define REGB_DDRC_CH0_SIZE_DERATEDBGSTAT_DBG_MR4_BYTE1 8
`define REGB_DDRC_CH0_OFFSET_DERATEDBGSTAT_DBG_MR4_BYTE1 8
`define REGB_DDRC_CH0_DFLT_DERATEDBGSTAT_DBG_MR4_BYTE1 8'h0
`define REGB_DDRC_CH0_MSK_DERATEDBGSTAT_DBG_MR4_BYTE2 32'b00000000111111110000000000000000
`define REGB_DDRC_CH0_SIZE_DERATEDBGSTAT_DBG_MR4_BYTE2 8
`define REGB_DDRC_CH0_OFFSET_DERATEDBGSTAT_DBG_MR4_BYTE2 16
`define REGB_DDRC_CH0_DFLT_DERATEDBGSTAT_DBG_MR4_BYTE2 8'h0
`define REGB_DDRC_CH0_MSK_DERATEDBGSTAT_DBG_MR4_BYTE3 32'b11111111000000000000000000000000
`define REGB_DDRC_CH0_SIZE_DERATEDBGSTAT_DBG_MR4_BYTE3 8
`define REGB_DDRC_CH0_OFFSET_DERATEDBGSTAT_DBG_MR4_BYTE3 24
`define REGB_DDRC_CH0_DFLT_DERATEDBGSTAT_DBG_MR4_BYTE3 8'h0
`define REGB_DDRC_CH0_MSK_DERATEDBGSTAT ( `REGB_DDRC_CH0_MSK_DERATEDBGSTAT_DBG_MR4_BYTE0 | `REGB_DDRC_CH0_MSK_DERATEDBGSTAT_DBG_MR4_BYTE1 | `REGB_DDRC_CH0_MSK_DERATEDBGSTAT_DBG_MR4_BYTE2 | `REGB_DDRC_CH0_MSK_DERATEDBGSTAT_DBG_MR4_BYTE3 )
`define REGB_DDRC_CH0_RWONLY_MSK_DERATEDBGSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_DERATEDBGSTAT_DBG_MR4_BYTE0 | `REGB_DDRC_CH0_MSK_DERATEDBGSTAT_DBG_MR4_BYTE1 | `REGB_DDRC_CH0_MSK_DERATEDBGSTAT_DBG_MR4_BYTE2 | `REGB_DDRC_CH0_MSK_DERATEDBGSTAT_DBG_MR4_BYTE3  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DERATEDBGSTAT ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DERATEDBGSTAT ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DERATEDBGSTAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DERATEDBGSTAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DERATEDBGSTAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DERATEDBGSTAT_DBG_MR4_BYTE0) << `REGB_DDRC_CH0_OFFSET_DERATEDBGSTAT_DBG_MR4_BYTE0) | ((`REGB_DDRC_CH0_DFLT_DERATEDBGSTAT_DBG_MR4_BYTE1) << `REGB_DDRC_CH0_OFFSET_DERATEDBGSTAT_DBG_MR4_BYTE1) | ((`REGB_DDRC_CH0_DFLT_DERATEDBGSTAT_DBG_MR4_BYTE2) << `REGB_DDRC_CH0_OFFSET_DERATEDBGSTAT_DBG_MR4_BYTE2) | ((`REGB_DDRC_CH0_DFLT_DERATEDBGSTAT_DBG_MR4_BYTE3) << `REGB_DDRC_CH0_OFFSET_DERATEDBGSTAT_DBG_MR4_BYTE3)  )
`define REGB_DDRC_CH0_SIZE_DERATEDBGSTAT 32

// Register PWRCTL 
`define REGB_DDRC_CH0_PWRCTL_ADDR `SHIFTAPBADDR( 32'h00010180 )
`define REGB_DDRC_CH0_MSK_PWRCTL_SELFREF_EN ( (`DDRCTL_DDR_EN==1) ? ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}}) : 32'b00000000000000000000000000000001)
`define REGB_DDRC_CH0_SIZE_PWRCTL_SELFREF_EN ((`DDRCTL_DDR_EN==1) ? `MEMC_NUM_RANKS : 1)
`define REGB_DDRC_CH0_OFFSET_PWRCTL_SELFREF_EN 0
`define REGB_DDRC_CH0_DFLT_PWRCTL_SELFREF_EN ('h0)
`define REGB_DDRC_CH0_MSK_PWRCTL_POWERDOWN_EN ( (`DDRCTL_DDR_EN==1) ? ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {4{1'b0}} } ) : 32'b00000000000000000000000000010000)
`define REGB_DDRC_CH0_SIZE_PWRCTL_POWERDOWN_EN ((`DDRCTL_DDR_EN==1) ? `MEMC_NUM_RANKS : 1)
`define REGB_DDRC_CH0_OFFSET_PWRCTL_POWERDOWN_EN 4
`define REGB_DDRC_CH0_DFLT_PWRCTL_POWERDOWN_EN ('h0)
`define REGB_DDRC_CH0_MSK_PWRCTL_ACTV_PD_EN 32'b00000000000000000000000100000000
`define REGB_DDRC_CH0_SIZE_PWRCTL_ACTV_PD_EN 1
`define REGB_DDRC_CH0_OFFSET_PWRCTL_ACTV_PD_EN 8
`define REGB_DDRC_CH0_DFLT_PWRCTL_ACTV_PD_EN 1'h0
`define REGB_DDRC_CH0_MSK_PWRCTL_EN_DFI_DRAM_CLK_DISABLE 32'b00000000000000000000001000000000
`define REGB_DDRC_CH0_SIZE_PWRCTL_EN_DFI_DRAM_CLK_DISABLE 1
`define REGB_DDRC_CH0_OFFSET_PWRCTL_EN_DFI_DRAM_CLK_DISABLE 9
`define REGB_DDRC_CH0_DFLT_PWRCTL_EN_DFI_DRAM_CLK_DISABLE 1'h0
`define REGB_DDRC_CH0_MSK_PWRCTL_MPSM_EN 32'b00000000000000000000010000000000
`define REGB_DDRC_CH0_SIZE_PWRCTL_MPSM_EN 1
`define REGB_DDRC_CH0_OFFSET_PWRCTL_MPSM_EN 10
`define REGB_DDRC_CH0_DFLT_PWRCTL_MPSM_EN 1'h0
`define REGB_DDRC_CH0_MSK_PWRCTL_SELFREF_SW 32'b00000000000000000000100000000000
`define REGB_DDRC_CH0_SIZE_PWRCTL_SELFREF_SW 1
`define REGB_DDRC_CH0_OFFSET_PWRCTL_SELFREF_SW 11
`define REGB_DDRC_CH0_DFLT_PWRCTL_SELFREF_SW 1'h0
`define REGB_DDRC_CH0_MSK_PWRCTL_STAY_IN_SELFREF 32'b00000000000000001000000000000000
`define REGB_DDRC_CH0_SIZE_PWRCTL_STAY_IN_SELFREF 1
`define REGB_DDRC_CH0_OFFSET_PWRCTL_STAY_IN_SELFREF 15
`define REGB_DDRC_CH0_DFLT_PWRCTL_STAY_IN_SELFREF 1'h0
`define REGB_DDRC_CH0_MSK_PWRCTL_DIS_CAM_DRAIN_SELFREF 32'b00000000000000010000000000000000
`define REGB_DDRC_CH0_SIZE_PWRCTL_DIS_CAM_DRAIN_SELFREF 1
`define REGB_DDRC_CH0_OFFSET_PWRCTL_DIS_CAM_DRAIN_SELFREF 16
`define REGB_DDRC_CH0_DFLT_PWRCTL_DIS_CAM_DRAIN_SELFREF 1'h0
`define REGB_DDRC_CH0_MSK_PWRCTL_LPDDR4_SR_ALLOWED 32'b00000000000000100000000000000000
`define REGB_DDRC_CH0_SIZE_PWRCTL_LPDDR4_SR_ALLOWED 1
`define REGB_DDRC_CH0_OFFSET_PWRCTL_LPDDR4_SR_ALLOWED 17
`define REGB_DDRC_CH0_DFLT_PWRCTL_LPDDR4_SR_ALLOWED 1'h0
`define REGB_DDRC_CH0_MSK_PWRCTL_DSM_EN 32'b00000000000001000000000000000000
`define REGB_DDRC_CH0_SIZE_PWRCTL_DSM_EN 1
`define REGB_DDRC_CH0_OFFSET_PWRCTL_DSM_EN 18
`define REGB_DDRC_CH0_DFLT_PWRCTL_DSM_EN 1'h0
`define REGB_DDRC_CH0_MSK_PWRCTL_MPSM_PD_EN ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {20{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_PWRCTL_MPSM_PD_EN `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_PWRCTL_MPSM_PD_EN 20
`define REGB_DDRC_CH0_DFLT_PWRCTL_MPSM_PD_EN ('h0)
`define REGB_DDRC_CH0_MSK_PWRCTL_MPSM_DEEP_PD_EN ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_PWRCTL_MPSM_DEEP_PD_EN `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_PWRCTL_MPSM_DEEP_PD_EN 24
`define REGB_DDRC_CH0_DFLT_PWRCTL_MPSM_DEEP_PD_EN ('h0)
`define REGB_DDRC_CH0_MSK_PWRCTL ( `REGB_DDRC_CH0_MSK_PWRCTL_SELFREF_EN | `REGB_DDRC_CH0_MSK_PWRCTL_POWERDOWN_EN | `REGB_DDRC_CH0_MSK_PWRCTL_ACTV_PD_EN | `REGB_DDRC_CH0_MSK_PWRCTL_EN_DFI_DRAM_CLK_DISABLE | `REGB_DDRC_CH0_MSK_PWRCTL_MPSM_EN | `REGB_DDRC_CH0_MSK_PWRCTL_SELFREF_SW | `REGB_DDRC_CH0_MSK_PWRCTL_STAY_IN_SELFREF | `REGB_DDRC_CH0_MSK_PWRCTL_DIS_CAM_DRAIN_SELFREF | `REGB_DDRC_CH0_MSK_PWRCTL_LPDDR4_SR_ALLOWED | `REGB_DDRC_CH0_MSK_PWRCTL_DSM_EN | `REGB_DDRC_CH0_MSK_PWRCTL_MPSM_PD_EN | `REGB_DDRC_CH0_MSK_PWRCTL_MPSM_DEEP_PD_EN )
`define REGB_DDRC_CH0_RWONLY_MSK_PWRCTL ( 32'h0 | `REGB_DDRC_CH0_MSK_PWRCTL_SELFREF_EN | `REGB_DDRC_CH0_MSK_PWRCTL_POWERDOWN_EN | `REGB_DDRC_CH0_MSK_PWRCTL_EN_DFI_DRAM_CLK_DISABLE | `REGB_DDRC_CH0_MSK_PWRCTL_SELFREF_SW | `REGB_DDRC_CH0_MSK_PWRCTL_STAY_IN_SELFREF | `REGB_DDRC_CH0_MSK_PWRCTL_DIS_CAM_DRAIN_SELFREF | `REGB_DDRC_CH0_MSK_PWRCTL_LPDDR4_SR_ALLOWED | `REGB_DDRC_CH0_MSK_PWRCTL_DSM_EN  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_PWRCTL ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_PWRCTL ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_PWRCTL ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_PWRCTL ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_PWRCTL ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_PWRCTL_SELFREF_EN) << `REGB_DDRC_CH0_OFFSET_PWRCTL_SELFREF_EN) | ((`REGB_DDRC_CH0_DFLT_PWRCTL_POWERDOWN_EN) << `REGB_DDRC_CH0_OFFSET_PWRCTL_POWERDOWN_EN) | ((`REGB_DDRC_CH0_DFLT_PWRCTL_EN_DFI_DRAM_CLK_DISABLE) << `REGB_DDRC_CH0_OFFSET_PWRCTL_EN_DFI_DRAM_CLK_DISABLE) | ((`REGB_DDRC_CH0_DFLT_PWRCTL_SELFREF_SW) << `REGB_DDRC_CH0_OFFSET_PWRCTL_SELFREF_SW) | ((`REGB_DDRC_CH0_DFLT_PWRCTL_STAY_IN_SELFREF) << `REGB_DDRC_CH0_OFFSET_PWRCTL_STAY_IN_SELFREF) | ((`REGB_DDRC_CH0_DFLT_PWRCTL_DIS_CAM_DRAIN_SELFREF) << `REGB_DDRC_CH0_OFFSET_PWRCTL_DIS_CAM_DRAIN_SELFREF) | ((`REGB_DDRC_CH0_DFLT_PWRCTL_LPDDR4_SR_ALLOWED) << `REGB_DDRC_CH0_OFFSET_PWRCTL_LPDDR4_SR_ALLOWED) | ((`REGB_DDRC_CH0_DFLT_PWRCTL_DSM_EN) << `REGB_DDRC_CH0_OFFSET_PWRCTL_DSM_EN)  )
`define REGB_DDRC_CH0_SIZE_PWRCTL (24+`MEMC_NUM_RANKS)

// Register HWLPCTL 
`define REGB_DDRC_CH0_HWLPCTL_ADDR `SHIFTAPBADDR( 32'h00010184 )
`define REGB_DDRC_CH0_MSK_HWLPCTL_HW_LP_EN 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_HWLPCTL_HW_LP_EN 1
`define REGB_DDRC_CH0_OFFSET_HWLPCTL_HW_LP_EN 0
`define REGB_DDRC_CH0_DFLT_HWLPCTL_HW_LP_EN 1'h1
`define REGB_DDRC_CH0_MSK_HWLPCTL_HW_LP_EXIT_IDLE_EN 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_HWLPCTL_HW_LP_EXIT_IDLE_EN 1
`define REGB_DDRC_CH0_OFFSET_HWLPCTL_HW_LP_EXIT_IDLE_EN 1
`define REGB_DDRC_CH0_DFLT_HWLPCTL_HW_LP_EXIT_IDLE_EN 1'h1
`define REGB_DDRC_CH0_MSK_HWLPCTL_HW_LP_CTRL 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_HWLPCTL_HW_LP_CTRL 1
`define REGB_DDRC_CH0_OFFSET_HWLPCTL_HW_LP_CTRL 2
`define REGB_DDRC_CH0_DFLT_HWLPCTL_HW_LP_CTRL 1'h0
`define REGB_DDRC_CH0_MSK_HWLPCTL_HW_LP_ACCEPT_WAIT_WINDOW 32'b00000000000000000000111100000000
`define REGB_DDRC_CH0_SIZE_HWLPCTL_HW_LP_ACCEPT_WAIT_WINDOW 4
`define REGB_DDRC_CH0_OFFSET_HWLPCTL_HW_LP_ACCEPT_WAIT_WINDOW 8
`define REGB_DDRC_CH0_DFLT_HWLPCTL_HW_LP_ACCEPT_WAIT_WINDOW (`DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH_EN == 1) ? ((`DDRCTL_DDR_DUAL_CHANNEL_EN == 0) ? (`DDRCTL_DCH_SYNC_DELAY_PIPES + 2) : 2) : 2
`define REGB_DDRC_CH0_MSK_HWLPCTL ( `REGB_DDRC_CH0_MSK_HWLPCTL_HW_LP_EN | `REGB_DDRC_CH0_MSK_HWLPCTL_HW_LP_EXIT_IDLE_EN | `REGB_DDRC_CH0_MSK_HWLPCTL_HW_LP_CTRL | `REGB_DDRC_CH0_MSK_HWLPCTL_HW_LP_ACCEPT_WAIT_WINDOW )
`define REGB_DDRC_CH0_RWONLY_MSK_HWLPCTL ( 32'h0 | `REGB_DDRC_CH0_MSK_HWLPCTL_HW_LP_EN | `REGB_DDRC_CH0_MSK_HWLPCTL_HW_LP_EXIT_IDLE_EN  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_HWLPCTL ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_HWLPCTL ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_HWLPCTL ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_HWLPCTL ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_HWLPCTL ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_HWLPCTL_HW_LP_EN) << `REGB_DDRC_CH0_OFFSET_HWLPCTL_HW_LP_EN) | ((`REGB_DDRC_CH0_DFLT_HWLPCTL_HW_LP_EXIT_IDLE_EN) << `REGB_DDRC_CH0_OFFSET_HWLPCTL_HW_LP_EXIT_IDLE_EN)  )
`define REGB_DDRC_CH0_SIZE_HWLPCTL 12


// Register CLKGATECTL 
`define REGB_DDRC_CH0_CLKGATECTL_ADDR `SHIFTAPBADDR( 32'h0001018c )
`define REGB_DDRC_CH0_MSK_CLKGATECTL_BSM_CLK_ON 32'b00000000000000000000000000111111
`define REGB_DDRC_CH0_SIZE_CLKGATECTL_BSM_CLK_ON 6
`define REGB_DDRC_CH0_OFFSET_CLKGATECTL_BSM_CLK_ON 0
`define REGB_DDRC_CH0_DFLT_CLKGATECTL_BSM_CLK_ON 6'h3f
`define REGB_DDRC_CH0_MSK_CLKGATECTL `REGB_DDRC_CH0_MSK_CLKGATECTL_BSM_CLK_ON
`define REGB_DDRC_CH0_RWONLY_MSK_CLKGATECTL ( 32'h0 | `REGB_DDRC_CH0_MSK_CLKGATECTL_BSM_CLK_ON  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_CLKGATECTL ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_CLKGATECTL ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_CLKGATECTL ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_CLKGATECTL ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_CLKGATECTL ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_CLKGATECTL_BSM_CLK_ON) << `REGB_DDRC_CH0_OFFSET_CLKGATECTL_BSM_CLK_ON)  )
`define REGB_DDRC_CH0_SIZE_CLKGATECTL 6

// Register RFSHMOD0 
`define REGB_DDRC_CH0_RFSHMOD0_ADDR `SHIFTAPBADDR( 32'h00010200 )
`define REGB_DDRC_CH0_MSK_RFSHMOD0_REFRESH_BURST 32'b00000000000000000000000000111111
`define REGB_DDRC_CH0_SIZE_RFSHMOD0_REFRESH_BURST 6
`define REGB_DDRC_CH0_OFFSET_RFSHMOD0_REFRESH_BURST 0
`define REGB_DDRC_CH0_DFLT_RFSHMOD0_REFRESH_BURST 6'h0
`define REGB_DDRC_CH0_MSK_RFSHMOD0_AUTO_REFAB_EN 32'b00000000000000000000000011000000
`define REGB_DDRC_CH0_SIZE_RFSHMOD0_AUTO_REFAB_EN 2
`define REGB_DDRC_CH0_OFFSET_RFSHMOD0_AUTO_REFAB_EN 6
`define REGB_DDRC_CH0_DFLT_RFSHMOD0_AUTO_REFAB_EN 2'h0
`define REGB_DDRC_CH0_MSK_RFSHMOD0_PER_BANK_REFRESH 32'b00000000000000000000000100000000
`define REGB_DDRC_CH0_SIZE_RFSHMOD0_PER_BANK_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_RFSHMOD0_PER_BANK_REFRESH 8
`define REGB_DDRC_CH0_DFLT_RFSHMOD0_PER_BANK_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_RFSHMOD0_PER_BANK_REFRESH_OPT_EN 32'b00000000000000000000001000000000
`define REGB_DDRC_CH0_SIZE_RFSHMOD0_PER_BANK_REFRESH_OPT_EN 1
`define REGB_DDRC_CH0_OFFSET_RFSHMOD0_PER_BANK_REFRESH_OPT_EN 9
`define REGB_DDRC_CH0_DFLT_RFSHMOD0_PER_BANK_REFRESH_OPT_EN 1'h0
`define REGB_DDRC_CH0_MSK_RFSHMOD0_REFRESH_BURST_2X 32'b00000000000000001111110000000000
`define REGB_DDRC_CH0_SIZE_RFSHMOD0_REFRESH_BURST_2X 6
`define REGB_DDRC_CH0_OFFSET_RFSHMOD0_REFRESH_BURST_2X 10
`define REGB_DDRC_CH0_DFLT_RFSHMOD0_REFRESH_BURST_2X 6'h0
`define REGB_DDRC_CH0_MSK_RFSHMOD0_MIXED_REFSB_HI_THR 32'b00000000000011110000000000000000
`define REGB_DDRC_CH0_SIZE_RFSHMOD0_MIXED_REFSB_HI_THR 4
`define REGB_DDRC_CH0_OFFSET_RFSHMOD0_MIXED_REFSB_HI_THR 16
`define REGB_DDRC_CH0_DFLT_RFSHMOD0_MIXED_REFSB_HI_THR 4'hf
`define REGB_DDRC_CH0_MSK_RFSHMOD0_FIXED_CRIT_REFPB_BANK_EN 32'b00000001000000000000000000000000
`define REGB_DDRC_CH0_SIZE_RFSHMOD0_FIXED_CRIT_REFPB_BANK_EN 1
`define REGB_DDRC_CH0_OFFSET_RFSHMOD0_FIXED_CRIT_REFPB_BANK_EN 24
`define REGB_DDRC_CH0_DFLT_RFSHMOD0_FIXED_CRIT_REFPB_BANK_EN 1'h0
`define REGB_DDRC_CH0_MSK_RFSHMOD0 ( `REGB_DDRC_CH0_MSK_RFSHMOD0_REFRESH_BURST | `REGB_DDRC_CH0_MSK_RFSHMOD0_AUTO_REFAB_EN | `REGB_DDRC_CH0_MSK_RFSHMOD0_PER_BANK_REFRESH | `REGB_DDRC_CH0_MSK_RFSHMOD0_PER_BANK_REFRESH_OPT_EN | `REGB_DDRC_CH0_MSK_RFSHMOD0_REFRESH_BURST_2X | `REGB_DDRC_CH0_MSK_RFSHMOD0_MIXED_REFSB_HI_THR | `REGB_DDRC_CH0_MSK_RFSHMOD0_FIXED_CRIT_REFPB_BANK_EN )
`define REGB_DDRC_CH0_RWONLY_MSK_RFSHMOD0 ( 32'h0 | `REGB_DDRC_CH0_MSK_RFSHMOD0_REFRESH_BURST | `REGB_DDRC_CH0_MSK_RFSHMOD0_AUTO_REFAB_EN | `REGB_DDRC_CH0_MSK_RFSHMOD0_PER_BANK_REFRESH | `REGB_DDRC_CH0_MSK_RFSHMOD0_PER_BANK_REFRESH_OPT_EN | `REGB_DDRC_CH0_MSK_RFSHMOD0_FIXED_CRIT_REFPB_BANK_EN  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_RFSHMOD0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_RFSHMOD0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_RFSHMOD0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_RFSHMOD0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_RFSHMOD0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_RFSHMOD0_REFRESH_BURST) << `REGB_DDRC_CH0_OFFSET_RFSHMOD0_REFRESH_BURST) | ((`REGB_DDRC_CH0_DFLT_RFSHMOD0_AUTO_REFAB_EN) << `REGB_DDRC_CH0_OFFSET_RFSHMOD0_AUTO_REFAB_EN) | ((`REGB_DDRC_CH0_DFLT_RFSHMOD0_PER_BANK_REFRESH) << `REGB_DDRC_CH0_OFFSET_RFSHMOD0_PER_BANK_REFRESH) | ((`REGB_DDRC_CH0_DFLT_RFSHMOD0_PER_BANK_REFRESH_OPT_EN) << `REGB_DDRC_CH0_OFFSET_RFSHMOD0_PER_BANK_REFRESH_OPT_EN) | ((`REGB_DDRC_CH0_DFLT_RFSHMOD0_FIXED_CRIT_REFPB_BANK_EN) << `REGB_DDRC_CH0_OFFSET_RFSHMOD0_FIXED_CRIT_REFPB_BANK_EN)  )
`define REGB_DDRC_CH0_SIZE_RFSHMOD0 25


// Register RFSHCTL0 
`define REGB_DDRC_CH0_RFSHCTL0_ADDR `SHIFTAPBADDR( 32'h00010208 )
`define REGB_DDRC_CH0_MSK_RFSHCTL0_DIS_AUTO_REFRESH 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_RFSHCTL0_DIS_AUTO_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_RFSHCTL0_DIS_AUTO_REFRESH 0
`define REGB_DDRC_CH0_DFLT_RFSHCTL0_DIS_AUTO_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_RFSHCTL0_REFRESH_UPDATE_LEVEL 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_RFSHCTL0_REFRESH_UPDATE_LEVEL 1
`define REGB_DDRC_CH0_OFFSET_RFSHCTL0_REFRESH_UPDATE_LEVEL 4
`define REGB_DDRC_CH0_DFLT_RFSHCTL0_REFRESH_UPDATE_LEVEL 1'h0
`define REGB_DDRC_CH0_MSK_RFSHCTL0_REF_3DS_BURST_LIMIT_EN 32'b00000000000000000000000100000000
`define REGB_DDRC_CH0_SIZE_RFSHCTL0_REF_3DS_BURST_LIMIT_EN 1
`define REGB_DDRC_CH0_OFFSET_RFSHCTL0_REF_3DS_BURST_LIMIT_EN 8
`define REGB_DDRC_CH0_DFLT_RFSHCTL0_REF_3DS_BURST_LIMIT_EN 1'h0
`define REGB_DDRC_CH0_MSK_RFSHCTL0_REF_3DS_BURST_LIMIT_THR 32'b00000000000000000111111000000000
`define REGB_DDRC_CH0_SIZE_RFSHCTL0_REF_3DS_BURST_LIMIT_THR 6
`define REGB_DDRC_CH0_OFFSET_RFSHCTL0_REF_3DS_BURST_LIMIT_THR 9
`define REGB_DDRC_CH0_DFLT_RFSHCTL0_REF_3DS_BURST_LIMIT_THR 6'h33
`define REGB_DDRC_CH0_MSK_RFSHCTL0_RANK_DIS_REFRESH ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_RFSHCTL0_RANK_DIS_REFRESH `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_RFSHCTL0_RANK_DIS_REFRESH 16
`define REGB_DDRC_CH0_DFLT_RFSHCTL0_RANK_DIS_REFRESH ('h0)
`define REGB_DDRC_CH0_MSK_RFSHCTL0 ( `REGB_DDRC_CH0_MSK_RFSHCTL0_DIS_AUTO_REFRESH | `REGB_DDRC_CH0_MSK_RFSHCTL0_REFRESH_UPDATE_LEVEL | `REGB_DDRC_CH0_MSK_RFSHCTL0_REF_3DS_BURST_LIMIT_EN | `REGB_DDRC_CH0_MSK_RFSHCTL0_REF_3DS_BURST_LIMIT_THR | `REGB_DDRC_CH0_MSK_RFSHCTL0_RANK_DIS_REFRESH )
`define REGB_DDRC_CH0_RWONLY_MSK_RFSHCTL0 ( 32'h0 | `REGB_DDRC_CH0_MSK_RFSHCTL0_DIS_AUTO_REFRESH | `REGB_DDRC_CH0_MSK_RFSHCTL0_REFRESH_UPDATE_LEVEL  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_RFSHCTL0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_RFSHCTL0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_RFSHCTL0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_RFSHCTL0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_RFSHCTL0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_RFSHCTL0_DIS_AUTO_REFRESH) << `REGB_DDRC_CH0_OFFSET_RFSHCTL0_DIS_AUTO_REFRESH) | ((`REGB_DDRC_CH0_DFLT_RFSHCTL0_REFRESH_UPDATE_LEVEL) << `REGB_DDRC_CH0_OFFSET_RFSHCTL0_REFRESH_UPDATE_LEVEL)  )
`define REGB_DDRC_CH0_SIZE_RFSHCTL0 (16+`MEMC_NUM_RANKS)

// Register RFMMOD0 
`define REGB_DDRC_CH0_RFMMOD0_ADDR `SHIFTAPBADDR( 32'h00010220 )
`define REGB_DDRC_CH0_MSK_RFMMOD0_RFM_EN 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_RFMMOD0_RFM_EN 1
`define REGB_DDRC_CH0_OFFSET_RFMMOD0_RFM_EN 0
`define REGB_DDRC_CH0_DFLT_RFMMOD0_RFM_EN 1'h0
`define REGB_DDRC_CH0_MSK_RFMMOD0_RFMSBC 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_RFMMOD0_RFMSBC 1
`define REGB_DDRC_CH0_OFFSET_RFMMOD0_RFMSBC 4
`define REGB_DDRC_CH0_DFLT_RFMMOD0_RFMSBC 1'h0
`define REGB_DDRC_CH0_MSK_RFMMOD0_RAAIMT 32'b00000000000000000001111100000000
`define REGB_DDRC_CH0_SIZE_RFMMOD0_RAAIMT 5
`define REGB_DDRC_CH0_OFFSET_RFMMOD0_RAAIMT 8
`define REGB_DDRC_CH0_DFLT_RFMMOD0_RAAIMT 5'h1
`define REGB_DDRC_CH0_MSK_RFMMOD0_RAAMULT 32'b00000000000000110000000000000000
`define REGB_DDRC_CH0_SIZE_RFMMOD0_RAAMULT 2
`define REGB_DDRC_CH0_OFFSET_RFMMOD0_RAAMULT 16
`define REGB_DDRC_CH0_DFLT_RFMMOD0_RAAMULT 2'h0
`define REGB_DDRC_CH0_MSK_RFMMOD0_RAADEC 32'b00000000000011000000000000000000
`define REGB_DDRC_CH0_SIZE_RFMMOD0_RAADEC 2
`define REGB_DDRC_CH0_OFFSET_RFMMOD0_RAADEC 18
`define REGB_DDRC_CH0_DFLT_RFMMOD0_RAADEC 2'h0
`define REGB_DDRC_CH0_MSK_RFMMOD0_RFMTH_RM_THR 32'b00011111000000000000000000000000
`define REGB_DDRC_CH0_SIZE_RFMMOD0_RFMTH_RM_THR 5
`define REGB_DDRC_CH0_OFFSET_RFMMOD0_RFMTH_RM_THR 24
`define REGB_DDRC_CH0_DFLT_RFMMOD0_RFMTH_RM_THR 5'ha
`define REGB_DDRC_CH0_MSK_RFMMOD0 ( `REGB_DDRC_CH0_MSK_RFMMOD0_RFM_EN | `REGB_DDRC_CH0_MSK_RFMMOD0_RFMSBC | `REGB_DDRC_CH0_MSK_RFMMOD0_RAAIMT | `REGB_DDRC_CH0_MSK_RFMMOD0_RAAMULT | `REGB_DDRC_CH0_MSK_RFMMOD0_RAADEC | `REGB_DDRC_CH0_MSK_RFMMOD0_RFMTH_RM_THR )
`define REGB_DDRC_CH0_RWONLY_MSK_RFMMOD0 ( 32'h0 | `REGB_DDRC_CH0_MSK_RFMMOD0_RFM_EN | `REGB_DDRC_CH0_MSK_RFMMOD0_RFMSBC | `REGB_DDRC_CH0_MSK_RFMMOD0_RAAIMT | `REGB_DDRC_CH0_MSK_RFMMOD0_RAAMULT | `REGB_DDRC_CH0_MSK_RFMMOD0_RAADEC | `REGB_DDRC_CH0_MSK_RFMMOD0_RFMTH_RM_THR  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_RFMMOD0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_RFMMOD0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_RFMMOD0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_RFMMOD0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_RFMMOD0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_RFMMOD0_RFM_EN) << `REGB_DDRC_CH0_OFFSET_RFMMOD0_RFM_EN) | ((`REGB_DDRC_CH0_DFLT_RFMMOD0_RFMSBC) << `REGB_DDRC_CH0_OFFSET_RFMMOD0_RFMSBC) | ((`REGB_DDRC_CH0_DFLT_RFMMOD0_RAAIMT) << `REGB_DDRC_CH0_OFFSET_RFMMOD0_RAAIMT) | ((`REGB_DDRC_CH0_DFLT_RFMMOD0_RAAMULT) << `REGB_DDRC_CH0_OFFSET_RFMMOD0_RAAMULT) | ((`REGB_DDRC_CH0_DFLT_RFMMOD0_RAADEC) << `REGB_DDRC_CH0_OFFSET_RFMMOD0_RAADEC) | ((`REGB_DDRC_CH0_DFLT_RFMMOD0_RFMTH_RM_THR) << `REGB_DDRC_CH0_OFFSET_RFMMOD0_RFMTH_RM_THR)  )
`define REGB_DDRC_CH0_SIZE_RFMMOD0 29

// Register RFMMOD1 
`define REGB_DDRC_CH0_RFMMOD1_ADDR `SHIFTAPBADDR( 32'h00010224 )
`define REGB_DDRC_CH0_MSK_RFMMOD1_INIT_RAA_CNT 32'b00000000000000000000011111111111
`define REGB_DDRC_CH0_SIZE_RFMMOD1_INIT_RAA_CNT 11
`define REGB_DDRC_CH0_OFFSET_RFMMOD1_INIT_RAA_CNT 0
`define REGB_DDRC_CH0_DFLT_RFMMOD1_INIT_RAA_CNT 11'h0
`define REGB_DDRC_CH0_MSK_RFMMOD1 `REGB_DDRC_CH0_MSK_RFMMOD1_INIT_RAA_CNT
`define REGB_DDRC_CH0_RWONLY_MSK_RFMMOD1 ( 32'h0 | `REGB_DDRC_CH0_MSK_RFMMOD1_INIT_RAA_CNT  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_RFMMOD1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_RFMMOD1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_RFMMOD1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_RFMMOD1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_RFMMOD1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_RFMMOD1_INIT_RAA_CNT) << `REGB_DDRC_CH0_OFFSET_RFMMOD1_INIT_RAA_CNT)  )
`define REGB_DDRC_CH0_SIZE_RFMMOD1 11

// Register RFMCTL 
`define REGB_DDRC_CH0_RFMCTL_ADDR `SHIFTAPBADDR( 32'h00010228 )
`define REGB_DDRC_CH0_MSK_RFMCTL_DBG_RAA_RANK ( 32'hFFFFFFFF & {`MEMC_RANK_BITS{1'b1}})
`define REGB_DDRC_CH0_SIZE_RFMCTL_DBG_RAA_RANK `MEMC_RANK_BITS
`define REGB_DDRC_CH0_OFFSET_RFMCTL_DBG_RAA_RANK 0
`define REGB_DDRC_CH0_DFLT_RFMCTL_DBG_RAA_RANK ('h0)
`define REGB_DDRC_CH0_MSK_RFMCTL_DBG_RAA_BG_BANK ( (`DDRCTL_LPDDR_RFMSBC_EN==1) ? ( 32'hFFFFFFFF & { {`MEMC_BG_BANK_BITS{1'b1}}, {4{1'b0}} } ) : ( 32'hFFFFFFFF & { {(`MEMC_BG_BANK_BITS-1){1'b1}}, {4{1'b0}} } ))
`define REGB_DDRC_CH0_SIZE_RFMCTL_DBG_RAA_BG_BANK ((`DDRCTL_LPDDR_RFMSBC_EN==1) ? `MEMC_BG_BANK_BITS : (`MEMC_BG_BANK_BITS-1))
`define REGB_DDRC_CH0_OFFSET_RFMCTL_DBG_RAA_BG_BANK 4
`define REGB_DDRC_CH0_DFLT_RFMCTL_DBG_RAA_BG_BANK ('h0)
`define REGB_DDRC_CH0_MSK_RFMCTL ( `REGB_DDRC_CH0_MSK_RFMCTL_DBG_RAA_RANK | `REGB_DDRC_CH0_MSK_RFMCTL_DBG_RAA_BG_BANK )
`define REGB_DDRC_CH0_RWONLY_MSK_RFMCTL ( 32'h0 | `REGB_DDRC_CH0_MSK_RFMCTL_DBG_RAA_RANK | `REGB_DDRC_CH0_MSK_RFMCTL_DBG_RAA_BG_BANK  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_RFMCTL ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_RFMCTL ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_RFMCTL ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_RFMCTL ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_RFMCTL ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_RFMCTL_DBG_RAA_RANK) << `REGB_DDRC_CH0_OFFSET_RFMCTL_DBG_RAA_RANK) | ((`REGB_DDRC_CH0_DFLT_RFMCTL_DBG_RAA_BG_BANK) << `REGB_DDRC_CH0_OFFSET_RFMCTL_DBG_RAA_BG_BANK)  )
`define REGB_DDRC_CH0_SIZE_RFMCTL 4

// Register RFMSTAT 
`define REGB_DDRC_CH0_RFMSTAT_ADDR `SHIFTAPBADDR( 32'h0001022c )
`define REGB_DDRC_CH0_MSK_RFMSTAT_RANK_RAA_CNT_GT0 ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define REGB_DDRC_CH0_SIZE_RFMSTAT_RANK_RAA_CNT_GT0 `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_RFMSTAT_RANK_RAA_CNT_GT0 0
`define REGB_DDRC_CH0_DFLT_RFMSTAT_RANK_RAA_CNT_GT0 ('h0)
`define REGB_DDRC_CH0_MSK_RFMSTAT_DBG_RAA_CNT 32'b00000111111111110000000000000000
`define REGB_DDRC_CH0_SIZE_RFMSTAT_DBG_RAA_CNT 11
`define REGB_DDRC_CH0_OFFSET_RFMSTAT_DBG_RAA_CNT 16
`define REGB_DDRC_CH0_DFLT_RFMSTAT_DBG_RAA_CNT 11'h0
`define REGB_DDRC_CH0_MSK_RFMSTAT ( `REGB_DDRC_CH0_MSK_RFMSTAT_RANK_RAA_CNT_GT0 | `REGB_DDRC_CH0_MSK_RFMSTAT_DBG_RAA_CNT )
`define REGB_DDRC_CH0_RWONLY_MSK_RFMSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_RFMSTAT_RANK_RAA_CNT_GT0 | `REGB_DDRC_CH0_MSK_RFMSTAT_DBG_RAA_CNT  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_RFMSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_RFMSTAT_RANK_RAA_CNT_GT0  )
`define REGB_DDRC_CH0_COMPANION_MSK_RFMSTAT ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_RFMSTAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_RFMSTAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_RFMSTAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_RFMSTAT_RANK_RAA_CNT_GT0) << `REGB_DDRC_CH0_OFFSET_RFMSTAT_RANK_RAA_CNT_GT0) | ((`REGB_DDRC_CH0_DFLT_RFMSTAT_DBG_RAA_CNT) << `REGB_DDRC_CH0_OFFSET_RFMSTAT_DBG_RAA_CNT)  )
`define REGB_DDRC_CH0_SIZE_RFMSTAT 27

// Register ZQCTL0 
`define REGB_DDRC_CH0_ZQCTL0_ADDR `SHIFTAPBADDR( 32'h00010280 )
`define REGB_DDRC_CH0_MSK_ZQCTL0_DIS_MPSMX_ZQCL 32'b00010000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_ZQCTL0_DIS_MPSMX_ZQCL 1
`define REGB_DDRC_CH0_OFFSET_ZQCTL0_DIS_MPSMX_ZQCL 28
`define REGB_DDRC_CH0_DFLT_ZQCTL0_DIS_MPSMX_ZQCL 1'h0
`define REGB_DDRC_CH0_MSK_ZQCTL0_ZQ_RESISTOR_SHARED 32'b00100000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_ZQCTL0_ZQ_RESISTOR_SHARED 1
`define REGB_DDRC_CH0_OFFSET_ZQCTL0_ZQ_RESISTOR_SHARED 29
`define REGB_DDRC_CH0_DFLT_ZQCTL0_ZQ_RESISTOR_SHARED 1'h0
`define REGB_DDRC_CH0_MSK_ZQCTL0_DIS_AUTO_ZQ 32'b10000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_ZQCTL0_DIS_AUTO_ZQ 1
`define REGB_DDRC_CH0_OFFSET_ZQCTL0_DIS_AUTO_ZQ 31
`define REGB_DDRC_CH0_DFLT_ZQCTL0_DIS_AUTO_ZQ 1'h0
`define REGB_DDRC_CH0_MSK_ZQCTL0 ( `REGB_DDRC_CH0_MSK_ZQCTL0_DIS_MPSMX_ZQCL | `REGB_DDRC_CH0_MSK_ZQCTL0_ZQ_RESISTOR_SHARED | `REGB_DDRC_CH0_MSK_ZQCTL0_DIS_AUTO_ZQ )
`define REGB_DDRC_CH0_RWONLY_MSK_ZQCTL0 ( 32'h0 | `REGB_DDRC_CH0_MSK_ZQCTL0_ZQ_RESISTOR_SHARED | `REGB_DDRC_CH0_MSK_ZQCTL0_DIS_AUTO_ZQ  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ZQCTL0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ZQCTL0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ZQCTL0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ZQCTL0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ZQCTL0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ZQCTL0_ZQ_RESISTOR_SHARED) << `REGB_DDRC_CH0_OFFSET_ZQCTL0_ZQ_RESISTOR_SHARED) | ((`REGB_DDRC_CH0_DFLT_ZQCTL0_DIS_AUTO_ZQ) << `REGB_DDRC_CH0_OFFSET_ZQCTL0_DIS_AUTO_ZQ)  )
`define REGB_DDRC_CH0_SIZE_ZQCTL0 32

// Register ZQCTL1 
`define REGB_DDRC_CH0_ZQCTL1_ADDR `SHIFTAPBADDR( 32'h00010284 )
`define REGB_DDRC_CH0_MSK_ZQCTL1_ZQ_RESET 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_ZQCTL1_ZQ_RESET 1
`define REGB_DDRC_CH0_OFFSET_ZQCTL1_ZQ_RESET 0
`define REGB_DDRC_CH0_DFLT_ZQCTL1_ZQ_RESET 1'h0
`define REGB_DDRC_CH0_MSK_ZQCTL1 `REGB_DDRC_CH0_MSK_ZQCTL1_ZQ_RESET
`define REGB_DDRC_CH0_RWONLY_MSK_ZQCTL1 ( 32'h0  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ZQCTL1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ZQCTL1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ZQCTL1 ( 32'h0 | `REGB_DDRC_CH0_MSK_ZQCTL1_ZQ_RESET  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ZQCTL1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ZQCTL1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ZQCTL1_ZQ_RESET) << `REGB_DDRC_CH0_OFFSET_ZQCTL1_ZQ_RESET)  )
`define REGB_DDRC_CH0_SIZE_ZQCTL1 1

// Register ZQCTL2 
`define REGB_DDRC_CH0_ZQCTL2_ADDR `SHIFTAPBADDR( 32'h00010288 )
`define REGB_DDRC_CH0_MSK_ZQCTL2_DIS_SRX_ZQCL 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_ZQCTL2_DIS_SRX_ZQCL 1
`define REGB_DDRC_CH0_OFFSET_ZQCTL2_DIS_SRX_ZQCL 0
`define REGB_DDRC_CH0_DFLT_ZQCTL2_DIS_SRX_ZQCL 1'h0
`define REGB_DDRC_CH0_MSK_ZQCTL2_DIS_SRX_ZQCL_HWFFC 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_ZQCTL2_DIS_SRX_ZQCL_HWFFC 1
`define REGB_DDRC_CH0_OFFSET_ZQCTL2_DIS_SRX_ZQCL_HWFFC 1
`define REGB_DDRC_CH0_DFLT_ZQCTL2_DIS_SRX_ZQCL_HWFFC 1'h0
`define REGB_DDRC_CH0_MSK_ZQCTL2 ( `REGB_DDRC_CH0_MSK_ZQCTL2_DIS_SRX_ZQCL | `REGB_DDRC_CH0_MSK_ZQCTL2_DIS_SRX_ZQCL_HWFFC )
`define REGB_DDRC_CH0_RWONLY_MSK_ZQCTL2 ( 32'h0 | `REGB_DDRC_CH0_MSK_ZQCTL2_DIS_SRX_ZQCL | `REGB_DDRC_CH0_MSK_ZQCTL2_DIS_SRX_ZQCL_HWFFC  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ZQCTL2 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ZQCTL2 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ZQCTL2 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ZQCTL2 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ZQCTL2 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ZQCTL2_DIS_SRX_ZQCL) << `REGB_DDRC_CH0_OFFSET_ZQCTL2_DIS_SRX_ZQCL) | ((`REGB_DDRC_CH0_DFLT_ZQCTL2_DIS_SRX_ZQCL_HWFFC) << `REGB_DDRC_CH0_OFFSET_ZQCTL2_DIS_SRX_ZQCL_HWFFC)  )
`define REGB_DDRC_CH0_SIZE_ZQCTL2 2

// Register ZQSTAT 
`define REGB_DDRC_CH0_ZQSTAT_ADDR `SHIFTAPBADDR( 32'h0001028c )
`define REGB_DDRC_CH0_MSK_ZQSTAT_ZQ_RESET_BUSY 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_ZQSTAT_ZQ_RESET_BUSY 1
`define REGB_DDRC_CH0_OFFSET_ZQSTAT_ZQ_RESET_BUSY 0
`define REGB_DDRC_CH0_DFLT_ZQSTAT_ZQ_RESET_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_ZQSTAT `REGB_DDRC_CH0_MSK_ZQSTAT_ZQ_RESET_BUSY
`define REGB_DDRC_CH0_RWONLY_MSK_ZQSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_ZQSTAT_ZQ_RESET_BUSY  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ZQSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_ZQSTAT_ZQ_RESET_BUSY  )
`define REGB_DDRC_CH0_COMPANION_MSK_ZQSTAT ( 32'b0 | `REGB_DDRC_CH0_MSK_ZQSTAT_ZQ_RESET_BUSY  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ZQSTAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ZQSTAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ZQSTAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ZQSTAT_ZQ_RESET_BUSY) << `REGB_DDRC_CH0_OFFSET_ZQSTAT_ZQ_RESET_BUSY)  )
`define REGB_DDRC_CH0_SIZE_ZQSTAT 1

// Register DQSOSCRUNTIME 
`define REGB_DDRC_CH0_DQSOSCRUNTIME_ADDR `SHIFTAPBADDR( 32'h00010300 )
`define REGB_DDRC_CH0_MSK_DQSOSCRUNTIME_DQSOSC_RUNTIME 32'b00000000000000000000000011111111
`define REGB_DDRC_CH0_SIZE_DQSOSCRUNTIME_DQSOSC_RUNTIME 8
`define REGB_DDRC_CH0_OFFSET_DQSOSCRUNTIME_DQSOSC_RUNTIME 0
`define REGB_DDRC_CH0_DFLT_DQSOSCRUNTIME_DQSOSC_RUNTIME 8'h40
`define REGB_DDRC_CH0_MSK_DQSOSCRUNTIME_WCK2DQO_RUNTIME 32'b00000000111111110000000000000000
`define REGB_DDRC_CH0_SIZE_DQSOSCRUNTIME_WCK2DQO_RUNTIME 8
`define REGB_DDRC_CH0_OFFSET_DQSOSCRUNTIME_WCK2DQO_RUNTIME 16
`define REGB_DDRC_CH0_DFLT_DQSOSCRUNTIME_WCK2DQO_RUNTIME 8'h40
`define REGB_DDRC_CH0_MSK_DQSOSCRUNTIME ( `REGB_DDRC_CH0_MSK_DQSOSCRUNTIME_DQSOSC_RUNTIME | `REGB_DDRC_CH0_MSK_DQSOSCRUNTIME_WCK2DQO_RUNTIME )
`define REGB_DDRC_CH0_RWONLY_MSK_DQSOSCRUNTIME ( 32'h0 | `REGB_DDRC_CH0_MSK_DQSOSCRUNTIME_DQSOSC_RUNTIME | `REGB_DDRC_CH0_MSK_DQSOSCRUNTIME_WCK2DQO_RUNTIME  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DQSOSCRUNTIME ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DQSOSCRUNTIME ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DQSOSCRUNTIME ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DQSOSCRUNTIME ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DQSOSCRUNTIME ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DQSOSCRUNTIME_DQSOSC_RUNTIME) << `REGB_DDRC_CH0_OFFSET_DQSOSCRUNTIME_DQSOSC_RUNTIME) | ((`REGB_DDRC_CH0_DFLT_DQSOSCRUNTIME_WCK2DQO_RUNTIME) << `REGB_DDRC_CH0_OFFSET_DQSOSCRUNTIME_WCK2DQO_RUNTIME)  )
`define REGB_DDRC_CH0_SIZE_DQSOSCRUNTIME 24

// Register DQSOSCSTAT0 
`define REGB_DDRC_CH0_DQSOSCSTAT0_ADDR `SHIFTAPBADDR( 32'h00010304 )
`define REGB_DDRC_CH0_MSK_DQSOSCSTAT0_DQSOSC_STATE 32'b00000000000000000000000000000111
`define REGB_DDRC_CH0_SIZE_DQSOSCSTAT0_DQSOSC_STATE 3
`define REGB_DDRC_CH0_OFFSET_DQSOSCSTAT0_DQSOSC_STATE 0
`define REGB_DDRC_CH0_DFLT_DQSOSCSTAT0_DQSOSC_STATE 3'h0
`define REGB_DDRC_CH0_MSK_DQSOSCSTAT0_DQSOSC_PER_RANK_STAT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {4{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_DQSOSCSTAT0_DQSOSC_PER_RANK_STAT `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_DQSOSCSTAT0_DQSOSC_PER_RANK_STAT 4
`define REGB_DDRC_CH0_DFLT_DQSOSCSTAT0_DQSOSC_PER_RANK_STAT ('h0)
`define REGB_DDRC_CH0_MSK_DQSOSCSTAT0 ( `REGB_DDRC_CH0_MSK_DQSOSCSTAT0_DQSOSC_STATE | `REGB_DDRC_CH0_MSK_DQSOSCSTAT0_DQSOSC_PER_RANK_STAT )
`define REGB_DDRC_CH0_RWONLY_MSK_DQSOSCSTAT0 ( 32'h0 | `REGB_DDRC_CH0_MSK_DQSOSCSTAT0_DQSOSC_STATE | `REGB_DDRC_CH0_MSK_DQSOSCSTAT0_DQSOSC_PER_RANK_STAT  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DQSOSCSTAT0 ( 32'h0 | `REGB_DDRC_CH0_MSK_DQSOSCSTAT0_DQSOSC_PER_RANK_STAT  )
`define REGB_DDRC_CH0_COMPANION_MSK_DQSOSCSTAT0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DQSOSCSTAT0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DQSOSCSTAT0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DQSOSCSTAT0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DQSOSCSTAT0_DQSOSC_STATE) << `REGB_DDRC_CH0_OFFSET_DQSOSCSTAT0_DQSOSC_STATE) | ((`REGB_DDRC_CH0_DFLT_DQSOSCSTAT0_DQSOSC_PER_RANK_STAT) << `REGB_DDRC_CH0_OFFSET_DQSOSCSTAT0_DQSOSC_PER_RANK_STAT)  )
`define REGB_DDRC_CH0_SIZE_DQSOSCSTAT0 (4+`MEMC_NUM_RANKS)

// Register DQSOSCCFG0 
`define REGB_DDRC_CH0_DQSOSCCFG0_ADDR `SHIFTAPBADDR( 32'h00010308 )
`define REGB_DDRC_CH0_MSK_DQSOSCCFG0_DIS_DQSOSC_SRX 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_DQSOSCCFG0_DIS_DQSOSC_SRX 1
`define REGB_DDRC_CH0_OFFSET_DQSOSCCFG0_DIS_DQSOSC_SRX 0
`define REGB_DDRC_CH0_DFLT_DQSOSCCFG0_DIS_DQSOSC_SRX 1'h0
`define REGB_DDRC_CH0_MSK_DQSOSCCFG0 `REGB_DDRC_CH0_MSK_DQSOSCCFG0_DIS_DQSOSC_SRX
`define REGB_DDRC_CH0_RWONLY_MSK_DQSOSCCFG0 ( 32'h0 | `REGB_DDRC_CH0_MSK_DQSOSCCFG0_DIS_DQSOSC_SRX  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DQSOSCCFG0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DQSOSCCFG0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DQSOSCCFG0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DQSOSCCFG0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DQSOSCCFG0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DQSOSCCFG0_DIS_DQSOSC_SRX) << `REGB_DDRC_CH0_OFFSET_DQSOSCCFG0_DIS_DQSOSC_SRX)  )
`define REGB_DDRC_CH0_SIZE_DQSOSCCFG0 1


// Register SCHED0 
`define REGB_DDRC_CH0_SCHED0_ADDR `SHIFTAPBADDR( 32'h00010380 )
`define REGB_DDRC_CH0_MSK_SCHED0_DIS_OPT_WRECC_COLLISION_FLUSH 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_SCHED0_DIS_OPT_WRECC_COLLISION_FLUSH 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_DIS_OPT_WRECC_COLLISION_FLUSH 0
`define REGB_DDRC_CH0_DFLT_SCHED0_DIS_OPT_WRECC_COLLISION_FLUSH 1'h0
`define REGB_DDRC_CH0_MSK_SCHED0_PREFER_WRITE 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_SCHED0_PREFER_WRITE 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_PREFER_WRITE 1
`define REGB_DDRC_CH0_DFLT_SCHED0_PREFER_WRITE 1'h0
`define REGB_DDRC_CH0_MSK_SCHED0_PAGECLOSE 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_SCHED0_PAGECLOSE 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_PAGECLOSE 2
`define REGB_DDRC_CH0_DFLT_SCHED0_PAGECLOSE 1'h1
`define REGB_DDRC_CH0_MSK_SCHED0_RDWR_SWITCH_POLICY_SEL 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_SCHED0_RDWR_SWITCH_POLICY_SEL 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_RDWR_SWITCH_POLICY_SEL 3
`define REGB_DDRC_CH0_DFLT_SCHED0_RDWR_SWITCH_POLICY_SEL 1'h1
`define REGB_DDRC_CH0_MSK_SCHED0_OPT_WRCAM_FILL_LEVEL 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_SCHED0_OPT_WRCAM_FILL_LEVEL 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_OPT_WRCAM_FILL_LEVEL 4
`define REGB_DDRC_CH0_DFLT_SCHED0_OPT_WRCAM_FILL_LEVEL 1'h1
`define REGB_DDRC_CH0_MSK_SCHED0_DIS_OPT_NTT_BY_ACT 32'b00000000000000000000000000100000
`define REGB_DDRC_CH0_SIZE_SCHED0_DIS_OPT_NTT_BY_ACT 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_DIS_OPT_NTT_BY_ACT 5
`define REGB_DDRC_CH0_DFLT_SCHED0_DIS_OPT_NTT_BY_ACT 1'h0
`define REGB_DDRC_CH0_MSK_SCHED0_DIS_OPT_NTT_BY_PRE 32'b00000000000000000000000001000000
`define REGB_DDRC_CH0_SIZE_SCHED0_DIS_OPT_NTT_BY_PRE 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_DIS_OPT_NTT_BY_PRE 6
`define REGB_DDRC_CH0_DFLT_SCHED0_DIS_OPT_NTT_BY_PRE 1'h0
`define REGB_DDRC_CH0_MSK_SCHED0_AUTOPRE_RMW 32'b00000000000000000000000010000000
`define REGB_DDRC_CH0_SIZE_SCHED0_AUTOPRE_RMW 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_AUTOPRE_RMW 7
`define REGB_DDRC_CH0_DFLT_SCHED0_AUTOPRE_RMW 1'h0
`define REGB_DDRC_CH0_MSK_SCHED0_LPR_NUM_ENTRIES ( 32'hFFFFFFFF & { {`MEMC_RDCMD_ENTRY_BITS{1'b1}}, {8{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_SCHED0_LPR_NUM_ENTRIES `MEMC_RDCMD_ENTRY_BITS
`define REGB_DDRC_CH0_OFFSET_SCHED0_LPR_NUM_ENTRIES 8
`define REGB_DDRC_CH0_DFLT_SCHED0_LPR_NUM_ENTRIES (`MEMC_NO_OF_ENTRY/2)
`define REGB_DDRC_CH0_MSK_SCHED0_LPDDR4_OPT_ACT_TIMING 32'b00000000000000001000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED0_LPDDR4_OPT_ACT_TIMING 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_LPDDR4_OPT_ACT_TIMING 15
`define REGB_DDRC_CH0_DFLT_SCHED0_LPDDR4_OPT_ACT_TIMING 1'h0
`define REGB_DDRC_CH0_MSK_SCHED0_LPDDR5_OPT_ACT_TIMING 32'b00000000000000010000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED0_LPDDR5_OPT_ACT_TIMING 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_LPDDR5_OPT_ACT_TIMING 16
`define REGB_DDRC_CH0_DFLT_SCHED0_LPDDR5_OPT_ACT_TIMING 1'h1
`define REGB_DDRC_CH0_MSK_SCHED0_W_STARVE_FREE_RUNNING 32'b00000001000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED0_W_STARVE_FREE_RUNNING 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_W_STARVE_FREE_RUNNING 24
`define REGB_DDRC_CH0_DFLT_SCHED0_W_STARVE_FREE_RUNNING 1'h0
`define REGB_DDRC_CH0_MSK_SCHED0_DIS_PREFER_COL_BY_ACT 32'b00000010000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED0_DIS_PREFER_COL_BY_ACT 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_DIS_PREFER_COL_BY_ACT 25
`define REGB_DDRC_CH0_DFLT_SCHED0_DIS_PREFER_COL_BY_ACT 1'h0
`define REGB_DDRC_CH0_MSK_SCHED0_DIS_PREFER_COL_BY_PRE 32'b00000100000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED0_DIS_PREFER_COL_BY_PRE 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_DIS_PREFER_COL_BY_PRE 26
`define REGB_DDRC_CH0_DFLT_SCHED0_DIS_PREFER_COL_BY_PRE 1'h0
`define REGB_DDRC_CH0_MSK_SCHED0_OPT_ACT_LAT 32'b00001000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED0_OPT_ACT_LAT 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_OPT_ACT_LAT 27
`define REGB_DDRC_CH0_DFLT_SCHED0_OPT_ACT_LAT 1'h0
`define REGB_DDRC_CH0_MSK_SCHED0_EN_COUNT_EVERY_WR 32'b00010000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED0_EN_COUNT_EVERY_WR 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_EN_COUNT_EVERY_WR 28
`define REGB_DDRC_CH0_DFLT_SCHED0_EN_COUNT_EVERY_WR 1'h1
`define REGB_DDRC_CH0_MSK_SCHED0_PREFER_READ 32'b00100000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED0_PREFER_READ 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_PREFER_READ 29
`define REGB_DDRC_CH0_DFLT_SCHED0_PREFER_READ 1'h0
`define REGB_DDRC_CH0_MSK_SCHED0_DIS_SPECULATIVE_ACT 32'b01000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED0_DIS_SPECULATIVE_ACT 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_DIS_SPECULATIVE_ACT 30
`define REGB_DDRC_CH0_DFLT_SCHED0_DIS_SPECULATIVE_ACT 1'h0
`define REGB_DDRC_CH0_MSK_SCHED0_OPT_VPRW_SCH 32'b10000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED0_OPT_VPRW_SCH 1
`define REGB_DDRC_CH0_OFFSET_SCHED0_OPT_VPRW_SCH 31
`define REGB_DDRC_CH0_DFLT_SCHED0_OPT_VPRW_SCH 1'h1
`define REGB_DDRC_CH0_MSK_SCHED0 ( `REGB_DDRC_CH0_MSK_SCHED0_DIS_OPT_WRECC_COLLISION_FLUSH | `REGB_DDRC_CH0_MSK_SCHED0_PREFER_WRITE | `REGB_DDRC_CH0_MSK_SCHED0_PAGECLOSE | `REGB_DDRC_CH0_MSK_SCHED0_RDWR_SWITCH_POLICY_SEL | `REGB_DDRC_CH0_MSK_SCHED0_OPT_WRCAM_FILL_LEVEL | `REGB_DDRC_CH0_MSK_SCHED0_DIS_OPT_NTT_BY_ACT | `REGB_DDRC_CH0_MSK_SCHED0_DIS_OPT_NTT_BY_PRE | `REGB_DDRC_CH0_MSK_SCHED0_AUTOPRE_RMW | `REGB_DDRC_CH0_MSK_SCHED0_LPR_NUM_ENTRIES | `REGB_DDRC_CH0_MSK_SCHED0_LPDDR4_OPT_ACT_TIMING | `REGB_DDRC_CH0_MSK_SCHED0_LPDDR5_OPT_ACT_TIMING | `REGB_DDRC_CH0_MSK_SCHED0_W_STARVE_FREE_RUNNING | `REGB_DDRC_CH0_MSK_SCHED0_DIS_PREFER_COL_BY_ACT | `REGB_DDRC_CH0_MSK_SCHED0_DIS_PREFER_COL_BY_PRE | `REGB_DDRC_CH0_MSK_SCHED0_OPT_ACT_LAT | `REGB_DDRC_CH0_MSK_SCHED0_EN_COUNT_EVERY_WR | `REGB_DDRC_CH0_MSK_SCHED0_PREFER_READ | `REGB_DDRC_CH0_MSK_SCHED0_DIS_SPECULATIVE_ACT | `REGB_DDRC_CH0_MSK_SCHED0_OPT_VPRW_SCH )
`define REGB_DDRC_CH0_RWONLY_MSK_SCHED0 ( 32'h0 | `REGB_DDRC_CH0_MSK_SCHED0_DIS_OPT_WRECC_COLLISION_FLUSH | `REGB_DDRC_CH0_MSK_SCHED0_PREFER_WRITE | `REGB_DDRC_CH0_MSK_SCHED0_PAGECLOSE | `REGB_DDRC_CH0_MSK_SCHED0_OPT_WRCAM_FILL_LEVEL | `REGB_DDRC_CH0_MSK_SCHED0_DIS_OPT_NTT_BY_ACT | `REGB_DDRC_CH0_MSK_SCHED0_DIS_OPT_NTT_BY_PRE | `REGB_DDRC_CH0_MSK_SCHED0_AUTOPRE_RMW | `REGB_DDRC_CH0_MSK_SCHED0_LPR_NUM_ENTRIES | `REGB_DDRC_CH0_MSK_SCHED0_LPDDR4_OPT_ACT_TIMING | `REGB_DDRC_CH0_MSK_SCHED0_LPDDR5_OPT_ACT_TIMING | `REGB_DDRC_CH0_MSK_SCHED0_W_STARVE_FREE_RUNNING | `REGB_DDRC_CH0_MSK_SCHED0_OPT_ACT_LAT | `REGB_DDRC_CH0_MSK_SCHED0_PREFER_READ | `REGB_DDRC_CH0_MSK_SCHED0_DIS_SPECULATIVE_ACT | `REGB_DDRC_CH0_MSK_SCHED0_OPT_VPRW_SCH  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_SCHED0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_SCHED0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_SCHED0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_SCHED0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_SCHED0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_SCHED0_DIS_OPT_WRECC_COLLISION_FLUSH) << `REGB_DDRC_CH0_OFFSET_SCHED0_DIS_OPT_WRECC_COLLISION_FLUSH) | ((`REGB_DDRC_CH0_DFLT_SCHED0_PREFER_WRITE) << `REGB_DDRC_CH0_OFFSET_SCHED0_PREFER_WRITE) | ((`REGB_DDRC_CH0_DFLT_SCHED0_PAGECLOSE) << `REGB_DDRC_CH0_OFFSET_SCHED0_PAGECLOSE) | ((`REGB_DDRC_CH0_DFLT_SCHED0_OPT_WRCAM_FILL_LEVEL) << `REGB_DDRC_CH0_OFFSET_SCHED0_OPT_WRCAM_FILL_LEVEL) | ((`REGB_DDRC_CH0_DFLT_SCHED0_DIS_OPT_NTT_BY_ACT) << `REGB_DDRC_CH0_OFFSET_SCHED0_DIS_OPT_NTT_BY_ACT) | ((`REGB_DDRC_CH0_DFLT_SCHED0_DIS_OPT_NTT_BY_PRE) << `REGB_DDRC_CH0_OFFSET_SCHED0_DIS_OPT_NTT_BY_PRE) | ((`REGB_DDRC_CH0_DFLT_SCHED0_AUTOPRE_RMW) << `REGB_DDRC_CH0_OFFSET_SCHED0_AUTOPRE_RMW) | ((`REGB_DDRC_CH0_DFLT_SCHED0_LPR_NUM_ENTRIES) << `REGB_DDRC_CH0_OFFSET_SCHED0_LPR_NUM_ENTRIES) | ((`REGB_DDRC_CH0_DFLT_SCHED0_LPDDR4_OPT_ACT_TIMING) << `REGB_DDRC_CH0_OFFSET_SCHED0_LPDDR4_OPT_ACT_TIMING) | ((`REGB_DDRC_CH0_DFLT_SCHED0_LPDDR5_OPT_ACT_TIMING) << `REGB_DDRC_CH0_OFFSET_SCHED0_LPDDR5_OPT_ACT_TIMING) | ((`REGB_DDRC_CH0_DFLT_SCHED0_W_STARVE_FREE_RUNNING) << `REGB_DDRC_CH0_OFFSET_SCHED0_W_STARVE_FREE_RUNNING) | ((`REGB_DDRC_CH0_DFLT_SCHED0_OPT_ACT_LAT) << `REGB_DDRC_CH0_OFFSET_SCHED0_OPT_ACT_LAT) | ((`REGB_DDRC_CH0_DFLT_SCHED0_PREFER_READ) << `REGB_DDRC_CH0_OFFSET_SCHED0_PREFER_READ) | ((`REGB_DDRC_CH0_DFLT_SCHED0_DIS_SPECULATIVE_ACT) << `REGB_DDRC_CH0_OFFSET_SCHED0_DIS_SPECULATIVE_ACT) | ((`REGB_DDRC_CH0_DFLT_SCHED0_OPT_VPRW_SCH) << `REGB_DDRC_CH0_OFFSET_SCHED0_OPT_VPRW_SCH)  )
`define REGB_DDRC_CH0_SIZE_SCHED0 32

// Register SCHED1 
`define REGB_DDRC_CH0_SCHED1_ADDR `SHIFTAPBADDR( 32'h00010384 )
`define REGB_DDRC_CH0_MSK_SCHED1_DELAY_SWITCH_WRITE 32'b00000000000000001111000000000000
`define REGB_DDRC_CH0_SIZE_SCHED1_DELAY_SWITCH_WRITE 4
`define REGB_DDRC_CH0_OFFSET_SCHED1_DELAY_SWITCH_WRITE 12
`define REGB_DDRC_CH0_DFLT_SCHED1_DELAY_SWITCH_WRITE 4'h2
`define REGB_DDRC_CH0_MSK_SCHED1_VISIBLE_WINDOW_LIMIT_WR 32'b00000000000001110000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED1_VISIBLE_WINDOW_LIMIT_WR 3
`define REGB_DDRC_CH0_OFFSET_SCHED1_VISIBLE_WINDOW_LIMIT_WR 16
`define REGB_DDRC_CH0_DFLT_SCHED1_VISIBLE_WINDOW_LIMIT_WR 3'h0
`define REGB_DDRC_CH0_MSK_SCHED1_VISIBLE_WINDOW_LIMIT_RD 32'b00000000011100000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED1_VISIBLE_WINDOW_LIMIT_RD 3
`define REGB_DDRC_CH0_OFFSET_SCHED1_VISIBLE_WINDOW_LIMIT_RD 20
`define REGB_DDRC_CH0_DFLT_SCHED1_VISIBLE_WINDOW_LIMIT_RD 3'h0
`define REGB_DDRC_CH0_MSK_SCHED1_PAGE_HIT_LIMIT_WR 32'b00000111000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED1_PAGE_HIT_LIMIT_WR 3
`define REGB_DDRC_CH0_OFFSET_SCHED1_PAGE_HIT_LIMIT_WR 24
`define REGB_DDRC_CH0_DFLT_SCHED1_PAGE_HIT_LIMIT_WR 3'h0
`define REGB_DDRC_CH0_MSK_SCHED1_PAGE_HIT_LIMIT_RD 32'b01110000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED1_PAGE_HIT_LIMIT_RD 3
`define REGB_DDRC_CH0_OFFSET_SCHED1_PAGE_HIT_LIMIT_RD 28
`define REGB_DDRC_CH0_DFLT_SCHED1_PAGE_HIT_LIMIT_RD 3'h0
`define REGB_DDRC_CH0_MSK_SCHED1_OPT_HIT_GT_HPR 32'b10000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED1_OPT_HIT_GT_HPR 1
`define REGB_DDRC_CH0_OFFSET_SCHED1_OPT_HIT_GT_HPR 31
`define REGB_DDRC_CH0_DFLT_SCHED1_OPT_HIT_GT_HPR 1'h0
`define REGB_DDRC_CH0_MSK_SCHED1 ( `REGB_DDRC_CH0_MSK_SCHED1_DELAY_SWITCH_WRITE | `REGB_DDRC_CH0_MSK_SCHED1_VISIBLE_WINDOW_LIMIT_WR | `REGB_DDRC_CH0_MSK_SCHED1_VISIBLE_WINDOW_LIMIT_RD | `REGB_DDRC_CH0_MSK_SCHED1_PAGE_HIT_LIMIT_WR | `REGB_DDRC_CH0_MSK_SCHED1_PAGE_HIT_LIMIT_RD | `REGB_DDRC_CH0_MSK_SCHED1_OPT_HIT_GT_HPR )
`define REGB_DDRC_CH0_RWONLY_MSK_SCHED1 ( 32'h0 | `REGB_DDRC_CH0_MSK_SCHED1_DELAY_SWITCH_WRITE | `REGB_DDRC_CH0_MSK_SCHED1_VISIBLE_WINDOW_LIMIT_WR | `REGB_DDRC_CH0_MSK_SCHED1_VISIBLE_WINDOW_LIMIT_RD | `REGB_DDRC_CH0_MSK_SCHED1_PAGE_HIT_LIMIT_WR | `REGB_DDRC_CH0_MSK_SCHED1_PAGE_HIT_LIMIT_RD | `REGB_DDRC_CH0_MSK_SCHED1_OPT_HIT_GT_HPR  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_SCHED1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_SCHED1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_SCHED1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_SCHED1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_SCHED1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_SCHED1_DELAY_SWITCH_WRITE) << `REGB_DDRC_CH0_OFFSET_SCHED1_DELAY_SWITCH_WRITE) | ((`REGB_DDRC_CH0_DFLT_SCHED1_VISIBLE_WINDOW_LIMIT_WR) << `REGB_DDRC_CH0_OFFSET_SCHED1_VISIBLE_WINDOW_LIMIT_WR) | ((`REGB_DDRC_CH0_DFLT_SCHED1_VISIBLE_WINDOW_LIMIT_RD) << `REGB_DDRC_CH0_OFFSET_SCHED1_VISIBLE_WINDOW_LIMIT_RD) | ((`REGB_DDRC_CH0_DFLT_SCHED1_PAGE_HIT_LIMIT_WR) << `REGB_DDRC_CH0_OFFSET_SCHED1_PAGE_HIT_LIMIT_WR) | ((`REGB_DDRC_CH0_DFLT_SCHED1_PAGE_HIT_LIMIT_RD) << `REGB_DDRC_CH0_OFFSET_SCHED1_PAGE_HIT_LIMIT_RD) | ((`REGB_DDRC_CH0_DFLT_SCHED1_OPT_HIT_GT_HPR) << `REGB_DDRC_CH0_OFFSET_SCHED1_OPT_HIT_GT_HPR)  )
`define REGB_DDRC_CH0_SIZE_SCHED1 32


// Register SCHED3 
`define REGB_DDRC_CH0_SCHED3_ADDR `SHIFTAPBADDR( 32'h0001038c )
`define REGB_DDRC_CH0_MSK_SCHED3_WRCAM_LOWTHRESH ( 32'hFFFFFFFF & {`MEMC_WRCMD_ENTRY_BITS{1'b1}})
`define REGB_DDRC_CH0_SIZE_SCHED3_WRCAM_LOWTHRESH `MEMC_WRCMD_ENTRY_BITS
`define REGB_DDRC_CH0_OFFSET_SCHED3_WRCAM_LOWTHRESH 0
`define REGB_DDRC_CH0_DFLT_SCHED3_WRCAM_LOWTHRESH ('h8)
`define REGB_DDRC_CH0_MSK_SCHED3_WRCAM_HIGHTHRESH ( 32'hFFFFFFFF & { {`MEMC_WRCMD_ENTRY_BITS{1'b1}}, {8{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_SCHED3_WRCAM_HIGHTHRESH `MEMC_WRCMD_ENTRY_BITS
`define REGB_DDRC_CH0_OFFSET_SCHED3_WRCAM_HIGHTHRESH 8
`define REGB_DDRC_CH0_DFLT_SCHED3_WRCAM_HIGHTHRESH ('h2)
`define REGB_DDRC_CH0_MSK_SCHED3_WR_PGHIT_NUM_THRESH ( 32'hFFFFFFFF & { {`MEMC_WRCMD_ENTRY_BITS{1'b1}}, {16{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_SCHED3_WR_PGHIT_NUM_THRESH `MEMC_WRCMD_ENTRY_BITS
`define REGB_DDRC_CH0_OFFSET_SCHED3_WR_PGHIT_NUM_THRESH 16
`define REGB_DDRC_CH0_DFLT_SCHED3_WR_PGHIT_NUM_THRESH ('h4)
`define REGB_DDRC_CH0_MSK_SCHED3_RD_PGHIT_NUM_THRESH ( 32'hFFFFFFFF & { {`MEMC_RDCMD_ENTRY_BITS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_SCHED3_RD_PGHIT_NUM_THRESH `MEMC_RDCMD_ENTRY_BITS
`define REGB_DDRC_CH0_OFFSET_SCHED3_RD_PGHIT_NUM_THRESH 24
`define REGB_DDRC_CH0_DFLT_SCHED3_RD_PGHIT_NUM_THRESH ('h4)
`define REGB_DDRC_CH0_MSK_SCHED3 ( `REGB_DDRC_CH0_MSK_SCHED3_WRCAM_LOWTHRESH | `REGB_DDRC_CH0_MSK_SCHED3_WRCAM_HIGHTHRESH | `REGB_DDRC_CH0_MSK_SCHED3_WR_PGHIT_NUM_THRESH | `REGB_DDRC_CH0_MSK_SCHED3_RD_PGHIT_NUM_THRESH )
`define REGB_DDRC_CH0_RWONLY_MSK_SCHED3 ( 32'h0 | `REGB_DDRC_CH0_MSK_SCHED3_WRCAM_LOWTHRESH | `REGB_DDRC_CH0_MSK_SCHED3_WRCAM_HIGHTHRESH | `REGB_DDRC_CH0_MSK_SCHED3_WR_PGHIT_NUM_THRESH | `REGB_DDRC_CH0_MSK_SCHED3_RD_PGHIT_NUM_THRESH  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_SCHED3 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_SCHED3 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_SCHED3 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_SCHED3 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_SCHED3 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_SCHED3_WRCAM_LOWTHRESH) << `REGB_DDRC_CH0_OFFSET_SCHED3_WRCAM_LOWTHRESH) | ((`REGB_DDRC_CH0_DFLT_SCHED3_WRCAM_HIGHTHRESH) << `REGB_DDRC_CH0_OFFSET_SCHED3_WRCAM_HIGHTHRESH) | ((`REGB_DDRC_CH0_DFLT_SCHED3_WR_PGHIT_NUM_THRESH) << `REGB_DDRC_CH0_OFFSET_SCHED3_WR_PGHIT_NUM_THRESH) | ((`REGB_DDRC_CH0_DFLT_SCHED3_RD_PGHIT_NUM_THRESH) << `REGB_DDRC_CH0_OFFSET_SCHED3_RD_PGHIT_NUM_THRESH)  )
`define REGB_DDRC_CH0_SIZE_SCHED3 (24+`MEMC_RDCMD_ENTRY_BITS)

// Register SCHED4 
`define REGB_DDRC_CH0_SCHED4_ADDR `SHIFTAPBADDR( 32'h00010390 )
`define REGB_DDRC_CH0_MSK_SCHED4_RD_ACT_IDLE_GAP 32'b00000000000000000000000011111111
`define REGB_DDRC_CH0_SIZE_SCHED4_RD_ACT_IDLE_GAP 8
`define REGB_DDRC_CH0_OFFSET_SCHED4_RD_ACT_IDLE_GAP 0
`define REGB_DDRC_CH0_DFLT_SCHED4_RD_ACT_IDLE_GAP 8'h10
`define REGB_DDRC_CH0_MSK_SCHED4_WR_ACT_IDLE_GAP 32'b00000000000000001111111100000000
`define REGB_DDRC_CH0_SIZE_SCHED4_WR_ACT_IDLE_GAP 8
`define REGB_DDRC_CH0_OFFSET_SCHED4_WR_ACT_IDLE_GAP 8
`define REGB_DDRC_CH0_DFLT_SCHED4_WR_ACT_IDLE_GAP 8'h8
`define REGB_DDRC_CH0_MSK_SCHED4_RD_PAGE_EXP_CYCLES 32'b00000000111111110000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED4_RD_PAGE_EXP_CYCLES 8
`define REGB_DDRC_CH0_OFFSET_SCHED4_RD_PAGE_EXP_CYCLES 16
`define REGB_DDRC_CH0_DFLT_SCHED4_RD_PAGE_EXP_CYCLES 8'h40
`define REGB_DDRC_CH0_MSK_SCHED4_WR_PAGE_EXP_CYCLES 32'b11111111000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED4_WR_PAGE_EXP_CYCLES 8
`define REGB_DDRC_CH0_OFFSET_SCHED4_WR_PAGE_EXP_CYCLES 24
`define REGB_DDRC_CH0_DFLT_SCHED4_WR_PAGE_EXP_CYCLES 8'h8
`define REGB_DDRC_CH0_MSK_SCHED4 ( `REGB_DDRC_CH0_MSK_SCHED4_RD_ACT_IDLE_GAP | `REGB_DDRC_CH0_MSK_SCHED4_WR_ACT_IDLE_GAP | `REGB_DDRC_CH0_MSK_SCHED4_RD_PAGE_EXP_CYCLES | `REGB_DDRC_CH0_MSK_SCHED4_WR_PAGE_EXP_CYCLES )
`define REGB_DDRC_CH0_RWONLY_MSK_SCHED4 ( 32'h0 | `REGB_DDRC_CH0_MSK_SCHED4_RD_ACT_IDLE_GAP | `REGB_DDRC_CH0_MSK_SCHED4_WR_ACT_IDLE_GAP | `REGB_DDRC_CH0_MSK_SCHED4_RD_PAGE_EXP_CYCLES | `REGB_DDRC_CH0_MSK_SCHED4_WR_PAGE_EXP_CYCLES  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_SCHED4 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_SCHED4 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_SCHED4 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_SCHED4 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_SCHED4 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_SCHED4_RD_ACT_IDLE_GAP) << `REGB_DDRC_CH0_OFFSET_SCHED4_RD_ACT_IDLE_GAP) | ((`REGB_DDRC_CH0_DFLT_SCHED4_WR_ACT_IDLE_GAP) << `REGB_DDRC_CH0_OFFSET_SCHED4_WR_ACT_IDLE_GAP) | ((`REGB_DDRC_CH0_DFLT_SCHED4_RD_PAGE_EXP_CYCLES) << `REGB_DDRC_CH0_OFFSET_SCHED4_RD_PAGE_EXP_CYCLES) | ((`REGB_DDRC_CH0_DFLT_SCHED4_WR_PAGE_EXP_CYCLES) << `REGB_DDRC_CH0_OFFSET_SCHED4_WR_PAGE_EXP_CYCLES)  )
`define REGB_DDRC_CH0_SIZE_SCHED4 32

// Register SCHED5 
`define REGB_DDRC_CH0_SCHED5_ADDR `SHIFTAPBADDR( 32'h00010394 )
`define REGB_DDRC_CH0_MSK_SCHED5_WRECC_CAM_LOWTHRESH ( 32'hFFFFFFFF & {`MEMC_WRCMD_ENTRY_BITS-1{1'b1}})
`define REGB_DDRC_CH0_SIZE_SCHED5_WRECC_CAM_LOWTHRESH `MEMC_WRCMD_ENTRY_BITS-1
`define REGB_DDRC_CH0_OFFSET_SCHED5_WRECC_CAM_LOWTHRESH 0
`define REGB_DDRC_CH0_DFLT_SCHED5_WRECC_CAM_LOWTHRESH ('h4)
`define REGB_DDRC_CH0_MSK_SCHED5_WRECC_CAM_HIGHTHRESH ( 32'hFFFFFFFF & { {`MEMC_WRCMD_ENTRY_BITS-1{1'b1}}, {8{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_SCHED5_WRECC_CAM_HIGHTHRESH `MEMC_WRCMD_ENTRY_BITS-1
`define REGB_DDRC_CH0_OFFSET_SCHED5_WRECC_CAM_HIGHTHRESH 8
`define REGB_DDRC_CH0_DFLT_SCHED5_WRECC_CAM_HIGHTHRESH ('h2)
`define REGB_DDRC_CH0_MSK_SCHED5_DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL 32'b00010000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED5_DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL 1
`define REGB_DDRC_CH0_OFFSET_SCHED5_DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL 28
`define REGB_DDRC_CH0_DFLT_SCHED5_DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL 1'h1
`define REGB_DDRC_CH0_MSK_SCHED5_DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL 32'b00100000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_SCHED5_DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL 1
`define REGB_DDRC_CH0_OFFSET_SCHED5_DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL 29
`define REGB_DDRC_CH0_DFLT_SCHED5_DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL 1'h0
`define REGB_DDRC_CH0_MSK_SCHED5 ( `REGB_DDRC_CH0_MSK_SCHED5_WRECC_CAM_LOWTHRESH | `REGB_DDRC_CH0_MSK_SCHED5_WRECC_CAM_HIGHTHRESH | `REGB_DDRC_CH0_MSK_SCHED5_DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL | `REGB_DDRC_CH0_MSK_SCHED5_DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL )
`define REGB_DDRC_CH0_RWONLY_MSK_SCHED5 ( 32'h0 | `REGB_DDRC_CH0_MSK_SCHED5_WRECC_CAM_LOWTHRESH | `REGB_DDRC_CH0_MSK_SCHED5_WRECC_CAM_HIGHTHRESH | `REGB_DDRC_CH0_MSK_SCHED5_DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL | `REGB_DDRC_CH0_MSK_SCHED5_DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_SCHED5 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_SCHED5 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_SCHED5 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_SCHED5 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_SCHED5 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_SCHED5_WRECC_CAM_LOWTHRESH) << `REGB_DDRC_CH0_OFFSET_SCHED5_WRECC_CAM_LOWTHRESH) | ((`REGB_DDRC_CH0_DFLT_SCHED5_WRECC_CAM_HIGHTHRESH) << `REGB_DDRC_CH0_OFFSET_SCHED5_WRECC_CAM_HIGHTHRESH) | ((`REGB_DDRC_CH0_DFLT_SCHED5_DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL) << `REGB_DDRC_CH0_OFFSET_SCHED5_DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL) | ((`REGB_DDRC_CH0_DFLT_SCHED5_DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL) << `REGB_DDRC_CH0_OFFSET_SCHED5_DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL)  )
`define REGB_DDRC_CH0_SIZE_SCHED5 30

// Register HWFFCCTL 
`define REGB_DDRC_CH0_HWFFCCTL_ADDR `SHIFTAPBADDR( 32'h00010400 )
`define REGB_DDRC_CH0_MSK_HWFFCCTL_HWFFC_EN 32'b00000000000000000000000000000011
`define REGB_DDRC_CH0_SIZE_HWFFCCTL_HWFFC_EN 2
`define REGB_DDRC_CH0_OFFSET_HWFFCCTL_HWFFC_EN 0
`define REGB_DDRC_CH0_DFLT_HWFFCCTL_HWFFC_EN 2'h0
`define REGB_DDRC_CH0_MSK_HWFFCCTL_HWFFC_ODT_EN 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_HWFFCCTL_HWFFC_ODT_EN 1
`define REGB_DDRC_CH0_OFFSET_HWFFCCTL_HWFFC_ODT_EN 2
`define REGB_DDRC_CH0_DFLT_HWFFCCTL_HWFFC_ODT_EN 1'h0
`define REGB_DDRC_CH0_MSK_HWFFCCTL_HWFFC_VREF_EN 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_HWFFCCTL_HWFFC_VREF_EN 1
`define REGB_DDRC_CH0_OFFSET_HWFFCCTL_HWFFC_VREF_EN 3
`define REGB_DDRC_CH0_DFLT_HWFFCCTL_HWFFC_VREF_EN 1'h0
`define REGB_DDRC_CH0_MSK_HWFFCCTL_INIT_FSP 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_HWFFCCTL_INIT_FSP 1
`define REGB_DDRC_CH0_OFFSET_HWFFCCTL_INIT_FSP 4
`define REGB_DDRC_CH0_DFLT_HWFFCCTL_INIT_FSP 1'h1
`define REGB_DDRC_CH0_MSK_HWFFCCTL_INIT_VRCG 32'b00000000000000000000000000100000
`define REGB_DDRC_CH0_SIZE_HWFFCCTL_INIT_VRCG 1
`define REGB_DDRC_CH0_OFFSET_HWFFCCTL_INIT_VRCG 5
`define REGB_DDRC_CH0_DFLT_HWFFCCTL_INIT_VRCG 1'h0
`define REGB_DDRC_CH0_MSK_HWFFCCTL_TARGET_VRCG 32'b00000000000000000000000001000000
`define REGB_DDRC_CH0_SIZE_HWFFCCTL_TARGET_VRCG 1
`define REGB_DDRC_CH0_OFFSET_HWFFCCTL_TARGET_VRCG 6
`define REGB_DDRC_CH0_DFLT_HWFFCCTL_TARGET_VRCG 1'h0
`define REGB_DDRC_CH0_MSK_HWFFCCTL_CKE_POWER_DOWN_MODE 32'b00000000000000000000000010000000
`define REGB_DDRC_CH0_SIZE_HWFFCCTL_CKE_POWER_DOWN_MODE 1
`define REGB_DDRC_CH0_OFFSET_HWFFCCTL_CKE_POWER_DOWN_MODE 7
`define REGB_DDRC_CH0_DFLT_HWFFCCTL_CKE_POWER_DOWN_MODE 1'h0
`define REGB_DDRC_CH0_MSK_HWFFCCTL_POWER_SAVING_CTRL_WORD 32'b00000000000000000000111100000000
`define REGB_DDRC_CH0_SIZE_HWFFCCTL_POWER_SAVING_CTRL_WORD 4
`define REGB_DDRC_CH0_OFFSET_HWFFCCTL_POWER_SAVING_CTRL_WORD 8
`define REGB_DDRC_CH0_DFLT_HWFFCCTL_POWER_SAVING_CTRL_WORD 4'h0
`define REGB_DDRC_CH0_MSK_HWFFCCTL_CTRL_WORD_NUM 32'b00000000000000001111000000000000
`define REGB_DDRC_CH0_SIZE_HWFFCCTL_CTRL_WORD_NUM 4
`define REGB_DDRC_CH0_OFFSET_HWFFCCTL_CTRL_WORD_NUM 12
`define REGB_DDRC_CH0_DFLT_HWFFCCTL_CTRL_WORD_NUM 4'h0
`define REGB_DDRC_CH0_MSK_HWFFCCTL_SKIP_MRW_ODTVREF 32'b00000001000000000000000000000000
`define REGB_DDRC_CH0_SIZE_HWFFCCTL_SKIP_MRW_ODTVREF 1
`define REGB_DDRC_CH0_OFFSET_HWFFCCTL_SKIP_MRW_ODTVREF 24
`define REGB_DDRC_CH0_DFLT_HWFFCCTL_SKIP_MRW_ODTVREF 1'h0
`define REGB_DDRC_CH0_MSK_HWFFCCTL_SKIP_ZQ_STOP_START 32'b00000010000000000000000000000000
`define REGB_DDRC_CH0_SIZE_HWFFCCTL_SKIP_ZQ_STOP_START 1
`define REGB_DDRC_CH0_OFFSET_HWFFCCTL_SKIP_ZQ_STOP_START 25
`define REGB_DDRC_CH0_DFLT_HWFFCCTL_SKIP_ZQ_STOP_START 1'h0
`define REGB_DDRC_CH0_MSK_HWFFCCTL_ZQ_INTERVAL 32'b00001100000000000000000000000000
`define REGB_DDRC_CH0_SIZE_HWFFCCTL_ZQ_INTERVAL 2
`define REGB_DDRC_CH0_OFFSET_HWFFCCTL_ZQ_INTERVAL 26
`define REGB_DDRC_CH0_DFLT_HWFFCCTL_ZQ_INTERVAL 2'h1
`define REGB_DDRC_CH0_MSK_HWFFCCTL_HWFFC_MODE 32'b10000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_HWFFCCTL_HWFFC_MODE 1
`define REGB_DDRC_CH0_OFFSET_HWFFCCTL_HWFFC_MODE 31
`define REGB_DDRC_CH0_DFLT_HWFFCCTL_HWFFC_MODE 1'h0
`define REGB_DDRC_CH0_MSK_HWFFCCTL ( `REGB_DDRC_CH0_MSK_HWFFCCTL_HWFFC_EN | `REGB_DDRC_CH0_MSK_HWFFCCTL_HWFFC_ODT_EN | `REGB_DDRC_CH0_MSK_HWFFCCTL_HWFFC_VREF_EN | `REGB_DDRC_CH0_MSK_HWFFCCTL_INIT_FSP | `REGB_DDRC_CH0_MSK_HWFFCCTL_INIT_VRCG | `REGB_DDRC_CH0_MSK_HWFFCCTL_TARGET_VRCG | `REGB_DDRC_CH0_MSK_HWFFCCTL_CKE_POWER_DOWN_MODE | `REGB_DDRC_CH0_MSK_HWFFCCTL_POWER_SAVING_CTRL_WORD | `REGB_DDRC_CH0_MSK_HWFFCCTL_CTRL_WORD_NUM | `REGB_DDRC_CH0_MSK_HWFFCCTL_SKIP_MRW_ODTVREF | `REGB_DDRC_CH0_MSK_HWFFCCTL_SKIP_ZQ_STOP_START | `REGB_DDRC_CH0_MSK_HWFFCCTL_ZQ_INTERVAL | `REGB_DDRC_CH0_MSK_HWFFCCTL_HWFFC_MODE )
`define REGB_DDRC_CH0_RWONLY_MSK_HWFFCCTL ( 32'h0 | `REGB_DDRC_CH0_MSK_HWFFCCTL_HWFFC_EN | `REGB_DDRC_CH0_MSK_HWFFCCTL_INIT_FSP | `REGB_DDRC_CH0_MSK_HWFFCCTL_INIT_VRCG | `REGB_DDRC_CH0_MSK_HWFFCCTL_TARGET_VRCG | `REGB_DDRC_CH0_MSK_HWFFCCTL_SKIP_MRW_ODTVREF | `REGB_DDRC_CH0_MSK_HWFFCCTL_SKIP_ZQ_STOP_START | `REGB_DDRC_CH0_MSK_HWFFCCTL_ZQ_INTERVAL | `REGB_DDRC_CH0_MSK_HWFFCCTL_HWFFC_MODE  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_HWFFCCTL ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_HWFFCCTL ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_HWFFCCTL ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_HWFFCCTL ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_HWFFCCTL ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_HWFFCCTL_HWFFC_EN) << `REGB_DDRC_CH0_OFFSET_HWFFCCTL_HWFFC_EN) | ((`REGB_DDRC_CH0_DFLT_HWFFCCTL_INIT_FSP) << `REGB_DDRC_CH0_OFFSET_HWFFCCTL_INIT_FSP) | ((`REGB_DDRC_CH0_DFLT_HWFFCCTL_INIT_VRCG) << `REGB_DDRC_CH0_OFFSET_HWFFCCTL_INIT_VRCG) | ((`REGB_DDRC_CH0_DFLT_HWFFCCTL_TARGET_VRCG) << `REGB_DDRC_CH0_OFFSET_HWFFCCTL_TARGET_VRCG) | ((`REGB_DDRC_CH0_DFLT_HWFFCCTL_SKIP_MRW_ODTVREF) << `REGB_DDRC_CH0_OFFSET_HWFFCCTL_SKIP_MRW_ODTVREF) | ((`REGB_DDRC_CH0_DFLT_HWFFCCTL_SKIP_ZQ_STOP_START) << `REGB_DDRC_CH0_OFFSET_HWFFCCTL_SKIP_ZQ_STOP_START) | ((`REGB_DDRC_CH0_DFLT_HWFFCCTL_ZQ_INTERVAL) << `REGB_DDRC_CH0_OFFSET_HWFFCCTL_ZQ_INTERVAL) | ((`REGB_DDRC_CH0_DFLT_HWFFCCTL_HWFFC_MODE) << `REGB_DDRC_CH0_OFFSET_HWFFCCTL_HWFFC_MODE)  )
`define REGB_DDRC_CH0_SIZE_HWFFCCTL 32

// Register HWFFCSTAT 
`define REGB_DDRC_CH0_HWFFCSTAT_ADDR `SHIFTAPBADDR( 32'h00010404 )
`define REGB_DDRC_CH0_MSK_HWFFCSTAT_HWFFC_IN_PROGRESS 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_HWFFCSTAT_HWFFC_IN_PROGRESS 1
`define REGB_DDRC_CH0_OFFSET_HWFFCSTAT_HWFFC_IN_PROGRESS 0
`define REGB_DDRC_CH0_DFLT_HWFFCSTAT_HWFFC_IN_PROGRESS 1'h0
`define REGB_DDRC_CH0_MSK_HWFFCSTAT_HWFFC_OPERATING_MODE 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_HWFFCSTAT_HWFFC_OPERATING_MODE 1
`define REGB_DDRC_CH0_OFFSET_HWFFCSTAT_HWFFC_OPERATING_MODE 1
`define REGB_DDRC_CH0_DFLT_HWFFCSTAT_HWFFC_OPERATING_MODE 1'h0
`define REGB_DDRC_CH0_MSK_HWFFCSTAT_CURRENT_FREQUENCY ( 32'hFFFFFFFF & { {`DDRCTL_FREQUENCY_BITS{1'b1}}, {4{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_HWFFCSTAT_CURRENT_FREQUENCY `DDRCTL_FREQUENCY_BITS
`define REGB_DDRC_CH0_OFFSET_HWFFCSTAT_CURRENT_FREQUENCY 4
`define REGB_DDRC_CH0_DFLT_HWFFCSTAT_CURRENT_FREQUENCY ('h0)
`define REGB_DDRC_CH0_MSK_HWFFCSTAT_CURRENT_FSP 32'b00000000000000000000000100000000
`define REGB_DDRC_CH0_SIZE_HWFFCSTAT_CURRENT_FSP 1
`define REGB_DDRC_CH0_OFFSET_HWFFCSTAT_CURRENT_FSP 8
`define REGB_DDRC_CH0_DFLT_HWFFCSTAT_CURRENT_FSP 1'h1
`define REGB_DDRC_CH0_MSK_HWFFCSTAT_CURRENT_VRCG 32'b00000000000000000000001000000000
`define REGB_DDRC_CH0_SIZE_HWFFCSTAT_CURRENT_VRCG 1
`define REGB_DDRC_CH0_OFFSET_HWFFCSTAT_CURRENT_VRCG 9
`define REGB_DDRC_CH0_DFLT_HWFFCSTAT_CURRENT_VRCG 1'h1
`define REGB_DDRC_CH0_MSK_HWFFCSTAT ( `REGB_DDRC_CH0_MSK_HWFFCSTAT_HWFFC_IN_PROGRESS | `REGB_DDRC_CH0_MSK_HWFFCSTAT_HWFFC_OPERATING_MODE | `REGB_DDRC_CH0_MSK_HWFFCSTAT_CURRENT_FREQUENCY | `REGB_DDRC_CH0_MSK_HWFFCSTAT_CURRENT_FSP | `REGB_DDRC_CH0_MSK_HWFFCSTAT_CURRENT_VRCG )
`define REGB_DDRC_CH0_RWONLY_MSK_HWFFCSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_HWFFCSTAT_HWFFC_IN_PROGRESS | `REGB_DDRC_CH0_MSK_HWFFCSTAT_HWFFC_OPERATING_MODE | `REGB_DDRC_CH0_MSK_HWFFCSTAT_CURRENT_FREQUENCY | `REGB_DDRC_CH0_MSK_HWFFCSTAT_CURRENT_FSP | `REGB_DDRC_CH0_MSK_HWFFCSTAT_CURRENT_VRCG  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_HWFFCSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_HWFFCSTAT_HWFFC_IN_PROGRESS | `REGB_DDRC_CH0_MSK_HWFFCSTAT_HWFFC_OPERATING_MODE | `REGB_DDRC_CH0_MSK_HWFFCSTAT_CURRENT_FREQUENCY | `REGB_DDRC_CH0_MSK_HWFFCSTAT_CURRENT_FSP | `REGB_DDRC_CH0_MSK_HWFFCSTAT_CURRENT_VRCG  )
`define REGB_DDRC_CH0_COMPANION_MSK_HWFFCSTAT ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_HWFFCSTAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_HWFFCSTAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_HWFFCSTAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_HWFFCSTAT_HWFFC_IN_PROGRESS) << `REGB_DDRC_CH0_OFFSET_HWFFCSTAT_HWFFC_IN_PROGRESS) | ((`REGB_DDRC_CH0_DFLT_HWFFCSTAT_HWFFC_OPERATING_MODE) << `REGB_DDRC_CH0_OFFSET_HWFFCSTAT_HWFFC_OPERATING_MODE) | ((`REGB_DDRC_CH0_DFLT_HWFFCSTAT_CURRENT_FREQUENCY) << `REGB_DDRC_CH0_OFFSET_HWFFCSTAT_CURRENT_FREQUENCY) | ((`REGB_DDRC_CH0_DFLT_HWFFCSTAT_CURRENT_FSP) << `REGB_DDRC_CH0_OFFSET_HWFFCSTAT_CURRENT_FSP) | ((`REGB_DDRC_CH0_DFLT_HWFFCSTAT_CURRENT_VRCG) << `REGB_DDRC_CH0_OFFSET_HWFFCSTAT_CURRENT_VRCG)  )
`define REGB_DDRC_CH0_SIZE_HWFFCSTAT 10










// Register DFILPCFG0 
`define REGB_DDRC_CH0_DFILPCFG0_ADDR `SHIFTAPBADDR( 32'h00010500 )
`define REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_PD 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_DFILPCFG0_DFI_LP_EN_PD 1
`define REGB_DDRC_CH0_OFFSET_DFILPCFG0_DFI_LP_EN_PD 0
`define REGB_DDRC_CH0_DFLT_DFILPCFG0_DFI_LP_EN_PD 1'h0
`define REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_SR 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_DFILPCFG0_DFI_LP_EN_SR 1
`define REGB_DDRC_CH0_OFFSET_DFILPCFG0_DFI_LP_EN_SR 4
`define REGB_DDRC_CH0_DFLT_DFILPCFG0_DFI_LP_EN_SR 1'h0
`define REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_DSM 32'b00000000000000000000000100000000
`define REGB_DDRC_CH0_SIZE_DFILPCFG0_DFI_LP_EN_DSM 1
`define REGB_DDRC_CH0_OFFSET_DFILPCFG0_DFI_LP_EN_DSM 8
`define REGB_DDRC_CH0_DFLT_DFILPCFG0_DFI_LP_EN_DSM 1'h0
`define REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_MPSM 32'b00000000000000000001000000000000
`define REGB_DDRC_CH0_SIZE_DFILPCFG0_DFI_LP_EN_MPSM 1
`define REGB_DDRC_CH0_OFFSET_DFILPCFG0_DFI_LP_EN_MPSM 12
`define REGB_DDRC_CH0_DFLT_DFILPCFG0_DFI_LP_EN_MPSM 1'h0
`define REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_DATA 32'b00000000000000010000000000000000
`define REGB_DDRC_CH0_SIZE_DFILPCFG0_DFI_LP_EN_DATA 1
`define REGB_DDRC_CH0_OFFSET_DFILPCFG0_DFI_LP_EN_DATA 16
`define REGB_DDRC_CH0_DFLT_DFILPCFG0_DFI_LP_EN_DATA 1'h0
`define REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_DATA_REQ_EN 32'b00000000000100000000000000000000
`define REGB_DDRC_CH0_SIZE_DFILPCFG0_DFI_LP_DATA_REQ_EN 1
`define REGB_DDRC_CH0_OFFSET_DFILPCFG0_DFI_LP_DATA_REQ_EN 20
`define REGB_DDRC_CH0_DFLT_DFILPCFG0_DFI_LP_DATA_REQ_EN 1'h1
`define REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EXTRA_GAP 32'b00001111000000000000000000000000
`define REGB_DDRC_CH0_SIZE_DFILPCFG0_DFI_LP_EXTRA_GAP 4
`define REGB_DDRC_CH0_OFFSET_DFILPCFG0_DFI_LP_EXTRA_GAP 24
`define REGB_DDRC_CH0_DFLT_DFILPCFG0_DFI_LP_EXTRA_GAP 4'h0
`define REGB_DDRC_CH0_MSK_DFILPCFG0_EXTRA_GAP_FOR_DFI_LP_DATA 32'b00110000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_DFILPCFG0_EXTRA_GAP_FOR_DFI_LP_DATA 2
`define REGB_DDRC_CH0_OFFSET_DFILPCFG0_EXTRA_GAP_FOR_DFI_LP_DATA 28
`define REGB_DDRC_CH0_DFLT_DFILPCFG0_EXTRA_GAP_FOR_DFI_LP_DATA 2'h0
`define REGB_DDRC_CH0_MSK_DFILPCFG0 ( `REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_PD | `REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_SR | `REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_DSM | `REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_MPSM | `REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_DATA | `REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_DATA_REQ_EN | `REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EXTRA_GAP | `REGB_DDRC_CH0_MSK_DFILPCFG0_EXTRA_GAP_FOR_DFI_LP_DATA )
`define REGB_DDRC_CH0_RWONLY_MSK_DFILPCFG0 ( 32'h0 | `REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_PD | `REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_SR | `REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_DSM | `REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_EN_DATA | `REGB_DDRC_CH0_MSK_DFILPCFG0_DFI_LP_DATA_REQ_EN | `REGB_DDRC_CH0_MSK_DFILPCFG0_EXTRA_GAP_FOR_DFI_LP_DATA  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DFILPCFG0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DFILPCFG0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DFILPCFG0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DFILPCFG0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DFILPCFG0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DFILPCFG0_DFI_LP_EN_PD) << `REGB_DDRC_CH0_OFFSET_DFILPCFG0_DFI_LP_EN_PD) | ((`REGB_DDRC_CH0_DFLT_DFILPCFG0_DFI_LP_EN_SR) << `REGB_DDRC_CH0_OFFSET_DFILPCFG0_DFI_LP_EN_SR) | ((`REGB_DDRC_CH0_DFLT_DFILPCFG0_DFI_LP_EN_DSM) << `REGB_DDRC_CH0_OFFSET_DFILPCFG0_DFI_LP_EN_DSM) | ((`REGB_DDRC_CH0_DFLT_DFILPCFG0_DFI_LP_EN_DATA) << `REGB_DDRC_CH0_OFFSET_DFILPCFG0_DFI_LP_EN_DATA) | ((`REGB_DDRC_CH0_DFLT_DFILPCFG0_DFI_LP_DATA_REQ_EN) << `REGB_DDRC_CH0_OFFSET_DFILPCFG0_DFI_LP_DATA_REQ_EN) | ((`REGB_DDRC_CH0_DFLT_DFILPCFG0_EXTRA_GAP_FOR_DFI_LP_DATA) << `REGB_DDRC_CH0_OFFSET_DFILPCFG0_EXTRA_GAP_FOR_DFI_LP_DATA)  )
`define REGB_DDRC_CH0_SIZE_DFILPCFG0 30

// Register DFIUPD0 
`define REGB_DDRC_CH0_DFIUPD0_ADDR `SHIFTAPBADDR( 32'h00010508 )
`define REGB_DDRC_CH0_MSK_DFIUPD0_DFI_PHYUPD_EN 32'b00000000000000001000000000000000
`define REGB_DDRC_CH0_SIZE_DFIUPD0_DFI_PHYUPD_EN 1
`define REGB_DDRC_CH0_OFFSET_DFIUPD0_DFI_PHYUPD_EN 15
`define REGB_DDRC_CH0_DFLT_DFIUPD0_DFI_PHYUPD_EN 1'h1
`define REGB_DDRC_CH0_MSK_DFIUPD0_CTRLUPD_PRE_SRX 32'b00100000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_DFIUPD0_CTRLUPD_PRE_SRX 1
`define REGB_DDRC_CH0_OFFSET_DFIUPD0_CTRLUPD_PRE_SRX 29
`define REGB_DDRC_CH0_DFLT_DFIUPD0_CTRLUPD_PRE_SRX 1'h0
`define REGB_DDRC_CH0_MSK_DFIUPD0_DIS_AUTO_CTRLUPD_SRX 32'b01000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_DFIUPD0_DIS_AUTO_CTRLUPD_SRX 1
`define REGB_DDRC_CH0_OFFSET_DFIUPD0_DIS_AUTO_CTRLUPD_SRX 30
`define REGB_DDRC_CH0_DFLT_DFIUPD0_DIS_AUTO_CTRLUPD_SRX 1'h0
`define REGB_DDRC_CH0_MSK_DFIUPD0_DIS_AUTO_CTRLUPD 32'b10000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_DFIUPD0_DIS_AUTO_CTRLUPD 1
`define REGB_DDRC_CH0_OFFSET_DFIUPD0_DIS_AUTO_CTRLUPD 31
`define REGB_DDRC_CH0_DFLT_DFIUPD0_DIS_AUTO_CTRLUPD 1'h0
`define REGB_DDRC_CH0_MSK_DFIUPD0 ( `REGB_DDRC_CH0_MSK_DFIUPD0_DFI_PHYUPD_EN | `REGB_DDRC_CH0_MSK_DFIUPD0_CTRLUPD_PRE_SRX | `REGB_DDRC_CH0_MSK_DFIUPD0_DIS_AUTO_CTRLUPD_SRX | `REGB_DDRC_CH0_MSK_DFIUPD0_DIS_AUTO_CTRLUPD )
`define REGB_DDRC_CH0_RWONLY_MSK_DFIUPD0 ( 32'h0 | `REGB_DDRC_CH0_MSK_DFIUPD0_DFI_PHYUPD_EN | `REGB_DDRC_CH0_MSK_DFIUPD0_CTRLUPD_PRE_SRX | `REGB_DDRC_CH0_MSK_DFIUPD0_DIS_AUTO_CTRLUPD_SRX | `REGB_DDRC_CH0_MSK_DFIUPD0_DIS_AUTO_CTRLUPD  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DFIUPD0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DFIUPD0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DFIUPD0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DFIUPD0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DFIUPD0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DFIUPD0_DFI_PHYUPD_EN) << `REGB_DDRC_CH0_OFFSET_DFIUPD0_DFI_PHYUPD_EN) | ((`REGB_DDRC_CH0_DFLT_DFIUPD0_CTRLUPD_PRE_SRX) << `REGB_DDRC_CH0_OFFSET_DFIUPD0_CTRLUPD_PRE_SRX) | ((`REGB_DDRC_CH0_DFLT_DFIUPD0_DIS_AUTO_CTRLUPD_SRX) << `REGB_DDRC_CH0_OFFSET_DFIUPD0_DIS_AUTO_CTRLUPD_SRX) | ((`REGB_DDRC_CH0_DFLT_DFIUPD0_DIS_AUTO_CTRLUPD) << `REGB_DDRC_CH0_OFFSET_DFIUPD0_DIS_AUTO_CTRLUPD)  )
`define REGB_DDRC_CH0_SIZE_DFIUPD0 32


// Register DFIMISC 
`define REGB_DDRC_CH0_DFIMISC_ADDR `SHIFTAPBADDR( 32'h00010510 )
`define REGB_DDRC_CH0_MSK_DFIMISC_DFI_INIT_COMPLETE_EN 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_DFIMISC_DFI_INIT_COMPLETE_EN 1
`define REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_INIT_COMPLETE_EN 0
`define REGB_DDRC_CH0_DFLT_DFIMISC_DFI_INIT_COMPLETE_EN 1'h1
`define REGB_DDRC_CH0_MSK_DFIMISC_PHY_DBI_MODE 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_DFIMISC_PHY_DBI_MODE 1
`define REGB_DDRC_CH0_OFFSET_DFIMISC_PHY_DBI_MODE 1
`define REGB_DDRC_CH0_DFLT_DFIMISC_PHY_DBI_MODE 1'h0
`define REGB_DDRC_CH0_MSK_DFIMISC_DFI_DATA_CS_POLARITY 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_DFIMISC_DFI_DATA_CS_POLARITY 1
`define REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_DATA_CS_POLARITY 2
`define REGB_DDRC_CH0_DFLT_DFIMISC_DFI_DATA_CS_POLARITY 1'h0
`define REGB_DDRC_CH0_MSK_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE 1
`define REGB_DDRC_CH0_OFFSET_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE 3
`define REGB_DDRC_CH0_DFLT_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE 1'h0
`define REGB_DDRC_CH0_MSK_DFIMISC_DFI_RESET_N 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_DFIMISC_DFI_RESET_N 1
`define REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_RESET_N 4
`define REGB_DDRC_CH0_DFLT_DFIMISC_DFI_RESET_N 1'h0
`define REGB_DDRC_CH0_MSK_DFIMISC_DFI_INIT_START 32'b00000000000000000000000000100000
`define REGB_DDRC_CH0_SIZE_DFIMISC_DFI_INIT_START 1
`define REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_INIT_START 5
`define REGB_DDRC_CH0_DFLT_DFIMISC_DFI_INIT_START 1'h0
`define REGB_DDRC_CH0_MSK_DFIMISC_DIS_DYN_ADR_TRI 32'b00000000000000000000000001000000
`define REGB_DDRC_CH0_SIZE_DFIMISC_DIS_DYN_ADR_TRI 1
`define REGB_DDRC_CH0_OFFSET_DFIMISC_DIS_DYN_ADR_TRI 6
`define REGB_DDRC_CH0_DFLT_DFIMISC_DIS_DYN_ADR_TRI 1'h1
`define REGB_DDRC_CH0_MSK_DFIMISC_LP_OPTIMIZED_WRITE 32'b00000000000000000000000010000000
`define REGB_DDRC_CH0_SIZE_DFIMISC_LP_OPTIMIZED_WRITE 1
`define REGB_DDRC_CH0_OFFSET_DFIMISC_LP_OPTIMIZED_WRITE 7
`define REGB_DDRC_CH0_DFLT_DFIMISC_LP_OPTIMIZED_WRITE 1'h0
`define REGB_DDRC_CH0_MSK_DFIMISC_DFI_FREQUENCY 32'b00000000000000000001111100000000
`define REGB_DDRC_CH0_SIZE_DFIMISC_DFI_FREQUENCY 5
`define REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_FREQUENCY 8
`define REGB_DDRC_CH0_DFLT_DFIMISC_DFI_FREQUENCY 5'h0
`define REGB_DDRC_CH0_MSK_DFIMISC_DFI_FREQ_FSP 32'b00000000000000001100000000000000
`define REGB_DDRC_CH0_SIZE_DFIMISC_DFI_FREQ_FSP 2
`define REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_FREQ_FSP 14
`define REGB_DDRC_CH0_DFLT_DFIMISC_DFI_FREQ_FSP 2'h0
`define REGB_DDRC_CH0_MSK_DFIMISC_DFI_CHANNEL_MODE 32'b00000000000000110000000000000000
`define REGB_DDRC_CH0_SIZE_DFIMISC_DFI_CHANNEL_MODE 2
`define REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_CHANNEL_MODE 16
`define REGB_DDRC_CH0_DFLT_DFIMISC_DFI_CHANNEL_MODE 2'h0
`define REGB_DDRC_CH0_MSK_DFIMISC ( `REGB_DDRC_CH0_MSK_DFIMISC_DFI_INIT_COMPLETE_EN | `REGB_DDRC_CH0_MSK_DFIMISC_PHY_DBI_MODE | `REGB_DDRC_CH0_MSK_DFIMISC_DFI_DATA_CS_POLARITY | `REGB_DDRC_CH0_MSK_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE | `REGB_DDRC_CH0_MSK_DFIMISC_DFI_RESET_N | `REGB_DDRC_CH0_MSK_DFIMISC_DFI_INIT_START | `REGB_DDRC_CH0_MSK_DFIMISC_DIS_DYN_ADR_TRI | `REGB_DDRC_CH0_MSK_DFIMISC_LP_OPTIMIZED_WRITE | `REGB_DDRC_CH0_MSK_DFIMISC_DFI_FREQUENCY | `REGB_DDRC_CH0_MSK_DFIMISC_DFI_FREQ_FSP | `REGB_DDRC_CH0_MSK_DFIMISC_DFI_CHANNEL_MODE )
`define REGB_DDRC_CH0_RWONLY_MSK_DFIMISC ( 32'h0 | `REGB_DDRC_CH0_MSK_DFIMISC_DFI_INIT_COMPLETE_EN | `REGB_DDRC_CH0_MSK_DFIMISC_PHY_DBI_MODE | `REGB_DDRC_CH0_MSK_DFIMISC_DFI_DATA_CS_POLARITY | `REGB_DDRC_CH0_MSK_DFIMISC_DFI_RESET_N | `REGB_DDRC_CH0_MSK_DFIMISC_DFI_INIT_START | `REGB_DDRC_CH0_MSK_DFIMISC_LP_OPTIMIZED_WRITE | `REGB_DDRC_CH0_MSK_DFIMISC_DFI_FREQUENCY | `REGB_DDRC_CH0_MSK_DFIMISC_DFI_FREQ_FSP | `REGB_DDRC_CH0_MSK_DFIMISC_DFI_CHANNEL_MODE  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DFIMISC ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DFIMISC ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DFIMISC ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DFIMISC ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DFIMISC ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DFIMISC_DFI_INIT_COMPLETE_EN) << `REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_INIT_COMPLETE_EN) | ((`REGB_DDRC_CH0_DFLT_DFIMISC_PHY_DBI_MODE) << `REGB_DDRC_CH0_OFFSET_DFIMISC_PHY_DBI_MODE) | ((`REGB_DDRC_CH0_DFLT_DFIMISC_DFI_DATA_CS_POLARITY) << `REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_DATA_CS_POLARITY) | ((`REGB_DDRC_CH0_DFLT_DFIMISC_DFI_RESET_N) << `REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_RESET_N) | ((`REGB_DDRC_CH0_DFLT_DFIMISC_DFI_INIT_START) << `REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_INIT_START) | ((`REGB_DDRC_CH0_DFLT_DFIMISC_LP_OPTIMIZED_WRITE) << `REGB_DDRC_CH0_OFFSET_DFIMISC_LP_OPTIMIZED_WRITE) | ((`REGB_DDRC_CH0_DFLT_DFIMISC_DFI_FREQUENCY) << `REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_FREQUENCY) | ((`REGB_DDRC_CH0_DFLT_DFIMISC_DFI_FREQ_FSP) << `REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_FREQ_FSP) | ((`REGB_DDRC_CH0_DFLT_DFIMISC_DFI_CHANNEL_MODE) << `REGB_DDRC_CH0_OFFSET_DFIMISC_DFI_CHANNEL_MODE)  )
`define REGB_DDRC_CH0_SIZE_DFIMISC 18

// Register DFISTAT 
`define REGB_DDRC_CH0_DFISTAT_ADDR `SHIFTAPBADDR( 32'h00010514 )
`define REGB_DDRC_CH0_MSK_DFISTAT_DFI_INIT_COMPLETE 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_DFISTAT_DFI_INIT_COMPLETE 1
`define REGB_DDRC_CH0_OFFSET_DFISTAT_DFI_INIT_COMPLETE 0
`define REGB_DDRC_CH0_DFLT_DFISTAT_DFI_INIT_COMPLETE 1'h0
`define REGB_DDRC_CH0_MSK_DFISTAT_DFI_LP_CTRL_ACK_STAT 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_DFISTAT_DFI_LP_CTRL_ACK_STAT 1
`define REGB_DDRC_CH0_OFFSET_DFISTAT_DFI_LP_CTRL_ACK_STAT 1
`define REGB_DDRC_CH0_DFLT_DFISTAT_DFI_LP_CTRL_ACK_STAT 1'h0
`define REGB_DDRC_CH0_MSK_DFISTAT_DFI_LP_DATA_ACK_STAT 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_DFISTAT_DFI_LP_DATA_ACK_STAT 1
`define REGB_DDRC_CH0_OFFSET_DFISTAT_DFI_LP_DATA_ACK_STAT 2
`define REGB_DDRC_CH0_DFLT_DFISTAT_DFI_LP_DATA_ACK_STAT 1'h0
`define REGB_DDRC_CH0_MSK_DFISTAT ( `REGB_DDRC_CH0_MSK_DFISTAT_DFI_INIT_COMPLETE | `REGB_DDRC_CH0_MSK_DFISTAT_DFI_LP_CTRL_ACK_STAT | `REGB_DDRC_CH0_MSK_DFISTAT_DFI_LP_DATA_ACK_STAT )
`define REGB_DDRC_CH0_RWONLY_MSK_DFISTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_DFISTAT_DFI_INIT_COMPLETE | `REGB_DDRC_CH0_MSK_DFISTAT_DFI_LP_CTRL_ACK_STAT | `REGB_DDRC_CH0_MSK_DFISTAT_DFI_LP_DATA_ACK_STAT  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DFISTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_DFISTAT_DFI_INIT_COMPLETE | `REGB_DDRC_CH0_MSK_DFISTAT_DFI_LP_CTRL_ACK_STAT | `REGB_DDRC_CH0_MSK_DFISTAT_DFI_LP_DATA_ACK_STAT  )
`define REGB_DDRC_CH0_COMPANION_MSK_DFISTAT ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DFISTAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DFISTAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DFISTAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DFISTAT_DFI_INIT_COMPLETE) << `REGB_DDRC_CH0_OFFSET_DFISTAT_DFI_INIT_COMPLETE) | ((`REGB_DDRC_CH0_DFLT_DFISTAT_DFI_LP_CTRL_ACK_STAT) << `REGB_DDRC_CH0_OFFSET_DFISTAT_DFI_LP_CTRL_ACK_STAT) | ((`REGB_DDRC_CH0_DFLT_DFISTAT_DFI_LP_DATA_ACK_STAT) << `REGB_DDRC_CH0_OFFSET_DFISTAT_DFI_LP_DATA_ACK_STAT)  )
`define REGB_DDRC_CH0_SIZE_DFISTAT 3

// Register DFIPHYMSTR 
`define REGB_DDRC_CH0_DFIPHYMSTR_ADDR `SHIFTAPBADDR( 32'h00010518 )
`define REGB_DDRC_CH0_MSK_DFIPHYMSTR_DFI_PHYMSTR_EN 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_DFIPHYMSTR_DFI_PHYMSTR_EN 1
`define REGB_DDRC_CH0_OFFSET_DFIPHYMSTR_DFI_PHYMSTR_EN 0
`define REGB_DDRC_CH0_DFLT_DFIPHYMSTR_DFI_PHYMSTR_EN 1'h1
`define REGB_DDRC_CH0_MSK_DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32 32'b11111111000000000000000000000000
`define REGB_DDRC_CH0_SIZE_DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32 8
`define REGB_DDRC_CH0_OFFSET_DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32 24
`define REGB_DDRC_CH0_DFLT_DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32 8'h80
`define REGB_DDRC_CH0_MSK_DFIPHYMSTR ( `REGB_DDRC_CH0_MSK_DFIPHYMSTR_DFI_PHYMSTR_EN | `REGB_DDRC_CH0_MSK_DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32 )
`define REGB_DDRC_CH0_RWONLY_MSK_DFIPHYMSTR ( 32'h0 | `REGB_DDRC_CH0_MSK_DFIPHYMSTR_DFI_PHYMSTR_EN | `REGB_DDRC_CH0_MSK_DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DFIPHYMSTR ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DFIPHYMSTR ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DFIPHYMSTR ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DFIPHYMSTR ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DFIPHYMSTR ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DFIPHYMSTR_DFI_PHYMSTR_EN) << `REGB_DDRC_CH0_OFFSET_DFIPHYMSTR_DFI_PHYMSTR_EN) | ((`REGB_DDRC_CH0_DFLT_DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32) << `REGB_DDRC_CH0_OFFSET_DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32)  )
`define REGB_DDRC_CH0_SIZE_DFIPHYMSTR 32










// Register POISONCFG 
`define REGB_DDRC_CH0_POISONCFG_ADDR `SHIFTAPBADDR( 32'h00010580 )
`define REGB_DDRC_CH0_MSK_POISONCFG_WR_POISON_SLVERR_EN 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_POISONCFG_WR_POISON_SLVERR_EN 1
`define REGB_DDRC_CH0_OFFSET_POISONCFG_WR_POISON_SLVERR_EN 0
`define REGB_DDRC_CH0_DFLT_POISONCFG_WR_POISON_SLVERR_EN 1'h1
`define REGB_DDRC_CH0_MSK_POISONCFG_WR_POISON_INTR_EN 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_POISONCFG_WR_POISON_INTR_EN 1
`define REGB_DDRC_CH0_OFFSET_POISONCFG_WR_POISON_INTR_EN 4
`define REGB_DDRC_CH0_DFLT_POISONCFG_WR_POISON_INTR_EN 1'h1
`define REGB_DDRC_CH0_MSK_POISONCFG_WR_POISON_INTR_CLR 32'b00000000000000000000000100000000
`define REGB_DDRC_CH0_SIZE_POISONCFG_WR_POISON_INTR_CLR 1
`define REGB_DDRC_CH0_OFFSET_POISONCFG_WR_POISON_INTR_CLR 8
`define REGB_DDRC_CH0_DFLT_POISONCFG_WR_POISON_INTR_CLR 1'h0
`define REGB_DDRC_CH0_MSK_POISONCFG_RD_POISON_SLVERR_EN 32'b00000000000000010000000000000000
`define REGB_DDRC_CH0_SIZE_POISONCFG_RD_POISON_SLVERR_EN 1
`define REGB_DDRC_CH0_OFFSET_POISONCFG_RD_POISON_SLVERR_EN 16
`define REGB_DDRC_CH0_DFLT_POISONCFG_RD_POISON_SLVERR_EN 1'h1
`define REGB_DDRC_CH0_MSK_POISONCFG_RD_POISON_INTR_EN 32'b00000000000100000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONCFG_RD_POISON_INTR_EN 1
`define REGB_DDRC_CH0_OFFSET_POISONCFG_RD_POISON_INTR_EN 20
`define REGB_DDRC_CH0_DFLT_POISONCFG_RD_POISON_INTR_EN 1'h1
`define REGB_DDRC_CH0_MSK_POISONCFG_RD_POISON_INTR_CLR 32'b00000001000000000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONCFG_RD_POISON_INTR_CLR 1
`define REGB_DDRC_CH0_OFFSET_POISONCFG_RD_POISON_INTR_CLR 24
`define REGB_DDRC_CH0_DFLT_POISONCFG_RD_POISON_INTR_CLR 1'h0
`define REGB_DDRC_CH0_MSK_POISONCFG ( `REGB_DDRC_CH0_MSK_POISONCFG_WR_POISON_SLVERR_EN | `REGB_DDRC_CH0_MSK_POISONCFG_WR_POISON_INTR_EN | `REGB_DDRC_CH0_MSK_POISONCFG_WR_POISON_INTR_CLR | `REGB_DDRC_CH0_MSK_POISONCFG_RD_POISON_SLVERR_EN | `REGB_DDRC_CH0_MSK_POISONCFG_RD_POISON_INTR_EN | `REGB_DDRC_CH0_MSK_POISONCFG_RD_POISON_INTR_CLR )
`define REGB_DDRC_CH0_RWONLY_MSK_POISONCFG ( 32'h0 | `REGB_DDRC_CH0_MSK_POISONCFG_WR_POISON_SLVERR_EN | `REGB_DDRC_CH0_MSK_POISONCFG_WR_POISON_INTR_EN | `REGB_DDRC_CH0_MSK_POISONCFG_RD_POISON_SLVERR_EN | `REGB_DDRC_CH0_MSK_POISONCFG_RD_POISON_INTR_EN  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_POISONCFG ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_POISONCFG ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_POISONCFG ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_POISONCFG ( 32'h0 | `REGB_DDRC_CH0_MSK_POISONCFG_WR_POISON_INTR_CLR | `REGB_DDRC_CH0_MSK_POISONCFG_RD_POISON_INTR_CLR  )
`define REGB_DDRC_CH0_DFLT_POISONCFG ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_POISONCFG_WR_POISON_SLVERR_EN) << `REGB_DDRC_CH0_OFFSET_POISONCFG_WR_POISON_SLVERR_EN) | ((`REGB_DDRC_CH0_DFLT_POISONCFG_WR_POISON_INTR_EN) << `REGB_DDRC_CH0_OFFSET_POISONCFG_WR_POISON_INTR_EN) | ((`REGB_DDRC_CH0_DFLT_POISONCFG_WR_POISON_INTR_CLR) << `REGB_DDRC_CH0_OFFSET_POISONCFG_WR_POISON_INTR_CLR) | ((`REGB_DDRC_CH0_DFLT_POISONCFG_RD_POISON_SLVERR_EN) << `REGB_DDRC_CH0_OFFSET_POISONCFG_RD_POISON_SLVERR_EN) | ((`REGB_DDRC_CH0_DFLT_POISONCFG_RD_POISON_INTR_EN) << `REGB_DDRC_CH0_OFFSET_POISONCFG_RD_POISON_INTR_EN) | ((`REGB_DDRC_CH0_DFLT_POISONCFG_RD_POISON_INTR_CLR) << `REGB_DDRC_CH0_OFFSET_POISONCFG_RD_POISON_INTR_CLR)  )
`define REGB_DDRC_CH0_SIZE_POISONCFG 25

// Register POISONSTAT 
`define REGB_DDRC_CH0_POISONSTAT_ADDR `SHIFTAPBADDR( 32'h00010584 )
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_0 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_0 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_0 0
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_0 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_1 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_1 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_1 1
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_1 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_2 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_2 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_2 2
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_2 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_3 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_3 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_3 3
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_3 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_4 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_4 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_4 4
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_4 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_5 32'b00000000000000000000000000100000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_5 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_5 5
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_5 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_6 32'b00000000000000000000000001000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_6 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_6 6
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_6 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_7 32'b00000000000000000000000010000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_7 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_7 7
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_7 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_8 32'b00000000000000000000000100000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_8 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_8 8
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_8 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_9 32'b00000000000000000000001000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_9 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_9 9
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_9 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_10 32'b00000000000000000000010000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_10 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_10 10
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_10 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_11 32'b00000000000000000000100000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_11 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_11 11
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_11 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_12 32'b00000000000000000001000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_12 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_12 12
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_12 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_13 32'b00000000000000000010000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_13 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_13 13
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_13 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_14 32'b00000000000000000100000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_14 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_14 14
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_14 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_15 32'b00000000000000001000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_WR_POISON_INTR_15 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_15 15
`define REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_15 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_0 32'b00000000000000010000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_0 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_0 16
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_0 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_1 32'b00000000000000100000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_1 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_1 17
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_1 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_2 32'b00000000000001000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_2 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_2 18
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_2 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_3 32'b00000000000010000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_3 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_3 19
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_3 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_4 32'b00000000000100000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_4 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_4 20
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_4 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_5 32'b00000000001000000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_5 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_5 21
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_5 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_6 32'b00000000010000000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_6 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_6 22
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_6 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_7 32'b00000000100000000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_7 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_7 23
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_7 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_8 32'b00000001000000000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_8 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_8 24
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_8 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_9 32'b00000010000000000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_9 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_9 25
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_9 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_10 32'b00000100000000000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_10 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_10 26
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_10 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_11 32'b00001000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_11 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_11 27
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_11 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_12 32'b00010000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_12 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_12 28
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_12 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_13 32'b00100000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_13 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_13 29
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_13 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_14 32'b01000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_14 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_14 30
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_14 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_15 32'b10000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_POISONSTAT_RD_POISON_INTR_15 1
`define REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_15 31
`define REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_15 1'h0
`define REGB_DDRC_CH0_MSK_POISONSTAT ( `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_0 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_1 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_2 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_3 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_4 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_5 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_6 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_7 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_8 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_9 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_10 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_11 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_12 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_13 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_14 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_15 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_0 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_1 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_2 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_3 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_4 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_5 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_6 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_7 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_8 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_9 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_10 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_11 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_12 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_13 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_14 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_15 )
`define REGB_DDRC_CH0_RWONLY_MSK_POISONSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_0 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_0  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_POISONSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_POISONSTAT_WR_POISON_INTR_0 | `REGB_DDRC_CH0_MSK_POISONSTAT_RD_POISON_INTR_0  )
`define REGB_DDRC_CH0_COMPANION_MSK_POISONSTAT ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_POISONSTAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_POISONSTAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_POISONSTAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_POISONSTAT_WR_POISON_INTR_0) << `REGB_DDRC_CH0_OFFSET_POISONSTAT_WR_POISON_INTR_0) | ((`REGB_DDRC_CH0_DFLT_POISONSTAT_RD_POISON_INTR_0) << `REGB_DDRC_CH0_OFFSET_POISONSTAT_RD_POISON_INTR_0)  )
`define REGB_DDRC_CH0_SIZE_POISONSTAT 32

// Register ECCCFG0 
`define REGB_DDRC_CH0_ECCCFG0_ADDR `SHIFTAPBADDR( 32'h00010600 )
`define REGB_DDRC_CH0_MSK_ECCCFG0_ECC_MODE 32'b00000000000000000000000000000111
`define REGB_DDRC_CH0_SIZE_ECCCFG0_ECC_MODE 3
`define REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_MODE 0
`define REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_MODE 3'h0
`define REGB_DDRC_CH0_MSK_ECCCFG0_TEST_MODE 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_ECCCFG0_TEST_MODE 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG0_TEST_MODE 3
`define REGB_DDRC_CH0_DFLT_ECCCFG0_TEST_MODE 1'h0
`define REGB_DDRC_CH0_MSK_ECCCFG0_ECC_TYPE 32'b00000000000000000000000000110000
`define REGB_DDRC_CH0_SIZE_ECCCFG0_ECC_TYPE 2
`define REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_TYPE 4
`define REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_TYPE 2'h0
`define REGB_DDRC_CH0_MSK_ECCCFG0_ECC_AP_EN 32'b00000000000000000000000001000000
`define REGB_DDRC_CH0_SIZE_ECCCFG0_ECC_AP_EN 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_AP_EN 6
`define REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_AP_EN 1'h1
`define REGB_DDRC_CH0_MSK_ECCCFG0_ECC_REGION_REMAP_EN 32'b00000000000000000000000010000000
`define REGB_DDRC_CH0_SIZE_ECCCFG0_ECC_REGION_REMAP_EN 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_REGION_REMAP_EN 7
`define REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_REGION_REMAP_EN 1'h0
`define REGB_DDRC_CH0_MSK_ECCCFG0_ECC_REGION_MAP 32'b00000000000000000111111100000000
`define REGB_DDRC_CH0_SIZE_ECCCFG0_ECC_REGION_MAP 7
`define REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_REGION_MAP 8
`define REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_REGION_MAP 7'h7f
`define REGB_DDRC_CH0_MSK_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32 32'b00000000001111110000000000000000
`define REGB_DDRC_CH0_SIZE_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32 6
`define REGB_DDRC_CH0_OFFSET_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32 16
`define REGB_DDRC_CH0_DFLT_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32 6'h3f
`define REGB_DDRC_CH0_MSK_ECCCFG0_DIS_SCRUB 32'b00000000100000000000000000000000
`define REGB_DDRC_CH0_SIZE_ECCCFG0_DIS_SCRUB 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG0_DIS_SCRUB 23
`define REGB_DDRC_CH0_DFLT_ECCCFG0_DIS_SCRUB 1'h0
`define REGB_DDRC_CH0_MSK_ECCCFG0_ECC_AP_ERR_THRESHOLD ( 32'hFFFFFFFF & { {`MEMC_MAX_INLINE_ECC_PER_BURST_BITS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ECCCFG0_ECC_AP_ERR_THRESHOLD `MEMC_MAX_INLINE_ECC_PER_BURST_BITS
`define REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_AP_ERR_THRESHOLD 24
`define REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_AP_ERR_THRESHOLD (`MEMC_MAX_INLINE_ECC_PER_BURST/2-1)
`define REGB_DDRC_CH0_MSK_ECCCFG0_ECC_REGION_MAP_OTHER 32'b00100000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_ECCCFG0_ECC_REGION_MAP_OTHER 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_REGION_MAP_OTHER 29
`define REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_REGION_MAP_OTHER 1'h0
`define REGB_DDRC_CH0_MSK_ECCCFG0_ECC_REGION_MAP_GRANU 32'b11000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_ECCCFG0_ECC_REGION_MAP_GRANU 2
`define REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_REGION_MAP_GRANU 30
`define REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_REGION_MAP_GRANU 2'h0
`define REGB_DDRC_CH0_MSK_ECCCFG0 ( `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_MODE | `REGB_DDRC_CH0_MSK_ECCCFG0_TEST_MODE | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_TYPE | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_AP_EN | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_REGION_REMAP_EN | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_REGION_MAP | `REGB_DDRC_CH0_MSK_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32 | `REGB_DDRC_CH0_MSK_ECCCFG0_DIS_SCRUB | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_AP_ERR_THRESHOLD | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_REGION_MAP_OTHER | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_REGION_MAP_GRANU )
`define REGB_DDRC_CH0_RWONLY_MSK_ECCCFG0 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_MODE | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_AP_EN | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_REGION_REMAP_EN | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_REGION_MAP | `REGB_DDRC_CH0_MSK_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32 | `REGB_DDRC_CH0_MSK_ECCCFG0_DIS_SCRUB | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_AP_ERR_THRESHOLD | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_REGION_MAP_OTHER | `REGB_DDRC_CH0_MSK_ECCCFG0_ECC_REGION_MAP_GRANU  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCCFG0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCCFG0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCCFG0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCCFG0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCCFG0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_MODE) << `REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_MODE) | ((`REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_AP_EN) << `REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_AP_EN) | ((`REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_REGION_REMAP_EN) << `REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_REGION_REMAP_EN) | ((`REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_REGION_MAP) << `REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_REGION_MAP) | ((`REGB_DDRC_CH0_DFLT_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32) << `REGB_DDRC_CH0_OFFSET_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32) | ((`REGB_DDRC_CH0_DFLT_ECCCFG0_DIS_SCRUB) << `REGB_DDRC_CH0_OFFSET_ECCCFG0_DIS_SCRUB) | ((`REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_AP_ERR_THRESHOLD) << `REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_AP_ERR_THRESHOLD) | ((`REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_REGION_MAP_OTHER) << `REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_REGION_MAP_OTHER) | ((`REGB_DDRC_CH0_DFLT_ECCCFG0_ECC_REGION_MAP_GRANU) << `REGB_DDRC_CH0_OFFSET_ECCCFG0_ECC_REGION_MAP_GRANU)  )
`define REGB_DDRC_CH0_SIZE_ECCCFG0 32

// Register ECCCFG1 
`define REGB_DDRC_CH0_ECCCFG1_ADDR `SHIFTAPBADDR( 32'h00010604 )
`define REGB_DDRC_CH0_MSK_ECCCFG1_DATA_POISON_EN 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_ECCCFG1_DATA_POISON_EN 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG1_DATA_POISON_EN 0
`define REGB_DDRC_CH0_DFLT_ECCCFG1_DATA_POISON_EN 1'h0
`define REGB_DDRC_CH0_MSK_ECCCFG1_DATA_POISON_BIT 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_ECCCFG1_DATA_POISON_BIT 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG1_DATA_POISON_BIT 1
`define REGB_DDRC_CH0_DFLT_ECCCFG1_DATA_POISON_BIT 1'h0
`define REGB_DDRC_CH0_MSK_ECCCFG1_POISON_CHIP_EN 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_ECCCFG1_POISON_CHIP_EN 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG1_POISON_CHIP_EN 2
`define REGB_DDRC_CH0_DFLT_ECCCFG1_POISON_CHIP_EN 1'h0
`define REGB_DDRC_CH0_MSK_ECCCFG1_ECC_AP_MODE 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_ECCCFG1_ECC_AP_MODE 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG1_ECC_AP_MODE 3
`define REGB_DDRC_CH0_DFLT_ECCCFG1_ECC_AP_MODE 1'h0
`define REGB_DDRC_CH0_MSK_ECCCFG1_ECC_REGION_PARITY_LOCK 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_ECCCFG1_ECC_REGION_PARITY_LOCK 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG1_ECC_REGION_PARITY_LOCK 4
`define REGB_DDRC_CH0_DFLT_ECCCFG1_ECC_REGION_PARITY_LOCK 1'h1
`define REGB_DDRC_CH0_MSK_ECCCFG1_ECC_REGION_WASTE_LOCK 32'b00000000000000000000000000100000
`define REGB_DDRC_CH0_SIZE_ECCCFG1_ECC_REGION_WASTE_LOCK 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG1_ECC_REGION_WASTE_LOCK 5
`define REGB_DDRC_CH0_DFLT_ECCCFG1_ECC_REGION_WASTE_LOCK 1'h1
`define REGB_DDRC_CH0_MSK_ECCCFG1_MED_ECC_EN 32'b00000000000000000000000001000000
`define REGB_DDRC_CH0_SIZE_ECCCFG1_MED_ECC_EN 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG1_MED_ECC_EN 6
`define REGB_DDRC_CH0_DFLT_ECCCFG1_MED_ECC_EN 1'h0
`define REGB_DDRC_CH0_MSK_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM 32'b00000000000000000000000010000000
`define REGB_DDRC_CH0_SIZE_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM 7
`define REGB_DDRC_CH0_DFLT_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM 1'h1
`define REGB_DDRC_CH0_MSK_ECCCFG1_ACTIVE_BLK_CHANNEL 32'b00000000000000000001111100000000
`define REGB_DDRC_CH0_SIZE_ECCCFG1_ACTIVE_BLK_CHANNEL 5
`define REGB_DDRC_CH0_OFFSET_ECCCFG1_ACTIVE_BLK_CHANNEL 8
`define REGB_DDRC_CH0_DFLT_ECCCFG1_ACTIVE_BLK_CHANNEL `MEMC_NO_OF_BLK_CHANNEL-1
`define REGB_DDRC_CH0_MSK_ECCCFG1_POISON_ADVECC_KBD 32'b00000000000000001000000000000000
`define REGB_DDRC_CH0_SIZE_ECCCFG1_POISON_ADVECC_KBD 1
`define REGB_DDRC_CH0_OFFSET_ECCCFG1_POISON_ADVECC_KBD 15
`define REGB_DDRC_CH0_DFLT_ECCCFG1_POISON_ADVECC_KBD 1'h0
`define REGB_DDRC_CH0_MSK_ECCCFG1_POISON_NUM_DFI_BEAT ( (`MEMC_FREQ_RATIO==2) ? 32'b00000000000000110000000000000000 : 32'b00000000000000010000000000000000)
`define REGB_DDRC_CH0_SIZE_ECCCFG1_POISON_NUM_DFI_BEAT ((`MEMC_FREQ_RATIO==2) ? 2 : 1)
`define REGB_DDRC_CH0_OFFSET_ECCCFG1_POISON_NUM_DFI_BEAT 16
`define REGB_DDRC_CH0_DFLT_ECCCFG1_POISON_NUM_DFI_BEAT ('h0)
`define REGB_DDRC_CH0_MSK_ECCCFG1_PROP_RD_ECC_ERR 32'b00000000001100000000000000000000
`define REGB_DDRC_CH0_SIZE_ECCCFG1_PROP_RD_ECC_ERR 2
`define REGB_DDRC_CH0_OFFSET_ECCCFG1_PROP_RD_ECC_ERR 20
`define REGB_DDRC_CH0_DFLT_ECCCFG1_PROP_RD_ECC_ERR 2'h0
`define REGB_DDRC_CH0_MSK_ECCCFG1 ( `REGB_DDRC_CH0_MSK_ECCCFG1_DATA_POISON_EN | `REGB_DDRC_CH0_MSK_ECCCFG1_DATA_POISON_BIT | `REGB_DDRC_CH0_MSK_ECCCFG1_POISON_CHIP_EN | `REGB_DDRC_CH0_MSK_ECCCFG1_ECC_AP_MODE | `REGB_DDRC_CH0_MSK_ECCCFG1_ECC_REGION_PARITY_LOCK | `REGB_DDRC_CH0_MSK_ECCCFG1_ECC_REGION_WASTE_LOCK | `REGB_DDRC_CH0_MSK_ECCCFG1_MED_ECC_EN | `REGB_DDRC_CH0_MSK_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM | `REGB_DDRC_CH0_MSK_ECCCFG1_ACTIVE_BLK_CHANNEL | `REGB_DDRC_CH0_MSK_ECCCFG1_POISON_ADVECC_KBD | `REGB_DDRC_CH0_MSK_ECCCFG1_POISON_NUM_DFI_BEAT | `REGB_DDRC_CH0_MSK_ECCCFG1_PROP_RD_ECC_ERR )
`define REGB_DDRC_CH0_RWONLY_MSK_ECCCFG1 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCCFG1_DATA_POISON_EN | `REGB_DDRC_CH0_MSK_ECCCFG1_DATA_POISON_BIT | `REGB_DDRC_CH0_MSK_ECCCFG1_ECC_REGION_PARITY_LOCK | `REGB_DDRC_CH0_MSK_ECCCFG1_ECC_REGION_WASTE_LOCK | `REGB_DDRC_CH0_MSK_ECCCFG1_MED_ECC_EN | `REGB_DDRC_CH0_MSK_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM | `REGB_DDRC_CH0_MSK_ECCCFG1_ACTIVE_BLK_CHANNEL  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCCFG1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCCFG1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCCFG1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCCFG1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCCFG1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCCFG1_DATA_POISON_EN) << `REGB_DDRC_CH0_OFFSET_ECCCFG1_DATA_POISON_EN) | ((`REGB_DDRC_CH0_DFLT_ECCCFG1_DATA_POISON_BIT) << `REGB_DDRC_CH0_OFFSET_ECCCFG1_DATA_POISON_BIT) | ((`REGB_DDRC_CH0_DFLT_ECCCFG1_ECC_REGION_PARITY_LOCK) << `REGB_DDRC_CH0_OFFSET_ECCCFG1_ECC_REGION_PARITY_LOCK) | ((`REGB_DDRC_CH0_DFLT_ECCCFG1_ECC_REGION_WASTE_LOCK) << `REGB_DDRC_CH0_OFFSET_ECCCFG1_ECC_REGION_WASTE_LOCK) | ((`REGB_DDRC_CH0_DFLT_ECCCFG1_MED_ECC_EN) << `REGB_DDRC_CH0_OFFSET_ECCCFG1_MED_ECC_EN) | ((`REGB_DDRC_CH0_DFLT_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM) << `REGB_DDRC_CH0_OFFSET_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM) | ((`REGB_DDRC_CH0_DFLT_ECCCFG1_ACTIVE_BLK_CHANNEL) << `REGB_DDRC_CH0_OFFSET_ECCCFG1_ACTIVE_BLK_CHANNEL)  )
`define REGB_DDRC_CH0_SIZE_ECCCFG1 22

// Register ECCSTAT 
`define REGB_DDRC_CH0_ECCSTAT_ADDR `SHIFTAPBADDR( 32'h00010608 )
`define REGB_DDRC_CH0_MSK_ECCSTAT_ECC_CORRECTED_BIT_NUM 32'b00000000000000000000000001111111
`define REGB_DDRC_CH0_SIZE_ECCSTAT_ECC_CORRECTED_BIT_NUM 7
`define REGB_DDRC_CH0_OFFSET_ECCSTAT_ECC_CORRECTED_BIT_NUM 0
`define REGB_DDRC_CH0_DFLT_ECCSTAT_ECC_CORRECTED_BIT_NUM 7'h0
`define REGB_DDRC_CH0_MSK_ECCSTAT_ECC_CORRECTED_ERR ( (`MEMC_INLINE_ECC_EN==1 && `MEMC_SIDEBAND_ECC_EN==0) ? 32'b00000000000000000000000100000000 : ( 32'hFFFFFFFF & { {(`MEMC_FREQ_RATIO==4){1'b1}}, {8{1'b0}} } ) ? 32'b00000000000000001111111100000000 : 32'b00000000000000000000111100000000)
`define REGB_DDRC_CH0_SIZE_ECCSTAT_ECC_CORRECTED_ERR ((`MEMC_INLINE_ECC_EN==1 && `MEMC_SIDEBAND_ECC_EN==0) ? 1 : (`MEMC_FREQ_RATIO==4) ? 8 : 4)
`define REGB_DDRC_CH0_OFFSET_ECCSTAT_ECC_CORRECTED_ERR 8
`define REGB_DDRC_CH0_DFLT_ECCSTAT_ECC_CORRECTED_ERR ('h0)
`define REGB_DDRC_CH0_MSK_ECCSTAT_ECC_UNCORRECTED_ERR ( (`MEMC_INLINE_ECC_EN==1 && `MEMC_SIDEBAND_ECC_EN==0) ? 32'b00000000000000010000000000000000 : ( 32'hFFFFFFFF & { {(`MEMC_FREQ_RATIO==4){1'b1}}, {16{1'b0}} } ) ? 32'b00000000111111110000000000000000 : 32'b00000000000011110000000000000000)
`define REGB_DDRC_CH0_SIZE_ECCSTAT_ECC_UNCORRECTED_ERR ((`MEMC_INLINE_ECC_EN==1 && `MEMC_SIDEBAND_ECC_EN==0) ? 1 : (`MEMC_FREQ_RATIO==4) ? 8 : 4)
`define REGB_DDRC_CH0_OFFSET_ECCSTAT_ECC_UNCORRECTED_ERR 16
`define REGB_DDRC_CH0_DFLT_ECCSTAT_ECC_UNCORRECTED_ERR ('h0)
`define REGB_DDRC_CH0_MSK_ECCSTAT_SBR_READ_ECC_CE 32'b00000001000000000000000000000000
`define REGB_DDRC_CH0_SIZE_ECCSTAT_SBR_READ_ECC_CE 1
`define REGB_DDRC_CH0_OFFSET_ECCSTAT_SBR_READ_ECC_CE 24
`define REGB_DDRC_CH0_DFLT_ECCSTAT_SBR_READ_ECC_CE 1'h0
`define REGB_DDRC_CH0_MSK_ECCSTAT_SBR_READ_ECC_UE 32'b00000010000000000000000000000000
`define REGB_DDRC_CH0_SIZE_ECCSTAT_SBR_READ_ECC_UE 1
`define REGB_DDRC_CH0_OFFSET_ECCSTAT_SBR_READ_ECC_UE 25
`define REGB_DDRC_CH0_DFLT_ECCSTAT_SBR_READ_ECC_UE 1'h0
`define REGB_DDRC_CH0_MSK_ECCSTAT ( `REGB_DDRC_CH0_MSK_ECCSTAT_ECC_CORRECTED_BIT_NUM | `REGB_DDRC_CH0_MSK_ECCSTAT_ECC_CORRECTED_ERR | `REGB_DDRC_CH0_MSK_ECCSTAT_ECC_UNCORRECTED_ERR | `REGB_DDRC_CH0_MSK_ECCSTAT_SBR_READ_ECC_CE | `REGB_DDRC_CH0_MSK_ECCSTAT_SBR_READ_ECC_UE )
`define REGB_DDRC_CH0_RWONLY_MSK_ECCSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCSTAT_ECC_CORRECTED_BIT_NUM | `REGB_DDRC_CH0_MSK_ECCSTAT_ECC_CORRECTED_ERR | `REGB_DDRC_CH0_MSK_ECCSTAT_ECC_UNCORRECTED_ERR | `REGB_DDRC_CH0_MSK_ECCSTAT_SBR_READ_ECC_CE | `REGB_DDRC_CH0_MSK_ECCSTAT_SBR_READ_ECC_UE  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCSTAT_SBR_READ_ECC_CE | `REGB_DDRC_CH0_MSK_ECCSTAT_SBR_READ_ECC_UE  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCSTAT ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCSTAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCSTAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCSTAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCSTAT_ECC_CORRECTED_BIT_NUM) << `REGB_DDRC_CH0_OFFSET_ECCSTAT_ECC_CORRECTED_BIT_NUM) | ((`REGB_DDRC_CH0_DFLT_ECCSTAT_ECC_CORRECTED_ERR) << `REGB_DDRC_CH0_OFFSET_ECCSTAT_ECC_CORRECTED_ERR) | ((`REGB_DDRC_CH0_DFLT_ECCSTAT_ECC_UNCORRECTED_ERR) << `REGB_DDRC_CH0_OFFSET_ECCSTAT_ECC_UNCORRECTED_ERR) | ((`REGB_DDRC_CH0_DFLT_ECCSTAT_SBR_READ_ECC_CE) << `REGB_DDRC_CH0_OFFSET_ECCSTAT_SBR_READ_ECC_CE) | ((`REGB_DDRC_CH0_DFLT_ECCSTAT_SBR_READ_ECC_UE) << `REGB_DDRC_CH0_OFFSET_ECCSTAT_SBR_READ_ECC_UE)  )
`define REGB_DDRC_CH0_SIZE_ECCSTAT 26

// Register ECCCTL 
`define REGB_DDRC_CH0_ECCCTL_ADDR `SHIFTAPBADDR( 32'h0001060c )
`define REGB_DDRC_CH0_MSK_ECCCTL_ECC_CORRECTED_ERR_CLR 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_ECCCTL_ECC_CORRECTED_ERR_CLR 1
`define REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_CORRECTED_ERR_CLR 0
`define REGB_DDRC_CH0_DFLT_ECCCTL_ECC_CORRECTED_ERR_CLR 1'h0
`define REGB_DDRC_CH0_MSK_ECCCTL_ECC_UNCORRECTED_ERR_CLR 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_ECCCTL_ECC_UNCORRECTED_ERR_CLR 1
`define REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_CLR 1
`define REGB_DDRC_CH0_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_CLR 1'h0
`define REGB_DDRC_CH0_MSK_ECCCTL_ECC_CORR_ERR_CNT_CLR 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_ECCCTL_ECC_CORR_ERR_CNT_CLR 1
`define REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_CORR_ERR_CNT_CLR 2
`define REGB_DDRC_CH0_DFLT_ECCCTL_ECC_CORR_ERR_CNT_CLR 1'h0
`define REGB_DDRC_CH0_MSK_ECCCTL_ECC_UNCORR_ERR_CNT_CLR 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_ECCCTL_ECC_UNCORR_ERR_CNT_CLR 1
`define REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_UNCORR_ERR_CNT_CLR 3
`define REGB_DDRC_CH0_DFLT_ECCCTL_ECC_UNCORR_ERR_CNT_CLR 1'h0
`define REGB_DDRC_CH0_MSK_ECCCTL_ECC_AP_ERR_INTR_CLR 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_ECCCTL_ECC_AP_ERR_INTR_CLR 1
`define REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_AP_ERR_INTR_CLR 4
`define REGB_DDRC_CH0_DFLT_ECCCTL_ECC_AP_ERR_INTR_CLR 1'h0
`define REGB_DDRC_CH0_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_EN 32'b00000000000000000000000100000000
`define REGB_DDRC_CH0_SIZE_ECCCTL_ECC_CORRECTED_ERR_INTR_EN 1
`define REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_CORRECTED_ERR_INTR_EN 8
`define REGB_DDRC_CH0_DFLT_ECCCTL_ECC_CORRECTED_ERR_INTR_EN 1'h1
`define REGB_DDRC_CH0_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN 32'b00000000000000000000001000000000
`define REGB_DDRC_CH0_SIZE_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN 1
`define REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN 9
`define REGB_DDRC_CH0_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN 1'h1
`define REGB_DDRC_CH0_MSK_ECCCTL_ECC_AP_ERR_INTR_EN 32'b00000000000000000000010000000000
`define REGB_DDRC_CH0_SIZE_ECCCTL_ECC_AP_ERR_INTR_EN 1
`define REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_AP_ERR_INTR_EN 10
`define REGB_DDRC_CH0_DFLT_ECCCTL_ECC_AP_ERR_INTR_EN 1'h1
`define REGB_DDRC_CH0_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE 32'b00000000000000010000000000000000
`define REGB_DDRC_CH0_SIZE_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE 1
`define REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE 16
`define REGB_DDRC_CH0_DFLT_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE 1'h0
`define REGB_DDRC_CH0_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE 32'b00000000000000100000000000000000
`define REGB_DDRC_CH0_SIZE_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE 1
`define REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE 17
`define REGB_DDRC_CH0_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE 1'h0
`define REGB_DDRC_CH0_MSK_ECCCTL_ECC_AP_ERR_INTR_FORCE 32'b00000000000001000000000000000000
`define REGB_DDRC_CH0_SIZE_ECCCTL_ECC_AP_ERR_INTR_FORCE 1
`define REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_AP_ERR_INTR_FORCE 18
`define REGB_DDRC_CH0_DFLT_ECCCTL_ECC_AP_ERR_INTR_FORCE 1'h0
`define REGB_DDRC_CH0_MSK_ECCCTL ( `REGB_DDRC_CH0_MSK_ECCCTL_ECC_CORRECTED_ERR_CLR | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_UNCORRECTED_ERR_CLR | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_CORR_ERR_CNT_CLR | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_UNCORR_ERR_CNT_CLR | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_AP_ERR_INTR_CLR | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_EN | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_AP_ERR_INTR_EN | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_AP_ERR_INTR_FORCE )
`define REGB_DDRC_CH0_RWONLY_MSK_ECCCTL ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_EN | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_AP_ERR_INTR_EN  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCCTL ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCCTL ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCCTL ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCCTL ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_CORRECTED_ERR_CLR | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_UNCORRECTED_ERR_CLR | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_CORR_ERR_CNT_CLR | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_UNCORR_ERR_CNT_CLR | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_AP_ERR_INTR_CLR | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE | `REGB_DDRC_CH0_MSK_ECCCTL_ECC_AP_ERR_INTR_FORCE  )
`define REGB_DDRC_CH0_DFLT_ECCCTL ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCCTL_ECC_CORRECTED_ERR_CLR) << `REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_CORRECTED_ERR_CLR) | ((`REGB_DDRC_CH0_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_CLR) << `REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_CLR) | ((`REGB_DDRC_CH0_DFLT_ECCCTL_ECC_CORR_ERR_CNT_CLR) << `REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_CORR_ERR_CNT_CLR) | ((`REGB_DDRC_CH0_DFLT_ECCCTL_ECC_UNCORR_ERR_CNT_CLR) << `REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_UNCORR_ERR_CNT_CLR) | ((`REGB_DDRC_CH0_DFLT_ECCCTL_ECC_AP_ERR_INTR_CLR) << `REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_AP_ERR_INTR_CLR) | ((`REGB_DDRC_CH0_DFLT_ECCCTL_ECC_CORRECTED_ERR_INTR_EN) << `REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_CORRECTED_ERR_INTR_EN) | ((`REGB_DDRC_CH0_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN) << `REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN) | ((`REGB_DDRC_CH0_DFLT_ECCCTL_ECC_AP_ERR_INTR_EN) << `REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_AP_ERR_INTR_EN) | ((`REGB_DDRC_CH0_DFLT_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE) << `REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE) | ((`REGB_DDRC_CH0_DFLT_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE) << `REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE) | ((`REGB_DDRC_CH0_DFLT_ECCCTL_ECC_AP_ERR_INTR_FORCE) << `REGB_DDRC_CH0_OFFSET_ECCCTL_ECC_AP_ERR_INTR_FORCE)  )
`define REGB_DDRC_CH0_SIZE_ECCCTL 19

// Register ECCERRCNT 
`define REGB_DDRC_CH0_ECCERRCNT_ADDR `SHIFTAPBADDR( 32'h00010610 )
`define REGB_DDRC_CH0_MSK_ECCERRCNT_ECC_CORR_ERR_CNT 32'b00000000000000001111111111111111
`define REGB_DDRC_CH0_SIZE_ECCERRCNT_ECC_CORR_ERR_CNT 16
`define REGB_DDRC_CH0_OFFSET_ECCERRCNT_ECC_CORR_ERR_CNT 0
`define REGB_DDRC_CH0_DFLT_ECCERRCNT_ECC_CORR_ERR_CNT 16'h0
`define REGB_DDRC_CH0_MSK_ECCERRCNT_ECC_UNCORR_ERR_CNT 32'b11111111111111110000000000000000
`define REGB_DDRC_CH0_SIZE_ECCERRCNT_ECC_UNCORR_ERR_CNT 16
`define REGB_DDRC_CH0_OFFSET_ECCERRCNT_ECC_UNCORR_ERR_CNT 16
`define REGB_DDRC_CH0_DFLT_ECCERRCNT_ECC_UNCORR_ERR_CNT 16'h0
`define REGB_DDRC_CH0_MSK_ECCERRCNT ( `REGB_DDRC_CH0_MSK_ECCERRCNT_ECC_CORR_ERR_CNT | `REGB_DDRC_CH0_MSK_ECCERRCNT_ECC_UNCORR_ERR_CNT )
`define REGB_DDRC_CH0_RWONLY_MSK_ECCERRCNT ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCERRCNT_ECC_CORR_ERR_CNT | `REGB_DDRC_CH0_MSK_ECCERRCNT_ECC_UNCORR_ERR_CNT  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCERRCNT ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCERRCNT ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCERRCNT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCERRCNT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCERRCNT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCERRCNT_ECC_CORR_ERR_CNT) << `REGB_DDRC_CH0_OFFSET_ECCERRCNT_ECC_CORR_ERR_CNT) | ((`REGB_DDRC_CH0_DFLT_ECCERRCNT_ECC_UNCORR_ERR_CNT) << `REGB_DDRC_CH0_OFFSET_ECCERRCNT_ECC_UNCORR_ERR_CNT)  )
`define REGB_DDRC_CH0_SIZE_ECCERRCNT 32

// Register ECCCADDR0 
`define REGB_DDRC_CH0_ECCCADDR0_ADDR `SHIFTAPBADDR( 32'h00010614 )
`define REGB_DDRC_CH0_MSK_ECCCADDR0_ECC_CORR_ROW ( 32'hFFFFFFFF & {`MEMC_PAGE_BITS{1'b1}})
`define REGB_DDRC_CH0_SIZE_ECCCADDR0_ECC_CORR_ROW `MEMC_PAGE_BITS
`define REGB_DDRC_CH0_OFFSET_ECCCADDR0_ECC_CORR_ROW 0
`define REGB_DDRC_CH0_DFLT_ECCCADDR0_ECC_CORR_ROW ('h0)
`define REGB_DDRC_CH0_MSK_ECCCADDR0_ECC_CORR_RANK ( 32'hFFFFFFFF & { {`MEMC_RANK_BITS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ECCCADDR0_ECC_CORR_RANK `MEMC_RANK_BITS
`define REGB_DDRC_CH0_OFFSET_ECCCADDR0_ECC_CORR_RANK 24
`define REGB_DDRC_CH0_DFLT_ECCCADDR0_ECC_CORR_RANK ('h0)
`define REGB_DDRC_CH0_MSK_ECCCADDR0 ( `REGB_DDRC_CH0_MSK_ECCCADDR0_ECC_CORR_ROW | `REGB_DDRC_CH0_MSK_ECCCADDR0_ECC_CORR_RANK )
`define REGB_DDRC_CH0_RWONLY_MSK_ECCCADDR0 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCCADDR0_ECC_CORR_ROW | `REGB_DDRC_CH0_MSK_ECCCADDR0_ECC_CORR_RANK  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCCADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCCADDR0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCCADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCCADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCCADDR0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCCADDR0_ECC_CORR_ROW) << `REGB_DDRC_CH0_OFFSET_ECCCADDR0_ECC_CORR_ROW) | ((`REGB_DDRC_CH0_DFLT_ECCCADDR0_ECC_CORR_RANK) << `REGB_DDRC_CH0_OFFSET_ECCCADDR0_ECC_CORR_RANK)  )
`define REGB_DDRC_CH0_SIZE_ECCCADDR0 (24+`MEMC_RANK_BITS)

// Register ECCCADDR1 
`define REGB_DDRC_CH0_ECCCADDR1_ADDR `SHIFTAPBADDR( 32'h00010618 )
`define REGB_DDRC_CH0_MSK_ECCCADDR1_ECC_CORR_COL 32'b00000000000000000000011111111111
`define REGB_DDRC_CH0_SIZE_ECCCADDR1_ECC_CORR_COL 11
`define REGB_DDRC_CH0_OFFSET_ECCCADDR1_ECC_CORR_COL 0
`define REGB_DDRC_CH0_DFLT_ECCCADDR1_ECC_CORR_COL 11'h0
`define REGB_DDRC_CH0_MSK_ECCCADDR1_ECC_CORR_BANK ( 32'hFFFFFFFF & { {`MEMC_BANK_BITS{1'b1}}, {16{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ECCCADDR1_ECC_CORR_BANK `MEMC_BANK_BITS
`define REGB_DDRC_CH0_OFFSET_ECCCADDR1_ECC_CORR_BANK 16
`define REGB_DDRC_CH0_DFLT_ECCCADDR1_ECC_CORR_BANK ('h0)
`define REGB_DDRC_CH0_MSK_ECCCADDR1_ECC_CORR_BG ( 32'hFFFFFFFF & { {`MEMC_BG_BITS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ECCCADDR1_ECC_CORR_BG `MEMC_BG_BITS
`define REGB_DDRC_CH0_OFFSET_ECCCADDR1_ECC_CORR_BG 24
`define REGB_DDRC_CH0_DFLT_ECCCADDR1_ECC_CORR_BG ('h0)
`define REGB_DDRC_CH0_MSK_ECCCADDR1_ECC_CORR_CID ( 32'hFFFFFFFF & { {`UMCTL2_CID_WIDTH{1'b1}}, {28{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ECCCADDR1_ECC_CORR_CID `UMCTL2_CID_WIDTH
`define REGB_DDRC_CH0_OFFSET_ECCCADDR1_ECC_CORR_CID 28
`define REGB_DDRC_CH0_DFLT_ECCCADDR1_ECC_CORR_CID ('h0)
`define REGB_DDRC_CH0_MSK_ECCCADDR1 ( `REGB_DDRC_CH0_MSK_ECCCADDR1_ECC_CORR_COL | `REGB_DDRC_CH0_MSK_ECCCADDR1_ECC_CORR_BANK | `REGB_DDRC_CH0_MSK_ECCCADDR1_ECC_CORR_BG | `REGB_DDRC_CH0_MSK_ECCCADDR1_ECC_CORR_CID )
`define REGB_DDRC_CH0_RWONLY_MSK_ECCCADDR1 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCCADDR1_ECC_CORR_COL | `REGB_DDRC_CH0_MSK_ECCCADDR1_ECC_CORR_BANK | `REGB_DDRC_CH0_MSK_ECCCADDR1_ECC_CORR_BG  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCCADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCCADDR1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCCADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCCADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCCADDR1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCCADDR1_ECC_CORR_COL) << `REGB_DDRC_CH0_OFFSET_ECCCADDR1_ECC_CORR_COL) | ((`REGB_DDRC_CH0_DFLT_ECCCADDR1_ECC_CORR_BANK) << `REGB_DDRC_CH0_OFFSET_ECCCADDR1_ECC_CORR_BANK) | ((`REGB_DDRC_CH0_DFLT_ECCCADDR1_ECC_CORR_BG) << `REGB_DDRC_CH0_OFFSET_ECCCADDR1_ECC_CORR_BG)  )
`define REGB_DDRC_CH0_SIZE_ECCCADDR1 (28+`UMCTL2_CID_WIDTH)

// Register ECCCSYN0 
`define REGB_DDRC_CH0_ECCCSYN0_ADDR `SHIFTAPBADDR( 32'h0001061c )
`define REGB_DDRC_CH0_MSK_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 32'b11111111111111111111111111111111
`define REGB_DDRC_CH0_SIZE_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 32
`define REGB_DDRC_CH0_OFFSET_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 0
`define REGB_DDRC_CH0_DFLT_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 32'h0
`define REGB_DDRC_CH0_MSK_ECCCSYN0 `REGB_DDRC_CH0_MSK_ECCCSYN0_ECC_CORR_SYNDROMES_31_0
`define REGB_DDRC_CH0_RWONLY_MSK_ECCCSYN0 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCCSYN0_ECC_CORR_SYNDROMES_31_0  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCCSYN0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCCSYN0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCCSYN0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCCSYN0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCCSYN0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCCSYN0_ECC_CORR_SYNDROMES_31_0) << `REGB_DDRC_CH0_OFFSET_ECCCSYN0_ECC_CORR_SYNDROMES_31_0)  )
`define REGB_DDRC_CH0_SIZE_ECCCSYN0 32

// Register ECCCSYN1 
`define REGB_DDRC_CH0_ECCCSYN1_ADDR `SHIFTAPBADDR( 32'h00010620 )
`define REGB_DDRC_CH0_MSK_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 32'b11111111111111111111111111111111
`define REGB_DDRC_CH0_SIZE_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 32
`define REGB_DDRC_CH0_OFFSET_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 0
`define REGB_DDRC_CH0_DFLT_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 32'h0
`define REGB_DDRC_CH0_MSK_ECCCSYN1 `REGB_DDRC_CH0_MSK_ECCCSYN1_ECC_CORR_SYNDROMES_63_32
`define REGB_DDRC_CH0_RWONLY_MSK_ECCCSYN1 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCCSYN1_ECC_CORR_SYNDROMES_63_32  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCCSYN1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCCSYN1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCCSYN1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCCSYN1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCCSYN1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCCSYN1_ECC_CORR_SYNDROMES_63_32) << `REGB_DDRC_CH0_OFFSET_ECCCSYN1_ECC_CORR_SYNDROMES_63_32)  )
`define REGB_DDRC_CH0_SIZE_ECCCSYN1 32

// Register ECCCSYN2 
`define REGB_DDRC_CH0_ECCCSYN2_ADDR `SHIFTAPBADDR( 32'h00010624 )
`define REGB_DDRC_CH0_MSK_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 32'b00000000000000000000000011111111
`define REGB_DDRC_CH0_SIZE_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 8
`define REGB_DDRC_CH0_OFFSET_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 0
`define REGB_DDRC_CH0_DFLT_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 8'h0
`define REGB_DDRC_CH0_MSK_ECCCSYN2_CB_CORR_SYNDROME 32'b00000000111111110000000000000000
`define REGB_DDRC_CH0_SIZE_ECCCSYN2_CB_CORR_SYNDROME 8
`define REGB_DDRC_CH0_OFFSET_ECCCSYN2_CB_CORR_SYNDROME 16
`define REGB_DDRC_CH0_DFLT_ECCCSYN2_CB_CORR_SYNDROME 8'h0
`define REGB_DDRC_CH0_MSK_ECCCSYN2 ( `REGB_DDRC_CH0_MSK_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 | `REGB_DDRC_CH0_MSK_ECCCSYN2_CB_CORR_SYNDROME )
`define REGB_DDRC_CH0_RWONLY_MSK_ECCCSYN2 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCCSYN2_ECC_CORR_SYNDROMES_71_64  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCCSYN2 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCCSYN2 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCCSYN2 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCCSYN2 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCCSYN2 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCCSYN2_ECC_CORR_SYNDROMES_71_64) << `REGB_DDRC_CH0_OFFSET_ECCCSYN2_ECC_CORR_SYNDROMES_71_64)  )
`define REGB_DDRC_CH0_SIZE_ECCCSYN2 24

// Register ECCBITMASK0 
`define REGB_DDRC_CH0_ECCBITMASK0_ADDR `SHIFTAPBADDR( 32'h00010628 )
`define REGB_DDRC_CH0_MSK_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 32'b11111111111111111111111111111111
`define REGB_DDRC_CH0_SIZE_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 32
`define REGB_DDRC_CH0_OFFSET_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 0
`define REGB_DDRC_CH0_DFLT_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 32'h0
`define REGB_DDRC_CH0_MSK_ECCBITMASK0 `REGB_DDRC_CH0_MSK_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0
`define REGB_DDRC_CH0_RWONLY_MSK_ECCBITMASK0 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCBITMASK0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCBITMASK0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCBITMASK0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCBITMASK0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCBITMASK0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0) << `REGB_DDRC_CH0_OFFSET_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0)  )
`define REGB_DDRC_CH0_SIZE_ECCBITMASK0 32

// Register ECCBITMASK1 
`define REGB_DDRC_CH0_ECCBITMASK1_ADDR `SHIFTAPBADDR( 32'h0001062c )
`define REGB_DDRC_CH0_MSK_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 32'b11111111111111111111111111111111
`define REGB_DDRC_CH0_SIZE_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 32
`define REGB_DDRC_CH0_OFFSET_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 0
`define REGB_DDRC_CH0_DFLT_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 32'h0
`define REGB_DDRC_CH0_MSK_ECCBITMASK1 `REGB_DDRC_CH0_MSK_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32
`define REGB_DDRC_CH0_RWONLY_MSK_ECCBITMASK1 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCBITMASK1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCBITMASK1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCBITMASK1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCBITMASK1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCBITMASK1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32) << `REGB_DDRC_CH0_OFFSET_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32)  )
`define REGB_DDRC_CH0_SIZE_ECCBITMASK1 32

// Register ECCBITMASK2 
`define REGB_DDRC_CH0_ECCBITMASK2_ADDR `SHIFTAPBADDR( 32'h00010630 )
`define REGB_DDRC_CH0_MSK_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 32'b00000000000000000000000011111111
`define REGB_DDRC_CH0_SIZE_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 8
`define REGB_DDRC_CH0_OFFSET_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 0
`define REGB_DDRC_CH0_DFLT_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 8'h0
`define REGB_DDRC_CH0_MSK_ECCBITMASK2 `REGB_DDRC_CH0_MSK_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64
`define REGB_DDRC_CH0_RWONLY_MSK_ECCBITMASK2 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCBITMASK2 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCBITMASK2 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCBITMASK2 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCBITMASK2 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCBITMASK2 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64) << `REGB_DDRC_CH0_OFFSET_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64)  )
`define REGB_DDRC_CH0_SIZE_ECCBITMASK2 8

// Register ECCUADDR0 
`define REGB_DDRC_CH0_ECCUADDR0_ADDR `SHIFTAPBADDR( 32'h00010634 )
`define REGB_DDRC_CH0_MSK_ECCUADDR0_ECC_UNCORR_ROW ( 32'hFFFFFFFF & {`MEMC_PAGE_BITS{1'b1}})
`define REGB_DDRC_CH0_SIZE_ECCUADDR0_ECC_UNCORR_ROW `MEMC_PAGE_BITS
`define REGB_DDRC_CH0_OFFSET_ECCUADDR0_ECC_UNCORR_ROW 0
`define REGB_DDRC_CH0_DFLT_ECCUADDR0_ECC_UNCORR_ROW ('h0)
`define REGB_DDRC_CH0_MSK_ECCUADDR0_ECC_UNCORR_RANK ( 32'hFFFFFFFF & { {`MEMC_RANK_BITS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ECCUADDR0_ECC_UNCORR_RANK `MEMC_RANK_BITS
`define REGB_DDRC_CH0_OFFSET_ECCUADDR0_ECC_UNCORR_RANK 24
`define REGB_DDRC_CH0_DFLT_ECCUADDR0_ECC_UNCORR_RANK ('h0)
`define REGB_DDRC_CH0_MSK_ECCUADDR0 ( `REGB_DDRC_CH0_MSK_ECCUADDR0_ECC_UNCORR_ROW | `REGB_DDRC_CH0_MSK_ECCUADDR0_ECC_UNCORR_RANK )
`define REGB_DDRC_CH0_RWONLY_MSK_ECCUADDR0 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCUADDR0_ECC_UNCORR_ROW | `REGB_DDRC_CH0_MSK_ECCUADDR0_ECC_UNCORR_RANK  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCUADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCUADDR0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCUADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCUADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCUADDR0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCUADDR0_ECC_UNCORR_ROW) << `REGB_DDRC_CH0_OFFSET_ECCUADDR0_ECC_UNCORR_ROW) | ((`REGB_DDRC_CH0_DFLT_ECCUADDR0_ECC_UNCORR_RANK) << `REGB_DDRC_CH0_OFFSET_ECCUADDR0_ECC_UNCORR_RANK)  )
`define REGB_DDRC_CH0_SIZE_ECCUADDR0 (24+`MEMC_RANK_BITS)

// Register ECCUADDR1 
`define REGB_DDRC_CH0_ECCUADDR1_ADDR `SHIFTAPBADDR( 32'h00010638 )
`define REGB_DDRC_CH0_MSK_ECCUADDR1_ECC_UNCORR_COL 32'b00000000000000000000011111111111
`define REGB_DDRC_CH0_SIZE_ECCUADDR1_ECC_UNCORR_COL 11
`define REGB_DDRC_CH0_OFFSET_ECCUADDR1_ECC_UNCORR_COL 0
`define REGB_DDRC_CH0_DFLT_ECCUADDR1_ECC_UNCORR_COL 11'h0
`define REGB_DDRC_CH0_MSK_ECCUADDR1_ECC_UNCORR_BANK ( 32'hFFFFFFFF & { {`MEMC_BANK_BITS{1'b1}}, {16{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ECCUADDR1_ECC_UNCORR_BANK `MEMC_BANK_BITS
`define REGB_DDRC_CH0_OFFSET_ECCUADDR1_ECC_UNCORR_BANK 16
`define REGB_DDRC_CH0_DFLT_ECCUADDR1_ECC_UNCORR_BANK ('h0)
`define REGB_DDRC_CH0_MSK_ECCUADDR1_ECC_UNCORR_BG ( 32'hFFFFFFFF & { {`MEMC_BG_BITS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ECCUADDR1_ECC_UNCORR_BG `MEMC_BG_BITS
`define REGB_DDRC_CH0_OFFSET_ECCUADDR1_ECC_UNCORR_BG 24
`define REGB_DDRC_CH0_DFLT_ECCUADDR1_ECC_UNCORR_BG ('h0)
`define REGB_DDRC_CH0_MSK_ECCUADDR1_ECC_UNCORR_CID ( 32'hFFFFFFFF & { {`UMCTL2_CID_WIDTH{1'b1}}, {28{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ECCUADDR1_ECC_UNCORR_CID `UMCTL2_CID_WIDTH
`define REGB_DDRC_CH0_OFFSET_ECCUADDR1_ECC_UNCORR_CID 28
`define REGB_DDRC_CH0_DFLT_ECCUADDR1_ECC_UNCORR_CID ('h0)
`define REGB_DDRC_CH0_MSK_ECCUADDR1 ( `REGB_DDRC_CH0_MSK_ECCUADDR1_ECC_UNCORR_COL | `REGB_DDRC_CH0_MSK_ECCUADDR1_ECC_UNCORR_BANK | `REGB_DDRC_CH0_MSK_ECCUADDR1_ECC_UNCORR_BG | `REGB_DDRC_CH0_MSK_ECCUADDR1_ECC_UNCORR_CID )
`define REGB_DDRC_CH0_RWONLY_MSK_ECCUADDR1 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCUADDR1_ECC_UNCORR_COL | `REGB_DDRC_CH0_MSK_ECCUADDR1_ECC_UNCORR_BANK | `REGB_DDRC_CH0_MSK_ECCUADDR1_ECC_UNCORR_BG  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCUADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCUADDR1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCUADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCUADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCUADDR1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCUADDR1_ECC_UNCORR_COL) << `REGB_DDRC_CH0_OFFSET_ECCUADDR1_ECC_UNCORR_COL) | ((`REGB_DDRC_CH0_DFLT_ECCUADDR1_ECC_UNCORR_BANK) << `REGB_DDRC_CH0_OFFSET_ECCUADDR1_ECC_UNCORR_BANK) | ((`REGB_DDRC_CH0_DFLT_ECCUADDR1_ECC_UNCORR_BG) << `REGB_DDRC_CH0_OFFSET_ECCUADDR1_ECC_UNCORR_BG)  )
`define REGB_DDRC_CH0_SIZE_ECCUADDR1 (28+`UMCTL2_CID_WIDTH)

// Register ECCUSYN0 
`define REGB_DDRC_CH0_ECCUSYN0_ADDR `SHIFTAPBADDR( 32'h0001063c )
`define REGB_DDRC_CH0_MSK_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 32'b11111111111111111111111111111111
`define REGB_DDRC_CH0_SIZE_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 32
`define REGB_DDRC_CH0_OFFSET_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 0
`define REGB_DDRC_CH0_DFLT_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 32'h0
`define REGB_DDRC_CH0_MSK_ECCUSYN0 `REGB_DDRC_CH0_MSK_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0
`define REGB_DDRC_CH0_RWONLY_MSK_ECCUSYN0 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCUSYN0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCUSYN0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCUSYN0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCUSYN0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCUSYN0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0) << `REGB_DDRC_CH0_OFFSET_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0)  )
`define REGB_DDRC_CH0_SIZE_ECCUSYN0 32

// Register ECCUSYN1 
`define REGB_DDRC_CH0_ECCUSYN1_ADDR `SHIFTAPBADDR( 32'h00010640 )
`define REGB_DDRC_CH0_MSK_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 32'b11111111111111111111111111111111
`define REGB_DDRC_CH0_SIZE_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 32
`define REGB_DDRC_CH0_OFFSET_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 0
`define REGB_DDRC_CH0_DFLT_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 32'h0
`define REGB_DDRC_CH0_MSK_ECCUSYN1 `REGB_DDRC_CH0_MSK_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32
`define REGB_DDRC_CH0_RWONLY_MSK_ECCUSYN1 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCUSYN1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCUSYN1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCUSYN1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCUSYN1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCUSYN1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32) << `REGB_DDRC_CH0_OFFSET_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32)  )
`define REGB_DDRC_CH0_SIZE_ECCUSYN1 32

// Register ECCUSYN2 
`define REGB_DDRC_CH0_ECCUSYN2_ADDR `SHIFTAPBADDR( 32'h00010644 )
`define REGB_DDRC_CH0_MSK_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 32'b00000000000000000000000011111111
`define REGB_DDRC_CH0_SIZE_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 8
`define REGB_DDRC_CH0_OFFSET_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 0
`define REGB_DDRC_CH0_DFLT_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 8'h0
`define REGB_DDRC_CH0_MSK_ECCUSYN2_CB_UNCORR_SYNDROME 32'b00000000111111110000000000000000
`define REGB_DDRC_CH0_SIZE_ECCUSYN2_CB_UNCORR_SYNDROME 8
`define REGB_DDRC_CH0_OFFSET_ECCUSYN2_CB_UNCORR_SYNDROME 16
`define REGB_DDRC_CH0_DFLT_ECCUSYN2_CB_UNCORR_SYNDROME 8'h0
`define REGB_DDRC_CH0_MSK_ECCUSYN2 ( `REGB_DDRC_CH0_MSK_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 | `REGB_DDRC_CH0_MSK_ECCUSYN2_CB_UNCORR_SYNDROME )
`define REGB_DDRC_CH0_RWONLY_MSK_ECCUSYN2 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCUSYN2 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCUSYN2 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCUSYN2 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCUSYN2 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCUSYN2 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64) << `REGB_DDRC_CH0_OFFSET_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64)  )
`define REGB_DDRC_CH0_SIZE_ECCUSYN2 24

// Register ECCPOISONADDR0 
`define REGB_DDRC_CH0_ECCPOISONADDR0_ADDR `SHIFTAPBADDR( 32'h00010648 )
`define REGB_DDRC_CH0_MSK_ECCPOISONADDR0_ECC_POISON_COL 32'b00000000000000000000111111111111
`define REGB_DDRC_CH0_SIZE_ECCPOISONADDR0_ECC_POISON_COL 12
`define REGB_DDRC_CH0_OFFSET_ECCPOISONADDR0_ECC_POISON_COL 0
`define REGB_DDRC_CH0_DFLT_ECCPOISONADDR0_ECC_POISON_COL 12'h0
`define REGB_DDRC_CH0_MSK_ECCPOISONADDR0_ECC_POISON_CID ( 32'hFFFFFFFF & { {`UMCTL2_CID_WIDTH{1'b1}}, {16{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ECCPOISONADDR0_ECC_POISON_CID `UMCTL2_CID_WIDTH
`define REGB_DDRC_CH0_OFFSET_ECCPOISONADDR0_ECC_POISON_CID 16
`define REGB_DDRC_CH0_DFLT_ECCPOISONADDR0_ECC_POISON_CID ('h0)
`define REGB_DDRC_CH0_MSK_ECCPOISONADDR0_ECC_POISON_RANK ( 32'hFFFFFFFF & { {`MEMC_RANK_BITS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ECCPOISONADDR0_ECC_POISON_RANK `MEMC_RANK_BITS
`define REGB_DDRC_CH0_OFFSET_ECCPOISONADDR0_ECC_POISON_RANK 24
`define REGB_DDRC_CH0_DFLT_ECCPOISONADDR0_ECC_POISON_RANK ('h0)
`define REGB_DDRC_CH0_MSK_ECCPOISONADDR0 ( `REGB_DDRC_CH0_MSK_ECCPOISONADDR0_ECC_POISON_COL | `REGB_DDRC_CH0_MSK_ECCPOISONADDR0_ECC_POISON_CID | `REGB_DDRC_CH0_MSK_ECCPOISONADDR0_ECC_POISON_RANK )
`define REGB_DDRC_CH0_RWONLY_MSK_ECCPOISONADDR0 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCPOISONADDR0_ECC_POISON_COL | `REGB_DDRC_CH0_MSK_ECCPOISONADDR0_ECC_POISON_RANK  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCPOISONADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCPOISONADDR0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCPOISONADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCPOISONADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCPOISONADDR0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCPOISONADDR0_ECC_POISON_COL) << `REGB_DDRC_CH0_OFFSET_ECCPOISONADDR0_ECC_POISON_COL) | ((`REGB_DDRC_CH0_DFLT_ECCPOISONADDR0_ECC_POISON_RANK) << `REGB_DDRC_CH0_OFFSET_ECCPOISONADDR0_ECC_POISON_RANK)  )
`define REGB_DDRC_CH0_SIZE_ECCPOISONADDR0 (24+`MEMC_RANK_BITS)

// Register ECCPOISONADDR1 
`define REGB_DDRC_CH0_ECCPOISONADDR1_ADDR `SHIFTAPBADDR( 32'h0001064c )
`define REGB_DDRC_CH0_MSK_ECCPOISONADDR1_ECC_POISON_ROW ( 32'hFFFFFFFF & {`MEMC_PAGE_BITS{1'b1}})
`define REGB_DDRC_CH0_SIZE_ECCPOISONADDR1_ECC_POISON_ROW `MEMC_PAGE_BITS
`define REGB_DDRC_CH0_OFFSET_ECCPOISONADDR1_ECC_POISON_ROW 0
`define REGB_DDRC_CH0_DFLT_ECCPOISONADDR1_ECC_POISON_ROW ('h0)
`define REGB_DDRC_CH0_MSK_ECCPOISONADDR1_ECC_POISON_BANK ( 32'hFFFFFFFF & { {`MEMC_BANK_BITS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ECCPOISONADDR1_ECC_POISON_BANK `MEMC_BANK_BITS
`define REGB_DDRC_CH0_OFFSET_ECCPOISONADDR1_ECC_POISON_BANK 24
`define REGB_DDRC_CH0_DFLT_ECCPOISONADDR1_ECC_POISON_BANK ('h0)
`define REGB_DDRC_CH0_MSK_ECCPOISONADDR1_ECC_POISON_BG ( 32'hFFFFFFFF & { {`MEMC_BG_BITS{1'b1}}, {28{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ECCPOISONADDR1_ECC_POISON_BG `MEMC_BG_BITS
`define REGB_DDRC_CH0_OFFSET_ECCPOISONADDR1_ECC_POISON_BG 28
`define REGB_DDRC_CH0_DFLT_ECCPOISONADDR1_ECC_POISON_BG ('h0)
`define REGB_DDRC_CH0_MSK_ECCPOISONADDR1 ( `REGB_DDRC_CH0_MSK_ECCPOISONADDR1_ECC_POISON_ROW | `REGB_DDRC_CH0_MSK_ECCPOISONADDR1_ECC_POISON_BANK | `REGB_DDRC_CH0_MSK_ECCPOISONADDR1_ECC_POISON_BG )
`define REGB_DDRC_CH0_RWONLY_MSK_ECCPOISONADDR1 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCPOISONADDR1_ECC_POISON_ROW | `REGB_DDRC_CH0_MSK_ECCPOISONADDR1_ECC_POISON_BANK | `REGB_DDRC_CH0_MSK_ECCPOISONADDR1_ECC_POISON_BG  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCPOISONADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCPOISONADDR1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCPOISONADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCPOISONADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCPOISONADDR1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCPOISONADDR1_ECC_POISON_ROW) << `REGB_DDRC_CH0_OFFSET_ECCPOISONADDR1_ECC_POISON_ROW) | ((`REGB_DDRC_CH0_DFLT_ECCPOISONADDR1_ECC_POISON_BANK) << `REGB_DDRC_CH0_OFFSET_ECCPOISONADDR1_ECC_POISON_BANK) | ((`REGB_DDRC_CH0_DFLT_ECCPOISONADDR1_ECC_POISON_BG) << `REGB_DDRC_CH0_OFFSET_ECCPOISONADDR1_ECC_POISON_BG)  )
`define REGB_DDRC_CH0_SIZE_ECCPOISONADDR1 (28+`MEMC_BG_BITS)



// Register ECCPOISONPAT0 
`define REGB_DDRC_CH0_ECCPOISONPAT0_ADDR `SHIFTAPBADDR( 32'h00010658 )
`define REGB_DDRC_CH0_MSK_ECCPOISONPAT0_ECC_POISON_DATA_31_0 32'b11111111111111111111111111111111
`define REGB_DDRC_CH0_SIZE_ECCPOISONPAT0_ECC_POISON_DATA_31_0 32
`define REGB_DDRC_CH0_OFFSET_ECCPOISONPAT0_ECC_POISON_DATA_31_0 0
`define REGB_DDRC_CH0_DFLT_ECCPOISONPAT0_ECC_POISON_DATA_31_0 32'h0
`define REGB_DDRC_CH0_MSK_ECCPOISONPAT0 `REGB_DDRC_CH0_MSK_ECCPOISONPAT0_ECC_POISON_DATA_31_0
`define REGB_DDRC_CH0_RWONLY_MSK_ECCPOISONPAT0 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCPOISONPAT0_ECC_POISON_DATA_31_0  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCPOISONPAT0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCPOISONPAT0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCPOISONPAT0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCPOISONPAT0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCPOISONPAT0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCPOISONPAT0_ECC_POISON_DATA_31_0) << `REGB_DDRC_CH0_OFFSET_ECCPOISONPAT0_ECC_POISON_DATA_31_0)  )
`define REGB_DDRC_CH0_SIZE_ECCPOISONPAT0 32


// Register ECCPOISONPAT2 
`define REGB_DDRC_CH0_ECCPOISONPAT2_ADDR `SHIFTAPBADDR( 32'h00010660 )
`define REGB_DDRC_CH0_MSK_ECCPOISONPAT2_ECC_POISON_DATA_71_64 32'b00000000000000000000000011111111
`define REGB_DDRC_CH0_SIZE_ECCPOISONPAT2_ECC_POISON_DATA_71_64 8
`define REGB_DDRC_CH0_OFFSET_ECCPOISONPAT2_ECC_POISON_DATA_71_64 0
`define REGB_DDRC_CH0_DFLT_ECCPOISONPAT2_ECC_POISON_DATA_71_64 8'h0
`define REGB_DDRC_CH0_MSK_ECCPOISONPAT2 `REGB_DDRC_CH0_MSK_ECCPOISONPAT2_ECC_POISON_DATA_71_64
`define REGB_DDRC_CH0_RWONLY_MSK_ECCPOISONPAT2 ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCPOISONPAT2_ECC_POISON_DATA_71_64  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCPOISONPAT2 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCPOISONPAT2 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCPOISONPAT2 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCPOISONPAT2 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCPOISONPAT2 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCPOISONPAT2_ECC_POISON_DATA_71_64) << `REGB_DDRC_CH0_OFFSET_ECCPOISONPAT2_ECC_POISON_DATA_71_64)  )
`define REGB_DDRC_CH0_SIZE_ECCPOISONPAT2 8

// Register ECCAPSTAT 
`define REGB_DDRC_CH0_ECCAPSTAT_ADDR `SHIFTAPBADDR( 32'h00010664 )
`define REGB_DDRC_CH0_MSK_ECCAPSTAT_ECC_AP_ERR 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_ECCAPSTAT_ECC_AP_ERR 1
`define REGB_DDRC_CH0_OFFSET_ECCAPSTAT_ECC_AP_ERR 0
`define REGB_DDRC_CH0_DFLT_ECCAPSTAT_ECC_AP_ERR 1'h0
`define REGB_DDRC_CH0_MSK_ECCAPSTAT `REGB_DDRC_CH0_MSK_ECCAPSTAT_ECC_AP_ERR
`define REGB_DDRC_CH0_RWONLY_MSK_ECCAPSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCAPSTAT_ECC_AP_ERR  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ECCAPSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_ECCAPSTAT_ECC_AP_ERR  )
`define REGB_DDRC_CH0_COMPANION_MSK_ECCAPSTAT ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ECCAPSTAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ECCAPSTAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ECCAPSTAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ECCAPSTAT_ECC_AP_ERR) << `REGB_DDRC_CH0_OFFSET_ECCAPSTAT_ECC_AP_ERR)  )
`define REGB_DDRC_CH0_SIZE_ECCAPSTAT 1


























































// Register LNKECCCTL1 
`define REGB_DDRC_CH0_LNKECCCTL1_ADDR `SHIFTAPBADDR( 32'h00010984 )
`define REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_EN 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_EN 1
`define REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_EN 0
`define REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_EN 1'h0
`define REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_CLR 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_CLR 1
`define REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_CLR 1
`define REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_CLR 1'h0
`define REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_CORR_CNT_CLR 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_LNKECCCTL1_RD_LINK_ECC_CORR_CNT_CLR 1
`define REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_CORR_CNT_CLR 2
`define REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_CORR_CNT_CLR 1'h0
`define REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_FORCE 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_FORCE 1
`define REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_FORCE 3
`define REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_FORCE 1'h0
`define REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_EN 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_EN 1
`define REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_EN 4
`define REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_EN 1'h0
`define REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_CLR 32'b00000000000000000000000000100000
`define REGB_DDRC_CH0_SIZE_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_CLR 1
`define REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_CLR 5
`define REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_CLR 1'h0
`define REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_UNCORR_CNT_CLR 32'b00000000000000000000000001000000
`define REGB_DDRC_CH0_SIZE_LNKECCCTL1_RD_LINK_ECC_UNCORR_CNT_CLR 1
`define REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_UNCORR_CNT_CLR 6
`define REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_UNCORR_CNT_CLR 1'h0
`define REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_FORCE 32'b00000000000000000000000010000000
`define REGB_DDRC_CH0_SIZE_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_FORCE 1
`define REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_FORCE 7
`define REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_FORCE 1'h0
`define REGB_DDRC_CH0_MSK_LNKECCCTL1 ( `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_EN | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_CLR | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_CORR_CNT_CLR | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_FORCE | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_EN | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_CLR | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_UNCORR_CNT_CLR | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_FORCE )
`define REGB_DDRC_CH0_RWONLY_MSK_LNKECCCTL1 ( 32'h0 | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_EN | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_EN  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_LNKECCCTL1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_LNKECCCTL1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_LNKECCCTL1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_LNKECCCTL1 ( 32'h0 | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_CLR | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_CORR_CNT_CLR | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_FORCE | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_CLR | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_UNCORR_CNT_CLR | `REGB_DDRC_CH0_MSK_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_FORCE  )
`define REGB_DDRC_CH0_DFLT_LNKECCCTL1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_EN) << `REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_EN) | ((`REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_CLR) << `REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_CLR) | ((`REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_CORR_CNT_CLR) << `REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_CORR_CNT_CLR) | ((`REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_FORCE) << `REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_FORCE) | ((`REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_EN) << `REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_EN) | ((`REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_CLR) << `REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_CLR) | ((`REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_UNCORR_CNT_CLR) << `REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_UNCORR_CNT_CLR) | ((`REGB_DDRC_CH0_DFLT_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_FORCE) << `REGB_DDRC_CH0_OFFSET_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_FORCE)  )
`define REGB_DDRC_CH0_SIZE_LNKECCCTL1 8

// Register LNKECCPOISONCTL0 
`define REGB_DDRC_CH0_LNKECCPOISONCTL0_ADDR `SHIFTAPBADDR( 32'h00010988 )
`define REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_INJECT_EN 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_LNKECCPOISONCTL0_LINKECC_POISON_INJECT_EN 1
`define REGB_DDRC_CH0_OFFSET_LNKECCPOISONCTL0_LINKECC_POISON_INJECT_EN 0
`define REGB_DDRC_CH0_DFLT_LNKECCPOISONCTL0_LINKECC_POISON_INJECT_EN 1'h0
`define REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_TYPE 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_LNKECCPOISONCTL0_LINKECC_POISON_TYPE 1
`define REGB_DDRC_CH0_OFFSET_LNKECCPOISONCTL0_LINKECC_POISON_TYPE 1
`define REGB_DDRC_CH0_DFLT_LNKECCPOISONCTL0_LINKECC_POISON_TYPE 1'h0
`define REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_RW 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_LNKECCPOISONCTL0_LINKECC_POISON_RW 1
`define REGB_DDRC_CH0_OFFSET_LNKECCPOISONCTL0_LINKECC_POISON_RW 2
`define REGB_DDRC_CH0_DFLT_LNKECCPOISONCTL0_LINKECC_POISON_RW 1'h0
`define REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_DMI_SEL ( 32'hFFFFFFFF & { {`MEMC_DRAM_TOTAL_DATA_WIDTH/8{1'b1}}, {16{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_LNKECCPOISONCTL0_LINKECC_POISON_DMI_SEL `MEMC_DRAM_TOTAL_DATA_WIDTH/8
`define REGB_DDRC_CH0_OFFSET_LNKECCPOISONCTL0_LINKECC_POISON_DMI_SEL 16
`define REGB_DDRC_CH0_DFLT_LNKECCPOISONCTL0_LINKECC_POISON_DMI_SEL ('h0)
`define REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_BYTE_SEL ( 32'hFFFFFFFF & { {`MEMC_DRAM_TOTAL_DATA_WIDTH/8{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_LNKECCPOISONCTL0_LINKECC_POISON_BYTE_SEL `MEMC_DRAM_TOTAL_DATA_WIDTH/8
`define REGB_DDRC_CH0_OFFSET_LNKECCPOISONCTL0_LINKECC_POISON_BYTE_SEL 24
`define REGB_DDRC_CH0_DFLT_LNKECCPOISONCTL0_LINKECC_POISON_BYTE_SEL ('h0)
`define REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0 ( `REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_INJECT_EN | `REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_TYPE | `REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_RW | `REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_DMI_SEL | `REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_BYTE_SEL )
`define REGB_DDRC_CH0_RWONLY_MSK_LNKECCPOISONCTL0 ( 32'h0 | `REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_INJECT_EN | `REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_TYPE | `REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_RW | `REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_DMI_SEL | `REGB_DDRC_CH0_MSK_LNKECCPOISONCTL0_LINKECC_POISON_BYTE_SEL  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_LNKECCPOISONCTL0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_LNKECCPOISONCTL0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_LNKECCPOISONCTL0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_LNKECCPOISONCTL0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_LNKECCPOISONCTL0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_LNKECCPOISONCTL0_LINKECC_POISON_INJECT_EN) << `REGB_DDRC_CH0_OFFSET_LNKECCPOISONCTL0_LINKECC_POISON_INJECT_EN) | ((`REGB_DDRC_CH0_DFLT_LNKECCPOISONCTL0_LINKECC_POISON_TYPE) << `REGB_DDRC_CH0_OFFSET_LNKECCPOISONCTL0_LINKECC_POISON_TYPE) | ((`REGB_DDRC_CH0_DFLT_LNKECCPOISONCTL0_LINKECC_POISON_RW) << `REGB_DDRC_CH0_OFFSET_LNKECCPOISONCTL0_LINKECC_POISON_RW) | ((`REGB_DDRC_CH0_DFLT_LNKECCPOISONCTL0_LINKECC_POISON_DMI_SEL) << `REGB_DDRC_CH0_OFFSET_LNKECCPOISONCTL0_LINKECC_POISON_DMI_SEL) | ((`REGB_DDRC_CH0_DFLT_LNKECCPOISONCTL0_LINKECC_POISON_BYTE_SEL) << `REGB_DDRC_CH0_OFFSET_LNKECCPOISONCTL0_LINKECC_POISON_BYTE_SEL)  )
`define REGB_DDRC_CH0_SIZE_LNKECCPOISONCTL0 (24+`MEMC_DRAM_TOTAL_DATA_WIDTH/8)

// Register LNKECCPOISONSTAT 
`define REGB_DDRC_CH0_LNKECCPOISONSTAT_ADDR `SHIFTAPBADDR( 32'h0001098c )
`define REGB_DDRC_CH0_MSK_LNKECCPOISONSTAT_LINKECC_POISON_COMPLETE 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_LNKECCPOISONSTAT_LINKECC_POISON_COMPLETE 1
`define REGB_DDRC_CH0_OFFSET_LNKECCPOISONSTAT_LINKECC_POISON_COMPLETE 0
`define REGB_DDRC_CH0_DFLT_LNKECCPOISONSTAT_LINKECC_POISON_COMPLETE 1'h0
`define REGB_DDRC_CH0_MSK_LNKECCPOISONSTAT `REGB_DDRC_CH0_MSK_LNKECCPOISONSTAT_LINKECC_POISON_COMPLETE
`define REGB_DDRC_CH0_RWONLY_MSK_LNKECCPOISONSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_LNKECCPOISONSTAT_LINKECC_POISON_COMPLETE  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_LNKECCPOISONSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_LNKECCPOISONSTAT_LINKECC_POISON_COMPLETE  )
`define REGB_DDRC_CH0_COMPANION_MSK_LNKECCPOISONSTAT ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_LNKECCPOISONSTAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_LNKECCPOISONSTAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_LNKECCPOISONSTAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_LNKECCPOISONSTAT_LINKECC_POISON_COMPLETE) << `REGB_DDRC_CH0_OFFSET_LNKECCPOISONSTAT_LINKECC_POISON_COMPLETE)  )
`define REGB_DDRC_CH0_SIZE_LNKECCPOISONSTAT 1

// Register LNKECCINDEX 
`define REGB_DDRC_CH0_LNKECCINDEX_ADDR `SHIFTAPBADDR( 32'h00010990 )
`define REGB_DDRC_CH0_MSK_LNKECCINDEX_RD_LINK_ECC_ERR_BYTE_SEL 32'b00000000000000000000000000000111
`define REGB_DDRC_CH0_SIZE_LNKECCINDEX_RD_LINK_ECC_ERR_BYTE_SEL 3
`define REGB_DDRC_CH0_OFFSET_LNKECCINDEX_RD_LINK_ECC_ERR_BYTE_SEL 0
`define REGB_DDRC_CH0_DFLT_LNKECCINDEX_RD_LINK_ECC_ERR_BYTE_SEL 3'h0
`define REGB_DDRC_CH0_MSK_LNKECCINDEX_RD_LINK_ECC_ERR_RANK_SEL 32'b00000000000000000000000000110000
`define REGB_DDRC_CH0_SIZE_LNKECCINDEX_RD_LINK_ECC_ERR_RANK_SEL 2
`define REGB_DDRC_CH0_OFFSET_LNKECCINDEX_RD_LINK_ECC_ERR_RANK_SEL 4
`define REGB_DDRC_CH0_DFLT_LNKECCINDEX_RD_LINK_ECC_ERR_RANK_SEL 2'h0
`define REGB_DDRC_CH0_MSK_LNKECCINDEX ( `REGB_DDRC_CH0_MSK_LNKECCINDEX_RD_LINK_ECC_ERR_BYTE_SEL | `REGB_DDRC_CH0_MSK_LNKECCINDEX_RD_LINK_ECC_ERR_RANK_SEL )
`define REGB_DDRC_CH0_RWONLY_MSK_LNKECCINDEX ( 32'h0 | `REGB_DDRC_CH0_MSK_LNKECCINDEX_RD_LINK_ECC_ERR_BYTE_SEL | `REGB_DDRC_CH0_MSK_LNKECCINDEX_RD_LINK_ECC_ERR_RANK_SEL  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_LNKECCINDEX ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_LNKECCINDEX ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_LNKECCINDEX ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_LNKECCINDEX ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_LNKECCINDEX ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_LNKECCINDEX_RD_LINK_ECC_ERR_BYTE_SEL) << `REGB_DDRC_CH0_OFFSET_LNKECCINDEX_RD_LINK_ECC_ERR_BYTE_SEL) | ((`REGB_DDRC_CH0_DFLT_LNKECCINDEX_RD_LINK_ECC_ERR_RANK_SEL) << `REGB_DDRC_CH0_OFFSET_LNKECCINDEX_RD_LINK_ECC_ERR_RANK_SEL)  )
`define REGB_DDRC_CH0_SIZE_LNKECCINDEX 6

// Register LNKECCERRCNT0 
`define REGB_DDRC_CH0_LNKECCERRCNT0_ADDR `SHIFTAPBADDR( 32'h00010994 )
`define REGB_DDRC_CH0_MSK_LNKECCERRCNT0_RD_LINK_ECC_ERR_SYNDROME 32'b00000000000000000000000111111111
`define REGB_DDRC_CH0_SIZE_LNKECCERRCNT0_RD_LINK_ECC_ERR_SYNDROME 9
`define REGB_DDRC_CH0_OFFSET_LNKECCERRCNT0_RD_LINK_ECC_ERR_SYNDROME 0
`define REGB_DDRC_CH0_DFLT_LNKECCERRCNT0_RD_LINK_ECC_ERR_SYNDROME 9'h0
`define REGB_DDRC_CH0_MSK_LNKECCERRCNT0_RD_LINK_ECC_CORR_CNT 32'b00000000111111110000000000000000
`define REGB_DDRC_CH0_SIZE_LNKECCERRCNT0_RD_LINK_ECC_CORR_CNT 8
`define REGB_DDRC_CH0_OFFSET_LNKECCERRCNT0_RD_LINK_ECC_CORR_CNT 16
`define REGB_DDRC_CH0_DFLT_LNKECCERRCNT0_RD_LINK_ECC_CORR_CNT 8'h0
`define REGB_DDRC_CH0_MSK_LNKECCERRCNT0_RD_LINK_ECC_UNCORR_CNT 32'b11111111000000000000000000000000
`define REGB_DDRC_CH0_SIZE_LNKECCERRCNT0_RD_LINK_ECC_UNCORR_CNT 8
`define REGB_DDRC_CH0_OFFSET_LNKECCERRCNT0_RD_LINK_ECC_UNCORR_CNT 24
`define REGB_DDRC_CH0_DFLT_LNKECCERRCNT0_RD_LINK_ECC_UNCORR_CNT 8'h0
`define REGB_DDRC_CH0_MSK_LNKECCERRCNT0 ( `REGB_DDRC_CH0_MSK_LNKECCERRCNT0_RD_LINK_ECC_ERR_SYNDROME | `REGB_DDRC_CH0_MSK_LNKECCERRCNT0_RD_LINK_ECC_CORR_CNT | `REGB_DDRC_CH0_MSK_LNKECCERRCNT0_RD_LINK_ECC_UNCORR_CNT )
`define REGB_DDRC_CH0_RWONLY_MSK_LNKECCERRCNT0 ( 32'h0 | `REGB_DDRC_CH0_MSK_LNKECCERRCNT0_RD_LINK_ECC_ERR_SYNDROME | `REGB_DDRC_CH0_MSK_LNKECCERRCNT0_RD_LINK_ECC_CORR_CNT | `REGB_DDRC_CH0_MSK_LNKECCERRCNT0_RD_LINK_ECC_UNCORR_CNT  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_LNKECCERRCNT0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_LNKECCERRCNT0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_LNKECCERRCNT0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_LNKECCERRCNT0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_LNKECCERRCNT0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_LNKECCERRCNT0_RD_LINK_ECC_ERR_SYNDROME) << `REGB_DDRC_CH0_OFFSET_LNKECCERRCNT0_RD_LINK_ECC_ERR_SYNDROME) | ((`REGB_DDRC_CH0_DFLT_LNKECCERRCNT0_RD_LINK_ECC_CORR_CNT) << `REGB_DDRC_CH0_OFFSET_LNKECCERRCNT0_RD_LINK_ECC_CORR_CNT) | ((`REGB_DDRC_CH0_DFLT_LNKECCERRCNT0_RD_LINK_ECC_UNCORR_CNT) << `REGB_DDRC_CH0_OFFSET_LNKECCERRCNT0_RD_LINK_ECC_UNCORR_CNT)  )
`define REGB_DDRC_CH0_SIZE_LNKECCERRCNT0 32

// Register LNKECCERRSTAT 
`define REGB_DDRC_CH0_LNKECCERRSTAT_ADDR `SHIFTAPBADDR( 32'h00010998 )
`define REGB_DDRC_CH0_MSK_LNKECCERRSTAT_RD_LINK_ECC_CORR_ERR_INT 32'b00000000000000000000000000001111
`define REGB_DDRC_CH0_SIZE_LNKECCERRSTAT_RD_LINK_ECC_CORR_ERR_INT 4
`define REGB_DDRC_CH0_OFFSET_LNKECCERRSTAT_RD_LINK_ECC_CORR_ERR_INT 0
`define REGB_DDRC_CH0_DFLT_LNKECCERRSTAT_RD_LINK_ECC_CORR_ERR_INT 4'h0
`define REGB_DDRC_CH0_MSK_LNKECCERRSTAT_RD_LINK_ECC_UNCORR_ERR_INT 32'b00000000000000000000111100000000
`define REGB_DDRC_CH0_SIZE_LNKECCERRSTAT_RD_LINK_ECC_UNCORR_ERR_INT 4
`define REGB_DDRC_CH0_OFFSET_LNKECCERRSTAT_RD_LINK_ECC_UNCORR_ERR_INT 8
`define REGB_DDRC_CH0_DFLT_LNKECCERRSTAT_RD_LINK_ECC_UNCORR_ERR_INT 4'h0
`define REGB_DDRC_CH0_MSK_LNKECCERRSTAT ( `REGB_DDRC_CH0_MSK_LNKECCERRSTAT_RD_LINK_ECC_CORR_ERR_INT | `REGB_DDRC_CH0_MSK_LNKECCERRSTAT_RD_LINK_ECC_UNCORR_ERR_INT )
`define REGB_DDRC_CH0_RWONLY_MSK_LNKECCERRSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_LNKECCERRSTAT_RD_LINK_ECC_CORR_ERR_INT | `REGB_DDRC_CH0_MSK_LNKECCERRSTAT_RD_LINK_ECC_UNCORR_ERR_INT  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_LNKECCERRSTAT ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_LNKECCERRSTAT ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_LNKECCERRSTAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_LNKECCERRSTAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_LNKECCERRSTAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_LNKECCERRSTAT_RD_LINK_ECC_CORR_ERR_INT) << `REGB_DDRC_CH0_OFFSET_LNKECCERRSTAT_RD_LINK_ECC_CORR_ERR_INT) | ((`REGB_DDRC_CH0_DFLT_LNKECCERRSTAT_RD_LINK_ECC_UNCORR_ERR_INT) << `REGB_DDRC_CH0_OFFSET_LNKECCERRSTAT_RD_LINK_ECC_UNCORR_ERR_INT)  )
`define REGB_DDRC_CH0_SIZE_LNKECCERRSTAT 12









// Register LNKECCCADDR0 
`define REGB_DDRC_CH0_LNKECCCADDR0_ADDR `SHIFTAPBADDR( 32'h000109e0 )
`define REGB_DDRC_CH0_MSK_LNKECCCADDR0_LINK_ECC_CORR_ROW ( 32'hFFFFFFFF & {`MEMC_PAGE_BITS{1'b1}})
`define REGB_DDRC_CH0_SIZE_LNKECCCADDR0_LINK_ECC_CORR_ROW `MEMC_PAGE_BITS
`define REGB_DDRC_CH0_OFFSET_LNKECCCADDR0_LINK_ECC_CORR_ROW 0
`define REGB_DDRC_CH0_DFLT_LNKECCCADDR0_LINK_ECC_CORR_ROW ('h0)
`define REGB_DDRC_CH0_MSK_LNKECCCADDR0_LINK_ECC_CORR_RANK ( 32'hFFFFFFFF & { {`MEMC_RANK_BITS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_LNKECCCADDR0_LINK_ECC_CORR_RANK `MEMC_RANK_BITS
`define REGB_DDRC_CH0_OFFSET_LNKECCCADDR0_LINK_ECC_CORR_RANK 24
`define REGB_DDRC_CH0_DFLT_LNKECCCADDR0_LINK_ECC_CORR_RANK ('h0)
`define REGB_DDRC_CH0_MSK_LNKECCCADDR0 ( `REGB_DDRC_CH0_MSK_LNKECCCADDR0_LINK_ECC_CORR_ROW | `REGB_DDRC_CH0_MSK_LNKECCCADDR0_LINK_ECC_CORR_RANK )
`define REGB_DDRC_CH0_RWONLY_MSK_LNKECCCADDR0 ( 32'h0 | `REGB_DDRC_CH0_MSK_LNKECCCADDR0_LINK_ECC_CORR_ROW | `REGB_DDRC_CH0_MSK_LNKECCCADDR0_LINK_ECC_CORR_RANK  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_LNKECCCADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_LNKECCCADDR0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_LNKECCCADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_LNKECCCADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_LNKECCCADDR0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_LNKECCCADDR0_LINK_ECC_CORR_ROW) << `REGB_DDRC_CH0_OFFSET_LNKECCCADDR0_LINK_ECC_CORR_ROW) | ((`REGB_DDRC_CH0_DFLT_LNKECCCADDR0_LINK_ECC_CORR_RANK) << `REGB_DDRC_CH0_OFFSET_LNKECCCADDR0_LINK_ECC_CORR_RANK)  )
`define REGB_DDRC_CH0_SIZE_LNKECCCADDR0 (24+`MEMC_RANK_BITS)

// Register LNKECCCADDR1 
`define REGB_DDRC_CH0_LNKECCCADDR1_ADDR `SHIFTAPBADDR( 32'h000109e4 )
`define REGB_DDRC_CH0_MSK_LNKECCCADDR1_LINK_ECC_CORR_COL 32'b00000000000000000000011111111111
`define REGB_DDRC_CH0_SIZE_LNKECCCADDR1_LINK_ECC_CORR_COL 11
`define REGB_DDRC_CH0_OFFSET_LNKECCCADDR1_LINK_ECC_CORR_COL 0
`define REGB_DDRC_CH0_DFLT_LNKECCCADDR1_LINK_ECC_CORR_COL 11'h0
`define REGB_DDRC_CH0_MSK_LNKECCCADDR1_LINK_ECC_CORR_BANK ( 32'hFFFFFFFF & { {`MEMC_BANK_BITS{1'b1}}, {16{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_LNKECCCADDR1_LINK_ECC_CORR_BANK `MEMC_BANK_BITS
`define REGB_DDRC_CH0_OFFSET_LNKECCCADDR1_LINK_ECC_CORR_BANK 16
`define REGB_DDRC_CH0_DFLT_LNKECCCADDR1_LINK_ECC_CORR_BANK ('h0)
`define REGB_DDRC_CH0_MSK_LNKECCCADDR1_LINK_ECC_CORR_BG ( 32'hFFFFFFFF & { {`MEMC_BG_BITS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_LNKECCCADDR1_LINK_ECC_CORR_BG `MEMC_BG_BITS
`define REGB_DDRC_CH0_OFFSET_LNKECCCADDR1_LINK_ECC_CORR_BG 24
`define REGB_DDRC_CH0_DFLT_LNKECCCADDR1_LINK_ECC_CORR_BG ('h0)
`define REGB_DDRC_CH0_MSK_LNKECCCADDR1 ( `REGB_DDRC_CH0_MSK_LNKECCCADDR1_LINK_ECC_CORR_COL | `REGB_DDRC_CH0_MSK_LNKECCCADDR1_LINK_ECC_CORR_BANK | `REGB_DDRC_CH0_MSK_LNKECCCADDR1_LINK_ECC_CORR_BG )
`define REGB_DDRC_CH0_RWONLY_MSK_LNKECCCADDR1 ( 32'h0 | `REGB_DDRC_CH0_MSK_LNKECCCADDR1_LINK_ECC_CORR_COL | `REGB_DDRC_CH0_MSK_LNKECCCADDR1_LINK_ECC_CORR_BANK | `REGB_DDRC_CH0_MSK_LNKECCCADDR1_LINK_ECC_CORR_BG  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_LNKECCCADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_LNKECCCADDR1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_LNKECCCADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_LNKECCCADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_LNKECCCADDR1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_LNKECCCADDR1_LINK_ECC_CORR_COL) << `REGB_DDRC_CH0_OFFSET_LNKECCCADDR1_LINK_ECC_CORR_COL) | ((`REGB_DDRC_CH0_DFLT_LNKECCCADDR1_LINK_ECC_CORR_BANK) << `REGB_DDRC_CH0_OFFSET_LNKECCCADDR1_LINK_ECC_CORR_BANK) | ((`REGB_DDRC_CH0_DFLT_LNKECCCADDR1_LINK_ECC_CORR_BG) << `REGB_DDRC_CH0_OFFSET_LNKECCCADDR1_LINK_ECC_CORR_BG)  )
`define REGB_DDRC_CH0_SIZE_LNKECCCADDR1 (24+`MEMC_BG_BITS)

// Register LNKECCUADDR0 
`define REGB_DDRC_CH0_LNKECCUADDR0_ADDR `SHIFTAPBADDR( 32'h000109e8 )
`define REGB_DDRC_CH0_MSK_LNKECCUADDR0_LINK_ECC_UNCORR_ROW ( 32'hFFFFFFFF & {`MEMC_PAGE_BITS{1'b1}})
`define REGB_DDRC_CH0_SIZE_LNKECCUADDR0_LINK_ECC_UNCORR_ROW `MEMC_PAGE_BITS
`define REGB_DDRC_CH0_OFFSET_LNKECCUADDR0_LINK_ECC_UNCORR_ROW 0
`define REGB_DDRC_CH0_DFLT_LNKECCUADDR0_LINK_ECC_UNCORR_ROW ('h0)
`define REGB_DDRC_CH0_MSK_LNKECCUADDR0_LINK_ECC_UNCORR_RANK ( 32'hFFFFFFFF & { {`MEMC_RANK_BITS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_LNKECCUADDR0_LINK_ECC_UNCORR_RANK `MEMC_RANK_BITS
`define REGB_DDRC_CH0_OFFSET_LNKECCUADDR0_LINK_ECC_UNCORR_RANK 24
`define REGB_DDRC_CH0_DFLT_LNKECCUADDR0_LINK_ECC_UNCORR_RANK ('h0)
`define REGB_DDRC_CH0_MSK_LNKECCUADDR0 ( `REGB_DDRC_CH0_MSK_LNKECCUADDR0_LINK_ECC_UNCORR_ROW | `REGB_DDRC_CH0_MSK_LNKECCUADDR0_LINK_ECC_UNCORR_RANK )
`define REGB_DDRC_CH0_RWONLY_MSK_LNKECCUADDR0 ( 32'h0 | `REGB_DDRC_CH0_MSK_LNKECCUADDR0_LINK_ECC_UNCORR_ROW | `REGB_DDRC_CH0_MSK_LNKECCUADDR0_LINK_ECC_UNCORR_RANK  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_LNKECCUADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_LNKECCUADDR0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_LNKECCUADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_LNKECCUADDR0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_LNKECCUADDR0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_LNKECCUADDR0_LINK_ECC_UNCORR_ROW) << `REGB_DDRC_CH0_OFFSET_LNKECCUADDR0_LINK_ECC_UNCORR_ROW) | ((`REGB_DDRC_CH0_DFLT_LNKECCUADDR0_LINK_ECC_UNCORR_RANK) << `REGB_DDRC_CH0_OFFSET_LNKECCUADDR0_LINK_ECC_UNCORR_RANK)  )
`define REGB_DDRC_CH0_SIZE_LNKECCUADDR0 (24+`MEMC_RANK_BITS)

// Register LNKECCUADDR1 
`define REGB_DDRC_CH0_LNKECCUADDR1_ADDR `SHIFTAPBADDR( 32'h000109ec )
`define REGB_DDRC_CH0_MSK_LNKECCUADDR1_LINK_ECC_UNCORR_COL 32'b00000000000000000000011111111111
`define REGB_DDRC_CH0_SIZE_LNKECCUADDR1_LINK_ECC_UNCORR_COL 11
`define REGB_DDRC_CH0_OFFSET_LNKECCUADDR1_LINK_ECC_UNCORR_COL 0
`define REGB_DDRC_CH0_DFLT_LNKECCUADDR1_LINK_ECC_UNCORR_COL 11'h0
`define REGB_DDRC_CH0_MSK_LNKECCUADDR1_LINK_ECC_UNCORR_BANK ( 32'hFFFFFFFF & { {`MEMC_BANK_BITS{1'b1}}, {16{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_LNKECCUADDR1_LINK_ECC_UNCORR_BANK `MEMC_BANK_BITS
`define REGB_DDRC_CH0_OFFSET_LNKECCUADDR1_LINK_ECC_UNCORR_BANK 16
`define REGB_DDRC_CH0_DFLT_LNKECCUADDR1_LINK_ECC_UNCORR_BANK ('h0)
`define REGB_DDRC_CH0_MSK_LNKECCUADDR1_LINK_ECC_UNCORR_BG ( 32'hFFFFFFFF & { {`MEMC_BG_BITS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_LNKECCUADDR1_LINK_ECC_UNCORR_BG `MEMC_BG_BITS
`define REGB_DDRC_CH0_OFFSET_LNKECCUADDR1_LINK_ECC_UNCORR_BG 24
`define REGB_DDRC_CH0_DFLT_LNKECCUADDR1_LINK_ECC_UNCORR_BG ('h0)
`define REGB_DDRC_CH0_MSK_LNKECCUADDR1 ( `REGB_DDRC_CH0_MSK_LNKECCUADDR1_LINK_ECC_UNCORR_COL | `REGB_DDRC_CH0_MSK_LNKECCUADDR1_LINK_ECC_UNCORR_BANK | `REGB_DDRC_CH0_MSK_LNKECCUADDR1_LINK_ECC_UNCORR_BG )
`define REGB_DDRC_CH0_RWONLY_MSK_LNKECCUADDR1 ( 32'h0 | `REGB_DDRC_CH0_MSK_LNKECCUADDR1_LINK_ECC_UNCORR_COL | `REGB_DDRC_CH0_MSK_LNKECCUADDR1_LINK_ECC_UNCORR_BANK | `REGB_DDRC_CH0_MSK_LNKECCUADDR1_LINK_ECC_UNCORR_BG  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_LNKECCUADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_LNKECCUADDR1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_LNKECCUADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_LNKECCUADDR1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_LNKECCUADDR1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_LNKECCUADDR1_LINK_ECC_UNCORR_COL) << `REGB_DDRC_CH0_OFFSET_LNKECCUADDR1_LINK_ECC_UNCORR_COL) | ((`REGB_DDRC_CH0_DFLT_LNKECCUADDR1_LINK_ECC_UNCORR_BANK) << `REGB_DDRC_CH0_OFFSET_LNKECCUADDR1_LINK_ECC_UNCORR_BANK) | ((`REGB_DDRC_CH0_DFLT_LNKECCUADDR1_LINK_ECC_UNCORR_BG) << `REGB_DDRC_CH0_OFFSET_LNKECCUADDR1_LINK_ECC_UNCORR_BG)  )
`define REGB_DDRC_CH0_SIZE_LNKECCUADDR1 (24+`MEMC_BG_BITS)
























































// Register OPCTRL0 
`define REGB_DDRC_CH0_OPCTRL0_ADDR `SHIFTAPBADDR( 32'h00010b80 )
`define REGB_DDRC_CH0_MSK_OPCTRL0_DIS_WC 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_OPCTRL0_DIS_WC 1
`define REGB_DDRC_CH0_OFFSET_OPCTRL0_DIS_WC 0
`define REGB_DDRC_CH0_DFLT_OPCTRL0_DIS_WC 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRL0_DIS_RD_BYPASS 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_OPCTRL0_DIS_RD_BYPASS 1
`define REGB_DDRC_CH0_OFFSET_OPCTRL0_DIS_RD_BYPASS 1
`define REGB_DDRC_CH0_DFLT_OPCTRL0_DIS_RD_BYPASS 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRL0_DIS_ACT_BYPASS 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_OPCTRL0_DIS_ACT_BYPASS 1
`define REGB_DDRC_CH0_OFFSET_OPCTRL0_DIS_ACT_BYPASS 2
`define REGB_DDRC_CH0_DFLT_OPCTRL0_DIS_ACT_BYPASS 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRL0_DIS_MAX_RANK_RD_OPT 32'b00000000000000000000000001000000
`define REGB_DDRC_CH0_SIZE_OPCTRL0_DIS_MAX_RANK_RD_OPT 1
`define REGB_DDRC_CH0_OFFSET_OPCTRL0_DIS_MAX_RANK_RD_OPT 6
`define REGB_DDRC_CH0_DFLT_OPCTRL0_DIS_MAX_RANK_RD_OPT 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRL0_DIS_MAX_RANK_WR_OPT 32'b00000000000000000000000010000000
`define REGB_DDRC_CH0_SIZE_OPCTRL0_DIS_MAX_RANK_WR_OPT 1
`define REGB_DDRC_CH0_OFFSET_OPCTRL0_DIS_MAX_RANK_WR_OPT 7
`define REGB_DDRC_CH0_DFLT_OPCTRL0_DIS_MAX_RANK_WR_OPT 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRL0 ( `REGB_DDRC_CH0_MSK_OPCTRL0_DIS_WC | `REGB_DDRC_CH0_MSK_OPCTRL0_DIS_RD_BYPASS | `REGB_DDRC_CH0_MSK_OPCTRL0_DIS_ACT_BYPASS | `REGB_DDRC_CH0_MSK_OPCTRL0_DIS_MAX_RANK_RD_OPT | `REGB_DDRC_CH0_MSK_OPCTRL0_DIS_MAX_RANK_WR_OPT )
`define REGB_DDRC_CH0_RWONLY_MSK_OPCTRL0 ( 32'h0 | `REGB_DDRC_CH0_MSK_OPCTRL0_DIS_WC | `REGB_DDRC_CH0_MSK_OPCTRL0_DIS_MAX_RANK_RD_OPT | `REGB_DDRC_CH0_MSK_OPCTRL0_DIS_MAX_RANK_WR_OPT  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_OPCTRL0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_OPCTRL0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_OPCTRL0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_OPCTRL0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_OPCTRL0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_OPCTRL0_DIS_WC) << `REGB_DDRC_CH0_OFFSET_OPCTRL0_DIS_WC) | ((`REGB_DDRC_CH0_DFLT_OPCTRL0_DIS_MAX_RANK_RD_OPT) << `REGB_DDRC_CH0_OFFSET_OPCTRL0_DIS_MAX_RANK_RD_OPT) | ((`REGB_DDRC_CH0_DFLT_OPCTRL0_DIS_MAX_RANK_WR_OPT) << `REGB_DDRC_CH0_OFFSET_OPCTRL0_DIS_MAX_RANK_WR_OPT)  )
`define REGB_DDRC_CH0_SIZE_OPCTRL0 8

// Register OPCTRL1 
`define REGB_DDRC_CH0_OPCTRL1_ADDR `SHIFTAPBADDR( 32'h00010b84 )
`define REGB_DDRC_CH0_MSK_OPCTRL1_DIS_DQ 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_OPCTRL1_DIS_DQ 1
`define REGB_DDRC_CH0_OFFSET_OPCTRL1_DIS_DQ 0
`define REGB_DDRC_CH0_DFLT_OPCTRL1_DIS_DQ 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRL1_DIS_HIF 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_OPCTRL1_DIS_HIF 1
`define REGB_DDRC_CH0_OFFSET_OPCTRL1_DIS_HIF 1
`define REGB_DDRC_CH0_DFLT_OPCTRL1_DIS_HIF 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRL1 ( `REGB_DDRC_CH0_MSK_OPCTRL1_DIS_DQ | `REGB_DDRC_CH0_MSK_OPCTRL1_DIS_HIF )
`define REGB_DDRC_CH0_RWONLY_MSK_OPCTRL1 ( 32'h0 | `REGB_DDRC_CH0_MSK_OPCTRL1_DIS_DQ |  `REGB_DDRC_CH0_MSK_OPCTRL1_DIS_HIF  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_OPCTRL1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_OPCTRL1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_OPCTRL1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_OPCTRL1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_OPCTRL1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_OPCTRL1_DIS_DQ) << `REGB_DDRC_CH0_OFFSET_OPCTRL1_DIS_DQ) | (( `REGB_DDRC_CH0_DFLT_OPCTRL1_DIS_HIF) <<  `REGB_DDRC_CH0_OFFSET_OPCTRL1_DIS_HIF)  )
`define REGB_DDRC_CH0_SIZE_OPCTRL1 2

// Register OPCTRLCAM 
`define REGB_DDRC_CH0_OPCTRLCAM_ADDR `SHIFTAPBADDR( 32'h00010b88 )
`define REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_HPR_Q_DEPTH ( 32'hFFFFFFFF & {`MEMC_RDCMD_ENTRY_BITS+1{1'b1}})
`define REGB_DDRC_CH0_SIZE_OPCTRLCAM_DBG_HPR_Q_DEPTH `MEMC_RDCMD_ENTRY_BITS+1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_HPR_Q_DEPTH 0
`define REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_HPR_Q_DEPTH ('h0)
`define REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_LPR_Q_DEPTH ( 32'hFFFFFFFF & { {`MEMC_RDCMD_ENTRY_BITS+1{1'b1}}, {8{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_OPCTRLCAM_DBG_LPR_Q_DEPTH `MEMC_RDCMD_ENTRY_BITS+1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_LPR_Q_DEPTH 8
`define REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_LPR_Q_DEPTH ('h0)
`define REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_W_Q_DEPTH ( 32'hFFFFFFFF & { {`MEMC_WRCMD_ENTRY_BITS+1{1'b1}}, {16{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_OPCTRLCAM_DBG_W_Q_DEPTH `MEMC_WRCMD_ENTRY_BITS+1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_W_Q_DEPTH 16
`define REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_W_Q_DEPTH ('h0)
`define REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_STALL 32'b00000001000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLCAM_DBG_STALL 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_STALL 24
`define REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_STALL 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_RD_Q_EMPTY 32'b00000010000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLCAM_DBG_RD_Q_EMPTY 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_RD_Q_EMPTY 25
`define REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_RD_Q_EMPTY 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_WR_Q_EMPTY 32'b00000100000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLCAM_DBG_WR_Q_EMPTY 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_WR_Q_EMPTY 26
`define REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_WR_Q_EMPTY 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLCAM_RD_DATA_PIPELINE_EMPTY 32'b00010000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLCAM_RD_DATA_PIPELINE_EMPTY 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCAM_RD_DATA_PIPELINE_EMPTY 28
`define REGB_DDRC_CH0_DFLT_OPCTRLCAM_RD_DATA_PIPELINE_EMPTY 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLCAM_WR_DATA_PIPELINE_EMPTY 32'b00100000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLCAM_WR_DATA_PIPELINE_EMPTY 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCAM_WR_DATA_PIPELINE_EMPTY 29
`define REGB_DDRC_CH0_DFLT_OPCTRLCAM_WR_DATA_PIPELINE_EMPTY 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_STALL_WR 32'b01000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLCAM_DBG_STALL_WR 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_STALL_WR 30
`define REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_STALL_WR 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_STALL_RD 32'b10000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLCAM_DBG_STALL_RD 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_STALL_RD 31
`define REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_STALL_RD 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLCAM ( `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_HPR_Q_DEPTH | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_LPR_Q_DEPTH | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_W_Q_DEPTH | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_STALL | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_RD_Q_EMPTY | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_WR_Q_EMPTY | `REGB_DDRC_CH0_MSK_OPCTRLCAM_RD_DATA_PIPELINE_EMPTY | `REGB_DDRC_CH0_MSK_OPCTRLCAM_WR_DATA_PIPELINE_EMPTY | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_STALL_WR | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_STALL_RD )
`define REGB_DDRC_CH0_RWONLY_MSK_OPCTRLCAM ( 32'h0 | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_HPR_Q_DEPTH | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_LPR_Q_DEPTH | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_W_Q_DEPTH | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_STALL | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_RD_Q_EMPTY | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_WR_Q_EMPTY | `REGB_DDRC_CH0_MSK_OPCTRLCAM_RD_DATA_PIPELINE_EMPTY | `REGB_DDRC_CH0_MSK_OPCTRLCAM_WR_DATA_PIPELINE_EMPTY  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_OPCTRLCAM ( 32'h0 | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_STALL | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_RD_Q_EMPTY | `REGB_DDRC_CH0_MSK_OPCTRLCAM_DBG_WR_Q_EMPTY | `REGB_DDRC_CH0_MSK_OPCTRLCAM_RD_DATA_PIPELINE_EMPTY | `REGB_DDRC_CH0_MSK_OPCTRLCAM_WR_DATA_PIPELINE_EMPTY  )
`define REGB_DDRC_CH0_COMPANION_MSK_OPCTRLCAM ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_OPCTRLCAM ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_OPCTRLCAM ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_OPCTRLCAM ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_HPR_Q_DEPTH) << `REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_HPR_Q_DEPTH) | ((`REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_LPR_Q_DEPTH) << `REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_LPR_Q_DEPTH) | ((`REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_W_Q_DEPTH) << `REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_W_Q_DEPTH) | ((`REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_STALL) << `REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_STALL) | ((`REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_RD_Q_EMPTY) << `REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_RD_Q_EMPTY) | ((`REGB_DDRC_CH0_DFLT_OPCTRLCAM_DBG_WR_Q_EMPTY) << `REGB_DDRC_CH0_OFFSET_OPCTRLCAM_DBG_WR_Q_EMPTY) | ((`REGB_DDRC_CH0_DFLT_OPCTRLCAM_RD_DATA_PIPELINE_EMPTY) << `REGB_DDRC_CH0_OFFSET_OPCTRLCAM_RD_DATA_PIPELINE_EMPTY) | ((`REGB_DDRC_CH0_DFLT_OPCTRLCAM_WR_DATA_PIPELINE_EMPTY) << `REGB_DDRC_CH0_OFFSET_OPCTRLCAM_WR_DATA_PIPELINE_EMPTY)  )
`define REGB_DDRC_CH0_SIZE_OPCTRLCAM 32

// Register OPCTRLCMD 
`define REGB_DDRC_CH0_OPCTRLCMD_ADDR `SHIFTAPBADDR( 32'h00010b8c )
`define REGB_DDRC_CH0_MSK_OPCTRLCMD_ZQ_CALIB_SHORT 32'b00000000000000010000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLCMD_ZQ_CALIB_SHORT 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCMD_ZQ_CALIB_SHORT 16
`define REGB_DDRC_CH0_DFLT_OPCTRLCMD_ZQ_CALIB_SHORT 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLCMD_CTRLUPD 32'b00000000000000100000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLCMD_CTRLUPD 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCMD_CTRLUPD 17
`define REGB_DDRC_CH0_DFLT_OPCTRLCMD_CTRLUPD 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLCMD_CTRLUPD_BURST 32'b00000000000001000000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLCMD_CTRLUPD_BURST 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCMD_CTRLUPD_BURST 18
`define REGB_DDRC_CH0_DFLT_OPCTRLCMD_CTRLUPD_BURST 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLCMD_HW_REF_ZQ_EN 32'b10000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLCMD_HW_REF_ZQ_EN 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCMD_HW_REF_ZQ_EN 31
`define REGB_DDRC_CH0_DFLT_OPCTRLCMD_HW_REF_ZQ_EN 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLCMD ( `REGB_DDRC_CH0_MSK_OPCTRLCMD_ZQ_CALIB_SHORT | `REGB_DDRC_CH0_MSK_OPCTRLCMD_CTRLUPD | `REGB_DDRC_CH0_MSK_OPCTRLCMD_CTRLUPD_BURST | `REGB_DDRC_CH0_MSK_OPCTRLCMD_HW_REF_ZQ_EN )
`define REGB_DDRC_CH0_RWONLY_MSK_OPCTRLCMD ( 32'h0 | `REGB_DDRC_CH0_MSK_OPCTRLCMD_CTRLUPD_BURST  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_OPCTRLCMD ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_OPCTRLCMD ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_OPCTRLCMD ( 32'h0 | `REGB_DDRC_CH0_MSK_OPCTRLCMD_ZQ_CALIB_SHORT | `REGB_DDRC_CH0_MSK_OPCTRLCMD_CTRLUPD  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_OPCTRLCMD ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_OPCTRLCMD ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_OPCTRLCMD_ZQ_CALIB_SHORT) << `REGB_DDRC_CH0_OFFSET_OPCTRLCMD_ZQ_CALIB_SHORT) | ((`REGB_DDRC_CH0_DFLT_OPCTRLCMD_CTRLUPD) << `REGB_DDRC_CH0_OFFSET_OPCTRLCMD_CTRLUPD) | ((`REGB_DDRC_CH0_DFLT_OPCTRLCMD_CTRLUPD_BURST) << `REGB_DDRC_CH0_OFFSET_OPCTRLCMD_CTRLUPD_BURST)  )
`define REGB_DDRC_CH0_SIZE_OPCTRLCMD 32

// Register OPCTRLSTAT 
`define REGB_DDRC_CH0_OPCTRLSTAT_ADDR `SHIFTAPBADDR( 32'h00010b90 )
`define REGB_DDRC_CH0_MSK_OPCTRLSTAT_ZQ_CALIB_SHORT_BUSY 32'b00000000000000010000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLSTAT_ZQ_CALIB_SHORT_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLSTAT_ZQ_CALIB_SHORT_BUSY 16
`define REGB_DDRC_CH0_DFLT_OPCTRLSTAT_ZQ_CALIB_SHORT_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLSTAT_CTRLUPD_BUSY 32'b00000000000000100000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLSTAT_CTRLUPD_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLSTAT_CTRLUPD_BUSY 17
`define REGB_DDRC_CH0_DFLT_OPCTRLSTAT_CTRLUPD_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLSTAT_CTRLUPD_BURST_BUSY 32'b00000000000001000000000000000000
`define REGB_DDRC_CH0_SIZE_OPCTRLSTAT_CTRLUPD_BURST_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPCTRLSTAT_CTRLUPD_BURST_BUSY 18
`define REGB_DDRC_CH0_DFLT_OPCTRLSTAT_CTRLUPD_BURST_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPCTRLSTAT ( `REGB_DDRC_CH0_MSK_OPCTRLSTAT_ZQ_CALIB_SHORT_BUSY | `REGB_DDRC_CH0_MSK_OPCTRLSTAT_CTRLUPD_BUSY | `REGB_DDRC_CH0_MSK_OPCTRLSTAT_CTRLUPD_BURST_BUSY )
`define REGB_DDRC_CH0_RWONLY_MSK_OPCTRLSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_OPCTRLSTAT_ZQ_CALIB_SHORT_BUSY | `REGB_DDRC_CH0_MSK_OPCTRLSTAT_CTRLUPD_BUSY | `REGB_DDRC_CH0_MSK_OPCTRLSTAT_CTRLUPD_BURST_BUSY  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_OPCTRLSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_OPCTRLSTAT_ZQ_CALIB_SHORT_BUSY | `REGB_DDRC_CH0_MSK_OPCTRLSTAT_CTRLUPD_BUSY | `REGB_DDRC_CH0_MSK_OPCTRLSTAT_CTRLUPD_BURST_BUSY  )
`define REGB_DDRC_CH0_COMPANION_MSK_OPCTRLSTAT ( 32'b0 | `REGB_DDRC_CH0_MSK_OPCTRLSTAT_ZQ_CALIB_SHORT_BUSY | `REGB_DDRC_CH0_MSK_OPCTRLSTAT_CTRLUPD_BUSY  )
`define REGB_DDRC_CH0_ONETOSET_MSK_OPCTRLSTAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_OPCTRLSTAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_OPCTRLSTAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_OPCTRLSTAT_ZQ_CALIB_SHORT_BUSY) << `REGB_DDRC_CH0_OFFSET_OPCTRLSTAT_ZQ_CALIB_SHORT_BUSY) | ((`REGB_DDRC_CH0_DFLT_OPCTRLSTAT_CTRLUPD_BUSY) << `REGB_DDRC_CH0_OFFSET_OPCTRLSTAT_CTRLUPD_BUSY) | ((`REGB_DDRC_CH0_DFLT_OPCTRLSTAT_CTRLUPD_BURST_BUSY) << `REGB_DDRC_CH0_OFFSET_OPCTRLSTAT_CTRLUPD_BURST_BUSY)  )
`define REGB_DDRC_CH0_SIZE_OPCTRLSTAT 19

// Register OPCTRLCAM1 
`define REGB_DDRC_CH0_OPCTRLCAM1_ADDR `SHIFTAPBADDR( 32'h00010b94 )
`define REGB_DDRC_CH0_MSK_OPCTRLCAM1_DBG_WRECC_Q_DEPTH ( 32'hFFFFFFFF & {`MEMC_WRCMD_ENTRY_BITS+1{1'b1}})
`define REGB_DDRC_CH0_SIZE_OPCTRLCAM1_DBG_WRECC_Q_DEPTH `MEMC_WRCMD_ENTRY_BITS+1
`define REGB_DDRC_CH0_OFFSET_OPCTRLCAM1_DBG_WRECC_Q_DEPTH 0
`define REGB_DDRC_CH0_DFLT_OPCTRLCAM1_DBG_WRECC_Q_DEPTH ('h0)
`define REGB_DDRC_CH0_MSK_OPCTRLCAM1 `REGB_DDRC_CH0_MSK_OPCTRLCAM1_DBG_WRECC_Q_DEPTH
`define REGB_DDRC_CH0_RWONLY_MSK_OPCTRLCAM1 ( 32'h0 | `REGB_DDRC_CH0_MSK_OPCTRLCAM1_DBG_WRECC_Q_DEPTH  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_OPCTRLCAM1 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_OPCTRLCAM1 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_OPCTRLCAM1 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_OPCTRLCAM1 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_OPCTRLCAM1 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_OPCTRLCAM1_DBG_WRECC_Q_DEPTH) << `REGB_DDRC_CH0_OFFSET_OPCTRLCAM1_DBG_WRECC_Q_DEPTH)  )
`define REGB_DDRC_CH0_SIZE_OPCTRLCAM1 (0+`MEMC_WRCMD_ENTRY_BITS+1)

// Register OPREFCTRL0 
`define REGB_DDRC_CH0_OPREFCTRL0_ADDR `SHIFTAPBADDR( 32'h00010b98 )
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK0_REFRESH 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK0_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK0_REFRESH 0
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK0_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK1_REFRESH 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK1_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK1_REFRESH 1
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK1_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK2_REFRESH 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK2_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK2_REFRESH 2
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK2_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK3_REFRESH 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK3_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK3_REFRESH 3
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK3_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK4_REFRESH 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK4_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK4_REFRESH 4
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK4_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK5_REFRESH 32'b00000000000000000000000000100000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK5_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK5_REFRESH 5
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK5_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK6_REFRESH 32'b00000000000000000000000001000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK6_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK6_REFRESH 6
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK6_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK7_REFRESH 32'b00000000000000000000000010000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK7_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK7_REFRESH 7
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK7_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK8_REFRESH 32'b00000000000000000000000100000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK8_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK8_REFRESH 8
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK8_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK9_REFRESH 32'b00000000000000000000001000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK9_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK9_REFRESH 9
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK9_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK10_REFRESH 32'b00000000000000000000010000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK10_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK10_REFRESH 10
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK10_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK11_REFRESH 32'b00000000000000000000100000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK11_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK11_REFRESH 11
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK11_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK12_REFRESH 32'b00000000000000000001000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK12_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK12_REFRESH 12
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK12_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK13_REFRESH 32'b00000000000000000010000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK13_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK13_REFRESH 13
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK13_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK14_REFRESH 32'b00000000000000000100000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK14_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK14_REFRESH 14
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK14_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK15_REFRESH 32'b00000000000000001000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK15_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK15_REFRESH 15
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK15_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK16_REFRESH 32'b00000000000000010000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK16_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK16_REFRESH 16
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK16_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK17_REFRESH 32'b00000000000000100000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK17_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK17_REFRESH 17
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK17_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK18_REFRESH 32'b00000000000001000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK18_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK18_REFRESH 18
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK18_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK19_REFRESH 32'b00000000000010000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK19_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK19_REFRESH 19
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK19_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK20_REFRESH 32'b00000000000100000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK20_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK20_REFRESH 20
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK20_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK21_REFRESH 32'b00000000001000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK21_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK21_REFRESH 21
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK21_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK22_REFRESH 32'b00000000010000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK22_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK22_REFRESH 22
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK22_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK23_REFRESH 32'b00000000100000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK23_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK23_REFRESH 23
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK23_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK24_REFRESH 32'b00000001000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK24_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK24_REFRESH 24
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK24_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK25_REFRESH 32'b00000010000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK25_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK25_REFRESH 25
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK25_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK26_REFRESH 32'b00000100000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK26_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK26_REFRESH 26
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK26_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK27_REFRESH 32'b00001000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK27_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK27_REFRESH 27
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK27_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK28_REFRESH 32'b00010000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK28_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK28_REFRESH 28
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK28_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK29_REFRESH 32'b00100000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK29_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK29_REFRESH 29
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK29_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK30_REFRESH 32'b01000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK30_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK30_REFRESH 30
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK30_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK31_REFRESH 32'b10000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0_RANK31_REFRESH 1
`define REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK31_REFRESH 31
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK31_REFRESH 1'h0
`define REGB_DDRC_CH0_MSK_OPREFCTRL0 ( `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK0_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK1_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK2_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK3_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK4_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK5_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK6_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK7_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK8_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK9_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK10_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK11_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK12_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK13_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK14_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK15_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK16_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK17_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK18_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK19_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK20_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK21_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK22_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK23_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK24_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK25_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK26_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK27_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK28_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK29_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK30_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK31_REFRESH )
`define REGB_DDRC_CH0_RWONLY_MSK_OPREFCTRL0 ( 32'h0  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_OPREFCTRL0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_OPREFCTRL0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_OPREFCTRL0 ( 32'h0 | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK0_REFRESH | `REGB_DDRC_CH0_MSK_OPREFCTRL0_RANK1_REFRESH  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_OPREFCTRL0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_OPREFCTRL0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK0_REFRESH) << `REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK0_REFRESH) | ((`REGB_DDRC_CH0_DFLT_OPREFCTRL0_RANK1_REFRESH) << `REGB_DDRC_CH0_OFFSET_OPREFCTRL0_RANK1_REFRESH)  )
`define REGB_DDRC_CH0_SIZE_OPREFCTRL0 32


// Register OPREFSTAT0 
`define REGB_DDRC_CH0_OPREFSTAT0_ADDR `SHIFTAPBADDR( 32'h00010ba0 )
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK0_REFRESH_BUSY 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK0_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK0_REFRESH_BUSY 0
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK0_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK1_REFRESH_BUSY 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK1_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK1_REFRESH_BUSY 1
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK1_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK2_REFRESH_BUSY 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK2_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK2_REFRESH_BUSY 2
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK2_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK3_REFRESH_BUSY 32'b00000000000000000000000000001000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK3_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK3_REFRESH_BUSY 3
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK3_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK4_REFRESH_BUSY 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK4_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK4_REFRESH_BUSY 4
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK4_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK5_REFRESH_BUSY 32'b00000000000000000000000000100000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK5_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK5_REFRESH_BUSY 5
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK5_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK6_REFRESH_BUSY 32'b00000000000000000000000001000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK6_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK6_REFRESH_BUSY 6
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK6_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK7_REFRESH_BUSY 32'b00000000000000000000000010000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK7_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK7_REFRESH_BUSY 7
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK7_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK8_REFRESH_BUSY 32'b00000000000000000000000100000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK8_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK8_REFRESH_BUSY 8
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK8_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK9_REFRESH_BUSY 32'b00000000000000000000001000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK9_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK9_REFRESH_BUSY 9
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK9_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK10_REFRESH_BUSY 32'b00000000000000000000010000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK10_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK10_REFRESH_BUSY 10
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK10_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK11_REFRESH_BUSY 32'b00000000000000000000100000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK11_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK11_REFRESH_BUSY 11
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK11_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK12_REFRESH_BUSY 32'b00000000000000000001000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK12_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK12_REFRESH_BUSY 12
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK12_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK13_REFRESH_BUSY 32'b00000000000000000010000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK13_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK13_REFRESH_BUSY 13
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK13_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK14_REFRESH_BUSY 32'b00000000000000000100000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK14_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK14_REFRESH_BUSY 14
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK14_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK15_REFRESH_BUSY 32'b00000000000000001000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK15_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK15_REFRESH_BUSY 15
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK15_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK16_REFRESH_BUSY 32'b00000000000000010000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK16_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK16_REFRESH_BUSY 16
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK16_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK17_REFRESH_BUSY 32'b00000000000000100000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK17_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK17_REFRESH_BUSY 17
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK17_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK18_REFRESH_BUSY 32'b00000000000001000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK18_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK18_REFRESH_BUSY 18
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK18_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK19_REFRESH_BUSY 32'b00000000000010000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK19_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK19_REFRESH_BUSY 19
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK19_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK20_REFRESH_BUSY 32'b00000000000100000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK20_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK20_REFRESH_BUSY 20
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK20_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK21_REFRESH_BUSY 32'b00000000001000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK21_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK21_REFRESH_BUSY 21
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK21_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK22_REFRESH_BUSY 32'b00000000010000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK22_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK22_REFRESH_BUSY 22
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK22_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK23_REFRESH_BUSY 32'b00000000100000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK23_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK23_REFRESH_BUSY 23
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK23_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK24_REFRESH_BUSY 32'b00000001000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK24_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK24_REFRESH_BUSY 24
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK24_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK25_REFRESH_BUSY 32'b00000010000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK25_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK25_REFRESH_BUSY 25
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK25_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK26_REFRESH_BUSY 32'b00000100000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK26_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK26_REFRESH_BUSY 26
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK26_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK27_REFRESH_BUSY 32'b00001000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK27_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK27_REFRESH_BUSY 27
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK27_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK28_REFRESH_BUSY 32'b00010000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK28_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK28_REFRESH_BUSY 28
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK28_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK29_REFRESH_BUSY 32'b00100000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK29_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK29_REFRESH_BUSY 29
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK29_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK30_REFRESH_BUSY 32'b01000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK30_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK30_REFRESH_BUSY 30
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK30_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK31_REFRESH_BUSY 32'b10000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0_RANK31_REFRESH_BUSY 1
`define REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK31_REFRESH_BUSY 31
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK31_REFRESH_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_OPREFSTAT0 ( `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK0_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK1_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK2_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK3_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK4_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK5_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK6_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK7_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK8_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK9_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK10_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK11_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK12_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK13_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK14_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK15_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK16_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK17_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK18_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK19_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK20_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK21_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK22_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK23_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK24_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK25_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK26_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK27_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK28_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK29_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK30_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK31_REFRESH_BUSY )
`define REGB_DDRC_CH0_RWONLY_MSK_OPREFSTAT0 ( 32'h0 | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK0_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK1_REFRESH_BUSY  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_OPREFSTAT0 ( 32'h0 | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK0_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK1_REFRESH_BUSY  )
`define REGB_DDRC_CH0_COMPANION_MSK_OPREFSTAT0 ( 32'b0 | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK0_REFRESH_BUSY | `REGB_DDRC_CH0_MSK_OPREFSTAT0_RANK1_REFRESH_BUSY  )
`define REGB_DDRC_CH0_ONETOSET_MSK_OPREFSTAT0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_OPREFSTAT0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_OPREFSTAT0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK0_REFRESH_BUSY) << `REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK0_REFRESH_BUSY) | ((`REGB_DDRC_CH0_DFLT_OPREFSTAT0_RANK1_REFRESH_BUSY) << `REGB_DDRC_CH0_OFFSET_OPREFSTAT0_RANK1_REFRESH_BUSY)  )
`define REGB_DDRC_CH0_SIZE_OPREFSTAT0 32







// Register SWCTL 
`define REGB_DDRC_CH0_SWCTL_ADDR `SHIFTAPBADDR( 32'h00010c80 )
`define REGB_DDRC_CH0_MSK_SWCTL_SW_DONE 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_SWCTL_SW_DONE 1
`define REGB_DDRC_CH0_OFFSET_SWCTL_SW_DONE 0
`define REGB_DDRC_CH0_DFLT_SWCTL_SW_DONE 1'h1
`define REGB_DDRC_CH0_MSK_SWCTL `REGB_DDRC_CH0_MSK_SWCTL_SW_DONE
`define REGB_DDRC_CH0_RWONLY_MSK_SWCTL ( 32'h0 | `REGB_DDRC_CH0_MSK_SWCTL_SW_DONE  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_SWCTL ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_SWCTL ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_SWCTL ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_SWCTL ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_SWCTL ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_SWCTL_SW_DONE) << `REGB_DDRC_CH0_OFFSET_SWCTL_SW_DONE)  )
`define REGB_DDRC_CH0_SIZE_SWCTL 1

// Register SWSTAT 
`define REGB_DDRC_CH0_SWSTAT_ADDR `SHIFTAPBADDR( 32'h00010c84 )
`define REGB_DDRC_CH0_MSK_SWSTAT_SW_DONE_ACK 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_SWSTAT_SW_DONE_ACK 1
`define REGB_DDRC_CH0_OFFSET_SWSTAT_SW_DONE_ACK 0
`define REGB_DDRC_CH0_DFLT_SWSTAT_SW_DONE_ACK 1'h1
`define REGB_DDRC_CH0_MSK_SWSTAT `REGB_DDRC_CH0_MSK_SWSTAT_SW_DONE_ACK
`define REGB_DDRC_CH0_RWONLY_MSK_SWSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_SWSTAT_SW_DONE_ACK  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_SWSTAT ( 32'h0 | `REGB_DDRC_CH0_MSK_SWSTAT_SW_DONE_ACK  )
`define REGB_DDRC_CH0_COMPANION_MSK_SWSTAT ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_SWSTAT ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_SWSTAT ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_SWSTAT ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_SWSTAT_SW_DONE_ACK) << `REGB_DDRC_CH0_OFFSET_SWSTAT_SW_DONE_ACK)  )
`define REGB_DDRC_CH0_SIZE_SWSTAT 1



// Register RANKCTL 
`define REGB_DDRC_CH0_RANKCTL_ADDR `SHIFTAPBADDR( 32'h00010c90 )
`define REGB_DDRC_CH0_MSK_RANKCTL_MAX_RANK_RD 32'b00000000000000000000000000001111
`define REGB_DDRC_CH0_SIZE_RANKCTL_MAX_RANK_RD 4
`define REGB_DDRC_CH0_OFFSET_RANKCTL_MAX_RANK_RD 0
`define REGB_DDRC_CH0_DFLT_RANKCTL_MAX_RANK_RD 4'hf
`define REGB_DDRC_CH0_MSK_RANKCTL_MAX_RANK_WR 32'b00000000000000001111000000000000
`define REGB_DDRC_CH0_SIZE_RANKCTL_MAX_RANK_WR 4
`define REGB_DDRC_CH0_OFFSET_RANKCTL_MAX_RANK_WR 12
`define REGB_DDRC_CH0_DFLT_RANKCTL_MAX_RANK_WR 4'h0
`define REGB_DDRC_CH0_MSK_RANKCTL_MAX_LOGICAL_RANK_RD 32'b00000000000011110000000000000000
`define REGB_DDRC_CH0_SIZE_RANKCTL_MAX_LOGICAL_RANK_RD 4
`define REGB_DDRC_CH0_OFFSET_RANKCTL_MAX_LOGICAL_RANK_RD 16
`define REGB_DDRC_CH0_DFLT_RANKCTL_MAX_LOGICAL_RANK_RD 4'hf
`define REGB_DDRC_CH0_MSK_RANKCTL_MAX_LOGICAL_RANK_WR 32'b00000000111100000000000000000000
`define REGB_DDRC_CH0_SIZE_RANKCTL_MAX_LOGICAL_RANK_WR 4
`define REGB_DDRC_CH0_OFFSET_RANKCTL_MAX_LOGICAL_RANK_WR 20
`define REGB_DDRC_CH0_DFLT_RANKCTL_MAX_LOGICAL_RANK_WR 4'h0
`define REGB_DDRC_CH0_MSK_RANKCTL ( `REGB_DDRC_CH0_MSK_RANKCTL_MAX_RANK_RD | `REGB_DDRC_CH0_MSK_RANKCTL_MAX_RANK_WR | `REGB_DDRC_CH0_MSK_RANKCTL_MAX_LOGICAL_RANK_RD | `REGB_DDRC_CH0_MSK_RANKCTL_MAX_LOGICAL_RANK_WR )
`define REGB_DDRC_CH0_RWONLY_MSK_RANKCTL ( 32'h0 | `REGB_DDRC_CH0_MSK_RANKCTL_MAX_RANK_RD | `REGB_DDRC_CH0_MSK_RANKCTL_MAX_RANK_WR  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_RANKCTL ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_RANKCTL ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_RANKCTL ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_RANKCTL ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_RANKCTL ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_RANKCTL_MAX_RANK_RD) << `REGB_DDRC_CH0_OFFSET_RANKCTL_MAX_RANK_RD) | ((`REGB_DDRC_CH0_DFLT_RANKCTL_MAX_RANK_WR) << `REGB_DDRC_CH0_OFFSET_RANKCTL_MAX_RANK_WR)  )
`define REGB_DDRC_CH0_SIZE_RANKCTL 24

// Register DBICTL 
`define REGB_DDRC_CH0_DBICTL_ADDR `SHIFTAPBADDR( 32'h00010c94 )
`define REGB_DDRC_CH0_MSK_DBICTL_DM_EN 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_DBICTL_DM_EN 1
`define REGB_DDRC_CH0_OFFSET_DBICTL_DM_EN 0
`define REGB_DDRC_CH0_DFLT_DBICTL_DM_EN 1'h1
`define REGB_DDRC_CH0_MSK_DBICTL_WR_DBI_EN 32'b00000000000000000000000000000010
`define REGB_DDRC_CH0_SIZE_DBICTL_WR_DBI_EN 1
`define REGB_DDRC_CH0_OFFSET_DBICTL_WR_DBI_EN 1
`define REGB_DDRC_CH0_DFLT_DBICTL_WR_DBI_EN 1'h0
`define REGB_DDRC_CH0_MSK_DBICTL_RD_DBI_EN 32'b00000000000000000000000000000100
`define REGB_DDRC_CH0_SIZE_DBICTL_RD_DBI_EN 1
`define REGB_DDRC_CH0_OFFSET_DBICTL_RD_DBI_EN 2
`define REGB_DDRC_CH0_DFLT_DBICTL_RD_DBI_EN 1'h0
`define REGB_DDRC_CH0_MSK_DBICTL ( `REGB_DDRC_CH0_MSK_DBICTL_DM_EN | `REGB_DDRC_CH0_MSK_DBICTL_WR_DBI_EN | `REGB_DDRC_CH0_MSK_DBICTL_RD_DBI_EN )
`define REGB_DDRC_CH0_RWONLY_MSK_DBICTL ( 32'h0 | `REGB_DDRC_CH0_MSK_DBICTL_DM_EN | `REGB_DDRC_CH0_MSK_DBICTL_WR_DBI_EN | `REGB_DDRC_CH0_MSK_DBICTL_RD_DBI_EN  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DBICTL ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DBICTL ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DBICTL ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DBICTL ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DBICTL ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DBICTL_DM_EN) << `REGB_DDRC_CH0_OFFSET_DBICTL_DM_EN) | ((`REGB_DDRC_CH0_DFLT_DBICTL_WR_DBI_EN) << `REGB_DDRC_CH0_OFFSET_DBICTL_WR_DBI_EN) | ((`REGB_DDRC_CH0_DFLT_DBICTL_RD_DBI_EN) << `REGB_DDRC_CH0_OFFSET_DBICTL_RD_DBI_EN)  )
`define REGB_DDRC_CH0_SIZE_DBICTL 3


// Register ODTMAP 
`define REGB_DDRC_CH0_ODTMAP_ADDR `SHIFTAPBADDR( 32'h00010c9c )
`define REGB_DDRC_CH0_MSK_ODTMAP_RANK0_WR_ODT ( 32'hFFFFFFFF & {`MEMC_NUM_RANKS{1'b1}})
`define REGB_DDRC_CH0_SIZE_ODTMAP_RANK0_WR_ODT `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_ODTMAP_RANK0_WR_ODT 0
`define REGB_DDRC_CH0_DFLT_ODTMAP_RANK0_WR_ODT ('h1)
`define REGB_DDRC_CH0_MSK_ODTMAP_RANK0_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {4{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ODTMAP_RANK0_RD_ODT `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_ODTMAP_RANK0_RD_ODT 4
`define REGB_DDRC_CH0_DFLT_ODTMAP_RANK0_RD_ODT ('h1)
`define REGB_DDRC_CH0_MSK_ODTMAP_RANK1_WR_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {8{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ODTMAP_RANK1_WR_ODT `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_ODTMAP_RANK1_WR_ODT 8
`define REGB_DDRC_CH0_DFLT_ODTMAP_RANK1_WR_ODT ((`MEMC_NUM_RANKS>1) ? 'h2 : 'h0)
`define REGB_DDRC_CH0_MSK_ODTMAP_RANK1_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {12{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ODTMAP_RANK1_RD_ODT `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_ODTMAP_RANK1_RD_ODT 12
`define REGB_DDRC_CH0_DFLT_ODTMAP_RANK1_RD_ODT ((`MEMC_NUM_RANKS>1) ? 'h2 : 'h0)
`define REGB_DDRC_CH0_MSK_ODTMAP_RANK2_WR_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {16{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ODTMAP_RANK2_WR_ODT `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_ODTMAP_RANK2_WR_ODT 16
`define REGB_DDRC_CH0_DFLT_ODTMAP_RANK2_WR_ODT ((`MEMC_NUM_RANKS>=4) ? 'h4 : 'h0)
`define REGB_DDRC_CH0_MSK_ODTMAP_RANK2_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {20{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ODTMAP_RANK2_RD_ODT `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_ODTMAP_RANK2_RD_ODT 20
`define REGB_DDRC_CH0_DFLT_ODTMAP_RANK2_RD_ODT ((`MEMC_NUM_RANKS>=4) ? 'h4 : 'h0)
`define REGB_DDRC_CH0_MSK_ODTMAP_RANK3_WR_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {24{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ODTMAP_RANK3_WR_ODT `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_ODTMAP_RANK3_WR_ODT 24
`define REGB_DDRC_CH0_DFLT_ODTMAP_RANK3_WR_ODT ((`MEMC_NUM_RANKS>=4) ? 'h8 : 'h0)
`define REGB_DDRC_CH0_MSK_ODTMAP_RANK3_RD_ODT ( 32'hFFFFFFFF & { {`MEMC_NUM_RANKS{1'b1}}, {28{1'b0}} } )
`define REGB_DDRC_CH0_SIZE_ODTMAP_RANK3_RD_ODT `MEMC_NUM_RANKS
`define REGB_DDRC_CH0_OFFSET_ODTMAP_RANK3_RD_ODT 28
`define REGB_DDRC_CH0_DFLT_ODTMAP_RANK3_RD_ODT ((`MEMC_NUM_RANKS>=4) ? 'h8 : 'h0)
`define REGB_DDRC_CH0_MSK_ODTMAP ( `REGB_DDRC_CH0_MSK_ODTMAP_RANK0_WR_ODT | `REGB_DDRC_CH0_MSK_ODTMAP_RANK0_RD_ODT | `REGB_DDRC_CH0_MSK_ODTMAP_RANK1_WR_ODT | `REGB_DDRC_CH0_MSK_ODTMAP_RANK1_RD_ODT | `REGB_DDRC_CH0_MSK_ODTMAP_RANK2_WR_ODT | `REGB_DDRC_CH0_MSK_ODTMAP_RANK2_RD_ODT | `REGB_DDRC_CH0_MSK_ODTMAP_RANK3_WR_ODT | `REGB_DDRC_CH0_MSK_ODTMAP_RANK3_RD_ODT )
`define REGB_DDRC_CH0_RWONLY_MSK_ODTMAP ( 32'h0 | `REGB_DDRC_CH0_MSK_ODTMAP_RANK0_WR_ODT | `REGB_DDRC_CH0_MSK_ODTMAP_RANK0_RD_ODT | `REGB_DDRC_CH0_MSK_ODTMAP_RANK1_WR_ODT | `REGB_DDRC_CH0_MSK_ODTMAP_RANK1_RD_ODT  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_ODTMAP ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_ODTMAP ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_ODTMAP ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_ODTMAP ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_ODTMAP ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_ODTMAP_RANK0_WR_ODT) << `REGB_DDRC_CH0_OFFSET_ODTMAP_RANK0_WR_ODT) | ((`REGB_DDRC_CH0_DFLT_ODTMAP_RANK0_RD_ODT) << `REGB_DDRC_CH0_OFFSET_ODTMAP_RANK0_RD_ODT) | ((`REGB_DDRC_CH0_DFLT_ODTMAP_RANK1_WR_ODT) << `REGB_DDRC_CH0_OFFSET_ODTMAP_RANK1_WR_ODT) | ((`REGB_DDRC_CH0_DFLT_ODTMAP_RANK1_RD_ODT) << `REGB_DDRC_CH0_OFFSET_ODTMAP_RANK1_RD_ODT)  )
`define REGB_DDRC_CH0_SIZE_ODTMAP (28+`MEMC_NUM_RANKS)

// Register DATACTL0 
`define REGB_DDRC_CH0_DATACTL0_ADDR `SHIFTAPBADDR( 32'h00010ca0 )
`define REGB_DDRC_CH0_MSK_DATACTL0_RD_DATA_COPY_EN 32'b00000000000000010000000000000000
`define REGB_DDRC_CH0_SIZE_DATACTL0_RD_DATA_COPY_EN 1
`define REGB_DDRC_CH0_OFFSET_DATACTL0_RD_DATA_COPY_EN 16
`define REGB_DDRC_CH0_DFLT_DATACTL0_RD_DATA_COPY_EN 1'h0
`define REGB_DDRC_CH0_MSK_DATACTL0_WR_DATA_COPY_EN 32'b00000000000000100000000000000000
`define REGB_DDRC_CH0_SIZE_DATACTL0_WR_DATA_COPY_EN 1
`define REGB_DDRC_CH0_OFFSET_DATACTL0_WR_DATA_COPY_EN 17
`define REGB_DDRC_CH0_DFLT_DATACTL0_WR_DATA_COPY_EN 1'h0
`define REGB_DDRC_CH0_MSK_DATACTL0_WR_DATA_X_EN 32'b00000000000001000000000000000000
`define REGB_DDRC_CH0_SIZE_DATACTL0_WR_DATA_X_EN 1
`define REGB_DDRC_CH0_OFFSET_DATACTL0_WR_DATA_X_EN 18
`define REGB_DDRC_CH0_DFLT_DATACTL0_WR_DATA_X_EN 1'h0
`define REGB_DDRC_CH0_MSK_DATACTL0 ( `REGB_DDRC_CH0_MSK_DATACTL0_RD_DATA_COPY_EN | `REGB_DDRC_CH0_MSK_DATACTL0_WR_DATA_COPY_EN | `REGB_DDRC_CH0_MSK_DATACTL0_WR_DATA_X_EN )
`define REGB_DDRC_CH0_RWONLY_MSK_DATACTL0 ( 32'h0 | `REGB_DDRC_CH0_MSK_DATACTL0_RD_DATA_COPY_EN | `REGB_DDRC_CH0_MSK_DATACTL0_WR_DATA_COPY_EN | `REGB_DDRC_CH0_MSK_DATACTL0_WR_DATA_X_EN  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DATACTL0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DATACTL0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DATACTL0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DATACTL0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DATACTL0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DATACTL0_RD_DATA_COPY_EN) << `REGB_DDRC_CH0_OFFSET_DATACTL0_RD_DATA_COPY_EN) | ((`REGB_DDRC_CH0_DFLT_DATACTL0_WR_DATA_COPY_EN) << `REGB_DDRC_CH0_OFFSET_DATACTL0_WR_DATA_COPY_EN) | ((`REGB_DDRC_CH0_DFLT_DATACTL0_WR_DATA_X_EN) << `REGB_DDRC_CH0_OFFSET_DATACTL0_WR_DATA_X_EN)  )
`define REGB_DDRC_CH0_SIZE_DATACTL0 19

// Register SWCTLSTATIC 
`define REGB_DDRC_CH0_SWCTLSTATIC_ADDR `SHIFTAPBADDR( 32'h00010ca4 )
`define REGB_DDRC_CH0_MSK_SWCTLSTATIC_SW_STATIC_UNLOCK 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_SWCTLSTATIC_SW_STATIC_UNLOCK 1
`define REGB_DDRC_CH0_OFFSET_SWCTLSTATIC_SW_STATIC_UNLOCK 0
`define REGB_DDRC_CH0_DFLT_SWCTLSTATIC_SW_STATIC_UNLOCK 1'h0
`define REGB_DDRC_CH0_MSK_SWCTLSTATIC `REGB_DDRC_CH0_MSK_SWCTLSTATIC_SW_STATIC_UNLOCK
`define REGB_DDRC_CH0_RWONLY_MSK_SWCTLSTATIC ( 32'h0 | `REGB_DDRC_CH0_MSK_SWCTLSTATIC_SW_STATIC_UNLOCK  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_SWCTLSTATIC ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_SWCTLSTATIC ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_SWCTLSTATIC ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_SWCTLSTATIC ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_SWCTLSTATIC ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_SWCTLSTATIC_SW_STATIC_UNLOCK) << `REGB_DDRC_CH0_OFFSET_SWCTLSTATIC_SW_STATIC_UNLOCK)  )
`define REGB_DDRC_CH0_SIZE_SWCTLSTATIC 1

// Register CGCTL 
`define REGB_DDRC_CH0_CGCTL_ADDR `SHIFTAPBADDR( 32'h00010cb0 )
`define REGB_DDRC_CH0_MSK_CGCTL_FORCE_CLK_TE_EN 32'b00000000000000000000000000000001
`define REGB_DDRC_CH0_SIZE_CGCTL_FORCE_CLK_TE_EN 1
`define REGB_DDRC_CH0_OFFSET_CGCTL_FORCE_CLK_TE_EN 0
`define REGB_DDRC_CH0_DFLT_CGCTL_FORCE_CLK_TE_EN 1'h0
`define REGB_DDRC_CH0_MSK_CGCTL_FORCE_CLK_ARB_EN 32'b00000000000000000000000000010000
`define REGB_DDRC_CH0_SIZE_CGCTL_FORCE_CLK_ARB_EN 1
`define REGB_DDRC_CH0_OFFSET_CGCTL_FORCE_CLK_ARB_EN 4
`define REGB_DDRC_CH0_DFLT_CGCTL_FORCE_CLK_ARB_EN 1'h0
`define REGB_DDRC_CH0_MSK_CGCTL ( `REGB_DDRC_CH0_MSK_CGCTL_FORCE_CLK_TE_EN | `REGB_DDRC_CH0_MSK_CGCTL_FORCE_CLK_ARB_EN )
`define REGB_DDRC_CH0_RWONLY_MSK_CGCTL ( 32'h0 | `REGB_DDRC_CH0_MSK_CGCTL_FORCE_CLK_TE_EN | `REGB_DDRC_CH0_MSK_CGCTL_FORCE_CLK_ARB_EN  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_CGCTL ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_CGCTL ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_CGCTL ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_CGCTL ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_CGCTL ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_CGCTL_FORCE_CLK_TE_EN) << `REGB_DDRC_CH0_OFFSET_CGCTL_FORCE_CLK_TE_EN) | ((`REGB_DDRC_CH0_DFLT_CGCTL_FORCE_CLK_ARB_EN) << `REGB_DDRC_CH0_OFFSET_CGCTL_FORCE_CLK_ARB_EN)  )
`define REGB_DDRC_CH0_SIZE_CGCTL 5

// Register INITTMG0 
`define REGB_DDRC_CH0_INITTMG0_ADDR `SHIFTAPBADDR( 32'h00010d00 )
`define REGB_DDRC_CH0_MSK_INITTMG0_PRE_CKE_X1024 32'b00000000000000000001111111111111
`define REGB_DDRC_CH0_SIZE_INITTMG0_PRE_CKE_X1024 13
`define REGB_DDRC_CH0_OFFSET_INITTMG0_PRE_CKE_X1024 0
`define REGB_DDRC_CH0_DFLT_INITTMG0_PRE_CKE_X1024 13'h4e
`define REGB_DDRC_CH0_MSK_INITTMG0_POST_CKE_X1024 32'b00000011111111110000000000000000
`define REGB_DDRC_CH0_SIZE_INITTMG0_POST_CKE_X1024 10
`define REGB_DDRC_CH0_OFFSET_INITTMG0_POST_CKE_X1024 16
`define REGB_DDRC_CH0_DFLT_INITTMG0_POST_CKE_X1024 10'h2
`define REGB_DDRC_CH0_MSK_INITTMG0_SKIP_DRAM_INIT 32'b11000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_INITTMG0_SKIP_DRAM_INIT 2
`define REGB_DDRC_CH0_OFFSET_INITTMG0_SKIP_DRAM_INIT 30
`define REGB_DDRC_CH0_DFLT_INITTMG0_SKIP_DRAM_INIT 2'h0
`define REGB_DDRC_CH0_MSK_INITTMG0 ( `REGB_DDRC_CH0_MSK_INITTMG0_PRE_CKE_X1024 | `REGB_DDRC_CH0_MSK_INITTMG0_POST_CKE_X1024 | `REGB_DDRC_CH0_MSK_INITTMG0_SKIP_DRAM_INIT )
`define REGB_DDRC_CH0_RWONLY_MSK_INITTMG0 ( 32'h0 | `REGB_DDRC_CH0_MSK_INITTMG0_PRE_CKE_X1024 | `REGB_DDRC_CH0_MSK_INITTMG0_POST_CKE_X1024 |  `REGB_DDRC_CH0_MSK_INITTMG0_SKIP_DRAM_INIT  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_INITTMG0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_INITTMG0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_INITTMG0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_INITTMG0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_INITTMG0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_INITTMG0_PRE_CKE_X1024) << `REGB_DDRC_CH0_OFFSET_INITTMG0_PRE_CKE_X1024) | ((`REGB_DDRC_CH0_DFLT_INITTMG0_POST_CKE_X1024) << `REGB_DDRC_CH0_OFFSET_INITTMG0_POST_CKE_X1024) | (( `REGB_DDRC_CH0_DFLT_INITTMG0_SKIP_DRAM_INIT) <<  `REGB_DDRC_CH0_OFFSET_INITTMG0_SKIP_DRAM_INIT)  )
`define REGB_DDRC_CH0_SIZE_INITTMG0 32

























// Register PPT2CTRL0 
`define REGB_DDRC_CH0_PPT2CTRL0_ADDR `SHIFTAPBADDR( 32'h00010f00 )
`define REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_BURST_NUM 32'b00000000000000000000001111111111
`define REGB_DDRC_CH0_SIZE_PPT2CTRL0_PPT2_BURST_NUM 10
`define REGB_DDRC_CH0_OFFSET_PPT2CTRL0_PPT2_BURST_NUM 0
`define REGB_DDRC_CH0_DFLT_PPT2CTRL0_PPT2_BURST_NUM 10'h200
`define REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI0 32'b00000000000000111111000000000000
`define REGB_DDRC_CH0_SIZE_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI0 6
`define REGB_DDRC_CH0_OFFSET_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI0 12
`define REGB_DDRC_CH0_DFLT_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI0 6'h8
`define REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI1 32'b00000000111111000000000000000000
`define REGB_DDRC_CH0_SIZE_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI1 6
`define REGB_DDRC_CH0_OFFSET_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI1 18
`define REGB_DDRC_CH0_DFLT_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI1 6'h0
`define REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_BURST 32'b00010000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_PPT2CTRL0_PPT2_BURST 1
`define REGB_DDRC_CH0_OFFSET_PPT2CTRL0_PPT2_BURST 28
`define REGB_DDRC_CH0_DFLT_PPT2CTRL0_PPT2_BURST 1'h0
`define REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_WAIT_REF 32'b10000000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_PPT2CTRL0_PPT2_WAIT_REF 1
`define REGB_DDRC_CH0_OFFSET_PPT2CTRL0_PPT2_WAIT_REF 31
`define REGB_DDRC_CH0_DFLT_PPT2CTRL0_PPT2_WAIT_REF 1'h1
`define REGB_DDRC_CH0_MSK_PPT2CTRL0 ( `REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_BURST_NUM | `REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI0 | `REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI1 | `REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_BURST | `REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_WAIT_REF )
`define REGB_DDRC_CH0_RWONLY_MSK_PPT2CTRL0 ( 32'h0 | `REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_BURST_NUM | `REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI0 | `REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI1 | `REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_WAIT_REF  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_PPT2CTRL0 ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_PPT2CTRL0 ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_PPT2CTRL0 ( 32'h0 | `REGB_DDRC_CH0_MSK_PPT2CTRL0_PPT2_BURST  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_PPT2CTRL0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_PPT2CTRL0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_PPT2CTRL0_PPT2_BURST_NUM) << `REGB_DDRC_CH0_OFFSET_PPT2CTRL0_PPT2_BURST_NUM) | ((`REGB_DDRC_CH0_DFLT_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI0) << `REGB_DDRC_CH0_OFFSET_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI0) | ((`REGB_DDRC_CH0_DFLT_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI1) << `REGB_DDRC_CH0_OFFSET_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI1) | ((`REGB_DDRC_CH0_DFLT_PPT2CTRL0_PPT2_BURST) << `REGB_DDRC_CH0_OFFSET_PPT2CTRL0_PPT2_BURST) | ((`REGB_DDRC_CH0_DFLT_PPT2CTRL0_PPT2_WAIT_REF) << `REGB_DDRC_CH0_OFFSET_PPT2CTRL0_PPT2_WAIT_REF)  )
`define REGB_DDRC_CH0_SIZE_PPT2CTRL0 32

// Register PPT2STAT0 
`define REGB_DDRC_CH0_PPT2STAT0_ADDR `SHIFTAPBADDR( 32'h00010f10 )
`define REGB_DDRC_CH0_MSK_PPT2STAT0_PPT2_STATE 32'b00000000000000000000000000001111
`define REGB_DDRC_CH0_SIZE_PPT2STAT0_PPT2_STATE 4
`define REGB_DDRC_CH0_OFFSET_PPT2STAT0_PPT2_STATE 0
`define REGB_DDRC_CH0_DFLT_PPT2STAT0_PPT2_STATE 4'h0
`define REGB_DDRC_CH0_MSK_PPT2STAT0_PPT2_BURST_BUSY 32'b00010000000000000000000000000000
`define REGB_DDRC_CH0_SIZE_PPT2STAT0_PPT2_BURST_BUSY 1
`define REGB_DDRC_CH0_OFFSET_PPT2STAT0_PPT2_BURST_BUSY 28
`define REGB_DDRC_CH0_DFLT_PPT2STAT0_PPT2_BURST_BUSY 1'h0
`define REGB_DDRC_CH0_MSK_PPT2STAT0 ( `REGB_DDRC_CH0_MSK_PPT2STAT0_PPT2_STATE | `REGB_DDRC_CH0_MSK_PPT2STAT0_PPT2_BURST_BUSY )
`define REGB_DDRC_CH0_RWONLY_MSK_PPT2STAT0 ( 32'h0 | `REGB_DDRC_CH0_MSK_PPT2STAT0_PPT2_STATE | `REGB_DDRC_CH0_MSK_PPT2STAT0_PPT2_BURST_BUSY  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_PPT2STAT0 ( 32'h0 | `REGB_DDRC_CH0_MSK_PPT2STAT0_PPT2_BURST_BUSY  )
`define REGB_DDRC_CH0_COMPANION_MSK_PPT2STAT0 ( 32'b0 | `REGB_DDRC_CH0_MSK_PPT2STAT0_PPT2_BURST_BUSY  )
`define REGB_DDRC_CH0_ONETOSET_MSK_PPT2STAT0 ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_PPT2STAT0 ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_PPT2STAT0 ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_PPT2STAT0_PPT2_STATE) << `REGB_DDRC_CH0_OFFSET_PPT2STAT0_PPT2_STATE) | ((`REGB_DDRC_CH0_DFLT_PPT2STAT0_PPT2_BURST_BUSY) << `REGB_DDRC_CH0_OFFSET_PPT2STAT0_PPT2_BURST_BUSY)  )
`define REGB_DDRC_CH0_SIZE_PPT2STAT0 29



// Register DDRCTL_VER_NUMBER 
`define REGB_DDRC_CH0_DDRCTL_VER_NUMBER_ADDR `SHIFTAPBADDR( 32'h00010ff8 )
`define REGB_DDRC_CH0_MSK_DDRCTL_VER_NUMBER_VER_NUMBER 32'b11111111111111111111111111111111
`define REGB_DDRC_CH0_SIZE_DDRCTL_VER_NUMBER_VER_NUMBER 32
`define REGB_DDRC_CH0_OFFSET_DDRCTL_VER_NUMBER_VER_NUMBER 0
`define REGB_DDRC_CH0_DFLT_DDRCTL_VER_NUMBER_VER_NUMBER `DDRCTL_VER_NUMBER_VAL
`define REGB_DDRC_CH0_MSK_DDRCTL_VER_NUMBER `REGB_DDRC_CH0_MSK_DDRCTL_VER_NUMBER_VER_NUMBER
`define REGB_DDRC_CH0_RWONLY_MSK_DDRCTL_VER_NUMBER ( 32'h0 | `REGB_DDRC_CH0_MSK_DDRCTL_VER_NUMBER_VER_NUMBER  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DDRCTL_VER_NUMBER ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DDRCTL_VER_NUMBER ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DDRCTL_VER_NUMBER ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DDRCTL_VER_NUMBER ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DDRCTL_VER_NUMBER ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DDRCTL_VER_NUMBER_VER_NUMBER) << `REGB_DDRC_CH0_OFFSET_DDRCTL_VER_NUMBER_VER_NUMBER)  )
`define REGB_DDRC_CH0_SIZE_DDRCTL_VER_NUMBER 32

// Register DDRCTL_VER_TYPE 
`define REGB_DDRC_CH0_DDRCTL_VER_TYPE_ADDR `SHIFTAPBADDR( 32'h00010ffc )
`define REGB_DDRC_CH0_MSK_DDRCTL_VER_TYPE_VER_TYPE 32'b11111111111111111111111111111111
`define REGB_DDRC_CH0_SIZE_DDRCTL_VER_TYPE_VER_TYPE 32
`define REGB_DDRC_CH0_OFFSET_DDRCTL_VER_TYPE_VER_TYPE 0
`define REGB_DDRC_CH0_DFLT_DDRCTL_VER_TYPE_VER_TYPE `DDRCTL_VER_TYPE_VAL
`define REGB_DDRC_CH0_MSK_DDRCTL_VER_TYPE `REGB_DDRC_CH0_MSK_DDRCTL_VER_TYPE_VER_TYPE
`define REGB_DDRC_CH0_RWONLY_MSK_DDRCTL_VER_TYPE ( 32'h0 | `REGB_DDRC_CH0_MSK_DDRCTL_VER_TYPE_VER_TYPE  )
`define REGB_DDRC_CH0_ONEBITRO_MSK_DDRCTL_VER_TYPE ( 32'h0  )
`define REGB_DDRC_CH0_COMPANION_MSK_DDRCTL_VER_TYPE ( 32'b0  )
`define REGB_DDRC_CH0_ONETOSET_MSK_DDRCTL_VER_TYPE ( 32'h0  )
`define REGB_DDRC_CH0_ONETOCLR_MSK_DDRCTL_VER_TYPE ( 32'h0  )
`define REGB_DDRC_CH0_DFLT_DDRCTL_VER_TYPE ( 32'h0 | ((`REGB_DDRC_CH0_DFLT_DDRCTL_VER_TYPE_VER_TYPE) << `REGB_DDRC_CH0_OFFSET_DDRCTL_VER_TYPE_VER_TYPE)  )
`define REGB_DDRC_CH0_SIZE_DDRCTL_VER_TYPE 32


`define UMCTL2_REGS_REGB_DDRC_CH1_BASE_ADDRESS 32'h11000
`define UMCTL2_REGS_REGB_DDRC_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ADDR_MAP0_BASE_ADDRESS 32'h30000
`define UMCTL2_REGS_REGB_ADDR_MAP0_RANGE 32'h1000



// Register ADDRMAP1 
`define REGB_ADDR_MAP0_ADDRMAP1_ADDR `SHIFTAPBADDR( 32'h00030004 )
`define REGB_ADDR_MAP0_MSK_ADDRMAP1_ADDRMAP_CS_BIT0 32'b00000000000000000000000000111111
`define REGB_ADDR_MAP0_SIZE_ADDRMAP1_ADDRMAP_CS_BIT0 6
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP1_ADDRMAP_CS_BIT0 0
`define REGB_ADDR_MAP0_DFLT_ADDRMAP1_ADDRMAP_CS_BIT0 6'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP1_ADDRMAP_CS_BIT1 32'b00000000000000000011111100000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP1_ADDRMAP_CS_BIT1 6
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP1_ADDRMAP_CS_BIT1 8
`define REGB_ADDR_MAP0_DFLT_ADDRMAP1_ADDRMAP_CS_BIT1 6'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP1_ADDRMAP_CS_BIT2 32'b00000000001111110000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP1_ADDRMAP_CS_BIT2 6
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP1_ADDRMAP_CS_BIT2 16
`define REGB_ADDR_MAP0_DFLT_ADDRMAP1_ADDRMAP_CS_BIT2 6'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP1_ADDRMAP_CS_BIT3 32'b00111111000000000000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP1_ADDRMAP_CS_BIT3 6
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP1_ADDRMAP_CS_BIT3 24
`define REGB_ADDR_MAP0_DFLT_ADDRMAP1_ADDRMAP_CS_BIT3 6'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP1 ( `REGB_ADDR_MAP0_MSK_ADDRMAP1_ADDRMAP_CS_BIT0 | `REGB_ADDR_MAP0_MSK_ADDRMAP1_ADDRMAP_CS_BIT1 | `REGB_ADDR_MAP0_MSK_ADDRMAP1_ADDRMAP_CS_BIT2 | `REGB_ADDR_MAP0_MSK_ADDRMAP1_ADDRMAP_CS_BIT3 )
`define REGB_ADDR_MAP0_RWONLY_MSK_ADDRMAP1 ( 32'h0 | `REGB_ADDR_MAP0_MSK_ADDRMAP1_ADDRMAP_CS_BIT0  )
`define REGB_ADDR_MAP0_ONEBITRO_MSK_ADDRMAP1 ( 32'h0  )
`define REGB_ADDR_MAP0_COMPANION_MSK_ADDRMAP1 ( 32'b0  )
`define REGB_ADDR_MAP0_ONETOSET_MSK_ADDRMAP1 ( 32'h0  )
`define REGB_ADDR_MAP0_ONETOCLR_MSK_ADDRMAP1 ( 32'h0  )
`define REGB_ADDR_MAP0_DFLT_ADDRMAP1 ( 32'h0 | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP1_ADDRMAP_CS_BIT0) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP1_ADDRMAP_CS_BIT0)  )
`define REGB_ADDR_MAP0_SIZE_ADDRMAP1 30


// Register ADDRMAP3 
`define REGB_ADDR_MAP0_ADDRMAP3_ADDR `SHIFTAPBADDR( 32'h0003000c )
`define REGB_ADDR_MAP0_MSK_ADDRMAP3_ADDRMAP_BANK_B0 32'b00000000000000000000000000111111
`define REGB_ADDR_MAP0_SIZE_ADDRMAP3_ADDRMAP_BANK_B0 6
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP3_ADDRMAP_BANK_B0 0
`define REGB_ADDR_MAP0_DFLT_ADDRMAP3_ADDRMAP_BANK_B0 6'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP3_ADDRMAP_BANK_B1 32'b00000000000000000011111100000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP3_ADDRMAP_BANK_B1 6
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP3_ADDRMAP_BANK_B1 8
`define REGB_ADDR_MAP0_DFLT_ADDRMAP3_ADDRMAP_BANK_B1 6'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP3_ADDRMAP_BANK_B2 32'b00000000001111110000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP3_ADDRMAP_BANK_B2 6
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP3_ADDRMAP_BANK_B2 16
`define REGB_ADDR_MAP0_DFLT_ADDRMAP3_ADDRMAP_BANK_B2 6'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP3 ( `REGB_ADDR_MAP0_MSK_ADDRMAP3_ADDRMAP_BANK_B0 | `REGB_ADDR_MAP0_MSK_ADDRMAP3_ADDRMAP_BANK_B1 | `REGB_ADDR_MAP0_MSK_ADDRMAP3_ADDRMAP_BANK_B2 )
`define REGB_ADDR_MAP0_RWONLY_MSK_ADDRMAP3 ( 32'h0 | `REGB_ADDR_MAP0_MSK_ADDRMAP3_ADDRMAP_BANK_B0 | `REGB_ADDR_MAP0_MSK_ADDRMAP3_ADDRMAP_BANK_B1 | `REGB_ADDR_MAP0_MSK_ADDRMAP3_ADDRMAP_BANK_B2  )
`define REGB_ADDR_MAP0_ONEBITRO_MSK_ADDRMAP3 ( 32'h0  )
`define REGB_ADDR_MAP0_COMPANION_MSK_ADDRMAP3 ( 32'b0  )
`define REGB_ADDR_MAP0_ONETOSET_MSK_ADDRMAP3 ( 32'h0  )
`define REGB_ADDR_MAP0_ONETOCLR_MSK_ADDRMAP3 ( 32'h0  )
`define REGB_ADDR_MAP0_DFLT_ADDRMAP3 ( 32'h0 | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP3_ADDRMAP_BANK_B0) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP3_ADDRMAP_BANK_B0) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP3_ADDRMAP_BANK_B1) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP3_ADDRMAP_BANK_B1) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP3_ADDRMAP_BANK_B2) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP3_ADDRMAP_BANK_B2)  )
`define REGB_ADDR_MAP0_SIZE_ADDRMAP3 22

// Register ADDRMAP4 
`define REGB_ADDR_MAP0_ADDRMAP4_ADDR `SHIFTAPBADDR( 32'h00030010 )
`define REGB_ADDR_MAP0_MSK_ADDRMAP4_ADDRMAP_BG_B0 32'b00000000000000000000000000111111
`define REGB_ADDR_MAP0_SIZE_ADDRMAP4_ADDRMAP_BG_B0 6
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP4_ADDRMAP_BG_B0 0
`define REGB_ADDR_MAP0_DFLT_ADDRMAP4_ADDRMAP_BG_B0 6'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP4_ADDRMAP_BG_B1 32'b00000000000000000011111100000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP4_ADDRMAP_BG_B1 6
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP4_ADDRMAP_BG_B1 8
`define REGB_ADDR_MAP0_DFLT_ADDRMAP4_ADDRMAP_BG_B1 6'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP4_ADDRMAP_BG_B2 32'b00000000001111110000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP4_ADDRMAP_BG_B2 6
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP4_ADDRMAP_BG_B2 16
`define REGB_ADDR_MAP0_DFLT_ADDRMAP4_ADDRMAP_BG_B2 6'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP4 ( `REGB_ADDR_MAP0_MSK_ADDRMAP4_ADDRMAP_BG_B0 | `REGB_ADDR_MAP0_MSK_ADDRMAP4_ADDRMAP_BG_B1 | `REGB_ADDR_MAP0_MSK_ADDRMAP4_ADDRMAP_BG_B2 )
`define REGB_ADDR_MAP0_RWONLY_MSK_ADDRMAP4 ( 32'h0 | `REGB_ADDR_MAP0_MSK_ADDRMAP4_ADDRMAP_BG_B0 | `REGB_ADDR_MAP0_MSK_ADDRMAP4_ADDRMAP_BG_B1  )
`define REGB_ADDR_MAP0_ONEBITRO_MSK_ADDRMAP4 ( 32'h0  )
`define REGB_ADDR_MAP0_COMPANION_MSK_ADDRMAP4 ( 32'b0  )
`define REGB_ADDR_MAP0_ONETOSET_MSK_ADDRMAP4 ( 32'h0  )
`define REGB_ADDR_MAP0_ONETOCLR_MSK_ADDRMAP4 ( 32'h0  )
`define REGB_ADDR_MAP0_DFLT_ADDRMAP4 ( 32'h0 | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP4_ADDRMAP_BG_B0) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP4_ADDRMAP_BG_B0) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP4_ADDRMAP_BG_B1) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP4_ADDRMAP_BG_B1)  )
`define REGB_ADDR_MAP0_SIZE_ADDRMAP4 22

// Register ADDRMAP5 
`define REGB_ADDR_MAP0_ADDRMAP5_ADDR `SHIFTAPBADDR( 32'h00030014 )
`define REGB_ADDR_MAP0_MSK_ADDRMAP5_ADDRMAP_COL_B7 32'b00000000000000000000000000011111
`define REGB_ADDR_MAP0_SIZE_ADDRMAP5_ADDRMAP_COL_B7 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP5_ADDRMAP_COL_B7 0
`define REGB_ADDR_MAP0_DFLT_ADDRMAP5_ADDRMAP_COL_B7 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP5_ADDRMAP_COL_B8 32'b00000000000000000001111100000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP5_ADDRMAP_COL_B8 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP5_ADDRMAP_COL_B8 8
`define REGB_ADDR_MAP0_DFLT_ADDRMAP5_ADDRMAP_COL_B8 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP5_ADDRMAP_COL_B9 32'b00000000000111110000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP5_ADDRMAP_COL_B9 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP5_ADDRMAP_COL_B9 16
`define REGB_ADDR_MAP0_DFLT_ADDRMAP5_ADDRMAP_COL_B9 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP5_ADDRMAP_COL_B10 32'b00011111000000000000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP5_ADDRMAP_COL_B10 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP5_ADDRMAP_COL_B10 24
`define REGB_ADDR_MAP0_DFLT_ADDRMAP5_ADDRMAP_COL_B10 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP5 ( `REGB_ADDR_MAP0_MSK_ADDRMAP5_ADDRMAP_COL_B7 | `REGB_ADDR_MAP0_MSK_ADDRMAP5_ADDRMAP_COL_B8 | `REGB_ADDR_MAP0_MSK_ADDRMAP5_ADDRMAP_COL_B9 | `REGB_ADDR_MAP0_MSK_ADDRMAP5_ADDRMAP_COL_B10 )
`define REGB_ADDR_MAP0_RWONLY_MSK_ADDRMAP5 ( 32'h0 | `REGB_ADDR_MAP0_MSK_ADDRMAP5_ADDRMAP_COL_B7 | `REGB_ADDR_MAP0_MSK_ADDRMAP5_ADDRMAP_COL_B8 | `REGB_ADDR_MAP0_MSK_ADDRMAP5_ADDRMAP_COL_B9 | `REGB_ADDR_MAP0_MSK_ADDRMAP5_ADDRMAP_COL_B10  )
`define REGB_ADDR_MAP0_ONEBITRO_MSK_ADDRMAP5 ( 32'h0  )
`define REGB_ADDR_MAP0_COMPANION_MSK_ADDRMAP5 ( 32'b0  )
`define REGB_ADDR_MAP0_ONETOSET_MSK_ADDRMAP5 ( 32'h0  )
`define REGB_ADDR_MAP0_ONETOCLR_MSK_ADDRMAP5 ( 32'h0  )
`define REGB_ADDR_MAP0_DFLT_ADDRMAP5 ( 32'h0 | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP5_ADDRMAP_COL_B7) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP5_ADDRMAP_COL_B7) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP5_ADDRMAP_COL_B8) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP5_ADDRMAP_COL_B8) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP5_ADDRMAP_COL_B9) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP5_ADDRMAP_COL_B9) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP5_ADDRMAP_COL_B10) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP5_ADDRMAP_COL_B10)  )
`define REGB_ADDR_MAP0_SIZE_ADDRMAP5 29

// Register ADDRMAP6 
`define REGB_ADDR_MAP0_ADDRMAP6_ADDR `SHIFTAPBADDR( 32'h00030018 )
`define REGB_ADDR_MAP0_MSK_ADDRMAP6_ADDRMAP_COL_B3 32'b00000000000000000000000000001111
`define REGB_ADDR_MAP0_SIZE_ADDRMAP6_ADDRMAP_COL_B3 4
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP6_ADDRMAP_COL_B3 0
`define REGB_ADDR_MAP0_DFLT_ADDRMAP6_ADDRMAP_COL_B3 4'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP6_ADDRMAP_COL_B4 32'b00000000000000000000111100000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP6_ADDRMAP_COL_B4 4
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP6_ADDRMAP_COL_B4 8
`define REGB_ADDR_MAP0_DFLT_ADDRMAP6_ADDRMAP_COL_B4 4'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP6_ADDRMAP_COL_B5 32'b00000000000011110000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP6_ADDRMAP_COL_B5 4
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP6_ADDRMAP_COL_B5 16
`define REGB_ADDR_MAP0_DFLT_ADDRMAP6_ADDRMAP_COL_B5 4'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP6_ADDRMAP_COL_B6 32'b00001111000000000000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP6_ADDRMAP_COL_B6 4
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP6_ADDRMAP_COL_B6 24
`define REGB_ADDR_MAP0_DFLT_ADDRMAP6_ADDRMAP_COL_B6 4'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP6 ( `REGB_ADDR_MAP0_MSK_ADDRMAP6_ADDRMAP_COL_B3 | `REGB_ADDR_MAP0_MSK_ADDRMAP6_ADDRMAP_COL_B4 | `REGB_ADDR_MAP0_MSK_ADDRMAP6_ADDRMAP_COL_B5 | `REGB_ADDR_MAP0_MSK_ADDRMAP6_ADDRMAP_COL_B6 )
`define REGB_ADDR_MAP0_RWONLY_MSK_ADDRMAP6 ( 32'h0 | `REGB_ADDR_MAP0_MSK_ADDRMAP6_ADDRMAP_COL_B3 | `REGB_ADDR_MAP0_MSK_ADDRMAP6_ADDRMAP_COL_B4 | `REGB_ADDR_MAP0_MSK_ADDRMAP6_ADDRMAP_COL_B5 | `REGB_ADDR_MAP0_MSK_ADDRMAP6_ADDRMAP_COL_B6  )
`define REGB_ADDR_MAP0_ONEBITRO_MSK_ADDRMAP6 ( 32'h0  )
`define REGB_ADDR_MAP0_COMPANION_MSK_ADDRMAP6 ( 32'b0  )
`define REGB_ADDR_MAP0_ONETOSET_MSK_ADDRMAP6 ( 32'h0  )
`define REGB_ADDR_MAP0_ONETOCLR_MSK_ADDRMAP6 ( 32'h0  )
`define REGB_ADDR_MAP0_DFLT_ADDRMAP6 ( 32'h0 | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP6_ADDRMAP_COL_B3) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP6_ADDRMAP_COL_B3) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP6_ADDRMAP_COL_B4) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP6_ADDRMAP_COL_B4) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP6_ADDRMAP_COL_B5) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP6_ADDRMAP_COL_B5) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP6_ADDRMAP_COL_B6) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP6_ADDRMAP_COL_B6)  )
`define REGB_ADDR_MAP0_SIZE_ADDRMAP6 28

// Register ADDRMAP7 
`define REGB_ADDR_MAP0_ADDRMAP7_ADDR `SHIFTAPBADDR( 32'h0003001c )
`define REGB_ADDR_MAP0_MSK_ADDRMAP7_ADDRMAP_ROW_B14 32'b00000000000000000000000000011111
`define REGB_ADDR_MAP0_SIZE_ADDRMAP7_ADDRMAP_ROW_B14 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP7_ADDRMAP_ROW_B14 0
`define REGB_ADDR_MAP0_DFLT_ADDRMAP7_ADDRMAP_ROW_B14 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP7_ADDRMAP_ROW_B15 32'b00000000000000000001111100000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP7_ADDRMAP_ROW_B15 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP7_ADDRMAP_ROW_B15 8
`define REGB_ADDR_MAP0_DFLT_ADDRMAP7_ADDRMAP_ROW_B15 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP7_ADDRMAP_ROW_B16 32'b00000000000111110000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP7_ADDRMAP_ROW_B16 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP7_ADDRMAP_ROW_B16 16
`define REGB_ADDR_MAP0_DFLT_ADDRMAP7_ADDRMAP_ROW_B16 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP7_ADDRMAP_ROW_B17 32'b00011111000000000000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP7_ADDRMAP_ROW_B17 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP7_ADDRMAP_ROW_B17 24
`define REGB_ADDR_MAP0_DFLT_ADDRMAP7_ADDRMAP_ROW_B17 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP7 ( `REGB_ADDR_MAP0_MSK_ADDRMAP7_ADDRMAP_ROW_B14 | `REGB_ADDR_MAP0_MSK_ADDRMAP7_ADDRMAP_ROW_B15 | `REGB_ADDR_MAP0_MSK_ADDRMAP7_ADDRMAP_ROW_B16 | `REGB_ADDR_MAP0_MSK_ADDRMAP7_ADDRMAP_ROW_B17 )
`define REGB_ADDR_MAP0_RWONLY_MSK_ADDRMAP7 ( 32'h0 | `REGB_ADDR_MAP0_MSK_ADDRMAP7_ADDRMAP_ROW_B14 | `REGB_ADDR_MAP0_MSK_ADDRMAP7_ADDRMAP_ROW_B15 | `REGB_ADDR_MAP0_MSK_ADDRMAP7_ADDRMAP_ROW_B16 | `REGB_ADDR_MAP0_MSK_ADDRMAP7_ADDRMAP_ROW_B17  )
`define REGB_ADDR_MAP0_ONEBITRO_MSK_ADDRMAP7 ( 32'h0  )
`define REGB_ADDR_MAP0_COMPANION_MSK_ADDRMAP7 ( 32'b0  )
`define REGB_ADDR_MAP0_ONETOSET_MSK_ADDRMAP7 ( 32'h0  )
`define REGB_ADDR_MAP0_ONETOCLR_MSK_ADDRMAP7 ( 32'h0  )
`define REGB_ADDR_MAP0_DFLT_ADDRMAP7 ( 32'h0 | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP7_ADDRMAP_ROW_B14) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP7_ADDRMAP_ROW_B14) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP7_ADDRMAP_ROW_B15) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP7_ADDRMAP_ROW_B15) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP7_ADDRMAP_ROW_B16) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP7_ADDRMAP_ROW_B16) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP7_ADDRMAP_ROW_B17) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP7_ADDRMAP_ROW_B17)  )
`define REGB_ADDR_MAP0_SIZE_ADDRMAP7 29

// Register ADDRMAP8 
`define REGB_ADDR_MAP0_ADDRMAP8_ADDR `SHIFTAPBADDR( 32'h00030020 )
`define REGB_ADDR_MAP0_MSK_ADDRMAP8_ADDRMAP_ROW_B10 32'b00000000000000000000000000011111
`define REGB_ADDR_MAP0_SIZE_ADDRMAP8_ADDRMAP_ROW_B10 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP8_ADDRMAP_ROW_B10 0
`define REGB_ADDR_MAP0_DFLT_ADDRMAP8_ADDRMAP_ROW_B10 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP8_ADDRMAP_ROW_B11 32'b00000000000000000001111100000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP8_ADDRMAP_ROW_B11 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP8_ADDRMAP_ROW_B11 8
`define REGB_ADDR_MAP0_DFLT_ADDRMAP8_ADDRMAP_ROW_B11 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP8_ADDRMAP_ROW_B12 32'b00000000000111110000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP8_ADDRMAP_ROW_B12 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP8_ADDRMAP_ROW_B12 16
`define REGB_ADDR_MAP0_DFLT_ADDRMAP8_ADDRMAP_ROW_B12 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP8_ADDRMAP_ROW_B13 32'b00011111000000000000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP8_ADDRMAP_ROW_B13 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP8_ADDRMAP_ROW_B13 24
`define REGB_ADDR_MAP0_DFLT_ADDRMAP8_ADDRMAP_ROW_B13 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP8 ( `REGB_ADDR_MAP0_MSK_ADDRMAP8_ADDRMAP_ROW_B10 | `REGB_ADDR_MAP0_MSK_ADDRMAP8_ADDRMAP_ROW_B11 | `REGB_ADDR_MAP0_MSK_ADDRMAP8_ADDRMAP_ROW_B12 | `REGB_ADDR_MAP0_MSK_ADDRMAP8_ADDRMAP_ROW_B13 )
`define REGB_ADDR_MAP0_RWONLY_MSK_ADDRMAP8 ( 32'h0 | `REGB_ADDR_MAP0_MSK_ADDRMAP8_ADDRMAP_ROW_B10 | `REGB_ADDR_MAP0_MSK_ADDRMAP8_ADDRMAP_ROW_B11 | `REGB_ADDR_MAP0_MSK_ADDRMAP8_ADDRMAP_ROW_B12 | `REGB_ADDR_MAP0_MSK_ADDRMAP8_ADDRMAP_ROW_B13  )
`define REGB_ADDR_MAP0_ONEBITRO_MSK_ADDRMAP8 ( 32'h0  )
`define REGB_ADDR_MAP0_COMPANION_MSK_ADDRMAP8 ( 32'b0  )
`define REGB_ADDR_MAP0_ONETOSET_MSK_ADDRMAP8 ( 32'h0  )
`define REGB_ADDR_MAP0_ONETOCLR_MSK_ADDRMAP8 ( 32'h0  )
`define REGB_ADDR_MAP0_DFLT_ADDRMAP8 ( 32'h0 | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP8_ADDRMAP_ROW_B10) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP8_ADDRMAP_ROW_B10) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP8_ADDRMAP_ROW_B11) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP8_ADDRMAP_ROW_B11) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP8_ADDRMAP_ROW_B12) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP8_ADDRMAP_ROW_B12) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP8_ADDRMAP_ROW_B13) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP8_ADDRMAP_ROW_B13)  )
`define REGB_ADDR_MAP0_SIZE_ADDRMAP8 29

// Register ADDRMAP9 
`define REGB_ADDR_MAP0_ADDRMAP9_ADDR `SHIFTAPBADDR( 32'h00030024 )
`define REGB_ADDR_MAP0_MSK_ADDRMAP9_ADDRMAP_ROW_B6 32'b00000000000000000000000000011111
`define REGB_ADDR_MAP0_SIZE_ADDRMAP9_ADDRMAP_ROW_B6 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP9_ADDRMAP_ROW_B6 0
`define REGB_ADDR_MAP0_DFLT_ADDRMAP9_ADDRMAP_ROW_B6 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP9_ADDRMAP_ROW_B7 32'b00000000000000000001111100000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP9_ADDRMAP_ROW_B7 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP9_ADDRMAP_ROW_B7 8
`define REGB_ADDR_MAP0_DFLT_ADDRMAP9_ADDRMAP_ROW_B7 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP9_ADDRMAP_ROW_B8 32'b00000000000111110000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP9_ADDRMAP_ROW_B8 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP9_ADDRMAP_ROW_B8 16
`define REGB_ADDR_MAP0_DFLT_ADDRMAP9_ADDRMAP_ROW_B8 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP9_ADDRMAP_ROW_B9 32'b00011111000000000000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP9_ADDRMAP_ROW_B9 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP9_ADDRMAP_ROW_B9 24
`define REGB_ADDR_MAP0_DFLT_ADDRMAP9_ADDRMAP_ROW_B9 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP9 ( `REGB_ADDR_MAP0_MSK_ADDRMAP9_ADDRMAP_ROW_B6 | `REGB_ADDR_MAP0_MSK_ADDRMAP9_ADDRMAP_ROW_B7 | `REGB_ADDR_MAP0_MSK_ADDRMAP9_ADDRMAP_ROW_B8 | `REGB_ADDR_MAP0_MSK_ADDRMAP9_ADDRMAP_ROW_B9 )
`define REGB_ADDR_MAP0_RWONLY_MSK_ADDRMAP9 ( 32'h0 | `REGB_ADDR_MAP0_MSK_ADDRMAP9_ADDRMAP_ROW_B6 | `REGB_ADDR_MAP0_MSK_ADDRMAP9_ADDRMAP_ROW_B7 | `REGB_ADDR_MAP0_MSK_ADDRMAP9_ADDRMAP_ROW_B8 | `REGB_ADDR_MAP0_MSK_ADDRMAP9_ADDRMAP_ROW_B9  )
`define REGB_ADDR_MAP0_ONEBITRO_MSK_ADDRMAP9 ( 32'h0  )
`define REGB_ADDR_MAP0_COMPANION_MSK_ADDRMAP9 ( 32'b0  )
`define REGB_ADDR_MAP0_ONETOSET_MSK_ADDRMAP9 ( 32'h0  )
`define REGB_ADDR_MAP0_ONETOCLR_MSK_ADDRMAP9 ( 32'h0  )
`define REGB_ADDR_MAP0_DFLT_ADDRMAP9 ( 32'h0 | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP9_ADDRMAP_ROW_B6) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP9_ADDRMAP_ROW_B6) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP9_ADDRMAP_ROW_B7) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP9_ADDRMAP_ROW_B7) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP9_ADDRMAP_ROW_B8) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP9_ADDRMAP_ROW_B8) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP9_ADDRMAP_ROW_B9) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP9_ADDRMAP_ROW_B9)  )
`define REGB_ADDR_MAP0_SIZE_ADDRMAP9 29

// Register ADDRMAP10 
`define REGB_ADDR_MAP0_ADDRMAP10_ADDR `SHIFTAPBADDR( 32'h00030028 )
`define REGB_ADDR_MAP0_MSK_ADDRMAP10_ADDRMAP_ROW_B2 32'b00000000000000000000000000011111
`define REGB_ADDR_MAP0_SIZE_ADDRMAP10_ADDRMAP_ROW_B2 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP10_ADDRMAP_ROW_B2 0
`define REGB_ADDR_MAP0_DFLT_ADDRMAP10_ADDRMAP_ROW_B2 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP10_ADDRMAP_ROW_B3 32'b00000000000000000001111100000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP10_ADDRMAP_ROW_B3 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP10_ADDRMAP_ROW_B3 8
`define REGB_ADDR_MAP0_DFLT_ADDRMAP10_ADDRMAP_ROW_B3 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP10_ADDRMAP_ROW_B4 32'b00000000000111110000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP10_ADDRMAP_ROW_B4 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP10_ADDRMAP_ROW_B4 16
`define REGB_ADDR_MAP0_DFLT_ADDRMAP10_ADDRMAP_ROW_B4 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP10_ADDRMAP_ROW_B5 32'b00011111000000000000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP10_ADDRMAP_ROW_B5 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP10_ADDRMAP_ROW_B5 24
`define REGB_ADDR_MAP0_DFLT_ADDRMAP10_ADDRMAP_ROW_B5 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP10 ( `REGB_ADDR_MAP0_MSK_ADDRMAP10_ADDRMAP_ROW_B2 | `REGB_ADDR_MAP0_MSK_ADDRMAP10_ADDRMAP_ROW_B3 | `REGB_ADDR_MAP0_MSK_ADDRMAP10_ADDRMAP_ROW_B4 | `REGB_ADDR_MAP0_MSK_ADDRMAP10_ADDRMAP_ROW_B5 )
`define REGB_ADDR_MAP0_RWONLY_MSK_ADDRMAP10 ( 32'h0 | `REGB_ADDR_MAP0_MSK_ADDRMAP10_ADDRMAP_ROW_B2 | `REGB_ADDR_MAP0_MSK_ADDRMAP10_ADDRMAP_ROW_B3 | `REGB_ADDR_MAP0_MSK_ADDRMAP10_ADDRMAP_ROW_B4 | `REGB_ADDR_MAP0_MSK_ADDRMAP10_ADDRMAP_ROW_B5  )
`define REGB_ADDR_MAP0_ONEBITRO_MSK_ADDRMAP10 ( 32'h0  )
`define REGB_ADDR_MAP0_COMPANION_MSK_ADDRMAP10 ( 32'b0  )
`define REGB_ADDR_MAP0_ONETOSET_MSK_ADDRMAP10 ( 32'h0  )
`define REGB_ADDR_MAP0_ONETOCLR_MSK_ADDRMAP10 ( 32'h0  )
`define REGB_ADDR_MAP0_DFLT_ADDRMAP10 ( 32'h0 | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP10_ADDRMAP_ROW_B2) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP10_ADDRMAP_ROW_B2) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP10_ADDRMAP_ROW_B3) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP10_ADDRMAP_ROW_B3) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP10_ADDRMAP_ROW_B4) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP10_ADDRMAP_ROW_B4) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP10_ADDRMAP_ROW_B5) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP10_ADDRMAP_ROW_B5)  )
`define REGB_ADDR_MAP0_SIZE_ADDRMAP10 29

// Register ADDRMAP11 
`define REGB_ADDR_MAP0_ADDRMAP11_ADDR `SHIFTAPBADDR( 32'h0003002c )
`define REGB_ADDR_MAP0_MSK_ADDRMAP11_ADDRMAP_ROW_B0 32'b00000000000000000000000000011111
`define REGB_ADDR_MAP0_SIZE_ADDRMAP11_ADDRMAP_ROW_B0 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP11_ADDRMAP_ROW_B0 0
`define REGB_ADDR_MAP0_DFLT_ADDRMAP11_ADDRMAP_ROW_B0 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP11_ADDRMAP_ROW_B1 32'b00000000000000000001111100000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP11_ADDRMAP_ROW_B1 5
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP11_ADDRMAP_ROW_B1 8
`define REGB_ADDR_MAP0_DFLT_ADDRMAP11_ADDRMAP_ROW_B1 5'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP11 ( `REGB_ADDR_MAP0_MSK_ADDRMAP11_ADDRMAP_ROW_B0 | `REGB_ADDR_MAP0_MSK_ADDRMAP11_ADDRMAP_ROW_B1 )
`define REGB_ADDR_MAP0_RWONLY_MSK_ADDRMAP11 ( 32'h0 | `REGB_ADDR_MAP0_MSK_ADDRMAP11_ADDRMAP_ROW_B0 | `REGB_ADDR_MAP0_MSK_ADDRMAP11_ADDRMAP_ROW_B1  )
`define REGB_ADDR_MAP0_ONEBITRO_MSK_ADDRMAP11 ( 32'h0  )
`define REGB_ADDR_MAP0_COMPANION_MSK_ADDRMAP11 ( 32'b0  )
`define REGB_ADDR_MAP0_ONETOSET_MSK_ADDRMAP11 ( 32'h0  )
`define REGB_ADDR_MAP0_ONETOCLR_MSK_ADDRMAP11 ( 32'h0  )
`define REGB_ADDR_MAP0_DFLT_ADDRMAP11 ( 32'h0 | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP11_ADDRMAP_ROW_B0) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP11_ADDRMAP_ROW_B0) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP11_ADDRMAP_ROW_B1) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP11_ADDRMAP_ROW_B1)  )
`define REGB_ADDR_MAP0_SIZE_ADDRMAP11 13

// Register ADDRMAP12 
`define REGB_ADDR_MAP0_ADDRMAP12_ADDR `SHIFTAPBADDR( 32'h00030030 )
`define REGB_ADDR_MAP0_MSK_ADDRMAP12_NONBINARY_DEVICE_DENSITY 32'b00000000000000000000000000000111
`define REGB_ADDR_MAP0_SIZE_ADDRMAP12_NONBINARY_DEVICE_DENSITY 3
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP12_NONBINARY_DEVICE_DENSITY 0
`define REGB_ADDR_MAP0_DFLT_ADDRMAP12_NONBINARY_DEVICE_DENSITY 3'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP12_BANK_HASH_EN 32'b00000000000000000000000000010000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP12_BANK_HASH_EN 1
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP12_BANK_HASH_EN 4
`define REGB_ADDR_MAP0_DFLT_ADDRMAP12_BANK_HASH_EN 1'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP12_LPDDR_MIXED_PKG_EN 32'b00000000000000000000000100000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP12_LPDDR_MIXED_PKG_EN 1
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP12_LPDDR_MIXED_PKG_EN 8
`define REGB_ADDR_MAP0_DFLT_ADDRMAP12_LPDDR_MIXED_PKG_EN 1'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP12_LPDDR_MIXED_PKG_X16_SIZE 32'b00000000000011110000000000000000
`define REGB_ADDR_MAP0_SIZE_ADDRMAP12_LPDDR_MIXED_PKG_X16_SIZE 4
`define REGB_ADDR_MAP0_OFFSET_ADDRMAP12_LPDDR_MIXED_PKG_X16_SIZE 16
`define REGB_ADDR_MAP0_DFLT_ADDRMAP12_LPDDR_MIXED_PKG_X16_SIZE 4'h0
`define REGB_ADDR_MAP0_MSK_ADDRMAP12 ( `REGB_ADDR_MAP0_MSK_ADDRMAP12_NONBINARY_DEVICE_DENSITY | `REGB_ADDR_MAP0_MSK_ADDRMAP12_BANK_HASH_EN | `REGB_ADDR_MAP0_MSK_ADDRMAP12_LPDDR_MIXED_PKG_EN | `REGB_ADDR_MAP0_MSK_ADDRMAP12_LPDDR_MIXED_PKG_X16_SIZE )
`define REGB_ADDR_MAP0_RWONLY_MSK_ADDRMAP12 ( 32'h0 | `REGB_ADDR_MAP0_MSK_ADDRMAP12_NONBINARY_DEVICE_DENSITY | `REGB_ADDR_MAP0_MSK_ADDRMAP12_BANK_HASH_EN  )
`define REGB_ADDR_MAP0_ONEBITRO_MSK_ADDRMAP12 ( 32'h0  )
`define REGB_ADDR_MAP0_COMPANION_MSK_ADDRMAP12 ( 32'b0  )
`define REGB_ADDR_MAP0_ONETOSET_MSK_ADDRMAP12 ( 32'h0  )
`define REGB_ADDR_MAP0_ONETOCLR_MSK_ADDRMAP12 ( 32'h0  )
`define REGB_ADDR_MAP0_DFLT_ADDRMAP12 ( 32'h0 | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP12_NONBINARY_DEVICE_DENSITY) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP12_NONBINARY_DEVICE_DENSITY) | ((`REGB_ADDR_MAP0_DFLT_ADDRMAP12_BANK_HASH_EN) << `REGB_ADDR_MAP0_OFFSET_ADDRMAP12_BANK_HASH_EN)  )
`define REGB_ADDR_MAP0_SIZE_ADDRMAP12 20





`define UMCTL2_REGS_REGB_ADDR_MAP1_BASE_ADDRESS 32'h31000
`define UMCTL2_REGS_REGB_ADDR_MAP1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT0_BASE_ADDRESS 32'h20000
`define UMCTL2_REGS_REGB_ARB_PORT0_RANGE 32'h1000


// Register PCCFG 
`define REGB_ARB_PORT0_PCCFG_ADDR `SHIFTAPBADDR( 32'h00020000 )
`define REGB_ARB_PORT0_MSK_PCCFG_GO2CRITICAL_EN 32'b00000000000000000000000000000001
`define REGB_ARB_PORT0_SIZE_PCCFG_GO2CRITICAL_EN 1
`define REGB_ARB_PORT0_OFFSET_PCCFG_GO2CRITICAL_EN 0
`define REGB_ARB_PORT0_DFLT_PCCFG_GO2CRITICAL_EN 1'h0
`define REGB_ARB_PORT0_MSK_PCCFG_PAGEMATCH_LIMIT 32'b00000000000000000000000000010000
`define REGB_ARB_PORT0_SIZE_PCCFG_PAGEMATCH_LIMIT 1
`define REGB_ARB_PORT0_OFFSET_PCCFG_PAGEMATCH_LIMIT 4
`define REGB_ARB_PORT0_DFLT_PCCFG_PAGEMATCH_LIMIT 1'h0
`define REGB_ARB_PORT0_MSK_PCCFG_DCH_DENSITY_RATIO 32'b00000000000000000011000000000000
`define REGB_ARB_PORT0_SIZE_PCCFG_DCH_DENSITY_RATIO 2
`define REGB_ARB_PORT0_OFFSET_PCCFG_DCH_DENSITY_RATIO 12
`define REGB_ARB_PORT0_DFLT_PCCFG_DCH_DENSITY_RATIO 2'h0
`define REGB_ARB_PORT0_MSK_PCCFG ( `REGB_ARB_PORT0_MSK_PCCFG_GO2CRITICAL_EN | `REGB_ARB_PORT0_MSK_PCCFG_PAGEMATCH_LIMIT | `REGB_ARB_PORT0_MSK_PCCFG_DCH_DENSITY_RATIO )
`define REGB_ARB_PORT0_RWONLY_MSK_PCCFG ( 32'h0 | `REGB_ARB_PORT0_MSK_PCCFG_GO2CRITICAL_EN | `REGB_ARB_PORT0_MSK_PCCFG_PAGEMATCH_LIMIT  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_PCCFG ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_PCCFG ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_PCCFG ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_PCCFG ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_PCCFG ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_PCCFG_GO2CRITICAL_EN) << `REGB_ARB_PORT0_OFFSET_PCCFG_GO2CRITICAL_EN) | ((`REGB_ARB_PORT0_DFLT_PCCFG_PAGEMATCH_LIMIT) << `REGB_ARB_PORT0_OFFSET_PCCFG_PAGEMATCH_LIMIT)  )
`define REGB_ARB_PORT0_SIZE_PCCFG 14

// Register PCFGR 
`define REGB_ARB_PORT0_PCFGR_ADDR `SHIFTAPBADDR( 32'h00020004 )
`define REGB_ARB_PORT0_MSK_PCFGR_RD_PORT_PRIORITY 32'b00000000000000000000001111111111
`define REGB_ARB_PORT0_SIZE_PCFGR_RD_PORT_PRIORITY 10
`define REGB_ARB_PORT0_OFFSET_PCFGR_RD_PORT_PRIORITY 0
`define REGB_ARB_PORT0_DFLT_PCFGR_RD_PORT_PRIORITY 10'h1f
`define REGB_ARB_PORT0_MSK_PCFGR_READ_REORDER_BYPASS_EN 32'b00000000000000000000100000000000
`define REGB_ARB_PORT0_SIZE_PCFGR_READ_REORDER_BYPASS_EN 1
`define REGB_ARB_PORT0_OFFSET_PCFGR_READ_REORDER_BYPASS_EN 11
`define REGB_ARB_PORT0_DFLT_PCFGR_READ_REORDER_BYPASS_EN 1'h0
`define REGB_ARB_PORT0_MSK_PCFGR_RD_PORT_AGING_EN 32'b00000000000000000001000000000000
`define REGB_ARB_PORT0_SIZE_PCFGR_RD_PORT_AGING_EN 1
`define REGB_ARB_PORT0_OFFSET_PCFGR_RD_PORT_AGING_EN 12
`define REGB_ARB_PORT0_DFLT_PCFGR_RD_PORT_AGING_EN 1'h1
`define REGB_ARB_PORT0_MSK_PCFGR_RD_PORT_URGENT_EN 32'b00000000000000000010000000000000
`define REGB_ARB_PORT0_SIZE_PCFGR_RD_PORT_URGENT_EN 1
`define REGB_ARB_PORT0_OFFSET_PCFGR_RD_PORT_URGENT_EN 13
`define REGB_ARB_PORT0_DFLT_PCFGR_RD_PORT_URGENT_EN 1'h0
`define REGB_ARB_PORT0_MSK_PCFGR_RD_PORT_PAGEMATCH_EN 32'b00000000000000000100000000000000
`define REGB_ARB_PORT0_SIZE_PCFGR_RD_PORT_PAGEMATCH_EN 1
`define REGB_ARB_PORT0_OFFSET_PCFGR_RD_PORT_PAGEMATCH_EN 14
`define REGB_ARB_PORT0_DFLT_PCFGR_RD_PORT_PAGEMATCH_EN (`MEMC_DDR4_EN==1) ? 1'h0 : 1'h1
`define REGB_ARB_PORT0_MSK_PCFGR_RDWR_ORDERED_EN 32'b00000000000000010000000000000000
`define REGB_ARB_PORT0_SIZE_PCFGR_RDWR_ORDERED_EN 1
`define REGB_ARB_PORT0_OFFSET_PCFGR_RDWR_ORDERED_EN 16
`define REGB_ARB_PORT0_DFLT_PCFGR_RDWR_ORDERED_EN 1'h0
`define REGB_ARB_PORT0_MSK_PCFGR_RRB_LOCK_THRESHOLD 32'b00000000111100000000000000000000
`define REGB_ARB_PORT0_SIZE_PCFGR_RRB_LOCK_THRESHOLD 4
`define REGB_ARB_PORT0_OFFSET_PCFGR_RRB_LOCK_THRESHOLD 20
`define REGB_ARB_PORT0_DFLT_PCFGR_RRB_LOCK_THRESHOLD 4'h0
`define REGB_ARB_PORT0_MSK_PCFGR ( `REGB_ARB_PORT0_MSK_PCFGR_RD_PORT_PRIORITY | `REGB_ARB_PORT0_MSK_PCFGR_READ_REORDER_BYPASS_EN | `REGB_ARB_PORT0_MSK_PCFGR_RD_PORT_AGING_EN | `REGB_ARB_PORT0_MSK_PCFGR_RD_PORT_URGENT_EN | `REGB_ARB_PORT0_MSK_PCFGR_RD_PORT_PAGEMATCH_EN | `REGB_ARB_PORT0_MSK_PCFGR_RDWR_ORDERED_EN | `REGB_ARB_PORT0_MSK_PCFGR_RRB_LOCK_THRESHOLD )
`define REGB_ARB_PORT0_RWONLY_MSK_PCFGR ( 32'h0 | `REGB_ARB_PORT0_MSK_PCFGR_RD_PORT_PRIORITY | `REGB_ARB_PORT0_MSK_PCFGR_RD_PORT_AGING_EN | `REGB_ARB_PORT0_MSK_PCFGR_RD_PORT_URGENT_EN | `REGB_ARB_PORT0_MSK_PCFGR_RD_PORT_PAGEMATCH_EN | `REGB_ARB_PORT0_MSK_PCFGR_RRB_LOCK_THRESHOLD  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_PCFGR ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_PCFGR ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_PCFGR ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_PCFGR ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_PCFGR ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_PCFGR_RD_PORT_PRIORITY) << `REGB_ARB_PORT0_OFFSET_PCFGR_RD_PORT_PRIORITY) | ((`REGB_ARB_PORT0_DFLT_PCFGR_RD_PORT_AGING_EN) << `REGB_ARB_PORT0_OFFSET_PCFGR_RD_PORT_AGING_EN) | ((`REGB_ARB_PORT0_DFLT_PCFGR_RD_PORT_URGENT_EN) << `REGB_ARB_PORT0_OFFSET_PCFGR_RD_PORT_URGENT_EN) | ((`REGB_ARB_PORT0_DFLT_PCFGR_RD_PORT_PAGEMATCH_EN) << `REGB_ARB_PORT0_OFFSET_PCFGR_RD_PORT_PAGEMATCH_EN) | ((`REGB_ARB_PORT0_DFLT_PCFGR_RRB_LOCK_THRESHOLD) << `REGB_ARB_PORT0_OFFSET_PCFGR_RRB_LOCK_THRESHOLD)  )
`define REGB_ARB_PORT0_SIZE_PCFGR 24

// Register PCFGW 
`define REGB_ARB_PORT0_PCFGW_ADDR `SHIFTAPBADDR( 32'h00020008 )
`define REGB_ARB_PORT0_MSK_PCFGW_WR_PORT_PRIORITY 32'b00000000000000000000001111111111
`define REGB_ARB_PORT0_SIZE_PCFGW_WR_PORT_PRIORITY 10
`define REGB_ARB_PORT0_OFFSET_PCFGW_WR_PORT_PRIORITY 0
`define REGB_ARB_PORT0_DFLT_PCFGW_WR_PORT_PRIORITY 10'h1f
`define REGB_ARB_PORT0_MSK_PCFGW_WR_PORT_AGING_EN 32'b00000000000000000001000000000000
`define REGB_ARB_PORT0_SIZE_PCFGW_WR_PORT_AGING_EN 1
`define REGB_ARB_PORT0_OFFSET_PCFGW_WR_PORT_AGING_EN 12
`define REGB_ARB_PORT0_DFLT_PCFGW_WR_PORT_AGING_EN 1'h1
`define REGB_ARB_PORT0_MSK_PCFGW_WR_PORT_URGENT_EN 32'b00000000000000000010000000000000
`define REGB_ARB_PORT0_SIZE_PCFGW_WR_PORT_URGENT_EN 1
`define REGB_ARB_PORT0_OFFSET_PCFGW_WR_PORT_URGENT_EN 13
`define REGB_ARB_PORT0_DFLT_PCFGW_WR_PORT_URGENT_EN 1'h0
`define REGB_ARB_PORT0_MSK_PCFGW_WR_PORT_PAGEMATCH_EN 32'b00000000000000000100000000000000
`define REGB_ARB_PORT0_SIZE_PCFGW_WR_PORT_PAGEMATCH_EN 1
`define REGB_ARB_PORT0_OFFSET_PCFGW_WR_PORT_PAGEMATCH_EN 14
`define REGB_ARB_PORT0_DFLT_PCFGW_WR_PORT_PAGEMATCH_EN 1'h1
`define REGB_ARB_PORT0_MSK_PCFGW_SNF_MODE 32'b00000000000000001000000000000000
`define REGB_ARB_PORT0_SIZE_PCFGW_SNF_MODE 1
`define REGB_ARB_PORT0_OFFSET_PCFGW_SNF_MODE 15
`define REGB_ARB_PORT0_DFLT_PCFGW_SNF_MODE 1'h1
`define REGB_ARB_PORT0_MSK_PCFGW ( `REGB_ARB_PORT0_MSK_PCFGW_WR_PORT_PRIORITY | `REGB_ARB_PORT0_MSK_PCFGW_WR_PORT_AGING_EN | `REGB_ARB_PORT0_MSK_PCFGW_WR_PORT_URGENT_EN | `REGB_ARB_PORT0_MSK_PCFGW_WR_PORT_PAGEMATCH_EN | `REGB_ARB_PORT0_MSK_PCFGW_SNF_MODE )
`define REGB_ARB_PORT0_RWONLY_MSK_PCFGW ( 32'h0 | `REGB_ARB_PORT0_MSK_PCFGW_WR_PORT_PRIORITY | `REGB_ARB_PORT0_MSK_PCFGW_WR_PORT_AGING_EN | `REGB_ARB_PORT0_MSK_PCFGW_WR_PORT_URGENT_EN | `REGB_ARB_PORT0_MSK_PCFGW_WR_PORT_PAGEMATCH_EN  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_PCFGW ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_PCFGW ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_PCFGW ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_PCFGW ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_PCFGW ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_PCFGW_WR_PORT_PRIORITY) << `REGB_ARB_PORT0_OFFSET_PCFGW_WR_PORT_PRIORITY) | ((`REGB_ARB_PORT0_DFLT_PCFGW_WR_PORT_AGING_EN) << `REGB_ARB_PORT0_OFFSET_PCFGW_WR_PORT_AGING_EN) | ((`REGB_ARB_PORT0_DFLT_PCFGW_WR_PORT_URGENT_EN) << `REGB_ARB_PORT0_OFFSET_PCFGW_WR_PORT_URGENT_EN) | ((`REGB_ARB_PORT0_DFLT_PCFGW_WR_PORT_PAGEMATCH_EN) << `REGB_ARB_PORT0_OFFSET_PCFGW_WR_PORT_PAGEMATCH_EN)  )
`define REGB_ARB_PORT0_SIZE_PCFGW 16

































// Register PCTRL 
`define REGB_ARB_PORT0_PCTRL_ADDR `SHIFTAPBADDR( 32'h00020090 )
`define REGB_ARB_PORT0_MSK_PCTRL_PORT_EN 32'b00000000000000000000000000000001
`define REGB_ARB_PORT0_SIZE_PCTRL_PORT_EN 1
`define REGB_ARB_PORT0_OFFSET_PCTRL_PORT_EN 0
`define REGB_ARB_PORT0_DFLT_PCTRL_PORT_EN `UMCTL2_PORT_EN_RESET_VALUE
`define REGB_ARB_PORT0_MSK_PCTRL `REGB_ARB_PORT0_MSK_PCTRL_PORT_EN
`define REGB_ARB_PORT0_RWONLY_MSK_PCTRL ( 32'h0 | `REGB_ARB_PORT0_MSK_PCTRL_PORT_EN  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_PCTRL ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_PCTRL ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_PCTRL ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_PCTRL ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_PCTRL ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_PCTRL_PORT_EN) << `REGB_ARB_PORT0_OFFSET_PCTRL_PORT_EN)  )
`define REGB_ARB_PORT0_SIZE_PCTRL 1

// Register PCFGQOS0 
`define REGB_ARB_PORT0_PCFGQOS0_ADDR `SHIFTAPBADDR( 32'h00020094 )
`define REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_LEVEL1 ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_MLW{1'b1}})
`define REGB_ARB_PORT0_SIZE_PCFGQOS0_RQOS_MAP_LEVEL1 `UMCTL2_XPI_RQOS_MLW
`define REGB_ARB_PORT0_OFFSET_PCFGQOS0_RQOS_MAP_LEVEL1 0
`define REGB_ARB_PORT0_DFLT_PCFGQOS0_RQOS_MAP_LEVEL1 ('h0)
`define REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_LEVEL2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_MLW{1'b1}}, {8{1'b0}} } )
`define REGB_ARB_PORT0_SIZE_PCFGQOS0_RQOS_MAP_LEVEL2 `UMCTL2_XPI_RQOS_MLW
`define REGB_ARB_PORT0_OFFSET_PCFGQOS0_RQOS_MAP_LEVEL2 8
`define REGB_ARB_PORT0_DFLT_PCFGQOS0_RQOS_MAP_LEVEL2 ('he)
`define REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_REGION0 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {16{1'b0}} } )
`define REGB_ARB_PORT0_SIZE_PCFGQOS0_RQOS_MAP_REGION0 `UMCTL2_XPI_RQOS_RW
`define REGB_ARB_PORT0_OFFSET_PCFGQOS0_RQOS_MAP_REGION0 16
`define REGB_ARB_PORT0_DFLT_PCFGQOS0_RQOS_MAP_REGION0 ('h0)
`define REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_REGION1 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {20{1'b0}} } )
`define REGB_ARB_PORT0_SIZE_PCFGQOS0_RQOS_MAP_REGION1 `UMCTL2_XPI_RQOS_RW
`define REGB_ARB_PORT0_OFFSET_PCFGQOS0_RQOS_MAP_REGION1 20
`define REGB_ARB_PORT0_DFLT_PCFGQOS0_RQOS_MAP_REGION1 ('h0)
`define REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_REGION2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_RW{1'b1}}, {24{1'b0}} } )
`define REGB_ARB_PORT0_SIZE_PCFGQOS0_RQOS_MAP_REGION2 `UMCTL2_XPI_RQOS_RW
`define REGB_ARB_PORT0_OFFSET_PCFGQOS0_RQOS_MAP_REGION2 24
`define REGB_ARB_PORT0_DFLT_PCFGQOS0_RQOS_MAP_REGION2 ('h2)
`define REGB_ARB_PORT0_MSK_PCFGQOS0 ( `REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_LEVEL1 | `REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_LEVEL2 | `REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_REGION0 | `REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_REGION1 | `REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_REGION2 )
`define REGB_ARB_PORT0_RWONLY_MSK_PCFGQOS0 ( 32'h0 | `REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_LEVEL1 | `REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_LEVEL2 | `REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_REGION0 | `REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_REGION1 | `REGB_ARB_PORT0_MSK_PCFGQOS0_RQOS_MAP_REGION2  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_PCFGQOS0 ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_PCFGQOS0 ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_PCFGQOS0 ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_PCFGQOS0 ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_PCFGQOS0 ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_PCFGQOS0_RQOS_MAP_LEVEL1) << `REGB_ARB_PORT0_OFFSET_PCFGQOS0_RQOS_MAP_LEVEL1) | ((`REGB_ARB_PORT0_DFLT_PCFGQOS0_RQOS_MAP_LEVEL2) << `REGB_ARB_PORT0_OFFSET_PCFGQOS0_RQOS_MAP_LEVEL2) | ((`REGB_ARB_PORT0_DFLT_PCFGQOS0_RQOS_MAP_REGION0) << `REGB_ARB_PORT0_OFFSET_PCFGQOS0_RQOS_MAP_REGION0) | ((`REGB_ARB_PORT0_DFLT_PCFGQOS0_RQOS_MAP_REGION1) << `REGB_ARB_PORT0_OFFSET_PCFGQOS0_RQOS_MAP_REGION1) | ((`REGB_ARB_PORT0_DFLT_PCFGQOS0_RQOS_MAP_REGION2) << `REGB_ARB_PORT0_OFFSET_PCFGQOS0_RQOS_MAP_REGION2)  )
`define REGB_ARB_PORT0_SIZE_PCFGQOS0 (24+`UMCTL2_XPI_RQOS_RW)

// Register PCFGQOS1 
`define REGB_ARB_PORT0_PCFGQOS1_ADDR `SHIFTAPBADDR( 32'h00020098 )
`define REGB_ARB_PORT0_MSK_PCFGQOS1_RQOS_MAP_TIMEOUTB ( 32'hFFFFFFFF & {`UMCTL2_XPI_RQOS_TW{1'b1}})
`define REGB_ARB_PORT0_SIZE_PCFGQOS1_RQOS_MAP_TIMEOUTB `UMCTL2_XPI_RQOS_TW
`define REGB_ARB_PORT0_OFFSET_PCFGQOS1_RQOS_MAP_TIMEOUTB 0
`define REGB_ARB_PORT0_DFLT_PCFGQOS1_RQOS_MAP_TIMEOUTB ('h0)
`define REGB_ARB_PORT0_MSK_PCFGQOS1_RQOS_MAP_TIMEOUTR ( 32'hFFFFFFFF & { {`UMCTL2_XPI_RQOS_TW{1'b1}}, {16{1'b0}} } )
`define REGB_ARB_PORT0_SIZE_PCFGQOS1_RQOS_MAP_TIMEOUTR `UMCTL2_XPI_RQOS_TW
`define REGB_ARB_PORT0_OFFSET_PCFGQOS1_RQOS_MAP_TIMEOUTR 16
`define REGB_ARB_PORT0_DFLT_PCFGQOS1_RQOS_MAP_TIMEOUTR ('h0)
`define REGB_ARB_PORT0_MSK_PCFGQOS1 ( `REGB_ARB_PORT0_MSK_PCFGQOS1_RQOS_MAP_TIMEOUTB | `REGB_ARB_PORT0_MSK_PCFGQOS1_RQOS_MAP_TIMEOUTR )
`define REGB_ARB_PORT0_RWONLY_MSK_PCFGQOS1 ( 32'h0 | `REGB_ARB_PORT0_MSK_PCFGQOS1_RQOS_MAP_TIMEOUTB | `REGB_ARB_PORT0_MSK_PCFGQOS1_RQOS_MAP_TIMEOUTR  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_PCFGQOS1 ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_PCFGQOS1 ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_PCFGQOS1 ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_PCFGQOS1 ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_PCFGQOS1 ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_PCFGQOS1_RQOS_MAP_TIMEOUTB) << `REGB_ARB_PORT0_OFFSET_PCFGQOS1_RQOS_MAP_TIMEOUTB) | ((`REGB_ARB_PORT0_DFLT_PCFGQOS1_RQOS_MAP_TIMEOUTR) << `REGB_ARB_PORT0_OFFSET_PCFGQOS1_RQOS_MAP_TIMEOUTR)  )
`define REGB_ARB_PORT0_SIZE_PCFGQOS1 (16+`UMCTL2_XPI_RQOS_TW)

// Register PCFGWQOS0 
`define REGB_ARB_PORT0_PCFGWQOS0_ADDR `SHIFTAPBADDR( 32'h0002009c )
`define REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_LEVEL1 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_MLW{1'b1}})
`define REGB_ARB_PORT0_SIZE_PCFGWQOS0_WQOS_MAP_LEVEL1 `UMCTL2_XPI_WQOS_MLW
`define REGB_ARB_PORT0_OFFSET_PCFGWQOS0_WQOS_MAP_LEVEL1 0
`define REGB_ARB_PORT0_DFLT_PCFGWQOS0_WQOS_MAP_LEVEL1 ('h0)
`define REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_LEVEL2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_MLW{1'b1}}, {8{1'b0}} } )
`define REGB_ARB_PORT0_SIZE_PCFGWQOS0_WQOS_MAP_LEVEL2 `UMCTL2_XPI_WQOS_MLW
`define REGB_ARB_PORT0_OFFSET_PCFGWQOS0_WQOS_MAP_LEVEL2 8
`define REGB_ARB_PORT0_DFLT_PCFGWQOS0_WQOS_MAP_LEVEL2 ('he)
`define REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_REGION0 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {16{1'b0}} } )
`define REGB_ARB_PORT0_SIZE_PCFGWQOS0_WQOS_MAP_REGION0 `UMCTL2_XPI_WQOS_RW
`define REGB_ARB_PORT0_OFFSET_PCFGWQOS0_WQOS_MAP_REGION0 16
`define REGB_ARB_PORT0_DFLT_PCFGWQOS0_WQOS_MAP_REGION0 ('h0)
`define REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_REGION1 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {20{1'b0}} } )
`define REGB_ARB_PORT0_SIZE_PCFGWQOS0_WQOS_MAP_REGION1 `UMCTL2_XPI_WQOS_RW
`define REGB_ARB_PORT0_OFFSET_PCFGWQOS0_WQOS_MAP_REGION1 20
`define REGB_ARB_PORT0_DFLT_PCFGWQOS0_WQOS_MAP_REGION1 ('h0)
`define REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_REGION2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_RW{1'b1}}, {24{1'b0}} } )
`define REGB_ARB_PORT0_SIZE_PCFGWQOS0_WQOS_MAP_REGION2 `UMCTL2_XPI_WQOS_RW
`define REGB_ARB_PORT0_OFFSET_PCFGWQOS0_WQOS_MAP_REGION2 24
`define REGB_ARB_PORT0_DFLT_PCFGWQOS0_WQOS_MAP_REGION2 ('h0)
`define REGB_ARB_PORT0_MSK_PCFGWQOS0 ( `REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_LEVEL1 | `REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_LEVEL2 | `REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_REGION0 | `REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_REGION1 | `REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_REGION2 )
`define REGB_ARB_PORT0_RWONLY_MSK_PCFGWQOS0 ( 32'h0 | `REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_LEVEL1 | `REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_LEVEL2 | `REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_REGION0 | `REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_REGION1 | `REGB_ARB_PORT0_MSK_PCFGWQOS0_WQOS_MAP_REGION2  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_PCFGWQOS0 ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_PCFGWQOS0 ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_PCFGWQOS0 ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_PCFGWQOS0 ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_PCFGWQOS0 ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_PCFGWQOS0_WQOS_MAP_LEVEL1) << `REGB_ARB_PORT0_OFFSET_PCFGWQOS0_WQOS_MAP_LEVEL1) | ((`REGB_ARB_PORT0_DFLT_PCFGWQOS0_WQOS_MAP_LEVEL2) << `REGB_ARB_PORT0_OFFSET_PCFGWQOS0_WQOS_MAP_LEVEL2) | ((`REGB_ARB_PORT0_DFLT_PCFGWQOS0_WQOS_MAP_REGION0) << `REGB_ARB_PORT0_OFFSET_PCFGWQOS0_WQOS_MAP_REGION0) | ((`REGB_ARB_PORT0_DFLT_PCFGWQOS0_WQOS_MAP_REGION1) << `REGB_ARB_PORT0_OFFSET_PCFGWQOS0_WQOS_MAP_REGION1) | ((`REGB_ARB_PORT0_DFLT_PCFGWQOS0_WQOS_MAP_REGION2) << `REGB_ARB_PORT0_OFFSET_PCFGWQOS0_WQOS_MAP_REGION2)  )
`define REGB_ARB_PORT0_SIZE_PCFGWQOS0 (24+`UMCTL2_XPI_WQOS_RW)

// Register PCFGWQOS1 
`define REGB_ARB_PORT0_PCFGWQOS1_ADDR `SHIFTAPBADDR( 32'h000200a0 )
`define REGB_ARB_PORT0_MSK_PCFGWQOS1_WQOS_MAP_TIMEOUT1 ( 32'hFFFFFFFF & {`UMCTL2_XPI_WQOS_TW{1'b1}})
`define REGB_ARB_PORT0_SIZE_PCFGWQOS1_WQOS_MAP_TIMEOUT1 `UMCTL2_XPI_WQOS_TW
`define REGB_ARB_PORT0_OFFSET_PCFGWQOS1_WQOS_MAP_TIMEOUT1 0
`define REGB_ARB_PORT0_DFLT_PCFGWQOS1_WQOS_MAP_TIMEOUT1 ('h0)
`define REGB_ARB_PORT0_MSK_PCFGWQOS1_WQOS_MAP_TIMEOUT2 ( 32'hFFFFFFFF & { {`UMCTL2_XPI_WQOS_TW{1'b1}}, {16{1'b0}} } )
`define REGB_ARB_PORT0_SIZE_PCFGWQOS1_WQOS_MAP_TIMEOUT2 `UMCTL2_XPI_WQOS_TW
`define REGB_ARB_PORT0_OFFSET_PCFGWQOS1_WQOS_MAP_TIMEOUT2 16
`define REGB_ARB_PORT0_DFLT_PCFGWQOS1_WQOS_MAP_TIMEOUT2 ('h0)
`define REGB_ARB_PORT0_MSK_PCFGWQOS1 ( `REGB_ARB_PORT0_MSK_PCFGWQOS1_WQOS_MAP_TIMEOUT1 | `REGB_ARB_PORT0_MSK_PCFGWQOS1_WQOS_MAP_TIMEOUT2 )
`define REGB_ARB_PORT0_RWONLY_MSK_PCFGWQOS1 ( 32'h0 | `REGB_ARB_PORT0_MSK_PCFGWQOS1_WQOS_MAP_TIMEOUT1 | `REGB_ARB_PORT0_MSK_PCFGWQOS1_WQOS_MAP_TIMEOUT2  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_PCFGWQOS1 ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_PCFGWQOS1 ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_PCFGWQOS1 ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_PCFGWQOS1 ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_PCFGWQOS1 ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_PCFGWQOS1_WQOS_MAP_TIMEOUT1) << `REGB_ARB_PORT0_OFFSET_PCFGWQOS1_WQOS_MAP_TIMEOUT1) | ((`REGB_ARB_PORT0_DFLT_PCFGWQOS1_WQOS_MAP_TIMEOUT2) << `REGB_ARB_PORT0_OFFSET_PCFGWQOS1_WQOS_MAP_TIMEOUT2)  )
`define REGB_ARB_PORT0_SIZE_PCFGWQOS1 (16+`UMCTL2_XPI_WQOS_TW)









// Register SBRCTL 
`define REGB_ARB_PORT0_SBRCTL_ADDR `SHIFTAPBADDR( 32'h000200e0 )
`define REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_EN 32'b00000000000000000000000000000001
`define REGB_ARB_PORT0_SIZE_SBRCTL_SCRUB_EN 1
`define REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_EN 0
`define REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_EN 1'h0
`define REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_DURING_LOWPOWER 32'b00000000000000000000000000000010
`define REGB_ARB_PORT0_SIZE_SBRCTL_SCRUB_DURING_LOWPOWER 1
`define REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_DURING_LOWPOWER 1
`define REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_DURING_LOWPOWER 1'h0
`define REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_EN_DCH1 32'b00000000000000000000000000001000
`define REGB_ARB_PORT0_SIZE_SBRCTL_SCRUB_EN_DCH1 1
`define REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_EN_DCH1 3
`define REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_EN_DCH1 1'h0
`define REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_BURST_LENGTH_NM 32'b00000000000000000000000001110000
`define REGB_ARB_PORT0_SIZE_SBRCTL_SCRUB_BURST_LENGTH_NM 3
`define REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_BURST_LENGTH_NM 4
`define REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_BURST_LENGTH_NM 3'h1
`define REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_INTERVAL ( 32'hFFFFFFFF & { {`UMCTL2_REG_SCRUB_INTERVALW{1'b1}}, {8{1'b0}} } )
`define REGB_ARB_PORT0_SIZE_SBRCTL_SCRUB_INTERVAL `UMCTL2_REG_SCRUB_INTERVALW
`define REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_INTERVAL 8
`define REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_INTERVAL ('hff)
`define REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_CMD_TYPE 32'b00000011000000000000000000000000
`define REGB_ARB_PORT0_SIZE_SBRCTL_SCRUB_CMD_TYPE 2
`define REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_CMD_TYPE 24
`define REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_CMD_TYPE 2'h0
`define REGB_ARB_PORT0_MSK_SBRCTL_SBR_CORRECTION_MODE 32'b00001100000000000000000000000000
`define REGB_ARB_PORT0_SIZE_SBRCTL_SBR_CORRECTION_MODE 2
`define REGB_ARB_PORT0_OFFSET_SBRCTL_SBR_CORRECTION_MODE 26
`define REGB_ARB_PORT0_DFLT_SBRCTL_SBR_CORRECTION_MODE 2'h0
`define REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_BURST_LENGTH_LP 32'b01110000000000000000000000000000
`define REGB_ARB_PORT0_SIZE_SBRCTL_SCRUB_BURST_LENGTH_LP 3
`define REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_BURST_LENGTH_LP 28
`define REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_BURST_LENGTH_LP 3'h1
`define REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_UE 32'b10000000000000000000000000000000
`define REGB_ARB_PORT0_SIZE_SBRCTL_SCRUB_UE 1
`define REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_UE 31
`define REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_UE 1'h1
`define REGB_ARB_PORT0_MSK_SBRCTL ( `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_EN | `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_DURING_LOWPOWER | `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_EN_DCH1 | `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_BURST_LENGTH_NM | `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_INTERVAL | `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_CMD_TYPE | `REGB_ARB_PORT0_MSK_SBRCTL_SBR_CORRECTION_MODE | `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_BURST_LENGTH_LP | `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_UE )
`define REGB_ARB_PORT0_RWONLY_MSK_SBRCTL ( 32'h0 | `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_EN | `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_DURING_LOWPOWER | `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_BURST_LENGTH_NM | `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_INTERVAL | `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_CMD_TYPE | `REGB_ARB_PORT0_MSK_SBRCTL_SCRUB_BURST_LENGTH_LP  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_SBRCTL ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_SBRCTL ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_SBRCTL ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_SBRCTL ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_SBRCTL ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_EN) << `REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_EN) | ((`REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_DURING_LOWPOWER) << `REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_DURING_LOWPOWER) | ((`REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_BURST_LENGTH_NM) << `REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_BURST_LENGTH_NM) | ((`REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_INTERVAL) << `REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_INTERVAL) | ((`REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_CMD_TYPE) << `REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_CMD_TYPE) | ((`REGB_ARB_PORT0_DFLT_SBRCTL_SCRUB_BURST_LENGTH_LP) << `REGB_ARB_PORT0_OFFSET_SBRCTL_SCRUB_BURST_LENGTH_LP)  )
`define REGB_ARB_PORT0_SIZE_SBRCTL 32

// Register SBRSTAT 
`define REGB_ARB_PORT0_SBRSTAT_ADDR `SHIFTAPBADDR( 32'h000200e4 )
`define REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_BUSY 32'b00000000000000000000000000000001
`define REGB_ARB_PORT0_SIZE_SBRSTAT_SCRUB_BUSY 1
`define REGB_ARB_PORT0_OFFSET_SBRSTAT_SCRUB_BUSY 0
`define REGB_ARB_PORT0_DFLT_SBRSTAT_SCRUB_BUSY 1'h0
`define REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_DONE 32'b00000000000000000000000000000010
`define REGB_ARB_PORT0_SIZE_SBRSTAT_SCRUB_DONE 1
`define REGB_ARB_PORT0_OFFSET_SBRSTAT_SCRUB_DONE 1
`define REGB_ARB_PORT0_DFLT_SBRSTAT_SCRUB_DONE 1'h0
`define REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_DROP_CNT 32'b00000000000000000000000111110000
`define REGB_ARB_PORT0_SIZE_SBRSTAT_SCRUB_DROP_CNT 5
`define REGB_ARB_PORT0_OFFSET_SBRSTAT_SCRUB_DROP_CNT 4
`define REGB_ARB_PORT0_DFLT_SBRSTAT_SCRUB_DROP_CNT 5'h0
`define REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_BUSY_DCH1 32'b00000000000000010000000000000000
`define REGB_ARB_PORT0_SIZE_SBRSTAT_SCRUB_BUSY_DCH1 1
`define REGB_ARB_PORT0_OFFSET_SBRSTAT_SCRUB_BUSY_DCH1 16
`define REGB_ARB_PORT0_DFLT_SBRSTAT_SCRUB_BUSY_DCH1 1'h0
`define REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_DONE_DCH1 32'b00000000000000100000000000000000
`define REGB_ARB_PORT0_SIZE_SBRSTAT_SCRUB_DONE_DCH1 1
`define REGB_ARB_PORT0_OFFSET_SBRSTAT_SCRUB_DONE_DCH1 17
`define REGB_ARB_PORT0_DFLT_SBRSTAT_SCRUB_DONE_DCH1 1'h0
`define REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_DROP_CNT_DCH1 32'b00000001111100000000000000000000
`define REGB_ARB_PORT0_SIZE_SBRSTAT_SCRUB_DROP_CNT_DCH1 5
`define REGB_ARB_PORT0_OFFSET_SBRSTAT_SCRUB_DROP_CNT_DCH1 20
`define REGB_ARB_PORT0_DFLT_SBRSTAT_SCRUB_DROP_CNT_DCH1 5'h0
`define REGB_ARB_PORT0_MSK_SBRSTAT ( `REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_BUSY | `REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_DONE | `REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_DROP_CNT | `REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_BUSY_DCH1 | `REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_DONE_DCH1 | `REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_DROP_CNT_DCH1 )
`define REGB_ARB_PORT0_RWONLY_MSK_SBRSTAT ( 32'h0 | `REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_BUSY | `REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_DONE  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_SBRSTAT ( 32'h0 | `REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_BUSY | `REGB_ARB_PORT0_MSK_SBRSTAT_SCRUB_DONE  )
`define REGB_ARB_PORT0_COMPANION_MSK_SBRSTAT ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_SBRSTAT ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_SBRSTAT ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_SBRSTAT ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_SBRSTAT_SCRUB_BUSY) << `REGB_ARB_PORT0_OFFSET_SBRSTAT_SCRUB_BUSY) | ((`REGB_ARB_PORT0_DFLT_SBRSTAT_SCRUB_DONE) << `REGB_ARB_PORT0_OFFSET_SBRSTAT_SCRUB_DONE)  )
`define REGB_ARB_PORT0_SIZE_SBRSTAT 25

// Register SBRWDATA0 
`define REGB_ARB_PORT0_SBRWDATA0_ADDR `SHIFTAPBADDR( 32'h000200e8 )
`define REGB_ARB_PORT0_MSK_SBRWDATA0_SCRUB_PATTERN0 32'b11111111111111111111111111111111
`define REGB_ARB_PORT0_SIZE_SBRWDATA0_SCRUB_PATTERN0 32
`define REGB_ARB_PORT0_OFFSET_SBRWDATA0_SCRUB_PATTERN0 0
`define REGB_ARB_PORT0_DFLT_SBRWDATA0_SCRUB_PATTERN0 32'h0
`define REGB_ARB_PORT0_MSK_SBRWDATA0 `REGB_ARB_PORT0_MSK_SBRWDATA0_SCRUB_PATTERN0
`define REGB_ARB_PORT0_RWONLY_MSK_SBRWDATA0 ( 32'h0 | `REGB_ARB_PORT0_MSK_SBRWDATA0_SCRUB_PATTERN0  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_SBRWDATA0 ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_SBRWDATA0 ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_SBRWDATA0 ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_SBRWDATA0 ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_SBRWDATA0 ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_SBRWDATA0_SCRUB_PATTERN0) << `REGB_ARB_PORT0_OFFSET_SBRWDATA0_SCRUB_PATTERN0)  )
`define REGB_ARB_PORT0_SIZE_SBRWDATA0 32


// Register SBRSTART0 
`define REGB_ARB_PORT0_SBRSTART0_ADDR `SHIFTAPBADDR( 32'h000200f0 )
`define REGB_ARB_PORT0_MSK_SBRSTART0_SBR_ADDRESS_START_MASK_0 32'b11111111111111111111111111111111
`define REGB_ARB_PORT0_SIZE_SBRSTART0_SBR_ADDRESS_START_MASK_0 32
`define REGB_ARB_PORT0_OFFSET_SBRSTART0_SBR_ADDRESS_START_MASK_0 0
`define REGB_ARB_PORT0_DFLT_SBRSTART0_SBR_ADDRESS_START_MASK_0 32'h0
`define REGB_ARB_PORT0_MSK_SBRSTART0 `REGB_ARB_PORT0_MSK_SBRSTART0_SBR_ADDRESS_START_MASK_0
`define REGB_ARB_PORT0_RWONLY_MSK_SBRSTART0 ( 32'h0 | `REGB_ARB_PORT0_MSK_SBRSTART0_SBR_ADDRESS_START_MASK_0  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_SBRSTART0 ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_SBRSTART0 ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_SBRSTART0 ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_SBRSTART0 ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_SBRSTART0 ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_SBRSTART0_SBR_ADDRESS_START_MASK_0) << `REGB_ARB_PORT0_OFFSET_SBRSTART0_SBR_ADDRESS_START_MASK_0)  )
`define REGB_ARB_PORT0_SIZE_SBRSTART0 32

// Register SBRSTART1 
`define REGB_ARB_PORT0_SBRSTART1_ADDR `SHIFTAPBADDR( 32'h000200f4 )
`define REGB_ARB_PORT0_MSK_SBRSTART1_SBR_ADDRESS_START_MASK_1 ( 32'hFFFFFFFF & {`MEMC_HIF_ADDR_WIDTH_MAX-32{1'b1}})
`define REGB_ARB_PORT0_SIZE_SBRSTART1_SBR_ADDRESS_START_MASK_1 `MEMC_HIF_ADDR_WIDTH_MAX-32
`define REGB_ARB_PORT0_OFFSET_SBRSTART1_SBR_ADDRESS_START_MASK_1 0
`define REGB_ARB_PORT0_DFLT_SBRSTART1_SBR_ADDRESS_START_MASK_1 ('h0)
`define REGB_ARB_PORT0_MSK_SBRSTART1 `REGB_ARB_PORT0_MSK_SBRSTART1_SBR_ADDRESS_START_MASK_1
`define REGB_ARB_PORT0_RWONLY_MSK_SBRSTART1 ( 32'h0 | `REGB_ARB_PORT0_MSK_SBRSTART1_SBR_ADDRESS_START_MASK_1  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_SBRSTART1 ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_SBRSTART1 ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_SBRSTART1 ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_SBRSTART1 ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_SBRSTART1 ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_SBRSTART1_SBR_ADDRESS_START_MASK_1) << `REGB_ARB_PORT0_OFFSET_SBRSTART1_SBR_ADDRESS_START_MASK_1)  )
`define REGB_ARB_PORT0_SIZE_SBRSTART1 (0+`MEMC_HIF_ADDR_WIDTH_MAX-32)

// Register SBRRANGE0 
`define REGB_ARB_PORT0_SBRRANGE0_ADDR `SHIFTAPBADDR( 32'h000200f8 )
`define REGB_ARB_PORT0_MSK_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0 32'b11111111111111111111111111111111
`define REGB_ARB_PORT0_SIZE_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0 32
`define REGB_ARB_PORT0_OFFSET_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0 0
`define REGB_ARB_PORT0_DFLT_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0 32'h0
`define REGB_ARB_PORT0_MSK_SBRRANGE0 `REGB_ARB_PORT0_MSK_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0
`define REGB_ARB_PORT0_RWONLY_MSK_SBRRANGE0 ( 32'h0 | `REGB_ARB_PORT0_MSK_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_SBRRANGE0 ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_SBRRANGE0 ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_SBRRANGE0 ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_SBRRANGE0 ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_SBRRANGE0 ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0) << `REGB_ARB_PORT0_OFFSET_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0)  )
`define REGB_ARB_PORT0_SIZE_SBRRANGE0 32

// Register SBRRANGE1 
`define REGB_ARB_PORT0_SBRRANGE1_ADDR `SHIFTAPBADDR( 32'h000200fc )
`define REGB_ARB_PORT0_MSK_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1 ( 32'hFFFFFFFF & {`MEMC_HIF_ADDR_WIDTH_MAX-32{1'b1}})
`define REGB_ARB_PORT0_SIZE_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1 `MEMC_HIF_ADDR_WIDTH_MAX-32
`define REGB_ARB_PORT0_OFFSET_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1 0
`define REGB_ARB_PORT0_DFLT_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1 ('h0)
`define REGB_ARB_PORT0_MSK_SBRRANGE1 `REGB_ARB_PORT0_MSK_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1
`define REGB_ARB_PORT0_RWONLY_MSK_SBRRANGE1 ( 32'h0 | `REGB_ARB_PORT0_MSK_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_SBRRANGE1 ( 32'h0  )
`define REGB_ARB_PORT0_COMPANION_MSK_SBRRANGE1 ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_SBRRANGE1 ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_SBRRANGE1 ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_SBRRANGE1 ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1) << `REGB_ARB_PORT0_OFFSET_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1)  )
`define REGB_ARB_PORT0_SIZE_SBRRANGE1 (0+`MEMC_HIF_ADDR_WIDTH_MAX-32)






// Register PSTAT 
`define REGB_ARB_PORT0_PSTAT_ADDR `SHIFTAPBADDR( 32'h00020114 )
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_0 32'b00000000000000000000000000000001
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_0 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_0 0
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_0 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_1 32'b00000000000000000000000000000010
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_1 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_1 1
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_1 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_2 32'b00000000000000000000000000000100
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_2 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_2 2
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_2 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_3 32'b00000000000000000000000000001000
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_3 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_3 3
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_3 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_4 32'b00000000000000000000000000010000
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_4 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_4 4
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_4 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_5 32'b00000000000000000000000000100000
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_5 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_5 5
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_5 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_6 32'b00000000000000000000000001000000
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_6 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_6 6
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_6 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_7 32'b00000000000000000000000010000000
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_7 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_7 7
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_7 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_8 32'b00000000000000000000000100000000
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_8 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_8 8
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_8 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_9 32'b00000000000000000000001000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_9 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_9 9
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_9 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_10 32'b00000000000000000000010000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_10 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_10 10
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_10 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_11 32'b00000000000000000000100000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_11 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_11 11
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_11 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_12 32'b00000000000000000001000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_12 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_12 12
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_12 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_13 32'b00000000000000000010000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_13 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_13 13
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_13 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_14 32'b00000000000000000100000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_14 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_14 14
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_14 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_15 32'b00000000000000001000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_RD_PORT_BUSY_15 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_15 15
`define REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_15 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_0 32'b00000000000000010000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_0 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_0 16
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_0 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_1 32'b00000000000000100000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_1 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_1 17
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_1 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_2 32'b00000000000001000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_2 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_2 18
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_2 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_3 32'b00000000000010000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_3 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_3 19
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_3 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_4 32'b00000000000100000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_4 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_4 20
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_4 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_5 32'b00000000001000000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_5 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_5 21
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_5 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_6 32'b00000000010000000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_6 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_6 22
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_6 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_7 32'b00000000100000000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_7 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_7 23
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_7 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_8 32'b00000001000000000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_8 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_8 24
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_8 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_9 32'b00000010000000000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_9 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_9 25
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_9 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_10 32'b00000100000000000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_10 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_10 26
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_10 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_11 32'b00001000000000000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_11 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_11 27
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_11 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_12 32'b00010000000000000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_12 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_12 28
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_12 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_13 32'b00100000000000000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_13 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_13 29
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_13 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_14 32'b01000000000000000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_14 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_14 30
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_14 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_15 32'b10000000000000000000000000000000
`define REGB_ARB_PORT0_SIZE_PSTAT_WR_PORT_BUSY_15 1
`define REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_15 31
`define REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_15 1'h0
`define REGB_ARB_PORT0_MSK_PSTAT ( `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_0 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_1 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_2 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_3 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_4 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_5 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_6 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_7 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_8 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_9 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_10 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_11 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_12 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_13 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_14 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_15 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_0 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_1 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_2 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_3 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_4 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_5 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_6 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_7 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_8 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_9 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_10 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_11 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_12 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_13 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_14 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_15 )
`define REGB_ARB_PORT0_RWONLY_MSK_PSTAT ( 32'h0 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_0 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_0  )
`define REGB_ARB_PORT0_ONEBITRO_MSK_PSTAT ( 32'h0 | `REGB_ARB_PORT0_MSK_PSTAT_RD_PORT_BUSY_0 | `REGB_ARB_PORT0_MSK_PSTAT_WR_PORT_BUSY_0  )
`define REGB_ARB_PORT0_COMPANION_MSK_PSTAT ( 32'b0  )
`define REGB_ARB_PORT0_ONETOSET_MSK_PSTAT ( 32'h0  )
`define REGB_ARB_PORT0_ONETOCLR_MSK_PSTAT ( 32'h0  )
`define REGB_ARB_PORT0_DFLT_PSTAT ( 32'h0 | ((`REGB_ARB_PORT0_DFLT_PSTAT_RD_PORT_BUSY_0) << `REGB_ARB_PORT0_OFFSET_PSTAT_RD_PORT_BUSY_0) | ((`REGB_ARB_PORT0_DFLT_PSTAT_WR_PORT_BUSY_0) << `REGB_ARB_PORT0_OFFSET_PSTAT_WR_PORT_BUSY_0)  )
`define REGB_ARB_PORT0_SIZE_PSTAT 32


























































`define UMCTL2_REGS_REGB_ARB_PORT1_BASE_ADDRESS 32'h21000
`define UMCTL2_REGS_REGB_ARB_PORT1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT2_BASE_ADDRESS 32'h22000
`define UMCTL2_REGS_REGB_ARB_PORT2_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT3_BASE_ADDRESS 32'h23000
`define UMCTL2_REGS_REGB_ARB_PORT3_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT4_BASE_ADDRESS 32'h24000
`define UMCTL2_REGS_REGB_ARB_PORT4_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT5_BASE_ADDRESS 32'h25000
`define UMCTL2_REGS_REGB_ARB_PORT5_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT6_BASE_ADDRESS 32'h26000
`define UMCTL2_REGS_REGB_ARB_PORT6_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT7_BASE_ADDRESS 32'h27000
`define UMCTL2_REGS_REGB_ARB_PORT7_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT8_BASE_ADDRESS 32'h28000
`define UMCTL2_REGS_REGB_ARB_PORT8_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT9_BASE_ADDRESS 32'h29000
`define UMCTL2_REGS_REGB_ARB_PORT9_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT10_BASE_ADDRESS 32'h2a000
`define UMCTL2_REGS_REGB_ARB_PORT10_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT11_BASE_ADDRESS 32'h2b000
`define UMCTL2_REGS_REGB_ARB_PORT11_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT12_BASE_ADDRESS 32'h2c000
`define UMCTL2_REGS_REGB_ARB_PORT12_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT13_BASE_ADDRESS 32'h2d000
`define UMCTL2_REGS_REGB_ARB_PORT13_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT14_BASE_ADDRESS 32'h2e000
`define UMCTL2_REGS_REGB_ARB_PORT14_RANGE 32'h1000


`define UMCTL2_REGS_REGB_ARB_PORT15_BASE_ADDRESS 32'h2f000
`define UMCTL2_REGS_REGB_ARB_PORT15_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ0_CH0_BASE_ADDRESS 32'h0
`define UMCTL2_REGS_REGB_FREQ0_CH0_RANGE 32'h1000


// Register DRAMSET1TMG0 
`define REGB_FREQ0_CH0_DRAMSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00000000 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG0_T_RAS_MIN 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG0_T_RAS_MIN 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MIN 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG0_T_RAS_MIN 8'hf
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG0_T_RAS_MAX 32'b00000000000000001111111100000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG0_T_RAS_MAX 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MAX 8
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG0_T_RAS_MAX 8'h1b
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG0_T_FAW 32'b00000000111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG0_T_FAW 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG0_T_FAW 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG0_T_FAW 8'h10
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG0_WR2PRE 32'b11111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG0_WR2PRE 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG0_WR2PRE 24
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG0_WR2PRE 8'hf
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG0 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG0_T_RAS_MIN | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG0_T_RAS_MAX | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG0_T_FAW | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG0_WR2PRE )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG0_T_RAS_MIN | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG0_T_RAS_MAX |  `REGB_FREQ0_CH0_MSK_DRAMSET1TMG0_T_FAW |  `REGB_FREQ0_CH0_MSK_DRAMSET1TMG0_WR2PRE  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG0_T_RAS_MIN) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MIN) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG0_T_RAS_MAX) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MAX) | (( `REGB_FREQ0_CH0_DFLT_DRAMSET1TMG0_T_FAW) <<  `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG0_T_FAW) | (( `REGB_FREQ0_CH0_DFLT_DRAMSET1TMG0_WR2PRE) <<  `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG0_WR2PRE)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG0 32

// Register DRAMSET1TMG1 
`define REGB_FREQ0_CH0_DRAMSET1TMG1_ADDR `SHIFTAPBADDR( 32'h00000004 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG1_T_RC 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG1_T_RC 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG1_T_RC 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG1_T_RC 8'h14
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG1_RD2PRE 32'b00000000000000001111111100000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG1_RD2PRE 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG1_RD2PRE 8
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG1_RD2PRE 8'h4
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG1_T_XP 32'b00000000001111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG1_T_XP 6
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG1_T_XP 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG1_T_XP 6'h8
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG1_T_RCD_WRITE 32'b11111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG1_T_RCD_WRITE 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG1_T_RCD_WRITE 24
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG1_T_RCD_WRITE 8'h5
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG1 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG1_T_RC | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG1_RD2PRE | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG1_T_XP | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG1_T_RCD_WRITE )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG1 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG1_T_RC | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG1_RD2PRE | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG1_T_XP | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG1_T_RCD_WRITE  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG1 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG1 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG1_T_RC) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG1_T_RC) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG1_RD2PRE) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG1_RD2PRE) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG1_T_XP) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG1_T_XP) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG1_T_RCD_WRITE) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG1_T_RCD_WRITE)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG1 32

// Register DRAMSET1TMG2 
`define REGB_FREQ0_CH0_DRAMSET1TMG2_ADDR `SHIFTAPBADDR( 32'h00000008 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG2_WR2RD 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG2_WR2RD 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG2_WR2RD 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG2_WR2RD 8'hd
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG2_RD2WR 32'b00000000000000001111111100000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG2_RD2WR 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG2_RD2WR 8
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG2_RD2WR 8'h6
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG2_READ_LATENCY 32'b00000000011111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG2_READ_LATENCY 7
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG2_READ_LATENCY 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG2_READ_LATENCY 7'h5
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG2_WRITE_LATENCY 32'b01111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG2_WRITE_LATENCY 7
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG2_WRITE_LATENCY 24
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG2_WRITE_LATENCY 7'h3
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG2 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG2_WR2RD | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG2_RD2WR | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG2_READ_LATENCY | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG2_WRITE_LATENCY )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG2 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG2_WR2RD | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG2_RD2WR | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG2_READ_LATENCY | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG2_WRITE_LATENCY  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG2 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG2 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG2_WR2RD) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG2_WR2RD) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG2_RD2WR) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG2_RD2WR) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG2_READ_LATENCY) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG2_READ_LATENCY) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG2_WRITE_LATENCY) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG2_WRITE_LATENCY)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG2 31

// Register DRAMSET1TMG3 
`define REGB_FREQ0_CH0_DRAMSET1TMG3_ADDR `SHIFTAPBADDR( 32'h0000000c )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG3_WR2MR 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG3_WR2MR 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG3_WR2MR 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG3_WR2MR 8'h4
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG3_RD2MR 32'b00000000000000001111111100000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG3_RD2MR 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG3_RD2MR 8
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG3_RD2MR 8'h4
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG3_T_MR 32'b00000000011111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG3_T_MR 7
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG3_T_MR 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG3_T_MR 7'h4
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG3 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG3_WR2MR | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG3_RD2MR | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG3_T_MR )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG3 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG3_WR2MR | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG3_RD2MR |  `REGB_FREQ0_CH0_MSK_DRAMSET1TMG3_T_MR  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG3 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG3 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG3 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG3 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG3 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG3_WR2MR) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG3_WR2MR) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG3_RD2MR) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG3_RD2MR) | (( `REGB_FREQ0_CH0_DFLT_DRAMSET1TMG3_T_MR) <<  `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG3_T_MR)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG3 23

// Register DRAMSET1TMG4 
`define REGB_FREQ0_CH0_DRAMSET1TMG4_ADDR `SHIFTAPBADDR( 32'h00000010 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG4_T_RP 32'b00000000000000000000000001111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG4_T_RP 7
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG4_T_RP 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG4_T_RP 7'h5
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG4_T_RRD 32'b00000000000000000011111100000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG4_T_RRD 6
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG4_T_RRD 8
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG4_T_RRD 6'h4
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG4_T_CCD 32'b00000000001111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG4_T_CCD 6
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG4_T_CCD 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG4_T_CCD 6'h4
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG4_T_RCD 32'b11111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG4_T_RCD 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG4_T_RCD 24
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG4_T_RCD 8'h5
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG4 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG4_T_RP | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG4_T_RRD | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG4_T_CCD | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG4_T_RCD )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG4 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG4_T_RP | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG4_T_RRD | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG4_T_CCD |  `REGB_FREQ0_CH0_MSK_DRAMSET1TMG4_T_RCD  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG4 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG4 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG4 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG4 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG4 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG4_T_RP) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG4_T_RP) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG4_T_RRD) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG4_T_RRD) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG4_T_CCD) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG4_T_CCD) | (( `REGB_FREQ0_CH0_DFLT_DRAMSET1TMG4_T_RCD) <<  `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG4_T_RCD)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG4 32

// Register DRAMSET1TMG5 
`define REGB_FREQ0_CH0_DRAMSET1TMG5_ADDR `SHIFTAPBADDR( 32'h00000014 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG5_T_CKE 32'b00000000000000000000000000111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG5_T_CKE 6
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG5_T_CKE 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG5_T_CKE 6'h3
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG5_T_CKESR 32'b00000000000000000111111100000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG5_T_CKESR 7
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG5_T_CKESR 8
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG5_T_CKESR 7'h4
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG5_T_CKSRE 32'b00000000011111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG5_T_CKSRE 7
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG5_T_CKSRE 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG5_T_CKSRE 7'h5
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG5_T_CKSRX 32'b00111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG5_T_CKSRX 6
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG5_T_CKSRX 24
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG5_T_CKSRX 6'h5
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG5 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG5_T_CKE | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG5_T_CKESR | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG5_T_CKSRE | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG5_T_CKSRX )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG5 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG5_T_CKE | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG5_T_CKESR |  `REGB_FREQ0_CH0_MSK_DRAMSET1TMG5_T_CKSRE |  `REGB_FREQ0_CH0_MSK_DRAMSET1TMG5_T_CKSRX  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG5 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG5 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG5 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG5 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG5 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG5_T_CKE) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG5_T_CKE) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG5_T_CKESR) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG5_T_CKESR) | (( `REGB_FREQ0_CH0_DFLT_DRAMSET1TMG5_T_CKSRE) <<  `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG5_T_CKSRE) | (( `REGB_FREQ0_CH0_DFLT_DRAMSET1TMG5_T_CKSRX) <<  `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG5_T_CKSRX)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG5 30

// Register DRAMSET1TMG6 
`define REGB_FREQ0_CH0_DRAMSET1TMG6_ADDR `SHIFTAPBADDR( 32'h00000018 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG6_T_CKCSX 32'b00000000000000000000000000111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG6_T_CKCSX 6
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG6_T_CKCSX 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG6_T_CKCSX 6'h5
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG6 `REGB_FREQ0_CH0_MSK_DRAMSET1TMG6_T_CKCSX
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG6 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG6_T_CKCSX  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG6 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG6 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG6 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG6 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG6 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG6_T_CKCSX) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG6_T_CKCSX)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG6 6

// Register DRAMSET1TMG7 
`define REGB_FREQ0_CH0_DRAMSET1TMG7_ADDR `SHIFTAPBADDR( 32'h0000001c )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG7_T_CSH 32'b00000000000000000000000000001111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG7_T_CSH 4
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG7_T_CSH 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG7_T_CSH 4'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG7_T_MRW_L 32'b00000001111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG7_T_MRW_L 9
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG7_T_MRW_L 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG7_T_MRW_L 9'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG7 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG7_T_CSH | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG7_T_MRW_L )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG7 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG7_T_CSH  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG7 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG7 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG7 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG7 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG7 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG7_T_CSH) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG7_T_CSH)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG7 25


// Register DRAMSET1TMG9 
`define REGB_FREQ0_CH0_DRAMSET1TMG9_ADDR `SHIFTAPBADDR( 32'h00000024 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG9_WR2RD_S 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG9_WR2RD_S 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG9_WR2RD_S 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG9_WR2RD_S 8'hd
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG9_T_RRD_S 32'b00000000000000000011111100000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG9_T_RRD_S 6
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG9_T_RRD_S 8
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG9_T_RRD_S 6'h4
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG9_T_CCD_S 32'b00000000000111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG9_T_CCD_S 5
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG9_T_CCD_S 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG9_T_CCD_S 5'h4
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG9_DDR4_WR_PREAMBLE 32'b01000000000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG9_DDR4_WR_PREAMBLE 1
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG9_DDR4_WR_PREAMBLE 30
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG9_DDR4_WR_PREAMBLE 1'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG9 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG9_WR2RD_S | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG9_T_RRD_S | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG9_T_CCD_S | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG9_DDR4_WR_PREAMBLE )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG9 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG9_WR2RD_S | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG9_T_RRD_S | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG9_T_CCD_S  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG9 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG9 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG9 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG9 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG9 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG9_WR2RD_S) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG9_WR2RD_S) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG9_T_RRD_S) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG9_T_RRD_S) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG9_T_CCD_S) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG9_T_CCD_S)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG9 31



// Register DRAMSET1TMG12 
`define REGB_FREQ0_CH0_DRAMSET1TMG12_ADDR `SHIFTAPBADDR( 32'h00000030 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG12_T_MRD_PDA 32'b00000000000000000000000000111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG12_T_MRD_PDA 6
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG12_T_MRD_PDA 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG12_T_MRD_PDA 6'h10
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG12_T_CMDCKE 32'b00000000000011110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG12_T_CMDCKE 4
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG12_T_CMDCKE 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG12_T_CMDCKE 4'h2
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG12_T_WR_MPR 32'b01111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG12_T_WR_MPR 7
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG12_T_WR_MPR 24
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG12_T_WR_MPR 7'h1a
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG12 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG12_T_MRD_PDA | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG12_T_CMDCKE | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG12_T_WR_MPR )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG12 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG12_T_CMDCKE  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG12 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG12 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG12 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG12 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG12 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG12_T_CMDCKE) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG12_T_CMDCKE)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG12 31

// Register DRAMSET1TMG13 
`define REGB_FREQ0_CH0_DRAMSET1TMG13_ADDR `SHIFTAPBADDR( 32'h00000034 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG13_T_PPD 32'b00000000000000000000000000001111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG13_T_PPD 4
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG13_T_PPD 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG13_T_PPD 4'h4
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG13_T_CCD_W2 32'b00000000000000000000111111110000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG13_T_CCD_W2 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG13_T_CCD_W2 4
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG13_T_CCD_W2 8'h10
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG13_T_CCD_MW 32'b00000000011111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG13_T_CCD_MW 7
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG13_T_CCD_MW 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG13_T_CCD_MW 7'h20
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG13_ODTLOFF 32'b01111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG13_ODTLOFF 7
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG13_ODTLOFF 24
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG13_ODTLOFF 7'h1c
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG13 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG13_T_PPD | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG13_T_CCD_W2 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG13_T_CCD_MW | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG13_ODTLOFF )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG13 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG13_T_PPD | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG13_T_CCD_MW | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG13_ODTLOFF  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG13 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG13 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG13 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG13 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG13 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG13_T_PPD) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG13_T_PPD) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG13_T_CCD_MW) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG13_T_CCD_MW) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG13_ODTLOFF) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG13_ODTLOFF)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG13 31

// Register DRAMSET1TMG14 
`define REGB_FREQ0_CH0_DRAMSET1TMG14_ADDR `SHIFTAPBADDR( 32'h00000038 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG14_T_XSR 32'b00000000000000000000111111111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG14_T_XSR 12
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG14_T_XSR 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG14_T_XSR 12'ha0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG14_T_OSCO 32'b00000001111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG14_T_OSCO 9
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG14_T_OSCO 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG14_T_OSCO 9'h8
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG14 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG14_T_XSR | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG14_T_OSCO )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG14 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG14_T_XSR | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG14_T_OSCO  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG14 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG14 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG14 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG14 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG14 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG14_T_XSR) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG14_T_XSR) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG14_T_OSCO) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG14_T_OSCO)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG14 25



// Register DRAMSET1TMG17 
`define REGB_FREQ0_CH0_DRAMSET1TMG17_ADDR `SHIFTAPBADDR( 32'h00000044 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG17_T_VRCG_DISABLE 32'b00000000000000000000001111111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG17_T_VRCG_DISABLE 10
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_DISABLE 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG17_T_VRCG_DISABLE 10'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG17_T_VRCG_ENABLE 32'b00000011111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG17_T_VRCG_ENABLE 10
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_ENABLE 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG17_T_VRCG_ENABLE 10'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG17 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG17_T_VRCG_DISABLE | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG17_T_VRCG_ENABLE )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG17 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG17_T_VRCG_DISABLE | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG17_T_VRCG_ENABLE  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG17 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG17 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG17 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG17 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG17 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG17_T_VRCG_DISABLE) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_DISABLE) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG17_T_VRCG_ENABLE) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_ENABLE)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG17 26





// Register DRAMSET1TMG23 
`define REGB_FREQ0_CH0_DRAMSET1TMG23_ADDR `SHIFTAPBADDR( 32'h0000005c )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG23_T_PDN 32'b00000000000000000000111111111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG23_T_PDN 12
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG23_T_PDN 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG23_T_PDN 12'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG23_T_XSR_DSM_X1024 32'b00000000111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG23_T_XSR_DSM_X1024 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG23_T_XSR_DSM_X1024 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG23_T_XSR_DSM_X1024 8'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG23 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG23_T_PDN | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG23_T_XSR_DSM_X1024 )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG23 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG23_T_PDN | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG23_T_XSR_DSM_X1024  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG23 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG23 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG23 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG23 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG23 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG23_T_PDN) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG23_T_PDN) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG23_T_XSR_DSM_X1024) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG23_T_XSR_DSM_X1024)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG23 24

// Register DRAMSET1TMG24 
`define REGB_FREQ0_CH0_DRAMSET1TMG24_ADDR `SHIFTAPBADDR( 32'h00000060 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG24_MAX_WR_SYNC 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG24_MAX_WR_SYNC 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG24_MAX_WR_SYNC 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG24_MAX_WR_SYNC 8'hf
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG24_MAX_RD_SYNC 32'b00000000000000001111111100000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG24_MAX_RD_SYNC 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG24_MAX_RD_SYNC 8
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG24_MAX_RD_SYNC 8'hf
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG24_RD2WR_S 32'b00000000111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG24_RD2WR_S 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG24_RD2WR_S 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG24_RD2WR_S 8'hf
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG24_BANK_ORG 32'b00000011000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG24_BANK_ORG 2
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG24_BANK_ORG 24
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG24_BANK_ORG 2'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG24 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG24_MAX_WR_SYNC | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG24_MAX_RD_SYNC | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG24_RD2WR_S | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG24_BANK_ORG )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG24 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG24_MAX_WR_SYNC | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG24_MAX_RD_SYNC | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG24_RD2WR_S | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG24_BANK_ORG  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG24 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG24 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG24 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG24 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG24 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG24_MAX_WR_SYNC) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG24_MAX_WR_SYNC) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG24_MAX_RD_SYNC) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG24_MAX_RD_SYNC) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG24_RD2WR_S) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG24_RD2WR_S) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG24_BANK_ORG) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG24_BANK_ORG)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG24 26

// Register DRAMSET1TMG25 
`define REGB_FREQ0_CH0_DRAMSET1TMG25_ADDR `SHIFTAPBADDR( 32'h00000064 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG25_RDA2PRE 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG25_RDA2PRE 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG25_RDA2PRE 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG25_RDA2PRE 8'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG25_WRA2PRE 32'b00000000000000001111111100000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG25_WRA2PRE 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG25_WRA2PRE 8
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG25_WRA2PRE 8'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 32'b00000000000001110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 3
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 3'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG25 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG25_RDA2PRE | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG25_WRA2PRE | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG25 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG25_RDA2PRE | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG25_WRA2PRE | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG25 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG25 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG25 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG25 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG25 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG25_RDA2PRE) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG25_RDA2PRE) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG25_WRA2PRE) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG25_WRA2PRE) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG25 19





// Register DRAMSET1TMG30 
`define REGB_FREQ0_CH0_DRAMSET1TMG30_ADDR `SHIFTAPBADDR( 32'h00000078 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG30_MRR2RD 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG30_MRR2RD 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG30_MRR2RD 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG30_MRR2RD 8'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG30_MRR2WR 32'b00000000000000001111111100000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG30_MRR2WR 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG30_MRR2WR 8
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG30_MRR2WR 8'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG30_MRR2MRW 32'b00000000111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG30_MRR2MRW 8
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG30_MRR2MRW 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG30_MRR2MRW 8'h0
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG30 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG30_MRR2RD | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG30_MRR2WR | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG30_MRR2MRW )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG30 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG30_MRR2RD | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG30_MRR2WR | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG30_MRR2MRW  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG30 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG30 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG30 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG30 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG30 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG30_MRR2RD) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG30_MRR2RD) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG30_MRR2WR) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG30_MRR2WR) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG30_MRR2MRW) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG30_MRR2MRW)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG30 24


// Register DRAMSET1TMG32 
`define REGB_FREQ0_CH0_DRAMSET1TMG32_ADDR `SHIFTAPBADDR( 32'h00000080 )
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG32_WS_FS2WCK_SUS 32'b00000000000000000000000000001111
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG32_WS_FS2WCK_SUS 4
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG32_WS_FS2WCK_SUS 0
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG32_WS_FS2WCK_SUS 4'h8
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG32_T_WCKSUS 32'b00000000000000000000111100000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG32_T_WCKSUS 4
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG32_T_WCKSUS 8
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG32_T_WCKSUS 4'h4
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG32_WS_OFF2WS_FS 32'b00000000000011110000000000000000
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG32_WS_OFF2WS_FS 4
`define REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG32_WS_OFF2WS_FS 16
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG32_WS_OFF2WS_FS 4'h3
`define REGB_FREQ0_CH0_MSK_DRAMSET1TMG32 ( `REGB_FREQ0_CH0_MSK_DRAMSET1TMG32_WS_FS2WCK_SUS | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG32_T_WCKSUS | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG32_WS_OFF2WS_FS )
`define REGB_FREQ0_CH0_RWONLY_MSK_DRAMSET1TMG32 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG32_WS_FS2WCK_SUS | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG32_T_WCKSUS | `REGB_FREQ0_CH0_MSK_DRAMSET1TMG32_WS_OFF2WS_FS  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DRAMSET1TMG32 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DRAMSET1TMG32 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DRAMSET1TMG32 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DRAMSET1TMG32 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DRAMSET1TMG32 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG32_WS_FS2WCK_SUS) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG32_WS_FS2WCK_SUS) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG32_T_WCKSUS) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG32_T_WCKSUS) | ((`REGB_FREQ0_CH0_DFLT_DRAMSET1TMG32_WS_OFF2WS_FS) << `REGB_FREQ0_CH0_OFFSET_DRAMSET1TMG32_WS_OFF2WS_FS)  )
`define REGB_FREQ0_CH0_SIZE_DRAMSET1TMG32 20































// Register INITMR0 
`define REGB_FREQ0_CH0_INITMR0_ADDR `SHIFTAPBADDR( 32'h00000500 )
`define REGB_FREQ0_CH0_MSK_INITMR0_EMR 32'b00000000000000001111111111111111
`define REGB_FREQ0_CH0_SIZE_INITMR0_EMR 16
`define REGB_FREQ0_CH0_OFFSET_INITMR0_EMR 0
`define REGB_FREQ0_CH0_DFLT_INITMR0_EMR 16'h510
`define REGB_FREQ0_CH0_MSK_INITMR0_MR 32'b11111111111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_INITMR0_MR 16
`define REGB_FREQ0_CH0_OFFSET_INITMR0_MR 16
`define REGB_FREQ0_CH0_DFLT_INITMR0_MR 16'h0
`define REGB_FREQ0_CH0_MSK_INITMR0 ( `REGB_FREQ0_CH0_MSK_INITMR0_EMR | `REGB_FREQ0_CH0_MSK_INITMR0_MR )
`define REGB_FREQ0_CH0_RWONLY_MSK_INITMR0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_INITMR0_EMR | `REGB_FREQ0_CH0_MSK_INITMR0_MR  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_INITMR0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_INITMR0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_INITMR0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_INITMR0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_INITMR0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_INITMR0_EMR) << `REGB_FREQ0_CH0_OFFSET_INITMR0_EMR) | ((`REGB_FREQ0_CH0_DFLT_INITMR0_MR) << `REGB_FREQ0_CH0_OFFSET_INITMR0_MR)  )
`define REGB_FREQ0_CH0_SIZE_INITMR0 32

// Register INITMR1 
`define REGB_FREQ0_CH0_INITMR1_ADDR `SHIFTAPBADDR( 32'h00000504 )
`define REGB_FREQ0_CH0_MSK_INITMR1_EMR3 32'b00000000000000001111111111111111
`define REGB_FREQ0_CH0_SIZE_INITMR1_EMR3 16
`define REGB_FREQ0_CH0_OFFSET_INITMR1_EMR3 0
`define REGB_FREQ0_CH0_DFLT_INITMR1_EMR3 16'h0
`define REGB_FREQ0_CH0_MSK_INITMR1_EMR2 32'b11111111111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_INITMR1_EMR2 16
`define REGB_FREQ0_CH0_OFFSET_INITMR1_EMR2 16
`define REGB_FREQ0_CH0_DFLT_INITMR1_EMR2 16'h0
`define REGB_FREQ0_CH0_MSK_INITMR1 ( `REGB_FREQ0_CH0_MSK_INITMR1_EMR3 | `REGB_FREQ0_CH0_MSK_INITMR1_EMR2 )
`define REGB_FREQ0_CH0_RWONLY_MSK_INITMR1 ( 32'h0 | `REGB_FREQ0_CH0_MSK_INITMR1_EMR3 | `REGB_FREQ0_CH0_MSK_INITMR1_EMR2  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_INITMR1 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_INITMR1 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_INITMR1 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_INITMR1 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_INITMR1 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_INITMR1_EMR3) << `REGB_FREQ0_CH0_OFFSET_INITMR1_EMR3) | ((`REGB_FREQ0_CH0_DFLT_INITMR1_EMR2) << `REGB_FREQ0_CH0_OFFSET_INITMR1_EMR2)  )
`define REGB_FREQ0_CH0_SIZE_INITMR1 32

// Register INITMR2 
`define REGB_FREQ0_CH0_INITMR2_ADDR `SHIFTAPBADDR( 32'h00000508 )
`define REGB_FREQ0_CH0_MSK_INITMR2_MR5 32'b00000000000000001111111111111111
`define REGB_FREQ0_CH0_SIZE_INITMR2_MR5 16
`define REGB_FREQ0_CH0_OFFSET_INITMR2_MR5 0
`define REGB_FREQ0_CH0_DFLT_INITMR2_MR5 16'h0
`define REGB_FREQ0_CH0_MSK_INITMR2_MR4 32'b11111111111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_INITMR2_MR4 16
`define REGB_FREQ0_CH0_OFFSET_INITMR2_MR4 16
`define REGB_FREQ0_CH0_DFLT_INITMR2_MR4 16'h0
`define REGB_FREQ0_CH0_MSK_INITMR2 ( `REGB_FREQ0_CH0_MSK_INITMR2_MR5 | `REGB_FREQ0_CH0_MSK_INITMR2_MR4 )
`define REGB_FREQ0_CH0_RWONLY_MSK_INITMR2 ( 32'h0 | `REGB_FREQ0_CH0_MSK_INITMR2_MR5 | `REGB_FREQ0_CH0_MSK_INITMR2_MR4  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_INITMR2 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_INITMR2 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_INITMR2 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_INITMR2 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_INITMR2 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_INITMR2_MR5) << `REGB_FREQ0_CH0_OFFSET_INITMR2_MR5) | ((`REGB_FREQ0_CH0_DFLT_INITMR2_MR4) << `REGB_FREQ0_CH0_OFFSET_INITMR2_MR4)  )
`define REGB_FREQ0_CH0_SIZE_INITMR2 32

// Register INITMR3 
`define REGB_FREQ0_CH0_INITMR3_ADDR `SHIFTAPBADDR( 32'h0000050c )
`define REGB_FREQ0_CH0_MSK_INITMR3_MR6 32'b00000000000000001111111111111111
`define REGB_FREQ0_CH0_SIZE_INITMR3_MR6 16
`define REGB_FREQ0_CH0_OFFSET_INITMR3_MR6 0
`define REGB_FREQ0_CH0_DFLT_INITMR3_MR6 16'h0
`define REGB_FREQ0_CH0_MSK_INITMR3_MR22 32'b11111111111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_INITMR3_MR22 16
`define REGB_FREQ0_CH0_OFFSET_INITMR3_MR22 16
`define REGB_FREQ0_CH0_DFLT_INITMR3_MR22 16'h0
`define REGB_FREQ0_CH0_MSK_INITMR3 ( `REGB_FREQ0_CH0_MSK_INITMR3_MR6 | `REGB_FREQ0_CH0_MSK_INITMR3_MR22 )
`define REGB_FREQ0_CH0_RWONLY_MSK_INITMR3 ( 32'h0 | `REGB_FREQ0_CH0_MSK_INITMR3_MR6 | `REGB_FREQ0_CH0_MSK_INITMR3_MR22  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_INITMR3 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_INITMR3 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_INITMR3 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_INITMR3 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_INITMR3 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_INITMR3_MR6) << `REGB_FREQ0_CH0_OFFSET_INITMR3_MR6) | ((`REGB_FREQ0_CH0_DFLT_INITMR3_MR22) << `REGB_FREQ0_CH0_OFFSET_INITMR3_MR22)  )
`define REGB_FREQ0_CH0_SIZE_INITMR3 32

// Register DFITMG0 
`define REGB_FREQ0_CH0_DFITMG0_ADDR `SHIFTAPBADDR( 32'h00000580 )
`define REGB_FREQ0_CH0_MSK_DFITMG0_DFI_TPHY_WRLAT 32'b00000000000000000000000001111111
`define REGB_FREQ0_CH0_SIZE_DFITMG0_DFI_TPHY_WRLAT 7
`define REGB_FREQ0_CH0_OFFSET_DFITMG0_DFI_TPHY_WRLAT 0
`define REGB_FREQ0_CH0_DFLT_DFITMG0_DFI_TPHY_WRLAT 7'h2
`define REGB_FREQ0_CH0_MSK_DFITMG0_DFI_TPHY_WRDATA 32'b00000000000000000011111100000000
`define REGB_FREQ0_CH0_SIZE_DFITMG0_DFI_TPHY_WRDATA 6
`define REGB_FREQ0_CH0_OFFSET_DFITMG0_DFI_TPHY_WRDATA 8
`define REGB_FREQ0_CH0_DFLT_DFITMG0_DFI_TPHY_WRDATA 6'h0
`define REGB_FREQ0_CH0_MSK_DFITMG0_DFI_T_RDDATA_EN 32'b00000000011111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DFITMG0_DFI_T_RDDATA_EN 7
`define REGB_FREQ0_CH0_OFFSET_DFITMG0_DFI_T_RDDATA_EN 16
`define REGB_FREQ0_CH0_DFLT_DFITMG0_DFI_T_RDDATA_EN 7'h2
`define REGB_FREQ0_CH0_MSK_DFITMG0_DFI_T_CTRL_DELAY 32'b00011111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DFITMG0_DFI_T_CTRL_DELAY 5
`define REGB_FREQ0_CH0_OFFSET_DFITMG0_DFI_T_CTRL_DELAY 24
`define REGB_FREQ0_CH0_DFLT_DFITMG0_DFI_T_CTRL_DELAY 5'h7
`define REGB_FREQ0_CH0_MSK_DFITMG0 ( `REGB_FREQ0_CH0_MSK_DFITMG0_DFI_TPHY_WRLAT | `REGB_FREQ0_CH0_MSK_DFITMG0_DFI_TPHY_WRDATA | `REGB_FREQ0_CH0_MSK_DFITMG0_DFI_T_RDDATA_EN | `REGB_FREQ0_CH0_MSK_DFITMG0_DFI_T_CTRL_DELAY )
`define REGB_FREQ0_CH0_RWONLY_MSK_DFITMG0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DFITMG0_DFI_TPHY_WRLAT | `REGB_FREQ0_CH0_MSK_DFITMG0_DFI_TPHY_WRDATA | `REGB_FREQ0_CH0_MSK_DFITMG0_DFI_T_RDDATA_EN | `REGB_FREQ0_CH0_MSK_DFITMG0_DFI_T_CTRL_DELAY  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DFITMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DFITMG0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DFITMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DFITMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DFITMG0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DFITMG0_DFI_TPHY_WRLAT) << `REGB_FREQ0_CH0_OFFSET_DFITMG0_DFI_TPHY_WRLAT) | ((`REGB_FREQ0_CH0_DFLT_DFITMG0_DFI_TPHY_WRDATA) << `REGB_FREQ0_CH0_OFFSET_DFITMG0_DFI_TPHY_WRDATA) | ((`REGB_FREQ0_CH0_DFLT_DFITMG0_DFI_T_RDDATA_EN) << `REGB_FREQ0_CH0_OFFSET_DFITMG0_DFI_T_RDDATA_EN) | ((`REGB_FREQ0_CH0_DFLT_DFITMG0_DFI_T_CTRL_DELAY) << `REGB_FREQ0_CH0_OFFSET_DFITMG0_DFI_T_CTRL_DELAY)  )
`define REGB_FREQ0_CH0_SIZE_DFITMG0 29

// Register DFITMG1 
`define REGB_FREQ0_CH0_DFITMG1_ADDR `SHIFTAPBADDR( 32'h00000584 )
`define REGB_FREQ0_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE 32'b00000000000000000000000000011111
`define REGB_FREQ0_CH0_SIZE_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5
`define REGB_FREQ0_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE 0
`define REGB_FREQ0_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5'h4
`define REGB_FREQ0_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE 32'b00000000000000000001111100000000
`define REGB_FREQ0_CH0_SIZE_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5
`define REGB_FREQ0_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE 8
`define REGB_FREQ0_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5'h4
`define REGB_FREQ0_CH0_MSK_DFITMG1_DFI_T_WRDATA_DELAY 32'b00000000000111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DFITMG1_DFI_T_WRDATA_DELAY 5
`define REGB_FREQ0_CH0_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY 16
`define REGB_FREQ0_CH0_DFLT_DFITMG1_DFI_T_WRDATA_DELAY 5'h0
`define REGB_FREQ0_CH0_MSK_DFITMG1_DFI_T_PARIN_LAT 32'b00000011000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DFITMG1_DFI_T_PARIN_LAT 2
`define REGB_FREQ0_CH0_OFFSET_DFITMG1_DFI_T_PARIN_LAT 24
`define REGB_FREQ0_CH0_DFLT_DFITMG1_DFI_T_PARIN_LAT 2'h0
`define REGB_FREQ0_CH0_MSK_DFITMG1_DFI_T_CMD_LAT 32'b11110000000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DFITMG1_DFI_T_CMD_LAT 4
`define REGB_FREQ0_CH0_OFFSET_DFITMG1_DFI_T_CMD_LAT 28
`define REGB_FREQ0_CH0_DFLT_DFITMG1_DFI_T_CMD_LAT 4'h0
`define REGB_FREQ0_CH0_MSK_DFITMG1 ( `REGB_FREQ0_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `REGB_FREQ0_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `REGB_FREQ0_CH0_MSK_DFITMG1_DFI_T_WRDATA_DELAY | `REGB_FREQ0_CH0_MSK_DFITMG1_DFI_T_PARIN_LAT | `REGB_FREQ0_CH0_MSK_DFITMG1_DFI_T_CMD_LAT )
`define REGB_FREQ0_CH0_RWONLY_MSK_DFITMG1 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `REGB_FREQ0_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `REGB_FREQ0_CH0_MSK_DFITMG1_DFI_T_WRDATA_DELAY  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DFITMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DFITMG1 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DFITMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DFITMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DFITMG1 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE) << `REGB_FREQ0_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE) | ((`REGB_FREQ0_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE) << `REGB_FREQ0_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE) | ((`REGB_FREQ0_CH0_DFLT_DFITMG1_DFI_T_WRDATA_DELAY) << `REGB_FREQ0_CH0_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY)  )
`define REGB_FREQ0_CH0_SIZE_DFITMG1 32

// Register DFITMG2 
`define REGB_FREQ0_CH0_DFITMG2_ADDR `SHIFTAPBADDR( 32'h00000588 )
`define REGB_FREQ0_CH0_MSK_DFITMG2_DFI_TPHY_WRCSLAT 32'b00000000000000000000000001111111
`define REGB_FREQ0_CH0_SIZE_DFITMG2_DFI_TPHY_WRCSLAT 7
`define REGB_FREQ0_CH0_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT 0
`define REGB_FREQ0_CH0_DFLT_DFITMG2_DFI_TPHY_WRCSLAT 7'h2
`define REGB_FREQ0_CH0_MSK_DFITMG2_DFI_TPHY_RDCSLAT 32'b00000000000000000111111100000000
`define REGB_FREQ0_CH0_SIZE_DFITMG2_DFI_TPHY_RDCSLAT 7
`define REGB_FREQ0_CH0_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT 8
`define REGB_FREQ0_CH0_DFLT_DFITMG2_DFI_TPHY_RDCSLAT 7'h2
`define REGB_FREQ0_CH0_MSK_DFITMG2_DFI_TWCK_DELAY 32'b00000000001111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DFITMG2_DFI_TWCK_DELAY 6
`define REGB_FREQ0_CH0_OFFSET_DFITMG2_DFI_TWCK_DELAY 16
`define REGB_FREQ0_CH0_DFLT_DFITMG2_DFI_TWCK_DELAY 6'h0
`define REGB_FREQ0_CH0_MSK_DFITMG2 ( `REGB_FREQ0_CH0_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `REGB_FREQ0_CH0_MSK_DFITMG2_DFI_TPHY_RDCSLAT | `REGB_FREQ0_CH0_MSK_DFITMG2_DFI_TWCK_DELAY )
`define REGB_FREQ0_CH0_RWONLY_MSK_DFITMG2 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `REGB_FREQ0_CH0_MSK_DFITMG2_DFI_TPHY_RDCSLAT | `REGB_FREQ0_CH0_MSK_DFITMG2_DFI_TWCK_DELAY  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DFITMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DFITMG2 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DFITMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DFITMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DFITMG2 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DFITMG2_DFI_TPHY_WRCSLAT) << `REGB_FREQ0_CH0_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT) | ((`REGB_FREQ0_CH0_DFLT_DFITMG2_DFI_TPHY_RDCSLAT) << `REGB_FREQ0_CH0_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT) | ((`REGB_FREQ0_CH0_DFLT_DFITMG2_DFI_TWCK_DELAY) << `REGB_FREQ0_CH0_OFFSET_DFITMG2_DFI_TWCK_DELAY)  )
`define REGB_FREQ0_CH0_SIZE_DFITMG2 22


// Register DFITMG4 
`define REGB_FREQ0_CH0_DFITMG4_ADDR `SHIFTAPBADDR( 32'h00000590 )
`define REGB_FREQ0_CH0_MSK_DFITMG4_DFI_TWCK_DIS 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_DFITMG4_DFI_TWCK_DIS 8
`define REGB_FREQ0_CH0_OFFSET_DFITMG4_DFI_TWCK_DIS 0
`define REGB_FREQ0_CH0_DFLT_DFITMG4_DFI_TWCK_DIS 8'h0
`define REGB_FREQ0_CH0_MSK_DFITMG4_DFI_TWCK_EN_FS 32'b00000000000000001111111100000000
`define REGB_FREQ0_CH0_SIZE_DFITMG4_DFI_TWCK_EN_FS 8
`define REGB_FREQ0_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_FS 8
`define REGB_FREQ0_CH0_DFLT_DFITMG4_DFI_TWCK_EN_FS 8'h0
`define REGB_FREQ0_CH0_MSK_DFITMG4_DFI_TWCK_EN_WR 32'b00000000111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DFITMG4_DFI_TWCK_EN_WR 8
`define REGB_FREQ0_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_WR 16
`define REGB_FREQ0_CH0_DFLT_DFITMG4_DFI_TWCK_EN_WR 8'h0
`define REGB_FREQ0_CH0_MSK_DFITMG4_DFI_TWCK_EN_RD 32'b11111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DFITMG4_DFI_TWCK_EN_RD 8
`define REGB_FREQ0_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_RD 24
`define REGB_FREQ0_CH0_DFLT_DFITMG4_DFI_TWCK_EN_RD 8'h0
`define REGB_FREQ0_CH0_MSK_DFITMG4 ( `REGB_FREQ0_CH0_MSK_DFITMG4_DFI_TWCK_DIS | `REGB_FREQ0_CH0_MSK_DFITMG4_DFI_TWCK_EN_FS | `REGB_FREQ0_CH0_MSK_DFITMG4_DFI_TWCK_EN_WR | `REGB_FREQ0_CH0_MSK_DFITMG4_DFI_TWCK_EN_RD )
`define REGB_FREQ0_CH0_RWONLY_MSK_DFITMG4 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DFITMG4_DFI_TWCK_DIS | `REGB_FREQ0_CH0_MSK_DFITMG4_DFI_TWCK_EN_FS | `REGB_FREQ0_CH0_MSK_DFITMG4_DFI_TWCK_EN_WR | `REGB_FREQ0_CH0_MSK_DFITMG4_DFI_TWCK_EN_RD  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DFITMG4 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DFITMG4 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DFITMG4 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DFITMG4 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DFITMG4 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DFITMG4_DFI_TWCK_DIS) << `REGB_FREQ0_CH0_OFFSET_DFITMG4_DFI_TWCK_DIS) | ((`REGB_FREQ0_CH0_DFLT_DFITMG4_DFI_TWCK_EN_FS) << `REGB_FREQ0_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_FS) | ((`REGB_FREQ0_CH0_DFLT_DFITMG4_DFI_TWCK_EN_WR) << `REGB_FREQ0_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_WR) | ((`REGB_FREQ0_CH0_DFLT_DFITMG4_DFI_TWCK_EN_RD) << `REGB_FREQ0_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_RD)  )
`define REGB_FREQ0_CH0_SIZE_DFITMG4 32

// Register DFITMG5 
`define REGB_FREQ0_CH0_DFITMG5_ADDR `SHIFTAPBADDR( 32'h00000594 )
`define REGB_FREQ0_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_POST 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_DFITMG5_DFI_TWCK_TOGGLE_POST 8
`define REGB_FREQ0_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_POST 0
`define REGB_FREQ0_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_POST 8'h0
`define REGB_FREQ0_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_CS 32'b00000000000000001111111100000000
`define REGB_FREQ0_CH0_SIZE_DFITMG5_DFI_TWCK_TOGGLE_CS 8
`define REGB_FREQ0_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_CS 8
`define REGB_FREQ0_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_CS 8'h0
`define REGB_FREQ0_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE 32'b00000000111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DFITMG5_DFI_TWCK_TOGGLE 8
`define REGB_FREQ0_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE 16
`define REGB_FREQ0_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE 8'h0
`define REGB_FREQ0_CH0_MSK_DFITMG5_DFI_TWCK_FAST_TOGGLE 32'b11111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DFITMG5_DFI_TWCK_FAST_TOGGLE 8
`define REGB_FREQ0_CH0_OFFSET_DFITMG5_DFI_TWCK_FAST_TOGGLE 24
`define REGB_FREQ0_CH0_DFLT_DFITMG5_DFI_TWCK_FAST_TOGGLE 8'h0
`define REGB_FREQ0_CH0_MSK_DFITMG5 ( `REGB_FREQ0_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_POST | `REGB_FREQ0_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_CS | `REGB_FREQ0_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE | `REGB_FREQ0_CH0_MSK_DFITMG5_DFI_TWCK_FAST_TOGGLE )
`define REGB_FREQ0_CH0_RWONLY_MSK_DFITMG5 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_POST | `REGB_FREQ0_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_CS | `REGB_FREQ0_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE | `REGB_FREQ0_CH0_MSK_DFITMG5_DFI_TWCK_FAST_TOGGLE  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DFITMG5 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DFITMG5 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DFITMG5 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DFITMG5 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DFITMG5 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_POST) << `REGB_FREQ0_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_POST) | ((`REGB_FREQ0_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_CS) << `REGB_FREQ0_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_CS) | ((`REGB_FREQ0_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE) << `REGB_FREQ0_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE) | ((`REGB_FREQ0_CH0_DFLT_DFITMG5_DFI_TWCK_FAST_TOGGLE) << `REGB_FREQ0_CH0_OFFSET_DFITMG5_DFI_TWCK_FAST_TOGGLE)  )
`define REGB_FREQ0_CH0_SIZE_DFITMG5 32

// Register DFITMG6 
`define REGB_FREQ0_CH0_DFITMG6_ADDR `SHIFTAPBADDR( 32'h00000598 )
`define REGB_FREQ0_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 8
`define REGB_FREQ0_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 0
`define REGB_FREQ0_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 8'h0
`define REGB_FREQ0_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 32'b00000000000000000000000100000000
`define REGB_FREQ0_CH0_SIZE_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 1
`define REGB_FREQ0_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 8
`define REGB_FREQ0_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 1'h0
`define REGB_FREQ0_CH0_MSK_DFITMG6 ( `REGB_FREQ0_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD | `REGB_FREQ0_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN )
`define REGB_FREQ0_CH0_RWONLY_MSK_DFITMG6 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD | `REGB_FREQ0_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DFITMG6 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DFITMG6 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DFITMG6 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DFITMG6 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DFITMG6 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD) << `REGB_FREQ0_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD) | ((`REGB_FREQ0_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN) << `REGB_FREQ0_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN)  )
`define REGB_FREQ0_CH0_SIZE_DFITMG6 9


// Register DFILPTMG0 
`define REGB_FREQ0_CH0_DFILPTMG0_ADDR `SHIFTAPBADDR( 32'h000005a0 )
`define REGB_FREQ0_CH0_MSK_DFILPTMG0_DFI_LP_WAKEUP_PD 32'b00000000000000000000000000011111
`define REGB_FREQ0_CH0_SIZE_DFILPTMG0_DFI_LP_WAKEUP_PD 5
`define REGB_FREQ0_CH0_OFFSET_DFILPTMG0_DFI_LP_WAKEUP_PD 0
`define REGB_FREQ0_CH0_DFLT_DFILPTMG0_DFI_LP_WAKEUP_PD 5'h0
`define REGB_FREQ0_CH0_MSK_DFILPTMG0_DFI_LP_WAKEUP_SR 32'b00000000000000000001111100000000
`define REGB_FREQ0_CH0_SIZE_DFILPTMG0_DFI_LP_WAKEUP_SR 5
`define REGB_FREQ0_CH0_OFFSET_DFILPTMG0_DFI_LP_WAKEUP_SR 8
`define REGB_FREQ0_CH0_DFLT_DFILPTMG0_DFI_LP_WAKEUP_SR 5'h0
`define REGB_FREQ0_CH0_MSK_DFILPTMG0_DFI_LP_WAKEUP_DSM 32'b00000000000111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DFILPTMG0_DFI_LP_WAKEUP_DSM 5
`define REGB_FREQ0_CH0_OFFSET_DFILPTMG0_DFI_LP_WAKEUP_DSM 16
`define REGB_FREQ0_CH0_DFLT_DFILPTMG0_DFI_LP_WAKEUP_DSM 5'h0
`define REGB_FREQ0_CH0_MSK_DFILPTMG0_DFI_LP_WAKEUP_MPSM 32'b00011111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DFILPTMG0_DFI_LP_WAKEUP_MPSM 5
`define REGB_FREQ0_CH0_OFFSET_DFILPTMG0_DFI_LP_WAKEUP_MPSM 24
`define REGB_FREQ0_CH0_DFLT_DFILPTMG0_DFI_LP_WAKEUP_MPSM 5'h0
`define REGB_FREQ0_CH0_MSK_DFILPTMG0 ( `REGB_FREQ0_CH0_MSK_DFILPTMG0_DFI_LP_WAKEUP_PD | `REGB_FREQ0_CH0_MSK_DFILPTMG0_DFI_LP_WAKEUP_SR | `REGB_FREQ0_CH0_MSK_DFILPTMG0_DFI_LP_WAKEUP_DSM | `REGB_FREQ0_CH0_MSK_DFILPTMG0_DFI_LP_WAKEUP_MPSM )
`define REGB_FREQ0_CH0_RWONLY_MSK_DFILPTMG0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DFILPTMG0_DFI_LP_WAKEUP_PD | `REGB_FREQ0_CH0_MSK_DFILPTMG0_DFI_LP_WAKEUP_SR | `REGB_FREQ0_CH0_MSK_DFILPTMG0_DFI_LP_WAKEUP_DSM  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DFILPTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DFILPTMG0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DFILPTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DFILPTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DFILPTMG0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DFILPTMG0_DFI_LP_WAKEUP_PD) << `REGB_FREQ0_CH0_OFFSET_DFILPTMG0_DFI_LP_WAKEUP_PD) | ((`REGB_FREQ0_CH0_DFLT_DFILPTMG0_DFI_LP_WAKEUP_SR) << `REGB_FREQ0_CH0_OFFSET_DFILPTMG0_DFI_LP_WAKEUP_SR) | ((`REGB_FREQ0_CH0_DFLT_DFILPTMG0_DFI_LP_WAKEUP_DSM) << `REGB_FREQ0_CH0_OFFSET_DFILPTMG0_DFI_LP_WAKEUP_DSM)  )
`define REGB_FREQ0_CH0_SIZE_DFILPTMG0 29

// Register DFILPTMG1 
`define REGB_FREQ0_CH0_DFILPTMG1_ADDR `SHIFTAPBADDR( 32'h000005a4 )
`define REGB_FREQ0_CH0_MSK_DFILPTMG1_DFI_LP_WAKEUP_DATA 32'b00000000000000000000000000011111
`define REGB_FREQ0_CH0_SIZE_DFILPTMG1_DFI_LP_WAKEUP_DATA 5
`define REGB_FREQ0_CH0_OFFSET_DFILPTMG1_DFI_LP_WAKEUP_DATA 0
`define REGB_FREQ0_CH0_DFLT_DFILPTMG1_DFI_LP_WAKEUP_DATA 5'h0
`define REGB_FREQ0_CH0_MSK_DFILPTMG1_DFI_TLP_RESP 32'b00000000000000000001111100000000
`define REGB_FREQ0_CH0_SIZE_DFILPTMG1_DFI_TLP_RESP 5
`define REGB_FREQ0_CH0_OFFSET_DFILPTMG1_DFI_TLP_RESP 8
`define REGB_FREQ0_CH0_DFLT_DFILPTMG1_DFI_TLP_RESP 5'h7
`define REGB_FREQ0_CH0_MSK_DFILPTMG1 ( `REGB_FREQ0_CH0_MSK_DFILPTMG1_DFI_LP_WAKEUP_DATA | `REGB_FREQ0_CH0_MSK_DFILPTMG1_DFI_TLP_RESP )
`define REGB_FREQ0_CH0_RWONLY_MSK_DFILPTMG1 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DFILPTMG1_DFI_LP_WAKEUP_DATA |  `REGB_FREQ0_CH0_MSK_DFILPTMG1_DFI_TLP_RESP  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DFILPTMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DFILPTMG1 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DFILPTMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DFILPTMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DFILPTMG1 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DFILPTMG1_DFI_LP_WAKEUP_DATA) << `REGB_FREQ0_CH0_OFFSET_DFILPTMG1_DFI_LP_WAKEUP_DATA) | (( `REGB_FREQ0_CH0_DFLT_DFILPTMG1_DFI_TLP_RESP) <<  `REGB_FREQ0_CH0_OFFSET_DFILPTMG1_DFI_TLP_RESP)  )
`define REGB_FREQ0_CH0_SIZE_DFILPTMG1 13

// Register DFIUPDTMG0 
`define REGB_FREQ0_CH0_DFIUPDTMG0_ADDR `SHIFTAPBADDR( 32'h000005a8 )
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG0_DFI_T_CTRLUP_MIN 32'b00000000000000000000001111111111
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG0_DFI_T_CTRLUP_MIN 10
`define REGB_FREQ0_CH0_OFFSET_DFIUPDTMG0_DFI_T_CTRLUP_MIN 0
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG0_DFI_T_CTRLUP_MIN 10'h3
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG0_DFI_T_CTRLUP_MAX 32'b00000011111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG0_DFI_T_CTRLUP_MAX 10
`define REGB_FREQ0_CH0_OFFSET_DFIUPDTMG0_DFI_T_CTRLUP_MAX 16
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG0_DFI_T_CTRLUP_MAX 10'h40
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG0_DFI_CTRLUP_GAP 32'b11111100000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG0_DFI_CTRLUP_GAP 6
`define REGB_FREQ0_CH0_OFFSET_DFIUPDTMG0_DFI_CTRLUP_GAP 26
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG0_DFI_CTRLUP_GAP 6'h1c
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG0 ( `REGB_FREQ0_CH0_MSK_DFIUPDTMG0_DFI_T_CTRLUP_MIN | `REGB_FREQ0_CH0_MSK_DFIUPDTMG0_DFI_T_CTRLUP_MAX | `REGB_FREQ0_CH0_MSK_DFIUPDTMG0_DFI_CTRLUP_GAP )
`define REGB_FREQ0_CH0_RWONLY_MSK_DFIUPDTMG0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DFIUPDTMG0_DFI_T_CTRLUP_MIN | `REGB_FREQ0_CH0_MSK_DFIUPDTMG0_DFI_T_CTRLUP_MAX  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DFIUPDTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DFIUPDTMG0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DFIUPDTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DFIUPDTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DFIUPDTMG0_DFI_T_CTRLUP_MIN) << `REGB_FREQ0_CH0_OFFSET_DFIUPDTMG0_DFI_T_CTRLUP_MIN) | ((`REGB_FREQ0_CH0_DFLT_DFIUPDTMG0_DFI_T_CTRLUP_MAX) << `REGB_FREQ0_CH0_OFFSET_DFIUPDTMG0_DFI_T_CTRLUP_MAX)  )
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG0 32

// Register DFIUPDTMG1 
`define REGB_FREQ0_CH0_DFIUPDTMG1_ADDR `SHIFTAPBADDR( 32'h000005ac )
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 8
`define REGB_FREQ0_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 0
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 8'h1
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 32'b00000000111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 8
`define REGB_FREQ0_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 16
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 8'h1
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG1 ( `REGB_FREQ0_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 | `REGB_FREQ0_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 )
`define REGB_FREQ0_CH0_RWONLY_MSK_DFIUPDTMG1 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 | `REGB_FREQ0_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DFIUPDTMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DFIUPDTMG1 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DFIUPDTMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DFIUPDTMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG1 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024) << `REGB_FREQ0_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024) | ((`REGB_FREQ0_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024) << `REGB_FREQ0_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024)  )
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG1 24


// Register DFIUPDTMG2 
`define REGB_FREQ0_CH0_DFIUPDTMG2_ADDR `SHIFTAPBADDR( 32'h000005b4 )
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 32'b00000000000000000000111111111111
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 12
`define REGB_FREQ0_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 0
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 12'h12c
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 32'b00001000000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 1
`define REGB_FREQ0_CH0_OFFSET_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 27
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 1'h0
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG2_PPT2_OVERRIDE 32'b00010000000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG2_PPT2_OVERRIDE 1
`define REGB_FREQ0_CH0_OFFSET_DFIUPDTMG2_PPT2_OVERRIDE 28
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG2_PPT2_OVERRIDE 1'h0
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG2_PPT2_EN 32'b00100000000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG2_PPT2_EN 1
`define REGB_FREQ0_CH0_OFFSET_DFIUPDTMG2_PPT2_EN 29
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG2_PPT2_EN 1'h0
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 32'b11000000000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 2
`define REGB_FREQ0_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 30
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 2'h3
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG2 ( `REGB_FREQ0_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 | `REGB_FREQ0_CH0_MSK_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC | `REGB_FREQ0_CH0_MSK_DFIUPDTMG2_PPT2_OVERRIDE | `REGB_FREQ0_CH0_MSK_DFIUPDTMG2_PPT2_EN | `REGB_FREQ0_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT )
`define REGB_FREQ0_CH0_RWONLY_MSK_DFIUPDTMG2 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 | `REGB_FREQ0_CH0_MSK_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC | `REGB_FREQ0_CH0_MSK_DFIUPDTMG2_PPT2_OVERRIDE | `REGB_FREQ0_CH0_MSK_DFIUPDTMG2_PPT2_EN | `REGB_FREQ0_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DFIUPDTMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DFIUPDTMG2 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DFIUPDTMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DFIUPDTMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG2 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1) << `REGB_FREQ0_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1) | ((`REGB_FREQ0_CH0_DFLT_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC) << `REGB_FREQ0_CH0_OFFSET_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC) | ((`REGB_FREQ0_CH0_DFLT_DFIUPDTMG2_PPT2_OVERRIDE) << `REGB_FREQ0_CH0_OFFSET_DFIUPDTMG2_PPT2_OVERRIDE) | ((`REGB_FREQ0_CH0_DFLT_DFIUPDTMG2_PPT2_EN) << `REGB_FREQ0_CH0_OFFSET_DFIUPDTMG2_PPT2_EN) | ((`REGB_FREQ0_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT) << `REGB_FREQ0_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT)  )
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG2 32

// Register DFIUPDTMG3 
`define REGB_FREQ0_CH0_DFIUPDTMG3_ADDR `SHIFTAPBADDR( 32'h000005b8 )
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 32'b00000000000000000000000111111111
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 9
`define REGB_FREQ0_CH0_OFFSET_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 0
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 9'h1
`define REGB_FREQ0_CH0_MSK_DFIUPDTMG3 `REGB_FREQ0_CH0_MSK_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8
`define REGB_FREQ0_CH0_RWONLY_MSK_DFIUPDTMG3 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DFIUPDTMG3 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DFIUPDTMG3 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DFIUPDTMG3 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DFIUPDTMG3 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DFIUPDTMG3 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8) << `REGB_FREQ0_CH0_OFFSET_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8)  )
`define REGB_FREQ0_CH0_SIZE_DFIUPDTMG3 9

// Register RFSHSET1TMG0 
`define REGB_FREQ0_CH0_RFSHSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00000600 )
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_X32 ( (`DDRCTL_LPDDR_EN==1) ? 32'b00000000000000000011111111111111 : 32'b00000000000000000000111111111111)
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG0_T_REFI_X1_X32 ((`DDRCTL_LPDDR_EN==1) ? 14 : 12)
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_X32 0
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_X32 ('h62)
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_X32 32'b00000000001111110000000000000000
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG0_REFRESH_TO_X1_X32 6
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_X32 16
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_X32 6'h10
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_REFRESH_MARGIN 32'b00001111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG0_REFRESH_MARGIN 4
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG0_REFRESH_MARGIN 24
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG0_REFRESH_MARGIN 4'h2
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_SEL 32'b01000000000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG0_REFRESH_TO_X1_SEL 1
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_SEL 30
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_SEL 1'h0
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_SEL 32'b10000000000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG0_T_REFI_X1_SEL 1
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_SEL 31
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_SEL 1'h0
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG0 ( `REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_X32 | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_X32 | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_REFRESH_MARGIN | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_SEL | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_SEL )
`define REGB_FREQ0_CH0_RWONLY_MSK_RFSHSET1TMG0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_X32 | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_X32 | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_REFRESH_MARGIN | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_SEL | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_SEL  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_RFSHSET1TMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_RFSHSET1TMG0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_RFSHSET1TMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_RFSHSET1TMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_X32) << `REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_X32) | ((`REGB_FREQ0_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_X32) << `REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_X32) | ((`REGB_FREQ0_CH0_DFLT_RFSHSET1TMG0_REFRESH_MARGIN) << `REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG0_REFRESH_MARGIN) | ((`REGB_FREQ0_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_SEL) << `REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_SEL) | ((`REGB_FREQ0_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_SEL) << `REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_SEL)  )
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG0 32

// Register RFSHSET1TMG1 
`define REGB_FREQ0_CH0_RFSHSET1TMG1_ADDR `SHIFTAPBADDR( 32'h00000604 )
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN 32'b00000000000000000000111111111111
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG1_T_RFC_MIN 12
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN 0
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN 12'h8c
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN_AB 32'b00001111111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG1_T_RFC_MIN_AB 12
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN_AB 16
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN_AB 12'h0
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG1 ( `REGB_FREQ0_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN_AB )
`define REGB_FREQ0_CH0_RWONLY_MSK_RFSHSET1TMG1 ( 32'h0 | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN_AB  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_RFSHSET1TMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_RFSHSET1TMG1 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_RFSHSET1TMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_RFSHSET1TMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG1 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN) << `REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN) | ((`REGB_FREQ0_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN_AB) << `REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN_AB)  )
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG1 28

// Register RFSHSET1TMG2 
`define REGB_FREQ0_CH0_RFSHSET1TMG2_ADDR `SHIFTAPBADDR( 32'h00000608 )
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG2_T_RFC_MIN_DLR 32'b00000000000000000000001111111111
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG2_T_RFC_MIN_DLR 10
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG2_T_RFC_MIN_DLR 0
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG2_T_RFC_MIN_DLR 10'h8c
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG2_T_PBR2PBR 32'b00000000111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG2_T_PBR2PBR 8
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG2_T_PBR2PBR 16
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG2_T_PBR2PBR 8'h8c
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG2_T_PBR2ACT 32'b11111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG2_T_PBR2ACT 8
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG2_T_PBR2ACT 24
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG2_T_PBR2ACT 8'h8c
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG2 ( `REGB_FREQ0_CH0_MSK_RFSHSET1TMG2_T_RFC_MIN_DLR | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG2_T_PBR2PBR | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG2_T_PBR2ACT )
`define REGB_FREQ0_CH0_RWONLY_MSK_RFSHSET1TMG2 ( 32'h0 | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG2_T_PBR2PBR | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG2_T_PBR2ACT  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_RFSHSET1TMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_RFSHSET1TMG2 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_RFSHSET1TMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_RFSHSET1TMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG2 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_RFSHSET1TMG2_T_PBR2PBR) << `REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG2_T_PBR2PBR) | ((`REGB_FREQ0_CH0_DFLT_RFSHSET1TMG2_T_PBR2ACT) << `REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG2_T_PBR2ACT)  )
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG2 32

// Register RFSHSET1TMG3 
`define REGB_FREQ0_CH0_RFSHSET1TMG3_ADDR `SHIFTAPBADDR( 32'h0000060c )
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG3_T_RFCSB 32'b00000000000000000000111111111111
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG3_T_RFCSB 12
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG3_T_RFCSB 0
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG3_T_RFCSB 12'h0
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG3_T_REFSBRD 32'b00000000111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG3_T_REFSBRD 8
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG3_T_REFSBRD 16
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG3_T_REFSBRD 8'h0
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG3_REFRESH_TO_AB_X32 32'b00111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG3_REFRESH_TO_AB_X32 6
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG3_REFRESH_TO_AB_X32 24
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG3_REFRESH_TO_AB_X32 6'h10
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG3 ( `REGB_FREQ0_CH0_MSK_RFSHSET1TMG3_T_RFCSB | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG3_T_REFSBRD | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG3_REFRESH_TO_AB_X32 )
`define REGB_FREQ0_CH0_RWONLY_MSK_RFSHSET1TMG3 ( 32'h0 | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG3_REFRESH_TO_AB_X32  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_RFSHSET1TMG3 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_RFSHSET1TMG3 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_RFSHSET1TMG3 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_RFSHSET1TMG3 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG3 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_RFSHSET1TMG3_REFRESH_TO_AB_X32) << `REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG3_REFRESH_TO_AB_X32)  )
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG3 30

// Register RFSHSET1TMG4 
`define REGB_FREQ0_CH0_RFSHSET1TMG4_ADDR `SHIFTAPBADDR( 32'h00000610 )
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 32'b00000000000000000000111111111111
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 12
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 0
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 12'h0
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 32'b00001111111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 12
`define REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 16
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 12'h0
`define REGB_FREQ0_CH0_MSK_RFSHSET1TMG4 ( `REGB_FREQ0_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 )
`define REGB_FREQ0_CH0_RWONLY_MSK_RFSHSET1TMG4 ( 32'h0 | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 | `REGB_FREQ0_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_RFSHSET1TMG4 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_RFSHSET1TMG4 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_RFSHSET1TMG4 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_RFSHSET1TMG4 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_RFSHSET1TMG4 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32) << `REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32) | ((`REGB_FREQ0_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32) << `REGB_FREQ0_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32)  )
`define REGB_FREQ0_CH0_SIZE_RFSHSET1TMG4 28










// Register RFMSET1TMG0 
`define REGB_FREQ0_CH0_RFMSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00000650 )
`define REGB_FREQ0_CH0_MSK_RFMSET1TMG0_T_RFMPB 32'b00000000000000000000111111111111
`define REGB_FREQ0_CH0_SIZE_RFMSET1TMG0_T_RFMPB 12
`define REGB_FREQ0_CH0_OFFSET_RFMSET1TMG0_T_RFMPB 0
`define REGB_FREQ0_CH0_DFLT_RFMSET1TMG0_T_RFMPB 12'h8c
`define REGB_FREQ0_CH0_MSK_RFMSET1TMG0 `REGB_FREQ0_CH0_MSK_RFMSET1TMG0_T_RFMPB
`define REGB_FREQ0_CH0_RWONLY_MSK_RFMSET1TMG0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_RFMSET1TMG0_T_RFMPB  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_RFMSET1TMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_RFMSET1TMG0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_RFMSET1TMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_RFMSET1TMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_RFMSET1TMG0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_RFMSET1TMG0_T_RFMPB) << `REGB_FREQ0_CH0_OFFSET_RFMSET1TMG0_T_RFMPB)  )
`define REGB_FREQ0_CH0_SIZE_RFMSET1TMG0 12











// Register ZQSET1TMG0 
`define REGB_FREQ0_CH0_ZQSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00000800 )
`define REGB_FREQ0_CH0_MSK_ZQSET1TMG0_T_ZQ_LONG_NOP 32'b00000000000000000011111111111111
`define REGB_FREQ0_CH0_SIZE_ZQSET1TMG0_T_ZQ_LONG_NOP 14
`define REGB_FREQ0_CH0_OFFSET_ZQSET1TMG0_T_ZQ_LONG_NOP 0
`define REGB_FREQ0_CH0_DFLT_ZQSET1TMG0_T_ZQ_LONG_NOP 14'h200
`define REGB_FREQ0_CH0_MSK_ZQSET1TMG0_T_ZQ_SHORT_NOP 32'b00000011111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_ZQSET1TMG0_T_ZQ_SHORT_NOP 10
`define REGB_FREQ0_CH0_OFFSET_ZQSET1TMG0_T_ZQ_SHORT_NOP 16
`define REGB_FREQ0_CH0_DFLT_ZQSET1TMG0_T_ZQ_SHORT_NOP 10'h40
`define REGB_FREQ0_CH0_MSK_ZQSET1TMG0 ( `REGB_FREQ0_CH0_MSK_ZQSET1TMG0_T_ZQ_LONG_NOP | `REGB_FREQ0_CH0_MSK_ZQSET1TMG0_T_ZQ_SHORT_NOP )
`define REGB_FREQ0_CH0_RWONLY_MSK_ZQSET1TMG0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_ZQSET1TMG0_T_ZQ_LONG_NOP | `REGB_FREQ0_CH0_MSK_ZQSET1TMG0_T_ZQ_SHORT_NOP  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_ZQSET1TMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_ZQSET1TMG0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_ZQSET1TMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_ZQSET1TMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_ZQSET1TMG0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_ZQSET1TMG0_T_ZQ_LONG_NOP) << `REGB_FREQ0_CH0_OFFSET_ZQSET1TMG0_T_ZQ_LONG_NOP) | ((`REGB_FREQ0_CH0_DFLT_ZQSET1TMG0_T_ZQ_SHORT_NOP) << `REGB_FREQ0_CH0_OFFSET_ZQSET1TMG0_T_ZQ_SHORT_NOP)  )
`define REGB_FREQ0_CH0_SIZE_ZQSET1TMG0 26

// Register ZQSET1TMG1 
`define REGB_FREQ0_CH0_ZQSET1TMG1_ADDR `SHIFTAPBADDR( 32'h00000804 )
`define REGB_FREQ0_CH0_MSK_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 32'b00000000000011111111111111111111
`define REGB_FREQ0_CH0_SIZE_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 20
`define REGB_FREQ0_CH0_OFFSET_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 0
`define REGB_FREQ0_CH0_DFLT_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 20'h100
`define REGB_FREQ0_CH0_MSK_ZQSET1TMG1_T_ZQ_RESET_NOP 32'b00111111111100000000000000000000
`define REGB_FREQ0_CH0_SIZE_ZQSET1TMG1_T_ZQ_RESET_NOP 10
`define REGB_FREQ0_CH0_OFFSET_ZQSET1TMG1_T_ZQ_RESET_NOP 20
`define REGB_FREQ0_CH0_DFLT_ZQSET1TMG1_T_ZQ_RESET_NOP 10'h20
`define REGB_FREQ0_CH0_MSK_ZQSET1TMG1 ( `REGB_FREQ0_CH0_MSK_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 | `REGB_FREQ0_CH0_MSK_ZQSET1TMG1_T_ZQ_RESET_NOP )
`define REGB_FREQ0_CH0_RWONLY_MSK_ZQSET1TMG1 ( 32'h0 | `REGB_FREQ0_CH0_MSK_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 | `REGB_FREQ0_CH0_MSK_ZQSET1TMG1_T_ZQ_RESET_NOP  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_ZQSET1TMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_ZQSET1TMG1 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_ZQSET1TMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_ZQSET1TMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_ZQSET1TMG1 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024) << `REGB_FREQ0_CH0_OFFSET_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024) | ((`REGB_FREQ0_CH0_DFLT_ZQSET1TMG1_T_ZQ_RESET_NOP) << `REGB_FREQ0_CH0_OFFSET_ZQSET1TMG1_T_ZQ_RESET_NOP)  )
`define REGB_FREQ0_CH0_SIZE_ZQSET1TMG1 30

// Register ZQSET1TMG2 
`define REGB_FREQ0_CH0_ZQSET1TMG2_ADDR `SHIFTAPBADDR( 32'h00000808 )
`define REGB_FREQ0_CH0_MSK_ZQSET1TMG2_T_ZQ_STOP 32'b00000000000000000000000001111111
`define REGB_FREQ0_CH0_SIZE_ZQSET1TMG2_T_ZQ_STOP 7
`define REGB_FREQ0_CH0_OFFSET_ZQSET1TMG2_T_ZQ_STOP 0
`define REGB_FREQ0_CH0_DFLT_ZQSET1TMG2_T_ZQ_STOP 7'h18
`define REGB_FREQ0_CH0_MSK_ZQSET1TMG2 `REGB_FREQ0_CH0_MSK_ZQSET1TMG2_T_ZQ_STOP
`define REGB_FREQ0_CH0_RWONLY_MSK_ZQSET1TMG2 ( 32'h0 | `REGB_FREQ0_CH0_MSK_ZQSET1TMG2_T_ZQ_STOP  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_ZQSET1TMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_ZQSET1TMG2 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_ZQSET1TMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_ZQSET1TMG2 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_ZQSET1TMG2 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_ZQSET1TMG2_T_ZQ_STOP) << `REGB_FREQ0_CH0_OFFSET_ZQSET1TMG2_T_ZQ_STOP)  )
`define REGB_FREQ0_CH0_SIZE_ZQSET1TMG2 7









// Register DQSOSCCTL0 
`define REGB_FREQ0_CH0_DQSOSCCTL0_ADDR `SHIFTAPBADDR( 32'h00000a80 )
`define REGB_FREQ0_CH0_MSK_DQSOSCCTL0_DQSOSC_ENABLE 32'b00000000000000000000000000000001
`define REGB_FREQ0_CH0_SIZE_DQSOSCCTL0_DQSOSC_ENABLE 1
`define REGB_FREQ0_CH0_OFFSET_DQSOSCCTL0_DQSOSC_ENABLE 0
`define REGB_FREQ0_CH0_DFLT_DQSOSCCTL0_DQSOSC_ENABLE 1'h0
`define REGB_FREQ0_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 32'b00000000000000000000000000000100
`define REGB_FREQ0_CH0_SIZE_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 1
`define REGB_FREQ0_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 2
`define REGB_FREQ0_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 1'h0
`define REGB_FREQ0_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL 32'b00000000000000001111111111110000
`define REGB_FREQ0_CH0_SIZE_DQSOSCCTL0_DQSOSC_INTERVAL 12
`define REGB_FREQ0_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL 4
`define REGB_FREQ0_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL 12'h7
`define REGB_FREQ0_CH0_MSK_DQSOSCCTL0 ( `REGB_FREQ0_CH0_MSK_DQSOSCCTL0_DQSOSC_ENABLE | `REGB_FREQ0_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT | `REGB_FREQ0_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL )
`define REGB_FREQ0_CH0_RWONLY_MSK_DQSOSCCTL0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DQSOSCCTL0_DQSOSC_ENABLE | `REGB_FREQ0_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT | `REGB_FREQ0_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DQSOSCCTL0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DQSOSCCTL0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DQSOSCCTL0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DQSOSCCTL0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DQSOSCCTL0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DQSOSCCTL0_DQSOSC_ENABLE) << `REGB_FREQ0_CH0_OFFSET_DQSOSCCTL0_DQSOSC_ENABLE) | ((`REGB_FREQ0_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT) << `REGB_FREQ0_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT) | ((`REGB_FREQ0_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL) << `REGB_FREQ0_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL)  )
`define REGB_FREQ0_CH0_SIZE_DQSOSCCTL0 16

// Register DERATEINT 
`define REGB_FREQ0_CH0_DERATEINT_ADDR `SHIFTAPBADDR( 32'h00000b00 )
`define REGB_FREQ0_CH0_MSK_DERATEINT_MR4_READ_INTERVAL 32'b11111111111111111111111111111111
`define REGB_FREQ0_CH0_SIZE_DERATEINT_MR4_READ_INTERVAL 32
`define REGB_FREQ0_CH0_OFFSET_DERATEINT_MR4_READ_INTERVAL 0
`define REGB_FREQ0_CH0_DFLT_DERATEINT_MR4_READ_INTERVAL 32'h800000
`define REGB_FREQ0_CH0_MSK_DERATEINT `REGB_FREQ0_CH0_MSK_DERATEINT_MR4_READ_INTERVAL
`define REGB_FREQ0_CH0_RWONLY_MSK_DERATEINT ( 32'h0 | `REGB_FREQ0_CH0_MSK_DERATEINT_MR4_READ_INTERVAL  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DERATEINT ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DERATEINT ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DERATEINT ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DERATEINT ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DERATEINT ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DERATEINT_MR4_READ_INTERVAL) << `REGB_FREQ0_CH0_OFFSET_DERATEINT_MR4_READ_INTERVAL)  )
`define REGB_FREQ0_CH0_SIZE_DERATEINT 32

// Register DERATEVAL0 
`define REGB_FREQ0_CH0_DERATEVAL0_ADDR `SHIFTAPBADDR( 32'h00000b04 )
`define REGB_FREQ0_CH0_MSK_DERATEVAL0_DERATED_T_RRD 32'b00000000000000000000000000111111
`define REGB_FREQ0_CH0_SIZE_DERATEVAL0_DERATED_T_RRD 6
`define REGB_FREQ0_CH0_OFFSET_DERATEVAL0_DERATED_T_RRD 0
`define REGB_FREQ0_CH0_DFLT_DERATEVAL0_DERATED_T_RRD 6'h4
`define REGB_FREQ0_CH0_MSK_DERATEVAL0_DERATED_T_RP 32'b00000000000000000111111100000000
`define REGB_FREQ0_CH0_SIZE_DERATEVAL0_DERATED_T_RP 7
`define REGB_FREQ0_CH0_OFFSET_DERATEVAL0_DERATED_T_RP 8
`define REGB_FREQ0_CH0_DFLT_DERATEVAL0_DERATED_T_RP 7'h5
`define REGB_FREQ0_CH0_MSK_DERATEVAL0_DERATED_T_RAS_MIN 32'b00000000111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_DERATEVAL0_DERATED_T_RAS_MIN 8
`define REGB_FREQ0_CH0_OFFSET_DERATEVAL0_DERATED_T_RAS_MIN 16
`define REGB_FREQ0_CH0_DFLT_DERATEVAL0_DERATED_T_RAS_MIN 8'hf
`define REGB_FREQ0_CH0_MSK_DERATEVAL0_DERATED_T_RCD 32'b11111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DERATEVAL0_DERATED_T_RCD 8
`define REGB_FREQ0_CH0_OFFSET_DERATEVAL0_DERATED_T_RCD 24
`define REGB_FREQ0_CH0_DFLT_DERATEVAL0_DERATED_T_RCD 8'h5
`define REGB_FREQ0_CH0_MSK_DERATEVAL0 ( `REGB_FREQ0_CH0_MSK_DERATEVAL0_DERATED_T_RRD | `REGB_FREQ0_CH0_MSK_DERATEVAL0_DERATED_T_RP | `REGB_FREQ0_CH0_MSK_DERATEVAL0_DERATED_T_RAS_MIN | `REGB_FREQ0_CH0_MSK_DERATEVAL0_DERATED_T_RCD )
`define REGB_FREQ0_CH0_RWONLY_MSK_DERATEVAL0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DERATEVAL0_DERATED_T_RRD | `REGB_FREQ0_CH0_MSK_DERATEVAL0_DERATED_T_RP | `REGB_FREQ0_CH0_MSK_DERATEVAL0_DERATED_T_RAS_MIN | `REGB_FREQ0_CH0_MSK_DERATEVAL0_DERATED_T_RCD  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DERATEVAL0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DERATEVAL0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DERATEVAL0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DERATEVAL0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DERATEVAL0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DERATEVAL0_DERATED_T_RRD) << `REGB_FREQ0_CH0_OFFSET_DERATEVAL0_DERATED_T_RRD) | ((`REGB_FREQ0_CH0_DFLT_DERATEVAL0_DERATED_T_RP) << `REGB_FREQ0_CH0_OFFSET_DERATEVAL0_DERATED_T_RP) | ((`REGB_FREQ0_CH0_DFLT_DERATEVAL0_DERATED_T_RAS_MIN) << `REGB_FREQ0_CH0_OFFSET_DERATEVAL0_DERATED_T_RAS_MIN) | ((`REGB_FREQ0_CH0_DFLT_DERATEVAL0_DERATED_T_RCD) << `REGB_FREQ0_CH0_OFFSET_DERATEVAL0_DERATED_T_RCD)  )
`define REGB_FREQ0_CH0_SIZE_DERATEVAL0 32

// Register DERATEVAL1 
`define REGB_FREQ0_CH0_DERATEVAL1_ADDR `SHIFTAPBADDR( 32'h00000b08 )
`define REGB_FREQ0_CH0_MSK_DERATEVAL1_DERATED_T_RC 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_DERATEVAL1_DERATED_T_RC 8
`define REGB_FREQ0_CH0_OFFSET_DERATEVAL1_DERATED_T_RC 0
`define REGB_FREQ0_CH0_DFLT_DERATEVAL1_DERATED_T_RC 8'h14
`define REGB_FREQ0_CH0_MSK_DERATEVAL1_DERATED_T_RCD_WRITE 32'b00000000000000001111111100000000
`define REGB_FREQ0_CH0_SIZE_DERATEVAL1_DERATED_T_RCD_WRITE 8
`define REGB_FREQ0_CH0_OFFSET_DERATEVAL1_DERATED_T_RCD_WRITE 8
`define REGB_FREQ0_CH0_DFLT_DERATEVAL1_DERATED_T_RCD_WRITE 8'h5
`define REGB_FREQ0_CH0_MSK_DERATEVAL1 ( `REGB_FREQ0_CH0_MSK_DERATEVAL1_DERATED_T_RC | `REGB_FREQ0_CH0_MSK_DERATEVAL1_DERATED_T_RCD_WRITE )
`define REGB_FREQ0_CH0_RWONLY_MSK_DERATEVAL1 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DERATEVAL1_DERATED_T_RC | `REGB_FREQ0_CH0_MSK_DERATEVAL1_DERATED_T_RCD_WRITE  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DERATEVAL1 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DERATEVAL1 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DERATEVAL1 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DERATEVAL1 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DERATEVAL1 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DERATEVAL1_DERATED_T_RC) << `REGB_FREQ0_CH0_OFFSET_DERATEVAL1_DERATED_T_RC) | ((`REGB_FREQ0_CH0_DFLT_DERATEVAL1_DERATED_T_RCD_WRITE) << `REGB_FREQ0_CH0_OFFSET_DERATEVAL1_DERATED_T_RCD_WRITE)  )
`define REGB_FREQ0_CH0_SIZE_DERATEVAL1 16

// Register HWLPTMG0 
`define REGB_FREQ0_CH0_HWLPTMG0_ADDR `SHIFTAPBADDR( 32'h00000b80 )
`define REGB_FREQ0_CH0_MSK_HWLPTMG0_HW_LP_IDLE_X32 32'b00001111111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_HWLPTMG0_HW_LP_IDLE_X32 12
`define REGB_FREQ0_CH0_OFFSET_HWLPTMG0_HW_LP_IDLE_X32 16
`define REGB_FREQ0_CH0_DFLT_HWLPTMG0_HW_LP_IDLE_X32 12'h0
`define REGB_FREQ0_CH0_MSK_HWLPTMG0 `REGB_FREQ0_CH0_MSK_HWLPTMG0_HW_LP_IDLE_X32
`define REGB_FREQ0_CH0_RWONLY_MSK_HWLPTMG0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_HWLPTMG0_HW_LP_IDLE_X32  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_HWLPTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_HWLPTMG0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_HWLPTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_HWLPTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_HWLPTMG0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_HWLPTMG0_HW_LP_IDLE_X32) << `REGB_FREQ0_CH0_OFFSET_HWLPTMG0_HW_LP_IDLE_X32)  )
`define REGB_FREQ0_CH0_SIZE_HWLPTMG0 28

// Register DVFSCTL0 
`define REGB_FREQ0_CH0_DVFSCTL0_ADDR `SHIFTAPBADDR( 32'h00000b84 )
`define REGB_FREQ0_CH0_MSK_DVFSCTL0_DVFSQ_ENABLE 32'b00000000000000000000000000000100
`define REGB_FREQ0_CH0_SIZE_DVFSCTL0_DVFSQ_ENABLE 1
`define REGB_FREQ0_CH0_OFFSET_DVFSCTL0_DVFSQ_ENABLE 2
`define REGB_FREQ0_CH0_DFLT_DVFSCTL0_DVFSQ_ENABLE 1'h0
`define REGB_FREQ0_CH0_MSK_DVFSCTL0 `REGB_FREQ0_CH0_MSK_DVFSCTL0_DVFSQ_ENABLE
`define REGB_FREQ0_CH0_RWONLY_MSK_DVFSCTL0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DVFSCTL0_DVFSQ_ENABLE  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DVFSCTL0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DVFSCTL0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DVFSCTL0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DVFSCTL0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DVFSCTL0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DVFSCTL0_DVFSQ_ENABLE) << `REGB_FREQ0_CH0_OFFSET_DVFSCTL0_DVFSQ_ENABLE)  )
`define REGB_FREQ0_CH0_SIZE_DVFSCTL0 3

// Register SCHEDTMG0 
`define REGB_FREQ0_CH0_SCHEDTMG0_ADDR `SHIFTAPBADDR( 32'h00000c00 )
`define REGB_FREQ0_CH0_MSK_SCHEDTMG0_PAGECLOSE_TIMER 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_SCHEDTMG0_PAGECLOSE_TIMER 8
`define REGB_FREQ0_CH0_OFFSET_SCHEDTMG0_PAGECLOSE_TIMER 0
`define REGB_FREQ0_CH0_DFLT_SCHEDTMG0_PAGECLOSE_TIMER 8'h0
`define REGB_FREQ0_CH0_MSK_SCHEDTMG0_RDWR_IDLE_GAP 32'b00000000000000000111111100000000
`define REGB_FREQ0_CH0_SIZE_SCHEDTMG0_RDWR_IDLE_GAP 7
`define REGB_FREQ0_CH0_OFFSET_SCHEDTMG0_RDWR_IDLE_GAP 8
`define REGB_FREQ0_CH0_DFLT_SCHEDTMG0_RDWR_IDLE_GAP 7'h0
`define REGB_FREQ0_CH0_MSK_SCHEDTMG0 ( `REGB_FREQ0_CH0_MSK_SCHEDTMG0_PAGECLOSE_TIMER | `REGB_FREQ0_CH0_MSK_SCHEDTMG0_RDWR_IDLE_GAP )
`define REGB_FREQ0_CH0_RWONLY_MSK_SCHEDTMG0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_SCHEDTMG0_PAGECLOSE_TIMER | `REGB_FREQ0_CH0_MSK_SCHEDTMG0_RDWR_IDLE_GAP  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_SCHEDTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_SCHEDTMG0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_SCHEDTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_SCHEDTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_SCHEDTMG0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_SCHEDTMG0_PAGECLOSE_TIMER) << `REGB_FREQ0_CH0_OFFSET_SCHEDTMG0_PAGECLOSE_TIMER) | ((`REGB_FREQ0_CH0_DFLT_SCHEDTMG0_RDWR_IDLE_GAP) << `REGB_FREQ0_CH0_OFFSET_SCHEDTMG0_RDWR_IDLE_GAP)  )
`define REGB_FREQ0_CH0_SIZE_SCHEDTMG0 15

// Register PERFHPR1 
`define REGB_FREQ0_CH0_PERFHPR1_ADDR `SHIFTAPBADDR( 32'h00000c80 )
`define REGB_FREQ0_CH0_MSK_PERFHPR1_HPR_MAX_STARVE 32'b00000000000000001111111111111111
`define REGB_FREQ0_CH0_SIZE_PERFHPR1_HPR_MAX_STARVE 16
`define REGB_FREQ0_CH0_OFFSET_PERFHPR1_HPR_MAX_STARVE 0
`define REGB_FREQ0_CH0_DFLT_PERFHPR1_HPR_MAX_STARVE 16'h1
`define REGB_FREQ0_CH0_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_PERFHPR1_HPR_XACT_RUN_LENGTH 8
`define REGB_FREQ0_CH0_OFFSET_PERFHPR1_HPR_XACT_RUN_LENGTH 24
`define REGB_FREQ0_CH0_DFLT_PERFHPR1_HPR_XACT_RUN_LENGTH 8'hf
`define REGB_FREQ0_CH0_MSK_PERFHPR1 ( `REGB_FREQ0_CH0_MSK_PERFHPR1_HPR_MAX_STARVE | `REGB_FREQ0_CH0_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH )
`define REGB_FREQ0_CH0_RWONLY_MSK_PERFHPR1 ( 32'h0 | `REGB_FREQ0_CH0_MSK_PERFHPR1_HPR_MAX_STARVE | `REGB_FREQ0_CH0_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_PERFHPR1 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_PERFHPR1 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_PERFHPR1 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_PERFHPR1 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_PERFHPR1 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_PERFHPR1_HPR_MAX_STARVE) << `REGB_FREQ0_CH0_OFFSET_PERFHPR1_HPR_MAX_STARVE) | ((`REGB_FREQ0_CH0_DFLT_PERFHPR1_HPR_XACT_RUN_LENGTH) << `REGB_FREQ0_CH0_OFFSET_PERFHPR1_HPR_XACT_RUN_LENGTH)  )
`define REGB_FREQ0_CH0_SIZE_PERFHPR1 32

// Register PERFLPR1 
`define REGB_FREQ0_CH0_PERFLPR1_ADDR `SHIFTAPBADDR( 32'h00000c84 )
`define REGB_FREQ0_CH0_MSK_PERFLPR1_LPR_MAX_STARVE 32'b00000000000000001111111111111111
`define REGB_FREQ0_CH0_SIZE_PERFLPR1_LPR_MAX_STARVE 16
`define REGB_FREQ0_CH0_OFFSET_PERFLPR1_LPR_MAX_STARVE 0
`define REGB_FREQ0_CH0_DFLT_PERFLPR1_LPR_MAX_STARVE 16'h7f
`define REGB_FREQ0_CH0_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_PERFLPR1_LPR_XACT_RUN_LENGTH 8
`define REGB_FREQ0_CH0_OFFSET_PERFLPR1_LPR_XACT_RUN_LENGTH 24
`define REGB_FREQ0_CH0_DFLT_PERFLPR1_LPR_XACT_RUN_LENGTH 8'hf
`define REGB_FREQ0_CH0_MSK_PERFLPR1 ( `REGB_FREQ0_CH0_MSK_PERFLPR1_LPR_MAX_STARVE | `REGB_FREQ0_CH0_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH )
`define REGB_FREQ0_CH0_RWONLY_MSK_PERFLPR1 ( 32'h0 | `REGB_FREQ0_CH0_MSK_PERFLPR1_LPR_MAX_STARVE | `REGB_FREQ0_CH0_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_PERFLPR1 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_PERFLPR1 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_PERFLPR1 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_PERFLPR1 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_PERFLPR1 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_PERFLPR1_LPR_MAX_STARVE) << `REGB_FREQ0_CH0_OFFSET_PERFLPR1_LPR_MAX_STARVE) | ((`REGB_FREQ0_CH0_DFLT_PERFLPR1_LPR_XACT_RUN_LENGTH) << `REGB_FREQ0_CH0_OFFSET_PERFLPR1_LPR_XACT_RUN_LENGTH)  )
`define REGB_FREQ0_CH0_SIZE_PERFLPR1 32

// Register PERFWR1 
`define REGB_FREQ0_CH0_PERFWR1_ADDR `SHIFTAPBADDR( 32'h00000c88 )
`define REGB_FREQ0_CH0_MSK_PERFWR1_W_MAX_STARVE 32'b00000000000000001111111111111111
`define REGB_FREQ0_CH0_SIZE_PERFWR1_W_MAX_STARVE 16
`define REGB_FREQ0_CH0_OFFSET_PERFWR1_W_MAX_STARVE 0
`define REGB_FREQ0_CH0_DFLT_PERFWR1_W_MAX_STARVE 16'h7f
`define REGB_FREQ0_CH0_MSK_PERFWR1_W_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_PERFWR1_W_XACT_RUN_LENGTH 8
`define REGB_FREQ0_CH0_OFFSET_PERFWR1_W_XACT_RUN_LENGTH 24
`define REGB_FREQ0_CH0_DFLT_PERFWR1_W_XACT_RUN_LENGTH 8'hf
`define REGB_FREQ0_CH0_MSK_PERFWR1 ( `REGB_FREQ0_CH0_MSK_PERFWR1_W_MAX_STARVE | `REGB_FREQ0_CH0_MSK_PERFWR1_W_XACT_RUN_LENGTH )
`define REGB_FREQ0_CH0_RWONLY_MSK_PERFWR1 ( 32'h0 | `REGB_FREQ0_CH0_MSK_PERFWR1_W_MAX_STARVE | `REGB_FREQ0_CH0_MSK_PERFWR1_W_XACT_RUN_LENGTH  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_PERFWR1 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_PERFWR1 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_PERFWR1 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_PERFWR1 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_PERFWR1 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_PERFWR1_W_MAX_STARVE) << `REGB_FREQ0_CH0_OFFSET_PERFWR1_W_MAX_STARVE) | ((`REGB_FREQ0_CH0_DFLT_PERFWR1_W_XACT_RUN_LENGTH) << `REGB_FREQ0_CH0_OFFSET_PERFWR1_W_XACT_RUN_LENGTH)  )
`define REGB_FREQ0_CH0_SIZE_PERFWR1 32

// Register TMGCFG 
`define REGB_FREQ0_CH0_TMGCFG_ADDR `SHIFTAPBADDR( 32'h00000d00 )
`define REGB_FREQ0_CH0_MSK_TMGCFG_FREQUENCY_RATIO 32'b00000000000000000000000000000001
`define REGB_FREQ0_CH0_SIZE_TMGCFG_FREQUENCY_RATIO 1
`define REGB_FREQ0_CH0_OFFSET_TMGCFG_FREQUENCY_RATIO 0
`define REGB_FREQ0_CH0_DFLT_TMGCFG_FREQUENCY_RATIO 1'h0
`define REGB_FREQ0_CH0_MSK_TMGCFG `REGB_FREQ0_CH0_MSK_TMGCFG_FREQUENCY_RATIO
`define REGB_FREQ0_CH0_RWONLY_MSK_TMGCFG ( 32'h0 | `REGB_FREQ0_CH0_MSK_TMGCFG_FREQUENCY_RATIO  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_TMGCFG ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_TMGCFG ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_TMGCFG ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_TMGCFG ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_TMGCFG ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_TMGCFG_FREQUENCY_RATIO) << `REGB_FREQ0_CH0_OFFSET_TMGCFG_FREQUENCY_RATIO)  )
`define REGB_FREQ0_CH0_SIZE_TMGCFG 1

// Register RANKTMG0 
`define REGB_FREQ0_CH0_RANKTMG0_ADDR `SHIFTAPBADDR( 32'h00000d04 )
`define REGB_FREQ0_CH0_MSK_RANKTMG0_DIFF_RANK_RD_GAP 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_RANKTMG0_DIFF_RANK_RD_GAP 8
`define REGB_FREQ0_CH0_OFFSET_RANKTMG0_DIFF_RANK_RD_GAP 0
`define REGB_FREQ0_CH0_DFLT_RANKTMG0_DIFF_RANK_RD_GAP 8'h6
`define REGB_FREQ0_CH0_MSK_RANKTMG0_DIFF_RANK_WR_GAP 32'b00000000000000001111111100000000
`define REGB_FREQ0_CH0_SIZE_RANKTMG0_DIFF_RANK_WR_GAP 8
`define REGB_FREQ0_CH0_OFFSET_RANKTMG0_DIFF_RANK_WR_GAP 8
`define REGB_FREQ0_CH0_DFLT_RANKTMG0_DIFF_RANK_WR_GAP 8'h6
`define REGB_FREQ0_CH0_MSK_RANKTMG0 ( `REGB_FREQ0_CH0_MSK_RANKTMG0_DIFF_RANK_RD_GAP | `REGB_FREQ0_CH0_MSK_RANKTMG0_DIFF_RANK_WR_GAP )
`define REGB_FREQ0_CH0_RWONLY_MSK_RANKTMG0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_RANKTMG0_DIFF_RANK_RD_GAP | `REGB_FREQ0_CH0_MSK_RANKTMG0_DIFF_RANK_WR_GAP  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_RANKTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_RANKTMG0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_RANKTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_RANKTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_RANKTMG0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_RANKTMG0_DIFF_RANK_RD_GAP) << `REGB_FREQ0_CH0_OFFSET_RANKTMG0_DIFF_RANK_RD_GAP) | ((`REGB_FREQ0_CH0_DFLT_RANKTMG0_DIFF_RANK_WR_GAP) << `REGB_FREQ0_CH0_OFFSET_RANKTMG0_DIFF_RANK_WR_GAP)  )
`define REGB_FREQ0_CH0_SIZE_RANKTMG0 16

// Register RANKTMG1 
`define REGB_FREQ0_CH0_RANKTMG1_ADDR `SHIFTAPBADDR( 32'h00000d08 )
`define REGB_FREQ0_CH0_MSK_RANKTMG1_WR2RD_DR 32'b00000000000000000000000011111111
`define REGB_FREQ0_CH0_SIZE_RANKTMG1_WR2RD_DR 8
`define REGB_FREQ0_CH0_OFFSET_RANKTMG1_WR2RD_DR 0
`define REGB_FREQ0_CH0_DFLT_RANKTMG1_WR2RD_DR 8'hf
`define REGB_FREQ0_CH0_MSK_RANKTMG1_RD2WR_DR 32'b00000000000000001111111100000000
`define REGB_FREQ0_CH0_SIZE_RANKTMG1_RD2WR_DR 8
`define REGB_FREQ0_CH0_OFFSET_RANKTMG1_RD2WR_DR 8
`define REGB_FREQ0_CH0_DFLT_RANKTMG1_RD2WR_DR 8'hf
`define REGB_FREQ0_CH0_MSK_RANKTMG1 ( `REGB_FREQ0_CH0_MSK_RANKTMG1_WR2RD_DR | `REGB_FREQ0_CH0_MSK_RANKTMG1_RD2WR_DR )
`define REGB_FREQ0_CH0_RWONLY_MSK_RANKTMG1 ( 32'h0 | `REGB_FREQ0_CH0_MSK_RANKTMG1_WR2RD_DR | `REGB_FREQ0_CH0_MSK_RANKTMG1_RD2WR_DR  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_RANKTMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_RANKTMG1 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_RANKTMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_RANKTMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_RANKTMG1 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_RANKTMG1_WR2RD_DR) << `REGB_FREQ0_CH0_OFFSET_RANKTMG1_WR2RD_DR) | ((`REGB_FREQ0_CH0_DFLT_RANKTMG1_RD2WR_DR) << `REGB_FREQ0_CH0_OFFSET_RANKTMG1_RD2WR_DR)  )
`define REGB_FREQ0_CH0_SIZE_RANKTMG1 16

// Register PWRTMG 
`define REGB_FREQ0_CH0_PWRTMG_ADDR `SHIFTAPBADDR( 32'h00000d0c )
`define REGB_FREQ0_CH0_MSK_PWRTMG_POWERDOWN_TO_X32 32'b00000000000000000000000001111111
`define REGB_FREQ0_CH0_SIZE_PWRTMG_POWERDOWN_TO_X32 7
`define REGB_FREQ0_CH0_OFFSET_PWRTMG_POWERDOWN_TO_X32 0
`define REGB_FREQ0_CH0_DFLT_PWRTMG_POWERDOWN_TO_X32 7'h10
`define REGB_FREQ0_CH0_MSK_PWRTMG_SELFREF_TO_X32 32'b00000011111111110000000000000000
`define REGB_FREQ0_CH0_SIZE_PWRTMG_SELFREF_TO_X32 10
`define REGB_FREQ0_CH0_OFFSET_PWRTMG_SELFREF_TO_X32 16
`define REGB_FREQ0_CH0_DFLT_PWRTMG_SELFREF_TO_X32 10'h40
`define REGB_FREQ0_CH0_MSK_PWRTMG ( `REGB_FREQ0_CH0_MSK_PWRTMG_POWERDOWN_TO_X32 | `REGB_FREQ0_CH0_MSK_PWRTMG_SELFREF_TO_X32 )
`define REGB_FREQ0_CH0_RWONLY_MSK_PWRTMG ( 32'h0 | `REGB_FREQ0_CH0_MSK_PWRTMG_POWERDOWN_TO_X32 | `REGB_FREQ0_CH0_MSK_PWRTMG_SELFREF_TO_X32  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_PWRTMG ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_PWRTMG ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_PWRTMG ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_PWRTMG ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_PWRTMG ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_PWRTMG_POWERDOWN_TO_X32) << `REGB_FREQ0_CH0_OFFSET_PWRTMG_POWERDOWN_TO_X32) | ((`REGB_FREQ0_CH0_DFLT_PWRTMG_SELFREF_TO_X32) << `REGB_FREQ0_CH0_OFFSET_PWRTMG_SELFREF_TO_X32)  )
`define REGB_FREQ0_CH0_SIZE_PWRTMG 26






// Register DDR4PPRTMG0 
`define REGB_FREQ0_CH0_DDR4PPRTMG0_ADDR `SHIFTAPBADDR( 32'h00000d30 )
`define REGB_FREQ0_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_X1024 32'b00000000001111111111111111111111
`define REGB_FREQ0_CH0_SIZE_DDR4PPRTMG0_T_PGM_X1_X1024 22
`define REGB_FREQ0_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_X1024 0
`define REGB_FREQ0_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_X1024 22'h2faf09
`define REGB_FREQ0_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_SEL 32'b10000000000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DDR4PPRTMG0_T_PGM_X1_SEL 1
`define REGB_FREQ0_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_SEL 31
`define REGB_FREQ0_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_SEL 1'h0
`define REGB_FREQ0_CH0_MSK_DDR4PPRTMG0 ( `REGB_FREQ0_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_X1024 | `REGB_FREQ0_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_SEL )
`define REGB_FREQ0_CH0_RWONLY_MSK_DDR4PPRTMG0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_X1024 | `REGB_FREQ0_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_SEL  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DDR4PPRTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DDR4PPRTMG0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DDR4PPRTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DDR4PPRTMG0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DDR4PPRTMG0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_X1024) << `REGB_FREQ0_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_X1024) | ((`REGB_FREQ0_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_SEL) << `REGB_FREQ0_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_SEL)  )
`define REGB_FREQ0_CH0_SIZE_DDR4PPRTMG0 32

// Register DDR4PPRTMG1 
`define REGB_FREQ0_CH0_DDR4PPRTMG1_ADDR `SHIFTAPBADDR( 32'h00000d34 )
`define REGB_FREQ0_CH0_MSK_DDR4PPRTMG1_T_PGMPST_X32 32'b00000000000000001111111111111111
`define REGB_FREQ0_CH0_SIZE_DDR4PPRTMG1_T_PGMPST_X32 16
`define REGB_FREQ0_CH0_OFFSET_DDR4PPRTMG1_T_PGMPST_X32 0
`define REGB_FREQ0_CH0_DFLT_DDR4PPRTMG1_T_PGMPST_X32 16'h9c5
`define REGB_FREQ0_CH0_MSK_DDR4PPRTMG1_T_PGM_EXIT 32'b00111111000000000000000000000000
`define REGB_FREQ0_CH0_SIZE_DDR4PPRTMG1_T_PGM_EXIT 6
`define REGB_FREQ0_CH0_OFFSET_DDR4PPRTMG1_T_PGM_EXIT 24
`define REGB_FREQ0_CH0_DFLT_DDR4PPRTMG1_T_PGM_EXIT 6'h18
`define REGB_FREQ0_CH0_MSK_DDR4PPRTMG1 ( `REGB_FREQ0_CH0_MSK_DDR4PPRTMG1_T_PGMPST_X32 | `REGB_FREQ0_CH0_MSK_DDR4PPRTMG1_T_PGM_EXIT )
`define REGB_FREQ0_CH0_RWONLY_MSK_DDR4PPRTMG1 ( 32'h0 | `REGB_FREQ0_CH0_MSK_DDR4PPRTMG1_T_PGMPST_X32 | `REGB_FREQ0_CH0_MSK_DDR4PPRTMG1_T_PGM_EXIT  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_DDR4PPRTMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_DDR4PPRTMG1 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_DDR4PPRTMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_DDR4PPRTMG1 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_DDR4PPRTMG1 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_DDR4PPRTMG1_T_PGMPST_X32) << `REGB_FREQ0_CH0_OFFSET_DDR4PPRTMG1_T_PGMPST_X32) | ((`REGB_FREQ0_CH0_DFLT_DDR4PPRTMG1_T_PGM_EXIT) << `REGB_FREQ0_CH0_OFFSET_DDR4PPRTMG1_T_PGM_EXIT)  )
`define REGB_FREQ0_CH0_SIZE_DDR4PPRTMG1 30

// Register LNKECCCTL0 
`define REGB_FREQ0_CH0_LNKECCCTL0_ADDR `SHIFTAPBADDR( 32'h00000d80 )
`define REGB_FREQ0_CH0_MSK_LNKECCCTL0_WR_LINK_ECC_ENABLE 32'b00000000000000000000000000000001
`define REGB_FREQ0_CH0_SIZE_LNKECCCTL0_WR_LINK_ECC_ENABLE 1
`define REGB_FREQ0_CH0_OFFSET_LNKECCCTL0_WR_LINK_ECC_ENABLE 0
`define REGB_FREQ0_CH0_DFLT_LNKECCCTL0_WR_LINK_ECC_ENABLE 1'h0
`define REGB_FREQ0_CH0_MSK_LNKECCCTL0_RD_LINK_ECC_ENABLE 32'b00000000000000000000000000000010
`define REGB_FREQ0_CH0_SIZE_LNKECCCTL0_RD_LINK_ECC_ENABLE 1
`define REGB_FREQ0_CH0_OFFSET_LNKECCCTL0_RD_LINK_ECC_ENABLE 1
`define REGB_FREQ0_CH0_DFLT_LNKECCCTL0_RD_LINK_ECC_ENABLE 1'h0
`define REGB_FREQ0_CH0_MSK_LNKECCCTL0 ( `REGB_FREQ0_CH0_MSK_LNKECCCTL0_WR_LINK_ECC_ENABLE | `REGB_FREQ0_CH0_MSK_LNKECCCTL0_RD_LINK_ECC_ENABLE )
`define REGB_FREQ0_CH0_RWONLY_MSK_LNKECCCTL0 ( 32'h0 | `REGB_FREQ0_CH0_MSK_LNKECCCTL0_WR_LINK_ECC_ENABLE | `REGB_FREQ0_CH0_MSK_LNKECCCTL0_RD_LINK_ECC_ENABLE  )
`define REGB_FREQ0_CH0_ONEBITRO_MSK_LNKECCCTL0 ( 32'h0  )
`define REGB_FREQ0_CH0_COMPANION_MSK_LNKECCCTL0 ( 32'b0  )
`define REGB_FREQ0_CH0_ONETOSET_MSK_LNKECCCTL0 ( 32'h0  )
`define REGB_FREQ0_CH0_ONETOCLR_MSK_LNKECCCTL0 ( 32'h0  )
`define REGB_FREQ0_CH0_DFLT_LNKECCCTL0 ( 32'h0 | ((`REGB_FREQ0_CH0_DFLT_LNKECCCTL0_WR_LINK_ECC_ENABLE) << `REGB_FREQ0_CH0_OFFSET_LNKECCCTL0_WR_LINK_ECC_ENABLE) | ((`REGB_FREQ0_CH0_DFLT_LNKECCCTL0_RD_LINK_ECC_ENABLE) << `REGB_FREQ0_CH0_OFFSET_LNKECCCTL0_RD_LINK_ECC_ENABLE)  )
`define REGB_FREQ0_CH0_SIZE_LNKECCCTL0 2


`define UMCTL2_REGS_REGB_FREQ0_CH1_BASE_ADDRESS 32'h1000
`define UMCTL2_REGS_REGB_FREQ0_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ1_CH0_BASE_ADDRESS 32'h100000
`define UMCTL2_REGS_REGB_FREQ1_CH0_RANGE 32'h1000


// Register DRAMSET1TMG0 
`define REGB_FREQ1_CH0_DRAMSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00100000 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG0_T_RAS_MIN 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG0_T_RAS_MIN 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MIN 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG0_T_RAS_MIN 8'hf
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG0_T_RAS_MAX 32'b00000000000000001111111100000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG0_T_RAS_MAX 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MAX 8
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG0_T_RAS_MAX 8'h1b
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG0_T_FAW 32'b00000000111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG0_T_FAW 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG0_T_FAW 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG0_T_FAW 8'h10
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG0_WR2PRE 32'b11111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG0_WR2PRE 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG0_WR2PRE 24
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG0_WR2PRE 8'hf
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG0 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG0_T_RAS_MIN | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG0_T_RAS_MAX | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG0_T_FAW | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG0_WR2PRE )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG0_T_RAS_MIN | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG0_T_RAS_MAX |  `REGB_FREQ1_CH0_MSK_DRAMSET1TMG0_T_FAW |  `REGB_FREQ1_CH0_MSK_DRAMSET1TMG0_WR2PRE  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG0_T_RAS_MIN) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MIN) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG0_T_RAS_MAX) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MAX) | (( `REGB_FREQ1_CH0_DFLT_DRAMSET1TMG0_T_FAW) <<  `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG0_T_FAW) | (( `REGB_FREQ1_CH0_DFLT_DRAMSET1TMG0_WR2PRE) <<  `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG0_WR2PRE)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG0 32

// Register DRAMSET1TMG1 
`define REGB_FREQ1_CH0_DRAMSET1TMG1_ADDR `SHIFTAPBADDR( 32'h00100004 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG1_T_RC 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG1_T_RC 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG1_T_RC 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG1_T_RC 8'h14
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG1_RD2PRE 32'b00000000000000001111111100000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG1_RD2PRE 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG1_RD2PRE 8
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG1_RD2PRE 8'h4
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG1_T_XP 32'b00000000001111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG1_T_XP 6
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG1_T_XP 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG1_T_XP 6'h8
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG1_T_RCD_WRITE 32'b11111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG1_T_RCD_WRITE 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG1_T_RCD_WRITE 24
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG1_T_RCD_WRITE 8'h5
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG1 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG1_T_RC | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG1_RD2PRE | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG1_T_XP | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG1_T_RCD_WRITE )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG1 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG1_T_RC | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG1_RD2PRE | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG1_T_XP | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG1_T_RCD_WRITE  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG1 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG1 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG1_T_RC) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG1_T_RC) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG1_RD2PRE) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG1_RD2PRE) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG1_T_XP) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG1_T_XP) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG1_T_RCD_WRITE) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG1_T_RCD_WRITE)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG1 32

// Register DRAMSET1TMG2 
`define REGB_FREQ1_CH0_DRAMSET1TMG2_ADDR `SHIFTAPBADDR( 32'h00100008 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG2_WR2RD 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG2_WR2RD 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG2_WR2RD 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG2_WR2RD 8'hd
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG2_RD2WR 32'b00000000000000001111111100000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG2_RD2WR 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG2_RD2WR 8
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG2_RD2WR 8'h6
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG2_READ_LATENCY 32'b00000000011111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG2_READ_LATENCY 7
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG2_READ_LATENCY 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG2_READ_LATENCY 7'h5
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG2_WRITE_LATENCY 32'b01111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG2_WRITE_LATENCY 7
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG2_WRITE_LATENCY 24
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG2_WRITE_LATENCY 7'h3
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG2 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG2_WR2RD | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG2_RD2WR | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG2_READ_LATENCY | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG2_WRITE_LATENCY )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG2 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG2_WR2RD | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG2_RD2WR | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG2_READ_LATENCY | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG2_WRITE_LATENCY  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG2 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG2 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG2_WR2RD) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG2_WR2RD) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG2_RD2WR) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG2_RD2WR) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG2_READ_LATENCY) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG2_READ_LATENCY) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG2_WRITE_LATENCY) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG2_WRITE_LATENCY)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG2 31

// Register DRAMSET1TMG3 
`define REGB_FREQ1_CH0_DRAMSET1TMG3_ADDR `SHIFTAPBADDR( 32'h0010000c )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG3_WR2MR 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG3_WR2MR 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG3_WR2MR 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG3_WR2MR 8'h4
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG3_RD2MR 32'b00000000000000001111111100000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG3_RD2MR 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG3_RD2MR 8
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG3_RD2MR 8'h4
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG3_T_MR 32'b00000000011111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG3_T_MR 7
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG3_T_MR 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG3_T_MR 7'h4
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG3 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG3_WR2MR | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG3_RD2MR | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG3_T_MR )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG3 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG3_WR2MR | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG3_RD2MR |  `REGB_FREQ1_CH0_MSK_DRAMSET1TMG3_T_MR  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG3 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG3 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG3 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG3 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG3 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG3_WR2MR) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG3_WR2MR) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG3_RD2MR) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG3_RD2MR) | (( `REGB_FREQ1_CH0_DFLT_DRAMSET1TMG3_T_MR) <<  `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG3_T_MR)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG3 23

// Register DRAMSET1TMG4 
`define REGB_FREQ1_CH0_DRAMSET1TMG4_ADDR `SHIFTAPBADDR( 32'h00100010 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG4_T_RP 32'b00000000000000000000000001111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG4_T_RP 7
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG4_T_RP 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG4_T_RP 7'h5
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG4_T_RRD 32'b00000000000000000011111100000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG4_T_RRD 6
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG4_T_RRD 8
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG4_T_RRD 6'h4
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG4_T_CCD 32'b00000000001111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG4_T_CCD 6
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG4_T_CCD 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG4_T_CCD 6'h4
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG4_T_RCD 32'b11111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG4_T_RCD 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG4_T_RCD 24
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG4_T_RCD 8'h5
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG4 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG4_T_RP | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG4_T_RRD | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG4_T_CCD | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG4_T_RCD )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG4 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG4_T_RP | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG4_T_RRD | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG4_T_CCD |  `REGB_FREQ1_CH0_MSK_DRAMSET1TMG4_T_RCD  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG4 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG4 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG4 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG4 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG4 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG4_T_RP) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG4_T_RP) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG4_T_RRD) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG4_T_RRD) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG4_T_CCD) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG4_T_CCD) | (( `REGB_FREQ1_CH0_DFLT_DRAMSET1TMG4_T_RCD) <<  `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG4_T_RCD)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG4 32

// Register DRAMSET1TMG5 
`define REGB_FREQ1_CH0_DRAMSET1TMG5_ADDR `SHIFTAPBADDR( 32'h00100014 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG5_T_CKE 32'b00000000000000000000000000111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG5_T_CKE 6
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG5_T_CKE 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG5_T_CKE 6'h3
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG5_T_CKESR 32'b00000000000000000111111100000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG5_T_CKESR 7
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG5_T_CKESR 8
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG5_T_CKESR 7'h4
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG5_T_CKSRE 32'b00000000011111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG5_T_CKSRE 7
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG5_T_CKSRE 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG5_T_CKSRE 7'h5
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG5_T_CKSRX 32'b00111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG5_T_CKSRX 6
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG5_T_CKSRX 24
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG5_T_CKSRX 6'h5
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG5 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG5_T_CKE | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG5_T_CKESR | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG5_T_CKSRE | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG5_T_CKSRX )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG5 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG5_T_CKE | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG5_T_CKESR |  `REGB_FREQ1_CH0_MSK_DRAMSET1TMG5_T_CKSRE |  `REGB_FREQ1_CH0_MSK_DRAMSET1TMG5_T_CKSRX  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG5 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG5 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG5 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG5 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG5 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG5_T_CKE) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG5_T_CKE) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG5_T_CKESR) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG5_T_CKESR) | (( `REGB_FREQ1_CH0_DFLT_DRAMSET1TMG5_T_CKSRE) <<  `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG5_T_CKSRE) | (( `REGB_FREQ1_CH0_DFLT_DRAMSET1TMG5_T_CKSRX) <<  `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG5_T_CKSRX)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG5 30

// Register DRAMSET1TMG6 
`define REGB_FREQ1_CH0_DRAMSET1TMG6_ADDR `SHIFTAPBADDR( 32'h00100018 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG6_T_CKCSX 32'b00000000000000000000000000111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG6_T_CKCSX 6
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG6_T_CKCSX 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG6_T_CKCSX 6'h5
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG6 `REGB_FREQ1_CH0_MSK_DRAMSET1TMG6_T_CKCSX
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG6 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG6_T_CKCSX  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG6 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG6 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG6 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG6 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG6 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG6_T_CKCSX) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG6_T_CKCSX)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG6 6

// Register DRAMSET1TMG7 
`define REGB_FREQ1_CH0_DRAMSET1TMG7_ADDR `SHIFTAPBADDR( 32'h0010001c )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG7_T_CSH 32'b00000000000000000000000000001111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG7_T_CSH 4
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG7_T_CSH 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG7_T_CSH 4'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG7_T_MRW_L 32'b00000001111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG7_T_MRW_L 9
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG7_T_MRW_L 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG7_T_MRW_L 9'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG7 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG7_T_CSH | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG7_T_MRW_L )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG7 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG7_T_CSH  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG7 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG7 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG7 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG7 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG7 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG7_T_CSH) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG7_T_CSH)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG7 25


// Register DRAMSET1TMG9 
`define REGB_FREQ1_CH0_DRAMSET1TMG9_ADDR `SHIFTAPBADDR( 32'h00100024 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG9_WR2RD_S 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG9_WR2RD_S 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG9_WR2RD_S 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG9_WR2RD_S 8'hd
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG9_T_RRD_S 32'b00000000000000000011111100000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG9_T_RRD_S 6
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG9_T_RRD_S 8
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG9_T_RRD_S 6'h4
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG9_T_CCD_S 32'b00000000000111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG9_T_CCD_S 5
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG9_T_CCD_S 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG9_T_CCD_S 5'h4
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG9_DDR4_WR_PREAMBLE 32'b01000000000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG9_DDR4_WR_PREAMBLE 1
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG9_DDR4_WR_PREAMBLE 30
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG9_DDR4_WR_PREAMBLE 1'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG9 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG9_WR2RD_S | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG9_T_RRD_S | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG9_T_CCD_S | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG9_DDR4_WR_PREAMBLE )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG9 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG9_WR2RD_S | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG9_T_RRD_S | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG9_T_CCD_S  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG9 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG9 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG9 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG9 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG9 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG9_WR2RD_S) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG9_WR2RD_S) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG9_T_RRD_S) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG9_T_RRD_S) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG9_T_CCD_S) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG9_T_CCD_S)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG9 31



// Register DRAMSET1TMG12 
`define REGB_FREQ1_CH0_DRAMSET1TMG12_ADDR `SHIFTAPBADDR( 32'h00100030 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG12_T_MRD_PDA 32'b00000000000000000000000000111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG12_T_MRD_PDA 6
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG12_T_MRD_PDA 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG12_T_MRD_PDA 6'h10
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG12_T_CMDCKE 32'b00000000000011110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG12_T_CMDCKE 4
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG12_T_CMDCKE 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG12_T_CMDCKE 4'h2
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG12_T_WR_MPR 32'b01111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG12_T_WR_MPR 7
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG12_T_WR_MPR 24
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG12_T_WR_MPR 7'h1a
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG12 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG12_T_MRD_PDA | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG12_T_CMDCKE | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG12_T_WR_MPR )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG12 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG12_T_CMDCKE  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG12 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG12 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG12 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG12 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG12 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG12_T_CMDCKE) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG12_T_CMDCKE)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG12 31

// Register DRAMSET1TMG13 
`define REGB_FREQ1_CH0_DRAMSET1TMG13_ADDR `SHIFTAPBADDR( 32'h00100034 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG13_T_PPD 32'b00000000000000000000000000001111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG13_T_PPD 4
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG13_T_PPD 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG13_T_PPD 4'h4
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG13_T_CCD_W2 32'b00000000000000000000111111110000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG13_T_CCD_W2 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG13_T_CCD_W2 4
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG13_T_CCD_W2 8'h10
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG13_T_CCD_MW 32'b00000000011111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG13_T_CCD_MW 7
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG13_T_CCD_MW 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG13_T_CCD_MW 7'h20
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG13_ODTLOFF 32'b01111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG13_ODTLOFF 7
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG13_ODTLOFF 24
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG13_ODTLOFF 7'h1c
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG13 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG13_T_PPD | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG13_T_CCD_W2 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG13_T_CCD_MW | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG13_ODTLOFF )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG13 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG13_T_PPD | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG13_T_CCD_MW | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG13_ODTLOFF  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG13 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG13 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG13 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG13 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG13 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG13_T_PPD) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG13_T_PPD) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG13_T_CCD_MW) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG13_T_CCD_MW) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG13_ODTLOFF) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG13_ODTLOFF)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG13 31

// Register DRAMSET1TMG14 
`define REGB_FREQ1_CH0_DRAMSET1TMG14_ADDR `SHIFTAPBADDR( 32'h00100038 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG14_T_XSR 32'b00000000000000000000111111111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG14_T_XSR 12
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG14_T_XSR 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG14_T_XSR 12'ha0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG14_T_OSCO 32'b00000001111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG14_T_OSCO 9
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG14_T_OSCO 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG14_T_OSCO 9'h8
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG14 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG14_T_XSR | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG14_T_OSCO )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG14 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG14_T_XSR | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG14_T_OSCO  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG14 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG14 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG14 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG14 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG14 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG14_T_XSR) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG14_T_XSR) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG14_T_OSCO) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG14_T_OSCO)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG14 25



// Register DRAMSET1TMG17 
`define REGB_FREQ1_CH0_DRAMSET1TMG17_ADDR `SHIFTAPBADDR( 32'h00100044 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG17_T_VRCG_DISABLE 32'b00000000000000000000001111111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG17_T_VRCG_DISABLE 10
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_DISABLE 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG17_T_VRCG_DISABLE 10'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG17_T_VRCG_ENABLE 32'b00000011111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG17_T_VRCG_ENABLE 10
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_ENABLE 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG17_T_VRCG_ENABLE 10'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG17 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG17_T_VRCG_DISABLE | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG17_T_VRCG_ENABLE )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG17 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG17_T_VRCG_DISABLE | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG17_T_VRCG_ENABLE  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG17 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG17 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG17 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG17 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG17 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG17_T_VRCG_DISABLE) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_DISABLE) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG17_T_VRCG_ENABLE) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_ENABLE)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG17 26





// Register DRAMSET1TMG23 
`define REGB_FREQ1_CH0_DRAMSET1TMG23_ADDR `SHIFTAPBADDR( 32'h0010005c )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG23_T_PDN 32'b00000000000000000000111111111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG23_T_PDN 12
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG23_T_PDN 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG23_T_PDN 12'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG23_T_XSR_DSM_X1024 32'b00000000111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG23_T_XSR_DSM_X1024 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG23_T_XSR_DSM_X1024 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG23_T_XSR_DSM_X1024 8'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG23 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG23_T_PDN | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG23_T_XSR_DSM_X1024 )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG23 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG23_T_PDN | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG23_T_XSR_DSM_X1024  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG23 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG23 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG23 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG23 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG23 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG23_T_PDN) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG23_T_PDN) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG23_T_XSR_DSM_X1024) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG23_T_XSR_DSM_X1024)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG23 24

// Register DRAMSET1TMG24 
`define REGB_FREQ1_CH0_DRAMSET1TMG24_ADDR `SHIFTAPBADDR( 32'h00100060 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG24_MAX_WR_SYNC 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG24_MAX_WR_SYNC 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG24_MAX_WR_SYNC 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG24_MAX_WR_SYNC 8'hf
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG24_MAX_RD_SYNC 32'b00000000000000001111111100000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG24_MAX_RD_SYNC 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG24_MAX_RD_SYNC 8
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG24_MAX_RD_SYNC 8'hf
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG24_RD2WR_S 32'b00000000111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG24_RD2WR_S 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG24_RD2WR_S 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG24_RD2WR_S 8'hf
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG24_BANK_ORG 32'b00000011000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG24_BANK_ORG 2
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG24_BANK_ORG 24
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG24_BANK_ORG 2'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG24 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG24_MAX_WR_SYNC | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG24_MAX_RD_SYNC | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG24_RD2WR_S | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG24_BANK_ORG )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG24 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG24_MAX_WR_SYNC | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG24_MAX_RD_SYNC | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG24_RD2WR_S | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG24_BANK_ORG  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG24 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG24 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG24 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG24 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG24 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG24_MAX_WR_SYNC) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG24_MAX_WR_SYNC) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG24_MAX_RD_SYNC) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG24_MAX_RD_SYNC) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG24_RD2WR_S) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG24_RD2WR_S) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG24_BANK_ORG) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG24_BANK_ORG)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG24 26

// Register DRAMSET1TMG25 
`define REGB_FREQ1_CH0_DRAMSET1TMG25_ADDR `SHIFTAPBADDR( 32'h00100064 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG25_RDA2PRE 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG25_RDA2PRE 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG25_RDA2PRE 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG25_RDA2PRE 8'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG25_WRA2PRE 32'b00000000000000001111111100000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG25_WRA2PRE 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG25_WRA2PRE 8
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG25_WRA2PRE 8'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 32'b00000000000001110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 3
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 3'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG25 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG25_RDA2PRE | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG25_WRA2PRE | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG25 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG25_RDA2PRE | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG25_WRA2PRE | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG25 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG25 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG25 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG25 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG25 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG25_RDA2PRE) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG25_RDA2PRE) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG25_WRA2PRE) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG25_WRA2PRE) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG25 19





// Register DRAMSET1TMG30 
`define REGB_FREQ1_CH0_DRAMSET1TMG30_ADDR `SHIFTAPBADDR( 32'h00100078 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG30_MRR2RD 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG30_MRR2RD 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG30_MRR2RD 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG30_MRR2RD 8'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG30_MRR2WR 32'b00000000000000001111111100000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG30_MRR2WR 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG30_MRR2WR 8
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG30_MRR2WR 8'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG30_MRR2MRW 32'b00000000111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG30_MRR2MRW 8
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG30_MRR2MRW 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG30_MRR2MRW 8'h0
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG30 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG30_MRR2RD | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG30_MRR2WR | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG30_MRR2MRW )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG30 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG30_MRR2RD | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG30_MRR2WR | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG30_MRR2MRW  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG30 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG30 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG30 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG30 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG30 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG30_MRR2RD) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG30_MRR2RD) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG30_MRR2WR) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG30_MRR2WR) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG30_MRR2MRW) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG30_MRR2MRW)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG30 24


// Register DRAMSET1TMG32 
`define REGB_FREQ1_CH0_DRAMSET1TMG32_ADDR `SHIFTAPBADDR( 32'h00100080 )
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG32_WS_FS2WCK_SUS 32'b00000000000000000000000000001111
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG32_WS_FS2WCK_SUS 4
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG32_WS_FS2WCK_SUS 0
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG32_WS_FS2WCK_SUS 4'h8
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG32_T_WCKSUS 32'b00000000000000000000111100000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG32_T_WCKSUS 4
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG32_T_WCKSUS 8
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG32_T_WCKSUS 4'h4
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG32_WS_OFF2WS_FS 32'b00000000000011110000000000000000
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG32_WS_OFF2WS_FS 4
`define REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG32_WS_OFF2WS_FS 16
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG32_WS_OFF2WS_FS 4'h3
`define REGB_FREQ1_CH0_MSK_DRAMSET1TMG32 ( `REGB_FREQ1_CH0_MSK_DRAMSET1TMG32_WS_FS2WCK_SUS | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG32_T_WCKSUS | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG32_WS_OFF2WS_FS )
`define REGB_FREQ1_CH0_RWONLY_MSK_DRAMSET1TMG32 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG32_WS_FS2WCK_SUS | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG32_T_WCKSUS | `REGB_FREQ1_CH0_MSK_DRAMSET1TMG32_WS_OFF2WS_FS  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DRAMSET1TMG32 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DRAMSET1TMG32 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DRAMSET1TMG32 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DRAMSET1TMG32 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DRAMSET1TMG32 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG32_WS_FS2WCK_SUS) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG32_WS_FS2WCK_SUS) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG32_T_WCKSUS) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG32_T_WCKSUS) | ((`REGB_FREQ1_CH0_DFLT_DRAMSET1TMG32_WS_OFF2WS_FS) << `REGB_FREQ1_CH0_OFFSET_DRAMSET1TMG32_WS_OFF2WS_FS)  )
`define REGB_FREQ1_CH0_SIZE_DRAMSET1TMG32 20































// Register INITMR0 
`define REGB_FREQ1_CH0_INITMR0_ADDR `SHIFTAPBADDR( 32'h00100500 )
`define REGB_FREQ1_CH0_MSK_INITMR0_EMR 32'b00000000000000001111111111111111
`define REGB_FREQ1_CH0_SIZE_INITMR0_EMR 16
`define REGB_FREQ1_CH0_OFFSET_INITMR0_EMR 0
`define REGB_FREQ1_CH0_DFLT_INITMR0_EMR 16'h510
`define REGB_FREQ1_CH0_MSK_INITMR0_MR 32'b11111111111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_INITMR0_MR 16
`define REGB_FREQ1_CH0_OFFSET_INITMR0_MR 16
`define REGB_FREQ1_CH0_DFLT_INITMR0_MR 16'h0
`define REGB_FREQ1_CH0_MSK_INITMR0 ( `REGB_FREQ1_CH0_MSK_INITMR0_EMR | `REGB_FREQ1_CH0_MSK_INITMR0_MR )
`define REGB_FREQ1_CH0_RWONLY_MSK_INITMR0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_INITMR0_EMR | `REGB_FREQ1_CH0_MSK_INITMR0_MR  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_INITMR0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_INITMR0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_INITMR0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_INITMR0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_INITMR0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_INITMR0_EMR) << `REGB_FREQ1_CH0_OFFSET_INITMR0_EMR) | ((`REGB_FREQ1_CH0_DFLT_INITMR0_MR) << `REGB_FREQ1_CH0_OFFSET_INITMR0_MR)  )
`define REGB_FREQ1_CH0_SIZE_INITMR0 32

// Register INITMR1 
`define REGB_FREQ1_CH0_INITMR1_ADDR `SHIFTAPBADDR( 32'h00100504 )
`define REGB_FREQ1_CH0_MSK_INITMR1_EMR3 32'b00000000000000001111111111111111
`define REGB_FREQ1_CH0_SIZE_INITMR1_EMR3 16
`define REGB_FREQ1_CH0_OFFSET_INITMR1_EMR3 0
`define REGB_FREQ1_CH0_DFLT_INITMR1_EMR3 16'h0
`define REGB_FREQ1_CH0_MSK_INITMR1_EMR2 32'b11111111111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_INITMR1_EMR2 16
`define REGB_FREQ1_CH0_OFFSET_INITMR1_EMR2 16
`define REGB_FREQ1_CH0_DFLT_INITMR1_EMR2 16'h0
`define REGB_FREQ1_CH0_MSK_INITMR1 ( `REGB_FREQ1_CH0_MSK_INITMR1_EMR3 | `REGB_FREQ1_CH0_MSK_INITMR1_EMR2 )
`define REGB_FREQ1_CH0_RWONLY_MSK_INITMR1 ( 32'h0 | `REGB_FREQ1_CH0_MSK_INITMR1_EMR3 | `REGB_FREQ1_CH0_MSK_INITMR1_EMR2  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_INITMR1 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_INITMR1 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_INITMR1 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_INITMR1 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_INITMR1 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_INITMR1_EMR3) << `REGB_FREQ1_CH0_OFFSET_INITMR1_EMR3) | ((`REGB_FREQ1_CH0_DFLT_INITMR1_EMR2) << `REGB_FREQ1_CH0_OFFSET_INITMR1_EMR2)  )
`define REGB_FREQ1_CH0_SIZE_INITMR1 32

// Register INITMR2 
`define REGB_FREQ1_CH0_INITMR2_ADDR `SHIFTAPBADDR( 32'h00100508 )
`define REGB_FREQ1_CH0_MSK_INITMR2_MR5 32'b00000000000000001111111111111111
`define REGB_FREQ1_CH0_SIZE_INITMR2_MR5 16
`define REGB_FREQ1_CH0_OFFSET_INITMR2_MR5 0
`define REGB_FREQ1_CH0_DFLT_INITMR2_MR5 16'h0
`define REGB_FREQ1_CH0_MSK_INITMR2_MR4 32'b11111111111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_INITMR2_MR4 16
`define REGB_FREQ1_CH0_OFFSET_INITMR2_MR4 16
`define REGB_FREQ1_CH0_DFLT_INITMR2_MR4 16'h0
`define REGB_FREQ1_CH0_MSK_INITMR2 ( `REGB_FREQ1_CH0_MSK_INITMR2_MR5 | `REGB_FREQ1_CH0_MSK_INITMR2_MR4 )
`define REGB_FREQ1_CH0_RWONLY_MSK_INITMR2 ( 32'h0 | `REGB_FREQ1_CH0_MSK_INITMR2_MR5 | `REGB_FREQ1_CH0_MSK_INITMR2_MR4  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_INITMR2 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_INITMR2 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_INITMR2 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_INITMR2 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_INITMR2 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_INITMR2_MR5) << `REGB_FREQ1_CH0_OFFSET_INITMR2_MR5) | ((`REGB_FREQ1_CH0_DFLT_INITMR2_MR4) << `REGB_FREQ1_CH0_OFFSET_INITMR2_MR4)  )
`define REGB_FREQ1_CH0_SIZE_INITMR2 32

// Register INITMR3 
`define REGB_FREQ1_CH0_INITMR3_ADDR `SHIFTAPBADDR( 32'h0010050c )
`define REGB_FREQ1_CH0_MSK_INITMR3_MR6 32'b00000000000000001111111111111111
`define REGB_FREQ1_CH0_SIZE_INITMR3_MR6 16
`define REGB_FREQ1_CH0_OFFSET_INITMR3_MR6 0
`define REGB_FREQ1_CH0_DFLT_INITMR3_MR6 16'h0
`define REGB_FREQ1_CH0_MSK_INITMR3_MR22 32'b11111111111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_INITMR3_MR22 16
`define REGB_FREQ1_CH0_OFFSET_INITMR3_MR22 16
`define REGB_FREQ1_CH0_DFLT_INITMR3_MR22 16'h0
`define REGB_FREQ1_CH0_MSK_INITMR3 ( `REGB_FREQ1_CH0_MSK_INITMR3_MR6 | `REGB_FREQ1_CH0_MSK_INITMR3_MR22 )
`define REGB_FREQ1_CH0_RWONLY_MSK_INITMR3 ( 32'h0 | `REGB_FREQ1_CH0_MSK_INITMR3_MR6 | `REGB_FREQ1_CH0_MSK_INITMR3_MR22  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_INITMR3 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_INITMR3 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_INITMR3 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_INITMR3 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_INITMR3 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_INITMR3_MR6) << `REGB_FREQ1_CH0_OFFSET_INITMR3_MR6) | ((`REGB_FREQ1_CH0_DFLT_INITMR3_MR22) << `REGB_FREQ1_CH0_OFFSET_INITMR3_MR22)  )
`define REGB_FREQ1_CH0_SIZE_INITMR3 32

// Register DFITMG0 
`define REGB_FREQ1_CH0_DFITMG0_ADDR `SHIFTAPBADDR( 32'h00100580 )
`define REGB_FREQ1_CH0_MSK_DFITMG0_DFI_TPHY_WRLAT 32'b00000000000000000000000001111111
`define REGB_FREQ1_CH0_SIZE_DFITMG0_DFI_TPHY_WRLAT 7
`define REGB_FREQ1_CH0_OFFSET_DFITMG0_DFI_TPHY_WRLAT 0
`define REGB_FREQ1_CH0_DFLT_DFITMG0_DFI_TPHY_WRLAT 7'h2
`define REGB_FREQ1_CH0_MSK_DFITMG0_DFI_TPHY_WRDATA 32'b00000000000000000011111100000000
`define REGB_FREQ1_CH0_SIZE_DFITMG0_DFI_TPHY_WRDATA 6
`define REGB_FREQ1_CH0_OFFSET_DFITMG0_DFI_TPHY_WRDATA 8
`define REGB_FREQ1_CH0_DFLT_DFITMG0_DFI_TPHY_WRDATA 6'h0
`define REGB_FREQ1_CH0_MSK_DFITMG0_DFI_T_RDDATA_EN 32'b00000000011111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DFITMG0_DFI_T_RDDATA_EN 7
`define REGB_FREQ1_CH0_OFFSET_DFITMG0_DFI_T_RDDATA_EN 16
`define REGB_FREQ1_CH0_DFLT_DFITMG0_DFI_T_RDDATA_EN 7'h2
`define REGB_FREQ1_CH0_MSK_DFITMG0_DFI_T_CTRL_DELAY 32'b00011111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DFITMG0_DFI_T_CTRL_DELAY 5
`define REGB_FREQ1_CH0_OFFSET_DFITMG0_DFI_T_CTRL_DELAY 24
`define REGB_FREQ1_CH0_DFLT_DFITMG0_DFI_T_CTRL_DELAY 5'h7
`define REGB_FREQ1_CH0_MSK_DFITMG0 ( `REGB_FREQ1_CH0_MSK_DFITMG0_DFI_TPHY_WRLAT | `REGB_FREQ1_CH0_MSK_DFITMG0_DFI_TPHY_WRDATA | `REGB_FREQ1_CH0_MSK_DFITMG0_DFI_T_RDDATA_EN | `REGB_FREQ1_CH0_MSK_DFITMG0_DFI_T_CTRL_DELAY )
`define REGB_FREQ1_CH0_RWONLY_MSK_DFITMG0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DFITMG0_DFI_TPHY_WRLAT | `REGB_FREQ1_CH0_MSK_DFITMG0_DFI_TPHY_WRDATA | `REGB_FREQ1_CH0_MSK_DFITMG0_DFI_T_RDDATA_EN | `REGB_FREQ1_CH0_MSK_DFITMG0_DFI_T_CTRL_DELAY  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DFITMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DFITMG0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DFITMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DFITMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DFITMG0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DFITMG0_DFI_TPHY_WRLAT) << `REGB_FREQ1_CH0_OFFSET_DFITMG0_DFI_TPHY_WRLAT) | ((`REGB_FREQ1_CH0_DFLT_DFITMG0_DFI_TPHY_WRDATA) << `REGB_FREQ1_CH0_OFFSET_DFITMG0_DFI_TPHY_WRDATA) | ((`REGB_FREQ1_CH0_DFLT_DFITMG0_DFI_T_RDDATA_EN) << `REGB_FREQ1_CH0_OFFSET_DFITMG0_DFI_T_RDDATA_EN) | ((`REGB_FREQ1_CH0_DFLT_DFITMG0_DFI_T_CTRL_DELAY) << `REGB_FREQ1_CH0_OFFSET_DFITMG0_DFI_T_CTRL_DELAY)  )
`define REGB_FREQ1_CH0_SIZE_DFITMG0 29

// Register DFITMG1 
`define REGB_FREQ1_CH0_DFITMG1_ADDR `SHIFTAPBADDR( 32'h00100584 )
`define REGB_FREQ1_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE 32'b00000000000000000000000000011111
`define REGB_FREQ1_CH0_SIZE_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5
`define REGB_FREQ1_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE 0
`define REGB_FREQ1_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5'h4
`define REGB_FREQ1_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE 32'b00000000000000000001111100000000
`define REGB_FREQ1_CH0_SIZE_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5
`define REGB_FREQ1_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE 8
`define REGB_FREQ1_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5'h4
`define REGB_FREQ1_CH0_MSK_DFITMG1_DFI_T_WRDATA_DELAY 32'b00000000000111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DFITMG1_DFI_T_WRDATA_DELAY 5
`define REGB_FREQ1_CH0_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY 16
`define REGB_FREQ1_CH0_DFLT_DFITMG1_DFI_T_WRDATA_DELAY 5'h0
`define REGB_FREQ1_CH0_MSK_DFITMG1_DFI_T_PARIN_LAT 32'b00000011000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DFITMG1_DFI_T_PARIN_LAT 2
`define REGB_FREQ1_CH0_OFFSET_DFITMG1_DFI_T_PARIN_LAT 24
`define REGB_FREQ1_CH0_DFLT_DFITMG1_DFI_T_PARIN_LAT 2'h0
`define REGB_FREQ1_CH0_MSK_DFITMG1_DFI_T_CMD_LAT 32'b11110000000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DFITMG1_DFI_T_CMD_LAT 4
`define REGB_FREQ1_CH0_OFFSET_DFITMG1_DFI_T_CMD_LAT 28
`define REGB_FREQ1_CH0_DFLT_DFITMG1_DFI_T_CMD_LAT 4'h0
`define REGB_FREQ1_CH0_MSK_DFITMG1 ( `REGB_FREQ1_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `REGB_FREQ1_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `REGB_FREQ1_CH0_MSK_DFITMG1_DFI_T_WRDATA_DELAY | `REGB_FREQ1_CH0_MSK_DFITMG1_DFI_T_PARIN_LAT | `REGB_FREQ1_CH0_MSK_DFITMG1_DFI_T_CMD_LAT )
`define REGB_FREQ1_CH0_RWONLY_MSK_DFITMG1 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `REGB_FREQ1_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `REGB_FREQ1_CH0_MSK_DFITMG1_DFI_T_WRDATA_DELAY  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DFITMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DFITMG1 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DFITMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DFITMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DFITMG1 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE) << `REGB_FREQ1_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE) | ((`REGB_FREQ1_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE) << `REGB_FREQ1_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE) | ((`REGB_FREQ1_CH0_DFLT_DFITMG1_DFI_T_WRDATA_DELAY) << `REGB_FREQ1_CH0_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY)  )
`define REGB_FREQ1_CH0_SIZE_DFITMG1 32

// Register DFITMG2 
`define REGB_FREQ1_CH0_DFITMG2_ADDR `SHIFTAPBADDR( 32'h00100588 )
`define REGB_FREQ1_CH0_MSK_DFITMG2_DFI_TPHY_WRCSLAT 32'b00000000000000000000000001111111
`define REGB_FREQ1_CH0_SIZE_DFITMG2_DFI_TPHY_WRCSLAT 7
`define REGB_FREQ1_CH0_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT 0
`define REGB_FREQ1_CH0_DFLT_DFITMG2_DFI_TPHY_WRCSLAT 7'h2
`define REGB_FREQ1_CH0_MSK_DFITMG2_DFI_TPHY_RDCSLAT 32'b00000000000000000111111100000000
`define REGB_FREQ1_CH0_SIZE_DFITMG2_DFI_TPHY_RDCSLAT 7
`define REGB_FREQ1_CH0_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT 8
`define REGB_FREQ1_CH0_DFLT_DFITMG2_DFI_TPHY_RDCSLAT 7'h2
`define REGB_FREQ1_CH0_MSK_DFITMG2_DFI_TWCK_DELAY 32'b00000000001111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DFITMG2_DFI_TWCK_DELAY 6
`define REGB_FREQ1_CH0_OFFSET_DFITMG2_DFI_TWCK_DELAY 16
`define REGB_FREQ1_CH0_DFLT_DFITMG2_DFI_TWCK_DELAY 6'h0
`define REGB_FREQ1_CH0_MSK_DFITMG2 ( `REGB_FREQ1_CH0_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `REGB_FREQ1_CH0_MSK_DFITMG2_DFI_TPHY_RDCSLAT | `REGB_FREQ1_CH0_MSK_DFITMG2_DFI_TWCK_DELAY )
`define REGB_FREQ1_CH0_RWONLY_MSK_DFITMG2 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `REGB_FREQ1_CH0_MSK_DFITMG2_DFI_TPHY_RDCSLAT | `REGB_FREQ1_CH0_MSK_DFITMG2_DFI_TWCK_DELAY  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DFITMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DFITMG2 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DFITMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DFITMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DFITMG2 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DFITMG2_DFI_TPHY_WRCSLAT) << `REGB_FREQ1_CH0_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT) | ((`REGB_FREQ1_CH0_DFLT_DFITMG2_DFI_TPHY_RDCSLAT) << `REGB_FREQ1_CH0_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT) | ((`REGB_FREQ1_CH0_DFLT_DFITMG2_DFI_TWCK_DELAY) << `REGB_FREQ1_CH0_OFFSET_DFITMG2_DFI_TWCK_DELAY)  )
`define REGB_FREQ1_CH0_SIZE_DFITMG2 22


// Register DFITMG4 
`define REGB_FREQ1_CH0_DFITMG4_ADDR `SHIFTAPBADDR( 32'h00100590 )
`define REGB_FREQ1_CH0_MSK_DFITMG4_DFI_TWCK_DIS 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_DFITMG4_DFI_TWCK_DIS 8
`define REGB_FREQ1_CH0_OFFSET_DFITMG4_DFI_TWCK_DIS 0
`define REGB_FREQ1_CH0_DFLT_DFITMG4_DFI_TWCK_DIS 8'h0
`define REGB_FREQ1_CH0_MSK_DFITMG4_DFI_TWCK_EN_FS 32'b00000000000000001111111100000000
`define REGB_FREQ1_CH0_SIZE_DFITMG4_DFI_TWCK_EN_FS 8
`define REGB_FREQ1_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_FS 8
`define REGB_FREQ1_CH0_DFLT_DFITMG4_DFI_TWCK_EN_FS 8'h0
`define REGB_FREQ1_CH0_MSK_DFITMG4_DFI_TWCK_EN_WR 32'b00000000111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DFITMG4_DFI_TWCK_EN_WR 8
`define REGB_FREQ1_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_WR 16
`define REGB_FREQ1_CH0_DFLT_DFITMG4_DFI_TWCK_EN_WR 8'h0
`define REGB_FREQ1_CH0_MSK_DFITMG4_DFI_TWCK_EN_RD 32'b11111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DFITMG4_DFI_TWCK_EN_RD 8
`define REGB_FREQ1_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_RD 24
`define REGB_FREQ1_CH0_DFLT_DFITMG4_DFI_TWCK_EN_RD 8'h0
`define REGB_FREQ1_CH0_MSK_DFITMG4 ( `REGB_FREQ1_CH0_MSK_DFITMG4_DFI_TWCK_DIS | `REGB_FREQ1_CH0_MSK_DFITMG4_DFI_TWCK_EN_FS | `REGB_FREQ1_CH0_MSK_DFITMG4_DFI_TWCK_EN_WR | `REGB_FREQ1_CH0_MSK_DFITMG4_DFI_TWCK_EN_RD )
`define REGB_FREQ1_CH0_RWONLY_MSK_DFITMG4 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DFITMG4_DFI_TWCK_DIS | `REGB_FREQ1_CH0_MSK_DFITMG4_DFI_TWCK_EN_FS | `REGB_FREQ1_CH0_MSK_DFITMG4_DFI_TWCK_EN_WR | `REGB_FREQ1_CH0_MSK_DFITMG4_DFI_TWCK_EN_RD  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DFITMG4 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DFITMG4 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DFITMG4 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DFITMG4 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DFITMG4 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DFITMG4_DFI_TWCK_DIS) << `REGB_FREQ1_CH0_OFFSET_DFITMG4_DFI_TWCK_DIS) | ((`REGB_FREQ1_CH0_DFLT_DFITMG4_DFI_TWCK_EN_FS) << `REGB_FREQ1_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_FS) | ((`REGB_FREQ1_CH0_DFLT_DFITMG4_DFI_TWCK_EN_WR) << `REGB_FREQ1_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_WR) | ((`REGB_FREQ1_CH0_DFLT_DFITMG4_DFI_TWCK_EN_RD) << `REGB_FREQ1_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_RD)  )
`define REGB_FREQ1_CH0_SIZE_DFITMG4 32

// Register DFITMG5 
`define REGB_FREQ1_CH0_DFITMG5_ADDR `SHIFTAPBADDR( 32'h00100594 )
`define REGB_FREQ1_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_POST 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_DFITMG5_DFI_TWCK_TOGGLE_POST 8
`define REGB_FREQ1_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_POST 0
`define REGB_FREQ1_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_POST 8'h0
`define REGB_FREQ1_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_CS 32'b00000000000000001111111100000000
`define REGB_FREQ1_CH0_SIZE_DFITMG5_DFI_TWCK_TOGGLE_CS 8
`define REGB_FREQ1_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_CS 8
`define REGB_FREQ1_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_CS 8'h0
`define REGB_FREQ1_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE 32'b00000000111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DFITMG5_DFI_TWCK_TOGGLE 8
`define REGB_FREQ1_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE 16
`define REGB_FREQ1_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE 8'h0
`define REGB_FREQ1_CH0_MSK_DFITMG5_DFI_TWCK_FAST_TOGGLE 32'b11111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DFITMG5_DFI_TWCK_FAST_TOGGLE 8
`define REGB_FREQ1_CH0_OFFSET_DFITMG5_DFI_TWCK_FAST_TOGGLE 24
`define REGB_FREQ1_CH0_DFLT_DFITMG5_DFI_TWCK_FAST_TOGGLE 8'h0
`define REGB_FREQ1_CH0_MSK_DFITMG5 ( `REGB_FREQ1_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_POST | `REGB_FREQ1_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_CS | `REGB_FREQ1_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE | `REGB_FREQ1_CH0_MSK_DFITMG5_DFI_TWCK_FAST_TOGGLE )
`define REGB_FREQ1_CH0_RWONLY_MSK_DFITMG5 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_POST | `REGB_FREQ1_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_CS | `REGB_FREQ1_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE | `REGB_FREQ1_CH0_MSK_DFITMG5_DFI_TWCK_FAST_TOGGLE  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DFITMG5 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DFITMG5 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DFITMG5 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DFITMG5 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DFITMG5 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_POST) << `REGB_FREQ1_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_POST) | ((`REGB_FREQ1_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_CS) << `REGB_FREQ1_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_CS) | ((`REGB_FREQ1_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE) << `REGB_FREQ1_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE) | ((`REGB_FREQ1_CH0_DFLT_DFITMG5_DFI_TWCK_FAST_TOGGLE) << `REGB_FREQ1_CH0_OFFSET_DFITMG5_DFI_TWCK_FAST_TOGGLE)  )
`define REGB_FREQ1_CH0_SIZE_DFITMG5 32

// Register DFITMG6 
`define REGB_FREQ1_CH0_DFITMG6_ADDR `SHIFTAPBADDR( 32'h00100598 )
`define REGB_FREQ1_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 8
`define REGB_FREQ1_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 0
`define REGB_FREQ1_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 8'h0
`define REGB_FREQ1_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 32'b00000000000000000000000100000000
`define REGB_FREQ1_CH0_SIZE_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 1
`define REGB_FREQ1_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 8
`define REGB_FREQ1_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 1'h0
`define REGB_FREQ1_CH0_MSK_DFITMG6 ( `REGB_FREQ1_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD | `REGB_FREQ1_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN )
`define REGB_FREQ1_CH0_RWONLY_MSK_DFITMG6 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD | `REGB_FREQ1_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DFITMG6 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DFITMG6 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DFITMG6 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DFITMG6 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DFITMG6 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD) << `REGB_FREQ1_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD) | ((`REGB_FREQ1_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN) << `REGB_FREQ1_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN)  )
`define REGB_FREQ1_CH0_SIZE_DFITMG6 9


// Register DFIUPDTMG1 
`define REGB_FREQ1_CH0_DFIUPDTMG1_ADDR `SHIFTAPBADDR( 32'h001005ac )
`define REGB_FREQ1_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 8
`define REGB_FREQ1_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 0
`define REGB_FREQ1_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 8'h1
`define REGB_FREQ1_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 32'b00000000111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 8
`define REGB_FREQ1_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 16
`define REGB_FREQ1_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 8'h1
`define REGB_FREQ1_CH0_MSK_DFIUPDTMG1 ( `REGB_FREQ1_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 | `REGB_FREQ1_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 )
`define REGB_FREQ1_CH0_RWONLY_MSK_DFIUPDTMG1 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 | `REGB_FREQ1_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DFIUPDTMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DFIUPDTMG1 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DFIUPDTMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DFIUPDTMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DFIUPDTMG1 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024) << `REGB_FREQ1_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024) | ((`REGB_FREQ1_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024) << `REGB_FREQ1_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024)  )
`define REGB_FREQ1_CH0_SIZE_DFIUPDTMG1 24

// Register DFIUPDTMG2 
`define REGB_FREQ1_CH0_DFIUPDTMG2_ADDR `SHIFTAPBADDR( 32'h001005b4 )
`define REGB_FREQ1_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 32'b00000000000000000000111111111111
`define REGB_FREQ1_CH0_SIZE_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 12
`define REGB_FREQ1_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 0
`define REGB_FREQ1_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 12'h12c
`define REGB_FREQ1_CH0_MSK_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 32'b00001000000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 1
`define REGB_FREQ1_CH0_OFFSET_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 27
`define REGB_FREQ1_CH0_DFLT_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 1'h0
`define REGB_FREQ1_CH0_MSK_DFIUPDTMG2_PPT2_OVERRIDE 32'b00010000000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DFIUPDTMG2_PPT2_OVERRIDE 1
`define REGB_FREQ1_CH0_OFFSET_DFIUPDTMG2_PPT2_OVERRIDE 28
`define REGB_FREQ1_CH0_DFLT_DFIUPDTMG2_PPT2_OVERRIDE 1'h0
`define REGB_FREQ1_CH0_MSK_DFIUPDTMG2_PPT2_EN 32'b00100000000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DFIUPDTMG2_PPT2_EN 1
`define REGB_FREQ1_CH0_OFFSET_DFIUPDTMG2_PPT2_EN 29
`define REGB_FREQ1_CH0_DFLT_DFIUPDTMG2_PPT2_EN 1'h0
`define REGB_FREQ1_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 32'b11000000000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 2
`define REGB_FREQ1_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 30
`define REGB_FREQ1_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 2'h3
`define REGB_FREQ1_CH0_MSK_DFIUPDTMG2 ( `REGB_FREQ1_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 | `REGB_FREQ1_CH0_MSK_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC | `REGB_FREQ1_CH0_MSK_DFIUPDTMG2_PPT2_OVERRIDE | `REGB_FREQ1_CH0_MSK_DFIUPDTMG2_PPT2_EN | `REGB_FREQ1_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT )
`define REGB_FREQ1_CH0_RWONLY_MSK_DFIUPDTMG2 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 | `REGB_FREQ1_CH0_MSK_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC | `REGB_FREQ1_CH0_MSK_DFIUPDTMG2_PPT2_OVERRIDE | `REGB_FREQ1_CH0_MSK_DFIUPDTMG2_PPT2_EN | `REGB_FREQ1_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DFIUPDTMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DFIUPDTMG2 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DFIUPDTMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DFIUPDTMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DFIUPDTMG2 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1) << `REGB_FREQ1_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1) | ((`REGB_FREQ1_CH0_DFLT_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC) << `REGB_FREQ1_CH0_OFFSET_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC) | ((`REGB_FREQ1_CH0_DFLT_DFIUPDTMG2_PPT2_OVERRIDE) << `REGB_FREQ1_CH0_OFFSET_DFIUPDTMG2_PPT2_OVERRIDE) | ((`REGB_FREQ1_CH0_DFLT_DFIUPDTMG2_PPT2_EN) << `REGB_FREQ1_CH0_OFFSET_DFIUPDTMG2_PPT2_EN) | ((`REGB_FREQ1_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT) << `REGB_FREQ1_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT)  )
`define REGB_FREQ1_CH0_SIZE_DFIUPDTMG2 32

// Register DFIUPDTMG3 
`define REGB_FREQ1_CH0_DFIUPDTMG3_ADDR `SHIFTAPBADDR( 32'h001005b8 )
`define REGB_FREQ1_CH0_MSK_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 32'b00000000000000000000000111111111
`define REGB_FREQ1_CH0_SIZE_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 9
`define REGB_FREQ1_CH0_OFFSET_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 0
`define REGB_FREQ1_CH0_DFLT_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 9'h1
`define REGB_FREQ1_CH0_MSK_DFIUPDTMG3 `REGB_FREQ1_CH0_MSK_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8
`define REGB_FREQ1_CH0_RWONLY_MSK_DFIUPDTMG3 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DFIUPDTMG3 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DFIUPDTMG3 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DFIUPDTMG3 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DFIUPDTMG3 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DFIUPDTMG3 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8) << `REGB_FREQ1_CH0_OFFSET_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8)  )
`define REGB_FREQ1_CH0_SIZE_DFIUPDTMG3 9

// Register RFSHSET1TMG0 
`define REGB_FREQ1_CH0_RFSHSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00100600 )
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_X32 ( (`DDRCTL_LPDDR_EN==1) ? 32'b00000000000000000011111111111111 : 32'b00000000000000000000111111111111)
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG0_T_REFI_X1_X32 ((`DDRCTL_LPDDR_EN==1) ? 14 : 12)
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_X32 0
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_X32 ('h62)
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_X32 32'b00000000001111110000000000000000
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG0_REFRESH_TO_X1_X32 6
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_X32 16
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_X32 6'h10
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_REFRESH_MARGIN 32'b00001111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG0_REFRESH_MARGIN 4
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG0_REFRESH_MARGIN 24
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG0_REFRESH_MARGIN 4'h2
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_SEL 32'b01000000000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG0_REFRESH_TO_X1_SEL 1
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_SEL 30
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_SEL 1'h0
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_SEL 32'b10000000000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG0_T_REFI_X1_SEL 1
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_SEL 31
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_SEL 1'h0
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG0 ( `REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_X32 | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_X32 | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_REFRESH_MARGIN | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_SEL | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_SEL )
`define REGB_FREQ1_CH0_RWONLY_MSK_RFSHSET1TMG0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_X32 | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_X32 | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_REFRESH_MARGIN | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_SEL | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_SEL  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_RFSHSET1TMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_RFSHSET1TMG0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_RFSHSET1TMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_RFSHSET1TMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_X32) << `REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_X32) | ((`REGB_FREQ1_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_X32) << `REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_X32) | ((`REGB_FREQ1_CH0_DFLT_RFSHSET1TMG0_REFRESH_MARGIN) << `REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG0_REFRESH_MARGIN) | ((`REGB_FREQ1_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_SEL) << `REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_SEL) | ((`REGB_FREQ1_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_SEL) << `REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_SEL)  )
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG0 32

// Register RFSHSET1TMG1 
`define REGB_FREQ1_CH0_RFSHSET1TMG1_ADDR `SHIFTAPBADDR( 32'h00100604 )
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN 32'b00000000000000000000111111111111
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG1_T_RFC_MIN 12
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN 0
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN 12'h8c
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN_AB 32'b00001111111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG1_T_RFC_MIN_AB 12
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN_AB 16
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN_AB 12'h0
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG1 ( `REGB_FREQ1_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN_AB )
`define REGB_FREQ1_CH0_RWONLY_MSK_RFSHSET1TMG1 ( 32'h0 | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN_AB  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_RFSHSET1TMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_RFSHSET1TMG1 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_RFSHSET1TMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_RFSHSET1TMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG1 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN) << `REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN) | ((`REGB_FREQ1_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN_AB) << `REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN_AB)  )
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG1 28

// Register RFSHSET1TMG2 
`define REGB_FREQ1_CH0_RFSHSET1TMG2_ADDR `SHIFTAPBADDR( 32'h00100608 )
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG2_T_RFC_MIN_DLR 32'b00000000000000000000001111111111
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG2_T_RFC_MIN_DLR 10
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG2_T_RFC_MIN_DLR 0
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG2_T_RFC_MIN_DLR 10'h8c
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG2_T_PBR2PBR 32'b00000000111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG2_T_PBR2PBR 8
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG2_T_PBR2PBR 16
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG2_T_PBR2PBR 8'h8c
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG2_T_PBR2ACT 32'b11111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG2_T_PBR2ACT 8
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG2_T_PBR2ACT 24
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG2_T_PBR2ACT 8'h8c
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG2 ( `REGB_FREQ1_CH0_MSK_RFSHSET1TMG2_T_RFC_MIN_DLR | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG2_T_PBR2PBR | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG2_T_PBR2ACT )
`define REGB_FREQ1_CH0_RWONLY_MSK_RFSHSET1TMG2 ( 32'h0 | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG2_T_PBR2PBR | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG2_T_PBR2ACT  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_RFSHSET1TMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_RFSHSET1TMG2 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_RFSHSET1TMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_RFSHSET1TMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG2 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_RFSHSET1TMG2_T_PBR2PBR) << `REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG2_T_PBR2PBR) | ((`REGB_FREQ1_CH0_DFLT_RFSHSET1TMG2_T_PBR2ACT) << `REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG2_T_PBR2ACT)  )
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG2 32

// Register RFSHSET1TMG3 
`define REGB_FREQ1_CH0_RFSHSET1TMG3_ADDR `SHIFTAPBADDR( 32'h0010060c )
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG3_T_RFCSB 32'b00000000000000000000111111111111
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG3_T_RFCSB 12
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG3_T_RFCSB 0
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG3_T_RFCSB 12'h0
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG3_T_REFSBRD 32'b00000000111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG3_T_REFSBRD 8
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG3_T_REFSBRD 16
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG3_T_REFSBRD 8'h0
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG3_REFRESH_TO_AB_X32 32'b00111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG3_REFRESH_TO_AB_X32 6
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG3_REFRESH_TO_AB_X32 24
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG3_REFRESH_TO_AB_X32 6'h10
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG3 ( `REGB_FREQ1_CH0_MSK_RFSHSET1TMG3_T_RFCSB | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG3_T_REFSBRD | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG3_REFRESH_TO_AB_X32 )
`define REGB_FREQ1_CH0_RWONLY_MSK_RFSHSET1TMG3 ( 32'h0 | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG3_REFRESH_TO_AB_X32  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_RFSHSET1TMG3 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_RFSHSET1TMG3 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_RFSHSET1TMG3 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_RFSHSET1TMG3 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG3 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_RFSHSET1TMG3_REFRESH_TO_AB_X32) << `REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG3_REFRESH_TO_AB_X32)  )
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG3 30

// Register RFSHSET1TMG4 
`define REGB_FREQ1_CH0_RFSHSET1TMG4_ADDR `SHIFTAPBADDR( 32'h00100610 )
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 32'b00000000000000000000111111111111
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 12
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 0
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 12'h0
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 32'b00001111111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 12
`define REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 16
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 12'h0
`define REGB_FREQ1_CH0_MSK_RFSHSET1TMG4 ( `REGB_FREQ1_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 )
`define REGB_FREQ1_CH0_RWONLY_MSK_RFSHSET1TMG4 ( 32'h0 | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 | `REGB_FREQ1_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_RFSHSET1TMG4 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_RFSHSET1TMG4 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_RFSHSET1TMG4 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_RFSHSET1TMG4 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_RFSHSET1TMG4 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32) << `REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32) | ((`REGB_FREQ1_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32) << `REGB_FREQ1_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32)  )
`define REGB_FREQ1_CH0_SIZE_RFSHSET1TMG4 28










// Register RFMSET1TMG0 
`define REGB_FREQ1_CH0_RFMSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00100650 )
`define REGB_FREQ1_CH0_MSK_RFMSET1TMG0_T_RFMPB 32'b00000000000000000000111111111111
`define REGB_FREQ1_CH0_SIZE_RFMSET1TMG0_T_RFMPB 12
`define REGB_FREQ1_CH0_OFFSET_RFMSET1TMG0_T_RFMPB 0
`define REGB_FREQ1_CH0_DFLT_RFMSET1TMG0_T_RFMPB 12'h8c
`define REGB_FREQ1_CH0_MSK_RFMSET1TMG0 `REGB_FREQ1_CH0_MSK_RFMSET1TMG0_T_RFMPB
`define REGB_FREQ1_CH0_RWONLY_MSK_RFMSET1TMG0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_RFMSET1TMG0_T_RFMPB  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_RFMSET1TMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_RFMSET1TMG0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_RFMSET1TMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_RFMSET1TMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_RFMSET1TMG0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_RFMSET1TMG0_T_RFMPB) << `REGB_FREQ1_CH0_OFFSET_RFMSET1TMG0_T_RFMPB)  )
`define REGB_FREQ1_CH0_SIZE_RFMSET1TMG0 12











// Register ZQSET1TMG0 
`define REGB_FREQ1_CH0_ZQSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00100800 )
`define REGB_FREQ1_CH0_MSK_ZQSET1TMG0_T_ZQ_LONG_NOP 32'b00000000000000000011111111111111
`define REGB_FREQ1_CH0_SIZE_ZQSET1TMG0_T_ZQ_LONG_NOP 14
`define REGB_FREQ1_CH0_OFFSET_ZQSET1TMG0_T_ZQ_LONG_NOP 0
`define REGB_FREQ1_CH0_DFLT_ZQSET1TMG0_T_ZQ_LONG_NOP 14'h200
`define REGB_FREQ1_CH0_MSK_ZQSET1TMG0_T_ZQ_SHORT_NOP 32'b00000011111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_ZQSET1TMG0_T_ZQ_SHORT_NOP 10
`define REGB_FREQ1_CH0_OFFSET_ZQSET1TMG0_T_ZQ_SHORT_NOP 16
`define REGB_FREQ1_CH0_DFLT_ZQSET1TMG0_T_ZQ_SHORT_NOP 10'h40
`define REGB_FREQ1_CH0_MSK_ZQSET1TMG0 ( `REGB_FREQ1_CH0_MSK_ZQSET1TMG0_T_ZQ_LONG_NOP | `REGB_FREQ1_CH0_MSK_ZQSET1TMG0_T_ZQ_SHORT_NOP )
`define REGB_FREQ1_CH0_RWONLY_MSK_ZQSET1TMG0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_ZQSET1TMG0_T_ZQ_LONG_NOP | `REGB_FREQ1_CH0_MSK_ZQSET1TMG0_T_ZQ_SHORT_NOP  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_ZQSET1TMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_ZQSET1TMG0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_ZQSET1TMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_ZQSET1TMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_ZQSET1TMG0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_ZQSET1TMG0_T_ZQ_LONG_NOP) << `REGB_FREQ1_CH0_OFFSET_ZQSET1TMG0_T_ZQ_LONG_NOP) | ((`REGB_FREQ1_CH0_DFLT_ZQSET1TMG0_T_ZQ_SHORT_NOP) << `REGB_FREQ1_CH0_OFFSET_ZQSET1TMG0_T_ZQ_SHORT_NOP)  )
`define REGB_FREQ1_CH0_SIZE_ZQSET1TMG0 26

// Register ZQSET1TMG1 
`define REGB_FREQ1_CH0_ZQSET1TMG1_ADDR `SHIFTAPBADDR( 32'h00100804 )
`define REGB_FREQ1_CH0_MSK_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 32'b00000000000011111111111111111111
`define REGB_FREQ1_CH0_SIZE_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 20
`define REGB_FREQ1_CH0_OFFSET_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 0
`define REGB_FREQ1_CH0_DFLT_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 20'h100
`define REGB_FREQ1_CH0_MSK_ZQSET1TMG1_T_ZQ_RESET_NOP 32'b00111111111100000000000000000000
`define REGB_FREQ1_CH0_SIZE_ZQSET1TMG1_T_ZQ_RESET_NOP 10
`define REGB_FREQ1_CH0_OFFSET_ZQSET1TMG1_T_ZQ_RESET_NOP 20
`define REGB_FREQ1_CH0_DFLT_ZQSET1TMG1_T_ZQ_RESET_NOP 10'h20
`define REGB_FREQ1_CH0_MSK_ZQSET1TMG1 ( `REGB_FREQ1_CH0_MSK_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 | `REGB_FREQ1_CH0_MSK_ZQSET1TMG1_T_ZQ_RESET_NOP )
`define REGB_FREQ1_CH0_RWONLY_MSK_ZQSET1TMG1 ( 32'h0 | `REGB_FREQ1_CH0_MSK_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 | `REGB_FREQ1_CH0_MSK_ZQSET1TMG1_T_ZQ_RESET_NOP  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_ZQSET1TMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_ZQSET1TMG1 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_ZQSET1TMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_ZQSET1TMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_ZQSET1TMG1 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024) << `REGB_FREQ1_CH0_OFFSET_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024) | ((`REGB_FREQ1_CH0_DFLT_ZQSET1TMG1_T_ZQ_RESET_NOP) << `REGB_FREQ1_CH0_OFFSET_ZQSET1TMG1_T_ZQ_RESET_NOP)  )
`define REGB_FREQ1_CH0_SIZE_ZQSET1TMG1 30

// Register ZQSET1TMG2 
`define REGB_FREQ1_CH0_ZQSET1TMG2_ADDR `SHIFTAPBADDR( 32'h00100808 )
`define REGB_FREQ1_CH0_MSK_ZQSET1TMG2_T_ZQ_STOP 32'b00000000000000000000000001111111
`define REGB_FREQ1_CH0_SIZE_ZQSET1TMG2_T_ZQ_STOP 7
`define REGB_FREQ1_CH0_OFFSET_ZQSET1TMG2_T_ZQ_STOP 0
`define REGB_FREQ1_CH0_DFLT_ZQSET1TMG2_T_ZQ_STOP 7'h18
`define REGB_FREQ1_CH0_MSK_ZQSET1TMG2 `REGB_FREQ1_CH0_MSK_ZQSET1TMG2_T_ZQ_STOP
`define REGB_FREQ1_CH0_RWONLY_MSK_ZQSET1TMG2 ( 32'h0 | `REGB_FREQ1_CH0_MSK_ZQSET1TMG2_T_ZQ_STOP  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_ZQSET1TMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_ZQSET1TMG2 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_ZQSET1TMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_ZQSET1TMG2 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_ZQSET1TMG2 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_ZQSET1TMG2_T_ZQ_STOP) << `REGB_FREQ1_CH0_OFFSET_ZQSET1TMG2_T_ZQ_STOP)  )
`define REGB_FREQ1_CH0_SIZE_ZQSET1TMG2 7









// Register DQSOSCCTL0 
`define REGB_FREQ1_CH0_DQSOSCCTL0_ADDR `SHIFTAPBADDR( 32'h00100a80 )
`define REGB_FREQ1_CH0_MSK_DQSOSCCTL0_DQSOSC_ENABLE 32'b00000000000000000000000000000001
`define REGB_FREQ1_CH0_SIZE_DQSOSCCTL0_DQSOSC_ENABLE 1
`define REGB_FREQ1_CH0_OFFSET_DQSOSCCTL0_DQSOSC_ENABLE 0
`define REGB_FREQ1_CH0_DFLT_DQSOSCCTL0_DQSOSC_ENABLE 1'h0
`define REGB_FREQ1_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 32'b00000000000000000000000000000100
`define REGB_FREQ1_CH0_SIZE_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 1
`define REGB_FREQ1_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 2
`define REGB_FREQ1_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 1'h0
`define REGB_FREQ1_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL 32'b00000000000000001111111111110000
`define REGB_FREQ1_CH0_SIZE_DQSOSCCTL0_DQSOSC_INTERVAL 12
`define REGB_FREQ1_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL 4
`define REGB_FREQ1_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL 12'h7
`define REGB_FREQ1_CH0_MSK_DQSOSCCTL0 ( `REGB_FREQ1_CH0_MSK_DQSOSCCTL0_DQSOSC_ENABLE | `REGB_FREQ1_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT | `REGB_FREQ1_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL )
`define REGB_FREQ1_CH0_RWONLY_MSK_DQSOSCCTL0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DQSOSCCTL0_DQSOSC_ENABLE | `REGB_FREQ1_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT | `REGB_FREQ1_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DQSOSCCTL0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DQSOSCCTL0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DQSOSCCTL0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DQSOSCCTL0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DQSOSCCTL0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DQSOSCCTL0_DQSOSC_ENABLE) << `REGB_FREQ1_CH0_OFFSET_DQSOSCCTL0_DQSOSC_ENABLE) | ((`REGB_FREQ1_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT) << `REGB_FREQ1_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT) | ((`REGB_FREQ1_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL) << `REGB_FREQ1_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL)  )
`define REGB_FREQ1_CH0_SIZE_DQSOSCCTL0 16

// Register DERATEINT 
`define REGB_FREQ1_CH0_DERATEINT_ADDR `SHIFTAPBADDR( 32'h00100b00 )
`define REGB_FREQ1_CH0_MSK_DERATEINT_MR4_READ_INTERVAL 32'b11111111111111111111111111111111
`define REGB_FREQ1_CH0_SIZE_DERATEINT_MR4_READ_INTERVAL 32
`define REGB_FREQ1_CH0_OFFSET_DERATEINT_MR4_READ_INTERVAL 0
`define REGB_FREQ1_CH0_DFLT_DERATEINT_MR4_READ_INTERVAL 32'h800000
`define REGB_FREQ1_CH0_MSK_DERATEINT `REGB_FREQ1_CH0_MSK_DERATEINT_MR4_READ_INTERVAL
`define REGB_FREQ1_CH0_RWONLY_MSK_DERATEINT ( 32'h0 | `REGB_FREQ1_CH0_MSK_DERATEINT_MR4_READ_INTERVAL  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DERATEINT ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DERATEINT ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DERATEINT ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DERATEINT ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DERATEINT ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DERATEINT_MR4_READ_INTERVAL) << `REGB_FREQ1_CH0_OFFSET_DERATEINT_MR4_READ_INTERVAL)  )
`define REGB_FREQ1_CH0_SIZE_DERATEINT 32

// Register DERATEVAL0 
`define REGB_FREQ1_CH0_DERATEVAL0_ADDR `SHIFTAPBADDR( 32'h00100b04 )
`define REGB_FREQ1_CH0_MSK_DERATEVAL0_DERATED_T_RRD 32'b00000000000000000000000000111111
`define REGB_FREQ1_CH0_SIZE_DERATEVAL0_DERATED_T_RRD 6
`define REGB_FREQ1_CH0_OFFSET_DERATEVAL0_DERATED_T_RRD 0
`define REGB_FREQ1_CH0_DFLT_DERATEVAL0_DERATED_T_RRD 6'h4
`define REGB_FREQ1_CH0_MSK_DERATEVAL0_DERATED_T_RP 32'b00000000000000000111111100000000
`define REGB_FREQ1_CH0_SIZE_DERATEVAL0_DERATED_T_RP 7
`define REGB_FREQ1_CH0_OFFSET_DERATEVAL0_DERATED_T_RP 8
`define REGB_FREQ1_CH0_DFLT_DERATEVAL0_DERATED_T_RP 7'h5
`define REGB_FREQ1_CH0_MSK_DERATEVAL0_DERATED_T_RAS_MIN 32'b00000000111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_DERATEVAL0_DERATED_T_RAS_MIN 8
`define REGB_FREQ1_CH0_OFFSET_DERATEVAL0_DERATED_T_RAS_MIN 16
`define REGB_FREQ1_CH0_DFLT_DERATEVAL0_DERATED_T_RAS_MIN 8'hf
`define REGB_FREQ1_CH0_MSK_DERATEVAL0_DERATED_T_RCD 32'b11111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DERATEVAL0_DERATED_T_RCD 8
`define REGB_FREQ1_CH0_OFFSET_DERATEVAL0_DERATED_T_RCD 24
`define REGB_FREQ1_CH0_DFLT_DERATEVAL0_DERATED_T_RCD 8'h5
`define REGB_FREQ1_CH0_MSK_DERATEVAL0 ( `REGB_FREQ1_CH0_MSK_DERATEVAL0_DERATED_T_RRD | `REGB_FREQ1_CH0_MSK_DERATEVAL0_DERATED_T_RP | `REGB_FREQ1_CH0_MSK_DERATEVAL0_DERATED_T_RAS_MIN | `REGB_FREQ1_CH0_MSK_DERATEVAL0_DERATED_T_RCD )
`define REGB_FREQ1_CH0_RWONLY_MSK_DERATEVAL0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DERATEVAL0_DERATED_T_RRD | `REGB_FREQ1_CH0_MSK_DERATEVAL0_DERATED_T_RP | `REGB_FREQ1_CH0_MSK_DERATEVAL0_DERATED_T_RAS_MIN | `REGB_FREQ1_CH0_MSK_DERATEVAL0_DERATED_T_RCD  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DERATEVAL0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DERATEVAL0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DERATEVAL0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DERATEVAL0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DERATEVAL0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DERATEVAL0_DERATED_T_RRD) << `REGB_FREQ1_CH0_OFFSET_DERATEVAL0_DERATED_T_RRD) | ((`REGB_FREQ1_CH0_DFLT_DERATEVAL0_DERATED_T_RP) << `REGB_FREQ1_CH0_OFFSET_DERATEVAL0_DERATED_T_RP) | ((`REGB_FREQ1_CH0_DFLT_DERATEVAL0_DERATED_T_RAS_MIN) << `REGB_FREQ1_CH0_OFFSET_DERATEVAL0_DERATED_T_RAS_MIN) | ((`REGB_FREQ1_CH0_DFLT_DERATEVAL0_DERATED_T_RCD) << `REGB_FREQ1_CH0_OFFSET_DERATEVAL0_DERATED_T_RCD)  )
`define REGB_FREQ1_CH0_SIZE_DERATEVAL0 32

// Register DERATEVAL1 
`define REGB_FREQ1_CH0_DERATEVAL1_ADDR `SHIFTAPBADDR( 32'h00100b08 )
`define REGB_FREQ1_CH0_MSK_DERATEVAL1_DERATED_T_RC 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_DERATEVAL1_DERATED_T_RC 8
`define REGB_FREQ1_CH0_OFFSET_DERATEVAL1_DERATED_T_RC 0
`define REGB_FREQ1_CH0_DFLT_DERATEVAL1_DERATED_T_RC 8'h14
`define REGB_FREQ1_CH0_MSK_DERATEVAL1_DERATED_T_RCD_WRITE 32'b00000000000000001111111100000000
`define REGB_FREQ1_CH0_SIZE_DERATEVAL1_DERATED_T_RCD_WRITE 8
`define REGB_FREQ1_CH0_OFFSET_DERATEVAL1_DERATED_T_RCD_WRITE 8
`define REGB_FREQ1_CH0_DFLT_DERATEVAL1_DERATED_T_RCD_WRITE 8'h5
`define REGB_FREQ1_CH0_MSK_DERATEVAL1 ( `REGB_FREQ1_CH0_MSK_DERATEVAL1_DERATED_T_RC | `REGB_FREQ1_CH0_MSK_DERATEVAL1_DERATED_T_RCD_WRITE )
`define REGB_FREQ1_CH0_RWONLY_MSK_DERATEVAL1 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DERATEVAL1_DERATED_T_RC | `REGB_FREQ1_CH0_MSK_DERATEVAL1_DERATED_T_RCD_WRITE  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DERATEVAL1 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DERATEVAL1 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DERATEVAL1 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DERATEVAL1 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DERATEVAL1 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DERATEVAL1_DERATED_T_RC) << `REGB_FREQ1_CH0_OFFSET_DERATEVAL1_DERATED_T_RC) | ((`REGB_FREQ1_CH0_DFLT_DERATEVAL1_DERATED_T_RCD_WRITE) << `REGB_FREQ1_CH0_OFFSET_DERATEVAL1_DERATED_T_RCD_WRITE)  )
`define REGB_FREQ1_CH0_SIZE_DERATEVAL1 16

// Register HWLPTMG0 
`define REGB_FREQ1_CH0_HWLPTMG0_ADDR `SHIFTAPBADDR( 32'h00100b80 )
`define REGB_FREQ1_CH0_MSK_HWLPTMG0_HW_LP_IDLE_X32 32'b00001111111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_HWLPTMG0_HW_LP_IDLE_X32 12
`define REGB_FREQ1_CH0_OFFSET_HWLPTMG0_HW_LP_IDLE_X32 16
`define REGB_FREQ1_CH0_DFLT_HWLPTMG0_HW_LP_IDLE_X32 12'h0
`define REGB_FREQ1_CH0_MSK_HWLPTMG0 `REGB_FREQ1_CH0_MSK_HWLPTMG0_HW_LP_IDLE_X32
`define REGB_FREQ1_CH0_RWONLY_MSK_HWLPTMG0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_HWLPTMG0_HW_LP_IDLE_X32  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_HWLPTMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_HWLPTMG0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_HWLPTMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_HWLPTMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_HWLPTMG0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_HWLPTMG0_HW_LP_IDLE_X32) << `REGB_FREQ1_CH0_OFFSET_HWLPTMG0_HW_LP_IDLE_X32)  )
`define REGB_FREQ1_CH0_SIZE_HWLPTMG0 28

// Register DVFSCTL0 
`define REGB_FREQ1_CH0_DVFSCTL0_ADDR `SHIFTAPBADDR( 32'h00100b84 )
`define REGB_FREQ1_CH0_MSK_DVFSCTL0_DVFSQ_ENABLE 32'b00000000000000000000000000000100
`define REGB_FREQ1_CH0_SIZE_DVFSCTL0_DVFSQ_ENABLE 1
`define REGB_FREQ1_CH0_OFFSET_DVFSCTL0_DVFSQ_ENABLE 2
`define REGB_FREQ1_CH0_DFLT_DVFSCTL0_DVFSQ_ENABLE 1'h0
`define REGB_FREQ1_CH0_MSK_DVFSCTL0 `REGB_FREQ1_CH0_MSK_DVFSCTL0_DVFSQ_ENABLE
`define REGB_FREQ1_CH0_RWONLY_MSK_DVFSCTL0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DVFSCTL0_DVFSQ_ENABLE  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DVFSCTL0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DVFSCTL0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DVFSCTL0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DVFSCTL0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DVFSCTL0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DVFSCTL0_DVFSQ_ENABLE) << `REGB_FREQ1_CH0_OFFSET_DVFSCTL0_DVFSQ_ENABLE)  )
`define REGB_FREQ1_CH0_SIZE_DVFSCTL0 3

// Register SCHEDTMG0 
`define REGB_FREQ1_CH0_SCHEDTMG0_ADDR `SHIFTAPBADDR( 32'h00100c00 )
`define REGB_FREQ1_CH0_MSK_SCHEDTMG0_PAGECLOSE_TIMER 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_SCHEDTMG0_PAGECLOSE_TIMER 8
`define REGB_FREQ1_CH0_OFFSET_SCHEDTMG0_PAGECLOSE_TIMER 0
`define REGB_FREQ1_CH0_DFLT_SCHEDTMG0_PAGECLOSE_TIMER 8'h0
`define REGB_FREQ1_CH0_MSK_SCHEDTMG0_RDWR_IDLE_GAP 32'b00000000000000000111111100000000
`define REGB_FREQ1_CH0_SIZE_SCHEDTMG0_RDWR_IDLE_GAP 7
`define REGB_FREQ1_CH0_OFFSET_SCHEDTMG0_RDWR_IDLE_GAP 8
`define REGB_FREQ1_CH0_DFLT_SCHEDTMG0_RDWR_IDLE_GAP 7'h0
`define REGB_FREQ1_CH0_MSK_SCHEDTMG0 ( `REGB_FREQ1_CH0_MSK_SCHEDTMG0_PAGECLOSE_TIMER | `REGB_FREQ1_CH0_MSK_SCHEDTMG0_RDWR_IDLE_GAP )
`define REGB_FREQ1_CH0_RWONLY_MSK_SCHEDTMG0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_SCHEDTMG0_PAGECLOSE_TIMER | `REGB_FREQ1_CH0_MSK_SCHEDTMG0_RDWR_IDLE_GAP  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_SCHEDTMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_SCHEDTMG0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_SCHEDTMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_SCHEDTMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_SCHEDTMG0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_SCHEDTMG0_PAGECLOSE_TIMER) << `REGB_FREQ1_CH0_OFFSET_SCHEDTMG0_PAGECLOSE_TIMER) | ((`REGB_FREQ1_CH0_DFLT_SCHEDTMG0_RDWR_IDLE_GAP) << `REGB_FREQ1_CH0_OFFSET_SCHEDTMG0_RDWR_IDLE_GAP)  )
`define REGB_FREQ1_CH0_SIZE_SCHEDTMG0 15

// Register PERFHPR1 
`define REGB_FREQ1_CH0_PERFHPR1_ADDR `SHIFTAPBADDR( 32'h00100c80 )
`define REGB_FREQ1_CH0_MSK_PERFHPR1_HPR_MAX_STARVE 32'b00000000000000001111111111111111
`define REGB_FREQ1_CH0_SIZE_PERFHPR1_HPR_MAX_STARVE 16
`define REGB_FREQ1_CH0_OFFSET_PERFHPR1_HPR_MAX_STARVE 0
`define REGB_FREQ1_CH0_DFLT_PERFHPR1_HPR_MAX_STARVE 16'h1
`define REGB_FREQ1_CH0_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_PERFHPR1_HPR_XACT_RUN_LENGTH 8
`define REGB_FREQ1_CH0_OFFSET_PERFHPR1_HPR_XACT_RUN_LENGTH 24
`define REGB_FREQ1_CH0_DFLT_PERFHPR1_HPR_XACT_RUN_LENGTH 8'hf
`define REGB_FREQ1_CH0_MSK_PERFHPR1 ( `REGB_FREQ1_CH0_MSK_PERFHPR1_HPR_MAX_STARVE | `REGB_FREQ1_CH0_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH )
`define REGB_FREQ1_CH0_RWONLY_MSK_PERFHPR1 ( 32'h0 | `REGB_FREQ1_CH0_MSK_PERFHPR1_HPR_MAX_STARVE | `REGB_FREQ1_CH0_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_PERFHPR1 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_PERFHPR1 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_PERFHPR1 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_PERFHPR1 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_PERFHPR1 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_PERFHPR1_HPR_MAX_STARVE) << `REGB_FREQ1_CH0_OFFSET_PERFHPR1_HPR_MAX_STARVE) | ((`REGB_FREQ1_CH0_DFLT_PERFHPR1_HPR_XACT_RUN_LENGTH) << `REGB_FREQ1_CH0_OFFSET_PERFHPR1_HPR_XACT_RUN_LENGTH)  )
`define REGB_FREQ1_CH0_SIZE_PERFHPR1 32

// Register PERFLPR1 
`define REGB_FREQ1_CH0_PERFLPR1_ADDR `SHIFTAPBADDR( 32'h00100c84 )
`define REGB_FREQ1_CH0_MSK_PERFLPR1_LPR_MAX_STARVE 32'b00000000000000001111111111111111
`define REGB_FREQ1_CH0_SIZE_PERFLPR1_LPR_MAX_STARVE 16
`define REGB_FREQ1_CH0_OFFSET_PERFLPR1_LPR_MAX_STARVE 0
`define REGB_FREQ1_CH0_DFLT_PERFLPR1_LPR_MAX_STARVE 16'h7f
`define REGB_FREQ1_CH0_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_PERFLPR1_LPR_XACT_RUN_LENGTH 8
`define REGB_FREQ1_CH0_OFFSET_PERFLPR1_LPR_XACT_RUN_LENGTH 24
`define REGB_FREQ1_CH0_DFLT_PERFLPR1_LPR_XACT_RUN_LENGTH 8'hf
`define REGB_FREQ1_CH0_MSK_PERFLPR1 ( `REGB_FREQ1_CH0_MSK_PERFLPR1_LPR_MAX_STARVE | `REGB_FREQ1_CH0_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH )
`define REGB_FREQ1_CH0_RWONLY_MSK_PERFLPR1 ( 32'h0 | `REGB_FREQ1_CH0_MSK_PERFLPR1_LPR_MAX_STARVE | `REGB_FREQ1_CH0_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_PERFLPR1 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_PERFLPR1 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_PERFLPR1 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_PERFLPR1 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_PERFLPR1 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_PERFLPR1_LPR_MAX_STARVE) << `REGB_FREQ1_CH0_OFFSET_PERFLPR1_LPR_MAX_STARVE) | ((`REGB_FREQ1_CH0_DFLT_PERFLPR1_LPR_XACT_RUN_LENGTH) << `REGB_FREQ1_CH0_OFFSET_PERFLPR1_LPR_XACT_RUN_LENGTH)  )
`define REGB_FREQ1_CH0_SIZE_PERFLPR1 32

// Register PERFWR1 
`define REGB_FREQ1_CH0_PERFWR1_ADDR `SHIFTAPBADDR( 32'h00100c88 )
`define REGB_FREQ1_CH0_MSK_PERFWR1_W_MAX_STARVE 32'b00000000000000001111111111111111
`define REGB_FREQ1_CH0_SIZE_PERFWR1_W_MAX_STARVE 16
`define REGB_FREQ1_CH0_OFFSET_PERFWR1_W_MAX_STARVE 0
`define REGB_FREQ1_CH0_DFLT_PERFWR1_W_MAX_STARVE 16'h7f
`define REGB_FREQ1_CH0_MSK_PERFWR1_W_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_PERFWR1_W_XACT_RUN_LENGTH 8
`define REGB_FREQ1_CH0_OFFSET_PERFWR1_W_XACT_RUN_LENGTH 24
`define REGB_FREQ1_CH0_DFLT_PERFWR1_W_XACT_RUN_LENGTH 8'hf
`define REGB_FREQ1_CH0_MSK_PERFWR1 ( `REGB_FREQ1_CH0_MSK_PERFWR1_W_MAX_STARVE | `REGB_FREQ1_CH0_MSK_PERFWR1_W_XACT_RUN_LENGTH )
`define REGB_FREQ1_CH0_RWONLY_MSK_PERFWR1 ( 32'h0 | `REGB_FREQ1_CH0_MSK_PERFWR1_W_MAX_STARVE | `REGB_FREQ1_CH0_MSK_PERFWR1_W_XACT_RUN_LENGTH  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_PERFWR1 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_PERFWR1 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_PERFWR1 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_PERFWR1 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_PERFWR1 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_PERFWR1_W_MAX_STARVE) << `REGB_FREQ1_CH0_OFFSET_PERFWR1_W_MAX_STARVE) | ((`REGB_FREQ1_CH0_DFLT_PERFWR1_W_XACT_RUN_LENGTH) << `REGB_FREQ1_CH0_OFFSET_PERFWR1_W_XACT_RUN_LENGTH)  )
`define REGB_FREQ1_CH0_SIZE_PERFWR1 32

// Register TMGCFG 
`define REGB_FREQ1_CH0_TMGCFG_ADDR `SHIFTAPBADDR( 32'h00100d00 )
`define REGB_FREQ1_CH0_MSK_TMGCFG_FREQUENCY_RATIO 32'b00000000000000000000000000000001
`define REGB_FREQ1_CH0_SIZE_TMGCFG_FREQUENCY_RATIO 1
`define REGB_FREQ1_CH0_OFFSET_TMGCFG_FREQUENCY_RATIO 0
`define REGB_FREQ1_CH0_DFLT_TMGCFG_FREQUENCY_RATIO 1'h0
`define REGB_FREQ1_CH0_MSK_TMGCFG `REGB_FREQ1_CH0_MSK_TMGCFG_FREQUENCY_RATIO
`define REGB_FREQ1_CH0_RWONLY_MSK_TMGCFG ( 32'h0 | `REGB_FREQ1_CH0_MSK_TMGCFG_FREQUENCY_RATIO  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_TMGCFG ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_TMGCFG ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_TMGCFG ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_TMGCFG ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_TMGCFG ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_TMGCFG_FREQUENCY_RATIO) << `REGB_FREQ1_CH0_OFFSET_TMGCFG_FREQUENCY_RATIO)  )
`define REGB_FREQ1_CH0_SIZE_TMGCFG 1

// Register RANKTMG0 
`define REGB_FREQ1_CH0_RANKTMG0_ADDR `SHIFTAPBADDR( 32'h00100d04 )
`define REGB_FREQ1_CH0_MSK_RANKTMG0_DIFF_RANK_RD_GAP 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_RANKTMG0_DIFF_RANK_RD_GAP 8
`define REGB_FREQ1_CH0_OFFSET_RANKTMG0_DIFF_RANK_RD_GAP 0
`define REGB_FREQ1_CH0_DFLT_RANKTMG0_DIFF_RANK_RD_GAP 8'h6
`define REGB_FREQ1_CH0_MSK_RANKTMG0_DIFF_RANK_WR_GAP 32'b00000000000000001111111100000000
`define REGB_FREQ1_CH0_SIZE_RANKTMG0_DIFF_RANK_WR_GAP 8
`define REGB_FREQ1_CH0_OFFSET_RANKTMG0_DIFF_RANK_WR_GAP 8
`define REGB_FREQ1_CH0_DFLT_RANKTMG0_DIFF_RANK_WR_GAP 8'h6
`define REGB_FREQ1_CH0_MSK_RANKTMG0 ( `REGB_FREQ1_CH0_MSK_RANKTMG0_DIFF_RANK_RD_GAP | `REGB_FREQ1_CH0_MSK_RANKTMG0_DIFF_RANK_WR_GAP )
`define REGB_FREQ1_CH0_RWONLY_MSK_RANKTMG0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_RANKTMG0_DIFF_RANK_RD_GAP | `REGB_FREQ1_CH0_MSK_RANKTMG0_DIFF_RANK_WR_GAP  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_RANKTMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_RANKTMG0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_RANKTMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_RANKTMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_RANKTMG0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_RANKTMG0_DIFF_RANK_RD_GAP) << `REGB_FREQ1_CH0_OFFSET_RANKTMG0_DIFF_RANK_RD_GAP) | ((`REGB_FREQ1_CH0_DFLT_RANKTMG0_DIFF_RANK_WR_GAP) << `REGB_FREQ1_CH0_OFFSET_RANKTMG0_DIFF_RANK_WR_GAP)  )
`define REGB_FREQ1_CH0_SIZE_RANKTMG0 16

// Register RANKTMG1 
`define REGB_FREQ1_CH0_RANKTMG1_ADDR `SHIFTAPBADDR( 32'h00100d08 )
`define REGB_FREQ1_CH0_MSK_RANKTMG1_WR2RD_DR 32'b00000000000000000000000011111111
`define REGB_FREQ1_CH0_SIZE_RANKTMG1_WR2RD_DR 8
`define REGB_FREQ1_CH0_OFFSET_RANKTMG1_WR2RD_DR 0
`define REGB_FREQ1_CH0_DFLT_RANKTMG1_WR2RD_DR 8'hf
`define REGB_FREQ1_CH0_MSK_RANKTMG1_RD2WR_DR 32'b00000000000000001111111100000000
`define REGB_FREQ1_CH0_SIZE_RANKTMG1_RD2WR_DR 8
`define REGB_FREQ1_CH0_OFFSET_RANKTMG1_RD2WR_DR 8
`define REGB_FREQ1_CH0_DFLT_RANKTMG1_RD2WR_DR 8'hf
`define REGB_FREQ1_CH0_MSK_RANKTMG1 ( `REGB_FREQ1_CH0_MSK_RANKTMG1_WR2RD_DR | `REGB_FREQ1_CH0_MSK_RANKTMG1_RD2WR_DR )
`define REGB_FREQ1_CH0_RWONLY_MSK_RANKTMG1 ( 32'h0 | `REGB_FREQ1_CH0_MSK_RANKTMG1_WR2RD_DR | `REGB_FREQ1_CH0_MSK_RANKTMG1_RD2WR_DR  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_RANKTMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_RANKTMG1 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_RANKTMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_RANKTMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_RANKTMG1 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_RANKTMG1_WR2RD_DR) << `REGB_FREQ1_CH0_OFFSET_RANKTMG1_WR2RD_DR) | ((`REGB_FREQ1_CH0_DFLT_RANKTMG1_RD2WR_DR) << `REGB_FREQ1_CH0_OFFSET_RANKTMG1_RD2WR_DR)  )
`define REGB_FREQ1_CH0_SIZE_RANKTMG1 16

// Register PWRTMG 
`define REGB_FREQ1_CH0_PWRTMG_ADDR `SHIFTAPBADDR( 32'h00100d0c )
`define REGB_FREQ1_CH0_MSK_PWRTMG_POWERDOWN_TO_X32 32'b00000000000000000000000001111111
`define REGB_FREQ1_CH0_SIZE_PWRTMG_POWERDOWN_TO_X32 7
`define REGB_FREQ1_CH0_OFFSET_PWRTMG_POWERDOWN_TO_X32 0
`define REGB_FREQ1_CH0_DFLT_PWRTMG_POWERDOWN_TO_X32 7'h10
`define REGB_FREQ1_CH0_MSK_PWRTMG_SELFREF_TO_X32 32'b00000011111111110000000000000000
`define REGB_FREQ1_CH0_SIZE_PWRTMG_SELFREF_TO_X32 10
`define REGB_FREQ1_CH0_OFFSET_PWRTMG_SELFREF_TO_X32 16
`define REGB_FREQ1_CH0_DFLT_PWRTMG_SELFREF_TO_X32 10'h40
`define REGB_FREQ1_CH0_MSK_PWRTMG ( `REGB_FREQ1_CH0_MSK_PWRTMG_POWERDOWN_TO_X32 | `REGB_FREQ1_CH0_MSK_PWRTMG_SELFREF_TO_X32 )
`define REGB_FREQ1_CH0_RWONLY_MSK_PWRTMG ( 32'h0 | `REGB_FREQ1_CH0_MSK_PWRTMG_POWERDOWN_TO_X32 | `REGB_FREQ1_CH0_MSK_PWRTMG_SELFREF_TO_X32  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_PWRTMG ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_PWRTMG ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_PWRTMG ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_PWRTMG ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_PWRTMG ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_PWRTMG_POWERDOWN_TO_X32) << `REGB_FREQ1_CH0_OFFSET_PWRTMG_POWERDOWN_TO_X32) | ((`REGB_FREQ1_CH0_DFLT_PWRTMG_SELFREF_TO_X32) << `REGB_FREQ1_CH0_OFFSET_PWRTMG_SELFREF_TO_X32)  )
`define REGB_FREQ1_CH0_SIZE_PWRTMG 26






// Register DDR4PPRTMG0 
`define REGB_FREQ1_CH0_DDR4PPRTMG0_ADDR `SHIFTAPBADDR( 32'h00100d30 )
`define REGB_FREQ1_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_X1024 32'b00000000001111111111111111111111
`define REGB_FREQ1_CH0_SIZE_DDR4PPRTMG0_T_PGM_X1_X1024 22
`define REGB_FREQ1_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_X1024 0
`define REGB_FREQ1_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_X1024 22'h2faf09
`define REGB_FREQ1_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_SEL 32'b10000000000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DDR4PPRTMG0_T_PGM_X1_SEL 1
`define REGB_FREQ1_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_SEL 31
`define REGB_FREQ1_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_SEL 1'h0
`define REGB_FREQ1_CH0_MSK_DDR4PPRTMG0 ( `REGB_FREQ1_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_X1024 | `REGB_FREQ1_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_SEL )
`define REGB_FREQ1_CH0_RWONLY_MSK_DDR4PPRTMG0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_X1024 | `REGB_FREQ1_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_SEL  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DDR4PPRTMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DDR4PPRTMG0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DDR4PPRTMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DDR4PPRTMG0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DDR4PPRTMG0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_X1024) << `REGB_FREQ1_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_X1024) | ((`REGB_FREQ1_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_SEL) << `REGB_FREQ1_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_SEL)  )
`define REGB_FREQ1_CH0_SIZE_DDR4PPRTMG0 32

// Register DDR4PPRTMG1 
`define REGB_FREQ1_CH0_DDR4PPRTMG1_ADDR `SHIFTAPBADDR( 32'h00100d34 )
`define REGB_FREQ1_CH0_MSK_DDR4PPRTMG1_T_PGMPST_X32 32'b00000000000000001111111111111111
`define REGB_FREQ1_CH0_SIZE_DDR4PPRTMG1_T_PGMPST_X32 16
`define REGB_FREQ1_CH0_OFFSET_DDR4PPRTMG1_T_PGMPST_X32 0
`define REGB_FREQ1_CH0_DFLT_DDR4PPRTMG1_T_PGMPST_X32 16'h9c5
`define REGB_FREQ1_CH0_MSK_DDR4PPRTMG1_T_PGM_EXIT 32'b00111111000000000000000000000000
`define REGB_FREQ1_CH0_SIZE_DDR4PPRTMG1_T_PGM_EXIT 6
`define REGB_FREQ1_CH0_OFFSET_DDR4PPRTMG1_T_PGM_EXIT 24
`define REGB_FREQ1_CH0_DFLT_DDR4PPRTMG1_T_PGM_EXIT 6'h18
`define REGB_FREQ1_CH0_MSK_DDR4PPRTMG1 ( `REGB_FREQ1_CH0_MSK_DDR4PPRTMG1_T_PGMPST_X32 | `REGB_FREQ1_CH0_MSK_DDR4PPRTMG1_T_PGM_EXIT )
`define REGB_FREQ1_CH0_RWONLY_MSK_DDR4PPRTMG1 ( 32'h0 | `REGB_FREQ1_CH0_MSK_DDR4PPRTMG1_T_PGMPST_X32 | `REGB_FREQ1_CH0_MSK_DDR4PPRTMG1_T_PGM_EXIT  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_DDR4PPRTMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_DDR4PPRTMG1 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_DDR4PPRTMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_DDR4PPRTMG1 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_DDR4PPRTMG1 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_DDR4PPRTMG1_T_PGMPST_X32) << `REGB_FREQ1_CH0_OFFSET_DDR4PPRTMG1_T_PGMPST_X32) | ((`REGB_FREQ1_CH0_DFLT_DDR4PPRTMG1_T_PGM_EXIT) << `REGB_FREQ1_CH0_OFFSET_DDR4PPRTMG1_T_PGM_EXIT)  )
`define REGB_FREQ1_CH0_SIZE_DDR4PPRTMG1 30

// Register LNKECCCTL0 
`define REGB_FREQ1_CH0_LNKECCCTL0_ADDR `SHIFTAPBADDR( 32'h00100d80 )
`define REGB_FREQ1_CH0_MSK_LNKECCCTL0_WR_LINK_ECC_ENABLE 32'b00000000000000000000000000000001
`define REGB_FREQ1_CH0_SIZE_LNKECCCTL0_WR_LINK_ECC_ENABLE 1
`define REGB_FREQ1_CH0_OFFSET_LNKECCCTL0_WR_LINK_ECC_ENABLE 0
`define REGB_FREQ1_CH0_DFLT_LNKECCCTL0_WR_LINK_ECC_ENABLE 1'h0
`define REGB_FREQ1_CH0_MSK_LNKECCCTL0_RD_LINK_ECC_ENABLE 32'b00000000000000000000000000000010
`define REGB_FREQ1_CH0_SIZE_LNKECCCTL0_RD_LINK_ECC_ENABLE 1
`define REGB_FREQ1_CH0_OFFSET_LNKECCCTL0_RD_LINK_ECC_ENABLE 1
`define REGB_FREQ1_CH0_DFLT_LNKECCCTL0_RD_LINK_ECC_ENABLE 1'h0
`define REGB_FREQ1_CH0_MSK_LNKECCCTL0 ( `REGB_FREQ1_CH0_MSK_LNKECCCTL0_WR_LINK_ECC_ENABLE | `REGB_FREQ1_CH0_MSK_LNKECCCTL0_RD_LINK_ECC_ENABLE )
`define REGB_FREQ1_CH0_RWONLY_MSK_LNKECCCTL0 ( 32'h0 | `REGB_FREQ1_CH0_MSK_LNKECCCTL0_WR_LINK_ECC_ENABLE | `REGB_FREQ1_CH0_MSK_LNKECCCTL0_RD_LINK_ECC_ENABLE  )
`define REGB_FREQ1_CH0_ONEBITRO_MSK_LNKECCCTL0 ( 32'h0  )
`define REGB_FREQ1_CH0_COMPANION_MSK_LNKECCCTL0 ( 32'b0  )
`define REGB_FREQ1_CH0_ONETOSET_MSK_LNKECCCTL0 ( 32'h0  )
`define REGB_FREQ1_CH0_ONETOCLR_MSK_LNKECCCTL0 ( 32'h0  )
`define REGB_FREQ1_CH0_DFLT_LNKECCCTL0 ( 32'h0 | ((`REGB_FREQ1_CH0_DFLT_LNKECCCTL0_WR_LINK_ECC_ENABLE) << `REGB_FREQ1_CH0_OFFSET_LNKECCCTL0_WR_LINK_ECC_ENABLE) | ((`REGB_FREQ1_CH0_DFLT_LNKECCCTL0_RD_LINK_ECC_ENABLE) << `REGB_FREQ1_CH0_OFFSET_LNKECCCTL0_RD_LINK_ECC_ENABLE)  )
`define REGB_FREQ1_CH0_SIZE_LNKECCCTL0 2


`define UMCTL2_REGS_REGB_FREQ1_CH1_BASE_ADDRESS 32'h101000
`define UMCTL2_REGS_REGB_FREQ1_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ2_CH0_BASE_ADDRESS 32'h200000
`define UMCTL2_REGS_REGB_FREQ2_CH0_RANGE 32'h1000


// Register DRAMSET1TMG0 
`define REGB_FREQ2_CH0_DRAMSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00200000 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG0_T_RAS_MIN 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG0_T_RAS_MIN 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MIN 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG0_T_RAS_MIN 8'hf
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG0_T_RAS_MAX 32'b00000000000000001111111100000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG0_T_RAS_MAX 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MAX 8
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG0_T_RAS_MAX 8'h1b
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG0_T_FAW 32'b00000000111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG0_T_FAW 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG0_T_FAW 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG0_T_FAW 8'h10
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG0_WR2PRE 32'b11111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG0_WR2PRE 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG0_WR2PRE 24
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG0_WR2PRE 8'hf
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG0 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG0_T_RAS_MIN | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG0_T_RAS_MAX | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG0_T_FAW | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG0_WR2PRE )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG0_T_RAS_MIN | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG0_T_RAS_MAX |  `REGB_FREQ2_CH0_MSK_DRAMSET1TMG0_T_FAW |  `REGB_FREQ2_CH0_MSK_DRAMSET1TMG0_WR2PRE  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG0_T_RAS_MIN) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MIN) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG0_T_RAS_MAX) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MAX) | (( `REGB_FREQ2_CH0_DFLT_DRAMSET1TMG0_T_FAW) <<  `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG0_T_FAW) | (( `REGB_FREQ2_CH0_DFLT_DRAMSET1TMG0_WR2PRE) <<  `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG0_WR2PRE)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG0 32

// Register DRAMSET1TMG1 
`define REGB_FREQ2_CH0_DRAMSET1TMG1_ADDR `SHIFTAPBADDR( 32'h00200004 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG1_T_RC 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG1_T_RC 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG1_T_RC 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG1_T_RC 8'h14
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG1_RD2PRE 32'b00000000000000001111111100000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG1_RD2PRE 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG1_RD2PRE 8
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG1_RD2PRE 8'h4
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG1_T_XP 32'b00000000001111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG1_T_XP 6
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG1_T_XP 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG1_T_XP 6'h8
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG1_T_RCD_WRITE 32'b11111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG1_T_RCD_WRITE 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG1_T_RCD_WRITE 24
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG1_T_RCD_WRITE 8'h5
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG1 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG1_T_RC | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG1_RD2PRE | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG1_T_XP | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG1_T_RCD_WRITE )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG1 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG1_T_RC | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG1_RD2PRE | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG1_T_XP | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG1_T_RCD_WRITE  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG1 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG1 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG1_T_RC) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG1_T_RC) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG1_RD2PRE) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG1_RD2PRE) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG1_T_XP) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG1_T_XP) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG1_T_RCD_WRITE) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG1_T_RCD_WRITE)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG1 32

// Register DRAMSET1TMG2 
`define REGB_FREQ2_CH0_DRAMSET1TMG2_ADDR `SHIFTAPBADDR( 32'h00200008 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG2_WR2RD 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG2_WR2RD 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG2_WR2RD 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG2_WR2RD 8'hd
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG2_RD2WR 32'b00000000000000001111111100000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG2_RD2WR 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG2_RD2WR 8
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG2_RD2WR 8'h6
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG2_READ_LATENCY 32'b00000000011111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG2_READ_LATENCY 7
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG2_READ_LATENCY 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG2_READ_LATENCY 7'h5
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG2_WRITE_LATENCY 32'b01111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG2_WRITE_LATENCY 7
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG2_WRITE_LATENCY 24
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG2_WRITE_LATENCY 7'h3
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG2 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG2_WR2RD | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG2_RD2WR | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG2_READ_LATENCY | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG2_WRITE_LATENCY )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG2 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG2_WR2RD | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG2_RD2WR | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG2_READ_LATENCY | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG2_WRITE_LATENCY  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG2 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG2 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG2_WR2RD) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG2_WR2RD) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG2_RD2WR) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG2_RD2WR) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG2_READ_LATENCY) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG2_READ_LATENCY) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG2_WRITE_LATENCY) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG2_WRITE_LATENCY)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG2 31

// Register DRAMSET1TMG3 
`define REGB_FREQ2_CH0_DRAMSET1TMG3_ADDR `SHIFTAPBADDR( 32'h0020000c )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG3_WR2MR 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG3_WR2MR 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG3_WR2MR 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG3_WR2MR 8'h4
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG3_RD2MR 32'b00000000000000001111111100000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG3_RD2MR 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG3_RD2MR 8
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG3_RD2MR 8'h4
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG3_T_MR 32'b00000000011111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG3_T_MR 7
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG3_T_MR 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG3_T_MR 7'h4
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG3 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG3_WR2MR | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG3_RD2MR | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG3_T_MR )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG3 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG3_WR2MR | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG3_RD2MR |  `REGB_FREQ2_CH0_MSK_DRAMSET1TMG3_T_MR  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG3 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG3 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG3 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG3 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG3 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG3_WR2MR) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG3_WR2MR) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG3_RD2MR) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG3_RD2MR) | (( `REGB_FREQ2_CH0_DFLT_DRAMSET1TMG3_T_MR) <<  `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG3_T_MR)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG3 23

// Register DRAMSET1TMG4 
`define REGB_FREQ2_CH0_DRAMSET1TMG4_ADDR `SHIFTAPBADDR( 32'h00200010 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG4_T_RP 32'b00000000000000000000000001111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG4_T_RP 7
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG4_T_RP 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG4_T_RP 7'h5
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG4_T_RRD 32'b00000000000000000011111100000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG4_T_RRD 6
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG4_T_RRD 8
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG4_T_RRD 6'h4
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG4_T_CCD 32'b00000000001111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG4_T_CCD 6
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG4_T_CCD 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG4_T_CCD 6'h4
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG4_T_RCD 32'b11111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG4_T_RCD 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG4_T_RCD 24
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG4_T_RCD 8'h5
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG4 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG4_T_RP | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG4_T_RRD | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG4_T_CCD | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG4_T_RCD )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG4 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG4_T_RP | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG4_T_RRD | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG4_T_CCD |  `REGB_FREQ2_CH0_MSK_DRAMSET1TMG4_T_RCD  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG4 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG4 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG4 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG4 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG4 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG4_T_RP) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG4_T_RP) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG4_T_RRD) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG4_T_RRD) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG4_T_CCD) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG4_T_CCD) | (( `REGB_FREQ2_CH0_DFLT_DRAMSET1TMG4_T_RCD) <<  `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG4_T_RCD)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG4 32

// Register DRAMSET1TMG5 
`define REGB_FREQ2_CH0_DRAMSET1TMG5_ADDR `SHIFTAPBADDR( 32'h00200014 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG5_T_CKE 32'b00000000000000000000000000111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG5_T_CKE 6
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG5_T_CKE 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG5_T_CKE 6'h3
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG5_T_CKESR 32'b00000000000000000111111100000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG5_T_CKESR 7
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG5_T_CKESR 8
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG5_T_CKESR 7'h4
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG5_T_CKSRE 32'b00000000011111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG5_T_CKSRE 7
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG5_T_CKSRE 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG5_T_CKSRE 7'h5
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG5_T_CKSRX 32'b00111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG5_T_CKSRX 6
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG5_T_CKSRX 24
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG5_T_CKSRX 6'h5
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG5 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG5_T_CKE | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG5_T_CKESR | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG5_T_CKSRE | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG5_T_CKSRX )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG5 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG5_T_CKE | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG5_T_CKESR |  `REGB_FREQ2_CH0_MSK_DRAMSET1TMG5_T_CKSRE |  `REGB_FREQ2_CH0_MSK_DRAMSET1TMG5_T_CKSRX  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG5 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG5 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG5 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG5 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG5 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG5_T_CKE) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG5_T_CKE) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG5_T_CKESR) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG5_T_CKESR) | (( `REGB_FREQ2_CH0_DFLT_DRAMSET1TMG5_T_CKSRE) <<  `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG5_T_CKSRE) | (( `REGB_FREQ2_CH0_DFLT_DRAMSET1TMG5_T_CKSRX) <<  `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG5_T_CKSRX)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG5 30

// Register DRAMSET1TMG6 
`define REGB_FREQ2_CH0_DRAMSET1TMG6_ADDR `SHIFTAPBADDR( 32'h00200018 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG6_T_CKCSX 32'b00000000000000000000000000111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG6_T_CKCSX 6
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG6_T_CKCSX 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG6_T_CKCSX 6'h5
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG6 `REGB_FREQ2_CH0_MSK_DRAMSET1TMG6_T_CKCSX
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG6 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG6_T_CKCSX  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG6 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG6 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG6 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG6 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG6 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG6_T_CKCSX) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG6_T_CKCSX)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG6 6

// Register DRAMSET1TMG7 
`define REGB_FREQ2_CH0_DRAMSET1TMG7_ADDR `SHIFTAPBADDR( 32'h0020001c )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG7_T_CSH 32'b00000000000000000000000000001111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG7_T_CSH 4
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG7_T_CSH 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG7_T_CSH 4'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG7_T_MRW_L 32'b00000001111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG7_T_MRW_L 9
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG7_T_MRW_L 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG7_T_MRW_L 9'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG7 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG7_T_CSH | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG7_T_MRW_L )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG7 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG7_T_CSH  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG7 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG7 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG7 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG7 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG7 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG7_T_CSH) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG7_T_CSH)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG7 25


// Register DRAMSET1TMG9 
`define REGB_FREQ2_CH0_DRAMSET1TMG9_ADDR `SHIFTAPBADDR( 32'h00200024 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG9_WR2RD_S 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG9_WR2RD_S 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG9_WR2RD_S 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG9_WR2RD_S 8'hd
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG9_T_RRD_S 32'b00000000000000000011111100000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG9_T_RRD_S 6
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG9_T_RRD_S 8
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG9_T_RRD_S 6'h4
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG9_T_CCD_S 32'b00000000000111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG9_T_CCD_S 5
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG9_T_CCD_S 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG9_T_CCD_S 5'h4
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG9_DDR4_WR_PREAMBLE 32'b01000000000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG9_DDR4_WR_PREAMBLE 1
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG9_DDR4_WR_PREAMBLE 30
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG9_DDR4_WR_PREAMBLE 1'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG9 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG9_WR2RD_S | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG9_T_RRD_S | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG9_T_CCD_S | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG9_DDR4_WR_PREAMBLE )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG9 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG9_WR2RD_S | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG9_T_RRD_S | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG9_T_CCD_S  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG9 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG9 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG9 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG9 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG9 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG9_WR2RD_S) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG9_WR2RD_S) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG9_T_RRD_S) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG9_T_RRD_S) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG9_T_CCD_S) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG9_T_CCD_S)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG9 31



// Register DRAMSET1TMG12 
`define REGB_FREQ2_CH0_DRAMSET1TMG12_ADDR `SHIFTAPBADDR( 32'h00200030 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG12_T_MRD_PDA 32'b00000000000000000000000000111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG12_T_MRD_PDA 6
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG12_T_MRD_PDA 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG12_T_MRD_PDA 6'h10
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG12_T_CMDCKE 32'b00000000000011110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG12_T_CMDCKE 4
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG12_T_CMDCKE 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG12_T_CMDCKE 4'h2
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG12_T_WR_MPR 32'b01111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG12_T_WR_MPR 7
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG12_T_WR_MPR 24
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG12_T_WR_MPR 7'h1a
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG12 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG12_T_MRD_PDA | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG12_T_CMDCKE | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG12_T_WR_MPR )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG12 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG12_T_CMDCKE  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG12 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG12 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG12 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG12 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG12 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG12_T_CMDCKE) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG12_T_CMDCKE)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG12 31

// Register DRAMSET1TMG13 
`define REGB_FREQ2_CH0_DRAMSET1TMG13_ADDR `SHIFTAPBADDR( 32'h00200034 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG13_T_PPD 32'b00000000000000000000000000001111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG13_T_PPD 4
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG13_T_PPD 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG13_T_PPD 4'h4
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG13_T_CCD_W2 32'b00000000000000000000111111110000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG13_T_CCD_W2 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG13_T_CCD_W2 4
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG13_T_CCD_W2 8'h10
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG13_T_CCD_MW 32'b00000000011111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG13_T_CCD_MW 7
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG13_T_CCD_MW 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG13_T_CCD_MW 7'h20
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG13_ODTLOFF 32'b01111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG13_ODTLOFF 7
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG13_ODTLOFF 24
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG13_ODTLOFF 7'h1c
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG13 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG13_T_PPD | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG13_T_CCD_W2 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG13_T_CCD_MW | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG13_ODTLOFF )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG13 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG13_T_PPD | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG13_T_CCD_MW | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG13_ODTLOFF  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG13 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG13 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG13 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG13 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG13 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG13_T_PPD) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG13_T_PPD) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG13_T_CCD_MW) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG13_T_CCD_MW) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG13_ODTLOFF) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG13_ODTLOFF)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG13 31

// Register DRAMSET1TMG14 
`define REGB_FREQ2_CH0_DRAMSET1TMG14_ADDR `SHIFTAPBADDR( 32'h00200038 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG14_T_XSR 32'b00000000000000000000111111111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG14_T_XSR 12
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG14_T_XSR 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG14_T_XSR 12'ha0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG14_T_OSCO 32'b00000001111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG14_T_OSCO 9
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG14_T_OSCO 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG14_T_OSCO 9'h8
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG14 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG14_T_XSR | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG14_T_OSCO )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG14 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG14_T_XSR | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG14_T_OSCO  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG14 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG14 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG14 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG14 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG14 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG14_T_XSR) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG14_T_XSR) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG14_T_OSCO) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG14_T_OSCO)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG14 25



// Register DRAMSET1TMG17 
`define REGB_FREQ2_CH0_DRAMSET1TMG17_ADDR `SHIFTAPBADDR( 32'h00200044 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG17_T_VRCG_DISABLE 32'b00000000000000000000001111111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG17_T_VRCG_DISABLE 10
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_DISABLE 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG17_T_VRCG_DISABLE 10'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG17_T_VRCG_ENABLE 32'b00000011111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG17_T_VRCG_ENABLE 10
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_ENABLE 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG17_T_VRCG_ENABLE 10'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG17 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG17_T_VRCG_DISABLE | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG17_T_VRCG_ENABLE )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG17 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG17_T_VRCG_DISABLE | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG17_T_VRCG_ENABLE  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG17 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG17 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG17 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG17 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG17 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG17_T_VRCG_DISABLE) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_DISABLE) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG17_T_VRCG_ENABLE) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_ENABLE)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG17 26





// Register DRAMSET1TMG23 
`define REGB_FREQ2_CH0_DRAMSET1TMG23_ADDR `SHIFTAPBADDR( 32'h0020005c )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG23_T_PDN 32'b00000000000000000000111111111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG23_T_PDN 12
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG23_T_PDN 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG23_T_PDN 12'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG23_T_XSR_DSM_X1024 32'b00000000111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG23_T_XSR_DSM_X1024 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG23_T_XSR_DSM_X1024 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG23_T_XSR_DSM_X1024 8'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG23 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG23_T_PDN | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG23_T_XSR_DSM_X1024 )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG23 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG23_T_PDN | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG23_T_XSR_DSM_X1024  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG23 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG23 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG23 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG23 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG23 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG23_T_PDN) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG23_T_PDN) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG23_T_XSR_DSM_X1024) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG23_T_XSR_DSM_X1024)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG23 24

// Register DRAMSET1TMG24 
`define REGB_FREQ2_CH0_DRAMSET1TMG24_ADDR `SHIFTAPBADDR( 32'h00200060 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG24_MAX_WR_SYNC 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG24_MAX_WR_SYNC 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG24_MAX_WR_SYNC 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG24_MAX_WR_SYNC 8'hf
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG24_MAX_RD_SYNC 32'b00000000000000001111111100000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG24_MAX_RD_SYNC 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG24_MAX_RD_SYNC 8
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG24_MAX_RD_SYNC 8'hf
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG24_RD2WR_S 32'b00000000111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG24_RD2WR_S 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG24_RD2WR_S 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG24_RD2WR_S 8'hf
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG24_BANK_ORG 32'b00000011000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG24_BANK_ORG 2
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG24_BANK_ORG 24
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG24_BANK_ORG 2'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG24 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG24_MAX_WR_SYNC | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG24_MAX_RD_SYNC | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG24_RD2WR_S | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG24_BANK_ORG )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG24 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG24_MAX_WR_SYNC | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG24_MAX_RD_SYNC | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG24_RD2WR_S | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG24_BANK_ORG  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG24 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG24 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG24 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG24 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG24 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG24_MAX_WR_SYNC) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG24_MAX_WR_SYNC) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG24_MAX_RD_SYNC) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG24_MAX_RD_SYNC) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG24_RD2WR_S) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG24_RD2WR_S) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG24_BANK_ORG) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG24_BANK_ORG)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG24 26

// Register DRAMSET1TMG25 
`define REGB_FREQ2_CH0_DRAMSET1TMG25_ADDR `SHIFTAPBADDR( 32'h00200064 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG25_RDA2PRE 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG25_RDA2PRE 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG25_RDA2PRE 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG25_RDA2PRE 8'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG25_WRA2PRE 32'b00000000000000001111111100000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG25_WRA2PRE 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG25_WRA2PRE 8
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG25_WRA2PRE 8'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 32'b00000000000001110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 3
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 3'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG25 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG25_RDA2PRE | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG25_WRA2PRE | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG25 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG25_RDA2PRE | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG25_WRA2PRE | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG25 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG25 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG25 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG25 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG25 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG25_RDA2PRE) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG25_RDA2PRE) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG25_WRA2PRE) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG25_WRA2PRE) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG25 19





// Register DRAMSET1TMG30 
`define REGB_FREQ2_CH0_DRAMSET1TMG30_ADDR `SHIFTAPBADDR( 32'h00200078 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG30_MRR2RD 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG30_MRR2RD 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG30_MRR2RD 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG30_MRR2RD 8'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG30_MRR2WR 32'b00000000000000001111111100000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG30_MRR2WR 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG30_MRR2WR 8
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG30_MRR2WR 8'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG30_MRR2MRW 32'b00000000111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG30_MRR2MRW 8
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG30_MRR2MRW 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG30_MRR2MRW 8'h0
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG30 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG30_MRR2RD | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG30_MRR2WR | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG30_MRR2MRW )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG30 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG30_MRR2RD | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG30_MRR2WR | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG30_MRR2MRW  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG30 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG30 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG30 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG30 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG30 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG30_MRR2RD) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG30_MRR2RD) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG30_MRR2WR) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG30_MRR2WR) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG30_MRR2MRW) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG30_MRR2MRW)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG30 24


// Register DRAMSET1TMG32 
`define REGB_FREQ2_CH0_DRAMSET1TMG32_ADDR `SHIFTAPBADDR( 32'h00200080 )
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG32_WS_FS2WCK_SUS 32'b00000000000000000000000000001111
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG32_WS_FS2WCK_SUS 4
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG32_WS_FS2WCK_SUS 0
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG32_WS_FS2WCK_SUS 4'h8
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG32_T_WCKSUS 32'b00000000000000000000111100000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG32_T_WCKSUS 4
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG32_T_WCKSUS 8
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG32_T_WCKSUS 4'h4
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG32_WS_OFF2WS_FS 32'b00000000000011110000000000000000
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG32_WS_OFF2WS_FS 4
`define REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG32_WS_OFF2WS_FS 16
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG32_WS_OFF2WS_FS 4'h3
`define REGB_FREQ2_CH0_MSK_DRAMSET1TMG32 ( `REGB_FREQ2_CH0_MSK_DRAMSET1TMG32_WS_FS2WCK_SUS | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG32_T_WCKSUS | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG32_WS_OFF2WS_FS )
`define REGB_FREQ2_CH0_RWONLY_MSK_DRAMSET1TMG32 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG32_WS_FS2WCK_SUS | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG32_T_WCKSUS | `REGB_FREQ2_CH0_MSK_DRAMSET1TMG32_WS_OFF2WS_FS  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DRAMSET1TMG32 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DRAMSET1TMG32 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DRAMSET1TMG32 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DRAMSET1TMG32 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DRAMSET1TMG32 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG32_WS_FS2WCK_SUS) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG32_WS_FS2WCK_SUS) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG32_T_WCKSUS) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG32_T_WCKSUS) | ((`REGB_FREQ2_CH0_DFLT_DRAMSET1TMG32_WS_OFF2WS_FS) << `REGB_FREQ2_CH0_OFFSET_DRAMSET1TMG32_WS_OFF2WS_FS)  )
`define REGB_FREQ2_CH0_SIZE_DRAMSET1TMG32 20































// Register INITMR0 
`define REGB_FREQ2_CH0_INITMR0_ADDR `SHIFTAPBADDR( 32'h00200500 )
`define REGB_FREQ2_CH0_MSK_INITMR0_EMR 32'b00000000000000001111111111111111
`define REGB_FREQ2_CH0_SIZE_INITMR0_EMR 16
`define REGB_FREQ2_CH0_OFFSET_INITMR0_EMR 0
`define REGB_FREQ2_CH0_DFLT_INITMR0_EMR 16'h510
`define REGB_FREQ2_CH0_MSK_INITMR0_MR 32'b11111111111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_INITMR0_MR 16
`define REGB_FREQ2_CH0_OFFSET_INITMR0_MR 16
`define REGB_FREQ2_CH0_DFLT_INITMR0_MR 16'h0
`define REGB_FREQ2_CH0_MSK_INITMR0 ( `REGB_FREQ2_CH0_MSK_INITMR0_EMR | `REGB_FREQ2_CH0_MSK_INITMR0_MR )
`define REGB_FREQ2_CH0_RWONLY_MSK_INITMR0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_INITMR0_EMR | `REGB_FREQ2_CH0_MSK_INITMR0_MR  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_INITMR0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_INITMR0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_INITMR0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_INITMR0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_INITMR0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_INITMR0_EMR) << `REGB_FREQ2_CH0_OFFSET_INITMR0_EMR) | ((`REGB_FREQ2_CH0_DFLT_INITMR0_MR) << `REGB_FREQ2_CH0_OFFSET_INITMR0_MR)  )
`define REGB_FREQ2_CH0_SIZE_INITMR0 32

// Register INITMR1 
`define REGB_FREQ2_CH0_INITMR1_ADDR `SHIFTAPBADDR( 32'h00200504 )
`define REGB_FREQ2_CH0_MSK_INITMR1_EMR3 32'b00000000000000001111111111111111
`define REGB_FREQ2_CH0_SIZE_INITMR1_EMR3 16
`define REGB_FREQ2_CH0_OFFSET_INITMR1_EMR3 0
`define REGB_FREQ2_CH0_DFLT_INITMR1_EMR3 16'h0
`define REGB_FREQ2_CH0_MSK_INITMR1_EMR2 32'b11111111111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_INITMR1_EMR2 16
`define REGB_FREQ2_CH0_OFFSET_INITMR1_EMR2 16
`define REGB_FREQ2_CH0_DFLT_INITMR1_EMR2 16'h0
`define REGB_FREQ2_CH0_MSK_INITMR1 ( `REGB_FREQ2_CH0_MSK_INITMR1_EMR3 | `REGB_FREQ2_CH0_MSK_INITMR1_EMR2 )
`define REGB_FREQ2_CH0_RWONLY_MSK_INITMR1 ( 32'h0 | `REGB_FREQ2_CH0_MSK_INITMR1_EMR3 | `REGB_FREQ2_CH0_MSK_INITMR1_EMR2  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_INITMR1 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_INITMR1 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_INITMR1 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_INITMR1 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_INITMR1 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_INITMR1_EMR3) << `REGB_FREQ2_CH0_OFFSET_INITMR1_EMR3) | ((`REGB_FREQ2_CH0_DFLT_INITMR1_EMR2) << `REGB_FREQ2_CH0_OFFSET_INITMR1_EMR2)  )
`define REGB_FREQ2_CH0_SIZE_INITMR1 32

// Register INITMR2 
`define REGB_FREQ2_CH0_INITMR2_ADDR `SHIFTAPBADDR( 32'h00200508 )
`define REGB_FREQ2_CH0_MSK_INITMR2_MR5 32'b00000000000000001111111111111111
`define REGB_FREQ2_CH0_SIZE_INITMR2_MR5 16
`define REGB_FREQ2_CH0_OFFSET_INITMR2_MR5 0
`define REGB_FREQ2_CH0_DFLT_INITMR2_MR5 16'h0
`define REGB_FREQ2_CH0_MSK_INITMR2_MR4 32'b11111111111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_INITMR2_MR4 16
`define REGB_FREQ2_CH0_OFFSET_INITMR2_MR4 16
`define REGB_FREQ2_CH0_DFLT_INITMR2_MR4 16'h0
`define REGB_FREQ2_CH0_MSK_INITMR2 ( `REGB_FREQ2_CH0_MSK_INITMR2_MR5 | `REGB_FREQ2_CH0_MSK_INITMR2_MR4 )
`define REGB_FREQ2_CH0_RWONLY_MSK_INITMR2 ( 32'h0 | `REGB_FREQ2_CH0_MSK_INITMR2_MR5 | `REGB_FREQ2_CH0_MSK_INITMR2_MR4  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_INITMR2 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_INITMR2 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_INITMR2 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_INITMR2 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_INITMR2 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_INITMR2_MR5) << `REGB_FREQ2_CH0_OFFSET_INITMR2_MR5) | ((`REGB_FREQ2_CH0_DFLT_INITMR2_MR4) << `REGB_FREQ2_CH0_OFFSET_INITMR2_MR4)  )
`define REGB_FREQ2_CH0_SIZE_INITMR2 32

// Register INITMR3 
`define REGB_FREQ2_CH0_INITMR3_ADDR `SHIFTAPBADDR( 32'h0020050c )
`define REGB_FREQ2_CH0_MSK_INITMR3_MR6 32'b00000000000000001111111111111111
`define REGB_FREQ2_CH0_SIZE_INITMR3_MR6 16
`define REGB_FREQ2_CH0_OFFSET_INITMR3_MR6 0
`define REGB_FREQ2_CH0_DFLT_INITMR3_MR6 16'h0
`define REGB_FREQ2_CH0_MSK_INITMR3_MR22 32'b11111111111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_INITMR3_MR22 16
`define REGB_FREQ2_CH0_OFFSET_INITMR3_MR22 16
`define REGB_FREQ2_CH0_DFLT_INITMR3_MR22 16'h0
`define REGB_FREQ2_CH0_MSK_INITMR3 ( `REGB_FREQ2_CH0_MSK_INITMR3_MR6 | `REGB_FREQ2_CH0_MSK_INITMR3_MR22 )
`define REGB_FREQ2_CH0_RWONLY_MSK_INITMR3 ( 32'h0 | `REGB_FREQ2_CH0_MSK_INITMR3_MR6 | `REGB_FREQ2_CH0_MSK_INITMR3_MR22  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_INITMR3 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_INITMR3 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_INITMR3 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_INITMR3 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_INITMR3 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_INITMR3_MR6) << `REGB_FREQ2_CH0_OFFSET_INITMR3_MR6) | ((`REGB_FREQ2_CH0_DFLT_INITMR3_MR22) << `REGB_FREQ2_CH0_OFFSET_INITMR3_MR22)  )
`define REGB_FREQ2_CH0_SIZE_INITMR3 32

// Register DFITMG0 
`define REGB_FREQ2_CH0_DFITMG0_ADDR `SHIFTAPBADDR( 32'h00200580 )
`define REGB_FREQ2_CH0_MSK_DFITMG0_DFI_TPHY_WRLAT 32'b00000000000000000000000001111111
`define REGB_FREQ2_CH0_SIZE_DFITMG0_DFI_TPHY_WRLAT 7
`define REGB_FREQ2_CH0_OFFSET_DFITMG0_DFI_TPHY_WRLAT 0
`define REGB_FREQ2_CH0_DFLT_DFITMG0_DFI_TPHY_WRLAT 7'h2
`define REGB_FREQ2_CH0_MSK_DFITMG0_DFI_TPHY_WRDATA 32'b00000000000000000011111100000000
`define REGB_FREQ2_CH0_SIZE_DFITMG0_DFI_TPHY_WRDATA 6
`define REGB_FREQ2_CH0_OFFSET_DFITMG0_DFI_TPHY_WRDATA 8
`define REGB_FREQ2_CH0_DFLT_DFITMG0_DFI_TPHY_WRDATA 6'h0
`define REGB_FREQ2_CH0_MSK_DFITMG0_DFI_T_RDDATA_EN 32'b00000000011111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DFITMG0_DFI_T_RDDATA_EN 7
`define REGB_FREQ2_CH0_OFFSET_DFITMG0_DFI_T_RDDATA_EN 16
`define REGB_FREQ2_CH0_DFLT_DFITMG0_DFI_T_RDDATA_EN 7'h2
`define REGB_FREQ2_CH0_MSK_DFITMG0_DFI_T_CTRL_DELAY 32'b00011111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DFITMG0_DFI_T_CTRL_DELAY 5
`define REGB_FREQ2_CH0_OFFSET_DFITMG0_DFI_T_CTRL_DELAY 24
`define REGB_FREQ2_CH0_DFLT_DFITMG0_DFI_T_CTRL_DELAY 5'h7
`define REGB_FREQ2_CH0_MSK_DFITMG0 ( `REGB_FREQ2_CH0_MSK_DFITMG0_DFI_TPHY_WRLAT | `REGB_FREQ2_CH0_MSK_DFITMG0_DFI_TPHY_WRDATA | `REGB_FREQ2_CH0_MSK_DFITMG0_DFI_T_RDDATA_EN | `REGB_FREQ2_CH0_MSK_DFITMG0_DFI_T_CTRL_DELAY )
`define REGB_FREQ2_CH0_RWONLY_MSK_DFITMG0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DFITMG0_DFI_TPHY_WRLAT | `REGB_FREQ2_CH0_MSK_DFITMG0_DFI_TPHY_WRDATA | `REGB_FREQ2_CH0_MSK_DFITMG0_DFI_T_RDDATA_EN | `REGB_FREQ2_CH0_MSK_DFITMG0_DFI_T_CTRL_DELAY  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DFITMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DFITMG0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DFITMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DFITMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DFITMG0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DFITMG0_DFI_TPHY_WRLAT) << `REGB_FREQ2_CH0_OFFSET_DFITMG0_DFI_TPHY_WRLAT) | ((`REGB_FREQ2_CH0_DFLT_DFITMG0_DFI_TPHY_WRDATA) << `REGB_FREQ2_CH0_OFFSET_DFITMG0_DFI_TPHY_WRDATA) | ((`REGB_FREQ2_CH0_DFLT_DFITMG0_DFI_T_RDDATA_EN) << `REGB_FREQ2_CH0_OFFSET_DFITMG0_DFI_T_RDDATA_EN) | ((`REGB_FREQ2_CH0_DFLT_DFITMG0_DFI_T_CTRL_DELAY) << `REGB_FREQ2_CH0_OFFSET_DFITMG0_DFI_T_CTRL_DELAY)  )
`define REGB_FREQ2_CH0_SIZE_DFITMG0 29

// Register DFITMG1 
`define REGB_FREQ2_CH0_DFITMG1_ADDR `SHIFTAPBADDR( 32'h00200584 )
`define REGB_FREQ2_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE 32'b00000000000000000000000000011111
`define REGB_FREQ2_CH0_SIZE_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5
`define REGB_FREQ2_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE 0
`define REGB_FREQ2_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5'h4
`define REGB_FREQ2_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE 32'b00000000000000000001111100000000
`define REGB_FREQ2_CH0_SIZE_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5
`define REGB_FREQ2_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE 8
`define REGB_FREQ2_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5'h4
`define REGB_FREQ2_CH0_MSK_DFITMG1_DFI_T_WRDATA_DELAY 32'b00000000000111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DFITMG1_DFI_T_WRDATA_DELAY 5
`define REGB_FREQ2_CH0_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY 16
`define REGB_FREQ2_CH0_DFLT_DFITMG1_DFI_T_WRDATA_DELAY 5'h0
`define REGB_FREQ2_CH0_MSK_DFITMG1_DFI_T_PARIN_LAT 32'b00000011000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DFITMG1_DFI_T_PARIN_LAT 2
`define REGB_FREQ2_CH0_OFFSET_DFITMG1_DFI_T_PARIN_LAT 24
`define REGB_FREQ2_CH0_DFLT_DFITMG1_DFI_T_PARIN_LAT 2'h0
`define REGB_FREQ2_CH0_MSK_DFITMG1_DFI_T_CMD_LAT 32'b11110000000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DFITMG1_DFI_T_CMD_LAT 4
`define REGB_FREQ2_CH0_OFFSET_DFITMG1_DFI_T_CMD_LAT 28
`define REGB_FREQ2_CH0_DFLT_DFITMG1_DFI_T_CMD_LAT 4'h0
`define REGB_FREQ2_CH0_MSK_DFITMG1 ( `REGB_FREQ2_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `REGB_FREQ2_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `REGB_FREQ2_CH0_MSK_DFITMG1_DFI_T_WRDATA_DELAY | `REGB_FREQ2_CH0_MSK_DFITMG1_DFI_T_PARIN_LAT | `REGB_FREQ2_CH0_MSK_DFITMG1_DFI_T_CMD_LAT )
`define REGB_FREQ2_CH0_RWONLY_MSK_DFITMG1 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `REGB_FREQ2_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `REGB_FREQ2_CH0_MSK_DFITMG1_DFI_T_WRDATA_DELAY  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DFITMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DFITMG1 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DFITMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DFITMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DFITMG1 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE) << `REGB_FREQ2_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE) | ((`REGB_FREQ2_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE) << `REGB_FREQ2_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE) | ((`REGB_FREQ2_CH0_DFLT_DFITMG1_DFI_T_WRDATA_DELAY) << `REGB_FREQ2_CH0_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY)  )
`define REGB_FREQ2_CH0_SIZE_DFITMG1 32

// Register DFITMG2 
`define REGB_FREQ2_CH0_DFITMG2_ADDR `SHIFTAPBADDR( 32'h00200588 )
`define REGB_FREQ2_CH0_MSK_DFITMG2_DFI_TPHY_WRCSLAT 32'b00000000000000000000000001111111
`define REGB_FREQ2_CH0_SIZE_DFITMG2_DFI_TPHY_WRCSLAT 7
`define REGB_FREQ2_CH0_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT 0
`define REGB_FREQ2_CH0_DFLT_DFITMG2_DFI_TPHY_WRCSLAT 7'h2
`define REGB_FREQ2_CH0_MSK_DFITMG2_DFI_TPHY_RDCSLAT 32'b00000000000000000111111100000000
`define REGB_FREQ2_CH0_SIZE_DFITMG2_DFI_TPHY_RDCSLAT 7
`define REGB_FREQ2_CH0_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT 8
`define REGB_FREQ2_CH0_DFLT_DFITMG2_DFI_TPHY_RDCSLAT 7'h2
`define REGB_FREQ2_CH0_MSK_DFITMG2_DFI_TWCK_DELAY 32'b00000000001111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DFITMG2_DFI_TWCK_DELAY 6
`define REGB_FREQ2_CH0_OFFSET_DFITMG2_DFI_TWCK_DELAY 16
`define REGB_FREQ2_CH0_DFLT_DFITMG2_DFI_TWCK_DELAY 6'h0
`define REGB_FREQ2_CH0_MSK_DFITMG2 ( `REGB_FREQ2_CH0_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `REGB_FREQ2_CH0_MSK_DFITMG2_DFI_TPHY_RDCSLAT | `REGB_FREQ2_CH0_MSK_DFITMG2_DFI_TWCK_DELAY )
`define REGB_FREQ2_CH0_RWONLY_MSK_DFITMG2 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `REGB_FREQ2_CH0_MSK_DFITMG2_DFI_TPHY_RDCSLAT | `REGB_FREQ2_CH0_MSK_DFITMG2_DFI_TWCK_DELAY  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DFITMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DFITMG2 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DFITMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DFITMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DFITMG2 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DFITMG2_DFI_TPHY_WRCSLAT) << `REGB_FREQ2_CH0_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT) | ((`REGB_FREQ2_CH0_DFLT_DFITMG2_DFI_TPHY_RDCSLAT) << `REGB_FREQ2_CH0_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT) | ((`REGB_FREQ2_CH0_DFLT_DFITMG2_DFI_TWCK_DELAY) << `REGB_FREQ2_CH0_OFFSET_DFITMG2_DFI_TWCK_DELAY)  )
`define REGB_FREQ2_CH0_SIZE_DFITMG2 22


// Register DFITMG4 
`define REGB_FREQ2_CH0_DFITMG4_ADDR `SHIFTAPBADDR( 32'h00200590 )
`define REGB_FREQ2_CH0_MSK_DFITMG4_DFI_TWCK_DIS 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_DFITMG4_DFI_TWCK_DIS 8
`define REGB_FREQ2_CH0_OFFSET_DFITMG4_DFI_TWCK_DIS 0
`define REGB_FREQ2_CH0_DFLT_DFITMG4_DFI_TWCK_DIS 8'h0
`define REGB_FREQ2_CH0_MSK_DFITMG4_DFI_TWCK_EN_FS 32'b00000000000000001111111100000000
`define REGB_FREQ2_CH0_SIZE_DFITMG4_DFI_TWCK_EN_FS 8
`define REGB_FREQ2_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_FS 8
`define REGB_FREQ2_CH0_DFLT_DFITMG4_DFI_TWCK_EN_FS 8'h0
`define REGB_FREQ2_CH0_MSK_DFITMG4_DFI_TWCK_EN_WR 32'b00000000111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DFITMG4_DFI_TWCK_EN_WR 8
`define REGB_FREQ2_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_WR 16
`define REGB_FREQ2_CH0_DFLT_DFITMG4_DFI_TWCK_EN_WR 8'h0
`define REGB_FREQ2_CH0_MSK_DFITMG4_DFI_TWCK_EN_RD 32'b11111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DFITMG4_DFI_TWCK_EN_RD 8
`define REGB_FREQ2_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_RD 24
`define REGB_FREQ2_CH0_DFLT_DFITMG4_DFI_TWCK_EN_RD 8'h0
`define REGB_FREQ2_CH0_MSK_DFITMG4 ( `REGB_FREQ2_CH0_MSK_DFITMG4_DFI_TWCK_DIS | `REGB_FREQ2_CH0_MSK_DFITMG4_DFI_TWCK_EN_FS | `REGB_FREQ2_CH0_MSK_DFITMG4_DFI_TWCK_EN_WR | `REGB_FREQ2_CH0_MSK_DFITMG4_DFI_TWCK_EN_RD )
`define REGB_FREQ2_CH0_RWONLY_MSK_DFITMG4 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DFITMG4_DFI_TWCK_DIS | `REGB_FREQ2_CH0_MSK_DFITMG4_DFI_TWCK_EN_FS | `REGB_FREQ2_CH0_MSK_DFITMG4_DFI_TWCK_EN_WR | `REGB_FREQ2_CH0_MSK_DFITMG4_DFI_TWCK_EN_RD  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DFITMG4 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DFITMG4 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DFITMG4 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DFITMG4 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DFITMG4 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DFITMG4_DFI_TWCK_DIS) << `REGB_FREQ2_CH0_OFFSET_DFITMG4_DFI_TWCK_DIS) | ((`REGB_FREQ2_CH0_DFLT_DFITMG4_DFI_TWCK_EN_FS) << `REGB_FREQ2_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_FS) | ((`REGB_FREQ2_CH0_DFLT_DFITMG4_DFI_TWCK_EN_WR) << `REGB_FREQ2_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_WR) | ((`REGB_FREQ2_CH0_DFLT_DFITMG4_DFI_TWCK_EN_RD) << `REGB_FREQ2_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_RD)  )
`define REGB_FREQ2_CH0_SIZE_DFITMG4 32

// Register DFITMG5 
`define REGB_FREQ2_CH0_DFITMG5_ADDR `SHIFTAPBADDR( 32'h00200594 )
`define REGB_FREQ2_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_POST 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_DFITMG5_DFI_TWCK_TOGGLE_POST 8
`define REGB_FREQ2_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_POST 0
`define REGB_FREQ2_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_POST 8'h0
`define REGB_FREQ2_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_CS 32'b00000000000000001111111100000000
`define REGB_FREQ2_CH0_SIZE_DFITMG5_DFI_TWCK_TOGGLE_CS 8
`define REGB_FREQ2_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_CS 8
`define REGB_FREQ2_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_CS 8'h0
`define REGB_FREQ2_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE 32'b00000000111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DFITMG5_DFI_TWCK_TOGGLE 8
`define REGB_FREQ2_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE 16
`define REGB_FREQ2_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE 8'h0
`define REGB_FREQ2_CH0_MSK_DFITMG5_DFI_TWCK_FAST_TOGGLE 32'b11111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DFITMG5_DFI_TWCK_FAST_TOGGLE 8
`define REGB_FREQ2_CH0_OFFSET_DFITMG5_DFI_TWCK_FAST_TOGGLE 24
`define REGB_FREQ2_CH0_DFLT_DFITMG5_DFI_TWCK_FAST_TOGGLE 8'h0
`define REGB_FREQ2_CH0_MSK_DFITMG5 ( `REGB_FREQ2_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_POST | `REGB_FREQ2_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_CS | `REGB_FREQ2_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE | `REGB_FREQ2_CH0_MSK_DFITMG5_DFI_TWCK_FAST_TOGGLE )
`define REGB_FREQ2_CH0_RWONLY_MSK_DFITMG5 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_POST | `REGB_FREQ2_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_CS | `REGB_FREQ2_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE | `REGB_FREQ2_CH0_MSK_DFITMG5_DFI_TWCK_FAST_TOGGLE  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DFITMG5 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DFITMG5 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DFITMG5 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DFITMG5 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DFITMG5 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_POST) << `REGB_FREQ2_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_POST) | ((`REGB_FREQ2_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_CS) << `REGB_FREQ2_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_CS) | ((`REGB_FREQ2_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE) << `REGB_FREQ2_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE) | ((`REGB_FREQ2_CH0_DFLT_DFITMG5_DFI_TWCK_FAST_TOGGLE) << `REGB_FREQ2_CH0_OFFSET_DFITMG5_DFI_TWCK_FAST_TOGGLE)  )
`define REGB_FREQ2_CH0_SIZE_DFITMG5 32

// Register DFITMG6 
`define REGB_FREQ2_CH0_DFITMG6_ADDR `SHIFTAPBADDR( 32'h00200598 )
`define REGB_FREQ2_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 8
`define REGB_FREQ2_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 0
`define REGB_FREQ2_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 8'h0
`define REGB_FREQ2_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 32'b00000000000000000000000100000000
`define REGB_FREQ2_CH0_SIZE_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 1
`define REGB_FREQ2_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 8
`define REGB_FREQ2_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 1'h0
`define REGB_FREQ2_CH0_MSK_DFITMG6 ( `REGB_FREQ2_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD | `REGB_FREQ2_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN )
`define REGB_FREQ2_CH0_RWONLY_MSK_DFITMG6 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD | `REGB_FREQ2_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DFITMG6 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DFITMG6 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DFITMG6 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DFITMG6 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DFITMG6 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD) << `REGB_FREQ2_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD) | ((`REGB_FREQ2_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN) << `REGB_FREQ2_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN)  )
`define REGB_FREQ2_CH0_SIZE_DFITMG6 9


// Register DFIUPDTMG1 
`define REGB_FREQ2_CH0_DFIUPDTMG1_ADDR `SHIFTAPBADDR( 32'h002005ac )
`define REGB_FREQ2_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 8
`define REGB_FREQ2_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 0
`define REGB_FREQ2_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 8'h1
`define REGB_FREQ2_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 32'b00000000111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 8
`define REGB_FREQ2_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 16
`define REGB_FREQ2_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 8'h1
`define REGB_FREQ2_CH0_MSK_DFIUPDTMG1 ( `REGB_FREQ2_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 | `REGB_FREQ2_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 )
`define REGB_FREQ2_CH0_RWONLY_MSK_DFIUPDTMG1 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 | `REGB_FREQ2_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DFIUPDTMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DFIUPDTMG1 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DFIUPDTMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DFIUPDTMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DFIUPDTMG1 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024) << `REGB_FREQ2_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024) | ((`REGB_FREQ2_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024) << `REGB_FREQ2_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024)  )
`define REGB_FREQ2_CH0_SIZE_DFIUPDTMG1 24

// Register DFIUPDTMG2 
`define REGB_FREQ2_CH0_DFIUPDTMG2_ADDR `SHIFTAPBADDR( 32'h002005b4 )
`define REGB_FREQ2_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 32'b00000000000000000000111111111111
`define REGB_FREQ2_CH0_SIZE_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 12
`define REGB_FREQ2_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 0
`define REGB_FREQ2_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 12'h12c
`define REGB_FREQ2_CH0_MSK_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 32'b00001000000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 1
`define REGB_FREQ2_CH0_OFFSET_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 27
`define REGB_FREQ2_CH0_DFLT_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 1'h0
`define REGB_FREQ2_CH0_MSK_DFIUPDTMG2_PPT2_OVERRIDE 32'b00010000000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DFIUPDTMG2_PPT2_OVERRIDE 1
`define REGB_FREQ2_CH0_OFFSET_DFIUPDTMG2_PPT2_OVERRIDE 28
`define REGB_FREQ2_CH0_DFLT_DFIUPDTMG2_PPT2_OVERRIDE 1'h0
`define REGB_FREQ2_CH0_MSK_DFIUPDTMG2_PPT2_EN 32'b00100000000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DFIUPDTMG2_PPT2_EN 1
`define REGB_FREQ2_CH0_OFFSET_DFIUPDTMG2_PPT2_EN 29
`define REGB_FREQ2_CH0_DFLT_DFIUPDTMG2_PPT2_EN 1'h0
`define REGB_FREQ2_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 32'b11000000000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 2
`define REGB_FREQ2_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 30
`define REGB_FREQ2_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 2'h3
`define REGB_FREQ2_CH0_MSK_DFIUPDTMG2 ( `REGB_FREQ2_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 | `REGB_FREQ2_CH0_MSK_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC | `REGB_FREQ2_CH0_MSK_DFIUPDTMG2_PPT2_OVERRIDE | `REGB_FREQ2_CH0_MSK_DFIUPDTMG2_PPT2_EN | `REGB_FREQ2_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT )
`define REGB_FREQ2_CH0_RWONLY_MSK_DFIUPDTMG2 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 | `REGB_FREQ2_CH0_MSK_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC | `REGB_FREQ2_CH0_MSK_DFIUPDTMG2_PPT2_OVERRIDE | `REGB_FREQ2_CH0_MSK_DFIUPDTMG2_PPT2_EN | `REGB_FREQ2_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DFIUPDTMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DFIUPDTMG2 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DFIUPDTMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DFIUPDTMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DFIUPDTMG2 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1) << `REGB_FREQ2_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1) | ((`REGB_FREQ2_CH0_DFLT_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC) << `REGB_FREQ2_CH0_OFFSET_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC) | ((`REGB_FREQ2_CH0_DFLT_DFIUPDTMG2_PPT2_OVERRIDE) << `REGB_FREQ2_CH0_OFFSET_DFIUPDTMG2_PPT2_OVERRIDE) | ((`REGB_FREQ2_CH0_DFLT_DFIUPDTMG2_PPT2_EN) << `REGB_FREQ2_CH0_OFFSET_DFIUPDTMG2_PPT2_EN) | ((`REGB_FREQ2_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT) << `REGB_FREQ2_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT)  )
`define REGB_FREQ2_CH0_SIZE_DFIUPDTMG2 32

// Register DFIUPDTMG3 
`define REGB_FREQ2_CH0_DFIUPDTMG3_ADDR `SHIFTAPBADDR( 32'h002005b8 )
`define REGB_FREQ2_CH0_MSK_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 32'b00000000000000000000000111111111
`define REGB_FREQ2_CH0_SIZE_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 9
`define REGB_FREQ2_CH0_OFFSET_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 0
`define REGB_FREQ2_CH0_DFLT_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 9'h1
`define REGB_FREQ2_CH0_MSK_DFIUPDTMG3 `REGB_FREQ2_CH0_MSK_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8
`define REGB_FREQ2_CH0_RWONLY_MSK_DFIUPDTMG3 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DFIUPDTMG3 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DFIUPDTMG3 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DFIUPDTMG3 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DFIUPDTMG3 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DFIUPDTMG3 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8) << `REGB_FREQ2_CH0_OFFSET_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8)  )
`define REGB_FREQ2_CH0_SIZE_DFIUPDTMG3 9

// Register RFSHSET1TMG0 
`define REGB_FREQ2_CH0_RFSHSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00200600 )
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_X32 ( (`DDRCTL_LPDDR_EN==1) ? 32'b00000000000000000011111111111111 : 32'b00000000000000000000111111111111)
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG0_T_REFI_X1_X32 ((`DDRCTL_LPDDR_EN==1) ? 14 : 12)
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_X32 0
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_X32 ('h62)
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_X32 32'b00000000001111110000000000000000
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG0_REFRESH_TO_X1_X32 6
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_X32 16
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_X32 6'h10
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_REFRESH_MARGIN 32'b00001111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG0_REFRESH_MARGIN 4
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG0_REFRESH_MARGIN 24
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG0_REFRESH_MARGIN 4'h2
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_SEL 32'b01000000000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG0_REFRESH_TO_X1_SEL 1
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_SEL 30
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_SEL 1'h0
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_SEL 32'b10000000000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG0_T_REFI_X1_SEL 1
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_SEL 31
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_SEL 1'h0
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG0 ( `REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_X32 | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_X32 | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_REFRESH_MARGIN | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_SEL | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_SEL )
`define REGB_FREQ2_CH0_RWONLY_MSK_RFSHSET1TMG0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_X32 | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_X32 | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_REFRESH_MARGIN | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_SEL | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_SEL  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_RFSHSET1TMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_RFSHSET1TMG0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_RFSHSET1TMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_RFSHSET1TMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_X32) << `REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_X32) | ((`REGB_FREQ2_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_X32) << `REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_X32) | ((`REGB_FREQ2_CH0_DFLT_RFSHSET1TMG0_REFRESH_MARGIN) << `REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG0_REFRESH_MARGIN) | ((`REGB_FREQ2_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_SEL) << `REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_SEL) | ((`REGB_FREQ2_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_SEL) << `REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_SEL)  )
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG0 32

// Register RFSHSET1TMG1 
`define REGB_FREQ2_CH0_RFSHSET1TMG1_ADDR `SHIFTAPBADDR( 32'h00200604 )
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN 32'b00000000000000000000111111111111
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG1_T_RFC_MIN 12
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN 0
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN 12'h8c
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN_AB 32'b00001111111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG1_T_RFC_MIN_AB 12
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN_AB 16
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN_AB 12'h0
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG1 ( `REGB_FREQ2_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN_AB )
`define REGB_FREQ2_CH0_RWONLY_MSK_RFSHSET1TMG1 ( 32'h0 | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN_AB  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_RFSHSET1TMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_RFSHSET1TMG1 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_RFSHSET1TMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_RFSHSET1TMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG1 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN) << `REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN) | ((`REGB_FREQ2_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN_AB) << `REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN_AB)  )
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG1 28

// Register RFSHSET1TMG2 
`define REGB_FREQ2_CH0_RFSHSET1TMG2_ADDR `SHIFTAPBADDR( 32'h00200608 )
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG2_T_RFC_MIN_DLR 32'b00000000000000000000001111111111
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG2_T_RFC_MIN_DLR 10
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG2_T_RFC_MIN_DLR 0
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG2_T_RFC_MIN_DLR 10'h8c
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG2_T_PBR2PBR 32'b00000000111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG2_T_PBR2PBR 8
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG2_T_PBR2PBR 16
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG2_T_PBR2PBR 8'h8c
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG2_T_PBR2ACT 32'b11111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG2_T_PBR2ACT 8
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG2_T_PBR2ACT 24
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG2_T_PBR2ACT 8'h8c
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG2 ( `REGB_FREQ2_CH0_MSK_RFSHSET1TMG2_T_RFC_MIN_DLR | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG2_T_PBR2PBR | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG2_T_PBR2ACT )
`define REGB_FREQ2_CH0_RWONLY_MSK_RFSHSET1TMG2 ( 32'h0 | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG2_T_PBR2PBR | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG2_T_PBR2ACT  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_RFSHSET1TMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_RFSHSET1TMG2 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_RFSHSET1TMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_RFSHSET1TMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG2 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_RFSHSET1TMG2_T_PBR2PBR) << `REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG2_T_PBR2PBR) | ((`REGB_FREQ2_CH0_DFLT_RFSHSET1TMG2_T_PBR2ACT) << `REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG2_T_PBR2ACT)  )
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG2 32

// Register RFSHSET1TMG3 
`define REGB_FREQ2_CH0_RFSHSET1TMG3_ADDR `SHIFTAPBADDR( 32'h0020060c )
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG3_T_RFCSB 32'b00000000000000000000111111111111
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG3_T_RFCSB 12
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG3_T_RFCSB 0
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG3_T_RFCSB 12'h0
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG3_T_REFSBRD 32'b00000000111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG3_T_REFSBRD 8
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG3_T_REFSBRD 16
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG3_T_REFSBRD 8'h0
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG3_REFRESH_TO_AB_X32 32'b00111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG3_REFRESH_TO_AB_X32 6
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG3_REFRESH_TO_AB_X32 24
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG3_REFRESH_TO_AB_X32 6'h10
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG3 ( `REGB_FREQ2_CH0_MSK_RFSHSET1TMG3_T_RFCSB | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG3_T_REFSBRD | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG3_REFRESH_TO_AB_X32 )
`define REGB_FREQ2_CH0_RWONLY_MSK_RFSHSET1TMG3 ( 32'h0 | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG3_REFRESH_TO_AB_X32  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_RFSHSET1TMG3 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_RFSHSET1TMG3 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_RFSHSET1TMG3 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_RFSHSET1TMG3 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG3 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_RFSHSET1TMG3_REFRESH_TO_AB_X32) << `REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG3_REFRESH_TO_AB_X32)  )
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG3 30

// Register RFSHSET1TMG4 
`define REGB_FREQ2_CH0_RFSHSET1TMG4_ADDR `SHIFTAPBADDR( 32'h00200610 )
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 32'b00000000000000000000111111111111
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 12
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 0
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 12'h0
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 32'b00001111111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 12
`define REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 16
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 12'h0
`define REGB_FREQ2_CH0_MSK_RFSHSET1TMG4 ( `REGB_FREQ2_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 )
`define REGB_FREQ2_CH0_RWONLY_MSK_RFSHSET1TMG4 ( 32'h0 | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 | `REGB_FREQ2_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_RFSHSET1TMG4 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_RFSHSET1TMG4 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_RFSHSET1TMG4 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_RFSHSET1TMG4 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_RFSHSET1TMG4 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32) << `REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32) | ((`REGB_FREQ2_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32) << `REGB_FREQ2_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32)  )
`define REGB_FREQ2_CH0_SIZE_RFSHSET1TMG4 28










// Register RFMSET1TMG0 
`define REGB_FREQ2_CH0_RFMSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00200650 )
`define REGB_FREQ2_CH0_MSK_RFMSET1TMG0_T_RFMPB 32'b00000000000000000000111111111111
`define REGB_FREQ2_CH0_SIZE_RFMSET1TMG0_T_RFMPB 12
`define REGB_FREQ2_CH0_OFFSET_RFMSET1TMG0_T_RFMPB 0
`define REGB_FREQ2_CH0_DFLT_RFMSET1TMG0_T_RFMPB 12'h8c
`define REGB_FREQ2_CH0_MSK_RFMSET1TMG0 `REGB_FREQ2_CH0_MSK_RFMSET1TMG0_T_RFMPB
`define REGB_FREQ2_CH0_RWONLY_MSK_RFMSET1TMG0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_RFMSET1TMG0_T_RFMPB  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_RFMSET1TMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_RFMSET1TMG0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_RFMSET1TMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_RFMSET1TMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_RFMSET1TMG0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_RFMSET1TMG0_T_RFMPB) << `REGB_FREQ2_CH0_OFFSET_RFMSET1TMG0_T_RFMPB)  )
`define REGB_FREQ2_CH0_SIZE_RFMSET1TMG0 12











// Register ZQSET1TMG0 
`define REGB_FREQ2_CH0_ZQSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00200800 )
`define REGB_FREQ2_CH0_MSK_ZQSET1TMG0_T_ZQ_LONG_NOP 32'b00000000000000000011111111111111
`define REGB_FREQ2_CH0_SIZE_ZQSET1TMG0_T_ZQ_LONG_NOP 14
`define REGB_FREQ2_CH0_OFFSET_ZQSET1TMG0_T_ZQ_LONG_NOP 0
`define REGB_FREQ2_CH0_DFLT_ZQSET1TMG0_T_ZQ_LONG_NOP 14'h200
`define REGB_FREQ2_CH0_MSK_ZQSET1TMG0_T_ZQ_SHORT_NOP 32'b00000011111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_ZQSET1TMG0_T_ZQ_SHORT_NOP 10
`define REGB_FREQ2_CH0_OFFSET_ZQSET1TMG0_T_ZQ_SHORT_NOP 16
`define REGB_FREQ2_CH0_DFLT_ZQSET1TMG0_T_ZQ_SHORT_NOP 10'h40
`define REGB_FREQ2_CH0_MSK_ZQSET1TMG0 ( `REGB_FREQ2_CH0_MSK_ZQSET1TMG0_T_ZQ_LONG_NOP | `REGB_FREQ2_CH0_MSK_ZQSET1TMG0_T_ZQ_SHORT_NOP )
`define REGB_FREQ2_CH0_RWONLY_MSK_ZQSET1TMG0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_ZQSET1TMG0_T_ZQ_LONG_NOP | `REGB_FREQ2_CH0_MSK_ZQSET1TMG0_T_ZQ_SHORT_NOP  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_ZQSET1TMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_ZQSET1TMG0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_ZQSET1TMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_ZQSET1TMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_ZQSET1TMG0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_ZQSET1TMG0_T_ZQ_LONG_NOP) << `REGB_FREQ2_CH0_OFFSET_ZQSET1TMG0_T_ZQ_LONG_NOP) | ((`REGB_FREQ2_CH0_DFLT_ZQSET1TMG0_T_ZQ_SHORT_NOP) << `REGB_FREQ2_CH0_OFFSET_ZQSET1TMG0_T_ZQ_SHORT_NOP)  )
`define REGB_FREQ2_CH0_SIZE_ZQSET1TMG0 26

// Register ZQSET1TMG1 
`define REGB_FREQ2_CH0_ZQSET1TMG1_ADDR `SHIFTAPBADDR( 32'h00200804 )
`define REGB_FREQ2_CH0_MSK_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 32'b00000000000011111111111111111111
`define REGB_FREQ2_CH0_SIZE_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 20
`define REGB_FREQ2_CH0_OFFSET_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 0
`define REGB_FREQ2_CH0_DFLT_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 20'h100
`define REGB_FREQ2_CH0_MSK_ZQSET1TMG1_T_ZQ_RESET_NOP 32'b00111111111100000000000000000000
`define REGB_FREQ2_CH0_SIZE_ZQSET1TMG1_T_ZQ_RESET_NOP 10
`define REGB_FREQ2_CH0_OFFSET_ZQSET1TMG1_T_ZQ_RESET_NOP 20
`define REGB_FREQ2_CH0_DFLT_ZQSET1TMG1_T_ZQ_RESET_NOP 10'h20
`define REGB_FREQ2_CH0_MSK_ZQSET1TMG1 ( `REGB_FREQ2_CH0_MSK_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 | `REGB_FREQ2_CH0_MSK_ZQSET1TMG1_T_ZQ_RESET_NOP )
`define REGB_FREQ2_CH0_RWONLY_MSK_ZQSET1TMG1 ( 32'h0 | `REGB_FREQ2_CH0_MSK_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 | `REGB_FREQ2_CH0_MSK_ZQSET1TMG1_T_ZQ_RESET_NOP  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_ZQSET1TMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_ZQSET1TMG1 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_ZQSET1TMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_ZQSET1TMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_ZQSET1TMG1 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024) << `REGB_FREQ2_CH0_OFFSET_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024) | ((`REGB_FREQ2_CH0_DFLT_ZQSET1TMG1_T_ZQ_RESET_NOP) << `REGB_FREQ2_CH0_OFFSET_ZQSET1TMG1_T_ZQ_RESET_NOP)  )
`define REGB_FREQ2_CH0_SIZE_ZQSET1TMG1 30

// Register ZQSET1TMG2 
`define REGB_FREQ2_CH0_ZQSET1TMG2_ADDR `SHIFTAPBADDR( 32'h00200808 )
`define REGB_FREQ2_CH0_MSK_ZQSET1TMG2_T_ZQ_STOP 32'b00000000000000000000000001111111
`define REGB_FREQ2_CH0_SIZE_ZQSET1TMG2_T_ZQ_STOP 7
`define REGB_FREQ2_CH0_OFFSET_ZQSET1TMG2_T_ZQ_STOP 0
`define REGB_FREQ2_CH0_DFLT_ZQSET1TMG2_T_ZQ_STOP 7'h18
`define REGB_FREQ2_CH0_MSK_ZQSET1TMG2 `REGB_FREQ2_CH0_MSK_ZQSET1TMG2_T_ZQ_STOP
`define REGB_FREQ2_CH0_RWONLY_MSK_ZQSET1TMG2 ( 32'h0 | `REGB_FREQ2_CH0_MSK_ZQSET1TMG2_T_ZQ_STOP  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_ZQSET1TMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_ZQSET1TMG2 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_ZQSET1TMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_ZQSET1TMG2 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_ZQSET1TMG2 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_ZQSET1TMG2_T_ZQ_STOP) << `REGB_FREQ2_CH0_OFFSET_ZQSET1TMG2_T_ZQ_STOP)  )
`define REGB_FREQ2_CH0_SIZE_ZQSET1TMG2 7









// Register DQSOSCCTL0 
`define REGB_FREQ2_CH0_DQSOSCCTL0_ADDR `SHIFTAPBADDR( 32'h00200a80 )
`define REGB_FREQ2_CH0_MSK_DQSOSCCTL0_DQSOSC_ENABLE 32'b00000000000000000000000000000001
`define REGB_FREQ2_CH0_SIZE_DQSOSCCTL0_DQSOSC_ENABLE 1
`define REGB_FREQ2_CH0_OFFSET_DQSOSCCTL0_DQSOSC_ENABLE 0
`define REGB_FREQ2_CH0_DFLT_DQSOSCCTL0_DQSOSC_ENABLE 1'h0
`define REGB_FREQ2_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 32'b00000000000000000000000000000100
`define REGB_FREQ2_CH0_SIZE_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 1
`define REGB_FREQ2_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 2
`define REGB_FREQ2_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 1'h0
`define REGB_FREQ2_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL 32'b00000000000000001111111111110000
`define REGB_FREQ2_CH0_SIZE_DQSOSCCTL0_DQSOSC_INTERVAL 12
`define REGB_FREQ2_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL 4
`define REGB_FREQ2_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL 12'h7
`define REGB_FREQ2_CH0_MSK_DQSOSCCTL0 ( `REGB_FREQ2_CH0_MSK_DQSOSCCTL0_DQSOSC_ENABLE | `REGB_FREQ2_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT | `REGB_FREQ2_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL )
`define REGB_FREQ2_CH0_RWONLY_MSK_DQSOSCCTL0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DQSOSCCTL0_DQSOSC_ENABLE | `REGB_FREQ2_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT | `REGB_FREQ2_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DQSOSCCTL0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DQSOSCCTL0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DQSOSCCTL0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DQSOSCCTL0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DQSOSCCTL0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DQSOSCCTL0_DQSOSC_ENABLE) << `REGB_FREQ2_CH0_OFFSET_DQSOSCCTL0_DQSOSC_ENABLE) | ((`REGB_FREQ2_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT) << `REGB_FREQ2_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT) | ((`REGB_FREQ2_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL) << `REGB_FREQ2_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL)  )
`define REGB_FREQ2_CH0_SIZE_DQSOSCCTL0 16

// Register DERATEINT 
`define REGB_FREQ2_CH0_DERATEINT_ADDR `SHIFTAPBADDR( 32'h00200b00 )
`define REGB_FREQ2_CH0_MSK_DERATEINT_MR4_READ_INTERVAL 32'b11111111111111111111111111111111
`define REGB_FREQ2_CH0_SIZE_DERATEINT_MR4_READ_INTERVAL 32
`define REGB_FREQ2_CH0_OFFSET_DERATEINT_MR4_READ_INTERVAL 0
`define REGB_FREQ2_CH0_DFLT_DERATEINT_MR4_READ_INTERVAL 32'h800000
`define REGB_FREQ2_CH0_MSK_DERATEINT `REGB_FREQ2_CH0_MSK_DERATEINT_MR4_READ_INTERVAL
`define REGB_FREQ2_CH0_RWONLY_MSK_DERATEINT ( 32'h0 | `REGB_FREQ2_CH0_MSK_DERATEINT_MR4_READ_INTERVAL  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DERATEINT ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DERATEINT ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DERATEINT ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DERATEINT ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DERATEINT ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DERATEINT_MR4_READ_INTERVAL) << `REGB_FREQ2_CH0_OFFSET_DERATEINT_MR4_READ_INTERVAL)  )
`define REGB_FREQ2_CH0_SIZE_DERATEINT 32

// Register DERATEVAL0 
`define REGB_FREQ2_CH0_DERATEVAL0_ADDR `SHIFTAPBADDR( 32'h00200b04 )
`define REGB_FREQ2_CH0_MSK_DERATEVAL0_DERATED_T_RRD 32'b00000000000000000000000000111111
`define REGB_FREQ2_CH0_SIZE_DERATEVAL0_DERATED_T_RRD 6
`define REGB_FREQ2_CH0_OFFSET_DERATEVAL0_DERATED_T_RRD 0
`define REGB_FREQ2_CH0_DFLT_DERATEVAL0_DERATED_T_RRD 6'h4
`define REGB_FREQ2_CH0_MSK_DERATEVAL0_DERATED_T_RP 32'b00000000000000000111111100000000
`define REGB_FREQ2_CH0_SIZE_DERATEVAL0_DERATED_T_RP 7
`define REGB_FREQ2_CH0_OFFSET_DERATEVAL0_DERATED_T_RP 8
`define REGB_FREQ2_CH0_DFLT_DERATEVAL0_DERATED_T_RP 7'h5
`define REGB_FREQ2_CH0_MSK_DERATEVAL0_DERATED_T_RAS_MIN 32'b00000000111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_DERATEVAL0_DERATED_T_RAS_MIN 8
`define REGB_FREQ2_CH0_OFFSET_DERATEVAL0_DERATED_T_RAS_MIN 16
`define REGB_FREQ2_CH0_DFLT_DERATEVAL0_DERATED_T_RAS_MIN 8'hf
`define REGB_FREQ2_CH0_MSK_DERATEVAL0_DERATED_T_RCD 32'b11111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DERATEVAL0_DERATED_T_RCD 8
`define REGB_FREQ2_CH0_OFFSET_DERATEVAL0_DERATED_T_RCD 24
`define REGB_FREQ2_CH0_DFLT_DERATEVAL0_DERATED_T_RCD 8'h5
`define REGB_FREQ2_CH0_MSK_DERATEVAL0 ( `REGB_FREQ2_CH0_MSK_DERATEVAL0_DERATED_T_RRD | `REGB_FREQ2_CH0_MSK_DERATEVAL0_DERATED_T_RP | `REGB_FREQ2_CH0_MSK_DERATEVAL0_DERATED_T_RAS_MIN | `REGB_FREQ2_CH0_MSK_DERATEVAL0_DERATED_T_RCD )
`define REGB_FREQ2_CH0_RWONLY_MSK_DERATEVAL0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DERATEVAL0_DERATED_T_RRD | `REGB_FREQ2_CH0_MSK_DERATEVAL0_DERATED_T_RP | `REGB_FREQ2_CH0_MSK_DERATEVAL0_DERATED_T_RAS_MIN | `REGB_FREQ2_CH0_MSK_DERATEVAL0_DERATED_T_RCD  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DERATEVAL0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DERATEVAL0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DERATEVAL0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DERATEVAL0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DERATEVAL0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DERATEVAL0_DERATED_T_RRD) << `REGB_FREQ2_CH0_OFFSET_DERATEVAL0_DERATED_T_RRD) | ((`REGB_FREQ2_CH0_DFLT_DERATEVAL0_DERATED_T_RP) << `REGB_FREQ2_CH0_OFFSET_DERATEVAL0_DERATED_T_RP) | ((`REGB_FREQ2_CH0_DFLT_DERATEVAL0_DERATED_T_RAS_MIN) << `REGB_FREQ2_CH0_OFFSET_DERATEVAL0_DERATED_T_RAS_MIN) | ((`REGB_FREQ2_CH0_DFLT_DERATEVAL0_DERATED_T_RCD) << `REGB_FREQ2_CH0_OFFSET_DERATEVAL0_DERATED_T_RCD)  )
`define REGB_FREQ2_CH0_SIZE_DERATEVAL0 32

// Register DERATEVAL1 
`define REGB_FREQ2_CH0_DERATEVAL1_ADDR `SHIFTAPBADDR( 32'h00200b08 )
`define REGB_FREQ2_CH0_MSK_DERATEVAL1_DERATED_T_RC 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_DERATEVAL1_DERATED_T_RC 8
`define REGB_FREQ2_CH0_OFFSET_DERATEVAL1_DERATED_T_RC 0
`define REGB_FREQ2_CH0_DFLT_DERATEVAL1_DERATED_T_RC 8'h14
`define REGB_FREQ2_CH0_MSK_DERATEVAL1_DERATED_T_RCD_WRITE 32'b00000000000000001111111100000000
`define REGB_FREQ2_CH0_SIZE_DERATEVAL1_DERATED_T_RCD_WRITE 8
`define REGB_FREQ2_CH0_OFFSET_DERATEVAL1_DERATED_T_RCD_WRITE 8
`define REGB_FREQ2_CH0_DFLT_DERATEVAL1_DERATED_T_RCD_WRITE 8'h5
`define REGB_FREQ2_CH0_MSK_DERATEVAL1 ( `REGB_FREQ2_CH0_MSK_DERATEVAL1_DERATED_T_RC | `REGB_FREQ2_CH0_MSK_DERATEVAL1_DERATED_T_RCD_WRITE )
`define REGB_FREQ2_CH0_RWONLY_MSK_DERATEVAL1 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DERATEVAL1_DERATED_T_RC | `REGB_FREQ2_CH0_MSK_DERATEVAL1_DERATED_T_RCD_WRITE  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DERATEVAL1 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DERATEVAL1 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DERATEVAL1 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DERATEVAL1 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DERATEVAL1 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DERATEVAL1_DERATED_T_RC) << `REGB_FREQ2_CH0_OFFSET_DERATEVAL1_DERATED_T_RC) | ((`REGB_FREQ2_CH0_DFLT_DERATEVAL1_DERATED_T_RCD_WRITE) << `REGB_FREQ2_CH0_OFFSET_DERATEVAL1_DERATED_T_RCD_WRITE)  )
`define REGB_FREQ2_CH0_SIZE_DERATEVAL1 16

// Register HWLPTMG0 
`define REGB_FREQ2_CH0_HWLPTMG0_ADDR `SHIFTAPBADDR( 32'h00200b80 )
`define REGB_FREQ2_CH0_MSK_HWLPTMG0_HW_LP_IDLE_X32 32'b00001111111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_HWLPTMG0_HW_LP_IDLE_X32 12
`define REGB_FREQ2_CH0_OFFSET_HWLPTMG0_HW_LP_IDLE_X32 16
`define REGB_FREQ2_CH0_DFLT_HWLPTMG0_HW_LP_IDLE_X32 12'h0
`define REGB_FREQ2_CH0_MSK_HWLPTMG0 `REGB_FREQ2_CH0_MSK_HWLPTMG0_HW_LP_IDLE_X32
`define REGB_FREQ2_CH0_RWONLY_MSK_HWLPTMG0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_HWLPTMG0_HW_LP_IDLE_X32  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_HWLPTMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_HWLPTMG0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_HWLPTMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_HWLPTMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_HWLPTMG0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_HWLPTMG0_HW_LP_IDLE_X32) << `REGB_FREQ2_CH0_OFFSET_HWLPTMG0_HW_LP_IDLE_X32)  )
`define REGB_FREQ2_CH0_SIZE_HWLPTMG0 28

// Register DVFSCTL0 
`define REGB_FREQ2_CH0_DVFSCTL0_ADDR `SHIFTAPBADDR( 32'h00200b84 )
`define REGB_FREQ2_CH0_MSK_DVFSCTL0_DVFSQ_ENABLE 32'b00000000000000000000000000000100
`define REGB_FREQ2_CH0_SIZE_DVFSCTL0_DVFSQ_ENABLE 1
`define REGB_FREQ2_CH0_OFFSET_DVFSCTL0_DVFSQ_ENABLE 2
`define REGB_FREQ2_CH0_DFLT_DVFSCTL0_DVFSQ_ENABLE 1'h0
`define REGB_FREQ2_CH0_MSK_DVFSCTL0 `REGB_FREQ2_CH0_MSK_DVFSCTL0_DVFSQ_ENABLE
`define REGB_FREQ2_CH0_RWONLY_MSK_DVFSCTL0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DVFSCTL0_DVFSQ_ENABLE  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DVFSCTL0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DVFSCTL0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DVFSCTL0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DVFSCTL0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DVFSCTL0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DVFSCTL0_DVFSQ_ENABLE) << `REGB_FREQ2_CH0_OFFSET_DVFSCTL0_DVFSQ_ENABLE)  )
`define REGB_FREQ2_CH0_SIZE_DVFSCTL0 3

// Register SCHEDTMG0 
`define REGB_FREQ2_CH0_SCHEDTMG0_ADDR `SHIFTAPBADDR( 32'h00200c00 )
`define REGB_FREQ2_CH0_MSK_SCHEDTMG0_PAGECLOSE_TIMER 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_SCHEDTMG0_PAGECLOSE_TIMER 8
`define REGB_FREQ2_CH0_OFFSET_SCHEDTMG0_PAGECLOSE_TIMER 0
`define REGB_FREQ2_CH0_DFLT_SCHEDTMG0_PAGECLOSE_TIMER 8'h0
`define REGB_FREQ2_CH0_MSK_SCHEDTMG0_RDWR_IDLE_GAP 32'b00000000000000000111111100000000
`define REGB_FREQ2_CH0_SIZE_SCHEDTMG0_RDWR_IDLE_GAP 7
`define REGB_FREQ2_CH0_OFFSET_SCHEDTMG0_RDWR_IDLE_GAP 8
`define REGB_FREQ2_CH0_DFLT_SCHEDTMG0_RDWR_IDLE_GAP 7'h0
`define REGB_FREQ2_CH0_MSK_SCHEDTMG0 ( `REGB_FREQ2_CH0_MSK_SCHEDTMG0_PAGECLOSE_TIMER | `REGB_FREQ2_CH0_MSK_SCHEDTMG0_RDWR_IDLE_GAP )
`define REGB_FREQ2_CH0_RWONLY_MSK_SCHEDTMG0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_SCHEDTMG0_PAGECLOSE_TIMER | `REGB_FREQ2_CH0_MSK_SCHEDTMG0_RDWR_IDLE_GAP  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_SCHEDTMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_SCHEDTMG0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_SCHEDTMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_SCHEDTMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_SCHEDTMG0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_SCHEDTMG0_PAGECLOSE_TIMER) << `REGB_FREQ2_CH0_OFFSET_SCHEDTMG0_PAGECLOSE_TIMER) | ((`REGB_FREQ2_CH0_DFLT_SCHEDTMG0_RDWR_IDLE_GAP) << `REGB_FREQ2_CH0_OFFSET_SCHEDTMG0_RDWR_IDLE_GAP)  )
`define REGB_FREQ2_CH0_SIZE_SCHEDTMG0 15

// Register PERFHPR1 
`define REGB_FREQ2_CH0_PERFHPR1_ADDR `SHIFTAPBADDR( 32'h00200c80 )
`define REGB_FREQ2_CH0_MSK_PERFHPR1_HPR_MAX_STARVE 32'b00000000000000001111111111111111
`define REGB_FREQ2_CH0_SIZE_PERFHPR1_HPR_MAX_STARVE 16
`define REGB_FREQ2_CH0_OFFSET_PERFHPR1_HPR_MAX_STARVE 0
`define REGB_FREQ2_CH0_DFLT_PERFHPR1_HPR_MAX_STARVE 16'h1
`define REGB_FREQ2_CH0_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_PERFHPR1_HPR_XACT_RUN_LENGTH 8
`define REGB_FREQ2_CH0_OFFSET_PERFHPR1_HPR_XACT_RUN_LENGTH 24
`define REGB_FREQ2_CH0_DFLT_PERFHPR1_HPR_XACT_RUN_LENGTH 8'hf
`define REGB_FREQ2_CH0_MSK_PERFHPR1 ( `REGB_FREQ2_CH0_MSK_PERFHPR1_HPR_MAX_STARVE | `REGB_FREQ2_CH0_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH )
`define REGB_FREQ2_CH0_RWONLY_MSK_PERFHPR1 ( 32'h0 | `REGB_FREQ2_CH0_MSK_PERFHPR1_HPR_MAX_STARVE | `REGB_FREQ2_CH0_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_PERFHPR1 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_PERFHPR1 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_PERFHPR1 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_PERFHPR1 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_PERFHPR1 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_PERFHPR1_HPR_MAX_STARVE) << `REGB_FREQ2_CH0_OFFSET_PERFHPR1_HPR_MAX_STARVE) | ((`REGB_FREQ2_CH0_DFLT_PERFHPR1_HPR_XACT_RUN_LENGTH) << `REGB_FREQ2_CH0_OFFSET_PERFHPR1_HPR_XACT_RUN_LENGTH)  )
`define REGB_FREQ2_CH0_SIZE_PERFHPR1 32

// Register PERFLPR1 
`define REGB_FREQ2_CH0_PERFLPR1_ADDR `SHIFTAPBADDR( 32'h00200c84 )
`define REGB_FREQ2_CH0_MSK_PERFLPR1_LPR_MAX_STARVE 32'b00000000000000001111111111111111
`define REGB_FREQ2_CH0_SIZE_PERFLPR1_LPR_MAX_STARVE 16
`define REGB_FREQ2_CH0_OFFSET_PERFLPR1_LPR_MAX_STARVE 0
`define REGB_FREQ2_CH0_DFLT_PERFLPR1_LPR_MAX_STARVE 16'h7f
`define REGB_FREQ2_CH0_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_PERFLPR1_LPR_XACT_RUN_LENGTH 8
`define REGB_FREQ2_CH0_OFFSET_PERFLPR1_LPR_XACT_RUN_LENGTH 24
`define REGB_FREQ2_CH0_DFLT_PERFLPR1_LPR_XACT_RUN_LENGTH 8'hf
`define REGB_FREQ2_CH0_MSK_PERFLPR1 ( `REGB_FREQ2_CH0_MSK_PERFLPR1_LPR_MAX_STARVE | `REGB_FREQ2_CH0_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH )
`define REGB_FREQ2_CH0_RWONLY_MSK_PERFLPR1 ( 32'h0 | `REGB_FREQ2_CH0_MSK_PERFLPR1_LPR_MAX_STARVE | `REGB_FREQ2_CH0_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_PERFLPR1 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_PERFLPR1 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_PERFLPR1 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_PERFLPR1 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_PERFLPR1 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_PERFLPR1_LPR_MAX_STARVE) << `REGB_FREQ2_CH0_OFFSET_PERFLPR1_LPR_MAX_STARVE) | ((`REGB_FREQ2_CH0_DFLT_PERFLPR1_LPR_XACT_RUN_LENGTH) << `REGB_FREQ2_CH0_OFFSET_PERFLPR1_LPR_XACT_RUN_LENGTH)  )
`define REGB_FREQ2_CH0_SIZE_PERFLPR1 32

// Register PERFWR1 
`define REGB_FREQ2_CH0_PERFWR1_ADDR `SHIFTAPBADDR( 32'h00200c88 )
`define REGB_FREQ2_CH0_MSK_PERFWR1_W_MAX_STARVE 32'b00000000000000001111111111111111
`define REGB_FREQ2_CH0_SIZE_PERFWR1_W_MAX_STARVE 16
`define REGB_FREQ2_CH0_OFFSET_PERFWR1_W_MAX_STARVE 0
`define REGB_FREQ2_CH0_DFLT_PERFWR1_W_MAX_STARVE 16'h7f
`define REGB_FREQ2_CH0_MSK_PERFWR1_W_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_PERFWR1_W_XACT_RUN_LENGTH 8
`define REGB_FREQ2_CH0_OFFSET_PERFWR1_W_XACT_RUN_LENGTH 24
`define REGB_FREQ2_CH0_DFLT_PERFWR1_W_XACT_RUN_LENGTH 8'hf
`define REGB_FREQ2_CH0_MSK_PERFWR1 ( `REGB_FREQ2_CH0_MSK_PERFWR1_W_MAX_STARVE | `REGB_FREQ2_CH0_MSK_PERFWR1_W_XACT_RUN_LENGTH )
`define REGB_FREQ2_CH0_RWONLY_MSK_PERFWR1 ( 32'h0 | `REGB_FREQ2_CH0_MSK_PERFWR1_W_MAX_STARVE | `REGB_FREQ2_CH0_MSK_PERFWR1_W_XACT_RUN_LENGTH  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_PERFWR1 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_PERFWR1 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_PERFWR1 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_PERFWR1 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_PERFWR1 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_PERFWR1_W_MAX_STARVE) << `REGB_FREQ2_CH0_OFFSET_PERFWR1_W_MAX_STARVE) | ((`REGB_FREQ2_CH0_DFLT_PERFWR1_W_XACT_RUN_LENGTH) << `REGB_FREQ2_CH0_OFFSET_PERFWR1_W_XACT_RUN_LENGTH)  )
`define REGB_FREQ2_CH0_SIZE_PERFWR1 32

// Register TMGCFG 
`define REGB_FREQ2_CH0_TMGCFG_ADDR `SHIFTAPBADDR( 32'h00200d00 )
`define REGB_FREQ2_CH0_MSK_TMGCFG_FREQUENCY_RATIO 32'b00000000000000000000000000000001
`define REGB_FREQ2_CH0_SIZE_TMGCFG_FREQUENCY_RATIO 1
`define REGB_FREQ2_CH0_OFFSET_TMGCFG_FREQUENCY_RATIO 0
`define REGB_FREQ2_CH0_DFLT_TMGCFG_FREQUENCY_RATIO 1'h0
`define REGB_FREQ2_CH0_MSK_TMGCFG `REGB_FREQ2_CH0_MSK_TMGCFG_FREQUENCY_RATIO
`define REGB_FREQ2_CH0_RWONLY_MSK_TMGCFG ( 32'h0 | `REGB_FREQ2_CH0_MSK_TMGCFG_FREQUENCY_RATIO  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_TMGCFG ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_TMGCFG ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_TMGCFG ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_TMGCFG ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_TMGCFG ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_TMGCFG_FREQUENCY_RATIO) << `REGB_FREQ2_CH0_OFFSET_TMGCFG_FREQUENCY_RATIO)  )
`define REGB_FREQ2_CH0_SIZE_TMGCFG 1

// Register RANKTMG0 
`define REGB_FREQ2_CH0_RANKTMG0_ADDR `SHIFTAPBADDR( 32'h00200d04 )
`define REGB_FREQ2_CH0_MSK_RANKTMG0_DIFF_RANK_RD_GAP 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_RANKTMG0_DIFF_RANK_RD_GAP 8
`define REGB_FREQ2_CH0_OFFSET_RANKTMG0_DIFF_RANK_RD_GAP 0
`define REGB_FREQ2_CH0_DFLT_RANKTMG0_DIFF_RANK_RD_GAP 8'h6
`define REGB_FREQ2_CH0_MSK_RANKTMG0_DIFF_RANK_WR_GAP 32'b00000000000000001111111100000000
`define REGB_FREQ2_CH0_SIZE_RANKTMG0_DIFF_RANK_WR_GAP 8
`define REGB_FREQ2_CH0_OFFSET_RANKTMG0_DIFF_RANK_WR_GAP 8
`define REGB_FREQ2_CH0_DFLT_RANKTMG0_DIFF_RANK_WR_GAP 8'h6
`define REGB_FREQ2_CH0_MSK_RANKTMG0 ( `REGB_FREQ2_CH0_MSK_RANKTMG0_DIFF_RANK_RD_GAP | `REGB_FREQ2_CH0_MSK_RANKTMG0_DIFF_RANK_WR_GAP )
`define REGB_FREQ2_CH0_RWONLY_MSK_RANKTMG0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_RANKTMG0_DIFF_RANK_RD_GAP | `REGB_FREQ2_CH0_MSK_RANKTMG0_DIFF_RANK_WR_GAP  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_RANKTMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_RANKTMG0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_RANKTMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_RANKTMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_RANKTMG0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_RANKTMG0_DIFF_RANK_RD_GAP) << `REGB_FREQ2_CH0_OFFSET_RANKTMG0_DIFF_RANK_RD_GAP) | ((`REGB_FREQ2_CH0_DFLT_RANKTMG0_DIFF_RANK_WR_GAP) << `REGB_FREQ2_CH0_OFFSET_RANKTMG0_DIFF_RANK_WR_GAP)  )
`define REGB_FREQ2_CH0_SIZE_RANKTMG0 16

// Register RANKTMG1 
`define REGB_FREQ2_CH0_RANKTMG1_ADDR `SHIFTAPBADDR( 32'h00200d08 )
`define REGB_FREQ2_CH0_MSK_RANKTMG1_WR2RD_DR 32'b00000000000000000000000011111111
`define REGB_FREQ2_CH0_SIZE_RANKTMG1_WR2RD_DR 8
`define REGB_FREQ2_CH0_OFFSET_RANKTMG1_WR2RD_DR 0
`define REGB_FREQ2_CH0_DFLT_RANKTMG1_WR2RD_DR 8'hf
`define REGB_FREQ2_CH0_MSK_RANKTMG1_RD2WR_DR 32'b00000000000000001111111100000000
`define REGB_FREQ2_CH0_SIZE_RANKTMG1_RD2WR_DR 8
`define REGB_FREQ2_CH0_OFFSET_RANKTMG1_RD2WR_DR 8
`define REGB_FREQ2_CH0_DFLT_RANKTMG1_RD2WR_DR 8'hf
`define REGB_FREQ2_CH0_MSK_RANKTMG1 ( `REGB_FREQ2_CH0_MSK_RANKTMG1_WR2RD_DR | `REGB_FREQ2_CH0_MSK_RANKTMG1_RD2WR_DR )
`define REGB_FREQ2_CH0_RWONLY_MSK_RANKTMG1 ( 32'h0 | `REGB_FREQ2_CH0_MSK_RANKTMG1_WR2RD_DR | `REGB_FREQ2_CH0_MSK_RANKTMG1_RD2WR_DR  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_RANKTMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_RANKTMG1 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_RANKTMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_RANKTMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_RANKTMG1 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_RANKTMG1_WR2RD_DR) << `REGB_FREQ2_CH0_OFFSET_RANKTMG1_WR2RD_DR) | ((`REGB_FREQ2_CH0_DFLT_RANKTMG1_RD2WR_DR) << `REGB_FREQ2_CH0_OFFSET_RANKTMG1_RD2WR_DR)  )
`define REGB_FREQ2_CH0_SIZE_RANKTMG1 16

// Register PWRTMG 
`define REGB_FREQ2_CH0_PWRTMG_ADDR `SHIFTAPBADDR( 32'h00200d0c )
`define REGB_FREQ2_CH0_MSK_PWRTMG_POWERDOWN_TO_X32 32'b00000000000000000000000001111111
`define REGB_FREQ2_CH0_SIZE_PWRTMG_POWERDOWN_TO_X32 7
`define REGB_FREQ2_CH0_OFFSET_PWRTMG_POWERDOWN_TO_X32 0
`define REGB_FREQ2_CH0_DFLT_PWRTMG_POWERDOWN_TO_X32 7'h10
`define REGB_FREQ2_CH0_MSK_PWRTMG_SELFREF_TO_X32 32'b00000011111111110000000000000000
`define REGB_FREQ2_CH0_SIZE_PWRTMG_SELFREF_TO_X32 10
`define REGB_FREQ2_CH0_OFFSET_PWRTMG_SELFREF_TO_X32 16
`define REGB_FREQ2_CH0_DFLT_PWRTMG_SELFREF_TO_X32 10'h40
`define REGB_FREQ2_CH0_MSK_PWRTMG ( `REGB_FREQ2_CH0_MSK_PWRTMG_POWERDOWN_TO_X32 | `REGB_FREQ2_CH0_MSK_PWRTMG_SELFREF_TO_X32 )
`define REGB_FREQ2_CH0_RWONLY_MSK_PWRTMG ( 32'h0 | `REGB_FREQ2_CH0_MSK_PWRTMG_POWERDOWN_TO_X32 | `REGB_FREQ2_CH0_MSK_PWRTMG_SELFREF_TO_X32  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_PWRTMG ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_PWRTMG ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_PWRTMG ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_PWRTMG ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_PWRTMG ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_PWRTMG_POWERDOWN_TO_X32) << `REGB_FREQ2_CH0_OFFSET_PWRTMG_POWERDOWN_TO_X32) | ((`REGB_FREQ2_CH0_DFLT_PWRTMG_SELFREF_TO_X32) << `REGB_FREQ2_CH0_OFFSET_PWRTMG_SELFREF_TO_X32)  )
`define REGB_FREQ2_CH0_SIZE_PWRTMG 26






// Register DDR4PPRTMG0 
`define REGB_FREQ2_CH0_DDR4PPRTMG0_ADDR `SHIFTAPBADDR( 32'h00200d30 )
`define REGB_FREQ2_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_X1024 32'b00000000001111111111111111111111
`define REGB_FREQ2_CH0_SIZE_DDR4PPRTMG0_T_PGM_X1_X1024 22
`define REGB_FREQ2_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_X1024 0
`define REGB_FREQ2_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_X1024 22'h2faf09
`define REGB_FREQ2_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_SEL 32'b10000000000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DDR4PPRTMG0_T_PGM_X1_SEL 1
`define REGB_FREQ2_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_SEL 31
`define REGB_FREQ2_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_SEL 1'h0
`define REGB_FREQ2_CH0_MSK_DDR4PPRTMG0 ( `REGB_FREQ2_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_X1024 | `REGB_FREQ2_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_SEL )
`define REGB_FREQ2_CH0_RWONLY_MSK_DDR4PPRTMG0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_X1024 | `REGB_FREQ2_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_SEL  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DDR4PPRTMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DDR4PPRTMG0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DDR4PPRTMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DDR4PPRTMG0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DDR4PPRTMG0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_X1024) << `REGB_FREQ2_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_X1024) | ((`REGB_FREQ2_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_SEL) << `REGB_FREQ2_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_SEL)  )
`define REGB_FREQ2_CH0_SIZE_DDR4PPRTMG0 32

// Register DDR4PPRTMG1 
`define REGB_FREQ2_CH0_DDR4PPRTMG1_ADDR `SHIFTAPBADDR( 32'h00200d34 )
`define REGB_FREQ2_CH0_MSK_DDR4PPRTMG1_T_PGMPST_X32 32'b00000000000000001111111111111111
`define REGB_FREQ2_CH0_SIZE_DDR4PPRTMG1_T_PGMPST_X32 16
`define REGB_FREQ2_CH0_OFFSET_DDR4PPRTMG1_T_PGMPST_X32 0
`define REGB_FREQ2_CH0_DFLT_DDR4PPRTMG1_T_PGMPST_X32 16'h9c5
`define REGB_FREQ2_CH0_MSK_DDR4PPRTMG1_T_PGM_EXIT 32'b00111111000000000000000000000000
`define REGB_FREQ2_CH0_SIZE_DDR4PPRTMG1_T_PGM_EXIT 6
`define REGB_FREQ2_CH0_OFFSET_DDR4PPRTMG1_T_PGM_EXIT 24
`define REGB_FREQ2_CH0_DFLT_DDR4PPRTMG1_T_PGM_EXIT 6'h18
`define REGB_FREQ2_CH0_MSK_DDR4PPRTMG1 ( `REGB_FREQ2_CH0_MSK_DDR4PPRTMG1_T_PGMPST_X32 | `REGB_FREQ2_CH0_MSK_DDR4PPRTMG1_T_PGM_EXIT )
`define REGB_FREQ2_CH0_RWONLY_MSK_DDR4PPRTMG1 ( 32'h0 | `REGB_FREQ2_CH0_MSK_DDR4PPRTMG1_T_PGMPST_X32 | `REGB_FREQ2_CH0_MSK_DDR4PPRTMG1_T_PGM_EXIT  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_DDR4PPRTMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_DDR4PPRTMG1 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_DDR4PPRTMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_DDR4PPRTMG1 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_DDR4PPRTMG1 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_DDR4PPRTMG1_T_PGMPST_X32) << `REGB_FREQ2_CH0_OFFSET_DDR4PPRTMG1_T_PGMPST_X32) | ((`REGB_FREQ2_CH0_DFLT_DDR4PPRTMG1_T_PGM_EXIT) << `REGB_FREQ2_CH0_OFFSET_DDR4PPRTMG1_T_PGM_EXIT)  )
`define REGB_FREQ2_CH0_SIZE_DDR4PPRTMG1 30

// Register LNKECCCTL0 
`define REGB_FREQ2_CH0_LNKECCCTL0_ADDR `SHIFTAPBADDR( 32'h00200d80 )
`define REGB_FREQ2_CH0_MSK_LNKECCCTL0_WR_LINK_ECC_ENABLE 32'b00000000000000000000000000000001
`define REGB_FREQ2_CH0_SIZE_LNKECCCTL0_WR_LINK_ECC_ENABLE 1
`define REGB_FREQ2_CH0_OFFSET_LNKECCCTL0_WR_LINK_ECC_ENABLE 0
`define REGB_FREQ2_CH0_DFLT_LNKECCCTL0_WR_LINK_ECC_ENABLE 1'h0
`define REGB_FREQ2_CH0_MSK_LNKECCCTL0_RD_LINK_ECC_ENABLE 32'b00000000000000000000000000000010
`define REGB_FREQ2_CH0_SIZE_LNKECCCTL0_RD_LINK_ECC_ENABLE 1
`define REGB_FREQ2_CH0_OFFSET_LNKECCCTL0_RD_LINK_ECC_ENABLE 1
`define REGB_FREQ2_CH0_DFLT_LNKECCCTL0_RD_LINK_ECC_ENABLE 1'h0
`define REGB_FREQ2_CH0_MSK_LNKECCCTL0 ( `REGB_FREQ2_CH0_MSK_LNKECCCTL0_WR_LINK_ECC_ENABLE | `REGB_FREQ2_CH0_MSK_LNKECCCTL0_RD_LINK_ECC_ENABLE )
`define REGB_FREQ2_CH0_RWONLY_MSK_LNKECCCTL0 ( 32'h0 | `REGB_FREQ2_CH0_MSK_LNKECCCTL0_WR_LINK_ECC_ENABLE | `REGB_FREQ2_CH0_MSK_LNKECCCTL0_RD_LINK_ECC_ENABLE  )
`define REGB_FREQ2_CH0_ONEBITRO_MSK_LNKECCCTL0 ( 32'h0  )
`define REGB_FREQ2_CH0_COMPANION_MSK_LNKECCCTL0 ( 32'b0  )
`define REGB_FREQ2_CH0_ONETOSET_MSK_LNKECCCTL0 ( 32'h0  )
`define REGB_FREQ2_CH0_ONETOCLR_MSK_LNKECCCTL0 ( 32'h0  )
`define REGB_FREQ2_CH0_DFLT_LNKECCCTL0 ( 32'h0 | ((`REGB_FREQ2_CH0_DFLT_LNKECCCTL0_WR_LINK_ECC_ENABLE) << `REGB_FREQ2_CH0_OFFSET_LNKECCCTL0_WR_LINK_ECC_ENABLE) | ((`REGB_FREQ2_CH0_DFLT_LNKECCCTL0_RD_LINK_ECC_ENABLE) << `REGB_FREQ2_CH0_OFFSET_LNKECCCTL0_RD_LINK_ECC_ENABLE)  )
`define REGB_FREQ2_CH0_SIZE_LNKECCCTL0 2


`define UMCTL2_REGS_REGB_FREQ2_CH1_BASE_ADDRESS 32'h201000
`define UMCTL2_REGS_REGB_FREQ2_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ3_CH0_BASE_ADDRESS 32'h300000
`define UMCTL2_REGS_REGB_FREQ3_CH0_RANGE 32'h1000


// Register DRAMSET1TMG0 
`define REGB_FREQ3_CH0_DRAMSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00300000 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG0_T_RAS_MIN 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG0_T_RAS_MIN 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MIN 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG0_T_RAS_MIN 8'hf
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG0_T_RAS_MAX 32'b00000000000000001111111100000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG0_T_RAS_MAX 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MAX 8
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG0_T_RAS_MAX 8'h1b
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG0_T_FAW 32'b00000000111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG0_T_FAW 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG0_T_FAW 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG0_T_FAW 8'h10
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG0_WR2PRE 32'b11111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG0_WR2PRE 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG0_WR2PRE 24
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG0_WR2PRE 8'hf
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG0 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG0_T_RAS_MIN | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG0_T_RAS_MAX | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG0_T_FAW | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG0_WR2PRE )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG0_T_RAS_MIN | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG0_T_RAS_MAX |  `REGB_FREQ3_CH0_MSK_DRAMSET1TMG0_T_FAW |  `REGB_FREQ3_CH0_MSK_DRAMSET1TMG0_WR2PRE  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG0_T_RAS_MIN) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MIN) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG0_T_RAS_MAX) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG0_T_RAS_MAX) | (( `REGB_FREQ3_CH0_DFLT_DRAMSET1TMG0_T_FAW) <<  `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG0_T_FAW) | (( `REGB_FREQ3_CH0_DFLT_DRAMSET1TMG0_WR2PRE) <<  `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG0_WR2PRE)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG0 32

// Register DRAMSET1TMG1 
`define REGB_FREQ3_CH0_DRAMSET1TMG1_ADDR `SHIFTAPBADDR( 32'h00300004 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG1_T_RC 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG1_T_RC 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG1_T_RC 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG1_T_RC 8'h14
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG1_RD2PRE 32'b00000000000000001111111100000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG1_RD2PRE 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG1_RD2PRE 8
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG1_RD2PRE 8'h4
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG1_T_XP 32'b00000000001111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG1_T_XP 6
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG1_T_XP 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG1_T_XP 6'h8
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG1_T_RCD_WRITE 32'b11111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG1_T_RCD_WRITE 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG1_T_RCD_WRITE 24
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG1_T_RCD_WRITE 8'h5
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG1 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG1_T_RC | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG1_RD2PRE | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG1_T_XP | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG1_T_RCD_WRITE )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG1 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG1_T_RC | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG1_RD2PRE | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG1_T_XP | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG1_T_RCD_WRITE  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG1 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG1 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG1_T_RC) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG1_T_RC) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG1_RD2PRE) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG1_RD2PRE) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG1_T_XP) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG1_T_XP) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG1_T_RCD_WRITE) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG1_T_RCD_WRITE)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG1 32

// Register DRAMSET1TMG2 
`define REGB_FREQ3_CH0_DRAMSET1TMG2_ADDR `SHIFTAPBADDR( 32'h00300008 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG2_WR2RD 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG2_WR2RD 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG2_WR2RD 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG2_WR2RD 8'hd
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG2_RD2WR 32'b00000000000000001111111100000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG2_RD2WR 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG2_RD2WR 8
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG2_RD2WR 8'h6
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG2_READ_LATENCY 32'b00000000011111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG2_READ_LATENCY 7
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG2_READ_LATENCY 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG2_READ_LATENCY 7'h5
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG2_WRITE_LATENCY 32'b01111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG2_WRITE_LATENCY 7
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG2_WRITE_LATENCY 24
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG2_WRITE_LATENCY 7'h3
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG2 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG2_WR2RD | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG2_RD2WR | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG2_READ_LATENCY | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG2_WRITE_LATENCY )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG2 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG2_WR2RD | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG2_RD2WR | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG2_READ_LATENCY | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG2_WRITE_LATENCY  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG2 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG2 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG2_WR2RD) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG2_WR2RD) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG2_RD2WR) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG2_RD2WR) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG2_READ_LATENCY) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG2_READ_LATENCY) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG2_WRITE_LATENCY) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG2_WRITE_LATENCY)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG2 31

// Register DRAMSET1TMG3 
`define REGB_FREQ3_CH0_DRAMSET1TMG3_ADDR `SHIFTAPBADDR( 32'h0030000c )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG3_WR2MR 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG3_WR2MR 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG3_WR2MR 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG3_WR2MR 8'h4
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG3_RD2MR 32'b00000000000000001111111100000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG3_RD2MR 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG3_RD2MR 8
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG3_RD2MR 8'h4
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG3_T_MR 32'b00000000011111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG3_T_MR 7
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG3_T_MR 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG3_T_MR 7'h4
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG3 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG3_WR2MR | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG3_RD2MR | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG3_T_MR )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG3 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG3_WR2MR | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG3_RD2MR |  `REGB_FREQ3_CH0_MSK_DRAMSET1TMG3_T_MR  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG3 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG3 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG3 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG3 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG3 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG3_WR2MR) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG3_WR2MR) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG3_RD2MR) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG3_RD2MR) | (( `REGB_FREQ3_CH0_DFLT_DRAMSET1TMG3_T_MR) <<  `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG3_T_MR)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG3 23

// Register DRAMSET1TMG4 
`define REGB_FREQ3_CH0_DRAMSET1TMG4_ADDR `SHIFTAPBADDR( 32'h00300010 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG4_T_RP 32'b00000000000000000000000001111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG4_T_RP 7
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG4_T_RP 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG4_T_RP 7'h5
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG4_T_RRD 32'b00000000000000000011111100000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG4_T_RRD 6
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG4_T_RRD 8
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG4_T_RRD 6'h4
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG4_T_CCD 32'b00000000001111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG4_T_CCD 6
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG4_T_CCD 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG4_T_CCD 6'h4
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG4_T_RCD 32'b11111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG4_T_RCD 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG4_T_RCD 24
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG4_T_RCD 8'h5
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG4 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG4_T_RP | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG4_T_RRD | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG4_T_CCD | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG4_T_RCD )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG4 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG4_T_RP | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG4_T_RRD | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG4_T_CCD |  `REGB_FREQ3_CH0_MSK_DRAMSET1TMG4_T_RCD  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG4 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG4 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG4 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG4 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG4 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG4_T_RP) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG4_T_RP) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG4_T_RRD) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG4_T_RRD) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG4_T_CCD) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG4_T_CCD) | (( `REGB_FREQ3_CH0_DFLT_DRAMSET1TMG4_T_RCD) <<  `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG4_T_RCD)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG4 32

// Register DRAMSET1TMG5 
`define REGB_FREQ3_CH0_DRAMSET1TMG5_ADDR `SHIFTAPBADDR( 32'h00300014 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG5_T_CKE 32'b00000000000000000000000000111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG5_T_CKE 6
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG5_T_CKE 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG5_T_CKE 6'h3
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG5_T_CKESR 32'b00000000000000000111111100000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG5_T_CKESR 7
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG5_T_CKESR 8
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG5_T_CKESR 7'h4
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG5_T_CKSRE 32'b00000000011111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG5_T_CKSRE 7
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG5_T_CKSRE 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG5_T_CKSRE 7'h5
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG5_T_CKSRX 32'b00111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG5_T_CKSRX 6
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG5_T_CKSRX 24
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG5_T_CKSRX 6'h5
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG5 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG5_T_CKE | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG5_T_CKESR | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG5_T_CKSRE | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG5_T_CKSRX )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG5 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG5_T_CKE | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG5_T_CKESR |  `REGB_FREQ3_CH0_MSK_DRAMSET1TMG5_T_CKSRE |  `REGB_FREQ3_CH0_MSK_DRAMSET1TMG5_T_CKSRX  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG5 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG5 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG5 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG5 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG5 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG5_T_CKE) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG5_T_CKE) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG5_T_CKESR) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG5_T_CKESR) | (( `REGB_FREQ3_CH0_DFLT_DRAMSET1TMG5_T_CKSRE) <<  `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG5_T_CKSRE) | (( `REGB_FREQ3_CH0_DFLT_DRAMSET1TMG5_T_CKSRX) <<  `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG5_T_CKSRX)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG5 30

// Register DRAMSET1TMG6 
`define REGB_FREQ3_CH0_DRAMSET1TMG6_ADDR `SHIFTAPBADDR( 32'h00300018 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG6_T_CKCSX 32'b00000000000000000000000000111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG6_T_CKCSX 6
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG6_T_CKCSX 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG6_T_CKCSX 6'h5
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG6 `REGB_FREQ3_CH0_MSK_DRAMSET1TMG6_T_CKCSX
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG6 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG6_T_CKCSX  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG6 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG6 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG6 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG6 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG6 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG6_T_CKCSX) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG6_T_CKCSX)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG6 6

// Register DRAMSET1TMG7 
`define REGB_FREQ3_CH0_DRAMSET1TMG7_ADDR `SHIFTAPBADDR( 32'h0030001c )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG7_T_CSH 32'b00000000000000000000000000001111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG7_T_CSH 4
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG7_T_CSH 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG7_T_CSH 4'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG7_T_MRW_L 32'b00000001111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG7_T_MRW_L 9
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG7_T_MRW_L 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG7_T_MRW_L 9'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG7 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG7_T_CSH | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG7_T_MRW_L )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG7 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG7_T_CSH  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG7 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG7 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG7 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG7 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG7 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG7_T_CSH) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG7_T_CSH)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG7 25


// Register DRAMSET1TMG9 
`define REGB_FREQ3_CH0_DRAMSET1TMG9_ADDR `SHIFTAPBADDR( 32'h00300024 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG9_WR2RD_S 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG9_WR2RD_S 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG9_WR2RD_S 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG9_WR2RD_S 8'hd
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG9_T_RRD_S 32'b00000000000000000011111100000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG9_T_RRD_S 6
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG9_T_RRD_S 8
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG9_T_RRD_S 6'h4
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG9_T_CCD_S 32'b00000000000111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG9_T_CCD_S 5
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG9_T_CCD_S 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG9_T_CCD_S 5'h4
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG9_DDR4_WR_PREAMBLE 32'b01000000000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG9_DDR4_WR_PREAMBLE 1
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG9_DDR4_WR_PREAMBLE 30
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG9_DDR4_WR_PREAMBLE 1'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG9 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG9_WR2RD_S | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG9_T_RRD_S | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG9_T_CCD_S | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG9_DDR4_WR_PREAMBLE )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG9 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG9_WR2RD_S | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG9_T_RRD_S | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG9_T_CCD_S  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG9 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG9 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG9 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG9 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG9 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG9_WR2RD_S) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG9_WR2RD_S) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG9_T_RRD_S) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG9_T_RRD_S) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG9_T_CCD_S) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG9_T_CCD_S)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG9 31



// Register DRAMSET1TMG12 
`define REGB_FREQ3_CH0_DRAMSET1TMG12_ADDR `SHIFTAPBADDR( 32'h00300030 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG12_T_MRD_PDA 32'b00000000000000000000000000111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG12_T_MRD_PDA 6
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG12_T_MRD_PDA 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG12_T_MRD_PDA 6'h10
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG12_T_CMDCKE 32'b00000000000011110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG12_T_CMDCKE 4
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG12_T_CMDCKE 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG12_T_CMDCKE 4'h2
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG12_T_WR_MPR 32'b01111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG12_T_WR_MPR 7
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG12_T_WR_MPR 24
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG12_T_WR_MPR 7'h1a
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG12 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG12_T_MRD_PDA | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG12_T_CMDCKE | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG12_T_WR_MPR )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG12 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG12_T_CMDCKE  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG12 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG12 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG12 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG12 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG12 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG12_T_CMDCKE) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG12_T_CMDCKE)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG12 31

// Register DRAMSET1TMG13 
`define REGB_FREQ3_CH0_DRAMSET1TMG13_ADDR `SHIFTAPBADDR( 32'h00300034 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG13_T_PPD 32'b00000000000000000000000000001111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG13_T_PPD 4
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG13_T_PPD 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG13_T_PPD 4'h4
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG13_T_CCD_W2 32'b00000000000000000000111111110000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG13_T_CCD_W2 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG13_T_CCD_W2 4
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG13_T_CCD_W2 8'h10
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG13_T_CCD_MW 32'b00000000011111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG13_T_CCD_MW 7
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG13_T_CCD_MW 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG13_T_CCD_MW 7'h20
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG13_ODTLOFF 32'b01111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG13_ODTLOFF 7
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG13_ODTLOFF 24
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG13_ODTLOFF 7'h1c
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG13 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG13_T_PPD | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG13_T_CCD_W2 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG13_T_CCD_MW | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG13_ODTLOFF )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG13 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG13_T_PPD | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG13_T_CCD_MW | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG13_ODTLOFF  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG13 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG13 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG13 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG13 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG13 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG13_T_PPD) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG13_T_PPD) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG13_T_CCD_MW) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG13_T_CCD_MW) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG13_ODTLOFF) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG13_ODTLOFF)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG13 31

// Register DRAMSET1TMG14 
`define REGB_FREQ3_CH0_DRAMSET1TMG14_ADDR `SHIFTAPBADDR( 32'h00300038 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG14_T_XSR 32'b00000000000000000000111111111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG14_T_XSR 12
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG14_T_XSR 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG14_T_XSR 12'ha0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG14_T_OSCO 32'b00000001111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG14_T_OSCO 9
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG14_T_OSCO 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG14_T_OSCO 9'h8
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG14 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG14_T_XSR | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG14_T_OSCO )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG14 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG14_T_XSR | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG14_T_OSCO  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG14 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG14 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG14 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG14 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG14 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG14_T_XSR) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG14_T_XSR) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG14_T_OSCO) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG14_T_OSCO)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG14 25



// Register DRAMSET1TMG17 
`define REGB_FREQ3_CH0_DRAMSET1TMG17_ADDR `SHIFTAPBADDR( 32'h00300044 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG17_T_VRCG_DISABLE 32'b00000000000000000000001111111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG17_T_VRCG_DISABLE 10
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_DISABLE 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG17_T_VRCG_DISABLE 10'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG17_T_VRCG_ENABLE 32'b00000011111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG17_T_VRCG_ENABLE 10
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_ENABLE 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG17_T_VRCG_ENABLE 10'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG17 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG17_T_VRCG_DISABLE | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG17_T_VRCG_ENABLE )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG17 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG17_T_VRCG_DISABLE | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG17_T_VRCG_ENABLE  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG17 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG17 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG17 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG17 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG17 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG17_T_VRCG_DISABLE) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_DISABLE) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG17_T_VRCG_ENABLE) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG17_T_VRCG_ENABLE)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG17 26





// Register DRAMSET1TMG23 
`define REGB_FREQ3_CH0_DRAMSET1TMG23_ADDR `SHIFTAPBADDR( 32'h0030005c )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG23_T_PDN 32'b00000000000000000000111111111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG23_T_PDN 12
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG23_T_PDN 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG23_T_PDN 12'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG23_T_XSR_DSM_X1024 32'b00000000111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG23_T_XSR_DSM_X1024 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG23_T_XSR_DSM_X1024 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG23_T_XSR_DSM_X1024 8'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG23 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG23_T_PDN | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG23_T_XSR_DSM_X1024 )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG23 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG23_T_PDN | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG23_T_XSR_DSM_X1024  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG23 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG23 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG23 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG23 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG23 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG23_T_PDN) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG23_T_PDN) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG23_T_XSR_DSM_X1024) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG23_T_XSR_DSM_X1024)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG23 24

// Register DRAMSET1TMG24 
`define REGB_FREQ3_CH0_DRAMSET1TMG24_ADDR `SHIFTAPBADDR( 32'h00300060 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG24_MAX_WR_SYNC 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG24_MAX_WR_SYNC 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG24_MAX_WR_SYNC 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG24_MAX_WR_SYNC 8'hf
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG24_MAX_RD_SYNC 32'b00000000000000001111111100000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG24_MAX_RD_SYNC 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG24_MAX_RD_SYNC 8
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG24_MAX_RD_SYNC 8'hf
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG24_RD2WR_S 32'b00000000111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG24_RD2WR_S 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG24_RD2WR_S 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG24_RD2WR_S 8'hf
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG24_BANK_ORG 32'b00000011000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG24_BANK_ORG 2
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG24_BANK_ORG 24
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG24_BANK_ORG 2'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG24 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG24_MAX_WR_SYNC | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG24_MAX_RD_SYNC | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG24_RD2WR_S | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG24_BANK_ORG )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG24 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG24_MAX_WR_SYNC | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG24_MAX_RD_SYNC | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG24_RD2WR_S | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG24_BANK_ORG  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG24 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG24 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG24 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG24 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG24 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG24_MAX_WR_SYNC) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG24_MAX_WR_SYNC) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG24_MAX_RD_SYNC) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG24_MAX_RD_SYNC) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG24_RD2WR_S) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG24_RD2WR_S) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG24_BANK_ORG) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG24_BANK_ORG)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG24 26

// Register DRAMSET1TMG25 
`define REGB_FREQ3_CH0_DRAMSET1TMG25_ADDR `SHIFTAPBADDR( 32'h00300064 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG25_RDA2PRE 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG25_RDA2PRE 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG25_RDA2PRE 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG25_RDA2PRE 8'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG25_WRA2PRE 32'b00000000000000001111111100000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG25_WRA2PRE 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG25_WRA2PRE 8
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG25_WRA2PRE 8'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 32'b00000000000001110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 3
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE 3'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG25 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG25_RDA2PRE | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG25_WRA2PRE | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG25 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG25_RDA2PRE | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG25_WRA2PRE | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG25 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG25 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG25 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG25 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG25 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG25_RDA2PRE) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG25_RDA2PRE) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG25_WRA2PRE) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG25_WRA2PRE) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG25 19





// Register DRAMSET1TMG30 
`define REGB_FREQ3_CH0_DRAMSET1TMG30_ADDR `SHIFTAPBADDR( 32'h00300078 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG30_MRR2RD 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG30_MRR2RD 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG30_MRR2RD 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG30_MRR2RD 8'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG30_MRR2WR 32'b00000000000000001111111100000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG30_MRR2WR 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG30_MRR2WR 8
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG30_MRR2WR 8'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG30_MRR2MRW 32'b00000000111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG30_MRR2MRW 8
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG30_MRR2MRW 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG30_MRR2MRW 8'h0
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG30 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG30_MRR2RD | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG30_MRR2WR | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG30_MRR2MRW )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG30 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG30_MRR2RD | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG30_MRR2WR | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG30_MRR2MRW  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG30 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG30 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG30 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG30 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG30 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG30_MRR2RD) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG30_MRR2RD) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG30_MRR2WR) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG30_MRR2WR) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG30_MRR2MRW) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG30_MRR2MRW)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG30 24


// Register DRAMSET1TMG32 
`define REGB_FREQ3_CH0_DRAMSET1TMG32_ADDR `SHIFTAPBADDR( 32'h00300080 )
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG32_WS_FS2WCK_SUS 32'b00000000000000000000000000001111
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG32_WS_FS2WCK_SUS 4
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG32_WS_FS2WCK_SUS 0
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG32_WS_FS2WCK_SUS 4'h8
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG32_T_WCKSUS 32'b00000000000000000000111100000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG32_T_WCKSUS 4
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG32_T_WCKSUS 8
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG32_T_WCKSUS 4'h4
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG32_WS_OFF2WS_FS 32'b00000000000011110000000000000000
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG32_WS_OFF2WS_FS 4
`define REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG32_WS_OFF2WS_FS 16
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG32_WS_OFF2WS_FS 4'h3
`define REGB_FREQ3_CH0_MSK_DRAMSET1TMG32 ( `REGB_FREQ3_CH0_MSK_DRAMSET1TMG32_WS_FS2WCK_SUS | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG32_T_WCKSUS | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG32_WS_OFF2WS_FS )
`define REGB_FREQ3_CH0_RWONLY_MSK_DRAMSET1TMG32 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG32_WS_FS2WCK_SUS | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG32_T_WCKSUS | `REGB_FREQ3_CH0_MSK_DRAMSET1TMG32_WS_OFF2WS_FS  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DRAMSET1TMG32 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DRAMSET1TMG32 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DRAMSET1TMG32 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DRAMSET1TMG32 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DRAMSET1TMG32 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG32_WS_FS2WCK_SUS) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG32_WS_FS2WCK_SUS) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG32_T_WCKSUS) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG32_T_WCKSUS) | ((`REGB_FREQ3_CH0_DFLT_DRAMSET1TMG32_WS_OFF2WS_FS) << `REGB_FREQ3_CH0_OFFSET_DRAMSET1TMG32_WS_OFF2WS_FS)  )
`define REGB_FREQ3_CH0_SIZE_DRAMSET1TMG32 20































// Register INITMR0 
`define REGB_FREQ3_CH0_INITMR0_ADDR `SHIFTAPBADDR( 32'h00300500 )
`define REGB_FREQ3_CH0_MSK_INITMR0_EMR 32'b00000000000000001111111111111111
`define REGB_FREQ3_CH0_SIZE_INITMR0_EMR 16
`define REGB_FREQ3_CH0_OFFSET_INITMR0_EMR 0
`define REGB_FREQ3_CH0_DFLT_INITMR0_EMR 16'h510
`define REGB_FREQ3_CH0_MSK_INITMR0_MR 32'b11111111111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_INITMR0_MR 16
`define REGB_FREQ3_CH0_OFFSET_INITMR0_MR 16
`define REGB_FREQ3_CH0_DFLT_INITMR0_MR 16'h0
`define REGB_FREQ3_CH0_MSK_INITMR0 ( `REGB_FREQ3_CH0_MSK_INITMR0_EMR | `REGB_FREQ3_CH0_MSK_INITMR0_MR )
`define REGB_FREQ3_CH0_RWONLY_MSK_INITMR0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_INITMR0_EMR | `REGB_FREQ3_CH0_MSK_INITMR0_MR  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_INITMR0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_INITMR0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_INITMR0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_INITMR0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_INITMR0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_INITMR0_EMR) << `REGB_FREQ3_CH0_OFFSET_INITMR0_EMR) | ((`REGB_FREQ3_CH0_DFLT_INITMR0_MR) << `REGB_FREQ3_CH0_OFFSET_INITMR0_MR)  )
`define REGB_FREQ3_CH0_SIZE_INITMR0 32

// Register INITMR1 
`define REGB_FREQ3_CH0_INITMR1_ADDR `SHIFTAPBADDR( 32'h00300504 )
`define REGB_FREQ3_CH0_MSK_INITMR1_EMR3 32'b00000000000000001111111111111111
`define REGB_FREQ3_CH0_SIZE_INITMR1_EMR3 16
`define REGB_FREQ3_CH0_OFFSET_INITMR1_EMR3 0
`define REGB_FREQ3_CH0_DFLT_INITMR1_EMR3 16'h0
`define REGB_FREQ3_CH0_MSK_INITMR1_EMR2 32'b11111111111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_INITMR1_EMR2 16
`define REGB_FREQ3_CH0_OFFSET_INITMR1_EMR2 16
`define REGB_FREQ3_CH0_DFLT_INITMR1_EMR2 16'h0
`define REGB_FREQ3_CH0_MSK_INITMR1 ( `REGB_FREQ3_CH0_MSK_INITMR1_EMR3 | `REGB_FREQ3_CH0_MSK_INITMR1_EMR2 )
`define REGB_FREQ3_CH0_RWONLY_MSK_INITMR1 ( 32'h0 | `REGB_FREQ3_CH0_MSK_INITMR1_EMR3 | `REGB_FREQ3_CH0_MSK_INITMR1_EMR2  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_INITMR1 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_INITMR1 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_INITMR1 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_INITMR1 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_INITMR1 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_INITMR1_EMR3) << `REGB_FREQ3_CH0_OFFSET_INITMR1_EMR3) | ((`REGB_FREQ3_CH0_DFLT_INITMR1_EMR2) << `REGB_FREQ3_CH0_OFFSET_INITMR1_EMR2)  )
`define REGB_FREQ3_CH0_SIZE_INITMR1 32

// Register INITMR2 
`define REGB_FREQ3_CH0_INITMR2_ADDR `SHIFTAPBADDR( 32'h00300508 )
`define REGB_FREQ3_CH0_MSK_INITMR2_MR5 32'b00000000000000001111111111111111
`define REGB_FREQ3_CH0_SIZE_INITMR2_MR5 16
`define REGB_FREQ3_CH0_OFFSET_INITMR2_MR5 0
`define REGB_FREQ3_CH0_DFLT_INITMR2_MR5 16'h0
`define REGB_FREQ3_CH0_MSK_INITMR2_MR4 32'b11111111111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_INITMR2_MR4 16
`define REGB_FREQ3_CH0_OFFSET_INITMR2_MR4 16
`define REGB_FREQ3_CH0_DFLT_INITMR2_MR4 16'h0
`define REGB_FREQ3_CH0_MSK_INITMR2 ( `REGB_FREQ3_CH0_MSK_INITMR2_MR5 | `REGB_FREQ3_CH0_MSK_INITMR2_MR4 )
`define REGB_FREQ3_CH0_RWONLY_MSK_INITMR2 ( 32'h0 | `REGB_FREQ3_CH0_MSK_INITMR2_MR5 | `REGB_FREQ3_CH0_MSK_INITMR2_MR4  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_INITMR2 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_INITMR2 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_INITMR2 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_INITMR2 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_INITMR2 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_INITMR2_MR5) << `REGB_FREQ3_CH0_OFFSET_INITMR2_MR5) | ((`REGB_FREQ3_CH0_DFLT_INITMR2_MR4) << `REGB_FREQ3_CH0_OFFSET_INITMR2_MR4)  )
`define REGB_FREQ3_CH0_SIZE_INITMR2 32

// Register INITMR3 
`define REGB_FREQ3_CH0_INITMR3_ADDR `SHIFTAPBADDR( 32'h0030050c )
`define REGB_FREQ3_CH0_MSK_INITMR3_MR6 32'b00000000000000001111111111111111
`define REGB_FREQ3_CH0_SIZE_INITMR3_MR6 16
`define REGB_FREQ3_CH0_OFFSET_INITMR3_MR6 0
`define REGB_FREQ3_CH0_DFLT_INITMR3_MR6 16'h0
`define REGB_FREQ3_CH0_MSK_INITMR3_MR22 32'b11111111111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_INITMR3_MR22 16
`define REGB_FREQ3_CH0_OFFSET_INITMR3_MR22 16
`define REGB_FREQ3_CH0_DFLT_INITMR3_MR22 16'h0
`define REGB_FREQ3_CH0_MSK_INITMR3 ( `REGB_FREQ3_CH0_MSK_INITMR3_MR6 | `REGB_FREQ3_CH0_MSK_INITMR3_MR22 )
`define REGB_FREQ3_CH0_RWONLY_MSK_INITMR3 ( 32'h0 | `REGB_FREQ3_CH0_MSK_INITMR3_MR6 | `REGB_FREQ3_CH0_MSK_INITMR3_MR22  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_INITMR3 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_INITMR3 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_INITMR3 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_INITMR3 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_INITMR3 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_INITMR3_MR6) << `REGB_FREQ3_CH0_OFFSET_INITMR3_MR6) | ((`REGB_FREQ3_CH0_DFLT_INITMR3_MR22) << `REGB_FREQ3_CH0_OFFSET_INITMR3_MR22)  )
`define REGB_FREQ3_CH0_SIZE_INITMR3 32

// Register DFITMG0 
`define REGB_FREQ3_CH0_DFITMG0_ADDR `SHIFTAPBADDR( 32'h00300580 )
`define REGB_FREQ3_CH0_MSK_DFITMG0_DFI_TPHY_WRLAT 32'b00000000000000000000000001111111
`define REGB_FREQ3_CH0_SIZE_DFITMG0_DFI_TPHY_WRLAT 7
`define REGB_FREQ3_CH0_OFFSET_DFITMG0_DFI_TPHY_WRLAT 0
`define REGB_FREQ3_CH0_DFLT_DFITMG0_DFI_TPHY_WRLAT 7'h2
`define REGB_FREQ3_CH0_MSK_DFITMG0_DFI_TPHY_WRDATA 32'b00000000000000000011111100000000
`define REGB_FREQ3_CH0_SIZE_DFITMG0_DFI_TPHY_WRDATA 6
`define REGB_FREQ3_CH0_OFFSET_DFITMG0_DFI_TPHY_WRDATA 8
`define REGB_FREQ3_CH0_DFLT_DFITMG0_DFI_TPHY_WRDATA 6'h0
`define REGB_FREQ3_CH0_MSK_DFITMG0_DFI_T_RDDATA_EN 32'b00000000011111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DFITMG0_DFI_T_RDDATA_EN 7
`define REGB_FREQ3_CH0_OFFSET_DFITMG0_DFI_T_RDDATA_EN 16
`define REGB_FREQ3_CH0_DFLT_DFITMG0_DFI_T_RDDATA_EN 7'h2
`define REGB_FREQ3_CH0_MSK_DFITMG0_DFI_T_CTRL_DELAY 32'b00011111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DFITMG0_DFI_T_CTRL_DELAY 5
`define REGB_FREQ3_CH0_OFFSET_DFITMG0_DFI_T_CTRL_DELAY 24
`define REGB_FREQ3_CH0_DFLT_DFITMG0_DFI_T_CTRL_DELAY 5'h7
`define REGB_FREQ3_CH0_MSK_DFITMG0 ( `REGB_FREQ3_CH0_MSK_DFITMG0_DFI_TPHY_WRLAT | `REGB_FREQ3_CH0_MSK_DFITMG0_DFI_TPHY_WRDATA | `REGB_FREQ3_CH0_MSK_DFITMG0_DFI_T_RDDATA_EN | `REGB_FREQ3_CH0_MSK_DFITMG0_DFI_T_CTRL_DELAY )
`define REGB_FREQ3_CH0_RWONLY_MSK_DFITMG0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DFITMG0_DFI_TPHY_WRLAT | `REGB_FREQ3_CH0_MSK_DFITMG0_DFI_TPHY_WRDATA | `REGB_FREQ3_CH0_MSK_DFITMG0_DFI_T_RDDATA_EN | `REGB_FREQ3_CH0_MSK_DFITMG0_DFI_T_CTRL_DELAY  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DFITMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DFITMG0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DFITMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DFITMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DFITMG0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DFITMG0_DFI_TPHY_WRLAT) << `REGB_FREQ3_CH0_OFFSET_DFITMG0_DFI_TPHY_WRLAT) | ((`REGB_FREQ3_CH0_DFLT_DFITMG0_DFI_TPHY_WRDATA) << `REGB_FREQ3_CH0_OFFSET_DFITMG0_DFI_TPHY_WRDATA) | ((`REGB_FREQ3_CH0_DFLT_DFITMG0_DFI_T_RDDATA_EN) << `REGB_FREQ3_CH0_OFFSET_DFITMG0_DFI_T_RDDATA_EN) | ((`REGB_FREQ3_CH0_DFLT_DFITMG0_DFI_T_CTRL_DELAY) << `REGB_FREQ3_CH0_OFFSET_DFITMG0_DFI_T_CTRL_DELAY)  )
`define REGB_FREQ3_CH0_SIZE_DFITMG0 29

// Register DFITMG1 
`define REGB_FREQ3_CH0_DFITMG1_ADDR `SHIFTAPBADDR( 32'h00300584 )
`define REGB_FREQ3_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE 32'b00000000000000000000000000011111
`define REGB_FREQ3_CH0_SIZE_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5
`define REGB_FREQ3_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE 0
`define REGB_FREQ3_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE 5'h4
`define REGB_FREQ3_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE 32'b00000000000000000001111100000000
`define REGB_FREQ3_CH0_SIZE_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5
`define REGB_FREQ3_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE 8
`define REGB_FREQ3_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE 5'h4
`define REGB_FREQ3_CH0_MSK_DFITMG1_DFI_T_WRDATA_DELAY 32'b00000000000111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DFITMG1_DFI_T_WRDATA_DELAY 5
`define REGB_FREQ3_CH0_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY 16
`define REGB_FREQ3_CH0_DFLT_DFITMG1_DFI_T_WRDATA_DELAY 5'h0
`define REGB_FREQ3_CH0_MSK_DFITMG1_DFI_T_PARIN_LAT 32'b00000011000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DFITMG1_DFI_T_PARIN_LAT 2
`define REGB_FREQ3_CH0_OFFSET_DFITMG1_DFI_T_PARIN_LAT 24
`define REGB_FREQ3_CH0_DFLT_DFITMG1_DFI_T_PARIN_LAT 2'h0
`define REGB_FREQ3_CH0_MSK_DFITMG1_DFI_T_CMD_LAT 32'b11110000000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DFITMG1_DFI_T_CMD_LAT 4
`define REGB_FREQ3_CH0_OFFSET_DFITMG1_DFI_T_CMD_LAT 28
`define REGB_FREQ3_CH0_DFLT_DFITMG1_DFI_T_CMD_LAT 4'h0
`define REGB_FREQ3_CH0_MSK_DFITMG1 ( `REGB_FREQ3_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `REGB_FREQ3_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `REGB_FREQ3_CH0_MSK_DFITMG1_DFI_T_WRDATA_DELAY | `REGB_FREQ3_CH0_MSK_DFITMG1_DFI_T_PARIN_LAT | `REGB_FREQ3_CH0_MSK_DFITMG1_DFI_T_CMD_LAT )
`define REGB_FREQ3_CH0_RWONLY_MSK_DFITMG1 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_ENABLE | `REGB_FREQ3_CH0_MSK_DFITMG1_DFI_T_DRAM_CLK_DISABLE | `REGB_FREQ3_CH0_MSK_DFITMG1_DFI_T_WRDATA_DELAY  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DFITMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DFITMG1 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DFITMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DFITMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DFITMG1 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_ENABLE) << `REGB_FREQ3_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_ENABLE) | ((`REGB_FREQ3_CH0_DFLT_DFITMG1_DFI_T_DRAM_CLK_DISABLE) << `REGB_FREQ3_CH0_OFFSET_DFITMG1_DFI_T_DRAM_CLK_DISABLE) | ((`REGB_FREQ3_CH0_DFLT_DFITMG1_DFI_T_WRDATA_DELAY) << `REGB_FREQ3_CH0_OFFSET_DFITMG1_DFI_T_WRDATA_DELAY)  )
`define REGB_FREQ3_CH0_SIZE_DFITMG1 32

// Register DFITMG2 
`define REGB_FREQ3_CH0_DFITMG2_ADDR `SHIFTAPBADDR( 32'h00300588 )
`define REGB_FREQ3_CH0_MSK_DFITMG2_DFI_TPHY_WRCSLAT 32'b00000000000000000000000001111111
`define REGB_FREQ3_CH0_SIZE_DFITMG2_DFI_TPHY_WRCSLAT 7
`define REGB_FREQ3_CH0_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT 0
`define REGB_FREQ3_CH0_DFLT_DFITMG2_DFI_TPHY_WRCSLAT 7'h2
`define REGB_FREQ3_CH0_MSK_DFITMG2_DFI_TPHY_RDCSLAT 32'b00000000000000000111111100000000
`define REGB_FREQ3_CH0_SIZE_DFITMG2_DFI_TPHY_RDCSLAT 7
`define REGB_FREQ3_CH0_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT 8
`define REGB_FREQ3_CH0_DFLT_DFITMG2_DFI_TPHY_RDCSLAT 7'h2
`define REGB_FREQ3_CH0_MSK_DFITMG2_DFI_TWCK_DELAY 32'b00000000001111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DFITMG2_DFI_TWCK_DELAY 6
`define REGB_FREQ3_CH0_OFFSET_DFITMG2_DFI_TWCK_DELAY 16
`define REGB_FREQ3_CH0_DFLT_DFITMG2_DFI_TWCK_DELAY 6'h0
`define REGB_FREQ3_CH0_MSK_DFITMG2 ( `REGB_FREQ3_CH0_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `REGB_FREQ3_CH0_MSK_DFITMG2_DFI_TPHY_RDCSLAT | `REGB_FREQ3_CH0_MSK_DFITMG2_DFI_TWCK_DELAY )
`define REGB_FREQ3_CH0_RWONLY_MSK_DFITMG2 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DFITMG2_DFI_TPHY_WRCSLAT | `REGB_FREQ3_CH0_MSK_DFITMG2_DFI_TPHY_RDCSLAT | `REGB_FREQ3_CH0_MSK_DFITMG2_DFI_TWCK_DELAY  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DFITMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DFITMG2 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DFITMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DFITMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DFITMG2 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DFITMG2_DFI_TPHY_WRCSLAT) << `REGB_FREQ3_CH0_OFFSET_DFITMG2_DFI_TPHY_WRCSLAT) | ((`REGB_FREQ3_CH0_DFLT_DFITMG2_DFI_TPHY_RDCSLAT) << `REGB_FREQ3_CH0_OFFSET_DFITMG2_DFI_TPHY_RDCSLAT) | ((`REGB_FREQ3_CH0_DFLT_DFITMG2_DFI_TWCK_DELAY) << `REGB_FREQ3_CH0_OFFSET_DFITMG2_DFI_TWCK_DELAY)  )
`define REGB_FREQ3_CH0_SIZE_DFITMG2 22


// Register DFITMG4 
`define REGB_FREQ3_CH0_DFITMG4_ADDR `SHIFTAPBADDR( 32'h00300590 )
`define REGB_FREQ3_CH0_MSK_DFITMG4_DFI_TWCK_DIS 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_DFITMG4_DFI_TWCK_DIS 8
`define REGB_FREQ3_CH0_OFFSET_DFITMG4_DFI_TWCK_DIS 0
`define REGB_FREQ3_CH0_DFLT_DFITMG4_DFI_TWCK_DIS 8'h0
`define REGB_FREQ3_CH0_MSK_DFITMG4_DFI_TWCK_EN_FS 32'b00000000000000001111111100000000
`define REGB_FREQ3_CH0_SIZE_DFITMG4_DFI_TWCK_EN_FS 8
`define REGB_FREQ3_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_FS 8
`define REGB_FREQ3_CH0_DFLT_DFITMG4_DFI_TWCK_EN_FS 8'h0
`define REGB_FREQ3_CH0_MSK_DFITMG4_DFI_TWCK_EN_WR 32'b00000000111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DFITMG4_DFI_TWCK_EN_WR 8
`define REGB_FREQ3_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_WR 16
`define REGB_FREQ3_CH0_DFLT_DFITMG4_DFI_TWCK_EN_WR 8'h0
`define REGB_FREQ3_CH0_MSK_DFITMG4_DFI_TWCK_EN_RD 32'b11111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DFITMG4_DFI_TWCK_EN_RD 8
`define REGB_FREQ3_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_RD 24
`define REGB_FREQ3_CH0_DFLT_DFITMG4_DFI_TWCK_EN_RD 8'h0
`define REGB_FREQ3_CH0_MSK_DFITMG4 ( `REGB_FREQ3_CH0_MSK_DFITMG4_DFI_TWCK_DIS | `REGB_FREQ3_CH0_MSK_DFITMG4_DFI_TWCK_EN_FS | `REGB_FREQ3_CH0_MSK_DFITMG4_DFI_TWCK_EN_WR | `REGB_FREQ3_CH0_MSK_DFITMG4_DFI_TWCK_EN_RD )
`define REGB_FREQ3_CH0_RWONLY_MSK_DFITMG4 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DFITMG4_DFI_TWCK_DIS | `REGB_FREQ3_CH0_MSK_DFITMG4_DFI_TWCK_EN_FS | `REGB_FREQ3_CH0_MSK_DFITMG4_DFI_TWCK_EN_WR | `REGB_FREQ3_CH0_MSK_DFITMG4_DFI_TWCK_EN_RD  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DFITMG4 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DFITMG4 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DFITMG4 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DFITMG4 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DFITMG4 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DFITMG4_DFI_TWCK_DIS) << `REGB_FREQ3_CH0_OFFSET_DFITMG4_DFI_TWCK_DIS) | ((`REGB_FREQ3_CH0_DFLT_DFITMG4_DFI_TWCK_EN_FS) << `REGB_FREQ3_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_FS) | ((`REGB_FREQ3_CH0_DFLT_DFITMG4_DFI_TWCK_EN_WR) << `REGB_FREQ3_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_WR) | ((`REGB_FREQ3_CH0_DFLT_DFITMG4_DFI_TWCK_EN_RD) << `REGB_FREQ3_CH0_OFFSET_DFITMG4_DFI_TWCK_EN_RD)  )
`define REGB_FREQ3_CH0_SIZE_DFITMG4 32

// Register DFITMG5 
`define REGB_FREQ3_CH0_DFITMG5_ADDR `SHIFTAPBADDR( 32'h00300594 )
`define REGB_FREQ3_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_POST 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_DFITMG5_DFI_TWCK_TOGGLE_POST 8
`define REGB_FREQ3_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_POST 0
`define REGB_FREQ3_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_POST 8'h0
`define REGB_FREQ3_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_CS 32'b00000000000000001111111100000000
`define REGB_FREQ3_CH0_SIZE_DFITMG5_DFI_TWCK_TOGGLE_CS 8
`define REGB_FREQ3_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_CS 8
`define REGB_FREQ3_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_CS 8'h0
`define REGB_FREQ3_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE 32'b00000000111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DFITMG5_DFI_TWCK_TOGGLE 8
`define REGB_FREQ3_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE 16
`define REGB_FREQ3_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE 8'h0
`define REGB_FREQ3_CH0_MSK_DFITMG5_DFI_TWCK_FAST_TOGGLE 32'b11111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DFITMG5_DFI_TWCK_FAST_TOGGLE 8
`define REGB_FREQ3_CH0_OFFSET_DFITMG5_DFI_TWCK_FAST_TOGGLE 24
`define REGB_FREQ3_CH0_DFLT_DFITMG5_DFI_TWCK_FAST_TOGGLE 8'h0
`define REGB_FREQ3_CH0_MSK_DFITMG5 ( `REGB_FREQ3_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_POST | `REGB_FREQ3_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_CS | `REGB_FREQ3_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE | `REGB_FREQ3_CH0_MSK_DFITMG5_DFI_TWCK_FAST_TOGGLE )
`define REGB_FREQ3_CH0_RWONLY_MSK_DFITMG5 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_POST | `REGB_FREQ3_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE_CS | `REGB_FREQ3_CH0_MSK_DFITMG5_DFI_TWCK_TOGGLE | `REGB_FREQ3_CH0_MSK_DFITMG5_DFI_TWCK_FAST_TOGGLE  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DFITMG5 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DFITMG5 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DFITMG5 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DFITMG5 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DFITMG5 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_POST) << `REGB_FREQ3_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_POST) | ((`REGB_FREQ3_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE_CS) << `REGB_FREQ3_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE_CS) | ((`REGB_FREQ3_CH0_DFLT_DFITMG5_DFI_TWCK_TOGGLE) << `REGB_FREQ3_CH0_OFFSET_DFITMG5_DFI_TWCK_TOGGLE) | ((`REGB_FREQ3_CH0_DFLT_DFITMG5_DFI_TWCK_FAST_TOGGLE) << `REGB_FREQ3_CH0_OFFSET_DFITMG5_DFI_TWCK_FAST_TOGGLE)  )
`define REGB_FREQ3_CH0_SIZE_DFITMG5 32

// Register DFITMG6 
`define REGB_FREQ3_CH0_DFITMG6_ADDR `SHIFTAPBADDR( 32'h00300598 )
`define REGB_FREQ3_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 8
`define REGB_FREQ3_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 0
`define REGB_FREQ3_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD 8'h0
`define REGB_FREQ3_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 32'b00000000000000000000000100000000
`define REGB_FREQ3_CH0_SIZE_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 1
`define REGB_FREQ3_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 8
`define REGB_FREQ3_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN 1'h0
`define REGB_FREQ3_CH0_MSK_DFITMG6 ( `REGB_FREQ3_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD | `REGB_FREQ3_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN )
`define REGB_FREQ3_CH0_RWONLY_MSK_DFITMG6 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD | `REGB_FREQ3_CH0_MSK_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DFITMG6 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DFITMG6 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DFITMG6 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DFITMG6 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DFITMG6 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD) << `REGB_FREQ3_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD) | ((`REGB_FREQ3_CH0_DFLT_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN) << `REGB_FREQ3_CH0_OFFSET_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN)  )
`define REGB_FREQ3_CH0_SIZE_DFITMG6 9


// Register DFIUPDTMG1 
`define REGB_FREQ3_CH0_DFIUPDTMG1_ADDR `SHIFTAPBADDR( 32'h003005ac )
`define REGB_FREQ3_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 8
`define REGB_FREQ3_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 0
`define REGB_FREQ3_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 8'h1
`define REGB_FREQ3_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 32'b00000000111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 8
`define REGB_FREQ3_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 16
`define REGB_FREQ3_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 8'h1
`define REGB_FREQ3_CH0_MSK_DFIUPDTMG1 ( `REGB_FREQ3_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 | `REGB_FREQ3_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 )
`define REGB_FREQ3_CH0_RWONLY_MSK_DFIUPDTMG1 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 | `REGB_FREQ3_CH0_MSK_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DFIUPDTMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DFIUPDTMG1 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DFIUPDTMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DFIUPDTMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DFIUPDTMG1 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024) << `REGB_FREQ3_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024) | ((`REGB_FREQ3_CH0_DFLT_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024) << `REGB_FREQ3_CH0_OFFSET_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024)  )
`define REGB_FREQ3_CH0_SIZE_DFIUPDTMG1 24

// Register DFIUPDTMG2 
`define REGB_FREQ3_CH0_DFIUPDTMG2_ADDR `SHIFTAPBADDR( 32'h003005b4 )
`define REGB_FREQ3_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 32'b00000000000000000000111111111111
`define REGB_FREQ3_CH0_SIZE_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 12
`define REGB_FREQ3_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 0
`define REGB_FREQ3_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 12'h12c
`define REGB_FREQ3_CH0_MSK_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 32'b00001000000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 1
`define REGB_FREQ3_CH0_OFFSET_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 27
`define REGB_FREQ3_CH0_DFLT_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 1'h0
`define REGB_FREQ3_CH0_MSK_DFIUPDTMG2_PPT2_OVERRIDE 32'b00010000000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DFIUPDTMG2_PPT2_OVERRIDE 1
`define REGB_FREQ3_CH0_OFFSET_DFIUPDTMG2_PPT2_OVERRIDE 28
`define REGB_FREQ3_CH0_DFLT_DFIUPDTMG2_PPT2_OVERRIDE 1'h0
`define REGB_FREQ3_CH0_MSK_DFIUPDTMG2_PPT2_EN 32'b00100000000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DFIUPDTMG2_PPT2_EN 1
`define REGB_FREQ3_CH0_OFFSET_DFIUPDTMG2_PPT2_EN 29
`define REGB_FREQ3_CH0_DFLT_DFIUPDTMG2_PPT2_EN 1'h0
`define REGB_FREQ3_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 32'b11000000000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 2
`define REGB_FREQ3_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 30
`define REGB_FREQ3_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 2'h3
`define REGB_FREQ3_CH0_MSK_DFIUPDTMG2 ( `REGB_FREQ3_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 | `REGB_FREQ3_CH0_MSK_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC | `REGB_FREQ3_CH0_MSK_DFIUPDTMG2_PPT2_OVERRIDE | `REGB_FREQ3_CH0_MSK_DFIUPDTMG2_PPT2_EN | `REGB_FREQ3_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT )
`define REGB_FREQ3_CH0_RWONLY_MSK_DFIUPDTMG2 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 | `REGB_FREQ3_CH0_MSK_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC | `REGB_FREQ3_CH0_MSK_DFIUPDTMG2_PPT2_OVERRIDE | `REGB_FREQ3_CH0_MSK_DFIUPDTMG2_PPT2_EN | `REGB_FREQ3_CH0_MSK_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DFIUPDTMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DFIUPDTMG2 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DFIUPDTMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DFIUPDTMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DFIUPDTMG2 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1) << `REGB_FREQ3_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1) | ((`REGB_FREQ3_CH0_DFLT_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC) << `REGB_FREQ3_CH0_OFFSET_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC) | ((`REGB_FREQ3_CH0_DFLT_DFIUPDTMG2_PPT2_OVERRIDE) << `REGB_FREQ3_CH0_OFFSET_DFIUPDTMG2_PPT2_OVERRIDE) | ((`REGB_FREQ3_CH0_DFLT_DFIUPDTMG2_PPT2_EN) << `REGB_FREQ3_CH0_OFFSET_DFIUPDTMG2_PPT2_EN) | ((`REGB_FREQ3_CH0_DFLT_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT) << `REGB_FREQ3_CH0_OFFSET_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT)  )
`define REGB_FREQ3_CH0_SIZE_DFIUPDTMG2 32

// Register DFIUPDTMG3 
`define REGB_FREQ3_CH0_DFIUPDTMG3_ADDR `SHIFTAPBADDR( 32'h003005b8 )
`define REGB_FREQ3_CH0_MSK_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 32'b00000000000000000000000111111111
`define REGB_FREQ3_CH0_SIZE_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 9
`define REGB_FREQ3_CH0_OFFSET_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 0
`define REGB_FREQ3_CH0_DFLT_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8 9'h1
`define REGB_FREQ3_CH0_MSK_DFIUPDTMG3 `REGB_FREQ3_CH0_MSK_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8
`define REGB_FREQ3_CH0_RWONLY_MSK_DFIUPDTMG3 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DFIUPDTMG3 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DFIUPDTMG3 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DFIUPDTMG3 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DFIUPDTMG3 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DFIUPDTMG3 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8) << `REGB_FREQ3_CH0_OFFSET_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8)  )
`define REGB_FREQ3_CH0_SIZE_DFIUPDTMG3 9

// Register RFSHSET1TMG0 
`define REGB_FREQ3_CH0_RFSHSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00300600 )
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_X32 ( (`DDRCTL_LPDDR_EN==1) ? 32'b00000000000000000011111111111111 : 32'b00000000000000000000111111111111)
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG0_T_REFI_X1_X32 ((`DDRCTL_LPDDR_EN==1) ? 14 : 12)
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_X32 0
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_X32 ('h62)
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_X32 32'b00000000001111110000000000000000
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG0_REFRESH_TO_X1_X32 6
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_X32 16
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_X32 6'h10
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_REFRESH_MARGIN 32'b00001111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG0_REFRESH_MARGIN 4
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG0_REFRESH_MARGIN 24
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG0_REFRESH_MARGIN 4'h2
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_SEL 32'b01000000000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG0_REFRESH_TO_X1_SEL 1
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_SEL 30
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_SEL 1'h0
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_SEL 32'b10000000000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG0_T_REFI_X1_SEL 1
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_SEL 31
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_SEL 1'h0
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG0 ( `REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_X32 | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_X32 | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_REFRESH_MARGIN | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_SEL | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_SEL )
`define REGB_FREQ3_CH0_RWONLY_MSK_RFSHSET1TMG0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_X32 | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_X32 | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_REFRESH_MARGIN | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_REFRESH_TO_X1_SEL | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG0_T_REFI_X1_SEL  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_RFSHSET1TMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_RFSHSET1TMG0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_RFSHSET1TMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_RFSHSET1TMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_X32) << `REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_X32) | ((`REGB_FREQ3_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_X32) << `REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_X32) | ((`REGB_FREQ3_CH0_DFLT_RFSHSET1TMG0_REFRESH_MARGIN) << `REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG0_REFRESH_MARGIN) | ((`REGB_FREQ3_CH0_DFLT_RFSHSET1TMG0_REFRESH_TO_X1_SEL) << `REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG0_REFRESH_TO_X1_SEL) | ((`REGB_FREQ3_CH0_DFLT_RFSHSET1TMG0_T_REFI_X1_SEL) << `REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG0_T_REFI_X1_SEL)  )
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG0 32

// Register RFSHSET1TMG1 
`define REGB_FREQ3_CH0_RFSHSET1TMG1_ADDR `SHIFTAPBADDR( 32'h00300604 )
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN 32'b00000000000000000000111111111111
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG1_T_RFC_MIN 12
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN 0
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN 12'h8c
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN_AB 32'b00001111111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG1_T_RFC_MIN_AB 12
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN_AB 16
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN_AB 12'h0
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG1 ( `REGB_FREQ3_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN_AB )
`define REGB_FREQ3_CH0_RWONLY_MSK_RFSHSET1TMG1 ( 32'h0 | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG1_T_RFC_MIN_AB  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_RFSHSET1TMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_RFSHSET1TMG1 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_RFSHSET1TMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_RFSHSET1TMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG1 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN) << `REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN) | ((`REGB_FREQ3_CH0_DFLT_RFSHSET1TMG1_T_RFC_MIN_AB) << `REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG1_T_RFC_MIN_AB)  )
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG1 28

// Register RFSHSET1TMG2 
`define REGB_FREQ3_CH0_RFSHSET1TMG2_ADDR `SHIFTAPBADDR( 32'h00300608 )
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG2_T_RFC_MIN_DLR 32'b00000000000000000000001111111111
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG2_T_RFC_MIN_DLR 10
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG2_T_RFC_MIN_DLR 0
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG2_T_RFC_MIN_DLR 10'h8c
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG2_T_PBR2PBR 32'b00000000111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG2_T_PBR2PBR 8
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG2_T_PBR2PBR 16
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG2_T_PBR2PBR 8'h8c
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG2_T_PBR2ACT 32'b11111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG2_T_PBR2ACT 8
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG2_T_PBR2ACT 24
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG2_T_PBR2ACT 8'h8c
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG2 ( `REGB_FREQ3_CH0_MSK_RFSHSET1TMG2_T_RFC_MIN_DLR | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG2_T_PBR2PBR | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG2_T_PBR2ACT )
`define REGB_FREQ3_CH0_RWONLY_MSK_RFSHSET1TMG2 ( 32'h0 | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG2_T_PBR2PBR | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG2_T_PBR2ACT  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_RFSHSET1TMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_RFSHSET1TMG2 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_RFSHSET1TMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_RFSHSET1TMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG2 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_RFSHSET1TMG2_T_PBR2PBR) << `REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG2_T_PBR2PBR) | ((`REGB_FREQ3_CH0_DFLT_RFSHSET1TMG2_T_PBR2ACT) << `REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG2_T_PBR2ACT)  )
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG2 32

// Register RFSHSET1TMG3 
`define REGB_FREQ3_CH0_RFSHSET1TMG3_ADDR `SHIFTAPBADDR( 32'h0030060c )
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG3_T_RFCSB 32'b00000000000000000000111111111111
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG3_T_RFCSB 12
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG3_T_RFCSB 0
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG3_T_RFCSB 12'h0
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG3_T_REFSBRD 32'b00000000111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG3_T_REFSBRD 8
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG3_T_REFSBRD 16
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG3_T_REFSBRD 8'h0
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG3_REFRESH_TO_AB_X32 32'b00111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG3_REFRESH_TO_AB_X32 6
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG3_REFRESH_TO_AB_X32 24
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG3_REFRESH_TO_AB_X32 6'h10
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG3 ( `REGB_FREQ3_CH0_MSK_RFSHSET1TMG3_T_RFCSB | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG3_T_REFSBRD | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG3_REFRESH_TO_AB_X32 )
`define REGB_FREQ3_CH0_RWONLY_MSK_RFSHSET1TMG3 ( 32'h0 | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG3_REFRESH_TO_AB_X32  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_RFSHSET1TMG3 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_RFSHSET1TMG3 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_RFSHSET1TMG3 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_RFSHSET1TMG3 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG3 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_RFSHSET1TMG3_REFRESH_TO_AB_X32) << `REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG3_REFRESH_TO_AB_X32)  )
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG3 30

// Register RFSHSET1TMG4 
`define REGB_FREQ3_CH0_RFSHSET1TMG4_ADDR `SHIFTAPBADDR( 32'h00300610 )
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 32'b00000000000000000000111111111111
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 12
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 0
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 12'h0
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 32'b00001111111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 12
`define REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 16
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 12'h0
`define REGB_FREQ3_CH0_MSK_RFSHSET1TMG4 ( `REGB_FREQ3_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 )
`define REGB_FREQ3_CH0_RWONLY_MSK_RFSHSET1TMG4 ( 32'h0 | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 | `REGB_FREQ3_CH0_MSK_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_RFSHSET1TMG4 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_RFSHSET1TMG4 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_RFSHSET1TMG4 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_RFSHSET1TMG4 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_RFSHSET1TMG4 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32) << `REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32) | ((`REGB_FREQ3_CH0_DFLT_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32) << `REGB_FREQ3_CH0_OFFSET_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32)  )
`define REGB_FREQ3_CH0_SIZE_RFSHSET1TMG4 28










// Register RFMSET1TMG0 
`define REGB_FREQ3_CH0_RFMSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00300650 )
`define REGB_FREQ3_CH0_MSK_RFMSET1TMG0_T_RFMPB 32'b00000000000000000000111111111111
`define REGB_FREQ3_CH0_SIZE_RFMSET1TMG0_T_RFMPB 12
`define REGB_FREQ3_CH0_OFFSET_RFMSET1TMG0_T_RFMPB 0
`define REGB_FREQ3_CH0_DFLT_RFMSET1TMG0_T_RFMPB 12'h8c
`define REGB_FREQ3_CH0_MSK_RFMSET1TMG0 `REGB_FREQ3_CH0_MSK_RFMSET1TMG0_T_RFMPB
`define REGB_FREQ3_CH0_RWONLY_MSK_RFMSET1TMG0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_RFMSET1TMG0_T_RFMPB  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_RFMSET1TMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_RFMSET1TMG0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_RFMSET1TMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_RFMSET1TMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_RFMSET1TMG0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_RFMSET1TMG0_T_RFMPB) << `REGB_FREQ3_CH0_OFFSET_RFMSET1TMG0_T_RFMPB)  )
`define REGB_FREQ3_CH0_SIZE_RFMSET1TMG0 12











// Register ZQSET1TMG0 
`define REGB_FREQ3_CH0_ZQSET1TMG0_ADDR `SHIFTAPBADDR( 32'h00300800 )
`define REGB_FREQ3_CH0_MSK_ZQSET1TMG0_T_ZQ_LONG_NOP 32'b00000000000000000011111111111111
`define REGB_FREQ3_CH0_SIZE_ZQSET1TMG0_T_ZQ_LONG_NOP 14
`define REGB_FREQ3_CH0_OFFSET_ZQSET1TMG0_T_ZQ_LONG_NOP 0
`define REGB_FREQ3_CH0_DFLT_ZQSET1TMG0_T_ZQ_LONG_NOP 14'h200
`define REGB_FREQ3_CH0_MSK_ZQSET1TMG0_T_ZQ_SHORT_NOP 32'b00000011111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_ZQSET1TMG0_T_ZQ_SHORT_NOP 10
`define REGB_FREQ3_CH0_OFFSET_ZQSET1TMG0_T_ZQ_SHORT_NOP 16
`define REGB_FREQ3_CH0_DFLT_ZQSET1TMG0_T_ZQ_SHORT_NOP 10'h40
`define REGB_FREQ3_CH0_MSK_ZQSET1TMG0 ( `REGB_FREQ3_CH0_MSK_ZQSET1TMG0_T_ZQ_LONG_NOP | `REGB_FREQ3_CH0_MSK_ZQSET1TMG0_T_ZQ_SHORT_NOP )
`define REGB_FREQ3_CH0_RWONLY_MSK_ZQSET1TMG0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_ZQSET1TMG0_T_ZQ_LONG_NOP | `REGB_FREQ3_CH0_MSK_ZQSET1TMG0_T_ZQ_SHORT_NOP  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_ZQSET1TMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_ZQSET1TMG0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_ZQSET1TMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_ZQSET1TMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_ZQSET1TMG0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_ZQSET1TMG0_T_ZQ_LONG_NOP) << `REGB_FREQ3_CH0_OFFSET_ZQSET1TMG0_T_ZQ_LONG_NOP) | ((`REGB_FREQ3_CH0_DFLT_ZQSET1TMG0_T_ZQ_SHORT_NOP) << `REGB_FREQ3_CH0_OFFSET_ZQSET1TMG0_T_ZQ_SHORT_NOP)  )
`define REGB_FREQ3_CH0_SIZE_ZQSET1TMG0 26

// Register ZQSET1TMG1 
`define REGB_FREQ3_CH0_ZQSET1TMG1_ADDR `SHIFTAPBADDR( 32'h00300804 )
`define REGB_FREQ3_CH0_MSK_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 32'b00000000000011111111111111111111
`define REGB_FREQ3_CH0_SIZE_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 20
`define REGB_FREQ3_CH0_OFFSET_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 0
`define REGB_FREQ3_CH0_DFLT_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 20'h100
`define REGB_FREQ3_CH0_MSK_ZQSET1TMG1_T_ZQ_RESET_NOP 32'b00111111111100000000000000000000
`define REGB_FREQ3_CH0_SIZE_ZQSET1TMG1_T_ZQ_RESET_NOP 10
`define REGB_FREQ3_CH0_OFFSET_ZQSET1TMG1_T_ZQ_RESET_NOP 20
`define REGB_FREQ3_CH0_DFLT_ZQSET1TMG1_T_ZQ_RESET_NOP 10'h20
`define REGB_FREQ3_CH0_MSK_ZQSET1TMG1 ( `REGB_FREQ3_CH0_MSK_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 | `REGB_FREQ3_CH0_MSK_ZQSET1TMG1_T_ZQ_RESET_NOP )
`define REGB_FREQ3_CH0_RWONLY_MSK_ZQSET1TMG1 ( 32'h0 | `REGB_FREQ3_CH0_MSK_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 | `REGB_FREQ3_CH0_MSK_ZQSET1TMG1_T_ZQ_RESET_NOP  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_ZQSET1TMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_ZQSET1TMG1 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_ZQSET1TMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_ZQSET1TMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_ZQSET1TMG1 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024) << `REGB_FREQ3_CH0_OFFSET_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024) | ((`REGB_FREQ3_CH0_DFLT_ZQSET1TMG1_T_ZQ_RESET_NOP) << `REGB_FREQ3_CH0_OFFSET_ZQSET1TMG1_T_ZQ_RESET_NOP)  )
`define REGB_FREQ3_CH0_SIZE_ZQSET1TMG1 30

// Register ZQSET1TMG2 
`define REGB_FREQ3_CH0_ZQSET1TMG2_ADDR `SHIFTAPBADDR( 32'h00300808 )
`define REGB_FREQ3_CH0_MSK_ZQSET1TMG2_T_ZQ_STOP 32'b00000000000000000000000001111111
`define REGB_FREQ3_CH0_SIZE_ZQSET1TMG2_T_ZQ_STOP 7
`define REGB_FREQ3_CH0_OFFSET_ZQSET1TMG2_T_ZQ_STOP 0
`define REGB_FREQ3_CH0_DFLT_ZQSET1TMG2_T_ZQ_STOP 7'h18
`define REGB_FREQ3_CH0_MSK_ZQSET1TMG2 `REGB_FREQ3_CH0_MSK_ZQSET1TMG2_T_ZQ_STOP
`define REGB_FREQ3_CH0_RWONLY_MSK_ZQSET1TMG2 ( 32'h0 | `REGB_FREQ3_CH0_MSK_ZQSET1TMG2_T_ZQ_STOP  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_ZQSET1TMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_ZQSET1TMG2 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_ZQSET1TMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_ZQSET1TMG2 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_ZQSET1TMG2 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_ZQSET1TMG2_T_ZQ_STOP) << `REGB_FREQ3_CH0_OFFSET_ZQSET1TMG2_T_ZQ_STOP)  )
`define REGB_FREQ3_CH0_SIZE_ZQSET1TMG2 7









// Register DQSOSCCTL0 
`define REGB_FREQ3_CH0_DQSOSCCTL0_ADDR `SHIFTAPBADDR( 32'h00300a80 )
`define REGB_FREQ3_CH0_MSK_DQSOSCCTL0_DQSOSC_ENABLE 32'b00000000000000000000000000000001
`define REGB_FREQ3_CH0_SIZE_DQSOSCCTL0_DQSOSC_ENABLE 1
`define REGB_FREQ3_CH0_OFFSET_DQSOSCCTL0_DQSOSC_ENABLE 0
`define REGB_FREQ3_CH0_DFLT_DQSOSCCTL0_DQSOSC_ENABLE 1'h0
`define REGB_FREQ3_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 32'b00000000000000000000000000000100
`define REGB_FREQ3_CH0_SIZE_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 1
`define REGB_FREQ3_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 2
`define REGB_FREQ3_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 1'h0
`define REGB_FREQ3_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL 32'b00000000000000001111111111110000
`define REGB_FREQ3_CH0_SIZE_DQSOSCCTL0_DQSOSC_INTERVAL 12
`define REGB_FREQ3_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL 4
`define REGB_FREQ3_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL 12'h7
`define REGB_FREQ3_CH0_MSK_DQSOSCCTL0 ( `REGB_FREQ3_CH0_MSK_DQSOSCCTL0_DQSOSC_ENABLE | `REGB_FREQ3_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT | `REGB_FREQ3_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL )
`define REGB_FREQ3_CH0_RWONLY_MSK_DQSOSCCTL0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DQSOSCCTL0_DQSOSC_ENABLE | `REGB_FREQ3_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT | `REGB_FREQ3_CH0_MSK_DQSOSCCTL0_DQSOSC_INTERVAL  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DQSOSCCTL0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DQSOSCCTL0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DQSOSCCTL0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DQSOSCCTL0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DQSOSCCTL0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DQSOSCCTL0_DQSOSC_ENABLE) << `REGB_FREQ3_CH0_OFFSET_DQSOSCCTL0_DQSOSC_ENABLE) | ((`REGB_FREQ3_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT) << `REGB_FREQ3_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT) | ((`REGB_FREQ3_CH0_DFLT_DQSOSCCTL0_DQSOSC_INTERVAL) << `REGB_FREQ3_CH0_OFFSET_DQSOSCCTL0_DQSOSC_INTERVAL)  )
`define REGB_FREQ3_CH0_SIZE_DQSOSCCTL0 16

// Register DERATEINT 
`define REGB_FREQ3_CH0_DERATEINT_ADDR `SHIFTAPBADDR( 32'h00300b00 )
`define REGB_FREQ3_CH0_MSK_DERATEINT_MR4_READ_INTERVAL 32'b11111111111111111111111111111111
`define REGB_FREQ3_CH0_SIZE_DERATEINT_MR4_READ_INTERVAL 32
`define REGB_FREQ3_CH0_OFFSET_DERATEINT_MR4_READ_INTERVAL 0
`define REGB_FREQ3_CH0_DFLT_DERATEINT_MR4_READ_INTERVAL 32'h800000
`define REGB_FREQ3_CH0_MSK_DERATEINT `REGB_FREQ3_CH0_MSK_DERATEINT_MR4_READ_INTERVAL
`define REGB_FREQ3_CH0_RWONLY_MSK_DERATEINT ( 32'h0 | `REGB_FREQ3_CH0_MSK_DERATEINT_MR4_READ_INTERVAL  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DERATEINT ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DERATEINT ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DERATEINT ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DERATEINT ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DERATEINT ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DERATEINT_MR4_READ_INTERVAL) << `REGB_FREQ3_CH0_OFFSET_DERATEINT_MR4_READ_INTERVAL)  )
`define REGB_FREQ3_CH0_SIZE_DERATEINT 32

// Register DERATEVAL0 
`define REGB_FREQ3_CH0_DERATEVAL0_ADDR `SHIFTAPBADDR( 32'h00300b04 )
`define REGB_FREQ3_CH0_MSK_DERATEVAL0_DERATED_T_RRD 32'b00000000000000000000000000111111
`define REGB_FREQ3_CH0_SIZE_DERATEVAL0_DERATED_T_RRD 6
`define REGB_FREQ3_CH0_OFFSET_DERATEVAL0_DERATED_T_RRD 0
`define REGB_FREQ3_CH0_DFLT_DERATEVAL0_DERATED_T_RRD 6'h4
`define REGB_FREQ3_CH0_MSK_DERATEVAL0_DERATED_T_RP 32'b00000000000000000111111100000000
`define REGB_FREQ3_CH0_SIZE_DERATEVAL0_DERATED_T_RP 7
`define REGB_FREQ3_CH0_OFFSET_DERATEVAL0_DERATED_T_RP 8
`define REGB_FREQ3_CH0_DFLT_DERATEVAL0_DERATED_T_RP 7'h5
`define REGB_FREQ3_CH0_MSK_DERATEVAL0_DERATED_T_RAS_MIN 32'b00000000111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_DERATEVAL0_DERATED_T_RAS_MIN 8
`define REGB_FREQ3_CH0_OFFSET_DERATEVAL0_DERATED_T_RAS_MIN 16
`define REGB_FREQ3_CH0_DFLT_DERATEVAL0_DERATED_T_RAS_MIN 8'hf
`define REGB_FREQ3_CH0_MSK_DERATEVAL0_DERATED_T_RCD 32'b11111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DERATEVAL0_DERATED_T_RCD 8
`define REGB_FREQ3_CH0_OFFSET_DERATEVAL0_DERATED_T_RCD 24
`define REGB_FREQ3_CH0_DFLT_DERATEVAL0_DERATED_T_RCD 8'h5
`define REGB_FREQ3_CH0_MSK_DERATEVAL0 ( `REGB_FREQ3_CH0_MSK_DERATEVAL0_DERATED_T_RRD | `REGB_FREQ3_CH0_MSK_DERATEVAL0_DERATED_T_RP | `REGB_FREQ3_CH0_MSK_DERATEVAL0_DERATED_T_RAS_MIN | `REGB_FREQ3_CH0_MSK_DERATEVAL0_DERATED_T_RCD )
`define REGB_FREQ3_CH0_RWONLY_MSK_DERATEVAL0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DERATEVAL0_DERATED_T_RRD | `REGB_FREQ3_CH0_MSK_DERATEVAL0_DERATED_T_RP | `REGB_FREQ3_CH0_MSK_DERATEVAL0_DERATED_T_RAS_MIN | `REGB_FREQ3_CH0_MSK_DERATEVAL0_DERATED_T_RCD  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DERATEVAL0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DERATEVAL0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DERATEVAL0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DERATEVAL0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DERATEVAL0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DERATEVAL0_DERATED_T_RRD) << `REGB_FREQ3_CH0_OFFSET_DERATEVAL0_DERATED_T_RRD) | ((`REGB_FREQ3_CH0_DFLT_DERATEVAL0_DERATED_T_RP) << `REGB_FREQ3_CH0_OFFSET_DERATEVAL0_DERATED_T_RP) | ((`REGB_FREQ3_CH0_DFLT_DERATEVAL0_DERATED_T_RAS_MIN) << `REGB_FREQ3_CH0_OFFSET_DERATEVAL0_DERATED_T_RAS_MIN) | ((`REGB_FREQ3_CH0_DFLT_DERATEVAL0_DERATED_T_RCD) << `REGB_FREQ3_CH0_OFFSET_DERATEVAL0_DERATED_T_RCD)  )
`define REGB_FREQ3_CH0_SIZE_DERATEVAL0 32

// Register DERATEVAL1 
`define REGB_FREQ3_CH0_DERATEVAL1_ADDR `SHIFTAPBADDR( 32'h00300b08 )
`define REGB_FREQ3_CH0_MSK_DERATEVAL1_DERATED_T_RC 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_DERATEVAL1_DERATED_T_RC 8
`define REGB_FREQ3_CH0_OFFSET_DERATEVAL1_DERATED_T_RC 0
`define REGB_FREQ3_CH0_DFLT_DERATEVAL1_DERATED_T_RC 8'h14
`define REGB_FREQ3_CH0_MSK_DERATEVAL1_DERATED_T_RCD_WRITE 32'b00000000000000001111111100000000
`define REGB_FREQ3_CH0_SIZE_DERATEVAL1_DERATED_T_RCD_WRITE 8
`define REGB_FREQ3_CH0_OFFSET_DERATEVAL1_DERATED_T_RCD_WRITE 8
`define REGB_FREQ3_CH0_DFLT_DERATEVAL1_DERATED_T_RCD_WRITE 8'h5
`define REGB_FREQ3_CH0_MSK_DERATEVAL1 ( `REGB_FREQ3_CH0_MSK_DERATEVAL1_DERATED_T_RC | `REGB_FREQ3_CH0_MSK_DERATEVAL1_DERATED_T_RCD_WRITE )
`define REGB_FREQ3_CH0_RWONLY_MSK_DERATEVAL1 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DERATEVAL1_DERATED_T_RC | `REGB_FREQ3_CH0_MSK_DERATEVAL1_DERATED_T_RCD_WRITE  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DERATEVAL1 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DERATEVAL1 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DERATEVAL1 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DERATEVAL1 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DERATEVAL1 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DERATEVAL1_DERATED_T_RC) << `REGB_FREQ3_CH0_OFFSET_DERATEVAL1_DERATED_T_RC) | ((`REGB_FREQ3_CH0_DFLT_DERATEVAL1_DERATED_T_RCD_WRITE) << `REGB_FREQ3_CH0_OFFSET_DERATEVAL1_DERATED_T_RCD_WRITE)  )
`define REGB_FREQ3_CH0_SIZE_DERATEVAL1 16

// Register HWLPTMG0 
`define REGB_FREQ3_CH0_HWLPTMG0_ADDR `SHIFTAPBADDR( 32'h00300b80 )
`define REGB_FREQ3_CH0_MSK_HWLPTMG0_HW_LP_IDLE_X32 32'b00001111111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_HWLPTMG0_HW_LP_IDLE_X32 12
`define REGB_FREQ3_CH0_OFFSET_HWLPTMG0_HW_LP_IDLE_X32 16
`define REGB_FREQ3_CH0_DFLT_HWLPTMG0_HW_LP_IDLE_X32 12'h0
`define REGB_FREQ3_CH0_MSK_HWLPTMG0 `REGB_FREQ3_CH0_MSK_HWLPTMG0_HW_LP_IDLE_X32
`define REGB_FREQ3_CH0_RWONLY_MSK_HWLPTMG0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_HWLPTMG0_HW_LP_IDLE_X32  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_HWLPTMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_HWLPTMG0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_HWLPTMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_HWLPTMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_HWLPTMG0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_HWLPTMG0_HW_LP_IDLE_X32) << `REGB_FREQ3_CH0_OFFSET_HWLPTMG0_HW_LP_IDLE_X32)  )
`define REGB_FREQ3_CH0_SIZE_HWLPTMG0 28

// Register DVFSCTL0 
`define REGB_FREQ3_CH0_DVFSCTL0_ADDR `SHIFTAPBADDR( 32'h00300b84 )
`define REGB_FREQ3_CH0_MSK_DVFSCTL0_DVFSQ_ENABLE 32'b00000000000000000000000000000100
`define REGB_FREQ3_CH0_SIZE_DVFSCTL0_DVFSQ_ENABLE 1
`define REGB_FREQ3_CH0_OFFSET_DVFSCTL0_DVFSQ_ENABLE 2
`define REGB_FREQ3_CH0_DFLT_DVFSCTL0_DVFSQ_ENABLE 1'h0
`define REGB_FREQ3_CH0_MSK_DVFSCTL0 `REGB_FREQ3_CH0_MSK_DVFSCTL0_DVFSQ_ENABLE
`define REGB_FREQ3_CH0_RWONLY_MSK_DVFSCTL0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DVFSCTL0_DVFSQ_ENABLE  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DVFSCTL0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DVFSCTL0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DVFSCTL0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DVFSCTL0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DVFSCTL0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DVFSCTL0_DVFSQ_ENABLE) << `REGB_FREQ3_CH0_OFFSET_DVFSCTL0_DVFSQ_ENABLE)  )
`define REGB_FREQ3_CH0_SIZE_DVFSCTL0 3

// Register SCHEDTMG0 
`define REGB_FREQ3_CH0_SCHEDTMG0_ADDR `SHIFTAPBADDR( 32'h00300c00 )
`define REGB_FREQ3_CH0_MSK_SCHEDTMG0_PAGECLOSE_TIMER 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_SCHEDTMG0_PAGECLOSE_TIMER 8
`define REGB_FREQ3_CH0_OFFSET_SCHEDTMG0_PAGECLOSE_TIMER 0
`define REGB_FREQ3_CH0_DFLT_SCHEDTMG0_PAGECLOSE_TIMER 8'h0
`define REGB_FREQ3_CH0_MSK_SCHEDTMG0_RDWR_IDLE_GAP 32'b00000000000000000111111100000000
`define REGB_FREQ3_CH0_SIZE_SCHEDTMG0_RDWR_IDLE_GAP 7
`define REGB_FREQ3_CH0_OFFSET_SCHEDTMG0_RDWR_IDLE_GAP 8
`define REGB_FREQ3_CH0_DFLT_SCHEDTMG0_RDWR_IDLE_GAP 7'h0
`define REGB_FREQ3_CH0_MSK_SCHEDTMG0 ( `REGB_FREQ3_CH0_MSK_SCHEDTMG0_PAGECLOSE_TIMER | `REGB_FREQ3_CH0_MSK_SCHEDTMG0_RDWR_IDLE_GAP )
`define REGB_FREQ3_CH0_RWONLY_MSK_SCHEDTMG0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_SCHEDTMG0_PAGECLOSE_TIMER | `REGB_FREQ3_CH0_MSK_SCHEDTMG0_RDWR_IDLE_GAP  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_SCHEDTMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_SCHEDTMG0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_SCHEDTMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_SCHEDTMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_SCHEDTMG0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_SCHEDTMG0_PAGECLOSE_TIMER) << `REGB_FREQ3_CH0_OFFSET_SCHEDTMG0_PAGECLOSE_TIMER) | ((`REGB_FREQ3_CH0_DFLT_SCHEDTMG0_RDWR_IDLE_GAP) << `REGB_FREQ3_CH0_OFFSET_SCHEDTMG0_RDWR_IDLE_GAP)  )
`define REGB_FREQ3_CH0_SIZE_SCHEDTMG0 15

// Register PERFHPR1 
`define REGB_FREQ3_CH0_PERFHPR1_ADDR `SHIFTAPBADDR( 32'h00300c80 )
`define REGB_FREQ3_CH0_MSK_PERFHPR1_HPR_MAX_STARVE 32'b00000000000000001111111111111111
`define REGB_FREQ3_CH0_SIZE_PERFHPR1_HPR_MAX_STARVE 16
`define REGB_FREQ3_CH0_OFFSET_PERFHPR1_HPR_MAX_STARVE 0
`define REGB_FREQ3_CH0_DFLT_PERFHPR1_HPR_MAX_STARVE 16'h1
`define REGB_FREQ3_CH0_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_PERFHPR1_HPR_XACT_RUN_LENGTH 8
`define REGB_FREQ3_CH0_OFFSET_PERFHPR1_HPR_XACT_RUN_LENGTH 24
`define REGB_FREQ3_CH0_DFLT_PERFHPR1_HPR_XACT_RUN_LENGTH 8'hf
`define REGB_FREQ3_CH0_MSK_PERFHPR1 ( `REGB_FREQ3_CH0_MSK_PERFHPR1_HPR_MAX_STARVE | `REGB_FREQ3_CH0_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH )
`define REGB_FREQ3_CH0_RWONLY_MSK_PERFHPR1 ( 32'h0 | `REGB_FREQ3_CH0_MSK_PERFHPR1_HPR_MAX_STARVE | `REGB_FREQ3_CH0_MSK_PERFHPR1_HPR_XACT_RUN_LENGTH  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_PERFHPR1 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_PERFHPR1 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_PERFHPR1 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_PERFHPR1 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_PERFHPR1 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_PERFHPR1_HPR_MAX_STARVE) << `REGB_FREQ3_CH0_OFFSET_PERFHPR1_HPR_MAX_STARVE) | ((`REGB_FREQ3_CH0_DFLT_PERFHPR1_HPR_XACT_RUN_LENGTH) << `REGB_FREQ3_CH0_OFFSET_PERFHPR1_HPR_XACT_RUN_LENGTH)  )
`define REGB_FREQ3_CH0_SIZE_PERFHPR1 32

// Register PERFLPR1 
`define REGB_FREQ3_CH0_PERFLPR1_ADDR `SHIFTAPBADDR( 32'h00300c84 )
`define REGB_FREQ3_CH0_MSK_PERFLPR1_LPR_MAX_STARVE 32'b00000000000000001111111111111111
`define REGB_FREQ3_CH0_SIZE_PERFLPR1_LPR_MAX_STARVE 16
`define REGB_FREQ3_CH0_OFFSET_PERFLPR1_LPR_MAX_STARVE 0
`define REGB_FREQ3_CH0_DFLT_PERFLPR1_LPR_MAX_STARVE 16'h7f
`define REGB_FREQ3_CH0_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_PERFLPR1_LPR_XACT_RUN_LENGTH 8
`define REGB_FREQ3_CH0_OFFSET_PERFLPR1_LPR_XACT_RUN_LENGTH 24
`define REGB_FREQ3_CH0_DFLT_PERFLPR1_LPR_XACT_RUN_LENGTH 8'hf
`define REGB_FREQ3_CH0_MSK_PERFLPR1 ( `REGB_FREQ3_CH0_MSK_PERFLPR1_LPR_MAX_STARVE | `REGB_FREQ3_CH0_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH )
`define REGB_FREQ3_CH0_RWONLY_MSK_PERFLPR1 ( 32'h0 | `REGB_FREQ3_CH0_MSK_PERFLPR1_LPR_MAX_STARVE | `REGB_FREQ3_CH0_MSK_PERFLPR1_LPR_XACT_RUN_LENGTH  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_PERFLPR1 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_PERFLPR1 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_PERFLPR1 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_PERFLPR1 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_PERFLPR1 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_PERFLPR1_LPR_MAX_STARVE) << `REGB_FREQ3_CH0_OFFSET_PERFLPR1_LPR_MAX_STARVE) | ((`REGB_FREQ3_CH0_DFLT_PERFLPR1_LPR_XACT_RUN_LENGTH) << `REGB_FREQ3_CH0_OFFSET_PERFLPR1_LPR_XACT_RUN_LENGTH)  )
`define REGB_FREQ3_CH0_SIZE_PERFLPR1 32

// Register PERFWR1 
`define REGB_FREQ3_CH0_PERFWR1_ADDR `SHIFTAPBADDR( 32'h00300c88 )
`define REGB_FREQ3_CH0_MSK_PERFWR1_W_MAX_STARVE 32'b00000000000000001111111111111111
`define REGB_FREQ3_CH0_SIZE_PERFWR1_W_MAX_STARVE 16
`define REGB_FREQ3_CH0_OFFSET_PERFWR1_W_MAX_STARVE 0
`define REGB_FREQ3_CH0_DFLT_PERFWR1_W_MAX_STARVE 16'h7f
`define REGB_FREQ3_CH0_MSK_PERFWR1_W_XACT_RUN_LENGTH 32'b11111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_PERFWR1_W_XACT_RUN_LENGTH 8
`define REGB_FREQ3_CH0_OFFSET_PERFWR1_W_XACT_RUN_LENGTH 24
`define REGB_FREQ3_CH0_DFLT_PERFWR1_W_XACT_RUN_LENGTH 8'hf
`define REGB_FREQ3_CH0_MSK_PERFWR1 ( `REGB_FREQ3_CH0_MSK_PERFWR1_W_MAX_STARVE | `REGB_FREQ3_CH0_MSK_PERFWR1_W_XACT_RUN_LENGTH )
`define REGB_FREQ3_CH0_RWONLY_MSK_PERFWR1 ( 32'h0 | `REGB_FREQ3_CH0_MSK_PERFWR1_W_MAX_STARVE | `REGB_FREQ3_CH0_MSK_PERFWR1_W_XACT_RUN_LENGTH  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_PERFWR1 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_PERFWR1 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_PERFWR1 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_PERFWR1 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_PERFWR1 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_PERFWR1_W_MAX_STARVE) << `REGB_FREQ3_CH0_OFFSET_PERFWR1_W_MAX_STARVE) | ((`REGB_FREQ3_CH0_DFLT_PERFWR1_W_XACT_RUN_LENGTH) << `REGB_FREQ3_CH0_OFFSET_PERFWR1_W_XACT_RUN_LENGTH)  )
`define REGB_FREQ3_CH0_SIZE_PERFWR1 32

// Register TMGCFG 
`define REGB_FREQ3_CH0_TMGCFG_ADDR `SHIFTAPBADDR( 32'h00300d00 )
`define REGB_FREQ3_CH0_MSK_TMGCFG_FREQUENCY_RATIO 32'b00000000000000000000000000000001
`define REGB_FREQ3_CH0_SIZE_TMGCFG_FREQUENCY_RATIO 1
`define REGB_FREQ3_CH0_OFFSET_TMGCFG_FREQUENCY_RATIO 0
`define REGB_FREQ3_CH0_DFLT_TMGCFG_FREQUENCY_RATIO 1'h0
`define REGB_FREQ3_CH0_MSK_TMGCFG `REGB_FREQ3_CH0_MSK_TMGCFG_FREQUENCY_RATIO
`define REGB_FREQ3_CH0_RWONLY_MSK_TMGCFG ( 32'h0 | `REGB_FREQ3_CH0_MSK_TMGCFG_FREQUENCY_RATIO  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_TMGCFG ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_TMGCFG ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_TMGCFG ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_TMGCFG ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_TMGCFG ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_TMGCFG_FREQUENCY_RATIO) << `REGB_FREQ3_CH0_OFFSET_TMGCFG_FREQUENCY_RATIO)  )
`define REGB_FREQ3_CH0_SIZE_TMGCFG 1

// Register RANKTMG0 
`define REGB_FREQ3_CH0_RANKTMG0_ADDR `SHIFTAPBADDR( 32'h00300d04 )
`define REGB_FREQ3_CH0_MSK_RANKTMG0_DIFF_RANK_RD_GAP 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_RANKTMG0_DIFF_RANK_RD_GAP 8
`define REGB_FREQ3_CH0_OFFSET_RANKTMG0_DIFF_RANK_RD_GAP 0
`define REGB_FREQ3_CH0_DFLT_RANKTMG0_DIFF_RANK_RD_GAP 8'h6
`define REGB_FREQ3_CH0_MSK_RANKTMG0_DIFF_RANK_WR_GAP 32'b00000000000000001111111100000000
`define REGB_FREQ3_CH0_SIZE_RANKTMG0_DIFF_RANK_WR_GAP 8
`define REGB_FREQ3_CH0_OFFSET_RANKTMG0_DIFF_RANK_WR_GAP 8
`define REGB_FREQ3_CH0_DFLT_RANKTMG0_DIFF_RANK_WR_GAP 8'h6
`define REGB_FREQ3_CH0_MSK_RANKTMG0 ( `REGB_FREQ3_CH0_MSK_RANKTMG0_DIFF_RANK_RD_GAP | `REGB_FREQ3_CH0_MSK_RANKTMG0_DIFF_RANK_WR_GAP )
`define REGB_FREQ3_CH0_RWONLY_MSK_RANKTMG0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_RANKTMG0_DIFF_RANK_RD_GAP | `REGB_FREQ3_CH0_MSK_RANKTMG0_DIFF_RANK_WR_GAP  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_RANKTMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_RANKTMG0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_RANKTMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_RANKTMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_RANKTMG0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_RANKTMG0_DIFF_RANK_RD_GAP) << `REGB_FREQ3_CH0_OFFSET_RANKTMG0_DIFF_RANK_RD_GAP) | ((`REGB_FREQ3_CH0_DFLT_RANKTMG0_DIFF_RANK_WR_GAP) << `REGB_FREQ3_CH0_OFFSET_RANKTMG0_DIFF_RANK_WR_GAP)  )
`define REGB_FREQ3_CH0_SIZE_RANKTMG0 16

// Register RANKTMG1 
`define REGB_FREQ3_CH0_RANKTMG1_ADDR `SHIFTAPBADDR( 32'h00300d08 )
`define REGB_FREQ3_CH0_MSK_RANKTMG1_WR2RD_DR 32'b00000000000000000000000011111111
`define REGB_FREQ3_CH0_SIZE_RANKTMG1_WR2RD_DR 8
`define REGB_FREQ3_CH0_OFFSET_RANKTMG1_WR2RD_DR 0
`define REGB_FREQ3_CH0_DFLT_RANKTMG1_WR2RD_DR 8'hf
`define REGB_FREQ3_CH0_MSK_RANKTMG1_RD2WR_DR 32'b00000000000000001111111100000000
`define REGB_FREQ3_CH0_SIZE_RANKTMG1_RD2WR_DR 8
`define REGB_FREQ3_CH0_OFFSET_RANKTMG1_RD2WR_DR 8
`define REGB_FREQ3_CH0_DFLT_RANKTMG1_RD2WR_DR 8'hf
`define REGB_FREQ3_CH0_MSK_RANKTMG1 ( `REGB_FREQ3_CH0_MSK_RANKTMG1_WR2RD_DR | `REGB_FREQ3_CH0_MSK_RANKTMG1_RD2WR_DR )
`define REGB_FREQ3_CH0_RWONLY_MSK_RANKTMG1 ( 32'h0 | `REGB_FREQ3_CH0_MSK_RANKTMG1_WR2RD_DR | `REGB_FREQ3_CH0_MSK_RANKTMG1_RD2WR_DR  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_RANKTMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_RANKTMG1 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_RANKTMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_RANKTMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_RANKTMG1 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_RANKTMG1_WR2RD_DR) << `REGB_FREQ3_CH0_OFFSET_RANKTMG1_WR2RD_DR) | ((`REGB_FREQ3_CH0_DFLT_RANKTMG1_RD2WR_DR) << `REGB_FREQ3_CH0_OFFSET_RANKTMG1_RD2WR_DR)  )
`define REGB_FREQ3_CH0_SIZE_RANKTMG1 16

// Register PWRTMG 
`define REGB_FREQ3_CH0_PWRTMG_ADDR `SHIFTAPBADDR( 32'h00300d0c )
`define REGB_FREQ3_CH0_MSK_PWRTMG_POWERDOWN_TO_X32 32'b00000000000000000000000001111111
`define REGB_FREQ3_CH0_SIZE_PWRTMG_POWERDOWN_TO_X32 7
`define REGB_FREQ3_CH0_OFFSET_PWRTMG_POWERDOWN_TO_X32 0
`define REGB_FREQ3_CH0_DFLT_PWRTMG_POWERDOWN_TO_X32 7'h10
`define REGB_FREQ3_CH0_MSK_PWRTMG_SELFREF_TO_X32 32'b00000011111111110000000000000000
`define REGB_FREQ3_CH0_SIZE_PWRTMG_SELFREF_TO_X32 10
`define REGB_FREQ3_CH0_OFFSET_PWRTMG_SELFREF_TO_X32 16
`define REGB_FREQ3_CH0_DFLT_PWRTMG_SELFREF_TO_X32 10'h40
`define REGB_FREQ3_CH0_MSK_PWRTMG ( `REGB_FREQ3_CH0_MSK_PWRTMG_POWERDOWN_TO_X32 | `REGB_FREQ3_CH0_MSK_PWRTMG_SELFREF_TO_X32 )
`define REGB_FREQ3_CH0_RWONLY_MSK_PWRTMG ( 32'h0 | `REGB_FREQ3_CH0_MSK_PWRTMG_POWERDOWN_TO_X32 | `REGB_FREQ3_CH0_MSK_PWRTMG_SELFREF_TO_X32  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_PWRTMG ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_PWRTMG ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_PWRTMG ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_PWRTMG ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_PWRTMG ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_PWRTMG_POWERDOWN_TO_X32) << `REGB_FREQ3_CH0_OFFSET_PWRTMG_POWERDOWN_TO_X32) | ((`REGB_FREQ3_CH0_DFLT_PWRTMG_SELFREF_TO_X32) << `REGB_FREQ3_CH0_OFFSET_PWRTMG_SELFREF_TO_X32)  )
`define REGB_FREQ3_CH0_SIZE_PWRTMG 26






// Register DDR4PPRTMG0 
`define REGB_FREQ3_CH0_DDR4PPRTMG0_ADDR `SHIFTAPBADDR( 32'h00300d30 )
`define REGB_FREQ3_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_X1024 32'b00000000001111111111111111111111
`define REGB_FREQ3_CH0_SIZE_DDR4PPRTMG0_T_PGM_X1_X1024 22
`define REGB_FREQ3_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_X1024 0
`define REGB_FREQ3_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_X1024 22'h2faf09
`define REGB_FREQ3_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_SEL 32'b10000000000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DDR4PPRTMG0_T_PGM_X1_SEL 1
`define REGB_FREQ3_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_SEL 31
`define REGB_FREQ3_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_SEL 1'h0
`define REGB_FREQ3_CH0_MSK_DDR4PPRTMG0 ( `REGB_FREQ3_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_X1024 | `REGB_FREQ3_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_SEL )
`define REGB_FREQ3_CH0_RWONLY_MSK_DDR4PPRTMG0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_X1024 | `REGB_FREQ3_CH0_MSK_DDR4PPRTMG0_T_PGM_X1_SEL  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DDR4PPRTMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DDR4PPRTMG0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DDR4PPRTMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DDR4PPRTMG0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DDR4PPRTMG0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_X1024) << `REGB_FREQ3_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_X1024) | ((`REGB_FREQ3_CH0_DFLT_DDR4PPRTMG0_T_PGM_X1_SEL) << `REGB_FREQ3_CH0_OFFSET_DDR4PPRTMG0_T_PGM_X1_SEL)  )
`define REGB_FREQ3_CH0_SIZE_DDR4PPRTMG0 32

// Register DDR4PPRTMG1 
`define REGB_FREQ3_CH0_DDR4PPRTMG1_ADDR `SHIFTAPBADDR( 32'h00300d34 )
`define REGB_FREQ3_CH0_MSK_DDR4PPRTMG1_T_PGMPST_X32 32'b00000000000000001111111111111111
`define REGB_FREQ3_CH0_SIZE_DDR4PPRTMG1_T_PGMPST_X32 16
`define REGB_FREQ3_CH0_OFFSET_DDR4PPRTMG1_T_PGMPST_X32 0
`define REGB_FREQ3_CH0_DFLT_DDR4PPRTMG1_T_PGMPST_X32 16'h9c5
`define REGB_FREQ3_CH0_MSK_DDR4PPRTMG1_T_PGM_EXIT 32'b00111111000000000000000000000000
`define REGB_FREQ3_CH0_SIZE_DDR4PPRTMG1_T_PGM_EXIT 6
`define REGB_FREQ3_CH0_OFFSET_DDR4PPRTMG1_T_PGM_EXIT 24
`define REGB_FREQ3_CH0_DFLT_DDR4PPRTMG1_T_PGM_EXIT 6'h18
`define REGB_FREQ3_CH0_MSK_DDR4PPRTMG1 ( `REGB_FREQ3_CH0_MSK_DDR4PPRTMG1_T_PGMPST_X32 | `REGB_FREQ3_CH0_MSK_DDR4PPRTMG1_T_PGM_EXIT )
`define REGB_FREQ3_CH0_RWONLY_MSK_DDR4PPRTMG1 ( 32'h0 | `REGB_FREQ3_CH0_MSK_DDR4PPRTMG1_T_PGMPST_X32 | `REGB_FREQ3_CH0_MSK_DDR4PPRTMG1_T_PGM_EXIT  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_DDR4PPRTMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_DDR4PPRTMG1 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_DDR4PPRTMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_DDR4PPRTMG1 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_DDR4PPRTMG1 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_DDR4PPRTMG1_T_PGMPST_X32) << `REGB_FREQ3_CH0_OFFSET_DDR4PPRTMG1_T_PGMPST_X32) | ((`REGB_FREQ3_CH0_DFLT_DDR4PPRTMG1_T_PGM_EXIT) << `REGB_FREQ3_CH0_OFFSET_DDR4PPRTMG1_T_PGM_EXIT)  )
`define REGB_FREQ3_CH0_SIZE_DDR4PPRTMG1 30

// Register LNKECCCTL0 
`define REGB_FREQ3_CH0_LNKECCCTL0_ADDR `SHIFTAPBADDR( 32'h00300d80 )
`define REGB_FREQ3_CH0_MSK_LNKECCCTL0_WR_LINK_ECC_ENABLE 32'b00000000000000000000000000000001
`define REGB_FREQ3_CH0_SIZE_LNKECCCTL0_WR_LINK_ECC_ENABLE 1
`define REGB_FREQ3_CH0_OFFSET_LNKECCCTL0_WR_LINK_ECC_ENABLE 0
`define REGB_FREQ3_CH0_DFLT_LNKECCCTL0_WR_LINK_ECC_ENABLE 1'h0
`define REGB_FREQ3_CH0_MSK_LNKECCCTL0_RD_LINK_ECC_ENABLE 32'b00000000000000000000000000000010
`define REGB_FREQ3_CH0_SIZE_LNKECCCTL0_RD_LINK_ECC_ENABLE 1
`define REGB_FREQ3_CH0_OFFSET_LNKECCCTL0_RD_LINK_ECC_ENABLE 1
`define REGB_FREQ3_CH0_DFLT_LNKECCCTL0_RD_LINK_ECC_ENABLE 1'h0
`define REGB_FREQ3_CH0_MSK_LNKECCCTL0 ( `REGB_FREQ3_CH0_MSK_LNKECCCTL0_WR_LINK_ECC_ENABLE | `REGB_FREQ3_CH0_MSK_LNKECCCTL0_RD_LINK_ECC_ENABLE )
`define REGB_FREQ3_CH0_RWONLY_MSK_LNKECCCTL0 ( 32'h0 | `REGB_FREQ3_CH0_MSK_LNKECCCTL0_WR_LINK_ECC_ENABLE | `REGB_FREQ3_CH0_MSK_LNKECCCTL0_RD_LINK_ECC_ENABLE  )
`define REGB_FREQ3_CH0_ONEBITRO_MSK_LNKECCCTL0 ( 32'h0  )
`define REGB_FREQ3_CH0_COMPANION_MSK_LNKECCCTL0 ( 32'b0  )
`define REGB_FREQ3_CH0_ONETOSET_MSK_LNKECCCTL0 ( 32'h0  )
`define REGB_FREQ3_CH0_ONETOCLR_MSK_LNKECCCTL0 ( 32'h0  )
`define REGB_FREQ3_CH0_DFLT_LNKECCCTL0 ( 32'h0 | ((`REGB_FREQ3_CH0_DFLT_LNKECCCTL0_WR_LINK_ECC_ENABLE) << `REGB_FREQ3_CH0_OFFSET_LNKECCCTL0_WR_LINK_ECC_ENABLE) | ((`REGB_FREQ3_CH0_DFLT_LNKECCCTL0_RD_LINK_ECC_ENABLE) << `REGB_FREQ3_CH0_OFFSET_LNKECCCTL0_RD_LINK_ECC_ENABLE)  )
`define REGB_FREQ3_CH0_SIZE_LNKECCCTL0 2


`define UMCTL2_REGS_REGB_FREQ3_CH1_BASE_ADDRESS 32'h301000
`define UMCTL2_REGS_REGB_FREQ3_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ4_CH0_BASE_ADDRESS 32'h400000
`define UMCTL2_REGS_REGB_FREQ4_CH0_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ4_CH1_BASE_ADDRESS 32'h401000
`define UMCTL2_REGS_REGB_FREQ4_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ5_CH0_BASE_ADDRESS 32'h500000
`define UMCTL2_REGS_REGB_FREQ5_CH0_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ5_CH1_BASE_ADDRESS 32'h501000
`define UMCTL2_REGS_REGB_FREQ5_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ6_CH0_BASE_ADDRESS 32'h600000
`define UMCTL2_REGS_REGB_FREQ6_CH0_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ6_CH1_BASE_ADDRESS 32'h601000
`define UMCTL2_REGS_REGB_FREQ6_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ7_CH0_BASE_ADDRESS 32'h700000
`define UMCTL2_REGS_REGB_FREQ7_CH0_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ7_CH1_BASE_ADDRESS 32'h701000
`define UMCTL2_REGS_REGB_FREQ7_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ8_CH0_BASE_ADDRESS 32'h800000
`define UMCTL2_REGS_REGB_FREQ8_CH0_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ8_CH1_BASE_ADDRESS 32'h801000
`define UMCTL2_REGS_REGB_FREQ8_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ9_CH0_BASE_ADDRESS 32'h900000
`define UMCTL2_REGS_REGB_FREQ9_CH0_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ9_CH1_BASE_ADDRESS 32'h901000
`define UMCTL2_REGS_REGB_FREQ9_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ10_CH0_BASE_ADDRESS 32'ha00000
`define UMCTL2_REGS_REGB_FREQ10_CH0_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ10_CH1_BASE_ADDRESS 32'ha01000
`define UMCTL2_REGS_REGB_FREQ10_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ11_CH0_BASE_ADDRESS 32'hb00000
`define UMCTL2_REGS_REGB_FREQ11_CH0_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ11_CH1_BASE_ADDRESS 32'hb01000
`define UMCTL2_REGS_REGB_FREQ11_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ12_CH0_BASE_ADDRESS 32'hc00000
`define UMCTL2_REGS_REGB_FREQ12_CH0_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ12_CH1_BASE_ADDRESS 32'hc01000
`define UMCTL2_REGS_REGB_FREQ12_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ13_CH0_BASE_ADDRESS 32'hd00000
`define UMCTL2_REGS_REGB_FREQ13_CH0_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ13_CH1_BASE_ADDRESS 32'hd01000
`define UMCTL2_REGS_REGB_FREQ13_CH1_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ14_CH0_BASE_ADDRESS 32'he00000
`define UMCTL2_REGS_REGB_FREQ14_CH0_RANGE 32'h1000


`define UMCTL2_REGS_REGB_FREQ14_CH1_BASE_ADDRESS 32'he01000
`define UMCTL2_REGS_REGB_FREQ14_CH1_RANGE 32'h1000


// Total number of registers/register fields
`define UMCTL2_REGS_N_REGS 5953
`define UMCTL2_REGS_RW_REGS 5511
`define UMCTL2_REGS_DYN_REG_FIELDS 3868
`define UMCTL2_REGS_DYN_REG_BITFIELDS 1383
`define UMCTL2_REGS_DYN_REG_FIELDS_LEN 22157
`define UMCTL2_REGS_N_W1S_FIELDS 139
`define UMCTL2_REGS_N_W1C_FIELDS 295
`define UMCTL2_REGS_N_RO 442
`define UMCTL2_REGS_N_RO_FIELDS 1300
`define UMCTL2_REGS_N_RO_BITFIELDS 677
`define UMCTL2_REGS_N_RO_MULTIBITFIELDS 623
`define UMCTL2_REGS_N_RO_MULTIBITFIELDS_LEN 7395
`define UMCTL2_REGS_N_QUASI_DYN_STAT_REG 4383
`define UMCTL2_REGS_N_QUASI_DYN 10640
`define UMCTL2_REGS_N_QUASI_DYN_LEN 72172
`define UMCTL2_REGS_N_STATIC 2265
`define UMCTL2_REGS_N_STATIC_LEN 16097
`define UMCTL2_REGS_DYN_REGS 2113
`define UMCTL2_REGS_DYN_REGS_CCLK 2112
`define UMCTL2_REGS_DYN_REGS_ACLK 0
`define UMCTL2_REGS_DYN_REGS_ACLK_UNIQUE 0
`define UMCTL2_REGS_DYN_REGS_PCLK 1

`define UMCTL2_REGS_RO_BITFIELDS_CCLK 354
`define UMCTL2_REGS_REGB_FREQ0_CH0 139
`define UMCTL2_REGS_REGB_FREQ1_CH0   135
`define UMCTL2_REGS_REGB_FREQ2_CH0   135
`define UMCTL2_REGS_REGB_FREQ3_CH0   135
`define UMCTL2_REGS_REGB_FREQ4_CH0   135
`define UMCTL2_REGS_REGB_FREQ5_CH0   135
`define UMCTL2_REGS_REGB_FREQ6_CH0   135
`define UMCTL2_REGS_REGB_FREQ7_CH0   135
`define UMCTL2_REGS_REGB_FREQ8_CH0   135
`define UMCTL2_REGS_REGB_FREQ9_CH0   135
`define UMCTL2_REGS_REGB_FREQ10_CH0  135
`define UMCTL2_REGS_REGB_FREQ11_CH0  135
`define UMCTL2_REGS_REGB_FREQ12_CH0  135
`define UMCTL2_REGS_REGB_FREQ13_CH0  135
`define UMCTL2_REGS_REGB_FREQ14_CH0  135
`define UMCTL2_REGS_REGB_FREQ0_CH1 133
`define UMCTL2_REGS_REGB_FREQ1_CH1   133
`define UMCTL2_REGS_REGB_FREQ2_CH1   133
`define UMCTL2_REGS_REGB_FREQ3_CH1   133
`define UMCTL2_REGS_REGB_FREQ4_CH1   133
`define UMCTL2_REGS_REGB_FREQ5_CH1   133
`define UMCTL2_REGS_REGB_FREQ6_CH1   133
`define UMCTL2_REGS_REGB_FREQ7_CH1   133
`define UMCTL2_REGS_REGB_FREQ8_CH1   133
`define UMCTL2_REGS_REGB_FREQ9_CH1   133
`define UMCTL2_REGS_REGB_FREQ10_CH1  133
`define UMCTL2_REGS_REGB_FREQ11_CH1  133
`define UMCTL2_REGS_REGB_FREQ12_CH1  133
`define UMCTL2_REGS_REGB_FREQ13_CH1  133
`define UMCTL2_REGS_REGB_FREQ14_CH1  133
`define UMCTL2_REGS_REGB_ARB_PORT0 118
`define UMCTL2_REGS_REGB_ARB_PORT1   86
`define UMCTL2_REGS_REGB_ARB_PORT2   86
`define UMCTL2_REGS_REGB_ARB_PORT3   86
`define UMCTL2_REGS_REGB_ARB_PORT4   86
`define UMCTL2_REGS_REGB_ARB_PORT5   86
`define UMCTL2_REGS_REGB_ARB_PORT6   86
`define UMCTL2_REGS_REGB_ARB_PORT7   86
`define UMCTL2_REGS_REGB_ARB_PORT8   86
`define UMCTL2_REGS_REGB_ARB_PORT9   86
`define UMCTL2_REGS_REGB_ARB_PORT10  86
`define UMCTL2_REGS_REGB_ARB_PORT11  86
`define UMCTL2_REGS_REGB_ARB_PORT12  86
`define UMCTL2_REGS_REGB_ARB_PORT13  86
`define UMCTL2_REGS_REGB_ARB_PORT14  86
`define UMCTL2_REGS_REGB_ARB_PORT15  86
`define UMCTL2_REGS_REGB_DDRC_CH0 291
`define UMCTL2_REGS_REGB_DDRC_CH1   203
`define UMCTL2_REGS_REGB_ADDR_MAP0 16
`define UMCTL2_REGS_REGB_ADDR_MAP1   11
`define UMCTL2_REGS_REGB_ADDR_MAP2   0
`define UMCTL2_REGS_REGB_ADDR_MAP3   0
`define UMCTL2_REGS_UMCTL2_MAX_ADDR 32'h00e01d80

`define UMCTL2_REGS_REG_WIDTH 32
`endif // __GUARD__DWC_DDRCTL_APB_DEFINES__SVH__

