<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>FreeBusAVR: rf/rf22-controller/fbrf-atmega168.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>rf/rf22-controller/fbrf-atmega168.h</h1><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* $Id: freebus-atmega168.h 1029 2009-03-20 07:50:42Z idefix $ */</span>
<a name="l00002"></a>00002 <span class="comment">/*</span>
<a name="l00003"></a>00003 <span class="comment">*      __________  ________________  __  _______</span>
<a name="l00004"></a>00004 <span class="comment">*     / ____/ __ \/ ____/ ____/ __ )/ / / / ___/</span>
<a name="l00005"></a>00005 <span class="comment">*    / /_  / /_/ / __/ / __/ / __  / / / /\__ \ </span>
<a name="l00006"></a>00006 <span class="comment">*   / __/ / _, _/ /___/ /___/ /_/ / /_/ /___/ / </span>
<a name="l00007"></a>00007 <span class="comment">*  /_/   /_/ |_/_____/_____/_____/\____//____/  </span>
<a name="l00008"></a>00008 <span class="comment">*                                      </span>
<a name="l00009"></a>00009 <span class="comment">*  Copyright (c) 2008 Matthias Fechner &lt;matthias@fechner.net&gt;</span>
<a name="l00010"></a>00010 <span class="comment">*  Copyright (c) 2009 Christian Bode &lt;Bode_Christian@t-online.de&gt;</span>
<a name="l00011"></a>00011 <span class="comment">*</span>
<a name="l00012"></a>00012 <span class="comment">*  This program is free software; you can redistribute it and/or modify</span>
<a name="l00013"></a>00013 <span class="comment">*  it under the terms of the GNU General Public License version 2 as</span>
<a name="l00014"></a>00014 <span class="comment">*  published by the Free Software Foundation.</span>
<a name="l00015"></a>00015 <span class="comment">*/</span>
<a name="l00026"></a>00026 <span class="preprocessor">#if defined(_FBRF_HARDWARE_H)</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span><span class="preprocessor">#ifndef _FREEBUS_ATMEGA168_H</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span><span class="preprocessor">#define _FREEBUS_ATMEGA168_H ///&lt; is defined if target system is the ATMega168</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span>
<a name="l00030"></a>00030 <span class="comment">/*************************************************************************</span>
<a name="l00031"></a>00031 <span class="comment">* INCLUDES</span>
<a name="l00032"></a>00032 <span class="comment">*************************************************************************/</span>
<a name="l00033"></a>00033 <span class="preprocessor">#include &lt;inttypes.h&gt;</span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &lt;avr/io.h&gt;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &lt;avr/eeprom.h&gt;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &lt;avr/pgmspace.h&gt;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &lt;avr/interrupt.h&gt;</span> 
<a name="l00038"></a>00038 <span class="preprocessor">#include &lt;avr/wdt.h&gt;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &lt;avr/sleep.h&gt;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &lt;util/parity.h&gt;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;util/delay.h&gt;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;string.h&gt;</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="comment">/**************************************************************************</span>
<a name="l00045"></a>00045 <span class="comment">* DEFINITIONS</span>
<a name="l00046"></a>00046 <span class="comment">**************************************************************************/</span>
<a name="l00047"></a>00047 <span class="preprocessor">#define ENABLE_ALL_INTERRUPTS()     sei()                   </span>
<a name="l00048"></a>00048 <span class="preprocessor">#define DISABLE_IRQS     unsigned char _sreg = SREG; cli();  </span>
<a name="l00049"></a>00049 <span class="preprocessor">#define ENABLE_IRQS      { if(_sreg &amp; 0x80) sei();   }       </span>
<a name="l00052"></a>00052 <span class="preprocessor">#define CONFIGURE_INT0()            {           \</span>
<a name="l00053"></a>00053 <span class="preprocessor">          EICRA |= (1&lt;&lt;ISC01);      </span><span class="comment">/* Enable Int0 falling edge */</span>    \
<a name="l00054"></a>00054           EICRA &amp;= ~(1&lt;&lt;ISC00);     <span class="comment">/* Enable Int0 falling edge */</span>    \
<a name="l00055"></a>00055           EIMSK |= (1&lt;&lt;INT0);       <span class="comment">/* Enable Int0 */</span>                 \
<a name="l00056"></a>00056      }
<a name="l00057"></a>00057 
<a name="l00059"></a>00059 <span class="preprocessor">#define DISABLE_RX_INT()            {           \</span>
<a name="l00060"></a>00060 <span class="preprocessor">          EIMSK &amp;= ~(1&lt;&lt;INT0);                  \</span>
<a name="l00061"></a>00061 <span class="preprocessor">     }</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span>
<a name="l00064"></a>00064 <span class="preprocessor">#define ENABLE_RX_INT()             {           \</span>
<a name="l00065"></a>00065 <span class="preprocessor">          EIFR |= (1&lt;&lt;INTF0);                   \</span>
<a name="l00066"></a>00066 <span class="preprocessor">          EIMSK |= (1&lt;&lt;INT0);                   \</span>
<a name="l00067"></a>00067 <span class="preprocessor">     }</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00075"></a>00075 <span class="preprocessor">#define RELOAD_TIMER0(value, tccr0) {                                   \</span>
<a name="l00076"></a>00076 <span class="preprocessor">          TCCR0B &amp;= ~((1&lt;&lt;CS02) | (1&lt;&lt;CS01) | (1&lt;&lt;CS00)); </span><span class="comment">/* stop timer */</span> \
<a name="l00077"></a>00077           TCCR0A = 0;             <span class="comment">/* set timer mode */</span>                  \
<a name="l00078"></a>00078           TCNT0  = value;         <span class="comment">/* set start of timer, run to 0xFF */</span> \
<a name="l00079"></a>00079           TIMSK0 |= (1&lt;&lt;TOIE0);   <span class="comment">/* enable overflow interrupt */</span>       \
<a name="l00080"></a>00080           TCCR0B = tccr0;         <span class="comment">/* clock select */</span>                    \
<a name="l00081"></a>00081      }
<a name="l00082"></a>00082 
<a name="l00084"></a>00084 <span class="preprocessor">#define TIMER1_OVERRUN              (TIFR1 &amp; (1U&lt;&lt;OCF1A))</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span>
<a name="l00087"></a>00087 <span class="preprocessor">#define CLEAR_TIMER1_OVERRUN        TIFR1 |= (1U&lt;&lt;OCF1A)</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00090"></a>00090 <span class="preprocessor">#define RELOAD_APPLICATION_TIMER()  {                                   \</span>
<a name="l00091"></a>00091 <span class="preprocessor">          TCCR1A = 0;             </span><span class="comment">/* CTC (Clear Timer on Compate match) */</span> \
<a name="l00092"></a>00092           TCCR1B = (1U&lt;&lt;WGM12)|(1U&lt;&lt;CS11)|(1U&lt;&lt;CS10); <span class="comment">/* CTC-mode, prescale to 64 */</span> \
<a name="l00093"></a>00093           OCR1A  = 16249;         <span class="comment">/* every 130 ms OCR1A=(delay*F_CPU)/(prescaler)-1 */</span> \
<a name="l00094"></a>00094           TCNT1  = 0;             <span class="comment">/* reset timer */</span>                     \
<a name="l00095"></a>00095      }
<a name="l00096"></a>00096 
<a name="l00103"></a>00103 <span class="preprocessor">#define ENABLE_PWM(x)               {                                   \</span>
<a name="l00104"></a>00104 <span class="preprocessor">          TCCR2A = (1&lt;&lt;WGM20)|(1&lt;&lt;COM2A1)|(1&lt;&lt;COM2A0);</span><span class="comment">/* Phase correct PWM and enable OC2a pin */</span> \
<a name="l00105"></a>00105           TCCR2B = (1&lt;&lt;CS21);     <span class="comment">/* prescaler 8 */</span>                     \
<a name="l00106"></a>00106           TCNT2  = 0;             <span class="comment">/* reset timer2 */</span>                    \
<a name="l00107"></a>00107           OCR2A  = (x);           <span class="comment">/* defines the duty cycle */</span>          \
<a name="l00108"></a>00108      }
<a name="l00109"></a>00109 
<a name="l00111"></a>00111 <span class="preprocessor">#define DISABLE_PWM()               {                                   \</span>
<a name="l00112"></a>00112 <span class="preprocessor">          TCCR2A &amp;= ~((1&lt;&lt;COM2A1)|(1&lt;&lt;COM2A0)); </span><span class="comment">/* disable PWM pin  */</span>  \
<a name="l00113"></a>00113           SETPIN_CTRL(ON);                     <span class="comment">/* set port to high */</span>   \
<a name="l00114"></a>00114      }
<a name="l00115"></a>00115 
<a name="l00117"></a>00117 <span class="preprocessor">#define ENABLE_UART_TX_IRQ()        {                            \</span>
<a name="l00118"></a>00118 <span class="preprocessor">          UCSR0B |= (1&lt;&lt;TXCIE0);       </span><span class="comment">/* enable transmit IRQ */</span> \
<a name="l00119"></a>00119      }
<a name="l00120"></a>00120 
<a name="l00122"></a>00122 <span class="preprocessor">#define DISABLE_UART_TX_IRQ()       {                                 \</span>
<a name="l00123"></a>00123 <span class="preprocessor">          UCSR0B &amp;= ~(1&lt;&lt;TXCIE0);      </span><span class="comment">/* disable transmit IRQ */</span>     \
<a name="l00124"></a>00124      }
<a name="l00125"></a>00125           
<a name="l00127"></a>00127 <span class="preprocessor">#define UART_SEND_BYTE(tx_char)     {           \</span>
<a name="l00128"></a>00128 <span class="preprocessor">          UDR0 =(uint8_t)(tx_char);             \</span>
<a name="l00129"></a>00129 <span class="preprocessor">     }</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>
<a name="l00132"></a>00132 <span class="preprocessor">#define ENABLE_WATCHDOG(x)          {           \</span>
<a name="l00133"></a>00133 <span class="preprocessor">          wdt_enable(x);                        \</span>
<a name="l00134"></a>00134 <span class="preprocessor">     }</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 
<a name="l00138"></a>00138 <span class="preprocessor">#define DISABLE_WATCHDOG()          {           \</span>
<a name="l00139"></a>00139 <span class="preprocessor">          MCUSR = 0;                            \</span>
<a name="l00140"></a>00140 <span class="preprocessor">          wdt_disable();                        \</span>
<a name="l00141"></a>00141 <span class="preprocessor">     }</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a>00143 <span class="comment">// map interrupts</span>
<a name="l00145"></a>00145 <span class="comment"></span><span class="preprocessor">#define SIG_UART_TRANS              USART_TX_vect</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="preprocessor">#define EE_RDY_vect                 EE_READY_vect</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span>
<a name="l00149"></a>00149 <span class="comment">/*********************************/</span>
<a name="l00150"></a>00150 <span class="comment">/* MACROs for port configuration */</span>
<a name="l00151"></a>00151 <span class="comment">/*********************************/</span>
<a name="l00152"></a>00152 <span class="preprocessor">#define IO1_PORT     PORTB      </span>
<a name="l00153"></a>00153 <span class="preprocessor">#define IO1_DDR      DDRB       </span>
<a name="l00154"></a>00154 <span class="preprocessor">#define IO1_IN       PINB       </span>
<a name="l00155"></a>00155 <span class="preprocessor">#define IO1_PIN      PB2        </span>
<a name="l00157"></a>00157 <span class="preprocessor">#define IO2_PORT     PORTC      </span>
<a name="l00158"></a>00158 <span class="preprocessor">#define IO2_DDR      DDRC       </span>
<a name="l00159"></a>00159 <span class="preprocessor">#define IO2_IN       PINC       </span>
<a name="l00160"></a>00160 <span class="preprocessor">#define IO2_PIN      PC1        </span>
<a name="l00162"></a>00162 <span class="preprocessor">#define IO3_PORT     PORTD      </span>
<a name="l00163"></a>00163 <span class="preprocessor">#define IO3_DDR      DDRD       </span>
<a name="l00164"></a>00164 <span class="preprocessor">#define IO3_IN       PIND       </span>
<a name="l00165"></a>00165 <span class="preprocessor">#define IO3_PIN      PD3        </span>
<a name="l00167"></a>00167 <span class="preprocessor">#define IO4_PORT     PORTD      </span>
<a name="l00168"></a>00168 <span class="preprocessor">#define IO4_DDR      DDRD       </span>
<a name="l00169"></a>00169 <span class="preprocessor">#define IO4_IN       PIND       </span>
<a name="l00170"></a>00170 <span class="preprocessor">#define IO4_PIN      PD5        </span>
<a name="l00172"></a>00172 <span class="preprocessor">#define IO5_PORT     PORTD      </span>
<a name="l00173"></a>00173 <span class="preprocessor">#define IO5_DDR      DDRD       </span>
<a name="l00174"></a>00174 <span class="preprocessor">#define IO5_IN       PIND       </span>
<a name="l00175"></a>00175 <span class="preprocessor">#define IO5_PIN      PD6        </span>
<a name="l00177"></a>00177 <span class="preprocessor">#define IO6_PORT     PORTD      </span>
<a name="l00178"></a>00178 <span class="preprocessor">#define IO6_DDR      DDRD       </span>
<a name="l00179"></a>00179 <span class="preprocessor">#define IO6_IN       PIND       </span>
<a name="l00180"></a>00180 <span class="preprocessor">#define IO6_PIN      PD7        </span>
<a name="l00182"></a>00182 <span class="preprocessor">#define IO7_PORT     PORTC      </span>
<a name="l00183"></a>00183 <span class="preprocessor">#define IO7_DDR      DDRC       </span>
<a name="l00184"></a>00184 <span class="preprocessor">#define IO7_IN       PINC       </span>
<a name="l00185"></a>00185 <span class="preprocessor">#define IO7_PIN      PC2        </span>
<a name="l00187"></a>00187 <span class="preprocessor">#define IO8_PORT     PORTC      </span>
<a name="l00188"></a>00188 <span class="preprocessor">#define IO8_DDR      DDRC       </span>
<a name="l00189"></a>00189 <span class="preprocessor">#define IO8_IN       PINC       </span>
<a name="l00190"></a>00190 <span class="preprocessor">#define IO8_PIN      PC3        </span>
<a name="l00192"></a>00192 <span class="preprocessor">#define PROG_PORT    PORTB      </span>
<a name="l00193"></a>00193 <span class="preprocessor">#define PROG_DDR     DDRB       </span>
<a name="l00194"></a>00194 <span class="preprocessor">#define PROG_IN      PINB       </span>
<a name="l00195"></a>00195 <span class="preprocessor">#define PROG_PIN     PB0        </span>
<a name="l00197"></a>00197 <span class="preprocessor">#define CTRL_PORT    PORTB      </span>
<a name="l00198"></a>00198 <span class="preprocessor">#define CTRL_DDR     DDRB       </span>
<a name="l00199"></a>00199 <span class="preprocessor">#define CTRL_IN      PINB       </span>
<a name="l00200"></a>00200 <span class="preprocessor">#define CTRL_PIN     PB3        </span>
<a name="l00202"></a>00202 <span class="preprocessor">#define EIBOUT_PORT  PORTD      </span>
<a name="l00203"></a>00203 <span class="preprocessor">#define EIBOUT_DDR   DDRD       </span>
<a name="l00204"></a>00204 <span class="preprocessor">#define EIBOUT_IN    PIND       </span>
<a name="l00205"></a>00205 <span class="preprocessor">#define EIBOUT_PIN   PD4        </span>
<a name="l00207"></a>00207 <span class="preprocessor">#define EIBIN_PORT   PORTD      </span>
<a name="l00208"></a>00208 <span class="preprocessor">#define EIBIN_DDR    DDRD       </span>
<a name="l00209"></a>00209 <span class="preprocessor">#define EIBIN_IN     PIND       </span>
<a name="l00210"></a>00210 <span class="preprocessor">#define EIBIN_PIN    PD2        </span>
<a name="l00213"></a>00213 <span class="preprocessor">#define RES1_PORT    PORTB      </span>
<a name="l00214"></a>00214 <span class="preprocessor">#define RES1_DDR     DDRB       </span>
<a name="l00215"></a>00215 <span class="preprocessor">#define RES1_IN      PINB       </span>
<a name="l00216"></a>00216 <span class="preprocessor">#define RES1_PIN     PB1        </span>
<a name="l00218"></a>00218 <span class="preprocessor">#define RES2_PORT    PORTC      </span>
<a name="l00219"></a>00219 <span class="preprocessor">#define RES2_DDR     DDRC       </span>
<a name="l00220"></a>00220 <span class="preprocessor">#define RES2_IN      PINC       </span>
<a name="l00221"></a>00221 <span class="preprocessor">#define RES2_PIN     PC0        </span>
<a name="l00223"></a>00223 <span class="preprocessor">#define RES3_PORT    PORTD      </span>
<a name="l00224"></a>00224 <span class="preprocessor">#define RES3_DDR     DDRD       </span>
<a name="l00225"></a>00225 <span class="preprocessor">#define RES3_IN      PIND       </span>
<a name="l00226"></a>00226 <span class="preprocessor">#define RES3_PIN     PD0        </span>
<a name="l00228"></a>00228 <span class="preprocessor">#define RES4_PORT    PORTD      </span>
<a name="l00229"></a>00229 <span class="preprocessor">#define RES4_DDR     DDRD       </span>
<a name="l00230"></a>00230 <span class="preprocessor">#define RES4_IN      PIND       </span>
<a name="l00231"></a>00231 <span class="preprocessor">#define RES4_PIN     PD1        </span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="comment">/**************************************************************************</span>
<a name="l00234"></a>00234 <span class="comment">* DECLARATIONS</span>
<a name="l00235"></a>00235 <span class="comment">**************************************************************************/</span>
<a name="l00236"></a>00236  
<a name="l00237"></a>00237 
<a name="l00238"></a>00238 <span class="comment">/*************************************************************************</span>
<a name="l00239"></a>00239 <span class="comment">* FUNCTION PROTOTYPES</span>
<a name="l00240"></a>00240 <span class="comment">**************************************************************************/</span>
<a name="l00241"></a>00241 
<a name="l00242"></a>00242 <span class="preprocessor">#endif </span><span class="comment">/* _FREEBUS_ATMEGA168_H */</span>
<a name="l00243"></a>00243 <span class="preprocessor">#endif </span><span class="comment">/* _FB_HARDWARE_H */</span>
<a name="l00244"></a>00244 <span class="comment">/*********************************** EOF *********************************/</span>
</pre></div></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Fri May 28 18:52:57 2010 for FreeBusAVR by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
