Warning (10268): Verilog HDL information at control.v(29): always construct contains both blocking and non-blocking assignments File: C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/control.v Line: 29
