<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/home/andre/XILINK/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml xtop.twx xtop.ncd -o xtop.twr xtop.pcf -ucf xtop.ucf

</twCmdLine><twDesign>xtop.ncd</twDesign><twDesignPath>xtop.ncd</twDesignPath><twPCF>xtop.pcf</twPCF><twPcfPath>xtop.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="cp132"><twDevName>xc3s100e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin&quot; = PERIOD &quot;clk&quot; 20 ns HIGH 50 %;" ScopeName="">TS_clkin = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>6025586</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>595</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.920</twMinPer></twConstHead><twPathRptBanner iPaths="1628" iCriticalPaths="0" sType="EndPoint">Paths for end point controller/regA_3 (SLICE_X18Y13.F4), 1628 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.080</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_3</twDest><twTotPathDel>19.920</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_3</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB28</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y12.G1</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>instruction&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N140</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>data_addr&lt;5&gt;</twComp><twBEL>controller/mem_addr&lt;5&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>N138</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>N56</twComp><twBEL>controller/mem_sel121_SW0_F</twBEL><twBEL>controller/mem_sel121_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>controller/mem_sel121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>controller/mem_sel121</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>addr_decoder/Mmux_data_to_rd1101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.F3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>N283</twComp><twBEL>controller/operand&lt;31&gt;8_SW0_G</twBEL><twBEL>controller/operand&lt;31&gt;8_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>N283</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux00006954</twComp><twBEL>controller/operand&lt;31&gt;46_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.G1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>controller/operand&lt;31&gt;46</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux00007884</twComp><twBEL>controller/Mmux_regA_mux00007854</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>controller/Mmux_regA_mux00007854/O</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux00007884</twComp><twBEL>controller/Mmux_regA_mux00007884</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>controller/Mmux_regA_mux00007884</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N328</twComp><twBEL>controller/Mmux_regA_mux000078118_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N328</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>controller/regA&lt;3&gt;</twComp><twBEL>controller/Mmux_regA_mux000078145</twBEL><twBEL>controller/regA_3</twBEL></twPathDel><twLogDel>11.513</twLogDel><twRouteDel>8.407</twRouteDel><twTotDel>19.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.144</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_3</twDest><twTotPathDel>19.856</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_3</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB28</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y12.G1</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>instruction&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N140</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N140</twComp><twBEL>controller/mem_addr&lt;4&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>N140</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>N56</twComp><twBEL>controller/mem_sel121_SW0_F</twBEL><twBEL>controller/mem_sel121_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>controller/mem_sel121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>controller/mem_sel121</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>addr_decoder/Mmux_data_to_rd1101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.F3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>N283</twComp><twBEL>controller/operand&lt;31&gt;8_SW0_G</twBEL><twBEL>controller/operand&lt;31&gt;8_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>N283</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux00006954</twComp><twBEL>controller/operand&lt;31&gt;46_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.G1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>controller/operand&lt;31&gt;46</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux00007884</twComp><twBEL>controller/Mmux_regA_mux00007854</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>controller/Mmux_regA_mux00007854/O</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux00007884</twComp><twBEL>controller/Mmux_regA_mux00007884</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>controller/Mmux_regA_mux00007884</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N328</twComp><twBEL>controller/Mmux_regA_mux000078118_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N328</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>controller/regA&lt;3&gt;</twComp><twBEL>controller/Mmux_regA_mux000078145</twBEL><twBEL>controller/regA_3</twBEL></twPathDel><twLogDel>11.513</twLogDel><twRouteDel>8.343</twRouteDel><twTotDel>19.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.194</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_3</twDest><twTotPathDel>19.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_3</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB28</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y12.G1</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>instruction&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N140</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;2&gt;1</twComp><twBEL>controller/mem_addr&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>N144</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>N56</twComp><twBEL>controller/mem_sel121_SW0_F</twBEL><twBEL>controller/mem_sel121_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>controller/mem_sel121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>controller/mem_sel121</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>addr_decoder/Mmux_data_to_rd1101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.F3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>N283</twComp><twBEL>controller/operand&lt;31&gt;8_SW0_G</twBEL><twBEL>controller/operand&lt;31&gt;8_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>N283</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux00006954</twComp><twBEL>controller/operand&lt;31&gt;46_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.G1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>controller/operand&lt;31&gt;46</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux00007884</twComp><twBEL>controller/Mmux_regA_mux00007854</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>controller/Mmux_regA_mux00007854/O</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux00007884</twComp><twBEL>controller/Mmux_regA_mux00007884</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>controller/Mmux_regA_mux00007884</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N328</twComp><twBEL>controller/Mmux_regA_mux000078118_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N328</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>controller/regA&lt;3&gt;</twComp><twBEL>controller/Mmux_regA_mux000078145</twBEL><twBEL>controller/regA_3</twBEL></twPathDel><twLogDel>11.568</twLogDel><twRouteDel>8.238</twRouteDel><twTotDel>19.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="225672" iCriticalPaths="0" sType="EndPoint">Paths for end point controller/regA_21 (SLICE_X26Y37.F4), 225672 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.085</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_21</twDest><twTotPathDel>19.915</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_21</twDest><twLogLvls>13</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB28</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y12.G1</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>instruction&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N140</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>data_addr&lt;5&gt;</twComp><twBEL>controller/mem_addr&lt;5&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>N138</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>N56</twComp><twBEL>controller/mem_sel121_SW0_F</twBEL><twBEL>controller/mem_sel121_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>controller/mem_sel121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>controller/mem_sel121</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>addr_decoder/Mmux_data_to_rd1101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;12&gt;</twComp><twBEL>controller/operand&lt;12&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y23.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>controller/operand&lt;12&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y23.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>controller/carry_res_n_1&lt;12&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_lut&lt;12&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;12&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/carry_res_n_1&lt;14&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;14&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>controller/carry_res_n_1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>controller/adder_res&lt;14&gt;</twComp><twBEL>controller/Maddsub_adder_res_lut&lt;15&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>controller/adder_res&lt;16&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;16&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>controller/adder_res&lt;18&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;18&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>controller/adder_res&lt;20&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;20&gt;</twBEL><twBEL>controller/Maddsub_adder_res_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>controller/adder_res&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>controller/regA&lt;21&gt;</twComp><twBEL>controller/Mmux_regA_mux000042145</twBEL><twBEL>controller/regA_21</twBEL></twPathDel><twLogDel>12.681</twLogDel><twRouteDel>7.234</twRouteDel><twTotDel>19.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.085</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_21</twDest><twTotPathDel>19.915</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_21</twDest><twLogLvls>13</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB28</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y12.G1</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>instruction&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N140</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>data_addr&lt;5&gt;</twComp><twBEL>controller/mem_addr&lt;5&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>N138</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>N56</twComp><twBEL>controller/mem_sel121_SW0_F</twBEL><twBEL>controller/mem_sel121_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>controller/mem_sel121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>controller/mem_sel121</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>addr_decoder/Mmux_data_to_rd1101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y24.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/operand&lt;12&gt;</twComp><twBEL>controller/operand&lt;12&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y23.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>controller/operand&lt;12&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y23.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>controller/carry_res_n_1&lt;12&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_lut&lt;12&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;12&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/carry_res_n_1&lt;14&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;14&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y25.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/carry_res_n_1&lt;16&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;16&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>controller/carry_res_n_1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>controller/adder_res&lt;16&gt;</twComp><twBEL>controller/Maddsub_adder_res_lut&lt;17&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>controller/adder_res&lt;18&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;18&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>controller/adder_res&lt;20&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;20&gt;</twBEL><twBEL>controller/Maddsub_adder_res_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>controller/adder_res&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>controller/regA&lt;21&gt;</twComp><twBEL>controller/Mmux_regA_mux000042145</twBEL><twBEL>controller/regA_21</twBEL></twPathDel><twLogDel>12.669</twLogDel><twRouteDel>7.246</twRouteDel><twTotDel>19.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.088</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_21</twDest><twTotPathDel>19.912</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_21</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB28</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y12.G1</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>instruction&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N140</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>data_addr&lt;5&gt;</twComp><twBEL>controller/mem_addr&lt;5&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>N138</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>N56</twComp><twBEL>controller/mem_sel121_SW0_F</twBEL><twBEL>controller/mem_sel121_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>controller/mem_sel121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>controller/mem_sel121</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>addr_decoder/Mmux_data_to_rd1101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y15.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>mem_sel</twComp><twBEL>controller/operand&lt;1&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>controller/operand&lt;1&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y17.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>controller/carry_res_n_1&lt;0&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_lut&lt;1&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>controller/carry_res_n_1&lt;2&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;2&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_carry_res_n_1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y19.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>controller/carry_res_n_1&lt;4&gt;</twComp><twBEL>controller/Maddsub_carry_res_n_1_cy&lt;4&gt;</twBEL><twBEL>controller/Maddsub_carry_res_n_1_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y19.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>controller/carry_res_n_1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y19.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>controller/adder_res&lt;4&gt;</twComp><twBEL>controller/Maddsub_adder_res_lut&lt;5&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>controller/adder_res&lt;6&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;6&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>controller/adder_res&lt;8&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;8&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>controller/adder_res&lt;10&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;10&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>controller/adder_res&lt;12&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;12&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>controller/adder_res&lt;14&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;14&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>controller/adder_res&lt;16&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;16&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>controller/adder_res&lt;18&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;18&gt;</twBEL><twBEL>controller/Maddsub_adder_res_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>controller/Maddsub_adder_res_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y27.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>controller/adder_res&lt;20&gt;</twComp><twBEL>controller/Maddsub_adder_res_cy&lt;20&gt;</twBEL><twBEL>controller/Maddsub_adder_res_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>controller/adder_res&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>controller/regA&lt;21&gt;</twComp><twBEL>controller/Mmux_regA_mux000042145</twBEL><twBEL>controller/regA_21</twBEL></twPathDel><twLogDel>13.288</twLogDel><twRouteDel>6.624</twRouteDel><twTotDel>19.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>66.7</twPctLog><twPctRoute>33.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1633" iCriticalPaths="0" sType="EndPoint">Paths for end point controller/regA_11 (SLICE_X3Y13.F1), 1633 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.086</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_11</twDest><twTotPathDel>19.903</twTotPathDel><twClkSkew dest = "0.013" src = "0.024">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_11</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB28</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y12.G1</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>instruction&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N140</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>data_addr&lt;5&gt;</twComp><twBEL>controller/mem_addr&lt;5&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>N138</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>N56</twComp><twBEL>controller/mem_sel121_SW0_F</twBEL><twBEL>controller/mem_sel121_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>controller/mem_sel121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>controller/mem_sel121</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>addr_decoder/Mmux_data_to_rd1101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.F3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>N283</twComp><twBEL>controller/operand&lt;31&gt;8_SW0_G</twBEL><twBEL>controller/operand&lt;31&gt;8_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>N283</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/Mmux_regA_mux0000954</twComp><twBEL>controller/operand&lt;31&gt;46_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.071</twDelInfo><twComp>controller/operand&lt;31&gt;46_1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/Mmux_regA_mux0000954</twComp><twBEL>controller/Mmux_regA_mux0000954</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>controller/Mmux_regA_mux0000954</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux0000997</twComp><twBEL>controller/Mmux_regA_mux0000974</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>controller/Mmux_regA_mux0000974/O</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux0000997</twComp><twBEL>controller/Mmux_regA_mux0000997</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y13.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>controller/Mmux_regA_mux0000997</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/regA&lt;11&gt;</twComp><twBEL>controller/Mmux_regA_mux00009134_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>controller/Mmux_regA_mux00009134_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>controller/regA&lt;11&gt;</twComp><twBEL>controller/Mmux_regA_mux00009145</twBEL><twBEL>controller/regA_11</twBEL></twPathDel><twLogDel>12.272</twLogDel><twRouteDel>7.631</twRouteDel><twTotDel>19.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.150</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_11</twDest><twTotPathDel>19.839</twTotPathDel><twClkSkew dest = "0.013" src = "0.024">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_11</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB28</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y12.G1</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>instruction&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N140</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N140</twComp><twBEL>controller/mem_addr&lt;4&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>N140</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>N56</twComp><twBEL>controller/mem_sel121_SW0_F</twBEL><twBEL>controller/mem_sel121_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>controller/mem_sel121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>controller/mem_sel121</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>addr_decoder/Mmux_data_to_rd1101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.F3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>N283</twComp><twBEL>controller/operand&lt;31&gt;8_SW0_G</twBEL><twBEL>controller/operand&lt;31&gt;8_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>N283</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/Mmux_regA_mux0000954</twComp><twBEL>controller/operand&lt;31&gt;46_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.071</twDelInfo><twComp>controller/operand&lt;31&gt;46_1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/Mmux_regA_mux0000954</twComp><twBEL>controller/Mmux_regA_mux0000954</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>controller/Mmux_regA_mux0000954</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux0000997</twComp><twBEL>controller/Mmux_regA_mux0000974</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>controller/Mmux_regA_mux0000974/O</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux0000997</twComp><twBEL>controller/Mmux_regA_mux0000997</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y13.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>controller/Mmux_regA_mux0000997</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/regA&lt;11&gt;</twComp><twBEL>controller/Mmux_regA_mux00009134_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>controller/Mmux_regA_mux00009134_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>controller/regA&lt;11&gt;</twComp><twBEL>controller/Mmux_regA_mux00009145</twBEL><twBEL>controller/regA_11</twBEL></twPathDel><twLogDel>12.272</twLogDel><twRouteDel>7.567</twRouteDel><twTotDel>19.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="RAM">ram/Mram_mem.B</twSrc><twDest BELType="FF">controller/regA_11</twDest><twTotPathDel>19.789</twTotPathDel><twClkSkew dest = "0.013" src = "0.024">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>ram/Mram_mem.B</twSrc><twDest BELType='FF'>controller/regA_11</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB28</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y12.G1</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>instruction&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N140</twComp><twBEL>controller/imm_cmp_eq00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>controller/imm_cmp_eq00001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/mem_addr&lt;2&gt;1</twComp><twBEL>controller/mem_addr&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>N144</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>N56</twComp><twBEL>controller/mem_sel121_SW0_F</twBEL><twBEL>controller/mem_sel121_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>controller/mem_sel121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>controller/mem_sel121</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp><twBEL>addr_decoder/Mmux_data_to_rd1101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.F3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>addr_decoder/Mmux_data_to_rd1101</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>N283</twComp><twBEL>controller/operand&lt;31&gt;8_SW0_G</twBEL><twBEL>controller/operand&lt;31&gt;8_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>N283</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/Mmux_regA_mux0000954</twComp><twBEL>controller/operand&lt;31&gt;46_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.071</twDelInfo><twComp>controller/operand&lt;31&gt;46_1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>controller/Mmux_regA_mux0000954</twComp><twBEL>controller/Mmux_regA_mux0000954</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>controller/Mmux_regA_mux0000954</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux0000997</twComp><twBEL>controller/Mmux_regA_mux0000974</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>controller/Mmux_regA_mux0000974/O</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/Mmux_regA_mux0000997</twComp><twBEL>controller/Mmux_regA_mux0000997</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y13.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>controller/Mmux_regA_mux0000997</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>controller/regA&lt;11&gt;</twComp><twBEL>controller/Mmux_regA_mux00009134_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>controller/Mmux_regA_mux00009134_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>controller/regA&lt;11&gt;</twComp><twBEL>controller/Mmux_regA_mux00009145</twBEL><twBEL>controller/regA_11</twBEL></twPathDel><twLogDel>12.327</twLogDel><twRouteDel>7.462</twRouteDel><twTotDel>19.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkin = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/Mram_mem.A (RAMB16_X0Y0.DIA11), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.661</twSlack><twSrc BELType="FF">controller/regA_11</twSrc><twDest BELType="RAM">ram/Mram_mem.A</twDest><twTotPathDel>0.672</twTotPathDel><twClkSkew dest = "0.024" src = "0.013">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>controller/regA_11</twSrc><twDest BELType='RAM'>ram/Mram_mem.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>controller/regA&lt;11&gt;</twComp><twBEL>controller/regA_11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.DIA11</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>controller/regA&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.A</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/Mram_mem.B (RAMB16_X0Y0.ADDRB10), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.085</twSlack><twSrc BELType="FF">controller/pc_5</twSrc><twDest BELType="RAM">ram/Mram_mem.B</twDest><twTotPathDel>1.077</twTotPathDel><twClkSkew dest = "0.010" src = "0.018">0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>controller/pc_5</twSrc><twDest BELType='RAM'>ram/Mram_mem.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y3.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>controller/pc&lt;5&gt;</twComp><twBEL>controller/pc_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.734</twDelInfo><twComp>controller/pc&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y0.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twLogDel>0.343</twLogDel><twRouteDel>0.734</twRouteDel><twTotDel>1.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/Mram_mem.B (RAMB16_X0Y0.ADDRB7), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.101</twSlack><twSrc BELType="FF">controller/pc_2</twSrc><twDest BELType="RAM">ram/Mram_mem.B</twDest><twTotPathDel>1.097</twTotPathDel><twClkSkew dest = "0.024" src = "0.028">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>controller/pc_2</twSrc><twDest BELType='RAM'>ram/Mram_mem.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y0.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>controller/pc&lt;2&gt;</twComp><twBEL>controller/pc_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ADDRB7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.755</twDelInfo><twComp>controller/pc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y0.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>ram/Mram_mem</twComp><twBEL>ram/Mram_mem.B</twBEL></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.755</twRouteDel><twTotDel>1.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="displayDecoder/refresh_counter&lt;0&gt;/SR" logResource="displayDecoder/refresh_counter_0/SR" locationPin="SLICE_X27Y0.SR" clockNet="rst_IBUF"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="displayDecoder/refresh_counter&lt;0&gt;/SR" logResource="displayDecoder/refresh_counter_0/SR" locationPin="SLICE_X27Y0.SR" clockNet="rst_IBUF"/><twPinLimit anchorID="35" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="displayDecoder/refresh_counter&lt;0&gt;/SR" logResource="displayDecoder/refresh_counter_1/SR" locationPin="SLICE_X27Y0.SR" clockNet="rst_IBUF"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="36">0</twUnmetConstCnt><twDataSheet anchorID="37" twNameLen="15"><twClk2SUList anchorID="38" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>19.920</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="39"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>6025586</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3293</twConnCnt></twConstCov><twStats anchorID="40"><twMinPer>19.920</twMinPer><twFootnote number="1" /><twMaxFreq>50.201</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Dec  2 21:16:02 2019 </twTimestamp></twFoot><twClientInfo anchorID="41"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 355 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
