{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716319837649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716319837649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 20:30:37 2024 " "Processing started: Tue May 21 20:30:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716319837649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716319837649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg_display -c seg_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off seg_display -c seg_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716319837649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716319838071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716319838071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/seg_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/seg_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_rom-seg_rom_rtl " "Found design unit 1: seg_rom-seg_rom_rtl" {  } { { "src/lib/seg_rom.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P01_7_Segment/src/lib/seg_rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716319850305 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_rom " "Found entity 1: seg_rom" {  } { { "src/lib/seg_rom.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P01_7_Segment/src/lib/seg_rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716319850305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716319850305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/seg_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/seg_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_counter-seg_counter_rtl " "Found design unit 1: seg_counter-seg_counter_rtl" {  } { { "src/lib/seg_counter.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P01_7_Segment/src/lib/seg_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716319850305 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_counter " "Found entity 1: seg_counter" {  } { { "src/lib/seg_counter.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P01_7_Segment/src/lib/seg_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716319850305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716319850305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_display-seg_display_rtl " "Found design unit 1: seg_display-seg_display_rtl" {  } { { "src/seg_display.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P01_7_Segment/src/seg_display.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716319850320 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_display " "Found entity 1: seg_display" {  } { { "src/seg_display.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P01_7_Segment/src/seg_display.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716319850320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716319850320 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1716319850367 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1716319850367 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1716319850367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seg_display " "Elaborating entity \"seg_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716319850383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seg_counter seg_counter:counter_1 A:seg_counter_rtl " "Elaborating entity \"seg_counter\" using architecture \"A:seg_counter_rtl\" for hierarchy \"seg_counter:counter_1\"" {  } { { "src/seg_display.vhd" "counter_1" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P01_7_Segment/src/seg_display.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716319850398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seg_counter seg_counter:counter_2 A:seg_counter_rtl " "Elaborating entity \"seg_counter\" using architecture \"A:seg_counter_rtl\" for hierarchy \"seg_counter:counter_2\"" {  } { { "src/seg_display.vhd" "counter_2" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P01_7_Segment/src/seg_display.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716319850414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seg_counter seg_counter:counter_3 A:seg_counter_rtl " "Elaborating entity \"seg_counter\" using architecture \"A:seg_counter_rtl\" for hierarchy \"seg_counter:counter_3\"" {  } { { "src/seg_display.vhd" "counter_3" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P01_7_Segment/src/seg_display.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716319850414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seg_counter seg_counter:counter_4 A:seg_counter_rtl " "Elaborating entity \"seg_counter\" using architecture \"A:seg_counter_rtl\" for hierarchy \"seg_counter:counter_4\"" {  } { { "src/seg_display.vhd" "counter_4" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P01_7_Segment/src/seg_display.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716319850429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seg_rom seg_rom:rom A:seg_rom_rtl " "Elaborating entity \"seg_rom\" using architecture \"A:seg_rom_rtl\" for hierarchy \"seg_rom:rom\"" {  } { { "src/seg_display.vhd" "rom" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P01_7_Segment/src/seg_display.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716319850445 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1716319850929 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1716319850929 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1716319850929 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/seg_display.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P01_7_Segment/src/seg_display.vhd" 51 -1 0 } } { "src/lib/seg_counter.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P01_7_Segment/src/lib/seg_counter.vhd" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716319850992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716319850992 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716319851133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716319851789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716319851789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716319851836 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716319851836 ""} { "Info" "ICUT_CUT_TM_LCELLS" "211 " "Implemented 211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716319851836 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716319851836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716319851851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 20:30:51 2024 " "Processing ended: Tue May 21 20:30:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716319851851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716319851851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716319851851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716319851851 ""}
