Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Feb 15 18:16:37 2025
| Host         : Femboy_Finder running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slowrunninglights_timing_summary_routed.rpt -pb slowrunninglights_timing_summary_routed.pb -rpx slowrunninglights_timing_summary_routed.rpx -warn_on_violation
| Design       : slowrunninglights
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    105         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (242)
5. checking no_input_delay (4)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 57 register/latch pins with no clock driven by root clock pin: ACC_1/divClk_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: divider_1/CLK_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (242)
--------------------------------------------------
 There are 242 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.578        0.000                      0                   68        0.262        0.000                      0                   68        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.578        0.000                      0                   68        0.262        0.000                      0                   68        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 divider_1/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 2.286ns (41.654%)  route 3.202ns (58.346%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.372     4.582    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.433     5.015 f  divider_1/count_reg[29]/Q
                         net (fo=7, routed)           1.448     6.464    divider_1/count_reg[29]
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.105     6.569 r  divider_1/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.569    divider_1/i__carry__2_i_6_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.901 r  divider_1/CLK_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.054     7.955    divider_1/CLK_out10_in
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.105     8.060 f  divider_1/count[4]_i_12/O
                         net (fo=1, routed)           0.700     8.760    divider_1/count[4]_i_12_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.105     8.865 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.865    divider_1/count[4]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.309 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    divider_1/count_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.409 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    divider_1/count_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.509 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    divider_1/count_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.609 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    divider_1/count_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.709 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    divider_1/count_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.809 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    divider_1/count_reg[24]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.071 r  divider_1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.071    divider_1/count_reg[28]_i_1_n_4
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260    14.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[31]/C
                         clock pessimism              0.271    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X54Y99         FDCE (Setup_fdce_C_D)        0.101    14.648    divider_1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 divider_1/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 2.281ns (41.600%)  route 3.202ns (58.400%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.372     4.582    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.433     5.015 f  divider_1/count_reg[29]/Q
                         net (fo=7, routed)           1.448     6.464    divider_1/count_reg[29]
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.105     6.569 r  divider_1/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.569    divider_1/i__carry__2_i_6_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.901 r  divider_1/CLK_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.054     7.955    divider_1/CLK_out10_in
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.105     8.060 f  divider_1/count[4]_i_12/O
                         net (fo=1, routed)           0.700     8.760    divider_1/count[4]_i_12_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.105     8.865 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.865    divider_1/count[4]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.309 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    divider_1/count_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.409 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    divider_1/count_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.509 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    divider_1/count_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.609 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    divider_1/count_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.709 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    divider_1/count_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.809 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    divider_1/count_reg[24]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.066 r  divider_1/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.066    divider_1/count_reg[28]_i_1_n_6
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260    14.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[29]/C
                         clock pessimism              0.271    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X54Y99         FDCE (Setup_fdce_C_D)        0.101    14.648    divider_1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 divider_1/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 2.223ns (40.976%)  route 3.202ns (59.024%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.372     4.582    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.433     5.015 f  divider_1/count_reg[29]/Q
                         net (fo=7, routed)           1.448     6.464    divider_1/count_reg[29]
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.105     6.569 r  divider_1/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.569    divider_1/i__carry__2_i_6_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.901 r  divider_1/CLK_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.054     7.955    divider_1/CLK_out10_in
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.105     8.060 f  divider_1/count[4]_i_12/O
                         net (fo=1, routed)           0.700     8.760    divider_1/count[4]_i_12_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.105     8.865 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.865    divider_1/count[4]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.309 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    divider_1/count_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.409 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    divider_1/count_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.509 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    divider_1/count_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.609 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    divider_1/count_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.709 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    divider_1/count_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.809 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    divider_1/count_reg[24]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.008 r  divider_1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.008    divider_1/count_reg[28]_i_1_n_5
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260    14.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[30]/C
                         clock pessimism              0.271    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X54Y99         FDCE (Setup_fdce_C_D)        0.101    14.648    divider_1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.641    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 divider_1/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 2.186ns (40.571%)  route 3.202ns (59.429%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.372     4.582    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.433     5.015 f  divider_1/count_reg[29]/Q
                         net (fo=7, routed)           1.448     6.464    divider_1/count_reg[29]
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.105     6.569 r  divider_1/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.569    divider_1/i__carry__2_i_6_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.901 r  divider_1/CLK_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.054     7.955    divider_1/CLK_out10_in
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.105     8.060 f  divider_1/count[4]_i_12/O
                         net (fo=1, routed)           0.700     8.760    divider_1/count[4]_i_12_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.105     8.865 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.865    divider_1/count[4]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.309 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    divider_1/count_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.409 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    divider_1/count_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.509 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    divider_1/count_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.609 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    divider_1/count_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.709 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    divider_1/count_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.971 r  divider_1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.971    divider_1/count_reg[24]_i_1_n_4
    SLICE_X54Y98         FDCE                                         r  divider_1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260    14.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  divider_1/count_reg[27]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X54Y98         FDCE (Setup_fdce_C_D)        0.101    14.620    divider_1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 divider_1/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 2.181ns (40.516%)  route 3.202ns (59.484%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.372     4.582    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.433     5.015 f  divider_1/count_reg[29]/Q
                         net (fo=7, routed)           1.448     6.464    divider_1/count_reg[29]
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.105     6.569 r  divider_1/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.569    divider_1/i__carry__2_i_6_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.901 r  divider_1/CLK_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.054     7.955    divider_1/CLK_out10_in
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.105     8.060 f  divider_1/count[4]_i_12/O
                         net (fo=1, routed)           0.700     8.760    divider_1/count[4]_i_12_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.105     8.865 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.865    divider_1/count[4]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.309 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    divider_1/count_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.409 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    divider_1/count_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.509 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    divider_1/count_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.609 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    divider_1/count_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.709 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    divider_1/count_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.966 r  divider_1/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.966    divider_1/count_reg[24]_i_1_n_6
    SLICE_X54Y98         FDCE                                         r  divider_1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260    14.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  divider_1/count_reg[25]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X54Y98         FDCE (Setup_fdce_C_D)        0.101    14.620    divider_1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 divider_1/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 2.202ns (40.747%)  route 3.202ns (59.253%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.372     4.582    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.433     5.015 f  divider_1/count_reg[29]/Q
                         net (fo=7, routed)           1.448     6.464    divider_1/count_reg[29]
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.105     6.569 r  divider_1/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.569    divider_1/i__carry__2_i_6_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.901 r  divider_1/CLK_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.054     7.955    divider_1/CLK_out10_in
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.105     8.060 f  divider_1/count[4]_i_12/O
                         net (fo=1, routed)           0.700     8.760    divider_1/count[4]_i_12_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.105     8.865 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.865    divider_1/count[4]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.309 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    divider_1/count_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.409 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    divider_1/count_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.509 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    divider_1/count_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.609 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    divider_1/count_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.709 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    divider_1/count_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.809 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    divider_1/count_reg[24]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.987 r  divider_1/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.987    divider_1/count_reg[28]_i_1_n_7
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260    14.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[28]/C
                         clock pessimism              0.271    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X54Y99         FDCE (Setup_fdce_C_D)        0.101    14.648    divider_1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 divider_1/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 2.123ns (39.868%)  route 3.202ns (60.132%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.372     4.582    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.433     5.015 f  divider_1/count_reg[29]/Q
                         net (fo=7, routed)           1.448     6.464    divider_1/count_reg[29]
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.105     6.569 r  divider_1/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.569    divider_1/i__carry__2_i_6_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.901 r  divider_1/CLK_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.054     7.955    divider_1/CLK_out10_in
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.105     8.060 f  divider_1/count[4]_i_12/O
                         net (fo=1, routed)           0.700     8.760    divider_1/count[4]_i_12_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.105     8.865 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.865    divider_1/count[4]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.309 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    divider_1/count_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.409 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    divider_1/count_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.509 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    divider_1/count_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.609 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    divider_1/count_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.709 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    divider_1/count_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.908 r  divider_1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.908    divider_1/count_reg[24]_i_1_n_5
    SLICE_X54Y98         FDCE                                         r  divider_1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260    14.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  divider_1/count_reg[26]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X54Y98         FDCE (Setup_fdce_C_D)        0.101    14.620    divider_1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 divider_1/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.102ns (39.630%)  route 3.202ns (60.370%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.372     4.582    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.433     5.015 f  divider_1/count_reg[29]/Q
                         net (fo=7, routed)           1.448     6.464    divider_1/count_reg[29]
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.105     6.569 r  divider_1/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.569    divider_1/i__carry__2_i_6_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.901 r  divider_1/CLK_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.054     7.955    divider_1/CLK_out10_in
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.105     8.060 f  divider_1/count[4]_i_12/O
                         net (fo=1, routed)           0.700     8.760    divider_1/count[4]_i_12_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.105     8.865 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.865    divider_1/count[4]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.309 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    divider_1/count_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.409 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    divider_1/count_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.509 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    divider_1/count_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.609 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    divider_1/count_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.709 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    divider_1/count_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.887 r  divider_1/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.887    divider_1/count_reg[24]_i_1_n_7
    SLICE_X54Y98         FDCE                                         r  divider_1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260    14.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  divider_1/count_reg[24]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X54Y98         FDCE (Setup_fdce_C_D)        0.101    14.620    divider_1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 divider_1/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 2.086ns (39.447%)  route 3.202ns (60.553%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.372     4.582    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.433     5.015 f  divider_1/count_reg[29]/Q
                         net (fo=7, routed)           1.448     6.464    divider_1/count_reg[29]
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.105     6.569 r  divider_1/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.569    divider_1/i__carry__2_i_6_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.901 r  divider_1/CLK_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.054     7.955    divider_1/CLK_out10_in
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.105     8.060 f  divider_1/count[4]_i_12/O
                         net (fo=1, routed)           0.700     8.760    divider_1/count[4]_i_12_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.105     8.865 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.865    divider_1/count[4]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.309 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    divider_1/count_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.409 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    divider_1/count_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.509 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    divider_1/count_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.609 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    divider_1/count_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.871 r  divider_1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.871    divider_1/count_reg[20]_i_1_n_4
    SLICE_X54Y97         FDCE                                         r  divider_1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260    14.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  divider_1/count_reg[23]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X54Y97         FDCE (Setup_fdce_C_D)        0.101    14.620    divider_1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 divider_1/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 2.081ns (39.390%)  route 3.202ns (60.610%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.372     4.582    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.433     5.015 f  divider_1/count_reg[29]/Q
                         net (fo=7, routed)           1.448     6.464    divider_1/count_reg[29]
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.105     6.569 r  divider_1/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.569    divider_1/i__carry__2_i_6_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.901 r  divider_1/CLK_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.054     7.955    divider_1/CLK_out10_in
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.105     8.060 f  divider_1/count[4]_i_12/O
                         net (fo=1, routed)           0.700     8.760    divider_1/count[4]_i_12_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.105     8.865 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.865    divider_1/count[4]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.309 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    divider_1/count_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.409 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    divider_1/count_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.509 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    divider_1/count_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.609 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    divider_1/count_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.866 r  divider_1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.866    divider_1/count_reg[20]_i_1_n_6
    SLICE_X54Y97         FDCE                                         r  divider_1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260    14.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  divider_1/count_reg[21]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X54Y97         FDCE (Setup_fdce_C_D)        0.101    14.620    divider_1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  4.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ACC_1/divClk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/divClk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  ACC_1/divClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  ACC_1/divClk_reg/Q
                         net (fo=2, routed)           0.167     1.793    ACC_1/divClk_reg_0
    SLICE_X49Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.838 r  ACC_1/divClk_i_1/O
                         net (fo=1, routed)           0.000     1.838    ACC_1/divClk_i_1_n_0
    SLICE_X49Y96         FDCE                                         r  ACC_1/divClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  ACC_1/divClk_reg/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.091     1.576    ACC_1/divClk_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_1/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.483    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y96         FDCE                                         r  divider_1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  divider_1/count_reg[18]/Q
                         net (fo=6, routed)           0.124     1.771    divider_1/count_reg[18]
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  divider_1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    divider_1/count_reg[16]_i_1_n_5
    SLICE_X54Y96         FDCE                                         r  divider_1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y96         FDCE                                         r  divider_1/count_reg[18]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y96         FDCE (Hold_fdce_C_D)         0.134     1.617    divider_1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.482    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y92         FDCE                                         r  divider_1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  divider_1/count_reg[2]/Q
                         net (fo=5, routed)           0.124     1.770    divider_1/count_reg[2]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  divider_1/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    divider_1/count_reg[0]_i_1_n_5
    SLICE_X54Y92         FDCE                                         r  divider_1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.998    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y92         FDCE                                         r  divider_1/count_reg[2]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X54Y92         FDCE (Hold_fdce_C_D)         0.134     1.616    divider_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_1/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  divider_1/count_reg[30]/Q
                         net (fo=8, routed)           0.124     1.772    divider_1/count_reg[30]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  divider_1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    divider_1/count_reg[28]_i_1_n_5
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[30]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X54Y99         FDCE (Hold_fdce_C_D)         0.134     1.618    divider_1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 divider_1/CLK_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/CLK_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  divider_1/CLK_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  divider_1/CLK_out_reg/Q
                         net (fo=2, routed)           0.178     1.803    divider_1/CLK_out
    SLICE_X52Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.848 r  divider_1/CLK_out_i_1/O
                         net (fo=1, routed)           0.000     1.848    divider_1/CLK_out_i_1_n_0
    SLICE_X52Y98         FDCE                                         r  divider_1/CLK_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  divider_1/CLK_out_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.091     1.575    divider_1/CLK_out_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 divider_1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.923%)  route 0.135ns (33.077%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  divider_1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  divider_1/count_reg[22]/Q
                         net (fo=8, routed)           0.135     1.784    divider_1/count_reg[22]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  divider_1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    divider_1/count_reg[20]_i_1_n_5
    SLICE_X54Y97         FDCE                                         r  divider_1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  divider_1/count_reg[22]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X54Y97         FDCE (Hold_fdce_C_D)         0.134     1.618    divider_1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 divider_1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.274ns (65.271%)  route 0.146ns (34.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.483    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  divider_1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  divider_1/count_reg[6]/Q
                         net (fo=7, routed)           0.146     1.793    divider_1/count_reg[6]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  divider_1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    divider_1/count_reg[4]_i_1_n_5
    SLICE_X54Y93         FDCE                                         r  divider_1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  divider_1/count_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y93         FDCE (Hold_fdce_C_D)         0.134     1.617    divider_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 divider_1/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.274ns (65.108%)  route 0.147ns (34.892%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.483    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  divider_1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  divider_1/count_reg[14]/Q
                         net (fo=8, routed)           0.147     1.794    divider_1/count_reg[14]
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  divider_1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    divider_1/count_reg[12]_i_1_n_5
    SLICE_X54Y95         FDCE                                         r  divider_1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  divider_1/count_reg[14]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.134     1.617    divider_1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 divider_1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.274ns (65.108%)  route 0.147ns (34.892%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  divider_1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  divider_1/count_reg[26]/Q
                         net (fo=7, routed)           0.147     1.795    divider_1/count_reg[26]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  divider_1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    divider_1/count_reg[24]_i_1_n_5
    SLICE_X54Y98         FDCE                                         r  divider_1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  divider_1/count_reg[26]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X54Y98         FDCE (Hold_fdce_C_D)         0.134     1.618    divider_1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 divider_1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (63.105%)  route 0.160ns (36.895%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.483    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  divider_1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  divider_1/count_reg[15]/Q
                         net (fo=7, routed)           0.160     1.807    divider_1/count_reg[15]
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.852 r  divider_1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.852    divider_1/count[12]_i_2_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.916 r  divider_1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    divider_1/count_reg[12]_i_1_n_4
    SLICE_X54Y95         FDCE                                         r  divider_1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  divider_1/count_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.134     1.617    divider_1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y100   ACC_1/SCK_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X52Y90    ACC_1/clkcount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y92    ACC_1/clkcount_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y92    ACC_1/clkcount_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    ACC_1/clkcount_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    ACC_1/clkcount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    ACC_1/clkcount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    ACC_1/clkcount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    ACC_1/clkcount_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y100   ACC_1/SCK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y100   ACC_1/SCK_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90    ACC_1/clkcount_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90    ACC_1/clkcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    ACC_1/clkcount_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    ACC_1/clkcount_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    ACC_1/clkcount_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    ACC_1/clkcount_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ACC_1/clkcount_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ACC_1/clkcount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y100   ACC_1/SCK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y100   ACC_1/SCK_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90    ACC_1/clkcount_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90    ACC_1/clkcount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    ACC_1/clkcount_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    ACC_1/clkcount_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    ACC_1/clkcount_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    ACC_1/clkcount_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ACC_1/clkcount_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ACC_1/clkcount_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           275 Endpoints
Min Delay           275 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 runninglights_1/AN_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.381ns  (logic 3.696ns (50.076%)  route 3.685ns (49.924%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[6]/C
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  runninglights_1/AN_reg[6]/Q
                         net (fo=1, routed)           3.685     4.118    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.263     7.381 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.381    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.250ns  (logic 3.805ns (60.882%)  route 2.445ns (39.118%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[2]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/AN_reg[2]/Q
                         net (fo=1, routed)           2.445     2.793    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.457     6.250 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.250    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.242ns  (logic 3.680ns (58.953%)  route 2.562ns (41.047%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  runninglights_1/CB_reg/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CB_reg/Q
                         net (fo=1, routed)           2.562     2.941    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.301     6.242 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     6.242    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.229ns  (logic 3.784ns (60.750%)  route 2.445ns (39.250%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[7]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/AN_reg[7]/Q
                         net (fo=1, routed)           2.445     2.793    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.436     6.229 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.229    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/MOSI_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACL_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.224ns  (logic 3.667ns (58.912%)  route 2.557ns (41.088%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE                         0.000     0.000 r  ACC_1/MOSI_reg/C
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  ACC_1/MOSI_reg/Q
                         net (fo=1, routed)           2.557     2.936    ACL_MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.288     6.224 r  ACL_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     6.224    ACL_MOSI
    F14                                                               r  ACL_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/LED_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDin[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.194ns  (logic 3.798ns (61.315%)  route 2.396ns (38.685%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  runninglights_1/LED_reg[15]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/LED_reg[15]/Q
                         net (fo=1, routed)           2.396     2.744    LEDin_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.450     6.194 r  LEDin_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.194    LEDin[15]
    V11                                                               r  LEDin[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 3.702ns (59.856%)  route 2.483ns (40.144%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  runninglights_1/CA_reg/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CA_reg/Q
                         net (fo=1, routed)           2.483     2.862    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.323     6.184 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     6.184    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/LED_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDin[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.052ns  (logic 3.801ns (62.802%)  route 2.251ns (37.198%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  runninglights_1/LED_reg[14]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/LED_reg[14]/Q
                         net (fo=1, routed)           2.251     2.599    LEDin_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.453     6.052 r  LEDin_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.052    LEDin[14]
    V12                                                               r  LEDin[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CF_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.047ns  (logic 3.788ns (62.651%)  route 2.258ns (37.349%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  runninglights_1/CF_reg/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/CF_reg/Q
                         net (fo=1, routed)           2.258     2.606    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.440     6.047 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     6.047    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/LED_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDin[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 3.733ns (61.759%)  route 2.311ns (38.241%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  runninglights_1/LED_reg[13]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  runninglights_1/LED_reg[13]/Q
                         net (fo=1, routed)           2.311     2.744    LEDin_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.300     6.044 r  LEDin_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.044    LEDin[13]
    V14                                                               r  LEDin[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.565%)  route 0.113ns (44.435%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE                         0.000     0.000 r  ACC_1/temp_reg[1]/C
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[1]/Q
                         net (fo=2, routed)           0.113     0.254    ACC_1/temp__0[1]
    SLICE_X6Y91          FDRE                                         r  ACC_1/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.628%)  route 0.117ns (45.372%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE                         0.000     0.000 r  ACC_1/temp_reg[6]/C
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[6]/Q
                         net (fo=1, routed)           0.117     0.258    ACC_1/temp__0[6]
    SLICE_X3Y92          FDRE                                         r  ACC_1/accel_output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.254%)  route 0.099ns (37.746%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE                         0.000     0.000 r  ACC_1/temp_reg[5]/C
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ACC_1/temp_reg[5]/Q
                         net (fo=2, routed)           0.099     0.263    ACC_1/temp__0[5]
    SLICE_X5Y91          FDRE                                         r  ACC_1/accel_output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.291%)  route 0.124ns (46.709%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[4]/C
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[4]/Q
                         net (fo=3, routed)           0.124     0.265    runninglights_1/p_0_in[3]
    SLICE_X0Y92          FDRE                                         r  runninglights_1/AN_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.899%)  route 0.126ns (47.101%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE                         0.000     0.000 r  ACC_1/temp_reg[1]/C
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[1]/Q
                         net (fo=2, routed)           0.126     0.267    ACC_1/temp__0[1]
    SLICE_X5Y91          FDRE                                         r  ACC_1/accel_output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[1]/C
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[1]/Q
                         net (fo=3, routed)           0.129     0.270    runninglights_1/p_0_in[0]
    SLICE_X0Y92          FDRE                                         r  runninglights_1/AN_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.744%)  route 0.131ns (48.256%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[0]/C
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[0]/Q
                         net (fo=3, routed)           0.131     0.272    runninglights_1/p_0_in[7]
    SLICE_X0Y90          FDRE                                         r  runninglights_1/AN_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BCD_1/TEN_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.698%)  route 0.089ns (32.302%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ACC_1/accel_output_data_reg[2]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/accel_output_data_reg[2]/Q
                         net (fo=10, routed)          0.089     0.230    ACC_1/test[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I1_O)        0.045     0.275 r  ACC_1/TEN_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.275    BCD_1/TEN_OUT_reg[3]_0[0]
    SLICE_X4Y91          FDRE                                         r  BCD_1/TEN_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.511%)  route 0.116ns (41.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE                         0.000     0.000 r  ACC_1/temp_reg[4]/C
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ACC_1/temp_reg[4]/Q
                         net (fo=2, routed)           0.116     0.280    ACC_1/temp__0[4]
    SLICE_X6Y92          FDRE                                         r  ACC_1/accel_output_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/FSM_onehot_spistate_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACC_1/CS_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.128ns (43.421%)  route 0.167ns (56.579%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE                         0.000     0.000 r  ACC_1/FSM_onehot_spistate_reg[2]/C
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ACC_1/FSM_onehot_spistate_reg[2]/Q
                         net (fo=10, routed)          0.167     0.295    ACC_1/temp
    SLICE_X4Y95          FDRE                                         r  ACC_1/CS_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/SCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.419ns  (logic 3.706ns (57.743%)  route 2.712ns (42.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.357     4.568    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  ACC_1/SCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.433     5.001 r  ACC_1/SCK_reg/Q
                         net (fo=1, routed)           2.712     7.713    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.273    10.987 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.987    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/SCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.393ns (57.406%)  route 1.033ns (42.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.560     1.479    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  ACC_1/SCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  ACC_1/SCK_reg/Q
                         net (fo=1, routed)           1.033     2.677    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     3.906 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.906    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.408ns (25.352%)  route 4.145ns (74.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          4.145     5.552    ACC_1/RST_IBUF
    SLICE_X52Y90         FDPE                                         f  ACC_1/clkcount_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.259     4.311    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y90         FDPE                                         r  ACC_1/clkcount_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.408ns (25.352%)  route 4.145ns (74.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          4.145     5.552    ACC_1/RST_IBUF
    SLICE_X52Y90         FDCE                                         f  ACC_1/clkcount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.259     4.311    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  ACC_1/clkcount_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.408ns (25.352%)  route 4.145ns (74.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          4.145     5.552    ACC_1/RST_IBUF
    SLICE_X52Y90         FDCE                                         f  ACC_1/clkcount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.259     4.311    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  ACC_1/clkcount_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.408ns (25.352%)  route 4.145ns (74.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          4.145     5.552    ACC_1/RST_IBUF
    SLICE_X52Y90         FDCE                                         f  ACC_1/clkcount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.259     4.311    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  ACC_1/clkcount_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/SCK_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.488ns  (logic 1.513ns (27.560%)  route 3.976ns (72.440%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          3.548     4.956    ACC_1/RST_IBUF
    SLICE_X50Y98         LUT2 (Prop_lut2_I1_O)        0.105     5.061 r  ACC_1/SCK_i_1/O
                         net (fo=1, routed)           0.428     5.488    ACC_1/SCK0
    SLICE_X50Y100        FDRE                                         r  ACC_1/SCK_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.246     4.298    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  ACC_1/SCK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 1.408ns (25.905%)  route 4.026ns (74.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          4.026     5.434    divider_1/RST_IBUF
    SLICE_X54Y92         FDCE                                         f  divider_1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y92         FDCE                                         r  divider_1/count_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 1.408ns (25.905%)  route 4.026ns (74.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          4.026     5.434    divider_1/RST_IBUF
    SLICE_X54Y92         FDCE                                         f  divider_1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y92         FDCE                                         r  divider_1/count_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 1.408ns (25.905%)  route 4.026ns (74.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          4.026     5.434    divider_1/RST_IBUF
    SLICE_X54Y92         FDCE                                         f  divider_1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y92         FDCE                                         r  divider_1/count_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 1.408ns (25.905%)  route 4.026ns (74.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          4.026     5.434    divider_1/RST_IBUF
    SLICE_X54Y92         FDCE                                         f  divider_1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y92         FDCE                                         r  divider_1/count_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.299ns  (logic 1.408ns (26.565%)  route 3.891ns (73.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          3.891     5.299    ACC_1/RST_IBUF
    SLICE_X52Y91         FDCE                                         f  ACC_1/clkcount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.259     4.311    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y91         FDCE                                         r  ACC_1/clkcount_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/divClk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.244ns (13.655%)  route 1.546ns (86.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.546     1.790    ACC_1/RST_IBUF
    SLICE_X49Y96         FDCE                                         f  ACC_1/divClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  ACC_1/divClk_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.244ns (13.028%)  route 1.632ns (86.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.632     1.876    divider_1/RST_IBUF
    SLICE_X54Y99         FDCE                                         f  divider_1/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[28]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.244ns (13.028%)  route 1.632ns (86.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.632     1.876    divider_1/RST_IBUF
    SLICE_X54Y99         FDCE                                         f  divider_1/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.244ns (13.028%)  route 1.632ns (86.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.632     1.876    divider_1/RST_IBUF
    SLICE_X54Y99         FDCE                                         f  divider_1/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.244ns (13.028%)  route 1.632ns (86.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.632     1.876    divider_1/RST_IBUF
    SLICE_X54Y99         FDCE                                         f  divider_1/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider_1/count_reg[31]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.919ns  (logic 0.244ns (12.740%)  route 1.674ns (87.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.674     1.919    ACC_1/RST_IBUF
    SLICE_X52Y95         FDCE                                         f  ACC_1/clkcount_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  ACC_1/clkcount_reg[20]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.919ns  (logic 0.244ns (12.740%)  route 1.674ns (87.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.674     1.919    ACC_1/RST_IBUF
    SLICE_X52Y95         FDCE                                         f  ACC_1/clkcount_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  ACC_1/clkcount_reg[21]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.919ns  (logic 0.244ns (12.740%)  route 1.674ns (87.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.674     1.919    ACC_1/RST_IBUF
    SLICE_X52Y95         FDCE                                         f  ACC_1/clkcount_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  ACC_1/clkcount_reg[22]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.919ns  (logic 0.244ns (12.740%)  route 1.674ns (87.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.674     1.919    ACC_1/RST_IBUF
    SLICE_X52Y95         FDCE                                         f  ACC_1/clkcount_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  ACC_1/clkcount_reg[23]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.971ns  (logic 0.244ns (12.402%)  route 1.727ns (87.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.727     1.971    ACC_1/RST_IBUF
    SLICE_X52Y96         FDCE                                         f  ACC_1/clkcount_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  ACC_1/clkcount_reg[24]/C





