# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ece383_h3.srcs/sources_1/new/divis_17.vhd" \
"../../../../ece383_h3.srcs/sources_1/new/divis_17_tb.vhd" \

# Do not sort compile order
nosort
