
*** Running vivado
    with args -log design_1_RSACypher_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_RSACypher_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_RSACypher_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/Sandbox_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/IPFW_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/PWM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/Policy_Server_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/RSA_32'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_RSACypher_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19413 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1555.840 ; gain = 83.867 ; free physical = 130 ; free virtual = 3240
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_RSACypher_0_0' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ip/design_1_RSACypher_0_0/synth/design_1_RSACypher_0_0.vhd:69]
	Parameter KEYSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RSACypher' declared at '/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:11' bound to instance 'U0' of component 'RSACypher' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ip/design_1_RSACypher_0_0/synth/design_1_RSACypher_0_0.vhd:100]
INFO: [Synth 8-638] synthesizing module 'RSACypher' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:24]
	Parameter KEYSIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:50]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:50]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:50]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:51]
	Parameter MPWID bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modmult32' declared at '/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/modmult.vhd:11' bound to instance 'modmult' of component 'modmult32' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:67]
INFO: [Synth 8-638] synthesizing module 'modmult32' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/modmult.vhd:23]
	Parameter MPWID bound to: 32 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'mcreg2_reg' and it is trimmed from '34' to '33' bits. [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/modmult.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'modmult32' (1#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/modmult.vhd:23]
	Parameter MPWID bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modmult32' declared at '/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/modmult.vhd:11' bound to instance 'modsqr' of component 'modmult32' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RSACypher' (2#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_RSACypher_0_0' (3#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ip/design_1_RSACypher_0_0/synth/design_1_RSACypher_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1601.598 ; gain = 129.625 ; free physical = 172 ; free virtual = 3255
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1601.598 ; gain = 129.625 ; free physical = 174 ; free virtual = 3257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1601.598 ; gain = 129.625 ; free physical = 174 ; free virtual = 3257
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1912.598 ; gain = 0.000 ; free physical = 100 ; free virtual = 2990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1912.598 ; gain = 0.000 ; free physical = 155 ; free virtual = 2992
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1914.598 ; gain = 2.000 ; free physical = 149 ; free virtual = 2992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1914.598 ; gain = 442.625 ; free physical = 149 ; free virtual = 3057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1914.598 ; gain = 442.625 ; free physical = 141 ; free virtual = 3058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1914.598 ; gain = 442.625 ; free physical = 142 ; free virtual = 3059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1914.602 ; gain = 442.629 ; free physical = 119 ; free virtual = 3051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 2     
	   3 Input     34 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 6     
	               32 Bit    Registers := 9     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 8     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module modmult32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RSACypher 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[0]' (FDE) to 'U0/modsqr/modreg2_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg2_reg[0]' (FDE) to 'U0/modsqr/modreg2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[1]' (FDE) to 'U0/modsqr/modreg2_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[2]' (FDE) to 'U0/modsqr/modreg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[3]' (FDE) to 'U0/modsqr/modreg2_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[4]' (FDE) to 'U0/modsqr/modreg2_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[5]' (FDE) to 'U0/modsqr/modreg2_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[6]' (FDE) to 'U0/modsqr/modreg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[7]' (FDE) to 'U0/modsqr/modreg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[8]' (FDE) to 'U0/modsqr/modreg2_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[9]' (FDE) to 'U0/modsqr/modreg2_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[10]' (FDE) to 'U0/modsqr/modreg2_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[11]' (FDE) to 'U0/modsqr/modreg2_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[12]' (FDE) to 'U0/modsqr/modreg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[13]' (FDE) to 'U0/modsqr/modreg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[14]' (FDE) to 'U0/modsqr/modreg2_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[15]' (FDE) to 'U0/modsqr/modreg2_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[16]' (FDE) to 'U0/modsqr/modreg2_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[17]' (FDE) to 'U0/modsqr/modreg2_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[18]' (FDE) to 'U0/modsqr/modreg2_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[19]' (FDE) to 'U0/modsqr/modreg2_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[20]' (FDE) to 'U0/modsqr/modreg2_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[21]' (FDE) to 'U0/modsqr/modreg2_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[22]' (FDE) to 'U0/modsqr/modreg2_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[23]' (FDE) to 'U0/modsqr/modreg2_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[24]' (FDE) to 'U0/modsqr/modreg2_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[25]' (FDE) to 'U0/modsqr/modreg2_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[26]' (FDE) to 'U0/modsqr/modreg2_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[27]' (FDE) to 'U0/modsqr/modreg2_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[28]' (FDE) to 'U0/modsqr/modreg2_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[29]' (FDE) to 'U0/modsqr/modreg2_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[30]' (FDE) to 'U0/modsqr/modreg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/modsqr/modreg1_reg[31]' (FDE) to 'U0/modsqr/modreg2_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/modsqr/modreg2_reg[33] )
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[0]' (FDE) to 'U0/modmult/modreg2_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg2_reg[0]' (FDE) to 'U0/modmult/modreg2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[1]' (FDE) to 'U0/modmult/modreg2_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[2]' (FDE) to 'U0/modmult/modreg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[3]' (FDE) to 'U0/modmult/modreg2_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[4]' (FDE) to 'U0/modmult/modreg2_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[5]' (FDE) to 'U0/modmult/modreg2_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[6]' (FDE) to 'U0/modmult/modreg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[7]' (FDE) to 'U0/modmult/modreg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[8]' (FDE) to 'U0/modmult/modreg2_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[9]' (FDE) to 'U0/modmult/modreg2_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[10]' (FDE) to 'U0/modmult/modreg2_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[11]' (FDE) to 'U0/modmult/modreg2_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[12]' (FDE) to 'U0/modmult/modreg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[13]' (FDE) to 'U0/modmult/modreg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[14]' (FDE) to 'U0/modmult/modreg2_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[15]' (FDE) to 'U0/modmult/modreg2_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[16]' (FDE) to 'U0/modmult/modreg2_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[17]' (FDE) to 'U0/modmult/modreg2_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[18]' (FDE) to 'U0/modmult/modreg2_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[19]' (FDE) to 'U0/modmult/modreg2_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[20]' (FDE) to 'U0/modmult/modreg2_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[21]' (FDE) to 'U0/modmult/modreg2_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[22]' (FDE) to 'U0/modmult/modreg2_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[23]' (FDE) to 'U0/modmult/modreg2_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[24]' (FDE) to 'U0/modmult/modreg2_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[25]' (FDE) to 'U0/modmult/modreg2_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[26]' (FDE) to 'U0/modmult/modreg2_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[27]' (FDE) to 'U0/modmult/modreg2_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[28]' (FDE) to 'U0/modmult/modreg2_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[29]' (FDE) to 'U0/modmult/modreg2_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[30]' (FDE) to 'U0/modmult/modreg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/modmult/modreg1_reg[31]' (FDE) to 'U0/modmult/modreg2_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/modmult/modreg2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/count_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 1914.602 ; gain = 442.629 ; free physical = 112 ; free virtual = 2998
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1914.602 ; gain = 442.629 ; free physical = 101 ; free virtual = 2813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1914.602 ; gain = 442.629 ; free physical = 132 ; free virtual = 2813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[31]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[31] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[30]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[30] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[29]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[29] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[28]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[28] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[27]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[27] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[26]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[26] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[25]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[25] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[24]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[24] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[23]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[23] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[22]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[22] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[21]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[21] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[20]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[20] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[19]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[19] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[18]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[18] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[17]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[17] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[16]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[16] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[15]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[15] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[14]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[14] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[13]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[13] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[12]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[12] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[11]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[11] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[10]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[10] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[9]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[9] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[8]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[8] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[7]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[7] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[6]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[6] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[5]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[5] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[4]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[4] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[3]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[3] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[2]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[2] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[1]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[1] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
INFO: [Synth 8-4765] Removing register instance (\U0/modreg_reg[0]__0 ) from module (design_1_RSACypher_0_0) as it is equivalent to (\U0/modreg_reg[0] ) and driving same net [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/c183/sources_1/new/rsacypher.vhd:71]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1922.602 ; gain = 450.629 ; free physical = 122 ; free virtual = 2809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin U0/sqrgo_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1922.605 ; gain = 450.633 ; free physical = 113 ; free virtual = 2809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1922.605 ; gain = 450.633 ; free physical = 112 ; free virtual = 2809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1922.605 ; gain = 450.633 ; free physical = 112 ; free virtual = 2809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1922.605 ; gain = 450.633 ; free physical = 112 ; free virtual = 2809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1922.605 ; gain = 450.633 ; free physical = 110 ; free virtual = 2809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1922.605 ; gain = 450.633 ; free physical = 110 ; free virtual = 2809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    88|
|2     |LUT1   |    75|
|3     |LUT2   |   199|
|4     |LUT3   |   266|
|5     |LUT4   |    51|
|6     |LUT5   |   140|
|7     |LUT6   |    17|
|8     |FDCE   |   160|
|9     |FDPE   |     3|
|10    |FDRE   |   358|
|11    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+------------+------------+------+
|      |Instance    |Module      |Cells |
+------+------------+------------+------+
|1     |top         |            |  1359|
|2     |  U0        |RSACypher   |  1359|
|3     |    modmult |modmult32   |   527|
|4     |    modsqr  |modmult32_0 |   559|
+------+------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1922.605 ; gain = 450.633 ; free physical = 110 ; free virtual = 2809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1922.605 ; gain = 137.633 ; free physical = 164 ; free virtual = 2866
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1922.609 ; gain = 450.633 ; free physical = 158 ; free virtual = 2867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.609 ; gain = 0.000 ; free physical = 144 ; free virtual = 2862
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 1922.609 ; gain = 462.223 ; free physical = 158 ; free virtual = 2919
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.609 ; gain = 0.000 ; free physical = 143 ; free virtual = 2918
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.runs/design_1_RSACypher_0_0_synth_1/design_1_RSACypher_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_RSACypher_0_0, cache-ID = aa012573b277e93f
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.609 ; gain = 0.000 ; free physical = 149 ; free virtual = 2965
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.runs/design_1_RSACypher_0_0_synth_1/design_1_RSACypher_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_RSACypher_0_0_utilization_synth.rpt -pb design_1_RSACypher_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  4 22:18:06 2021...
