{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554973242063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554973242069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 10:00:41 2019 " "Processing started: Thu Apr 11 10:00:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554973242069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554973242069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BinUDCntEnRst4 -c BinUDCntEnRst4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BinUDCntEnRst4 -c BinUDCntEnRst4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554973242069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554973242579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554973242579 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "BinUDCntEnRst4 BinUDCntEnRst4.vhd(11) " "VHDL syntax error at BinUDCntEnRst4.vhd(11): name used in construct must match previously specified name \"BinUDCntEnRst4\"" {  } { { "BinUDCntEnRst4.vhd" "" { Text "C:/Users/User/Desktop/uni/LSD/trabalho7/parte2/BinUDCntEnRst4.vhd" 11 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554973252457 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "BinUDCntEnRst4 BinUDCntEnRst4.vhd(5) " "Ignored construct BinUDCntEnRst4 at BinUDCntEnRst4.vhd(5) due to previous errors" {  } { { "BinUDCntEnRst4.vhd" "" { Text "C:/Users/User/Desktop/uni/LSD/trabalho7/parte2/BinUDCntEnRst4.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1554973252458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binudcntenrst4.vhd 0 0 " "Found 0 design units, including 0 entities, in source file binudcntenrst4.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554973252459 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "BinUDCntEnRst4_ BinUDCntEnRst4_Tb.vhd(11) " "VHDL syntax error at BinUDCntEnRst4_Tb.vhd(11): BinUDCntEnRst4_ is an illegal identifier in VHDL" {  } { { "BinUDCntEnRst4_Tb.vhd" "" { Text "C:/Users/User/Desktop/uni/LSD/trabalho7/parte2/BinUDCntEnRst4_Tb.vhd" 11 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Analysis & Synthesis" 0 -1 1554973252463 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "BinUDCntEnRst4_Tb BinUDCntEnRst4_Tb.vhd(11) " "VHDL syntax error at BinUDCntEnRst4_Tb.vhd(11): name used in construct must match previously specified name \"BinUDCntEnRst4_Tb\"" {  } { { "BinUDCntEnRst4_Tb.vhd" "" { Text "C:/Users/User/Desktop/uni/LSD/trabalho7/parte2/BinUDCntEnRst4_Tb.vhd" 11 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554973252463 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "BinUDCntEnRst4_Tb BinUDCntEnRst4_Tb.vhd(5) " "Ignored construct BinUDCntEnRst4_Tb at BinUDCntEnRst4_Tb.vhd(5) due to previous errors" {  } { { "BinUDCntEnRst4_Tb.vhd" "" { Text "C:/Users/User/Desktop/uni/LSD/trabalho7/parte2/BinUDCntEnRst4_Tb.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1554973252464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binudcntenrst4_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file binudcntenrst4_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554973252464 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554973252572 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 11 10:00:52 2019 " "Processing ended: Thu Apr 11 10:00:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554973252572 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554973252572 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554973252572 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554973252572 ""}
