#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 30 00:50:18 2018
# Process ID: 4140
# Current directory: /home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tingyuan/Temporary' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_HTA256_theta_0_0/design_1_HTA256_theta_0_0.dcp' for cell 'design_1_i/HTA256_theta_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_acc256_256_mau_0_0/design_1_acc256_256_mau_0_0.dcp' for cell 'design_1_i/acc256_256_mau_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_100M'
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2099.785 ; gain = 504.578 ; free physical = 10526 ; free virtual = 27554
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:51 . Memory (MB): peak = 2099.785 ; gain = 838.746 ; free physical = 10530 ; free virtual = 27557
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.801 ; gain = 32.016 ; free physical = 10523 ; free virtual = 27550

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1778ca2ba

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2145.801 ; gain = 14.000 ; free physical = 10520 ; free virtual = 27547

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 110e6861d

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2145.801 ; gain = 0.000 ; free physical = 10523 ; free virtual = 27550
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: c96f3321

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2145.801 ; gain = 0.000 ; free physical = 10523 ; free virtual = 27550
INFO: [Opt 31-389] Phase Constant propagation created 29 cells and removed 61 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: df53fe70

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2145.801 ; gain = 0.000 ; free physical = 10524 ; free virtual = 27551
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 15 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: df53fe70

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2145.801 ; gain = 0.000 ; free physical = 10524 ; free virtual = 27551
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fc13b666

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2145.801 ; gain = 0.000 ; free physical = 10507 ; free virtual = 27550
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fc13b666

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2145.801 ; gain = 0.000 ; free physical = 10506 ; free virtual = 27550
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2145.801 ; gain = 0.000 ; free physical = 10506 ; free virtual = 27550
Ending Logic Optimization Task | Checksum: fc13b666

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2145.801 ; gain = 0.000 ; free physical = 10523 ; free virtual = 27567

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.202 | TNS=-0.404 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: fc13b666

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10519 ; free virtual = 27546
Ending Power Optimization Task | Checksum: fc13b666

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2418.180 ; gain = 272.379 ; free physical = 10490 ; free virtual = 27533

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fc13b666

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10490 ; free virtual = 27533
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2418.180 ; gain = 318.395 ; free physical = 10490 ; free virtual = 27534
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10517 ; free virtual = 27545
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 63ba8729

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10517 ; free virtual = 27545
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10500 ; free virtual = 27528

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 74b5defa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10460 ; free virtual = 27540

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cb95edba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10500 ; free virtual = 27528

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cb95edba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10483 ; free virtual = 27511
Phase 1 Placer Initialization | Checksum: cb95edba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10483 ; free virtual = 27511

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 192aaadde

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10482 ; free virtual = 27527

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0[0] could not be optimized because driver design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/addr0[0] could not be optimized because driver design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0[1] could not be optimized because driver design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0_i_4__0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10470 ; free virtual = 27498

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: da1ea23c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10471 ; free virtual = 27499
Phase 2 Global Placement | Checksum: 160efe197

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10477 ; free virtual = 27505

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 160efe197

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10477 ; free virtual = 27505

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1650fb5a3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10439 ; free virtual = 27502

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e4451099

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10447 ; free virtual = 27512

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e4451099

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10449 ; free virtual = 27514

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1e4451099

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10434 ; free virtual = 27499

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 168523234

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10434 ; free virtual = 27499

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 166463feb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10467 ; free virtual = 27495

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 11777db5f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10467 ; free virtual = 27495

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 11777db5f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10468 ; free virtual = 27496

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1bc9b0c85

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10467 ; free virtual = 27495
Phase 3 Detail Placement | Checksum: 1bc9b0c85

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10468 ; free virtual = 27496

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19daa416f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19daa416f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10467 ; free virtual = 27495
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.544. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c6b0f9a0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10428 ; free virtual = 27492
Phase 4.1 Post Commit Optimization | Checksum: 1c6b0f9a0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10430 ; free virtual = 27494

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c6b0f9a0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10448 ; free virtual = 27512

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c6b0f9a0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10448 ; free virtual = 27512

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19a9015c8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10431 ; free virtual = 27495
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19a9015c8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10448 ; free virtual = 27512
Ending Placer Task | Checksum: 150783fa5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10442 ; free virtual = 27506
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10442 ; free virtual = 27506
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10470 ; free virtual = 27505
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10463 ; free virtual = 27493
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10493 ; free virtual = 27523
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10475 ; free virtual = 27505
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 85d7730a ConstDB: 0 ShapeSum: caa0cc9b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11c39b509

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10343 ; free virtual = 27373
Post Restoration Checksum: NetGraph: dce7b25b NumContArr: 3f5202ae Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11c39b509

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10339 ; free virtual = 27386

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11c39b509

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10306 ; free virtual = 27353

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11c39b509

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10306 ; free virtual = 27353
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15539f142

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10317 ; free virtual = 27347
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.529  | TNS=0.000  | WHS=-0.158 | THS=-22.866|

Phase 2 Router Initialization | Checksum: 10619844f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10260 ; free virtual = 27343

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b2330257

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10276 ; free virtual = 27342

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1319
 Number of Nodes with overlaps = 343
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.471  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24e10a5c9

Time (s): cpu = 00:01:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10306 ; free virtual = 27336
Phase 4 Rip-up And Reroute | Checksum: 24e10a5c9

Time (s): cpu = 00:01:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10306 ; free virtual = 27336

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f6f68fcc

Time (s): cpu = 00:01:37 ; elapsed = 00:00:52 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10305 ; free virtual = 27335
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.586  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1f6f68fcc

Time (s): cpu = 00:01:37 ; elapsed = 00:00:52 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10305 ; free virtual = 27335

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f6f68fcc

Time (s): cpu = 00:01:37 ; elapsed = 00:00:52 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10306 ; free virtual = 27336
Phase 5 Delay and Skew Optimization | Checksum: 1f6f68fcc

Time (s): cpu = 00:01:37 ; elapsed = 00:00:52 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10306 ; free virtual = 27336

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e68d0aa3

Time (s): cpu = 00:01:37 ; elapsed = 00:00:52 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10306 ; free virtual = 27336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.586  | TNS=0.000  | WHS=0.107  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d176c095

Time (s): cpu = 00:01:37 ; elapsed = 00:00:52 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10306 ; free virtual = 27336
Phase 6 Post Hold Fix | Checksum: 1d176c095

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10306 ; free virtual = 27337

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32148 %
  Global Horizontal Routing Utilization  = 1.75659 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e5e1eae2

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10307 ; free virtual = 27337

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e5e1eae2

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10306 ; free virtual = 27336

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19d79d87a

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10305 ; free virtual = 27336

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.586  | TNS=0.000  | WHS=0.107  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19d79d87a

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10305 ; free virtual = 27336
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10325 ; free virtual = 27356

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:55 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10325 ; free virtual = 27356
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2418.180 ; gain = 0.000 ; free physical = 10315 ; free virtual = 27354
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 30 00:53:03 2018...
