<profile>

    <ReportVersion>
        <Version>2019.2</Version>
    </ReportVersion>

    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>kintex7</ProductFamily>
        <Part>xc7k70t-fbv676-1</Part>
        <TopModelName>autcor</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>1.25</ClockUncertainty>
    </UserAssignments>

    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.454</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3221</Best-caseLatency>
            <Average-caseLatency>3221</Average-caseLatency>
            <Worst-caseLatency>3221</Worst-caseLatency>
            <Best-caseRealTimeLatency>32.210 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>32.210 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>32.210 us</Worst-caseRealTimeLatency>
            <Interval-min>3222</Interval-min>
            <Interval-max>3222</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <Loop1>
                <TripCount>10</TripCount>
                <Latency>3220</Latency>
                <IterationLatency>322</IterationLatency>
                <Loop1.1>
                    <TripCount>160</TripCount>
                    <Latency>320</Latency>
                    <IterationLatency>2</IterationLatency>
                </Loop1.1>
            </Loop1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>

    <AreaEstimates>
        <Resources>
            <DSP48E>1</DSP48E>
            <FF>64</FF>
            <LUT>145</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>270</BRAM_18K>
            <DSP48E>240</DSP48E>
            <FF>82000</FF>
            <LUT>41000</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>

    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>autcor</Object>
            <Type>return value</Type>
            <Scope></Scope>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig></IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>autcor</Object>
            <Type>return value</Type>
            <Scope></Scope>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig></IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>autcor</Object>
            <Type>return value</Type>
            <Scope></Scope>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig></IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>autcor</Object>
            <Type>return value</Type>
            <Scope></Scope>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig></IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>autcor</Object>
            <Type>return value</Type>
            <Scope></Scope>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig></IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>autcor</Object>
            <Type>return value</Type>
            <Scope></Scope>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig></IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
        </RtlPorts>
        <RtlPorts>
        <name>ac_address0</name>
        <Object>ac</Object>
        <Type>array</Type>
        <Scope></Scope>
        <IOProtocol>ap_memory</IOProtocol>
        <IOConfig></IOConfig>
        <Dir>out</Dir>
        <Bits>4</Bits>
        <Attribute>address</Attribute>
        <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
        <name>ac_ce0</name>
        <Object>ac</Object>
        <Type>array</Type>
        <Scope></Scope>
        <IOProtocol>ap_memory</IOProtocol>
        <IOConfig></IOConfig>
        <Dir>out</Dir>
        <Bits>1</Bits>
        <Attribute>control</Attribute>
        <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
        <name>ac_we0</name>
        <Object>ac</Object>
        <Type>array</Type>
        <Scope></Scope>
        <IOProtocol>ap_memory</IOProtocol>
        <IOConfig></IOConfig>
        <Dir>out</Dir>
        <Bits>1</Bits>
        <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
        <name>ac_d0</name>
        <Object>ac</Object>
        <Type>array</Type>
        <Scope></Scope>
        <IOProtocol>ap_memory</IOProtocol>
        <IOConfig></IOConfig>
        <Dir>out</Dir>
        <Bits>16</Bits>
        <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
        <name>sd_address0</name>
        <Object>sd</Object>
        <Type>array</Type>
        <Scope></Scope>
        <IOProtocol>ap_memory</IOProtocol>
        <IOConfig></IOConfig>
        <Dir>out</Dir>
        <Bits>8</Bits>
        <Attribute>address</Attribute>
        <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
        <name>sd_ce0</name>
        <Object>sd</Object>
        <Type>array</Type>
        <Scope></Scope>
        <IOProtocol>ap_memory</IOProtocol>
        <IOConfig></IOConfig>
        <Dir>out</Dir>
        <Bits>1</Bits>
        <Attribute>control</Attribute>
        <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
        <name>sd_q0</name>
        <Object>sd</Object>
        <Type>array</Type>
        <Scope></Scope>
        <IOProtocol>ap_memory</IOProtocol>
        <IOConfig></IOConfig>
        <Dir>in</Dir>
        <Bits>16</Bits>
        <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
        <Object>sd</Object>
        <Type>array</Type>
        <Scope></Scope>
        <IOConfig></IOConfig>
        <Dir>out</Dir>
        <Bits>8</Bits>
        <Attribute>address</Attribute>
        <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
        <name>sd_ce1</name>
        <Object>sd</Object>
        <Type>array</Type>
        <IOProtocol>ap_memory</IOProtocol>
        <IOConfig></IOConfig>
        <Dir>out</Dir>
        <Bits>1</Bits>
        <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
        <name>sd_q1</name>
        <Object>sd</Object>
        <Type>array</Type>
        <Scope></Scope>
        <IOConfig></IOConfig>
        <Dir>in</Dir>
        <Bits>16</Bits>
        </RtlPorts>
    </InterfaceSummary>

</profile>
