--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab5_top.twx lab5_top.ncd -o lab5_top.twr lab5_top.pcf -ucf
lab5top.ucf

Design file:              lab5_top.ncd
Physical constraint file: lab5_top.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8320286716 paths analyzed, 2443 endpoints analyzed, 151 failing endpoints
 151 timing errors detected. (151 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.877ns.
--------------------------------------------------------------------------------

Paths for end point Madd_n0053_Madd1 (DSP48_X3Y13.A1), 1434328 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_7 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.169ns (Levels of Logic = 8)
  Clock Path Skew:      0.125ns (0.728 - 0.603)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_7 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.341   x_dff/q<9>
                                                       x_dff/q_7
    SLICE_X52Y47.B1      net (fanout=9)        0.748   x_dff/q<7>
    SLICE_X52Y47.B       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1_SW0
    SLICE_X52Y47.A4      net (fanout=1)        0.307   N118
    SLICE_X52Y47.A       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1
    SLICE_X52Y46.D4      net (fanout=19)       1.207   wd_top/wd/next_addr_valid
    SLICE_X52Y46.D       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/Mmux_read_value_mod61
    SLICE_X53Y44.C3      net (fanout=2)        0.822   wd_top/wd/read_value_mod<5>
    SLICE_X53Y44.C       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y46.A1      net (fanout=6)        0.806   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y46.A       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X56Y32.B6      net (fanout=1)        0.799   wd_top/wd/valid_pixel301
    SLICE_X56Y32.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y14.A5       net (fanout=102)      1.373   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y14.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y15.PCIN0    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_0
    DSP48_X3Y15.P2       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y13.A1       net (fanout=1)        0.664   n0069<19>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.169ns (6.441ns logic, 6.728ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_7 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.169ns (Levels of Logic = 8)
  Clock Path Skew:      0.125ns (0.728 - 0.603)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_7 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.341   x_dff/q<9>
                                                       x_dff/q_7
    SLICE_X52Y47.B1      net (fanout=9)        0.748   x_dff/q<7>
    SLICE_X52Y47.B       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1_SW0
    SLICE_X52Y47.A4      net (fanout=1)        0.307   N118
    SLICE_X52Y47.A       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1
    SLICE_X52Y46.D4      net (fanout=19)       1.207   wd_top/wd/next_addr_valid
    SLICE_X52Y46.D       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/Mmux_read_value_mod61
    SLICE_X53Y44.C3      net (fanout=2)        0.822   wd_top/wd/read_value_mod<5>
    SLICE_X53Y44.C       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y46.A1      net (fanout=6)        0.806   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y46.A       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X56Y32.B6      net (fanout=1)        0.799   wd_top/wd/valid_pixel301
    SLICE_X56Y32.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y14.A5       net (fanout=102)      1.373   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y14.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y15.PCIN9    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_9
    DSP48_X3Y15.P2       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y13.A1       net (fanout=1)        0.664   n0069<19>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.169ns (6.441ns logic, 6.728ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_7 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.169ns (Levels of Logic = 8)
  Clock Path Skew:      0.125ns (0.728 - 0.603)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_7 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.341   x_dff/q<9>
                                                       x_dff/q_7
    SLICE_X52Y47.B1      net (fanout=9)        0.748   x_dff/q<7>
    SLICE_X52Y47.B       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1_SW0
    SLICE_X52Y47.A4      net (fanout=1)        0.307   N118
    SLICE_X52Y47.A       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1
    SLICE_X52Y46.D4      net (fanout=19)       1.207   wd_top/wd/next_addr_valid
    SLICE_X52Y46.D       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/Mmux_read_value_mod61
    SLICE_X53Y44.C3      net (fanout=2)        0.822   wd_top/wd/read_value_mod<5>
    SLICE_X53Y44.C       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y46.A1      net (fanout=6)        0.806   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y46.A       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X56Y32.B6      net (fanout=1)        0.799   wd_top/wd/valid_pixel301
    SLICE_X56Y32.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y14.A5       net (fanout=102)      1.373   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y14.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y15.PCIN1    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_1
    DSP48_X3Y15.P2       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y13.A1       net (fanout=1)        0.664   n0069<19>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.169ns (6.441ns logic, 6.728ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point Madd_n0053_Madd1 (DSP48_X3Y13.A0), 1434328 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_7 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.139ns (Levels of Logic = 8)
  Clock Path Skew:      0.125ns (0.728 - 0.603)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_7 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.341   x_dff/q<9>
                                                       x_dff/q_7
    SLICE_X52Y47.B1      net (fanout=9)        0.748   x_dff/q<7>
    SLICE_X52Y47.B       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1_SW0
    SLICE_X52Y47.A4      net (fanout=1)        0.307   N118
    SLICE_X52Y47.A       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1
    SLICE_X52Y46.D4      net (fanout=19)       1.207   wd_top/wd/next_addr_valid
    SLICE_X52Y46.D       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/Mmux_read_value_mod61
    SLICE_X53Y44.C3      net (fanout=2)        0.822   wd_top/wd/read_value_mod<5>
    SLICE_X53Y44.C       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y46.A1      net (fanout=6)        0.806   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y46.A       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X56Y32.B6      net (fanout=1)        0.799   wd_top/wd/valid_pixel301
    SLICE_X56Y32.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y14.A5       net (fanout=102)      1.373   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y14.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y15.PCIN0    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_0
    DSP48_X3Y15.P1       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y13.A0       net (fanout=1)        0.634   n0069<18>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.139ns (6.441ns logic, 6.698ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_7 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.139ns (Levels of Logic = 8)
  Clock Path Skew:      0.125ns (0.728 - 0.603)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_7 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.341   x_dff/q<9>
                                                       x_dff/q_7
    SLICE_X52Y47.B1      net (fanout=9)        0.748   x_dff/q<7>
    SLICE_X52Y47.B       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1_SW0
    SLICE_X52Y47.A4      net (fanout=1)        0.307   N118
    SLICE_X52Y47.A       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1
    SLICE_X52Y46.D4      net (fanout=19)       1.207   wd_top/wd/next_addr_valid
    SLICE_X52Y46.D       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/Mmux_read_value_mod61
    SLICE_X53Y44.C3      net (fanout=2)        0.822   wd_top/wd/read_value_mod<5>
    SLICE_X53Y44.C       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y46.A1      net (fanout=6)        0.806   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y46.A       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X56Y32.B6      net (fanout=1)        0.799   wd_top/wd/valid_pixel301
    SLICE_X56Y32.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y14.A5       net (fanout=102)      1.373   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y14.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y15.PCIN9    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_9
    DSP48_X3Y15.P1       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y13.A0       net (fanout=1)        0.634   n0069<18>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.139ns (6.441ns logic, 6.698ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_7 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.139ns (Levels of Logic = 8)
  Clock Path Skew:      0.125ns (0.728 - 0.603)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_7 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.341   x_dff/q<9>
                                                       x_dff/q_7
    SLICE_X52Y47.B1      net (fanout=9)        0.748   x_dff/q<7>
    SLICE_X52Y47.B       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1_SW0
    SLICE_X52Y47.A4      net (fanout=1)        0.307   N118
    SLICE_X52Y47.A       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1
    SLICE_X52Y46.D4      net (fanout=19)       1.207   wd_top/wd/next_addr_valid
    SLICE_X52Y46.D       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/Mmux_read_value_mod61
    SLICE_X53Y44.C3      net (fanout=2)        0.822   wd_top/wd/read_value_mod<5>
    SLICE_X53Y44.C       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y46.A1      net (fanout=6)        0.806   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y46.A       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X56Y32.B6      net (fanout=1)        0.799   wd_top/wd/valid_pixel301
    SLICE_X56Y32.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y14.A5       net (fanout=102)      1.373   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y14.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y15.PCIN1    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_1
    DSP48_X3Y15.P1       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y13.A0       net (fanout=1)        0.634   n0069<18>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.139ns (6.441ns logic, 6.698ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point Madd_n0053_Madd1 (DSP48_X3Y13.A2), 1434328 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_7 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.139ns (Levels of Logic = 8)
  Clock Path Skew:      0.125ns (0.728 - 0.603)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_7 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.341   x_dff/q<9>
                                                       x_dff/q_7
    SLICE_X52Y47.B1      net (fanout=9)        0.748   x_dff/q<7>
    SLICE_X52Y47.B       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1_SW0
    SLICE_X52Y47.A4      net (fanout=1)        0.307   N118
    SLICE_X52Y47.A       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1
    SLICE_X52Y46.D4      net (fanout=19)       1.207   wd_top/wd/next_addr_valid
    SLICE_X52Y46.D       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/Mmux_read_value_mod61
    SLICE_X53Y44.C3      net (fanout=2)        0.822   wd_top/wd/read_value_mod<5>
    SLICE_X53Y44.C       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y46.A1      net (fanout=6)        0.806   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y46.A       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X56Y32.B6      net (fanout=1)        0.799   wd_top/wd/valid_pixel301
    SLICE_X56Y32.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y14.A5       net (fanout=102)      1.373   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y14.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y15.PCIN0    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_0
    DSP48_X3Y15.P3       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y13.A2       net (fanout=1)        0.634   n0069<20>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.139ns (6.441ns logic, 6.698ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_7 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.139ns (Levels of Logic = 8)
  Clock Path Skew:      0.125ns (0.728 - 0.603)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_7 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.341   x_dff/q<9>
                                                       x_dff/q_7
    SLICE_X52Y47.B1      net (fanout=9)        0.748   x_dff/q<7>
    SLICE_X52Y47.B       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1_SW0
    SLICE_X52Y47.A4      net (fanout=1)        0.307   N118
    SLICE_X52Y47.A       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1
    SLICE_X52Y46.D4      net (fanout=19)       1.207   wd_top/wd/next_addr_valid
    SLICE_X52Y46.D       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/Mmux_read_value_mod61
    SLICE_X53Y44.C3      net (fanout=2)        0.822   wd_top/wd/read_value_mod<5>
    SLICE_X53Y44.C       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y46.A1      net (fanout=6)        0.806   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y46.A       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X56Y32.B6      net (fanout=1)        0.799   wd_top/wd/valid_pixel301
    SLICE_X56Y32.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y14.A5       net (fanout=102)      1.373   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y14.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y15.PCIN9    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_9
    DSP48_X3Y15.P3       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y13.A2       net (fanout=1)        0.634   n0069<20>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.139ns (6.441ns logic, 6.698ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_dff/q_7 (FF)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.139ns (Levels of Logic = 8)
  Clock Path Skew:      0.125ns (0.728 - 0.603)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_dff/q_7 to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.341   x_dff/q<9>
                                                       x_dff/q_7
    SLICE_X52Y47.B1      net (fanout=9)        0.748   x_dff/q<7>
    SLICE_X52Y47.B       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1_SW0
    SLICE_X52Y47.A4      net (fanout=1)        0.307   N118
    SLICE_X52Y47.A       Tilo                  0.097   x_dff/q<0>
                                                       wd_top/wd/next_addr_valid1
    SLICE_X52Y46.D4      net (fanout=19)       1.207   wd_top/wd/next_addr_valid
    SLICE_X52Y46.D       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/Mmux_read_value_mod61
    SLICE_X53Y44.C3      net (fanout=2)        0.822   wd_top/wd/read_value_mod<5>
    SLICE_X53Y44.C       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y46.A1      net (fanout=6)        0.806   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y46.A       Tilo                  0.097   wd_top/wd/read_value_mod<5>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X56Y32.B6      net (fanout=1)        0.799   wd_top/wd/valid_pixel301
    SLICE_X56Y32.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y14.A5       net (fanout=102)      1.373   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y14.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y15.PCIN1    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_1
    DSP48_X3Y15.P3       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y13.A2       net (fanout=1)        0.634   n0069<20>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.139ns (6.441ns logic, 6.698ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point wd_top/wd/last_read_addr/q_0 (SLICE_X51Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               x_dff/q_1 (FF)
  Destination:          wd_top/wd/last_read_addr/q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (0.822 - 0.555)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: x_dff/q_1 to wd_top/wd/last_read_addr/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y46.BMUX    Tshcko                0.181   N197
                                                       x_dff/q_1
    SLICE_X51Y50.A6      net (fanout=8)        0.235   x_dff/q<1>
    SLICE_X51Y50.CLK     Tah         (-Th)     0.046   wd_top/wd/last_read_addr/q<7>
                                                       wd_top/wd/read_addr<8>1
                                                       wd_top/wd/last_read_addr/q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.370ns (0.135ns logic, 0.235ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point wd_top/sample_ram/Mram_RAM (RAMB18_X3Y19.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wd_top/wc/counter/q_5 (FF)
  Destination:          wd_top/sample_ram/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.197ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.361 - 0.291)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wd_top/wc/counter/q_5 to wd_top/sample_ram/Mram_RAM
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X56Y49.BQ           Tcko                  0.141   wd_top/wc/counter/q<7>
                                                            wd_top/wc/counter/q_5
    RAMB18_X3Y19.ADDRARDADDR8 net (fanout=4)        0.239   wd_top/wc/counter/q<5>
    RAMB18_X3Y19.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   wd_top/sample_ram/Mram_RAM
                                                            wd_top/sample_ram/Mram_RAM
    ------------------------------------------------------  ---------------------------
    Total                                           0.197ns (-0.042ns logic, 0.239ns route)
                                                            (-21.3% logic, 121.3% route)

--------------------------------------------------------------------------------

Paths for end point wd_top/sample_ram/Mram_RAM (RAMB18_X3Y19.ADDRARDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wd_top/wc/counter/q_3 (FF)
  Destination:          wd_top/sample_ram/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.361 - 0.291)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wd_top/wc/counter/q_3 to wd_top/sample_ram/Mram_RAM
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X56Y48.DQ           Tcko                  0.141   wd_top/wc/counter/q<3>
                                                            wd_top/wc/counter/q_3
    RAMB18_X3Y19.ADDRARDADDR6 net (fanout=4)        0.240   wd_top/wc/counter/q<3>
    RAMB18_X3Y19.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   wd_top/sample_ram/Mram_RAM
                                                            wd_top/sample_ram/Mram_RAM
    ------------------------------------------------------  ---------------------------
    Total                                           0.198ns (-0.042ns logic, 0.240ns route)
                                                            (-21.2% logic, 121.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.307ns (period - min period limit)
  Period: 5.556ns
  Min period limit: 1.249ns (800.641MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmi/PLLE2_BASE_inst/CLKOUT1
  Logical resource: hdmi/PLLE2_BASE_inst/CLKOUT1
  Location pin: PLLE2_ADV_X0Y0.CLKOUT1
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP   
      "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3883 paths analyzed, 405 endpoints analyzed, 32 failing endpoints
 32 timing errors detected. (32 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 174.191ns.
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (SLICE_X65Y21.C5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.453ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.077ns (-2.056 - 3.021)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y22.DMUX    Tshcko                0.429   music_player/codec_conditioner/current_sample_latch/q<2>
                                                       music_player/codec_conditioner/current_sample_latch/q_15
    SLICE_X65Y23.B4      net (fanout=1)        0.401   music_player/codec_conditioner/current_sample_latch/q<15>
    SLICE_X65Y23.BMUX    Tilo                  0.263   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X65Y21.C5      net (fanout=2)        0.298   leds_r_3_OBUF
    SLICE_X65Y21.CLK     Tas                   0.062   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<50>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.453ns (0.754ns logic, 0.699ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.425ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.075ns (-2.056 - 3.019)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y23.CQ      Tcko                  0.341   music_player/codec_conditioner/next_sample_latch/q<15>
                                                       music_player/codec_conditioner/next_sample_latch/q_15
    SLICE_X65Y23.B3      net (fanout=2)        0.463   music_player/codec_conditioner/next_sample_latch/q<15>
    SLICE_X65Y23.BMUX    Tilo                  0.261   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X65Y21.C5      net (fanout=2)        0.298   leds_r_3_OBUF
    SLICE_X65Y21.CLK     Tas                   0.062   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<50>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (0.664ns logic, 0.761ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.336ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.077ns (-2.056 - 3.021)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y22.AQ      Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X65Y23.B5      net (fanout=17)       0.380   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X65Y23.BMUX    Tilo                  0.255   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X65Y21.C5      net (fanout=2)        0.298   leds_r_3_OBUF
    SLICE_X65Y21.CLK     Tas                   0.062   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<50>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (0.658ns logic, 0.678ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58 (SLICE_X61Y21.D6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_10 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.348ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.078ns (-2.057 - 3.021)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_10 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y22.CMUX    Tshcko                0.428   music_player/codec_conditioner/current_sample_latch/q<2>
                                                       music_player/codec_conditioner/current_sample_latch/q_10
    SLICE_X63Y22.C3      net (fanout=1)        0.472   music_player/codec_conditioner/current_sample_latch/q<10>
    SLICE_X63Y22.C       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample21
    SLICE_X61Y21.D6      net (fanout=1)        0.287   codec_sample<10>
    SLICE_X61Y21.CLK     Tas                   0.064   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<58>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT531
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (0.589ns logic, 0.759ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.293ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.078ns (-2.057 - 3.021)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y22.AQ      Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X63Y22.C5      net (fanout=17)       0.504   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X63Y22.C       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample21
    SLICE_X61Y21.D6      net (fanout=1)        0.287   codec_sample<10>
    SLICE_X61Y21.CLK     Tas                   0.064   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<58>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT531
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.502ns logic, 0.791ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_10 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58 (FF)
  Requirement:          0.833ns
  Data Path Delay:      0.946ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.076ns (-2.057 - 3.019)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_10 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y22.BQ      Tcko                  0.393   music_player/codec_conditioner/next_sample_latch/q<11>
                                                       music_player/codec_conditioner/next_sample_latch/q_10
    SLICE_X63Y22.C6      net (fanout=2)        0.105   music_player/codec_conditioner/next_sample_latch/q<10>
    SLICE_X63Y22.C       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample21
    SLICE_X61Y21.D6      net (fanout=1)        0.287   codec_sample<10>
    SLICE_X61Y21.CLK     Tas                   0.064   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<58>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT531
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.554ns logic, 0.392ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (SLICE_X66Y22.D6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.304ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.077ns (-2.056 - 3.021)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y22.AQ      Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X66Y23.A4      net (fanout=17)       0.617   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X66Y23.A       Tilo                  0.097   music_player/note_player/sine_read3/shift_register1/q_0
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X66Y22.D6      net (fanout=3)        0.222   leds_r_2_OBUF
    SLICE_X66Y22.CLK     Tas                   0.027   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<62>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.465ns logic, 0.839ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_14 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.144ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.077ns (-2.056 - 3.021)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_14 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y22.CQ      Tcko                  0.341   music_player/codec_conditioner/current_sample_latch/q<11>
                                                       music_player/codec_conditioner/current_sample_latch/q_14
    SLICE_X66Y23.A3      net (fanout=1)        0.457   music_player/codec_conditioner/current_sample_latch/q<14>
    SLICE_X66Y23.A       Tilo                  0.097   music_player/note_player/sine_read3/shift_register1/q_0
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X66Y22.D6      net (fanout=3)        0.222   leds_r_2_OBUF
    SLICE_X66Y22.CLK     Tas                   0.027   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<62>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.465ns logic, 0.679ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_14 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      0.881ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.075ns (-2.056 - 3.019)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_14 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y23.AQ      Tcko                  0.341   music_player/codec_conditioner/next_sample_latch/q<14>
                                                       music_player/codec_conditioner/next_sample_latch/q_14
    SLICE_X66Y23.A5      net (fanout=2)        0.194   music_player/codec_conditioner/next_sample_latch/q<14>
    SLICE_X66Y23.A       Tilo                  0.097   music_player/note_player/sine_read3/shift_register1/q_0
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X66Y22.D6      net (fanout=3)        0.222   leds_r_2_OBUF
    SLICE_X66Y22.CLK     Tas                   0.027   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<62>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      0.881ns (0.465ns logic, 0.416ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X2Y5.ADDRARDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_6 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.335 - 0.294)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_6 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X30Y12.AQ          Tcko                  0.164   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<7>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_6
    RAMB18_X2Y5.ADDRARDADDR9 net (fanout=5)        0.264   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<6>
    RAMB18_X2Y5.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.245ns (-0.019ns logic, 0.264ns route)
                                                           (-7.8% logic, 107.8% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X2Y5.ADDRARDADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_2 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.335 - 0.293)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_2 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X30Y14.AQ          Tcko                  0.164   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<3>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_2
    RAMB18_X2Y5.ADDRARDADDR5 net (fanout=6)        0.267   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<2>
    RAMB18_X2Y5.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.248ns (-0.019ns logic, 0.267ns route)
                                                           (-7.7% logic, 107.7% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_8 (SLICE_X30Y13.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_7 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.082 - 0.068)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_7 to adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.164   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<7>
                                                       adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_7
    SLICE_X30Y13.A6      net (fanout=4)        0.134   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<7>
    SLICE_X30Y13.CLK     Tah         (-Th)     0.075   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<9>
                                                       adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_41_o_wide_mux_118_OUT272
                                                       adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_8
    -------------------------------------------------  ---------------------------
    Total                                      0.223ns (0.089ns logic, 0.134ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.871ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Location pin: RAMB18_X2Y5.CLKARDCLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------
Slack: 19.241ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Logical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: adau1761_codec/codec_clock_gen/clkout0
--------------------------------------------------------------------------------
Slack: 19.293ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 0.770ns (Tmpw)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay<1>/CLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mshreg_bclk_delay_1/CLK
  Location pin: SLICE_X46Y20.CLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3416 paths analyzed, 657 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.034ns.
--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/busy_sr_16 (SLICE_X22Y31.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/reg_value_14 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.615 - 0.664)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/reg_value_14 to hdmi/Inst_i2c_sender/busy_sr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.CQ      Tcko                  0.393   hdmi/Inst_i2c_sender/reg_value<15>
                                                       hdmi/Inst_i2c_sender/reg_value_14
    SLICE_X33Y33.B1      net (fanout=2)        0.776   hdmi/Inst_i2c_sender/reg_value<14>
    SLICE_X33Y33.B       Tilo                  0.097   N6
                                                       hdmi/Inst_i2c_sender/_n01541_SW0
    SLICE_X35Y33.A1      net (fanout=1)        0.603   N6
    SLICE_X35Y33.A       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n01541
    SLICE_X35Y33.B5      net (fanout=1)        0.174   hdmi/Inst_i2c_sender/_n01541
    SLICE_X35Y33.BMUX    Tilo                  0.255   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X22Y31.SR      net (fanout=6)        1.140   hdmi/Inst_i2c_sender/_n01542
    SLICE_X22Y31.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<21>
                                                       hdmi/Inst_i2c_sender/busy_sr_16
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (1.215ns logic, 2.693ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_0 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.615 - 0.603)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_0 to hdmi/Inst_i2c_sender/busy_sr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.AQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_0
    SLICE_X39Y32.D1      net (fanout=2)        0.504   hdmi/Inst_i2c_sender/divider<0>
    SLICE_X39Y32.DMUX    Tilo                  0.250   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X39Y32.C6      net (fanout=7)        0.129   N10
    SLICE_X39Y32.C       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X35Y33.B4      net (fanout=6)        0.784   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X35Y33.BMUX    Tilo                  0.263   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X22Y31.SR      net (fanout=6)        1.140   hdmi/Inst_i2c_sender/_n01542
    SLICE_X22Y31.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<21>
                                                       hdmi/Inst_i2c_sender/busy_sr_16
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.376ns logic, 2.557ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/busy_sr_28 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.104 - 0.128)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/busy_sr_28 to hdmi/Inst_i2c_sender/busy_sr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CMUX    Tshcko                0.463   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_28
    SLICE_X35Y33.B3      net (fanout=60)       1.567   hdmi/Inst_i2c_sender/busy_sr<28>
    SLICE_X35Y33.BMUX    Tilo                  0.261   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X22Y31.SR      net (fanout=6)        1.140   hdmi/Inst_i2c_sender/_n01542
    SLICE_X22Y31.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<21>
                                                       hdmi/Inst_i2c_sender/busy_sr_16
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (1.097ns logic, 2.707ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/busy_sr_15 (SLICE_X22Y31.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/reg_value_14 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.615 - 0.664)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/reg_value_14 to hdmi/Inst_i2c_sender/busy_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.CQ      Tcko                  0.393   hdmi/Inst_i2c_sender/reg_value<15>
                                                       hdmi/Inst_i2c_sender/reg_value_14
    SLICE_X33Y33.B1      net (fanout=2)        0.776   hdmi/Inst_i2c_sender/reg_value<14>
    SLICE_X33Y33.B       Tilo                  0.097   N6
                                                       hdmi/Inst_i2c_sender/_n01541_SW0
    SLICE_X35Y33.A1      net (fanout=1)        0.603   N6
    SLICE_X35Y33.A       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n01541
    SLICE_X35Y33.B5      net (fanout=1)        0.174   hdmi/Inst_i2c_sender/_n01541
    SLICE_X35Y33.BMUX    Tilo                  0.255   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X22Y31.SR      net (fanout=6)        1.140   hdmi/Inst_i2c_sender/_n01542
    SLICE_X22Y31.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<21>
                                                       hdmi/Inst_i2c_sender/busy_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (1.215ns logic, 2.693ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_0 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.615 - 0.603)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_0 to hdmi/Inst_i2c_sender/busy_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.AQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_0
    SLICE_X39Y32.D1      net (fanout=2)        0.504   hdmi/Inst_i2c_sender/divider<0>
    SLICE_X39Y32.DMUX    Tilo                  0.250   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X39Y32.C6      net (fanout=7)        0.129   N10
    SLICE_X39Y32.C       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X35Y33.B4      net (fanout=6)        0.784   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X35Y33.BMUX    Tilo                  0.263   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X22Y31.SR      net (fanout=6)        1.140   hdmi/Inst_i2c_sender/_n01542
    SLICE_X22Y31.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<21>
                                                       hdmi/Inst_i2c_sender/busy_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.376ns logic, 2.557ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/busy_sr_28 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.104 - 0.128)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/busy_sr_28 to hdmi/Inst_i2c_sender/busy_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CMUX    Tshcko                0.463   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_28
    SLICE_X35Y33.B3      net (fanout=60)       1.567   hdmi/Inst_i2c_sender/busy_sr<28>
    SLICE_X35Y33.BMUX    Tilo                  0.261   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X22Y31.SR      net (fanout=6)        1.140   hdmi/Inst_i2c_sender/_n01542
    SLICE_X22Y31.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<21>
                                                       hdmi/Inst_i2c_sender/busy_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (1.097ns logic, 2.707ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/busy_sr_18 (SLICE_X22Y31.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/reg_value_14 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.615 - 0.664)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/reg_value_14 to hdmi/Inst_i2c_sender/busy_sr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.CQ      Tcko                  0.393   hdmi/Inst_i2c_sender/reg_value<15>
                                                       hdmi/Inst_i2c_sender/reg_value_14
    SLICE_X33Y33.B1      net (fanout=2)        0.776   hdmi/Inst_i2c_sender/reg_value<14>
    SLICE_X33Y33.B       Tilo                  0.097   N6
                                                       hdmi/Inst_i2c_sender/_n01541_SW0
    SLICE_X35Y33.A1      net (fanout=1)        0.603   N6
    SLICE_X35Y33.A       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n01541
    SLICE_X35Y33.B5      net (fanout=1)        0.174   hdmi/Inst_i2c_sender/_n01541
    SLICE_X35Y33.BMUX    Tilo                  0.255   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X22Y31.SR      net (fanout=6)        1.140   hdmi/Inst_i2c_sender/_n01542
    SLICE_X22Y31.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<21>
                                                       hdmi/Inst_i2c_sender/busy_sr_18
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (1.215ns logic, 2.693ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_0 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.615 - 0.603)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_0 to hdmi/Inst_i2c_sender/busy_sr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.AQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_0
    SLICE_X39Y32.D1      net (fanout=2)        0.504   hdmi/Inst_i2c_sender/divider<0>
    SLICE_X39Y32.DMUX    Tilo                  0.250   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X39Y32.C6      net (fanout=7)        0.129   N10
    SLICE_X39Y32.C       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X35Y33.B4      net (fanout=6)        0.784   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X35Y33.BMUX    Tilo                  0.263   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X22Y31.SR      net (fanout=6)        1.140   hdmi/Inst_i2c_sender/_n01542
    SLICE_X22Y31.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<21>
                                                       hdmi/Inst_i2c_sender/busy_sr_18
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.376ns logic, 2.557ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/busy_sr_28 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.104 - 0.128)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/busy_sr_28 to hdmi/Inst_i2c_sender/busy_sr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CMUX    Tshcko                0.463   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_28
    SLICE_X35Y33.B3      net (fanout=60)       1.567   hdmi/Inst_i2c_sender/busy_sr<28>
    SLICE_X35Y33.BMUX    Tilo                  0.261   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X22Y31.SR      net (fanout=6)        1.140   hdmi/Inst_i2c_sender/_n01542
    SLICE_X22Y31.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<21>
                                                       hdmi/Inst_i2c_sender/busy_sr_18
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (1.097ns logic, 2.707ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/data_sr_9 (SLICE_X26Y32.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/reg_value_7 (FF)
  Destination:          hdmi/Inst_i2c_sender/data_sr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/reg_value_7 to hdmi/Inst_i2c_sender/data_sr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y32.DQ      Tcko                  0.141   hdmi/Inst_i2c_sender/reg_value<7>
                                                       hdmi/Inst_i2c_sender/reg_value_7
    SLICE_X26Y32.D5      net (fanout=1)        0.079   hdmi/Inst_i2c_sender/reg_value<7>
    SLICE_X26Y32.CLK     Tah         (-Th)     0.082   hdmi/Inst_i2c_sender/data_sr<8>
                                                       hdmi/Inst_i2c_sender/Mmux_data_sr[28]_data_sr[28]_mux_55_OUT291
                                                       hdmi/Inst_i2c_sender/data_sr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.059ns logic, 0.079ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/finished (SLICE_X32Y34.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/finished (FF)
  Destination:          hdmi/Inst_i2c_sender/finished (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/finished to hdmi/Inst_i2c_sender/finished
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.AQ      Tcko                  0.164   hdmi/Inst_i2c_sender/finished
                                                       hdmi/Inst_i2c_sender/finished
    SLICE_X32Y34.AX      net (fanout=4)        0.066   hdmi/Inst_i2c_sender/finished
    SLICE_X32Y34.CLK     Tckdi       (-Th)     0.059   hdmi/Inst_i2c_sender/finished
                                                       hdmi/Inst_i2c_sender/finished
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.105ns logic, 0.066ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/data_sr_8 (SLICE_X26Y32.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/reg_value_6 (FF)
  Destination:          hdmi/Inst_i2c_sender/data_sr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/reg_value_6 to hdmi/Inst_i2c_sender/data_sr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y32.CQ      Tcko                  0.141   hdmi/Inst_i2c_sender/reg_value<7>
                                                       hdmi/Inst_i2c_sender/reg_value_6
    SLICE_X26Y32.D4      net (fanout=1)        0.121   hdmi/Inst_i2c_sender/reg_value<6>
    SLICE_X26Y32.CLK     Tah         (-Th)     0.076   hdmi/Inst_i2c_sender/data_sr<8>
                                                       hdmi/Inst_i2c_sender/Mmux_data_sr[28]_data_sr[28]_mux_55_OUT281
                                                       hdmi/Inst_i2c_sender/data_sr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.186ns (0.065ns logic, 0.121ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X28Y32.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X28Y32.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X28Y32.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 
1.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1170 paths analyzed, 227 endpoints analyzed, 22 failing endpoints
 22 timing errors detected. (22 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.855ns.
--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_14 (SLICE_X67Y29.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_14 (FF)
  Destination:          hdmi/hdmi_d_14 (FF)
  Requirement:          1.111ns
  Data Path Delay:      0.948ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.447ns (2.577 - 3.024)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_14 to hdmi/hdmi_d_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y29.DMUX    Tshcko                0.465   converted<15>
                                                       converted_14
    SLICE_X67Y29.C4      net (fanout=1)        0.418   converted<14>
    SLICE_X67Y29.CLK     Tas                   0.065   hdmi/hdmi_d<15>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT51
                                                       hdmi/hdmi_d_14
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.530ns logic, 0.418ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_8 (SLICE_X68Y29.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_8 (FF)
  Destination:          hdmi/hdmi_d_8 (FF)
  Requirement:          1.111ns
  Data Path Delay:      0.926ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.446ns (2.578 - 3.024)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_8 to hdmi/hdmi_d_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y29.AMUX    Tshcko                0.463   converted<15>
                                                       converted_8
    SLICE_X68Y29.A5      net (fanout=1)        0.396   converted<8>
    SLICE_X68Y29.CLK     Tas                   0.067   hdmi/hdmi_d<11>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT71
                                                       hdmi/hdmi_d_8
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.530ns logic, 0.396ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_13 (SLICE_X67Y29.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_5 (FF)
  Destination:          hdmi/hdmi_d_13 (FF)
  Requirement:          1.111ns
  Data Path Delay:      0.918ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (2.577 - 3.026)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_5 to hdmi/hdmi_d_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y29.CQ      Tcko                  0.341   converted<7>
                                                       converted_5
    SLICE_X67Y29.B4      net (fanout=1)        0.512   converted<5>
    SLICE_X67Y29.CLK     Tas                   0.065   hdmi/hdmi_d<15>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT41
                                                       hdmi/hdmi_d_13
    -------------------------------------------------  ---------------------------
    Total                                      0.918ns (0.406ns logic, 0.512ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 1.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi/ypos_4 (SLICE_X53Y40.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/vcounter_4 (FF)
  Destination:          hdmi/ypos_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/vcounter_4 to hdmi/ypos_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y40.AQ      Tcko                  0.141   hdmi/vcounter<7>
                                                       hdmi/vcounter_4
    SLICE_X53Y40.A5      net (fanout=5)        0.117   hdmi/vcounter<4>
    SLICE_X53Y40.CLK     Tah         (-Th)     0.059   hdmi/ypos<3>
                                                       hdmi/vcounter<4>_rt
                                                       hdmi/ypos_4
    -------------------------------------------------  ---------------------------
    Total                                      0.199ns (0.082ns logic, 0.117ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/ypos_7 (SLICE_X53Y40.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/vcounter_7 (FF)
  Destination:          hdmi/ypos_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/vcounter_7 to hdmi/ypos_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y40.DQ      Tcko                  0.141   hdmi/vcounter<7>
                                                       hdmi/vcounter_7
    SLICE_X53Y40.D5      net (fanout=5)        0.116   hdmi/vcounter<7>
    SLICE_X53Y40.CLK     Tah         (-Th)     0.058   hdmi/ypos<3>
                                                       hdmi/vcounter<7>_rt
                                                       hdmi/ypos_7
    -------------------------------------------------  ---------------------------
    Total                                      0.199ns (0.083ns logic, 0.116ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/ypos_3 (SLICE_X53Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/vcounter_3 (FF)
  Destination:          hdmi/ypos_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.086 - 0.069)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/vcounter_3 to hdmi/ypos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.DQ      Tcko                  0.141   hdmi/vcounter<3>
                                                       hdmi/vcounter_3
    SLICE_X53Y40.DX      net (fanout=4)        0.143   hdmi/vcounter<3>
    SLICE_X53Y40.CLK     Tckdi       (-Th)     0.072   hdmi/ypos<3>
                                                       hdmi/ypos_3
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (0.069ns logic, 0.143ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 1.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.292ns (period - min period limit)
  Period: 5.555ns
  Min period limit: 1.263ns (791.766MHz) (Tockper)
  Physical resource: hdmi_clock_OBUF/CLK
  Logical resource: hdmi/ODDR_inst/CK
  Location pin: OLOGIC_X1Y23.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 4.555ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.555ns
  Low pulse: 2.777ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: hdmi/hcounter<3>/CLK
  Logical resource: hdmi/hcounter_0/CK
  Location pin: SLICE_X54Y38.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 4.555ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.555ns
  High pulse: 2.777ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: hdmi/hcounter<3>/CLK
  Logical resource: hdmi/hcounter_0/CK
  Location pin: SLICE_X54Y38.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|     17.877ns|     83.612ns|          151|           54|   8320286716|         8469|
| TS_adau1761_codec_codec_clock_|     20.833ns|    174.191ns|          N/A|           32|            0|         3883|            0|
| gen_clkout0                   |             |             |             |             |             |             |             |
| TS_hdmi_clk                   |     10.000ns|      4.034ns|          N/A|            0|            0|         3416|            0|
| TS_hdmi_clk_vgax2             |      5.556ns|      7.855ns|          N/A|           22|            0|         1170|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.079|         |    1.308|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 205  Score: 477028  (Setup/Max: 477028, Hold: 0)

Constraints cover 8320295185 paths, 0 nets, and 6742 connections

Design statistics:
   Minimum period: 174.191ns{1}   (Maximum frequency:   5.741MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 02 17:29:48 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 403 MB



