{
    "runtime": ["OpenCL"],
    "example": "Blocking Pipes (CL)",
    "overview": [
        "This is simple example of vector addition to demonstrate OpenCL Pipe Memory usage. OpenCL PIPE memory functionality allows user to achieve kernel-to-kernel data transfer without using global memory."
    ],
    "key_concepts": [ "Dataflow" , "kernel to kernel pipes"],
    "keywords": [ "pipe" , "xcl_reqd_pipe_depth", "read_pipe_block()", "write_pipe_block()"],
    "os": [
        "Linux"
    ],
    "libs": [
        "xcl", "oclHelper"
    ],
    "board": ["xilinx:adm-pcie-7v3:1ddr", "xilinx:adm-pcie-ku3:2ddr-xpr","xilinx:xil-accel-rd-ku115:4ddr-xpr"],
    "em_cmd": "./host",
    "hw_cmd": "../../../utility/nimbix/nimbix-run.py -- ./host",
    "accelerators": [
        {
            "container": "adder", 
            "name": "adder_stage", 
            "location": "src/adder.cl"
        },
        {
            "container": "adder", 
            "name": "input_stage", 
            "location": "src/adder.cl"
        },
        {
            "container": "adder", 
            "name": "output_stage", 
            "location": "src/adder.cl"
        }
    ],
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "DEC2016",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        }
    ]
}
