// Seed: 3216449512
module module_0 (
    output logic id_0,
    input logic id_1,
    inout logic id_2,
    input logic id_3,
    output id_4
    , id_5
);
  assign id_2 = id_5;
  defparam id_6.id_7 = id_6;
endmodule
