Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu May  8 23:08:46 2025
| Host         : thinkpad-t480 running 64-bit Fedora Linux 41 (Workstation Edition)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.401        0.000                      0                  202        0.144        0.000                      0                  202        4.020        0.000                       0                   155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.401        0.000                      0                  202        0.144        0.000                      0                  202        4.020        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 STOPKYx/ms_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DELICx/digitCjed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.180ns (25.839%)  route 3.387ns (74.161%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.724     5.327    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  STOPKYx/ms_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  STOPKYx/ms_cnt_reg[5]/Q
                         net (fo=13, routed)          1.083     6.866    STOPKYx/ms_cnt_reg_n_0_[5]
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.990 r  STOPKYx/digitCdes[0]_i_7/O
                         net (fo=2, routed)           0.833     7.823    STOPKYx/digitCdes[0]_i_7_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.947 f  STOPKYx/digitCjed[0]_i_3/O
                         net (fo=2, routed)           0.814     8.761    STOPKYx/digitCjed[0]_i_3_n_0
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.148     8.909 r  STOPKYx/digitCdes[0]_i_5/O
                         net (fo=4, routed)           0.657     9.565    STOPKYx/digitCdes[0]_i_5_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.328     9.893 r  STOPKYx/digitCjed[2]_i_1/O
                         net (fo=1, routed)           0.000     9.893    DELICx/digitCjed_reg[3]_1[2]
    SLICE_X3Y90          FDRE                                         r  DELICx/digitCjed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.603    15.026    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  DELICx/digitCjed_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_D)        0.029    15.294    DELICx/digitCjed_reg[2]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 STOPKYx/ms_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOPKYx/min_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.952ns (21.848%)  route 3.405ns (78.152%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  STOPKYx/ms_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  STOPKYx/ms_cnt_reg[6]/Q
                         net (fo=16, routed)          1.203     6.984    STOPKYx/ms_cnt_reg_n_0_[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.108 r  STOPKYx/ms_cnt[3]_i_2/O
                         net (fo=2, routed)           0.571     7.680    STOPKYx/ms_cnt[3]_i_2_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.124     7.804 f  STOPKYx/ms_cnt[9]_i_3/O
                         net (fo=6, routed)           0.434     8.238    STOPKYx/ms_cnt[9]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.362 r  STOPKYx/sec_cnt[5]_i_1/O
                         net (fo=7, routed)           0.572     8.934    STOPKYx/sec_cnt[5]_i_1_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  STOPKYx/min_cnt[5]_i_1/O
                         net (fo=6, routed)           0.625     9.683    STOPKYx/min_cnt[5]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  STOPKYx/min_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.604    15.027    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  STOPKYx/min_cnt_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_CE)      -0.169    15.097    STOPKYx/min_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 STOPKYx/ms_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOPKYx/min_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.952ns (21.848%)  route 3.405ns (78.152%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  STOPKYx/ms_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  STOPKYx/ms_cnt_reg[6]/Q
                         net (fo=16, routed)          1.203     6.984    STOPKYx/ms_cnt_reg_n_0_[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.108 r  STOPKYx/ms_cnt[3]_i_2/O
                         net (fo=2, routed)           0.571     7.680    STOPKYx/ms_cnt[3]_i_2_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.124     7.804 f  STOPKYx/ms_cnt[9]_i_3/O
                         net (fo=6, routed)           0.434     8.238    STOPKYx/ms_cnt[9]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.362 r  STOPKYx/sec_cnt[5]_i_1/O
                         net (fo=7, routed)           0.572     8.934    STOPKYx/sec_cnt[5]_i_1_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  STOPKYx/min_cnt[5]_i_1/O
                         net (fo=6, routed)           0.625     9.683    STOPKYx/min_cnt[5]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  STOPKYx/min_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.604    15.027    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  STOPKYx/min_cnt_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_CE)      -0.169    15.097    STOPKYx/min_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 STOPKYx/ms_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOPKYx/min_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.952ns (21.848%)  route 3.405ns (78.152%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  STOPKYx/ms_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  STOPKYx/ms_cnt_reg[6]/Q
                         net (fo=16, routed)          1.203     6.984    STOPKYx/ms_cnt_reg_n_0_[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.108 r  STOPKYx/ms_cnt[3]_i_2/O
                         net (fo=2, routed)           0.571     7.680    STOPKYx/ms_cnt[3]_i_2_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.124     7.804 f  STOPKYx/ms_cnt[9]_i_3/O
                         net (fo=6, routed)           0.434     8.238    STOPKYx/ms_cnt[9]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.362 r  STOPKYx/sec_cnt[5]_i_1/O
                         net (fo=7, routed)           0.572     8.934    STOPKYx/sec_cnt[5]_i_1_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  STOPKYx/min_cnt[5]_i_1/O
                         net (fo=6, routed)           0.625     9.683    STOPKYx/min_cnt[5]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  STOPKYx/min_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.604    15.027    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  STOPKYx/min_cnt_reg[4]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_CE)      -0.169    15.097    STOPKYx/min_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 STOPKYx/ms_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOPKYx/min_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.952ns (21.848%)  route 3.405ns (78.152%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  STOPKYx/ms_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  STOPKYx/ms_cnt_reg[6]/Q
                         net (fo=16, routed)          1.203     6.984    STOPKYx/ms_cnt_reg_n_0_[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.108 r  STOPKYx/ms_cnt[3]_i_2/O
                         net (fo=2, routed)           0.571     7.680    STOPKYx/ms_cnt[3]_i_2_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.124     7.804 f  STOPKYx/ms_cnt[9]_i_3/O
                         net (fo=6, routed)           0.434     8.238    STOPKYx/ms_cnt[9]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.362 r  STOPKYx/sec_cnt[5]_i_1/O
                         net (fo=7, routed)           0.572     8.934    STOPKYx/sec_cnt[5]_i_1_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  STOPKYx/min_cnt[5]_i_1/O
                         net (fo=6, routed)           0.625     9.683    STOPKYx/min_cnt[5]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  STOPKYx/min_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.604    15.027    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  STOPKYx/min_cnt_reg[5]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_CE)      -0.169    15.097    STOPKYx/min_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 STOPKYx/ms_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DELICx/digitCjed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.090ns (24.417%)  route 3.374ns (75.583%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  STOPKYx/ms_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  STOPKYx/ms_cnt_reg[8]/Q
                         net (fo=14, routed)          1.206     6.951    STOPKYx/ms_cnt_reg_n_0_[8]
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.299     7.250 f  STOPKYx/digitCdes[2]_i_5/O
                         net (fo=6, routed)           0.685     7.935    STOPKYx/digitCdes[2]_i_5_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.059 r  STOPKYx/digitCdes[2]_i_2/O
                         net (fo=6, routed)           0.811     8.869    STOPKYx/ms_cnt_reg[6]_0[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.993 r  STOPKYx/digitCdes[1]_i_2/O
                         net (fo=5, routed)           0.672     9.666    STOPKYx/ms_cnt_reg[6]_0[1]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.124     9.790 r  STOPKYx/digitCjed[3]_i_1/O
                         net (fo=1, routed)           0.000     9.790    DELICx/digitCjed_reg[3]_1[3]
    SLICE_X4Y90          FDRE                                         r  DELICx/digitCjed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.601    15.024    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  DELICx/digitCjed_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.031    15.278    DELICx/digitCjed_reg[3]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 STOPKYx/ms_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOPKYx/min_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.952ns (22.578%)  route 3.265ns (77.422%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  STOPKYx/ms_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  STOPKYx/ms_cnt_reg[6]/Q
                         net (fo=16, routed)          1.203     6.984    STOPKYx/ms_cnt_reg_n_0_[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.108 r  STOPKYx/ms_cnt[3]_i_2/O
                         net (fo=2, routed)           0.571     7.680    STOPKYx/ms_cnt[3]_i_2_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.124     7.804 f  STOPKYx/ms_cnt[9]_i_3/O
                         net (fo=6, routed)           0.434     8.238    STOPKYx/ms_cnt[9]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.362 r  STOPKYx/sec_cnt[5]_i_1/O
                         net (fo=7, routed)           0.572     8.934    STOPKYx/sec_cnt[5]_i_1_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  STOPKYx/min_cnt[5]_i_1/O
                         net (fo=6, routed)           0.484     9.542    STOPKYx/min_cnt[5]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  STOPKYx/min_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.605    15.028    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  STOPKYx/min_cnt_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y93          FDRE (Setup_fdre_C_CE)      -0.205    15.062    STOPKYx/min_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 STOPKYx/ms_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOPKYx/min_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.952ns (22.578%)  route 3.265ns (77.422%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  STOPKYx/ms_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  STOPKYx/ms_cnt_reg[6]/Q
                         net (fo=16, routed)          1.203     6.984    STOPKYx/ms_cnt_reg_n_0_[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.108 r  STOPKYx/ms_cnt[3]_i_2/O
                         net (fo=2, routed)           0.571     7.680    STOPKYx/ms_cnt[3]_i_2_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.124     7.804 f  STOPKYx/ms_cnt[9]_i_3/O
                         net (fo=6, routed)           0.434     8.238    STOPKYx/ms_cnt[9]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.362 r  STOPKYx/sec_cnt[5]_i_1/O
                         net (fo=7, routed)           0.572     8.934    STOPKYx/sec_cnt[5]_i_1_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  STOPKYx/min_cnt[5]_i_1/O
                         net (fo=6, routed)           0.484     9.542    STOPKYx/min_cnt[5]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  STOPKYx/min_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.605    15.028    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  STOPKYx/min_cnt_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y93          FDRE (Setup_fdre_C_CE)      -0.205    15.062    STOPKYx/min_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 STOPKYx/ms_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DELICx/digitCdes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.180ns (26.717%)  route 3.237ns (73.283%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.724     5.327    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  STOPKYx/ms_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  STOPKYx/ms_cnt_reg[5]/Q
                         net (fo=13, routed)          1.083     6.866    STOPKYx/ms_cnt_reg_n_0_[5]
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.990 r  STOPKYx/digitCdes[0]_i_7/O
                         net (fo=2, routed)           0.833     7.823    STOPKYx/digitCdes[0]_i_7_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.947 f  STOPKYx/digitCjed[0]_i_3/O
                         net (fo=2, routed)           0.814     8.761    STOPKYx/digitCjed[0]_i_3_n_0
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.148     8.909 r  STOPKYx/digitCdes[0]_i_5/O
                         net (fo=4, routed)           0.507     9.415    STOPKYx/digitCdes[0]_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.328     9.743 r  STOPKYx/digitCdes[0]_i_1/O
                         net (fo=1, routed)           0.000     9.743    DELICx/digitCdes_reg[3]_1[0]
    SLICE_X4Y90          FDRE                                         r  DELICx/digitCdes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.601    15.024    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  DELICx/digitCdes_reg[0]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.029    15.276    DELICx/digitCdes_reg[0]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 STOPKYx/ms_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DELICx/digitCjed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.180ns (26.735%)  route 3.234ns (73.265%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.724     5.327    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  STOPKYx/ms_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  STOPKYx/ms_cnt_reg[5]/Q
                         net (fo=13, routed)          1.083     6.866    STOPKYx/ms_cnt_reg_n_0_[5]
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.990 r  STOPKYx/digitCdes[0]_i_7/O
                         net (fo=2, routed)           0.833     7.823    STOPKYx/digitCdes[0]_i_7_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.947 f  STOPKYx/digitCjed[0]_i_3/O
                         net (fo=2, routed)           0.814     8.761    STOPKYx/digitCjed[0]_i_3_n_0
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.148     8.909 r  STOPKYx/digitCdes[0]_i_5/O
                         net (fo=4, routed)           0.504     9.412    STOPKYx/digitCdes[0]_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.328     9.740 r  STOPKYx/digitCjed[1]_i_1/O
                         net (fo=1, routed)           0.000     9.740    DELICx/digitCjed_reg[3]_1[1]
    SLICE_X4Y90          FDRE                                         r  DELICx/digitCjed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.601    15.024    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  DELICx/digitCjed_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.031    15.278    DELICx/digitCjed_reg[1]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 DEB2/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB2/q4_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.600     1.519    DEB2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  DEB2/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  DEB2/q1_reg/Q
                         net (fo=1, routed)           0.112     1.795    DEB2/q1_reg_n_0
    SLICE_X2Y85          SRL16E                                       r  DEB2/q4_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.872     2.037    DEB2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          SRL16E                                       r  DEB2/q4_reg_srl3/CLK
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.651    DEB2/q4_reg_srl3
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 STOPKYx/min_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DELICx/digitAjed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    STOPKYx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  STOPKYx/min_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  STOPKYx/min_cnt_reg[0]/Q
                         net (fo=4, routed)           0.099     1.764    HOD/stopky_minuty[0]
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.045     1.809 r  HOD/digitAjed[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    DELICx/digitAjed_reg[3]_0[0]
    SLICE_X2Y93          FDRE                                         r  DELICx/digitAjed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.877     2.042    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  DELICx/digitAjed_reg[0]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120     1.656    DELICx/digitAjed_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ALARMx/alarm_sekundy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DELICx/digitBjed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.602     1.521    ALARMx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  ALARMx/alarm_sekundy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ALARMx/alarm_sekundy_reg[0]/Q
                         net (fo=1, routed)           0.087     1.749    HOD/digitBdes_reg[2][0]
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.045     1.794 r  HOD/digitBjed[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    DELICx/digitBjed_reg[3]_1[0]
    SLICE_X5Y92          FDRE                                         r  DELICx/digitBjed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     2.038    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  DELICx/digitBjed_reg[0]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.092     1.626    DELICx/digitBjed_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 DEB3/q5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB3/q6_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.672%)  route 0.074ns (33.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    DEB3/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  DEB3/q5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  DEB3/q5_reg/Q
                         net (fo=2, routed)           0.074     1.745    DEB3/q5
    SLICE_X3Y95          FDRE                                         r  DEB3/q6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.877     2.042    DEB3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  DEB3/q6_reg/C
                         clock pessimism             -0.505     1.536    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.024     1.560    DEB3/q6_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 DEB2/q6_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB2/outp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.602     1.521    DEB2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  DEB2/q6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.148     1.669 f  DEB2/q6_reg/Q
                         net (fo=1, routed)           0.059     1.729    DEB2/q6
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.098     1.827 r  DEB2/outp_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    DEB2/outp_i_1__0_n_0
    SLICE_X2Y89          FDRE                                         r  DEB2/outp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     2.040    DEB2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  DEB2/outp_reg/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.120     1.641    DEB2/outp_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 HOD/min_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HOD/min_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.248ns (73.712%)  route 0.088ns (26.288%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    HOD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  HOD/min_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  HOD/min_reg_reg[5]/Q
                         net (fo=7, routed)           0.088     1.752    HOD/hodiny_minuty[5]
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  HOD/min_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.797    HOD/min_reg[4]_i_2_n_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     1.859 r  HOD/min_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.859    HOD/min_reg_reg[4]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  HOD/min_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.874     2.039    HOD/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  HOD/min_reg_reg[4]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.134     1.669    HOD/min_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ALARMx/sekundy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALARMx/alarm_sekundy_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.998%)  route 0.141ns (50.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    ALARMx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  ALARMx/sekundy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ALARMx/sekundy_reg[5]/Q
                         net (fo=4, routed)           0.141     1.804    ALARMx/sekundy_reg_n_0_[5]
    SLICE_X4Y93          FDRE                                         r  ALARMx/alarm_sekundy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.874     2.039    ALARMx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  ALARMx/alarm_sekundy_reg[5]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.072     1.610    ALARMx/alarm_sekundy_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DEB1/q6_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB1/outp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    DEB1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  DEB1/q6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.128     1.650 f  DEB1/q6_reg/Q
                         net (fo=1, routed)           0.062     1.712    DEB1/q6
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.099     1.811 r  DEB1/outp_i_1/O
                         net (fo=1, routed)           0.000     1.811    DEB1/outp_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  DEB1/outp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.876     2.041    DEB1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  DEB1/outp_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.091     1.613    DEB1/outp_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CLK/counter_sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/counter_sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.881%)  route 0.159ns (46.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.575     1.494    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y96         FDRE                                         r  CLK/counter_sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  CLK/counter_sec_reg[4]/Q
                         net (fo=5, routed)           0.159     1.795    CLK/counter_sec_reg_n_0_[4]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  CLK/counter_sec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    CLK/counter_sec[2]
    SLICE_X14Y96         FDRE                                         r  CLK/counter_sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.846     2.011    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y96         FDRE                                         r  CLK/counter_sec_reg[2]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121     1.631    CLK/counter_sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 HOD/hod_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HOD/hod_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    HOD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  HOD/hod_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  HOD/hod_reg_reg[0]/Q
                         net (fo=6, routed)           0.116     1.804    HOD/hodiny_hodiny[0]
    SLICE_X3Y94          LUT4 (Prop_lut4_I1_O)        0.048     1.852 r  HOD/hod_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.852    HOD/hod_reg[2]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  HOD/hod_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.877     2.042    HOD/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  HOD/hod_reg_reg[2]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.107     1.643    HOD/hod_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y93     ALARMx/alarm_minuty_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y93     ALARMx/alarm_minuty_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y93     ALARMx/alarm_minuty_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y93     ALARMx/alarm_minuty_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y93     ALARMx/alarm_minuty_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y93     ALARMx/alarm_minuty_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y94     ALARMx/alarm_running_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y92     ALARMx/alarm_sekundy_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y93     ALARMx/alarm_sekundy_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     DEB1/q4_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     DEB1/q4_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y85     DEB2/q4_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y85     DEB2/q4_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     DEB3/q4_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     DEB3/q4_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y93     ALARMx/alarm_minuty_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y93     ALARMx/alarm_minuty_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y93     ALARMx/alarm_minuty_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y93     ALARMx/alarm_minuty_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     DEB1/q4_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     DEB1/q4_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y85     DEB2/q4_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y85     DEB2/q4_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     DEB3/q4_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     DEB3/q4_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y93     ALARMx/alarm_minuty_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y93     ALARMx/alarm_minuty_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y93     ALARMx/alarm_minuty_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y93     ALARMx/alarm_minuty_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DELICx/digitBjed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.773ns  (logic 4.840ns (44.929%)  route 5.933ns (55.071%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  DELICx/digitBjed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.478     5.804 r  DELICx/digitBjed_reg[3]/Q
                         net (fo=1, routed)           0.897     6.701    SELEKTORx/CA_OBUF_inst_i_4_2[0]
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.301     7.002 r  SELEKTORx/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.953     7.955    SELEKTORx/CA_OBUF_inst_i_8_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I0_O)        0.152     8.107 r  SELEKTORx/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.977     9.084    DELICx/CF[0]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.332     9.416 r  DELICx/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.106    12.521    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.098 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    16.098    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DELICx/digitBjed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.724ns  (logic 4.818ns (44.930%)  route 5.906ns (55.070%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  DELICx/digitBjed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.478     5.804 r  DELICx/digitBjed_reg[3]/Q
                         net (fo=1, routed)           0.897     6.701    SELEKTORx/CA_OBUF_inst_i_4_2[0]
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.301     7.002 r  SELEKTORx/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.953     7.955    SELEKTORx/CA_OBUF_inst_i_8_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I0_O)        0.152     8.107 r  SELEKTORx/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.765     8.872    DELICx/CF[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I2_O)        0.332     9.204 r  DELICx/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.291    12.495    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.050 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    16.050    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DELICx/digitBjed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.605ns  (logic 5.054ns (47.655%)  route 5.551ns (52.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  DELICx/digitBjed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.478     5.804 r  DELICx/digitBjed_reg[3]/Q
                         net (fo=1, routed)           0.897     6.701    SELEKTORx/CA_OBUF_inst_i_4_2[0]
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.301     7.002 r  SELEKTORx/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.953     7.955    SELEKTORx/CA_OBUF_inst_i_8_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I0_O)        0.152     8.107 r  SELEKTORx/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.977     9.084    DELICx/CF[0]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.360     9.444 r  DELICx/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.724    12.168    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.763    15.930 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    15.930    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DELICx/digitBjed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.181ns  (logic 5.041ns (49.519%)  route 5.139ns (50.481%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  DELICx/digitBjed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.478     5.804 r  DELICx/digitBjed_reg[3]/Q
                         net (fo=1, routed)           0.897     6.701    SELEKTORx/CA_OBUF_inst_i_4_2[0]
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.301     7.002 r  SELEKTORx/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.953     7.955    SELEKTORx/CA_OBUF_inst_i_8_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I0_O)        0.152     8.107 r  SELEKTORx/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.765     8.872    DELICx/CF[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.358     9.230 r  DELICx/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.524    11.754    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.752    15.506 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    15.506    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DELICx/digitBjed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.950ns  (logic 4.797ns (48.205%)  route 5.154ns (51.795%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  DELICx/digitBjed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.478     5.804 f  DELICx/digitBjed_reg[3]/Q
                         net (fo=1, routed)           0.897     6.701    SELEKTORx/CA_OBUF_inst_i_4_2[0]
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.301     7.002 f  SELEKTORx/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.953     7.955    SELEKTORx/CA_OBUF_inst_i_8_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I0_O)        0.152     8.107 f  SELEKTORx/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.976     9.083    DELICx/CF[0]
    SLICE_X5Y91          LUT4 (Prop_lut4_I0_O)        0.332     9.415 r  DELICx/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.328    11.742    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.276 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    15.276    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DELICx/digitBjed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.679ns  (logic 5.036ns (52.035%)  route 4.642ns (47.965%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  DELICx/digitBjed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.478     5.804 r  DELICx/digitBjed_reg[3]/Q
                         net (fo=1, routed)           0.897     6.701    SELEKTORx/CA_OBUF_inst_i_4_2[0]
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.301     7.002 r  SELEKTORx/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.953     7.955    SELEKTORx/CA_OBUF_inst_i_8_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I0_O)        0.152     8.107 r  SELEKTORx/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.976     9.083    DELICx/CF[0]
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.360     9.443 r  DELICx/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.817    11.259    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.745    15.004 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    15.004    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DELICx/digitBjed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.638ns  (logic 4.756ns (49.345%)  route 4.882ns (50.655%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  DELICx/digitBjed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.478     5.804 r  DELICx/digitBjed_reg[3]/Q
                         net (fo=1, routed)           0.897     6.701    SELEKTORx/CA_OBUF_inst_i_4_2[0]
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.301     7.002 r  SELEKTORx/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.953     7.955    SELEKTORx/CA_OBUF_inst_i_8_n_0
    SLICE_X0Y90          LUT5 (Prop_lut5_I0_O)        0.152     8.107 r  SELEKTORx/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.977     9.084    DELICx/CF[0]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.332     9.416 r  DELICx/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.055    11.471    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.964 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    14.964    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEKTORx/selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.956ns  (logic 4.234ns (47.268%)  route 4.723ns (52.732%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    SELEKTORx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  SELEKTORx/selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.419     5.745 f  SELEKTORx/selector_reg[2]/Q
                         net (fo=13, routed)          1.063     6.808    SELEKTORx/selector_reg[2]_0
    SLICE_X6Y91          LUT3 (Prop_lut3_I2_O)        0.297     7.105 r  SELEKTORx/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.659    10.765    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.282 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.282    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEKTORx/selector_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.631ns  (logic 4.388ns (50.844%)  route 4.243ns (49.156%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    SELEKTORx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  SELEKTORx/selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  SELEKTORx/selector_reg[1]/Q
                         net (fo=16, routed)          1.229     7.011    SELEKTORx/selector_reg[1]_0
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.150     7.161 r  SELEKTORx/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.013    10.174    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782    13.957 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.957    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEKTORx/selector_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.974ns  (logic 4.133ns (51.837%)  route 3.840ns (48.163%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    SELEKTORx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  SELEKTORx/selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  SELEKTORx/selector_reg[1]/Q
                         net (fo=16, routed)          0.894     6.676    SELEKTORx/selector_reg[1]_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.800 r  SELEKTORx/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.946     9.746    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    13.299 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.299    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SELEKTORx/selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.477ns (71.776%)  route 0.581ns (28.224%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    SELEKTORx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  SELEKTORx/selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  SELEKTORx/selector_reg[2]/Q
                         net (fo=13, routed)          0.160     1.810    SELEKTORx/selector_reg[2]_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.098     1.908 r  SELEKTORx/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.421     2.329    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.580 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.580    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEKTORx/selector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.439ns (66.102%)  route 0.738ns (33.898%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    SELEKTORx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  SELEKTORx/selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  SELEKTORx/selector_reg[0]/Q
                         net (fo=17, routed)          0.146     1.809    SELEKTORx/selector_reg[0]_0
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.045     1.854 r  SELEKTORx/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.592     2.446    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.699 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.699    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DELICx/digitAdes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.425ns (63.424%)  route 0.822ns (36.576%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  DELICx/digitAdes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  DELICx/digitAdes_reg[1]/Q
                         net (fo=1, routed)           0.119     1.782    DELICx/digitAdes[1]
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  DELICx/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.222     2.050    DELICx/selected_digit[1]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.045     2.095 r  DELICx/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.480     2.575    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.770 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.770    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DELICx/digitAdes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.540ns (67.723%)  route 0.734ns (32.277%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  DELICx/digitAdes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  DELICx/digitAdes_reg[1]/Q
                         net (fo=1, routed)           0.119     1.782    DELICx/digitAdes[1]
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  DELICx/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.223     2.051    DELICx/selected_digit[1]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.049     2.100 r  DELICx/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.392     2.491    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.797 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.797    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEKTORx/selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.543ns (66.274%)  route 0.785ns (33.726%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    SELEKTORx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  SELEKTORx/selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  SELEKTORx/selector_reg[2]/Q
                         net (fo=13, routed)          0.160     1.810    SELEKTORx/selector_reg[2]_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.101     1.911 r  SELEKTORx/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.626     2.537    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.851 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.851    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DELICx/digitAdes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.465ns (60.090%)  route 0.973ns (39.910%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  DELICx/digitAdes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  DELICx/digitAdes_reg[1]/Q
                         net (fo=1, routed)           0.119     1.782    DELICx/digitAdes[1]
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.045     1.827 f  DELICx/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.223     2.051    DELICx/selected_digit[1]
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.045     2.096 r  DELICx/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.631     2.727    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.961 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.961    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEKTORx/selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.480ns (58.569%)  route 1.047ns (41.431%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    SELEKTORx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  SELEKTORx/selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.128     1.650 f  SELEKTORx/selector_reg[2]/Q
                         net (fo=13, routed)          0.161     1.811    SELEKTORx/selector_reg[2]_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.098     1.909 r  SELEKTORx/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.886     2.795    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     4.049 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.049    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DELICx/digitAdes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.547ns (60.229%)  route 1.021ns (39.771%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  DELICx/digitAdes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  DELICx/digitAdes_reg[2]/Q
                         net (fo=1, routed)           0.115     1.779    DELICx/digitAdes[2]
    SLICE_X4Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.824 r  DELICx/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.213     2.037    DELICx/selected_digit[2]
    SLICE_X4Y91          LUT4 (Prop_lut4_I2_O)        0.048     2.085 r  DELICx/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.693     2.778    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.313     4.091 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     4.091    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEKTORx/selector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.626ns  (logic 1.532ns (58.342%)  route 1.094ns (41.658%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    SELEKTORx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  SELEKTORx/selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  SELEKTORx/selector_reg[0]/Q
                         net (fo=17, routed)          0.146     1.809    SELEKTORx/selector_reg[0]_0
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.049     1.858 r  SELEKTORx/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.948     2.806    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.342     4.148 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.148    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DELICx/digitAdes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.557ns (57.960%)  route 1.130ns (42.041%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  DELICx/digitAdes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  DELICx/digitAdes_reg[1]/Q
                         net (fo=1, routed)           0.119     1.782    DELICx/digitAdes[1]
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  DELICx/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.222     2.050    DELICx/selected_digit[1]
    SLICE_X5Y91          LUT4 (Prop_lut4_I0_O)        0.048     2.098 r  DELICx/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.788     2.886    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.323     4.209 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     4.209    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW14
                            (input port)
  Destination:            ALARMx/minuty_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.228ns  (logic 2.236ns (30.934%)  route 4.992ns (69.066%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW14 (IN)
                         net (fo=0)                   0.000     0.000    SW14
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW14_IBUF_inst/O
                         net (fo=43, routed)          3.290     4.800    ALARMx/SW14_IBUF
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.152     4.952 f  ALARMx/minuty[5]_i_6/O
                         net (fo=6, routed)           0.603     5.556    ALARMx/minuty[5]_i_6_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.326     5.882 r  ALARMx/minuty[4]_i_2/O
                         net (fo=5, routed)           0.431     6.313    ALARMx/minuty[4]_i_2_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.437 r  ALARMx/minuty[5]_i_7/O
                         net (fo=1, routed)           0.667     7.104    ALARMx/minuty[5]_i_7_n_0
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.124     7.228 r  ALARMx/minuty[5]_i_2/O
                         net (fo=1, routed)           0.000     7.228    ALARMx/minuty[5]_i_2_n_0
    SLICE_X0Y93          FDRE                                         r  ALARMx/minuty_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.605     5.028    ALARMx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  ALARMx/minuty_reg[5]/C

Slack:                    inf
  Source:                 SW14
                            (input port)
  Destination:            DELICx/digitCjed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.055ns  (logic 2.006ns (28.432%)  route 5.049ns (71.568%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW14 (IN)
                         net (fo=0)                   0.000     0.000    SW14
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW14_IBUF_inst/O
                         net (fo=43, routed)          2.453     3.963    DELICx/SW14_IBUF
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     4.087 f  DELICx/digitCdes[3]_i_2/O
                         net (fo=6, routed)           1.113     5.200    STOPKYx/digitCdes_reg[3]
    SLICE_X1Y90          LUT6 (Prop_lut6_I2_O)        0.124     5.324 r  STOPKYx/digitCdes[2]_i_2/O
                         net (fo=6, routed)           0.811     6.135    STOPKYx/ms_cnt_reg[6]_0[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     6.259 r  STOPKYx/digitCdes[1]_i_2/O
                         net (fo=5, routed)           0.672     6.931    STOPKYx/ms_cnt_reg[6]_0[1]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.055 r  STOPKYx/digitCjed[3]_i_1/O
                         net (fo=1, routed)           0.000     7.055    DELICx/digitCjed_reg[3]_1[3]
    SLICE_X4Y90          FDRE                                         r  DELICx/digitCjed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.601     5.024    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  DELICx/digitCjed_reg[3]/C

Slack:                    inf
  Source:                 SW14
                            (input port)
  Destination:            ALARMx/sekundy_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 1.988ns (28.659%)  route 4.948ns (71.341%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW14 (IN)
                         net (fo=0)                   0.000     0.000    SW14
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW14_IBUF_inst/O
                         net (fo=43, routed)          3.290     4.800    ALARMx/SW14_IBUF
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.152     4.952 f  ALARMx/minuty[5]_i_6/O
                         net (fo=6, routed)           1.180     6.133    ALARMx/minuty[5]_i_6_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.326     6.459 r  ALARMx/sekundy[5]_i_1/O
                         net (fo=6, routed)           0.478     6.936    ALARMx/sekundy[5]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  ALARMx/sekundy_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.603     5.026    ALARMx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  ALARMx/sekundy_reg[1]/C

Slack:                    inf
  Source:                 SW14
                            (input port)
  Destination:            ALARMx/sekundy_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 1.988ns (28.659%)  route 4.948ns (71.341%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW14 (IN)
                         net (fo=0)                   0.000     0.000    SW14
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW14_IBUF_inst/O
                         net (fo=43, routed)          3.290     4.800    ALARMx/SW14_IBUF
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.152     4.952 f  ALARMx/minuty[5]_i_6/O
                         net (fo=6, routed)           1.180     6.133    ALARMx/minuty[5]_i_6_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.326     6.459 r  ALARMx/sekundy[5]_i_1/O
                         net (fo=6, routed)           0.478     6.936    ALARMx/sekundy[5]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  ALARMx/sekundy_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.603     5.026    ALARMx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  ALARMx/sekundy_reg[2]/C

Slack:                    inf
  Source:                 SW14
                            (input port)
  Destination:            ALARMx/minuty_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.906ns  (logic 2.138ns (30.956%)  route 4.768ns (69.044%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW14 (IN)
                         net (fo=0)                   0.000     0.000    SW14
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW14_IBUF_inst/O
                         net (fo=43, routed)          3.290     4.800    ALARMx/SW14_IBUF
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.152     4.952 f  ALARMx/minuty[5]_i_6/O
                         net (fo=6, routed)           0.603     5.556    ALARMx/minuty[5]_i_6_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.326     5.882 r  ALARMx/minuty[4]_i_2/O
                         net (fo=5, routed)           0.875     6.756    ALARMx/minuty[4]_i_2_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.150     6.906 r  ALARMx/minuty[3]_i_1/O
                         net (fo=1, routed)           0.000     6.906    ALARMx/minuty[3]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  ALARMx/minuty_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.605     5.028    ALARMx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  ALARMx/minuty_reg[3]/C

Slack:                    inf
  Source:                 SW14
                            (input port)
  Destination:            DELICx/digitCjed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.900ns  (logic 2.006ns (29.072%)  route 4.894ns (70.928%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW14 (IN)
                         net (fo=0)                   0.000     0.000    SW14
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW14_IBUF_inst/O
                         net (fo=43, routed)          2.453     3.963    DELICx/SW14_IBUF
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     4.087 f  DELICx/digitCdes[3]_i_2/O
                         net (fo=6, routed)           1.113     5.200    STOPKYx/digitCdes_reg[3]
    SLICE_X1Y90          LUT6 (Prop_lut6_I2_O)        0.124     5.324 r  STOPKYx/digitCdes[2]_i_2/O
                         net (fo=6, routed)           0.811     6.135    STOPKYx/ms_cnt_reg[6]_0[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     6.259 r  STOPKYx/digitCdes[1]_i_2/O
                         net (fo=5, routed)           0.517     6.776    STOPKYx/ms_cnt_reg[6]_0[1]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.900 r  STOPKYx/digitCjed[2]_i_1/O
                         net (fo=1, routed)           0.000     6.900    DELICx/digitCjed_reg[3]_1[2]
    SLICE_X3Y90          FDRE                                         r  DELICx/digitCjed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.603     5.026    DELICx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  DELICx/digitCjed_reg[2]/C

Slack:                    inf
  Source:                 SW14
                            (input port)
  Destination:            ALARMx/minuty_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 2.112ns (30.695%)  route 4.768ns (69.305%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW14 (IN)
                         net (fo=0)                   0.000     0.000    SW14
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW14_IBUF_inst/O
                         net (fo=43, routed)          3.290     4.800    ALARMx/SW14_IBUF
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.152     4.952 f  ALARMx/minuty[5]_i_6/O
                         net (fo=6, routed)           0.603     5.556    ALARMx/minuty[5]_i_6_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.326     5.882 r  ALARMx/minuty[4]_i_2/O
                         net (fo=5, routed)           0.875     6.756    ALARMx/minuty[4]_i_2_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.124     6.880 r  ALARMx/minuty[2]_i_1/O
                         net (fo=1, routed)           0.000     6.880    ALARMx/minuty[2]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  ALARMx/minuty_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.605     5.028    ALARMx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  ALARMx/minuty_reg[2]/C

Slack:                    inf
  Source:                 SW14
                            (input port)
  Destination:            ALARMx/minuty_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.872ns  (logic 2.112ns (30.731%)  route 4.760ns (69.269%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW14 (IN)
                         net (fo=0)                   0.000     0.000    SW14
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW14_IBUF_inst/O
                         net (fo=43, routed)          3.290     4.800    ALARMx/SW14_IBUF
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.152     4.952 f  ALARMx/minuty[5]_i_6/O
                         net (fo=6, routed)           0.603     5.556    ALARMx/minuty[5]_i_6_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.326     5.882 r  ALARMx/minuty[4]_i_2/O
                         net (fo=5, routed)           0.867     6.748    ALARMx/minuty[4]_i_2_n_0
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.124     6.872 r  ALARMx/minuty[1]_i_1/O
                         net (fo=1, routed)           0.000     6.872    ALARMx/minuty[1]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  ALARMx/minuty_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.605     5.028    ALARMx/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  ALARMx/minuty_reg[1]/C

Slack:                    inf
  Source:                 SW14
                            (input port)
  Destination:            ALARMx/sekundy_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.850ns  (logic 1.988ns (29.022%)  route 4.862ns (70.978%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW14 (IN)
                         net (fo=0)                   0.000     0.000    SW14
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW14_IBUF_inst/O
                         net (fo=43, routed)          3.290     4.800    ALARMx/SW14_IBUF
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.152     4.952 f  ALARMx/minuty[5]_i_6/O
                         net (fo=6, routed)           1.180     6.133    ALARMx/minuty[5]_i_6_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.326     6.459 r  ALARMx/sekundy[5]_i_1/O
                         net (fo=6, routed)           0.391     6.850    ALARMx/sekundy[5]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  ALARMx/sekundy_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.603     5.026    ALARMx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  ALARMx/sekundy_reg[0]/C

Slack:                    inf
  Source:                 SW14
                            (input port)
  Destination:            ALARMx/sekundy_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.850ns  (logic 1.988ns (29.022%)  route 4.862ns (70.978%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW14 (IN)
                         net (fo=0)                   0.000     0.000    SW14
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW14_IBUF_inst/O
                         net (fo=43, routed)          3.290     4.800    ALARMx/SW14_IBUF
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.152     4.952 f  ALARMx/minuty[5]_i_6/O
                         net (fo=6, routed)           1.180     6.133    ALARMx/minuty[5]_i_6_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.326     6.459 r  ALARMx/sekundy[5]_i_1/O
                         net (fo=6, routed)           0.391     6.850    ALARMx/sekundy[5]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  ALARMx/sekundy_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.603     5.026    ALARMx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  ALARMx/sekundy_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_D
                            (input port)
  Destination:            DEB2/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.248ns (40.905%)  route 0.358ns (59.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTN_D (IN)
                         net (fo=0)                   0.000     0.000    BTN_D
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTN_D_IBUF_inst/O
                         net (fo=1, routed)           0.358     0.606    DEB2/BTN_D_IBUF
    SLICE_X2Y84          FDRE                                         r  DEB2/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     2.036    DEB2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  DEB2/q1_reg/C

Slack:                    inf
  Source:                 BTN_U
                            (input port)
  Destination:            DEB1/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.254ns (38.005%)  route 0.414ns (61.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN_U (IN)
                         net (fo=0)                   0.000     0.000    BTN_U
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTN_U_IBUF_inst/O
                         net (fo=1, routed)           0.414     0.667    DEB1/BTN_U_IBUF
    SLICE_X3Y95          FDRE                                         r  DEB1/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.877     2.042    DEB1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  DEB1/q1_reg/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            ALARMx/setting_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.292ns (40.506%)  route 0.430ns (59.494%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  SW1_IBUF_inst/O
                         net (fo=6, routed)           0.430     0.677    ALARMx/SW1_IBUF
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.722 r  ALARMx/setting_mode_i_1/O
                         net (fo=1, routed)           0.000     0.722    ALARMx/setting_mode_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  ALARMx/setting_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.877     2.042    ALARMx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ALARMx/setting_mode_reg/C

Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            DEB3/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.244ns (29.752%)  route 0.577ns (70.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.577     0.822    DEB3/BTN_C_IBUF
    SLICE_X3Y95          FDRE                                         r  DEB3/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.877     2.042    DEB3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  DEB3/q1_reg/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            HOD/min_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.292ns (33.583%)  route 0.578ns (66.417%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW1_IBUF_inst/O
                         net (fo=6, routed)           0.511     0.758    DEB2/SW1_IBUF
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.803 r  DEB2/min_reg[5]_i_1/O
                         net (fo=6, routed)           0.068     0.871    HOD/min_reg_reg[5]_0
    SLICE_X7Y93          FDRE                                         r  HOD/min_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.874     2.039    HOD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  HOD/min_reg_reg[1]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            HOD/min_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.292ns (33.583%)  route 0.578ns (66.417%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW1_IBUF_inst/O
                         net (fo=6, routed)           0.511     0.758    DEB2/SW1_IBUF
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.803 r  DEB2/min_reg[5]_i_1/O
                         net (fo=6, routed)           0.068     0.871    HOD/min_reg_reg[5]_0
    SLICE_X7Y93          FDRE                                         r  HOD/min_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.874     2.039    HOD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  HOD/min_reg_reg[2]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            HOD/min_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.337ns (33.903%)  route 0.658ns (66.097%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW1_IBUF_inst/O
                         net (fo=6, routed)           0.487     0.734    DEB2/SW1_IBUF
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.045     0.779 r  DEB2/min_reg[5]_i_5/O
                         net (fo=6, routed)           0.171     0.950    HOD/min_reg_reg[1]_1
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.045     0.995 r  HOD/min_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     0.995    HOD/min_reg[5]_i_2_n_0
    SLICE_X7Y94          FDRE                                         r  HOD/min_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.874     2.039    HOD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  HOD/min_reg_reg[5]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            HOD/min_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.292ns (29.111%)  route 0.712ns (70.889%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW1_IBUF_inst/O
                         net (fo=6, routed)           0.511     0.758    DEB2/SW1_IBUF
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.803 r  DEB2/min_reg[5]_i_1/O
                         net (fo=6, routed)           0.202     1.004    HOD/min_reg_reg[5]_0
    SLICE_X7Y94          FDRE                                         r  HOD/min_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.874     2.039    HOD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  HOD/min_reg_reg[3]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            HOD/min_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.292ns (29.111%)  route 0.712ns (70.889%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW1_IBUF_inst/O
                         net (fo=6, routed)           0.511     0.758    DEB2/SW1_IBUF
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.803 r  DEB2/min_reg[5]_i_1/O
                         net (fo=6, routed)           0.202     1.004    HOD/min_reg_reg[5]_0
    SLICE_X6Y94          FDRE                                         r  HOD/min_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.874     2.039    HOD/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  HOD/min_reg_reg[4]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            HOD/min_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.292ns (29.111%)  route 0.712ns (70.889%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW1_IBUF_inst/O
                         net (fo=6, routed)           0.511     0.758    DEB2/SW1_IBUF
    SLICE_X6Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.803 r  DEB2/min_reg[5]_i_1/O
                         net (fo=6, routed)           0.202     1.004    HOD/min_reg_reg[5]_0
    SLICE_X7Y94          FDRE                                         r  HOD/min_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.874     2.039    HOD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  HOD/min_reg_reg[5]/C





