// Seed: 149901490
module module_0 (
    input  wand id_0,
    output tri0 id_1,
    output wand id_2,
    input  wand id_3
);
  assign id_2 = 1;
  assign module_1.id_5 = 0;
  wire  id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_13 = 32'd57
) (
    input supply0 id_0,
    output wor id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5
    , _id_13,
    output wor id_6,
    input wand id_7,
    input wor id_8,
    input supply0 id_9,
    output wor id_10,
    output uwire id_11
);
  wire id_14;
  wire [-1 : id_13] id_15;
  wire id_16;
  ;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4
  );
endmodule
