OpenROAD e9d88df58cd6e61dec17d0cd7d355f7d6ec25778 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/mgmt_core_wrapper/runs/RUN_2021.12.26_22.44.57/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 443 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/mgmt_core_wrapper/runs/RUN_2021.12.26_22.44.57/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/mgmt_core_wrapper/runs/RUN_2021.12.26_22.44.57/results/routing/mgmt_core_wrapper.def
[INFO ODB-0128] Design: mgmt_core_wrapper
[INFO ODB-0130]     Created 742 pins.
[INFO ODB-0131]     Created 2 components and 899 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 4 connections.
[INFO ODB-0133]     Created 817 nets and 895 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/mgmt_core_wrapper/runs/RUN_2021.12.26_22.44.57/results/routing/mgmt_core_wrapper.def
[WARNING ORD-1011] LEF master DFFRAM has no liberty cell.
[WARNING ORD-1011] LEF master mgmt_core has no liberty cell.
###############################################################################
# Created by write_sdc
# Sun Dec 26 22:45:00 2021
###############################################################################
current_design mgmt_core_wrapper
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name core_clk -period 25.0000 [get_ports {core_clk}]
set_clock_transition 0.1500 [get_clocks {core_clk}]
set_clock_uncertainty 0.2500 core_clk
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {core_rstn}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_in}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io0_di}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io1_di}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io2_di}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io3_di}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_in_pad}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_ack_i}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {irq[0]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {irq[1]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {irq[2]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {irq[3]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {irq[4]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {irq[5]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[0]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[100]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[101]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[102]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[103]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[104]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[105]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[106]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[107]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[108]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[109]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[10]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[110]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[111]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[112]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[113]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[114]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[115]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[116]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[117]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[118]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[119]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[11]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[120]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[121]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[122]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[123]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[124]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[125]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[126]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[127]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[12]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[13]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[14]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[15]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[16]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[17]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[18]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[19]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[1]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[20]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[21]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[22]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[23]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[24]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[25]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[26]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[27]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[28]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[29]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[2]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[30]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[31]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[32]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[33]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[34]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[35]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[36]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[37]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[38]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[39]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[3]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[40]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[41]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[42]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[43]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[44]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[45]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[46]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[47]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[48]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[49]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[4]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[50]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[51]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[52]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[53]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[54]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[55]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[56]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[57]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[58]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[59]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[5]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[60]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[61]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[62]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[63]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[64]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[65]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[66]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[67]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[68]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[69]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[6]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[70]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[71]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[72]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[73]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[74]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[75]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[76]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[77]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[78]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[79]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[7]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[80]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[81]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[82]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[83]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[84]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[85]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[86]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[87]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[88]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[89]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[8]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[90]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[91]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[92]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[93]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[94]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[95]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[96]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[97]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[98]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[99]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[9]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_ack_i}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {ser_rx}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_sdi}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[0]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[1]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[2]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[3]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[4]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[5]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[6]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[7]}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_clk}]
set_input_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_csb}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_mode}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_oeb}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_out}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_clk}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_csb}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io0_do}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io0_oeb}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io1_do}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io1_oeb}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io2_do}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io2_oeb}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io3_do}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io3_oeb}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_inenb_pad}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_mode0_pad}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_mode1_pad}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_out_pad}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_outenb_pad}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_cyc_o}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_stb_o}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[0]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[100]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[101]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[102]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[103]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[104]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[105]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[106]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[107]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[108]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[109]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[10]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[110]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[111]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[112]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[113]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[114]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[115]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[116]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[117]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[118]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[119]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[11]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[120]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[121]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[122]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[123]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[124]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[125]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[126]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[127]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[12]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[13]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[14]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[15]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[16]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[17]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[18]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[19]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[1]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[20]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[21]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[22]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[23]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[24]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[25]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[26]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[27]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[28]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[29]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[2]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[30]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[31]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[32]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[33]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[34]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[35]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[36]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[37]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[38]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[39]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[3]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[40]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[41]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[42]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[43]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[44]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[45]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[46]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[47]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[48]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[49]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[4]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[50]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[51]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[52]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[53]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[54]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[55]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[56]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[57]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[58]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[59]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[5]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[60]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[61]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[62]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[63]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[64]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[65]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[66]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[67]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[68]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[69]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[6]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[70]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[71]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[72]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[73]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[74]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[75]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[76]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[77]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[78]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[79]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[7]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[80]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[81]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[82]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[83]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[84]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[85]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[86]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[87]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[88]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[89]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[8]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[90]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[91]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[92]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[93]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[94]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[95]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[96]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[97]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[98]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[99]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[9]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[0]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[100]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[101]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[102]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[103]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[104]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[105]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[106]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[107]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[108]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[109]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[10]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[110]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[111]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[112]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[113]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[114]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[115]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[116]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[117]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[118]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[119]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[11]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[120]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[121]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[122]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[123]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[124]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[125]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[126]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[127]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[12]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[13]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[14]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[15]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[16]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[17]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[18]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[19]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[1]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[20]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[21]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[22]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[23]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[24]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[25]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[26]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[27]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[28]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[29]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[2]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[30]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[31]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[32]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[33]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[34]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[35]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[36]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[37]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[38]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[39]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[3]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[40]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[41]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[42]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[43]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[44]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[45]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[46]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[47]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[48]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[49]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[4]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[50]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[51]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[52]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[53]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[54]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[55]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[56]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[57]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[58]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[59]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[5]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[60]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[61]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[62]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[63]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[64]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[65]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[66]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[67]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[68]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[69]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[6]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[70]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[71]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[72]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[73]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[74]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[75]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[76]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[77]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[78]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[79]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[7]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[80]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[81]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[82]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[83]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[84]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[85]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[86]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[87]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[88]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[89]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[8]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[90]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[91]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[92]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[93]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[94]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[95]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[96]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[97]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[98]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[99]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[9]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[0]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[100]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[101]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[102]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[103]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[104]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[105]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[106]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[107]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[108]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[109]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[10]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[110]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[111]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[112]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[113]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[114]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[115]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[116]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[117]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[118]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[119]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[11]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[120]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[121]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[122]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[123]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[124]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[125]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[126]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[127]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[12]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[13]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[14]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[15]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[16]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[17]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[18]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[19]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[1]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[20]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[21]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[22]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[23]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[24]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[25]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[26]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[27]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[28]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[29]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[2]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[30]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[31]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[32]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[33]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[34]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[35]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[36]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[37]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[38]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[39]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[3]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[40]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[41]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[42]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[43]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[44]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[45]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[46]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[47]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[48]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[49]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[4]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[50]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[51]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[52]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[53]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[54]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[55]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[56]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[57]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[58]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[59]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[5]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[60]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[61]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[62]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[63]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[64]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[65]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[66]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[67]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[68]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[69]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[6]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[70]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[71]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[72]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[73]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[74]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[75]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[76]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[77]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[78]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[79]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[7]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[80]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[81]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[82]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[83]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[84]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[85]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[86]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[87]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[88]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[89]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[8]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[90]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[91]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[92]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[93]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[94]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[95]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[96]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[97]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[98]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[99]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[9]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[0]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[10]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[11]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[12]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[13]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[14]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[15]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[16]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[17]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[18]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[19]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[1]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[20]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[21]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[22]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[23]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[24]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[25]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[26]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[27]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[28]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[29]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[2]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[30]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[31]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[3]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[4]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[5]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[6]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[7]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[8]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[9]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_cyc_o}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[0]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[10]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[11]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[12]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[13]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[14]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[15]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[16]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[17]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[18]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[19]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[1]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[20]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[21]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[22]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[23]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[24]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[25]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[26]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[27]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[28]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[29]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[2]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[30]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[31]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[3]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[4]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[5]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[6]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[7]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[8]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[9]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[0]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[1]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[2]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[3]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_stb_o}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_wb_iena}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_we_o}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {qspi_enabled}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {ser_tx}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_csb}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_enabled}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_sck}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_sdo}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_sdoenb}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[0]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[10]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[11]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[12]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[13]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[14]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[15]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[16]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[17]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[18]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[19]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[1]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[20]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[21]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[22]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[23]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[24]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[25]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[26]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[27]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[28]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[29]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[2]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[30]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[31]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[3]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[4]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[5]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[6]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[7]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[8]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[9]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {trap}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {uart_enabled}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq_ena[0]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq_ena[1]}]
set_output_delay 5.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq_ena[2]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {debug_mode}]
set_load -pin_load 0.0334 [get_ports {debug_oeb}]
set_load -pin_load 0.0334 [get_ports {debug_out}]
set_load -pin_load 0.0334 [get_ports {flash_clk}]
set_load -pin_load 0.0334 [get_ports {flash_csb}]
set_load -pin_load 0.0334 [get_ports {flash_io0_do}]
set_load -pin_load 0.0334 [get_ports {flash_io0_oeb}]
set_load -pin_load 0.0334 [get_ports {flash_io1_do}]
set_load -pin_load 0.0334 [get_ports {flash_io1_oeb}]
set_load -pin_load 0.0334 [get_ports {flash_io2_do}]
set_load -pin_load 0.0334 [get_ports {flash_io2_oeb}]
set_load -pin_load 0.0334 [get_ports {flash_io3_do}]
set_load -pin_load 0.0334 [get_ports {flash_io3_oeb}]
set_load -pin_load 0.0334 [get_ports {gpio_inenb_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_mode0_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_mode1_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_out_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_outenb_pad}]
set_load -pin_load 0.0334 [get_ports {hk_cyc_o}]
set_load -pin_load 0.0334 [get_ports {hk_stb_o}]
set_load -pin_load 0.0334 [get_ports {mprj_cyc_o}]
set_load -pin_load 0.0334 [get_ports {mprj_stb_o}]
set_load -pin_load 0.0334 [get_ports {mprj_wb_iena}]
set_load -pin_load 0.0334 [get_ports {mprj_we_o}]
set_load -pin_load 0.0334 [get_ports {qspi_enabled}]
set_load -pin_load 0.0334 [get_ports {ser_tx}]
set_load -pin_load 0.0334 [get_ports {spi_csb}]
set_load -pin_load 0.0334 [get_ports {spi_enabled}]
set_load -pin_load 0.0334 [get_ports {spi_sck}]
set_load -pin_load 0.0334 [get_ports {spi_sdo}]
set_load -pin_load 0.0334 [get_ports {spi_sdoenb}]
set_load -pin_load 0.0334 [get_ports {trap}]
set_load -pin_load 0.0334 [get_ports {uart_enabled}]
set_load -pin_load 0.0334 [get_ports {la_iena[127]}]
set_load -pin_load 0.0334 [get_ports {la_iena[126]}]
set_load -pin_load 0.0334 [get_ports {la_iena[125]}]
set_load -pin_load 0.0334 [get_ports {la_iena[124]}]
set_load -pin_load 0.0334 [get_ports {la_iena[123]}]
set_load -pin_load 0.0334 [get_ports {la_iena[122]}]
set_load -pin_load 0.0334 [get_ports {la_iena[121]}]
set_load -pin_load 0.0334 [get_ports {la_iena[120]}]
set_load -pin_load 0.0334 [get_ports {la_iena[119]}]
set_load -pin_load 0.0334 [get_ports {la_iena[118]}]
set_load -pin_load 0.0334 [get_ports {la_iena[117]}]
set_load -pin_load 0.0334 [get_ports {la_iena[116]}]
set_load -pin_load 0.0334 [get_ports {la_iena[115]}]
set_load -pin_load 0.0334 [get_ports {la_iena[114]}]
set_load -pin_load 0.0334 [get_ports {la_iena[113]}]
set_load -pin_load 0.0334 [get_ports {la_iena[112]}]
set_load -pin_load 0.0334 [get_ports {la_iena[111]}]
set_load -pin_load 0.0334 [get_ports {la_iena[110]}]
set_load -pin_load 0.0334 [get_ports {la_iena[109]}]
set_load -pin_load 0.0334 [get_ports {la_iena[108]}]
set_load -pin_load 0.0334 [get_ports {la_iena[107]}]
set_load -pin_load 0.0334 [get_ports {la_iena[106]}]
set_load -pin_load 0.0334 [get_ports {la_iena[105]}]
set_load -pin_load 0.0334 [get_ports {la_iena[104]}]
set_load -pin_load 0.0334 [get_ports {la_iena[103]}]
set_load -pin_load 0.0334 [get_ports {la_iena[102]}]
set_load -pin_load 0.0334 [get_ports {la_iena[101]}]
set_load -pin_load 0.0334 [get_ports {la_iena[100]}]
set_load -pin_load 0.0334 [get_ports {la_iena[99]}]
set_load -pin_load 0.0334 [get_ports {la_iena[98]}]
set_load -pin_load 0.0334 [get_ports {la_iena[97]}]
set_load -pin_load 0.0334 [get_ports {la_iena[96]}]
set_load -pin_load 0.0334 [get_ports {la_iena[95]}]
set_load -pin_load 0.0334 [get_ports {la_iena[94]}]
set_load -pin_load 0.0334 [get_ports {la_iena[93]}]
set_load -pin_load 0.0334 [get_ports {la_iena[92]}]
set_load -pin_load 0.0334 [get_ports {la_iena[91]}]
set_load -pin_load 0.0334 [get_ports {la_iena[90]}]
set_load -pin_load 0.0334 [get_ports {la_iena[89]}]
set_load -pin_load 0.0334 [get_ports {la_iena[88]}]
set_load -pin_load 0.0334 [get_ports {la_iena[87]}]
set_load -pin_load 0.0334 [get_ports {la_iena[86]}]
set_load -pin_load 0.0334 [get_ports {la_iena[85]}]
set_load -pin_load 0.0334 [get_ports {la_iena[84]}]
set_load -pin_load 0.0334 [get_ports {la_iena[83]}]
set_load -pin_load 0.0334 [get_ports {la_iena[82]}]
set_load -pin_load 0.0334 [get_ports {la_iena[81]}]
set_load -pin_load 0.0334 [get_ports {la_iena[80]}]
set_load -pin_load 0.0334 [get_ports {la_iena[79]}]
set_load -pin_load 0.0334 [get_ports {la_iena[78]}]
set_load -pin_load 0.0334 [get_ports {la_iena[77]}]
set_load -pin_load 0.0334 [get_ports {la_iena[76]}]
set_load -pin_load 0.0334 [get_ports {la_iena[75]}]
set_load -pin_load 0.0334 [get_ports {la_iena[74]}]
set_load -pin_load 0.0334 [get_ports {la_iena[73]}]
set_load -pin_load 0.0334 [get_ports {la_iena[72]}]
set_load -pin_load 0.0334 [get_ports {la_iena[71]}]
set_load -pin_load 0.0334 [get_ports {la_iena[70]}]
set_load -pin_load 0.0334 [get_ports {la_iena[69]}]
set_load -pin_load 0.0334 [get_ports {la_iena[68]}]
set_load -pin_load 0.0334 [get_ports {la_iena[67]}]
set_load -pin_load 0.0334 [get_ports {la_iena[66]}]
set_load -pin_load 0.0334 [get_ports {la_iena[65]}]
set_load -pin_load 0.0334 [get_ports {la_iena[64]}]
set_load -pin_load 0.0334 [get_ports {la_iena[63]}]
set_load -pin_load 0.0334 [get_ports {la_iena[62]}]
set_load -pin_load 0.0334 [get_ports {la_iena[61]}]
set_load -pin_load 0.0334 [get_ports {la_iena[60]}]
set_load -pin_load 0.0334 [get_ports {la_iena[59]}]
set_load -pin_load 0.0334 [get_ports {la_iena[58]}]
set_load -pin_load 0.0334 [get_ports {la_iena[57]}]
set_load -pin_load 0.0334 [get_ports {la_iena[56]}]
set_load -pin_load 0.0334 [get_ports {la_iena[55]}]
set_load -pin_load 0.0334 [get_ports {la_iena[54]}]
set_load -pin_load 0.0334 [get_ports {la_iena[53]}]
set_load -pin_load 0.0334 [get_ports {la_iena[52]}]
set_load -pin_load 0.0334 [get_ports {la_iena[51]}]
set_load -pin_load 0.0334 [get_ports {la_iena[50]}]
set_load -pin_load 0.0334 [get_ports {la_iena[49]}]
set_load -pin_load 0.0334 [get_ports {la_iena[48]}]
set_load -pin_load 0.0334 [get_ports {la_iena[47]}]
set_load -pin_load 0.0334 [get_ports {la_iena[46]}]
set_load -pin_load 0.0334 [get_ports {la_iena[45]}]
set_load -pin_load 0.0334 [get_ports {la_iena[44]}]
set_load -pin_load 0.0334 [get_ports {la_iena[43]}]
set_load -pin_load 0.0334 [get_ports {la_iena[42]}]
set_load -pin_load 0.0334 [get_ports {la_iena[41]}]
set_load -pin_load 0.0334 [get_ports {la_iena[40]}]
set_load -pin_load 0.0334 [get_ports {la_iena[39]}]
set_load -pin_load 0.0334 [get_ports {la_iena[38]}]
set_load -pin_load 0.0334 [get_ports {la_iena[37]}]
set_load -pin_load 0.0334 [get_ports {la_iena[36]}]
set_load -pin_load 0.0334 [get_ports {la_iena[35]}]
set_load -pin_load 0.0334 [get_ports {la_iena[34]}]
set_load -pin_load 0.0334 [get_ports {la_iena[33]}]
set_load -pin_load 0.0334 [get_ports {la_iena[32]}]
set_load -pin_load 0.0334 [get_ports {la_iena[31]}]
set_load -pin_load 0.0334 [get_ports {la_iena[30]}]
set_load -pin_load 0.0334 [get_ports {la_iena[29]}]
set_load -pin_load 0.0334 [get_ports {la_iena[28]}]
set_load -pin_load 0.0334 [get_ports {la_iena[27]}]
set_load -pin_load 0.0334 [get_ports {la_iena[26]}]
set_load -pin_load 0.0334 [get_ports {la_iena[25]}]
set_load -pin_load 0.0334 [get_ports {la_iena[24]}]
set_load -pin_load 0.0334 [get_ports {la_iena[23]}]
set_load -pin_load 0.0334 [get_ports {la_iena[22]}]
set_load -pin_load 0.0334 [get_ports {la_iena[21]}]
set_load -pin_load 0.0334 [get_ports {la_iena[20]}]
set_load -pin_load 0.0334 [get_ports {la_iena[19]}]
set_load -pin_load 0.0334 [get_ports {la_iena[18]}]
set_load -pin_load 0.0334 [get_ports {la_iena[17]}]
set_load -pin_load 0.0334 [get_ports {la_iena[16]}]
set_load -pin_load 0.0334 [get_ports {la_iena[15]}]
set_load -pin_load 0.0334 [get_ports {la_iena[14]}]
set_load -pin_load 0.0334 [get_ports {la_iena[13]}]
set_load -pin_load 0.0334 [get_ports {la_iena[12]}]
set_load -pin_load 0.0334 [get_ports {la_iena[11]}]
set_load -pin_load 0.0334 [get_ports {la_iena[10]}]
set_load -pin_load 0.0334 [get_ports {la_iena[9]}]
set_load -pin_load 0.0334 [get_ports {la_iena[8]}]
set_load -pin_load 0.0334 [get_ports {la_iena[7]}]
set_load -pin_load 0.0334 [get_ports {la_iena[6]}]
set_load -pin_load 0.0334 [get_ports {la_iena[5]}]
set_load -pin_load 0.0334 [get_ports {la_iena[4]}]
set_load -pin_load 0.0334 [get_ports {la_iena[3]}]
set_load -pin_load 0.0334 [get_ports {la_iena[2]}]
set_load -pin_load 0.0334 [get_ports {la_iena[1]}]
set_load -pin_load 0.0334 [get_ports {la_iena[0]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[127]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[126]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[125]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[124]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[123]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[122]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[121]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[120]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[119]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[118]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[117]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[116]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[115]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[114]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[113]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[112]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[111]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[110]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[109]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[108]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[107]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[106]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[105]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[104]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[103]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[102]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[101]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[100]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[99]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[98]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[97]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[96]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[95]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[94]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[93]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[92]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[91]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[90]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[89]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[88]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[87]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[86]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[85]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[84]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[83]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[82]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[81]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[80]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[79]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[78]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[77]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[76]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[75]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[74]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[73]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[72]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[71]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[70]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[69]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[68]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[67]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[66]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[65]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[64]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[63]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[62]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[61]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[60]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[59]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[58]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[57]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[56]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[55]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[54]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[53]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[52]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[51]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[50]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[49]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[48]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[47]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[46]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[45]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[44]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[43]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[42]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[41]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[40]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[39]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[38]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[37]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[36]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[35]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[34]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[33]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[32]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[31]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[30]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[29]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[28]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[27]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[26]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[25]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[24]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[23]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[22]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[21]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[20]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[19]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[18]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[17]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[16]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[15]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[14]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[13]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[12]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[11]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[10]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[9]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[8]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[7]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[6]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[5]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[4]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[3]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[2]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[1]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[0]}]
set_load -pin_load 0.0334 [get_ports {la_output[127]}]
set_load -pin_load 0.0334 [get_ports {la_output[126]}]
set_load -pin_load 0.0334 [get_ports {la_output[125]}]
set_load -pin_load 0.0334 [get_ports {la_output[124]}]
set_load -pin_load 0.0334 [get_ports {la_output[123]}]
set_load -pin_load 0.0334 [get_ports {la_output[122]}]
set_load -pin_load 0.0334 [get_ports {la_output[121]}]
set_load -pin_load 0.0334 [get_ports {la_output[120]}]
set_load -pin_load 0.0334 [get_ports {la_output[119]}]
set_load -pin_load 0.0334 [get_ports {la_output[118]}]
set_load -pin_load 0.0334 [get_ports {la_output[117]}]
set_load -pin_load 0.0334 [get_ports {la_output[116]}]
set_load -pin_load 0.0334 [get_ports {la_output[115]}]
set_load -pin_load 0.0334 [get_ports {la_output[114]}]
set_load -pin_load 0.0334 [get_ports {la_output[113]}]
set_load -pin_load 0.0334 [get_ports {la_output[112]}]
set_load -pin_load 0.0334 [get_ports {la_output[111]}]
set_load -pin_load 0.0334 [get_ports {la_output[110]}]
set_load -pin_load 0.0334 [get_ports {la_output[109]}]
set_load -pin_load 0.0334 [get_ports {la_output[108]}]
set_load -pin_load 0.0334 [get_ports {la_output[107]}]
set_load -pin_load 0.0334 [get_ports {la_output[106]}]
set_load -pin_load 0.0334 [get_ports {la_output[105]}]
set_load -pin_load 0.0334 [get_ports {la_output[104]}]
set_load -pin_load 0.0334 [get_ports {la_output[103]}]
set_load -pin_load 0.0334 [get_ports {la_output[102]}]
set_load -pin_load 0.0334 [get_ports {la_output[101]}]
set_load -pin_load 0.0334 [get_ports {la_output[100]}]
set_load -pin_load 0.0334 [get_ports {la_output[99]}]
set_load -pin_load 0.0334 [get_ports {la_output[98]}]
set_load -pin_load 0.0334 [get_ports {la_output[97]}]
set_load -pin_load 0.0334 [get_ports {la_output[96]}]
set_load -pin_load 0.0334 [get_ports {la_output[95]}]
set_load -pin_load 0.0334 [get_ports {la_output[94]}]
set_load -pin_load 0.0334 [get_ports {la_output[93]}]
set_load -pin_load 0.0334 [get_ports {la_output[92]}]
set_load -pin_load 0.0334 [get_ports {la_output[91]}]
set_load -pin_load 0.0334 [get_ports {la_output[90]}]
set_load -pin_load 0.0334 [get_ports {la_output[89]}]
set_load -pin_load 0.0334 [get_ports {la_output[88]}]
set_load -pin_load 0.0334 [get_ports {la_output[87]}]
set_load -pin_load 0.0334 [get_ports {la_output[86]}]
set_load -pin_load 0.0334 [get_ports {la_output[85]}]
set_load -pin_load 0.0334 [get_ports {la_output[84]}]
set_load -pin_load 0.0334 [get_ports {la_output[83]}]
set_load -pin_load 0.0334 [get_ports {la_output[82]}]
set_load -pin_load 0.0334 [get_ports {la_output[81]}]
set_load -pin_load 0.0334 [get_ports {la_output[80]}]
set_load -pin_load 0.0334 [get_ports {la_output[79]}]
set_load -pin_load 0.0334 [get_ports {la_output[78]}]
set_load -pin_load 0.0334 [get_ports {la_output[77]}]
set_load -pin_load 0.0334 [get_ports {la_output[76]}]
set_load -pin_load 0.0334 [get_ports {la_output[75]}]
set_load -pin_load 0.0334 [get_ports {la_output[74]}]
set_load -pin_load 0.0334 [get_ports {la_output[73]}]
set_load -pin_load 0.0334 [get_ports {la_output[72]}]
set_load -pin_load 0.0334 [get_ports {la_output[71]}]
set_load -pin_load 0.0334 [get_ports {la_output[70]}]
set_load -pin_load 0.0334 [get_ports {la_output[69]}]
set_load -pin_load 0.0334 [get_ports {la_output[68]}]
set_load -pin_load 0.0334 [get_ports {la_output[67]}]
set_load -pin_load 0.0334 [get_ports {la_output[66]}]
set_load -pin_load 0.0334 [get_ports {la_output[65]}]
set_load -pin_load 0.0334 [get_ports {la_output[64]}]
set_load -pin_load 0.0334 [get_ports {la_output[63]}]
set_load -pin_load 0.0334 [get_ports {la_output[62]}]
set_load -pin_load 0.0334 [get_ports {la_output[61]}]
set_load -pin_load 0.0334 [get_ports {la_output[60]}]
set_load -pin_load 0.0334 [get_ports {la_output[59]}]
set_load -pin_load 0.0334 [get_ports {la_output[58]}]
set_load -pin_load 0.0334 [get_ports {la_output[57]}]
set_load -pin_load 0.0334 [get_ports {la_output[56]}]
set_load -pin_load 0.0334 [get_ports {la_output[55]}]
set_load -pin_load 0.0334 [get_ports {la_output[54]}]
set_load -pin_load 0.0334 [get_ports {la_output[53]}]
set_load -pin_load 0.0334 [get_ports {la_output[52]}]
set_load -pin_load 0.0334 [get_ports {la_output[51]}]
set_load -pin_load 0.0334 [get_ports {la_output[50]}]
set_load -pin_load 0.0334 [get_ports {la_output[49]}]
set_load -pin_load 0.0334 [get_ports {la_output[48]}]
set_load -pin_load 0.0334 [get_ports {la_output[47]}]
set_load -pin_load 0.0334 [get_ports {la_output[46]}]
set_load -pin_load 0.0334 [get_ports {la_output[45]}]
set_load -pin_load 0.0334 [get_ports {la_output[44]}]
set_load -pin_load 0.0334 [get_ports {la_output[43]}]
set_load -pin_load 0.0334 [get_ports {la_output[42]}]
set_load -pin_load 0.0334 [get_ports {la_output[41]}]
set_load -pin_load 0.0334 [get_ports {la_output[40]}]
set_load -pin_load 0.0334 [get_ports {la_output[39]}]
set_load -pin_load 0.0334 [get_ports {la_output[38]}]
set_load -pin_load 0.0334 [get_ports {la_output[37]}]
set_load -pin_load 0.0334 [get_ports {la_output[36]}]
set_load -pin_load 0.0334 [get_ports {la_output[35]}]
set_load -pin_load 0.0334 [get_ports {la_output[34]}]
set_load -pin_load 0.0334 [get_ports {la_output[33]}]
set_load -pin_load 0.0334 [get_ports {la_output[32]}]
set_load -pin_load 0.0334 [get_ports {la_output[31]}]
set_load -pin_load 0.0334 [get_ports {la_output[30]}]
set_load -pin_load 0.0334 [get_ports {la_output[29]}]
set_load -pin_load 0.0334 [get_ports {la_output[28]}]
set_load -pin_load 0.0334 [get_ports {la_output[27]}]
set_load -pin_load 0.0334 [get_ports {la_output[26]}]
set_load -pin_load 0.0334 [get_ports {la_output[25]}]
set_load -pin_load 0.0334 [get_ports {la_output[24]}]
set_load -pin_load 0.0334 [get_ports {la_output[23]}]
set_load -pin_load 0.0334 [get_ports {la_output[22]}]
set_load -pin_load 0.0334 [get_ports {la_output[21]}]
set_load -pin_load 0.0334 [get_ports {la_output[20]}]
set_load -pin_load 0.0334 [get_ports {la_output[19]}]
set_load -pin_load 0.0334 [get_ports {la_output[18]}]
set_load -pin_load 0.0334 [get_ports {la_output[17]}]
set_load -pin_load 0.0334 [get_ports {la_output[16]}]
set_load -pin_load 0.0334 [get_ports {la_output[15]}]
set_load -pin_load 0.0334 [get_ports {la_output[14]}]
set_load -pin_load 0.0334 [get_ports {la_output[13]}]
set_load -pin_load 0.0334 [get_ports {la_output[12]}]
set_load -pin_load 0.0334 [get_ports {la_output[11]}]
set_load -pin_load 0.0334 [get_ports {la_output[10]}]
set_load -pin_load 0.0334 [get_ports {la_output[9]}]
set_load -pin_load 0.0334 [get_ports {la_output[8]}]
set_load -pin_load 0.0334 [get_ports {la_output[7]}]
set_load -pin_load 0.0334 [get_ports {la_output[6]}]
set_load -pin_load 0.0334 [get_ports {la_output[5]}]
set_load -pin_load 0.0334 [get_ports {la_output[4]}]
set_load -pin_load 0.0334 [get_ports {la_output[3]}]
set_load -pin_load 0.0334 [get_ports {la_output[2]}]
set_load -pin_load 0.0334 [get_ports {la_output[1]}]
set_load -pin_load 0.0334 [get_ports {la_output[0]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[31]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[30]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[29]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[28]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[27]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[26]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[25]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[24]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[23]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[22]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[21]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[20]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[19]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[18]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[17]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[16]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[15]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[14]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[13]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[12]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[11]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[10]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[9]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[8]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[7]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[6]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[5]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[4]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[3]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[2]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[1]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[0]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[31]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[30]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[29]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[28]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[27]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[26]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[25]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[24]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[23]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[22]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[21]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[20]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[19]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[18]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[17]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[16]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[15]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[14]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[13]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[12]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[11]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[10]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[9]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[8]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[7]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[6]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[5]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[4]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[3]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[2]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[1]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[0]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[3]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[2]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[1]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[0]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[31]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[30]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[29]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[28]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[27]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[26]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[25]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[24]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[23]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[22]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[21]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[20]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[19]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[18]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[17]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[16]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[15]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[14]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[13]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[12]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[11]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[10]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[9]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[8]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[7]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[6]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[5]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[4]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[3]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[2]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[1]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[0]}]
set_load -pin_load 0.0334 [get_ports {user_irq_ena[2]}]
set_load -pin_load 0.0334 [get_ports {user_irq_ena[1]}]
set_load -pin_load 0.0334 [get_ports {user_irq_ena[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {core_clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {core_rstn}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {debug_in}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io0_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io1_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io2_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io3_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {gpio_in_pad}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_ack_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_ack_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ser_rx}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {spi_sdi}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {sram_ro_clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {sram_ro_csb}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {irq[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {irq[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {irq[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {irq[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {irq[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {irq[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {sram_ro_addr[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {sram_ro_addr[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {sram_ro_addr[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {sram_ro_addr[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {sram_ro_addr[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {sram_ro_addr[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {sram_ro_addr[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {sram_ro_addr[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 6.0000 [current_design]
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.

======================= Fastest Corner ===================================

No paths found.
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.

======================= Fastest Corner ===================================

No paths found.
max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================

======================= Slowest Corner ===================================

Startpoint: core_clk (clock source 'core_clk')
Endpoint: DFFRAM_0/CLK (internal pin)
Path Group: (none)
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.79    0.67   13.17 v core_clk (in)
     2    0.19                           core_clk (net)
                  0.86    0.00   13.17 v DFFRAM_0/CLK (DFFRAM)
                                 13.17   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



======================= Typical Corner ===================================

Startpoint: core_clk (clock source 'core_clk')
Endpoint: DFFRAM_0/CLK (internal pin)
Path Group: (none)
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.40    0.39   12.89 v core_clk (in)
     2    0.19                           core_clk (net)
                  0.52    0.00   12.89 v DFFRAM_0/CLK (DFFRAM)
                                 12.89   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



======================= Fastest Corner ===================================

Startpoint: core_clk (clock source 'core_clk')
Endpoint: DFFRAM_0/CLK (internal pin)
Path Group: (none)
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.30   12.80 v core_clk (in)
     2    0.19                           core_clk (net)
                  0.42    0.00   12.80 v DFFRAM_0/CLK (DFFRAM)
                                 12.80   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



===========================================================================
report_checks --slack_max -0.01
============================================================================

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.

======================= Fastest Corner ===================================

No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

======================= Slowest Corner ===================================


======================= Typical Corner ===================================


======================= Fastest Corner ===================================


===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack INF

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack INF
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================

======================== Slowest Corner ==================================

Clock core_clk
No launch/capture paths found.


======================= Typical Corner ===================================

Clock core_clk
No launch/capture paths found.


======================= Fastest Corner ===================================

Clock core_clk
No launch/capture paths found.

clock_skew_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 1887000 u^2 93% utilization.
area_report_end
