$date
	Mon Dec  5 20:29:24 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module main $end
$var wire 1 ! clk $end
$var wire 1 " d_global_predictor $end
$var wire 1 # d_halt $end
$var wire 16 $ d_ii [15:0] $end
$var wire 1 % d_is_jump $end
$var wire 1 & d_is_mem $end
$var wire 1 ' d_is_st $end
$var wire 1 ( d_is_x_jmp $end
$var wire 16 ) d_jjj [15:0] $end
$var wire 1 * d_mem_stall $end
$var wire 4 + d_ra [3:0] $end
$var wire 4 , d_rb [3:0] $end
$var wire 4 - d_rt [3:0] $end
$var wire 16 . d_s [15:0] $end
$var wire 1 / d_stall $end
$var wire 1 0 d_uses_ra $end
$var wire 1 1 d_uses_rb $end
$var wire 1 2 d_uses_rt $end
$var wire 1 3 d_v $end
$var wire 1 4 d_valid_inst $end
$var wire 1 5 f_stall $end
$var wire 1 6 f_v $end
$var wire 1 7 f_valid_inst $end
$var wire 16 8 inst [15:0] $end
$var wire 16 9 l0_ii [15:0] $end
$var wire 1 : l0_is_st $end
$var wire 16 ; l0_s [15:0] $end
$var wire 1 < l0_v $end
$var wire 1 = l0_valid_inst $end
$var wire 16 > l1_ii [15:0] $end
$var wire 1 ? l1_is_st $end
$var wire 16 @ l1_s [15:0] $end
$var wire 1 A l1_v $end
$var wire 1 B l1_valid_inst $end
$var wire 16 C memData [15:0] $end
$var wire 16 D memIn [15:0] $end
$var wire 1 E pc_mem_stall $end
$var wire 16 F r0_ii [15:0] $end
$var wire 1 G r0_is_st $end
$var wire 4 H r0_ra [3:0] $end
$var wire 4 I r0_rb [3:0] $end
$var wire 4 J r0_rt [3:0] $end
$var wire 16 K r0_s [15:0] $end
$var wire 1 L r0_v $end
$var wire 1 M r0_valid_inst $end
$var wire 16 N r1_ii [15:0] $end
$var wire 1 O r1_is_st $end
$var wire 4 P r1_ra [3:0] $end
$var wire 4 Q r1_rb [3:0] $end
$var wire 4 R r1_rt [3:0] $end
$var wire 16 S r1_s [15:0] $end
$var wire 1 T r1_v $end
$var wire 1 U r1_valid_inst $end
$var wire 1 V reg_stall $end
$var wire 1 W ren $end
$var wire 16 X va [15:0] $end
$var wire 16 Y vb [15:0] $end
$var wire 4 Z w_ra [3:0] $end
$var wire 4 [ w_rb [3:0] $end
$var wire 16 \ w_res [15:0] $end
$var wire 4 ] w_rt [3:0] $end
$var wire 1 ^ w_uses_ra $end
$var wire 1 _ w_uses_rb $end
$var wire 1 ` w_uses_rt $end
$var wire 1 a w_v $end
$var wire 1 b w_valid_inst $end
$var wire 1 c wen $end
$var wire 16 d x_d [15:0] $end
$var wire 1 e x_global_predictor $end
$var wire 16 f x_ii [15:0] $end
$var wire 1 g x_is_add $end
$var wire 1 h x_is_jump $end
$var wire 1 i x_is_mem $end
$var wire 1 j x_is_st $end
$var wire 1 k x_jmp_v $end
$var wire 1 l x_mem_stall $end
$var wire 4 m x_ra [3:0] $end
$var wire 4 n x_rb [3:0] $end
$var wire 16 o x_s [15:0] $end
$var wire 1 p x_v $end
$var wire 1 q x_valid_inst $end
$var reg 16 r busy [15:0] $end
$var reg 16 s correct_pc [15:0] $end
$var reg 16 t cycle [15:0] $end
$var reg 16 u d_inst [15:0] $end
$var reg 16 v d_pc [15:0] $end
$var reg 16 w f_inst [15:0] $end
$var reg 16 x f_pc [15:0] $end
$var reg 8 y history [7:0] $end
$var reg 8 z jmp_pattern [7:0] $end
$var reg 2 { jmp_stall_ctr [1:0] $end
$var reg 1 | l0_halt $end
$var reg 16 } l0_inst [15:0] $end
$var reg 16 ~ l0_pc [15:0] $end
$var reg 16 !" l0_res [15:0] $end
$var reg 1 "" l0_stall $end
$var reg 1 #" l1_halt $end
$var reg 16 $" l1_inst [15:0] $end
$var reg 16 %" l1_pc [15:0] $end
$var reg 16 &" l1_res [15:0] $end
$var reg 1 '" l1_stall $end
$var reg 32 (" last_was_cont [31:0] $end
$var reg 32 )" last_was_jump [31:0] $end
$var reg 16 *" pc [15:0] $end
$var reg 16 +" pc_no_jump [15:0] $end
$var reg 32 ," predictor_right [31:0] $end
$var reg 32 -" predictor_v [31:0] $end
$var reg 32 ." predictor_wrong [31:0] $end
$var reg 1 /" r0_halt $end
$var reg 16 0" r0_inst [15:0] $end
$var reg 16 1" r0_pc [15:0] $end
$var reg 1 2" r0_stall $end
$var reg 1 3" r1_halt $end
$var reg 16 4" r1_inst [15:0] $end
$var reg 16 5" r1_pc [15:0] $end
$var reg 1 6" r1_stall $end
$var reg 3 7" stall_ctr [2:0] $end
$var reg 1 8" w_halt $end
$var reg 16 9" w_inst [15:0] $end
$var reg 16 :" w_pc [15:0] $end
$var reg 1 ;" w_stall $end
$var reg 1 <" x_halt $end
$var reg 16 =" x_inst [15:0] $end
$var reg 16 >" x_pc [15:0] $end
$var reg 16 ?" x_res [15:0] $end
$var reg 1 @" x_stall $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0@"
bx ?"
bx >"
b1111111111111111 ="
0<"
0;"
bx :"
b1111111111111111 9"
08"
b0 7"
06"
bx 5"
b1111111111111111 4"
03"
02"
bx 1"
b1111111111111111 0"
0/"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
0'"
bx &"
bx %"
b1111111111111111 $"
0#"
0""
bx !"
bx ~
b1111111111111111 }
0|
b0 {
b0 z
b0 y
b0 x
b1111111111111111 w
bx v
b1111111111111111 u
b0 t
b1111111111111111 s
b0 r
0q
0p
b11111111 o
b1111 n
b1111 m
0l
0k
0j
0i
0h
0g
b11111111 f
xe
b1111 d
0c
0b
0a
0`
0_
0^
b1111 ]
bx \
b1111 [
b1111 Z
bx Y
bx X
0W
0V
0U
0T
b11111111 S
b1111 R
b1111 Q
b1111 P
0O
b11111111 N
0M
0L
b11111111 K
b1111 J
b1111 I
b1111 H
0G
b11111111 F
0E
bx D
bx C
0B
0A
b11111111 @
0?
b11111111 >
0=
0<
b11111111 ;
0:
b11111111 9
bx 8
07
06
05
04
03
02
01
00
0/
b11111111 .
b1111 -
b1111 ,
b1111 +
0*
b111111111111 )
0(
0'
0&
0%
b11111111 $
0#
x"
1!
$end
#500
0!
#1000
x7
b1 t
bx w
b1 *"
1!
#1500
0!
#2000
b10 t
b10 *"
b101010100000 8
1!
#2500
0!
#3000
16
17
b111000011111111 8
b11 t
b101010100000 w
b11 *"
1!
#3500
0!
#4000
12
13
14
b1010 +
b1010 ,
b0 -
b101010100000 )
b10101010 $
b10100000 .
b100 t
b0 v
0"
b101010100000 u
b1 x
b111000011111111 w
b100 *"
b100111111110001 8
1!
#4500
0!
#5000
06
03
15
1/
1V
02
1L
10
1M
b1010 H
b1010 I
b0 J
b0 R
b10101010 F
b10100000 K
1'
b0 +
b1111 ,
b1111 -
b11111111 )
b1111 $
b11111111 .
b11000000000000 8
b101 t
b1 r
b101010100000 0"
b0 1"
b1 v
b111000011111111 u
b10 x
b100111111110001 w
b101 *"
1!
#5500
0!
#6000
1T
0L
1U
b1010 P
b1010 Q
b10101010 N
b10100000 S
0M
b1111 H
b1111 I
b1111 J
b1111 R
b11111111 F
b11111111 K
07
b110 t
b101010100000 4"
b0 5"
b1111111111111111 0"
b10 s
b1111111111111111 w
b101 7"
12"
b110 *"
bx 8
1!
#6500
0!
#7000
1p
0T
1q
b1010 m
b1010 n
b10101010 f
b10100000 o
b0 d
0U
b1111 P
b1111 Q
b11111111 N
b11111111 S
b111 t
b101010100000 ="
b0 >"
0e
b1111111111111111 4"
b100 7"
16"
b111 *"
1!
#7500
0!
#8000
1<
0p
1=
b10101010 9
b10100000 ;
0q
b1111 m
b1111 n
b11111111 f
b11111111 o
b1111 d
b1000 t
b10101010 ?"
b10101010 D
b101010100000 }
b0 ~
b1111111111111111 ="
b11 7"
1@"
b10 *"
1!
#8500
0!
#9000
1A
1B
b10101010 >
b10100000 @
0=
b11111111 9
b11111111 ;
x7
0<
b1001 t
b10101010 !"
b101010100000 $"
b0 %"
b1111111111111111 }
b0 x
bx w
b10 7"
1""
b11 *"
1!
#9500
0!
#10000
1c
1`
b10101010 \
1a
1b
b1010 Z
b1010 [
b0 ]
0B
b11111111 >
b11111111 @
0A
b1010 t
b10101010 &"
b101010100000 9"
b0 :"
b1111111111111111 $"
b1 x
b1 7"
1'"
b100 *"
b100111111110001 8
1!
#10500
0!
#11000
16
13
05
0/
0`
0V
bx \
0c
0b
b1111 Z
b1111 [
b1111 ]
17
0a
b11000000000000 8
b1011 t
b0 r
b1111111111111111 9"
b10 x
b100111111110001 w
b0 7"
1;"
b101 *"
1!
#11500
0!
#12000
12
1L
1W
00
1M
1G
b0 H
b1111 F
1&
0'
b1111 +
b1 -
b111111110001 )
b11111111 $
b11110001 .
b1100 t
b1 r
b111000011111111 0"
b1 1"
b10 v
b100111111110001 u
b11 x
b11000000000000 w
02"
b110 *"
bx 8
1!
#12500
0!
#13000
13
05
0/
02
x6
1T
0V
0W
1U
1O
b0 P
b1111 N
0G
b1111 H
b1 J
b1 R
b11111111 F
b11110001 K
0&
1#
b0 +
b0 ,
b0 -
b0 )
b0 $
b0 .
x7
b1101 t
b111000011111111 4"
b1 5"
b11 r
b100111111110001 0"
b10 1"
b11 v
b11000000000000 u
b100 x
bx w
06"
b111 *"
1!
#13500
0!
#14000
1p
1q
1j
b0 m
b1111 f
0O
b1111 P
b11111111 N
b11110001 S
b0 H
b0 I
b0 J
b0 R
b0 F
b0 K
b1110 t
b111000011111111 ="
b1 >"
b100111111110001 4"
b10 5"
b11000000000000 0"
b11 1"
b101 x
1/"
0@"
b1000 *"
b10101010 X
1!
#14500
0!
#15000
1<
1i
1=
b1111 9
0j
b1111 m
b11111111 f
b11110001 o
b1 d
b0 P
b0 Q
b0 N
b0 S
b1111 t
b111000011111111 }
b1 ~
b100111111110001 ="
b10 >"
b11000000000000 4"
b11 5"
b110 x
13"
0""
b1001 *"
1!
#15500
0!
#16000
1A
0i
1B
b1111 >
b11111111 9
b11110001 ;
b0 m
b0 n
b0 f
b0 o
b0 d
b10000 t
b111000011111111 $"
b1 %"
b11111111 ?"
b11111111 D
b100111111110001 }
b10 ~
b11000000000000 ="
b11 >"
b111 x
1<"
0'"
b1010 *"
1!
#16500
0!
#17000
1a
1^
1b
b0 Z
b11111111 >
b11110001 @
b0 9
b0 ;
b10001 t
b111000011111111 9"
b1 :"
b11111111 !"
b100111111110001 $"
b10 %"
b0 ?"
b0 D
b11000000000000 }
b11 ~
b1000 x
1|
0;"
b1011 *"
1!
#17500
0!
#18000
1`
1c
0^
b1111 Z
b1 ]
b0 >
b0 @
b10101010 \
b10010 t
b10 r
b11111111 &"
b100111111110001 9"
b10 :"
b0 !"
b11000000000000 $"
b11 %"
b1001 x
1#"
b1100 *"
b10101010 C
1!
#18500
0!
#19000
0`
0c
b101010100000 \
b0 Z
b0 [
b0 ]
b101010100000 C
b10011 t
b0 r
b0 &"
b11000000000000 9"
b11 :"
b1010 x
18"
b1101 *"
1!
#19500
0!
#20000
b1011 x
b1110 *"
1!
