module multi_seq_det_tb(

    );
  reg clk,reset;
  wire det,w ; 
 
    
  mult_seq_det dut2(.clk(clk),.reset(reset),.in(),.out(det));
    
   
    
    initial begin 
    clk=0; reset=1;
    #10 reset=0;
    
    
    
    end
    always #5 clk=~clk;
endmodule
