{"Source Block": ["hdl/library/axi_dmac/axi_register_slice.v@62:72@HdlIdDef", " (2) BACKWARD_REGISTERED insters a FF before s_axi_ready\n*/\n\nwire [DATA_WIDTH-1:0] bwd_data_s;\nwire bwd_valid_s;\nwire bwd_ready_s;\nwire [DATA_WIDTH-1:0] fwd_data_s;\nwire fwd_valid_s;\nwire fwd_ready_s;\n\ngenerate if (FORWARD_REGISTERED == 1) begin\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_register_slice.v@61:71", " (1) FORWARD_REGISTERED inserts a set of FF before m_axi_data and m_axi_valid\n (2) BACKWARD_REGISTERED insters a FF before s_axi_ready\n*/\n\nwire [DATA_WIDTH-1:0] bwd_data_s;\nwire bwd_valid_s;\nwire bwd_ready_s;\nwire [DATA_WIDTH-1:0] fwd_data_s;\nwire fwd_valid_s;\nwire fwd_ready_s;\n\n"], ["hdl/library/axi_dmac/axi_register_slice.v@64:74", "\nwire [DATA_WIDTH-1:0] bwd_data_s;\nwire bwd_valid_s;\nwire bwd_ready_s;\nwire [DATA_WIDTH-1:0] fwd_data_s;\nwire fwd_valid_s;\nwire fwd_ready_s;\n\ngenerate if (FORWARD_REGISTERED == 1) begin\n\nreg fwd_valid = 1'b0;\n"], ["hdl/library/axi_dmac/axi_register_slice.v@63:73", "*/\n\nwire [DATA_WIDTH-1:0] bwd_data_s;\nwire bwd_valid_s;\nwire bwd_ready_s;\nwire [DATA_WIDTH-1:0] fwd_data_s;\nwire fwd_valid_s;\nwire fwd_ready_s;\n\ngenerate if (FORWARD_REGISTERED == 1) begin\n\n"], ["hdl/library/axi_dmac/axi_register_slice.v@60:70", "\n (1) FORWARD_REGISTERED inserts a set of FF before m_axi_data and m_axi_valid\n (2) BACKWARD_REGISTERED insters a FF before s_axi_ready\n*/\n\nwire [DATA_WIDTH-1:0] bwd_data_s;\nwire bwd_valid_s;\nwire bwd_ready_s;\nwire [DATA_WIDTH-1:0] fwd_data_s;\nwire fwd_valid_s;\nwire fwd_ready_s;\n"], ["hdl/library/axi_dmac/axi_register_slice.v@65:75", "wire [DATA_WIDTH-1:0] bwd_data_s;\nwire bwd_valid_s;\nwire bwd_ready_s;\nwire [DATA_WIDTH-1:0] fwd_data_s;\nwire fwd_valid_s;\nwire fwd_ready_s;\n\ngenerate if (FORWARD_REGISTERED == 1) begin\n\nreg fwd_valid = 1'b0;\nreg [DATA_WIDTH-1:0] fwd_data = 'h00;\n"]], "Diff Content": {"Delete": [[67, "wire bwd_ready_s;\n"]], "Add": []}}