verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/shifter_13.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/pipeline_20.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/comparator_12.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/boolean_11.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/adder_10.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/seven_seg_8.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/edge_detector_16.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/decoder_9.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/counter_7.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/button_conditioner_14.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/alu_3.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/register_4.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/fail_case_6.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/autotest_5.v"
verilog work "C:/Users/好好学习/Desktop/16 bit alu/work/planAhead/16 bit alu/16 bit alu.srcs/sources_1/imports/verilog/mojo_top_0.v"
