<stg><name>extendedKalmanFilter_Pipeline_VITIS_LOOP_140_25_VITIS_LOOP_141_26</name>


<trans_list>

<trans id="238" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %mux_case_3257467_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_3257467_reload

]]></Node>
<StgValue><ssdm name="mux_case_3257467_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %mux_case_2255464_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_2255464_reload

]]></Node>
<StgValue><ssdm name="mux_case_2255464_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %mux_case_1253461_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_1253461_reload

]]></Node>
<StgValue><ssdm name="mux_case_1253461_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %mux_case_0251458_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_0251458_reload

]]></Node>
<StgValue><ssdm name="mux_case_0251458_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %mux_case_3249455_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_3249455_reload

]]></Node>
<StgValue><ssdm name="mux_case_3249455_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %mux_case_2247452_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_2247452_reload

]]></Node>
<StgValue><ssdm name="mux_case_2247452_reload_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %mux_case_1245449_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_1245449_reload

]]></Node>
<StgValue><ssdm name="mux_case_1245449_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %mux_case_0243446_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_0243446_reload

]]></Node>
<StgValue><ssdm name="mux_case_0243446_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i5 0, i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:12 %store_ln140 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:13 %store_ln141 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %VITIS_LOOP_143_27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_143_27:0 %indvar_flatten_load = load i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_143_27:1 %icmp_ln140 = icmp_eq  i5 %indvar_flatten_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_143_27:2 %add_ln140_1 = add i5 %indvar_flatten_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln140_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_143_27:3 %br_ln140 = br i1 %icmp_ln140, void %for.inc364, void %for.inc390.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc364:0 %j_load = load i3 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc364:1 %i_load = load i3 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc364:2 %add_ln140 = add i3 %i_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc364:5 %icmp_ln141 = icmp_eq  i3 %j_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc364:6 %select_ln140 = select i1 %icmp_ln141, i3 0, i3 %j_load

]]></Node>
<StgValue><ssdm name="select_ln140"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc364:7 %select_ln140_1 = select i1 %icmp_ln141, i3 %add_ln140, i3 %i_load

]]></Node>
<StgValue><ssdm name="select_ln140_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="3">
<![CDATA[
for.inc364:8 %trunc_ln142 = trunc i3 %select_ln140_1

]]></Node>
<StgValue><ssdm name="trunc_ln142"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="3">
<![CDATA[
for.inc364:15 %trunc_ln141 = trunc i3 %select_ln140

]]></Node>
<StgValue><ssdm name="trunc_ln141"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="2" op_8_bw="64" op_9_bw="64" op_10_bw="2">
<![CDATA[
for.inc364:16 %tmp_19 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4f64.f64.i2, i2 0, i64 %mux_case_0243446_reload_read, i2 1, i64 %mux_case_1245449_reload_read, i2 2, i64 %mux_case_2247452_reload_read, i2 3, i64 %mux_case_3249455_reload_read, i64 <undef>, i2 %trunc_ln142

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="2" op_8_bw="64" op_9_bw="64" op_10_bw="2">
<![CDATA[
for.inc364:17 %tmp_20 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4f64.f64.i2, i2 0, i64 1, i2 1, i64 0, i2 2, i64 0, i2 3, i64 0, i64 <undef>, i2 %trunc_ln141

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc364:25 %add_ln141 = add i3 %select_ln140, i3 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc364:26 %store_ln140 = store i5 %add_ln140_1, i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc364:27 %store_ln140 = store i3 %select_ln140_1, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="78" st_id="2" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc364:28 %store_ln141 = store i3 %add_ln141, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="80" st_id="3" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="81" st_id="4" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="82" st_id="5" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="83" st_id="6" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="84" st_id="7" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="85" st_id="8" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="86" st_id="9" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="87" st_id="10" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="88" st_id="11" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="89" st_id="12" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="90" st_id="13" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc364:9 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln142, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="3">
<![CDATA[
for.inc364:10 %zext_ln142 = zext i3 %select_ln140

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc364:11 %add_ln142 = add i4 %tmp_s, i4 %zext_ln142

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="2" op_8_bw="64" op_9_bw="64" op_10_bw="2">
<![CDATA[
for.inc364:20 %tmp_21 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4f64.f64.i2, i2 0, i64 %mux_case_0251458_reload_read, i2 1, i64 %mux_case_1253461_reload_read, i2 2, i64 %mux_case_2255464_reload_read, i2 3, i64 %mux_case_3257467_reload_read, i64 <undef>, i2 %trunc_ln142

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="2" op_8_bw="64" op_9_bw="64" op_10_bw="2">
<![CDATA[
for.inc364:21 %tmp_22 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4f64.f64.i2, i2 0, i64 0, i2 1, i64 1, i2 2, i64 0, i2 3, i64 0, i64 <undef>, i2 %trunc_ln141

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="97" st_id="15" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="99" st_id="16" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:18 %mul5 = dmul i64 %tmp_19, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="101" st_id="17" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:19 %add7 = dadd i64 %mul5, i64 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="103" st_id="18" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:19 %add7 = dadd i64 %mul5, i64 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="105" st_id="19" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:19 %add7 = dadd i64 %mul5, i64 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="106" st_id="19" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="107" st_id="20" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:19 %add7 = dadd i64 %mul5, i64 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="108" st_id="20" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="109" st_id="21" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:19 %add7 = dadd i64 %mul5, i64 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="110" st_id="21" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="111" st_id="22" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:19 %add7 = dadd i64 %mul5, i64 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="112" st_id="22" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="113" st_id="23" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:19 %add7 = dadd i64 %mul5, i64 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="114" st_id="23" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="115" st_id="24" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:19 %add7 = dadd i64 %mul5, i64 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="116" st_id="24" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="117" st_id="25" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:19 %add7 = dadd i64 %mul5, i64 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="118" st_id="25" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="119" st_id="26" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:19 %add7 = dadd i64 %mul5, i64 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="120" st_id="26" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="121" st_id="27" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:19 %add7 = dadd i64 %mul5, i64 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="122" st_id="27" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="123" st_id="28" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:19 %add7 = dadd i64 %mul5, i64 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="124" st_id="28" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="125" st_id="29" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:19 %add7 = dadd i64 %mul5, i64 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="126" st_id="29" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:22 %mul352_1 = dmul i64 %tmp_21, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul352_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="127" st_id="30" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:23 %add357_1 = dadd i64 %add7, i64 %mul352_1

]]></Node>
<StgValue><ssdm name="add357_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="128" st_id="31" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:23 %add357_1 = dadd i64 %add7, i64 %mul352_1

]]></Node>
<StgValue><ssdm name="add357_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="129" st_id="32" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:23 %add357_1 = dadd i64 %add7, i64 %mul352_1

]]></Node>
<StgValue><ssdm name="add357_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="130" st_id="33" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:23 %add357_1 = dadd i64 %add7, i64 %mul352_1

]]></Node>
<StgValue><ssdm name="add357_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="131" st_id="34" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:23 %add357_1 = dadd i64 %add7, i64 %mul352_1

]]></Node>
<StgValue><ssdm name="add357_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="132" st_id="35" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:23 %add357_1 = dadd i64 %add7, i64 %mul352_1

]]></Node>
<StgValue><ssdm name="add357_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="133" st_id="36" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:23 %add357_1 = dadd i64 %add7, i64 %mul352_1

]]></Node>
<StgValue><ssdm name="add357_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="134" st_id="37" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:23 %add357_1 = dadd i64 %add7, i64 %mul352_1

]]></Node>
<StgValue><ssdm name="add357_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="135" st_id="38" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:23 %add357_1 = dadd i64 %add7, i64 %mul352_1

]]></Node>
<StgValue><ssdm name="add357_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="136" st_id="39" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:23 %add357_1 = dadd i64 %add7, i64 %mul352_1

]]></Node>
<StgValue><ssdm name="add357_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="137" st_id="40" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:23 %add357_1 = dadd i64 %add7, i64 %mul352_1

]]></Node>
<StgValue><ssdm name="add357_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="138" st_id="41" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:23 %add357_1 = dadd i64 %add7, i64 %mul352_1

]]></Node>
<StgValue><ssdm name="add357_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="139" st_id="42" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc364:23 %add357_1 = dadd i64 %add7, i64 %mul352_1

]]></Node>
<StgValue><ssdm name="add357_1"/></StgValue>
</operation>

<operation id="147" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
for.inc390.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="140" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc364:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_140_25_VITIS_LOOP_141_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="141" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc364:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="142" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="4">
<![CDATA[
for.inc364:12 %zext_ln142_1 = zext i4 %add_ln142

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="143" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc364:13 %temp2_addr = getelementptr i64 %temp2, i64 0, i64 %zext_ln142_1

]]></Node>
<StgValue><ssdm name="temp2_addr"/></StgValue>
</operation>

<operation id="144" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc364:14 %specpipeline_ln141 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln141"/></StgValue>
</operation>

<operation id="145" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc364:24 %store_ln144 = store i64 %add357_1, i4 %temp2_addr

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="146" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.inc364:29 %br_ln141 = br void %VITIS_LOOP_143_27

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
