Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  2 17:38:22 2023
| Host         : VM7699-verilog-labs running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             112 |           32 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              55 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | timer/micro_second_clock/E[0]               | control/SR[0]                |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | control/FSM_onehot_current_state[4]_i_1_n_0 | sw_IBUF[7]                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | timer/micro_second_clock/value_reg[2]_0[0]  | control/SR[0]                |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                             |                              |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | flow/led                                    | sw_IBUF[7]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | in/E[0]                                     | sw_IBUF[7]                   |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | edge_capture/E[0]                           | sw_IBUF[7]                   |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | timer/micro_second_clock/carry_in[0]_1      | control/SR[0]                |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG |                                             | sw_IBUF[7]                   |                9 |             22 |         2.44 |
|  clk_IBUF_BUFG |                                             | flow/count_1hz[0]_i_1_n_0    |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG |                                             | segment/count[0]_i_1_n_0     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                             | timer/counter_1ms[0]_i_1_n_0 |                8 |             32 |         4.00 |
+----------------+---------------------------------------------+------------------------------+------------------+----------------+--------------+


