$date
	Tue Apr 23 20:25:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! condition_met $end
$var reg 1 " clk $end
$var reg 1 # input_sequence $end
$var reg 1 $ reset $end
$scope module dfa $end
$var wire 1 " clk $end
$var wire 1 # input_sequence $end
$var wire 1 $ reset $end
$var wire 1 ! condition_met $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var reg 3 ( next_state [2:0] $end
$var reg 3 ) state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 '
b10 &
b1 %
$end
#0
$dumpvars
b1 )
b10 (
1$
0#
0"
0!
$end
#10
1"
#20
b10 )
0"
0$
#30
1"
#40
0"
#50
1"
#60
0"
#70
1"
#80
b100 (
0"
1#
#90
1"
#100
1!
b100 )
b10 (
0"
0#
#110
1"
#120
0!
b10 )
b100 (
0"
1#
#130
1"
#140
b1 (
1!
b100 )
0"
#150
1"
#160
0!
b1 )
b10 (
0"
0#
#170
1"
#180
b10 )
0"
#190
1"
#200
b100 (
0"
1#
#210
1"
#220
b1 (
1!
b100 )
0"
#230
1"
#240
0!
b1 )
0"
#250
1"
#260
0"
#270
1"
#280
0"
#290
1"
#300
0"
#310
1"
#320
0"
#330
1"
#340
0"
#350
1"
#360
0"
#370
1"
#380
0"
#390
1"
#400
0"
#410
1"
#420
0"
#430
1"
#440
0"
#450
1"
#460
0"
#470
1"
#480
0"
#490
1"
#500
0"
#510
1"
#520
0"
#530
1"
#540
0"
#550
1"
#560
0"
#570
1"
#580
0"
#590
1"
#600
0"
#610
1"
#620
0"
#630
1"
#640
0"
#650
1"
#660
0"
#670
1"
#680
0"
#690
1"
#700
0"
#710
1"
#720
0"
#730
1"
#740
0"
#750
1"
#760
0"
#770
1"
#780
0"
#790
1"
#800
0"
#810
1"
#820
0"
#830
1"
#840
0"
