                                                                                                                                       DATASHEET
ISL36411                                                                                                                                                          FN6965
Quad Lane Extender                                                                                                                                               Rev 2.00
                                                                                                                                                             Jun 21, 2016
The ISL36411 is a quad receive-side equalizer with extended
functionality for advanced protocols operating with line rates
                                                                                             Features
up to 11.1Gbps. It integrates a driver/limiting amplifier with a                             ‚Ä¢ Supports four channels with data rates up to 11.1Gbps
programmable equalizer to compensate for the frequency                                       ‚Ä¢ Low power (~110mW per channel)
dependent attenuation of PCB traces and twin-axial cables.
                                                                                             ‚Ä¢ Low latency (<500ps)
The ISL36411 is capable of extending signal reach up to 10m
on 28AWG cable. Supported protocols include 4k/8k video                                      ‚Ä¢ Four equalizers in 4mmx7mm QFN package for straight
capable DisplayPort v1.3 (HBR1/2/3), USB 3.1 Gen 2 at                                          route-through architecture and simplified routing
10Gbps. InfiniBand (QDR), 40G Ethernet (40GBASECR4/SR4),                                     ‚Ä¢ Equalizer boost is pin selectable
and 10G SFP+ specification (SFF-8431).
                                                                                             ‚Ä¢ Pin selectable equalizer boosts
The small form factor, highly-integrated quad design is ideal
                                                                                             ‚Ä¢ Supports 64b/66b encoded data - long run lengths
for high-density data transmission applications including
active copper cable assemblies. The four equalizing filters                                  ‚Ä¢ Line silence preservation and individual lane LOS support
within the ISL36411 can each be set to provide optimal signal                                ‚Ä¢ 1.2V power supply
fidelity for a given media and length. The compensation level
                                                                                             ‚Ä¢ LOS support
for the filters is set by two external control pins.
Operating on a single 1.2V power supply, the ISL36411                                        Applications
enables per channel throughputs of up to 11.1Gbps while                                      ‚Ä¢ DisplayPort v1.3 active copper cable modules
passing USB3.x LFPS signals as low as 100kHz. High data
rates are achieved by using Current Mode Logic (CML) inputs                                  ‚Ä¢ QSFP active copper cable modules
and outputs and is packaged in a 4mmx7mm 46 Ld QFN.                                          ‚Ä¢ InfiniBand QDR
Individual lane LOS support is included for module
                                                                                             ‚Ä¢ 40G ethernet (40GBase-CR4/SR4)
applications.
                                                                                             ‚Ä¢ 100G ethernet (100GBase-CR10/SR10)
Related Literature                                                                           ‚Ä¢ High-speed Printed Circuit Board (PCB) traces
‚Ä¢ AN1573, ‚ÄúISL36411 Evaluation Board User Guide‚Äù
                                                                                             Benefits
                                                                                             ‚Ä¢ Thinner gauge cable
                                                                                             ‚Ä¢ Extends cable reach 3x
                                                                                             ‚Ä¢ Improved BER
                                                                         ACTIVE COPPER CABLE ASSEMBLY                   1.2V
                                                                                                                                                            HOST CHANNEL
                                                                                                                                                              ADAPTER
                                                                                                                10nF
                                                  1.2V                                                          100pF
                                                         10nF                                                            VDD    CP LOSB
                                                                                                               0.1À©)                            0.1À©)
                                                        100pF                                                            IN1[P,N]   OUT1[P,N]                  Rx1[P,N]
                                                                            8-PAIR DIFFERENTIAL 100Àñ
                                 TDSBL      DE    VDD                           7:,1$;,$/&$%/(               0.1À©)                            0.1À©)
                         0.1À©)                                                                                           IN2[P,N]   OUT2[P,N]                  Rx2[P,N]
              Tx1[P,N]           IN1[P,N]   OUT1[P,N]
                         0.1À©)
  HOST ASIC
              Tx2[P,N]           IN2[P,N]   OUT2[P,N]
                                                                                                                                ISL36411
                                                                                                                                                                          HOST ASIC
                                                                                                               0.1À©)                            0.1À©)
                                       ISL35411                                                                          IN3[P,N]   OUT3[P,N]                  Rx3[P,N]
                                                                                                               0.1À©)                            0.1À©)
                         0.1À©)                                                                                           IN4[P,N]   OUT4[P,N]                  Rx4[P,N]
              Tx3[P,N]           IN3[P,N]   OUT3[P,N]
                                                                                                             1.2V
                                                                                                                           DT
                         0.1À©)
              Tx4[P,N]           IN4[P,N]   OUT4[P,N]
                                                                                  ‡∏∑P$:*
                                                              1.2V                                              10nF   100pF
                                                  DT
                                                    100pF   10nF
         FABRIC SWITCH
                          CONNECTOR PADDLE CARD                                                                          CONNECTOR PADDLE CARD
                                                                   FIGURE 1. TYPICAL APPLICATION CIRCUIT
FN6965 Rev 2.00                                                                                                                                         Page 1 of 12
Jun 21, 2016


ISL36411
Ordering Information
      PART NUMBER                                          TEMP. RANGE           TAPE AND REEL               PACKAGE
      (Notes 1, 2, 3)           PART MARKING                     (¬∞C)                 (UNITS)            (RoHS Compliant)            PKG. DWG. #
 ISL36411DRZ-TS             ISL36411DRZ                      0 to +85           100 (Sample Reel)     46 Ld QFN                L46.4x7
 ISL36411DRZ-T7             ISL36411DRZ                      0 to +85                   1k            46 Ld QFN                L46.4x7
 ISL36411DRZ-EVALZ          Evaluation Board
NOTES:
  1. Please refer to TB347 for details on reel specifications.
  2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
     tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-
     free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
  3. For Moisture Sensitivity Level (MSL), please see product information page for ISL36411. For more information on MSL, please see tech brief TB363.
                                                 TABLE 1. KEY DIFFERENCES BETWEEN FAMILY OF PARTS
                                                             MAXIMUM
                                                                CABLE
                     DATA                      POWER           LENGTH DIFFERENTIAL           DE-                     DIFFERENCES
       PART          RATE     NUMBER OF CONSUMPTION (24AWG)              O/P SWING      EMPHASIS EQUALIZATION        BETWEEN QLX           TARGET
     NUMBER         (Gb/s)     Tx OR Rx         (mW)              (m)      (mVP-P)          (dB)          (dB)           PARTS            MARKET
 ISL36411             11         4x Rx           440              20        650             N/A            30             N/A         DP1.3, 40GbE,
                                                                                                                                      QSFP+
 ISL35411             11         4x Tx           340              20         600              4           N/A             N/A         DP1.3, 40GbE,
                                                                                                                                      QSFP+
 QLX4600-SL30        6.25        4x Rx           312              30        600             N/A            30      4 pins for Loss of DP1.2, SAS-6Gb,
                                                                                                                      Signal (LOS) PCIe 2.0
 QLX4600-S30         6.25        4x Rx           312              30        600             N/A            30          4 pins for     DP1.2, SAS-6Gb,
                                                                                                                      Impedance       PCIe 2.0
                                                                                                                       Selection
                                                                                                                    (= Power Down)
FN6965 Rev 2.00                                                                                                                   Page 2 of 12
Jun 21, 2016


ISL36411
Pin Configuration
                                                                         ISL36411
                                                                        (46 LD QFN)
                                                                         TOP VIEW
                                                          GND    NC    DT1   CP1A   CP1B   NC   GND   VDD
                                                          46 45 44 43 42 41 40 39
                                                VDD 1                                                       38 OUT1[P]
                                             IN1[P] 2                                                       37 OUT1[N]
                                             IN1[N] 3                                                       36 VDD
                                             LOSB1 4                                                        35 VDD
                                                VDD 5                                                       34 OUT2[P]
                                              IN2[P] 6                                                      33 OUT2[N]
                                              IN2[N] 7                                                      32 VDD
                                             LOSB2 8                   EXPOSED PAD
                                                                                                            31 VDD
                                                                          (GND)
                                                VDD 9                                                       30 OUT3[P]
                                             IN3[P] 10                                                      29 OUT3[N]
                                             IN3[N] 11                                                      28 VDD
                                             LOSB3 12                                                       27 VDD
                                                VDD 13                                                      26 OUT4[P]
                                             IN4[P] 14                                                      25 OUT4[N]
                                             IN4[N] 15                                                      24 VDD
                                                         16 17 18 19 20 21 22 23
                                                         LOSB4
                                                                 GND         CP2A   CP2B              GND
                                                                       DT2                 NC   NC
Pin Descriptions
  PIN NAME       PIN NUMBER                                                                           DESCRIPTION
     VDD       1, 5, 9, 13, 24, 27, Power supply. 1.2V supply voltage. The use of parallel 100pF and 10nF decoupling capacitors to ground is
               28, 31, 32, 35, 36, recommended for each of these pins for broad high frequency noise suppression.
                        39
   IN1[P, N]          2, 3         Equalizer 1 differential input, CML. the use of 100nF low ESL/ESR MLCC capacitor with at least 6GHz frequency
                                   response is recommended.
    LOSB1              4           LOS BAR indicator 1. Low output when IN1 signal is below DT threshold.
   IN2[P, N]          6, 7         Equalizer 2 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 6GHz frequency
                                   response is recommended.
    LOSB2              8           LOS BAR indicator 2. Low output when IN2 signal is below DT threshold.
   IN3[P, N]         10, 11        Equalizer 3 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 6GHz frequency
                                   response is recommended.
    LOSB3             12           LOS BAR indicator 3. Low output when IN3 signal is below DT threshold.
   IN4[P, N]         14, 15        Equalizer 4 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 6GHz frequency
                                   response is recommended.
    LOSB4              16          LOS BAR indicator 4. Low output when IN4 signal is below DT threshold.
     GND         17, 23, 40, 46    These pins should be grounded.
     DT2              18           Detection Threshold for equalizers 3 and 4. Reference DC voltage threshold for input signal power detection. Data
                                   output OUT3 and OUT4 are muted when the power of IN3 and IN4, respectively, fall below the threshold. Tie to
                                   ground to disable electrical idle preservation and always enable the limiting amplifier.
FN6965 Rev 2.00                                                                                                               Page 3 of 12
Jun 21, 2016


ISL36411
Pin Descriptions (Continued)
   PIN NAME   PIN NUMBER                                                        DESCRIPTION
    CP2[A,B]      19, 20     Control pins for setting equalizers 3 and 4. CMOS logic inputs. Pins are read as a 2-digit number to set the boost
                             level. A is the MSB and B is the LSB. Pins are internally pulled down through a 25kŒ© resistor.
      NC      21, 22, 41, 45 not connected: do not make any connections to these pins.
   OUT4[N, P]     25, 26     Equalizer 4 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 6GHz frequency
                             response is recommended.
   OUT3[N, P]     29, 30     Equalizer 3 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 6GHz frequency
                             response is recommended.
   OUT2[N, P]     33, 34     Equalizer 2 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 6GHz frequency
                             response is recommended.
   OUT1[N, P]     37, 38     Equalizer 1 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 6GHz frequency
                             response is recommended.
    CP1[B, A]     42, 43     Control pins for setting equalizers 1 and 2. CMOS logic inputs. Pins are read as a 2-digit number to set the boost
                             level. A is the MSB and B is the LSB. Pins are internally pulled down through a 25kŒ© resistor.
      DT1           44       Detection Threshold for equalizers 1 and 2. Reference DC voltage threshold for input signal power detection. Data
                             output OUT1 and OUT2 are muted when the power of IN1 and IN2, respectively, fall below the threshold. Tie to
                             ground to disable electrical idle preservation and always enable the limiting amplifier.
  Exposed Pad        -       Exposed ground pad. For proper electrical and thermal performance, this pad should be connected to the PCB
                             ground plane.
FN6965 Rev 2.00                                                                                                           Page 4 of 12
Jun 21, 2016


ISL36411
Absolute Maximum Ratings                                                                                        Thermal Information
Supply Voltage (VDD to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 1.5V                 Thermal Resistance (Typical)                                   ÔÅ±JA (¬∞C/W) ÔÅ±JC (¬∞C/W)
Voltage at All Input Pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 1.5V               46 Ld QFN Package (Notes 4, 5) . . . . . . . .                       33                    2.8
ESD Ratings                                                                                                     Operating Ambient Temperature Range . . . . . . . . . . . . . . . . .0¬∞C to +85¬∞C
   Human Body Model                                                                                             Storage Ambient Temperature Range. . . . . . . . . . . . . . . . -55¬∞C to +150¬∞C
      High-Speed Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5kV      Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . +125¬∞C
      All Other Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2kV  Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .see TB493
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product
reliability and result in failures not covered by warranty.
NOTES:
  4. ÔÅ±JA is measured in free air with the component mounted on a high effective thermal conductivity test board with ‚Äúdirect attach‚Äù features. See Tech
     Brief TB379.
  5. For ÔÅ±JC, the ‚Äúcase temp‚Äù location is the center of the exposed metal pad on the package underside.
Operating Conditions
                                                                                                                                         MIN                                            MAX
                 PARAMETER                                      SYMBOL                                  TEST CONDITION               (Note 6)                    TYP                 (Note 6)                 UNIT
 Supply Voltage                                                    VDD                                                                   1.1                     1.2                     1.3                    V
 Operating Ambient Temperature                                       TA                                                                    0                      25                      85                   ¬∞C
 Bit Rate                                                                           NRZ data applied to any channel                      2.5                                            11.1                  Gbps
Control Pin CharacteristicsVDD = 1.2V, TA = +25¬∞C and VIN = 600mVP-P, unless otherwise noted.
                                                                                                                                    MIN                                               MAX
            PARAMETER                            SYMBOL                                      TEST CONDITION                      (Note 6)                    TYP                  (Note 6)                    UNIT
 Output LOW Logic Level                              VOL              LOS[k]                                                         0                                                250                     mV
 Output HIGH Logic Level                            VOH               LOS[k]                                                       750                                                VDD                     mV
 Input Current                                                        Current draw on digital pin, i.e., CP[k][A,B]                                         100                       200                      ¬µA
Electrical Specifications VDD = 1.2V, TA = +25¬∞C and VIN = 600mVP-P, unless otherwise noted.
                                                                                                                                     MIN                                    MAX
            PARAMETERS                            SYMBOL                                        TEST CONDITION                     (Note 6)              TYP             (Note 6)              UNIT           NOTES
 Supply Current                                       IDD                                                                                                368                                    mA
 Cable Input Amplitude Range                          VIN              Measured differentially at data source before                 600                                   1600               mVP-P               7
                                                                       encountering channel loss; Up to 10m 28AWG
                                                                       standard twin-axial cable (approx. -27dB at
                                                                       5GHz)
 DC Differential Input                                                 Measured on input channel IN[k]                                80                 100                120                   Œ©
 Resistance
 DC Single-Ended Input                                                 Measured on input channel IN[k]P or IN[k]N,                    40                  50                 60                   Œ©
 Resistance                                                            with respect to VDD
 Input Return Loss Limit                            SDD11              100MHz to 4.1GHz                                                                Note 8                                    dB               8
 (Differential)
                                                                       4.1GHz to 11.1GHz                                                               Note 9                                    dB               9
 Input Return Loss Limit                            SCC11              100MHz to 2.5GHz                                                              Note 10                                     dB              10
 (Common-Mode)
                                                                       2.5GHz to 11.1GHz                                                                   -3                                    dB              15
 Input Return Loss Limit                           SDC11               100MHz to 11.1GHz                                                                 -10                                     dB              15
 (Common-Mode to Differential
 Conversion)
FN6965 Rev 2.00                                                                                                                                                                           Page 5 of 12
Jun 21, 2016


ISL36411
Electrical Specifications VDD = 1.2V, TA = +25¬∞C and VIN = 600mVP-P, unless otherwise noted. (Continued)
                                                                                                       MIN                       MAX
           PARAMETERS                  SYMBOL                         TEST CONDITION                 (Note 6)        TYP       (Note 6)     UNIT      NOTES
 Output Amplitude Range                  VOUT         Measured differentially at OUT[k]P and           450           600         850       mVP-P
                                                      OUT[k]N with 50Œ© load on both output pins
 Differential Output Impedance                        Measured on OUT[k]                                80           105         120         Œ©
 Output Return Loss Limit               SDD22         100MHz to 4.1GHz                                             Note 8                    dB           8
 (Differential)
                                                      4.1MHz to 11.1GHz                                            Note 9                    dB           9
 Output Return Loss Limit               SCC22         100MHz to 2.5GHz                                            Note 10                    dB          10
 (Common-Mode)
                                                      2.5MHz to 11.1GHz                                               -3                     dB          15
 Output Return Loss Limit               SDC22         100MHz to 11.1GHz                                              -10                     dB          15
 (Common-Mode to Differential
 Conversion)
 Output Residual Jitter                               10Gbps; Up to 10m 28AWG std twin-axial cable                  0.35                     UI      7, 11, 12
                                                       (~ -27dB at 5GHz); 1200mVP-P ‚â§ VIN ‚â§
                                                      1600mVP-P
 Output Transition Time                   tr, tf      20% to 80%                                                      32                     ps          13
 Lane-to-Lane Skew                                                                                                    50                     ps          15
 Propagation Delay                                    From IN[k] to OUT[k]                                           500                     ps          15
 LOS Assert Time                                      Time to assert loss-of-signal indicator when                    50                     ¬µs          14
                                                      transitioning from active data mode to line
                                                      silence mode
 LOS Deassert Time                                    Time to assert loss-of-signal indicator when                    50                     ¬µs          14
                                                      transitioning from line silence mode to active
                                                      data mode
 Data-to-Line Silence Response                        K28.5 data pattern at 10Gbps                                   100                     ¬µs          14
 Time
 Data-to-Line Silence Response                        K28.5 data pattern at 10Gbps                                   100                     ¬µs          14
 Time
NOTES:
  6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
  7. After channel loss, differential amplitudes at ISL36411 inputs must meet the input voltage range specified in ‚ÄúAbsolute Maximum Ratings‚Äù on
     page 5.
  8. Maximum Reflection Coefficient given by equation SDDXX(dB)= -12 + 2*ÔÉñ(f), with f in GHz. Established by characterization and not production tested.
  9. Maximum Reflection Coefficient given by equation SDDXX(dB)= -6.3+13Log10(f/5.5), with f in GHz. Established by characterization and not
     production tested.
10. Reflection Coefficient given by equation SCCXX(dB) < -7 + 1.6*f, with f in GHz. Established by characterization and not production tested.
11. Output residual jitter is the difference between the total jitter at the lane extender output and the total jitter of the transmitted signal (as measured
     at the input to the channel). Total jitter (TJ) is DJP-P + 14.1 x RJRMS.
12. Measured using a PRBS 27-1 pattern. Deterministic jitter at the input to the lane extender is due to frequency-dependent, media-induced loss only.
13. Rise and fall times measured using a 1GHz clock with a 20ps edge rate.
14. For active data mode, cable input amplitude is 300mVP-P (differential) or greater. For line silence mode, cable input amplitude is 20mVP-P
     (differential) or less. Established by characterization and not production tested.
15. Limits established by characterization and are not production tested.
FN6965 Rev 2.00                                                                                                                          Page 6 of 12
Jun 21, 2016


ISL36411
Typical Performance Characteristics
Performance is measured using the test setup illustrated in Figure 1. The signal from the pattern generator is launched into the twin-axial cable using an
SMA adapter card. The chip evaluation board is connected to the output of the cable through another adapter card. The ISL36411 output signal is then
visualized on a scope to determine signal integrity parameters such as jitter.
                               SMA                                                      SMA
         PATTERN                                  100ÔÅóÔÄ†TWIN-AXIAL                                        ISL36411 EVAL
                            ADAPTER                                                  ADAPTER                                      OSCILLOSCOPE
       GENERATOR                                        CABLE                                                 BOARD
                              CARD                                                     CARD
                                                     FIGURE 2. DEVICE CHARACTERIZATION SET UP
                                       FIGURE 3. ISL36411 10.3125Gb/s OUTPUT FOR A 10M 28AWG CABLE
FN6965 Rev 2.00                                                                                                                     Page 7 of 12
Jun 21, 2016


ISL36411
                                                     CPA CPB
                                                                     LIMITING              OUTPUT
                                                                    AMPLIFIER              DRIVER
                        IN[P]                                                                               OUT[P]
                                                   ADJUSTABLE
                                                    EQUALIZER
                        IN[N]                                                                               OUT[N]
                                      SIGNAL
                        DT                                                                                   LOSB
                                    DETECTOR
                                 FIGURE 4. FUNCTIONAL DIAGRAM OF A SINGLE CHANNEL WITHIN THE ISL36411
Operation
The ISL36411 is an advanced quad lane-extender for high-speed         Control Pin Boost Setting
interconnects. A functional diagram of one of the four channels
                                                                      The connectivity of the CP pins is used to determine the boost
in the ISL36411 is shown in Figure 4. In addition to a robust
                                                                      level of each pair of channels. CP1 controls the boost of channels
equalization filter to compensate for channel loss and restore
                                                                      1 and 2, CP2 controls the boosts of channels 3 and 4. Table 2
signal fidelity, the ISL36411 contains unique integrated features
                                                                      defines the mapping from the 2-bit CP word to the 8 possible
to preserve special signaling protocols typically broken by other
                                                                      boost levels.
equalizers. The signal detect function is used to mute the
channel output when the equalized signal falls below the level             TABLE 2. MAPPING BETWEEN BOOST LEVEL AND CP-PIN
determined by the Detection Threshold (DT) pin voltage. This                        CONNECTIVITY
function is intended to preserve periods of line silence
                                                                              CPA              CPB                 BOOST LEVEL
(‚Äúquiescent state‚Äù in InfiniBand contexts). Furthermore, the
output of the signal detect/DT comparator is used as a Loss Of               Float             Float                    0
Signal (LOS) indicator to indicate the absence of a received                 Float             GND                      1
signal.
                                                                              GND               VDD                     2
As illustrated in Figure 4, the core of each high-speed signal path
in the ISL36411 is a sophisticated equalizer followed by a                   Float              VDD                     3
limiting amplifier. The equalizer compensates for skin loss,                  VDD              Float                    4
dielectric loss and impedance discontinuities in the transmission
channel. Each equalizer is followed by a limiting amplification               GND              Float                    5
stage that provides a clean output signal with full amplitude                 GND              GND                      6
swing and fast rise-fall times for reliable signal decoding in a
                                                                              VDD              GND                      7
subsequent receiver.
                                                                              VDD               VDD                     8
Adjustable Equalization Boost
Each channel in the ISL36411 features a settable (in pairs)
equalizer for custom signal restoration. The flexibility of this
adjustable compensation architecture enables signal fidelity to
be optimized on a channel-by-channel basis, providing support
for a wide variety of channel characteristics and data rates
ranging from 2.5Gbps to 11.1Gbps. Because the boost level is
externally set rather than internally adapted, the ISL36411
provides reliable communication from the very first bit
transmitted. There is no time needed for adaptation and control
loop convergence. Furthermore, there are no pathological data
patterns that will cause the ISL36411 to move to an incorrect
boost level.
FN6965 Rev 2.00                                                                                                      Page 8 of 12
Jun 21, 2016


ISL36411
ISL36411 CML Input and Output Buffers                             LOS Bar Indicator
The input and output buffers for the high-speed data channels in  Pins LOSB[k] are used to output the state of the muting circuitry
the ISL36411 are implemented using CML (shown in Figures 5        to serve as a loss of signal indicator for channel k. This signal is
and 6).                                                           directly derived from the muting signal off the DT-threshold
                                                                  signal detector output. The LOS signal goes LOW when the power
                          VDD                                     signal is below the DT threshold and HIGH when the power goes
                                                                  above the DT threshold. This feature is meant to be used in
                                                                  optical systems (e.g. QSFP) where there are no quiescent or
        IN[P]
                                                                  electrical-idle states. In these cases, the DT threshold is used to
                              50ÔÅóÔÄ†                                determine the sensitivity of the LOS indicator.
                                                                  Detection Thereshold (DT) Pin Functionality
                                                                  The ISL36411 is capable of maintaining periods of line silence by
                                                                  monitoring the channel for Loss Of Signal (LOS) conditions and
                                                    1ST Filter    subsequently muting the output driver when such a condition is
                                                    STAGE         detected. A reference voltage applied to the Detection Threshold
                              50ÔÅóÔÄ†                                (DT) pins is used to set the LOS threshold of the internal signal
                                                                  detection circuitry (one pin for a pair of channels). The DT voltage
        IN[N]
                                                                  is set with an external pull-up resistor, RDT. For typical
                                                                  applications, a 15kŒ© resistor is recommended for channels with
                                                                  loss greater than 12dB at 5GHz and a 0.9kŒ© resistor is
                FIGURE 5. CML INPUT EQUIVALENT CIRCUIT
                                                                  recommended for lower loss channels. Other values of the
                                                                  resistor may also be applicable; therefore DT settings should be
                                                                  verified on an application-specific basis.
                               VDD
                                                                  PCB Layout Considerations
              50Œ©          50Œ©                                    Because of the high speed of the ISL36411 signals, careful PCB
                                                                  layout is critical to maximize performance. The following
                                                     OUT[P]
                                                                  guidelines should be adhered to as closely as possible:
                                                     OUT[N]
                                                                  ‚Ä¢ All high speed differential pair traces should have a
                                                                     characteristic impedance of 50Œ© with respect to ground plane
                                                                     and 100Œ© with respect to each other.
                                                                  ‚Ä¢ Avoid using vias for high speed traces as this will create
                                                                     discontinuity in the traces‚Äô characteristic impedance.
                                                                  ‚Ä¢ Input and output traces need to have DC blocking capacitors
                                                                     (100nF). Capacitors should be placed as close to the chip as
                                                                     possible.
               FIGURE 6. CML OUTPUT EQUIVALENT CIRCUIT            ‚Ä¢ For each differential pair, the positive trace and the negative
                                                                     trace need to be of the same length in order to avoid intra-pair
LINE SILENCE/QUIESCENT MODE                                          skew. A Serpentine technique may be used to match trace
Line silence is commonly broken by the limiting amplification in     lengths.
other equalizers. This disruption can be detrimental in many      ‚Ä¢ Maintain a constant solid ground plane underneath the
systems that rely on line silence as part of the protocol. The       high-speed differential traces.
ISL36411 contains special lane management capabilities to
detect and preserve periods of line silence while still providing ‚Ä¢ Each VDD pin should be connected to 1.2V and also bypassed
the fidelity-enhancing benefits of limiting amplification during     to ground through a 10nF and a 100pF capacitor in parallel.
active data transmission. Line silence is detected by measuring      Minimize the trace length and avoid vias between the VDD pin
the amplitude of the equalized signal and comparing that to a        and the bypass capacitors in order to maximize the power
threshold set by the voltage at the DT pin. When the amplitude       supply noise rejection.
falls below the threshold, the output driver stages are muted and ‚Ä¢ If 4 channels of the device are set to the same boost, then the
held at their nominal common-mode voltage.                           quantity of CP resistors can be reduced by tying both CP pins
NOTE: The output common-mode voltage remains constant during both
                                                                     together.
active data transmission and output muting modes.
FN6965 Rev 2.00                                                                                                    Page 9 of 12
Jun 21, 2016


ISL36411
Application Information
                                                                                        EQ BOOST
                                                                                        CONTROL
                                                                                      FOR CHANNELS
                                                                                         1 AND 2
                                                                GND       NC    DT1                NC   GND   1.2V
                                                                                                                                    A
                                                        1.2V                                                              OUT1[P]
                                                                1                                                    38
                                                       IN1[P]                                                             OUT1[N]
                                                                2                                                    37
                                                       IN1[N]                                                             1.2V
                                                                3                                                    36
                                                      LOSB1                                                               1.2V
                                                                4                                                    35
                                                        1.2V                                                              OUT2[P]
                                                                5                                                    34
                                                       IN2[P]                                                             OUT2[N]
                                                                6                                                    33
                                                       IN2[N]                           ISL36411
                                                                                                                          1.2V
                                                                7                                                    32
                                                      LOSB2                                                               1.2V
                                                                8                                                    31
                                                                                                                          OUT3[P]
                                                        1.2V
                                                                9                                                    30
                                                       IN3[P]                                                             OUT3[N]
                                                                10                                                   29
                                                       IN3[N]                                                             1.2V
                                                                11                                                   28
                                                      LOSB3                                                               1.2V
                                                                12                                                   27
                                                        1.2V
                                                                13                                                   26   OUT4[P]
                                                       IN4[P]
                                                                14                                                   25   OUT4[N]
                                                       IN4[N]
                                                                                                                          1.2V
                                                                15                                                   24
                                                                     16    17     18     19
                                                                                                   NC   NC
                                                                LOSB4
                                                                          GND   DT2                           GND
                       1.2V
                                                                                        EQ BOOST
                10nF            100pF*
                                                                                        CONTROL
                                                                                      FOR CHANNELS
                                                                                         3 AND 4
                                                                                                                                                ISL36411
                                                                                                                                             LANE EXTENDER
           BYPASS CIRCUIT FOR EACH VDD PIN                                              A) DC BLOCKING CAPACITORS = X7R or COG
00pF CAPACITOR SHOULD BE POSITIONED CLOSEST TO THE PIN)                                 0.1À©) >6GHz BANDWIDTH)
  NOTES:
  16. See ‚ÄúControl Pin Boost Setting‚Äù on page 8 for information on how to connect the CP pins.
  17. See ‚ÄúDetection Thereshold (DT) Pin Functionality‚Äù on page 9 for details on DT pin operation.
                                                    FIGURE 7. TYPICAL APPLICATION REFERENCE SCHEMATIC
                                         ¬© Copyright Intersil Americas LLC 2010-2016. All Rights Reserved.
                               All trademarks and registered trademarks are the property of their respective owners.
                                                   For additional products, see www.intersil.com/en/products.html
                              Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
                                     in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such
modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are
current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its
subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Intersil or its subsidiaries.
                                         For information regarding Intersil Corporation and its products, see www.intersil.com
FN6965 Rev 2.00                                                                                                                              Page 10 of 12
Jun 21, 2016


ISL36411
About Q:ACTIVE Technology
Intersil has long realized that to enable the complex server
clusters of next generation data centers, it is critical to manage
the signal integrity issues of electrical interconnects. To address
this, Intersil has developed its groundbreaking Q:ACTIVE‚Ñ¢
product line. By integrating its analog ICs inside cabling
interconnects, Intersil is able to achieve unsurpassed
improvements in reach, power consumption, latency and cable
gauge size as well as increased airflow in tomorrow‚Äôs data
centers. This new technology transforms passive cabling into
intelligent ‚Äúroadways‚Äù that yield lower operating expenses and
capital expenditures for the expanding data center.
Intersil Lane Extenders allow greater reach over existing cabling
while reducing the need for thicker cables. This significantly
reduces cable weight and clutter, increases airflow and improves
power consumption.
Revision History                     The revision history provided is for informational purposes only and is believed to be accurate, but not warranted.
Please go to web to make sure you have the latest Rev.
        DATE            REVISION                                                           CHANGE
   June 21, 2016        FN6965.2       Updated page 1 description of part.
                                       Added applications bullet ‚ÄúDisplayPort v1.3 active copper cable modules‚Äù.
                                       Removed ‚ÄúHigh-speed active cable assemblies‚Äù application bullet.
                                       Added Related Literature section on page 1.
                                       Added Table 1 on page 2.
                                       Added Note 6 on page 6 and referenced in specification tables.
                                       Replaced Products section with the About Intersil section.
                                       Updated POD L46.4x7 to the latest revision changes are as follows:
                                          -3/15/13 Side view, changed pkg thickness from 0.70+/-0.05 to 0.75+/-0.05 Detail x, changed from 0.152
                                       REF to 0.203 REF.
  March 16, 2010        FN6965.1       page 5
                                       Control pin characteristics:
                                        VOL: delete typical ‚Äú0‚Äù
                                       Input current: max 200, typ 100
                                       page 6
                                       Output res jitter: 0.35
                                       In Entries from Lane-to-Lane Skew all the way down, all the numbers should move to typ column
                                       Added High-Speed pins to ESD Ratings as follows to Abs Max Ratings:
                                       ESD Ratings
                                        Human Body Model
                                        High-Speed Pins 1.5kV
                                        All Other Pins 2kV
                                       Removed board footprint from page 10 due to information covered in outline drawing.
 February 8, 2010       FN6965.0       Initial release
About Intersil
Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products
address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product
information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support.
FN6965 Rev 2.00                                                                                                                  Page 11 of 12
Jun 21, 2016


ISL36411
Package Outline Drawing
L46.4x7
46 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE (TQFN)
Rev 1, 3/13
                                                                                                                               2.80
                               4.00       A                                                                                  42X 0.40
                                                                                                                                                    6
                                              B
                                                                                                                  39                      46      PIN 1
                                                                                                                                               INDEX AREA
             6                                                                                               38                                 1
           PIN 1
        INDEX AREA
                                                                                                                                                    5.50 ¬±0.1
                                           7.00                                                    5.60                                             Exp. DAP
                                                                                                             24                                15
        (4X)       0.05
                                                                                           46X 0.20 4              23                    16
                                                                                          0.10 M C A B
                            TOP VIEW                                SIDE VIEW                                               2.50 ¬±0.1
                                                                                                  46X 0.40                  Exp. DAP
                                                                                                                           BOTTOM VIEW
                                                   SEE DETAIL "X"
                                                       0.10 C         C
               0.75 ¬±0.05
                                                     SEATING PLANE
                                                          0.05 C
                            SIDE VIEW                                                         C     0.203 REF          5
                                                                                                          0 . 00 MIN.
                                                                                                          0 . 05 MAX.
                                                                                                     DETAIL "X"
                             ( 3.80 )
                             ( 2.50)
                                                                          NOTES:
                                                                            1.   Dimensions are in millimeters.
                                                                                 Dimensions in ( ) for Reference Only.
                                                                            2.   Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
    ( 6.80 )                                                                3.   Unless otherwise specified, tolerance : Decimal ¬± 0.05
                                                  ( 42X 0.40)
               ( 5.50 )
                                                                            4.   Dimension applies to the metallized terminal and is measured
                                                                                 between 0.15mm and 0.30mm from the terminal tip.
                                                                            5.   Tiebar shown (if present) is a non-functional feature.
                                              (46X 0.20)
                                                                            6.   The configuration of the pin #1 identifier is optional, but must be
                                                                                 located within the zone indicated. The pin #1 indentifier may be
                                                                                 either a mold or mark feature.
                                              ( 46 X 0.60)
               TYPICAL RECOMMENDED LAND PATTERN
FN6965 Rev 2.00                                                                                                                       Page 12 of 12
Jun 21, 2016


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Renesas Electronics:
 ISL36411DRZ-EVALZ
