US	US	PRP	0
20070002941	20070002941	CD	0
A1	A1	CD	0
20070104	20070104	CD	0
US	US	NNP	0
11169569	11169569	CD	0
20050630	20050630	CD	0
11	11	CD	0
20060101	20060101	CD	0
A	A	DT	0
H	H	NNP	0
03	03	CD	0
K	K	NNP	0
5	5	CD	0
159	159	CD	0
F	F	NN	0
I	I	PRP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
20060101	20060101	CD	0
A	A	DT	0
H	H	NNP	0
03	03	CD	0
H	H	NNP	0
7	7	CD	0
40	40	CD	0
L	L	NNP	0
I	I	NNP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
20060101	20060101	CD	0
A	A	DT	0
H	H	NNP	0
03	03	CD	0
H	H	NNP	0
7	7	CD	0
30	30	CD	0
L	L	NNP	0
I	I	NNP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
US	US	NNP	0
375229000	375229000	CD	0
375348000	375348000	CD	0
375350000	375350000	CD	0
System	System	NNP	0
and	and	CC	0
method	method	NN	0
for	for	IN	0
performing	performing	VBG	0
adaptive	adaptive	JJ	B-NP
phase	phase	NN	I-NP
equalization	equalization	VBD	I-NP
Low	Low	NNP	0
Timothy	Timothy	NNP	B-NP
D	D	NNP	I-NP
.	.	.	I-NP
Beaverton	Beaverton	NNP	B-NP
OR	OR	NNP	0
US	US	NNP	0
Hillsboro	Hillsboro	NNP	B-NP
OR	OR	NNP	0
US	US	NNP	0
P.O.	P.O.	NNP	B-NP
BOX	BOX	NNP	0
221200	221200	CD	0
CHANTILLY	CHANTILLY	NNP	0
VA	VA	NNP	B-NP
20153	20153	CD	0
US	US	NNP	0
An	An	DT	0
equalization	equalization	JJ	B-NP
circuit	circuit	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
detector	detector	NN	0
to	to	TO	0
detect	detect	VB	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
bit	bit	NN	0
pattern	pattern	NN	0
on	on	IN	0
a	a	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
and	and	CC	0
a	a	DT	0
transmit	transmit	NN	0
offset	offset	VBN	0
circuit	circuit	NN	0
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
phase-shift	phase-shift	JJ	B-NP
setting	setting	VBG	0
corresponding	corresponding	JJ	0
to	to	TO	0
the	the	DT	0
bit	bit	NN	0
pattern	pattern	NN	0
detected	detected	VBD	0
by	by	IN	0
the	the	DT	0
detector	detector	NN	0
.	.	.	0
The	The	DT	0
phase-shift	phase-shift	JJ	B-NP
setting	setting	NN	I-NP
controls	controls	VBZ	0
a	a	DT	0
delay	delay	NN	0
in	in	IN	0
transmission	transmission	NN	B-NP
of	of	IN	0
data	data	NNS	0
on	on	IN	0
the	the	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
that	that	IN	0
suppresses	suppresses	JJ	0
noise	noise	NN	0
including	including	VBG	0
but	but	CC	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
inter-symbol	inter-symbol	JJ	B-NP
interference	interference	NN	I-NP
.	.	.	0
This	This	DT	0
invention	invention	NN	0
relates	relates	VBZ	0
in	in	IN	0
at	at	IN	0
least	least	JJS	0
some	some	DT	0
of	of	IN	0
its	its	PRP$	0
embodiments	embodiments	NN	0
to	to	TO	0
an	an	DT	0
equalization	equalization	JJ	B-NP
circuit	circuit	NN	I-NP
for	for	IN	0
suppressing	suppressing	JJ	0
noise	noise	NN	0
on	on	IN	0
data	data	NN	0
lines	lines	NNS	0
.	.	.	0
buffer	buffer	NN	B-NP
circuit	circuit	NN	I-NP
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
input	input	CD	B-NP
/	/	CD	I-NP
output	output	NN	I-NP
(	(	-LRB-	0
input/output	input/output	NN	B-NP
)	)	-RRB-	0
buffers	buffers	NN	0
)	)	-RRB-	0
are	are	VBP	0
widely	widely	RB	0
used	used	VBN	0
to	to	TO	0
facilitate	facilitate	VB	0
the	the	DT	0
transfer	transfer	NN	0
of	of	IN	0
data	data	NNS	0
from	from	IN	0
one	one	CD	0
component	component	NN	0
to	to	TO	0
another	another	DT	0
within	within	IN	0
a	a	DT	0
system	system	NN	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
microprocessor	microprocessor	NN	0
may	may	MD	0
use	use	VB	0
a	a	DT	0
buffer	buffer	NN	B-NP
(	(	-LRB-	0
driver	driver	NN	0
)	)	-RRB-	0
to	to	TO	0
transmit	transmit	VB	0
data	data	NNS	0
to	to	TO	0
and	and	CC	0
receive	receive	VB	0
data	data	NNS	0
from	from	IN	0
other	other	JJ	0
components	components	NNS	0
(	(	-LRB-	0
such	such	JJ	0
as	as	IN	0
a	a	DT	0
memory	memory	NN	B-NP
or	or	CC	0
chipset	chipset	CD	B-NP
)	)	-RRB-	0
via	via	IN	0
buses	buses	NNS	0
.	.	.	0
The	The	DT	0
performance	performance	NN	0
of	of	IN	0
a	a	DT	0
bus	bus	NN	B-NP
buffer	buffer	NN	I-NP
is	is	VBZ	0
typically	typically	RB	0
characterized	characterized	VBN	0
by	by	IN	0
the	the	DT	0
amount	amount	NN	0
of	of	IN	0
delay	delay	NN	0
between	between	IN	0
the	the	DT	0
time	time	NN	0
a	a	DT	0
clock	clock	NN	0
signal	signal	NN	0
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
an	an	DT	0
input	input	NN	0
of	of	IN	0
the	the	DT	0
buffer	buffer	NN	B-NP
and	and	CC	0
the	the	DT	0
time	time	NN	0
valid	valid	JJ	0
data	data	NN	0
is	is	VBZ	0
provided	provided	VBN	0
at	at	IN	0
an	an	DT	0
buffer	buffer	NN	B-NP
output	output	NN	I-NP
.	.	.	0
This	This	DT	0
delay	delay	NN	B-NP
time	time	NN	I-NP
is	is	VBZ	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
time	time	NN	0
from	from	IN	0
clock	clock	NN	0
to	to	TO	0
output	output	NN	B-NP
,	,	,	0
or	or	CC	0
time	time	NN	B-NP
from	from	IN	I-NP
clock	clock	NN	I-NP
to	to	IN	I-NP
out	out	IN	I-NP
.	.	.	0
Generally	Generally	RB	0
speaking	speaking	VBG	0
,	,	,	0
if	if	IN	0
time	time	NN	B-NP
from	from	IN	I-NP
clock	clock	NN	I-NP
to	to	IN	I-NP
out	out	IN	I-NP
is	is	VBZ	0
too	too	RB	0
long	long	RB	0
,	,	,	0
the	the	DT	0
system	system	NN	B-NP
operating	operating	NN	I-NP
frequency	frequency	NN	I-NP
may	may	MD	0
be	be	VB	0
reduced	reduced	VBN	0
to	to	TO	0
allow	allow	VB	0
time	time	NN	0
for	for	IN	0
the	the	DT	0
output	output	NN	B-NP
to	to	TO	0
arrive	arrive	VB	0
at	at	IN	0
a	a	DT	0
receiving	receiving	VBG	B-NP
end	end	NN	I-NP
of	of	IN	0
the	the	DT	0
bus	bus	NN	0
.	.	.	0
On	On	IN	0
the	the	DT	0
other	other	JJ	0
hand	hand	NN	0
,	,	,	0
if	if	IN	0
the	the	DT	0
delay	delay	NN	0
is	is	VBZ	0
too	too	RB	0
short	short	JJ	0
,	,	,	0
the	the	DT	0
output	output	NN	B-NP
may	may	MD	0
arrive	arrive	VB	0
too	too	RB	0
quickly	quickly	RB	0
.	.	.	0
tco	tco	NN	B-NP
variation	variation	NN	I-NP
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
must	must	MD	0
be	be	VB	0
controlled	controlled	VBN	0
to	to	TO	0
remain	remain	VB	0
between	between	IN	0
two	two	CD	0
limits	limits	NNS	0
,	,	,	0
i.e.	i.e.	FW	0
,	,	,	0
within	within	IN	0
a	a	DT	0
TCO	TCO	NNP	B-NP
window	window	NN	I-NP
.	.	.	0
The	The	DT	0
size	size	NN	0
of	of	IN	0
the	the	DT	0
TCO	TCO	NNP	B-NP
window	window	NN	I-NP
may	may	MD	0
be	be	VB	0
limited	limited	VBN	0
by	by	IN	0
the	the	DT	0
presence	presence	NN	0
of	of	IN	0
noise	noise	NN	0
,	,	,	0
and	and	CC	0
especially	especially	RB	0
inter-symbol	inter-symbol	JJ	B-NP
interference	interference	NN	I-NP
(	(	-LRB-	0
ISI	ISI	NNP	B-NP
)	)	-RRB-	0
.	.	.	0
As	As	IN	0
the	the	DT	0
front-side	front-side	JJ	B-NP
buses	buses	NNS	0
of	of	IN	0
many	many	JJ	0
microprocessor	microprocessor	NN	B-NP
system	system	NN	I-NP
are	are	VBP	0
pushed	pushed	VBN	0
to	to	TO	0
faster	faster	JJR	0
speeds	speeds	NNS	0
,	,	,	0
timing	timing	NN	0
margins	margins	NNS	0
for	for	IN	0
the	the	DT	0
bus	bus	NN	0
are	are	VBP	0
reduced	reduced	VBN	0
.	.	.	0
The	The	DT	0
ISI	ISI	NNP	B-NP
build-up	build-up	NN	I-NP
that	that	IN	0
results	results	NNS	0
can	can	MD	0
cause	cause	VB	0
duty	duty	NN	B-NP
cycle	cycle	NN	I-NP
mismatch	mismatch	NN	I-NP
on	on	IN	0
external	external	JJ	B-NP
signal	signal	JJ	I-NP
that	that	WDT	0
vary	vary	VBP	0
with	with	IN	0
different	different	JJ	0
data	data	NN	0
bit	bit	NN	0
patterns	patterns	NNS	0
.	.	.	0
The	The	DT	0
resulting	resulting	VBG	0
mismatches	mismatches	RB	0
limit	limit	VB	0
the	the	DT	0
TCO	TCO	NNP	B-NP
window	window	NN	I-NP
and	and	CC	0
thus	thus	RB	0
substantially	substantially	RB	0
degrade	degrade	JJ	0
system	system	NN	B-NP
performance	performance	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
phase	phase	NN	0
equalization	equalization	NN	0
circuit	circuit	NN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
one	one	CD	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
2	2	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
one	one	CD	0
possible	possible	JJ	0
implementation	implementation	NN	B-NP
of	of	IN	0
a	a	DT	0
local	local	JJ	0
look-up	look-up	JJ	0
table	table	NN	0
included	included	VBD	0
in	in	IN	0
a	a	DT	0
phase	phase	NN	0
equalization	equalization	NN	0
circuit	circuit	NN	0
.	.	.	0
FIG.	FIG.	CD	0
3	3	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
pattern	pattern	NN	B-NP
detector	detector	NN	I-NP
for	for	IN	0
use	use	NN	0
in	in	IN	0
a	a	DT	0
phase	phase	NN	0
equalization	equalization	NN	0
circuit	circuit	NN	0
.	.	.	0
FIG.	FIG.	CD	0
4	4	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
one	one	CD	0
possible	possible	JJ	0
implementation	implementation	NN	B-NP
of	of	IN	0
a	a	DT	0
transmit	transmit	JJ	0
clock	clock	NN	0
offset	offset	VBN	0
circuit	circuit	NN	0
included	included	VBD	0
in	in	IN	0
a	a	DT	0
phase	phase	NN	0
equalization	equalization	NN	0
circuit	circuit	NN	0
.	.	.	0
FIG.	FIG.	CD	0
5	5	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
phase	phase	NN	0
equalization	equalization	NN	0
circuit	circuit	NN	0
for	for	IN	0
a	a	DT	0
side-band	side-band	JJ	B-NP
pin	pin	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
.	.	.	0
FIG.	FIG.	NNP	0
6A	6A	NNP	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
one	one	CD	0
type	type	NN	0
of	of	IN	0
circuit	circuit	NN	0
for	for	IN	0
capturing	capturing	VBG	0
a	a	DT	0
set-up	set-up	JJ	0
timing	timing	NN	0
requirement	requirement	NN	0
for	for	IN	0
the	the	DT	0
phase	phase	NN	0
equalization	equalization	NN	0
circuit	circuit	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
5	5	CD	0
,	,	,	0
and	and	CC	0
FIG.	FIG.	NNP	0
6B	6B	NNP	0
is	is	VBZ	0
a	a	DT	0
graph	graph	NN	0
showing	showing	VBG	B-NP
timing	timing	NN	I-NP
waveform	waveform	NN	I-NP
that	that	WDT	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
capture	capture	VB	0
the	the	DT	0
set-up	set-up	JJ	0
timing	timing	NN	0
requirement	requirement	NN	0
.	.	.	0
FIG.	FIG.	CD	0
7	7	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
more	more	RBR	0
detailed	detailed	JJ	0
view	view	NN	0
of	of	IN	0
the	the	DT	0
phase	phase	NN	0
equalization	equalization	NN	0
circuit	circuit	NN	0
for	for	IN	0
the	the	DT	0
side-band	side-band	JJ	B-NP
pin	pin	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
8	8	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
one	one	CD	0
possible	possible	JJ	0
time	time	NN	B-NP
from	from	IN	I-NP
clock	clock	NN	I-NP
to	to	IN	I-NP
out	out	IN	I-NP
implementation	implementation	NN	I-NP
centering	centering	JJ	0
logic	logic	NN	B-NP
circuit	circuit	NN	I-NP
included	included	VBD	0
in	in	IN	0
the	the	DT	0
side-band	side-band	JJ	B-NP
pin	pin	NN	I-NP
equalization	equalization	NN	I-NP
circuit	circuit	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
9	9	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
an	an	DT	0
side-band	side-band	JJ	B-NP
pin	pin	NN	I-NP
equalization	equalization	NN	I-NP
circuit	circuit	NN	I-NP
implementation	implementation	NN	I-NP
used	used	VBN	0
in	in	IN	0
a	a	DT	0
receive	receive	JJ	0
mode	mode	NN	0
.	.	.	0
FIG.	FIG.	NNP	0
10A	10A	NNP	0
is	is	VBZ	0
a	a	DT	0
flow	flow	NN	B-NP
chart	chart	NN	I-NP
showing	showing	VBG	0
blocks	blocks	NNS	0
included	included	VBD	0
in	in	IN	0
a	a	DT	0
method	method	NN	0
for	for	IN	0
performing	performing	VBG	B-NP
phase	phase	NN	I-NP
equalization	equalization	NN	I-NP
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
one	one	CD	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
FIG.	FIG.	NNP	0
10B	10B	NNP	0
is	is	VBZ	0
a	a	DT	0
flow	flow	NN	B-NP
chart	chart	NN	I-NP
showing	showing	VBG	0
blocks	blocks	NNS	0
which	which	WDT	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
detect	detect	VB	0
a	a	DT	0
bit	bit	NN	0
pattern	pattern	NN	0
on	on	IN	0
a	a	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
which	which	WDT	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
may	may	MD	0
correspond	correspond	VB	0
to	to	TO	0
a	a	DT	0
data	data	NN	0
bus	bus	NN	0
line	line	NN	0
,	,	,	0
FIG.	FIG.	NNP	0
10C	10C	NNP	0
is	is	VBZ	0
a	a	DT	0
flow	flow	NN	B-NP
chart	chart	NN	I-NP
showing	showing	VBG	0
blocks	blocks	NNS	0
which	which	WDT	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
obtain	obtain	VB	0
phase-shift	phase-shift	JJ	B-NP
value	value	NN	I-NP
in	in	IN	0
FIG.	FIG.	CD	0
10A	10A	CD	0
,	,	,	0
and	and	CC	0
FIG.	FIG.	NNP	0
10D	10D	NNP	0
is	is	VBZ	0
a	a	DT	0
flow	flow	NN	B-NP
chart	chart	NN	I-NP
showing	showing	VBG	0
blocks	blocks	NNS	0
which	which	WDT	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
update	update	VB	0
phase-shift	phase-shift	JJ	B-NP
value	value	NN	I-NP
stored	stored	VBD	0
in	in	IN	0
the	the	DT	0
local	local	JJ	0
look-up	look-up	JJ	0
table	table	NN	0
mentioned	mentioned	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
10C	10C	CD	0
.	.	.	0
FIG.	FIG.	CD	0
11	11	CD	0
is	is	VBZ	0
a	a	DT	0
diagram	diagram	NN	0
showing	showing	VBG	0
a	a	DT	0
processing	processing	NN	B-NP
system	system	NN	I-NP
which	which	WDT	0
may	may	MD	0
include	include	VB	0
any	any	DT	0
one	one	NN	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
the	the	DT	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
phase	phase	NN	0
equalization	equalization	NN	0
circuit	circuit	NN	0
and	and	CC	0
side-band	side-band	JJ	B-NP
equalization	equalization	JJ	I-NP
circuit	circuit	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
shows	shows	NNS	0
an	an	DT	0
input	input	NN	B-NP
/	/	CD	I-NP
output	output	NN	I-NP
(	(	-LRB-	0
I	I	NNP	B-NP
/	/	NNP	I-NP
O	O	NNP	I-NP
)	)	-RRB-	0
buffer	buffer	VB	B-NP
1	1	CD	0
which	which	WDT	0
transfers	transfers	VBZ	0
data	data	NNS	0
between	between	IN	0
a	a	DT	0
component	component	NN	B-NP
bus	bus	NN	I-NP
2	2	CD	0
and	and	CC	0
one	one	CD	0
or	or	CC	0
more	more	RBR	0
integrated	integrated	JJ	0
circuits	circuits	NNS	0
,	,	,	0
such	such	JJ	0
as	as	IN	0
but	but	CC	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
the	the	DT	0
circuits	circuits	NNS	0
of	of	IN	0
a	a	DT	0
microprocessor	microprocessor	NN	B-NP
system	system	NN	I-NP
.	.	.	0
The	The	DT	0
bus	bus	NN	0
may	may	MD	0
be	be	VB	0
a	a	DT	0
front-side	front-side	JJ	B-NP
bus	bus	NN	I-NP
having	having	VBG	0
gunning	gunning	JJ	B-NP
transceiver	transceiver	JJ	I-NP
logic	logic	NN	I-NP
(	(	-LRB-	0
GTL	GTL	NNP	B-NP
)	)	-RRB-	0
pins	pins	VBZ	0
coupled	coupled	VBN	0
to	to	TO	0
the	the	DT	0
microprocessor	microprocessor	NN	0
at	at	IN	0
one	one	CD	0
end	end	NN	0
and	and	CC	0
to	to	TO	0
a	a	DT	0
core	core	NN	0
circuit	circuit	NN	0
which	which	WDT	0
supplies	supplies	NNS	0
or	or	CC	0
receives	receives	JJ	0
data	data	NNS	0
at	at	IN	0
the	the	DT	0
other	other	JJ	0
end	end	NN	0
.	.	.	0
Other	Other	JJ	0
buses	buses	NNS	0
are	are	VBP	0
also	also	RB	0
possible	possible	JJ	0
.	.	.	0
i/o	i/o	NN	B-NP
buffer	buffer	NN	I-NP
may	may	MD	0
be	be	VB	0
coupled	coupled	VBN	0
to	to	TO	0
both	both	DT	0
ends	ends	NNS	0
of	of	IN	0
the	the	DT	0
bus	bus	NN	0
,	,	,	0
or	or	CC	0
just	just	RB	0
one	one	CD	0
end	end	NN	0
.	.	.	0
Buffer	Buffer	NNP	B-NP
1	1	CD	0
includes	includes	VBZ	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
equalization	equalization	JJ	B-NP
circuit	circuit	NN	I-NP
5a-5n	5a-5n	RB	0
,	,	,	0
each	each	DT	0
coupled	coupled	VBN	0
to	to	TO	0
respective	respective	JJ	0
one	one	NN	0
of	of	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
lines	lines	NNS	0
of	of	IN	0
the	the	DT	0
bus	bus	NN	0
2	2	CD	0
.	.	.	0
The	The	DT	0
equalization	equalization	JJ	B-NP
circuit	circuit	NN	I-NP
perform	perform	VBP	0
processing	processing	VBG	B-NP
operation	operation	NN	I-NP
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
adaptive	adaptive	JJ	B-NP
phase	phase	NN	I-NP
equalization	equalization	NN	I-NP
)	)	-RRB-	0
which	which	WDT	0
collectively	collectively	RB	0
control	control	VB	0
the	the	DT	0
timing	timing	NN	0
of	of	IN	0
data	data	NNS	0
transmitted	transmitted	VBN	0
on	on	IN	0
and	and	CC	0
received	received	VBN	0
from	from	IN	0
the	the	DT	0
bus	bus	NN	0
.	.	.	0
For	For	IN	0
illustrative	illustrative	JJ	B-NP
purpose	purpose	NN	I-NP
,	,	,	0
the	the	DT	0
structure	structure	NN	0
of	of	IN	0
one	one	CD	0
equalization	equalization	JJ	B-NP
circuit	circuit	NN	I-NP
is	is	VBZ	0
shown	shown	VBN	0
with	with	IN	0
the	the	DT	0
understanding	understanding	NN	0
that	that	IN	0
the	the	DT	0
other	other	JJ	0
equalization	equalization	JJ	B-NP
circuit	circuit	NN	I-NP
may	may	MD	0
have	have	VB	0
the	the	DT	0
same	same	JJ	0
or	or	CC	0
similar	similar	JJ	0
structure	structure	NN	0
.	.	.	0
In	In	IN	0
other	other	JJ	0
embodiments	embodiments	NN	0
,	,	,	0
the	the	DT	0
equalization	equalization	JJ	B-NP
circuit	circuit	NN	I-NP
may	may	MD	0
differ	differ	VB	0
.	.	.	0
Each	Each	DT	0
phase	phase	NN	0
equalization	equalization	NN	0
circuit	circuit	NN	0
includes	includes	VBZ	0
an	an	DT	0
outbound	outbound	JJ	0
multiplexer	multiplexer	NN	B-NP
latch	latch	VBP	0
14	14	CD	0
and	and	CC	0
a	a	DT	0
transmit	transmit	JJ	0
clock	clock	NN	0
offset	offset	VBN	0
timing	timing	NN	0
circuit	circuit	NN	0
13	13	CD	0
.	.	.	0
Data	Data	NNS	0
from	from	IN	0
the	the	DT	0
core	core	NN	0
,	,	,	0
or	or	CC	0
otherwise	otherwise	RB	0
received	received	VBN	0
by	by	IN	0
or	or	CC	0
for	for	IN	0
transmission	transmission	NN	B-NP
on	on	IN	0
the	the	DT	0
bus	bus	NN	0
,	,	,	0
is	is	VBZ	0
sent	sent	VBN	0
from	from	IN	0
the	the	DT	0
latch	latch	NN	0
through	through	IN	0
analog	analog	JJ	0
driver	driver	NN	0
circuitry	circuitry	VBD	0
18	18	CD	0
to	to	TO	0
a	a	DT	0
respective	respective	JJ	0
one	one	NN	0
of	of	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
external	external	JJ	B-NP
pin	pin	NN	I-NP
or	or	CC	0
pads	pads	NN	0
.	.	.	0
The	The	DT	0
latch	latch	NN	0
is	is	VBZ	0
controlled	controlled	VBN	0
by	by	IN	0
a	a	DT	0
clock	clock	NN	0
signal	signal	NN	0
which	which	WDT	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
may	may	MD	0
originate	originate	VB	0
from	from	IN	0
a	a	DT	0
delay-locked	delay-locked	JJ	0
loop	loop	JJ	0
circuit	circuit	NN	0
20	20	CD	0
.	.	.	0
The	The	DT	0
clock	clock	NN	0
signal	signal	NN	0
determines	determines	VBZ	0
when	when	WRB	0
the	the	DT	0
data	data	NN	0
is	is	VBZ	0
sent	sent	VBN	0
through	through	IN	0
the	the	DT	0
latch	latch	NN	0
.	.	.	0
A	A	DT	0
compensated	compensated	JJ	0
delay	delay	NN	B-NP
line	line	NN	I-NP
25	25	CD	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
to	to	TO	0
control	control	VB	0
the	the	DT	0
timing	timing	NN	0
of	of	IN	0
a	a	DT	0
clock	clock	NN	0
signal	signal	NN	0
edge	edge	NN	0
that	that	WDT	0
controls	controls	VBZ	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
data	data	NNS	0
from	from	IN	0
the	the	DT	0
latch	latch	NN	0
.	.	.	0
By	By	IN	0
controlling	controlling	VBG	0
the	the	DT	0
timing	timing	NN	0
of	of	IN	0
this	this	DT	0
edge	edge	NN	0
,	,	,	0
the	the	DT	0
data	data	NN	0
is	is	VBZ	0
shifted	shifted	VBN	0
in	in	IN	0
time	time	NN	0
in	in	IN	0
a	a	DT	0
way	way	NN	0
that	that	IN	0
suppresses	suppresses	JJ	0
noise	noise	NN	0
including	including	VBG	0
but	but	CC	0
not	not	RB	0
necessarily	necessarily	RB	0
limited	limited	VBN	0
to	to	TO	0
inter-symbol	inter-symbol	JJ	B-NP
interference	interference	NN	I-NP
(	(	-LRB-	0
ISI	ISI	NNP	B-NP
)	)	-RRB-	0
.	.	.	0
In	In	IN	0
accordance	accordance	NN	0
with	with	IN	0
one	one	CD	0
embodiment	embodiment	NN	0
,	,	,	0
each	each	DT	0
equalization	equalization	JJ	0
circuit	circuit	NN	0
5a-5n	5a-5n	NN	0
controls	controls	VBZ	0
the	the	DT	0
time	time	NN	B-NP
shift	shift	NN	I-NP
for	for	IN	0
a	a	DT	0
respective	respective	JJ	0
one	one	NN	0
of	of	IN	0
the	the	DT	0
pins	pins	NNS	0
(	(	-LRB-	0
or	or	CC	0
data	data	NN	0
bits	bits	NNS	0
)	)	-RRB-	0
using	using	VBG	0
a	a	DT	0
pattern	pattern	NN	B-NP
detector	detector	NN	I-NP
and	and	CC	0
local	local	JJ	0
look-up	look-up	JJ	0
table	table	NN	0
11	11	CD	0
,	,	,	0
which	which	WDT	0
are	are	VBP	0
coupled	coupled	VBN	0
in	in	IN	0
tandem	tandem	VBG	0
to	to	TO	0
the	the	DT	0
transmit	transmit	JJ	0
clock	clock	NN	0
offset	offset	VBN	0
timing	timing	NN	0
circuit	circuit	NN	0
.	.	.	0
The	The	DT	0
pattern	pattern	NN	B-NP
detector	detector	NN	I-NP
detects	detects	VBP	0
a	a	DT	0
bit	bit	NN	0
pattern	pattern	NN	0
in	in	IN	0
the	the	DT	0
data	data	NNS	0
and	and	CC	0
the	the	DT	0
local	local	JJ	0
look-up	look-up	JJ	0
table	table	NN	B-NP
store	store	NN	I-NP
information	information	NN	I-NP
which	which	WDT	0
controls	controls	VBZ	0
the	the	DT	0
generation	generation	NN	0
of	of	IN	0
a	a	DT	0
clock	clock	NN	0
offset	offset	VBN	0
signal	signal	NN	0
from	from	IN	0
circuit	circuit	NN	0
13	13	CD	0
.	.	.	0
The	The	DT	0
clock	clock	NN	0
offset	offset	VBN	0
signal	signal	NN	0
,	,	,	0
in	in	IN	0
turn	turn	NN	0
,	,	,	0
controls	controls	VBZ	0
the	the	DT	0
transmission	transmission	NN	B-NP
timing	timing	NN	I-NP
of	of	IN	0
data	data	NNS	0
on	on	IN	0
the	the	DT	0
bus	bus	NN	0
.	.	.	0
Together	Together	RB	0
,	,	,	0
circuits	circuits	CD	0
11	11	CD	0
through	through	IN	0
14	14	CD	0
apply	apply	JJ	0
phase	phase	NN	0
equalization	equalization	NN	0
to	to	TO	0
the	the	DT	0
bit	bit	NN	0
data	data	NNS	0
that	that	IN	0
adaptively	adaptively	JJ	0
compensates	compensates	NN	0
for	for	IN	0
real-time	real-time	JJ	B-NP
duty-cycle	duty-cycle	JJ	I-NP
mismatch	mismatch	NN	I-NP
that	that	WDT	0
causes	causes	VBZ	0
inter-symbol	inter-symbol	JJ	B-NP
interference	interference	NN	I-NP
.	.	.	0
More	More	RBR	0
specifically	specifically	RB	0
,	,	,	0
the	the	DT	0
adaptive	adaptive	JJ	B-NP
phase	phase	NN	I-NP
equalization	equalization	NN	I-NP
is	is	VBZ	0
performed	performed	VBN	0
by	by	IN	0
adjusting	adjusting	VBG	0
the	the	DT	0
phase	phase	NN	0
of	of	IN	0
the	the	DT	0
data	data	NNS	0
transferred	transferred	VBN	0
to	to	TO	0
(	(	-LRB-	0
or	or	CC	0
received	received	VBN	0
from	from	IN	0
)	)	-RRB-	0
the	the	DT	0
bus	bus	NN	0
based	based	VBN	0
on	on	IN	0
a	a	DT	0
pattern	pattern	NN	0
of	of	IN	0
bits	bits	NNS	0
detected	detected	VBD	0
in	in	IN	0
the	the	DT	0
data	data	NNS	0
.	.	.	0
This	This	DT	0
phase	phase	NN	0
adjustment	adjustment	NN	0
reduces	reduces	VBZ	0
the	the	DT	0
mismatch	mismatch	NN	B-NP
and	and	CC	0
suppresses	suppresses	JJ	0
noise	noise	NN	0
(	(	-LRB-	0
inter	inter	NN	B-NP
symbol	symbol	NN	I-NP
interference	interference	NN	I-NP
)	)	-RRB-	0
on	on	IN	0
the	the	DT	0
front-side	front-side	JJ	B-NP
bus	bus	NN	I-NP
transmission	transmission	NN	I-NP
line	line	NN	I-NP
,	,	,	0
thereby	thereby	RB	0
allowing	allowing	VBG	0
for	for	IN	0
a	a	DT	0
wider	wider	JJR	0
TCO	TCO	JJ	B-NP
margin	margin	NN	I-NP
window	window	NN	I-NP
and	and	CC	0
enhanced	enhanced	JJ	0
system	system	NN	B-NP
performance	performance	NN	I-NP
.	.	.	0
In	In	IN	0
one	one	CD	0
illustrative	illustrative	JJ	B-NP
application	application	NN	I-NP
,	,	,	0
this	this	DT	0
form	form	NN	0
of	of	IN	0
equalization	equalization	NN	B-NP
may	may	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
realize	realize	VB	0
both	both	DT	0
source	source	NN	0
synchronous	synchronous	NNS	0
and	and	CC	0
common	common	JJ	0
clock	clock	NN	B-NP
timing	timing	NN	I-NP
optimization	optimization	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
2	2	CD	0
shows	shows	NNS	0
one	one	CD	0
possible	possible	JJ	0
implementation	implementation	NN	B-NP
of	of	IN	0
the	the	DT	0
bit	bit	NN	0
pattern	pattern	NN	0
detector	detector	NN	0
and	and	CC	0
local	local	JJ	0
look-up	look-up	JJ	0
table	table	NN	0
.	.	.	0
This	This	DT	0
circuit	circuit	NN	0
is	is	VBZ	0
coupled	coupled	VBN	0
to	to	TO	0
or	or	CC	0
may	may	MD	0
form	form	VB	0
part	part	NN	0
of	of	IN	0
a	a	DT	0
bit	bit	NN	0
pattern	pattern	NN	0
detector	detector	NN	0
which	which	WDT	0
has	has	VBZ	0
eight	eight	CD	0
flip-flop	flip-flop	NN	B-NP
1211-1218	1211-1218	NN	0
connected	connected	VBN	0
in	in	IN	0
series	series	NN	0
and	and	CC	0
which	which	WDT	0
operates	operates	VBZ	0
in	in	IN	0
a	a	DT	0
manner	manner	NN	0
similar	similar	JJ	0
to	to	TO	0
the	the	DT	0
detector	detector	NN	0
discussed	discussed	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
.	.	.	0
Together	Together	RB	0
,	,	,	0
the	the	DT	0
flip-flops	flip-flops	JJ	B-NP
store	store	NN	I-NP
a	a	DT	0
history	history	NN	0
of	of	IN	0
data	data	NNS	0
bits	bits	VBP	0
received	received	VBN	0
from	from	IN	0
a	a	DT	0
respective	respective	JJ	0
one	one	NN	0
of	of	IN	0
the	the	DT	0
bus	bus	NN	B-NP
signal	signal	NN	I-NP
line	line	NN	I-NP
.	.	.	0
Signal	Signal	NNP	0
125	125	CD	0
corresponds	corresponds	NN	0
to	to	TO	0
the	the	DT	0
newest	newest	JJS	0
bits	bits	NNS	0
of	of	IN	0
the	the	DT	0
data	data	NN	0
stream	stream	NN	0
.	.	.	0
The	The	DT	0
table	table	NN	0
itself	itself	PRP	0
is	is	VBZ	0
formed	formed	VBN	0
from	from	IN	0
an	an	DT	0
enable	enable	JJ	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
122	122	CD	0
which	which	WDT	0
generates	generates	VBZ	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
enable	enable	JJ	0
signals	signals	NNS	0
(	(	-LRB-	0
en0-en6	en0-en6	NNP	B-NP
)	)	-RRB-	0
in	in	IN	0
association	association	NN	0
with	with	IN	0
a	a	DT	0
respective	respective	JJ	0
number	number	NN	0
of	of	IN	0
predetermined	predetermined	JJ	0
bit	bit	NN	0
patterns	patterns	NNS	0
.	.	.	0
Detection	Detection	NNP	0
of	of	IN	0
the	the	DT	0
bit	bit	NN	0
patterns	patterns	NNS	0
may	may	MD	0
be	be	VB	0
performed	performed	VBN	0
using	using	VBG	0
an	an	DT	0
array	array	NN	0
of	of	IN	0
logic	logic	NN	0
gates	gates	NNS	0
having	having	VBG	B-NP
input	input	NN	I-NP
coupled	coupled	VBN	0
to	to	TO	0
different	different	JJ	0
flip-flop	flip-flop	JJ	B-NP
output	output	NN	I-NP
combination	combination	NN	I-NP
.	.	.	0
These	These	DT	0
logic	logic	NN	0
gates	gates	NNS	0
may	may	MD	0
generate	generate	VB	0
the	the	DT	0
enable	enable	JJ	0
signals	signals	NNS	0
in	in	IN	0
a	a	DT	0
manner	manner	NN	0
analogous	analogous	NN	0
to	to	TO	0
the	the	DT	0
AND	AND	NNP	0
gates	gates	NNS	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
the	the	DT	0
enable	enable	JJ	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
may	may	MD	0
include	include	VB	0
seven	seven	CD	0
AND	AND	CC	0
gates	gates	NNS	0
having	having	VBG	B-NP
input	input	NN	I-NP
coupled	coupled	VBN	0
to	to	TO	0
flip-flop	flip-flop	JJ	B-NP
output	output	NN	I-NP
that	that	WDT	0
respectively	respectively	RB	0
correspond	correspond	VB	0
to	to	TO	0
the	the	DT	0
entries	entries	NNS	0
in	in	IN	0
the	the	DT	0
bit	bit	NN	0
pattern	pattern	NN	0
column	column	NN	0
of	of	IN	0
the	the	DT	0
table	table	NN	0
.	.	.	0
In	In	IN	0
operation	operation	NN	0
,	,	,	0
the	the	DT	0
data	data	NN	0
bits	bits	NNS	0
are	are	VBP	0
shifted	shifted	VBN	0
through	through	IN	0
the	the	DT	0
chain	chain	NN	0
of	of	IN	0
flip-flop	flip-flop	NN	B-NP
by	by	IN	0
a	a	DT	0
clock	clock	NN	0
signal	signal	NN	0
126	126	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
flip-flop	flip-flop	NN	B-NP
q	q	NN	I-NP
output	output	NN	I-NP
are	are	VBP	0
input	input	VBN	0
into	into	IN	0
the	the	DT	0
enable	enable	JJ	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
.	.	.	0
The	The	DT	0
selection	selection	NN	B-NP
circuit	circuit	NN	I-NP
output	output	NN	I-NP
one	one	CD	0
of	of	IN	0
the	the	DT	0
enable	enable	JJ	0
selection	selection	NN	B-NP
signal	signal	JJ	I-NP
(	(	-LRB-	0
en0-en6	en0-en6	NNP	B-NP
)	)	-RRB-	0
based	based	VBN	0
on	on	IN	0
the	the	DT	0
detected	detected	JJ	0
bit	bit	NN	0
pattern	pattern	NN	0
.	.	.	0
The	The	DT	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
,	,	,	0
en0	en0	NNP	B-NP
,	,	,	0
is	is	VBZ	0
indicative	indicative	VBN	0
of	of	IN	0
a	a	DT	0
default	default	NN	B-NP
value	value	NN	I-NP
with	with	IN	0
subsequent	subsequent	JJ	0
signals	signals	NNS	0
corresponding	corresponding	JJ	0
to	to	TO	0
the	the	DT	0
designated	designated	JJ	0
bit	bit	NN	0
patterns	patterns	NNS	0
in	in	IN	0
the	the	DT	0
table	table	NN	0
.	.	.	0
While	While	IN	0
seven	seven	CD	0
enable	enable	CD	0
signals	signals	NNS	0
are	are	VBP	0
shown	shown	VBN	0
,	,	,	0
a	a	DT	0
different	different	JJ	0
number	number	NN	0
of	of	IN	0
enable	enable	JJ	0
signals	signals	NNS	0
may	may	MD	0
be	be	VB	0
generated	generated	VBN	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
.	.	.	0
The	The	DT	0
enable	enable	JJ	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
from	from	IN	0
circuit	circuit	NN	0
122	122	CD	0
determines	determines	VBZ	0
a	a	DT	0
phase-shift	phase-shift	JJ	B-NP
value	value	NN	I-NP
output	output	NN	I-NP
from	from	IN	0
a	a	DT	0
shift-selection	shift-selection	JJ	B-NP
circuit	circuit	NN	I-NP
124	124	CD	0
;	;	:	0
that	that	WDT	0
is	is	VBZ	0
,	,	,	0
each	each	DT	0
enable	enable	JJ	0
selection	selection	NN	0
signals	signals	VBZ	0
en1-en6	en1-en6	CD	B-NP
selects	selects	CD	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
phase-shift	phase-shift	JJ	B-NP
value	value	NN	I-NP
,	,	,	0
Shift0	Shift0	CD	B-NP
2	2	CD	0
:	:	:	0
0	0	CD	0
to	to	TO	0
Shift5	Shift5	CD	B-NP
2	2	CD	0
:	:	:	0
0	0	CD	0
,	,	,	0
and	and	CC	0
default	default	NN	0
enable	enable	NN	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
en0	en0	CD	I-NP
selects	selects	JJ	0
default	default	NN	B-NP
value	value	NN	I-NP
000	000	CD	0
.	.	.	0
These	These	DT	0
values	values	NNS	0
correspond	correspond	VBP	0
to	to	TO	0
one	one	CD	B-NP
generated	generated	VBN	0
by	by	IN	0
logic	logic	NN	B-NP
circuitry	circuitry	VBD	0
123	123	CD	0
,	,	,	0
which	which	WDT	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
from	from	IN	0
a	a	DT	0
flip-flop	flip-flop	NN	B-NP
matrix	matrix	NN	I-NP
.	.	.	0
The	The	DT	0
flip-flop	flip-flop	NN	B-NP
in	in	IN	0
each	each	DT	0
column	column	NN	0
of	of	IN	0
the	the	DT	0
matrix	matrix	NN	B-NP
are	are	VBP	0
coupled	coupled	VBN	0
to	to	TO	0
a	a	DT	0
respective	respective	JJ	0
bit	bit	NN	0
of	of	IN	0
input	input	NN	B-NP
data	data	NN	I-NP
,	,	,	0
e.g.	e.g.	NNP	0
,	,	,	0
D0	D0	NNP	0
,	,	,	0
D1	D1	NNP	0
,	,	,	0
D2	D2	NNP	0
,	,	,	0
.	.	NNP	0
.	.	NNP	0
.	.	NNP	0
,	,	,	0
Dn	Dn	NNP	B-NP
.	.	.	0
The	The	DT	0
enable	enable	JJ	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
selects	selects	VBZ	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
one	one	CD	0
of	of	IN	0
these	these	DT	0
flip-flop	flip-flop	NN	B-NP
for	for	IN	0
each	each	DT	0
bit	bit	NN	0
to	to	TO	0
generate	generate	VB	0
a	a	DT	0
phase-shift	phase-shift	JJ	B-NP
value	value	NN	I-NP
which	which	WDT	0
corresponds	corresponds	VBZ	0
to	to	TO	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
local	local	JJ	0
look-up	look-up	JJ	0
table	table	NN	0
.	.	.	0
Shift-selection	Shift-selection	JJ	B-NP
circuit	circuit	NN	I-NP
124	124	CD	0
may	may	MD	0
be	be	VB	0
a	a	DT	0
multiplexer	multiplexer	NN	B-NP
or	or	CC	0
some	some	DT	0
other	other	JJ	0
signal	signal	NN	B-NP
selection	selection	NN	I-NP
circuit	circuit	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
3	3	CD	0
shows	shows	NNS	0
another	another	DT	0
possible	possible	JJ	0
implementation	implementation	NN	B-NP
of	of	IN	0
the	the	DT	0
bit	bit	NN	0
pattern	pattern	NN	0
detector	detector	NN	0
.	.	.	0
This	This	DT	0
detector	detector	NN	0
includes	includes	VBZ	0
a	a	DT	0
chain	chain	NN	0
of	of	IN	0
flip-flop	flip-flop	NN	B-NP
1111	1111	CD	0
to	to	TO	0
111n	111n	CD	0
and	and	CC	0
a	a	DT	0
number	number	NN	0
of	of	IN	0
logic	logic	NN	0
gates	gates	NNS	0
112-114	112-114	VBP	0
coupled	coupled	VBN	0
to	to	TO	0
receive	receive	VB	0
different	different	JJ	0
flip-flop	flip-flop	NN	B-NP
output	output	NN	I-NP
combination	combination	NN	I-NP
.	.	.	0
The	The	DT	0
flip-flop	flip-flop	JJ	B-NP
chain	chain	NN	I-NP
holds	holds	VBZ	0
a	a	DT	0
copy	copy	NN	0
of	of	IN	0
the	the	DT	0
data	data	NN	0
bits	bits	NNS	0
on	on	IN	0
the	the	DT	0
bus	bus	NN	0
for	for	IN	0
the	the	DT	0
last	last	JJ	0
n	n	JJ	B-NP
clock	clock	NN	I-NP
cycle	cycle	NN	I-NP
.	.	.	0
The	The	DT	0
newest	newest	JJS	0
bits	bits	NNS	0
of	of	IN	0
the	the	DT	0
data	data	NN	0
stream	stream	NNS	0
are	are	VBP	0
received	received	VBN	0
by	by	IN	0
flip-flop	flip-flop	JJ	B-NP
1111	1111	CD	0
,	,	,	0
and	and	CC	0
these	these	DT	0
bits	bits	NNS	0
are	are	VBP	0
shifted	shifted	VBN	0
in	in	IN	0
time	time	NN	0
through	through	IN	0
the	the	DT	0
chain	chain	NN	0
based	based	VBN	0
on	on	IN	0
an	an	DT	0
input	input	NN	B-NP
data	data	NN	I-NP
clock	clock	NN	I-NP
signal	signal	NN	I-NP
.	.	.	0
The	The	DT	0
chain	chain	NN	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
effectively	effectively	RB	0
operates	operates	VBZ	0
as	as	IN	0
a	a	DT	0
short-term	short-term	JJ	0
memory	memory	NN	B-NP
for	for	IN	0
storing	storing	VBG	0
a	a	DT	0
history	history	NN	0
of	of	IN	0
bits	bits	NNS	0
received	received	VBD	0
on	on	IN	0
a	a	DT	0
respective	respective	JJ	0
one	one	NN	0
of	of	IN	0
the	the	DT	0
bus	bus	NN	B-NP
line	line	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
example	example	NN	0
,	,	,	0
n	n	NN	0
equals	equals	VBZ	0
6	6	CD	0
and	and	CC	0
the	the	DT	0
logic	logic	NN	0
gates	gates	NNS	0
are	are	VBP	0
AND	AND	CC	0
gates	gates	NNS	0
.	.	.	0
In	In	IN	0
other	other	JJ	0
embodiments	embodiments	NN	0
,	,	,	0
n	n	NNS	0
may	may	MD	0
be	be	VB	0
a	a	DT	0
number	number	NN	0
higher	higher	JJR	0
or	or	CC	0
lower	lower	JJR	0
than	than	IN	0
6	6	CD	0
and	and	CC	0
the	the	DT	0
AND	AND	NNP	0
gates	gates	NNS	0
may	may	MD	0
be	be	VB	0
replaced	replaced	VBN	0
or	or	CC	0
supplemented	supplemented	NN	0
with	with	IN	0
other	other	JJ	0
logic	logic	NN	B-NP
circuit	circuit	NN	I-NP
.	.	.	0
In	In	IN	0
operation	operation	NN	0
,	,	,	0
logic	logic	NN	0
gates	gates	NNS	0
112-114	112-114	RB	0
search	search	VB	0
the	the	DT	0
data	data	NNS	0
to	to	TO	0
detect	detect	VB	0
predetermined	predetermined	VBN	B-NP
bit	bit	NN	I-NP
pattern	pattern	NN	I-NP
received	received	VBD	0
over	over	IN	0
time	time	NN	0
.	.	.	0
These	These	DT	0
bit	bit	NN	0
patterns	patterns	NNS	0
may	may	MD	0
be	be	VB	0
one	one	CD	B-NP
that	that	WDT	0
are	are	VBP	0
to	to	TO	0
be	be	VB	0
phase	phase	NN	0
equalized	equalized	NN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
present	present	JJ	0
embodiment	embodiment	NN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
example	example	NN	0
,	,	,	0
three	three	CD	0
bit	bit	NN	0
patterns	patterns	NNS	0
are	are	VBP	0
detected	detected	VBN	0
:	:	:	0
0110xx	0110xx	CD	0
,	,	,	0
01110x	01110x	NNP	0
,	,	,	0
and	and	CC	0
011110	011110	CD	0
.	.	.	0
In	In	IN	0
other	other	JJ	0
embodiments	embodiments	NN	0
,	,	,	0
different	different	JJ	0
bit	bit	NN	0
patterns	patterns	NNS	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
different	different	JJ	0
numbers	numbers	NNS	0
of	of	IN	0
bit	bit	NN	0
patterns	patterns	NNS	0
may	may	MD	0
be	be	VB	0
detected	detected	VBN	0
.	.	.	0
Detection	Detection	NNP	0
of	of	IN	0
zeros	zeros	NNS	0
in	in	IN	0
each	each	DT	0
bit	bit	NN	0
pattern	pattern	NN	0
may	may	MD	0
result	result	VB	0
from	from	IN	0
inverting	inverting	JJ	0
inputs	inputs	NNS	0
into	into	IN	0
the	the	DT	0
logic	logic	NN	0
gates	gates	NNS	0
.	.	.	0
When	When	WRB	0
the	the	DT	0
patterns	patterns	NNS	0
are	are	VBP	0
detected	detected	VBN	0
,	,	,	0
corresponding	corresponding	JJ	0
one	one	CD	B-NP
of	of	IN	0
the	the	DT	0
logic	logic	NN	0
gates	gates	NNS	0
generate	generate	VBP	0
enable	enable	JJ	0
signals	signals	NNS	0
,	,	,	0
en0	en0	NNP	B-NP
,	,	,	0
en1	en1	NNP	B-NP
,	,	,	0
and	and	CC	0
en2	en2	NNP	B-NP
.	.	.	0
These	These	DT	0
enable	enable	JJ	0
signals	signals	NNS	0
may	may	MD	0
each	each	RB	0
hold	hold	VB	0
a	a	DT	0
predetermined	predetermined	JJ	0
logical	logical	JJ	B-NP
value	value	NN	I-NP
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
a	a	DT	0
true	true	JJ	0
or	or	CC	0
high	high	JJ	0
value	value	NN	0
)	)	-RRB-	0
until	until	IN	0
a	a	DT	0
new	new	JJ	0
value	value	NN	0
causing	causing	VBG	0
a	a	DT	0
pattern	pattern	NN	B-NP
deviation	deviation	NN	I-NP
is	is	VBZ	0
clocked	clocked	VBN	0
into	into	IN	0
the	the	DT	0
flip-flop	flip-flop	JJ	B-NP
chain	chain	NN	I-NP
.	.	.	0
The	The	DT	0
enable	enable	JJ	0
signals	signals	NNS	0
control	control	VBP	0
the	the	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
local	local	JJ	0
look-up	look-up	JJ	0
table	table	NN	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
,	,	,	0
e.g.	e.g.	NNP	0
,	,	,	0
the	the	DT	0
bit	bit	NN	B-NP
pattern	pattern	NN	I-NP
detector	detector	NN	I-NP
filter	filter	NN	I-NP
through	through	IN	0
the	the	DT	0
data	data	NN	0
stream	stream	NN	0
and	and	CC	0
compares	compares	VBZ	0
the	the	DT	0
detected	detected	JJ	0
pattern	pattern	NN	0
to	to	TO	0
the	the	DT	0
local	local	JJ	0
look-up	look-up	JJ	0
table	table	NN	0
.	.	.	0
The	The	DT	0
local	local	JJ	0
look-up	look-up	JJ	0
table	table	NN	0
,	,	,	0
then	then	RB	0
,	,	,	0
generates	generates	VBZ	0
a	a	DT	0
phase-shift	phase-shift	JJ	B-NP
value	value	NN	I-NP
based	based	VBN	0
on	on	IN	0
a	a	DT	0
result	result	NN	0
of	of	IN	0
this	this	DT	0
comparison	comparison	NN	0
.	.	.	0
The	The	DT	0
local	local	JJ	0
look-up	look-up	JJ	0
table	table	NN	0
may	may	MD	0
be	be	VB	0
a	a	DT	0
memory	memory	NN	B-NP
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
RAM	RAM	NNP	0
)	)	-RRB-	0
that	that	IN	0
stores	stores	NNS	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
predetermined	predetermined	JJ	0
bit	bit	NN	0
patterns	patterns	NNS	0
in	in	IN	0
association	association	NN	0
with	with	IN	0
a	a	DT	0
respective	respective	JJ	0
number	number	NN	0
of	of	IN	0
clock	clock	NN	0
offset	offset	VBN	0
values	values	NNS	0
.	.	.	0
Because	Because	IN	0
the	the	DT	0
clock	clock	NN	0
offset	offset	VBN	0
values	values	NNS	0
control	control	VBP	0
the	the	DT	0
timing	timing	NN	0
of	of	IN	0
the	the	DT	0
data	data	NN	B-NP
output	output	NN	I-NP
,	,	,	0
these	these	DT	0
values	values	NNS	0
produce	produce	VBP	0
different	different	JJ	0
phase	phase	NN	0
shifts	shifts	NNS	0
in	in	IN	0
the	the	DT	0
data	data	NNS	0
which	which	WDT	0
,	,	,	0
when	when	WRB	0
properly	properly	RB	0
selected	selected	VBN	0
,	,	,	0
suppress	suppress	VBG	0
inter	inter	NN	B-NP
symbol	symbol	NN	I-NP
interference	interference	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
4	4	CD	0
shows	shows	NNS	0
one	one	CD	0
possible	possible	JJ	0
implementation	implementation	NN	B-NP
of	of	IN	0
the	the	DT	0
transmit	transmit	JJ	0
clock	clock	NN	0
offset	offset	VBN	0
circuit	circuit	NN	0
13	13	CD	0
.	.	.	0
Initially	Initially	RB	0
,	,	,	0
the	the	DT	0
clock	clock	NN	0
offset	offset	VBN	0
circuit	circuit	NN	0
may	may	MD	0
be	be	VB	0
selected	selected	VBN	0
to	to	TO	0
correspond	correspond	VB	0
to	to	TO	0
a	a	DT	0
default	default	NN	0
setting	setting	VBG	B-NP
output	output	NN	I-NP
from	from	IN	0
circuit	circuit	NN	0
210	210	CD	0
,	,	,	0
which	which	WDT	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
may	may	MD	0
be	be	VB	0
a	a	DT	0
register	register	NN	0
or	or	CC	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
.	.	.	0
The	The	DT	0
selection	selection	NN	0
is	is	VBZ	0
made	made	VBN	0
by	by	IN	0
a	a	DT	0
multiplexer	multiplexer	JJ	0
220	220	CD	0
in	in	IN	0
response	response	NN	0
to	to	TO	0
a	a	DT	0
first	first	JJ	0
value	value	NN	0
of	of	IN	0
default	default	NN	0
enable	enable	NN	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
en0	en0	CD	I-NP
output	output	NN	I-NP
from	from	IN	0
the	the	DT	0
look-up	look-up	JJ	0
table	table	NN	0
.	.	.	0
An	An	DT	0
adjustment	adjustment	NN	0
of	of	IN	0
the	the	DT	0
setting	setting	NN	0
is	is	VBZ	0
made	made	VBN	0
when	when	WRB	0
a	a	DT	0
phase-shift	phase-shift	JJ	B-NP
value	value	NN	I-NP
is	is	VBZ	0
output	output	NN	B-NP
from	from	IN	0
circuit	circuit	NN	0
124	124	CD	0
,	,	,	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
.	.	.	0
When	When	WRB	0
this	this	DT	0
occurs	occurs	NN	0
,	,	,	0
the	the	DT	0
phase-shift	phase-shift	JJ	B-NP
value	value	NN	I-NP
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
corresponding	corresponding	JJ	0
to	to	TO	0
a	a	DT	0
time-shift	time-shift	JJ	B-NP
value	value	NN	I-NP
)	)	-RRB-	0
is	is	VBZ	0
subtracted	subtracted	VBN	0
from	from	IN	0
the	the	DT	0
default	default	NN	B-NP
clock	clock	NN	I-NP
setting	setting	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
resulting	resulting	VBG	B-NP
phase-shift	phase-shift	JJ	I-NP
setting	setting	NN	I-NP
is	is	VBZ	0
selected	selected	VBN	0
for	for	IN	0
output	output	NN	B-NP
when	when	WRB	0
the	the	DT	0
logical	logical	JJ	B-NP
value	value	NN	I-NP
of	of	IN	0
enable	enable	JJ	0
selection	selection	NN	B-NP
signal	signal	NN	I-NP
en0	en0	CD	I-NP
change	change	NN	I-NP
to	to	TO	0
reflect	reflect	VB	0
that	that	IN	0
one	one	CD	0
of	of	IN	0
enable	enable	JJ	0
selection	selection	NN	0
signals	signals	VBZ	0
en1-en6	en1-en6	NNP	B-NP
has	has	VBZ	0
been	been	VBN	0
output	output	NN	B-NP
from	from	IN	0
the	the	DT	0
local	local	JJ	0
look-up	look-up	JJ	0
table	table	NN	0
122	122	CD	0
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
the	the	DT	0
phase-shift	phase-shift	JJ	B-NP
value	value	NN	I-NP
from	from	IN	0
circuit	circuit	NN	0
124	124	CD	0
may	may	MD	0
be	be	VB	0
passed	passed	VBN	0
through	through	IN	0
multiplexer	multiplexer	CD	B-NP
220	220	CD	0
as	as	IN	0
the	the	DT	0
phase-shift	phase-shift	JJ	B-NP
setting	setting	NN	I-NP
based	based	VBN	0
on	on	IN	0
the	the	DT	0
changed	changed	JJ	0
en0	en0	CD	B-NP
logical	logical	JJ	I-NP
value	value	NN	I-NP
.	.	.	0
The	The	DT	0
phase-shift	phase-shift	JJ	B-NP
setting	setting	NN	I-NP
output	output	NN	I-NP
from	from	IN	0
multiplexer	multiplexer	CD	B-NP
220	220	CD	0
is	is	VBZ	0
used	used	VBN	0
to	to	TO	0
select	select	VB	0
which	which	WDT	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
delayed	delayed	JJ	0
clock	clock	NN	0
values	values	NNS	0
from	from	IN	0
compensated	compensated	JJ	0
delay	delay	NN	B-NP
line	line	NN	I-NP
25	25	CD	0
are	are	VBP	0
to	to	TO	0
be	be	VB	0
transferred	transferred	VBN	0
through	through	IN	0
multiplexer	multiplexer	CD	B-NP
/	/	CD	I-NP
interpolator	interpolator	CD	I-NP
230	230	CD	0
.	.	.	0
The	The	DT	0
delayed	delayed	JJ	0
value	value	NN	0
is	is	VBZ	0
used	used	VBN	0
as	as	IN	0
a	a	DT	0
clock	clock	NN	0
signal	signal	NN	0
240	240	CD	0
for	for	IN	0
adjusting	adjusting	VBG	0
the	the	DT	0
time	time	NN	0
offset	offset	VBN	0
,	,	,	0
and	and	CC	0
thus	thus	RB	0
the	the	DT	0
phase-shift	phase-shift	JJ	B-NP
,	,	,	0
of	of	IN	0
a	a	DT	0
respective	respective	JJ	0
one	one	NN	0
of	of	IN	0
the	the	DT	0
data	data	NN	B-NP
bits	bits	JJ	I-NP
output	output	NN	I-NP
from	from	IN	0
outbound	outbound	JJ	0
multiplexer	multiplexer	NN	B-NP
latch	latch	VBP	0
14	14	CD	0
.	.	.	0
Returning	Returning	VBG	0
to	to	TO	0
FIG.	FIG.	CD	0
1	1	CD	0
,	,	,	0
a	a	DT	0
global	global	JJ	0
adaptive	adaptive	JJ	B-NP
phase	phase	NN	I-NP
equalization	equalization	NN	I-NP
circuit	circuit	NN	I-NP
30	30	CD	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
control	control	VB	0
the	the	DT	0
clock	clock	NN	0
offset	offset	VBN	0
values	values	NNS	0
in	in	IN	0
the	the	DT	0
equalization	equalization	JJ	B-NP
circuit	circuit	NN	I-NP
for	for	IN	0
all	all	DT	0
or	or	CC	0
a	a	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
data	data	NN	0
bits	bits	NNS	0
.	.	.	0
Circuit	Circuit	NNP	0
30	30	CD	0
performs	performs	VBZ	0
this	this	DT	0
function	function	NN	0
adaptively	adaptively	VBZ	0
based	based	VBN	0
on	on	IN	0
detection	detection	NN	0
of	of	IN	0
a	a	DT	0
signal	signal	NN	0
received	received	VBD	0
on	on	IN	0
a	a	DT	0
side-band	side-band	JJ	B-NP
pin	pin	NN	I-NP
of	of	IN	0
the	the	DT	0
data	data	NN	0
bus	bus	NN	0
.	.	.	0
This	This	DT	0
side-band	side-band	JJ	B-NP
pin	pin	NN	I-NP
may	may	MD	0
cycle	cycle	VB	0
through	through	IN	0
one	one	CD	0
or	or	CC	0
more	more	RBR	0
pre-programmed	pre-programmed	JJ	B-NP
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
test	test	NN	0
)	)	-RRB-	0
patterns	patterns	NNS	0
that	that	IN	0
model	model	NN	B-NP
ISI	ISI	NNP	I-NP
build-up	build-up	NN	I-NP
across	across	IN	0
all	all	DT	0
or	or	CC	0
a	a	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
data	data	NN	0
pins	pins	NNS	0
.	.	.	0
In	In	IN	0
performing	performing	VBG	0
this	this	DT	0
function	function	NN	0
,	,	,	0
the	the	DT	0
side-band	side-band	JJ	B-NP
pin	pin	NN	I-NP
may	may	MD	0
operate	operate	VB	0
like	like	IN	0
the	the	DT	0
other	other	JJ	0
gtl	gtl	NN	B-NP
pin	pin	NN	I-NP
except	except	IN	0
that	that	DT	0
equalization	equalization	JJ	B-NP
circuit	circuit	NN	I-NP
30	30	CD	0
may	may	MD	0
calculate	calculate	VB	0
an	an	DT	0
intended	intended	JJ	0
or	or	CC	0
optimal	optimal	JJ	0
transmit	transmit	JJ	0
timing	timing	NN	B-NP
offset	offset	NN	I-NP
which	which	WDT	0
cancels	cancels	VBZ	0
isi	isi	NN	B-NP
effect	effect	NN	I-NP
in	in	IN	0
the	the	DT	0
bus	bus	NN	B-NP
data	data	NN	I-NP
.	.	.	0
The	The	DT	0
patterns	patterns	NNS	0
may	may	MD	0
be	be	VB	0
fixed-length	fixed-length	JJ	B-NP
pattern	pattern	NN	I-NP
,	,	,	0
variable-length	variable-length	JJ	B-NP
pattern	pattern	NN	I-NP
,	,	,	0
or	or	CC	0
a	a	DT	0
combination	combination	NN	0
of	of	IN	0
both	both	DT	0
.	.	.	0
The	The	DT	0
global	global	JJ	0
equalization	equalization	JJ	B-NP
circuit	circuit	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
centering	centering	VBD	B-NP
controller	controller	CD	I-NP
time	time	NN	I-NP
from	from	IN	I-NP
clock	clock	NN	I-NP
to	to	IN	I-NP
out	out	IN	I-NP
31	31	CD	0
,	,	,	0
a	a	DT	0
pattern	pattern	NN	B-NP
generator	generator	VBD	I-NP
32	32	CD	0
,	,	,	0
a	a	DT	0
pattern	pattern	NN	B-NP
detector	detector	VBD	I-NP
33	33	CD	0
,	,	,	0
a	a	DT	0
global	global	JJ	0
look-up	look-up	JJ	0
table	table	NN	0
34	34	CD	0
,	,	,	0
a	a	DT	0
transmit	transmit	JJ	0
timing	timing	NN	0
adjust	adjust	NN	0
circuit	circuit	NN	0
35	35	CD	0
,	,	,	0
and	and	CC	0
an	an	DT	0
outbound	outbound	JJ	0
multiplexer	multiplexer	NN	B-NP
latch	latch	VBP	0
36	36	CD	0
.	.	.	0
An	An	DT	0
error-checking	error-checking	JJ	B-NP
circuit	circuit	NN	I-NP
37	37	CD	0
may	may	MD	0
also	also	RB	0
be	be	VB	0
included	included	VBN	0
for	for	IN	0
performing	performing	VBG	B-NP
error	error	NN	I-NP
detection	detection	NN	I-NP
and	and	CC	0
correction	correction	NN	0
for	for	IN	0
data	data	NNS	0
bits	bits	VBP	0
received	received	VBN	0
by	by	IN	0
the	the	DT	0
side-band	side-band	JJ	B-NP
pin	pin	NN	I-NP
,	,	,	0
e.g.	e.g.	NNP	0
,	,	,	0
in	in	IN	0
data	data	NNS	0
receive	receive	VBP	0
mode	mode	NN	0
.	.	.	0
The	The	DT	0
time	time	NN	B-NP
from	from	IN	I-NP
clock	clock	NN	I-NP
to	to	IN	I-NP
out	out	IN	I-NP
centering	centering	JJ	0
controller	controller	NN	0
makes	makes	VBZ	0
corresponding	corresponding	JJ	0
adjustments	adjustments	NNS	0
in	in	IN	0
the	the	DT	0
TCO	TCO	NNP	B-NP
window	window	NN	I-NP
based	based	VBN	0
on	on	IN	0
result	result	NN	B-NP
output	output	NN	I-NP
from	from	IN	0
the	the	DT	0
error	error	NN	B-NP
checking	checking	NN	I-NP
circuit	circuit	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
5	5	CD	0
shows	shows	NNS	0
one	one	CD	0
possible	possible	JJ	0
implementation	implementation	NN	B-NP
of	of	IN	0
the	the	DT	0
transmit	transmit	JJ	0
timing	timing	NN	0
adjust	adjust	NN	0
circuit	circuit	NN	0
.	.	.	0
This	This	DT	0
circuit	circuit	NN	0
includes	includes	VBZ	0
transmit	transmit	JJ	0
clock	clock	NN	B-NP
selection	selection	NN	I-NP
logic	logic	NN	I-NP
351	351	CD	0
,	,	,	0
a	a	DT	0
maximum	maximum	JJ	0
TCO	TCO	NNP	B-NP
clock	clock	NN	I-NP
setting	setting	VBG	0
circuit	circuit	NN	0
352	352	CD	0
,	,	,	0
a	a	DT	0
reference	reference	NN	B-NP
clock	clock	NN	I-NP
setting	setting	VBG	0
circuit	circuit	NN	0
353	353	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
clock	clock	NN	0
offset	offset	VBD	0
calculator	calculator	CD	0
354	354	CD	0
.	.	.	0
In	In	IN	0
operation	operation	NN	0
,	,	,	0
pattern	pattern	NN	B-NP
generator	generator	VBD	I-NP
32	32	CD	0
generates	generates	CD	0
one	one	CD	0
or	or	CC	0
more	more	RBR	0
pre-programmed	pre-programmed	JJ	B-NP
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
test	test	NN	0
)	)	-RRB-	0
bit	bit	NN	0
patterns	patterns	NNS	0
.	.	.	0
These	These	DT	0
patterns	patterns	NNS	0
may	may	MD	0
model	model	VB	0
ISI	ISI	NNP	B-NP
build-up	build-up	NN	I-NP
across	across	IN	0
one	one	CD	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
the	the	DT	0
data	data	NN	0
pins	pins	NNS	0
.	.	.	0
Examples	Examples	NNS	0
of	of	IN	0
these	these	DT	0
patterns	patterns	NNS	0
are	are	VBP	0
listed	listed	VBN	0
below	below	IN	0
:	:	:	0
000001	000001	LS	0
100001	100001	LS	0
X10001	X10001	SYM	0
XX1001	XX1001	SYM	0
XXX101	XXX101	SYM	0
In	In	IN	0
this	this	DT	0
pattern	pattern	NN	0
,	,	,	0
the	the	DT	0
variable	variable	JJ	0
X	X	NN	0
is	is	VBZ	0
used	used	VBN	0
to	to	TO	0
represent	represent	VB	0
any	any	DT	0
bit	bit	NN	0
value	value	NN	0
.	.	.	0
In	In	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
,	,	,	0
different	different	JJ	0
predetermined	predetermined	JJ	0
patterns	patterns	NNS	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
for	for	IN	0
modeling	modeling	VBG	B-NP
ISI	ISI	NNP	I-NP
build-up	build-up	NN	I-NP
or	or	CC	0
for	for	IN	0
modeling	modeling	VBG	0
other	other	JJ	0
features	features	NNS	0
of	of	IN	0
interest	interest	NN	0
.	.	.	0
