{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700465633684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700465633684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 13:03:53 2023 " "Processing started: Mon Nov 20 13:03:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700465633684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700465633684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off morse_encoder -c morse_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off morse_encoder -c morse_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700465633684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700465634203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700465634203 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "morse_encoder.v(45) " "Verilog HDL information at morse_encoder.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700465642620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dot DOT morse_encoder.v(3) " "Verilog HDL Declaration information at morse_encoder.v(3): object \"dot\" differs only in case from object \"DOT\" in the same scope" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700465642620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dash DASH morse_encoder.v(4) " "Verilog HDL Declaration information at morse_encoder.v(4): object \"dash\" differs only in case from object \"DASH\" in the same scope" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700465642620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file morse_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_encoder " "Found entity 1: morse_encoder" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700465642620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700465642620 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "disp4.v(5) " "Verilog HDL information at disp4.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "disp4.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/disp4.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700465642636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp4.v 1 1 " "Found 1 design units, including 1 entities, in source file disp4.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp4 " "Found entity 1: disp4" {  } { { "disp4.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/disp4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700465642636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700465642636 ""}
{ "Error" "EVRFX_VERI_TASK_WRONG_USAGE" "disp4 morse_encoder.v(74) " "Verilog HDL error at morse_encoder.v(74): \"disp4\" is not a task or void function" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 74 0 0 } }  } 0 10159 "Verilog HDL error at %2!s!: \"%1!s!\" is not a task or void function" 0 0 "Analysis & Synthesis" 0 -1 1700465642636 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/hdlprojectfinal/output_files/morse_encoder.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/hdlprojectfinal/output_files/morse_encoder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700465642651 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700465642690 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 20 13:04:02 2023 " "Processing ended: Mon Nov 20 13:04:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700465642690 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700465642690 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700465642690 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700465642690 ""}
