# 🛠️ HDL Bits Solutions Repository   <img src="https://hdlbits.01xz.net/images/logo270.png" alt="Logo" width="30" height="30">

Welcome to the **HDL Bits Solutions** repository! Stucked while solving HDL Bits problems. This space is dedicated to sharing solutions for the exercises on the HDL Bits website.

## Table of Contents 📋


- [Repository Structure](#repository-structure)
- [About HDL Bits](#about-hdl-bits)
- [Usage](#usage)
- [Contact](#contact)


## Repository Structure 🏗️
The repository is organized to make it easy to navigate and find the solutions you need:

> [!IMPORTANT]
> <details>
>   <summary>  <strong>1. Getting Started 👇🏼</strong> </summary>
>   
>   - 1.1. [Step One](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Getting%20Started/Step%20One)
>   - 1.2. [Zero](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Getting%20Started/Zero)
>     
> </details>
> <details>
>   <summary> <strong>2. Verilog Language 👇🏼</strong> </summary>
> 
>   - <details>
>     <summary> 2.1. <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics"> <b>Basic </b> </a> 🔻 </summary>
>     
>     - 2.1.1. [Simple wire](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/Simple%20wire)
>     - 2.1.2. [Four wires](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/Four%20wires)
>     - 2.1.3. [Inverter](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/Inverter)
>     - 2.1.4. [And Gate](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/And%20Gate)
>     - 2.1.5. [Nor Gate](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/Nor%20gate)
>     - 2.1.6. [Xnor Gate](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/Xnor%20gate)
>     - 2.1.7. [Declaring Wire](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/Declaring%20wire)
>     - 2.1.8. [7458 Chip](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Basics/7458%20chip)
>         
>     </details>
>   - <details>
>     <summary> 2.2. <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors"> <b>Vectors </b> </a> 🔻 </summary>
> 
>     - 2.2.1. [Vector](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector)
>     - 2.2.2. [Vector1](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector%201)
>     - 2.2.3. [Vector 2](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector%202)
>     - 2.2.4. [Vector gates](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector%20gates)
>     - 2.2.5. [Gate 4](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Gates%204)
>     - 2.2.6. [Vector 3](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector%203)
>     - 2.2.7. [Vector Reverse](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector%20Reverse)
>     - 2.2.8. [Vector 4](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/vector%204)
>     - 2.2.9. [Vector 5](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Vectors/Vector%205)
>       
>     </details>  
>   - <details>
>     <summary> 2.3. <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy"> <b>Modules Hierarchy </b> </a> 🔻 </summary>
> 
>     - 2.3.1. [Module ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Module)
>     - 2.3.2. [Module-Position ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Module-position)
>     - 2.3.3. [Module-Name ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Module-name)
>     - 2.3.4. [Module-Shift](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Module-shift)
>     - 2.3.5. [Module-Shift8](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Module-shift8)
>     - 2.3.6. [Adder 1 ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Adder%201)
>     - 2.3.7. [Adder 2 ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Adder%202)
>     - 2.3.8. [Carry Select Adder](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/Carry%20Select%20adder)
>     - 2.3.9. [Adder cum Subtractor](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy/adder-sub)
> 
>     </details>
>   - <details>
>     <summary> 2.4. <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Modules%20Hierarchy"> <b>Procedures </b> </a> 🔻 </summary>
> 
>     - 2.4.1. [Always Block - Combinational ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/Always%20Block-Combinational)
>     - 2.4.2. [Always Block - Clocked ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/Always%20Block-Clocked)
>     - 2.4.3. [If Statement ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/If%20statement)
>     - 2.4.4. [If latch ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/if%20latch)
>     - 2.4.5. [Case Statement](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/case%20statement)
>     - 2.4.6. [Priority Encoder](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/Priority%20encoder)
>     - 2.4.7. [Encoder with casez ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/Encoder%20with%20casez)
>     - 2.4.8. [Avoiding Latch](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/Procedures/Avoiding%20latch)
>     
>     </details>
>   - <details>
>     <summary> 2.5. <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features"> <b>More Verilog Feature </b> </a> 🔻 </summary>
> 
>     - 2.5.1. [Conditional Ternry Operators ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/Conditional%20Ternary%20Operaters)
>     - 2.5.2. [Reduction Operators ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/Reduction%20operators)
>     - 2.5.3. [Reduction- Even wider gates ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/Reduction-%20even%20wider%20gates)
>     - 2.5.4. [For loop vector reversal ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/For%20loop%20vector%20reversal)
>     - 2.5.5. [For loop population count](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/For%20loop%20population%20count)
>     - 2.5.6. [Generate- for loop adder](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/Generate%20for%20loop%20adder)
>     - 2.5.7. [Generate- for loop BCD Adder ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Verilog%20Language/More%20Verilog%20Features/Generate%20for%20loop%20BCD%20adder)
>     
>     </details>
>   
> </details>

<details>
  <summary> <strong>3. Circuits 👇🏼</strong> </summary>
  
   - <details>
       <summary> 3.1. <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic"> <b>Combinational Logic </b> </a> 🔻 </summary>
    
       - <details>
           <summary>3.1.1 <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates"> <b>Basic Gates </b> </a> 🔻 </summary>
         
         - 3.1.1.1. [Wire](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Wire)
         - 3.1.1.2. [Ground](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Ground)
         - 3.1.1.3. [NOR Gate](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Nor%20Gate)
         - 3.1.1.4. [Another Gate](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Another%20Gate)
         - 3.1.1.5. [Two Gates](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Two%20Gates)
         - 3.1.1.6. [More Logic Gate](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/More%20logic%20gates)
         - 3.1.1.7. [7420 Chip](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/7420)
         - 3.1.1.8. [Truth Table](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Truth%20Table)
         - 3.1.1.9. [Two Bit Equality](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Two-Bit%20Equality)
         - 3.1.1.10. [Sample Circuit A](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Sample%20Circuit%20A)
         - 3.1.1.11. [Sample Circuit B](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Sample%20circuit%20B)
         - 3.1.1.12. [Combine A and B](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Combine%20A%20and%20B)
         - 3.1.1.13. [Ring or Vibrate?](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Ring%20or%20Vibrate)
         - 3.1.1.14. [Thermostat](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Thermostat)
         - 3.1.1.15. [Population Counter](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Population%20Count)
         - 3.1.1.16. [Gate and Vector](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Gate%20and%20Vector)
         - 3.1.1.17. [Even Longer Vector](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Basic%20Gates/Even%20longer%20Vector)
             
         </details>
       - <details>
           <summary>3.1.2 <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Multiplexers"> <b>Multiplexer </b> </a> 🔻</summary>
         
         - 3.1.2.1. [2 to 1 Multiplexer](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Multiplexers/2%20to%201%20MUX)
         - 3.1.2.2. [2 to 1 Bus Multiplexer](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Multiplexers/2%20to%201%20Bus%20MUX)
         - 3.1.2.3. [9 to 1 Multiplexer](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Multiplexers/9%20to%201%20MUX)
         - 3.1.2.4. [256 to 1 MUX](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Multiplexers/256%20to%201%20MUX)
         - 3.1.2.5. [256 to 1 4-bit MUX ](https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Multiplexers/256%20to%201%204-bit%20MUX)
         
          
         </details>
       - <details>
           <summary>3.1.3 <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/Arithemetic%20Circuits"> <b>Arithematic Circuits </b> </a> 🔻</summary>
         
         - 3.1.3.1. [Half Adder](<Circuits/Combinational Logic/Arithemetic Circuits/01. Half Adder>)
         - 3.1.3.2. [Full Adder](<Circuits/Combinational Logic/Arithemetic Circuits/02. Full Adder>)
         - 3.1.3.3. [3-bit Binary Adder](<Circuits/Combinational Logic/Arithemetic Circuits/03. 3-bit Binary Adder>)
         - 3.1.3.4. [Adder](<Circuits/Combinational Logic/Arithemetic Circuits/04. Adder>)
         - 3.1.3.5. [Signed Addition Overflow](<Circuits/Combinational Logic/Arithemetic Circuits/05. Signed addition Overflow>)
         - 3.1.3.6. [100-bit Binary Adder](<Circuits/Combinational Logic/Arithemetic Circuits/06. Adder 100>)
         - 3.1.3.7. [4-bit BCD Adder](<Circuits/Combinational Logic/Arithemetic Circuits/07. 4-bit BCD Adder>)
  
         </details>
       - <details>
           <summary>3.1.4 <a href="https://github.com/Nidhinchandran47/HDLbits-Solutions/tree/main/Circuits/Combinational%20Logic/K-maps%20to%20Circuit"> <b>K-Maps to Circuit </b> </a> 🔻</summary>
         
         - 3.1.4.1. [3 Variable](<Circuits/Combinational Logic/K-maps to Circuit/01. 3 Variable>)
         - 3.1.4.2. [4 Variable 1](<Circuits/Combinational Logic/K-maps to Circuit/02. 4 Variable 1>)
         - 3.1.4.3. [4 Variable 2](<Circuits/Combinational Logic/K-maps to Circuit/03. 4 Variavle 2>)
         - 3.1.4.4. [4 Variavle 3](<Circuits/Combinational Logic/K-maps to Circuit/04. 4 Variavle 3>)
         - 3.1.4.5. [Minimum SOP and POS](<Circuits/Combinational Logic/K-maps to Circuit/05. Minimum SOP and POS>)
         - 3.1.4.6. [K-Map 1](<Circuits/Combinational Logic/K-maps to Circuit/06. K-Map 1>)
         - 3.1.4.7. [K-Map 2](<Circuits/Combinational Logic/K-maps to Circuit/07. K-Map 2>)
         - 3.1.4.8. [K-Map implemented with MUX](<Circuits/Combinational Logic/K-maps to Circuit/08. K-map with MUX>)
         
         </details>

   
   - <details>
       <summary> 3.2. <a href=""> <b>Sequential Logic </b> </a> 🔻 </summary>
    
       - <details>
           <summary>3.2.1 <a href=""> <b>Latches and Flip-Flops </b> </a> 🔻 </summary>
         
         - 3.2.1.1. [D flip-flop](<Circuits/Sequential Logic/Latches and Flip-Flops/01. D Flip-Flop>)
         - 3.2.1.2. [D flip-flops](<Circuits/Sequential Logic/Latches and Flip-Flops/02. D Flip-Flops>)
         - 3.2.1.3. [DFF with Reset](<Circuits/Sequential Logic/Latches and Flip-Flops/03. D Flip-Flops with reset>)
         - 3.2.1.4. [DFF with Reset Value](<Circuits/Sequential Logic/Latches and Flip-Flops/04. D Flip-Flop with reset value>)
         - 3.2.1.5. [DFF with Asynchronous Reset](<Circuits/Sequential Logic/Latches and Flip-Flops/05. DFF with asynchronous reset>)
         - 3.2.1.6. [DFF with Enable](<Circuits/Sequential Logic/Latches and Flip-Flops/06. DFF with byte enable>)
         - 3.2.1.7. [D Latch](<Circuits/Sequential Logic/Latches and Flip-Flops/07. D Latch>)
         - 3.2.1.8. [DFF 1](<Circuits/Sequential Logic/Latches and Flip-Flops/08. DFF 1>)
         - 3.2.1.9. [DFF 2](<Circuits/Sequential Logic/Latches and Flip-Flops/09. DFF 2>)
         - 3.2.1.10. [DFF + Gate](<Circuits/Sequential Logic/Latches and Flip-Flops/10. DFF + Gate>) 
         - 3.2.1.11. [MUX + DFF 1](<Circuits/Sequential Logic/Latches and Flip-Flops/11. DFF and MUX>)
         - 3.2.1.12. [MUX + DFF 2](<Circuits/Sequential Logic/Latches and Flip-Flops/12. DFF and MUX 2>)
         - 3.2.1.13. [DFF and Gates](<Circuits/Sequential Logic/Latches and Flip-Flops/13. DFFs and Gates>)
         - 3.2.1.14. [Circuit from Truth Table](<Circuits/Sequential Logic/Latches and Flip-Flops/14. Circuit from Truth table>)
         - 3.2.1.15. [Detect an Edge](<Circuits/Sequential Logic/Latches and Flip-Flops/15. Positive edge>)
         - 3.2.1.16. [Detect Both Edge](<Circuits/Sequential Logic/Latches and Flip-Flops/16. Detect both Edges>)
         - 3.2.1.17. [Edge Capture Register](<Circuits/Sequential Logic/Latches and Flip-Flops/17. Edge Capture Register>)
         - 3.2.1.18. [Dual-edge Triggered Flip-flop](<Circuits/Sequential Logic/Latches and Flip-Flops/18. Dual Edge Triggered FF>)
         
         </details>
       - <details>
           <summary>3.2.2 <a href=""> <b>Counters </b> </a> 🔻</summary>
         
         - 3.2.2.1. [Four-bit Counter](<Circuits/Sequential Logic/Counters/01. 4-Bit binart Counter>)
         - 3.2.2.2. [Decade Counter](<Circuits/Sequential Logic/Counters/02. Decade Counter>)
         - 3.2.2.3. [Decade Counter Again](<Circuits/Sequential Logic/Counters/03. Decade Counter Again>)
         - 3.2.2.4. [Slow Decade Counter](<Circuits/Sequential Logic/Counters/05. Slow Decade Counter>)
         - 3.2.2.5. [Counter 1-12](<Circuits/Sequential Logic/Counters/04. Counter 1-12>)
         - 3.2.2.6. [counter 1000](<Circuits/Sequential Logic/Counters/06. Counter 1000>)
         - 3.2.2.7. [4 digit Decimal Counter](<Circuits/Sequential Logic/Counters/07. 4-Digit Decimal Counter>)
         - 3.2.2.8. [12-hour Clock](<Circuits/Sequential Logic/Counters/08. 12-Hour Clock>)
         
          
         </details>
       - <details>
           <summary>3.2.3 <a href=""> <b>Shift Registers </b> </a> 🔻</summary>
         
         - 3.2.3.1 [4-bit Shift Register](<Circuits/Sequential Logic/Shift Register/01. 4-bit Shifter>)
         - 3.2.3.2 [Left-Right Rotator](<Circuits/Sequential Logic/Shift Register/02. Left-Right Rotator>)
         - 3.2.3.3 [Left-Right Arithematic Shift by 1 or 8](<Circuits/Sequential Logic/Shift Register/03. Left-Right Arithemetic shifter>)
         - 3.2.3.4 [5-bit LFSR](<Circuits/Sequential Logic/Shift Register/04. 5-bit LFSR>)
         - 3.2.3.5 [3-bit LFSR](<Circuits/Sequential Logic/Shift Register/05. 3-bit LFSR>)
         - 3.2.3.6 [32-bit LFSR](<Circuits/Sequential Logic/Shift Register/06. 32-bit LFSR>)
         - 3.2.3.7 [Shift Register 1]()
         - 3.2.3.8 [Shift register 2]()
         - 3.2.3.9 [3 input LUT]()
         
  
         </details>
       - <details>
           <summary>3.2.4 <a href=""> <b>More Circuits </b> </a> 🔻</summary>
         
         - 3.2.4.1. [Rule 90]()
         - 3.2.4.2. [Rule 110]()
         - 3.2.4.3. [Conways Game of Life 16X6]()
         
         </details>
       - <details>
           <summary>3.2.5 <a href=""> <b>Finite State Machines </b> </a> 🔻</summary>
         
         - 3.2.5.1. []()
         - 3.2.5.1. []()
         - 3.2.5.1. []()
         
         </details>
  
   
   - <details>
       <summary> 3.3. <a href=""> <b>Building Larger Circuit </b> </a> 🔻 </summary>
     
       - 3.3.1. []()
       
   </details> 
      


  </details>
</details>

<details>
  <summary>4</summary>

  - <details>
    <summary>4.1</summary>
    
    - 4.1.1
  
- <details>
    <summary>4.2</summary>
    
    - 4.2.1
  
  </details>
  
</details>


## About HDL Bits 🧠
**HDL Bits** is a website containing a collection of small circuit design exercises for practicing digital hardware design using Verilog Hardware Description Language (HDL). The exercises range from tutorial-style problems for beginners to increasingly challenging tasks that test and improve your circuit design skills. Each problem requires you to design a small circuit in Verilog. HDLBits gives you immediate feedback on the circuit module you submit. Your circuit is checked for correctness by simulating with a set of test vectors and comparing it to our reference solution.

### How to use HDLBits ▶️
1. Use any browser and go to [HDLBits site](https://hdlbits.01xz.net/wiki/Main_Page).
2. Choose a problem: [Browse the problem set](https://hdlbits.01xz.net/wiki/Problem_sets) or go to the [first problem](https://hdlbits.01xz.net/wiki/Step_one).
3. Write a solution in Verilog.
4. Submit, simulate, and debug if necessary

If you want to track your progress or move to another browser, create a username and password so you can log in from elsewhere.🔄


## Usage 📘
### How to Find Solutions 🔍
Navigate to problems from `Repository Structure` and select needed directory to find solutions to specific HDL Bits exercises. Each challenge directory may contains:
- `problem_statement.md`: The original problem statement.
- `solution_verilog.v`: Solution written in Verilog.
- `output_wavwform.png`: Simulated result's waveform.
- `testbench.sv`: Testbench to verify the solution.

## Contact 📧
Have questions, suggestions, feedback, or you find something wrong here? We'd love to hear from you! Reach out at [...💬](mailto:nidhinchandran470@gmail.com).

---

This README provides a comprehensive guide to using and contributing to the HDL Bits Solutions repository. Let's build a collaborative community to help everyone master HDL concepts one byte at a time! 🚀🔧
