#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002110a019f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002110a282b10_0 .net "PC", 31 0, L_000002110a308cd0;  1 drivers
v000002110a2845f0_0 .net "cycles_consumed", 31 0, v000002110a282610_0;  1 drivers
v000002110a284910_0 .var "input_clk", 0 0;
v000002110a283330_0 .var "rst", 0 0;
S_000002110a0296a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002110a019f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002110a1c0ed0 .functor NOR 1, v000002110a284910_0, v000002110a26e580_0, C4<0>, C4<0>;
L_000002110a1c0d10 .functor AND 1, v000002110a254560_0, v000002110a254ec0_0, C4<1>, C4<1>;
L_000002110a1c1b10 .functor AND 1, L_000002110a1c0d10, L_000002110a282bb0, C4<1>, C4<1>;
L_000002110a1c1480 .functor AND 1, v000002110a243cc0_0, v000002110a243900_0, C4<1>, C4<1>;
L_000002110a1c0bc0 .functor AND 1, L_000002110a1c1480, L_000002110a2847d0, C4<1>, C4<1>;
L_000002110a1c15d0 .functor AND 1, v000002110a26f020_0, v000002110a26fb60_0, C4<1>, C4<1>;
L_000002110a1c16b0 .functor AND 1, L_000002110a1c15d0, L_000002110a282cf0, C4<1>, C4<1>;
L_000002110a1c1b80 .functor AND 1, v000002110a254560_0, v000002110a254ec0_0, C4<1>, C4<1>;
L_000002110a1c1d40 .functor AND 1, L_000002110a1c1b80, L_000002110a282f70, C4<1>, C4<1>;
L_000002110a1c2280 .functor AND 1, v000002110a243cc0_0, v000002110a243900_0, C4<1>, C4<1>;
L_000002110a1c1790 .functor AND 1, L_000002110a1c2280, L_000002110a283150, C4<1>, C4<1>;
L_000002110a1c1bf0 .functor AND 1, v000002110a26f020_0, v000002110a26fb60_0, C4<1>, C4<1>;
L_000002110a1c1db0 .functor AND 1, L_000002110a1c1bf0, L_000002110a2833d0, C4<1>, C4<1>;
L_000002110a285ac0 .functor NOT 1, L_000002110a1c0ed0, C4<0>, C4<0>, C4<0>;
L_000002110a285dd0 .functor NOT 1, L_000002110a1c0ed0, C4<0>, C4<0>, C4<0>;
L_000002110a29c790 .functor NOT 1, L_000002110a1c0ed0, C4<0>, C4<0>, C4<0>;
L_000002110a29d590 .functor NOT 1, L_000002110a1c0ed0, C4<0>, C4<0>, C4<0>;
L_000002110a29d2f0 .functor NOT 1, L_000002110a1c0ed0, C4<0>, C4<0>, C4<0>;
L_000002110a308cd0 .functor BUFZ 32, v000002110a26b9c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002110a26dea0_0 .net "EX1_ALU_OPER1", 31 0, L_000002110a287260;  1 drivers
v000002110a26df40_0 .net "EX1_ALU_OPER2", 31 0, L_000002110a29c5d0;  1 drivers
v000002110a26e080_0 .net "EX1_PC", 31 0, v000002110a253160_0;  1 drivers
v000002110a26e1c0_0 .net "EX1_PFC", 31 0, v000002110a251f40_0;  1 drivers
v000002110a26e6c0_0 .net "EX1_PFC_to_IF", 31 0, L_000002110a281350;  1 drivers
v000002110a26e760_0 .net "EX1_forward_to_B", 31 0, v000002110a252940_0;  1 drivers
v000002110a26e800_0 .net "EX1_is_beq", 0 0, v000002110a252ee0_0;  1 drivers
v000002110a26e940_0 .net "EX1_is_bne", 0 0, v000002110a252a80_0;  1 drivers
v000002110a271c80_0 .net "EX1_is_jal", 0 0, v000002110a253700_0;  1 drivers
v000002110a271aa0_0 .net "EX1_is_jr", 0 0, v000002110a251fe0_0;  1 drivers
v000002110a271780_0 .net "EX1_is_oper2_immed", 0 0, v000002110a2529e0_0;  1 drivers
v000002110a270920_0 .net "EX1_memread", 0 0, v000002110a252da0_0;  1 drivers
v000002110a272220_0 .net "EX1_memwrite", 0 0, v000002110a252080_0;  1 drivers
v000002110a272040_0 .net "EX1_opcode", 11 0, v000002110a252b20_0;  1 drivers
v000002110a271a00_0 .net "EX1_predicted", 0 0, v000002110a252bc0_0;  1 drivers
v000002110a270100_0 .net "EX1_rd_ind", 4 0, v000002110a253a20_0;  1 drivers
v000002110a270f60_0 .net "EX1_rd_indzero", 0 0, v000002110a2538e0_0;  1 drivers
v000002110a2701a0_0 .net "EX1_regwrite", 0 0, v000002110a252c60_0;  1 drivers
v000002110a270ce0_0 .net "EX1_rs1", 31 0, v000002110a253b60_0;  1 drivers
v000002110a2709c0_0 .net "EX1_rs1_ind", 4 0, v000002110a2537a0_0;  1 drivers
v000002110a2724a0_0 .net "EX1_rs2", 31 0, v000002110a251cc0_0;  1 drivers
v000002110a271b40_0 .net "EX1_rs2_ind", 4 0, v000002110a253480_0;  1 drivers
v000002110a2711e0_0 .net "EX1_rs2_out", 31 0, L_000002110a29c170;  1 drivers
v000002110a271be0_0 .net "EX2_ALU_OPER1", 31 0, v000002110a255780_0;  1 drivers
v000002110a271960_0 .net "EX2_ALU_OPER2", 31 0, v000002110a255140_0;  1 drivers
v000002110a26ffc0_0 .net "EX2_ALU_OUT", 31 0, L_000002110a280a90;  1 drivers
v000002110a26fe80_0 .net "EX2_PC", 31 0, v000002110a255820_0;  1 drivers
v000002110a271640_0 .net "EX2_PFC_to_IF", 31 0, v000002110a255460_0;  1 drivers
v000002110a271280_0 .net "EX2_forward_to_B", 31 0, v000002110a254920_0;  1 drivers
v000002110a271d20_0 .net "EX2_is_beq", 0 0, v000002110a255500_0;  1 drivers
v000002110a26ff20_0 .net "EX2_is_bne", 0 0, v000002110a255640_0;  1 drivers
v000002110a272540_0 .net "EX2_is_jal", 0 0, v000002110a2547e0_0;  1 drivers
v000002110a2720e0_0 .net "EX2_is_jr", 0 0, v000002110a255a00_0;  1 drivers
v000002110a270240_0 .net "EX2_is_oper2_immed", 0 0, v000002110a255aa0_0;  1 drivers
v000002110a271dc0_0 .net "EX2_memread", 0 0, v000002110a254740_0;  1 drivers
v000002110a271e60_0 .net "EX2_memwrite", 0 0, v000002110a255b40_0;  1 drivers
v000002110a2702e0_0 .net "EX2_opcode", 11 0, v000002110a254600_0;  1 drivers
v000002110a2716e0_0 .net "EX2_predicted", 0 0, v000002110a254e20_0;  1 drivers
v000002110a270ec0_0 .net "EX2_rd_ind", 4 0, v000002110a2544c0_0;  1 drivers
v000002110a270a60_0 .net "EX2_rd_indzero", 0 0, v000002110a254ec0_0;  1 drivers
v000002110a271fa0_0 .net "EX2_regwrite", 0 0, v000002110a254560_0;  1 drivers
v000002110a271820_0 .net "EX2_rs1", 31 0, v000002110a254a60_0;  1 drivers
v000002110a2707e0_0 .net "EX2_rs1_ind", 4 0, v000002110a254880_0;  1 drivers
v000002110a271f00_0 .net "EX2_rs2_ind", 4 0, v000002110a2549c0_0;  1 drivers
v000002110a271320_0 .net "EX2_rs2_out", 31 0, v000002110a254ba0_0;  1 drivers
v000002110a2722c0_0 .net "ID_INST", 31 0, v000002110a25a0b0_0;  1 drivers
v000002110a272360_0 .net "ID_PC", 31 0, v000002110a259cf0_0;  1 drivers
v000002110a2718c0_0 .net "ID_PFC_to_EX", 31 0, L_000002110a27f9b0;  1 drivers
v000002110a270880_0 .net "ID_PFC_to_IF", 31 0, L_000002110a27e6f0;  1 drivers
v000002110a2704c0_0 .net "ID_forward_to_B", 31 0, L_000002110a27f5f0;  1 drivers
v000002110a272180_0 .net "ID_is_beq", 0 0, L_000002110a27dc50;  1 drivers
v000002110a272400_0 .net "ID_is_bne", 0 0, L_000002110a27efb0;  1 drivers
v000002110a2725e0_0 .net "ID_is_j", 0 0, L_000002110a27e150;  1 drivers
v000002110a2713c0_0 .net "ID_is_jal", 0 0, L_000002110a27dcf0;  1 drivers
v000002110a270380_0 .net "ID_is_jr", 0 0, L_000002110a27e0b0;  1 drivers
v000002110a270420_0 .net "ID_is_oper2_immed", 0 0, L_000002110a285430;  1 drivers
v000002110a270060_0 .net "ID_memread", 0 0, L_000002110a27e1f0;  1 drivers
v000002110a270560_0 .net "ID_memwrite", 0 0, L_000002110a27ea10;  1 drivers
v000002110a2715a0_0 .net "ID_opcode", 11 0, v000002110a272720_0;  1 drivers
v000002110a271140_0 .net "ID_predicted", 0 0, v000002110a25cb30_0;  1 drivers
v000002110a270600_0 .net "ID_rd_ind", 4 0, v000002110a272c20_0;  1 drivers
v000002110a270ba0_0 .net "ID_regwrite", 0 0, L_000002110a27f0f0;  1 drivers
v000002110a2706a0_0 .net "ID_rs1", 31 0, v000002110a257d10_0;  1 drivers
v000002110a270c40_0 .net "ID_rs1_ind", 4 0, v000002110a272d60_0;  1 drivers
v000002110a270d80_0 .net "ID_rs2", 31 0, v000002110a2569b0_0;  1 drivers
v000002110a270740_0 .net "ID_rs2_ind", 4 0, v000002110a2729a0_0;  1 drivers
v000002110a270b00_0 .net "IF_INST", 31 0, L_000002110a286bd0;  1 drivers
v000002110a270e20_0 .net "IF_pc", 31 0, v000002110a26b9c0_0;  1 drivers
v000002110a271000_0 .net "MEM_ALU_OUT", 31 0, v000002110a244260_0;  1 drivers
v000002110a2710a0_0 .net "MEM_Data_mem_out", 31 0, v000002110a26db80_0;  1 drivers
v000002110a271460_0 .net "MEM_memread", 0 0, v000002110a2434a0_0;  1 drivers
v000002110a271500_0 .net "MEM_memwrite", 0 0, v000002110a244300_0;  1 drivers
v000002110a282930_0 .net "MEM_opcode", 11 0, v000002110a243860_0;  1 drivers
v000002110a282e30_0 .net "MEM_rd_ind", 4 0, v000002110a2449e0_0;  1 drivers
v000002110a283470_0 .net "MEM_rd_indzero", 0 0, v000002110a243900_0;  1 drivers
v000002110a283b50_0 .net "MEM_regwrite", 0 0, v000002110a243cc0_0;  1 drivers
v000002110a282ed0_0 .net "MEM_rs2", 31 0, v000002110a243680_0;  1 drivers
v000002110a283d30_0 .net "PC", 31 0, L_000002110a308cd0;  alias, 1 drivers
v000002110a282750_0 .net "STALL_ID1_FLUSH", 0 0, v000002110a25c770_0;  1 drivers
v000002110a283bf0_0 .net "STALL_ID2_FLUSH", 0 0, v000002110a25c8b0_0;  1 drivers
v000002110a283e70_0 .net "STALL_IF_FLUSH", 0 0, v000002110a25e430_0;  1 drivers
v000002110a284410_0 .net "WB_ALU_OUT", 31 0, v000002110a26f3e0_0;  1 drivers
v000002110a284a50_0 .net "WB_Data_mem_out", 31 0, v000002110a26fa20_0;  1 drivers
v000002110a284230_0 .net "WB_memread", 0 0, v000002110a26f200_0;  1 drivers
v000002110a2830b0_0 .net "WB_rd_ind", 4 0, v000002110a26ef80_0;  1 drivers
v000002110a284af0_0 .net "WB_rd_indzero", 0 0, v000002110a26fb60_0;  1 drivers
v000002110a2827f0_0 .net "WB_regwrite", 0 0, v000002110a26f020_0;  1 drivers
v000002110a2829d0_0 .net "Wrong_prediction", 0 0, L_000002110a29d360;  1 drivers
v000002110a2844b0_0 .net *"_ivl_1", 0 0, L_000002110a1c0d10;  1 drivers
v000002110a282430_0 .net *"_ivl_13", 0 0, L_000002110a1c15d0;  1 drivers
v000002110a284b90_0 .net *"_ivl_14", 0 0, L_000002110a282cf0;  1 drivers
v000002110a2842d0_0 .net *"_ivl_19", 0 0, L_000002110a1c1b80;  1 drivers
v000002110a2831f0_0 .net *"_ivl_2", 0 0, L_000002110a282bb0;  1 drivers
v000002110a283f10_0 .net *"_ivl_20", 0 0, L_000002110a282f70;  1 drivers
v000002110a284870_0 .net *"_ivl_25", 0 0, L_000002110a1c2280;  1 drivers
v000002110a283510_0 .net *"_ivl_26", 0 0, L_000002110a283150;  1 drivers
v000002110a2838d0_0 .net *"_ivl_31", 0 0, L_000002110a1c1bf0;  1 drivers
v000002110a2824d0_0 .net *"_ivl_32", 0 0, L_000002110a2833d0;  1 drivers
v000002110a2835b0_0 .net *"_ivl_40", 31 0, L_000002110a27eab0;  1 drivers
L_000002110a2a0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002110a283c90_0 .net *"_ivl_43", 26 0, L_000002110a2a0c58;  1 drivers
L_000002110a2a0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002110a283290_0 .net/2u *"_ivl_44", 31 0, L_000002110a2a0ca0;  1 drivers
v000002110a283fb0_0 .net *"_ivl_52", 31 0, L_000002110a2f19d0;  1 drivers
L_000002110a2a0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002110a283650_0 .net *"_ivl_55", 26 0, L_000002110a2a0d30;  1 drivers
L_000002110a2a0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002110a282c50_0 .net/2u *"_ivl_56", 31 0, L_000002110a2a0d78;  1 drivers
v000002110a283010_0 .net *"_ivl_7", 0 0, L_000002110a1c1480;  1 drivers
v000002110a282570_0 .net *"_ivl_8", 0 0, L_000002110a2847d0;  1 drivers
v000002110a283830_0 .net "alu_selA", 1 0, L_000002110a282d90;  1 drivers
v000002110a284690_0 .net "alu_selB", 1 0, L_000002110a284c30;  1 drivers
v000002110a283ab0_0 .net "clk", 0 0, L_000002110a1c0ed0;  1 drivers
v000002110a282610_0 .var "cycles_consumed", 31 0;
v000002110a2836f0_0 .net "exhaz", 0 0, L_000002110a1c0bc0;  1 drivers
v000002110a283dd0_0 .net "exhaz2", 0 0, L_000002110a1c1790;  1 drivers
v000002110a284050_0 .net "hlt", 0 0, v000002110a26e580_0;  1 drivers
v000002110a283790_0 .net "idhaz", 0 0, L_000002110a1c1b10;  1 drivers
v000002110a2840f0_0 .net "idhaz2", 0 0, L_000002110a1c1d40;  1 drivers
v000002110a2849b0_0 .net "if_id_write", 0 0, v000002110a25dfd0_0;  1 drivers
v000002110a283970_0 .net "input_clk", 0 0, v000002110a284910_0;  1 drivers
v000002110a283a10_0 .net "is_branch_and_taken", 0 0, L_000002110a285b30;  1 drivers
v000002110a284190_0 .net "memhaz", 0 0, L_000002110a1c16b0;  1 drivers
v000002110a284370_0 .net "memhaz2", 0 0, L_000002110a1c1db0;  1 drivers
v000002110a284550_0 .net "pc_src", 2 0, L_000002110a27fb90;  1 drivers
v000002110a2826b0_0 .net "pc_write", 0 0, v000002110a25e6b0_0;  1 drivers
v000002110a282890_0 .net "rst", 0 0, v000002110a283330_0;  1 drivers
v000002110a284730_0 .net "store_rs2_forward", 1 0, L_000002110a285270;  1 drivers
v000002110a282a70_0 .net "wdata_to_reg_file", 31 0, L_000002110a29d520;  1 drivers
E_000002110a1cbe30/0 .event negedge, v000002110a25d170_0;
E_000002110a1cbe30/1 .event posedge, v000002110a242be0_0;
E_000002110a1cbe30 .event/or E_000002110a1cbe30/0, E_000002110a1cbe30/1;
L_000002110a282bb0 .cmp/eq 5, v000002110a2544c0_0, v000002110a2537a0_0;
L_000002110a2847d0 .cmp/eq 5, v000002110a2449e0_0, v000002110a2537a0_0;
L_000002110a282cf0 .cmp/eq 5, v000002110a26ef80_0, v000002110a2537a0_0;
L_000002110a282f70 .cmp/eq 5, v000002110a2544c0_0, v000002110a253480_0;
L_000002110a283150 .cmp/eq 5, v000002110a2449e0_0, v000002110a253480_0;
L_000002110a2833d0 .cmp/eq 5, v000002110a26ef80_0, v000002110a253480_0;
L_000002110a27eab0 .concat [ 5 27 0 0], v000002110a272c20_0, L_000002110a2a0c58;
L_000002110a27ebf0 .cmp/ne 32, L_000002110a27eab0, L_000002110a2a0ca0;
L_000002110a2f19d0 .concat [ 5 27 0 0], v000002110a2544c0_0, L_000002110a2a0d30;
L_000002110a2f1d90 .cmp/ne 32, L_000002110a2f19d0, L_000002110a2a0d78;
S_0000021109f9d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002110a1c2050 .functor NOT 1, L_000002110a1c0bc0, C4<0>, C4<0>, C4<0>;
L_000002110a1c0a00 .functor AND 1, L_000002110a1c16b0, L_000002110a1c2050, C4<1>, C4<1>;
L_000002110a1c0e60 .functor OR 1, L_000002110a1c1b10, L_000002110a1c0a00, C4<0>, C4<0>;
L_000002110a1c0f40 .functor OR 1, L_000002110a1c1b10, L_000002110a1c0bc0, C4<0>, C4<0>;
v000002110a1e71f0_0 .net *"_ivl_12", 0 0, L_000002110a1c0f40;  1 drivers
v000002110a1e7f10_0 .net *"_ivl_2", 0 0, L_000002110a1c2050;  1 drivers
v000002110a1e7970_0 .net *"_ivl_5", 0 0, L_000002110a1c0a00;  1 drivers
v000002110a1e8690_0 .net *"_ivl_7", 0 0, L_000002110a1c0e60;  1 drivers
v000002110a1e7bf0_0 .net "alu_selA", 1 0, L_000002110a282d90;  alias, 1 drivers
v000002110a1e6f70_0 .net "exhaz", 0 0, L_000002110a1c0bc0;  alias, 1 drivers
v000002110a1e8730_0 .net "idhaz", 0 0, L_000002110a1c1b10;  alias, 1 drivers
v000002110a1e7790_0 .net "memhaz", 0 0, L_000002110a1c16b0;  alias, 1 drivers
L_000002110a282d90 .concat8 [ 1 1 0 0], L_000002110a1c0e60, L_000002110a1c0f40;
S_0000021109f9d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002110a1c0ae0 .functor NOT 1, L_000002110a1c1790, C4<0>, C4<0>, C4<0>;
L_000002110a1c0b50 .functor AND 1, L_000002110a1c1db0, L_000002110a1c0ae0, C4<1>, C4<1>;
L_000002110a1c1020 .functor OR 1, L_000002110a1c1d40, L_000002110a1c0b50, C4<0>, C4<0>;
L_000002110a1c1cd0 .functor NOT 1, v000002110a2529e0_0, C4<0>, C4<0>, C4<0>;
L_000002110a1c0920 .functor AND 1, L_000002110a1c1020, L_000002110a1c1cd0, C4<1>, C4<1>;
L_000002110a1c22f0 .functor OR 1, L_000002110a1c1d40, L_000002110a1c1790, C4<0>, C4<0>;
L_000002110a1c0a70 .functor NOT 1, v000002110a2529e0_0, C4<0>, C4<0>, C4<0>;
L_000002110a1c1090 .functor AND 1, L_000002110a1c22f0, L_000002110a1c0a70, C4<1>, C4<1>;
v000002110a1e73d0_0 .net "EX1_is_oper2_immed", 0 0, v000002110a2529e0_0;  alias, 1 drivers
v000002110a1e6930_0 .net *"_ivl_11", 0 0, L_000002110a1c0920;  1 drivers
v000002110a1e7d30_0 .net *"_ivl_16", 0 0, L_000002110a1c22f0;  1 drivers
v000002110a1e6b10_0 .net *"_ivl_17", 0 0, L_000002110a1c0a70;  1 drivers
v000002110a1e69d0_0 .net *"_ivl_2", 0 0, L_000002110a1c0ae0;  1 drivers
v000002110a1e8190_0 .net *"_ivl_20", 0 0, L_000002110a1c1090;  1 drivers
v000002110a1e6bb0_0 .net *"_ivl_5", 0 0, L_000002110a1c0b50;  1 drivers
v000002110a1e8230_0 .net *"_ivl_7", 0 0, L_000002110a1c1020;  1 drivers
v000002110a1e7470_0 .net *"_ivl_8", 0 0, L_000002110a1c1cd0;  1 drivers
v000002110a1e70b0_0 .net "alu_selB", 1 0, L_000002110a284c30;  alias, 1 drivers
v000002110a1e82d0_0 .net "exhaz", 0 0, L_000002110a1c1790;  alias, 1 drivers
v000002110a1e8370_0 .net "idhaz", 0 0, L_000002110a1c1d40;  alias, 1 drivers
v000002110a1e7510_0 .net "memhaz", 0 0, L_000002110a1c1db0;  alias, 1 drivers
L_000002110a284c30 .concat8 [ 1 1 0 0], L_000002110a1c0920, L_000002110a1c1090;
S_0000021109fe6000 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002110a1c2590 .functor NOT 1, L_000002110a1c1790, C4<0>, C4<0>, C4<0>;
L_000002110a1c2670 .functor AND 1, L_000002110a1c1db0, L_000002110a1c2590, C4<1>, C4<1>;
L_000002110a1c26e0 .functor OR 1, L_000002110a1c1d40, L_000002110a1c2670, C4<0>, C4<0>;
L_000002110a1c2520 .functor OR 1, L_000002110a1c1d40, L_000002110a1c1790, C4<0>, C4<0>;
v000002110a1e75b0_0 .net *"_ivl_12", 0 0, L_000002110a1c2520;  1 drivers
v000002110a1e7150_0 .net *"_ivl_2", 0 0, L_000002110a1c2590;  1 drivers
v000002110a1e7290_0 .net *"_ivl_5", 0 0, L_000002110a1c2670;  1 drivers
v000002110a1e76f0_0 .net *"_ivl_7", 0 0, L_000002110a1c26e0;  1 drivers
v000002110a1e7830_0 .net "exhaz", 0 0, L_000002110a1c1790;  alias, 1 drivers
v000002110a1e7fb0_0 .net "idhaz", 0 0, L_000002110a1c1d40;  alias, 1 drivers
v000002110a1671d0_0 .net "memhaz", 0 0, L_000002110a1c1db0;  alias, 1 drivers
v000002110a167770_0 .net "store_rs2_forward", 1 0, L_000002110a285270;  alias, 1 drivers
L_000002110a285270 .concat8 [ 1 1 0 0], L_000002110a1c26e0, L_000002110a1c2520;
S_0000021109fe6190 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002110a167d10_0 .net "EX_ALU_OUT", 31 0, L_000002110a280a90;  alias, 1 drivers
v000002110a165fb0_0 .net "EX_memread", 0 0, v000002110a254740_0;  alias, 1 drivers
v000002110a14dfc0_0 .net "EX_memwrite", 0 0, v000002110a255b40_0;  alias, 1 drivers
v000002110a14e920_0 .net "EX_opcode", 11 0, v000002110a254600_0;  alias, 1 drivers
v000002110a2446c0_0 .net "EX_rd_ind", 4 0, v000002110a2544c0_0;  alias, 1 drivers
v000002110a242b40_0 .net "EX_rd_indzero", 0 0, L_000002110a2f1d90;  1 drivers
v000002110a2435e0_0 .net "EX_regwrite", 0 0, v000002110a254560_0;  alias, 1 drivers
v000002110a243d60_0 .net "EX_rs2_out", 31 0, v000002110a254ba0_0;  alias, 1 drivers
v000002110a244260_0 .var "MEM_ALU_OUT", 31 0;
v000002110a2434a0_0 .var "MEM_memread", 0 0;
v000002110a244300_0 .var "MEM_memwrite", 0 0;
v000002110a243860_0 .var "MEM_opcode", 11 0;
v000002110a2449e0_0 .var "MEM_rd_ind", 4 0;
v000002110a243900_0 .var "MEM_rd_indzero", 0 0;
v000002110a243cc0_0 .var "MEM_regwrite", 0 0;
v000002110a243680_0 .var "MEM_rs2", 31 0;
v000002110a2437c0_0 .net "clk", 0 0, L_000002110a29d590;  1 drivers
v000002110a242be0_0 .net "rst", 0 0, v000002110a283330_0;  alias, 1 drivers
E_000002110a1cb930 .event posedge, v000002110a242be0_0, v000002110a2437c0_0;
S_0000021109f969c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000021109ff1470 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021109ff14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021109ff14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021109ff1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021109ff1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021109ff1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021109ff15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021109ff15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021109ff1630 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021109ff1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021109ff16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021109ff16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021109ff1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021109ff1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021109ff1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021109ff17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021109ff17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021109ff1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021109ff1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021109ff1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021109ff18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021109ff1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021109ff1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021109ff1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021109ff19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002110a29c480 .functor XOR 1, L_000002110a29c020, v000002110a254e20_0, C4<0>, C4<0>;
L_000002110a29c4f0 .functor NOT 1, L_000002110a29c480, C4<0>, C4<0>, C4<0>;
L_000002110a29d600 .functor OR 1, v000002110a283330_0, L_000002110a29c4f0, C4<0>, C4<0>;
L_000002110a29d360 .functor NOT 1, L_000002110a29d600, C4<0>, C4<0>, C4<0>;
v000002110a247f50_0 .net "ALU_OP", 3 0, v000002110a248810_0;  1 drivers
v000002110a246f10_0 .net "BranchDecision", 0 0, L_000002110a29c020;  1 drivers
v000002110a248450_0 .net "CF", 0 0, v000002110a247690_0;  1 drivers
v000002110a247910_0 .net "EX_opcode", 11 0, v000002110a254600_0;  alias, 1 drivers
v000002110a248590_0 .net "Wrong_prediction", 0 0, L_000002110a29d360;  alias, 1 drivers
v000002110a2481d0_0 .net "ZF", 0 0, L_000002110a29ba70;  1 drivers
L_000002110a2a0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002110a248270_0 .net/2u *"_ivl_0", 31 0, L_000002110a2a0ce8;  1 drivers
v000002110a2484f0_0 .net *"_ivl_11", 0 0, L_000002110a29d600;  1 drivers
v000002110a246fb0_0 .net *"_ivl_2", 31 0, L_000002110a2809f0;  1 drivers
v000002110a2486d0_0 .net *"_ivl_6", 0 0, L_000002110a29c480;  1 drivers
v000002110a246bf0_0 .net *"_ivl_8", 0 0, L_000002110a29c4f0;  1 drivers
v000002110a2477d0_0 .net "alu_out", 31 0, L_000002110a280a90;  alias, 1 drivers
v000002110a248770_0 .net "alu_outw", 31 0, v000002110a246650_0;  1 drivers
v000002110a2489f0_0 .net "is_beq", 0 0, v000002110a255500_0;  alias, 1 drivers
v000002110a248a90_0 .net "is_bne", 0 0, v000002110a255640_0;  alias, 1 drivers
v000002110a247190_0 .net "is_jal", 0 0, v000002110a2547e0_0;  alias, 1 drivers
v000002110a248bd0_0 .net "oper1", 31 0, v000002110a255780_0;  alias, 1 drivers
v000002110a246a10_0 .net "oper2", 31 0, v000002110a255140_0;  alias, 1 drivers
v000002110a246470_0 .net "pc", 31 0, v000002110a255820_0;  alias, 1 drivers
v000002110a2466f0_0 .net "predicted", 0 0, v000002110a254e20_0;  alias, 1 drivers
v000002110a246830_0 .net "rst", 0 0, v000002110a283330_0;  alias, 1 drivers
L_000002110a2809f0 .arith/sum 32, v000002110a255820_0, L_000002110a2a0ce8;
L_000002110a280a90 .functor MUXZ 32, v000002110a246650_0, L_000002110a2809f0, v000002110a2547e0_0, C4<>;
S_0000021109f96b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000021109f969c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002110a29d280 .functor AND 1, v000002110a255500_0, L_000002110a29ce90, C4<1>, C4<1>;
L_000002110a29b6f0 .functor NOT 1, L_000002110a29ce90, C4<0>, C4<0>, C4<0>;
L_000002110a29b760 .functor AND 1, v000002110a255640_0, L_000002110a29b6f0, C4<1>, C4<1>;
L_000002110a29c020 .functor OR 1, L_000002110a29d280, L_000002110a29b760, C4<0>, C4<0>;
v000002110a247730_0 .net "BranchDecision", 0 0, L_000002110a29c020;  alias, 1 drivers
v000002110a247e10_0 .net *"_ivl_2", 0 0, L_000002110a29b6f0;  1 drivers
v000002110a2483b0_0 .net "is_beq", 0 0, v000002110a255500_0;  alias, 1 drivers
v000002110a2470f0_0 .net "is_beq_taken", 0 0, L_000002110a29d280;  1 drivers
v000002110a248b30_0 .net "is_bne", 0 0, v000002110a255640_0;  alias, 1 drivers
v000002110a246970_0 .net "is_bne_taken", 0 0, L_000002110a29b760;  1 drivers
v000002110a247ff0_0 .net "is_eq", 0 0, L_000002110a29ce90;  1 drivers
v000002110a248130_0 .net "oper1", 31 0, v000002110a255780_0;  alias, 1 drivers
v000002110a248950_0 .net "oper2", 31 0, v000002110a255140_0;  alias, 1 drivers
S_000002110a009ad0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000021109f96b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002110a29b7d0 .functor XOR 1, L_000002110a281670, L_000002110a280b30, C4<0>, C4<0>;
L_000002110a29c8e0 .functor XOR 1, L_000002110a280bd0, L_000002110a281fd0, C4<0>, C4<0>;
L_000002110a29bd80 .functor XOR 1, L_000002110a281990, L_000002110a282070, C4<0>, C4<0>;
L_000002110a29c410 .functor XOR 1, L_000002110a282250, L_000002110a2822f0, C4<0>, C4<0>;
L_000002110a29c1e0 .functor XOR 1, L_000002110a280c70, L_000002110a280d10, C4<0>, C4<0>;
L_000002110a29c9c0 .functor XOR 1, L_000002110a281210, L_000002110a27fe10, C4<0>, C4<0>;
L_000002110a29cdb0 .functor XOR 1, L_000002110a2f7650, L_000002110a2f5670, C4<0>, C4<0>;
L_000002110a29bbc0 .functor XOR 1, L_000002110a2f6890, L_000002110a2f6ed0, C4<0>, C4<0>;
L_000002110a29bc30 .functor XOR 1, L_000002110a2f5710, L_000002110a2f57b0, C4<0>, C4<0>;
L_000002110a29cf70 .functor XOR 1, L_000002110a2f5210, L_000002110a2f6d90, C4<0>, C4<0>;
L_000002110a29c800 .functor XOR 1, L_000002110a2f5030, L_000002110a2f71f0, C4<0>, C4<0>;
L_000002110a29bca0 .functor XOR 1, L_000002110a2f52b0, L_000002110a2f67f0, C4<0>, C4<0>;
L_000002110a29c2c0 .functor XOR 1, L_000002110a2f6750, L_000002110a2f5df0, C4<0>, C4<0>;
L_000002110a29bfb0 .functor XOR 1, L_000002110a2f6930, L_000002110a2f7330, C4<0>, C4<0>;
L_000002110a29d0c0 .functor XOR 1, L_000002110a2f5530, L_000002110a2f5f30, C4<0>, C4<0>;
L_000002110a29ccd0 .functor XOR 1, L_000002110a2f5490, L_000002110a2f55d0, C4<0>, C4<0>;
L_000002110a29d130 .functor XOR 1, L_000002110a2f6e30, L_000002110a2f6a70, C4<0>, C4<0>;
L_000002110a29bd10 .functor XOR 1, L_000002110a2f5990, L_000002110a2f6bb0, C4<0>, C4<0>;
L_000002110a29cb80 .functor XOR 1, L_000002110a2f62f0, L_000002110a2f58f0, C4<0>, C4<0>;
L_000002110a29be60 .functor XOR 1, L_000002110a2f66b0, L_000002110a2f5a30, C4<0>, C4<0>;
L_000002110a29ca30 .functor XOR 1, L_000002110a2f6f70, L_000002110a2f6cf0, C4<0>, C4<0>;
L_000002110a29cbf0 .functor XOR 1, L_000002110a2f6390, L_000002110a2f73d0, C4<0>, C4<0>;
L_000002110a29bed0 .functor XOR 1, L_000002110a2f76f0, L_000002110a2f7010, C4<0>, C4<0>;
L_000002110a29c090 .functor XOR 1, L_000002110a2f69d0, L_000002110a2f5850, C4<0>, C4<0>;
L_000002110a29cc60 .functor XOR 1, L_000002110a2f5350, L_000002110a2f5ad0, C4<0>, C4<0>;
L_000002110a29c330 .functor XOR 1, L_000002110a2f53f0, L_000002110a2f70b0, C4<0>, C4<0>;
L_000002110a29bf40 .functor XOR 1, L_000002110a2f50d0, L_000002110a2f6070, C4<0>, C4<0>;
L_000002110a29cf00 .functor XOR 1, L_000002110a2f6b10, L_000002110a2f6c50, C4<0>, C4<0>;
L_000002110a29d1a0 .functor XOR 1, L_000002110a2f7150, L_000002110a2f6430, C4<0>, C4<0>;
L_000002110a29d210 .functor XOR 1, L_000002110a2f7290, L_000002110a2f7470, C4<0>, C4<0>;
L_000002110a29cd40 .functor XOR 1, L_000002110a2f7510, L_000002110a2f75b0, C4<0>, C4<0>;
L_000002110a29b840 .functor XOR 1, L_000002110a2f5e90, L_000002110a2f5170, C4<0>, C4<0>;
L_000002110a29ce90/0/0 .functor OR 1, L_000002110a2f5b70, L_000002110a2f5c10, L_000002110a2f61b0, L_000002110a2f64d0;
L_000002110a29ce90/0/4 .functor OR 1, L_000002110a2f5cb0, L_000002110a2f5d50, L_000002110a2f5fd0, L_000002110a2f6110;
L_000002110a29ce90/0/8 .functor OR 1, L_000002110a2f6250, L_000002110a2f6570, L_000002110a2f6610, L_000002110a2f7bf0;
L_000002110a29ce90/0/12 .functor OR 1, L_000002110a2f7a10, L_000002110a2f7830, L_000002110a2f7d30, L_000002110a2f7c90;
L_000002110a29ce90/0/16 .functor OR 1, L_000002110a2f7ab0, L_000002110a2f7970, L_000002110a2f7dd0, L_000002110a2f78d0;
L_000002110a29ce90/0/20 .functor OR 1, L_000002110a2f7e70, L_000002110a2f7790, L_000002110a2f7b50, L_000002110a2f1890;
L_000002110a29ce90/0/24 .functor OR 1, L_000002110a2f03f0, L_000002110a2f0530, L_000002110a2f0f30, L_000002110a2f1ed0;
L_000002110a29ce90/0/28 .functor OR 1, L_000002110a2f21f0, L_000002110a2f1390, L_000002110a2f0490, L_000002110a2f16b0;
L_000002110a29ce90/1/0 .functor OR 1, L_000002110a29ce90/0/0, L_000002110a29ce90/0/4, L_000002110a29ce90/0/8, L_000002110a29ce90/0/12;
L_000002110a29ce90/1/4 .functor OR 1, L_000002110a29ce90/0/16, L_000002110a29ce90/0/20, L_000002110a29ce90/0/24, L_000002110a29ce90/0/28;
L_000002110a29ce90 .functor NOR 1, L_000002110a29ce90/1/0, L_000002110a29ce90/1/4, C4<0>, C4<0>;
v000002110a244bc0_0 .net *"_ivl_0", 0 0, L_000002110a29b7d0;  1 drivers
v000002110a2426e0_0 .net *"_ivl_101", 0 0, L_000002110a2f6a70;  1 drivers
v000002110a242d20_0 .net *"_ivl_102", 0 0, L_000002110a29bd10;  1 drivers
v000002110a242fa0_0 .net *"_ivl_105", 0 0, L_000002110a2f5990;  1 drivers
v000002110a244a80_0 .net *"_ivl_107", 0 0, L_000002110a2f6bb0;  1 drivers
v000002110a243180_0 .net *"_ivl_108", 0 0, L_000002110a29cb80;  1 drivers
v000002110a244120_0 .net *"_ivl_11", 0 0, L_000002110a281fd0;  1 drivers
v000002110a2432c0_0 .net *"_ivl_111", 0 0, L_000002110a2f62f0;  1 drivers
v000002110a242460_0 .net *"_ivl_113", 0 0, L_000002110a2f58f0;  1 drivers
v000002110a2443a0_0 .net *"_ivl_114", 0 0, L_000002110a29be60;  1 drivers
v000002110a242aa0_0 .net *"_ivl_117", 0 0, L_000002110a2f66b0;  1 drivers
v000002110a243400_0 .net *"_ivl_119", 0 0, L_000002110a2f5a30;  1 drivers
v000002110a242a00_0 .net *"_ivl_12", 0 0, L_000002110a29bd80;  1 drivers
v000002110a243b80_0 .net *"_ivl_120", 0 0, L_000002110a29ca30;  1 drivers
v000002110a2441c0_0 .net *"_ivl_123", 0 0, L_000002110a2f6f70;  1 drivers
v000002110a243e00_0 .net *"_ivl_125", 0 0, L_000002110a2f6cf0;  1 drivers
v000002110a243ea0_0 .net *"_ivl_126", 0 0, L_000002110a29cbf0;  1 drivers
v000002110a244940_0 .net *"_ivl_129", 0 0, L_000002110a2f6390;  1 drivers
v000002110a243360_0 .net *"_ivl_131", 0 0, L_000002110a2f73d0;  1 drivers
v000002110a244b20_0 .net *"_ivl_132", 0 0, L_000002110a29bed0;  1 drivers
v000002110a242c80_0 .net *"_ivl_135", 0 0, L_000002110a2f76f0;  1 drivers
v000002110a242dc0_0 .net *"_ivl_137", 0 0, L_000002110a2f7010;  1 drivers
v000002110a243f40_0 .net *"_ivl_138", 0 0, L_000002110a29c090;  1 drivers
v000002110a244800_0 .net *"_ivl_141", 0 0, L_000002110a2f69d0;  1 drivers
v000002110a242e60_0 .net *"_ivl_143", 0 0, L_000002110a2f5850;  1 drivers
v000002110a2439a0_0 .net *"_ivl_144", 0 0, L_000002110a29cc60;  1 drivers
v000002110a2448a0_0 .net *"_ivl_147", 0 0, L_000002110a2f5350;  1 drivers
v000002110a242820_0 .net *"_ivl_149", 0 0, L_000002110a2f5ad0;  1 drivers
v000002110a242960_0 .net *"_ivl_15", 0 0, L_000002110a281990;  1 drivers
v000002110a243c20_0 .net *"_ivl_150", 0 0, L_000002110a29c330;  1 drivers
v000002110a243fe0_0 .net *"_ivl_153", 0 0, L_000002110a2f53f0;  1 drivers
v000002110a243220_0 .net *"_ivl_155", 0 0, L_000002110a2f70b0;  1 drivers
v000002110a243540_0 .net *"_ivl_156", 0 0, L_000002110a29bf40;  1 drivers
v000002110a243720_0 .net *"_ivl_159", 0 0, L_000002110a2f50d0;  1 drivers
v000002110a242500_0 .net *"_ivl_161", 0 0, L_000002110a2f6070;  1 drivers
v000002110a243a40_0 .net *"_ivl_162", 0 0, L_000002110a29cf00;  1 drivers
v000002110a242640_0 .net *"_ivl_165", 0 0, L_000002110a2f6b10;  1 drivers
v000002110a2425a0_0 .net *"_ivl_167", 0 0, L_000002110a2f6c50;  1 drivers
v000002110a2428c0_0 .net *"_ivl_168", 0 0, L_000002110a29d1a0;  1 drivers
v000002110a242780_0 .net *"_ivl_17", 0 0, L_000002110a282070;  1 drivers
v000002110a242f00_0 .net *"_ivl_171", 0 0, L_000002110a2f7150;  1 drivers
v000002110a244080_0 .net *"_ivl_173", 0 0, L_000002110a2f6430;  1 drivers
v000002110a244440_0 .net *"_ivl_174", 0 0, L_000002110a29d210;  1 drivers
v000002110a2444e0_0 .net *"_ivl_177", 0 0, L_000002110a2f7290;  1 drivers
v000002110a243040_0 .net *"_ivl_179", 0 0, L_000002110a2f7470;  1 drivers
v000002110a243ae0_0 .net *"_ivl_18", 0 0, L_000002110a29c410;  1 drivers
v000002110a244580_0 .net *"_ivl_180", 0 0, L_000002110a29cd40;  1 drivers
v000002110a244620_0 .net *"_ivl_183", 0 0, L_000002110a2f7510;  1 drivers
v000002110a2430e0_0 .net *"_ivl_185", 0 0, L_000002110a2f75b0;  1 drivers
v000002110a245c00_0 .net *"_ivl_186", 0 0, L_000002110a29b840;  1 drivers
v000002110a2462e0_0 .net *"_ivl_190", 0 0, L_000002110a2f5e90;  1 drivers
v000002110a245480_0 .net *"_ivl_192", 0 0, L_000002110a2f5170;  1 drivers
v000002110a245a20_0 .net *"_ivl_194", 0 0, L_000002110a2f5b70;  1 drivers
v000002110a245ca0_0 .net *"_ivl_196", 0 0, L_000002110a2f5c10;  1 drivers
v000002110a245840_0 .net *"_ivl_198", 0 0, L_000002110a2f61b0;  1 drivers
v000002110a2457a0_0 .net *"_ivl_200", 0 0, L_000002110a2f64d0;  1 drivers
v000002110a2458e0_0 .net *"_ivl_202", 0 0, L_000002110a2f5cb0;  1 drivers
v000002110a244c60_0 .net *"_ivl_204", 0 0, L_000002110a2f5d50;  1 drivers
v000002110a245de0_0 .net *"_ivl_206", 0 0, L_000002110a2f5fd0;  1 drivers
v000002110a246060_0 .net *"_ivl_208", 0 0, L_000002110a2f6110;  1 drivers
v000002110a245980_0 .net *"_ivl_21", 0 0, L_000002110a282250;  1 drivers
v000002110a245660_0 .net *"_ivl_210", 0 0, L_000002110a2f6250;  1 drivers
v000002110a244da0_0 .net *"_ivl_212", 0 0, L_000002110a2f6570;  1 drivers
v000002110a245700_0 .net *"_ivl_214", 0 0, L_000002110a2f6610;  1 drivers
v000002110a245ac0_0 .net *"_ivl_216", 0 0, L_000002110a2f7bf0;  1 drivers
v000002110a2453e0_0 .net *"_ivl_218", 0 0, L_000002110a2f7a10;  1 drivers
v000002110a245340_0 .net *"_ivl_220", 0 0, L_000002110a2f7830;  1 drivers
v000002110a245fc0_0 .net *"_ivl_222", 0 0, L_000002110a2f7d30;  1 drivers
v000002110a246100_0 .net *"_ivl_224", 0 0, L_000002110a2f7c90;  1 drivers
v000002110a244d00_0 .net *"_ivl_226", 0 0, L_000002110a2f7ab0;  1 drivers
v000002110a245b60_0 .net *"_ivl_228", 0 0, L_000002110a2f7970;  1 drivers
v000002110a244ee0_0 .net *"_ivl_23", 0 0, L_000002110a2822f0;  1 drivers
v000002110a245d40_0 .net *"_ivl_230", 0 0, L_000002110a2f7dd0;  1 drivers
v000002110a245e80_0 .net *"_ivl_232", 0 0, L_000002110a2f78d0;  1 drivers
v000002110a244e40_0 .net *"_ivl_234", 0 0, L_000002110a2f7e70;  1 drivers
v000002110a244f80_0 .net *"_ivl_236", 0 0, L_000002110a2f7790;  1 drivers
v000002110a245020_0 .net *"_ivl_238", 0 0, L_000002110a2f7b50;  1 drivers
v000002110a245f20_0 .net *"_ivl_24", 0 0, L_000002110a29c1e0;  1 drivers
v000002110a2461a0_0 .net *"_ivl_240", 0 0, L_000002110a2f1890;  1 drivers
v000002110a246240_0 .net *"_ivl_242", 0 0, L_000002110a2f03f0;  1 drivers
v000002110a2450c0_0 .net *"_ivl_244", 0 0, L_000002110a2f0530;  1 drivers
v000002110a245160_0 .net *"_ivl_246", 0 0, L_000002110a2f0f30;  1 drivers
v000002110a245200_0 .net *"_ivl_248", 0 0, L_000002110a2f1ed0;  1 drivers
v000002110a2452a0_0 .net *"_ivl_250", 0 0, L_000002110a2f21f0;  1 drivers
v000002110a245520_0 .net *"_ivl_252", 0 0, L_000002110a2f1390;  1 drivers
v000002110a2455c0_0 .net *"_ivl_254", 0 0, L_000002110a2f0490;  1 drivers
v000002110a167810_0 .net *"_ivl_256", 0 0, L_000002110a2f16b0;  1 drivers
v000002110a249b70_0 .net *"_ivl_27", 0 0, L_000002110a280c70;  1 drivers
v000002110a248db0_0 .net *"_ivl_29", 0 0, L_000002110a280d10;  1 drivers
v000002110a2495d0_0 .net *"_ivl_3", 0 0, L_000002110a281670;  1 drivers
v000002110a248e50_0 .net *"_ivl_30", 0 0, L_000002110a29c9c0;  1 drivers
v000002110a249f30_0 .net *"_ivl_33", 0 0, L_000002110a281210;  1 drivers
v000002110a249fd0_0 .net *"_ivl_35", 0 0, L_000002110a27fe10;  1 drivers
v000002110a249990_0 .net *"_ivl_36", 0 0, L_000002110a29cdb0;  1 drivers
v000002110a2493f0_0 .net *"_ivl_39", 0 0, L_000002110a2f7650;  1 drivers
v000002110a249d50_0 .net *"_ivl_41", 0 0, L_000002110a2f5670;  1 drivers
v000002110a249490_0 .net *"_ivl_42", 0 0, L_000002110a29bbc0;  1 drivers
v000002110a248c70_0 .net *"_ivl_45", 0 0, L_000002110a2f6890;  1 drivers
v000002110a249a30_0 .net *"_ivl_47", 0 0, L_000002110a2f6ed0;  1 drivers
v000002110a2498f0_0 .net *"_ivl_48", 0 0, L_000002110a29bc30;  1 drivers
v000002110a248d10_0 .net *"_ivl_5", 0 0, L_000002110a280b30;  1 drivers
v000002110a2490d0_0 .net *"_ivl_51", 0 0, L_000002110a2f5710;  1 drivers
v000002110a249670_0 .net *"_ivl_53", 0 0, L_000002110a2f57b0;  1 drivers
v000002110a24a110_0 .net *"_ivl_54", 0 0, L_000002110a29cf70;  1 drivers
v000002110a248ef0_0 .net *"_ivl_57", 0 0, L_000002110a2f5210;  1 drivers
v000002110a249ad0_0 .net *"_ivl_59", 0 0, L_000002110a2f6d90;  1 drivers
v000002110a249710_0 .net *"_ivl_6", 0 0, L_000002110a29c8e0;  1 drivers
v000002110a249df0_0 .net *"_ivl_60", 0 0, L_000002110a29c800;  1 drivers
v000002110a249530_0 .net *"_ivl_63", 0 0, L_000002110a2f5030;  1 drivers
v000002110a24a070_0 .net *"_ivl_65", 0 0, L_000002110a2f71f0;  1 drivers
v000002110a249c10_0 .net *"_ivl_66", 0 0, L_000002110a29bca0;  1 drivers
v000002110a2497b0_0 .net *"_ivl_69", 0 0, L_000002110a2f52b0;  1 drivers
v000002110a24a1b0_0 .net *"_ivl_71", 0 0, L_000002110a2f67f0;  1 drivers
v000002110a249850_0 .net *"_ivl_72", 0 0, L_000002110a29c2c0;  1 drivers
v000002110a249350_0 .net *"_ivl_75", 0 0, L_000002110a2f6750;  1 drivers
v000002110a24a250_0 .net *"_ivl_77", 0 0, L_000002110a2f5df0;  1 drivers
v000002110a248f90_0 .net *"_ivl_78", 0 0, L_000002110a29bfb0;  1 drivers
v000002110a2492b0_0 .net *"_ivl_81", 0 0, L_000002110a2f6930;  1 drivers
v000002110a249e90_0 .net *"_ivl_83", 0 0, L_000002110a2f7330;  1 drivers
v000002110a249cb0_0 .net *"_ivl_84", 0 0, L_000002110a29d0c0;  1 drivers
v000002110a24a2f0_0 .net *"_ivl_87", 0 0, L_000002110a2f5530;  1 drivers
v000002110a249030_0 .net *"_ivl_89", 0 0, L_000002110a2f5f30;  1 drivers
v000002110a249170_0 .net *"_ivl_9", 0 0, L_000002110a280bd0;  1 drivers
v000002110a249210_0 .net *"_ivl_90", 0 0, L_000002110a29ccd0;  1 drivers
v000002110a2465b0_0 .net *"_ivl_93", 0 0, L_000002110a2f5490;  1 drivers
v000002110a247cd0_0 .net *"_ivl_95", 0 0, L_000002110a2f55d0;  1 drivers
v000002110a246c90_0 .net *"_ivl_96", 0 0, L_000002110a29d130;  1 drivers
v000002110a247b90_0 .net *"_ivl_99", 0 0, L_000002110a2f6e30;  1 drivers
v000002110a248090_0 .net "a", 31 0, v000002110a255780_0;  alias, 1 drivers
v000002110a248310_0 .net "b", 31 0, v000002110a255140_0;  alias, 1 drivers
v000002110a246790_0 .net "out", 0 0, L_000002110a29ce90;  alias, 1 drivers
v000002110a247d70_0 .net "temp", 31 0, L_000002110a2f4f90;  1 drivers
L_000002110a281670 .part v000002110a255780_0, 0, 1;
L_000002110a280b30 .part v000002110a255140_0, 0, 1;
L_000002110a280bd0 .part v000002110a255780_0, 1, 1;
L_000002110a281fd0 .part v000002110a255140_0, 1, 1;
L_000002110a281990 .part v000002110a255780_0, 2, 1;
L_000002110a282070 .part v000002110a255140_0, 2, 1;
L_000002110a282250 .part v000002110a255780_0, 3, 1;
L_000002110a2822f0 .part v000002110a255140_0, 3, 1;
L_000002110a280c70 .part v000002110a255780_0, 4, 1;
L_000002110a280d10 .part v000002110a255140_0, 4, 1;
L_000002110a281210 .part v000002110a255780_0, 5, 1;
L_000002110a27fe10 .part v000002110a255140_0, 5, 1;
L_000002110a2f7650 .part v000002110a255780_0, 6, 1;
L_000002110a2f5670 .part v000002110a255140_0, 6, 1;
L_000002110a2f6890 .part v000002110a255780_0, 7, 1;
L_000002110a2f6ed0 .part v000002110a255140_0, 7, 1;
L_000002110a2f5710 .part v000002110a255780_0, 8, 1;
L_000002110a2f57b0 .part v000002110a255140_0, 8, 1;
L_000002110a2f5210 .part v000002110a255780_0, 9, 1;
L_000002110a2f6d90 .part v000002110a255140_0, 9, 1;
L_000002110a2f5030 .part v000002110a255780_0, 10, 1;
L_000002110a2f71f0 .part v000002110a255140_0, 10, 1;
L_000002110a2f52b0 .part v000002110a255780_0, 11, 1;
L_000002110a2f67f0 .part v000002110a255140_0, 11, 1;
L_000002110a2f6750 .part v000002110a255780_0, 12, 1;
L_000002110a2f5df0 .part v000002110a255140_0, 12, 1;
L_000002110a2f6930 .part v000002110a255780_0, 13, 1;
L_000002110a2f7330 .part v000002110a255140_0, 13, 1;
L_000002110a2f5530 .part v000002110a255780_0, 14, 1;
L_000002110a2f5f30 .part v000002110a255140_0, 14, 1;
L_000002110a2f5490 .part v000002110a255780_0, 15, 1;
L_000002110a2f55d0 .part v000002110a255140_0, 15, 1;
L_000002110a2f6e30 .part v000002110a255780_0, 16, 1;
L_000002110a2f6a70 .part v000002110a255140_0, 16, 1;
L_000002110a2f5990 .part v000002110a255780_0, 17, 1;
L_000002110a2f6bb0 .part v000002110a255140_0, 17, 1;
L_000002110a2f62f0 .part v000002110a255780_0, 18, 1;
L_000002110a2f58f0 .part v000002110a255140_0, 18, 1;
L_000002110a2f66b0 .part v000002110a255780_0, 19, 1;
L_000002110a2f5a30 .part v000002110a255140_0, 19, 1;
L_000002110a2f6f70 .part v000002110a255780_0, 20, 1;
L_000002110a2f6cf0 .part v000002110a255140_0, 20, 1;
L_000002110a2f6390 .part v000002110a255780_0, 21, 1;
L_000002110a2f73d0 .part v000002110a255140_0, 21, 1;
L_000002110a2f76f0 .part v000002110a255780_0, 22, 1;
L_000002110a2f7010 .part v000002110a255140_0, 22, 1;
L_000002110a2f69d0 .part v000002110a255780_0, 23, 1;
L_000002110a2f5850 .part v000002110a255140_0, 23, 1;
L_000002110a2f5350 .part v000002110a255780_0, 24, 1;
L_000002110a2f5ad0 .part v000002110a255140_0, 24, 1;
L_000002110a2f53f0 .part v000002110a255780_0, 25, 1;
L_000002110a2f70b0 .part v000002110a255140_0, 25, 1;
L_000002110a2f50d0 .part v000002110a255780_0, 26, 1;
L_000002110a2f6070 .part v000002110a255140_0, 26, 1;
L_000002110a2f6b10 .part v000002110a255780_0, 27, 1;
L_000002110a2f6c50 .part v000002110a255140_0, 27, 1;
L_000002110a2f7150 .part v000002110a255780_0, 28, 1;
L_000002110a2f6430 .part v000002110a255140_0, 28, 1;
L_000002110a2f7290 .part v000002110a255780_0, 29, 1;
L_000002110a2f7470 .part v000002110a255140_0, 29, 1;
L_000002110a2f7510 .part v000002110a255780_0, 30, 1;
L_000002110a2f75b0 .part v000002110a255140_0, 30, 1;
LS_000002110a2f4f90_0_0 .concat8 [ 1 1 1 1], L_000002110a29b7d0, L_000002110a29c8e0, L_000002110a29bd80, L_000002110a29c410;
LS_000002110a2f4f90_0_4 .concat8 [ 1 1 1 1], L_000002110a29c1e0, L_000002110a29c9c0, L_000002110a29cdb0, L_000002110a29bbc0;
LS_000002110a2f4f90_0_8 .concat8 [ 1 1 1 1], L_000002110a29bc30, L_000002110a29cf70, L_000002110a29c800, L_000002110a29bca0;
LS_000002110a2f4f90_0_12 .concat8 [ 1 1 1 1], L_000002110a29c2c0, L_000002110a29bfb0, L_000002110a29d0c0, L_000002110a29ccd0;
LS_000002110a2f4f90_0_16 .concat8 [ 1 1 1 1], L_000002110a29d130, L_000002110a29bd10, L_000002110a29cb80, L_000002110a29be60;
LS_000002110a2f4f90_0_20 .concat8 [ 1 1 1 1], L_000002110a29ca30, L_000002110a29cbf0, L_000002110a29bed0, L_000002110a29c090;
LS_000002110a2f4f90_0_24 .concat8 [ 1 1 1 1], L_000002110a29cc60, L_000002110a29c330, L_000002110a29bf40, L_000002110a29cf00;
LS_000002110a2f4f90_0_28 .concat8 [ 1 1 1 1], L_000002110a29d1a0, L_000002110a29d210, L_000002110a29cd40, L_000002110a29b840;
LS_000002110a2f4f90_1_0 .concat8 [ 4 4 4 4], LS_000002110a2f4f90_0_0, LS_000002110a2f4f90_0_4, LS_000002110a2f4f90_0_8, LS_000002110a2f4f90_0_12;
LS_000002110a2f4f90_1_4 .concat8 [ 4 4 4 4], LS_000002110a2f4f90_0_16, LS_000002110a2f4f90_0_20, LS_000002110a2f4f90_0_24, LS_000002110a2f4f90_0_28;
L_000002110a2f4f90 .concat8 [ 16 16 0 0], LS_000002110a2f4f90_1_0, LS_000002110a2f4f90_1_4;
L_000002110a2f5e90 .part v000002110a255780_0, 31, 1;
L_000002110a2f5170 .part v000002110a255140_0, 31, 1;
L_000002110a2f5b70 .part L_000002110a2f4f90, 0, 1;
L_000002110a2f5c10 .part L_000002110a2f4f90, 1, 1;
L_000002110a2f61b0 .part L_000002110a2f4f90, 2, 1;
L_000002110a2f64d0 .part L_000002110a2f4f90, 3, 1;
L_000002110a2f5cb0 .part L_000002110a2f4f90, 4, 1;
L_000002110a2f5d50 .part L_000002110a2f4f90, 5, 1;
L_000002110a2f5fd0 .part L_000002110a2f4f90, 6, 1;
L_000002110a2f6110 .part L_000002110a2f4f90, 7, 1;
L_000002110a2f6250 .part L_000002110a2f4f90, 8, 1;
L_000002110a2f6570 .part L_000002110a2f4f90, 9, 1;
L_000002110a2f6610 .part L_000002110a2f4f90, 10, 1;
L_000002110a2f7bf0 .part L_000002110a2f4f90, 11, 1;
L_000002110a2f7a10 .part L_000002110a2f4f90, 12, 1;
L_000002110a2f7830 .part L_000002110a2f4f90, 13, 1;
L_000002110a2f7d30 .part L_000002110a2f4f90, 14, 1;
L_000002110a2f7c90 .part L_000002110a2f4f90, 15, 1;
L_000002110a2f7ab0 .part L_000002110a2f4f90, 16, 1;
L_000002110a2f7970 .part L_000002110a2f4f90, 17, 1;
L_000002110a2f7dd0 .part L_000002110a2f4f90, 18, 1;
L_000002110a2f78d0 .part L_000002110a2f4f90, 19, 1;
L_000002110a2f7e70 .part L_000002110a2f4f90, 20, 1;
L_000002110a2f7790 .part L_000002110a2f4f90, 21, 1;
L_000002110a2f7b50 .part L_000002110a2f4f90, 22, 1;
L_000002110a2f1890 .part L_000002110a2f4f90, 23, 1;
L_000002110a2f03f0 .part L_000002110a2f4f90, 24, 1;
L_000002110a2f0530 .part L_000002110a2f4f90, 25, 1;
L_000002110a2f0f30 .part L_000002110a2f4f90, 26, 1;
L_000002110a2f1ed0 .part L_000002110a2f4f90, 27, 1;
L_000002110a2f21f0 .part L_000002110a2f4f90, 28, 1;
L_000002110a2f1390 .part L_000002110a2f4f90, 29, 1;
L_000002110a2f0490 .part L_000002110a2f4f90, 30, 1;
L_000002110a2f16b0 .part L_000002110a2f4f90, 31, 1;
S_000002110a009c60 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000021109f969c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002110a1cb9b0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002110a29ba70 .functor NOT 1, L_000002110a280db0, C4<0>, C4<0>, C4<0>;
v000002110a246510_0 .net "A", 31 0, v000002110a255780_0;  alias, 1 drivers
v000002110a248630_0 .net "ALUOP", 3 0, v000002110a248810_0;  alias, 1 drivers
v000002110a2488b0_0 .net "B", 31 0, v000002110a255140_0;  alias, 1 drivers
v000002110a247690_0 .var "CF", 0 0;
v000002110a247230_0 .net "ZF", 0 0, L_000002110a29ba70;  alias, 1 drivers
v000002110a247eb0_0 .net *"_ivl_1", 0 0, L_000002110a280db0;  1 drivers
v000002110a246650_0 .var "res", 31 0;
E_000002110a1cc1f0 .event anyedge, v000002110a248630_0, v000002110a248090_0, v000002110a248310_0, v000002110a247690_0;
L_000002110a280db0 .reduce/or v000002110a246650_0;
S_000002110a053170 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000021109f969c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002110a1fd260 .param/l "add" 0 9 6, C4<000000100000>;
P_000002110a1fd298 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002110a1fd2d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002110a1fd308 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002110a1fd340 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002110a1fd378 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002110a1fd3b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002110a1fd3e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002110a1fd420 .param/l "j" 0 9 19, C4<000010000000>;
P_000002110a1fd458 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002110a1fd490 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002110a1fd4c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002110a1fd500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002110a1fd538 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002110a1fd570 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002110a1fd5a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002110a1fd5e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002110a1fd618 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002110a1fd650 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002110a1fd688 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002110a1fd6c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002110a1fd6f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002110a1fd730 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002110a1fd768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002110a1fd7a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002110a248810_0 .var "ALU_OP", 3 0;
v000002110a247c30_0 .net "opcode", 11 0, v000002110a254600_0;  alias, 1 drivers
E_000002110a1cc2f0 .event anyedge, v000002110a14e920_0;
S_000002110a053300 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002110a2528a0_0 .net "EX1_forward_to_B", 31 0, v000002110a252940_0;  alias, 1 drivers
v000002110a253ca0_0 .net "EX_PFC", 31 0, v000002110a251f40_0;  alias, 1 drivers
v000002110a253d40_0 .net "EX_PFC_to_IF", 31 0, L_000002110a281350;  alias, 1 drivers
v000002110a253980_0 .net "alu_selA", 1 0, L_000002110a282d90;  alias, 1 drivers
v000002110a253840_0 .net "alu_selB", 1 0, L_000002110a284c30;  alias, 1 drivers
v000002110a251e00_0 .net "ex_haz", 31 0, v000002110a244260_0;  alias, 1 drivers
v000002110a253520_0 .net "id_haz", 31 0, L_000002110a280a90;  alias, 1 drivers
v000002110a251ea0_0 .net "is_jr", 0 0, v000002110a251fe0_0;  alias, 1 drivers
v000002110a253de0_0 .net "mem_haz", 31 0, L_000002110a29d520;  alias, 1 drivers
v000002110a253660_0 .net "oper1", 31 0, L_000002110a287260;  alias, 1 drivers
v000002110a252440_0 .net "oper2", 31 0, L_000002110a29c5d0;  alias, 1 drivers
v000002110a2532a0_0 .net "pc", 31 0, v000002110a253160_0;  alias, 1 drivers
v000002110a2533e0_0 .net "rs1", 31 0, v000002110a253b60_0;  alias, 1 drivers
v000002110a253340_0 .net "rs2_in", 31 0, v000002110a251cc0_0;  alias, 1 drivers
v000002110a253c00_0 .net "rs2_out", 31 0, L_000002110a29c170;  alias, 1 drivers
v000002110a254100_0 .net "store_rs2_forward", 1 0, L_000002110a285270;  alias, 1 drivers
L_000002110a281350 .functor MUXZ 32, v000002110a251f40_0, L_000002110a287260, v000002110a251fe0_0, C4<>;
S_000002110a04c8c0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002110a053300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002110a1cb9f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002110a285f20 .functor NOT 1, L_000002110a280950, C4<0>, C4<0>, C4<0>;
L_000002110a285f90 .functor NOT 1, L_000002110a27fcd0, C4<0>, C4<0>, C4<0>;
L_000002110a285510 .functor NOT 1, L_000002110a27ff50, C4<0>, C4<0>, C4<0>;
L_000002110a286230 .functor NOT 1, L_000002110a280090, C4<0>, C4<0>, C4<0>;
L_000002110a2868c0 .functor AND 32, L_000002110a286620, v000002110a253b60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a286310 .functor AND 32, L_000002110a2861c0, L_000002110a29d520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a2863f0 .functor OR 32, L_000002110a2868c0, L_000002110a286310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002110a2867e0 .functor AND 32, L_000002110a2857b0, v000002110a244260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a286770 .functor OR 32, L_000002110a2863f0, L_000002110a2867e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002110a2871f0 .functor AND 32, L_000002110a285820, L_000002110a280a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a287260 .functor OR 32, L_000002110a286770, L_000002110a2871f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002110a247370_0 .net *"_ivl_1", 0 0, L_000002110a280950;  1 drivers
v000002110a247a50_0 .net *"_ivl_13", 0 0, L_000002110a27ff50;  1 drivers
v000002110a247410_0 .net *"_ivl_14", 0 0, L_000002110a285510;  1 drivers
v000002110a2475f0_0 .net *"_ivl_19", 0 0, L_000002110a27fff0;  1 drivers
v000002110a247af0_0 .net *"_ivl_2", 0 0, L_000002110a285f20;  1 drivers
v000002110a24c2e0_0 .net *"_ivl_23", 0 0, L_000002110a2803b0;  1 drivers
v000002110a24d5a0_0 .net *"_ivl_27", 0 0, L_000002110a280090;  1 drivers
v000002110a24d640_0 .net *"_ivl_28", 0 0, L_000002110a286230;  1 drivers
v000002110a24c1a0_0 .net *"_ivl_33", 0 0, L_000002110a2812b0;  1 drivers
v000002110a24d960_0 .net *"_ivl_37", 0 0, L_000002110a2821b0;  1 drivers
v000002110a24cec0_0 .net *"_ivl_40", 31 0, L_000002110a2868c0;  1 drivers
v000002110a24e360_0 .net *"_ivl_42", 31 0, L_000002110a286310;  1 drivers
v000002110a24c240_0 .net *"_ivl_44", 31 0, L_000002110a2863f0;  1 drivers
v000002110a24bca0_0 .net *"_ivl_46", 31 0, L_000002110a2867e0;  1 drivers
v000002110a24d000_0 .net *"_ivl_48", 31 0, L_000002110a286770;  1 drivers
v000002110a24dd20_0 .net *"_ivl_50", 31 0, L_000002110a2871f0;  1 drivers
v000002110a24c560_0 .net *"_ivl_7", 0 0, L_000002110a27fcd0;  1 drivers
v000002110a24c420_0 .net *"_ivl_8", 0 0, L_000002110a285f90;  1 drivers
v000002110a24e400_0 .net "ina", 31 0, v000002110a253b60_0;  alias, 1 drivers
v000002110a24ce20_0 .net "inb", 31 0, L_000002110a29d520;  alias, 1 drivers
v000002110a24d320_0 .net "inc", 31 0, v000002110a244260_0;  alias, 1 drivers
v000002110a24bd40_0 .net "ind", 31 0, L_000002110a280a90;  alias, 1 drivers
v000002110a24e180_0 .net "out", 31 0, L_000002110a287260;  alias, 1 drivers
v000002110a24d0a0_0 .net "s0", 31 0, L_000002110a286620;  1 drivers
v000002110a24d140_0 .net "s1", 31 0, L_000002110a2861c0;  1 drivers
v000002110a24d8c0_0 .net "s2", 31 0, L_000002110a2857b0;  1 drivers
v000002110a24d1e0_0 .net "s3", 31 0, L_000002110a285820;  1 drivers
v000002110a24d6e0_0 .net "sel", 1 0, L_000002110a282d90;  alias, 1 drivers
L_000002110a280950 .part L_000002110a282d90, 1, 1;
LS_000002110a2806d0_0_0 .concat [ 1 1 1 1], L_000002110a285f20, L_000002110a285f20, L_000002110a285f20, L_000002110a285f20;
LS_000002110a2806d0_0_4 .concat [ 1 1 1 1], L_000002110a285f20, L_000002110a285f20, L_000002110a285f20, L_000002110a285f20;
LS_000002110a2806d0_0_8 .concat [ 1 1 1 1], L_000002110a285f20, L_000002110a285f20, L_000002110a285f20, L_000002110a285f20;
LS_000002110a2806d0_0_12 .concat [ 1 1 1 1], L_000002110a285f20, L_000002110a285f20, L_000002110a285f20, L_000002110a285f20;
LS_000002110a2806d0_0_16 .concat [ 1 1 1 1], L_000002110a285f20, L_000002110a285f20, L_000002110a285f20, L_000002110a285f20;
LS_000002110a2806d0_0_20 .concat [ 1 1 1 1], L_000002110a285f20, L_000002110a285f20, L_000002110a285f20, L_000002110a285f20;
LS_000002110a2806d0_0_24 .concat [ 1 1 1 1], L_000002110a285f20, L_000002110a285f20, L_000002110a285f20, L_000002110a285f20;
LS_000002110a2806d0_0_28 .concat [ 1 1 1 1], L_000002110a285f20, L_000002110a285f20, L_000002110a285f20, L_000002110a285f20;
LS_000002110a2806d0_1_0 .concat [ 4 4 4 4], LS_000002110a2806d0_0_0, LS_000002110a2806d0_0_4, LS_000002110a2806d0_0_8, LS_000002110a2806d0_0_12;
LS_000002110a2806d0_1_4 .concat [ 4 4 4 4], LS_000002110a2806d0_0_16, LS_000002110a2806d0_0_20, LS_000002110a2806d0_0_24, LS_000002110a2806d0_0_28;
L_000002110a2806d0 .concat [ 16 16 0 0], LS_000002110a2806d0_1_0, LS_000002110a2806d0_1_4;
L_000002110a27fcd0 .part L_000002110a282d90, 0, 1;
LS_000002110a281c10_0_0 .concat [ 1 1 1 1], L_000002110a285f90, L_000002110a285f90, L_000002110a285f90, L_000002110a285f90;
LS_000002110a281c10_0_4 .concat [ 1 1 1 1], L_000002110a285f90, L_000002110a285f90, L_000002110a285f90, L_000002110a285f90;
LS_000002110a281c10_0_8 .concat [ 1 1 1 1], L_000002110a285f90, L_000002110a285f90, L_000002110a285f90, L_000002110a285f90;
LS_000002110a281c10_0_12 .concat [ 1 1 1 1], L_000002110a285f90, L_000002110a285f90, L_000002110a285f90, L_000002110a285f90;
LS_000002110a281c10_0_16 .concat [ 1 1 1 1], L_000002110a285f90, L_000002110a285f90, L_000002110a285f90, L_000002110a285f90;
LS_000002110a281c10_0_20 .concat [ 1 1 1 1], L_000002110a285f90, L_000002110a285f90, L_000002110a285f90, L_000002110a285f90;
LS_000002110a281c10_0_24 .concat [ 1 1 1 1], L_000002110a285f90, L_000002110a285f90, L_000002110a285f90, L_000002110a285f90;
LS_000002110a281c10_0_28 .concat [ 1 1 1 1], L_000002110a285f90, L_000002110a285f90, L_000002110a285f90, L_000002110a285f90;
LS_000002110a281c10_1_0 .concat [ 4 4 4 4], LS_000002110a281c10_0_0, LS_000002110a281c10_0_4, LS_000002110a281c10_0_8, LS_000002110a281c10_0_12;
LS_000002110a281c10_1_4 .concat [ 4 4 4 4], LS_000002110a281c10_0_16, LS_000002110a281c10_0_20, LS_000002110a281c10_0_24, LS_000002110a281c10_0_28;
L_000002110a281c10 .concat [ 16 16 0 0], LS_000002110a281c10_1_0, LS_000002110a281c10_1_4;
L_000002110a27ff50 .part L_000002110a282d90, 1, 1;
LS_000002110a281ad0_0_0 .concat [ 1 1 1 1], L_000002110a285510, L_000002110a285510, L_000002110a285510, L_000002110a285510;
LS_000002110a281ad0_0_4 .concat [ 1 1 1 1], L_000002110a285510, L_000002110a285510, L_000002110a285510, L_000002110a285510;
LS_000002110a281ad0_0_8 .concat [ 1 1 1 1], L_000002110a285510, L_000002110a285510, L_000002110a285510, L_000002110a285510;
LS_000002110a281ad0_0_12 .concat [ 1 1 1 1], L_000002110a285510, L_000002110a285510, L_000002110a285510, L_000002110a285510;
LS_000002110a281ad0_0_16 .concat [ 1 1 1 1], L_000002110a285510, L_000002110a285510, L_000002110a285510, L_000002110a285510;
LS_000002110a281ad0_0_20 .concat [ 1 1 1 1], L_000002110a285510, L_000002110a285510, L_000002110a285510, L_000002110a285510;
LS_000002110a281ad0_0_24 .concat [ 1 1 1 1], L_000002110a285510, L_000002110a285510, L_000002110a285510, L_000002110a285510;
LS_000002110a281ad0_0_28 .concat [ 1 1 1 1], L_000002110a285510, L_000002110a285510, L_000002110a285510, L_000002110a285510;
LS_000002110a281ad0_1_0 .concat [ 4 4 4 4], LS_000002110a281ad0_0_0, LS_000002110a281ad0_0_4, LS_000002110a281ad0_0_8, LS_000002110a281ad0_0_12;
LS_000002110a281ad0_1_4 .concat [ 4 4 4 4], LS_000002110a281ad0_0_16, LS_000002110a281ad0_0_20, LS_000002110a281ad0_0_24, LS_000002110a281ad0_0_28;
L_000002110a281ad0 .concat [ 16 16 0 0], LS_000002110a281ad0_1_0, LS_000002110a281ad0_1_4;
L_000002110a27fff0 .part L_000002110a282d90, 0, 1;
LS_000002110a27fc30_0_0 .concat [ 1 1 1 1], L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0;
LS_000002110a27fc30_0_4 .concat [ 1 1 1 1], L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0;
LS_000002110a27fc30_0_8 .concat [ 1 1 1 1], L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0;
LS_000002110a27fc30_0_12 .concat [ 1 1 1 1], L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0;
LS_000002110a27fc30_0_16 .concat [ 1 1 1 1], L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0;
LS_000002110a27fc30_0_20 .concat [ 1 1 1 1], L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0;
LS_000002110a27fc30_0_24 .concat [ 1 1 1 1], L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0;
LS_000002110a27fc30_0_28 .concat [ 1 1 1 1], L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0, L_000002110a27fff0;
LS_000002110a27fc30_1_0 .concat [ 4 4 4 4], LS_000002110a27fc30_0_0, LS_000002110a27fc30_0_4, LS_000002110a27fc30_0_8, LS_000002110a27fc30_0_12;
LS_000002110a27fc30_1_4 .concat [ 4 4 4 4], LS_000002110a27fc30_0_16, LS_000002110a27fc30_0_20, LS_000002110a27fc30_0_24, LS_000002110a27fc30_0_28;
L_000002110a27fc30 .concat [ 16 16 0 0], LS_000002110a27fc30_1_0, LS_000002110a27fc30_1_4;
L_000002110a2803b0 .part L_000002110a282d90, 1, 1;
LS_000002110a282390_0_0 .concat [ 1 1 1 1], L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0;
LS_000002110a282390_0_4 .concat [ 1 1 1 1], L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0;
LS_000002110a282390_0_8 .concat [ 1 1 1 1], L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0;
LS_000002110a282390_0_12 .concat [ 1 1 1 1], L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0;
LS_000002110a282390_0_16 .concat [ 1 1 1 1], L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0;
LS_000002110a282390_0_20 .concat [ 1 1 1 1], L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0;
LS_000002110a282390_0_24 .concat [ 1 1 1 1], L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0;
LS_000002110a282390_0_28 .concat [ 1 1 1 1], L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0, L_000002110a2803b0;
LS_000002110a282390_1_0 .concat [ 4 4 4 4], LS_000002110a282390_0_0, LS_000002110a282390_0_4, LS_000002110a282390_0_8, LS_000002110a282390_0_12;
LS_000002110a282390_1_4 .concat [ 4 4 4 4], LS_000002110a282390_0_16, LS_000002110a282390_0_20, LS_000002110a282390_0_24, LS_000002110a282390_0_28;
L_000002110a282390 .concat [ 16 16 0 0], LS_000002110a282390_1_0, LS_000002110a282390_1_4;
L_000002110a280090 .part L_000002110a282d90, 0, 1;
LS_000002110a281b70_0_0 .concat [ 1 1 1 1], L_000002110a286230, L_000002110a286230, L_000002110a286230, L_000002110a286230;
LS_000002110a281b70_0_4 .concat [ 1 1 1 1], L_000002110a286230, L_000002110a286230, L_000002110a286230, L_000002110a286230;
LS_000002110a281b70_0_8 .concat [ 1 1 1 1], L_000002110a286230, L_000002110a286230, L_000002110a286230, L_000002110a286230;
LS_000002110a281b70_0_12 .concat [ 1 1 1 1], L_000002110a286230, L_000002110a286230, L_000002110a286230, L_000002110a286230;
LS_000002110a281b70_0_16 .concat [ 1 1 1 1], L_000002110a286230, L_000002110a286230, L_000002110a286230, L_000002110a286230;
LS_000002110a281b70_0_20 .concat [ 1 1 1 1], L_000002110a286230, L_000002110a286230, L_000002110a286230, L_000002110a286230;
LS_000002110a281b70_0_24 .concat [ 1 1 1 1], L_000002110a286230, L_000002110a286230, L_000002110a286230, L_000002110a286230;
LS_000002110a281b70_0_28 .concat [ 1 1 1 1], L_000002110a286230, L_000002110a286230, L_000002110a286230, L_000002110a286230;
LS_000002110a281b70_1_0 .concat [ 4 4 4 4], LS_000002110a281b70_0_0, LS_000002110a281b70_0_4, LS_000002110a281b70_0_8, LS_000002110a281b70_0_12;
LS_000002110a281b70_1_4 .concat [ 4 4 4 4], LS_000002110a281b70_0_16, LS_000002110a281b70_0_20, LS_000002110a281b70_0_24, LS_000002110a281b70_0_28;
L_000002110a281b70 .concat [ 16 16 0 0], LS_000002110a281b70_1_0, LS_000002110a281b70_1_4;
L_000002110a2812b0 .part L_000002110a282d90, 1, 1;
LS_000002110a280130_0_0 .concat [ 1 1 1 1], L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0;
LS_000002110a280130_0_4 .concat [ 1 1 1 1], L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0;
LS_000002110a280130_0_8 .concat [ 1 1 1 1], L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0;
LS_000002110a280130_0_12 .concat [ 1 1 1 1], L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0;
LS_000002110a280130_0_16 .concat [ 1 1 1 1], L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0;
LS_000002110a280130_0_20 .concat [ 1 1 1 1], L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0;
LS_000002110a280130_0_24 .concat [ 1 1 1 1], L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0;
LS_000002110a280130_0_28 .concat [ 1 1 1 1], L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0, L_000002110a2812b0;
LS_000002110a280130_1_0 .concat [ 4 4 4 4], LS_000002110a280130_0_0, LS_000002110a280130_0_4, LS_000002110a280130_0_8, LS_000002110a280130_0_12;
LS_000002110a280130_1_4 .concat [ 4 4 4 4], LS_000002110a280130_0_16, LS_000002110a280130_0_20, LS_000002110a280130_0_24, LS_000002110a280130_0_28;
L_000002110a280130 .concat [ 16 16 0 0], LS_000002110a280130_1_0, LS_000002110a280130_1_4;
L_000002110a2821b0 .part L_000002110a282d90, 0, 1;
LS_000002110a280450_0_0 .concat [ 1 1 1 1], L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0;
LS_000002110a280450_0_4 .concat [ 1 1 1 1], L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0;
LS_000002110a280450_0_8 .concat [ 1 1 1 1], L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0;
LS_000002110a280450_0_12 .concat [ 1 1 1 1], L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0;
LS_000002110a280450_0_16 .concat [ 1 1 1 1], L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0;
LS_000002110a280450_0_20 .concat [ 1 1 1 1], L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0;
LS_000002110a280450_0_24 .concat [ 1 1 1 1], L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0;
LS_000002110a280450_0_28 .concat [ 1 1 1 1], L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0, L_000002110a2821b0;
LS_000002110a280450_1_0 .concat [ 4 4 4 4], LS_000002110a280450_0_0, LS_000002110a280450_0_4, LS_000002110a280450_0_8, LS_000002110a280450_0_12;
LS_000002110a280450_1_4 .concat [ 4 4 4 4], LS_000002110a280450_0_16, LS_000002110a280450_0_20, LS_000002110a280450_0_24, LS_000002110a280450_0_28;
L_000002110a280450 .concat [ 16 16 0 0], LS_000002110a280450_1_0, LS_000002110a280450_1_4;
S_000002110a04ca50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002110a04c8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002110a286620 .functor AND 32, L_000002110a2806d0, L_000002110a281c10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002110a2472d0_0 .net "in1", 31 0, L_000002110a2806d0;  1 drivers
v000002110a2468d0_0 .net "in2", 31 0, L_000002110a281c10;  1 drivers
v000002110a247550_0 .net "out", 31 0, L_000002110a286620;  alias, 1 drivers
S_000002110a008230 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002110a04c8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002110a2861c0 .functor AND 32, L_000002110a281ad0, L_000002110a27fc30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002110a246ab0_0 .net "in1", 31 0, L_000002110a281ad0;  1 drivers
v000002110a2474b0_0 .net "in2", 31 0, L_000002110a27fc30;  1 drivers
v000002110a247870_0 .net "out", 31 0, L_000002110a2861c0;  alias, 1 drivers
S_000002110a0083c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002110a04c8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002110a2857b0 .functor AND 32, L_000002110a282390, L_000002110a281b70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002110a246b50_0 .net "in1", 31 0, L_000002110a282390;  1 drivers
v000002110a246d30_0 .net "in2", 31 0, L_000002110a281b70;  1 drivers
v000002110a246dd0_0 .net "out", 31 0, L_000002110a2857b0;  alias, 1 drivers
S_000002110a24ae10 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002110a04c8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002110a285820 .functor AND 32, L_000002110a280130, L_000002110a280450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002110a246e70_0 .net "in1", 31 0, L_000002110a280130;  1 drivers
v000002110a247050_0 .net "in2", 31 0, L_000002110a280450;  1 drivers
v000002110a2479b0_0 .net "out", 31 0, L_000002110a285820;  alias, 1 drivers
S_000002110a24b770 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002110a053300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002110a1cc530 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002110a287180 .functor NOT 1, L_000002110a281710, C4<0>, C4<0>, C4<0>;
L_000002110a287340 .functor NOT 1, L_000002110a281e90, C4<0>, C4<0>, C4<0>;
L_000002110a287030 .functor NOT 1, L_000002110a281f30, C4<0>, C4<0>, C4<0>;
L_000002110a1c0fb0 .functor NOT 1, L_000002110a2801d0, C4<0>, C4<0>, C4<0>;
L_000002110a29c250 .functor AND 32, L_000002110a2872d0, v000002110a252940_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a29ce20 .functor AND 32, L_000002110a2870a0, L_000002110a29d520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a29c100 .functor OR 32, L_000002110a29c250, L_000002110a29ce20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002110a29bae0 .functor AND 32, L_000002110a287110, v000002110a244260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a29cfe0 .functor OR 32, L_000002110a29c100, L_000002110a29bae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002110a29ba00 .functor AND 32, L_000002110a29c560, L_000002110a280a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a29c5d0 .functor OR 32, L_000002110a29cfe0, L_000002110a29ba00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002110a24c920_0 .net *"_ivl_1", 0 0, L_000002110a281710;  1 drivers
v000002110a24db40_0 .net *"_ivl_13", 0 0, L_000002110a281f30;  1 drivers
v000002110a24d820_0 .net *"_ivl_14", 0 0, L_000002110a287030;  1 drivers
v000002110a24c7e0_0 .net *"_ivl_19", 0 0, L_000002110a281a30;  1 drivers
v000002110a24d500_0 .net *"_ivl_2", 0 0, L_000002110a287180;  1 drivers
v000002110a24c9c0_0 .net *"_ivl_23", 0 0, L_000002110a281df0;  1 drivers
v000002110a24de60_0 .net *"_ivl_27", 0 0, L_000002110a2801d0;  1 drivers
v000002110a24d780_0 .net *"_ivl_28", 0 0, L_000002110a1c0fb0;  1 drivers
v000002110a24c060_0 .net *"_ivl_33", 0 0, L_000002110a280ef0;  1 drivers
v000002110a24e0e0_0 .net *"_ivl_37", 0 0, L_000002110a2804f0;  1 drivers
v000002110a24c4c0_0 .net *"_ivl_40", 31 0, L_000002110a29c250;  1 drivers
v000002110a24d3c0_0 .net *"_ivl_42", 31 0, L_000002110a29ce20;  1 drivers
v000002110a24df00_0 .net *"_ivl_44", 31 0, L_000002110a29c100;  1 drivers
v000002110a24c100_0 .net *"_ivl_46", 31 0, L_000002110a29bae0;  1 drivers
v000002110a24ca60_0 .net *"_ivl_48", 31 0, L_000002110a29cfe0;  1 drivers
v000002110a24dbe0_0 .net *"_ivl_50", 31 0, L_000002110a29ba00;  1 drivers
v000002110a24cb00_0 .net *"_ivl_7", 0 0, L_000002110a281e90;  1 drivers
v000002110a24dc80_0 .net *"_ivl_8", 0 0, L_000002110a287340;  1 drivers
v000002110a24ddc0_0 .net "ina", 31 0, v000002110a252940_0;  alias, 1 drivers
v000002110a24c6a0_0 .net "inb", 31 0, L_000002110a29d520;  alias, 1 drivers
v000002110a24cc40_0 .net "inc", 31 0, v000002110a244260_0;  alias, 1 drivers
v000002110a24c880_0 .net "ind", 31 0, L_000002110a280a90;  alias, 1 drivers
v000002110a24cba0_0 .net "out", 31 0, L_000002110a29c5d0;  alias, 1 drivers
v000002110a24dfa0_0 .net "s0", 31 0, L_000002110a2872d0;  1 drivers
v000002110a24be80_0 .net "s1", 31 0, L_000002110a2870a0;  1 drivers
v000002110a24cce0_0 .net "s2", 31 0, L_000002110a287110;  1 drivers
v000002110a24cd80_0 .net "s3", 31 0, L_000002110a29c560;  1 drivers
v000002110a24e220_0 .net "sel", 1 0, L_000002110a284c30;  alias, 1 drivers
L_000002110a281710 .part L_000002110a284c30, 1, 1;
LS_000002110a280770_0_0 .concat [ 1 1 1 1], L_000002110a287180, L_000002110a287180, L_000002110a287180, L_000002110a287180;
LS_000002110a280770_0_4 .concat [ 1 1 1 1], L_000002110a287180, L_000002110a287180, L_000002110a287180, L_000002110a287180;
LS_000002110a280770_0_8 .concat [ 1 1 1 1], L_000002110a287180, L_000002110a287180, L_000002110a287180, L_000002110a287180;
LS_000002110a280770_0_12 .concat [ 1 1 1 1], L_000002110a287180, L_000002110a287180, L_000002110a287180, L_000002110a287180;
LS_000002110a280770_0_16 .concat [ 1 1 1 1], L_000002110a287180, L_000002110a287180, L_000002110a287180, L_000002110a287180;
LS_000002110a280770_0_20 .concat [ 1 1 1 1], L_000002110a287180, L_000002110a287180, L_000002110a287180, L_000002110a287180;
LS_000002110a280770_0_24 .concat [ 1 1 1 1], L_000002110a287180, L_000002110a287180, L_000002110a287180, L_000002110a287180;
LS_000002110a280770_0_28 .concat [ 1 1 1 1], L_000002110a287180, L_000002110a287180, L_000002110a287180, L_000002110a287180;
LS_000002110a280770_1_0 .concat [ 4 4 4 4], LS_000002110a280770_0_0, LS_000002110a280770_0_4, LS_000002110a280770_0_8, LS_000002110a280770_0_12;
LS_000002110a280770_1_4 .concat [ 4 4 4 4], LS_000002110a280770_0_16, LS_000002110a280770_0_20, LS_000002110a280770_0_24, LS_000002110a280770_0_28;
L_000002110a280770 .concat [ 16 16 0 0], LS_000002110a280770_1_0, LS_000002110a280770_1_4;
L_000002110a281e90 .part L_000002110a284c30, 0, 1;
LS_000002110a281530_0_0 .concat [ 1 1 1 1], L_000002110a287340, L_000002110a287340, L_000002110a287340, L_000002110a287340;
LS_000002110a281530_0_4 .concat [ 1 1 1 1], L_000002110a287340, L_000002110a287340, L_000002110a287340, L_000002110a287340;
LS_000002110a281530_0_8 .concat [ 1 1 1 1], L_000002110a287340, L_000002110a287340, L_000002110a287340, L_000002110a287340;
LS_000002110a281530_0_12 .concat [ 1 1 1 1], L_000002110a287340, L_000002110a287340, L_000002110a287340, L_000002110a287340;
LS_000002110a281530_0_16 .concat [ 1 1 1 1], L_000002110a287340, L_000002110a287340, L_000002110a287340, L_000002110a287340;
LS_000002110a281530_0_20 .concat [ 1 1 1 1], L_000002110a287340, L_000002110a287340, L_000002110a287340, L_000002110a287340;
LS_000002110a281530_0_24 .concat [ 1 1 1 1], L_000002110a287340, L_000002110a287340, L_000002110a287340, L_000002110a287340;
LS_000002110a281530_0_28 .concat [ 1 1 1 1], L_000002110a287340, L_000002110a287340, L_000002110a287340, L_000002110a287340;
LS_000002110a281530_1_0 .concat [ 4 4 4 4], LS_000002110a281530_0_0, LS_000002110a281530_0_4, LS_000002110a281530_0_8, LS_000002110a281530_0_12;
LS_000002110a281530_1_4 .concat [ 4 4 4 4], LS_000002110a281530_0_16, LS_000002110a281530_0_20, LS_000002110a281530_0_24, LS_000002110a281530_0_28;
L_000002110a281530 .concat [ 16 16 0 0], LS_000002110a281530_1_0, LS_000002110a281530_1_4;
L_000002110a281f30 .part L_000002110a284c30, 1, 1;
LS_000002110a280e50_0_0 .concat [ 1 1 1 1], L_000002110a287030, L_000002110a287030, L_000002110a287030, L_000002110a287030;
LS_000002110a280e50_0_4 .concat [ 1 1 1 1], L_000002110a287030, L_000002110a287030, L_000002110a287030, L_000002110a287030;
LS_000002110a280e50_0_8 .concat [ 1 1 1 1], L_000002110a287030, L_000002110a287030, L_000002110a287030, L_000002110a287030;
LS_000002110a280e50_0_12 .concat [ 1 1 1 1], L_000002110a287030, L_000002110a287030, L_000002110a287030, L_000002110a287030;
LS_000002110a280e50_0_16 .concat [ 1 1 1 1], L_000002110a287030, L_000002110a287030, L_000002110a287030, L_000002110a287030;
LS_000002110a280e50_0_20 .concat [ 1 1 1 1], L_000002110a287030, L_000002110a287030, L_000002110a287030, L_000002110a287030;
LS_000002110a280e50_0_24 .concat [ 1 1 1 1], L_000002110a287030, L_000002110a287030, L_000002110a287030, L_000002110a287030;
LS_000002110a280e50_0_28 .concat [ 1 1 1 1], L_000002110a287030, L_000002110a287030, L_000002110a287030, L_000002110a287030;
LS_000002110a280e50_1_0 .concat [ 4 4 4 4], LS_000002110a280e50_0_0, LS_000002110a280e50_0_4, LS_000002110a280e50_0_8, LS_000002110a280e50_0_12;
LS_000002110a280e50_1_4 .concat [ 4 4 4 4], LS_000002110a280e50_0_16, LS_000002110a280e50_0_20, LS_000002110a280e50_0_24, LS_000002110a280e50_0_28;
L_000002110a280e50 .concat [ 16 16 0 0], LS_000002110a280e50_1_0, LS_000002110a280e50_1_4;
L_000002110a281a30 .part L_000002110a284c30, 0, 1;
LS_000002110a280310_0_0 .concat [ 1 1 1 1], L_000002110a281a30, L_000002110a281a30, L_000002110a281a30, L_000002110a281a30;
LS_000002110a280310_0_4 .concat [ 1 1 1 1], L_000002110a281a30, L_000002110a281a30, L_000002110a281a30, L_000002110a281a30;
LS_000002110a280310_0_8 .concat [ 1 1 1 1], L_000002110a281a30, L_000002110a281a30, L_000002110a281a30, L_000002110a281a30;
LS_000002110a280310_0_12 .concat [ 1 1 1 1], L_000002110a281a30, L_000002110a281a30, L_000002110a281a30, L_000002110a281a30;
LS_000002110a280310_0_16 .concat [ 1 1 1 1], L_000002110a281a30, L_000002110a281a30, L_000002110a281a30, L_000002110a281a30;
LS_000002110a280310_0_20 .concat [ 1 1 1 1], L_000002110a281a30, L_000002110a281a30, L_000002110a281a30, L_000002110a281a30;
LS_000002110a280310_0_24 .concat [ 1 1 1 1], L_000002110a281a30, L_000002110a281a30, L_000002110a281a30, L_000002110a281a30;
LS_000002110a280310_0_28 .concat [ 1 1 1 1], L_000002110a281a30, L_000002110a281a30, L_000002110a281a30, L_000002110a281a30;
LS_000002110a280310_1_0 .concat [ 4 4 4 4], LS_000002110a280310_0_0, LS_000002110a280310_0_4, LS_000002110a280310_0_8, LS_000002110a280310_0_12;
LS_000002110a280310_1_4 .concat [ 4 4 4 4], LS_000002110a280310_0_16, LS_000002110a280310_0_20, LS_000002110a280310_0_24, LS_000002110a280310_0_28;
L_000002110a280310 .concat [ 16 16 0 0], LS_000002110a280310_1_0, LS_000002110a280310_1_4;
L_000002110a281df0 .part L_000002110a284c30, 1, 1;
LS_000002110a2817b0_0_0 .concat [ 1 1 1 1], L_000002110a281df0, L_000002110a281df0, L_000002110a281df0, L_000002110a281df0;
LS_000002110a2817b0_0_4 .concat [ 1 1 1 1], L_000002110a281df0, L_000002110a281df0, L_000002110a281df0, L_000002110a281df0;
LS_000002110a2817b0_0_8 .concat [ 1 1 1 1], L_000002110a281df0, L_000002110a281df0, L_000002110a281df0, L_000002110a281df0;
LS_000002110a2817b0_0_12 .concat [ 1 1 1 1], L_000002110a281df0, L_000002110a281df0, L_000002110a281df0, L_000002110a281df0;
LS_000002110a2817b0_0_16 .concat [ 1 1 1 1], L_000002110a281df0, L_000002110a281df0, L_000002110a281df0, L_000002110a281df0;
LS_000002110a2817b0_0_20 .concat [ 1 1 1 1], L_000002110a281df0, L_000002110a281df0, L_000002110a281df0, L_000002110a281df0;
LS_000002110a2817b0_0_24 .concat [ 1 1 1 1], L_000002110a281df0, L_000002110a281df0, L_000002110a281df0, L_000002110a281df0;
LS_000002110a2817b0_0_28 .concat [ 1 1 1 1], L_000002110a281df0, L_000002110a281df0, L_000002110a281df0, L_000002110a281df0;
LS_000002110a2817b0_1_0 .concat [ 4 4 4 4], LS_000002110a2817b0_0_0, LS_000002110a2817b0_0_4, LS_000002110a2817b0_0_8, LS_000002110a2817b0_0_12;
LS_000002110a2817b0_1_4 .concat [ 4 4 4 4], LS_000002110a2817b0_0_16, LS_000002110a2817b0_0_20, LS_000002110a2817b0_0_24, LS_000002110a2817b0_0_28;
L_000002110a2817b0 .concat [ 16 16 0 0], LS_000002110a2817b0_1_0, LS_000002110a2817b0_1_4;
L_000002110a2801d0 .part L_000002110a284c30, 0, 1;
LS_000002110a2813f0_0_0 .concat [ 1 1 1 1], L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0;
LS_000002110a2813f0_0_4 .concat [ 1 1 1 1], L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0;
LS_000002110a2813f0_0_8 .concat [ 1 1 1 1], L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0;
LS_000002110a2813f0_0_12 .concat [ 1 1 1 1], L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0;
LS_000002110a2813f0_0_16 .concat [ 1 1 1 1], L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0;
LS_000002110a2813f0_0_20 .concat [ 1 1 1 1], L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0;
LS_000002110a2813f0_0_24 .concat [ 1 1 1 1], L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0;
LS_000002110a2813f0_0_28 .concat [ 1 1 1 1], L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0, L_000002110a1c0fb0;
LS_000002110a2813f0_1_0 .concat [ 4 4 4 4], LS_000002110a2813f0_0_0, LS_000002110a2813f0_0_4, LS_000002110a2813f0_0_8, LS_000002110a2813f0_0_12;
LS_000002110a2813f0_1_4 .concat [ 4 4 4 4], LS_000002110a2813f0_0_16, LS_000002110a2813f0_0_20, LS_000002110a2813f0_0_24, LS_000002110a2813f0_0_28;
L_000002110a2813f0 .concat [ 16 16 0 0], LS_000002110a2813f0_1_0, LS_000002110a2813f0_1_4;
L_000002110a280ef0 .part L_000002110a284c30, 1, 1;
LS_000002110a280f90_0_0 .concat [ 1 1 1 1], L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0;
LS_000002110a280f90_0_4 .concat [ 1 1 1 1], L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0;
LS_000002110a280f90_0_8 .concat [ 1 1 1 1], L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0;
LS_000002110a280f90_0_12 .concat [ 1 1 1 1], L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0;
LS_000002110a280f90_0_16 .concat [ 1 1 1 1], L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0;
LS_000002110a280f90_0_20 .concat [ 1 1 1 1], L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0;
LS_000002110a280f90_0_24 .concat [ 1 1 1 1], L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0;
LS_000002110a280f90_0_28 .concat [ 1 1 1 1], L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0, L_000002110a280ef0;
LS_000002110a280f90_1_0 .concat [ 4 4 4 4], LS_000002110a280f90_0_0, LS_000002110a280f90_0_4, LS_000002110a280f90_0_8, LS_000002110a280f90_0_12;
LS_000002110a280f90_1_4 .concat [ 4 4 4 4], LS_000002110a280f90_0_16, LS_000002110a280f90_0_20, LS_000002110a280f90_0_24, LS_000002110a280f90_0_28;
L_000002110a280f90 .concat [ 16 16 0 0], LS_000002110a280f90_1_0, LS_000002110a280f90_1_4;
L_000002110a2804f0 .part L_000002110a284c30, 0, 1;
LS_000002110a281850_0_0 .concat [ 1 1 1 1], L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0;
LS_000002110a281850_0_4 .concat [ 1 1 1 1], L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0;
LS_000002110a281850_0_8 .concat [ 1 1 1 1], L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0;
LS_000002110a281850_0_12 .concat [ 1 1 1 1], L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0;
LS_000002110a281850_0_16 .concat [ 1 1 1 1], L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0;
LS_000002110a281850_0_20 .concat [ 1 1 1 1], L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0;
LS_000002110a281850_0_24 .concat [ 1 1 1 1], L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0;
LS_000002110a281850_0_28 .concat [ 1 1 1 1], L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0, L_000002110a2804f0;
LS_000002110a281850_1_0 .concat [ 4 4 4 4], LS_000002110a281850_0_0, LS_000002110a281850_0_4, LS_000002110a281850_0_8, LS_000002110a281850_0_12;
LS_000002110a281850_1_4 .concat [ 4 4 4 4], LS_000002110a281850_0_16, LS_000002110a281850_0_20, LS_000002110a281850_0_24, LS_000002110a281850_0_28;
L_000002110a281850 .concat [ 16 16 0 0], LS_000002110a281850_1_0, LS_000002110a281850_1_4;
S_000002110a24afa0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002110a24b770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002110a2872d0 .functor AND 32, L_000002110a280770, L_000002110a281530, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002110a24d280_0 .net "in1", 31 0, L_000002110a280770;  1 drivers
v000002110a24cf60_0 .net "in2", 31 0, L_000002110a281530;  1 drivers
v000002110a24da00_0 .net "out", 31 0, L_000002110a2872d0;  alias, 1 drivers
S_000002110a24b450 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002110a24b770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002110a2870a0 .functor AND 32, L_000002110a280e50, L_000002110a280310, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002110a24c600_0 .net "in1", 31 0, L_000002110a280e50;  1 drivers
v000002110a24daa0_0 .net "in2", 31 0, L_000002110a280310;  1 drivers
v000002110a24e040_0 .net "out", 31 0, L_000002110a2870a0;  alias, 1 drivers
S_000002110a24b130 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002110a24b770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002110a287110 .functor AND 32, L_000002110a2817b0, L_000002110a2813f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002110a24bfc0_0 .net "in1", 31 0, L_000002110a2817b0;  1 drivers
v000002110a24c740_0 .net "in2", 31 0, L_000002110a2813f0;  1 drivers
v000002110a24e2c0_0 .net "out", 31 0, L_000002110a287110;  alias, 1 drivers
S_000002110a24b900 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002110a24b770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002110a29c560 .functor AND 32, L_000002110a280f90, L_000002110a281850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002110a24bde0_0 .net "in1", 31 0, L_000002110a280f90;  1 drivers
v000002110a24d460_0 .net "in2", 31 0, L_000002110a281850;  1 drivers
v000002110a24c380_0 .net "out", 31 0, L_000002110a29c560;  alias, 1 drivers
S_000002110a24b5e0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002110a053300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002110a1cbdf0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002110a29c720 .functor NOT 1, L_000002110a281490, C4<0>, C4<0>, C4<0>;
L_000002110a29c950 .functor NOT 1, L_000002110a2818f0, C4<0>, C4<0>, C4<0>;
L_000002110a29caa0 .functor NOT 1, L_000002110a281cb0, C4<0>, C4<0>, C4<0>;
L_000002110a29c870 .functor NOT 1, L_000002110a2810d0, C4<0>, C4<0>, C4<0>;
L_000002110a29bdf0 .functor AND 32, L_000002110a29b990, v000002110a251cc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a29b920 .functor AND 32, L_000002110a29c640, L_000002110a29d520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a29c6b0 .functor OR 32, L_000002110a29bdf0, L_000002110a29b920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002110a29c3a0 .functor AND 32, L_000002110a29bb50, v000002110a244260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a29d050 .functor OR 32, L_000002110a29c6b0, L_000002110a29c3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002110a29cb10 .functor AND 32, L_000002110a29b8b0, L_000002110a280a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a29c170 .functor OR 32, L_000002110a29d050, L_000002110a29cb10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002110a24f800_0 .net *"_ivl_1", 0 0, L_000002110a281490;  1 drivers
v000002110a24f4e0_0 .net *"_ivl_13", 0 0, L_000002110a281cb0;  1 drivers
v000002110a24f080_0 .net *"_ivl_14", 0 0, L_000002110a29caa0;  1 drivers
v000002110a24eea0_0 .net *"_ivl_19", 0 0, L_000002110a282110;  1 drivers
v000002110a24f3a0_0 .net *"_ivl_2", 0 0, L_000002110a29c720;  1 drivers
v000002110a24f580_0 .net *"_ivl_23", 0 0, L_000002110a2815d0;  1 drivers
v000002110a24f8a0_0 .net *"_ivl_27", 0 0, L_000002110a2810d0;  1 drivers
v000002110a24f6c0_0 .net *"_ivl_28", 0 0, L_000002110a29c870;  1 drivers
v000002110a24ee00_0 .net *"_ivl_33", 0 0, L_000002110a280810;  1 drivers
v000002110a24f760_0 .net *"_ivl_37", 0 0, L_000002110a27feb0;  1 drivers
v000002110a24f9e0_0 .net *"_ivl_40", 31 0, L_000002110a29bdf0;  1 drivers
v000002110a24fb20_0 .net *"_ivl_42", 31 0, L_000002110a29b920;  1 drivers
v000002110a24fa80_0 .net *"_ivl_44", 31 0, L_000002110a29c6b0;  1 drivers
v000002110a24e540_0 .net *"_ivl_46", 31 0, L_000002110a29c3a0;  1 drivers
v000002110a24e4a0_0 .net *"_ivl_48", 31 0, L_000002110a29d050;  1 drivers
v000002110a24e5e0_0 .net *"_ivl_50", 31 0, L_000002110a29cb10;  1 drivers
v000002110a24e680_0 .net *"_ivl_7", 0 0, L_000002110a2818f0;  1 drivers
v000002110a24e7c0_0 .net *"_ivl_8", 0 0, L_000002110a29c950;  1 drivers
v000002110a24e860_0 .net "ina", 31 0, v000002110a251cc0_0;  alias, 1 drivers
v000002110a24e900_0 .net "inb", 31 0, L_000002110a29d520;  alias, 1 drivers
v000002110a24eb80_0 .net "inc", 31 0, v000002110a244260_0;  alias, 1 drivers
v000002110a24e9a0_0 .net "ind", 31 0, L_000002110a280a90;  alias, 1 drivers
v000002110a24ea40_0 .net "out", 31 0, L_000002110a29c170;  alias, 1 drivers
v000002110a24ec20_0 .net "s0", 31 0, L_000002110a29b990;  1 drivers
v000002110a24ecc0_0 .net "s1", 31 0, L_000002110a29c640;  1 drivers
v000002110a24ed60_0 .net "s2", 31 0, L_000002110a29bb50;  1 drivers
v000002110a252760_0 .net "s3", 31 0, L_000002110a29b8b0;  1 drivers
v000002110a252800_0 .net "sel", 1 0, L_000002110a285270;  alias, 1 drivers
L_000002110a281490 .part L_000002110a285270, 1, 1;
LS_000002110a281030_0_0 .concat [ 1 1 1 1], L_000002110a29c720, L_000002110a29c720, L_000002110a29c720, L_000002110a29c720;
LS_000002110a281030_0_4 .concat [ 1 1 1 1], L_000002110a29c720, L_000002110a29c720, L_000002110a29c720, L_000002110a29c720;
LS_000002110a281030_0_8 .concat [ 1 1 1 1], L_000002110a29c720, L_000002110a29c720, L_000002110a29c720, L_000002110a29c720;
LS_000002110a281030_0_12 .concat [ 1 1 1 1], L_000002110a29c720, L_000002110a29c720, L_000002110a29c720, L_000002110a29c720;
LS_000002110a281030_0_16 .concat [ 1 1 1 1], L_000002110a29c720, L_000002110a29c720, L_000002110a29c720, L_000002110a29c720;
LS_000002110a281030_0_20 .concat [ 1 1 1 1], L_000002110a29c720, L_000002110a29c720, L_000002110a29c720, L_000002110a29c720;
LS_000002110a281030_0_24 .concat [ 1 1 1 1], L_000002110a29c720, L_000002110a29c720, L_000002110a29c720, L_000002110a29c720;
LS_000002110a281030_0_28 .concat [ 1 1 1 1], L_000002110a29c720, L_000002110a29c720, L_000002110a29c720, L_000002110a29c720;
LS_000002110a281030_1_0 .concat [ 4 4 4 4], LS_000002110a281030_0_0, LS_000002110a281030_0_4, LS_000002110a281030_0_8, LS_000002110a281030_0_12;
LS_000002110a281030_1_4 .concat [ 4 4 4 4], LS_000002110a281030_0_16, LS_000002110a281030_0_20, LS_000002110a281030_0_24, LS_000002110a281030_0_28;
L_000002110a281030 .concat [ 16 16 0 0], LS_000002110a281030_1_0, LS_000002110a281030_1_4;
L_000002110a2818f0 .part L_000002110a285270, 0, 1;
LS_000002110a280270_0_0 .concat [ 1 1 1 1], L_000002110a29c950, L_000002110a29c950, L_000002110a29c950, L_000002110a29c950;
LS_000002110a280270_0_4 .concat [ 1 1 1 1], L_000002110a29c950, L_000002110a29c950, L_000002110a29c950, L_000002110a29c950;
LS_000002110a280270_0_8 .concat [ 1 1 1 1], L_000002110a29c950, L_000002110a29c950, L_000002110a29c950, L_000002110a29c950;
LS_000002110a280270_0_12 .concat [ 1 1 1 1], L_000002110a29c950, L_000002110a29c950, L_000002110a29c950, L_000002110a29c950;
LS_000002110a280270_0_16 .concat [ 1 1 1 1], L_000002110a29c950, L_000002110a29c950, L_000002110a29c950, L_000002110a29c950;
LS_000002110a280270_0_20 .concat [ 1 1 1 1], L_000002110a29c950, L_000002110a29c950, L_000002110a29c950, L_000002110a29c950;
LS_000002110a280270_0_24 .concat [ 1 1 1 1], L_000002110a29c950, L_000002110a29c950, L_000002110a29c950, L_000002110a29c950;
LS_000002110a280270_0_28 .concat [ 1 1 1 1], L_000002110a29c950, L_000002110a29c950, L_000002110a29c950, L_000002110a29c950;
LS_000002110a280270_1_0 .concat [ 4 4 4 4], LS_000002110a280270_0_0, LS_000002110a280270_0_4, LS_000002110a280270_0_8, LS_000002110a280270_0_12;
LS_000002110a280270_1_4 .concat [ 4 4 4 4], LS_000002110a280270_0_16, LS_000002110a280270_0_20, LS_000002110a280270_0_24, LS_000002110a280270_0_28;
L_000002110a280270 .concat [ 16 16 0 0], LS_000002110a280270_1_0, LS_000002110a280270_1_4;
L_000002110a281cb0 .part L_000002110a285270, 1, 1;
LS_000002110a27fd70_0_0 .concat [ 1 1 1 1], L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0;
LS_000002110a27fd70_0_4 .concat [ 1 1 1 1], L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0;
LS_000002110a27fd70_0_8 .concat [ 1 1 1 1], L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0;
LS_000002110a27fd70_0_12 .concat [ 1 1 1 1], L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0;
LS_000002110a27fd70_0_16 .concat [ 1 1 1 1], L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0;
LS_000002110a27fd70_0_20 .concat [ 1 1 1 1], L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0;
LS_000002110a27fd70_0_24 .concat [ 1 1 1 1], L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0;
LS_000002110a27fd70_0_28 .concat [ 1 1 1 1], L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0, L_000002110a29caa0;
LS_000002110a27fd70_1_0 .concat [ 4 4 4 4], LS_000002110a27fd70_0_0, LS_000002110a27fd70_0_4, LS_000002110a27fd70_0_8, LS_000002110a27fd70_0_12;
LS_000002110a27fd70_1_4 .concat [ 4 4 4 4], LS_000002110a27fd70_0_16, LS_000002110a27fd70_0_20, LS_000002110a27fd70_0_24, LS_000002110a27fd70_0_28;
L_000002110a27fd70 .concat [ 16 16 0 0], LS_000002110a27fd70_1_0, LS_000002110a27fd70_1_4;
L_000002110a282110 .part L_000002110a285270, 0, 1;
LS_000002110a280590_0_0 .concat [ 1 1 1 1], L_000002110a282110, L_000002110a282110, L_000002110a282110, L_000002110a282110;
LS_000002110a280590_0_4 .concat [ 1 1 1 1], L_000002110a282110, L_000002110a282110, L_000002110a282110, L_000002110a282110;
LS_000002110a280590_0_8 .concat [ 1 1 1 1], L_000002110a282110, L_000002110a282110, L_000002110a282110, L_000002110a282110;
LS_000002110a280590_0_12 .concat [ 1 1 1 1], L_000002110a282110, L_000002110a282110, L_000002110a282110, L_000002110a282110;
LS_000002110a280590_0_16 .concat [ 1 1 1 1], L_000002110a282110, L_000002110a282110, L_000002110a282110, L_000002110a282110;
LS_000002110a280590_0_20 .concat [ 1 1 1 1], L_000002110a282110, L_000002110a282110, L_000002110a282110, L_000002110a282110;
LS_000002110a280590_0_24 .concat [ 1 1 1 1], L_000002110a282110, L_000002110a282110, L_000002110a282110, L_000002110a282110;
LS_000002110a280590_0_28 .concat [ 1 1 1 1], L_000002110a282110, L_000002110a282110, L_000002110a282110, L_000002110a282110;
LS_000002110a280590_1_0 .concat [ 4 4 4 4], LS_000002110a280590_0_0, LS_000002110a280590_0_4, LS_000002110a280590_0_8, LS_000002110a280590_0_12;
LS_000002110a280590_1_4 .concat [ 4 4 4 4], LS_000002110a280590_0_16, LS_000002110a280590_0_20, LS_000002110a280590_0_24, LS_000002110a280590_0_28;
L_000002110a280590 .concat [ 16 16 0 0], LS_000002110a280590_1_0, LS_000002110a280590_1_4;
L_000002110a2815d0 .part L_000002110a285270, 1, 1;
LS_000002110a280630_0_0 .concat [ 1 1 1 1], L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0;
LS_000002110a280630_0_4 .concat [ 1 1 1 1], L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0;
LS_000002110a280630_0_8 .concat [ 1 1 1 1], L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0;
LS_000002110a280630_0_12 .concat [ 1 1 1 1], L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0;
LS_000002110a280630_0_16 .concat [ 1 1 1 1], L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0;
LS_000002110a280630_0_20 .concat [ 1 1 1 1], L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0;
LS_000002110a280630_0_24 .concat [ 1 1 1 1], L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0;
LS_000002110a280630_0_28 .concat [ 1 1 1 1], L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0, L_000002110a2815d0;
LS_000002110a280630_1_0 .concat [ 4 4 4 4], LS_000002110a280630_0_0, LS_000002110a280630_0_4, LS_000002110a280630_0_8, LS_000002110a280630_0_12;
LS_000002110a280630_1_4 .concat [ 4 4 4 4], LS_000002110a280630_0_16, LS_000002110a280630_0_20, LS_000002110a280630_0_24, LS_000002110a280630_0_28;
L_000002110a280630 .concat [ 16 16 0 0], LS_000002110a280630_1_0, LS_000002110a280630_1_4;
L_000002110a2810d0 .part L_000002110a285270, 0, 1;
LS_000002110a281170_0_0 .concat [ 1 1 1 1], L_000002110a29c870, L_000002110a29c870, L_000002110a29c870, L_000002110a29c870;
LS_000002110a281170_0_4 .concat [ 1 1 1 1], L_000002110a29c870, L_000002110a29c870, L_000002110a29c870, L_000002110a29c870;
LS_000002110a281170_0_8 .concat [ 1 1 1 1], L_000002110a29c870, L_000002110a29c870, L_000002110a29c870, L_000002110a29c870;
LS_000002110a281170_0_12 .concat [ 1 1 1 1], L_000002110a29c870, L_000002110a29c870, L_000002110a29c870, L_000002110a29c870;
LS_000002110a281170_0_16 .concat [ 1 1 1 1], L_000002110a29c870, L_000002110a29c870, L_000002110a29c870, L_000002110a29c870;
LS_000002110a281170_0_20 .concat [ 1 1 1 1], L_000002110a29c870, L_000002110a29c870, L_000002110a29c870, L_000002110a29c870;
LS_000002110a281170_0_24 .concat [ 1 1 1 1], L_000002110a29c870, L_000002110a29c870, L_000002110a29c870, L_000002110a29c870;
LS_000002110a281170_0_28 .concat [ 1 1 1 1], L_000002110a29c870, L_000002110a29c870, L_000002110a29c870, L_000002110a29c870;
LS_000002110a281170_1_0 .concat [ 4 4 4 4], LS_000002110a281170_0_0, LS_000002110a281170_0_4, LS_000002110a281170_0_8, LS_000002110a281170_0_12;
LS_000002110a281170_1_4 .concat [ 4 4 4 4], LS_000002110a281170_0_16, LS_000002110a281170_0_20, LS_000002110a281170_0_24, LS_000002110a281170_0_28;
L_000002110a281170 .concat [ 16 16 0 0], LS_000002110a281170_1_0, LS_000002110a281170_1_4;
L_000002110a280810 .part L_000002110a285270, 1, 1;
LS_000002110a281d50_0_0 .concat [ 1 1 1 1], L_000002110a280810, L_000002110a280810, L_000002110a280810, L_000002110a280810;
LS_000002110a281d50_0_4 .concat [ 1 1 1 1], L_000002110a280810, L_000002110a280810, L_000002110a280810, L_000002110a280810;
LS_000002110a281d50_0_8 .concat [ 1 1 1 1], L_000002110a280810, L_000002110a280810, L_000002110a280810, L_000002110a280810;
LS_000002110a281d50_0_12 .concat [ 1 1 1 1], L_000002110a280810, L_000002110a280810, L_000002110a280810, L_000002110a280810;
LS_000002110a281d50_0_16 .concat [ 1 1 1 1], L_000002110a280810, L_000002110a280810, L_000002110a280810, L_000002110a280810;
LS_000002110a281d50_0_20 .concat [ 1 1 1 1], L_000002110a280810, L_000002110a280810, L_000002110a280810, L_000002110a280810;
LS_000002110a281d50_0_24 .concat [ 1 1 1 1], L_000002110a280810, L_000002110a280810, L_000002110a280810, L_000002110a280810;
LS_000002110a281d50_0_28 .concat [ 1 1 1 1], L_000002110a280810, L_000002110a280810, L_000002110a280810, L_000002110a280810;
LS_000002110a281d50_1_0 .concat [ 4 4 4 4], LS_000002110a281d50_0_0, LS_000002110a281d50_0_4, LS_000002110a281d50_0_8, LS_000002110a281d50_0_12;
LS_000002110a281d50_1_4 .concat [ 4 4 4 4], LS_000002110a281d50_0_16, LS_000002110a281d50_0_20, LS_000002110a281d50_0_24, LS_000002110a281d50_0_28;
L_000002110a281d50 .concat [ 16 16 0 0], LS_000002110a281d50_1_0, LS_000002110a281d50_1_4;
L_000002110a27feb0 .part L_000002110a285270, 0, 1;
LS_000002110a2808b0_0_0 .concat [ 1 1 1 1], L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0;
LS_000002110a2808b0_0_4 .concat [ 1 1 1 1], L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0;
LS_000002110a2808b0_0_8 .concat [ 1 1 1 1], L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0;
LS_000002110a2808b0_0_12 .concat [ 1 1 1 1], L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0;
LS_000002110a2808b0_0_16 .concat [ 1 1 1 1], L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0;
LS_000002110a2808b0_0_20 .concat [ 1 1 1 1], L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0;
LS_000002110a2808b0_0_24 .concat [ 1 1 1 1], L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0;
LS_000002110a2808b0_0_28 .concat [ 1 1 1 1], L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0, L_000002110a27feb0;
LS_000002110a2808b0_1_0 .concat [ 4 4 4 4], LS_000002110a2808b0_0_0, LS_000002110a2808b0_0_4, LS_000002110a2808b0_0_8, LS_000002110a2808b0_0_12;
LS_000002110a2808b0_1_4 .concat [ 4 4 4 4], LS_000002110a2808b0_0_16, LS_000002110a2808b0_0_20, LS_000002110a2808b0_0_24, LS_000002110a2808b0_0_28;
L_000002110a2808b0 .concat [ 16 16 0 0], LS_000002110a2808b0_1_0, LS_000002110a2808b0_1_4;
S_000002110a24ba90 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002110a24b5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002110a29b990 .functor AND 32, L_000002110a281030, L_000002110a280270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002110a24bf20_0 .net "in1", 31 0, L_000002110a281030;  1 drivers
v000002110a24efe0_0 .net "in2", 31 0, L_000002110a280270;  1 drivers
v000002110a24e720_0 .net "out", 31 0, L_000002110a29b990;  alias, 1 drivers
S_000002110a24ac80 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002110a24b5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002110a29c640 .functor AND 32, L_000002110a27fd70, L_000002110a280590, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002110a24f260_0 .net "in1", 31 0, L_000002110a27fd70;  1 drivers
v000002110a24eae0_0 .net "in2", 31 0, L_000002110a280590;  1 drivers
v000002110a24f120_0 .net "out", 31 0, L_000002110a29c640;  alias, 1 drivers
S_000002110a24b2c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002110a24b5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002110a29bb50 .functor AND 32, L_000002110a280630, L_000002110a281170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002110a24f620_0 .net "in1", 31 0, L_000002110a280630;  1 drivers
v000002110a24f1c0_0 .net "in2", 31 0, L_000002110a281170;  1 drivers
v000002110a24f300_0 .net "out", 31 0, L_000002110a29bb50;  alias, 1 drivers
S_000002110a250790 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002110a24b5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002110a29b8b0 .functor AND 32, L_000002110a281d50, L_000002110a2808b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002110a24ef40_0 .net "in1", 31 0, L_000002110a281d50;  1 drivers
v000002110a24f940_0 .net "in2", 31 0, L_000002110a2808b0;  1 drivers
v000002110a24f440_0 .net "out", 31 0, L_000002110a29b8b0;  alias, 1 drivers
S_000002110a250ab0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002110a255c70 .param/l "add" 0 9 6, C4<000000100000>;
P_000002110a255ca8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002110a255ce0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002110a255d18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002110a255d50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002110a255d88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002110a255dc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002110a255df8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002110a255e30 .param/l "j" 0 9 19, C4<000010000000>;
P_000002110a255e68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002110a255ea0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002110a255ed8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002110a255f10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002110a255f48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002110a255f80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002110a255fb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002110a255ff0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002110a256028 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002110a256060 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002110a256098 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002110a2560d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002110a256108 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002110a256140 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002110a256178 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002110a2561b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002110a253160_0 .var "EX1_PC", 31 0;
v000002110a251f40_0 .var "EX1_PFC", 31 0;
v000002110a252940_0 .var "EX1_forward_to_B", 31 0;
v000002110a252ee0_0 .var "EX1_is_beq", 0 0;
v000002110a252a80_0 .var "EX1_is_bne", 0 0;
v000002110a253700_0 .var "EX1_is_jal", 0 0;
v000002110a251fe0_0 .var "EX1_is_jr", 0 0;
v000002110a2529e0_0 .var "EX1_is_oper2_immed", 0 0;
v000002110a252da0_0 .var "EX1_memread", 0 0;
v000002110a252080_0 .var "EX1_memwrite", 0 0;
v000002110a252b20_0 .var "EX1_opcode", 11 0;
v000002110a252bc0_0 .var "EX1_predicted", 0 0;
v000002110a253a20_0 .var "EX1_rd_ind", 4 0;
v000002110a2538e0_0 .var "EX1_rd_indzero", 0 0;
v000002110a252c60_0 .var "EX1_regwrite", 0 0;
v000002110a253b60_0 .var "EX1_rs1", 31 0;
v000002110a2537a0_0 .var "EX1_rs1_ind", 4 0;
v000002110a251cc0_0 .var "EX1_rs2", 31 0;
v000002110a253480_0 .var "EX1_rs2_ind", 4 0;
v000002110a253200_0 .net "FLUSH", 0 0, v000002110a25c770_0;  alias, 1 drivers
v000002110a253e80_0 .net "ID_PC", 31 0, v000002110a259cf0_0;  alias, 1 drivers
v000002110a2535c0_0 .net "ID_PFC_to_EX", 31 0, L_000002110a27f9b0;  alias, 1 drivers
v000002110a253f20_0 .net "ID_forward_to_B", 31 0, L_000002110a27f5f0;  alias, 1 drivers
v000002110a2523a0_0 .net "ID_is_beq", 0 0, L_000002110a27dc50;  alias, 1 drivers
v000002110a253ac0_0 .net "ID_is_bne", 0 0, L_000002110a27efb0;  alias, 1 drivers
v000002110a251d60_0 .net "ID_is_jal", 0 0, L_000002110a27dcf0;  alias, 1 drivers
v000002110a253fc0_0 .net "ID_is_jr", 0 0, L_000002110a27e0b0;  alias, 1 drivers
v000002110a254060_0 .net "ID_is_oper2_immed", 0 0, L_000002110a285430;  alias, 1 drivers
v000002110a252d00_0 .net "ID_memread", 0 0, L_000002110a27e1f0;  alias, 1 drivers
v000002110a2541a0_0 .net "ID_memwrite", 0 0, L_000002110a27ea10;  alias, 1 drivers
v000002110a254240_0 .net "ID_opcode", 11 0, v000002110a272720_0;  alias, 1 drivers
v000002110a252e40_0 .net "ID_predicted", 0 0, v000002110a25cb30_0;  alias, 1 drivers
v000002110a2542e0_0 .net "ID_rd_ind", 4 0, v000002110a272c20_0;  alias, 1 drivers
v000002110a254380_0 .net "ID_rd_indzero", 0 0, L_000002110a27ebf0;  1 drivers
v000002110a252300_0 .net "ID_regwrite", 0 0, L_000002110a27f0f0;  alias, 1 drivers
v000002110a252120_0 .net "ID_rs1", 31 0, v000002110a257d10_0;  alias, 1 drivers
v000002110a2521c0_0 .net "ID_rs1_ind", 4 0, v000002110a272d60_0;  alias, 1 drivers
v000002110a254420_0 .net "ID_rs2", 31 0, v000002110a2569b0_0;  alias, 1 drivers
v000002110a252f80_0 .net "ID_rs2_ind", 4 0, v000002110a2729a0_0;  alias, 1 drivers
v000002110a252260_0 .net "clk", 0 0, L_000002110a285dd0;  1 drivers
v000002110a2524e0_0 .net "rst", 0 0, v000002110a283330_0;  alias, 1 drivers
E_000002110a1cc7f0 .event posedge, v000002110a242be0_0, v000002110a252260_0;
S_000002110a251280 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002110a2561f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002110a256228 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002110a256260 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002110a256298 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002110a2562d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002110a256308 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002110a256340 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002110a256378 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002110a2563b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002110a2563e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002110a256420 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002110a256458 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002110a256490 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002110a2564c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002110a256500 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002110a256538 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002110a256570 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002110a2565a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002110a2565e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002110a256618 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002110a256650 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002110a256688 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002110a2566c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002110a2566f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002110a256730 .param/l "xori" 0 9 12, C4<001110000000>;
v000002110a252580_0 .net "EX1_ALU_OPER1", 31 0, L_000002110a287260;  alias, 1 drivers
v000002110a252620_0 .net "EX1_ALU_OPER2", 31 0, L_000002110a29c5d0;  alias, 1 drivers
v000002110a2526c0_0 .net "EX1_PC", 31 0, v000002110a253160_0;  alias, 1 drivers
v000002110a253020_0 .net "EX1_PFC_to_IF", 31 0, L_000002110a281350;  alias, 1 drivers
v000002110a2530c0_0 .net "EX1_forward_to_B", 31 0, v000002110a252940_0;  alias, 1 drivers
v000002110a2546a0_0 .net "EX1_is_beq", 0 0, v000002110a252ee0_0;  alias, 1 drivers
v000002110a2555a0_0 .net "EX1_is_bne", 0 0, v000002110a252a80_0;  alias, 1 drivers
v000002110a255960_0 .net "EX1_is_jal", 0 0, v000002110a253700_0;  alias, 1 drivers
v000002110a2553c0_0 .net "EX1_is_jr", 0 0, v000002110a251fe0_0;  alias, 1 drivers
v000002110a254d80_0 .net "EX1_is_oper2_immed", 0 0, v000002110a2529e0_0;  alias, 1 drivers
v000002110a2556e0_0 .net "EX1_memread", 0 0, v000002110a252da0_0;  alias, 1 drivers
v000002110a2558c0_0 .net "EX1_memwrite", 0 0, v000002110a252080_0;  alias, 1 drivers
v000002110a255000_0 .net "EX1_opcode", 11 0, v000002110a252b20_0;  alias, 1 drivers
v000002110a255320_0 .net "EX1_predicted", 0 0, v000002110a252bc0_0;  alias, 1 drivers
v000002110a2551e0_0 .net "EX1_rd_ind", 4 0, v000002110a253a20_0;  alias, 1 drivers
v000002110a254f60_0 .net "EX1_rd_indzero", 0 0, v000002110a2538e0_0;  alias, 1 drivers
v000002110a255280_0 .net "EX1_regwrite", 0 0, v000002110a252c60_0;  alias, 1 drivers
v000002110a254c40_0 .net "EX1_rs1", 31 0, v000002110a253b60_0;  alias, 1 drivers
v000002110a2550a0_0 .net "EX1_rs1_ind", 4 0, v000002110a2537a0_0;  alias, 1 drivers
v000002110a254ce0_0 .net "EX1_rs2_ind", 4 0, v000002110a253480_0;  alias, 1 drivers
v000002110a254b00_0 .net "EX1_rs2_out", 31 0, L_000002110a29c170;  alias, 1 drivers
v000002110a255780_0 .var "EX2_ALU_OPER1", 31 0;
v000002110a255140_0 .var "EX2_ALU_OPER2", 31 0;
v000002110a255820_0 .var "EX2_PC", 31 0;
v000002110a255460_0 .var "EX2_PFC_to_IF", 31 0;
v000002110a254920_0 .var "EX2_forward_to_B", 31 0;
v000002110a255500_0 .var "EX2_is_beq", 0 0;
v000002110a255640_0 .var "EX2_is_bne", 0 0;
v000002110a2547e0_0 .var "EX2_is_jal", 0 0;
v000002110a255a00_0 .var "EX2_is_jr", 0 0;
v000002110a255aa0_0 .var "EX2_is_oper2_immed", 0 0;
v000002110a254740_0 .var "EX2_memread", 0 0;
v000002110a255b40_0 .var "EX2_memwrite", 0 0;
v000002110a254600_0 .var "EX2_opcode", 11 0;
v000002110a254e20_0 .var "EX2_predicted", 0 0;
v000002110a2544c0_0 .var "EX2_rd_ind", 4 0;
v000002110a254ec0_0 .var "EX2_rd_indzero", 0 0;
v000002110a254560_0 .var "EX2_regwrite", 0 0;
v000002110a254a60_0 .var "EX2_rs1", 31 0;
v000002110a254880_0 .var "EX2_rs1_ind", 4 0;
v000002110a2549c0_0 .var "EX2_rs2_ind", 4 0;
v000002110a254ba0_0 .var "EX2_rs2_out", 31 0;
v000002110a25dad0_0 .net "FLUSH", 0 0, v000002110a25c8b0_0;  alias, 1 drivers
v000002110a25cef0_0 .net "clk", 0 0, L_000002110a29c790;  1 drivers
v000002110a25bf50_0 .net "rst", 0 0, v000002110a283330_0;  alias, 1 drivers
E_000002110a1cc3b0 .event posedge, v000002110a242be0_0, v000002110a25cef0_0;
S_000002110a24fe30 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002110a25e780 .param/l "add" 0 9 6, C4<000000100000>;
P_000002110a25e7b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002110a25e7f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002110a25e828 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002110a25e860 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002110a25e898 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002110a25e8d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002110a25e908 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002110a25e940 .param/l "j" 0 9 19, C4<000010000000>;
P_000002110a25e978 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002110a25e9b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002110a25e9e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002110a25ea20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002110a25ea58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002110a25ea90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002110a25eac8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002110a25eb00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002110a25eb38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002110a25eb70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002110a25eba8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002110a25ebe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002110a25ec18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002110a25ec50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002110a25ec88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002110a25ecc0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002110a285580 .functor OR 1, L_000002110a27dc50, L_000002110a27efb0, C4<0>, C4<0>;
L_000002110a285b30 .functor AND 1, L_000002110a285580, L_000002110a285a50, C4<1>, C4<1>;
L_000002110a285c10 .functor OR 1, L_000002110a27dc50, L_000002110a27efb0, C4<0>, C4<0>;
L_000002110a286c40 .functor AND 1, L_000002110a285c10, L_000002110a285a50, C4<1>, C4<1>;
L_000002110a286d90 .functor OR 1, L_000002110a27dc50, L_000002110a27efb0, C4<0>, C4<0>;
L_000002110a2862a0 .functor AND 1, L_000002110a286d90, v000002110a25cb30_0, C4<1>, C4<1>;
v000002110a25b230_0 .net "EX1_memread", 0 0, v000002110a252da0_0;  alias, 1 drivers
v000002110a25a5b0_0 .net "EX1_opcode", 11 0, v000002110a252b20_0;  alias, 1 drivers
v000002110a25a6f0_0 .net "EX1_rd_ind", 4 0, v000002110a253a20_0;  alias, 1 drivers
v000002110a25a650_0 .net "EX1_rd_indzero", 0 0, v000002110a2538e0_0;  alias, 1 drivers
v000002110a25a8d0_0 .net "EX2_memread", 0 0, v000002110a254740_0;  alias, 1 drivers
v000002110a25af10_0 .net "EX2_opcode", 11 0, v000002110a254600_0;  alias, 1 drivers
v000002110a2597f0_0 .net "EX2_rd_ind", 4 0, v000002110a2544c0_0;  alias, 1 drivers
v000002110a25b190_0 .net "EX2_rd_indzero", 0 0, v000002110a254ec0_0;  alias, 1 drivers
v000002110a25afb0_0 .net "ID_EX1_flush", 0 0, v000002110a25c770_0;  alias, 1 drivers
v000002110a25ae70_0 .net "ID_EX2_flush", 0 0, v000002110a25c8b0_0;  alias, 1 drivers
v000002110a25a1f0_0 .net "ID_is_beq", 0 0, L_000002110a27dc50;  alias, 1 drivers
v000002110a25a3d0_0 .net "ID_is_bne", 0 0, L_000002110a27efb0;  alias, 1 drivers
v000002110a25b370_0 .net "ID_is_j", 0 0, L_000002110a27e150;  alias, 1 drivers
v000002110a2594d0_0 .net "ID_is_jal", 0 0, L_000002110a27dcf0;  alias, 1 drivers
v000002110a25ab50_0 .net "ID_is_jr", 0 0, L_000002110a27e0b0;  alias, 1 drivers
v000002110a25abf0_0 .net "ID_opcode", 11 0, v000002110a272720_0;  alias, 1 drivers
v000002110a25a330_0 .net "ID_rs1_ind", 4 0, v000002110a272d60_0;  alias, 1 drivers
v000002110a259d90_0 .net "ID_rs2_ind", 4 0, v000002110a2729a0_0;  alias, 1 drivers
v000002110a25aa10_0 .net "IF_ID_flush", 0 0, v000002110a25e430_0;  alias, 1 drivers
v000002110a25b410_0 .net "IF_ID_write", 0 0, v000002110a25dfd0_0;  alias, 1 drivers
v000002110a25a010_0 .net "PC_src", 2 0, L_000002110a27fb90;  alias, 1 drivers
v000002110a25a470_0 .net "PFC_to_EX", 31 0, L_000002110a27f9b0;  alias, 1 drivers
v000002110a25a150_0 .net "PFC_to_IF", 31 0, L_000002110a27e6f0;  alias, 1 drivers
v000002110a259ed0_0 .net "WB_rd_ind", 4 0, v000002110a26ef80_0;  alias, 1 drivers
v000002110a259250_0 .net "Wrong_prediction", 0 0, L_000002110a29d360;  alias, 1 drivers
v000002110a25ac90_0 .net *"_ivl_11", 0 0, L_000002110a286c40;  1 drivers
v000002110a25b4b0_0 .net *"_ivl_13", 9 0, L_000002110a27f190;  1 drivers
v000002110a25a510_0 .net *"_ivl_15", 9 0, L_000002110a27f230;  1 drivers
v000002110a25a790_0 .net *"_ivl_16", 9 0, L_000002110a27faf0;  1 drivers
v000002110a25ad30_0 .net *"_ivl_19", 9 0, L_000002110a27d430;  1 drivers
v000002110a25a830_0 .net *"_ivl_20", 9 0, L_000002110a27e790;  1 drivers
v000002110a25a970_0 .net *"_ivl_25", 0 0, L_000002110a286d90;  1 drivers
v000002110a25b730_0 .net *"_ivl_27", 0 0, L_000002110a2862a0;  1 drivers
v000002110a2592f0_0 .net *"_ivl_29", 9 0, L_000002110a27e5b0;  1 drivers
v000002110a25aab0_0 .net *"_ivl_3", 0 0, L_000002110a285580;  1 drivers
L_000002110a2a01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002110a25add0_0 .net/2u *"_ivl_30", 9 0, L_000002110a2a01f0;  1 drivers
v000002110a25b0f0_0 .net *"_ivl_32", 9 0, L_000002110a27d7f0;  1 drivers
v000002110a25b550_0 .net *"_ivl_35", 9 0, L_000002110a27d6b0;  1 drivers
v000002110a25b050_0 .net *"_ivl_37", 9 0, L_000002110a27e3d0;  1 drivers
v000002110a25b5f0_0 .net *"_ivl_38", 9 0, L_000002110a27df70;  1 drivers
v000002110a25b2d0_0 .net *"_ivl_40", 9 0, L_000002110a27e510;  1 drivers
L_000002110a2a0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002110a25b690_0 .net/2s *"_ivl_45", 21 0, L_000002110a2a0238;  1 drivers
L_000002110a2a0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002110a259930_0 .net/2s *"_ivl_50", 21 0, L_000002110a2a0280;  1 drivers
v000002110a259390_0 .net *"_ivl_9", 0 0, L_000002110a285c10;  1 drivers
v000002110a258fd0_0 .net "clk", 0 0, L_000002110a1c0ed0;  alias, 1 drivers
v000002110a259070_0 .net "forward_to_B", 31 0, L_000002110a27f5f0;  alias, 1 drivers
v000002110a25a290_0 .net "imm", 31 0, v000002110a258350_0;  1 drivers
v000002110a259110_0 .net "inst", 31 0, v000002110a25a0b0_0;  alias, 1 drivers
v000002110a259750_0 .net "is_branch_and_taken", 0 0, L_000002110a285b30;  alias, 1 drivers
v000002110a2591b0_0 .net "is_oper2_immed", 0 0, L_000002110a285430;  alias, 1 drivers
v000002110a2599d0_0 .net "mem_read", 0 0, L_000002110a27e1f0;  alias, 1 drivers
v000002110a259430_0 .net "mem_write", 0 0, L_000002110a27ea10;  alias, 1 drivers
v000002110a259570_0 .net "pc", 31 0, v000002110a259cf0_0;  alias, 1 drivers
v000002110a259e30_0 .net "pc_write", 0 0, v000002110a25e6b0_0;  alias, 1 drivers
v000002110a259610_0 .net "predicted", 0 0, L_000002110a285a50;  1 drivers
v000002110a2596b0_0 .net "predicted_to_EX", 0 0, v000002110a25cb30_0;  alias, 1 drivers
v000002110a259890_0 .net "reg_write", 0 0, L_000002110a27f0f0;  alias, 1 drivers
v000002110a259a70_0 .net "reg_write_from_wb", 0 0, v000002110a26f020_0;  alias, 1 drivers
v000002110a259f70_0 .net "rs1", 31 0, v000002110a257d10_0;  alias, 1 drivers
v000002110a259b10_0 .net "rs2", 31 0, v000002110a2569b0_0;  alias, 1 drivers
v000002110a259bb0_0 .net "rst", 0 0, v000002110a283330_0;  alias, 1 drivers
v000002110a259c50_0 .net "wr_reg_data", 31 0, L_000002110a29d520;  alias, 1 drivers
L_000002110a27f5f0 .functor MUXZ 32, v000002110a2569b0_0, v000002110a258350_0, L_000002110a285430, C4<>;
L_000002110a27f190 .part v000002110a259cf0_0, 0, 10;
L_000002110a27f230 .part v000002110a25a0b0_0, 0, 10;
L_000002110a27faf0 .arith/sum 10, L_000002110a27f190, L_000002110a27f230;
L_000002110a27d430 .part v000002110a25a0b0_0, 0, 10;
L_000002110a27e790 .functor MUXZ 10, L_000002110a27d430, L_000002110a27faf0, L_000002110a286c40, C4<>;
L_000002110a27e5b0 .part v000002110a259cf0_0, 0, 10;
L_000002110a27d7f0 .arith/sum 10, L_000002110a27e5b0, L_000002110a2a01f0;
L_000002110a27d6b0 .part v000002110a259cf0_0, 0, 10;
L_000002110a27e3d0 .part v000002110a25a0b0_0, 0, 10;
L_000002110a27df70 .arith/sum 10, L_000002110a27d6b0, L_000002110a27e3d0;
L_000002110a27e510 .functor MUXZ 10, L_000002110a27df70, L_000002110a27d7f0, L_000002110a2862a0, C4<>;
L_000002110a27e6f0 .concat8 [ 10 22 0 0], L_000002110a27e790, L_000002110a2a0238;
L_000002110a27f9b0 .concat8 [ 10 22 0 0], L_000002110a27e510, L_000002110a2a0280;
S_000002110a24fca0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002110a24fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002110a25ed00 .param/l "add" 0 9 6, C4<000000100000>;
P_000002110a25ed38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002110a25ed70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002110a25eda8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002110a25ede0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002110a25ee18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002110a25ee50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002110a25ee88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002110a25eec0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002110a25eef8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002110a25ef30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002110a25ef68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002110a25efa0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002110a25efd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002110a25f010 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002110a25f048 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002110a25f080 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002110a25f0b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002110a25f0f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002110a25f128 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002110a25f160 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002110a25f198 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002110a25f1d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002110a25f208 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002110a25f240 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002110a2864d0 .functor OR 1, L_000002110a285a50, L_000002110a27d4d0, C4<0>, C4<0>;
L_000002110a285900 .functor OR 1, L_000002110a2864d0, L_000002110a27d570, C4<0>, C4<0>;
v000002110a25b7d0_0 .net "EX1_opcode", 11 0, v000002110a252b20_0;  alias, 1 drivers
v000002110a25c270_0 .net "EX2_opcode", 11 0, v000002110a254600_0;  alias, 1 drivers
v000002110a25c590_0 .net "ID_opcode", 11 0, v000002110a272720_0;  alias, 1 drivers
v000002110a25d350_0 .net "PC_src", 2 0, L_000002110a27fb90;  alias, 1 drivers
v000002110a25c3b0_0 .net "Wrong_prediction", 0 0, L_000002110a29d360;  alias, 1 drivers
L_000002110a2a03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002110a25cdb0_0 .net/2u *"_ivl_0", 2 0, L_000002110a2a03e8;  1 drivers
v000002110a25c090_0 .net *"_ivl_10", 0 0, L_000002110a27d9d0;  1 drivers
L_000002110a2a0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002110a25d850_0 .net/2u *"_ivl_12", 2 0, L_000002110a2a0508;  1 drivers
L_000002110a2a0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002110a25d8f0_0 .net/2u *"_ivl_14", 11 0, L_000002110a2a0550;  1 drivers
v000002110a25d3f0_0 .net *"_ivl_16", 0 0, L_000002110a27d4d0;  1 drivers
v000002110a25c4f0_0 .net *"_ivl_19", 0 0, L_000002110a2864d0;  1 drivers
L_000002110a2a0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002110a25d710_0 .net/2u *"_ivl_2", 11 0, L_000002110a2a0430;  1 drivers
L_000002110a2a0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002110a25d2b0_0 .net/2u *"_ivl_20", 11 0, L_000002110a2a0598;  1 drivers
v000002110a25b870_0 .net *"_ivl_22", 0 0, L_000002110a27d570;  1 drivers
v000002110a25d5d0_0 .net *"_ivl_25", 0 0, L_000002110a285900;  1 drivers
L_000002110a2a05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002110a25d7b0_0 .net/2u *"_ivl_26", 2 0, L_000002110a2a05e0;  1 drivers
L_000002110a2a0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002110a25cc70_0 .net/2u *"_ivl_28", 2 0, L_000002110a2a0628;  1 drivers
v000002110a25b9b0_0 .net *"_ivl_30", 2 0, L_000002110a27d610;  1 drivers
v000002110a25bb90_0 .net *"_ivl_32", 2 0, L_000002110a27f910;  1 drivers
v000002110a25c310_0 .net *"_ivl_34", 2 0, L_000002110a27fa50;  1 drivers
v000002110a25bc30_0 .net *"_ivl_4", 0 0, L_000002110a27e010;  1 drivers
L_000002110a2a0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002110a25d990_0 .net/2u *"_ivl_6", 2 0, L_000002110a2a0478;  1 drivers
L_000002110a2a04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002110a25dd50_0 .net/2u *"_ivl_8", 11 0, L_000002110a2a04c0;  1 drivers
v000002110a25ddf0_0 .net "clk", 0 0, L_000002110a1c0ed0;  alias, 1 drivers
v000002110a25de90_0 .net "predicted", 0 0, L_000002110a285a50;  alias, 1 drivers
v000002110a25c630_0 .net "predicted_to_EX", 0 0, v000002110a25cb30_0;  alias, 1 drivers
v000002110a25c450_0 .net "rst", 0 0, v000002110a283330_0;  alias, 1 drivers
v000002110a25df30_0 .net "state", 1 0, v000002110a25d670_0;  1 drivers
L_000002110a27e010 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0430;
L_000002110a27d9d0 .cmp/eq 12, v000002110a252b20_0, L_000002110a2a04c0;
L_000002110a27d4d0 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0550;
L_000002110a27d570 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0598;
L_000002110a27d610 .functor MUXZ 3, L_000002110a2a0628, L_000002110a2a05e0, L_000002110a285900, C4<>;
L_000002110a27f910 .functor MUXZ 3, L_000002110a27d610, L_000002110a2a0508, L_000002110a27d9d0, C4<>;
L_000002110a27fa50 .functor MUXZ 3, L_000002110a27f910, L_000002110a2a0478, L_000002110a27e010, C4<>;
L_000002110a27fb90 .functor MUXZ 3, L_000002110a27fa50, L_000002110a2a03e8, L_000002110a29d360, C4<>;
S_000002110a250470 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002110a24fca0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002110a25f280 .param/l "add" 0 9 6, C4<000000100000>;
P_000002110a25f2b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002110a25f2f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002110a25f328 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002110a25f360 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002110a25f398 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002110a25f3d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002110a25f408 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002110a25f440 .param/l "j" 0 9 19, C4<000010000000>;
P_000002110a25f478 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002110a25f4b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002110a25f4e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002110a25f520 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002110a25f558 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002110a25f590 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002110a25f5c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002110a25f600 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002110a25f638 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002110a25f670 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002110a25f6a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002110a25f6e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002110a25f718 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002110a25f750 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002110a25f788 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002110a25f7c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002110a286150 .functor OR 1, L_000002110a27dd90, L_000002110a27e830, C4<0>, C4<0>;
L_000002110a285e40 .functor OR 1, L_000002110a27f2d0, L_000002110a27db10, C4<0>, C4<0>;
L_000002110a285cf0 .functor AND 1, L_000002110a286150, L_000002110a285e40, C4<1>, C4<1>;
L_000002110a286700 .functor NOT 1, L_000002110a285cf0, C4<0>, C4<0>, C4<0>;
L_000002110a2859e0 .functor OR 1, v000002110a283330_0, L_000002110a286700, C4<0>, C4<0>;
L_000002110a285a50 .functor NOT 1, L_000002110a2859e0, C4<0>, C4<0>, C4<0>;
v000002110a25d030_0 .net "EX_opcode", 11 0, v000002110a254600_0;  alias, 1 drivers
v000002110a25c130_0 .net "ID_opcode", 11 0, v000002110a272720_0;  alias, 1 drivers
v000002110a25dc10_0 .net "Wrong_prediction", 0 0, L_000002110a29d360;  alias, 1 drivers
L_000002110a2a02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002110a25c810_0 .net/2u *"_ivl_0", 11 0, L_000002110a2a02c8;  1 drivers
L_000002110a2a0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002110a25b910_0 .net/2u *"_ivl_10", 1 0, L_000002110a2a0358;  1 drivers
v000002110a25da30_0 .net *"_ivl_12", 0 0, L_000002110a27f2d0;  1 drivers
L_000002110a2a03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002110a25ce50_0 .net/2u *"_ivl_14", 1 0, L_000002110a2a03a0;  1 drivers
v000002110a25baf0_0 .net *"_ivl_16", 0 0, L_000002110a27db10;  1 drivers
v000002110a25d530_0 .net *"_ivl_19", 0 0, L_000002110a285e40;  1 drivers
v000002110a25bcd0_0 .net *"_ivl_2", 0 0, L_000002110a27dd90;  1 drivers
v000002110a25d0d0_0 .net *"_ivl_21", 0 0, L_000002110a285cf0;  1 drivers
v000002110a25d490_0 .net *"_ivl_22", 0 0, L_000002110a286700;  1 drivers
v000002110a25db70_0 .net *"_ivl_25", 0 0, L_000002110a2859e0;  1 drivers
L_000002110a2a0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002110a25c1d0_0 .net/2u *"_ivl_4", 11 0, L_000002110a2a0310;  1 drivers
v000002110a25ba50_0 .net *"_ivl_6", 0 0, L_000002110a27e830;  1 drivers
v000002110a25cbd0_0 .net *"_ivl_9", 0 0, L_000002110a286150;  1 drivers
v000002110a25d170_0 .net "clk", 0 0, L_000002110a1c0ed0;  alias, 1 drivers
v000002110a25d210_0 .net "predicted", 0 0, L_000002110a285a50;  alias, 1 drivers
v000002110a25cb30_0 .var "predicted_to_EX", 0 0;
v000002110a25dcb0_0 .net "rst", 0 0, v000002110a283330_0;  alias, 1 drivers
v000002110a25d670_0 .var "state", 1 0;
E_000002110a1cc430 .event posedge, v000002110a25d170_0, v000002110a242be0_0;
L_000002110a27dd90 .cmp/eq 12, v000002110a272720_0, L_000002110a2a02c8;
L_000002110a27e830 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0310;
L_000002110a27f2d0 .cmp/eq 2, v000002110a25d670_0, L_000002110a2a0358;
L_000002110a27db10 .cmp/eq 2, v000002110a25d670_0, L_000002110a2a03a0;
S_000002110a250920 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002110a24fe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002110a269820 .param/l "add" 0 9 6, C4<000000100000>;
P_000002110a269858 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002110a269890 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002110a2698c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002110a269900 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002110a269938 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002110a269970 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002110a2699a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002110a2699e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002110a269a18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002110a269a50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002110a269a88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002110a269ac0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002110a269af8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002110a269b30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002110a269b68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002110a269ba0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002110a269bd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002110a269c10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002110a269c48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002110a269c80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002110a269cb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002110a269cf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002110a269d28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002110a269d60 .param/l "xori" 0 9 12, C4<001110000000>;
v000002110a25bd70_0 .net "EX1_memread", 0 0, v000002110a252da0_0;  alias, 1 drivers
v000002110a25be10_0 .net "EX1_rd_ind", 4 0, v000002110a253a20_0;  alias, 1 drivers
v000002110a25beb0_0 .net "EX1_rd_indzero", 0 0, v000002110a2538e0_0;  alias, 1 drivers
v000002110a25cd10_0 .net "EX2_memread", 0 0, v000002110a254740_0;  alias, 1 drivers
v000002110a25bff0_0 .net "EX2_rd_ind", 4 0, v000002110a2544c0_0;  alias, 1 drivers
v000002110a25c6d0_0 .net "EX2_rd_indzero", 0 0, v000002110a254ec0_0;  alias, 1 drivers
v000002110a25c770_0 .var "ID_EX1_flush", 0 0;
v000002110a25c8b0_0 .var "ID_EX2_flush", 0 0;
v000002110a25c950_0 .net "ID_opcode", 11 0, v000002110a272720_0;  alias, 1 drivers
v000002110a25c9f0_0 .net "ID_rs1_ind", 4 0, v000002110a272d60_0;  alias, 1 drivers
v000002110a25ca90_0 .net "ID_rs2_ind", 4 0, v000002110a2729a0_0;  alias, 1 drivers
v000002110a25dfd0_0 .var "IF_ID_Write", 0 0;
v000002110a25e430_0 .var "IF_ID_flush", 0 0;
v000002110a25e6b0_0 .var "PC_Write", 0 0;
v000002110a25e4d0_0 .net "Wrong_prediction", 0 0, L_000002110a29d360;  alias, 1 drivers
E_000002110a1cd430/0 .event anyedge, v000002110a248590_0, v000002110a252da0_0, v000002110a2538e0_0, v000002110a2521c0_0;
E_000002110a1cd430/1 .event anyedge, v000002110a253a20_0, v000002110a252f80_0, v000002110a165fb0_0, v000002110a254ec0_0;
E_000002110a1cd430/2 .event anyedge, v000002110a2446c0_0, v000002110a254240_0;
E_000002110a1cd430 .event/or E_000002110a1cd430/0, E_000002110a1cd430/1, E_000002110a1cd430/2;
S_000002110a250f60 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002110a24fe30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002110a269da0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002110a269dd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002110a269e10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002110a269e48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002110a269e80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002110a269eb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002110a269ef0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002110a269f28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002110a269f60 .param/l "j" 0 9 19, C4<000010000000>;
P_000002110a269f98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002110a269fd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002110a26a008 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002110a26a040 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002110a26a078 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002110a26a0b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002110a26a0e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002110a26a120 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002110a26a158 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002110a26a190 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002110a26a1c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002110a26a200 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002110a26a238 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002110a26a270 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002110a26a2a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002110a26a2e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002110a286e70 .functor OR 1, L_000002110a27d890, L_000002110a27e8d0, C4<0>, C4<0>;
L_000002110a286460 .functor OR 1, L_000002110a286e70, L_000002110a27d930, C4<0>, C4<0>;
L_000002110a285d60 .functor OR 1, L_000002110a286460, L_000002110a27edd0, C4<0>, C4<0>;
L_000002110a285740 .functor OR 1, L_000002110a285d60, L_000002110a27da70, C4<0>, C4<0>;
L_000002110a285890 .functor OR 1, L_000002110a285740, L_000002110a27ef10, C4<0>, C4<0>;
L_000002110a286540 .functor OR 1, L_000002110a285890, L_000002110a27dbb0, C4<0>, C4<0>;
L_000002110a286e00 .functor OR 1, L_000002110a286540, L_000002110a27f370, C4<0>, C4<0>;
L_000002110a285430 .functor OR 1, L_000002110a286e00, L_000002110a27de30, C4<0>, C4<0>;
L_000002110a285eb0 .functor OR 1, L_000002110a27eb50, L_000002110a27ded0, C4<0>, C4<0>;
L_000002110a286f50 .functor OR 1, L_000002110a285eb0, L_000002110a27f410, C4<0>, C4<0>;
L_000002110a286850 .functor OR 1, L_000002110a286f50, L_000002110a27e470, C4<0>, C4<0>;
L_000002110a2865b0 .functor OR 1, L_000002110a286850, L_000002110a27e970, C4<0>, C4<0>;
v000002110a25e070_0 .net "ID_opcode", 11 0, v000002110a272720_0;  alias, 1 drivers
L_000002110a2a0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002110a25e570_0 .net/2u *"_ivl_0", 11 0, L_000002110a2a0670;  1 drivers
L_000002110a2a0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002110a25e610_0 .net/2u *"_ivl_10", 11 0, L_000002110a2a0700;  1 drivers
L_000002110a2a0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002110a25e110_0 .net/2u *"_ivl_102", 11 0, L_000002110a2a0bc8;  1 drivers
L_000002110a2a0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002110a25e250_0 .net/2u *"_ivl_106", 11 0, L_000002110a2a0c10;  1 drivers
v000002110a25e1b0_0 .net *"_ivl_12", 0 0, L_000002110a27d930;  1 drivers
v000002110a25e2f0_0 .net *"_ivl_15", 0 0, L_000002110a286460;  1 drivers
L_000002110a2a0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002110a25e390_0 .net/2u *"_ivl_16", 11 0, L_000002110a2a0748;  1 drivers
v000002110a258990_0 .net *"_ivl_18", 0 0, L_000002110a27edd0;  1 drivers
v000002110a2580d0_0 .net *"_ivl_2", 0 0, L_000002110a27d890;  1 drivers
v000002110a2571d0_0 .net *"_ivl_21", 0 0, L_000002110a285d60;  1 drivers
L_000002110a2a0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002110a258170_0 .net/2u *"_ivl_22", 11 0, L_000002110a2a0790;  1 drivers
v000002110a258b70_0 .net *"_ivl_24", 0 0, L_000002110a27da70;  1 drivers
v000002110a258210_0 .net *"_ivl_27", 0 0, L_000002110a285740;  1 drivers
L_000002110a2a07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002110a256e10_0 .net/2u *"_ivl_28", 11 0, L_000002110a2a07d8;  1 drivers
v000002110a258710_0 .net *"_ivl_30", 0 0, L_000002110a27ef10;  1 drivers
v000002110a258a30_0 .net *"_ivl_33", 0 0, L_000002110a285890;  1 drivers
L_000002110a2a0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002110a256b90_0 .net/2u *"_ivl_34", 11 0, L_000002110a2a0820;  1 drivers
v000002110a256cd0_0 .net *"_ivl_36", 0 0, L_000002110a27dbb0;  1 drivers
v000002110a258c10_0 .net *"_ivl_39", 0 0, L_000002110a286540;  1 drivers
L_000002110a2a06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002110a257a90_0 .net/2u *"_ivl_4", 11 0, L_000002110a2a06b8;  1 drivers
L_000002110a2a0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002110a256d70_0 .net/2u *"_ivl_40", 11 0, L_000002110a2a0868;  1 drivers
v000002110a2582b0_0 .net *"_ivl_42", 0 0, L_000002110a27f370;  1 drivers
v000002110a2574f0_0 .net *"_ivl_45", 0 0, L_000002110a286e00;  1 drivers
L_000002110a2a08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002110a257590_0 .net/2u *"_ivl_46", 11 0, L_000002110a2a08b0;  1 drivers
v000002110a257270_0 .net *"_ivl_48", 0 0, L_000002110a27de30;  1 drivers
L_000002110a2a08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002110a256910_0 .net/2u *"_ivl_52", 11 0, L_000002110a2a08f8;  1 drivers
L_000002110a2a0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002110a258030_0 .net/2u *"_ivl_56", 11 0, L_000002110a2a0940;  1 drivers
v000002110a256ff0_0 .net *"_ivl_6", 0 0, L_000002110a27e8d0;  1 drivers
L_000002110a2a0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002110a2567d0_0 .net/2u *"_ivl_60", 11 0, L_000002110a2a0988;  1 drivers
L_000002110a2a09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002110a256c30_0 .net/2u *"_ivl_64", 11 0, L_000002110a2a09d0;  1 drivers
L_000002110a2a0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002110a258ad0_0 .net/2u *"_ivl_68", 11 0, L_000002110a2a0a18;  1 drivers
L_000002110a2a0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002110a257810_0 .net/2u *"_ivl_72", 11 0, L_000002110a2a0a60;  1 drivers
v000002110a256eb0_0 .net *"_ivl_74", 0 0, L_000002110a27eb50;  1 drivers
L_000002110a2a0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002110a257db0_0 .net/2u *"_ivl_76", 11 0, L_000002110a2a0aa8;  1 drivers
v000002110a2587b0_0 .net *"_ivl_78", 0 0, L_000002110a27ded0;  1 drivers
v000002110a257090_0 .net *"_ivl_81", 0 0, L_000002110a285eb0;  1 drivers
L_000002110a2a0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002110a258cb0_0 .net/2u *"_ivl_82", 11 0, L_000002110a2a0af0;  1 drivers
v000002110a2576d0_0 .net *"_ivl_84", 0 0, L_000002110a27f410;  1 drivers
v000002110a258670_0 .net *"_ivl_87", 0 0, L_000002110a286f50;  1 drivers
L_000002110a2a0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002110a2579f0_0 .net/2u *"_ivl_88", 11 0, L_000002110a2a0b38;  1 drivers
v000002110a258e90_0 .net *"_ivl_9", 0 0, L_000002110a286e70;  1 drivers
v000002110a256af0_0 .net *"_ivl_90", 0 0, L_000002110a27e470;  1 drivers
v000002110a258850_0 .net *"_ivl_93", 0 0, L_000002110a286850;  1 drivers
L_000002110a2a0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002110a256870_0 .net/2u *"_ivl_94", 11 0, L_000002110a2a0b80;  1 drivers
v000002110a257b30_0 .net *"_ivl_96", 0 0, L_000002110a27e970;  1 drivers
v000002110a257630_0 .net *"_ivl_99", 0 0, L_000002110a2865b0;  1 drivers
v000002110a258d50_0 .net "is_beq", 0 0, L_000002110a27dc50;  alias, 1 drivers
v000002110a258df0_0 .net "is_bne", 0 0, L_000002110a27efb0;  alias, 1 drivers
v000002110a257ef0_0 .net "is_j", 0 0, L_000002110a27e150;  alias, 1 drivers
v000002110a256f50_0 .net "is_jal", 0 0, L_000002110a27dcf0;  alias, 1 drivers
v000002110a257c70_0 .net "is_jr", 0 0, L_000002110a27e0b0;  alias, 1 drivers
v000002110a257bd0_0 .net "is_oper2_immed", 0 0, L_000002110a285430;  alias, 1 drivers
v000002110a257950_0 .net "memread", 0 0, L_000002110a27e1f0;  alias, 1 drivers
v000002110a257770_0 .net "memwrite", 0 0, L_000002110a27ea10;  alias, 1 drivers
v000002110a258f30_0 .net "regwrite", 0 0, L_000002110a27f0f0;  alias, 1 drivers
L_000002110a27d890 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0670;
L_000002110a27e8d0 .cmp/eq 12, v000002110a272720_0, L_000002110a2a06b8;
L_000002110a27d930 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0700;
L_000002110a27edd0 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0748;
L_000002110a27da70 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0790;
L_000002110a27ef10 .cmp/eq 12, v000002110a272720_0, L_000002110a2a07d8;
L_000002110a27dbb0 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0820;
L_000002110a27f370 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0868;
L_000002110a27de30 .cmp/eq 12, v000002110a272720_0, L_000002110a2a08b0;
L_000002110a27dc50 .cmp/eq 12, v000002110a272720_0, L_000002110a2a08f8;
L_000002110a27efb0 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0940;
L_000002110a27e0b0 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0988;
L_000002110a27dcf0 .cmp/eq 12, v000002110a272720_0, L_000002110a2a09d0;
L_000002110a27e150 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0a18;
L_000002110a27eb50 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0a60;
L_000002110a27ded0 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0aa8;
L_000002110a27f410 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0af0;
L_000002110a27e470 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0b38;
L_000002110a27e970 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0b80;
L_000002110a27f0f0 .reduce/nor L_000002110a2865b0;
L_000002110a27e1f0 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0bc8;
L_000002110a27ea10 .cmp/eq 12, v000002110a272720_0, L_000002110a2a0c10;
S_000002110a250c40 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002110a24fe30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002110a26a320 .param/l "add" 0 9 6, C4<000000100000>;
P_000002110a26a358 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002110a26a390 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002110a26a3c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002110a26a400 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002110a26a438 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002110a26a470 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002110a26a4a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002110a26a4e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002110a26a518 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002110a26a550 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002110a26a588 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002110a26a5c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002110a26a5f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002110a26a630 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002110a26a668 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002110a26a6a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002110a26a6d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002110a26a710 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002110a26a748 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002110a26a780 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002110a26a7b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002110a26a7f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002110a26a828 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002110a26a860 .param/l "xori" 0 9 12, C4<001110000000>;
v000002110a258350_0 .var "Immed", 31 0;
v000002110a257130_0 .net "Inst", 31 0, v000002110a25a0b0_0;  alias, 1 drivers
v000002110a257f90_0 .net "opcode", 11 0, v000002110a272720_0;  alias, 1 drivers
E_000002110a1cd470 .event anyedge, v000002110a254240_0, v000002110a257130_0;
S_000002110a251a50 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002110a24fe30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002110a257d10_0 .var "Read_data1", 31 0;
v000002110a2569b0_0 .var "Read_data2", 31 0;
v000002110a2573b0_0 .net "Read_reg1", 4 0, v000002110a272d60_0;  alias, 1 drivers
v000002110a256a50_0 .net "Read_reg2", 4 0, v000002110a2729a0_0;  alias, 1 drivers
v000002110a257450_0 .net "Write_data", 31 0, L_000002110a29d520;  alias, 1 drivers
v000002110a257e50_0 .net "Write_en", 0 0, v000002110a26f020_0;  alias, 1 drivers
v000002110a2583f0_0 .net "Write_reg", 4 0, v000002110a26ef80_0;  alias, 1 drivers
v000002110a258490_0 .net "clk", 0 0, L_000002110a1c0ed0;  alias, 1 drivers
v000002110a258530_0 .var/i "i", 31 0;
v000002110a2588f0 .array "reg_file", 0 31, 31 0;
v000002110a2585d0_0 .net "rst", 0 0, v000002110a283330_0;  alias, 1 drivers
E_000002110a1cccf0 .event posedge, v000002110a25d170_0;
S_000002110a2515a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002110a251a50;
 .timescale 0 0;
v000002110a2578b0_0 .var/i "i", 31 0;
S_000002110a250600 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002110a26a8a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002110a26a8d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002110a26a910 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002110a26a948 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002110a26a980 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002110a26a9b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002110a26a9f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002110a26aa28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002110a26aa60 .param/l "j" 0 9 19, C4<000010000000>;
P_000002110a26aa98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002110a26aad0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002110a26ab08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002110a26ab40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002110a26ab78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002110a26abb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002110a26abe8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002110a26ac20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002110a26ac58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002110a26ac90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002110a26acc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002110a26ad00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002110a26ad38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002110a26ad70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002110a26ada8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002110a26ade0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002110a25a0b0_0 .var "ID_INST", 31 0;
v000002110a259cf0_0 .var "ID_PC", 31 0;
v000002110a272720_0 .var "ID_opcode", 11 0;
v000002110a272c20_0 .var "ID_rd_ind", 4 0;
v000002110a272d60_0 .var "ID_rs1_ind", 4 0;
v000002110a2729a0_0 .var "ID_rs2_ind", 4 0;
v000002110a272680_0 .net "IF_FLUSH", 0 0, v000002110a25e430_0;  alias, 1 drivers
v000002110a2727c0_0 .net "IF_INST", 31 0, L_000002110a286bd0;  alias, 1 drivers
v000002110a272860_0 .net "IF_PC", 31 0, v000002110a26b9c0_0;  alias, 1 drivers
v000002110a272cc0_0 .net "clk", 0 0, L_000002110a285ac0;  1 drivers
v000002110a272b80_0 .net "if_id_Write", 0 0, v000002110a25dfd0_0;  alias, 1 drivers
v000002110a272900_0 .net "rst", 0 0, v000002110a283330_0;  alias, 1 drivers
E_000002110a1cd6b0 .event posedge, v000002110a242be0_0, v000002110a272cc0_0;
S_000002110a2510f0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002110a26e9e0_0 .net "EX1_PFC", 31 0, L_000002110a281350;  alias, 1 drivers
v000002110a26dfe0_0 .net "EX2_PFC", 31 0, v000002110a255460_0;  alias, 1 drivers
v000002110a26fac0_0 .net "ID_PFC", 31 0, L_000002110a27e6f0;  alias, 1 drivers
v000002110a26eee0_0 .net "PC_src", 2 0, L_000002110a27fb90;  alias, 1 drivers
v000002110a26ee40_0 .net "PC_write", 0 0, v000002110a25e6b0_0;  alias, 1 drivers
L_000002110a2a0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002110a26ea80_0 .net/2u *"_ivl_0", 31 0, L_000002110a2a0088;  1 drivers
v000002110a26de00_0 .net "clk", 0 0, L_000002110a1c0ed0;  alias, 1 drivers
v000002110a26f520_0 .net "inst", 31 0, L_000002110a286bd0;  alias, 1 drivers
v000002110a26d680_0 .net "inst_mem_in", 31 0, v000002110a26b9c0_0;  alias, 1 drivers
v000002110a26f2a0_0 .net "pc_reg_in", 31 0, L_000002110a286b60;  1 drivers
v000002110a26f5c0_0 .net "rst", 0 0, v000002110a283330_0;  alias, 1 drivers
L_000002110a27e650 .arith/sum 32, v000002110a26b9c0_0, L_000002110a2a0088;
S_000002110a251730 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002110a2510f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002110a286bd0 .functor BUFZ 32, L_000002110a27f730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002110a272ae0_0 .net "Data_Out", 31 0, L_000002110a286bd0;  alias, 1 drivers
v000002110a26bec0 .array "InstMem", 0 1023, 31 0;
v000002110a26afc0_0 .net *"_ivl_0", 31 0, L_000002110a27f730;  1 drivers
v000002110a26d0e0_0 .net *"_ivl_3", 9 0, L_000002110a27f050;  1 drivers
v000002110a26d5e0_0 .net *"_ivl_4", 11 0, L_000002110a27d750;  1 drivers
L_000002110a2a01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002110a26cbe0_0 .net *"_ivl_7", 1 0, L_000002110a2a01a8;  1 drivers
v000002110a26c960_0 .net "addr", 31 0, v000002110a26b9c0_0;  alias, 1 drivers
v000002110a26cfa0_0 .net "clk", 0 0, L_000002110a1c0ed0;  alias, 1 drivers
v000002110a26cc80_0 .var/i "i", 31 0;
L_000002110a27f730 .array/port v000002110a26bec0, L_000002110a27d750;
L_000002110a27f050 .part v000002110a26b9c0_0, 0, 10;
L_000002110a27d750 .concat [ 10 2 0 0], L_000002110a27f050, L_000002110a2a01a8;
S_000002110a250dd0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002110a2510f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002110a1cd4f0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002110a26c0a0_0 .net "DataIn", 31 0, L_000002110a286b60;  alias, 1 drivers
v000002110a26b9c0_0 .var "DataOut", 31 0;
v000002110a26b100_0 .net "PC_Write", 0 0, v000002110a25e6b0_0;  alias, 1 drivers
v000002110a26bf60_0 .net "clk", 0 0, L_000002110a1c0ed0;  alias, 1 drivers
v000002110a26c460_0 .net "rst", 0 0, v000002110a283330_0;  alias, 1 drivers
S_000002110a2518c0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002110a2510f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002110a1cd1f0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002110a1c2750 .functor NOT 1, L_000002110a284ff0, C4<0>, C4<0>, C4<0>;
L_000002110a1c2600 .functor NOT 1, L_000002110a284cd0, C4<0>, C4<0>, C4<0>;
L_000002110a1c2440 .functor AND 1, L_000002110a1c2750, L_000002110a1c2600, C4<1>, C4<1>;
L_000002110a1c24b0 .functor NOT 1, L_000002110a284d70, C4<0>, C4<0>, C4<0>;
L_000002110a15c8e0 .functor AND 1, L_000002110a1c2440, L_000002110a1c24b0, C4<1>, C4<1>;
L_000002110a15ccd0 .functor AND 32, L_000002110a284e10, L_000002110a27e650, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a15ce90 .functor NOT 1, L_000002110a285090, C4<0>, C4<0>, C4<0>;
L_000002110a15cf70 .functor NOT 1, L_000002110a285130, C4<0>, C4<0>, C4<0>;
L_000002110a286690 .functor AND 1, L_000002110a15ce90, L_000002110a15cf70, C4<1>, C4<1>;
L_000002110a286a80 .functor AND 1, L_000002110a286690, L_000002110a2851d0, C4<1>, C4<1>;
L_000002110a285660 .functor AND 32, L_000002110a285310, L_000002110a27e6f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a286ee0 .functor OR 32, L_000002110a15ccd0, L_000002110a285660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002110a2856d0 .functor NOT 1, L_000002110a284eb0, C4<0>, C4<0>, C4<0>;
L_000002110a2869a0 .functor AND 1, L_000002110a2856d0, L_000002110a284f50, C4<1>, C4<1>;
L_000002110a285970 .functor NOT 1, L_000002110a27f870, C4<0>, C4<0>, C4<0>;
L_000002110a286070 .functor AND 1, L_000002110a2869a0, L_000002110a285970, C4<1>, C4<1>;
L_000002110a286a10 .functor AND 32, L_000002110a27e290, v000002110a26b9c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a285c80 .functor OR 32, L_000002110a286ee0, L_000002110a286a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002110a286fc0 .functor NOT 1, L_000002110a27f690, C4<0>, C4<0>, C4<0>;
L_000002110a286000 .functor AND 1, L_000002110a286fc0, L_000002110a27ed30, C4<1>, C4<1>;
L_000002110a286cb0 .functor AND 1, L_000002110a286000, L_000002110a27f7d0, C4<1>, C4<1>;
L_000002110a286d20 .functor AND 32, L_000002110a27ec90, L_000002110a281350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a286930 .functor OR 32, L_000002110a285c80, L_000002110a286d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002110a285ba0 .functor NOT 1, L_000002110a27e330, C4<0>, C4<0>, C4<0>;
L_000002110a2860e0 .functor AND 1, L_000002110a27f550, L_000002110a285ba0, C4<1>, C4<1>;
L_000002110a2855f0 .functor NOT 1, L_000002110a27ee70, C4<0>, C4<0>, C4<0>;
L_000002110a286380 .functor AND 1, L_000002110a2860e0, L_000002110a2855f0, C4<1>, C4<1>;
L_000002110a286af0 .functor AND 32, L_000002110a27f4b0, v000002110a255460_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a286b60 .functor OR 32, L_000002110a286930, L_000002110a286af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002110a26cb40_0 .net *"_ivl_1", 0 0, L_000002110a284ff0;  1 drivers
v000002110a26b060_0 .net *"_ivl_11", 0 0, L_000002110a284d70;  1 drivers
v000002110a26c140_0 .net *"_ivl_12", 0 0, L_000002110a1c24b0;  1 drivers
v000002110a26c320_0 .net *"_ivl_14", 0 0, L_000002110a15c8e0;  1 drivers
v000002110a26af20_0 .net *"_ivl_16", 31 0, L_000002110a284e10;  1 drivers
v000002110a26b560_0 .net *"_ivl_18", 31 0, L_000002110a15ccd0;  1 drivers
v000002110a26caa0_0 .net *"_ivl_2", 0 0, L_000002110a1c2750;  1 drivers
v000002110a26cd20_0 .net *"_ivl_21", 0 0, L_000002110a285090;  1 drivers
v000002110a26c6e0_0 .net *"_ivl_22", 0 0, L_000002110a15ce90;  1 drivers
v000002110a26b2e0_0 .net *"_ivl_25", 0 0, L_000002110a285130;  1 drivers
v000002110a26d360_0 .net *"_ivl_26", 0 0, L_000002110a15cf70;  1 drivers
v000002110a26bce0_0 .net *"_ivl_28", 0 0, L_000002110a286690;  1 drivers
v000002110a26d400_0 .net *"_ivl_31", 0 0, L_000002110a2851d0;  1 drivers
v000002110a26b420_0 .net *"_ivl_32", 0 0, L_000002110a286a80;  1 drivers
v000002110a26b4c0_0 .net *"_ivl_34", 31 0, L_000002110a285310;  1 drivers
v000002110a26c780_0 .net *"_ivl_36", 31 0, L_000002110a285660;  1 drivers
v000002110a26d220_0 .net *"_ivl_38", 31 0, L_000002110a286ee0;  1 drivers
v000002110a26be20_0 .net *"_ivl_41", 0 0, L_000002110a284eb0;  1 drivers
v000002110a26cdc0_0 .net *"_ivl_42", 0 0, L_000002110a2856d0;  1 drivers
v000002110a26c280_0 .net *"_ivl_45", 0 0, L_000002110a284f50;  1 drivers
v000002110a26c820_0 .net *"_ivl_46", 0 0, L_000002110a2869a0;  1 drivers
v000002110a26d2c0_0 .net *"_ivl_49", 0 0, L_000002110a27f870;  1 drivers
v000002110a26b880_0 .net *"_ivl_5", 0 0, L_000002110a284cd0;  1 drivers
v000002110a26ce60_0 .net *"_ivl_50", 0 0, L_000002110a285970;  1 drivers
v000002110a26c3c0_0 .net *"_ivl_52", 0 0, L_000002110a286070;  1 drivers
v000002110a26bba0_0 .net *"_ivl_54", 31 0, L_000002110a27e290;  1 drivers
v000002110a26b920_0 .net *"_ivl_56", 31 0, L_000002110a286a10;  1 drivers
v000002110a26cf00_0 .net *"_ivl_58", 31 0, L_000002110a285c80;  1 drivers
v000002110a26c500_0 .net *"_ivl_6", 0 0, L_000002110a1c2600;  1 drivers
v000002110a26d040_0 .net *"_ivl_61", 0 0, L_000002110a27f690;  1 drivers
v000002110a26c8c0_0 .net *"_ivl_62", 0 0, L_000002110a286fc0;  1 drivers
v000002110a26b600_0 .net *"_ivl_65", 0 0, L_000002110a27ed30;  1 drivers
v000002110a26c5a0_0 .net *"_ivl_66", 0 0, L_000002110a286000;  1 drivers
v000002110a26c640_0 .net *"_ivl_69", 0 0, L_000002110a27f7d0;  1 drivers
v000002110a26ca00_0 .net *"_ivl_70", 0 0, L_000002110a286cb0;  1 drivers
v000002110a26d180_0 .net *"_ivl_72", 31 0, L_000002110a27ec90;  1 drivers
v000002110a26d4a0_0 .net *"_ivl_74", 31 0, L_000002110a286d20;  1 drivers
v000002110a26d540_0 .net *"_ivl_76", 31 0, L_000002110a286930;  1 drivers
v000002110a26ae80_0 .net *"_ivl_79", 0 0, L_000002110a27f550;  1 drivers
v000002110a26bb00_0 .net *"_ivl_8", 0 0, L_000002110a1c2440;  1 drivers
v000002110a26b1a0_0 .net *"_ivl_81", 0 0, L_000002110a27e330;  1 drivers
v000002110a26b240_0 .net *"_ivl_82", 0 0, L_000002110a285ba0;  1 drivers
v000002110a26b380_0 .net *"_ivl_84", 0 0, L_000002110a2860e0;  1 drivers
v000002110a26b6a0_0 .net *"_ivl_87", 0 0, L_000002110a27ee70;  1 drivers
v000002110a26b740_0 .net *"_ivl_88", 0 0, L_000002110a2855f0;  1 drivers
v000002110a26b7e0_0 .net *"_ivl_90", 0 0, L_000002110a286380;  1 drivers
v000002110a26ba60_0 .net *"_ivl_92", 31 0, L_000002110a27f4b0;  1 drivers
v000002110a26bc40_0 .net *"_ivl_94", 31 0, L_000002110a286af0;  1 drivers
v000002110a26c000_0 .net "ina", 31 0, L_000002110a27e650;  1 drivers
v000002110a26bd80_0 .net "inb", 31 0, L_000002110a27e6f0;  alias, 1 drivers
v000002110a26c1e0_0 .net "inc", 31 0, v000002110a26b9c0_0;  alias, 1 drivers
v000002110a26d860_0 .net "ind", 31 0, L_000002110a281350;  alias, 1 drivers
v000002110a26d7c0_0 .net "ine", 31 0, v000002110a255460_0;  alias, 1 drivers
L_000002110a2a00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002110a26e300_0 .net "inf", 31 0, L_000002110a2a00d0;  1 drivers
L_000002110a2a0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002110a26e260_0 .net "ing", 31 0, L_000002110a2a0118;  1 drivers
L_000002110a2a0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002110a26f7a0_0 .net "inh", 31 0, L_000002110a2a0160;  1 drivers
v000002110a26f8e0_0 .net "out", 31 0, L_000002110a286b60;  alias, 1 drivers
v000002110a26fde0_0 .net "sel", 2 0, L_000002110a27fb90;  alias, 1 drivers
L_000002110a284ff0 .part L_000002110a27fb90, 2, 1;
L_000002110a284cd0 .part L_000002110a27fb90, 1, 1;
L_000002110a284d70 .part L_000002110a27fb90, 0, 1;
LS_000002110a284e10_0_0 .concat [ 1 1 1 1], L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0;
LS_000002110a284e10_0_4 .concat [ 1 1 1 1], L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0;
LS_000002110a284e10_0_8 .concat [ 1 1 1 1], L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0;
LS_000002110a284e10_0_12 .concat [ 1 1 1 1], L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0;
LS_000002110a284e10_0_16 .concat [ 1 1 1 1], L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0;
LS_000002110a284e10_0_20 .concat [ 1 1 1 1], L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0;
LS_000002110a284e10_0_24 .concat [ 1 1 1 1], L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0;
LS_000002110a284e10_0_28 .concat [ 1 1 1 1], L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0, L_000002110a15c8e0;
LS_000002110a284e10_1_0 .concat [ 4 4 4 4], LS_000002110a284e10_0_0, LS_000002110a284e10_0_4, LS_000002110a284e10_0_8, LS_000002110a284e10_0_12;
LS_000002110a284e10_1_4 .concat [ 4 4 4 4], LS_000002110a284e10_0_16, LS_000002110a284e10_0_20, LS_000002110a284e10_0_24, LS_000002110a284e10_0_28;
L_000002110a284e10 .concat [ 16 16 0 0], LS_000002110a284e10_1_0, LS_000002110a284e10_1_4;
L_000002110a285090 .part L_000002110a27fb90, 2, 1;
L_000002110a285130 .part L_000002110a27fb90, 1, 1;
L_000002110a2851d0 .part L_000002110a27fb90, 0, 1;
LS_000002110a285310_0_0 .concat [ 1 1 1 1], L_000002110a286a80, L_000002110a286a80, L_000002110a286a80, L_000002110a286a80;
LS_000002110a285310_0_4 .concat [ 1 1 1 1], L_000002110a286a80, L_000002110a286a80, L_000002110a286a80, L_000002110a286a80;
LS_000002110a285310_0_8 .concat [ 1 1 1 1], L_000002110a286a80, L_000002110a286a80, L_000002110a286a80, L_000002110a286a80;
LS_000002110a285310_0_12 .concat [ 1 1 1 1], L_000002110a286a80, L_000002110a286a80, L_000002110a286a80, L_000002110a286a80;
LS_000002110a285310_0_16 .concat [ 1 1 1 1], L_000002110a286a80, L_000002110a286a80, L_000002110a286a80, L_000002110a286a80;
LS_000002110a285310_0_20 .concat [ 1 1 1 1], L_000002110a286a80, L_000002110a286a80, L_000002110a286a80, L_000002110a286a80;
LS_000002110a285310_0_24 .concat [ 1 1 1 1], L_000002110a286a80, L_000002110a286a80, L_000002110a286a80, L_000002110a286a80;
LS_000002110a285310_0_28 .concat [ 1 1 1 1], L_000002110a286a80, L_000002110a286a80, L_000002110a286a80, L_000002110a286a80;
LS_000002110a285310_1_0 .concat [ 4 4 4 4], LS_000002110a285310_0_0, LS_000002110a285310_0_4, LS_000002110a285310_0_8, LS_000002110a285310_0_12;
LS_000002110a285310_1_4 .concat [ 4 4 4 4], LS_000002110a285310_0_16, LS_000002110a285310_0_20, LS_000002110a285310_0_24, LS_000002110a285310_0_28;
L_000002110a285310 .concat [ 16 16 0 0], LS_000002110a285310_1_0, LS_000002110a285310_1_4;
L_000002110a284eb0 .part L_000002110a27fb90, 2, 1;
L_000002110a284f50 .part L_000002110a27fb90, 1, 1;
L_000002110a27f870 .part L_000002110a27fb90, 0, 1;
LS_000002110a27e290_0_0 .concat [ 1 1 1 1], L_000002110a286070, L_000002110a286070, L_000002110a286070, L_000002110a286070;
LS_000002110a27e290_0_4 .concat [ 1 1 1 1], L_000002110a286070, L_000002110a286070, L_000002110a286070, L_000002110a286070;
LS_000002110a27e290_0_8 .concat [ 1 1 1 1], L_000002110a286070, L_000002110a286070, L_000002110a286070, L_000002110a286070;
LS_000002110a27e290_0_12 .concat [ 1 1 1 1], L_000002110a286070, L_000002110a286070, L_000002110a286070, L_000002110a286070;
LS_000002110a27e290_0_16 .concat [ 1 1 1 1], L_000002110a286070, L_000002110a286070, L_000002110a286070, L_000002110a286070;
LS_000002110a27e290_0_20 .concat [ 1 1 1 1], L_000002110a286070, L_000002110a286070, L_000002110a286070, L_000002110a286070;
LS_000002110a27e290_0_24 .concat [ 1 1 1 1], L_000002110a286070, L_000002110a286070, L_000002110a286070, L_000002110a286070;
LS_000002110a27e290_0_28 .concat [ 1 1 1 1], L_000002110a286070, L_000002110a286070, L_000002110a286070, L_000002110a286070;
LS_000002110a27e290_1_0 .concat [ 4 4 4 4], LS_000002110a27e290_0_0, LS_000002110a27e290_0_4, LS_000002110a27e290_0_8, LS_000002110a27e290_0_12;
LS_000002110a27e290_1_4 .concat [ 4 4 4 4], LS_000002110a27e290_0_16, LS_000002110a27e290_0_20, LS_000002110a27e290_0_24, LS_000002110a27e290_0_28;
L_000002110a27e290 .concat [ 16 16 0 0], LS_000002110a27e290_1_0, LS_000002110a27e290_1_4;
L_000002110a27f690 .part L_000002110a27fb90, 2, 1;
L_000002110a27ed30 .part L_000002110a27fb90, 1, 1;
L_000002110a27f7d0 .part L_000002110a27fb90, 0, 1;
LS_000002110a27ec90_0_0 .concat [ 1 1 1 1], L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0;
LS_000002110a27ec90_0_4 .concat [ 1 1 1 1], L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0;
LS_000002110a27ec90_0_8 .concat [ 1 1 1 1], L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0;
LS_000002110a27ec90_0_12 .concat [ 1 1 1 1], L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0;
LS_000002110a27ec90_0_16 .concat [ 1 1 1 1], L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0;
LS_000002110a27ec90_0_20 .concat [ 1 1 1 1], L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0;
LS_000002110a27ec90_0_24 .concat [ 1 1 1 1], L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0;
LS_000002110a27ec90_0_28 .concat [ 1 1 1 1], L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0, L_000002110a286cb0;
LS_000002110a27ec90_1_0 .concat [ 4 4 4 4], LS_000002110a27ec90_0_0, LS_000002110a27ec90_0_4, LS_000002110a27ec90_0_8, LS_000002110a27ec90_0_12;
LS_000002110a27ec90_1_4 .concat [ 4 4 4 4], LS_000002110a27ec90_0_16, LS_000002110a27ec90_0_20, LS_000002110a27ec90_0_24, LS_000002110a27ec90_0_28;
L_000002110a27ec90 .concat [ 16 16 0 0], LS_000002110a27ec90_1_0, LS_000002110a27ec90_1_4;
L_000002110a27f550 .part L_000002110a27fb90, 2, 1;
L_000002110a27e330 .part L_000002110a27fb90, 1, 1;
L_000002110a27ee70 .part L_000002110a27fb90, 0, 1;
LS_000002110a27f4b0_0_0 .concat [ 1 1 1 1], L_000002110a286380, L_000002110a286380, L_000002110a286380, L_000002110a286380;
LS_000002110a27f4b0_0_4 .concat [ 1 1 1 1], L_000002110a286380, L_000002110a286380, L_000002110a286380, L_000002110a286380;
LS_000002110a27f4b0_0_8 .concat [ 1 1 1 1], L_000002110a286380, L_000002110a286380, L_000002110a286380, L_000002110a286380;
LS_000002110a27f4b0_0_12 .concat [ 1 1 1 1], L_000002110a286380, L_000002110a286380, L_000002110a286380, L_000002110a286380;
LS_000002110a27f4b0_0_16 .concat [ 1 1 1 1], L_000002110a286380, L_000002110a286380, L_000002110a286380, L_000002110a286380;
LS_000002110a27f4b0_0_20 .concat [ 1 1 1 1], L_000002110a286380, L_000002110a286380, L_000002110a286380, L_000002110a286380;
LS_000002110a27f4b0_0_24 .concat [ 1 1 1 1], L_000002110a286380, L_000002110a286380, L_000002110a286380, L_000002110a286380;
LS_000002110a27f4b0_0_28 .concat [ 1 1 1 1], L_000002110a286380, L_000002110a286380, L_000002110a286380, L_000002110a286380;
LS_000002110a27f4b0_1_0 .concat [ 4 4 4 4], LS_000002110a27f4b0_0_0, LS_000002110a27f4b0_0_4, LS_000002110a27f4b0_0_8, LS_000002110a27f4b0_0_12;
LS_000002110a27f4b0_1_4 .concat [ 4 4 4 4], LS_000002110a27f4b0_0_16, LS_000002110a27f4b0_0_20, LS_000002110a27f4b0_0_24, LS_000002110a27f4b0_0_28;
L_000002110a27f4b0 .concat [ 16 16 0 0], LS_000002110a27f4b0_1_0, LS_000002110a27f4b0_1_4;
S_000002110a250150 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002110a26d720_0 .net "Write_Data", 31 0, v000002110a243680_0;  alias, 1 drivers
v000002110a26ec60_0 .net "addr", 31 0, v000002110a244260_0;  alias, 1 drivers
v000002110a26d900_0 .net "clk", 0 0, L_000002110a1c0ed0;  alias, 1 drivers
v000002110a26f160_0 .net "mem_out", 31 0, v000002110a26db80_0;  alias, 1 drivers
v000002110a26d9a0_0 .net "mem_read", 0 0, v000002110a2434a0_0;  alias, 1 drivers
v000002110a26e3a0_0 .net "mem_write", 0 0, v000002110a244300_0;  alias, 1 drivers
S_000002110a251410 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002110a250150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002110a26f480 .array "DataMem", 1023 0, 31 0;
v000002110a26eb20_0 .net "Data_In", 31 0, v000002110a243680_0;  alias, 1 drivers
v000002110a26db80_0 .var "Data_Out", 31 0;
v000002110a26f340_0 .net "Write_en", 0 0, v000002110a244300_0;  alias, 1 drivers
v000002110a26ebc0_0 .net "addr", 31 0, v000002110a244260_0;  alias, 1 drivers
v000002110a26e440_0 .net "clk", 0 0, L_000002110a1c0ed0;  alias, 1 drivers
v000002110a26f840_0 .var/i "i", 31 0;
S_000002110a24ffc0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002110a27ce50 .param/l "add" 0 9 6, C4<000000100000>;
P_000002110a27ce88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002110a27cec0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002110a27cef8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002110a27cf30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002110a27cf68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002110a27cfa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002110a27cfd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002110a27d010 .param/l "j" 0 9 19, C4<000010000000>;
P_000002110a27d048 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002110a27d080 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002110a27d0b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002110a27d0f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002110a27d128 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002110a27d160 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002110a27d198 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002110a27d1d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002110a27d208 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002110a27d240 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002110a27d278 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002110a27d2b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002110a27d2e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002110a27d320 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002110a27d358 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002110a27d390 .param/l "xori" 0 9 12, C4<001110000000>;
v000002110a26f700_0 .net "MEM_ALU_OUT", 31 0, v000002110a244260_0;  alias, 1 drivers
v000002110a26da40_0 .net "MEM_Data_mem_out", 31 0, v000002110a26db80_0;  alias, 1 drivers
v000002110a26e8a0_0 .net "MEM_memread", 0 0, v000002110a2434a0_0;  alias, 1 drivers
v000002110a26ed00_0 .net "MEM_opcode", 11 0, v000002110a243860_0;  alias, 1 drivers
v000002110a26f660_0 .net "MEM_rd_ind", 4 0, v000002110a2449e0_0;  alias, 1 drivers
v000002110a26f980_0 .net "MEM_rd_indzero", 0 0, v000002110a243900_0;  alias, 1 drivers
v000002110a26dae0_0 .net "MEM_regwrite", 0 0, v000002110a243cc0_0;  alias, 1 drivers
v000002110a26f3e0_0 .var "WB_ALU_OUT", 31 0;
v000002110a26fa20_0 .var "WB_Data_mem_out", 31 0;
v000002110a26f200_0 .var "WB_memread", 0 0;
v000002110a26ef80_0 .var "WB_rd_ind", 4 0;
v000002110a26fb60_0 .var "WB_rd_indzero", 0 0;
v000002110a26f020_0 .var "WB_regwrite", 0 0;
v000002110a26e4e0_0 .net "clk", 0 0, L_000002110a29d2f0;  1 drivers
v000002110a26e580_0 .var "hlt", 0 0;
v000002110a26fc00_0 .net "rst", 0 0, v000002110a283330_0;  alias, 1 drivers
E_000002110a1cd0b0 .event posedge, v000002110a242be0_0, v000002110a26e4e0_0;
S_000002110a2502e0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000002110a0296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002110a29d4b0 .functor AND 32, v000002110a26fa20_0, L_000002110a2f1b10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a29d3d0 .functor NOT 1, v000002110a26f200_0, C4<0>, C4<0>, C4<0>;
L_000002110a29d440 .functor AND 32, v000002110a26f3e0_0, L_000002110a2f1430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002110a29d520 .functor OR 32, L_000002110a29d4b0, L_000002110a29d440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002110a26eda0_0 .net "Write_Data_RegFile", 31 0, L_000002110a29d520;  alias, 1 drivers
v000002110a26f0c0_0 .net *"_ivl_0", 31 0, L_000002110a2f1b10;  1 drivers
v000002110a26fca0_0 .net *"_ivl_2", 31 0, L_000002110a29d4b0;  1 drivers
v000002110a26dc20_0 .net *"_ivl_4", 0 0, L_000002110a29d3d0;  1 drivers
v000002110a26fd40_0 .net *"_ivl_6", 31 0, L_000002110a2f1430;  1 drivers
v000002110a26e620_0 .net *"_ivl_8", 31 0, L_000002110a29d440;  1 drivers
v000002110a26e120_0 .net "alu_out", 31 0, v000002110a26f3e0_0;  alias, 1 drivers
v000002110a26dcc0_0 .net "mem_out", 31 0, v000002110a26fa20_0;  alias, 1 drivers
v000002110a26dd60_0 .net "mem_read", 0 0, v000002110a26f200_0;  alias, 1 drivers
LS_000002110a2f1b10_0_0 .concat [ 1 1 1 1], v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0;
LS_000002110a2f1b10_0_4 .concat [ 1 1 1 1], v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0;
LS_000002110a2f1b10_0_8 .concat [ 1 1 1 1], v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0;
LS_000002110a2f1b10_0_12 .concat [ 1 1 1 1], v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0;
LS_000002110a2f1b10_0_16 .concat [ 1 1 1 1], v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0;
LS_000002110a2f1b10_0_20 .concat [ 1 1 1 1], v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0;
LS_000002110a2f1b10_0_24 .concat [ 1 1 1 1], v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0;
LS_000002110a2f1b10_0_28 .concat [ 1 1 1 1], v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0, v000002110a26f200_0;
LS_000002110a2f1b10_1_0 .concat [ 4 4 4 4], LS_000002110a2f1b10_0_0, LS_000002110a2f1b10_0_4, LS_000002110a2f1b10_0_8, LS_000002110a2f1b10_0_12;
LS_000002110a2f1b10_1_4 .concat [ 4 4 4 4], LS_000002110a2f1b10_0_16, LS_000002110a2f1b10_0_20, LS_000002110a2f1b10_0_24, LS_000002110a2f1b10_0_28;
L_000002110a2f1b10 .concat [ 16 16 0 0], LS_000002110a2f1b10_1_0, LS_000002110a2f1b10_1_4;
LS_000002110a2f1430_0_0 .concat [ 1 1 1 1], L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0;
LS_000002110a2f1430_0_4 .concat [ 1 1 1 1], L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0;
LS_000002110a2f1430_0_8 .concat [ 1 1 1 1], L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0;
LS_000002110a2f1430_0_12 .concat [ 1 1 1 1], L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0;
LS_000002110a2f1430_0_16 .concat [ 1 1 1 1], L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0;
LS_000002110a2f1430_0_20 .concat [ 1 1 1 1], L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0;
LS_000002110a2f1430_0_24 .concat [ 1 1 1 1], L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0;
LS_000002110a2f1430_0_28 .concat [ 1 1 1 1], L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0, L_000002110a29d3d0;
LS_000002110a2f1430_1_0 .concat [ 4 4 4 4], LS_000002110a2f1430_0_0, LS_000002110a2f1430_0_4, LS_000002110a2f1430_0_8, LS_000002110a2f1430_0_12;
LS_000002110a2f1430_1_4 .concat [ 4 4 4 4], LS_000002110a2f1430_0_16, LS_000002110a2f1430_0_20, LS_000002110a2f1430_0_24, LS_000002110a2f1430_0_28;
L_000002110a2f1430 .concat [ 16 16 0 0], LS_000002110a2f1430_1_0, LS_000002110a2f1430_1_4;
    .scope S_000002110a250dd0;
T_0 ;
    %wait E_000002110a1cc430;
    %load/vec4 v000002110a26c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002110a26b9c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002110a26b100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002110a26c0a0_0;
    %assign/vec4 v000002110a26b9c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002110a251730;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002110a26cc80_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002110a26cc80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002110a26cc80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %load/vec4 v000002110a26cc80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002110a26cc80_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26bec0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002110a250600;
T_2 ;
    %wait E_000002110a1cd6b0;
    %load/vec4 v000002110a272900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002110a259cf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a25a0b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a272c20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a2729a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a272d60_0, 0;
    %assign/vec4 v000002110a272720_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002110a272b80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002110a272680_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002110a259cf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a25a0b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a272c20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a2729a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a272d60_0, 0;
    %assign/vec4 v000002110a272720_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002110a272b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002110a2727c0_0;
    %assign/vec4 v000002110a25a0b0_0, 0;
    %load/vec4 v000002110a272860_0;
    %assign/vec4 v000002110a259cf0_0, 0;
    %load/vec4 v000002110a2727c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002110a2729a0_0, 0;
    %load/vec4 v000002110a2727c0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002110a272720_0, 4, 5;
    %load/vec4 v000002110a2727c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002110a2727c0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002110a272720_0, 4, 5;
    %load/vec4 v000002110a2727c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002110a2727c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002110a2727c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002110a2727c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002110a2727c0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002110a2727c0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002110a272d60_0, 0;
    %load/vec4 v000002110a2727c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002110a2727c0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002110a272c20_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002110a2727c0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002110a272c20_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002110a2727c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002110a272c20_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002110a251a50;
T_3 ;
    %wait E_000002110a1cc430;
    %load/vec4 v000002110a2585d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002110a258530_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002110a258530_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002110a258530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a2588f0, 0, 4;
    %load/vec4 v000002110a258530_0;
    %addi 1, 0, 32;
    %store/vec4 v000002110a258530_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002110a2583f0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002110a257e50_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002110a257450_0;
    %load/vec4 v000002110a2583f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a2588f0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a2588f0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002110a251a50;
T_4 ;
    %wait E_000002110a1cccf0;
    %load/vec4 v000002110a2583f0_0;
    %load/vec4 v000002110a2573b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002110a2583f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002110a257e50_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002110a257450_0;
    %assign/vec4 v000002110a257d10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002110a2573b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002110a2588f0, 4;
    %assign/vec4 v000002110a257d10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002110a251a50;
T_5 ;
    %wait E_000002110a1cccf0;
    %load/vec4 v000002110a2583f0_0;
    %load/vec4 v000002110a256a50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002110a2583f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002110a257e50_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002110a257450_0;
    %assign/vec4 v000002110a2569b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002110a256a50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002110a2588f0, 4;
    %assign/vec4 v000002110a2569b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002110a251a50;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002110a2515a0;
    %jmp t_0;
    .scope S_000002110a2515a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002110a2578b0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002110a2578b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002110a2578b0_0;
    %ix/getv/s 4, v000002110a2578b0_0;
    %load/vec4a v000002110a2588f0, 4;
    %ix/getv/s 4, v000002110a2578b0_0;
    %load/vec4a v000002110a2588f0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002110a2578b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002110a2578b0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002110a251a50;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002110a250c40;
T_7 ;
    %wait E_000002110a1cd470;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002110a258350_0, 0, 32;
    %load/vec4 v000002110a257f90_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002110a257f90_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002110a257130_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002110a258350_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002110a257f90_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002110a257f90_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002110a257f90_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002110a257130_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002110a258350_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002110a257130_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002110a257130_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002110a258350_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002110a250470;
T_8 ;
    %wait E_000002110a1cc430;
    %load/vec4 v000002110a25dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002110a25d670_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002110a25d030_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002110a25d030_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002110a25d670_0;
    %load/vec4 v000002110a25dc10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002110a25d670_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002110a25d670_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002110a25d670_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002110a25d670_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002110a25d670_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002110a25d670_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002110a250470;
T_9 ;
    %wait E_000002110a1cc430;
    %load/vec4 v000002110a25dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a25cb30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002110a25d210_0;
    %assign/vec4 v000002110a25cb30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002110a250920;
T_10 ;
    %wait E_000002110a1cd430;
    %load/vec4 v000002110a25e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002110a25e6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002110a25dfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a25e430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002110a25c770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002110a25c8b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002110a25bd70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002110a25beb0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002110a25c9f0_0;
    %load/vec4 v000002110a25be10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002110a25ca90_0;
    %load/vec4 v000002110a25be10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002110a25cd10_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002110a25c6d0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002110a25c9f0_0;
    %load/vec4 v000002110a25bff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002110a25ca90_0;
    %load/vec4 v000002110a25bff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a25e6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a25dfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a25e430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002110a25c770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a25c8b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002110a25c950_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a25e6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002110a25dfd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002110a25e430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a25c770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a25c8b0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002110a25e6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002110a25dfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a25e430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a25c770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a25c8b0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002110a250ab0;
T_11 ;
    %wait E_000002110a1cc7f0;
    %load/vec4 v000002110a2524e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002110a2538e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a252940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a253700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a251fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a252a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a252ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a2529e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a252bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a251f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a252080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a252da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a252c60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a251cc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a253b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a253160_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a253a20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a253480_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a2537a0_0, 0;
    %assign/vec4 v000002110a252b20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002110a253200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002110a254240_0;
    %assign/vec4 v000002110a252b20_0, 0;
    %load/vec4 v000002110a2521c0_0;
    %assign/vec4 v000002110a2537a0_0, 0;
    %load/vec4 v000002110a252f80_0;
    %assign/vec4 v000002110a253480_0, 0;
    %load/vec4 v000002110a2542e0_0;
    %assign/vec4 v000002110a253a20_0, 0;
    %load/vec4 v000002110a253e80_0;
    %assign/vec4 v000002110a253160_0, 0;
    %load/vec4 v000002110a252120_0;
    %assign/vec4 v000002110a253b60_0, 0;
    %load/vec4 v000002110a254420_0;
    %assign/vec4 v000002110a251cc0_0, 0;
    %load/vec4 v000002110a252300_0;
    %assign/vec4 v000002110a252c60_0, 0;
    %load/vec4 v000002110a252d00_0;
    %assign/vec4 v000002110a252da0_0, 0;
    %load/vec4 v000002110a2541a0_0;
    %assign/vec4 v000002110a252080_0, 0;
    %load/vec4 v000002110a2535c0_0;
    %assign/vec4 v000002110a251f40_0, 0;
    %load/vec4 v000002110a252e40_0;
    %assign/vec4 v000002110a252bc0_0, 0;
    %load/vec4 v000002110a254060_0;
    %assign/vec4 v000002110a2529e0_0, 0;
    %load/vec4 v000002110a2523a0_0;
    %assign/vec4 v000002110a252ee0_0, 0;
    %load/vec4 v000002110a253ac0_0;
    %assign/vec4 v000002110a252a80_0, 0;
    %load/vec4 v000002110a253fc0_0;
    %assign/vec4 v000002110a251fe0_0, 0;
    %load/vec4 v000002110a251d60_0;
    %assign/vec4 v000002110a253700_0, 0;
    %load/vec4 v000002110a253f20_0;
    %assign/vec4 v000002110a252940_0, 0;
    %load/vec4 v000002110a254380_0;
    %assign/vec4 v000002110a2538e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002110a2538e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a252940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a253700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a251fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a252a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a252ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a2529e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a252bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a251f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a252080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a252da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a252c60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a251cc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a253b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a253160_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a253a20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a253480_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a2537a0_0, 0;
    %assign/vec4 v000002110a252b20_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002110a251280;
T_12 ;
    %wait E_000002110a1cc3b0;
    %load/vec4 v000002110a25bf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002110a254ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a255460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a254920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a2547e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a255a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a255640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a255500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a255aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a254e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a255b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a254740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a254560_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a254ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a254a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a255820_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a2544c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a2549c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a254880_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002110a254600_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a255140_0, 0;
    %assign/vec4 v000002110a255780_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002110a25dad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002110a252580_0;
    %assign/vec4 v000002110a255780_0, 0;
    %load/vec4 v000002110a252620_0;
    %assign/vec4 v000002110a255140_0, 0;
    %load/vec4 v000002110a255000_0;
    %assign/vec4 v000002110a254600_0, 0;
    %load/vec4 v000002110a2550a0_0;
    %assign/vec4 v000002110a254880_0, 0;
    %load/vec4 v000002110a254ce0_0;
    %assign/vec4 v000002110a2549c0_0, 0;
    %load/vec4 v000002110a2551e0_0;
    %assign/vec4 v000002110a2544c0_0, 0;
    %load/vec4 v000002110a2526c0_0;
    %assign/vec4 v000002110a255820_0, 0;
    %load/vec4 v000002110a254c40_0;
    %assign/vec4 v000002110a254a60_0, 0;
    %load/vec4 v000002110a254b00_0;
    %assign/vec4 v000002110a254ba0_0, 0;
    %load/vec4 v000002110a255280_0;
    %assign/vec4 v000002110a254560_0, 0;
    %load/vec4 v000002110a2556e0_0;
    %assign/vec4 v000002110a254740_0, 0;
    %load/vec4 v000002110a2558c0_0;
    %assign/vec4 v000002110a255b40_0, 0;
    %load/vec4 v000002110a255320_0;
    %assign/vec4 v000002110a254e20_0, 0;
    %load/vec4 v000002110a254d80_0;
    %assign/vec4 v000002110a255aa0_0, 0;
    %load/vec4 v000002110a2546a0_0;
    %assign/vec4 v000002110a255500_0, 0;
    %load/vec4 v000002110a2555a0_0;
    %assign/vec4 v000002110a255640_0, 0;
    %load/vec4 v000002110a2553c0_0;
    %assign/vec4 v000002110a255a00_0, 0;
    %load/vec4 v000002110a255960_0;
    %assign/vec4 v000002110a2547e0_0, 0;
    %load/vec4 v000002110a2530c0_0;
    %assign/vec4 v000002110a254920_0, 0;
    %load/vec4 v000002110a253020_0;
    %assign/vec4 v000002110a255460_0, 0;
    %load/vec4 v000002110a254f60_0;
    %assign/vec4 v000002110a254ec0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002110a254ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a255460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a254920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a2547e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a255a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a255640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a255500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a255aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a254e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a255b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a254740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a254560_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a254ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a254a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a255820_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a2544c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a2549c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a254880_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002110a254600_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a255140_0, 0;
    %assign/vec4 v000002110a255780_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002110a053170;
T_13 ;
    %wait E_000002110a1cc2f0;
    %load/vec4 v000002110a247c30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002110a248810_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002110a009c60;
T_14 ;
    %wait E_000002110a1cc1f0;
    %load/vec4 v000002110a248630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002110a246510_0;
    %pad/u 33;
    %load/vec4 v000002110a2488b0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002110a246650_0, 0;
    %assign/vec4 v000002110a247690_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002110a246510_0;
    %pad/u 33;
    %load/vec4 v000002110a2488b0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002110a246650_0, 0;
    %assign/vec4 v000002110a247690_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002110a246510_0;
    %pad/u 33;
    %load/vec4 v000002110a2488b0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002110a246650_0, 0;
    %assign/vec4 v000002110a247690_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002110a246510_0;
    %pad/u 33;
    %load/vec4 v000002110a2488b0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002110a246650_0, 0;
    %assign/vec4 v000002110a247690_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002110a246510_0;
    %pad/u 33;
    %load/vec4 v000002110a2488b0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002110a246650_0, 0;
    %assign/vec4 v000002110a247690_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002110a246510_0;
    %pad/u 33;
    %load/vec4 v000002110a2488b0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002110a246650_0, 0;
    %assign/vec4 v000002110a247690_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002110a2488b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002110a247690_0;
    %load/vec4 v000002110a2488b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002110a246510_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002110a2488b0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002110a2488b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002110a247690_0, 0;
    %load/vec4 v000002110a246510_0;
    %ix/getv 4, v000002110a2488b0_0;
    %shiftl 4;
    %assign/vec4 v000002110a246650_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002110a2488b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002110a247690_0;
    %load/vec4 v000002110a2488b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002110a246510_0;
    %load/vec4 v000002110a2488b0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002110a2488b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002110a247690_0, 0;
    %load/vec4 v000002110a246510_0;
    %ix/getv 4, v000002110a2488b0_0;
    %shiftr 4;
    %assign/vec4 v000002110a246650_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a247690_0, 0;
    %load/vec4 v000002110a246510_0;
    %load/vec4 v000002110a2488b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002110a246650_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002110a247690_0, 0;
    %load/vec4 v000002110a2488b0_0;
    %load/vec4 v000002110a246510_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002110a246650_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021109fe6190;
T_15 ;
    %wait E_000002110a1cb930;
    %load/vec4 v000002110a242be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002110a243900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a243cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a244300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a2434a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002110a243860_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a2449e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a243680_0, 0;
    %assign/vec4 v000002110a244260_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002110a167d10_0;
    %assign/vec4 v000002110a244260_0, 0;
    %load/vec4 v000002110a243d60_0;
    %assign/vec4 v000002110a243680_0, 0;
    %load/vec4 v000002110a2446c0_0;
    %assign/vec4 v000002110a2449e0_0, 0;
    %load/vec4 v000002110a14e920_0;
    %assign/vec4 v000002110a243860_0, 0;
    %load/vec4 v000002110a165fb0_0;
    %assign/vec4 v000002110a2434a0_0, 0;
    %load/vec4 v000002110a14dfc0_0;
    %assign/vec4 v000002110a244300_0, 0;
    %load/vec4 v000002110a2435e0_0;
    %assign/vec4 v000002110a243cc0_0, 0;
    %load/vec4 v000002110a242b40_0;
    %assign/vec4 v000002110a243900_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002110a251410;
T_16 ;
    %wait E_000002110a1cccf0;
    %load/vec4 v000002110a26f340_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002110a26eb20_0;
    %load/vec4 v000002110a26ebc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26f480, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002110a251410;
T_17 ;
    %wait E_000002110a1cccf0;
    %load/vec4 v000002110a26ebc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002110a26f480, 4;
    %assign/vec4 v000002110a26db80_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002110a251410;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002110a26f840_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002110a26f840_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002110a26f840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110a26f480, 0, 4;
    %load/vec4 v000002110a26f840_0;
    %addi 1, 0, 32;
    %store/vec4 v000002110a26f840_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000002110a251410;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002110a26f840_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002110a26f840_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002110a26f840_0;
    %load/vec4a v000002110a26f480, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002110a26f840_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002110a26f840_0;
    %addi 1, 0, 32;
    %store/vec4 v000002110a26f840_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002110a24ffc0;
T_20 ;
    %wait E_000002110a1cd0b0;
    %load/vec4 v000002110a26fc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002110a26fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a26e580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a26f020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002110a26f200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002110a26ef80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002110a26fa20_0, 0;
    %assign/vec4 v000002110a26f3e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002110a26f700_0;
    %assign/vec4 v000002110a26f3e0_0, 0;
    %load/vec4 v000002110a26da40_0;
    %assign/vec4 v000002110a26fa20_0, 0;
    %load/vec4 v000002110a26e8a0_0;
    %assign/vec4 v000002110a26f200_0, 0;
    %load/vec4 v000002110a26f660_0;
    %assign/vec4 v000002110a26ef80_0, 0;
    %load/vec4 v000002110a26dae0_0;
    %assign/vec4 v000002110a26f020_0, 0;
    %load/vec4 v000002110a26f980_0;
    %assign/vec4 v000002110a26fb60_0, 0;
    %load/vec4 v000002110a26ed00_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002110a26e580_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002110a0296a0;
T_21 ;
    %wait E_000002110a1cbe30;
    %load/vec4 v000002110a282890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002110a282610_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002110a282610_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002110a282610_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002110a019f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002110a284910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002110a283330_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002110a019f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002110a284910_0;
    %inv;
    %assign/vec4 v000002110a284910_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002110a019f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002110a283330_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002110a283330_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002110a2845f0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
