{"vcs1":{"timestamp_begin":1684314065.346133309, "rt":1.32, "ut":0.38, "st":0.22}}
{"vcselab":{"timestamp_begin":1684314066.759082314, "rt":1.33, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684314068.157527412, "rt":0.47, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684314064.703114326}
{"VCS_COMP_START_TIME": 1684314064.703114326}
{"VCS_COMP_END_TIME": 1684314070.142830651}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330620}}
{"stitch_vcselab": {"peak_mem": 211968}}
