

================================================================
== Vitis HLS Report for 'scaleVector_2out_Pipeline_scale_vector'
================================================================
* Date:           Fri Jan  9 14:23:43 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.154 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- scale_vector  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_lb_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicCE_to_weight_read = muxlogic"   --->   Operation 14 'muxlogic' 'muxLogicCE_to_weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weight_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %weight" [./basic_helper.hpp:173->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 15 'read' 'weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicCE_to_n_read = muxlogic"   --->   Operation 16 'muxlogic' 'muxLogicCE_to_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [./basic_helper.hpp:173->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 17 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 18 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 19 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln180 = br void %VITIS_LOOP_184_1.i" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 21 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 22 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 23 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i31 %i_load" [./basic_helper.hpp:173->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 24 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.66ns)   --->   "%icmp_ln180 = icmp_slt  i32 %zext_ln173, i32 %n_read" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 25 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %scaleVector_2out.exit.exitStub, void %VITIS_LOOP_184_1.split.i" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 26 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.86ns)   --->   "%add_ln180 = add i31 %i_load, i31 1" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 27 'add' 'add_ln180' <Predicate = (icmp_ln180)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln180 = muxlogic i31 %add_ln180"   --->   Operation 28 'muxlogic' 'muxLogicData_to_store_ln180' <Predicate = (icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln180 = muxlogic i31 %i"   --->   Operation 29 'muxlogic' 'muxLogicAddr_to_store_ln180' <Predicate = (icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.40ns)   --->   "%store_ln180 = store i31 %add_ln180, i31 %i" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 30 'store' 'store_ln180' <Predicate = (icmp_ln180)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicCE_to_primalInfeasRay_fifo_i_read = muxlogic"   --->   Operation 31 'muxlogic' 'muxLogicCE_to_primalInfeasRay_fifo_i_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.75ns)   --->   "%primalInfeasRay_fifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %primalInfeasRay_fifo_i" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 32 'read' 'primalInfeasRay_fifo_i_read' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i512 %primalInfeasRay_fifo_i_read" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 33 'trunc' 'trunc_ln182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln182_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 64, i32 127" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 34 'partselect' 'trunc_ln182_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln182_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 128, i32 191" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 35 'partselect' 'trunc_ln182_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln182_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 192, i32 255" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 36 'partselect' 'trunc_ln182_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln182_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 256, i32 319" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 37 'partselect' 'trunc_ln182_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln182_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 320, i32 383" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 38 'partselect' 'trunc_ln182_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln182_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 384, i32 447" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 39 'partselect' 'trunc_ln182_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln182_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 448, i32 511" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 40 'partselect' 'trunc_ln182_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln182 = bitcast i64 %trunc_ln182" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 41 'bitcast' 'bitcast_ln182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln182_1 = bitcast i64 %trunc_ln182_7" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 42 'bitcast' 'bitcast_ln182_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln182_2 = bitcast i64 %trunc_ln182_8" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 43 'bitcast' 'bitcast_ln182_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln182_3 = bitcast i64 %trunc_ln182_9" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 44 'bitcast' 'bitcast_ln182_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln182_4 = bitcast i64 %trunc_ln182_s" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 45 'bitcast' 'bitcast_ln182_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln182_5 = bitcast i64 %trunc_ln182_1" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 46 'bitcast' 'bitcast_ln182_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln182_6 = bitcast i64 %trunc_ln182_2" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 47 'bitcast' 'bitcast_ln182_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln182_7 = bitcast i64 %trunc_ln182_3" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 48 'bitcast' 'bitcast_ln182_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln182"   --->   Operation 49 'muxlogic' 'muxLogicI0_to_mul_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 50 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_i = muxlogic i64 %weight_read"   --->   Operation 50 'muxlogic' 'muxLogicI1_to_mul_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 51 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln182_1"   --->   Operation 51 'muxlogic' 'muxLogicI0_to_mul_1_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 52 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_1_i = muxlogic i64 %weight_read"   --->   Operation 52 'muxlogic' 'muxLogicI1_to_mul_1_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 53 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln182_2"   --->   Operation 53 'muxlogic' 'muxLogicI0_to_mul_2_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 54 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_2_i = muxlogic i64 %weight_read"   --->   Operation 54 'muxlogic' 'muxLogicI1_to_mul_2_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 55 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln182_3"   --->   Operation 55 'muxlogic' 'muxLogicI0_to_mul_3_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 56 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_3_i = muxlogic i64 %weight_read"   --->   Operation 56 'muxlogic' 'muxLogicI1_to_mul_3_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 57 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln182_4"   --->   Operation 57 'muxlogic' 'muxLogicI0_to_mul_4_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 58 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_4_i = muxlogic i64 %weight_read"   --->   Operation 58 'muxlogic' 'muxLogicI1_to_mul_4_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 59 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln182_5"   --->   Operation 59 'muxlogic' 'muxLogicI0_to_mul_5_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 60 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_5_i = muxlogic i64 %weight_read"   --->   Operation 60 'muxlogic' 'muxLogicI1_to_mul_5_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 61 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln182_6"   --->   Operation 61 'muxlogic' 'muxLogicI0_to_mul_6_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 62 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_6_i = muxlogic i64 %weight_read"   --->   Operation 62 'muxlogic' 'muxLogicI1_to_mul_6_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 63 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln182_7"   --->   Operation 63 'muxlogic' 'muxLogicI0_to_mul_7_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 64 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_7_i = muxlogic i64 %weight_read"   --->   Operation 64 'muxlogic' 'muxLogicI1_to_mul_7_i' <Predicate = true> <Delay = 0.76>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 65 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln182"   --->   Operation 65 'muxlogic' 'muxLogicI0_to_mul_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_i = muxlogic i64 %weight_read"   --->   Operation 66 'muxlogic' 'muxLogicI1_to_mul_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [5/5] (1.84ns)   --->   "%mul_i = dmul i64 %bitcast_ln182, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 67 'dmul' 'mul_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln182_1"   --->   Operation 68 'muxlogic' 'muxLogicI0_to_mul_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_1_i = muxlogic i64 %weight_read"   --->   Operation 69 'muxlogic' 'muxLogicI1_to_mul_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [5/5] (1.84ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln182_1, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 70 'dmul' 'mul_1_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln182_2"   --->   Operation 71 'muxlogic' 'muxLogicI0_to_mul_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_2_i = muxlogic i64 %weight_read"   --->   Operation 72 'muxlogic' 'muxLogicI1_to_mul_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [5/5] (1.84ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln182_2, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 73 'dmul' 'mul_2_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln182_3"   --->   Operation 74 'muxlogic' 'muxLogicI0_to_mul_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_3_i = muxlogic i64 %weight_read"   --->   Operation 75 'muxlogic' 'muxLogicI1_to_mul_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [5/5] (1.84ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln182_3, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 76 'dmul' 'mul_3_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln182_4"   --->   Operation 77 'muxlogic' 'muxLogicI0_to_mul_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_4_i = muxlogic i64 %weight_read"   --->   Operation 78 'muxlogic' 'muxLogicI1_to_mul_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [5/5] (1.84ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln182_4, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 79 'dmul' 'mul_4_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln182_5"   --->   Operation 80 'muxlogic' 'muxLogicI0_to_mul_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_5_i = muxlogic i64 %weight_read"   --->   Operation 81 'muxlogic' 'muxLogicI1_to_mul_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [5/5] (1.84ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln182_5, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 82 'dmul' 'mul_5_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln182_6"   --->   Operation 83 'muxlogic' 'muxLogicI0_to_mul_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_6_i = muxlogic i64 %weight_read"   --->   Operation 84 'muxlogic' 'muxLogicI1_to_mul_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [5/5] (1.84ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln182_6, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 85 'dmul' 'mul_6_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln182_7"   --->   Operation 86 'muxlogic' 'muxLogicI0_to_mul_7_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_7_i = muxlogic i64 %weight_read"   --->   Operation 87 'muxlogic' 'muxLogicI1_to_mul_7_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [5/5] (1.84ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln182_7, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 88 'dmul' 'mul_7_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 89 [4/5] (2.15ns)   --->   "%mul_i = dmul i64 %bitcast_ln182, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 89 'dmul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [4/5] (2.15ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln182_1, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 90 'dmul' 'mul_1_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [4/5] (2.15ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln182_2, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 91 'dmul' 'mul_2_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [4/5] (2.15ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln182_3, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 92 'dmul' 'mul_3_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [4/5] (2.15ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln182_4, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 93 'dmul' 'mul_4_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [4/5] (2.15ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln182_5, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 94 'dmul' 'mul_5_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [4/5] (2.15ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln182_6, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 95 'dmul' 'mul_6_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [4/5] (2.15ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln182_7, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 96 'dmul' 'mul_7_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 97 [3/5] (2.15ns)   --->   "%mul_i = dmul i64 %bitcast_ln182, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 97 'dmul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [3/5] (2.15ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln182_1, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 98 'dmul' 'mul_1_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [3/5] (2.15ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln182_2, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 99 'dmul' 'mul_2_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [3/5] (2.15ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln182_3, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 100 'dmul' 'mul_3_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [3/5] (2.15ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln182_4, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 101 'dmul' 'mul_4_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [3/5] (2.15ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln182_5, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 102 'dmul' 'mul_5_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [3/5] (2.15ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln182_6, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 103 'dmul' 'mul_6_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [3/5] (2.15ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln182_7, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 104 'dmul' 'mul_7_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 105 [2/5] (2.15ns)   --->   "%mul_i = dmul i64 %bitcast_ln182, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 105 'dmul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [2/5] (2.15ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln182_1, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 106 'dmul' 'mul_1_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [2/5] (2.15ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln182_2, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 107 'dmul' 'mul_2_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [2/5] (2.15ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln182_3, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 108 'dmul' 'mul_3_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [2/5] (2.15ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln182_4, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 109 'dmul' 'mul_4_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [2/5] (2.15ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln182_5, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 110 'dmul' 'mul_5_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [2/5] (2.15ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln182_6, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 111 'dmul' 'mul_6_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [2/5] (2.15ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln182_7, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 112 'dmul' 'mul_7_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (!icmp_ln180)> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln181 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:181->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 113 'specpipeline' 'specpipeline_ln181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 114 'specloopname' 'specloopname_ln180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/5] (0.09ns)   --->   "%mul_i = dmul i64 %bitcast_ln182, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 115 'dmul' 'mul_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/5] (0.09ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln182_1, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 116 'dmul' 'mul_1_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/5] (0.09ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln182_2, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 117 'dmul' 'mul_2_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/5] (0.09ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln182_3, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 118 'dmul' 'mul_3_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/5] (0.09ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln182_4, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 119 'dmul' 'mul_4_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/5] (0.09ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln182_5, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 120 'dmul' 'mul_5_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/5] (0.09ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln182_6, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 121 'dmul' 'mul_6_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/5] (0.09ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln182_7, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 122 'dmul' 'mul_7_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln188 = bitcast i64 %mul_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 123 'bitcast' 'bitcast_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln188_1 = bitcast i64 %mul_1_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 124 'bitcast' 'bitcast_ln188_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln188_2 = bitcast i64 %mul_2_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 125 'bitcast' 'bitcast_ln188_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln188_3 = bitcast i64 %mul_3_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 126 'bitcast' 'bitcast_ln188_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln188_4 = bitcast i64 %mul_4_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 127 'bitcast' 'bitcast_ln188_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln188_5 = bitcast i64 %mul_5_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 128 'bitcast' 'bitcast_ln188_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln188_6 = bitcast i64 %mul_6_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 129 'bitcast' 'bitcast_ln188_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln188_7 = bitcast i64 %mul_7_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 130 'bitcast' 'bitcast_ln188_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln188_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln188_7, i64 %bitcast_ln188_6, i64 %bitcast_ln188_5, i64 %bitcast_ln188_4, i64 %bitcast_ln188_3, i64 %bitcast_ln188_2, i64 %bitcast_ln188_1, i64 %bitcast_ln188" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 131 'bitconcatenate' 'or_ln188_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln188 = muxlogic i512 %or_ln188_i"   --->   Operation 132 'muxlogic' 'muxLogicData_to_write_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.91ns)   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %primalInfeasRay_SVfifo_lb_i, i512 %or_ln188_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 133 'write' 'write_ln188' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln189 = muxlogic i512 %or_ln188_i"   --->   Operation 134 'muxlogic' 'muxLogicData_to_write_ln189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.91ns)   --->   "%write_ln189 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %primalInfeasRay_SVfifo_ub_i, i512 %or_ln188_i" [./basic_helper.hpp:189->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 135 'write' 'write_ln189' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln180 = br void %VITIS_LOOP_184_1.i" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 136 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.665ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i' [16]  (0.400 ns)
	'load' operation 31 bit ('i_load', ./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111) on local variable 'i' [20]  (0.000 ns)
	'add' operation 31 bit ('add_ln180', ./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111) [25]  (0.865 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln180') [83]  (0.000 ns)
	'store' operation 0 bit ('store_ln180', ./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111) of variable 'add_ln180', ./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111 on local variable 'i' [85]  (0.400 ns)

 <State 2>: 1.517ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicCE_to_primalInfeasRay_fifo_i_read') [28]  (0.000 ns)
	fifo read operation ('primalInfeasRay_fifo_i_read', ./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111) on port 'primalInfeasRay_fifo_i' (./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111) [29]  (0.753 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_mul_i') [46]  (0.764 ns)

 <State 3>: 1.841ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_mul_i') [46]  (0.000 ns)
	'dmul' operation 64 bit ('mul_i', ./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111) [48]  (1.841 ns)

 <State 4>: 2.154ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111) [48]  (2.154 ns)

 <State 5>: 2.154ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111) [48]  (2.154 ns)

 <State 6>: 2.154ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111) [48]  (2.154 ns)

 <State 7>: 1.008ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111) [48]  (0.091 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln188') [79]  (0.000 ns)
	fifo write operation ('write_ln188', ./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111) on port 'primalInfeasRay_SVfifo_lb_i' (./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111) [80]  (0.917 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
