+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/B[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/B[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/B[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/B[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/B[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/B[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/BCIN[0]|
|     tdc_diff_clock_clk_p |     tdc_diff_clock_clk_p |design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/BCIN[0]|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[2]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][60]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][57]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][9]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][58]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][54]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][59]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][54]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][61]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][9]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][9]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][58]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][57]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][62]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][62]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[0]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[9]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][57]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][58]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][54]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][62]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][60]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][59]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][63]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][60]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][63]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][63]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][59]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][61]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][61]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][17]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][7]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][11]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][7]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][6]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][12]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][7]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][53]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][56]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][6]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][53]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][12]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[6]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][4]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][16]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][53]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][17]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[12]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][55]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][55]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[17]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][6]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][55]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][11]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[7]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][11]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][3]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][3]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][12]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[1]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][3]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][15]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][10]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[3]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[8]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][56]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][50]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][46]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][15]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][50]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][0]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][0]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][52]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][10]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][56]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][52]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][23]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][4]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][17]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][16]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][52]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][0]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][14]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][8]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][16]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][13]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[11]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][5]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][8]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][50]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[16]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][4]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][41]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][14]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][2]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][14]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][2]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][2]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][22]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][45]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[15]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][48]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][5]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][5]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][1]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[18]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][22]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][10]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][44]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][46]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][37]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[10]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[13]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][8]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][15]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[14]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][22]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][18]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][32]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][18]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][21]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][20]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][47]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][51]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[4]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][46]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[28]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][41]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][35]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][42]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[5]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][25]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][40]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][24]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][1]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][18]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][1]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[31]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][47]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][38]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][20]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][29]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][19]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][51]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][49]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[25]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][33]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][31]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][24]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][37]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][51]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][27]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][13]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][27]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][31]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][29]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][24]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][20]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][33]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][27]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][30]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][30]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][37]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][41]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][30]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[22]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][23]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][43]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[24]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[30]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][39]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][13]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[27]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][44]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][32]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][29]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][45]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[26]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][39]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][48]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][31]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][23]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][25]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][28]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][42]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][33]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][42]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][39]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][19]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[20]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][26]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][40]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][48]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][26]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][25]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][21]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][45]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][32]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[23]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[21]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][28]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[29]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][28]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][36]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][19]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][43]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][38]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][35]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][35]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][47]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][49]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][49]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][38]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][21]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][26]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][43]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][36]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][34]/D|
|                     aclk |                     aclk |            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[19]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][34]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][44]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][34]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][40]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Available_reg/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/FSM_sequential_state_reg[1]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/FSM_sequential_state_reg[0]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][36]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[18]|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/D|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[20]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]|
| clk_out1_design_1_clk_wiz_0_0 |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/CE|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/CE|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/CE|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/CE|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/CE|
|                      clk |                      clk |design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/CE|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
