--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf FPGA.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DQ<0>       |    2.501(R)|      SLOW  |   -0.952(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<1>       |    2.277(R)|      SLOW  |   -0.821(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<2>       |    1.864(R)|      SLOW  |   -0.516(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ<3>       |    2.074(R)|      SLOW  |   -0.669(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<4>       |    1.798(R)|      SLOW  |   -0.452(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ<5>       |    3.065(R)|      SLOW  |   -1.248(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<6>       |    2.842(R)|      SLOW  |   -1.131(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<7>       |    3.122(R)|      SLOW  |   -1.345(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ<8>       |    1.789(R)|      SLOW  |   -0.446(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ<9>       |    1.775(R)|      SLOW  |   -0.432(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ<10>      |    1.790(R)|      SLOW  |   -0.443(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ<11>      |    1.664(R)|      SLOW  |   -0.326(R)|      SLOW  |CLK_BUFGP         |   0.000|
FROM_RP     |    4.933(R)|      SLOW  |   -2.137(R)|      FAST  |CLK_BUFGP         |   0.000|
RESET       |    2.777(R)|      SLOW  |   -0.385(R)|      SLOW  |CLK_BUFGP         |   0.000|
SCL         |    2.164(R)|      SLOW  |   -0.802(R)|      SLOW  |CLK_BUFGP         |   0.000|
SDA         |    2.629(R)|      SLOW  |   -1.122(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW0         |    2.797(R)|      SLOW  |   -0.626(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A<0>        |        11.236(R)|      SLOW  |         5.038(R)|      FAST  |CLK_BUFGP         |   0.000|
A<1>        |         9.348(R)|      SLOW  |         3.877(R)|      FAST  |CLK_BUFGP         |   0.000|
A<2>        |         9.513(R)|      SLOW  |         3.989(R)|      FAST  |CLK_BUFGP         |   0.000|
A<3>        |         9.784(R)|      SLOW  |         4.130(R)|      FAST  |CLK_BUFGP         |   0.000|
A<4>        |         9.384(R)|      SLOW  |         3.906(R)|      FAST  |CLK_BUFGP         |   0.000|
A<5>        |         9.559(R)|      SLOW  |         3.995(R)|      FAST  |CLK_BUFGP         |   0.000|
A<6>        |         9.517(R)|      SLOW  |         3.993(R)|      FAST  |CLK_BUFGP         |   0.000|
A<7>        |         9.594(R)|      SLOW  |         4.009(R)|      FAST  |CLK_BUFGP         |   0.000|
A<8>        |         9.954(R)|      SLOW  |         4.278(R)|      FAST  |CLK_BUFGP         |   0.000|
A<9>        |         9.954(R)|      SLOW  |         4.278(R)|      FAST  |CLK_BUFGP         |   0.000|
A<10>       |        10.080(R)|      SLOW  |         4.358(R)|      FAST  |CLK_BUFGP         |   0.000|
A<11>       |         9.998(R)|      SLOW  |         4.322(R)|      FAST  |CLK_BUFGP         |   0.000|
A<12>       |         9.548(R)|      SLOW  |         3.986(R)|      FAST  |CLK_BUFGP         |   0.000|
A<13>       |         9.753(R)|      SLOW  |         4.115(R)|      FAST  |CLK_BUFGP         |   0.000|
A<14>       |         9.272(R)|      SLOW  |         3.851(R)|      FAST  |CLK_BUFGP         |   0.000|
A<15>       |         9.518(R)|      SLOW  |         4.021(R)|      FAST  |CLK_BUFGP         |   0.000|
A<16>       |        10.078(R)|      SLOW  |         4.403(R)|      FAST  |CLK_BUFGP         |   0.000|
CE          |        12.929(R)|      SLOW  |         5.599(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |        12.050(R)|      SLOW  |         5.117(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |        11.168(R)|      SLOW  |         4.529(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |        10.843(R)|      SLOW  |         4.550(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |        11.258(R)|      SLOW  |         4.756(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |        12.543(R)|      SLOW  |         5.538(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |        12.411(R)|      SLOW  |         5.492(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |        12.410(R)|      SLOW  |         5.491(R)|      FAST  |CLK_BUFGP         |   0.000|
OE          |        12.506(R)|      SLOW  |         5.363(R)|      FAST  |CLK_BUFGP         |   0.000|
SDA         |        10.785(R)|      SLOW  |         4.486(R)|      FAST  |CLK_BUFGP         |   0.000|
TO_RP       |        13.736(R)|      SLOW  |         6.025(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.725|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 25 16:49:59 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



