<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366608141777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366608141778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 01:22:21 2013 " "Processing started: Mon Apr 22 01:22:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366608141778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366608141778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366608141778 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366608145649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gpu " "Found entity 1: Gpu" {  } { { "gpu.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/gpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "vga_controller.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vga_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "pixel_gen.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/pixel_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiSram " "Found entity 1: MultiSram" {  } { { "multi_sram.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/multi_sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "seven_segment.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback " "Found entity 1: Writeback" {  } { { "writeback.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/writeback.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145763 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(85) " "Verilog HDL information at memory.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/memory.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366608145769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "memory.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "execute.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/execute.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "sign_extension.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145781 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(196) " "Verilog HDL information at decode.v(196): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/decode.v" 196 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366608145788 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(424) " "Verilog HDL information at decode.v(424): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/decode.v" 424 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366608145790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lg_highlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lg_highlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lg_highlevel " "Found entity 1: lg_highlevel" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145800 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(80) " "Verilog HDL information at fetch.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/fetch.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366608145807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145815 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vertex.v(152) " "Verilog HDL information at vertex.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366608145825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vertex " "Found entity 1: Vertex" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145826 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rasterizer.v(111) " "Verilog HDL information at rasterizer.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366608145835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizer.v 1 1 " "Found 1 design units, including 1 entities, in source file rasterizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rasterizer " "Found entity 1: Rasterizer" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608145837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608145837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VWriteBackEnable_WD lg_highlevel.v(192) " "Verilog HDL Implicit Net warning at lg_highlevel.v(192): created implicit net for \"VWriteBackEnable_WD\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1366608145837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VIDEO_ON lg_highlevel.v(368) " "Verilog HDL Implicit Net warning at lg_highlevel.v(368): created implicit net for \"VIDEO_ON\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 368 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1366608145838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lg_highlevel " "Elaborating entity \"lg_highlevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1366608146058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "lg_highlevel.v" "pll0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366608146227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 27 " "Parameter \"clk0_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 20 " "Parameter \"clk0_multiply_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608146230 ""}  } { { "pll.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366608146230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:Fetch0 " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:Fetch0\"" {  } { { "lg_highlevel.v" "Fetch0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146240 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 255 fetch.v(61) " "Verilog HDL warning at fetch.v(61): number of words (31) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/fetch.v" 61 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1366608146246 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fetch.v(160) " "Verilog HDL assignment warning at fetch.v(160): truncated value with size 32 to match size of target (16)" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/fetch.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146255 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fetch.v(164) " "Verilog HDL assignment warning at fetch.v(164): truncated value with size 32 to match size of target (16)" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/fetch.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146255 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 fetch.v(50) " "Net \"InstMem.data_a\" at fetch.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/fetch.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366608146273 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 fetch.v(50) " "Net \"InstMem.waddr_a\" at fetch.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/fetch.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366608146273 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 fetch.v(50) " "Net \"InstMem.we_a\" at fetch.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/fetch.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366608146274 "|lg_highlevel|Fetch:Fetch0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:Decode0 " "Elaborating entity \"Decode\" for hierarchy \"Decode:Decode0\"" {  } { { "lg_highlevel.v" "Decode0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146336 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conditionDep decode.v(65) " "Verilog HDL or VHDL warning at decode.v(65): object \"conditionDep\" assigned a value but never read" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/decode.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366608146526 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decode.v(118) " "Verilog HDL assignment warning at decode.v(118): truncated value with size 32 to match size of target (8)" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/decode.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146526 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decode.v(248) " "Verilog HDL assignment warning at decode.v(248): truncated value with size 32 to match size of target (3)" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/decode.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146526 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decode.v(479) " "Verilog HDL assignment warning at decode.v(479): truncated value with size 32 to match size of target (3)" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/decode.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146526 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decode.v(487) " "Verilog HDL assignment warning at decode.v(487): truncated value with size 32 to match size of target (3)" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/decode.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146526 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decode.v(523) " "Verilog HDL assignment warning at decode.v(523): truncated value with size 32 to match size of target (3)" {  } { { "decode.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/decode.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146526 "|lg_highlevel|Decode:Decode0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension Decode:Decode0\|SignExtension:SE0 " "Elaborating entity \"SignExtension\" for hierarchy \"Decode:Decode0\|SignExtension:SE0\"" {  } { { "decode.v" "SE0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/decode.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:Execute0 " "Elaborating entity \"Execute\" for hierarchy \"Execute:Execute0\"" {  } { { "lg_highlevel.v" "Execute0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Memory0 " "Elaborating entity \"Memory\" for hierarchy \"Memory:Memory0\"" {  } { { "lg_highlevel.v" "Memory0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146547 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "38 0 255 memory.v(72) " "Verilog HDL warning at memory.v(72): number of words (38) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memory.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/memory.v" 72 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1366608146554 "|lg_highlevel|Memory:Memory0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback Writeback:Writeback0 " "Elaborating entity \"Writeback\" for hierarchy \"Writeback:Writeback0\"" {  } { { "lg_highlevel.v" "Writeback0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vertex Vertex:Vertex0 " "Elaborating entity \"Vertex\" for hierarchy \"Vertex:Vertex0\"" {  } { { "lg_highlevel.v" "Vertex0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(77) " "Verilog HDL assignment warning at vertex.v(77): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146596 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(82) " "Verilog HDL assignment warning at vertex.v(82): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146596 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(87) " "Verilog HDL assignment warning at vertex.v(87): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146596 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(92) " "Verilog HDL assignment warning at vertex.v(92): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146596 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(94) " "Verilog HDL assignment warning at vertex.v(94): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146597 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(99) " "Verilog HDL assignment warning at vertex.v(99): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146597 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(104) " "Verilog HDL assignment warning at vertex.v(104): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146597 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(109) " "Verilog HDL assignment warning at vertex.v(109): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146597 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(111) " "Verilog HDL assignment warning at vertex.v(111): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146598 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(116) " "Verilog HDL assignment warning at vertex.v(116): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146598 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(121) " "Verilog HDL assignment warning at vertex.v(121): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146598 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(126) " "Verilog HDL assignment warning at vertex.v(126): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146598 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(128) " "Verilog HDL assignment warning at vertex.v(128): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146598 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(133) " "Verilog HDL assignment warning at vertex.v(133): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146599 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(138) " "Verilog HDL assignment warning at vertex.v(138): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146599 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(143) " "Verilog HDL assignment warning at vertex.v(143): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146599 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 16 vertex.v(233) " "Verilog HDL assignment warning at vertex.v(233): truncated value with size 23 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146599 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 16 vertex.v(295) " "Verilog HDL assignment warning at vertex.v(295): truncated value with size 23 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146599 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(309) " "Verilog HDL assignment warning at vertex.v(309): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146600 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(323) " "Verilog HDL assignment warning at vertex.v(323): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146600 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(328) " "Verilog HDL assignment warning at vertex.v(328): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146600 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(333) " "Verilog HDL assignment warning at vertex.v(333): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146600 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(336) " "Verilog HDL assignment warning at vertex.v(336): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146600 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(337) " "Verilog HDL assignment warning at vertex.v(337): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146601 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(438) " "Verilog HDL assignment warning at vertex.v(438): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146601 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(446) " "Verilog HDL assignment warning at vertex.v(446): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146601 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(450) " "Verilog HDL assignment warning at vertex.v(450): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146601 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(455) " "Verilog HDL assignment warning at vertex.v(455): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146601 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(460) " "Verilog HDL assignment warning at vertex.v(460): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146602 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(465) " "Verilog HDL assignment warning at vertex.v(465): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146602 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(474) " "Verilog HDL assignment warning at vertex.v(474): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146602 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(472) " "Verilog HDL assignment warning at vertex.v(472): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146602 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(471) " "Verilog HDL assignment warning at vertex.v(471): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146602 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(484) " "Verilog HDL assignment warning at vertex.v(484): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146603 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(498) " "Verilog HDL assignment warning at vertex.v(498): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146603 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(503) " "Verilog HDL assignment warning at vertex.v(503): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146603 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(512) " "Verilog HDL assignment warning at vertex.v(512): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146603 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(510) " "Verilog HDL assignment warning at vertex.v(510): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146603 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(509) " "Verilog HDL assignment warning at vertex.v(509): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146604 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(522) " "Verilog HDL assignment warning at vertex.v(522): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146604 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(551) " "Verilog HDL assignment warning at vertex.v(551): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146604 "|lg_highlevel|Vertex:Vertex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rasterizer Rasterizer:Rasterizer0 " "Elaborating entity \"Rasterizer\" for hierarchy \"Rasterizer:Rasterizer0\"" {  } { { "lg_highlevel.v" "Rasterizer0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_setvertex rasterizer.v(33) " "Verilog HDL or VHDL warning at rasterizer.v(33): object \"is_setvertex\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366608146672 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_startprimitive rasterizer.v(34) " "Verilog HDL or VHDL warning at rasterizer.v(34): object \"is_startprimitive\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366608146672 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_endprimitive rasterizer.v(35) " "Verilog HDL or VHDL warning at rasterizer.v(35): object \"is_endprimitive\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366608146672 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(88) " "Verilog HDL assignment warning at rasterizer.v(88): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146673 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rasterizer.v(119) " "Verilog HDL assignment warning at rasterizer.v(119): truncated value with size 32 to match size of target (4)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146673 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 rasterizer.v(129) " "Verilog HDL assignment warning at rasterizer.v(129): truncated value with size 20 to match size of target (18)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146673 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 rasterizer.v(131) " "Verilog HDL assignment warning at rasterizer.v(131): truncated value with size 32 to match size of target (20)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146673 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(142) " "Verilog HDL assignment warning at rasterizer.v(142): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146682 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(163) " "Verilog HDL assignment warning at rasterizer.v(163): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146682 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(167) " "Verilog HDL assignment warning at rasterizer.v(167): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146683 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(172) " "Verilog HDL assignment warning at rasterizer.v(172): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146683 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(176) " "Verilog HDL assignment warning at rasterizer.v(176): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146683 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(158) " "Verilog HDL assignment warning at rasterizer.v(158): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146683 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(179) " "Verilog HDL assignment warning at rasterizer.v(179): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146683 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(183) " "Verilog HDL assignment warning at rasterizer.v(183): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146683 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(188) " "Verilog HDL assignment warning at rasterizer.v(188): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146684 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(207) " "Verilog HDL assignment warning at rasterizer.v(207): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146684 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(217) " "Verilog HDL assignment warning at rasterizer.v(217): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146684 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(227) " "Verilog HDL assignment warning at rasterizer.v(227): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146684 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(242) " "Verilog HDL assignment warning at rasterizer.v(242): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146684 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(247) " "Verilog HDL assignment warning at rasterizer.v(247): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146684 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(266) " "Verilog HDL assignment warning at rasterizer.v(266): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146685 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(284) " "Verilog HDL assignment warning at rasterizer.v(284): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146685 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 rasterizer.v(299) " "Verilog HDL assignment warning at rasterizer.v(299): truncated value with size 16 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146685 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 rasterizer.v(300) " "Verilog HDL assignment warning at rasterizer.v(300): truncated value with size 16 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146685 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 rasterizer.v(354) " "Verilog HDL assignment warning at rasterizer.v(354): truncated value with size 32 to match size of target (18)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146685 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(357) " "Verilog HDL assignment warning at rasterizer.v(357): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146685 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(360) " "Verilog HDL assignment warning at rasterizer.v(360): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146685 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rasterizer.v(375) " "Verilog HDL assignment warning at rasterizer.v(375): truncated value with size 32 to match size of target (5)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146686 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rasterizer.v(376) " "Verilog HDL assignment warning at rasterizer.v(376): truncated value with size 32 to match size of target (4)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146686 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 rasterizer.v(419) " "Verilog HDL assignment warning at rasterizer.v(419): truncated value with size 11 to match size of target (8)" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146686 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_LOCK rasterizer.v(26) " "Output port \"O_LOCK\" at rasterizer.v(26) has no driver" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1366608146686 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg Rasterizer:Rasterizer0\|SevenSeg:sseg0 " "Elaborating entity \"SevenSeg\" for hierarchy \"Rasterizer:Rasterizer0\|SevenSeg:sseg0\"" {  } { { "rasterizer.v" "sseg0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaController VgaController:VgaController0 " "Elaborating entity \"VgaController\" for hierarchy \"VgaController:VgaController0\"" {  } { { "lg_highlevel.v" "VgaController0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(58) " "Verilog HDL assignment warning at vga_controller.v(58): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vga_controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146702 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(59) " "Verilog HDL assignment warning at vga_controller.v(59): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vga_controller.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146702 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(60) " "Verilog HDL assignment warning at vga_controller.v(60): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vga_controller.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146702 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 vga_controller.v(71) " "Verilog HDL assignment warning at vga_controller.v(71): truncated value with size 32 to match size of target (20)" {  } { { "vga_controller.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vga_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146702 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(72) " "Verilog HDL assignment warning at vga_controller.v(72): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vga_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146703 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(73) " "Verilog HDL assignment warning at vga_controller.v(73): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vga_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146703 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(101) " "Verilog HDL assignment warning at vga_controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vga_controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146703 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(123) " "Verilog HDL assignment warning at vga_controller.v(123): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vga_controller.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146703 "|lg_highlevel|VgaController:VgaController0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gpu Gpu:Gpu0 " "Elaborating entity \"Gpu\" for hierarchy \"Gpu:Gpu0\"" {  } { { "lg_highlevel.v" "Gpu0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146706 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "count gpu.v(37) " "Verilog HDL warning at gpu.v(37): object count used but never assigned" {  } { { "gpu.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/gpu.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1366608146709 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gpu.v(68) " "Verilog HDL assignment warning at gpu.v(68): truncated value with size 32 to match size of target (10)" {  } { { "gpu.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/gpu.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146710 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gpu.v(83) " "Verilog HDL assignment warning at gpu.v(83): truncated value with size 32 to match size of target (10)" {  } { { "gpu.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/gpu.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146710 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "count 0 gpu.v(37) " "Net \"count\" at gpu.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/gpu.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366608146710 "|lg_highlevel|Gpu:Gpu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGen PixelGen:PixelGen0 " "Elaborating entity \"PixelGen\" for hierarchy \"PixelGen:PixelGen0\"" {  } { { "lg_highlevel.v" "PixelGen0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pixel_gen.v(48) " "Verilog HDL assignment warning at pixel_gen.v(48): truncated value with size 32 to match size of target (18)" {  } { { "pixel_gen.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/pixel_gen.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146715 "|lg_highlevel|PixelGen:PixelGen0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pixel_gen.v(52) " "Verilog HDL assignment warning at pixel_gen.v(52): truncated value with size 32 to match size of target (18)" {  } { { "pixel_gen.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/pixel_gen.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146715 "|lg_highlevel|PixelGen:PixelGen0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiSram MultiSram:MultiSram0 " "Elaborating entity \"MultiSram\" for hierarchy \"MultiSram:MultiSram0\"" {  } { { "lg_highlevel.v" "MultiSram0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366608146717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 multi_sram.v(44) " "Verilog HDL assignment warning at multi_sram.v(44): truncated value with size 32 to match size of target (18)" {  } { { "multi_sram.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/multi_sram.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366608146720 "|lg_highlevel|MultiSram:MultiSram0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148349 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148349 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148357 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148357 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148366 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148366 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148372 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148372 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148384 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148384 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148400 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148400 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148406 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148406 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148409 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366608148409 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory:Memory0\|DataMem " "RAM logic \"Memory:Memory0\|DataMem\" is uninferred due to asynchronous read logic" {  } { { "memory.v" "DataMem" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/memory.v" 64 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1366608172413 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fetch:Fetch0\|InstMem " "RAM logic \"Fetch:Fetch0\|InstMem\" is uninferred due to asynchronous read logic" {  } { { "fetch.v" "InstMem" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/fetch.v" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1366608172413 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Rasterizer:Rasterizer0\|color " "RAM logic \"Rasterizer:Rasterizer0\|color\" is uninferred due to asynchronous read logic" {  } { { "rasterizer.v" "color" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 48 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1366608172413 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1366608172413 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1366608172447 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1366608182785 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "26 " "Inferred 26 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult13\"" {  } { { "rasterizer.v" "Mult13" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 307 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult12\"" {  } { { "rasterizer.v" "Mult12" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 307 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult15\"" {  } { { "rasterizer.v" "Mult15" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 322 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult14\"" {  } { { "rasterizer.v" "Mult14" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 322 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult17\"" {  } { { "rasterizer.v" "Mult17" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult16\"" {  } { { "rasterizer.v" "Mult16" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 337 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult6\"" {  } { { "rasterizer.v" "Mult6" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 221 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult7\"" {  } { { "rasterizer.v" "Mult7" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 222 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult8\"" {  } { { "rasterizer.v" "Mult8" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult9\"" {  } { { "rasterizer.v" "Mult9" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 224 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult10\"" {  } { { "rasterizer.v" "Mult10" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 225 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult11\"" {  } { { "rasterizer.v" "Mult11" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 226 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult0\"" {  } { { "rasterizer.v" "Mult0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult1\"" {  } { { "rasterizer.v" "Mult1" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult2\"" {  } { { "rasterizer.v" "Mult2" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult3\"" {  } { { "rasterizer.v" "Mult3" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 214 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult4\"" {  } { { "rasterizer.v" "Mult4" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 215 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult5\"" {  } { { "rasterizer.v" "Mult5" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 216 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult3\"" {  } { { "vertex.v" "Mult3" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult2\"" {  } { { "vertex.v" "Mult2" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 235 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult1\"" {  } { { "vertex.v" "Mult1" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult0\"" {  } { { "vertex.v" "Mult0" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult7\"" {  } { { "vertex.v" "Mult7" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 513 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult6\"" {  } { { "vertex.v" "Mult6" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 513 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult5\"" {  } { { "vertex.v" "Mult5" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult4\"" {  } { { "vertex.v" "Mult4" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366608188583 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1366608188583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rasterizer:Rasterizer0\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult13\"" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 307 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366608188660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rasterizer:Rasterizer0\|lpm_mult:Mult13 " "Instantiated megafunction \"Rasterizer:Rasterizer0\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188661 ""}  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 307 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366608188661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h8t " "Found entity 1: mult_h8t" {  } { { "db/mult_h8t.tdf" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/db/mult_h8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608188780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608188780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rasterizer:Rasterizer0\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult6\"" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 221 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366608188844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rasterizer:Rasterizer0\|lpm_mult:Mult6 " "Instantiated megafunction \"Rasterizer:Rasterizer0\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608188844 ""}  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 221 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366608188844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m1t " "Found entity 1: mult_m1t" {  } { { "db/mult_m1t.tdf" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/db/mult_m1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608188965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608188965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\"" {  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 211 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366608189031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Instantiated megafunction \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189032 ""}  } { { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 211 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366608189032 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Rasterizer:Rasterizer0\|lpm_mult:Mult0\|multcore:mult_core Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1366608189078 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Rasterizer:Rasterizer0\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 439 6 0 } } { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1366608189130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i1h " "Found entity 1: add_sub_i1h" {  } { { "db/add_sub_i1h.tdf" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/db/add_sub_i1h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608189268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608189268 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Rasterizer:Rasterizer0\|lpm_mult:Mult0\|altshift:external_latency_ffs Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "rasterizer.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/rasterizer.v" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1366608189292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vertex:Vertex0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Vertex:Vertex0\|lpm_mult:Mult3\"" {  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 252 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366608189449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vertex:Vertex0\|lpm_mult:Mult3 " "Instantiated megafunction \"Vertex:Vertex0\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366608189450 ""}  } { { "vertex.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/vertex.v" 252 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366608189450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366608189577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366608189577 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1366608193313 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "108 " "Ignored 108 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "108 " "Ignored 108 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1366608193743 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1366608193743 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "gpu.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/gpu.v" 50 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1366608194611 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1366608194612 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366608203372 "|lg_highlevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366608203372 "|lg_highlevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366608203372 "|lg_highlevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366608203372 "|lg_highlevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366608203372 "|lg_highlevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366608203372 "|lg_highlevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366608203372 "|lg_highlevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366608203372 "|lg_highlevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366608203372 "|lg_highlevel|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366608203372 "|lg_highlevel|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366608203372 "|lg_highlevel|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366608203372 "|lg_highlevel|SRAM_OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1366608203372 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4078 " "4078 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1366608219165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/output_files/lg_highlevel.map.smsg " "Generated suppressed messages file F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/output_files/lg_highlevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1366608220128 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1366608221923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1366608221923 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lg_highlevel.v" "" { Text "F:/Dropbox/College/Spring 2013/Demo/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366608224709 "|lg_highlevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1366608224709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13210 " "Implemented 13210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1366608224714 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1366608224714 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1366608224714 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13041 " "Implemented 13041 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1366608224714 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1366608224714 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "52 " "Implemented 52 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1366608224714 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1366608224714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 152 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366608224938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 01:23:44 2013 " "Processing ended: Mon Apr 22 01:23:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366608224938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366608224938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366608224938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366608224938 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366564832805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366564832806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 13:20:32 2013 " "Processing started: Sun Apr 21 13:20:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366564832806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366564832806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366564832807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1366564839983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gpu " "Found entity 1: Gpu" {  } { { "gpu.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/gpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "pixel_gen.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pixel_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiSram " "Found entity 1: MultiSram" {  } { { "multi_sram.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/multi_sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "seven_segment.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback " "Found entity 1: Writeback" {  } { { "writeback.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/writeback.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(85) " "Verilog HDL information at memory.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/memory.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366564840191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "memory.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "execute.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/execute.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "sign_extension.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840210 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(196) " "Verilog HDL information at decode.v(196): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 196 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366564840222 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(424) " "Verilog HDL information at decode.v(424): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 424 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366564840224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lg_highlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lg_highlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lg_highlevel " "Found entity 1: lg_highlevel" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840243 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(80) " "Verilog HDL information at fetch.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366564840250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840262 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vertex.v(148) " "Verilog HDL information at vertex.v(148): always construct contains both blocking and non-blocking assignments" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366564840276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vertex " "Found entity 1: Vertex" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rasterizer.v(111) " "Verilog HDL information at rasterizer.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366564840299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizer.v 1 1 " "Found 1 design units, including 1 entities, in source file rasterizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rasterizer " "Found entity 1: Rasterizer" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564840302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564840302 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VWriteBackEnable_WD lg_highlevel.v(192) " "Verilog HDL Implicit Net warning at lg_highlevel.v(192): created implicit net for \"VWriteBackEnable_WD\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1366564840303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VIDEO_ON lg_highlevel.v(368) " "Verilog HDL Implicit Net warning at lg_highlevel.v(368): created implicit net for \"VIDEO_ON\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 368 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1366564840303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lg_highlevel " "Elaborating entity \"lg_highlevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1366564840728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "lg_highlevel.v" "pll0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564840756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564840990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366564841011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 9 " "Parameter \"clk0_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564841017 ""}  } { { "pll.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366564841017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:Fetch0 " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:Fetch0\"" {  } { { "lg_highlevel.v" "Fetch0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564841035 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "48 0 255 fetch.v(61) " "Verilog HDL warning at fetch.v(61): number of words (48) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 61 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1366564841048 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fetch.v(160) " "Verilog HDL assignment warning at fetch.v(160): truncated value with size 32 to match size of target (16)" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841061 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fetch.v(164) " "Verilog HDL assignment warning at fetch.v(164): truncated value with size 32 to match size of target (16)" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841063 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 fetch.v(50) " "Net \"InstMem.data_a\" at fetch.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366564841103 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 fetch.v(50) " "Net \"InstMem.waddr_a\" at fetch.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366564841104 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 fetch.v(50) " "Net \"InstMem.we_a\" at fetch.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366564841104 "|lg_highlevel|Fetch:Fetch0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:Decode0 " "Elaborating entity \"Decode\" for hierarchy \"Decode:Decode0\"" {  } { { "lg_highlevel.v" "Decode0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564841203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conditionDep decode.v(65) " "Verilog HDL or VHDL warning at decode.v(65): object \"conditionDep\" assigned a value but never read" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366564841599 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decode.v(118) " "Verilog HDL assignment warning at decode.v(118): truncated value with size 32 to match size of target (8)" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841599 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decode.v(248) " "Verilog HDL assignment warning at decode.v(248): truncated value with size 32 to match size of target (3)" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841599 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decode.v(479) " "Verilog HDL assignment warning at decode.v(479): truncated value with size 32 to match size of target (3)" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841600 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decode.v(487) " "Verilog HDL assignment warning at decode.v(487): truncated value with size 32 to match size of target (3)" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841600 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decode.v(523) " "Verilog HDL assignment warning at decode.v(523): truncated value with size 32 to match size of target (3)" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841600 "|lg_highlevel|Decode:Decode0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension Decode:Decode0\|SignExtension:SE0 " "Elaborating entity \"SignExtension\" for hierarchy \"Decode:Decode0\|SignExtension:SE0\"" {  } { { "decode.v" "SE0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564841606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:Execute0 " "Elaborating entity \"Execute\" for hierarchy \"Execute:Execute0\"" {  } { { "lg_highlevel.v" "Execute0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564841617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Memory0 " "Elaborating entity \"Memory\" for hierarchy \"Memory:Memory0\"" {  } { { "lg_highlevel.v" "Memory0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564841636 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "38 0 255 memory.v(72) " "Verilog HDL warning at memory.v(72): number of words (38) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memory.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/memory.v" 72 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1366564841649 "|lg_highlevel|Memory:Memory0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback Writeback:Writeback0 " "Elaborating entity \"Writeback\" for hierarchy \"Writeback:Writeback0\"" {  } { { "lg_highlevel.v" "Writeback0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564841654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vertex Vertex:Vertex0 " "Elaborating entity \"Vertex\" for hierarchy \"Vertex:Vertex0\"" {  } { { "lg_highlevel.v" "Vertex0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564841672 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "angle vertex.v(53) " "Verilog HDL or VHDL warning at vertex.v(53): object \"angle\" assigned a value but never read" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366564841714 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x vertex.v(55) " "Verilog HDL or VHDL warning at vertex.v(55): object \"x\" assigned a value but never read" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366564841714 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y vertex.v(56) " "Verilog HDL or VHDL warning at vertex.v(56): object \"y\" assigned a value but never read" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366564841714 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cosTable vertex.v(61) " "Verilog HDL or VHDL warning at vertex.v(61): object \"cosTable\" assigned a value but never read" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366564841715 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sinTable vertex.v(62) " "Verilog HDL or VHDL warning at vertex.v(62): object \"sinTable\" assigned a value but never read" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366564841715 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(73) " "Verilog HDL assignment warning at vertex.v(73): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841715 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(78) " "Verilog HDL assignment warning at vertex.v(78): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841715 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(83) " "Verilog HDL assignment warning at vertex.v(83): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841715 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(88) " "Verilog HDL assignment warning at vertex.v(88): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841716 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(90) " "Verilog HDL assignment warning at vertex.v(90): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841716 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(95) " "Verilog HDL assignment warning at vertex.v(95): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841716 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(100) " "Verilog HDL assignment warning at vertex.v(100): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841716 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(105) " "Verilog HDL assignment warning at vertex.v(105): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841717 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(107) " "Verilog HDL assignment warning at vertex.v(107): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841717 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(112) " "Verilog HDL assignment warning at vertex.v(112): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841717 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(117) " "Verilog HDL assignment warning at vertex.v(117): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841718 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(122) " "Verilog HDL assignment warning at vertex.v(122): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841718 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(124) " "Verilog HDL assignment warning at vertex.v(124): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841718 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(129) " "Verilog HDL assignment warning at vertex.v(129): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841719 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(134) " "Verilog HDL assignment warning at vertex.v(134): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841719 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(139) " "Verilog HDL assignment warning at vertex.v(139): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841720 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 16 vertex.v(173) " "Verilog HDL assignment warning at vertex.v(173): truncated value with size 23 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841720 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 16 vertex.v(178) " "Verilog HDL assignment warning at vertex.v(178): truncated value with size 23 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841720 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(237) " "Verilog HDL assignment warning at vertex.v(237): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841721 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(241) " "Verilog HDL assignment warning at vertex.v(241): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841721 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(246) " "Verilog HDL assignment warning at vertex.v(246): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841722 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(251) " "Verilog HDL assignment warning at vertex.v(251): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841722 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(256) " "Verilog HDL assignment warning at vertex.v(256): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841723 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(265) " "Verilog HDL assignment warning at vertex.v(265): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841723 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(263) " "Verilog HDL assignment warning at vertex.v(263): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841724 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(262) " "Verilog HDL assignment warning at vertex.v(262): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841724 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(275) " "Verilog HDL assignment warning at vertex.v(275): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841724 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(289) " "Verilog HDL assignment warning at vertex.v(289): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841725 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(294) " "Verilog HDL assignment warning at vertex.v(294): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841726 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(303) " "Verilog HDL assignment warning at vertex.v(303): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841726 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(301) " "Verilog HDL assignment warning at vertex.v(301): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841727 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(300) " "Verilog HDL assignment warning at vertex.v(300): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841729 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(313) " "Verilog HDL assignment warning at vertex.v(313): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841729 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(342) " "Verilog HDL assignment warning at vertex.v(342): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841730 "|lg_highlevel|Vertex:Vertex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rasterizer Rasterizer:Rasterizer0 " "Elaborating entity \"Rasterizer\" for hierarchy \"Rasterizer:Rasterizer0\"" {  } { { "lg_highlevel.v" "Rasterizer0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564841737 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_setvertex rasterizer.v(33) " "Verilog HDL or VHDL warning at rasterizer.v(33): object \"is_setvertex\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366564841888 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_startprimitive rasterizer.v(34) " "Verilog HDL or VHDL warning at rasterizer.v(34): object \"is_startprimitive\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366564841888 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_endprimitive rasterizer.v(35) " "Verilog HDL or VHDL warning at rasterizer.v(35): object \"is_endprimitive\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366564841889 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(88) " "Verilog HDL assignment warning at rasterizer.v(88): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841889 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rasterizer.v(119) " "Verilog HDL assignment warning at rasterizer.v(119): truncated value with size 32 to match size of target (4)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841890 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 rasterizer.v(129) " "Verilog HDL assignment warning at rasterizer.v(129): truncated value with size 20 to match size of target (18)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841890 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 rasterizer.v(131) " "Verilog HDL assignment warning at rasterizer.v(131): truncated value with size 32 to match size of target (20)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841890 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(142) " "Verilog HDL assignment warning at rasterizer.v(142): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841891 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(160) " "Verilog HDL assignment warning at rasterizer.v(160): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841891 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(161) " "Verilog HDL assignment warning at rasterizer.v(161): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841892 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(158) " "Verilog HDL assignment warning at rasterizer.v(158): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841892 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(163) " "Verilog HDL assignment warning at rasterizer.v(163): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841893 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(167) " "Verilog HDL assignment warning at rasterizer.v(167): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841893 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(172) " "Verilog HDL assignment warning at rasterizer.v(172): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841893 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(191) " "Verilog HDL assignment warning at rasterizer.v(191): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841896 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(201) " "Verilog HDL assignment warning at rasterizer.v(201): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841896 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(211) " "Verilog HDL assignment warning at rasterizer.v(211): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841896 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(226) " "Verilog HDL assignment warning at rasterizer.v(226): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841897 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(231) " "Verilog HDL assignment warning at rasterizer.v(231): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841897 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(250) " "Verilog HDL assignment warning at rasterizer.v(250): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841898 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(268) " "Verilog HDL assignment warning at rasterizer.v(268): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841898 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 rasterizer.v(283) " "Verilog HDL assignment warning at rasterizer.v(283): truncated value with size 16 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841899 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 rasterizer.v(284) " "Verilog HDL assignment warning at rasterizer.v(284): truncated value with size 16 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841899 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 rasterizer.v(338) " "Verilog HDL assignment warning at rasterizer.v(338): truncated value with size 32 to match size of target (18)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841899 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(341) " "Verilog HDL assignment warning at rasterizer.v(341): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841900 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(344) " "Verilog HDL assignment warning at rasterizer.v(344): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841900 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rasterizer.v(359) " "Verilog HDL assignment warning at rasterizer.v(359): truncated value with size 32 to match size of target (5)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841901 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rasterizer.v(360) " "Verilog HDL assignment warning at rasterizer.v(360): truncated value with size 32 to match size of target (4)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841901 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 rasterizer.v(403) " "Verilog HDL assignment warning at rasterizer.v(403): truncated value with size 11 to match size of target (8)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841902 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_LOCK rasterizer.v(26) " "Output port \"O_LOCK\" at rasterizer.v(26) has no driver" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1366564841902 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg Rasterizer:Rasterizer0\|SevenSeg:sseg0 " "Elaborating entity \"SevenSeg\" for hierarchy \"Rasterizer:Rasterizer0\|SevenSeg:sseg0\"" {  } { { "rasterizer.v" "sseg0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564841907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaController VgaController:VgaController0 " "Elaborating entity \"VgaController\" for hierarchy \"VgaController:VgaController0\"" {  } { { "lg_highlevel.v" "VgaController0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564841929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(58) " "Verilog HDL assignment warning at vga_controller.v(58): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841940 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(59) " "Verilog HDL assignment warning at vga_controller.v(59): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841940 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(60) " "Verilog HDL assignment warning at vga_controller.v(60): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841941 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 vga_controller.v(71) " "Verilog HDL assignment warning at vga_controller.v(71): truncated value with size 32 to match size of target (20)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841941 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(72) " "Verilog HDL assignment warning at vga_controller.v(72): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841942 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(73) " "Verilog HDL assignment warning at vga_controller.v(73): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841942 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(101) " "Verilog HDL assignment warning at vga_controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841943 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(123) " "Verilog HDL assignment warning at vga_controller.v(123): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841943 "|lg_highlevel|VgaController:VgaController0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gpu Gpu:Gpu0 " "Elaborating entity \"Gpu\" for hierarchy \"Gpu:Gpu0\"" {  } { { "lg_highlevel.v" "Gpu0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564841948 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "count gpu.v(37) " "Verilog HDL warning at gpu.v(37): object count used but never assigned" {  } { { "gpu.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/gpu.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1366564841955 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gpu.v(68) " "Verilog HDL assignment warning at gpu.v(68): truncated value with size 32 to match size of target (10)" {  } { { "gpu.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/gpu.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841955 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gpu.v(83) " "Verilog HDL assignment warning at gpu.v(83): truncated value with size 32 to match size of target (10)" {  } { { "gpu.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/gpu.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841956 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "count 0 gpu.v(37) " "Net \"count\" at gpu.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/gpu.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366564841956 "|lg_highlevel|Gpu:Gpu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGen PixelGen:PixelGen0 " "Elaborating entity \"PixelGen\" for hierarchy \"PixelGen:PixelGen0\"" {  } { { "lg_highlevel.v" "PixelGen0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564841961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pixel_gen.v(48) " "Verilog HDL assignment warning at pixel_gen.v(48): truncated value with size 32 to match size of target (18)" {  } { { "pixel_gen.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pixel_gen.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841969 "|lg_highlevel|PixelGen:PixelGen0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pixel_gen.v(52) " "Verilog HDL assignment warning at pixel_gen.v(52): truncated value with size 32 to match size of target (18)" {  } { { "pixel_gen.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pixel_gen.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841969 "|lg_highlevel|PixelGen:PixelGen0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiSram MultiSram:MultiSram0 " "Elaborating entity \"MultiSram\" for hierarchy \"MultiSram:MultiSram0\"" {  } { { "lg_highlevel.v" "MultiSram0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366564841973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 multi_sram.v(44) " "Verilog HDL assignment warning at multi_sram.v(44): truncated value with size 32 to match size of target (18)" {  } { { "multi_sram.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/multi_sram.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366564841978 "|lg_highlevel|MultiSram:MultiSram0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844895 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844895 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844907 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844907 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844922 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844922 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844939 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844939 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844954 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844954 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844979 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844979 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844989 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844989 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844994 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366564844994 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory:Memory0\|DataMem " "RAM logic \"Memory:Memory0\|DataMem\" is uninferred due to asynchronous read logic" {  } { { "memory.v" "DataMem" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/memory.v" 64 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1366564876872 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fetch:Fetch0\|InstMem " "RAM logic \"Fetch:Fetch0\|InstMem\" is uninferred due to asynchronous read logic" {  } { { "fetch.v" "InstMem" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1366564876872 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Rasterizer:Rasterizer0\|color " "RAM logic \"Rasterizer:Rasterizer0\|color\" is uninferred due to asynchronous read logic" {  } { { "rasterizer.v" "color" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 48 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1366564876872 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1366564876872 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1366564876938 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1366564892342 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult13\"" {  } { { "rasterizer.v" "Mult13" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 291 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult12\"" {  } { { "rasterizer.v" "Mult12" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 291 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult15\"" {  } { { "rasterizer.v" "Mult15" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 306 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult14\"" {  } { { "rasterizer.v" "Mult14" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 306 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult17\"" {  } { { "rasterizer.v" "Mult17" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 321 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult16\"" {  } { { "rasterizer.v" "Mult16" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 321 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult6\"" {  } { { "rasterizer.v" "Mult6" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult7\"" {  } { { "rasterizer.v" "Mult7" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 206 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult8\"" {  } { { "rasterizer.v" "Mult8" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 207 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult9\"" {  } { { "rasterizer.v" "Mult9" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 208 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult10\"" {  } { { "rasterizer.v" "Mult10" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 209 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult11\"" {  } { { "rasterizer.v" "Mult11" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult0\"" {  } { { "rasterizer.v" "Mult0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult1\"" {  } { { "rasterizer.v" "Mult1" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 196 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult2\"" {  } { { "rasterizer.v" "Mult2" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 197 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult3\"" {  } { { "rasterizer.v" "Mult3" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult4\"" {  } { { "rasterizer.v" "Mult4" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 199 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult5\"" {  } { { "rasterizer.v" "Mult5" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult2\"" {  } { { "vertex.v" "Mult2" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult3\"" {  } { { "vertex.v" "Mult3" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult1\"" {  } { { "vertex.v" "Mult1" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult0\"" {  } { { "vertex.v" "Mult0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult5\"" {  } { { "vertex.v" "Mult5" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 304 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult4\"" {  } { { "vertex.v" "Mult4" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 304 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366564902255 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1366564902255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rasterizer:Rasterizer0\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult13\"" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 291 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366564902385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rasterizer:Rasterizer0\|lpm_mult:Mult13 " "Instantiated megafunction \"Rasterizer:Rasterizer0\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902387 ""}  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 291 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366564902387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h8t " "Found entity 1: mult_h8t" {  } { { "db/mult_h8t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_h8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564902611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564902611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rasterizer:Rasterizer0\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult6\"" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366564902731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rasterizer:Rasterizer0\|lpm_mult:Mult6 " "Instantiated megafunction \"Rasterizer:Rasterizer0\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564902732 ""}  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366564902732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m1t " "Found entity 1: mult_m1t" {  } { { "db/mult_m1t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_m1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564902950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564902950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\"" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366564903064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Instantiated megafunction \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903065 ""}  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366564903065 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Rasterizer:Rasterizer0\|lpm_mult:Mult0\|multcore:mult_core Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 195 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1366564903152 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Rasterizer:Rasterizer0\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/multcore.tdf" 439 6 0 } } { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 195 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1366564903227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i1h " "Found entity 1: add_sub_i1h" {  } { { "db/add_sub_i1h.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/add_sub_i1h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564903496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564903496 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Rasterizer:Rasterizer0\|lpm_mult:Mult0\|altshift:external_latency_ffs Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 195 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1366564903541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vertex:Vertex0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Vertex:Vertex0\|lpm_mult:Mult2\"" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366564903787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vertex:Vertex0\|lpm_mult:Mult2 " "Instantiated megafunction \"Vertex:Vertex0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564903789 ""}  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366564903789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366564904029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366564904029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vertex:Vertex0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Vertex:Vertex0\|lpm_mult:Mult3\"" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 176 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366564904059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vertex:Vertex0\|lpm_mult:Mult3 " "Instantiated megafunction \"Vertex:Vertex0\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904060 ""}  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 176 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366564904060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vertex:Vertex0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Vertex:Vertex0\|lpm_mult:Mult1\"" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366564904090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vertex:Vertex0\|lpm_mult:Mult1 " "Instantiated megafunction \"Vertex:Vertex0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366564904091 ""}  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366564904091 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1366564910266 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "108 " "Ignored 108 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "108 " "Ignored 108 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1366564910868 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1366564910868 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "gpu.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/gpu.v" 50 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1366564911972 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1366564911973 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366564926408 "|lg_highlevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366564926408 "|lg_highlevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366564926408 "|lg_highlevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366564926408 "|lg_highlevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366564926408 "|lg_highlevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366564926408 "|lg_highlevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366564926408 "|lg_highlevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366564926408 "|lg_highlevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366564926408 "|lg_highlevel|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366564926408 "|lg_highlevel|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366564926408 "|lg_highlevel|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366564926408 "|lg_highlevel|SRAM_OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1366564926408 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4241 " "4241 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1366564955610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/output_files/lg_highlevel.map.smsg " "Generated suppressed messages file C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/output_files/lg_highlevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1366564957308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1366564960387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1366564960387 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366564965201 "|lg_highlevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1366564965201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12074 " "Implemented 12074 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1366564965208 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1366564965208 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1366564965208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11909 " "Implemented 11909 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1366564965208 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1366564965208 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1366564965208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1366564965208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366564965548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 13:22:45 2013 " "Processing ended: Sun Apr 21 13:22:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366564965548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366564965548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366564965548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366564965548 ""}
>>>>>>> 9d98bee843711e9cb8e0eb7cd8cf486c1580955e
