{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394525132076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394525132079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 13:35:31 2014 " "Processing started: Tue Mar 11 13:35:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394525132079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394525132079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GLCD -c GLCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off GLCD -c GLCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394525132082 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1394525133190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GLCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GLCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GLCD-main " "Found design unit 1: GLCD-main" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394525134461 ""} { "Info" "ISGN_ENTITY_NAME" "1 GLCD " "Found entity 1: GLCD" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394525134461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394525134461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GLCD " "Elaborating entity \"GLCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1394525134652 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_clk GLCD.vhd(39) " "VHDL Process Statement warning at GLCD.vhd(39): signal \"lcd_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394525134676 "|GLCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lcd_clk GLCD.vhd(34) " "VHDL Process Statement warning at GLCD.vhd(34): inferring latch(es) for signal or variable \"lcd_clk\", which holds its previous value in one or more paths through the process" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394525134677 "|GLCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sending GLCD.vhd(93) " "VHDL Process Statement warning at GLCD.vhd(93): signal \"sending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394525134678 "|GLCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "send GLCD.vhd(93) " "VHDL Process Statement warning at GLCD.vhd(93): signal \"send\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394525134679 "|GLCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latch GLCD.vhd(94) " "VHDL Process Statement warning at GLCD.vhd(94): signal \"latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394525134679 "|GLCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_OUT GLCD.vhd(91) " "VHDL Process Statement warning at GLCD.vhd(91): inferring latch(es) for signal or variable \"DATA_OUT\", which holds its previous value in one or more paths through the process" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394525134679 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] GLCD.vhd(91) " "Inferred latch for \"DATA_OUT\[0\]\" at GLCD.vhd(91)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394525134682 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] GLCD.vhd(91) " "Inferred latch for \"DATA_OUT\[1\]\" at GLCD.vhd(91)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394525134682 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] GLCD.vhd(91) " "Inferred latch for \"DATA_OUT\[2\]\" at GLCD.vhd(91)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394525134683 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] GLCD.vhd(91) " "Inferred latch for \"DATA_OUT\[3\]\" at GLCD.vhd(91)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394525134683 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] GLCD.vhd(91) " "Inferred latch for \"DATA_OUT\[4\]\" at GLCD.vhd(91)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394525134683 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] GLCD.vhd(91) " "Inferred latch for \"DATA_OUT\[5\]\" at GLCD.vhd(91)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394525134683 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] GLCD.vhd(91) " "Inferred latch for \"DATA_OUT\[6\]\" at GLCD.vhd(91)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394525134683 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] GLCD.vhd(91) " "Inferred latch for \"DATA_OUT\[7\]\" at GLCD.vhd(91)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394525134683 "|GLCD"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394525135491 "|GLCD|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS1 VCC " "Pin \"CS1\" is stuck at VCC" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394525135491 "|GLCD|CS1"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS2 GND " "Pin \"CS2\" is stuck at GND" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394525135491 "|GLCD|CS2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1394525135491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1394525135732 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1394525135732 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1394525135732 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1394525135732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394525136901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 13:35:36 2014 " "Processing ended: Tue Mar 11 13:35:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394525136901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394525136901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394525136901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394525136901 ""}
