{"Source Block": ["hdl/library/common/ad_csc.v@77:87@HdlIdDef", "  reg  signed [    MUL_DW:0]  s_data_3;\n  reg         [DELAY_DW-1:0]  sync_1_m;\n  reg         [DELAY_DW-1:0]  sync_2_m;\n  reg         [DELAY_DW-1:0]  sync_3_m;\n  reg         [DELAY_DW-1:0]  sync_4_m;\n  reg         [DELAY_DW-1:0]  sync_5_m;\n  reg         [         7:0]  csc_data_d;\n\n\n  wire signed [8:0]  color1;\n  wire signed [8:0]  color2;\n"], "Clone Blocks": [["hdl/library/common/ad_csc.v@78:88", "  reg         [DELAY_DW-1:0]  sync_1_m;\n  reg         [DELAY_DW-1:0]  sync_2_m;\n  reg         [DELAY_DW-1:0]  sync_3_m;\n  reg         [DELAY_DW-1:0]  sync_4_m;\n  reg         [DELAY_DW-1:0]  sync_5_m;\n  reg         [         7:0]  csc_data_d;\n\n\n  wire signed [8:0]  color1;\n  wire signed [8:0]  color2;\n  wire signed [8:0]  color3;\n"], ["hdl/library/common/ad_csc.v@76:86", "  reg  signed [    MUL_DW:0]  s_data_2;\n  reg  signed [    MUL_DW:0]  s_data_3;\n  reg         [DELAY_DW-1:0]  sync_1_m;\n  reg         [DELAY_DW-1:0]  sync_2_m;\n  reg         [DELAY_DW-1:0]  sync_3_m;\n  reg         [DELAY_DW-1:0]  sync_4_m;\n  reg         [DELAY_DW-1:0]  sync_5_m;\n  reg         [         7:0]  csc_data_d;\n\n\n  wire signed [8:0]  color1;\n"], ["hdl/library/common/ad_csc.v@73:83", "  reg  signed [    MUL_DW:0]  data_2;\n  reg  signed [    MUL_DW:0]  data_3;\n  reg  signed [    MUL_DW:0]  s_data_1;\n  reg  signed [    MUL_DW:0]  s_data_2;\n  reg  signed [    MUL_DW:0]  s_data_3;\n  reg         [DELAY_DW-1:0]  sync_1_m;\n  reg         [DELAY_DW-1:0]  sync_2_m;\n  reg         [DELAY_DW-1:0]  sync_3_m;\n  reg         [DELAY_DW-1:0]  sync_4_m;\n  reg         [DELAY_DW-1:0]  sync_5_m;\n  reg         [         7:0]  csc_data_d;\n"], ["hdl/library/common/ad_csc.v@75:85", "  reg  signed [    MUL_DW:0]  s_data_1;\n  reg  signed [    MUL_DW:0]  s_data_2;\n  reg  signed [    MUL_DW:0]  s_data_3;\n  reg         [DELAY_DW-1:0]  sync_1_m;\n  reg         [DELAY_DW-1:0]  sync_2_m;\n  reg         [DELAY_DW-1:0]  sync_3_m;\n  reg         [DELAY_DW-1:0]  sync_4_m;\n  reg         [DELAY_DW-1:0]  sync_5_m;\n  reg         [         7:0]  csc_data_d;\n\n\n"], ["hdl/library/common/ad_csc.v@74:84", "  reg  signed [    MUL_DW:0]  data_3;\n  reg  signed [    MUL_DW:0]  s_data_1;\n  reg  signed [    MUL_DW:0]  s_data_2;\n  reg  signed [    MUL_DW:0]  s_data_3;\n  reg         [DELAY_DW-1:0]  sync_1_m;\n  reg         [DELAY_DW-1:0]  sync_2_m;\n  reg         [DELAY_DW-1:0]  sync_3_m;\n  reg         [DELAY_DW-1:0]  sync_4_m;\n  reg         [DELAY_DW-1:0]  sync_5_m;\n  reg         [         7:0]  csc_data_d;\n\n"]], "Diff Content": {"Delete": [[82, "  reg         [DELAY_DW-1:0]  sync_5_m;\n"]], "Add": []}}