\hypertarget{group___r_c_c_ex___m_c_ox___clock___config}{}\section{R\+CC Extended M\+C\+Ox Clock Config}
\label{group___r_c_c_ex___m_c_ox___clock___config}\index{R\+C\+C Extended M\+C\+Ox Clock Config@{R\+C\+C Extended M\+C\+Ox Clock Config}}
Diagram współpracy dla R\+CC Extended M\+C\+Ox Clock Config\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___r_c_c_ex___m_c_ox___clock___config}
\end{center}
\end{figure}
\subsection*{Definicje}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O1\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+\+\_\+)~\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG}(\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$C\+F\+GR, (\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+RE}), ((\+\_\+\+\_\+\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the M\+C\+O1 clock. \end{DoxyCompactList}\item 
\#define \hyperlink{group___r_c_c_ex___m_c_ox___clock___config_gabb7360422910dd65312786fc49722d25}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O2\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+\+\_\+)~\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG}(\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$C\+F\+GR, (\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+P\+RE}), ((\+\_\+\+\_\+\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+) $\vert$ ((\+\_\+\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+\+\_\+) $<$$<$ 3\+U)));
\begin{DoxyCompactList}\small\item\em Macro to configure the M\+C\+O2 clock. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Opis szczegółowy}


\subsection{Dokumentacja definicji}
\mbox{\Hypertarget{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}\label{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}} 
\index{R\+C\+C Extended M\+C\+Ox Clock Config@{R\+C\+C Extended M\+C\+Ox Clock Config}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O1\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O1\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O1\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O1\+\_\+\+C\+O\+N\+F\+IG}!R\+C\+C Extended M\+C\+Ox Clock Config@{R\+C\+C Extended M\+C\+Ox Clock Config}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O1\+\_\+\+C\+O\+N\+F\+IG}{\_\_HAL\_RCC\_MCO1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O1\+\_\+\+C\+O\+N\+F\+IG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+\+\_\+ }\end{DoxyParamCaption})~\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG}(\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$C\+F\+GR, (\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+RE}), ((\+\_\+\+\_\+\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+\+\_\+)))}



Macro to configure the M\+C\+O1 clock. 


\begin{DoxyParams}{Parametry}
{\em $<$strong$>$\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the M\+CO clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+M\+C\+O1\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI\+: H\+SI clock selected as M\+C\+O1 source \item R\+C\+C\+\_\+\+M\+C\+O1\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SE\+: L\+SE clock selected as M\+C\+O1 source \item R\+C\+C\+\_\+\+M\+C\+O1\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE\+: H\+SE clock selected as M\+C\+O1 source \item R\+C\+C\+\_\+\+M\+C\+O1\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+C\+LK\+: main P\+LL clock selected as M\+C\+O1 source \end{DoxyItemize}
\\
\hline
{\em $<$strong$>$\+M\+C\+O\+D\+I\+V$<$/strong$>$} & specifies the M\+CO clock prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+1\+: no division applied to M\+C\+Ox clock \item R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+2\+: division by 2 applied to M\+C\+Ox clock \item R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+3\+: division by 3 applied to M\+C\+Ox clock \item R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+4\+: division by 4 applied to M\+C\+Ox clock \item R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+5\+: division by 5 applied to M\+C\+Ox clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definicja w linii 1120 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c_ex___m_c_ox___clock___config_gabb7360422910dd65312786fc49722d25}\label{group___r_c_c_ex___m_c_ox___clock___config_gabb7360422910dd65312786fc49722d25}} 
\index{R\+C\+C Extended M\+C\+Ox Clock Config@{R\+C\+C Extended M\+C\+Ox Clock Config}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O2\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O2\+\_\+\+C\+O\+N\+F\+IG}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O2\+\_\+\+C\+O\+N\+F\+IG@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O2\+\_\+\+C\+O\+N\+F\+IG}!R\+C\+C Extended M\+C\+Ox Clock Config@{R\+C\+C Extended M\+C\+Ox Clock Config}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O2\+\_\+\+C\+O\+N\+F\+IG}{\_\_HAL\_RCC\_MCO2\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O2\+\_\+\+C\+O\+N\+F\+IG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+\+\_\+ }\end{DoxyParamCaption})~\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG}(\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$C\+F\+GR, (\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+P\+RE}), ((\+\_\+\+\_\+\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+) $\vert$ ((\+\_\+\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+\+\_\+) $<$$<$ 3\+U)));}



Macro to configure the M\+C\+O2 clock. 


\begin{DoxyParams}{Parametry}
{\em $<$strong$>$\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the M\+CO clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK\+: System clock (S\+Y\+S\+C\+LK) selected as M\+C\+O2 source \item R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2\+S\+C\+LK\+: P\+L\+L\+I2S clock selected as M\+C\+O2 source, available for all S\+T\+M32\+F4 devices except S\+T\+M32\+F410xx \item R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+C\+E\+\_\+\+I2\+S\+C\+LK\+: I2\+S\+C\+LK clock selected as M\+C\+O2 source, available only for S\+T\+M32\+F410\+Rx devices \item R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE\+: H\+SE clock selected as M\+C\+O2 source \item R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+C\+LK\+: main P\+LL clock selected as M\+C\+O2 source \end{DoxyItemize}
\\
\hline
{\em $<$strong$>$\+M\+C\+O\+D\+I\+V$<$/strong$>$} & specifies the M\+CO clock prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+1\+: no division applied to M\+C\+Ox clock \item R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+2\+: division by 2 applied to M\+C\+Ox clock \item R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+3\+: division by 3 applied to M\+C\+Ox clock \item R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+4\+: division by 4 applied to M\+C\+Ox clock \item R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+5\+: division by 5 applied to M\+C\+Ox clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Nota}
For S\+T\+M32\+F410\+Rx devices, to output I2\+S\+C\+LK clock on M\+C\+O2, you should have at least one of the S\+PI clocks enabled (S\+P\+I1, S\+P\+I2 or S\+P\+I5). 
\end{DoxyNote}


Definicja w linii 1141 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

