$date
	Tue Apr 08 14:28:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comp10tb $end
$var wire 1 ! alb $end
$var wire 1 " agb $end
$var wire 1 # aeb $end
$var reg 2 $ a [1:0] $end
$var reg 2 % b [1:0] $end
$scope module uut $end
$var wire 2 & a [1:0] $end
$var wire 2 ' b [1:0] $end
$var reg 1 # aeb $end
$var reg 1 " agb $end
$var reg 1 ! alb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10000
1"
0#
b11 $
b11 &
#20000
