// Seed: 1535804829
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4,
    output tri id_5
);
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input supply1 id_2
);
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output tri0  module_2
);
  wire id_4;
  wire id_5, id_6 = id_5, id_7, id_8;
  logic id_9;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
