# Reading pref.tcl
# do HalfAdder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+X:/HDL/Lab_1/PARTCFR {X:/HDL/Lab_1/PARTCFR/HalfAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:12 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+X:/HDL/Lab_1/PARTCFR" X:/HDL/Lab_1/PARTCFR/HalfAdder.v 
# -- Compiling module HalfAdder
# 
# Top level modules:
# 	HalfAdder
# End time: 10:21:13 on Sep 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+X:/HDL/Lab_1/PARTCFR {X:/HDL/Lab_1/PARTCFR/tb_HalfAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:13 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+X:/HDL/Lab_1/PARTCFR" X:/HDL/Lab_1/PARTCFR/tb_HalfAdder.v 
# -- Compiling module tb_HalfAdder
# 
# Top level modules:
# 	tb_HalfAdder
# End time: 10:21:13 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_HalfAdder
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_HalfAdder 
# Start time: 10:21:13 on Sep 08,2023
# Loading work.tb_HalfAdder
# Loading work.HalfAdder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : X:/HDL/Lab_1/PARTCFR/tb_HalfAdder.v(25)
#    Time: 80 ns  Iteration: 0  Instance: /tb_HalfAdder
# Break in Module tb_HalfAdder at X:/HDL/Lab_1/PARTCFR/tb_HalfAdder.v line 25
# End time: 10:24:43 on Sep 08,2023, Elapsed time: 0:03:30
# Errors: 0, Warnings: 0
