$date
	Sat Nov 01 19:42:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sixbitshift_tb $end
$var wire 6 ! Q [5:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ w $end
$scope module sixbitshift_ins $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 $ w $end
$var wire 6 % Q [5:0] $end
$scope module stage0 $end
$var wire 1 $ D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 & Q $end
$upscope $end
$scope module stage1 $end
$var wire 1 ' D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ( Q $end
$upscope $end
$scope module stage2 $end
$var wire 1 ) D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 * Q $end
$upscope $end
$scope module stage3 $end
$var wire 1 + D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 , Q $end
$upscope $end
$scope module stage4 $end
$var wire 1 - D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 . Q $end
$upscope $end
$scope module stage5 $end
$var wire 1 / D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 0 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
b0 %
x$
0#
0"
b0 !
$end
#2
1'
b100000 !
b100000 %
1&
1$
1#
1"
#4
0"
#6
1)
b110000 !
b110000 %
1(
1"
#8
0"
#10
1+
b111000 !
b111000 %
1*
1"
#12
0"
#14
1-
b111100 !
b111100 %
1,
1"
#16
0"
#18
1/
b111110 !
b111110 %
1.
1"
#20
0"
#22
b111111 !
b111111 %
10
1"
