

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 03:42:01 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution10
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  184144971|  184144971| 1.841 sec | 1.841 sec |  184144971|  184144971|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |           |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- l_A4_x   |      18456|      18456|      1538|          -|          -|    12|    no    |
        | + l_y     |       1536|       1536|         2|          -|          -|   768|    no    |
        |- l_C_x_1  |  184052760|  184052760|  15337730|          -|          -|    12|    no    |
        | + l_y_1   |   15337728|   15337728|     19971|          -|          -|   768|    no    |
        |  ++ l_r   |       9984|       9984|        13|          -|          -|   768|    no    |
        |  ++ l_r1  |       9984|       9984|        13|          -|          -|   768|    no    |
        |- l_D_x_2  |      73752|      73752|      6146|          -|          -|    12|    no    |
        | + l_y_2   |       6144|       6144|         8|          -|          -|   768|    no    |
        +-----------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    453|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |       96|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    401|    -|
|Register         |        -|      -|     705|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       96|      5|    1053|   1565|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       34|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_fadd_32ns_32nbkb_U1  |top_fadd_32ns_32nbkb  |        0|      2|  205|  390|    0|
    |top_fmul_32ns_32ncud_U2  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+--------+---------+---+----+-----+------+-----+------+-------------+
    | Memory| Module | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------+---------+---+----+-----+------+-----+------+-------------+
    |A4_U   |top_A4  |       32|  0|   0|    0|  9216|   32|     1|       294912|
    |B_U    |top_A4  |       32|  0|   0|    0|  9216|   32|     1|       294912|
    |C_U    |top_A4  |       32|  0|   0|    0|  9216|   32|     1|       294912|
    +-------+--------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |        |       96|  0|   0|    0| 27648|   96|     3|       884736|
    +-------+--------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln25_fu_392_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln38_fu_531_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln39_fu_517_p2   |     +    |      0|  0|  28|          21|          21|
    |add_ln47_fu_490_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln52_fu_570_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln53_fu_560_p2   |     +    |      0|  0|  28|          21|          21|
    |add_ln69_fu_637_p2   |     +    |      0|  0|  21|          15|          15|
    |r1_fu_546_p2         |     +    |      0|  0|  14|          10|           1|
    |r_fu_507_p2          |     +    |      0|  0|  14|          10|           1|
    |x_1_fu_408_p2        |     +    |      0|  0|  13|           4|           1|
    |x_2_fu_585_p2        |     +    |      0|  0|  13|           4|           1|
    |x_fu_340_p2          |     +    |      0|  0|  13|           4|           1|
    |y_1_fu_450_p2        |     +    |      0|  0|  14|          10|           1|
    |y_2_fu_627_p2        |     +    |      0|  0|  14|          10|           1|
    |y_fu_382_p2          |     +    |      0|  0|  14|          10|           1|
    |sub_ln25_fu_370_p2   |     -    |      0|  0|  21|          15|          15|
    |sub_ln38_fu_438_p2   |     -    |      0|  0|  21|          15|          15|
    |sub_ln39_fu_484_p2   |     -    |      0|  0|  28|          21|          21|
    |sub_ln69_fu_615_p2   |     -    |      0|  0|  21|          15|          15|
    |icmp_ln23_fu_334_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln24_fu_376_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln31_fu_402_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln32_fu_444_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln36_fu_501_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln50_fu_540_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln64_fu_579_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln65_fu_621_p2  |   icmp   |      0|  0|  13|          10|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 453|         307|         253|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |A4_address0    |   15|          3|   14|         42|
    |B_address0     |   15|          3|   14|         42|
    |C_address0     |   15|          3|   14|         42|
    |ap_NS_fsm      |  185|         42|    1|         42|
    |grp_fu_313_p0  |   15|          3|   32|         96|
    |grp_fu_313_p1  |   21|          4|   32|        128|
    |grp_fu_319_p0  |   15|          3|   32|         96|
    |grp_fu_319_p1  |   15|          3|   32|         96|
    |r1_0_reg_280   |    9|          2|   10|         20|
    |r_0_reg_255    |    9|          2|   10|         20|
    |v0_address0    |   15|          3|   14|         42|
    |v18_reg_242    |    9|          2|   32|         64|
    |v26_reg_267    |    9|          2|   32|         64|
    |x_0_reg_198    |    9|          2|    4|          8|
    |x_1_0_reg_220  |    9|          2|    4|          8|
    |x_2_0_reg_291  |    9|          2|    4|          8|
    |y_0_reg_209    |    9|          2|   10|         20|
    |y_1_0_reg_231  |    9|          2|   10|         20|
    |y_2_0_reg_302  |    9|          2|   10|         20|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  401|         87|  311|        878|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |B_addr_1_reg_708   |  14|   0|   14|          0|
    |C_addr_1_reg_713   |  14|   0|   14|          0|
    |add_ln38_reg_731   |  15|   0|   15|          0|
    |add_ln52_reg_764   |  15|   0|   15|          0|
    |ap_CS_fsm          |  41|   0|   41|          0|
    |r1_0_reg_280       |  10|   0|   10|          0|
    |r1_reg_754         |  10|   0|   10|          0|
    |r_0_reg_255        |  10|   0|   10|          0|
    |r_reg_721          |  10|   0|   10|          0|
    |reg_323            |  32|   0|   32|          0|
    |reg_328            |  32|   0|   32|          0|
    |sext_ln25_reg_669  |  64|   0|   64|          0|
    |sext_ln69_reg_810  |  64|   0|   64|          0|
    |sub_ln25_reg_656   |   7|   0|   15|          8|
    |sub_ln38_reg_687   |   7|   0|   15|          8|
    |sub_ln39_reg_702   |  13|   0|   21|          8|
    |sub_ln69_reg_797   |   7|   0|   15|          8|
    |v15_reg_741        |  32|   0|   32|          0|
    |v16_reg_746        |  32|   0|   32|          0|
    |v18_reg_242        |  32|   0|   32|          0|
    |v23_reg_774        |  32|   0|   32|          0|
    |v24_reg_779        |  32|   0|   32|          0|
    |v26_reg_267        |  32|   0|   32|          0|
    |v31_reg_825        |  32|   0|   32|          0|
    |v32_reg_830        |  32|   0|   32|          0|
    |x_0_reg_198        |   4|   0|    4|          0|
    |x_1_0_reg_220      |   4|   0|    4|          0|
    |x_1_reg_682        |   4|   0|    4|          0|
    |x_2_0_reg_291      |   4|   0|    4|          0|
    |x_2_reg_792        |   4|   0|    4|          0|
    |x_reg_651          |   4|   0|    4|          0|
    |y_0_reg_209        |  10|   0|   10|          0|
    |y_1_0_reg_231      |  10|   0|   10|          0|
    |y_1_reg_697        |  10|   0|   10|          0|
    |y_2_0_reg_302      |  10|   0|   10|          0|
    |y_2_reg_805        |  10|   0|   10|          0|
    |y_reg_664          |  10|   0|   10|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 705|   0|  737|         32|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start     |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done      | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle      | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready     | out |    1| ap_ctrl_hs |      top     | return value |
|v0_address0  | out |   14|  ap_memory |      v0      |     array    |
|v0_ce0       | out |    1|  ap_memory |      v0      |     array    |
|v0_q0        |  in |   32|  ap_memory |      v0      |     array    |
|v1_address0  | out |   20|  ap_memory |      v1      |     array    |
|v1_ce0       | out |    1|  ap_memory |      v1      |     array    |
|v1_q0        |  in |   32|  ap_memory |      v1      |     array    |
|v2_address0  | out |   20|  ap_memory |      v2      |     array    |
|v2_ce0       | out |    1|  ap_memory |      v2      |     array    |
|v2_q0        |  in |   32|  ap_memory |      v2      |     array    |
|v3_address0  | out |   14|  ap_memory |      v3      |     array    |
|v3_ce0       | out |    1|  ap_memory |      v3      |     array    |
|v3_we0       | out |    1|  ap_memory |      v3      |     array    |
|v3_d0        | out |   32|  ap_memory |      v3      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

