/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [15:0] _01_;
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire [30:0] celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_36z;
  wire [9:0] celloutsig_0_37z;
  wire [7:0] celloutsig_0_39z;
  wire [27:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire [13:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = ~((celloutsig_0_4z | celloutsig_0_26z) & celloutsig_0_27z[4]);
  assign celloutsig_0_41z = ~((celloutsig_0_28z | celloutsig_0_39z[4]) & (celloutsig_0_28z | celloutsig_0_30z[14]));
  assign celloutsig_0_62z = ~((celloutsig_0_22z | celloutsig_0_54z) & (celloutsig_0_60z[2] | celloutsig_0_41z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[1] | celloutsig_1_0z[1]) & (in_data[97] | celloutsig_1_0z[3]));
  assign celloutsig_1_5z = ~((celloutsig_1_1z | in_data[172]) & (celloutsig_1_3z[9] | celloutsig_1_3z[15]));
  assign celloutsig_0_20z = ~((celloutsig_0_4z | celloutsig_0_1z[2]) & (celloutsig_0_10z[9] | _00_));
  assign celloutsig_0_5z = in_data[37] ^ in_data[26];
  assign celloutsig_0_6z = celloutsig_0_1z[15] ^ in_data[78];
  assign celloutsig_1_7z = ~(celloutsig_1_2z[1] ^ celloutsig_1_5z);
  assign celloutsig_0_26z = ~(celloutsig_0_19z[2] ^ celloutsig_0_13z);
  assign celloutsig_0_11z = { celloutsig_0_10z[6:4], celloutsig_0_0z } + in_data[17:14];
  assign celloutsig_0_18z = { celloutsig_0_3z[18:10], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_6z } + { celloutsig_0_3z[16:8], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_16z };
  reg [15:0] _14_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 16'h0000;
    else _14_ <= celloutsig_0_10z[16:1];
  assign { _01_[15:2], _00_, _01_[0] } = _14_;
  assign celloutsig_0_43z = { _01_[12], celloutsig_0_4z, celloutsig_0_33z } / { 1'h1, celloutsig_0_28z, celloutsig_0_9z };
  assign celloutsig_0_60z = { celloutsig_0_40z[5:4], celloutsig_0_44z } / { 1'h1, celloutsig_0_55z[11:10] };
  assign celloutsig_1_16z = { celloutsig_1_0z[2:1], celloutsig_1_8z } / { 1'h1, in_data[109:103] };
  assign celloutsig_0_0z = in_data[88:83] || in_data[90:85];
  assign celloutsig_0_4z = celloutsig_0_3z[12:7] || { in_data[57:54], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_1z[10:5] || { celloutsig_0_1z[15:13], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_19z = in_data[170:155] || { celloutsig_1_2z[4:1], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_6z };
  assign celloutsig_0_12z = celloutsig_0_1z[15:4] || { in_data[77:67], celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_10z[10:6], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_9z } || { celloutsig_0_1z[14:9], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_22z = { celloutsig_0_8z[4:0], celloutsig_0_2z, celloutsig_0_4z } || { celloutsig_0_1z[6:1], celloutsig_0_4z };
  assign celloutsig_0_33z = { _01_[12:2], _00_, _01_[0], celloutsig_0_25z } < { celloutsig_0_10z[12:0], celloutsig_0_6z };
  assign celloutsig_0_44z = celloutsig_0_8z[4:2] < { celloutsig_0_36z[3:2], celloutsig_0_0z };
  assign celloutsig_0_61z = { celloutsig_0_40z[9:6], celloutsig_0_12z } < { celloutsig_0_18z[9:6], celloutsig_0_33z };
  assign celloutsig_1_4z = { celloutsig_1_0z[3:0], celloutsig_1_1z } < { celloutsig_1_2z[6:3], celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_21z[8:3], celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_4z } < { _01_[15:11], celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_29z = { celloutsig_0_21z[3:1], celloutsig_0_25z } < celloutsig_0_8z[5:2];
  assign celloutsig_0_50z = celloutsig_0_13z & ~(celloutsig_0_8z[4]);
  assign celloutsig_0_25z = celloutsig_0_22z & ~(celloutsig_0_6z);
  assign celloutsig_0_37z = { _01_[9:4], celloutsig_0_36z } % { 1'h1, celloutsig_0_27z[1:0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_31z };
  assign celloutsig_1_8z = { in_data[117:113], celloutsig_1_7z } % { 1'h1, celloutsig_1_6z[1:0], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_17z = { in_data[38:9], celloutsig_0_0z } % { 1'h1, celloutsig_0_10z[15:4], celloutsig_0_2z, _01_[15:2], _00_, _01_[0], celloutsig_0_5z };
  assign celloutsig_0_31z = celloutsig_0_27z[3:1] % { 1'h1, celloutsig_0_20z, celloutsig_0_25z };
  assign celloutsig_0_55z = { celloutsig_0_21z[3:2], celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_43z, celloutsig_0_43z, celloutsig_0_29z } * { celloutsig_0_19z[9:4], celloutsig_0_6z, celloutsig_0_44z, celloutsig_0_8z };
  assign celloutsig_1_2z = { celloutsig_1_0z[1:0], celloutsig_1_0z } * { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_11z[3:1], celloutsig_0_6z } * in_data[67:64];
  assign celloutsig_0_21z = { celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_11z } * celloutsig_0_1z[11:2];
  assign celloutsig_0_27z = _01_[13:7] * { celloutsig_0_19z[8:4], celloutsig_0_22z, celloutsig_0_24z };
  assign celloutsig_0_3z = in_data[75:48] * { in_data[12:5], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_36z = celloutsig_0_17z[11] ? celloutsig_0_19z[7:4] : { celloutsig_0_10z[12:11], celloutsig_0_25z, celloutsig_0_29z };
  assign celloutsig_1_0z = in_data[186] ? in_data[174:170] : in_data[116:112];
  assign celloutsig_0_2z = | celloutsig_0_1z[4:1];
  assign celloutsig_0_8z = { in_data[76:73], celloutsig_0_2z, celloutsig_0_2z } >> celloutsig_0_1z[17:12];
  assign celloutsig_0_19z = { _01_[13:6], celloutsig_0_0z, celloutsig_0_4z } >> { celloutsig_0_14z[3:1], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_39z = in_data[20:13] >> { celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_1_6z = celloutsig_1_2z[5:3] >> celloutsig_1_0z[2:0];
  assign celloutsig_1_3z = in_data[172:151] <<< { in_data[109:102], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_2z[6], celloutsig_1_2z } <<< in_data[107:100];
  assign celloutsig_0_16z = in_data[43:41] <<< { in_data[54], celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_40z = celloutsig_0_18z[11:2] - { celloutsig_0_17z[12:7], celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_4z };
  assign celloutsig_0_10z = in_data[65:47] - { celloutsig_0_3z[25:9], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[30:12] - { in_data[27:11], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_30z = { in_data[36:19], celloutsig_0_25z } - celloutsig_0_3z[19:1];
  assign celloutsig_0_54z = ~((celloutsig_0_50z & celloutsig_0_29z) | celloutsig_0_37z[5]);
  assign celloutsig_0_9z = ~((celloutsig_0_3z[24] & celloutsig_0_1z[5]) | celloutsig_0_1z[9]);
  assign _01_[1] = _00_;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
