$date
Wed Oct 12 18:17:31 2016
$end
$version
Aldec HDL Simulator Version 216608320.00.0000
$end
$timescale
10 ps
$end

$scope module testbench $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var wire 1 $ sum $end
$var wire 1 % cout $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
0#
z$
0%
$end
#1000
1#
#2000
1"
0#
#3000
1#
1%
#4000
1!
0"
0#
0%
#5000
1#
1%
#6000
1"
0#
#7000
1#
#8000
