Command: vcs -full64 -L/home/yc0769/ece475/proj/openpiton/piton/tools/Linux/x86_64/lib \
-timescale=1ps/1ps -f flist -V -lm -lc +rad -lsocket_pli -liob -lmem_pli -P /home/yc0769/ece475/proj/openpiton/piton/tools/pli/mem/bwmem_pli.tab \
-P /home/yc0769/ece475/proj/openpiton/piton/tools/pli/socket/bwsocket_pli.tab -P \
/home/yc0769/ece475/proj/openpiton/piton/tools/pli/iop/bwioj.tab -Xstrict=1 -notice \
+nospecify -top cmp_top +lint=all,noVCDE,noVNGS,noPCTIO-L,noPCTIO +warn=all -l compile.log \
-sverilog +systemverilogext+.sv -ntb_opts uvm-1.1 +vpi
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ \
-Masflags= -Mcfl= -pipe -DVCS -DUVM_DPI_DO_TYPE_CHECK -fPIC -O -I/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/include \
-Mxcflags= -pipe -DVCS -DUVM_DPI_DO_TYPE_CHECK -fPIC -I/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/include \
-Mldflags= -L/home/yc0769/ece475/proj/openpiton/piton/tools/Linux/x86_64/lib -rdynamic \
-Wl,-E  -Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects="/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vpdlogstub.o \
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libvirsim.so /usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/liberrorinf.so \
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so /usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libvfs.so \
-lm -lc -lsocket_pli -liob -lmem_pli " -Mexternalobj= -Msaverestoreobj=/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-Mcrt0= -Mcrtn="" -Mcsrc="/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/dpi/uvm_dpi.cc \
" -Msyslibs=-ldl -lm  -l compile.log +incdir+/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1 \
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_pkg.sv -full64 -timescale=1ps/1ps \
-V -P /home/yc0769/ece475/proj/openpiton/piton/tools/pli/mem/bwmem_pli.tab -P /home/yc0769/ece475/proj/openpiton/piton/tools/pli/socket/bwsocket_pli.tab \
-P /home/yc0769/ece475/proj/openpiton/piton/tools/pli/iop/bwioj.tab -Xstrict=1 -Xnotice=1 \
+nospecify -top cmp_top +lint=all,noVCDE,noVNGS,noPCTIO-L,noPCTIO +warn=all +systemverilogext+.sv \
-ntb_opts uvm-1.1 +incdir+/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/ \
-picarchive +rad -sverilog +vpi -gen_obj -f flist -P /usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vcsdstub.tab \
+define+UVM_DIRECTC_OPTS  
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Wed Apr 13 14:52:05 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


################# <-file/-f contents> ########################
-f flist
        /home/yc0769/ece475/proj/openpiton/build/manycore/rel-0.1/config.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_ctrl/rtl/bram_map.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_ctrl/rtl/ciop_iob.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_ctrl/rtl/eth_top.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/components/rtl/io_xbar_one_of_n.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/components/rtl/io_xbar_one_of_n_plus_3.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/components/rtl/io_xbar_bus_compare_equal.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/components/rtl/io_xbar_flip_bus.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/components/rtl/io_xbar_net_dff.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_top_16.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_top_4.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_datapath.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_top.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/rtl/io_xbar_top.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/rtl/io_xbar_top_wrap.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v
        +incdir+/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include
        +incdir+/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/chipset/include
        +incdir+/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/.
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cross_module.tmp.h
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_intf.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/monitor.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_tasks.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_task.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l_cache_mon.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/thrfsm_mon.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sparc_pipe_flow.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/multicycle_mon.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/dmbr_mon.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_pcxandcpx.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/lsu_mon.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/lsu_mon2.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/exu_mon.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/mask_mon.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_muxsel_mon.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/nukeint_mon.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/stb_ovfl_mon.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/icache_mutex_mon.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/nc_inv_chk.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tlu_mon.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/softint_mon.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/slam_init.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/jtag_mon.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/async_fifo_mon.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/iob_mon.v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/fake_pll.v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_top.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/fake_uart.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_bridge.v
        /home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v
        /home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v
        /home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v
        /home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/rtl/fpga_bridge.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl_noc_power_test.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/storage_addr_trans.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/storage_addr_trans_unified.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/packet_filter.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data_wrap.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data_pgen.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data_ecc.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_decoder.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_dir.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_dir_wrap.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_encoder.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_decoder.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_state.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_state_wrap.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_tag.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_tag_wrap.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_smc_wrap.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_config_regs.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_priority_encoder.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16_para.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4_para.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath_para.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top_para.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/bus_compare_equal.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/flip_bus.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/one_of_eight.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/one_of_five.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/one_of_n.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/one_of_n_plus_3.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/net_dff.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap_para.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/credit_to_valrdy.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/valrdy_to_credit.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/xy_to_flat_id.tmp.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_bus_in.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_bus_out.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_flow_2buf.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_flow_spi.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_noflow.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/cluster_header.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/cluster_header_sync.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/cluster_header_dup.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/cluster_header_ctu.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/synchronizer_asr.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/synchronizer_asr_dup.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/sync_pulse_synchronizer.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/clk_gating_latch.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/swrvr_dlib.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/mul64.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/swrvr_clib.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/u1.beh.v
        -v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/m1.beh.v
        +incdir+/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/include/
        +incdir+/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/riscv_pkg.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_pkg.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/rrarbiter.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v1.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lfsr_8bit.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rstgen_bypass.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/shift_reg.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/unread.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/popcount.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/exp_backoff.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/register_interface/src/apb_to_reg.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/register_interface/src/reg_intf_pkg.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/register_interface/src/reg_intf.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_top.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi/src/axi_pkg.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_axi_pkg.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/wt_cache_pkg.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/axi_intf.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/instr_tracer_pkg.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_tracer_if.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_tracer.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/sram.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/axi_master_connect.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/axi_master_connect_rev.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/axi_slave_connect.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/axi_slave_connect_rev.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_gating.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tech_cells_generic/src/cluster_clock_inverter.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_mux2.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_adapter.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/alu.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu_wrap.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ariane.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/branch_unit.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/compressed_decoder.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/controller.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_buffer.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/decoder.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ex_stage.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/instr_realign.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/btb.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/bht.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/ras.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/instr_scan.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/instr_queue.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/frontend.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/id_stage.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_read_operands.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_stage.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_unit.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_store_unit.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/mmu.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/mult.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/multiplier.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/serdiv.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/perf_counters.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ptw.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ariane_regfile_ff.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/re_name.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/amo_buffer.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_unit.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/commit_stage.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/clint.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_top.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_cdc.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_sba.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/debug_rom/debug_rom.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/openpiton/ariane_verilog_wrap.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/openpiton/bootrom/baremetal/bootrom.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/openpiton/bootrom/linux/bootrom_linux.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_gateway.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_regmap.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_w_buffer.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_b_buffer.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_slice_wrap.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_slice.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_single_slice.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_ar_buffer.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_r_buffer.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_aw_buffer.sv
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_wrap.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/rf_l15_lruarray.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/rf_l15_mesi.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/rf_l15_lrsc_flag.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/rf_l15_wmt.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_cpxencoder.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/pcx_buffer.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/pcx_decoder.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3buffer.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc2decoder.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_home_encoder.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_priority_encoder.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/pico_decoder.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_picoencoder.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap_ucb_receiver.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap_ucb_transmitter.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/config_regs.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/cpx_arbitrator.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/tile.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/ccx_l15_transducer.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/pico_l15_transducer.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_interface.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_interface_tap.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ucb_receiver.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ucb_transmitter.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/pll/rtl/clk_mux.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/pll/rtl/clk_se_to_diff.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/pll/rtl/pll_top.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/chip.tmp.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/OCI.v
        /home/yc0769/ece475/proj/openpiton/piton/design/rtl/system.v
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/include/mc_define.h
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/include/uart16550_define.vh
        /home/yc0769/ece475/proj/openpiton/piton/design/chipset/include/chipset_define.vh
        /home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/chip_rst_seq.v
        /home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/alarm_counter.v
        /home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v
        /home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v
        /home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1r1w_wrapper.v
        /home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/synchronizer.v
        /home/yc0769/ece475/proj/openpiton/piton/design/include/define.tmp.h
        /home/yc0769/ece475/proj/openpiton/piton/design/include/l2.tmp.h
        /home/yc0769/ece475/proj/openpiton/piton/design/include/l15.tmp.h
        /home/yc0769/ece475/proj/openpiton/piton/design/include/lsu.tmp.h
        /home/yc0769/ece475/proj/openpiton/piton/design/include/ifu.tmp.h

################# <-file/-f ends> ########################

Parsing design file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_pkg.sv'
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_macros.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/macros/uvm_version_defines.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_macros.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/macros/uvm_message_defines.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_macros.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/macros/uvm_phase_defines.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_macros.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/macros/uvm_object_defines.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_macros.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/macros/uvm_printer_defines.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_macros.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/macros/uvm_tlm_defines.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm_imps.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/macros/uvm_tlm_defines.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_macros.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/macros/uvm_sequence_defines.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_macros.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/macros/uvm_callback_defines.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_macros.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/macros/uvm_reg_defines.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_macros.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/macros/uvm_deprecated_defines.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_macros.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_pkg.sv'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/directc/uvm_directc.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/directc/uvm_seed.vh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/directc/uvm_directc.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_pkg.sv'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/dpi/uvm_dpi.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/dpi/uvm_hdl.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/dpi/uvm_hdl.svh, 95
  Null statement is used in following verilog source.
  Source info:     #force_time;

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/dpi/uvm_dpi.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/dpi/uvm_svcmd_dpi.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/dpi/uvm_dpi.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/dpi/uvm_regex.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/dpi/uvm_dpi.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_pkg.sv'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_version.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object_globals.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_misc.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_pool.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_queue.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_registry.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_spell_chkr.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 299
  Null statement is used in following verilog source.
  Source info:     wait (modified == 1);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1559
  Null statement is used in following verilog source.
  Source info:         `uvm_warning("RSRCTYPE", msg);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1592
  Null statement is used in following verilog source.
  Source info:       `uvm_warning("RSRCNF", msg);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1696
  Null statement is used in following verilog source.
  Source info:     for(first = 0; first < q.size() && !$cast(rsrc, 
  q.get(first)); first++);

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/deprecated/uvm_resource_converter.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh, 83
  Null statement is used in following verilog source. (expanding macro)
  Source info:   `UVM_RESOURCE_GET_FCNS(int)


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh, 83
  Null statement is used in following verilog source. (expanding macro)
  Source info:   `UVM_RESOURCE_GET_FCNS(int)


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh, 104
  Null statement is used in following verilog source. (expanding macro)
  Source info:   `UVM_RESOURCE_GET_FCNS(string)


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh, 104
  Null statement is used in following verilog source. (expanding macro)
  Source info:   `UVM_RESOURCE_GET_FCNS(string)


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh, 121
  Null statement is used in following verilog source. (expanding macro)
  Source info:   `UVM_RESOURCE_GET_FCNS(uvm_object)


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh, 121
  Null statement is used in following verilog source. (expanding macro)
  Source info:   `UVM_RESOURCE_GET_FCNS(uvm_object)


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh, 144
  Null statement is used in following verilog source. (expanding macro)
  Source info:   `UVM_RESOURCE_GET_FCNS(bit[N-1:0])


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh, 144
  Null statement is used in following verilog source. (expanding macro)
  Source info:   `UVM_RESOURCE_GET_FCNS(bit[N-1:0])


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh, 167
  Null statement is used in following verilog source. (expanding macro)
  Source info:   `UVM_RESOURCE_GET_FCNS(bit[7:0][N-1:0])


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh, 167
  Null statement is used in following verilog source. (expanding macro)
  Source info:   `UVM_RESOURCE_GET_FCNS(bit[7:0][N-1:0])

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_db.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 283
  Null statement is used in following verilog source.
  Source info:     @waiter.trigger;

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_printer.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_comparer.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_packer.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_recorder.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event_callback.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event.svh, 72
  Null statement is used in following verilog source.
  Source info:         #0;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event.svh, 76
  Null statement is used in following verilog source.
  Source info:     @on;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event.svh, 93
  Null statement is used in following verilog source.
  Source info:         #0;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event.svh, 97
  Null statement is used in following verilog source.
  Source info:     @on;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event.svh, 113
  Null statement is used in following verilog source.
  Source info:     @m_event;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event.svh, 128
  Null statement is used in following verilog source.
  Source info:     @m_event;

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_barrier.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_barrier.svh, 189
  Null statement is used in following verilog source.
  Source info:     #0; //this process was last to wait; allow other procs to 
  resume first

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_callback.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_macros.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_callback.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_report_catcher.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_report_server.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_report_handler.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_report_object.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1103
  Null statement is used in following verilog source.
  Source info:     wait (pred.m_state == UVM_PHASE_DONE);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1120
  Null statement is used in following verilog source.
  Source info:       wait (m_sync[i].m_state >= UVM_PHASE_SYNCING);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1135
  Null statement is used in following verilog source.
  Source info:     #0;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1137
  Null statement is used in following verilog source.
  Source info:     #0;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1149
  Null statement is used in following verilog source.
  Source info:     #0; // LET ANY WAITERS WAKE UP


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1159
  Null statement is used in following verilog source.
  Source info:       #0; // LET ANY WAITERS WAKE UP


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1177
  Null statement is used in following verilog source.
  Source info:             wait(0); // stay alive for later kill


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1191
  Null statement is used in following verilog source.
  Source info:                 wait (m_jump_fwd || m_jump_bkwd);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1238
  Null statement is used in following verilog source.
  Source info:                     wait(top.phase_timeout != 0);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1241
  Null statement is used in following verilog source. (expanding macro)
  Source info:                   `uvm_delay(top.phase_timeout)


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1280
  Null statement is used in following verilog source.
  Source info:                   wait (0); // never unblock for non-run phase


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1321
  Null statement is used in following verilog source.
  Source info:     #0; // LET ANY WAITERS ON READY_TO_END TO WAKE UP


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1329
  Null statement is used in following verilog source.
  Source info:     #0; // LET ANY WAITERS WAKE UP


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1335
  Null statement is used in following verilog source.
  Source info:     #0; // LET ANY WAITERS WAKE UP


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1364
  Null statement is used in following verilog source.
  Source info:   #0; // LET ANY WAITERS WAKE UP


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1375
  Null statement is used in following verilog source.
  Source info:   #0; // LET ANY WAITERS WAKE UP


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1388
  Null statement is used in following verilog source.
  Source info:   #0; // LET ANY WAITERS WAKE UP


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1404
  Null statement is used in following verilog source.
  Source info:           #0; // LET ANY WAITERS WAKE UP


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1509
  Null statement is used in following verilog source.
  Source info:   #0; // LET ANY WAITERS WAKE UP


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1545
  Null statement is used in following verilog source.
  Source info:     `uvm_fatal("PH_BADSYNC","sync() called from a non-domain 
  phase schedule node");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1548
  Null statement is used in following verilog source.
  Source info:     `uvm_fatal("PH_BADSYNC","sync() called with a null target 
  domain");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1551
  Null statement is used in following verilog source.
  Source info:     `uvm_fatal("PH_BADSYNC","sync() called with a non-domain 
  phase schedule node as target");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1554
  Null statement is used in following verilog source.
  Source info:     `uvm_fatal("PH_BADSYNC","sync() called with null phase and 
  non-null with phase");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1599
  Null statement is used in following verilog source.
  Source info:     `uvm_fatal("PH_BADSYNC","unsync() called from a non-domain 
  phase schedule node");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1601
  Null statement is used in following verilog source.
  Source info:     `uvm_fatal("PH_BADSYNC","unsync() called with a null target
  domain");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1603
  Null statement is used in following verilog source.
  Source info:     `uvm_fatal("PH_BADSYNC","unsync() called with a non-domain 
  phase schedule node as target");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1605
  Null statement is used in following verilog source.
  Source info:     `uvm_fatal("PH_BADSYNC","unsync() called with null phase 
  and non-null with phase");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1648
  Null statement is used in following verilog source.
  Source info:     UVM_EQ:  wait((state&m_state) != 0);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1649
  Null statement is used in following verilog source.
  Source info:     UVM_NE:  wait((state&m_state) == 0);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1650
  Null statement is used in following verilog source.
  Source info:     UVM_LT:  wait(m_state <  state);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1651
  Null statement is used in following verilog source.
  Source info:     UVM_LTE: wait(m_state <= state);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1652
  Null statement is used in following verilog source.
  Source info:     UVM_GT:  wait(m_state >  state);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1653
  Null statement is used in following verilog source.
  Source info:     UVM_GTE: wait(m_state >= state);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1706
  Null statement is used in following verilog source.
  Source info:       `uvm_fatal("PH_BADJUMP", msg);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1859
  Null statement is used in following verilog source.
  Source info:     #0;  // let the process start running

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_domain.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_bottomup_phase.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_topdown_phase.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_task_phase.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_common_phases.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_runtime_phases.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 390
  Null statement is used in following verilog source.
  Source info:       #0; // forces shutdown because $finish is forked


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 429
  Null statement is used in following verilog source.
  Source info:   #0; // let the phase runner start


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 431
  Null statement is used in following verilog source.
  Source info:   wait (m_phase_all_done == 1);

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3157
  Null statement is used in following verilog source.
  Source info:         #(m_time_settings[i].offset - last_time);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3715
  Null statement is used in following verilog source.
  Source info:         #(m_time_settings[i].offset - last_time);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3866
  Null statement is used in following verilog source.
  Source info:           #setting.offset;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3871
  Null statement is used in following verilog source.
  Source info:         end join_none;

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 669
  Null statement is used in following verilog source.
  Source info:       wait(m_scheduled_list.size() != 0);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 731
  Null statement is used in following verilog source. (expanding macro)
  Source info:         `uvm_delay(m_drain_time[obj])


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 739
  Null statement is used in following verilog source.
  Source info:       wait fork;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 886
  Null statement is used in following verilog source.
  Source info:        UVM_RAISED:      @(m_events[obj].raised);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 887
  Null statement is used in following verilog source.
  Source info:        UVM_DROPPED:     @(m_events[obj].dropped);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 888
  Null statement is used in following verilog source.
  Source info:        UVM_ALL_DROPPED: @(m_events[obj].all_dropped);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 906
  Null statement is used in following verilog source.
  Source info:         wait (!m_total_count.exists(obj) && count == 0);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 908
  Null statement is used in following verilog source.
  Source info:         wait (m_total_count.exists(obj) && m_total_count[obj] 
  == count);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 1202
  Null statement is used in following verilog source.
  Source info:                       UVM_FULL,m_top);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 1251
  Null statement is used in following verilog source.
  Source info:           UVM_FULL,m_top);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 1257
  Null statement is used in following verilog source.
  Source info:             wait (m_n_stop_threads == 0);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 1262
  Null statement is used in following verilog source.
  Source info:               wait(stop_timeout != 0);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 1263
  Null statement is used in following verilog source. (expanding macro)
  Source info:             `uvm_delay(stop_timeout)

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_heartbeat.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_heartbeat.svh, 283
  Null statement is used in following verilog source.
  Source info:       @(m_stop_event);

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_globals.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_globals.svh, 373
  Null statement is used in following verilog source.
  Source info:   @(nba);

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_cmdline_processor.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_base.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_pkg.sv'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm_ifs.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_sqr_ifs.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_port_base.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm_imps.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_imps.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_ports.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_exports.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_analysis_port.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm_fifo_base.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm_fifos.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm_req_rsp.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_sqr_connections.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_pkg.sv'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_pair.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_policies.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_in_order_comparator.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_algorithmic_comparator.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_random_stimulus.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_subscriber.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_monitor.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_driver.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_push_driver.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_scoreboard.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_agent.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_env.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_test.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/comps/uvm_comps.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_pkg.sv'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_seq.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_item.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_seq.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 829
  Null statement is used in following verilog source.
  Source info:   wait (m_arb_size != m_lock_arb_size);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 880
  Null statement is used in following verilog source.
  Source info:                 wait (m_is_relevant_completed > 0);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 936
  Null statement is used in following verilog source.
  Source info:       wait (lock_arb_size != m_lock_arb_size);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 1054
  Null statement is used in following verilog source.
  Source info:     wait (m_wait_for_item_sequence_id == sequence_id);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 1057
  Null statement is used in following verilog source.
  Source info:            m_wait_for_item_transaction_id == transaction_id));

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_seq.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_analysis_fifo.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_seq.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_param_base.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_seq.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer.svh, 135
  Null statement is used in following verilog source.
  Source info:     while (m_req_fifo.try_get(t));

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_seq.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_push_sequencer.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_seq.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 209
  Null statement is used in following verilog source.
  Source info:     wait (m_sequence_state & state_mask);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 298
  Null statement is used in following verilog source.
  Source info:         #0;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 303
  Null statement is used in following verilog source.
  Source info:           #0;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 313
  Null statement is used in following verilog source.
  Source info:         #0;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 317
  Null statement is used in following verilog source.
  Source info:         #0;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 325
  Null statement is used in following verilog source.
  Source info:           #0;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 330
  Null statement is used in following verilog source.
  Source info:         #0;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 334
  Null statement is used in following verilog source.
  Source info:         #0;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 350
  Null statement is used in following verilog source.
  Source info:     #0; // allow stopped and finish waiters to resume


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 549
  Null statement is used in following verilog source.
  Source info:     @e;  // this is intended to never return


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 991
  Null statement is used in following verilog source.
  Source info:       wait (response_queue.size() != 0);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 1008
  Null statement is used in following verilog source.
  Source info:       wait (response_queue.size() != queue_size);

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_seq.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_seq.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_library.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_seq.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_builtin.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_seq.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_pkg.sv'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_defines.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_time.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_time.svh, 123
  Null statement is used in following verilog source.
  Source info:          `uvm_error("UVM/TLM/TIMENEG", {"Cannot increment 
  uvm_tlm_time variable ", m_name, " by a negative value"});


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_time.svh, 149
  Null statement is used in following verilog source.
  Source info:          `uvm_error("UVM/TLM/TIMENEG", {"Cannot decrement 
  uvm_tlm_time variable ", m_name, " by a negative value"});


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_time.svh, 160
  Null statement is used in following verilog source.
  Source info:          `uvm_error("UVM/TLM/TOODECR", {"Cannot decrement 
  uvm_tlm_time variable ", m_name, " to a negative value"});

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_ifs.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_imps.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_ports.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_exports.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_sockets_base.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_sockets.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_sockets.svh, 121
  Null statement is used in following verilog source.
  Source info:                                      " has no 
  implementation"});


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_sockets.svh, 171
  Null statement is used in following verilog source.
  Source info:                                      " has no 
  implementation"});


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_sockets.svh, 242
  Null statement is used in following verilog source.
  Source info:                                      " has no 
  implementation"});

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_pkg.sv'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_item.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_adapter.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_predictor.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_sequence.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_sequence.svh, 141
  Null statement is used in following verilog source.
  Source info:       wait(0);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_sequence.svh, 151
  Null statement is used in following verilog source.
  Source info:       #0;

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_cbs.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_cbs.svh, 397
  Null statement is used in following verilog source.
  Source info:                  {name, " is read-only. Cannot call write() 
  method."});


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_cbs.svh, 482
  Null statement is used in following verilog source.
  Source info:                  {name, " is write-only. Cannot call read() 
  method."});

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_backdoor.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_backdoor.svh, 270
  Null statement is used in following verilog source.
  Source info:    `uvm_fatal("RegModel", "uvm_reg_backdoor::wait_for_change() 
  method has not been overloaded");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_backdoor.svh, 305
  Null statement is used in following verilog source.
  Source info:                           rg.get_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_backdoor.svh, 347
  Null statement is used in following verilog source.
  Source info:    `uvm_fatal("RegModel", "uvm_reg_backdoor::write() method has
  not been overloaded");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_backdoor.svh, 363
  Null statement is used in following verilog source.
  Source info:    `uvm_fatal("RegModel", "uvm_reg_backdoor::read_func() method
  has not been overloaded");

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 813
  Null statement is used in following verilog source.
  Source info:          $sformatf("Field \"%s\" cannot have 0 bits", 
  get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1086
  Null statement is used in following verilog source.
  Source info:    `uvm_fatal("RegModel", "uvm_reg_field::XpredictX(): Internal
  error");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1258
  Null statement is used in following verilog source.
  Source info:              value, get_name(), m_size));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1537
  Null statement is used in following verilog source.
  Source info:          `uvm_warning("RegModel", $sformatf("Writing field 
  \"%s\" will cause unintended side effects in adjoining Write-to-Clear or 
  Write-to-Set fields in the same register", this.get_full_name()));

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 497
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Virtual field \"%s\" 
  cannot have 0 bits", this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 503
  Null statement is used in following verilog source.
  Source info:                                      `UVM_REG_DATA_WIDTH));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 544
  Null statement is used in following verilog source.
  Source info:                                      this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 580
  Null statement is used in following verilog source.
  Source info:                                      this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 595
  Null statement is used in following verilog source.
  Source info:       `uvm_warning("RegModel", $sformatf("Writing value 'h%h 
  that is greater than field \"%s\" size (%0d bits)", value, 
  this.get_full_name(), this.get_n_bits()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 629
  Null statement is used in following verilog source.
  Source info:                               mem.get_full_name(), segoff, 
  this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 648
  Null statement is used in following verilog source.
  Source info:                                  this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 716
  Null statement is used in following verilog source.
  Source info:                                      this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 810
  Null statement is used in following verilog source.
  Source info:                                      this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 820
  Null statement is used in following verilog source.
  Source info:       `uvm_warning("RegModel", $sformatf("Writing value 'h%h 
  that is greater than field \"%s\" size (%0d bits)", value, 
  this.get_full_name(), this.get_n_bits()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 842
  Null statement is used in following verilog source.
  Source info:                               mem.get_full_name(), segoff, 
  this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 861
  Null statement is used in following verilog source.
  Source info:                                  this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 911
  Null statement is used in following verilog source.
  Source info:                                      this.get_full_name()));

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1195
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Register \"%s\" cannot 
  have 0 bits", get_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1246
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot add field to locked 
  register model");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1250
  Null statement is used in following verilog source.
  Source info:    if (field == null) `uvm_fatal("RegModel", "Attempting to 
  register NULL field");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1275
  Null statement is used in following verilog source.
  Source info:             m_n_used_bits, get_name(), m_n_bits));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1284
  Null statement is used in following verilog source.
  Source info:                                         field.get_name(), 
  get_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1293
  Null statement is used in following verilog source.
  Source info:                                       get_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1354
  Null statement is used in following verilog source.
  Source info:       `uvm_warning("RegModel", "Previous register backdoor 
  still has update threads running. Backdoors with active mirroring should 
  only be set before simulation starts.");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2785
  Null statement is used in following verilog source.
  Source info:                val, uvm_hdl_concat2string(paths[i]))); 


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2789
  Null statement is used in following verilog source.
  Source info:          $sformatf("returned backdoor value 
  0x%0x",rw.value[0]),UVM_DEBUG);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2845
  Null statement is used in following verilog source.
  Source info:                               get_full_name(), 
  value),UVM_HIGH);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2873
  Null statement is used in following verilog source.
  Source info:                   get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2901
  Null statement is used in following verilog source.
  Source info:                           get_full_name(), value),UVM_HIGH);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2930
  Null statement is used in following verilog source.
  Source info:                                     get_full_name(), actual, 
  (expected ^ ('x & dc))));

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 103
  Null statement is used in following verilog source.
  Source info:                        $sformatf("Indirect register #%0d is 
  NULL", i));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 118
  Null statement is used in following verilog source.
  Source info:          `uvm_error(get_full_name(), $sformatf("Address 
  register %s has a value (%0d) greater than the maximum indirect register 
  array size (%0d)", m_idx.get_full_name(), m_idx.get(), m_tbl.size()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 139
  Null statement is used in following verilog source.
  Source info:       `uvm_error(get_full_name(), "Cannot add field to an 
  indirect data access register");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 145
  Null statement is used in following verilog source.
  Source info:       `uvm_error(get_full_name(), "Cannot set() an indirect 
  data access register");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 150
  Null statement is used in following verilog source.
  Source info:       `uvm_error(get_full_name(), "Cannot get() an indirect 
  data access register");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 180
  Null statement is used in following verilog source.
  Source info:          `uvm_warning(get_full_name(), "Cannot backdoor-write 
  an indirect data access register. Switching to frontdoor.");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 227
  Null statement is used in following verilog source.
  Source info:  data access register. Switching to frontdoor.");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 241
  Null statement is used in following verilog source.
  Source info:       `uvm_error(get_full_name(), "Cannot poke() an indirect 
  data access register");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 252
  Null statement is used in following verilog source.
  Source info:       `uvm_error(get_full_name(), "Cannot peek() an indirect 
  data access register");

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_fifo.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_file.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 704
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot reserve 0 bytes");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 710
  Null statement is used in following verilog source.
  Source info:                                      start_offset, 
  this.cfg.start_offset));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 719
  Null statement is used in following verilog source.
  Source info:                                      end_offset, 
  this.cfg.end_offset));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 735
  Null statement is used in following verilog source.
  Source info:                                         
  this.in_use[i].convert2string()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 768
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Unable to randomize policy");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 787
  Null statement is used in following verilog source.
  Source info:                       region.convert2string()});


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 839
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot use 
  uvm_mem_region::write() on a region that was allocated by a Memory 
  Allocation Manager that was not associated with a uvm_mem instance");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 847
  Null statement is used in following verilog source.
  Source info:                            offset, this.len));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 872
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot use uvm_mem_region::read()
  on a region that was allocated by a Memory Allocation Manager that was not 
  associated with a uvm_mem instance");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 880
  Null statement is used in following verilog source.
  Source info:                            offset, this.len));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 905
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot use 
  uvm_mem_region::burst_write() on a region that was allocated by a Memory 
  Allocation Manager that was not associated with a uvm_mem instance");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 939
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot use 
  uvm_mem_region::burst_read() on a region that was allocated by a Memory 
  Allocation Manager that was not associated with a uvm_mem instance");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 970
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot use uvm_mem_region::poke()
  on a region that was allocated by a Memory Allocation Manager that was not 
  associated with a uvm_mem instance");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 978
  Null statement is used in following verilog source.
  Source info:                            offset, this.len));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 999
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot use uvm_mem_region::peek()
  on a region that was allocated by a Memory Allocation Manager that was not 
  associated with a uvm_mem instance");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 1007
  Null statement is used in following verilog source.
  Source info:                            offset, this.len));

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 745
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Virtual register \"%s\"
  cannot have 0 bits", this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 749
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Virtual register \"%s\"
  cannot have more than %0d bits (%0d)", this.get_full_name(), 
  `UVM_REG_DATA_WIDTH, n_bits));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 793
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot add virtual field to 
  locked virtual register model");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 797
  Null statement is used in following verilog source.
  Source info:    if (field == null) `uvm_fatal("RegModel", "Attempting to 
  register NULL virtual field");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 821
  Null statement is used in following verilog source.
  Source info:                                      this.n_used_bits, 
  this.get_full_name(), this.n_bits));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 831
  Null statement is used in following verilog source.
  Source info:                                         this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 841
  Null statement is used in following verilog source.
  Source info:                                         this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 900
  Null statement is used in following verilog source.
  Source info:      `uvm_error("RegModel", $sformatf("Attempting to implement 
  virtual register \"%s\" with a subscript less than one doesn't make 
  sense",this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 905
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Attempting to implement
  virtual register \"%s\" using a NULL uvm_mem reference", 
  this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 910
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Virtual register \"%s\"
  is static and cannot be dynamically implemented", this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 917
  Null statement is used in following verilog source.
  Source info:                                      mem.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 927
  Null statement is used in following verilog source.
  Source info:                                         min_incr, 
  mem.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 934
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Given Offset for 
  Virtual register \"%s[%0d]\" is too big for memory %s@'h%0h", 
  this.get_full_name(), n, mem.get_full_name(), offset));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 941
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Could not allocate a 
  memory region for virtual register \"%s\"", this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 950
  Null statement is used in following verilog source.
  Source info:                                  mem.get_full_name(), 
  offset),UVM_MEDIUM);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 972
  Null statement is used in following verilog source.
  Source info:      `uvm_error("RegModel", $sformatf("Attempting to implement 
  virtual register \"%s\" with a subscript less than one doesn't make 
  sense",this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 977
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Attempting to implement
  virtual register \"%s\" using a NULL uvm_mem_mam reference", 
  this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 982
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Virtual register \"%s\"
  is static and cannot be dynamically allocated", this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 990
  Null statement is used in following verilog source.
  Source info:                                      mem.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1000
  Null statement is used in following verilog source.
  Source info:                                         min_incr, 
  mem.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1008
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Could not allocate a 
  memory region for virtual register \"%s\"", this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1018
  Null statement is used in following verilog source.
  Source info:                                 
  allocate.get_start_offset()),UVM_MEDIUM);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1041
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Virtual register \"%s\"
  is static and cannot be dynamically released", this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1069
  Null statement is used in following verilog source.
  Source info:                                      this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1080
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Cannot get address of 
  of unimplemented virtual register \"%s\".", this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1091
  Null statement is used in following verilog source.
  Source info:                                      this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1107
  Null statement is used in following verilog source.
  Source info:                                      this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1118
  Null statement is used in following verilog source.
  Source info:                                      this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1129
  Null statement is used in following verilog source.
  Source info:                                      this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1140
  Null statement is used in following verilog source.
  Source info:                                      this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1151
  Null statement is used in following verilog source.
  Source info:                                   this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1162
  Null statement is used in following verilog source.
  Source info:                                      this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1173
  Null statement is used in following verilog source.
  Source info:                                      this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1194
  Null statement is used in following verilog source.
  Source info:                                     name, 
  this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1219
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Cannot write to 
  unimplemented virtual register \"%s\".", this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1296
  Null statement is used in following verilog source.
  Source info:                               value),UVM_MEDIUM);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1325
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Cannot read from 
  unimplemented virtual register \"%s\".", this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1398
  Null statement is used in following verilog source.
  Source info:                               value),UVM_MEDIUM);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1421
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Cannot poke in 
  unimplemented virtual register \"%s\".", this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1443
  Null statement is used in following verilog source.
  Source info:                               this.get_full_name(), idx, 
  value),UVM_MEDIUM);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1465
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Cannot peek in from 
  unimplemented virtual register \"%s\".", this.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1486
  Null statement is used in following verilog source.
  Source info:                               this.get_full_name(), idx, 
  value),UVM_MEDIUM);

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 1841
  Null statement is used in following verilog source.
  Source info:                     get_n_bits(), 
  rw.local_map.get_n_bytes()*8));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2092
  Null statement is used in following verilog source.
  Source info:                val, uvm_hdl_concat2string(paths[i]))); 

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1122
  Null statement is used in following verilog source.
  Source info:                        m_n_bytes, get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1160
  Null statement is used in following verilog source.
  Source info:                     m_parent_map.get_submap_offset(this)));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1177
  Null statement is used in following verilog source.
  Source info:       `uvm_error("REG_NULL_SQR", "Null reference specified for 
  bus sequencer");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1461
  Null statement is used in following verilog source.
  Source info:     if (addr > max_addr);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1505
  Null statement is used in following verilog source.
  Source info:                  "for each top-level map in RegModel model"});


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1533
  Null statement is used in following verilog source.
  Source info:                                      n_bytes));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1704
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Cannot get register by 
  offset: Block %s is not locked.", m_parent.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1722
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Cannot memory register 
  by offset: Block %s is not locked.", m_parent.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1982
  Null statement is used in following verilog source.
  Source info:     assert($cast(seq,o));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2022
  Null statement is used in following verilog source.
  Source info:     assert($cast(seq,o));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2116
  Null statement is used in following verilog source.
  Source info:               data, addrs[i], rw.map.get_full_name()), 
  UVM_FULL);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2134
  Null statement is used in following verilog source.
  Source info:         `uvm_fatal("RegMem",{"adapter [",adapter.get_name(),"] 
  didnt return a bus transaction"});


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2249
  Null statement is used in following verilog source.
  Source info:                    addrs[i], get_full_name()), UVM_FULL);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2265
  Null statement is used in following verilog source.
  Source info:         `uvm_fatal("RegMem",{"adapter [",adapter.get_name(),"] 
  didnt return a bus transaction"});


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2303
  Null statement is used in following verilog source.
  Source info:                    addrs[i], get_full_name(), 
  rw.status.name()), UVM_FULL);

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 985
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot add subblock to locked 
  block model");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1002
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot add register to locked 
  block model");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1040
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot add virtual register to 
  locked block model");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1057
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot add memory to locked block
  model");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1159
  Null statement is used in following verilog source.
  Source info:             `uvm_warning("REG/MAP/UNMAPD", $sformatf("Address 
  map \"%s\" in block \"%s\" is not mapped in an address map in parent block 
  of type \"%s\". Possibly the sub_block was locked prior to having the block 
  add the sub_blocks map as a submap", map.get_name(), get_full_name(), 
  parent.get_type_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1688
  Null statement is used in following verilog source.
  Source info:                     fname, lineno, this.get_name()), UVM_HIGH);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1693
  Null statement is used in following verilog source.
  Source info:                     fname, lineno, this.get_name(), path.name 
  ), UVM_HIGH);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1699
  Null statement is used in following verilog source.
  Source info:          if (status != UVM_IS_OK && status != UVM_HAS_X) begin;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1701
  Null statement is used in following verilog source.
  Source info:                                         rg.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1730
  Null statement is used in following verilog source.
  Source info:       if (status != UVM_IS_OK && status != UVM_HAS_X) begin;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1739
  Null statement is used in following verilog source.
  Source info:       if (status != UVM_IS_OK && status != UVM_HAS_X) begin;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1871
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot add map to locked model");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1891
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", "Cannot add map to locked model");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1989
  Null statement is used in following verilog source.
  Source info:       `uvm_warning("RegModel", "Previous register backdoor 
  still has update threads running. Backdoors with active mirroring should 
  only be set before simulation starts.");

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_hw_reset_seq.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_hw_reset_seq.svh, 74
  Null statement is used in following verilog source.
  Source info:          `uvm_error("uvm_reg_hw_reset_seq", "No block or system
  specified to run sequence on");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_hw_reset_seq.svh, 150
  Null statement is used in following verilog source.
  Source info:                     regs[i].get_full_name(), 
  maps[d].get_full_name()), UVM_LOW);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_hw_reset_seq.svh, 157
  Null statement is used in following verilog source.
  Source info:                     status.name(), regs[i].get_full_name(), 
  maps[d].get_full_name()));

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_bit_bash_seq.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_bit_bash_seq.svh, 75
  Null statement is used in following verilog source.
  Source info:          `uvm_error("uvm_reg_bit_bash_seq", "No register 
  specified to run sequence on");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_bit_bash_seq.svh, 170
  Null statement is used in following verilog source.
  Source info:                                         status.name(), 
  rg.get_full_name(), map.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_bit_bash_seq.svh, 177
  Null statement is used in following verilog source.
  Source info:                                         status.name(), 
  rg.get_full_name(), map.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_bit_bash_seq.svh, 183
  Null statement is used in following verilog source.
  Source info:                                         bit_val, k, 
  rg.get_full_name(), v, val, exp));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_bit_bash_seq.svh, 239
  Null statement is used in following verilog source.
  Source info:          `uvm_error("uvm_reg_bit_bash_seq", "No register model 
  specified to run sequence on");

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh, 91
  Null statement is used in following verilog source.
  Source info:          `uvm_error("uvm_mem_walk_seq", "No memory specified to
  run sequence on");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh, 118
  Null statement is used in following verilog source.
  Source info:                                     mem.get_full_name(), 
  maps[j].get_full_name()), UVM_LOW);


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh, 131
  Null statement is used in following verilog source.
  Source info:                                            status.name(), 
  mem.get_full_name(), k, maps[j].get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh, 138
  Null statement is used in following verilog source.
  Source info:                                               status.name(), 
  mem.get_full_name(), k, maps[j].get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh, 144
  Null statement is used in following verilog source.
  Source info:                                                  
  mem.get_full_name(), k, val, exp));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh, 152
  Null statement is used in following verilog source.
  Source info:                                               status.name(), 
  mem.get_full_name(), k, maps[j].get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh, 160
  Null statement is used in following verilog source.
  Source info:                                               status.name(), 
  mem.get_full_name(), k, maps[j].get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh, 166
  Null statement is used in following verilog source.
  Source info:                                                  
  mem.get_full_name(), k, val, exp));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh, 227
  Null statement is used in following verilog source.
  Source info:          `uvm_error("uvm_mem_walk_seq", "No register model 
  specified to run sequence on");

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_access_seq.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_access_seq.svh, 70
  Null statement is used in following verilog source.
  Source info:          `uvm_error("uvm_mem_access_seq", "No register 
  specified to run sequence on");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_access_seq.svh, 129
  Null statement is used in following verilog source.
  Source info:             #1;


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_access_seq.svh, 224
  Null statement is used in following verilog source.
  Source info:          `uvm_error("uvm_mem_access_seq", "No register model 
  specified to run sequence on");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_access_seq.svh, 270
  Null statement is used in following verilog source.
  Source info:                                                
  mems[i].get_full_name()));

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_access_seq.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_access_seq.svh, 158
  Null statement is used in following verilog source.
  Source info:          #1;

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_shared_access_seq.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_shared_access_seq.svh, 77
  Null statement is used in following verilog source.
  Source info:          `uvm_error("uvm_reg_shared_access_seq", "No register 
  specified to run sequence on");


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_shared_access_seq.svh, 390
  Null statement is used in following verilog source.
  Source info:          `uvm_error("uvm_reg_mem_shared_access_seq", "No 
  register model specified to run sequence on");

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_built_in_seq.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_built_in_seq.svh, 61
  Null statement is used in following verilog source.
  Source info:          `uvm_error("uvm_reg_mem_built_in_seq", "No block or 
  system specified to run sequence on");

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, 141
  Null statement is used in following verilog source.
  Source info:                                          p_, 
  r.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, 145
  Null statement is used in following verilog source.
  Source info:                                          p_, 
  r.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, 170
  Null statement is used in following verilog source.
  Source info:                                          p_, 
  m.get_full_name()));

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/snps_uvm_reg_bank.svh'.

Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/snps_uvm_reg_bank.svh, 541
  Null statement is used in following verilog source.
  Source info:       `uvm_error("RegModel", $sformatf("Cannot get register by 
  offset: Block %s is not locked.", parent.get_full_name()));


Lint-[NS] Null statement
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/snps_uvm_reg_bank.svh, 659
  Null statement is used in following verilog source.
  Source info:          `uvm_fatal("REG_PREDICT_NOOVERRIDE", "uvm_reg_map type
  is not overriden to snps_uvm_reg_map");

Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_model.svh'.
Back to file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_pkg.sv'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/build/manycore/rel-0.1/config.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/axi_lite_slave_rf/rtl/axi_lite_slave_rf.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_ctrl/rtl/bram_map.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_ctrl/rtl/ciop_iob.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_ctrl/rtl/ciop_iob.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_ctrl/rtl/eth_top.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/components/rtl/io_xbar_one_of_n.tmp.v'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/components/rtl/io_xbar_one_of_n.tmp.v, 62
  Null statement is used in following verilog source.
  Source info:             default:; // indicates null

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/components/rtl/io_xbar_one_of_n_plus_3.tmp.v'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/components/rtl/io_xbar_one_of_n_plus_3.tmp.v, 68
  Null statement is used in following verilog source.
  Source info:             default:; // indicates null

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/components/rtl/io_xbar_bus_compare_equal.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/components/rtl/io_xbar_flip_bus.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/components/rtl/io_xbar_net_dff.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_top_16.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_top_16.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_top_4.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_top_4.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_control.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_datapath.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_datapath.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_top.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_output_top.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/rtl/io_xbar_top.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/rtl/io_xbar_top.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/rtl/io_xbar_top_wrap.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/rtl/io_xbar_top_wrap.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cross_module.tmp.h'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v, 208
  Null statement is used in following verilog source.
  Source info:                 repeat(5)@(posedge clk);

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/fake_pll.v'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/fake_pll.v, 52
  Null statement is used in following verilog source.
  Source info:     wait (rst == 1'b1);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/fake_pll.v, 53
  Null statement is used in following verilog source.
  Source info:     wait (rst == 1'b0);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/fake_pll.v, 54
  Null statement is used in following verilog source.
  Source info:     repeat(100)@(posedge ref_clk);

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_top.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_top.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_top.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_top.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_top.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_top.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_top.tmp.v'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_top.tmp.v, 239
  Null statement is used in following verilog source.
  Source info:     repeat(100)@(posedge core_ref_clk);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_top.tmp.v, 243
  Null statement is used in following verilog source.
  Source info:     wait( pll_lock == 1'b1 );


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_top.tmp.v, 246
  Null statement is used in following verilog source.
  Source info:     repeat(10)@(posedge `CHIP_INT_CLK);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_top.tmp.v, 250
  Null statement is used in following verilog source.
  Source info:     repeat(100)@(posedge `CHIP_INT_CLK);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_top.tmp.v, 257
  Null statement is used in following verilog source.
  Source info:     repeat(5000)@(posedge `CHIP_INT_CLK); // trin: supports at 
  least 512KB L2 per-tile

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/fake_uart.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/fake_uart.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_bridge_send_32.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_bridge.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_bridge_send_32.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/rtl/fpga_bridge.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/rtl/fpga_bridge.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/chipset/include/mc_define.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/chipset/include/chipset_define.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset.v'.

Lint-[IWU] Implicit wire is used
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset.v, 696
  No type is specified for wire 'io_clk_loopback'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset.v, 1233
  No type is specified for wire 'uart_rst_out_n'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/chipset/include/mc_define.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/chipset/include/uart16550_define.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/chipset/include/chipset_define.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl_noc_power_test.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl_noc_power_test.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl_noc_power_test.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/storage_addr_trans.tmp.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/storage_addr_trans_unified.tmp.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/packet_filter.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/packet_filter.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 105
  Null statement is used in following verilog source.
  Source info:     default: ;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 121
  Null statement is used in following verilog source.
  Source info:         `L2_AMO_ALU_NOP: ;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 144
  Null statement is used in following verilog source.
  Source info:         default: ;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 166
  Null statement is used in following verilog source.
  Source info:     default: ;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data_wrap.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data_wrap.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data_wrap.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data_pgen.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data_pgen.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data_pgen.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data_ecc.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data_ecc.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data_ecc.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_decoder.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_decoder.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_decoder.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_dir.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_dir.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_dir.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_dir_wrap.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_dir_wrap.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_dir_wrap.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_encoder.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_encoder.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_encoder.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_decoder.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_decoder.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_decoder.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_state.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_state.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_state.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_state_wrap.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_state_wrap.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_state_wrap.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_tag.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_tag.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_tag.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_tag_wrap.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_tag_wrap.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_tag_wrap.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_smc_wrap.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_smc_wrap.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_smc_wrap.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_config_regs.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_config_regs.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_config_regs.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_priority_encoder.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_priority_encoder.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_priority_encoder.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16_para.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16_para.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4_para.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4_para.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath_para.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath_para.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top_para.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top_para.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/bus_compare_equal.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/flip_bus.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/one_of_eight.v'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/one_of_eight.v, 46
  Null statement is used in following verilog source.
  Source info:             default:; // indicates null

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/one_of_five.v'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/one_of_five.v, 43
  Null statement is used in following verilog source.
  Source info:             default:; // indicates null

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/one_of_n.tmp.v'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/one_of_n.tmp.v, 50
  Null statement is used in following verilog source.
  Source info:             default:; // indicates null

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/one_of_n_plus_3.tmp.v'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/one_of_n_plus_3.tmp.v, 56
  Null statement is used in following verilog source.
  Source info:             default:; // indicates null

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/components/rtl/net_dff.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap_para.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_wrap_para.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/rtl/dynamic_node_top_para.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/dmbr_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 547
  Null statement is used in following verilog source.
  Source info:             default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 702
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 719
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 735
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 752
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 768
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 785
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 801
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 818
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 834
  Null statement is used in following verilog source.
  Source info:         default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 850
  Null statement is used in following verilog source.
  Source info:         default:;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/srams/rtl/bw_r_rf16x160.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/credit_to_valrdy.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/network_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/credit_to_valrdy.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/valrdy_to_credit.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/flat_id_to_xy.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/xy_to_flat_id.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/xy_to_flat_id.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/xy_to_flat_id.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/riscv_pkg.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_pkg.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv, 84
  Null statement is used in following verilog source.
  Source info:         assert(Cfg.RASDepth > 0);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv, 85
  Null statement is used in following verilog source.
  Source info:         assert(2**$clog2(Cfg.BTBEntries)  == Cfg.BTBEntries);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv, 86
  Null statement is used in following verilog source.
  Source info:         assert(2**$clog2(Cfg.BHTEntries)  == Cfg.BHTEntries);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv, 87
  Null statement is used in following verilog source.
  Source info:         assert(Cfg.NrNonIdempotentRules <= NrMaxRules);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv, 88
  Null statement is used in following verilog source.
  Source info:         assert(Cfg.NrExecuteRegionRules <= NrMaxRules);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv, 89
  Null statement is used in following verilog source.
  Source info:         assert(Cfg.NrCachedRegionRules  <= NrMaxRules);

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/rrarbiter.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v1.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lfsr_8bit.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rstgen_bypass.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/shift_reg.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/unread.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/popcount.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/exp_backoff.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/register_interface/src/apb_to_reg.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/register_interface/src/reg_intf_pkg.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/register_interface/src/reg_intf.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 41
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: defs_div_sqrt_mvp::*

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv, 39
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: defs_div_sqrt_mvp::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv, 39
$unit
  Package 'defs_div_sqrt_mvp' already wildcard imported. 
  Ignoring defs_div_sqrt_mvp::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv, 35
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: defs_div_sqrt_mvp::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv, 35
$unit
  Package 'defs_div_sqrt_mvp' already wildcard imported. 
  Ignoring defs_div_sqrt_mvp::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 44
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: defs_div_sqrt_mvp::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 44
$unit
  Package 'defs_div_sqrt_mvp' already wildcard imported. 
  Ignoring defs_div_sqrt_mvp::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv, 34
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: defs_div_sqrt_mvp::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv, 34
$unit
  Package 'defs_div_sqrt_mvp' already wildcard imported. 
  Ignoring defs_div_sqrt_mvp::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv, 35
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: defs_div_sqrt_mvp::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv, 35
$unit
  Package 'defs_div_sqrt_mvp' already wildcard imported. 
  Ignoring defs_div_sqrt_mvp::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/include/common_cells/registers.svh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/include/common_cells/registers.svh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/include/common_cells/registers.svh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv, 236
  Null statement is used in following verilog source.
  Source info:       fpnew_pkg::FMADD:  ; // do nothing

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/include/common_cells/registers.svh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 187
  Null statement is used in following verilog source.
  Source info:       fpnew_pkg::FMADD:  ; // do nothing

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/include/common_cells/registers.svh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/include/common_cells/registers.svh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_top.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi/src/axi_pkg.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_axi_pkg.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/wt_cache_pkg.sv'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/wt_cache_pkg.sv'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/wt_cache_pkg.sv'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/wt_cache_pkg.sv, 356
  Null statement is used in following verilog source.
  Source info:       default: ;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/axi_intf.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/axi_intf.sv, 16
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: axi_pkg::*

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/instr_tracer_pkg.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_tracer_if.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_tracer.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_tracer.sv, 17
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: uvm_pkg::*

Parsing included file '/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/uvm_macros.svh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_tracer.sv'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/ex_trace_item.svh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_tracer.sv'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_trace_item.svh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_tracer.sv'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_tracer.sv, 69
  Null statement is used in following verilog source.
  Source info:       @(tracer_if.pck iff tracer_if.pck.rstn);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_tracer.sv, 214
  Null statement is used in following verilog source.
  Source info:     #15ns;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/sram.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/axi_master_connect.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/axi_master_connect_rev.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/axi_slave_connect.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/axi_slave_connect_rev.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_gating.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tech_cells_generic/src/cluster_clock_inverter.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_mux2.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_adapter.sv'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_adapter.sv, 158
  Null statement is used in following verilog source.
  Source info:                                 default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_adapter.sv, 225
  Null statement is used in following verilog source.
  Source info:                     default:;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/alu.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/alu.sv, 20
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/alu.sv, 62
  Null statement is used in following verilog source.
  Source info:         default: ;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/alu.sv, 188
  Null statement is used in following verilog source.
  Source info:             default: ; // default case to suppress unique 
  warning

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu_wrap.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu_wrap.sv, 15
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu_wrap.sv, 15
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu_wrap.sv, 380
  Null statement is used in following verilog source.
  Source info:         default: ; //nothing


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu_wrap.sv, 445
  Null statement is used in following verilog source.
  Source info:         default: ;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ariane.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ariane.sv, 15
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ariane.sv, 15
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/branch_unit.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/compressed_decoder.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/compressed_decoder.sv, 21
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/compressed_decoder.sv, 21
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/controller.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/controller.sv, 15
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/controller.sv, 15
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_buffer.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_buffer.sv, 16
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_buffer.sv, 16
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 15
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 15
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 190
  Null statement is used in following verilog source.
  Source info:                 riscv::CSR_TSELECT:; // not implemented


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 191
  Null statement is used in following verilog source.
  Source info:                 riscv::CSR_TDATA1:;  // not implemented


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 192
  Null statement is used in following verilog source.
  Source info:                 riscv::CSR_TDATA2:;  // not implemented


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 193
  Null statement is used in following verilog source.
  Source info:                 riscv::CSR_TDATA3:;  // not implemented


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 414
  Null statement is used in following verilog source.
  Source info:                 riscv::CSR_TSELECT:; // not implemented


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 415
  Null statement is used in following verilog source.
  Source info:                 riscv::CSR_TDATA1:;  // not implemented


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 416
  Null statement is used in following verilog source.
  Source info:                 riscv::CSR_TDATA2:;  // not implemented


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 417
  Null statement is used in following verilog source.
  Source info:                 riscv::CSR_TDATA3:;  // not implemented


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 477
  Null statement is used in following verilog source.
  Source info:                 riscv::CSR_MISA:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 679
  Null statement is used in following verilog source.
  Source info:                     default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 950
  Null statement is used in following verilog source.
  Source info:             default:;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/decoder.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/decoder.sv, 21
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/decoder.sv, 21
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/decoder.sv, 467
  Null statement is used in following verilog source.
  Source info:                                     [3'b000:3'b100]: ; //legal 
  rounding modes


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/decoder.sv, 720
  Null statement is used in following verilog source.
  Source info:                                 [3'b000:3'b100]: ; //legal 
  rounding modes


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/decoder.sv, 725
  Null statement is used in following verilog source.
  Source info:                                         [3'b000:3'b100]: ; 
  //legal rounding modes


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/decoder.sv, 732
  Null statement is used in following verilog source.
  Source info:                                         [3'b000:3'b100]: ; 
  //legal rounding modes


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/decoder.sv, 867
  Null statement is used in following verilog source.
  Source info:                                 [3'b000:3'b100]: ; //legal 
  rounding modes


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/decoder.sv, 872
  Null statement is used in following verilog source.
  Source info:                                         [3'b000:3'b100]: ; 
  //legal rounding modes


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/decoder.sv, 879
  Null statement is used in following verilog source.
  Source info:                                         [3'b000:3'b100]: ; 
  //legal rounding modes


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/decoder.sv, 1085
  Null statement is used in following verilog source.
  Source info:                     default:; // this should not happen

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ex_stage.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ex_stage.sv, 16
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ex_stage.sv, 16
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/instr_realign.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/instr_realign.sv, 22
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/instr_realign.sv, 22
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/btb.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/bht.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/ras.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/instr_scan.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/instr_queue.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/frontend.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/frontend.sv, 17
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/frontend.sv, 17
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/frontend.sv, 173
  Null statement is used in following verilog source.
  Source info:           4'b0000:; // regular instruction e.g.: no branch


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/frontend.sv, 215
  Null statement is used in following verilog source.
  Source info:           default:;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/id_stage.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_read_operands.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_read_operands.sv, 16
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_read_operands.sv, 16
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_read_operands.sv, 278
  Null statement is used in following verilog source.
  Source info:                 default:;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_stage.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_stage.sv, 16
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_stage.sv, 16
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_unit.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_store_unit.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_store_unit.sv, 15
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_store_unit.sv, 15
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_store_unit.sv, 268
  Null statement is used in following verilog source.
  Source info:             default: ;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_store_unit.sv, 326
  Null statement is used in following verilog source.
  Source info:                 default:;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/mmu.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/mmu.sv, 17
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/mmu.sv, 17
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/mult.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/mult.sv, 2
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/mult.sv, 2
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/multiplier.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/multiplier.sv, 17
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/multiplier.sv, 17
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/serdiv.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/serdiv.sv, 17
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/serdiv.sv, 17
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/perf_counters.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/perf_counters.sv, 15
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/perf_counters.sv, 15
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ptw.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ptw.sv, 17
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ptw.sv, 17
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ariane_regfile_ff.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/re_name.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/re_name.sv, 21
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/re_name.sv, 21
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 16
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 16
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/amo_buffer.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_unit.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_unit.sv, 15
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_unit.sv, 15
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv, 17
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv, 17
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/commit_stage.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/commit_stage.sv, 15
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/commit_stage.sv, 15
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv, 15
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv, 15
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv, 16
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: wt_cache_pkg::*

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 28
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 28
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 29
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: wt_cache_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 29
$unit
  Package 'wt_cache_pkg' already wildcard imported. 
  Ignoring wt_cache_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 16
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 16
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 17
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: wt_cache_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 17
$unit
  Package 'wt_cache_pkg' already wildcard imported. 
  Ignoring wt_cache_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 51
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 51
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 52
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: wt_cache_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 52
$unit
  Package 'wt_cache_pkg' already wildcard imported. 
  Ignoring wt_cache_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache.sv, 15
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache.sv, 15
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache.sv, 16
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: wt_cache_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache.sv, 16
$unit
  Package 'wt_cache_pkg' already wildcard imported. 
  Ignoring wt_cache_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 27
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 27
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 28
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: wt_cache_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 28
$unit
  Package 'wt_cache_pkg' already wildcard imported. 
  Ignoring wt_cache_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 51
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 51
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 52
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: wt_cache_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 52
$unit
  Package 'wt_cache_pkg' already wildcard imported. 
  Ignoring wt_cache_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 181
  Null statement is used in following verilog source.
  Source info:             ;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 186
  Null statement is used in following verilog source.
  Source info:         ;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 286
  Null statement is used in following verilog source.
  Source info:         ;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 21
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: ariane_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 21
$unit
  Package 'ariane_pkg' already wildcard imported. 
  Ignoring ariane_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 22
$unit
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.
  Package: wt_cache_pkg::*


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 22
$unit
  Package 'wt_cache_pkg' already wildcard imported. 
  Ignoring wt_cache_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/clint.sv'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/clint.sv, 103
  Null statement is used in following verilog source.
  Source info:                 default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/clint.sv, 125
  Null statement is used in following verilog source.
  Source info:                 default:;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv, 132
  Null statement is used in following verilog source.
  Source info:             default:;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv, 299
  Null statement is used in following verilog source.
  Source info:                 default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv, 324
  Null statement is used in following verilog source.
  Source info:                 dm::DMStatus:; // write are ignored to R/O 
  register


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv, 325
  Null statement is used in following verilog source.
  Source info:                 dm::Hartinfo:; // hartinfo is R/O


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv, 422
  Null statement is used in following verilog source.
  Source info:                 default:;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv, 232
  Null statement is used in following verilog source.
  Source info:                     default ;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv, 288
  Null statement is used in following verilog source.
  Source info:                     default: ;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_top.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_cdc.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_sba.sv'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_sba.sv, 111
  Null statement is used in following verilog source.
  Source info:                     default:;


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_sba.sv, 132
  Null statement is used in following verilog source.
  Source info:             default:;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/debug_rom/debug_rom.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/openpiton/ariane_verilog_wrap.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/openpiton/bootrom/baremetal/bootrom.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/openpiton/bootrom/linux/bootrom_linux.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_gateway.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_regmap.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb.sv'

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb.sv, 379
  Null statement is used in following verilog source.
  Source info:                 address      = ARADDR[APB_ADDR_WIDTH - 1:0];;

Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_w_buffer.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_b_buffer.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_slice_wrap.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_slice.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_single_slice.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_ar_buffer.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_r_buffer.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/fpga/src/axi_slice/src/axi_aw_buffer.sv'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_wrap.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_wrap.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/rf_l15_lruarray.tmp.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/rf_l15_mesi.tmp.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/rf_l15_lrsc_flag.tmp.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/rf_l15_wmt.tmp.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_cpxencoder.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/pcx_buffer.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/pcx_buffer.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/pcx_decoder.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/pcx_decoder.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3buffer.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3buffer.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3buffer.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc2decoder.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc2decoder.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_home_encoder.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_home_encoder.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_home_encoder.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_priority_encoder.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_priority_encoder.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_priority_encoder.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/pico_decoder.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/pico_decoder.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_picoencoder.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap_ucb_receiver.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap_ucb_receiver.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap_ucb_receiver.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap_ucb_transmitter.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap_ucb_transmitter.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap_ucb_transmitter.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/config_regs.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/config_regs.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/config_regs.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/dmbr_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/config_regs.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/cpx_arbitrator.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/tile.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/tile.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/dmbr_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/tile.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/tile.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/tile.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/ccx_l15_transducer.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/ccx_l15_transducer.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/ccx_l15_transducer.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/pico_l15_transducer.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_interface.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_interface.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_interface.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_interface_tap.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_interface_tap.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_interface_tap.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ucb_receiver.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ucb_receiver.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ucb_receiver.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ucb_transmitter.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ucb_transmitter.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ucb_transmitter.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/pll/rtl/clk_mux.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/pll/rtl/clk_se_to_diff.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/pll/rtl/pll_top.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/chip.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/chip.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/chip.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/chip.tmp.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/OCI.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/OCI.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/rtl/system.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/rtl/system.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/piton_system.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/rtl/system.v'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/include/mc_define.h'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/include/uart16550_define.vh'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/chipset/include/chipset_define.vh'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/chip_rst_seq.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/alarm_counter.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1r1w_wrapper.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/synchronizer.v'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/include/define.tmp.h'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/include/l2.tmp.h'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/include/l15.tmp.h'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/include/l15.tmp.h'.
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/include/lsu.tmp.h'
Parsing design file '/home/yc0769/ece475/proj/openpiton/piton/design/include/ifu.tmp.h'
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_intf.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_intf.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_intf.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/lsu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_intf.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_intf.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_intf.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/monitor.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/monitor.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/monitor.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/monitor.tmp.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_tasks.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_tasks.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_tasks.tmp.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 733
  Null statement is used in following verilog source.
  Source info:             @(posedge clk);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1809
  Null statement is used in following verilog source.
  Source info:                     @(posedge clk);

Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_task.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/tlu.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sas_task.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l_cache_mon.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l_cache_mon.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/thrfsm_mon.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/thrfsm_mon.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sparc_pipe_flow.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/sparc_pipe_flow.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/multicycle_mon.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/multicycle_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/multicycle_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/multicycle_mon.tmp.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/dmbr_mon.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/dmbr_define.v'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/dmbr_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/dmbr_mon.tmp.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_pcxandcpx.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_pcxandcpx.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_pcxandcpx.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_pcxandcpx.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1259
  Null statement is used in following verilog source.
  Source info:   repeat(100) @(posedge clk);

Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/lsu_mon.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/lsu_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/lsu_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/lsu_mon.tmp.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/lsu_mon2.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/lsu_mon2.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/lsu_mon2.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/lsu_mon2.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/lsu_mon2.tmp.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/exu_mon.v'
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/mask_mon.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/mask_mon.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_muxsel_mon.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_muxsel_mon.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/nukeint_mon.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/nukeint_mon.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/stb_ovfl_mon.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/stb_ovfl_mon.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/icache_mutex_mon.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/icache_mutex_mon.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/nc_inv_chk.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/ifu.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/nc_inv_chk.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tlu_mon.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tlu_mon.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/softint_mon.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/softint_mon.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/slam_init.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/slam_init.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/slam_init.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/slam_init.tmp.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 237
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);

Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l15.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/jtag_mon.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/jtag_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/jtag_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/jtag_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/jtag.vh'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/jtag_mon.tmp.v'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/jtag_mon.tmp.v, 86
  Null statement is used in following verilog source.
  Source info:                 repeat(5)@(posedge clk);

Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/l2.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v'.

Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v, 245
  Null statement is used in following verilog source.
  Source info:         repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v, 350
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v, 358
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v, 366
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v, 374
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v, 392
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v, 408
  Null statement is used in following verilog source.
  Source info:         repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v, 585
  Null statement is used in following verilog source.
  Source info:             repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v, 600
  Null statement is used in following verilog source.
  Source info:         repeat(5)@(posedge clk);


Lint-[NS] Null statement
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/l2_mon.tmp.v, 618
  Null statement is used in following verilog source.
  Source info:         repeat(5)@(posedge clk);

Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/async_fifo_mon.tmp.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/async_fifo_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/async_fifo_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/define.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/async_fifo_mon.tmp.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/async_fifo_mon.tmp.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/iob_mon.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/iob_mon.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/iob_mon.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/./cross_module.tmp.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/iob_mon.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_bus_in.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_bus_in.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_bus_out.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_bus_out.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_flow_2buf.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_flow_2buf.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_flow_2buf.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_flow_spi.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_flow_spi.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_flow_spi.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_noflow.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_noflow.v'.
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/iop.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_noflow.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/cluster_header.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/cluster_header.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/cluster_header_sync.v'
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/cluster_header_dup.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/cluster_header_dup.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/cluster_header_ctu.v'
Parsing included file '/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/../../../design/include/sys.h'.
Back to file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/cluster_header_ctu.v'.
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/synchronizer_asr.v'
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/synchronizer_asr_dup.v'
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/sync_pulse_synchronizer.v'
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/clk_gating_latch.v'
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/swrvr_dlib.v'
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/mul64.v'
Parsing library file '/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/swrvr_clib.v'
Top Level Modules:
       cmp_top

Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2342
control_mvp, "(i <= defs_div_sqrt_mvp::Iteration_unit_num_S)"
  A left 32-bit expression is compared to a right 2-bit expression.
  Comparing 'i' of type int
  with 'defs_div_sqrt_mvp::Iteration_unit_num_S' of type bit [1:0].


Warning-[UII-L] Interface not instantiated
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/register_interface/src/reg_intf.sv, 22
  Interface 'REG_BUS' defined in logic library 'work' is never instantiated in
  design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/axi_intf.sv, 106
  Interface 'AXI_BUS_ASYNC' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/axi_intf.sv, 188
  Interface 'AXI_LITE' defined in logic library 'work' is never instantiated 
  in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/axi_intf.sv, 264
  Interface 'AXI_ROUTING_RULES' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/axi_intf.sv, 286
  Interface 'AXI_ARBITRATION' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.

TimeScale is 1 ps / 1 ps

Lint-[TFIPC-L] Too few instance port connections
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v, 830
chipset_impl, "io_xbar_top_wrap io_xbar_noc2( .clk (chipset_clk),  .reset_in ((~chipset_rst_n)),  .myChipID (14'b10000000000000),  .myLocX (8'b0),  .myLocY (8'b0),  .dataIn_0 (chip_buf_xbar_noc2_data),  .validIn_0 (chip_buf_xbar_noc2_valid),  .yummyIn_0 (chip_buf_xbar_noc2_yummy),  .dataOut_0 (xbar_buf_chip_noc2_data),  .validOut_0 (xbar_buf_chip_noc2_valid),  .yummyOut_0 (xbar_buf_chip_noc2_yummy),  .dataIn_1 (mem_buf_xbar_noc2_data),  .validIn_1 (mem_buf_xbar_noc2_valid),  .yummyIn_1 (mem_buf_xbar_noc2_yummy),  .dataOut_1 (xbar_buf_mem_noc2_data),  .validOut_1 (xbar_buf_mem_noc2_valid),  .yummyOut_1 (xbar_buf_mem_noc2_yummy),  .dataIn_2 (iob_buf_xbar_noc2_data),  .validIn_2 (iob_buf_xbar_noc2_valid),  .yummyIn_2 (iob_buf_xbar_noc2_yummy),  .dataOut_2 (xbar_buf_iob_n ... "
  The above instance has fewer port connections than the module definition,
  output port 'thanksIn_7' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/yc0769/ece475/proj/openpiton/piton/design/rtl/system.v, 691
system, "chip chip( .slew (chip_io_slew),  .impsel1 (chip_io_impsel[0]),  .impsel2 (chip_io_impsel[1]),  .core_ref_clk (core_ref_clk),  .io_clk (io_clk),  .rst_n (chip_rst_n),  .pll_rst_n (pll_rst_n_full),  .clk_en (clk_en),  .pll_lock (pll_lock),  .pll_bypass (pll_bypass),  .pll_rangea (pll_rangea),  .clk_mux_sel (clk_mux_sel),  .jtag_clk (jtag_clk),  .jtag_rst_l (jtag_rst_n_full),  .jtag_modesel (jtag_modesel),  .jtag_datain (jtag_datain),  .jtag_dataout (jtag_dataout),  .async_mux (async_mux),  .intf_chip_data (intf_chip_data),  .intf_chip_channel (intf_chip_channel),  .intf_chip_credit_back (intf_chip_credit_back),  .chip_intf_data (chip_intf_data),  .chip_intf_channel (chip_intf_channel),  .chip_intf_credit_back (chip_intf_credit_back),  .ndmreset_i (ndmres ... "
  The above instance has fewer port connections than the module definition,
  input port 'oram_on' is not connected,
  input port 'oram_traffic_gen' is not connected,
  input port 'oram_dummy_gen' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/yc0769/ece475/proj/openpiton/piton/design/rtl/system.v, 913
system, "chipset chipset( .chipset_clk (chipset_clk),  .io_clk (io_clk),  .rst_n (chipset_rst_n),  .piton_prsnt_n (1'b0),  .piton_ready_n (1'b0),  .intf_chip_data (intf_chip_data),  .intf_chip_channel (intf_chip_channel),  .intf_chip_credit_back (intf_chip_credit_back),  .chip_intf_data (chip_intf_data),  .chip_intf_channel (chip_intf_channel),  .chip_intf_credit_back (chip_intf_credit_back),  .sw (sw),  .leds (leds),  .ndmreset_o (ndmreset),  .dmactive_o (dmactive),  .debug_req_o (debug_req),  .unavailable_i (unavailable),  .tck_i (tck_i),  .tms_i (tms_i),  .trst_ni (trst_ni),  .td_i (td_i),  .td_o (td_o),  .rtc_i (rtc),  .timer_irq_o (timer_irq),  .ipi_o (ipi),  .irq_o (irq));"
  The above instance has fewer port connections than the module definition,
  output port 'chipset_prsnt_n' is not connected.


Warning-[NCMUNCS] No condition matches in statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv, 87
  No condition matches in 'unique case' statement. 'default' specification is 
  missing. 
  See the SystemVerilog LRM(1800-2005), section 10.4.


Warning-[NCMUNCS] No condition matches in statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv, 87
  No condition matches in 'unique case' statement. 'default' specification is 
  missing. 
  See the SystemVerilog LRM(1800-2005), section 10.4.


Warning-[NCMUNCS] No condition matches in statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv, 87
  No condition matches in 'unique case' statement. 'default' specification is 
  missing. 
  See the SystemVerilog LRM(1800-2005), section 10.4.


Warning-[NCMUNCS] No condition matches in statement
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv, 87
  No condition matches in 'unique case' statement. 'default' specification is 
  missing. 
  See the SystemVerilog LRM(1800-2005), section 10.4.


Lint-[SVA-AECASR] Assertion evaluation can affect simulation results
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1982
"$cast(seq, o)"
  The assertion contains function call "$cast(seq, o)" which can have side 
  effects.
  Shutting of this assertion may cause change in simulation behavior.


Lint-[SVA-AECASR] Assertion evaluation can affect simulation results
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2022
"$cast(seq, o)"
  The assertion contains function call "$cast(seq, o)" which can have side 
  effects.
  Shutting of this assertion may cause change in simulation behavior.


Lint-[SVA-AECASR] Assertion evaluation can affect simulation results
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 1080
"$stop();"
  The assertion contains task call "$stop();" which can have side effects.
  Shutting of this assertion may cause change in simulation behavior.


Lint-[SVA-AECASR] Assertion evaluation can affect simulation results
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv, 239
"countSetBits(lu_hit)"
  The assertion contains function call "countSetBits(lu_hit)" which can have 
  side effects.
  Shutting of this assertion may cause change in simulation behavior.


Lint-[SVA-AECASR] Assertion evaluation can affect simulation results
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv, 240
"$stop();"
  The assertion contains task call "$stop();" which can have side effects.
  Shutting of this assertion may cause change in simulation behavior.


Lint-[SVA-AECASR] Assertion evaluation can affect simulation results
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv, 241
"countSetBits(replace_en)"
  The assertion contains function call "countSetBits(replace_en)" which can 
  have side effects.
  Shutting of this assertion may cause change in simulation behavior.


Lint-[SVA-AECASR] Assertion evaluation can affect simulation results
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv, 242
"$stop();"
  The assertion contains task call "$stop();" which can have side effects.
  Shutting of this assertion may cause change in simulation behavior.


Lint-[SVA-AECASR] Assertion evaluation can affect simulation results
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv, 225
"$stop();"
  The assertion contains task call "$stop();" which can have side effects.
  Shutting of this assertion may cause change in simulation behavior.


Lint-[SVA-AECASR] Assertion evaluation can affect simulation results
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv, 227
"$stop();"
  The assertion contains task call "$stop();" which can have side effects.
  Shutting of this assertion may cause change in simulation behavior.


Lint-[SVA-AECASR] Assertion evaluation can affect simulation results
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv, 160
"$stop();"
  The assertion contains task call "$stop();" which can have side effects.
  Shutting of this assertion may cause change in simulation behavior.


Lint-[SVA-AECASR] Assertion evaluation can affect simulation results
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv, 163
"$stop();"
  The assertion contains task call "$stop();" which can have side effects.
  Shutting of this assertion may cause change in simulation behavior.


Lint-[SVA-AECASR] Assertion evaluation can affect simulation results
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/instr_queue.sv, 351
"$stop();"
  The assertion contains task call "$stop();" which can have side effects.
  Shutting of this assertion may cause change in simulation behavior.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 176
"icache_dreq_o.vaddr"
  Non-sampled variable "icache_dreq_o.vaddr" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 176
"icache_dreq_o"
  Non-sampled variable "icache_dreq_o" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 176
"vaddr"
  Non-sampled variable "vaddr" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 176
"icache_dreq_o.data"
  Non-sampled variable "icache_dreq_o.data" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 176
"icache_dreq_o"
  Non-sampled variable "icache_dreq_o" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 176
"data"
  Non-sampled variable "data" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"dcache_req_ports_i[2].address_tag"
  Non-sampled variable "dcache_req_ports_i[2].address_tag" is used in action 
  block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"dcache_req_ports_i[2]"
  Non-sampled variable "dcache_req_ports_i[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"dcache_req_ports_i"
  Non-sampled variable "dcache_req_ports_i" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"address_tag"
  Non-sampled variable "address_tag" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"dcache_req_ports_i[2].address_index"
  Non-sampled variable "dcache_req_ports_i[2].address_index" is used in action
  block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"dcache_req_ports_i[2]"
  Non-sampled variable "dcache_req_ports_i[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"dcache_req_ports_i"
  Non-sampled variable "dcache_req_ports_i" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"address_index"
  Non-sampled variable "address_index" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"dcache_req_ports_i[2].data_be"
  Non-sampled variable "dcache_req_ports_i[2].data_be" is used in action block
  of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"dcache_req_ports_i[2]"
  Non-sampled variable "dcache_req_ports_i[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"dcache_req_ports_i"
  Non-sampled variable "dcache_req_ports_i" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"data_be"
  Non-sampled variable "data_be" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"dcache_req_ports_i[2].data_wdata"
  Non-sampled variable "dcache_req_ports_i[2].data_wdata" is used in action 
  block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"dcache_req_ports_i[2]"
  Non-sampled variable "dcache_req_ports_i[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"dcache_req_ports_i"
  Non-sampled variable "dcache_req_ports_i" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 181
"data_wdata"
  Non-sampled variable "data_wdata" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 188
"dcache_req_ports_o[0].data_rdata"
  Non-sampled variable "dcache_req_ports_o[0].data_rdata" is used in action 
  block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 188
"dcache_req_ports_o[0]"
  Non-sampled variable "dcache_req_ports_o[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 188
"dcache_req_ports_o"
  Non-sampled variable "dcache_req_ports_o" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 188
"data_rdata"
  Non-sampled variable "data_rdata" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 188
"dcache_req_ports_o[1].data_rdata"
  Non-sampled variable "dcache_req_ports_o[1].data_rdata" is used in action 
  block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 188
"dcache_req_ports_o[1]"
  Non-sampled variable "dcache_req_ports_o[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 188
"dcache_req_ports_o"
  Non-sampled variable "dcache_req_ports_o" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 188
"data_rdata"
  Non-sampled variable "data_rdata" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid[0]"
  Non-sampled variable "wbuffer_q[0].valid[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid"
  Non-sampled variable "wbuffer_q[0].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty[0]"
  Non-sampled variable "wbuffer_q[0].dirty[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty"
  Non-sampled variable "wbuffer_q[0].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock[0]"
  Non-sampled variable "wbuffer_q[0].txblock[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock"
  Non-sampled variable "wbuffer_q[0].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid[1]"
  Non-sampled variable "wbuffer_q[0].valid[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid"
  Non-sampled variable "wbuffer_q[0].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty[1]"
  Non-sampled variable "wbuffer_q[0].dirty[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty"
  Non-sampled variable "wbuffer_q[0].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock[1]"
  Non-sampled variable "wbuffer_q[0].txblock[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock"
  Non-sampled variable "wbuffer_q[0].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid[2]"
  Non-sampled variable "wbuffer_q[0].valid[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid"
  Non-sampled variable "wbuffer_q[0].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty[2]"
  Non-sampled variable "wbuffer_q[0].dirty[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty"
  Non-sampled variable "wbuffer_q[0].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock[2]"
  Non-sampled variable "wbuffer_q[0].txblock[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock"
  Non-sampled variable "wbuffer_q[0].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid[3]"
  Non-sampled variable "wbuffer_q[0].valid[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid"
  Non-sampled variable "wbuffer_q[0].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty[3]"
  Non-sampled variable "wbuffer_q[0].dirty[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty"
  Non-sampled variable "wbuffer_q[0].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock[3]"
  Non-sampled variable "wbuffer_q[0].txblock[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock"
  Non-sampled variable "wbuffer_q[0].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid[4]"
  Non-sampled variable "wbuffer_q[0].valid[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid"
  Non-sampled variable "wbuffer_q[0].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty[4]"
  Non-sampled variable "wbuffer_q[0].dirty[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty"
  Non-sampled variable "wbuffer_q[0].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock[4]"
  Non-sampled variable "wbuffer_q[0].txblock[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock"
  Non-sampled variable "wbuffer_q[0].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid[5]"
  Non-sampled variable "wbuffer_q[0].valid[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid"
  Non-sampled variable "wbuffer_q[0].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty[5]"
  Non-sampled variable "wbuffer_q[0].dirty[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty"
  Non-sampled variable "wbuffer_q[0].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock[5]"
  Non-sampled variable "wbuffer_q[0].txblock[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock"
  Non-sampled variable "wbuffer_q[0].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid[6]"
  Non-sampled variable "wbuffer_q[0].valid[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid"
  Non-sampled variable "wbuffer_q[0].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty[6]"
  Non-sampled variable "wbuffer_q[0].dirty[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty"
  Non-sampled variable "wbuffer_q[0].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock[6]"
  Non-sampled variable "wbuffer_q[0].txblock[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock"
  Non-sampled variable "wbuffer_q[0].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid[7]"
  Non-sampled variable "wbuffer_q[0].valid[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].valid"
  Non-sampled variable "wbuffer_q[0].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty[7]"
  Non-sampled variable "wbuffer_q[0].dirty[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].dirty"
  Non-sampled variable "wbuffer_q[0].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock[7]"
  Non-sampled variable "wbuffer_q[0].txblock[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0].txblock"
  Non-sampled variable "wbuffer_q[0].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[0]"
  Non-sampled variable "wbuffer_q[0]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid[0]"
  Non-sampled variable "wbuffer_q[1].valid[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid"
  Non-sampled variable "wbuffer_q[1].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty[0]"
  Non-sampled variable "wbuffer_q[1].dirty[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty"
  Non-sampled variable "wbuffer_q[1].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock[0]"
  Non-sampled variable "wbuffer_q[1].txblock[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock"
  Non-sampled variable "wbuffer_q[1].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid[1]"
  Non-sampled variable "wbuffer_q[1].valid[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid"
  Non-sampled variable "wbuffer_q[1].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty[1]"
  Non-sampled variable "wbuffer_q[1].dirty[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty"
  Non-sampled variable "wbuffer_q[1].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock[1]"
  Non-sampled variable "wbuffer_q[1].txblock[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock"
  Non-sampled variable "wbuffer_q[1].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid[2]"
  Non-sampled variable "wbuffer_q[1].valid[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid"
  Non-sampled variable "wbuffer_q[1].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty[2]"
  Non-sampled variable "wbuffer_q[1].dirty[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty"
  Non-sampled variable "wbuffer_q[1].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock[2]"
  Non-sampled variable "wbuffer_q[1].txblock[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock"
  Non-sampled variable "wbuffer_q[1].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid[3]"
  Non-sampled variable "wbuffer_q[1].valid[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid"
  Non-sampled variable "wbuffer_q[1].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty[3]"
  Non-sampled variable "wbuffer_q[1].dirty[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty"
  Non-sampled variable "wbuffer_q[1].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock[3]"
  Non-sampled variable "wbuffer_q[1].txblock[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock"
  Non-sampled variable "wbuffer_q[1].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid[4]"
  Non-sampled variable "wbuffer_q[1].valid[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid"
  Non-sampled variable "wbuffer_q[1].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty[4]"
  Non-sampled variable "wbuffer_q[1].dirty[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty"
  Non-sampled variable "wbuffer_q[1].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock[4]"
  Non-sampled variable "wbuffer_q[1].txblock[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock"
  Non-sampled variable "wbuffer_q[1].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid[5]"
  Non-sampled variable "wbuffer_q[1].valid[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid"
  Non-sampled variable "wbuffer_q[1].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty[5]"
  Non-sampled variable "wbuffer_q[1].dirty[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty"
  Non-sampled variable "wbuffer_q[1].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock[5]"
  Non-sampled variable "wbuffer_q[1].txblock[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock"
  Non-sampled variable "wbuffer_q[1].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid[6]"
  Non-sampled variable "wbuffer_q[1].valid[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid"
  Non-sampled variable "wbuffer_q[1].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty[6]"
  Non-sampled variable "wbuffer_q[1].dirty[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty"
  Non-sampled variable "wbuffer_q[1].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock[6]"
  Non-sampled variable "wbuffer_q[1].txblock[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock"
  Non-sampled variable "wbuffer_q[1].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid[7]"
  Non-sampled variable "wbuffer_q[1].valid[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].valid"
  Non-sampled variable "wbuffer_q[1].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty[7]"
  Non-sampled variable "wbuffer_q[1].dirty[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].dirty"
  Non-sampled variable "wbuffer_q[1].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock[7]"
  Non-sampled variable "wbuffer_q[1].txblock[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1].txblock"
  Non-sampled variable "wbuffer_q[1].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[1]"
  Non-sampled variable "wbuffer_q[1]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid[0]"
  Non-sampled variable "wbuffer_q[2].valid[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid"
  Non-sampled variable "wbuffer_q[2].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty[0]"
  Non-sampled variable "wbuffer_q[2].dirty[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty"
  Non-sampled variable "wbuffer_q[2].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock[0]"
  Non-sampled variable "wbuffer_q[2].txblock[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock"
  Non-sampled variable "wbuffer_q[2].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid[1]"
  Non-sampled variable "wbuffer_q[2].valid[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid"
  Non-sampled variable "wbuffer_q[2].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty[1]"
  Non-sampled variable "wbuffer_q[2].dirty[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty"
  Non-sampled variable "wbuffer_q[2].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock[1]"
  Non-sampled variable "wbuffer_q[2].txblock[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock"
  Non-sampled variable "wbuffer_q[2].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid[2]"
  Non-sampled variable "wbuffer_q[2].valid[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid"
  Non-sampled variable "wbuffer_q[2].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty[2]"
  Non-sampled variable "wbuffer_q[2].dirty[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty"
  Non-sampled variable "wbuffer_q[2].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock[2]"
  Non-sampled variable "wbuffer_q[2].txblock[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock"
  Non-sampled variable "wbuffer_q[2].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid[3]"
  Non-sampled variable "wbuffer_q[2].valid[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid"
  Non-sampled variable "wbuffer_q[2].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty[3]"
  Non-sampled variable "wbuffer_q[2].dirty[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty"
  Non-sampled variable "wbuffer_q[2].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock[3]"
  Non-sampled variable "wbuffer_q[2].txblock[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock"
  Non-sampled variable "wbuffer_q[2].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid[4]"
  Non-sampled variable "wbuffer_q[2].valid[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid"
  Non-sampled variable "wbuffer_q[2].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty[4]"
  Non-sampled variable "wbuffer_q[2].dirty[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty"
  Non-sampled variable "wbuffer_q[2].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock[4]"
  Non-sampled variable "wbuffer_q[2].txblock[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock"
  Non-sampled variable "wbuffer_q[2].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid[5]"
  Non-sampled variable "wbuffer_q[2].valid[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid"
  Non-sampled variable "wbuffer_q[2].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty[5]"
  Non-sampled variable "wbuffer_q[2].dirty[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty"
  Non-sampled variable "wbuffer_q[2].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock[5]"
  Non-sampled variable "wbuffer_q[2].txblock[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock"
  Non-sampled variable "wbuffer_q[2].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid[6]"
  Non-sampled variable "wbuffer_q[2].valid[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid"
  Non-sampled variable "wbuffer_q[2].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty[6]"
  Non-sampled variable "wbuffer_q[2].dirty[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty"
  Non-sampled variable "wbuffer_q[2].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock[6]"
  Non-sampled variable "wbuffer_q[2].txblock[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock"
  Non-sampled variable "wbuffer_q[2].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid[7]"
  Non-sampled variable "wbuffer_q[2].valid[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].valid"
  Non-sampled variable "wbuffer_q[2].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty[7]"
  Non-sampled variable "wbuffer_q[2].dirty[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].dirty"
  Non-sampled variable "wbuffer_q[2].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock[7]"
  Non-sampled variable "wbuffer_q[2].txblock[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2].txblock"
  Non-sampled variable "wbuffer_q[2].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[2]"
  Non-sampled variable "wbuffer_q[2]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid[0]"
  Non-sampled variable "wbuffer_q[3].valid[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid"
  Non-sampled variable "wbuffer_q[3].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty[0]"
  Non-sampled variable "wbuffer_q[3].dirty[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty"
  Non-sampled variable "wbuffer_q[3].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock[0]"
  Non-sampled variable "wbuffer_q[3].txblock[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock"
  Non-sampled variable "wbuffer_q[3].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid[1]"
  Non-sampled variable "wbuffer_q[3].valid[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid"
  Non-sampled variable "wbuffer_q[3].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty[1]"
  Non-sampled variable "wbuffer_q[3].dirty[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty"
  Non-sampled variable "wbuffer_q[3].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock[1]"
  Non-sampled variable "wbuffer_q[3].txblock[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock"
  Non-sampled variable "wbuffer_q[3].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid[2]"
  Non-sampled variable "wbuffer_q[3].valid[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid"
  Non-sampled variable "wbuffer_q[3].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty[2]"
  Non-sampled variable "wbuffer_q[3].dirty[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty"
  Non-sampled variable "wbuffer_q[3].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock[2]"
  Non-sampled variable "wbuffer_q[3].txblock[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock"
  Non-sampled variable "wbuffer_q[3].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid[3]"
  Non-sampled variable "wbuffer_q[3].valid[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid"
  Non-sampled variable "wbuffer_q[3].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty[3]"
  Non-sampled variable "wbuffer_q[3].dirty[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty"
  Non-sampled variable "wbuffer_q[3].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock[3]"
  Non-sampled variable "wbuffer_q[3].txblock[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock"
  Non-sampled variable "wbuffer_q[3].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid[4]"
  Non-sampled variable "wbuffer_q[3].valid[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid"
  Non-sampled variable "wbuffer_q[3].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty[4]"
  Non-sampled variable "wbuffer_q[3].dirty[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty"
  Non-sampled variable "wbuffer_q[3].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock[4]"
  Non-sampled variable "wbuffer_q[3].txblock[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock"
  Non-sampled variable "wbuffer_q[3].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid[5]"
  Non-sampled variable "wbuffer_q[3].valid[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid"
  Non-sampled variable "wbuffer_q[3].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty[5]"
  Non-sampled variable "wbuffer_q[3].dirty[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty"
  Non-sampled variable "wbuffer_q[3].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock[5]"
  Non-sampled variable "wbuffer_q[3].txblock[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock"
  Non-sampled variable "wbuffer_q[3].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid[6]"
  Non-sampled variable "wbuffer_q[3].valid[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid"
  Non-sampled variable "wbuffer_q[3].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty[6]"
  Non-sampled variable "wbuffer_q[3].dirty[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty"
  Non-sampled variable "wbuffer_q[3].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock[6]"
  Non-sampled variable "wbuffer_q[3].txblock[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock"
  Non-sampled variable "wbuffer_q[3].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid[7]"
  Non-sampled variable "wbuffer_q[3].valid[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].valid"
  Non-sampled variable "wbuffer_q[3].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty[7]"
  Non-sampled variable "wbuffer_q[3].dirty[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].dirty"
  Non-sampled variable "wbuffer_q[3].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock[7]"
  Non-sampled variable "wbuffer_q[3].txblock[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3].txblock"
  Non-sampled variable "wbuffer_q[3].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[3]"
  Non-sampled variable "wbuffer_q[3]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid[0]"
  Non-sampled variable "wbuffer_q[4].valid[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid"
  Non-sampled variable "wbuffer_q[4].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty[0]"
  Non-sampled variable "wbuffer_q[4].dirty[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty"
  Non-sampled variable "wbuffer_q[4].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock[0]"
  Non-sampled variable "wbuffer_q[4].txblock[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock"
  Non-sampled variable "wbuffer_q[4].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid[1]"
  Non-sampled variable "wbuffer_q[4].valid[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid"
  Non-sampled variable "wbuffer_q[4].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty[1]"
  Non-sampled variable "wbuffer_q[4].dirty[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty"
  Non-sampled variable "wbuffer_q[4].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock[1]"
  Non-sampled variable "wbuffer_q[4].txblock[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock"
  Non-sampled variable "wbuffer_q[4].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid[2]"
  Non-sampled variable "wbuffer_q[4].valid[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid"
  Non-sampled variable "wbuffer_q[4].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty[2]"
  Non-sampled variable "wbuffer_q[4].dirty[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty"
  Non-sampled variable "wbuffer_q[4].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock[2]"
  Non-sampled variable "wbuffer_q[4].txblock[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock"
  Non-sampled variable "wbuffer_q[4].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid[3]"
  Non-sampled variable "wbuffer_q[4].valid[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid"
  Non-sampled variable "wbuffer_q[4].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty[3]"
  Non-sampled variable "wbuffer_q[4].dirty[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty"
  Non-sampled variable "wbuffer_q[4].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock[3]"
  Non-sampled variable "wbuffer_q[4].txblock[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock"
  Non-sampled variable "wbuffer_q[4].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid[4]"
  Non-sampled variable "wbuffer_q[4].valid[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid"
  Non-sampled variable "wbuffer_q[4].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty[4]"
  Non-sampled variable "wbuffer_q[4].dirty[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty"
  Non-sampled variable "wbuffer_q[4].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock[4]"
  Non-sampled variable "wbuffer_q[4].txblock[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock"
  Non-sampled variable "wbuffer_q[4].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid[5]"
  Non-sampled variable "wbuffer_q[4].valid[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid"
  Non-sampled variable "wbuffer_q[4].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty[5]"
  Non-sampled variable "wbuffer_q[4].dirty[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty"
  Non-sampled variable "wbuffer_q[4].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock[5]"
  Non-sampled variable "wbuffer_q[4].txblock[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock"
  Non-sampled variable "wbuffer_q[4].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid[6]"
  Non-sampled variable "wbuffer_q[4].valid[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid"
  Non-sampled variable "wbuffer_q[4].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty[6]"
  Non-sampled variable "wbuffer_q[4].dirty[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty"
  Non-sampled variable "wbuffer_q[4].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock[6]"
  Non-sampled variable "wbuffer_q[4].txblock[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock"
  Non-sampled variable "wbuffer_q[4].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid[7]"
  Non-sampled variable "wbuffer_q[4].valid[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].valid"
  Non-sampled variable "wbuffer_q[4].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty[7]"
  Non-sampled variable "wbuffer_q[4].dirty[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].dirty"
  Non-sampled variable "wbuffer_q[4].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock[7]"
  Non-sampled variable "wbuffer_q[4].txblock[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4].txblock"
  Non-sampled variable "wbuffer_q[4].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[4]"
  Non-sampled variable "wbuffer_q[4]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid[0]"
  Non-sampled variable "wbuffer_q[5].valid[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid"
  Non-sampled variable "wbuffer_q[5].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty[0]"
  Non-sampled variable "wbuffer_q[5].dirty[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty"
  Non-sampled variable "wbuffer_q[5].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock[0]"
  Non-sampled variable "wbuffer_q[5].txblock[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock"
  Non-sampled variable "wbuffer_q[5].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid[1]"
  Non-sampled variable "wbuffer_q[5].valid[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid"
  Non-sampled variable "wbuffer_q[5].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty[1]"
  Non-sampled variable "wbuffer_q[5].dirty[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty"
  Non-sampled variable "wbuffer_q[5].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock[1]"
  Non-sampled variable "wbuffer_q[5].txblock[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock"
  Non-sampled variable "wbuffer_q[5].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid[2]"
  Non-sampled variable "wbuffer_q[5].valid[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid"
  Non-sampled variable "wbuffer_q[5].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty[2]"
  Non-sampled variable "wbuffer_q[5].dirty[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty"
  Non-sampled variable "wbuffer_q[5].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock[2]"
  Non-sampled variable "wbuffer_q[5].txblock[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock"
  Non-sampled variable "wbuffer_q[5].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid[3]"
  Non-sampled variable "wbuffer_q[5].valid[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid"
  Non-sampled variable "wbuffer_q[5].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty[3]"
  Non-sampled variable "wbuffer_q[5].dirty[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty"
  Non-sampled variable "wbuffer_q[5].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock[3]"
  Non-sampled variable "wbuffer_q[5].txblock[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock"
  Non-sampled variable "wbuffer_q[5].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid[4]"
  Non-sampled variable "wbuffer_q[5].valid[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid"
  Non-sampled variable "wbuffer_q[5].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty[4]"
  Non-sampled variable "wbuffer_q[5].dirty[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty"
  Non-sampled variable "wbuffer_q[5].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock[4]"
  Non-sampled variable "wbuffer_q[5].txblock[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock"
  Non-sampled variable "wbuffer_q[5].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid[5]"
  Non-sampled variable "wbuffer_q[5].valid[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid"
  Non-sampled variable "wbuffer_q[5].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty[5]"
  Non-sampled variable "wbuffer_q[5].dirty[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty"
  Non-sampled variable "wbuffer_q[5].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock[5]"
  Non-sampled variable "wbuffer_q[5].txblock[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock"
  Non-sampled variable "wbuffer_q[5].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid[6]"
  Non-sampled variable "wbuffer_q[5].valid[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid"
  Non-sampled variable "wbuffer_q[5].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty[6]"
  Non-sampled variable "wbuffer_q[5].dirty[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty"
  Non-sampled variable "wbuffer_q[5].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock[6]"
  Non-sampled variable "wbuffer_q[5].txblock[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock"
  Non-sampled variable "wbuffer_q[5].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid[7]"
  Non-sampled variable "wbuffer_q[5].valid[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].valid"
  Non-sampled variable "wbuffer_q[5].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty[7]"
  Non-sampled variable "wbuffer_q[5].dirty[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].dirty"
  Non-sampled variable "wbuffer_q[5].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock[7]"
  Non-sampled variable "wbuffer_q[5].txblock[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5].txblock"
  Non-sampled variable "wbuffer_q[5].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[5]"
  Non-sampled variable "wbuffer_q[5]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid[0]"
  Non-sampled variable "wbuffer_q[6].valid[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid"
  Non-sampled variable "wbuffer_q[6].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty[0]"
  Non-sampled variable "wbuffer_q[6].dirty[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty"
  Non-sampled variable "wbuffer_q[6].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock[0]"
  Non-sampled variable "wbuffer_q[6].txblock[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock"
  Non-sampled variable "wbuffer_q[6].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid[1]"
  Non-sampled variable "wbuffer_q[6].valid[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid"
  Non-sampled variable "wbuffer_q[6].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty[1]"
  Non-sampled variable "wbuffer_q[6].dirty[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty"
  Non-sampled variable "wbuffer_q[6].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock[1]"
  Non-sampled variable "wbuffer_q[6].txblock[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock"
  Non-sampled variable "wbuffer_q[6].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid[2]"
  Non-sampled variable "wbuffer_q[6].valid[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid"
  Non-sampled variable "wbuffer_q[6].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty[2]"
  Non-sampled variable "wbuffer_q[6].dirty[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty"
  Non-sampled variable "wbuffer_q[6].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock[2]"
  Non-sampled variable "wbuffer_q[6].txblock[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock"
  Non-sampled variable "wbuffer_q[6].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid[3]"
  Non-sampled variable "wbuffer_q[6].valid[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid"
  Non-sampled variable "wbuffer_q[6].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty[3]"
  Non-sampled variable "wbuffer_q[6].dirty[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty"
  Non-sampled variable "wbuffer_q[6].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock[3]"
  Non-sampled variable "wbuffer_q[6].txblock[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock"
  Non-sampled variable "wbuffer_q[6].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid[4]"
  Non-sampled variable "wbuffer_q[6].valid[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid"
  Non-sampled variable "wbuffer_q[6].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty[4]"
  Non-sampled variable "wbuffer_q[6].dirty[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty"
  Non-sampled variable "wbuffer_q[6].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock[4]"
  Non-sampled variable "wbuffer_q[6].txblock[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock"
  Non-sampled variable "wbuffer_q[6].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid[5]"
  Non-sampled variable "wbuffer_q[6].valid[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid"
  Non-sampled variable "wbuffer_q[6].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty[5]"
  Non-sampled variable "wbuffer_q[6].dirty[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty"
  Non-sampled variable "wbuffer_q[6].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock[5]"
  Non-sampled variable "wbuffer_q[6].txblock[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock"
  Non-sampled variable "wbuffer_q[6].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid[6]"
  Non-sampled variable "wbuffer_q[6].valid[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid"
  Non-sampled variable "wbuffer_q[6].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty[6]"
  Non-sampled variable "wbuffer_q[6].dirty[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty"
  Non-sampled variable "wbuffer_q[6].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock[6]"
  Non-sampled variable "wbuffer_q[6].txblock[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock"
  Non-sampled variable "wbuffer_q[6].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid[7]"
  Non-sampled variable "wbuffer_q[6].valid[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].valid"
  Non-sampled variable "wbuffer_q[6].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty[7]"
  Non-sampled variable "wbuffer_q[6].dirty[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].dirty"
  Non-sampled variable "wbuffer_q[6].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock[7]"
  Non-sampled variable "wbuffer_q[6].txblock[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6].txblock"
  Non-sampled variable "wbuffer_q[6].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[6]"
  Non-sampled variable "wbuffer_q[6]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid[0]"
  Non-sampled variable "wbuffer_q[7].valid[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid"
  Non-sampled variable "wbuffer_q[7].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty[0]"
  Non-sampled variable "wbuffer_q[7].dirty[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty"
  Non-sampled variable "wbuffer_q[7].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock[0]"
  Non-sampled variable "wbuffer_q[7].txblock[0]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock"
  Non-sampled variable "wbuffer_q[7].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid[1]"
  Non-sampled variable "wbuffer_q[7].valid[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid"
  Non-sampled variable "wbuffer_q[7].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty[1]"
  Non-sampled variable "wbuffer_q[7].dirty[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty"
  Non-sampled variable "wbuffer_q[7].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock[1]"
  Non-sampled variable "wbuffer_q[7].txblock[1]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock"
  Non-sampled variable "wbuffer_q[7].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid[2]"
  Non-sampled variable "wbuffer_q[7].valid[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid"
  Non-sampled variable "wbuffer_q[7].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty[2]"
  Non-sampled variable "wbuffer_q[7].dirty[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty"
  Non-sampled variable "wbuffer_q[7].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock[2]"
  Non-sampled variable "wbuffer_q[7].txblock[2]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock"
  Non-sampled variable "wbuffer_q[7].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid[3]"
  Non-sampled variable "wbuffer_q[7].valid[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid"
  Non-sampled variable "wbuffer_q[7].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty[3]"
  Non-sampled variable "wbuffer_q[7].dirty[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty"
  Non-sampled variable "wbuffer_q[7].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock[3]"
  Non-sampled variable "wbuffer_q[7].txblock[3]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock"
  Non-sampled variable "wbuffer_q[7].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid[4]"
  Non-sampled variable "wbuffer_q[7].valid[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid"
  Non-sampled variable "wbuffer_q[7].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty[4]"
  Non-sampled variable "wbuffer_q[7].dirty[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty"
  Non-sampled variable "wbuffer_q[7].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock[4]"
  Non-sampled variable "wbuffer_q[7].txblock[4]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock"
  Non-sampled variable "wbuffer_q[7].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid[5]"
  Non-sampled variable "wbuffer_q[7].valid[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid"
  Non-sampled variable "wbuffer_q[7].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty[5]"
  Non-sampled variable "wbuffer_q[7].dirty[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty"
  Non-sampled variable "wbuffer_q[7].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock[5]"
  Non-sampled variable "wbuffer_q[7].txblock[5]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock"
  Non-sampled variable "wbuffer_q[7].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid[6]"
  Non-sampled variable "wbuffer_q[7].valid[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid"
  Non-sampled variable "wbuffer_q[7].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty[6]"
  Non-sampled variable "wbuffer_q[7].dirty[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty"
  Non-sampled variable "wbuffer_q[7].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock[6]"
  Non-sampled variable "wbuffer_q[7].txblock[6]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock"
  Non-sampled variable "wbuffer_q[7].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid[7]"
  Non-sampled variable "wbuffer_q[7].valid[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].valid"
  Non-sampled variable "wbuffer_q[7].valid" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"valid"
  Non-sampled variable "valid" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty[7]"
  Non-sampled variable "wbuffer_q[7].dirty[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].dirty"
  Non-sampled variable "wbuffer_q[7].dirty" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"dirty"
  Non-sampled variable "dirty" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock[7]"
  Non-sampled variable "wbuffer_q[7].txblock[7]" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7].txblock"
  Non-sampled variable "wbuffer_q[7].txblock" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q[7]"
  Non-sampled variable "wbuffer_q[7]" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"wbuffer_q"
  Non-sampled variable "wbuffer_q" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 548
"txblock"
  Non-sampled variable "txblock" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 369
"l15_rtrn_i.l15_returntype"
  Non-sampled variable "l15_rtrn_i.l15_returntype" is used in action block of 
  assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 369
"l15_rtrn_i"
  Non-sampled variable "l15_rtrn_i" is used in action block of assertion.


Lint-[SVA-NSVU] Non-sampled variable used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 369
"l15_returntype"
  Non-sampled variable "l15_returntype" is used in action block of assertion.


Lint-[SVA-AEM] Antecedent empty match
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 397
scoreboard
  The antecedent ((wt_valid_i[0] && wt_valid_i[0]) && (0 != 0)) in assertion 
  has a potential empty match.


Lint-[SVA-AEM] Antecedent empty match
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 397
scoreboard
  The antecedent ((wt_valid_i[1] && wt_valid_i[1]) && (1 != 1)) in assertion 
  has a potential empty match.


Lint-[SVA-AEM] Antecedent empty match
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 397
scoreboard
  The antecedent ((wt_valid_i[2] && wt_valid_i[2]) && (2 != 2)) in assertion 
  has a potential empty match.


Lint-[SVA-AEM] Antecedent empty match
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 397
scoreboard
  The antecedent ((wt_valid_i[3] && wt_valid_i[3]) && (3 != 3)) in assertion 
  has a potential empty match.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_unit.sv, 382
load_unit, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_unit.sv, 384
load_unit, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_unit.sv, 386
load_unit, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv, 261
wt_dcache_ctrl, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_sba.sv, 166
dm_sba, "(dmactive_i !== 1'b0)"
  Complex (dmactive_i !== 1'b0) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv, 589
dm_csrs, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/instr_queue.sv, 345
instr_queue, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 375
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 379
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 383
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 388
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 174
wt_cache_subsystem, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 179
wt_cache_subsystem, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 186
wt_cache_subsystem, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 186
wt_cache_subsystem, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 509
wt_icache, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 513
wt_icache, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 517
wt_icache, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 521
wt_icache, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 548
wt_icache, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache.sv, 314
wt_dcache, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 541
wt_dcache_missunit, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 545
wt_dcache_missunit, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 549
wt_dcache_missunit, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 516
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 520
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 524
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 528
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 532
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 536
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 540
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 315
wt_dcache_mem, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 319
wt_dcache_mem, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 323
wt_dcache_mem, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 350
wt_dcache_mem, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 352
wt_l15_adapter, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 359
wt_l15_adapter, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 363
wt_l15_adapter, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 367
wt_l15_adapter, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 371
wt_l15_adapter, "(!rst_ni)"
  Complex (!rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 118
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 124
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 118
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 124
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree, "((!rst_ni) || flush_i)"
  Complex ((!rst_ni) || flush_i) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[SVA-CE] Complex expression found
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3, "(~rst_ni)"
  Complex (~rst_ni) expression is used with assert property.


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_builtin.svh, 198
vcs_paramclassrepository, "(this.l_kind > this.l_exhaustive_seq_kind)"
  A left 10-bit expression is compared to a right 32-bit expression.
  Comparing 'this.l_kind' of type bit [9:0]
  with 'this.l_exhaustive_seq_kind' of type int unsigned.


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_builtin.svh, 199
vcs_paramclassrepository, "(this.l_kind < this.max_kind)"
  A left 10-bit expression is compared to a right 32-bit expression.
  Comparing 'this.l_kind' of type bit [9:0]
  with 'this.max_kind' of type int unsigned.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_sequence.svh, 151
vcs_paramclassrepository, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_sequence.svh, 151
vcs_paramclassrepository, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 303
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rw.value[0] = this.m_idx;
  Expression: rw.value[0]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_bit_bash_seq.svh, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: dc_mask = 0;
  Expression: dc_mask


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_bit_bash_seq.svh, 105
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 32-bit LHS target:
  Source info: dc = (fields[k].get_compare() == UVM_NO_CHECK);
  Expression: dc


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_bit_bash_seq.svh, 126
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dc_mask[next_lsb] = dc;
  Expression: dc_mask[next_lsb]


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh, 125
vcs_paramclassrepository, "(k < this.mem.get_size())"
  A left 32-bit expression is compared to a right 64-bit expression.
  Comparing 'k' of type int
  with 'this.mem.get_size()' of type longint unsigned.


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh, 141
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: exp = ((~(k - 1)) & ((1'b1 << n_bits) - 1));
  Expression: exp


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh, 156
vcs_paramclassrepository, "(k == (this.mem.get_size() - 1))"
  A left 32-bit expression is compared to a right 64-bit expression.
  Comparing 'k' of type int
  with '(this.mem.get_size() - 1)' of type bit [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_walk_seq.svh, 163
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: exp = ((~k) & ((1'b1 << n_bits) - 1));
  Expression: exp


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_mem_access_seq.svh, 111
vcs_paramclassrepository, "(k < this.mem.get_size())"
  A left 32-bit expression is compared to a right 64-bit expression.
  Comparing 'k' of type int
  with 'this.mem.get_size()' of type longint unsigned.


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_shared_access_seq.svh, 96
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: other_mask = 0;
  Expression: other_mask


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_shared_access_seq.svh, 115
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: wo = 0;
  Expression: wo


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_shared_access_seq.svh, 268
vcs_paramclassrepository, "(offset < this.mem.get_size())"
  A left 32-bit expression is compared to a right 64-bit expression.
  Comparing 'offset' of type int
  with 'this.mem.get_size()' of type longint unsigned.


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_shared_access_seq.svh, 315
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: exp = 0;
  Expression: exp


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_shared_access_seq.svh, 318
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: exp &= ((1 << this.mem.get_n_bits()) - 1);
  Expression: exp


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_registry.svh, 133
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replace = 1;
  Expression: replace


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_registry.svh, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replace = 1;
  Expression: replace


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_registry.svh, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replace = 1;
  Expression: replace


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_registry.svh, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replace = 1;
  Expression: replace


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_spell_chkr.svh, 165
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 32-bit LHS target:
  Source info: cost = (!(s[(i - 1)] == t[(j - 1)]));
  Expression: cost


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh, 83
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh, 104
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_specializations.svh, 121
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_db.svh, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_db.svh, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_db.svh, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_db.svh, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_db.svh, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_db.svh, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource_db.svh, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: exists = 1;
  Expression: exists


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: spell_chk = 0;
  Expression: spell_chk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: exists = 1;
  Expression: exists


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: spell_chk = 0;
  Expression: spell_chk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: exists = 1;
  Expression: exists


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: spell_chk = 0;
  Expression: spell_chk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: exists = 1;
  Expression: exists


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: spell_chk = 0;
  Expression: spell_chk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: exists = 1;
  Expression: exists


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: spell_chk = 0;
  Expression: spell_chk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: exists = 1;
  Expression: exists


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: spell_chk = 0;
  Expression: spell_chk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: exists = 1;
  Expression: exists


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: spell_chk = 0;
  Expression: spell_chk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: exists = 1;
  Expression: exists


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: spell_chk = 0;
  Expression: spell_chk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: exists = 1;
  Expression: exists


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_config_db.svh, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: spell_chk = 0;
  Expression: spell_chk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_callback.svh, 253
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: warned = m_cb_find_name(this.m_t_inst.m_tw_cb_q, cb.get_name(),
  "type");
  Expression: warned


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_callback.svh, 296
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: m_delete_tw_cbs = 1;
  Expression: m_delete_tw_cbs


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_callback.svh, 309
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: m_delete_tw_cbs = 1;
  Expression: m_delete_tw_cbs


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_callback.svh, 778
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: found = 1;
  Expression: found


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm_fifos.svh, 176
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: r = 1;
  Expression: r


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm1/uvm_tlm_fifos.svh, 176
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: r = 1;
  Expression: r


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_param_base.svh, 67
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rerandomize = 0;
  Expression: rerandomize


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_param_base.svh, 269
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rerandomize = 0;
  Expression: rerandomize


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_param_base.svh, 67
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rerandomize = 0;
  Expression: rerandomize


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_param_base.svh, 269
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rerandomize = 0;
  Expression: rerandomize


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence.svh, 56
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rerandomize = 0;
  Expression: rerandomize


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence.svh, 56
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rerandomize = 0;
  Expression: rerandomize


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_builtin.svh, 117
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: do_compare = 1;
  Expression: do_compare


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_builtin.svh, 220
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: do_compare = 1;
  Expression: do_compare


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, 56
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: sz = this.__m_uvm_status_container.packer.unpack_field_int(32);
  Expression: sz


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, 56
  Width mismatch between LHS and RHS is found in assignment:
  The following 4096-bit wide expression is assigned to a 32-bit LHS target:
  Source info: sz = uvm_pkg::uvm_object::__m_uvm_status_container.bitstream;
  Expression: sz


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_trace_item.svh, 588
$unit, "(this.rd == 'b0)"
  A left 5-bit expression is compared to a right 32-bit expression.
  Comparing 'this.rd' of type logic [4:0]
  with ''b0' of type bit [31:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_trace_item.svh, 588
$unit, "(this.rs1 == 'b1)"
  A left 5-bit expression is compared to a right 32-bit expression.
  Comparing 'this.rs1' of type logic [4:0]
  with ''b1' of type bit [31:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_trace_item.svh, 588
$unit, "(this.rs1 == 'h00000005)"
  A left 5-bit expression is compared to a right 32-bit expression.
  Comparing 'this.rs1' of type logic [4:0]
  with ''h00000005' of type bit [31:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_trace_item.svh, 591
$unit, "(this.rd == 'b0)"
  A left 5-bit expression is compared to a right 32-bit expression.
  Comparing 'this.rd' of type logic [4:0]
  with ''b0' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object_globals.svh, 25
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_start_uvm_declarations = 1;
  Expression: uvm_start_uvm_declarations


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 36
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_uvm_factory_trace_checked = 0;
  Expression: is_uvm_factory_trace_checked


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 37
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_verdi_trace_fac = 0;
  Expression: is_verdi_trace_fac


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1698
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::is_verdi_trace_dht_used_by_sep.result = 0;
  Expression: uvm_pkg::is_verdi_trace_dht_used_by_sep.result


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1716
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::is_verdi_trace_dht_used.is_verdi_trace_dht = 0;
  Expression: uvm_pkg::is_verdi_trace_dht_used.is_verdi_trace_dht


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1717
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::is_verdi_trace_dht_used.is_verdi_trace_dht_checked = 
  0;
  Expression: uvm_pkg::is_verdi_trace_dht_used.is_verdi_trace_dht_checked


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1732
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::is_verdi_trace_no_implicit_get_used_by_sep.result = 0;
  Expression: uvm_pkg::is_verdi_trace_no_implicit_get_used_by_sep.result


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1748
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: 
  uvm_pkg::is_verdi_trace_no_implicit_get_used.is_verdi_trace_no_implicit_get 
  = 0;
  Expression: 
  uvm_pkg::is_verdi_trace_no_implicit_get_used.is_verdi_trace_no_implicit_get


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1749
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: 
  uvm_pkg::is_verdi_trace_no_implicit_get_used.is_verdi_trace_no_implicit_get_checked
  = 0;
  Expression: 
  uvm_pkg::is_verdi_trace_no_implicit_get_used.is_verdi_trace_no_implicit_get_checked


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2758
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::is_verdi_trace_tlm_used_by_sep.result = 0;
  Expression: uvm_pkg::is_verdi_trace_tlm_used_by_sep.result


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2774
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::is_verdi_trace_tlm_used.is_verdi_trace_tlm_checked = 
  0;
  Expression: uvm_pkg::is_verdi_trace_tlm_used.is_verdi_trace_tlm_checked


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2775
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::is_verdi_trace_tlm_used.is_verdi_trace_tlm = 0;
  Expression: uvm_pkg::is_verdi_trace_tlm_used.is_verdi_trace_tlm


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2787
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: 
  uvm_pkg::is_verdi_recorder_enabled.is_verdi_recorder_option_checked = 0;
  Expression: 
  uvm_pkg::is_verdi_recorder_enabled.is_verdi_recorder_option_checked


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2788
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::is_verdi_recorder_enabled.is_verdi_rec_enabled = 0;
  Expression: uvm_pkg::is_verdi_recorder_enabled.is_verdi_rec_enabled


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_globals.svh, 412
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::is_verdi_trace_aware_used_by_sep.result = 0;
  Expression: uvm_pkg::is_verdi_trace_aware_used_by_sep.result


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_globals.svh, 429
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::is_verdi_trace_aware_used.is_verdi_trace_aware = 0;
  Expression: uvm_pkg::is_verdi_trace_aware_used.is_verdi_trace_aware


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_globals.svh, 430
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::is_verdi_trace_aware_used.is_verdi_trace_aware_checked
  = 0;
  Expression: uvm_pkg::is_verdi_trace_aware_used.is_verdi_trace_aware_checked


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/dpi/uvm_hdl.svh, 88
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: force_time = 0;
  Expression: force_time


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event.svh, 72
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event.svh, 69
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: delta = 0;
  Expression: delta


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event.svh, 93
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event.svh, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: delta = 0;
  Expression: delta


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_barrier.svh, 189
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1509
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1859
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1135
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1137
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1149
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1159
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1164
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_executing_phases[this] = 1;
  Expression: this.m_executing_phases[this]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1211
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: do_ready_to_end = 1;
  Expression: do_ready_to_end


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1321
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1329
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1335
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1364
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1375
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1388
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1404
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1776
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: need_to_check_all = 1;
  Expression: need_to_check_all


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1784
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: siblings[this.m_sync[i]] = 1;
  Expression: siblings[this.m_sync[i]]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1788
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: need_to_check_all = 0;
  Expression: need_to_check_all


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1794
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: need_to_check_all = 1;
  Expression: need_to_check_all


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1803
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: need_to_check_all = 1;
  Expression: need_to_check_all


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 339
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: testname_plusarg = 0;
  Expression: testname_plusarg


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 358
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: testname_plusarg = 1;
  Expression: testname_plusarg


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 390
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 429
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_heartbeat.svh, 221
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_trigger = 0;
  Expression: last_trigger


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_heartbeat.svh, 280
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: triggered = 1;
  Expression: triggered


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 175
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lock_request = 0;
  Expression: lock_request


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 995
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lock_request = 0;
  Expression: lock_request


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 253
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_parent_sequence.children_array[this] = 1;
  Expression: this.m_parent_sequence.children_array[this]


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 298
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 303
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 313
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 317
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 325
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 330
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 334
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[ZERO] Zero delay in design
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 350
uvm_pkg, "0"
  Use of #0 may result in incorrect results or inconsistent behavior.


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 243
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: call_pre_post = 1;
  Expression: call_pre_post


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 826
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lock_request = 0;
  Expression: lock_request


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1600
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rw.value[0] = 0;
  Expression: rw.value[0]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1850
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: tmp = 0;
  Expression: tmp


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1864
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: tmp &= (~(((1 << this.m_size) - 1) << this.m_lsb));
  Expression: tmp


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1472
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: automatic bit[(64 - 1):0] value_adjust = 'b0;
  Expression: value_adjust


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1489
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rw.value[0] &= ((1 << this.m_size) - 1);
  Expression: rw.value[0]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1506
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: value_adjust |= 0;
  Expression: value_adjust


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1511
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: value_adjust |= (((1 << fields[i].get_n_bits()) - 1) << 
  fields[i].get_lsb_pos());
  Expression: value_adjust


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1515
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: bad_side_effect = 1;
  Expression: bad_side_effect


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1643
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: bad_side_effect = 1;
  Expression: bad_side_effect


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 598
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: tmp = 0;
  Expression: tmp


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 663
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: segoff += 1;
  Expression: segoff


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 730
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: value = 0;
  Expression: value


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 749
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: segoff += (segn - 1);
  Expression: segoff


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 756
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: segoff -= 1;
  Expression: segoff


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 764
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: value &= ((1 << this.get_n_bits()) - 1);
  Expression: value


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 823
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: tmp = 0;
  Expression: tmp


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 876
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: segoff += 1;
  Expression: segoff


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 920
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: value = 0;
  Expression: value


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 931
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: segoff += (segn - 1);
  Expression: segoff


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 939
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: segoff -= 1;
  Expression: segoff


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg_field.svh, 947
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: value &= ((1 << this.get_n_bits()) - 1);
  Expression: value


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2142
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: upd = 0;
  Expression: upd


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2416
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rw.value[0] = 0;
  Expression: rw.value[0]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2210
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rw.value[0] &= ((1 << this.m_n_bits) - 1);
  Expression: rw.value[0]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2224
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msk = (((1 << f.get_n_bits()) - 1) << lsb);
  Expression: msk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2258
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: automatic bit[(64 - 1):0] final_val = 'b0;
  Expression: final_val


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2497
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: automatic bit[(64 - 1):0] wo_mask = 'b0;
  Expression: wo_mask


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2506
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: value &= (~(((1 << this.m_fields[i].get_n_bits()) - 1) << 
  this.m_fields[i].get_lsb_pos()));
  Expression: value


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2514
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: value |= (((1 << this.m_fields[i].get_n_bits()) - 1) << 
  this.m_fields[i].get_lsb_pos());
  Expression: value


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2521
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: wo_mask |= (((1 << this.m_fields[i].get_n_bits()) - 1) << 
  this.m_fields[i].get_lsb_pos());
  Expression: wo_mask


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2714
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok = 1;
  Expression: ok


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2723
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok &= uvm_pkg::uvm_hdl_deposit(hdl_concat.slices[j].path, 
  rw.value[0]);
  Expression: ok


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2727
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: automatic bit[(64 - 1):0] slice = 'b0;
  Expression: slice


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2729
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: slice &= ((1 << hdl_concat.slices[j].size) - 1);
  Expression: slice


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2730
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok &= uvm_pkg::uvm_hdl_deposit(hdl_concat.slices[j].path, 
  slice);
  Expression: ok


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 844
uvm_pkg, "(offset > this.len)"
  A left 64-bit expression is compared to a right 32-bit expression.
  Comparing 'offset' of type bit [63:0]
  with 'this.len' of type int unsigned.


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 877
uvm_pkg, "(offset > this.len)"
  A left 64-bit expression is compared to a right 32-bit expression.
  Comparing 'offset' of type bit [63:0]
  with 'this.len' of type int unsigned.


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 910
uvm_pkg, "((offset + value.size) > this.len)"
  A left 64-bit expression is compared to a right 32-bit expression.
  Comparing '(offset + value.size)' of type bit [63:0]
  with 'this.len' of type int unsigned.


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 944
uvm_pkg, "((offset + value.size) > this.len)"
  A left 64-bit expression is compared to a right 32-bit expression.
  Comparing '(offset + value.size)' of type bit [63:0]
  with 'this.len' of type int unsigned.


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 975
uvm_pkg, "(offset > this.len)"
  A left 64-bit expression is compared to a right 32-bit expression.
  Comparing 'offset' of type bit [63:0]
  with 'this.len' of type int unsigned.


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 1004
uvm_pkg, "(offset > this.len)"
  A left 64-bit expression is compared to a right 32-bit expression.
  Comparing 'offset' of type bit [63:0]
  with 'this.len' of type int unsigned.


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1232
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msk = (((1 << f.get_n_bits()) - 1) << lsb);
  Expression: msk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1260
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msk = (((1 << (this.mem.get_n_bytes() * 8)) - 1) << lsb);
  Expression: msk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1279
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msk = (((1 << f.get_n_bits()) - 1) << lsb);
  Expression: msk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1356
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: value = 0;
  Expression: value


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1381
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msk = (((1 << f.get_n_bits()) - 1) << lsb);
  Expression: msk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1433
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msk = (((1 << (this.mem.get_n_bytes() * 8)) - 1) << lsb);
  Expression: msk


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 1473
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: value = 0;
  Expression: value


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 1487
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rw.value[0] = 0;
  Expression: rw.value[0]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 1625
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: idx += 1;
  Expression: idx


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 1732
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: idx += 1;
  Expression: idx


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2116
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok = 1;
  Expression: ok


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2130
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok &= uvm_pkg::uvm_hdl_deposit({hdl_concat.slices[j].path, "[",
  idx, "]"}, rw.value[mem_idx]);
  Expression: ok


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2136
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: slice &= ((1 << hdl_concat.slices[j].size) - 1);
  Expression: slice


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2137
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok &= uvm_pkg::uvm_hdl_deposit({hdl_concat.slices[j].path, "[",
  idx, "]"}, slice);
  Expression: ok


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2058
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: automatic bit[((((64 - 1) / 8) + 1) - 1):0] byte_en = (-1);
  Expression: byte_en


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2088
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: byte_en[(idx++)] = 0;
  Expression: byte_en[(idx++)]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2093
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: byte_en[(idx++)] = 1;
  Expression: byte_en[(idx++)]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2096
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: byte_en &= ((1 << idx) - 1);
  Expression: byte_en


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2196
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: automatic bit[((((64 - 1) / 8) + 1) - 1):0] byte_en = (-1);
  Expression: byte_en


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2223
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: byte_en[(idx++)] = 0;
  Expression: byte_en[(idx++)]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2228
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: byte_en[(idx++)] = 1;
  Expression: byte_en[(idx++)]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2231
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: byte_en &= ((1 << idx) - 1);
  Expression: byte_en


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2238
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rw.value[val_idx] = 0;
  Expression: rw.value[val_idx]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_misc.svh, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: found = 1;
  Expression: found


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_misc.svh, 150
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: found = 1;
  Expression: found


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_misc.svh, 222
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.field_array[field] = 1;
  Expression: this.field_array[field]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_misc.svh, 430
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: crc1[0] = 1;
  Expression: crc1[0]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_misc.svh, 580
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: value &= ((1 << size) - 1);
  Expression: value


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_misc.svh, 602
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_wildcard = 1;
  Expression: is_wildcard


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_misc.svh, 614
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_wildcard = 0;
  Expression: is_wildcard


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_misc.svh, 621
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_wildcard = 0;
  Expression: is_wildcard


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_misc.svh, 632
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_wildcard = 1;
  Expression: is_wildcard


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_misc.svh, 641
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_wildcard = 0;
  Expression: is_wildcard


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_misc.svh, 658
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_has_wildcard = 0;
  Expression: uvm_has_wildcard


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_misc.svh, 667
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_has_wildcard = 1;
  Expression: uvm_has_wildcard


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object.svh, 1061
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: done = 0;
  Expression: done


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object.svh, 1090
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: done = 1;
  Expression: done


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object.svh, 1098
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: done = 1;
  Expression: done


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object.svh, 693
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 1;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object.svh, 699
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 1;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object.svh, 766
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: clone = 1;
  Expression: clone


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object.svh, 767
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 1;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object.svh, 935
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 1;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object.svh, 956
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: clone = 1;
  Expression: clone


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object.svh, 957
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 1;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_object.svh, 986
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 1;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 49
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_verdi_trace_fac = 1;
  Expression: is_verdi_trace_fac


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 50
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_verdi_trace_fac = 1;
  Expression: is_verdi_trace_fac


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 60
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_uvm_factory_trace_checked = 1;
  Expression: is_uvm_factory_trace_checked


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 806
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_types[obj] = 1;
  Expression: this.m_types[obj]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 1068
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_lookup_strs[original_type_name] = 1;
  Expression: this.m_lookup_strs[original_type_name]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 876
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replaced = 1;
  Expression: replaced


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 176
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replace = 1;
  Expression: replace


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 946
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replaced = 1;
  Expression: replaced


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 953
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_lookup_strs[original_type_name] = 1;
  Expression: this.m_lookup_strs[original_type_name]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 200
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replace = 1;
  Expression: replace


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 1602
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: banner = 1;
  Expression: banner


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 835
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replace = 1;
  Expression: replace


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_factory.svh, 908
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replace = 1;
  Expression: replace


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 727
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: override = 0;
  Expression: override


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 886
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1000
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rpterr = 1;
  Expression: rpterr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1350
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: audit = 0;
  Expression: audit


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_resource.svh, 1384
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: audit = 0;
  Expression: audit


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_printer.svh, 745
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: value.__m_uvm_status_container.cycle_check[value] = 1;
  Expression: value.__m_uvm_status_container.cycle_check[value]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_comparer.svh, 153
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: mask = (-1);
  Expression: mask


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_comparer.svh, 154
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: mask >>= (UVM_STREAMBITS - size);
  Expression: mask


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_comparer.svh, 210
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: mask = (-1);
  Expression: mask


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_comparer.svh, 211
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: mask >>= (64 - size);
  Expression: mask


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_packer.svh, 637
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: this.m_bits[this.count+:8] = 0;
  Expression: this.m_bits[this.count+:8]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_packer.svh, 558
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: value.__m_uvm_status_container.cycle_check[value] = 1;
  Expression: value.__m_uvm_status_container.cycle_check[value]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_packer.svh, 562
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: this.m_bits[this.count+:4] = 1;
  Expression: this.m_bits[this.count+:4]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_packer.svh, 571
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: this.m_bits[this.count+:4] = 0;
  Expression: this.m_bits[this.count+:4]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_packer.svh, 738
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: unpack_field_int = 'b0;
  Expression: unpack_field_int


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_packer.svh, 722
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: unpack_field = 'b0;
  Expression: unpack_field


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_packer.svh, 759
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_null_term = 1;
  Expression: is_null_term


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_packer.svh, 760
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_null_term = 0;
  Expression: is_null_term


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_packer.svh, 662
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: is_non_null = 1;
  Expression: is_non_null


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_packer.svh, 668
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: value.__m_uvm_status_container.cycle_check[value] = 1;
  Expression: value.__m_uvm_status_container.cycle_check[value]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_packer.svh, 671
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 8-bit LHS target:
  Source info: is_non_null = this.m_bits[this.count+:4];
  Expression: is_non_null


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_packer.svh, 409
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: v = (this.m_bits[(i * 8)+:8] & ('h000000ff >> (8 - 
  (this.m_packed_size % 8))));
  Expression: v


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_recorder.svh, 184
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: value.__m_uvm_status_container.cycle_check[value] = 1;
  Expression: value.__m_uvm_status_container.cycle_check[value]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_recorder.svh, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_handles[(++this.handle)] = 1;
  Expression: this.m_handles[(++this.handle)]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_recorder.svh, 320
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_handles[(++this.handle)] = 1;
  Expression: this.m_handles[(++this.handle)]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_recorder.svh, 318
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: begin_time = 0;
  Expression: begin_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_recorder.svh, 332
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: end_time = 0;
  Expression: end_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event.svh, 242
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wakeup = 0;
  Expression: wakeup


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_event.svh, 265
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: append = 1;
  Expression: append


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_barrier.svh, 94
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wakeup = 1;
  Expression: wakeup


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_barrier.svh, 117
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: value = 1;
  Expression: value


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_report_catcher.svh, 524
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: in_catcher = 1;
  Expression: in_catcher


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_report_catcher.svh, 591
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: in_catcher = 0;
  Expression: in_catcher


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_report_server.svh, 110
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: overridable = 1;
  Expression: overridable


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_report_server.svh, 284
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: report_ok = 1;
  Expression: report_ok


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_report_server.svh, 287
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: report_ok = 
  uvm_report_catcher::process_all_report_catchers(this, client, severity, 
  name, id, message, verbosity_level, a, filename, line);
  Expression: report_ok


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_report_server.svh, 357
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: first = 0;
  Expression: first


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_report_server.svh, 328
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::\uvm_report_server::process_report .first = 1;
  Expression: uvm_pkg::\uvm_report_server::process_report .first


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 157
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: accept_time = 0;
  Expression: accept_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 202
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: begin_time = 0;
  Expression: begin_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 237
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: begin_time = 0;
  Expression: begin_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 282
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: end_time = 0;
  Expression: end_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 282
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: free_handle = 1;
  Expression: free_handle


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 593
uvm_pkg, "(this.accept_time != (-1))"
  A left 64-bit expression is compared to a right 32-bit expression.
  Comparing 'this.accept_time' of type time unsigned
  with '(-1)' of type int.


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 595
uvm_pkg, "(this.begin_time != (-1))"
  A left 64-bit expression is compared to a right 32-bit expression.
  Comparing 'this.begin_time' of type time unsigned
  with '(-1)' of type int.


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 597
uvm_pkg, "(this.end_time != (-1))"
  A left 64-bit expression is compared to a right 32-bit expression.
  Comparing 'this.end_time' of type time unsigned
  with '(-1)' of type int.


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 627
uvm_pkg, "(this.accept_time != (-1))"
  A left 64-bit expression is compared to a right 32-bit expression.
  Comparing 'this.accept_time' of type time unsigned
  with '(-1)' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 460
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: begin_time = 0;
  Expression: begin_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 462
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: has_parent = 0;
  Expression: has_parent


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 687
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: accept_time = 0;
  Expression: accept_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 705
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: begin_time = 0;
  Expression: begin_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 713
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: begin_time = 0;
  Expression: begin_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 721
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: begin_time = 0;
  Expression: begin_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 723
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: has_parent = 0;
  Expression: has_parent


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 778
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: end_time = 0;
  Expression: end_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_transaction.svh, 778
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: free_handle = 1;
  Expression: free_handle


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 640
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_successors[this.m_end_node] = 1;
  Expression: this.m_successors[this.m_end_node]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 641
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_end_node.m_predecessors[this] = 1;
  Expression: this.m_end_node.m_predecessors[this]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 159
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stay_in_scope = 1;
  Expression: stay_in_scope


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 168
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stay_in_scope = 1;
  Expression: stay_in_scope


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 740
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: pred.m_successors[begin_node] = 1;
  Expression: pred.m_successors[begin_node]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 742
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: succ.m_predecessors[end_node] = 1;
  Expression: succ.m_predecessors[end_node]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 749
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: end_node.m_successors[before_phase] = 1;
  Expression: end_node.m_successors[before_phase]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 752
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: pred.m_successors[begin_node] = 1;
  Expression: pred.m_successors[begin_node]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 755
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: before_phase.m_predecessors[end_node] = 1;
  Expression: before_phase.m_predecessors[end_node]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 762
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: begin_node.m_predecessors[after_phase] = 1;
  Expression: begin_node.m_predecessors[after_phase]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 765
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: succ.m_predecessors[end_node] = 1;
  Expression: succ.m_predecessors[end_node]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 768
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: after_phase.m_successors[begin_node] = 1;
  Expression: after_phase.m_successors[begin_node]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 779
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: begin_node.m_predecessors[after_phase] = 1;
  Expression: begin_node.m_predecessors[after_phase]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 780
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: end_node.m_successors[before_phase] = 1;
  Expression: end_node.m_successors[before_phase]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 781
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: after_phase.m_successors[begin_node] = 1;
  Expression: after_phase.m_successors[begin_node]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 782
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: before_phase.m_predecessors[end_node] = 1;
  Expression: before_phase.m_predecessors[end_node]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 259
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hier = 0;
  Expression: hier


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 266
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hier = 0;
  Expression: hier


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 478
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stay_in_scope = 1;
  Expression: stay_in_scope


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 479
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stay_in_scope = 1;
  Expression: stay_in_scope


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 480
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stay_in_scope = 1;
  Expression: stay_in_scope


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 481
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stay_in_scope = 1;
  Expression: stay_in_scope


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1421
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: successors[succ] = 1;
  Expression: successors[succ]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1425
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: done = 1;
  Expression: done


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1430
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: successors[next_succ] = 1;
  Expression: successors[next_succ]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1431
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: done = 0;
  Expression: done


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1439
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: pred_of_succ[pred] = 1;
  Expression: pred_of_succ[pred]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1444
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: done = 1;
  Expression: done


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1449
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: pred_of_succ[next_pred] = 1;
  Expression: pred_of_succ[next_pred]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1450
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: done = 0;
  Expression: done


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 811
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hier = 0;
  Expression: hier


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 856
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hier = 0;
  Expression: hier


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 936
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stay_in_scope = 1;
  Expression: stay_in_scope


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 962
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stay_in_scope = 1;
  Expression: stay_in_scope


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 985
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stay_in_scope = 1;
  Expression: stay_in_scope


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1013
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stay_in_scope = 1;
  Expression: stay_in_scope


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1036
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stay_in_scope = 1;
  Expression: stay_in_scope


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_phase.svh, 1050
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stay_in_scope = 1;
  Expression: stay_in_scope


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3108
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::\uvm_component::uvm_set_verbosity .first = 1;
  Expression: uvm_pkg::\uvm_component::uvm_set_verbosity .first


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3659
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::\uvm_component::m_set_cl_verb .first = 1;
  Expression: uvm_pkg::\uvm_component::m_set_cl_verb .first


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3802
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::\uvm_component::m_set_cl_sev .first = 1;
  Expression: uvm_pkg::\uvm_component::m_set_cl_sev .first


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 859
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: clone = 1;
  Expression: clone


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 923
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: clone = 1;
  Expression: clone


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 940
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 1;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 970
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: verbose = 0;
  Expression: verbose


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3573
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: have_been_warned = 1;
  Expression: have_been_warned


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 993
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 0;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1008
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 0;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1008
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: audit = 0;
  Expression: audit


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1019
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 0;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1154
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replace = 1;
  Expression: replace


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1231
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replace = 1;
  Expression: replace


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1416
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: accept_time = 0;
  Expression: accept_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1464
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: begin_time = 0;
  Expression: begin_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1480
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: begin_time = 0;
  Expression: begin_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1520
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: end_time = 0;
  Expression: end_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1521
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: free_handle = 1;
  Expression: free_handle


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1552
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: error_time = 0;
  Expression: error_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1553
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: keep_active = 0;
  Expression: keep_active


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1572
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: event_time = 0;
  Expression: event_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1573
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: keep_active = 0;
  Expression: keep_active


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3151
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_time = 0;
  Expression: last_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3173
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: first = 0;
  Expression: first


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1625
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 1;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2873
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: has_parent = 1;
  Expression: has_parent


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1649
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: has_parent = 0;
  Expression: has_parent


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1651
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: begin_time = 0;
  Expression: begin_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3709
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_time = 0;
  Expression: last_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3731
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: first = 0;
  Expression: first


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 172
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: overridable = 1;
  Expression: overridable


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 748
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: v = extval.atobin;
  Expression: v


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 749
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: v = extval.atobin;
  Expression: v


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 750
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: v = extval.atooct;
  Expression: v


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 751
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: v = extval.atoi;
  Expression: v


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 752
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: v = extval.atohex;
  Expression: v


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 753
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: v = extval.atohex;
  Expression: v


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 754
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: v = extval.atohex;
  Expression: v


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 755
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: v = split_val[2].atoi;
  Expression: v


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 759
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: v = split_val[2].atoi;
  Expression: v


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 511
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: overridable = 1;
  Expression: overridable


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_root.svh, 512
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_pkg::\uvm_root::set_timeout .m_uvm_timeout_overridable = 1;
  Expression: uvm_pkg::\uvm_root::set_timeout .m_uvm_timeout_overridable


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1705
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: result = 1;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1707
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: result = 1;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1720
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_verdi_trace_dht_checked = 1;
  Expression: is_verdi_trace_dht_checked


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1739
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: result = 1;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 1752
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_verdi_trace_no_implicit_get_checked = 1;
  Expression: is_verdi_trace_no_implicit_get_checked


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2180
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replace = 1;
  Expression: replace


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: replace = 1;
  Expression: replace


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2720
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: accept_time = 0;
  Expression: accept_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2736
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: begin_time = 0;
  Expression: begin_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2749
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: begin_time = 0;
  Expression: begin_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2765
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: result = 1;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2778
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_verdi_trace_tlm_checked = 1;
  Expression: is_verdi_trace_tlm_checked


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2792
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_verdi_recorder_option_checked = 1;
  Expression: is_verdi_recorder_option_checked


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2796
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_verdi_rec_enabled = 1;
  Expression: is_verdi_rec_enabled


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2845
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: has_parent = 0;
  Expression: has_parent


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2849
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: begin_time = 0;
  Expression: begin_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2982
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: end_time = 0;
  Expression: end_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 2983
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: free_handle = 1;
  Expression: free_handle


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3038
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: error_time = 0;
  Expression: error_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3039
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: keep_active = 0;
  Expression: keep_active


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3074
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: event_time = 0;
  Expression: event_time


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3075
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: keep_active = 0;
  Expression: keep_active


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3269
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: clone = 1;
  Expression: clone


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3331
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: clone = 1;
  Expression: clone


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3347
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 1;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3363
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: verbose = 0;
  Expression: verbose


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3546
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 0;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3546
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: audit = 0;
  Expression: audit


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3569
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 0;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3583
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 0;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_component.svh, 3624
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recurse = 1;
  Expression: recurse


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 976
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: show_header = 1;
  Expression: show_header


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_objection.svh, 1064
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: show_header = 1;
  Expression: show_header


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_heartbeat.svh, 125
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: this.m_cb.last_trigger[c] = 0;
  Expression: this.m_cb.last_trigger[c]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_heartbeat.svh, 143
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: this.m_cb.last_trigger[c] = 0;
  Expression: this.m_cb.last_trigger[c]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_globals.svh, 75
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: overridable = 1;
  Expression: overridable


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_globals.svh, 211
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_string_to_action = 1;
  Expression: uvm_string_to_action


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_globals.svh, 222
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: uvm_string_to_action = 0;
  Expression: uvm_string_to_action


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_globals.svh, 262
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: clone = 1;
  Expression: clone


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_globals.svh, 420
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: result = 1;
  Expression: result


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/base/uvm_globals.svh, 433
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_verdi_trace_aware_checked = 1;
  Expression: is_verdi_trace_aware_checked


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 341
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rerandomize = 0;
  Expression: rerandomize


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 634
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 32-bit LHS target:
  Source info: temp = (this.is_blocked(this.arb_sequence_q[i].sequence_ptr) ==
  0);
  Expression: temp


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 650
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 32-bit LHS target:
  Source info: temp = (this.is_blocked(this.arb_sequence_q[i].sequence_ptr) ==
  0);
  Expression: temp


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 945
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.arb_completed[request_id] = 1;
  Expression: this.arb_completed[request_id]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 434
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: add_simple = 1;
  Expression: add_simple


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 1356
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rerandomize = 0;
  Expression: rerandomize


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequencer_base.svh, 1614
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: add_simple = 1;
  Expression: add_simple


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/seq/uvm_sequence_base.svh, 841
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rerandomize = 0;
  Expression: rerandomize


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_time.svh, 61
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: res = 0;
  Expression: res


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 400
uvm_pkg, "(be == 'h000000ff)"
  A left 8-bit expression is compared to a right 32-bit expression.
  Comparing 'be' of type byte unsigned
  with ''h000000ff' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 522
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: tmp__ = this.m_command;
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 523
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: tmp__ = this.m_length;
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 525
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 64-bit LHS target:
  Source info: tmp__ = this.m_data[i];
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 529
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: tmp__ = this.m_response_status;
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 533
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: tmp__ = this.m_byte_enable_length;
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 535
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 64-bit LHS target:
  Source info: tmp__ = this.m_byte_enable[i];
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 539
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: tmp__ = this.m_streaming_width;
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 552
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: automatic logic signed[(4096 - 1):0] tmp__ = this.m_address;
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 553
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: automatic logic signed[(4096 - 1):0] tmp__ = e__;
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 553
  Width mismatch between LHS and RHS is found in assignment:
  The following 4096-bit wide expression is assigned to a 64-bit LHS target:
  Source info: e__ = tmp__;
  Expression: e__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 553
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: e__ = packer.m_bits[packer.count+:32];
  Expression: e__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 554
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: automatic logic signed[(4096 - 1):0] tmp__ = this.m_length;
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 562
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: automatic logic signed[(4096 - 1):0] tmp__ = this.m_data[i];
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 562
  Width mismatch between LHS and RHS is found in assignment:
  The following 4096-bit wide expression is assigned to a 8-bit LHS target:
  Source info: this.m_data[i] = tmp__;
  Expression: this.m_data[i]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 566
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: automatic logic signed[(4096 - 1):0] tmp__ = e__;
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 566
  Width mismatch between LHS and RHS is found in assignment:
  The following 4096-bit wide expression is assigned to a 64-bit LHS target:
  Source info: e__ = tmp__;
  Expression: e__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 566
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: e__ = packer.m_bits[packer.count+:32];
  Expression: e__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 570
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: automatic logic signed[(4096 - 1):0] tmp__ = 
  this.m_byte_enable_length;
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 574
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: automatic logic signed[(4096 - 1):0] tmp__ = 
  this.m_byte_enable[i];
  Expression: tmp__


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 574
  Width mismatch between LHS and RHS is found in assignment:
  The following 4096-bit wide expression is assigned to a 8-bit LHS target:
  Source info: this.m_byte_enable[i] = tmp__;
  Expression: this.m_byte_enable[i]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 578
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4096-bit LHS target:
  Source info: automatic logic signed[(4096 - 1):0] tmp__ = 
  this.m_streaming_width;
  Expression: tmp__


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/tlm2/uvm_tlm2_generic_payload.svh, 640
uvm_pkg, "(this.m_byte_enable[(i % this.m_byte_enable_length)] == 'h000000ff)"
  A left 8-bit expression is compared to a right 32-bit expression.
  Comparing 'this.m_byte_enable[(i % this.m_byte_enable_length)]' of type byte
  unsigned
  with ''h000000ff' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_adapter.svh, 246
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rw.byte_en[i] = gp.m_byte_enable[i];
  Expression: rw.byte_en[i]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 849
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_rand = 0;
  Expression: is_rand


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 994
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_policy_names[name] = 1;
  Expression: this.m_policy_names[name]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1251
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: automatic bit[(64 - 1):0] mask = (('b1 << this.m_size) - 1);
  Expression: mask


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 420
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: delete = 0;
  Expression: delete


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1759
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sole_field = 1;
  Expression: sole_field


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1108
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predict = ((rw.status == UVM_NOT_OK) ? 0 : 1);
  Expression: predict


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 667
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: be = (-1);
  Expression: be


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1054
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: automatic bit[(64 - 1):0] mask = (('b1 << this.m_size) - 1);
  Expression: mask


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1211
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: XupdateX = 0;
  Expression: XupdateX


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1241
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: XupdateX &= ((1 << this.m_size) - 1);
  Expression: XupdateX


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1145
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: field_val &= (('b1 << this.m_size) - 1);
  Expression: field_val


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1162
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: field_val = 0;
  Expression: field_val


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1169
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: field_val = (('b1 << this.m_size) - 1);
  Expression: field_val


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1183
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: field_val &= (('b1 << this.m_size) - 1);
  Expression: field_val


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 694
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: be = (-1);
  Expression: be


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1095
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: be = (-1);
  Expression: be


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1116
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: be = (-1);
  Expression: be


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_field.svh, 1340
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: delete = 0;
  Expression: delete


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: unmapped = 0;
  Expression: unmapped


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1609
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_maps[map] = 1;
  Expression: this.m_maps[map]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1863
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_R = 1;
  Expression: is_R


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1869
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: is_W = 1;
  Expression: is_W


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2036
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: get = 0;
  Expression: get


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2052
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: get_mirrored_value = 0;
  Expression: get_mirrored_value


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2115
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: needs_update = 0;
  Expression: needs_update


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2077
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: get_reset = 0;
  Expression: get_reset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2089
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: has_reset = 0;
  Expression: has_reset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 463
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: delete = 0;
  Expression: delete


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1991
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predict = ((rw.status == UVM_NOT_OK) ? 0 : 1);
  Expression: predict


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 652
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: be = (-1);
  Expression: be


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2915
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: automatic bit[(64 - 1):0] dc = 0;
  Expression: dc


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2922
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: dc |= (((1 << this.m_fields[i].get_n_bits()) - 1) << 
  this.m_fields[i].get_lsb_pos());
  Expression: dc


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2937
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: automatic bit[(64 - 1):0] mask = ((1 << 
  this.m_fields[i].get_n_bits()) - 1);
  Expression: mask


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 701
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: be = (-1);
  Expression: be


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 779
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: inherited = 1;
  Expression: inherited


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 835
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: first = 0;
  Expression: first


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2750
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok = 1;
  Expression: ok


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2754
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: val = 0;
  Expression: val


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2760
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok &= uvm_pkg::uvm_hdl_read(hdl_concat.slices[j].path, val);
  Expression: ok


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2764
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: automatic bit[(64 - 1):0] slice = 'b0;
  Expression: slice


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2767
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok &= uvm_pkg::uvm_hdl_read(hdl_concat.slices[j].path, slice);
  Expression: ok


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2771
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: slice >>= 1;
  Expression: slice


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2776
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: val &= ((1 << this.m_n_bits) - 1);
  Expression: val


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 3053
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: offset = ((parent_map == null) ? 
  this_map.get_base_addr(UVM_NO_HIER) : 
  parent_map.get_submap_offset(this_map));
  Expression: offset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1362
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: inherited = 1;
  Expression: inherited


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1422
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: first = 0;
  Expression: first


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1547
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: unmapped = 0;
  Expression: unmapped


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1978
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: be = (-1);
  Expression: be


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 1999
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: be = (-1);
  Expression: be


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg.svh, 2087
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: delete = 0;
  Expression: delete


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 117
uvm_pkg, "(this.m_idx.get(/* fname = "\000" */, /* lineno = 0 */) >= this.m_tbl.size)"
  A left 64-bit expression is compared to a right 32-bit expression.
  Comparing 'this.m_idx.get(, )' of type bit [63:0]
  with 'this.m_tbl.size' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 125
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: idx = this.m_idx.get(/* fname = "\000" */, /* lineno = 0 */);
  Expression: idx


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 116
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: be = (-1);
  Expression: be


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_indirect.svh, 156
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: idx = this.m_idx.get_mirrored_value(/* fname = "\000" */, /* 
  lineno = 0 */);
  Expression: idx


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_fifo.svh, 151
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: value &= ((1 << this.get_n_bits()) - 1);
  Expression: value


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_fifo.svh, 228
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: be = (-1);
  Expression: be


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 715
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: n_bytes = (((end_offset - start_offset) + 1) * 
  this.cfg.n_bytes);
  Expression: n_bytes


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 247
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: reset = 0;
  Expression: reset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem_mam.svh, 805
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: reset = 0;
  Expression: reset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 118
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: size = 0;
  Expression: size


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 119
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: offset = 0;
  Expression: offset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 156
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: offset = 0;
  Expression: offset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 759
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: size = 0;
  Expression: size


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 760
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: offset = 0;
  Expression: offset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_vreg.svh, 893
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: offset = 0;
  Expression: offset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 122
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: unmapped = 0;
  Expression: unmapped


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 1019
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_maps[map] = 1;
  Expression: this.m_maps[map]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2400
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_vregs[vreg] = 1;
  Expression: this.m_vregs[vreg]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 344
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: offset = 0;
  Expression: offset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 364
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: offset = 0;
  Expression: offset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 386
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: offset = 0;
  Expression: offset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 614
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: inherited = 1;
  Expression: inherited


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 650
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: first = 0;
  Expression: first


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2054
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok = 1;
  Expression: ok


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2063
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1024-bit LHS target:
  Source info: val = 0;
  Expression: val


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2070
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok &= uvm_pkg::uvm_hdl_read(hdl_path, val);
  Expression: ok


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2076
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok &= uvm_pkg::uvm_hdl_read(hdl_path, slice);
  Expression: ok


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2079
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: slice >>= 1;
  Expression: slice


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2084
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1024-bit LHS target:
  Source info: val &= ((1 << this.m_n_bits) - 1);
  Expression: val


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2087
  Width mismatch between LHS and RHS is found in assignment:
  The following 1024-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rw.value[mem_idx] = val;
  Expression: rw.value[mem_idx]


Lint-[ULCO] Unequal length in comparison operator
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2089
uvm_pkg, "(val != rw.value[mem_idx])"
  A left 1024-bit expression is compared to a right 64-bit expression.
  Comparing 'val' of type logic [1023:0]
  with 'rw.value[mem_idx]' of type bit [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2327
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: offset = ((parent_map == null) ? 
  this_map.get_base_addr(UVM_NO_HIER) : 
  parent_map.get_submap_offset(this_map));
  Expression: offset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 997
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: unmapped = 0;
  Expression: unmapped


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 1209
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: offset = 0;
  Expression: offset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 1303
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: offset = 0;
  Expression: offset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 1337
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: offset = 0;
  Expression: offset


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2029
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: inherited = 1;
  Expression: inherited


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_mem.svh, 2184
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: first = 0;
  Expression: first


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1887
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: stride = ((max2 - min2) / (mem.get_size() - 1));
  Expression: stride


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 144
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: byte_addressing = 1;
  Expression: byte_addressing


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 177
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: unmapped = 0;
  Expression: unmapped


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 244
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: unmapped = 0;
  Expression: unmapped


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1496
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: error += 1;
  Expression: error


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1501
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: error += 1;
  Expression: error


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1024
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: stride = ((max2 - max) / (mem.get_size() - 1));
  Expression: stride


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 522
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: error = 1;
  Expression: error


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 526
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: error = 1;
  Expression: error


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1460
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: addr = (this.m_regs_info[rg].offset + ((rg.get_n_bytes() - 1) /
  this.m_n_bytes));
  Expression: addr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1468
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: addr = ((this.m_mems_info[mem].offset + (mem.get_size() * 
  (((mem.get_n_bytes() - 1) / this.m_n_bytes) + 1))) - 1);
  Expression: addr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1476
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: addr = (this.m_submaps[submap] + submap.get_size());
  Expression: addr


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 570
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: read = 1;
  Expression: read


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 614
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: on = 1;
  Expression: on


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 644
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: on = 1;
  Expression: on


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 728
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: byte_addressing = 1;
  Expression: byte_addressing


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 742
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: unmapped = 0;
  Expression: unmapped


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 948
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: unmapped = 0;
  Expression: unmapped


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1389
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: error = 1;
  Expression: error


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1415
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: error = 1;
  Expression: error


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1702
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: read = 1;
  Expression: read


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 965
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_roots[this] = 0;
  Expression: this.m_roots[this]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1878
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.maps[map] = 1;
  Expression: this.maps[map]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 131
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: byte_addressing = 1;
  Expression: byte_addressing


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1901
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.maps[map] = 1;
  Expression: this.maps[map]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1141
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: this.m_roots[blk] = 1;
  Expression: this.m_roots[blk]


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1660
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: needs_update = 0;
  Expression: needs_update


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 795
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: inherited = 1;
  Expression: inherited


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1866
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: byte_addressing = 1;
  Expression: byte_addressing


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_block.svh, 1997
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: inherited = 1;
  Expression: inherited


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/snps_uvm_reg_bank.svh, 109
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: valid_mode = 0;
  Expression: valid_mode


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/snps_uvm_reg_bank.svh, 115
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: valid_mode = 1;
  Expression: valid_mode


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/snps_uvm_reg_bank.svh, 460
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: read = 1;
  Expression: read


Lint-[WMIA-L] Width mismatch in assignment
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/snps_uvm_reg_bank.svh, 538
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: read = 1;
  Expression: read


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.tmp.v, 214
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 8-bit LHS target:
  Source info: count_f <= 5'b0;
  Expression: count_f


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_control.tmp.v, 136
  Continuous assignment width mismatch
  8 bits (lhs) versus 32 bits (rhs).
  Source info: assign count_minus_one = (count_f - 1);  


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/dynamic/rtl/io_xbar_input_route_request_calc.tmp.v, 72
  Following is an unused input.
  Source info: length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/io_xbar/common/rtl/io_xbar_space_avail_top.v, 121
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: count_f <= BUFFER_SIZE;
  Expression: count_f


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 78
fake_mem_ctrl, "(buf_in_counter_f < (buf_in_mem_f[0][29:22] + 1))"
  A left 8-bit expression is compared to a right 32-bit expression.
  Comparing 'buf_in_counter_f' of type reg [(8 - 1):0]
  with '(buf_in_mem_f[0][29:22] + 1)' of type logic [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 85
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: buf_in_counter_next = (buf_in_counter_f + 1);
  Expression: buf_in_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 89
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: buf_in_counter_next = 0;
  Expression: buf_in_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 102
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: buf_in_counter_f <= 0;
  Expression: buf_in_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 114
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: buf_in_wr_ptr_next = 0;
  Expression: buf_in_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 118
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: buf_in_wr_ptr_next = (buf_in_wr_ptr_f + 1);
  Expression: buf_in_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 131
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: buf_in_wr_ptr_f <= 0;
  Expression: buf_in_wr_ptr_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 156
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_in_mem_f[buf_in_wr_ptr_f] <= 0;
  Expression: buf_in_mem_f[buf_in_wr_ptr_f]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 167
fake_mem_ctrl, "(buf_in_counter_f == (buf_in_mem_f[0][29:22] + 1))"
  A left 8-bit expression is compared to a right 32-bit expression.
  Comparing 'buf_in_counter_f' of type reg [(8 - 1):0]
  with '(buf_in_mem_f[0][29:22] + 1)' of type logic [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 618
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: buf_out_counter_next = (buf_out_counter_f - 1);
  Expression: buf_out_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 622
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: buf_out_counter_next = (msg_send_length + 1);
  Expression: buf_out_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 634
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: buf_out_counter_f <= 0;
  Expression: buf_out_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 647
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: buf_out_rd_ptr_next = 0;
  Expression: buf_out_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 651
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: buf_out_rd_ptr_next = (buf_out_rd_ptr_f + 1);
  Expression: buf_out_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 663
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: buf_out_rd_ptr_f <= 0;
  Expression: buf_out_rd_ptr_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 705
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[0] <= 0;
  Expression: buf_out_mem_f[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 706
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[1] <= 0;
  Expression: buf_out_mem_f[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 707
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[2] <= 0;
  Expression: buf_out_mem_f[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 708
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[3] <= 0;
  Expression: buf_out_mem_f[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 709
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[4] <= 0;
  Expression: buf_out_mem_f[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 710
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[5] <= 0;
  Expression: buf_out_mem_f[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 711
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[6] <= 0;
  Expression: buf_out_mem_f[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 712
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[7] <= 0;
  Expression: buf_out_mem_f[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 713
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_out_mem_f[8] <= 0;
  Expression: buf_out_mem_f[8]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/common/fake_mem_ctrl.v, 738
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: noc_data_out = 0;
  Expression: noc_data_out


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v, 128
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: boundary_err = 0;
  Expression: boundary_err


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v, 133
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 32-bit LHS target:
  Source info: error_dir = "N";
  Expression: error_dir


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v, 141
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 32-bit LHS target:
  Source info: error_dir = "S";
  Expression: error_dir


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v, 149
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 32-bit LHS target:
  Source info: error_dir = "E";
  Expression: error_dir


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v, 157
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 32-bit LHS target:
  Source info: error_dir = "N";
  Expression: error_dir


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v, 165
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 32-bit LHS target:
  Source info: error_dir = "S";
  Expression: error_dir


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v, 173
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 32-bit LHS target:
  Source info: error_dir = "E";
  Expression: error_dir


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v, 181
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 32-bit LHS target:
  Source info: error_dir = "N";
  Expression: error_dir


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v, 189
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 32-bit LHS target:
  Source info: error_dir = "S";
  Expression: error_dir


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v, 197
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 32-bit LHS target:
  Source info: error_dir = "E";
  Expression: error_dir


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/manycore_network_mon.tmp.v, 213
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: boundary_err = 0;
  Expression: boundary_err


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 82
sync_fifo, "(sync_buf_counter_f == MEMSIZE)"
  A left 5-bit expression is compared to a right 32-bit expression.
  Comparing 'sync_buf_counter_f' of type reg [ASIZE:0]
  with 'MEMSIZE' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 89
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: sync_buf_counter_next = 0;
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 97
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: sync_buf_counter_next = (sync_buf_counter_f + 1);
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: sync_buf_counter_next = (sync_buf_counter_f - 1);
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 120
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: sync_rd_ptr_next = 0;
  Expression: sync_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 124
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: sync_rd_ptr_next = (sync_rd_ptr_f + 1);
  Expression: sync_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 141
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: sync_wr_ptr_next = 0;
  Expression: sync_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 145
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: sync_wr_ptr_next = (sync_wr_ptr_f + 1);
  Expression: sync_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_bridge_rcv_32.v, 182
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: channel_buffer_count <= 0;
  Expression: channel_buffer_count


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_23 <= 0;
  Expression: sel_23


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 136
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_13 <= 0;
  Expression: sel_13


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 137
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_12 <= 0;
  Expression: sel_12


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 138
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: sel_123 <= 0;
  Expression: sel_123


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 140
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: select_counter <= 0;
  Expression: select_counter


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 145
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: select_counter <= 0;
  Expression: select_counter


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 148
  Width mismatch between LHS and RHS is found in assignment:
  The following 2-bit wide expression is assigned to a 1-bit LHS target:
  Source info: select_counter <= (select_counter + 2'b1);
  Expression: select_counter


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 170
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_13 <= 1;
  Expression: sel_13


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_12 <= 1;
  Expression: sel_12


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 180
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_23 <= 1;
  Expression: sel_23


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 181
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_12 <= 0;
  Expression: sel_12


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 190
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_23 <= 0;
  Expression: sel_23


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/chip_net_chooser_32.v, 191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_13 <= 0;
  Expression: sel_13


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_rcv/rtl/fpga_bridge_rcv_32.v, 154
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: channel_buffer_count <= 0;
  Expression: channel_buffer_count


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 161
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_23 <= 0;
  Expression: sel_23


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 162
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_13 <= 0;
  Expression: sel_13


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 163
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_12 <= 0;
  Expression: sel_12


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 164
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: sel_123 <= 0;
  Expression: sel_123


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 166
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: select_counter <= 0;
  Expression: select_counter


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: select_counter <= 0;
  Expression: select_counter


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 174
  Width mismatch between LHS and RHS is found in assignment:
  The following 2-bit wide expression is assigned to a 1-bit LHS target:
  Source info: select_counter <= (select_counter + 2'b1);
  Expression: select_counter


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 196
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_13 <= 1;
  Expression: sel_13


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 197
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_12 <= 1;
  Expression: sel_12


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 206
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_23 <= 1;
  Expression: sel_23


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 207
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_12 <= 0;
  Expression: sel_12


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 216
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_23 <= 0;
  Expression: sel_23


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/fpga_bridge/fpga_send/rtl/fpga_net_chooser_32.v, 217
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: sel_13 <= 0;
  Expression: sel_13


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset.v, 468
  Following is an unused input.
  Source info: sw


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v, 72
  Following is an unused input.
  Source info: piton_ready_n


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v, 74
"test_start"
  Output port 'test_start' has never been assigned to any value.
  


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v, 75
"uart_rst_out_n"
  Output port 'uart_rst_out_n' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v, 100
  Following is an unused input.
  Source info: chipset_intf_rdy_noc1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v, 104
  Following is an unused input.
  Source info: intf_chipset_data_noc1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v, 106
  Following is an unused input.
  Source info: intf_chipset_data_noc3


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v, 107
  Following is an unused input.
  Source info: intf_chipset_val_noc1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v, 109
  Following is an unused input.
  Source info: intf_chipset_val_noc3


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v, 269
"tdo_oe_o"
  Output port 'tdo_oe_o' has never been assigned to any value.
  


Lint-[PCWM-L] Port connection width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/rtl/chipset_impl.tmp.v, 1744
"ciop_fake_iob ciop_fake_iob( .noc_out_val (iob_filter_noc2_valid),  .noc_out_rdy (filter_iob_noc2_ready),  .noc_out_data (iob_filter_noc2_data),  .spc0_inst_done (cmp_top.monitor.pc_cmp.spc0_inst_done),  .pc_w0 (cmp_top.monitor.pc_cmp.spc0_phy_pc_w),  .clk (chipset_clk),  .rst_n (chipset_rst_n));"
  The following 64-bit expression is connected to 49-bit port "pc_w0" of 
  module "ciop_fake_iob", instance "ciop_fake_iob".
  Expression: cmp_top.monitor.pc_cmp.spc0_phy_pc_w
  The expression is from module chipset_impl, instance chipset_impl 


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data.v, 50
  Following is an unused input.
  Source info: pdout_en


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data.v, 51
  Following is an unused input.
  Source info: deepsleep


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_data.v, 58
"pdata_out"
  Output port 'pdata_out' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_dir.v, 50
  Following is an unused input.
  Source info: pdout_en


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_dir.v, 51
  Following is an unused input.
  Source info: deepsleep


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_dir.v, 58
"pdata_out"
  Output port 'pdata_out' has never been assigned to any value.
  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 223
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = 0;
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 226
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 230
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 234
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 238
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 242
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 246
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 250
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 254
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: empty_slots = (empty_slots + 1);
  Expression: empty_slots


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 532
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wbg_counter_next = (wbg_counter_f + 1);
  Expression: wbg_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 537
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wbg_counter_next = (wbg_counter_f - 1);
  Expression: wbg_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 549
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wbg_counter_f <= 0;
  Expression: wbg_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 576
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: counter_mem_f[wr_index_in] <= (counter_mem_f[wr_index_in] + 1);
  Expression: counter_mem_f[wr_index_in]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_mshr_wrap.tmp.v, 581
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: counter_mem_f[wr_index_in] <= (counter_mem_f[wr_index_in] + 1);
  Expression: counter_mem_f[wr_index_in]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_data_state_next = (data_in[29:22] - 2);
  Expression: msg_data_state_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 239
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_header_valid_in = 0;
  Expression: msg_header_valid_in


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msg_header_in = 0;
  Expression: msg_header_in


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 253
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_data_valid_in = 0;
  Expression: msg_data_valid_in


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 254
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msg_data_in = 0;
  Expression: msg_data_in


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 299
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: header_buf_counter_next = ((header_buf_counter_f + 1) - 3);
  Expression: header_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 303
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: header_buf_counter_next = (header_buf_counter_f + 1);
  Expression: header_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 307
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: header_buf_counter_next = (header_buf_counter_f - 3);
  Expression: header_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 320
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: header_buf_counter_f <= 0;
  Expression: header_buf_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 332
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_rd_ptr_next = 0;
  Expression: header_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 336
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_rd_ptr_next = (header_rd_ptr_f + 3);
  Expression: header_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 353
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_wr_ptr_next = 0;
  Expression: header_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 357
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_wr_ptr_next = (header_wr_ptr_f + 1);
  Expression: header_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 374
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_rd_ptr_plus1 = (header_rd_ptr_f + 1);
  Expression: header_rd_ptr_plus1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 375
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_rd_ptr_plus2 = (header_rd_ptr_f + 2);
  Expression: header_rd_ptr_plus2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 398
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[0] <= 0;
  Expression: header_buf_mem_f[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 399
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[1] <= 0;
  Expression: header_buf_mem_f[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 400
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[2] <= 0;
  Expression: header_buf_mem_f[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 401
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[3] <= 0;
  Expression: header_buf_mem_f[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 402
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[4] <= 0;
  Expression: header_buf_mem_f[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 403
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[5] <= 0;
  Expression: header_buf_mem_f[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 404
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[6] <= 0;
  Expression: header_buf_mem_f[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 405
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[7] <= 0;
  Expression: header_buf_mem_f[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 441
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_buf_counter_next = 0;
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 445
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_buf_counter_next = ((data_buf_counter_f + 1) - 1);
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 449
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_buf_counter_next = (data_buf_counter_f + 1);
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 453
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_buf_counter_next = (data_buf_counter_f - 1);
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 470
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: data_rd_ptr_next = 0;
  Expression: data_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 474
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: data_rd_ptr_next = (data_rd_ptr_f + 1);
  Expression: data_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 492
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: data_wr_ptr_next = 0;
  Expression: data_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 496
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: data_wr_ptr_next = (data_wr_ptr_f + 1);
  Expression: data_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 528
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[0] <= 0;
  Expression: data_buf_mem_f[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 529
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[1] <= 0;
  Expression: data_buf_mem_f[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 530
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[2] <= 0;
  Expression: data_buf_mem_f[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v, 531
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[3] <= 0;
  Expression: data_buf_mem_f[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 82
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 1;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 86
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 2;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 3;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 94
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 3;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 98
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 4;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 102
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 5;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 106
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 2;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 110
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_rd_flits = 0;
  Expression: buf_rd_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 126
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_counter_next = 0;
  Expression: buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 130
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_counter_next = ((buf_counter_f + buf_rd_flits) - 1);
  Expression: buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 138
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: buf_counter_next = (buf_counter_f - 1);
  Expression: buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 158
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: rd_ptr_next = 0;
  Expression: rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 162
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: rd_ptr_next = (rd_ptr_f + 1);
  Expression: rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 181
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_ptr_next = 0;
  Expression: wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 185
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_ptr_next = (wr_ptr_f + buf_rd_flits);
  Expression: wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 201
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_ptr_plus1 = (wr_ptr_f + 1);
  Expression: wr_ptr_plus1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 202
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_ptr_plus2 = (wr_ptr_f + 2);
  Expression: wr_ptr_plus2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 203
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_ptr_plus3 = (wr_ptr_f + 3);
  Expression: wr_ptr_plus3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 204
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_ptr_plus4 = (wr_ptr_f + 4);
  Expression: wr_ptr_plus4


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 210
l2_pipe1_buf_out, "(buf_counter_f <= (16 - buf_rd_flits))"
  A left 5-bit expression is compared to a right 32-bit expression.
  Comparing 'buf_counter_f' of type reg [4:0]
  with '(16 - buf_rd_flits)' of type logic [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 226
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[0] <= 0;
  Expression: buf_mem_f[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 227
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[1] <= 0;
  Expression: buf_mem_f[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 228
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[2] <= 0;
  Expression: buf_mem_f[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 229
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[3] <= 0;
  Expression: buf_mem_f[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 230
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[4] <= 0;
  Expression: buf_mem_f[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 231
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[5] <= 0;
  Expression: buf_mem_f[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 232
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[6] <= 0;
  Expression: buf_mem_f[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 233
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[7] <= 0;
  Expression: buf_mem_f[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 234
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[8] <= 0;
  Expression: buf_mem_f[8]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 235
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[9] <= 0;
  Expression: buf_mem_f[9]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 236
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[10] <= 0;
  Expression: buf_mem_f[10]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 237
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[11] <= 0;
  Expression: buf_mem_f[11]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 238
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[12] <= 0;
  Expression: buf_mem_f[12]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 239
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[13] <= 0;
  Expression: buf_mem_f[13]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[14] <= 0;
  Expression: buf_mem_f[14]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v, 241
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buf_mem_f[15] <= 0;
  Expression: buf_mem_f[15]


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 91
  Following is an unused input.
  Source info: cam_mshr_msg_type_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 92
  Following is an unused input.
  Source info: cam_mshr_l2_miss_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 93
  Following is an unused input.
  Source info: cam_mshr_data_size_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 94
  Following is an unused input.
  Source info: cam_mshr_cache_type_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 129
  Following is an unused input.
  Source info: addr_l2_aligned_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 158
  Following is an unused input.
  Source info: l2_way_state_owner_S4


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 165
  Following is an unused input.
  Source info: lsid_S4


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 171
  Following is an unused input.
  Source info: broadcast_chipid_out_S4


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 172
  Following is an unused input.
  Source info: broadcast_x_out_S4


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 173
  Following is an unused input.
  Source info: broadcast_y_out_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1001
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_S1 = 0;
  Expression: l2_miss_S1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1035
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type_S2_f <= 0;
  Expression: msg_type_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1036
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_size_S2_f <= 0;
  Expression: data_size_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1037
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cache_type_S2_f <= 0;
  Expression: cache_type_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1038
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_S2_f <= 0;
  Expression: l2_miss_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1040
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_smc_miss_S2_f <= 0;
  Expression: mshr_smc_miss_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1043
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: mshr_pending_index_S2_f <= 0;
  Expression: mshr_pending_index_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1044
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: special_addr_type_S2_f <= 0;
  Expression: special_addr_type_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1045
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_data_rd_S2_f <= 0;
  Expression: msg_data_rd_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1120
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stall_before_S2_next = 0;
  Expression: stall_before_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 1990
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_S2 = 1;
  Expression: l2_miss_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2224
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_load_data_subline_S2_next = (l2_load_data_subline_S2_f + 1);
  Expression: l2_load_data_subline_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2317
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type_S3_f <= 0;
  Expression: msg_type_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2318
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_size_S3_f <= 0;
  Expression: data_size_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2319
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cache_type_S3_f <= 0;
  Expression: cache_type_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2320
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_from_mshr_S3_f <= 0;
  Expression: msg_from_mshr_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2321
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_load_data_subline_S3_f <= 0;
  Expression: l2_load_data_subline_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2322
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: state_mesi_S3_f <= 0;
  Expression: state_mesi_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2323
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_S3_f <= 0;
  Expression: l2_miss_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2325
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_smc_miss_S3_f <= 0;
  Expression: mshr_smc_miss_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2327
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: state_wr_en_S3_f <= 0;
  Expression: state_wr_en_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2328
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_wr_data_en_S3_f <= 0;
  Expression: mshr_wr_data_en_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2329
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_wr_state_en_S3_f <= 0;
  Expression: mshr_wr_state_en_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2330
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshr_state_in_S3_f <= 0;
  Expression: mshr_state_in_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2331
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: mshr_pending_index_S3_f <= 0;
  Expression: mshr_pending_index_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2332
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: special_addr_type_S3_f <= 0;
  Expression: special_addr_type_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2333
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_recycle_S3_f <= 0;
  Expression: req_recycle_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2439
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stall_before_S3_next = 0;
  Expression: stall_before_S3_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2499
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type_S4_f <= 0;
  Expression: msg_type_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2500
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_size_S4_f <= 0;
  Expression: data_size_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2501
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cache_type_S4_f <= 0;
  Expression: cache_type_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2502
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_from_mshr_S4_f <= 0;
  Expression: msg_from_mshr_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2503
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_load_data_subline_S4_f <= 0;
  Expression: l2_load_data_subline_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2504
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: state_mesi_S4_f <= 0;
  Expression: state_mesi_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2505
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_S4_f <= 0;
  Expression: l2_miss_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2507
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_smc_miss_S4_f <= 0;
  Expression: mshr_smc_miss_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2509
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: state_wr_en_S4_f <= 0;
  Expression: state_wr_en_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2510
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_wr_data_en_S4_f <= 0;
  Expression: mshr_wr_data_en_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2511
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_wr_state_en_S4_f <= 0;
  Expression: mshr_wr_state_en_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2512
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshr_state_in_S4_f <= 0;
  Expression: mshr_state_in_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2513
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: mshr_pending_index_S4_f <= 0;
  Expression: mshr_pending_index_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2514
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: special_addr_type_S4_f <= 0;
  Expression: special_addr_type_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2515
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: dir_data_S4_f <= 0;
  Expression: dir_data_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2516
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_recycle_S4_f <= 0;
  Expression: req_recycle_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2668
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: smc_rd_diag_en_buf_S4_next = 0;
  Expression: smc_rd_diag_en_buf_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2669
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: smc_rd_en_buf_S4_next = 0;
  Expression: smc_rd_en_buf_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 2804
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stall_before_S4_next = 0;
  Expression: stall_before_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3499
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_mshrid_S4 = mshr_wr_index_in_S4;
  Expression: msg_send_mshrid_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3586
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_mshrid_S4 = mshr_wr_index_in_S4;
  Expression: msg_send_mshrid_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3605
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_mshrid_S4 = mshr_wr_index_in_S4;
  Expression: msg_send_mshrid_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3614
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_mshrid_S4 = mshr_wr_index_in_S4;
  Expression: msg_send_mshrid_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 3634
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_mshrid_S4 = mshr_wr_index_in_S4;
  Expression: msg_send_mshrid_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 4188
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dir_sharer_counter_S4_next = 1;
  Expression: dir_sharer_counter_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 4194
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dir_sharer_counter_S4_next = (dir_sharer_counter_S4_f + 1);
  Expression: dir_sharer_counter_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v, 4198
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dir_sharer_counter_S4_next = 1;
  Expression: dir_sharer_counter_S4_next


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 75
  Following is an unused input.
  Source info: cam_mshr_addr_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 76
  Following is an unused input.
  Source info: cam_mshr_mshrid_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 78
  Following is an unused input.
  Source info: cam_mshr_src_chipid_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 79
  Following is an unused input.
  Source info: cam_mshr_src_x_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 80
  Following is an unused input.
  Source info: cam_mshr_src_y_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 81
  Following is an unused input.
  Source info: cam_mshr_src_fbits_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 82
  Following is an unused input.
  Source info: cam_mshr_sdid_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 83
  Following is an unused input.
  Source info: cam_mshr_lsid_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 85
  Following is an unused input.
  Source info: cam_mshr_recycled_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 115
  Following is an unused input.
  Source info: valid_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 116
  Following is an unused input.
  Source info: stall_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 131
  Following is an unused input.
  Source info: msg_from_mshr_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 165
  Following is an unused input.
  Source info: stall_before_S3


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 170
  Following is an unused input.
  Source info: valid_S4


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 180
  Following is an unused input.
  Source info: msg_send_length_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 406
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: atomic_read_data_S1_next = 0;
  Expression: atomic_read_data_S1_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 464
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: addr_S2_f <= 0;
  Expression: addr_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 465
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: mshrid_S2_f <= 0;
  Expression: mshrid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 466
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: src_chipid_S2_f <= 0;
  Expression: src_chipid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 467
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_x_S2_f <= 0;
  Expression: src_x_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 468
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_y_S2_f <= 0;
  Expression: src_y_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 469
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: src_fbits_S2_f <= 0;
  Expression: src_fbits_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 470
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: sdid_S2_f <= 0;
  Expression: sdid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 471
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lsid_S2_f <= 0;
  Expression: lsid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 472
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshr_way_S2_f <= 0;
  Expression: mshr_way_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 473
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: mshr_miss_lsid_S2_f <= 0;
  Expression: mshr_miss_lsid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 474
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: atomic_read_data_S2_f <= 0;
  Expression: atomic_read_data_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 475
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recycled_S2_f <= 0;
  Expression: recycled_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 526
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: tag_data_buf_S2_next = 0;
  Expression: tag_data_buf_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 575
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_buf_S2_next = 0;
  Expression: state_data_buf_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1049
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: dir_data_in_S2 = {sdid_S2_f, src_chipid_S2_f, src_y_S2_f, 
  src_x_S2_f};
  Expression: dir_data_in_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1225
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: state_owner_S2 = (l2_way_state_owner_S2 + 1);
  Expression: state_owner_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1229
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: state_owner_S2 = (l2_way_state_owner_S2 - 1);
  Expression: state_owner_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1233
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: state_owner_S2 = 0;
  Expression: state_owner_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1280
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: state_rb_S2 = (l2_rb_bits_S2 + 1);
  Expression: state_rb_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1420
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: addr_S3_f <= 0;
  Expression: addr_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1421
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: mshrid_S3_f <= 0;
  Expression: mshrid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1422
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: src_chipid_S3_f <= 0;
  Expression: src_chipid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1423
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_x_S3_f <= 0;
  Expression: src_x_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1424
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_y_S3_f <= 0;
  Expression: src_y_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1425
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: src_fbits_S3_f <= 0;
  Expression: src_fbits_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1426
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: sdid_S3_f <= 0;
  Expression: sdid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1427
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lsid_S3_f <= 0;
  Expression: lsid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1428
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: mshr_miss_lsid_S3_f <= 0;
  Expression: mshr_miss_lsid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1429
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: evict_addr_S3_f <= 0;
  Expression: evict_addr_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1430
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_tag_hit_S3_f <= 0;
  Expression: l2_tag_hit_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1431
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_evict_S3_f <= 0;
  Expression: l2_evict_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1432
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_sel_S3_f <= 0;
  Expression: l2_way_sel_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1433
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: l2_way_state_owner_S3_f <= 0;
  Expression: l2_way_state_owner_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1434
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_state_mesi_S3_f <= 0;
  Expression: l2_way_state_mesi_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1435
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_state_vd_S3_f <= 0;
  Expression: l2_way_state_vd_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1436
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: l2_way_state_subline_S3_f <= 0;
  Expression: l2_way_state_subline_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1437
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_way_state_cache_type_S3_f <= 0;
  Expression: l2_way_state_cache_type_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1438
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msg_data_S3_f <= 0;
  Expression: msg_data_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1439
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_from_owner_S3_f <= 0;
  Expression: req_from_owner_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1440
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_in_S3_f <= 0;
  Expression: state_data_in_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1441
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_mask_in_S3_f <= 0;
  Expression: state_data_mask_in_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1442
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: data_addr_S3_f <= 0;
  Expression: data_addr_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1443
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recycled_S3_f <= 0;
  Expression: recycled_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1444
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: data_clk_en_S3_f <= 0;
  Expression: data_clk_en_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1522
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: addr_S4_f <= 0;
  Expression: addr_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1523
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: mshrid_S4_f <= 0;
  Expression: mshrid_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1524
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: src_chipid_S4_f <= 0;
  Expression: src_chipid_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1525
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_x_S4_f <= 0;
  Expression: src_x_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1526
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_y_S4_f <= 0;
  Expression: src_y_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1527
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: src_fbits_S4_f <= 0;
  Expression: src_fbits_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1528
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: sdid_S4_f <= 0;
  Expression: sdid_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1529
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lsid_S4_f <= 0;
  Expression: lsid_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1530
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: mshr_miss_lsid_S4_f <= 0;
  Expression: mshr_miss_lsid_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1531
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: evict_addr_S4_f <= 0;
  Expression: evict_addr_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1532
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_tag_hit_S4_f <= 0;
  Expression: l2_tag_hit_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1533
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_evict_S4_f <= 0;
  Expression: l2_evict_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1534
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_sel_S4_f <= 0;
  Expression: l2_way_sel_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1535
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: l2_way_state_owner_S4_f <= 0;
  Expression: l2_way_state_owner_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1536
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_state_mesi_S4_f <= 0;
  Expression: l2_way_state_mesi_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1537
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_state_vd_S4_f <= 0;
  Expression: l2_way_state_vd_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1538
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: l2_way_state_subline_S4_f <= 0;
  Expression: l2_way_state_subline_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1539
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_way_state_cache_type_S4_f <= 0;
  Expression: l2_way_state_cache_type_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1540
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msg_data_S4_f <= 0;
  Expression: msg_data_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1541
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_from_owner_S4_f <= 0;
  Expression: req_from_owner_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1542
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_in_S4_f <= 0;
  Expression: state_data_in_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1543
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_mask_in_S4_f <= 0;
  Expression: state_data_mask_in_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1544
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 144-bit LHS target:
  Source info: data_data_S4_f <= 0;
  Expression: data_data_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1545
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: data_addr_S4_f <= 0;
  Expression: data_addr_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1546
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: recycled_S4_f <= 0;
  Expression: recycled_S4_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1693
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: smc_rd_addr_in_buf_S4_next = 0;
  Expression: smc_rd_addr_in_buf_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 1847
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 144-bit LHS target:
  Source info: data_data_buf_S4_next = 0;
  Expression: data_data_buf_S4_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 2081
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_dst_x_S4 = 0;
  Expression: msg_send_dst_x_S4


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v, 2082
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_send_dst_y_S4 = 0;
  Expression: msg_send_dst_y_S4


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2.v, 73
  Following is an unused input.
  Source info: dir_data_out


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 229
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_header_valid_in = 0;
  Expression: msg_header_valid_in


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 230
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msg_header_in = 0;
  Expression: msg_header_in


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 243
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_data_valid_in = 0;
  Expression: msg_data_valid_in


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 244
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: msg_data_in = 0;
  Expression: msg_data_in


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 285
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_header_flits = 1;
  Expression: msg_header_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 288
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_header_flits = 3;
  Expression: msg_header_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 292
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_header_flits = 1;
  Expression: msg_header_flits


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 300
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_buf_counter_next = 0;
  Expression: header_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 304
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_buf_counter_next = ((header_buf_counter_f + 1) - 
  msg_header_flits);
  Expression: header_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 308
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: header_buf_counter_next = (header_buf_counter_f + 1);
  Expression: header_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 331
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: header_rd_ptr_next = 0;
  Expression: header_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 353
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: header_wr_ptr_next = 0;
  Expression: header_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 357
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: header_wr_ptr_next = (header_wr_ptr_f + 1);
  Expression: header_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 373
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: header_rd_ptr_plus1 = (header_rd_ptr_f + 1);
  Expression: header_rd_ptr_plus1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 374
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: header_rd_ptr_plus2 = (header_rd_ptr_f + 2);
  Expression: header_rd_ptr_plus2


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 386
l2_pipe2_buf_in, "(header_buf_counter_f >= msg_header_flits)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'header_buf_counter_f' of type reg [2:0]
  with 'msg_header_flits' of type reg [1:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 408
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[0] <= 0;
  Expression: header_buf_mem_f[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 409
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[1] <= 0;
  Expression: header_buf_mem_f[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 410
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[2] <= 0;
  Expression: header_buf_mem_f[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 411
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: header_buf_mem_f[3] <= 0;
  Expression: header_buf_mem_f[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 458
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: data_buf_counter_next = ((data_buf_counter_f + 1) - 2);
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 466
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: data_buf_counter_next = (data_buf_counter_f + 1);
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 471
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: data_buf_counter_next = (data_buf_counter_f - 2);
  Expression: data_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 483
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: data_buf_counter_f <= 0;
  Expression: data_buf_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 492
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: data_rd_ptr_next = 0;
  Expression: data_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 496
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: data_rd_ptr_next = (data_rd_ptr_f + 2);
  Expression: data_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 514
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: data_wr_ptr_next = 0;
  Expression: data_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 521
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: data_wr_ptr_next = (data_wr_ptr_f + 1);
  Expression: data_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 538
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: data_rd_ptr_plus1 = (data_rd_ptr_f + 1);
  Expression: data_rd_ptr_plus1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 561
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[0] <= 0;
  Expression: data_buf_mem_f[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 562
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[1] <= 0;
  Expression: data_buf_mem_f[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 563
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[2] <= 0;
  Expression: data_buf_mem_f[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 564
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[3] <= 0;
  Expression: data_buf_mem_f[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 565
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[4] <= 0;
  Expression: data_buf_mem_f[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 566
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[5] <= 0;
  Expression: data_buf_mem_f[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 567
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[6] <= 0;
  Expression: data_buf_mem_f[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 568
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[7] <= 0;
  Expression: data_buf_mem_f[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 569
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[8] <= 0;
  Expression: data_buf_mem_f[8]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 570
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[9] <= 0;
  Expression: data_buf_mem_f[9]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 571
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[10] <= 0;
  Expression: data_buf_mem_f[10]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 572
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[11] <= 0;
  Expression: data_buf_mem_f[11]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 573
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[12] <= 0;
  Expression: data_buf_mem_f[12]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 574
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[13] <= 0;
  Expression: data_buf_mem_f[13]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 575
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[14] <= 0;
  Expression: data_buf_mem_f[14]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v, 576
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buf_mem_f[15] <= 0;
  Expression: data_buf_mem_f[15]


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 64
  Following is an unused input.
  Source info: mshr_msg_type_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 65
  Following is an unused input.
  Source info: mshr_l2_miss_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 75
  Following is an unused input.
  Source info: is_same_address_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 80
  Following is an unused input.
  Source info: l2_tag_hit_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 81
  Following is an unused input.
  Source info: l2_way_sel_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 82
  Following is an unused input.
  Source info: l2_wb_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 85
  Following is an unused input.
  Source info: l2_way_state_vd_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 87
  Following is an unused input.
  Source info: l2_way_state_cache_type_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 88
  Following is an unused input.
  Source info: addr_l2_aligned_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 93
  Following is an unused input.
  Source info: broadcast_counter_zero_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 95
  Following is an unused input.
  Source info: broadcast_chipid_out_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 96
  Following is an unused input.
  Source info: broadcast_x_out_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 97
  Following is an unused input.
  Source info: broadcast_y_out_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 374
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: smc_miss_S1 = 0;
  Expression: smc_miss_S1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 416
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type_S2_f <= 0;
  Expression: msg_type_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 417
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length_S2_f <= 0;
  Expression: msg_length_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 418
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_last_subline_S2_f <= 0;
  Expression: msg_last_subline_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 419
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: data_size_S2_f <= 0;
  Expression: data_size_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 420
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cache_type_S2_f <= 0;
  Expression: cache_type_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 422
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_mesi_S2_f <= 0;
  Expression: msg_mesi_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 424
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: smc_miss_S2_f <= 0;
  Expression: smc_miss_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 426
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: inv_fwd_pending_S2_f <= 0;
  Expression: inv_fwd_pending_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 471
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: stall_before_S2_next = 0;
  Expression: stall_before_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 1013
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_load_data_subline_S2_next = (l2_load_data_subline_S2_f + 1);
  Expression: l2_load_data_subline_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 1104
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mshr_wr_state_en_S3_f <= 0;
  Expression: mshr_wr_state_en_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 1105
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshr_state_in_S3_f <= 0;
  Expression: mshr_state_in_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 1107
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: smc_miss_S3_f <= 0;
  Expression: smc_miss_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 1109
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_from_mshr_S3_f <= 0;
  Expression: msg_from_mshr_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v, 1110
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type_S3_f <= 0;
  Expression: msg_type_S3_f


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 56
  Following is an unused input.
  Source info: mshr_mshrid_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 68
  Following is an unused input.
  Source info: msg_type_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 78
  Following is an unused input.
  Source info: valid_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 79
  Following is an unused input.
  Source info: stall_S1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 90
  Following is an unused input.
  Source info: msg_type_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 92
  Following is an unused input.
  Source info: data_size_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 109
  Following is an unused input.
  Source info: l2_load_32B_S2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 117
  Following is an unused input.
  Source info: valid_S3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 227
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 3-bit LHS target:
  Source info: mshr_rd_index_S1 = msg_mshrid_S1;
  Expression: mshr_rd_index_S1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 275
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: addr_S2_f <= 0;
  Expression: addr_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 276
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: mshrid_S2_f <= 0;
  Expression: mshrid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 277
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: src_chipid_S2_f <= 0;
  Expression: src_chipid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 278
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_x_S2_f <= 0;
  Expression: src_x_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 279
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: src_y_S2_f <= 0;
  Expression: src_y_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 280
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: src_fbits_S2_f <= 0;
  Expression: src_fbits_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 281
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: sdid_S2_f <= 0;
  Expression: sdid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 282
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lsid_S2_f <= 0;
  Expression: lsid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 283
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshr_way_S2_f <= 0;
  Expression: mshr_way_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 284
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_subline_id_S2_f <= 0;
  Expression: msg_subline_id_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 285
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: mshr_miss_lsid_S2_f <= 0;
  Expression: mshr_miss_lsid_S2_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 327
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: tag_data_buf_S2_next = 0;
  Expression: tag_data_buf_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 364
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: state_data_buf_S2_next = 0;
  Expression: state_data_buf_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 368
  Width mismatch between LHS and RHS is found in assignment:
  The following 66-bit wide expression is assigned to a 104-bit LHS target:
  Source info: state_data_buf_S2_next = state_data_S2;
  Expression: state_data_buf_S2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 389
  Width mismatch between LHS and RHS is found in assignment:
  The following 66-bit wide expression is assigned to a 104-bit LHS target:
  Source info: state_data_trans_S2 = state_data_S2;
  Expression: state_data_trans_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 540
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l2_way_sel_S2 = 0;
  Expression: l2_way_sel_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 662
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: state_owner_S2 = (l2_way_state_owner_S2 + 1);
  Expression: state_owner_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 666
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: state_owner_S2 = (l2_way_state_owner_S2 - 1);
  Expression: state_owner_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 670
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: state_owner_S2 = 0;
  Expression: state_owner_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 717
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: state_rb_S2 = (l2_rb_bits_S2 + 1);
  Expression: state_rb_S2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 807
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: addr_S3_f <= 0;
  Expression: addr_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 808
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_in_S3_f <= 0;
  Expression: state_data_in_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 809
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 66-bit LHS target:
  Source info: state_data_mask_in_S3_f <= 0;
  Expression: state_data_mask_in_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 810
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: mshrid_S3_f <= 0;
  Expression: mshrid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 811
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: mshr_miss_lsid_S3_f <= 0;
  Expression: mshr_miss_lsid_S3_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v, 843
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 3-bit LHS target:
  Source info: mshr_wr_index_S3 = mshrid_S3_f;
  Expression: mshr_wr_index_S3


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_state.tmp.v, 49
  Following is an unused input.
  Source info: pdout_en


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_state.tmp.v, 50
  Following is an unused input.
  Source info: deepsleep


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_state.tmp.v, 60
"pdata_out"
  Output port 'pdata_out' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_tag.v, 52
  Following is an unused input.
  Source info: pdout_en


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_tag.v, 53
  Following is an unused input.
  Source info: deepsleep


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_tag.v, 60
"pdata_out"
  Output port 'pdata_out' has never been assigned to any value.
  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v, 293
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: hit_index = 0;
  Expression: hit_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v, 465
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_hit_index = 0;
  Expression: wr_hit_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_smc.tmp.v, 572
  Width mismatch between LHS and RHS is found in assignment:
  The following 120-bit wide expression is assigned to a 30-bit LHS target:
  Source info: data_out = (smc_data[hit_index] >> (rd_offset_in * 30));
  Expression: data_out


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_config_regs.v, 102
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: ctrl_reg_f <= 0;
  Expression: ctrl_reg_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_config_regs.v, 127
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l2_access_counter_reg_f <= 0;
  Expression: l2_access_counter_reg_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_config_regs.v, 150
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l2_miss_counter_reg_f <= 0;
  Expression: l2_miss_counter_reg_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_config_regs.v, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: error_status_reg_f <= 0;
  Expression: error_status_reg_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_config_regs.v, 229
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: reg_data_out = 0;
  Expression: reg_data_out


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_config_regs.v, 234
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: reg_data_out = 0;
  Expression: reg_data_out


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 77
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: chipid_next = 0;
  Expression: chipid_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 78
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_next = 0;
  Expression: x_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: y_next = 0;
  Expression: y_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 91
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: chipid_next = 0;
  Expression: chipid_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_next = 0;
  Expression: x_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 93
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: y_next = 0;
  Expression: y_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 103
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: chipid_next = 0;
  Expression: chipid_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 104
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_next = 0;
  Expression: x_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 105
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: y_next = 0;
  Expression: y_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 109
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: chipid_next = (chipid_f + 1);
  Expression: chipid_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 110
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_next = 0;
  Expression: x_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 111
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: y_next = 0;
  Expression: y_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 117
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_next = 0;
  Expression: x_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 118
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: y_next = (y_f + 1);
  Expression: y_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter.v, 124
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: x_next = (x_f + 1);
  Expression: x_next


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_broadcast_counter_wrap.v, 51
  Following is an unused input.
  Source info: pipe_sel


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v, 50
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v, 51
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v, 52
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v, 53
  Following is an unused input.
  Source info: SRAMID


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v, 50
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v, 51
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v, 52
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v, 53
  Following is an unused input.
  Source info: SRAMID


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v, 56
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v, 57
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v, 58
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v, 59
  Following is an unused input.
  Source info: SRAMID


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v, 50
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v, 51
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v, 52
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v, 53
  Following is an unused input.
  Source info: SRAMID


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v, 190
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 8-bit LHS target:
  Source info: count_f <= 5'b0;
  Expression: count_f


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v, 121
  Continuous assignment width mismatch
  8 bits (lhs) versus 32 bits (rhs).
  Source info: assign count_minus_one = (count_f - 1);  


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v, 66
  Following is an unused input.
  Source info: length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: head_ptr_next = (head_ptr_f + 1);
  Expression: head_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: elements_in_array_next = (elements_in_array_f - 1);
  Expression: elements_in_array_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 86
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: tail_ptr_next = (tail_ptr_f + 1);
  Expression: tail_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 87
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: elements_in_array_next = (elements_in_array_f + 1);
  Expression: elements_in_array_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: head_ptr_next = (head_ptr_f + 1);
  Expression: head_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 93
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: tail_ptr_next = (tail_ptr_f + 1);
  Expression: tail_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 106
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: yummy_out_f <= 0;
  Expression: yummy_out_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 107
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: head_ptr_f <= 0;
  Expression: head_ptr_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 108
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: tail_ptr_f <= 0;
  Expression: tail_ptr_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 109
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: elements_in_array_f <= 0;
  Expression: elements_in_array_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/space_avail_top.v, 121
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: count_f <= BUFFER_SIZE;
  Expression: count_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 287
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = 0;
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 308
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: curInterval = 0;
  Expression: curInterval


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 313
dmbr, "(curInterval >= (8'd9 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd9 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 317
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 9;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 319
dmbr, "(curInterval >= (8'd8 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd8 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 323
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 8;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 325
dmbr, "(curInterval >= (8'd7 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd7 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 329
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 7;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 331
dmbr, "(curInterval >= (8'd6 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd6 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 335
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 6;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 337
dmbr, "(curInterval >= (8'd5 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd5 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 341
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 5;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 343
dmbr, "(curInterval >= (8'd4 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd4 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 347
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 4;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 349
dmbr, "(curInterval >= (8'd3 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd3 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 353
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 3;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 355
dmbr, "(curInterval >= (8'd2 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'd2 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 359
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 2;
  Expression: bin_number


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 361
dmbr, "(curInterval >= (8'b1 << binScale))"
  A left 10-bit expression is compared to a right 8-bit expression.
  Comparing 'curInterval' of type reg [9:0]
  with '(8'b1 << binScale)' of type bit [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 365
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 1;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 371
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 0;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 379
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'b1 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 380
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 1;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 385
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd2 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 386
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 2;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 391
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd3 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 392
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 3;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 397
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd4 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 398
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 4;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 403
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd5 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 404
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 5;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 409
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd6 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 410
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 6;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 415
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd7 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 416
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 7;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 421
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd8 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 422
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 8;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 427
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 16-bit LHS target:
  Source info: stall_cycles = ((8'd9 << binScale) - curInterval);
  Expression: stall_cycles


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 428
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 9;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 434
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_number = 10;
  Expression: bin_number


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 443
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_0 = bin_used_0;
  Expression: bin_number_0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 444
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_1 = bin_used_1;
  Expression: bin_number_1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 445
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_2 = bin_used_2;
  Expression: bin_number_2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 446
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_3 = bin_used_3;
  Expression: bin_number_3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 447
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_4 = bin_used_4;
  Expression: bin_number_4


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 448
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_5 = bin_used_5;
  Expression: bin_number_5


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 449
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_6 = bin_used_6;
  Expression: bin_number_6


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 450
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_7 = bin_used_7;
  Expression: bin_number_7


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 451
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_8 = bin_used_8;
  Expression: bin_number_8


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 452
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_9 = bin_used_9;
  Expression: bin_number_9


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 453
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_10 = bin_used_10;
  Expression: bin_number_10


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 454
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_11 = bin_used_11;
  Expression: bin_number_11


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 455
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_12 = bin_used_12;
  Expression: bin_number_12


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 456
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_13 = bin_used_13;
  Expression: bin_number_13


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 457
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_14 = bin_used_14;
  Expression: bin_number_14


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 458
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_15 = bin_used_15;
  Expression: bin_number_15


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 483
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_0 = bin_number;
  Expression: bin_number_0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 487
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_1 = bin_number;
  Expression: bin_number_1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 491
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_2 = bin_number;
  Expression: bin_number_2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 495
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_3 = bin_number;
  Expression: bin_number_3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 499
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_4 = bin_number;
  Expression: bin_number_4


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 503
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_5 = bin_number;
  Expression: bin_number_5


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 507
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_6 = bin_number;
  Expression: bin_number_6


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 511
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_7 = bin_number;
  Expression: bin_number_7


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 515
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_8 = bin_number;
  Expression: bin_number_8


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 519
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_9 = bin_number;
  Expression: bin_number_9


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 523
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_10 = bin_number;
  Expression: bin_number_10


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 527
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_11 = bin_number;
  Expression: bin_number_11


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 531
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_12 = bin_number;
  Expression: bin_number_12


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 535
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_13 = bin_number;
  Expression: bin_number_13


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 539
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_14 = bin_number;
  Expression: bin_number_14


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 543
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bin_number_15 = bin_number;
  Expression: bin_number_15


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 553
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: add_bin = 0;
  Expression: add_bin


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 554
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: add_interval = 0;
  Expression: add_interval


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 624
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: add_bin = 10;
  Expression: add_bin


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 625
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: add_interval = 0;
  Expression: add_interval


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 950
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_0 <= bin_number_0;
  Expression: bin_used_0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 951
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_1 <= bin_number_1;
  Expression: bin_used_1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 952
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_2 <= bin_number_2;
  Expression: bin_used_2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 953
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_3 <= bin_number_3;
  Expression: bin_used_3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 954
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_4 <= bin_number_4;
  Expression: bin_used_4


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 955
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_5 <= bin_number_5;
  Expression: bin_used_5


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 956
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_6 <= bin_number_6;
  Expression: bin_used_6


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 957
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_7 <= bin_number_7;
  Expression: bin_used_7


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 958
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_8 <= bin_number_8;
  Expression: bin_used_8


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 959
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_9 <= bin_number_9;
  Expression: bin_used_9


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 960
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_10 <= bin_number_10;
  Expression: bin_used_10


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 961
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_11 <= bin_number_11;
  Expression: bin_used_11


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 962
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_12 <= bin_number_12;
  Expression: bin_used_12


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 963
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_13 <= bin_number_13;
  Expression: bin_used_13


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 964
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_14 <= bin_number_14;
  Expression: bin_used_14


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 965
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: bin_used_15 <= bin_number_15;
  Expression: bin_used_15


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 995
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_0 <= 1;
  Expression: curCredit_0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 996
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_1 <= 1;
  Expression: curCredit_1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 997
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_2 <= 1;
  Expression: curCredit_2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 998
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_3 <= 1;
  Expression: curCredit_3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 999
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_4 <= 1;
  Expression: curCredit_4


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 1000
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_5 <= 1;
  Expression: curCredit_5


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 1001
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_6 <= 1;
  Expression: curCredit_6


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 1002
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_7 <= 1;
  Expression: curCredit_7


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 1003
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_8 <= 1;
  Expression: curCredit_8


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 1004
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: curCredit_9 <= 1;
  Expression: curCredit_9


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 234
  Continuous assignment width mismatch
  9 bits (lhs) versus 32 bits (rhs).
  Source info: assign max_interval = ((10 << binScale) + 1'b1);  


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 238
dmbr, "(add_interval > max_interval)"
  A left 10-bit expression is compared to a right 9-bit expression.
  Comparing 'add_interval' of type reg [9:0]
  with 'max_interval' of type wire [(9 - 1):0].


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dmbr/rtl/dmbr.tmp.v, 262
  Continuous assignment width mismatch
  6 bits (lhs) versus 32 bits (rhs).
  Source info: assign cur_credit_minus_one = ((curCredit_mux > 0) ? 
  (curCredit_mux - 1) : curCredit_mux);  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/valrdy_to_credit.v, 143
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: count_f <= BUFFER_SIZE;
  Expression: count_f


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/valrdy_to_credit.v, 137
  Continuous assignment width mismatch
  1 bits (lhs) versus 32 bits (rhs).
  Source info: assign top_bits_zero_temp = ((count_temp < 3) ? 1 : 0);  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lfsr_8bit.sv, 49
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: refill_way_oh = 'b0;
  Expression: refill_way_oh


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lfsr_8bit.sv, 51
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 2-bit LHS target:
  Source info: refill_way_bin = shift_q;
  Expression: refill_way_bin


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 89
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_src_q <= 0;
  Expression: req_src_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 100
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ack_src_q <= 0;
  Expression: ack_src_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ack_q <= 0;
  Expression: ack_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 140
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ack_dst_q <= 0;
  Expression: ack_dst_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 159
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_dst_q <= 0;
  Expression: req_dst_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 160
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_q0 <= 0;
  Expression: req_q0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 161
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_q1 <= 0;
  Expression: req_q1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/unread.sv, 17
  Following is an unused input.
  Source info: d_i


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv, 41
  Following is an unused input.
  Source info: Div_start_dly_SI


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 262
norm_div_sqrt_mvp, "(Exp_in_DI[defs_div_sqrt_mvp::C_EXP_FP64:0] == defs_div_sqrt_mvp::C_EXP_ONE_FP64)"
  A left 12-bit expression is compared to a right 13-bit expression.
  Comparing 'Exp_in_DI[defs_div_sqrt_mvp::C_EXP_FP64:0]' of type logic [11:0]
  with 'defs_div_sqrt_mvp::C_EXP_ONE_FP64' of type bit [12:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 320
  Width mismatch between LHS and RHS is found in assignment:
  The following 13-bit wide expression is assigned to a 11-bit LHS target:
  Source info: Exp_res_norm_D = Exp_subOne_D;
  Expression: Exp_res_norm_D


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 367
  Width mismatch between LHS and RHS is found in assignment:
  The following 13-bit wide expression is assigned to a 11-bit LHS target:
  Source info: Exp_res_norm_D = Exp_subOne_D;
  Expression: Exp_res_norm_D


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 424
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: Mant_roundUp_S = 0;
  Expression: Mant_roundUp_S


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 430
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: Mant_roundUp_S = 0;
  Expression: Mant_roundUp_S


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 95
  Continuous assignment width mismatch
  13 bits (lhs) versus 32 bits (rhs).
  Source info: assign Exp_Max_RS_FP64_D = 
  ((Exp_in_DI[defs_div_sqrt_mvp::C_EXP_FP64:0] + 
  defs_div_sqrt_mvp::C_MANT_FP64) + 1);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 96
  Continuous assignment width mismatch
  10 bits (lhs) versus 32 bits (rhs).
  Source info: assign Exp_Max_RS_FP32_D = 
  ((Exp_in_DI[defs_div_sqrt_mvp::C_EXP_FP32:0] + 
  defs_div_sqrt_mvp::C_MANT_FP32) + 1);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 97
  Continuous assignment width mismatch
  7 bits (lhs) versus 32 bits (rhs).
  Source info: assign Exp_Max_RS_FP16_D = 
  ((Exp_in_DI[defs_div_sqrt_mvp::C_EXP_FP16:0] + 
  defs_div_sqrt_mvp::C_MANT_FP16) + 1);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 98
  Continuous assignment width mismatch
  10 bits (lhs) versus 32 bits (rhs).
  Source info: assign Exp_Max_RS_FP16ALT_D = 
  ((Exp_in_DI[defs_div_sqrt_mvp::C_EXP_FP16ALT:0] + 
  defs_div_sqrt_mvp::C_MANT_FP16ALT) + 1);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 100
  Continuous assignment width mismatch
  13 bits (lhs) versus 32 bits (rhs).
  Source info: assign Num_RS_D = (((~Exp_in_DI) + 1) + 1);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 106
  Continuous assignment width mismatch
  13 bits (lhs) versus 32 bits (rhs).
  Source info: assign Exp_subOne_D = (Exp_in_DI - 1);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv, 458
  Continuous assignment width mismatch
  52 bits (lhs) versus 53 bits (rhs).
  Source info: assign Mant_before_format_ctl_D = (Full_precision_SI ? 
  Mant_res_round_D : Mant_res_norm_D);  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/wt_cache_pkg.sv, 285
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: cnt = 0;
  Expression: cnt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_tracer.sv, 71
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: clk_ticks += 1;
  Expression: clk_ticks


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv, 137
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: cnt_d = 1;
  Expression: cnt_d


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv, 152
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: cnt_d = 1;
  Expression: cnt_d


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv, 168
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: cnt_d = 1;
  Expression: cnt_d


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv, 180
axi2mem, "(cnt_q == (ax_req_q.len + 1))"
  A left 8-bit expression is compared to a right 32-bit expression.
  Comparing 'cnt_q' of type logic [7:0]
  with '(ax_req_q.len + 1)' of type logic [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv, 213
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: cnt_d = (cnt_q + 1);
  Expression: cnt_d


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv, 249
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: cnt_d = (cnt_q + 1);
  Expression: cnt_d


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv, 62
axi2mem, "(len == 4'b1)"
  A left 8-bit expression is compared to a right 4-bit expression.
  Comparing 'len' of type logic [7:0]
  with '4'b1' of type bit [3:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv, 64
axi2mem, "(len == 4'b0011)"
  A left 8-bit expression is compared to a right 4-bit expression.
  Comparing 'len' of type logic [7:0]
  with '4'b0011' of type bit [3:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv, 66
axi2mem, "(len == 4'b0111)"
  A left 8-bit expression is compared to a right 4-bit expression.
  Comparing 'len' of type logic [7:0]
  with '4'b0111' of type bit [3:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv, 67
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: warp_address[(AXI_ADDR_WIDTH - 1):(3 + LOG_NR_BYTES)] = 
  unaligned_address[(AXI_ADDR_WIDTH - 3):(2 + LOG_NR_BYTES)];
  Expression: warp_address[(AXI_ADDR_WIDTH - 1):(3 + LOG_NR_BYTES)]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv, 68
axi2mem, "(len == 4'b1111)"
  A left 8-bit expression is compared to a right 4-bit expression.
  Comparing 'len' of type logic [7:0]
  with '4'b1111' of type bit [3:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv, 69
  Width mismatch between LHS and RHS is found in assignment:
  The following 55-bit wide expression is assigned to a 57-bit LHS target:
  Source info: warp_address[(AXI_ADDR_WIDTH - 1):(4 + LOG_NR_BYTES)] = 
  unaligned_address[(AXI_ADDR_WIDTH - 3):(4 + LOG_NR_BYTES)];
  Expression: warp_address[(AXI_ADDR_WIDTH - 1):(4 + LOG_NR_BYTES)]


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/branch_unit.sv, 16
  Following is an unused input.
  Source info: clk_i


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/branch_unit.sv, 17
  Following is an unused input.
  Source info: rst_ni


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/branch_unit.sv, 18
  Following is an unused input.
  Source info: debug_mode_i


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/branch_unit.sv, 22
  Following is an unused input.
  Source info: fu_valid_i


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/compressed_decoder.sv, 174
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 32-bit LHS target:
  Source info: instr_o = {16'b0, instr_i};
  Expression: instr_o


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/controller.sv, 28
  Following is an unused input.
  Source info: flush_dcache_ack_i


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 292
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: instret += 1;
  Expression: instret


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 307
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: perf_data_o = 'b0;
  Expression: perf_data_o


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 481
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: mask = ((((((1 << riscv::INSTR_ADDR_MISALIGNED) | (1 << 
  riscv::BREAKPOINT)) | (1 << riscv::ENV_CALL_UMODE)) | (1 << 
  riscv::INSTR_PAGE_FAULT)) | (1 << riscv::L ...
  Expression: mask


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 553
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: dcache_d = csr_wdata[0];
  Expression: dcache_d


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 554
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: icache_d = csr_wdata[0];
  Expression: icache_d


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 990
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: fcsr_q <= 64'b0;
  Expression: fcsr_q


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_stage.sv, 32
  Following is an unused input.
  Source info: is_ctrl_flow_i


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_stage.sv, 41
  Following is an unused input.
  Source info: resolve_branch_i


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_unit.sv, 364
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: idx_q <= 0;
  Expression: idx_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_unit.sv, 365
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: signed_q <= 0;
  Expression: signed_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_unit.sv, 366
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: fp_sign_q <= 0;
  Expression: fp_sign_q


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_unit.sv, 334
  Continuous assignment width mismatch
  3 bits (lhs) versus 32 bits (rhs).
  Source info: assign idx_d = ((load_data_d.operator inside {LW, FLW}) ? 
  (load_data_d.address_offset + 3) : ((load_data_d.operator inside {LH, FLH}) 
  ? (load_data_d.address_o ...  


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_unit.sv, 382
load_unit
  Disable iff is used in assertion 'addr_offset0: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (valid_o |-> ((load_data_q.operator inside 
  {LW, LWU}) |-> (load_data_q.address_offset < 5)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "invalid address offset used with {LW, LWU}");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_unit.sv, 384
load_unit
  Disable iff is used in assertion 'addr_offset1: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (valid_o |-> ((load_data_q.operator inside 
  {LH, LHU}) |-> (load_data_q.address_offset < 7)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "invalid address offset used with {LH, LHU}");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_unit.sv, 386
load_unit
  Disable iff is used in assertion 'addr_offset2: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (valid_o |-> ((load_data_q.operator inside 
  {LB, LBU}) |-> (load_data_q.address_offset < 8)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "invalid address offset used with {LB, LBU}");
  end
  '


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_store_unit.sv, 434
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: write_pointer += 1;
  Expression: write_pointer


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_store_unit.sv, 435
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt += 1;
  Expression: status_cnt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_store_unit.sv, 441
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: read_pointer += 1;
  Expression: read_pointer


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_store_unit.sv, 442
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt -= 1;
  Expression: status_cnt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_store_unit.sv, 448
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: read_pointer += 1;
  Expression: read_pointer


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/load_store_unit.sv, 449
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt -= 1;
  Expression: status_cnt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/mult.sv, 89
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: operand_a = fu_data_i.operand_a[31:0];
  Expression: operand_a


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/mult.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: operand_b = fu_data_i.operand_b[31:0];
  Expression: operand_b


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/serdiv.sv, 86
  Continuous assignment width mismatch
  64 bits (lhs) versus 65 bits (rhs).
  Source info: assign lzc_a_input = ((opcode_i[0] & op_a_sign) ? {(~op_a_i), 
  1'b0} : op_a_i);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/serdiv.sv, 107
  Continuous assignment width mismatch
  7 bits (lhs) versus 32 bits (rhs).
  Source info: assign shift_a = (lzc_a_no_one ? WIDTH : lzc_a_result);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/serdiv.sv, 108
  Continuous assignment width mismatch
  8 bits (lhs) versus 32 bits (rhs).
  Source info: assign div_shift = (lzc_b_no_one ? WIDTH : (lzc_b_result - 
  shift_a));  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/serdiv.sv, 146
  Continuous assignment width mismatch
  7 bits (lhs) versus 32 bits (rhs).
  Source info: assign cnt_d = (load_en ? div_shift : ((~cnt_zero) ? (cnt_q - 
  1) : cnt_q));  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/perf_counters.sv, 51
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_o = 'b0;
  Expression: data_o


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/perf_counters.sv, 84
perf_counters, "(commit_instr_i[i].rd == 'b1)"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'commit_instr_i[i].rd' of type logic [(REG_ADDR_SIZE - 1):0]
  with ''b1' of type bit [31:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/perf_counters.sv, 84
perf_counters, "(commit_instr_i[i].rd == 'b1)"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'commit_instr_i[i].rd' of type logic [(REG_ADDR_SIZE - 1):0]
  with ''b1' of type bit [31:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/perf_counters.sv, 89
perf_counters, "(commit_instr_i[i].rd == 'b1)"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'commit_instr_i[i].rd' of type logic [(REG_ADDR_SIZE - 1):0]
  with ''b1' of type bit [31:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/perf_counters.sv, 89
perf_counters, "(commit_instr_i[i].rd == 'b1)"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'commit_instr_i[i].rd' of type logic [(REG_ADDR_SIZE - 1):0]
  with ''b1' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 75
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 5-bit LHS target:
  Source info: speculative_status_cnt = speculative_status_cnt_q;
  Expression: speculative_status_cnt


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 78
store_buffer, "(speculative_status_cnt_q < (ariane_pkg::DEPTH_SPEC - 1))"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'speculative_status_cnt_q' of type logic 
  [$clog2(ariane_pkg::DEPTH_SPEC):0]
  with '(ariane_pkg::DEPTH_SPEC - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 94
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: speculative_status_cnt += 1;
  Expression: speculative_status_cnt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 104
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: speculative_status_cnt -= 1;
  Expression: speculative_status_cnt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 107
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 3-bit LHS target:
  Source info: speculative_status_cnt_n = speculative_status_cnt;
  Expression: speculative_status_cnt_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 117
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: speculative_status_cnt_n = 'b0;
  Expression: speculative_status_cnt_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 143
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 5-bit LHS target:
  Source info: commit_status_cnt = commit_status_cnt_q;
  Expression: commit_status_cnt


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 145
store_buffer, "(commit_status_cnt_q < ariane_pkg::DEPTH_COMMIT)"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'commit_status_cnt_q' of type logic 
  [$clog2(ariane_pkg::DEPTH_COMMIT):0]
  with 'ariane_pkg::DEPTH_COMMIT' of type int unsigned.


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 165
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: commit_status_cnt -= 1;
  Expression: commit_status_cnt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 175
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: commit_status_cnt += 1;
  Expression: commit_status_cnt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 178
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 3-bit LHS target:
  Source info: commit_status_cnt_n = commit_status_cnt;
  Expression: commit_status_cnt_n


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 265
store_buffer, "(speculative_status_cnt_q == ariane_pkg::DEPTH_SPEC)"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'speculative_status_cnt_q' of type logic 
  [$clog2(ariane_pkg::DEPTH_SPEC):0]
  with 'ariane_pkg::DEPTH_SPEC' of type int unsigned.


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 273
store_buffer, "(commit_status_cnt_q == ariane_pkg::DEPTH_COMMIT)"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'commit_status_cnt_q' of type logic 
  [$clog2(ariane_pkg::DEPTH_COMMIT):0]
  with 'ariane_pkg::DEPTH_COMMIT' of type int unsigned.


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 265
store_buffer, "(speculative_status_cnt_q == ariane_pkg::DEPTH_SPEC)"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'speculative_status_cnt_q' of type logic 
  [$clog2(ariane_pkg::DEPTH_SPEC):0]
  with 'ariane_pkg::DEPTH_SPEC' of type int unsigned.


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/store_buffer.sv, 273
store_buffer, "(commit_status_cnt_q == ariane_pkg::DEPTH_COMMIT)"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'commit_status_cnt_q' of type logic 
  [$clog2(ariane_pkg::DEPTH_COMMIT):0]
  with 'ariane_pkg::DEPTH_COMMIT' of type int unsigned.


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv, 234
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 32-bit LHS target:
  Source info: count += vector[idx];
  Expression: count


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv, 261
wt_dcache_ctrl
  Disable iff is used in assertion 'hot1: assert property(@(posedge clk_i) 
  disable iff ((!rst_ni)) ((!rd_ack_i) |=> (cache_en_i |-> 
  $onehot0(rd_hit_oh_i)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache ctrl] rd_hit_oh_i signal must be hot1");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/clint.sv, 27
  Following is an unused input.
  Source info: testmode_i


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/clint.sv, 110
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rdata = 'b0;
  Expression: rdata


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/clint.sv, 115
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rdata = msip_q[$unsigned(address[((AddrSelWidth - 1) + 2):2])];
  Expression: rdata


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/clint.sv, 167
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: mtimecmp_q <= 'b0;
  Expression: mtimecmp_q


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/clint.sv, 185
clint, "$fatal("Timer needs to interface with a 64 bit bus, everything else is not supported");"
  The first argument ""Timer needs to interface with a 64 bit bus, everything 
  else is not supported"" used in '$fatal' is not valid. Only integer values 
  0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/clint.sv, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: reg_q <= 'b0;
  Expression: reg_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv, 86
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 1-bit LHS target:
  Source info: trans_id_n = axi_req_i.aw.id;
  Expression: trans_id_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv, 95
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 1-bit LHS target:
  Source info: trans_id_n = axi_req_i.ar.id;
  Expression: trans_id_n


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_sba.sv, 166
dm_sba
  Disable iff is used in assertion 'dm_sba_access_size: assert 
  property(@(posedge clk_i) disable iff ((dmactive_i !== 1'b0)) ((state_d != 
  Idle) |-> (sbaccess_i < 4))) else begin
  $$sva_internal_error(2, 3);
  $warning("accesses > 8 byte not supported at the moment");
  end
  '


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv, 100
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: jtag_ir_shift_d = 'b00000000000000000000000000000101;
  Expression: jtag_ir_shift_d


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/debug_rom/debug_rom.sv, 57
debug_rom, "(addr_q < RomSize)"
  A left 5-bit expression is compared to a right 32-bit expression.
  Comparing 'addr_q' of type logic [($clog2(RomSize) - 1):0]
  with 'RomSize' of type int.


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/openpiton/bootrom/baremetal/bootrom.sv, 257
bootrom, "(addr_q < RomSize)"
  A left 8-bit expression is compared to a right 32-bit expression.
  Comparing 'addr_q' of type logic [($clog2(RomSize) - 1):0]
  with 'RomSize' of type int.


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/openpiton/bootrom/linux/bootrom_linux.sv, 866
bootrom_linux, "(addr_q < RomSize)"
  A left 10-bit expression is compared to a right 32-bit expression.
  Comparing 'addr_q' of type logic [($clog2(RomSize) - 1):0]
  with 'RomSize' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 164
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: tmp_vals[0] = 0;
  Expression: tmp_vals[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 175
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: tmp_vals[1] = 0;
  Expression: tmp_vals[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 193
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: mshr_pipe_readres_homeid_s1[(((14 + 8) + 8) - 1):0] = 0;
  Expression: mshr_pipe_readres_homeid_s1[(((14 + 8) + 8) - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 194
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 13-bit LHS target:
  Source info: mshr_pipe_readres_control_s1[(((((((((((0 + 1) + 1) + 1) + 1) +
  3) + 1) + 2) + 1) + 1) + 1) - 1):0] = 0;
  Expression: mshr_pipe_readres_control_s1[(((((((((((0 + 1) + 1) + 1) + 1) + 
  3) + 1) + 2) + 1) + 1) + 1) - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 419
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ld_val <= 0;
  Expression: ld_val


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 420
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: st_val <= 0;
  Expression: st_val


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 421
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ifill_val <= 0;
  Expression: ifill_val


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 455
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ld_alloc_mask = 0;
  Expression: ld_alloc_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 456
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: st_alloc_mask = 0;
  Expression: st_alloc_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 457
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ifill_alloc_mask = 0;
  Expression: ifill_alloc_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 468
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ld_dealloc_mask = 0;
  Expression: ld_dealloc_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 469
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: st_dealloc_mask = 0;
  Expression: st_dealloc_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 470
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: ifill_dealloc_mask = 0;
  Expression: ifill_dealloc_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 495
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: st_homeid[0] <= 0;
  Expression: st_homeid[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 496
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: st_homeid[1] <= 0;
  Expression: st_homeid[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 497
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ld_homeid[0] <= 0;
  Expression: ld_homeid[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_mshr.tmp.v, 498
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ld_homeid[1] <= 0;
  Expression: ld_homeid[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 361
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: predecode_source_s1 = 0;
  Expression: predecode_source_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 447
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: predecode_reqtype_s1 = 0;
  Expression: predecode_reqtype_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 448
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_s1 = 0;
  Expression: predecode_address_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 449
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_plus0_s1 = 0;
  Expression: predecode_address_plus0_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 450
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_plus1_s1 = 0;
  Expression: predecode_address_plus1_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 451
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_plus2_s1 = 0;
  Expression: predecode_address_plus2_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 452
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_plus3_s1 = 0;
  Expression: predecode_address_plus3_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 453
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_is_last_inval_s1 = 0;
  Expression: predecode_is_last_inval_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 455
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: predecode_size_s1 = 0;
  Expression: predecode_size_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 456
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_threadid_s1 = 0;
  Expression: predecode_threadid_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 457
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: predecode_l1_replacement_way_s1 = 0;
  Expression: predecode_l1_replacement_way_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 458
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_non_cacheable_s1 = 0;
  Expression: predecode_non_cacheable_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 459
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_blockstore_bit_s1 = 0;
  Expression: predecode_blockstore_bit_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 460
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_blockstore_init_s1 = 0;
  Expression: predecode_blockstore_init_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 461
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_prefetch_bit_s1 = 0;
  Expression: predecode_prefetch_bit_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 463
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_l2_miss_s1 = 0;
  Expression: predecode_l2_miss_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 464
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_f4b_s1 = 0;
  Expression: predecode_f4b_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 465
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_icache_bit_s1 = 0;
  Expression: predecode_icache_bit_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 466
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_dcache_load_s1 = 0;
  Expression: predecode_dcache_load_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 467
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 0;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 468
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_dcache_noc2_store_im_s1 = 0;
  Expression: predecode_dcache_noc2_store_im_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 469
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_dcache_noc2_store_sm_s1 = 0;
  Expression: predecode_dcache_noc2_store_sm_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 470
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_noc2_inval_s1 = 0;
  Expression: predecode_noc2_inval_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 471
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: predecode_fwd_subcacheline_vector_s1 = 0;
  Expression: predecode_fwd_subcacheline_vector_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 472
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_interrupt_broadcast_s1 = 0;
  Expression: predecode_interrupt_broadcast_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 593
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_s1 = 0;
  Expression: predecode_address_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 636
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: predecode_address_s1 = 0;
  Expression: predecode_address_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 676
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_dcache_load_s1 = 1;
  Expression: predecode_dcache_load_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 684
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_icache_bit_s1 = 1;
  Expression: predecode_icache_bit_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 729
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 734
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 739
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 744
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 749
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 754
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 759
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 764
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 769
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 775
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 781
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 787
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_atomic_s1 = 1;
  Expression: predecode_atomic_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 870
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: creditman_noc1_avail <= 8;
  Expression: creditman_noc1_avail


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 871
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: creditman_noc1_data_avail <= 2;
  Expression: creditman_noc1_data_avail


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 872
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: creditman_noc1_reserve <= 0;
  Expression: creditman_noc1_reserve


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 895
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: creditman_noc1_avail_next = (creditman_noc1_add2 ? 
  (creditman_noc1_avail + 2) : (creditman_noc1_add1 ? (creditman_noc1_avail + 
  1) : (creditman_noc1_minus1 ? ( ...
  Expression: creditman_noc1_avail_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 900
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: creditman_noc1_data_avail_next = (creditman_noc1_data_add1 ? 
  (creditman_noc1_data_avail + 1) : (creditman_noc1_data_add2 ? 
  (creditman_noc1_data_avail + 2) : ( ...
  Expression: creditman_noc1_data_avail_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 906
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: creditman_noc1_reserve_next = (creditman_noc1_reserve_add1 ? 
  (creditman_noc1_reserve + 1) : (creditman_noc1_reserve_minus1 ? 
  (creditman_noc1_reserve - 1) : cr ...
  Expression: creditman_noc1_reserve_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1118
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_pcx_ack_stage_s1 = 1'b0;
  Expression: decoder_pcx_ack_stage_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1119
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_noc2_ack_stage_s1 = 1'b0;
  Expression: decoder_noc2_ack_stage_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1124
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_s1_mshr_operation_s1 = 1'b0;
  Expression: decoder_s1_mshr_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1125
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_dtag_operation_s1 = 1'b0;
  Expression: decoder_dtag_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1128
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 4-bit LHS target:
  Source info: decoder_dcache_operation_s1 = 1'b0;
  Expression: decoder_dcache_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1129
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 3-bit LHS target:
  Source info: decoder_s3_mshr_operation_s1 = 1'b0;
  Expression: decoder_s3_mshr_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1130
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 3-bit LHS target:
  Source info: decoder_mesi_write_op_s1 = 1'b0;
  Expression: decoder_mesi_write_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1132
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 3-bit LHS target:
  Source info: decoder_wmt_write_op_s1 = 1'b0;
  Expression: decoder_wmt_write_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1133
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 3-bit LHS target:
  Source info: decoder_wmt_compare_op_s1 = 1'b0;
  Expression: decoder_wmt_compare_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1134
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 3-bit LHS target:
  Source info: decoder_lruarray_write_op_s1 = 1'b0;
  Expression: decoder_lruarray_write_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1135
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 5-bit LHS target:
  Source info: decoder_cpx_operation_s1 = 1'b0;
  Expression: decoder_cpx_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1136
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 5-bit LHS target:
  Source info: decoder_noc1_operation_s1 = 1'b0;
  Expression: decoder_noc1_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1137
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 4-bit LHS target:
  Source info: decoder_noc3_operation_s1 = 1'b0;
  Expression: decoder_noc3_operation_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1138
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 4-bit LHS target:
  Source info: decoder_csm_op_s1 = 1'b0;
  Expression: decoder_csm_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1139
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_config_op_s1 = 1'b0;
  Expression: decoder_config_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1145
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_mshr_allocation_type_s1 = 0;
  Expression: decoder_mshr_allocation_type_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1147
  Width mismatch between LHS and RHS is found in assignment:
  The following 2-bit wide expression is assigned to a 3-bit LHS target:
  Source info: decoder_lrsc_flag_write_op_s1 = 2'b0;
  Expression: decoder_lrsc_flag_write_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1148
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_no_free_mshr_s1 = 0;
  Expression: decoder_no_free_mshr_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1150
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_hmt_op_s1 = 0;
  Expression: decoder_hmt_op_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1157
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1158
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_mshr_s1 = 1;
  Expression: decoder_stall_on_matched_mshr_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1224
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1225
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_mshr_s1 = 1;
  Expression: decoder_stall_on_matched_mshr_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1278
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1279
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_mshr_s1 = 1;
  Expression: decoder_stall_on_matched_mshr_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1375
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1448
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1449
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_mshr_s1 = 1;
  Expression: decoder_stall_on_matched_mshr_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1551
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1570
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1575
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1580
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1612
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1617
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1622
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1643
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1688
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1705
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1742
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1756
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1772
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1781
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: decoder_stall_on_matched_bypassed_index_s1 = 1;
  Expression: decoder_stall_on_matched_bypassed_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1973
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dtag_val_s1 = 0;
  Expression: dtag_val_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1974
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dtag_rw_s1 = 0;
  Expression: dtag_rw_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1975
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: dtag_index_s1 = 0;
  Expression: dtag_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1976
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: dtag_write_way_s1 = 0;
  Expression: dtag_write_way_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1977
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 33-bit LHS target:
  Source info: dtag_write_tag_s1[(33 - 1):0] = 0;
  Expression: dtag_write_tag_s1[(33 - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 1978
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: dtag_write_way_mask = 0;
  Expression: dtag_write_way_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2022
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mesi_read_val_s1 = 0;
  Expression: mesi_read_val_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2023
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: mesi_read_index_s1 = 0;
  Expression: mesi_read_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2043
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lrsc_flag_read_val_s1 = 0;
  Expression: lrsc_flag_read_val_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2044
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: lrsc_flag_read_index_s1 = 0;
  Expression: lrsc_flag_read_index_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2069
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 13-bit LHS target:
  Source info: mshr_control_bits_write_s1 = 0;
  Expression: mshr_control_bits_write_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2104
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: s1_mshr_write_val_s1 = 0;
  Expression: s1_mshr_write_val_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2105
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: s1_mshr_write_type_s1 = 0;
  Expression: s1_mshr_write_type_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2106
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: s1_mshr_write_address_s1 = 0;
  Expression: s1_mshr_write_address_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2107
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 13-bit LHS target:
  Source info: s1_mshr_write_control_s1 = 0;
  Expression: s1_mshr_write_control_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2108
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: s1_mshr_write_mshrid_s1 = 0;
  Expression: s1_mshr_write_mshrid_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2111
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: write_mask_s1 = 0;
  Expression: write_mask_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2112
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: s1_mshr_write_threadid_s1 = 0;
  Expression: s1_mshr_write_threadid_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2202
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: acklogic_pcx_s1 = 0;
  Expression: acklogic_pcx_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2203
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: acklogic_noc2_s1 = 0;
  Expression: acklogic_noc2_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2206
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: acklogic_pcx_s1 = 1;
  Expression: acklogic_pcx_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2208
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: acklogic_noc2_s1 = 1;
  Expression: acklogic_noc2_s1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2319
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: threadid_s2 <= 0;
  Expression: threadid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2320
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshrid_s2 <= 0;
  Expression: mshrid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2321
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: address_s2 <= 0;
  Expression: address_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2322
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: non_cacheable_s2 <= 0;
  Expression: non_cacheable_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2323
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: size_s2 <= 0;
  Expression: size_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2324
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: prefetch_s2 <= 0;
  Expression: prefetch_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2325
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l1_replacement_way_s2 <= 0;
  Expression: l1_replacement_way_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2326
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_s2 <= 0;
  Expression: l2_miss_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2327
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: f4b_s2 <= 0;
  Expression: f4b_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2328
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_noc2_inval_s2 <= 0;
  Expression: predecode_noc2_inval_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2329
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: predecode_fwd_subcacheline_vector_s2 <= 0;
  Expression: predecode_fwd_subcacheline_vector_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2330
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: lrsc_flag_write_op_s2 <= 0;
  Expression: lrsc_flag_write_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2331
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: blockstore_s2 <= 0;
  Expression: blockstore_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2332
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: blockstoreinit_s2 <= 0;
  Expression: blockstoreinit_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2333
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: predecode_reqtype_s2 <= 0;
  Expression: predecode_reqtype_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2334
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: decoder_dtag_operation_s2 <= 0;
  Expression: decoder_dtag_operation_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2335
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wmt_write_op_s2 <= 0;
  Expression: wmt_write_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2336
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wmt_compare_op_s2 <= 0;
  Expression: wmt_compare_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2337
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: lruarray_write_op_s2 <= 0;
  Expression: lruarray_write_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2338
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: csm_op_s2 <= 0;
  Expression: csm_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2339
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: config_op_s2 <= 0;
  Expression: config_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2340
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wmt_read_op_s2 <= 0;
  Expression: wmt_read_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2341
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: noc2_src_homeid_s2 <= 0;
  Expression: noc2_src_homeid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2342
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: hmt_fill_homeid_s2 <= 0;
  Expression: hmt_fill_homeid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2343
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: s3_mshr_operation_s2 <= 0;
  Expression: s3_mshr_operation_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2344
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: cpx_operation_s2 <= 0;
  Expression: cpx_operation_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2345
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: noc1_operation_s2 <= 0;
  Expression: noc1_operation_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2346
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: noc3_operations_s2 <= 0;
  Expression: noc3_operations_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2347
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mesi_read_op_s2 <= 0;
  Expression: mesi_read_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2348
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: mesi_write_op_s2 <= 0;
  Expression: mesi_write_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2349
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: dcache_operation_s2 <= 0;
  Expression: dcache_operation_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2350
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: s2_mshr_operation_s2 <= 0;
  Expression: s2_mshr_operation_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2351
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: pcx_ack_stage_s2 <= 0;
  Expression: pcx_ack_stage_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2352
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc2_ack_stage_s2 <= 0;
  Expression: noc2_ack_stage_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2353
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc2_ack_state_s2 <= 0;
  Expression: noc2_ack_state_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2354
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 33-bit LHS target:
  Source info: csm_pcx_data_s2 <= 0;
  Expression: csm_pcx_data_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2355
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 33-bit LHS target:
  Source info: hmt_op_s2 <= 0;
  Expression: hmt_op_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2538
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 33-bit LHS target:
  Source info: hmt_op_s2_next = decoder_hmt_op_s1;
  Expression: hmt_op_s2_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2699
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: lru_way_s2 = 0;
  Expression: lru_way_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2747
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: s2_mshr_val_s2 = 0;
  Expression: s2_mshr_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2748
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: s2_mshr_mshrid_s2 = 0;
  Expression: s2_mshr_mshrid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2752
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: s2_mshr_val_s2 = 1;
  Expression: s2_mshr_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2784
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dcache_val_s2 = 0;
  Expression: dcache_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2785
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dcache_rw_s2 = 0;
  Expression: dcache_rw_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2786
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: dcache_index_s2 = 0;
  Expression: dcache_index_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2787
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: dcache_way_s2 = 0;
  Expression: dcache_way_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2788
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: dcache_mshr_write_mask_s2 = 0;
  Expression: dcache_mshr_write_mask_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2789
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: dcache_write_merge_mshr_noc2_s2 = 0;
  Expression: dcache_write_merge_mshr_noc2_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2790
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: dcache_source_s2 = 0;
  Expression: dcache_source_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2791
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: dcache_write_mask_s2 = 0;
  Expression: dcache_write_mask_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2792
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: dcache_write_data_s2 = 0;
  Expression: dcache_write_data_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2946
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: l15_hmt_write_data_s2[(((14 + 8) + 8) - 1):0] = 0;
  Expression: l15_hmt_write_data_s2[(((14 + 8) + 8) - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2953
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: l15_hmt_write_mask_s2 = 0;
  Expression: l15_hmt_write_mask_s2


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2954
l15_pipeline, "(hmt_op_s2 == 1'b1)"
  A left 33-bit expression is compared to a right 1-bit expression.
  Comparing 'hmt_op_s2' of type reg [(33 - 1):0]
  with '1'b1' of type bit [0:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2977
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: mesi_write_val_s2 = 0;
  Expression: mesi_write_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2978
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: mesi_write_index_s2 = 0;
  Expression: mesi_write_index_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2979
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mesi_write_way_s2 = 0;
  Expression: mesi_write_way_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 2980
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mesi_write_state_s2 = 0;
  Expression: mesi_write_state_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3046
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lrsc_flag_write_val_s2 = 0;
  Expression: lrsc_flag_write_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3047
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: lrsc_flag_write_index_s2 = 0;
  Expression: lrsc_flag_write_index_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3048
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: lrsc_flag_write_way_s2 = 0;
  Expression: lrsc_flag_write_way_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3049
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lrsc_flag_write_state_s2 = 0;
  Expression: lrsc_flag_write_state_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3121
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: csm_fill_data = 0;
  Expression: csm_fill_data


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3122
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: csm_req_val_s2 = 0;
  Expression: csm_req_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3123
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: csm_req_type_s2 = 0;
  Expression: csm_req_type_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3124
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: csm_req_lru_address_s2 = 0;
  Expression: csm_req_lru_address_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3125
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: csm_address_s2 = 0;
  Expression: csm_address_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3221
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wmt_read_val_s2 = 0;
  Expression: wmt_read_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3222
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: wmt_read_index_s2 = 0;
  Expression: wmt_read_index_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3248
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: config_req_val_s2 = 0;
  Expression: config_req_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3249
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: config_req_rw_s2 = 0;
  Expression: config_req_rw_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3250
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: config_write_req_data_s2 = 0;
  Expression: config_write_req_data_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3251
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: config_req_address_s2 = 0;
  Expression: config_req_address_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3384
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpxencoder_req_staled_s3 <= 0;
  Expression: cpxencoder_req_staled_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3385
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc1encoder_req_staled_s3 <= 0;
  Expression: noc1encoder_req_staled_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3386
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3encoder_req_staled_s3 <= 0;
  Expression: noc3encoder_req_staled_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3387
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: val_s3 <= 0;
  Expression: val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3388
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lru_data_s3 <= 0;
  Expression: lru_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3389
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: tagcheck_way_s3 <= 0;
  Expression: tagcheck_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3390
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: tagcheck_state_s3 <= 0;
  Expression: tagcheck_state_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3391
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: tagcheck_lrsc_flag_s3 <= 0;
  Expression: tagcheck_lrsc_flag_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3392
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: flush_way_s3 <= 0;
  Expression: flush_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3393
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: flush_state_s3 <= 0;
  Expression: flush_state_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3394
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: lru_way_s3 <= 0;
  Expression: lru_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3395
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: lru_state_s3 <= 0;
  Expression: lru_state_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3396
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mshrid_s3 <= 0;
  Expression: mshrid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3397
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: address_s3 <= 0;
  Expression: address_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3398
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: threadid_s3 <= 0;
  Expression: threadid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3399
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: non_cacheable_s3 <= 0;
  Expression: non_cacheable_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3400
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: size_s3 <= 0;
  Expression: size_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3401
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: prefetch_s3 <= 0;
  Expression: prefetch_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3402
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l1_replacement_way_s3 <= 0;
  Expression: l1_replacement_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3403
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l2_miss_s3 <= 0;
  Expression: l2_miss_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3404
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: f4b_s3 <= 0;
  Expression: f4b_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3405
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: blockstore_s3 <= 0;
  Expression: blockstore_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3406
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: blockstoreinit_s3 <= 0;
  Expression: blockstoreinit_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3407
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: noc2_src_homeid_s3 <= 0;
  Expression: noc2_src_homeid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3408
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: lruarray_write_op_s3 <= 0;
  Expression: lruarray_write_op_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3409
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: predecode_noc2_inval_s3 <= 0;
  Expression: predecode_noc2_inval_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3410
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: predecode_fwd_subcacheline_vector_s3 <= 0;
  Expression: predecode_fwd_subcacheline_vector_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3411
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: predecode_reqtype_s3 <= 0;
  Expression: predecode_reqtype_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3412
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wmt_write_op_s3 <= 0;
  Expression: wmt_write_op_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3413
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: wmt_compare_op_s3 <= 0;
  Expression: wmt_compare_op_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3414
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: csm_ticket_s3 <= 0;
  Expression: csm_ticket_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3415
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: s3_mshr_operation_s3 <= 0;
  Expression: s3_mshr_operation_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3416
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: cpx_operation_s3 <= 0;
  Expression: cpx_operation_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3417
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: noc1_operation_s3 <= 0;
  Expression: noc1_operation_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3418
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: noc3_operations_s3 <= 0;
  Expression: noc3_operations_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3419
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: pcx_ack_stage_s3 <= 0;
  Expression: pcx_ack_stage_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3420
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc2_ack_stage_s3 <= 0;
  Expression: noc2_ack_stage_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3421
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc2_ack_state_s3 <= 0;
  Expression: noc2_ack_state_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3422
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 29-bit LHS target:
  Source info: lru_way_tag_s3 <= 0;
  Expression: lru_way_tag_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3423
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 29-bit LHS target:
  Source info: flush_way_tag_s3 <= 0;
  Expression: flush_way_tag_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3424
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 33-bit LHS target:
  Source info: csm_pcx_data_s3 <= 0;
  Expression: csm_pcx_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3743
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_data_s3 = 0;
  Expression: wmt_compare_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3744
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_way_s3 = 0;
  Expression: wmt_compare_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3799
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_match_way_s3 = 0;
  Expression: wmt_compare_match_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3801
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_match_way_s3 = 0;
  Expression: wmt_compare_match_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3803
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_match_way_s3 = 1;
  Expression: wmt_compare_match_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3805
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_match_way_s3 = 2;
  Expression: wmt_compare_match_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3807
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_compare_match_way_s3 = 3;
  Expression: wmt_compare_match_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3824
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lruarray_write_data_s3 = 0;
  Expression: lruarray_write_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3825
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: lruarray_write_val_s3 = 0;
  Expression: lruarray_write_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3936
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wmt_write_val_s3 = 0;
  Expression: wmt_write_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3937
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: wmt_write_index_s3 = 0;
  Expression: wmt_write_index_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3939
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wmt_write_inval_val_s3 = 0;
  Expression: wmt_write_inval_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3940
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wmt_write_update_val_s3 = 0;
  Expression: wmt_write_update_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3941
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wmt_write_dedup_l1way_val_s3 = 0;
  Expression: wmt_write_dedup_l1way_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3943
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_write_update_way_s3 = 0;
  Expression: wmt_write_update_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3944
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: wmt_write_update_data_s3 = 0;
  Expression: wmt_write_update_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3948
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: wmt_write_inval_mask_s3 = 0;
  Expression: wmt_write_inval_mask_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3949
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: wmt_write_update_mask_s3 = 0;
  Expression: wmt_write_update_mask_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 3950
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: wmt_write_dedup_mask_s3 = 0;
  Expression: wmt_write_dedup_mask_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4001
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: wmt_write_update_mask_s3[((4 * ((2 + 0) + 1)) - 1):0] = 0;
  Expression: wmt_write_update_mask_s3[((4 * ((2 + 0) + 1)) - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4045
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: wmt_write_inval_mask_s3[((4 * ((2 + 0) + 1)) - 1):0] = 0;
  Expression: wmt_write_inval_mask_s3[((4 * ((2 + 0) + 1)) - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4108
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: s3_mshr_val_s3 = 0;
  Expression: s3_mshr_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4109
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: s3_mshr_write_type_s3 = 0;
  Expression: s3_mshr_write_type_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4110
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: s3_mshr_write_mshrid_s3 = 0;
  Expression: s3_mshr_write_mshrid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4111
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: s3_mshr_update_state_s3 = 0;
  Expression: s3_mshr_update_state_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4112
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: s3_mshr_update_way_s3 = 0;
  Expression: s3_mshr_update_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4187
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_req_val_s3 = 0;
  Expression: cpx_req_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4188
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: cpx_type_s3 = 0;
  Expression: cpx_type_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4189
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_invalidate_l1_s3 = 0;
  Expression: cpx_invalidate_l1_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: cpx_inval_way_s3 = 0;
  Expression: cpx_inval_way_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4192
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: cpx_data_source_s3 = 0;
  Expression: cpx_data_source_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4193
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_atomic_bit_s3 = 0;
  Expression: cpx_atomic_bit_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4194
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_icache_inval_s3 = 0;
  Expression: cpx_icache_inval_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4200
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_icache_inval_s3 = 1;
  Expression: cpx_icache_inval_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4206
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_invalidate_l1_s3 = 1;
  Expression: cpx_invalidate_l1_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4213
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_invalidate_l1_s3 = 1;
  Expression: cpx_invalidate_l1_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4220
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_invalidate_l1_s3 = 1;
  Expression: cpx_invalidate_l1_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4227
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_invalidate_l1_s3 = 1;
  Expression: cpx_invalidate_l1_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4264
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_atomic_bit_s3 = 1;
  Expression: cpx_atomic_bit_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4298
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cpx_atomic_bit_s3 = 1;
  Expression: cpx_atomic_bit_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4338
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_l2miss = 0;
  Expression: l15_cpxencoder_l2miss


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4339
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l15_cpxencoder_error[1:0] = 0;
  Expression: l15_cpxencoder_error[1:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4340
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_noncacheable = 0;
  Expression: l15_cpxencoder_noncacheable


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4341
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_threadid = 0;
  Expression: l15_cpxencoder_threadid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4342
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_prefetch = 0;
  Expression: l15_cpxencoder_prefetch


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4343
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_f4b = 0;
  Expression: l15_cpxencoder_f4b


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4344
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_atomic = 0;
  Expression: l15_cpxencoder_atomic


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4345
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_inval_icache_all_way = 0;
  Expression: l15_cpxencoder_inval_icache_all_way


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4346
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_inval_dcache_all_way = 0;
  Expression: l15_cpxencoder_inval_dcache_all_way


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4347
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: l15_cpxencoder_inval_address_15_4[15:4] = 0;
  Expression: l15_cpxencoder_inval_address_15_4[15:4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4348
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_cross_invalidate = 0;
  Expression: l15_cpxencoder_cross_invalidate


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4349
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l15_cpxencoder_cross_invalidate_way[1:0] = 0;
  Expression: l15_cpxencoder_cross_invalidate_way[1:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4350
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_inval_dcache_inval = 0;
  Expression: l15_cpxencoder_inval_dcache_inval


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4351
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_inval_icache_inval = 0;
  Expression: l15_cpxencoder_inval_icache_inval


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4352
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l15_cpxencoder_inval_way[1:0] = 0;
  Expression: l15_cpxencoder_inval_way[1:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4353
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_blockinitstore = 0;
  Expression: l15_cpxencoder_blockinitstore


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4366
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_cross_invalidate = 0;
  Expression: l15_cpxencoder_cross_invalidate


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4370
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_cpxencoder_inval_icache_inval = 0;
  Expression: l15_cpxencoder_inval_icache_inval


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4375
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_cpxencoder_data_0[63:0] = 0;
  Expression: l15_cpxencoder_data_0[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4376
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_cpxencoder_data_1[63:0] = 0;
  Expression: l15_cpxencoder_data_1[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4377
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_cpxencoder_data_2[63:0] = 0;
  Expression: l15_cpxencoder_data_2[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4378
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_cpxencoder_data_3[63:0] = 0;
  Expression: l15_cpxencoder_data_3[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4418
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: expanded_hmt_homeid_s3 = 0;
  Expression: expanded_hmt_homeid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4433
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc1_req_val_s3 = 0;
  Expression: noc1_req_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4434
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: noc1_type_s3 = 0;
  Expression: noc1_type_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4435
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc1_data_source_s3 = 0;
  Expression: noc1_data_source_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4436
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc1_homeid_not_required_s3 = 0;
  Expression: noc1_homeid_not_required_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4437
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: creditman_noc1_mispredicted_s3 = 0;
  Expression: creditman_noc1_mispredicted_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4438
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: creditman_noc1_reserve_s3 = 0;
  Expression: creditman_noc1_reserve_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4439
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: l15_noc1buffer_req_address = 0;
  Expression: l15_noc1buffer_req_address


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4440
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc1_homeid_source_s3 = 0;
  Expression: noc1_homeid_source_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4447
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: creditman_noc1_mispredicted_s3 = (noc1_req_val_s3 ? 0 : 
  val_s3);
  Expression: creditman_noc1_mispredicted_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4455
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: creditman_noc1_mispredicted_s3 = (noc1_req_val_s3 ? 0 : 
  val_s3);
  Expression: creditman_noc1_mispredicted_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4463
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: creditman_noc1_mispredicted_s3 = (noc1_req_val_s3 ? 0 : 
  val_s3);
  Expression: creditman_noc1_mispredicted_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4617
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_noc1buffer_req_data_0[63:0] = 0;
  Expression: l15_noc1buffer_req_data_0[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4618
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_noc1buffer_req_data_1[63:0] = 0;
  Expression: l15_noc1buffer_req_data_1[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4635
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: l15_noc1buffer_req_homeid = 0;
  Expression: l15_noc1buffer_req_homeid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4636
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_noc1buffer_req_homeid_val = 0;
  Expression: l15_noc1buffer_req_homeid_val


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4647
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 30-bit LHS target:
  Source info: l15_noc1buffer_req_homeid = csm_l15_res_data_s3;
  Expression: l15_noc1buffer_req_homeid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4672
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_req_val_s3 = 0;
  Expression: noc3_req_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4673
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: noc3_type_s3 = 0;
  Expression: noc3_type_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4674
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_with_data_s3 = 0;
  Expression: noc3_with_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4675
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: noc3_address_s3 = 0;
  Expression: noc3_address_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4676
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc3_homeid_source_s3 = 0;
  Expression: noc3_homeid_source_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4683
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_with_data_s3 = 1;
  Expression: noc3_with_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4691
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_with_data_s3 = 1;
  Expression: noc3_with_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4699
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_with_data_s3 = 1;
  Expression: noc3_with_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4715
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_with_data_s3 = 1;
  Expression: noc3_with_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4731
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3_with_data_s3 = 1;
  Expression: noc3_with_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_pipeline.tmp.v, 4755
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: l15_noc3encoder_req_homeid = 0;
  Expression: l15_noc3encoder_req_homeid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/rf_l15_lruarray.tmp.v, 75
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: read_index_f <= 0;
  Expression: read_index_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/rf_l15_mesi.tmp.v, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: read_index_f <= 0;
  Expression: read_index_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/rf_l15_lrsc_flag.tmp.v, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: read_index_f <= 0;
  Expression: read_index_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 106
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: flit_state <= 0;
  Expression: flit_state


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 150
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: last_req_source <= 0;
  Expression: last_req_source


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 157
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_source = 0;
  Expression: req_source


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 158
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: req_type = 0;
  Expression: req_type


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 159
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_prefetch = 0;
  Expression: req_prefetch


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 160
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_nc = 0;
  Expression: req_nc


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 163
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: req_data0 = 0;
  Expression: req_data0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 164
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: req_data1 = 0;
  Expression: req_data1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 165
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: req_address = 0;
  Expression: req_address


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 166
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: req_mshrid = 0;
  Expression: req_mshrid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 167
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: req_size = 0;
  Expression: req_size


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 168
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: req_dest_l2_xpos = 0;
  Expression: req_dest_l2_xpos


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 169
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: req_dest_l2_ypos = 0;
  Expression: req_dest_l2_ypos


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 170
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: req_dest_chipid = 0;
  Expression: req_dest_chipid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: req_csm_lsid = 0;
  Expression: req_csm_lsid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 172
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: req_csm_sdid = 0;
  Expression: req_csm_sdid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 198
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: req_mshrid = {noc1buffer_noc1encoder_req_threadid, 
  noc1buffer_noc1encoder_req_mshrid};
  Expression: req_mshrid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 216
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: req_mshrid = csm_noc1encoder_req_mshrid;
  Expression: req_mshrid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 258
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 0;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 259
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type = 0;
  Expression: msg_type


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 260
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_mesi = 0;
  Expression: msg_mesi


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 261
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_last_subline = 0;
  Expression: msg_last_subline


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 262
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_cache_type = 0;
  Expression: msg_cache_type


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 263
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: msg_subline_vector = 0;
  Expression: msg_subline_vector


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 264
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: control_raw_data_flit1 = 0;
  Expression: control_raw_data_flit1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 265
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: t1_interrupt_cpuid = 0;
  Expression: t1_interrupt_cpuid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 284
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_dest_l2_xpos_new = 0;
  Expression: msg_dest_l2_xpos_new


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 285
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_dest_l2_ypos_new = 0;
  Expression: msg_dest_l2_ypos_new


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 292
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 305
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 315
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 328
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 336
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 342
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 4;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 348
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 353
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 1;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 365
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 372
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 378
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 384
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 390
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 396
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 402
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 408
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 414
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 3;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 427
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: msg_options_1 = 0;
  Expression: msg_options_1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 428
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: msg_options_2 = 0;
  Expression: msg_options_2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 429
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: msg_options_3 = 0;
  Expression: msg_options_3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 444
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: flit[(64 - 1):0] = 0;
  Expression: flit[(64 - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 462
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: flit[15:9] = 0;
  Expression: flit[15:9]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 496
noc1encoder, "(flit_state != msg_length)"
  A left 4-bit expression is compared to a right 8-bit expression.
  Comparing 'flit_state' of type reg [(4 - 1):0]
  with 'msg_length' of type reg [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 497
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: flit_state_next = (flit_state + 1);
  Expression: flit_state_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 511
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc1encoder_noc1buffer_req_ack = 0;
  Expression: noc1encoder_noc1buffer_req_ack


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 512
noc1encoder, "(flit_state == msg_length)"
  A left 4-bit expression is compared to a right 8-bit expression.
  Comparing 'flit_state' of type reg [(4 - 1):0]
  with 'msg_length' of type reg [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 519
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc1encoder_csm_req_ack = 0;
  Expression: noc1encoder_csm_req_ack


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 520
noc1encoder, "(flit_state == msg_length)"
  A left 4-bit expression is compared to a right 8-bit expression.
  Comparing 'flit_state' of type reg [(4 - 1):0]
  with 'msg_length' of type reg [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 530
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_dmbr_l1missIn = 0;
  Expression: l15_dmbr_l1missIn


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1encoder.v, 531
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: l15_dmbr_l1missTag = 0;
  Expression: l15_dmbr_l1missTag


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 132
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[0] <= 0;
  Expression: command_buffer[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 133
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[0] <= 0;
  Expression: command_buffer_val[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[1] <= 0;
  Expression: command_buffer[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[1] <= 0;
  Expression: command_buffer_val[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 136
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[2] <= 0;
  Expression: command_buffer[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 137
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[2] <= 0;
  Expression: command_buffer_val[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 138
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[3] <= 0;
  Expression: command_buffer[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 139
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[3] <= 0;
  Expression: command_buffer_val[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 140
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[4] <= 0;
  Expression: command_buffer[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 141
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[4] <= 0;
  Expression: command_buffer_val[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 142
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[5] <= 0;
  Expression: command_buffer[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 143
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[5] <= 0;
  Expression: command_buffer_val[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 144
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[6] <= 0;
  Expression: command_buffer[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 145
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[6] <= 0;
  Expression: command_buffer_val[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 104-bit LHS target:
  Source info: command_buffer[7] <= 0;
  Expression: command_buffer[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 147
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: command_buffer_val[7] <= 0;
  Expression: command_buffer_val[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 148
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buffer[0] <= 0;
  Expression: data_buffer[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 149
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: data_buffer[1] <= 0;
  Expression: data_buffer[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 151
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: data_wrindex <= 0;
  Expression: data_wrindex


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 152
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: command_wrindex <= 0;
  Expression: command_wrindex


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 153
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: command_rdindex <= 0;
  Expression: command_rdindex


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 208
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: data_wrindex_plus_1 = (data_wrindex + 1);
  Expression: data_wrindex_plus_1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 209
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: data_wrindex_plus_2 = (data_wrindex + 2);
  Expression: data_wrindex_plus_2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 229
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: command_wrindex_next = (command_wrindex + 1);
  Expression: command_wrindex_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 276
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: data_rdindex_plus1 = (data_rdindex + 1);
  Expression: data_rdindex_plus1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 393
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: noc1buffer_l15_req_data_sent = 0;
  Expression: noc1buffer_l15_req_data_sent


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc1buffer.tmp.v, 395
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: command_rdindex_plus1 = (command_rdindex + 1);
  Expression: command_rdindex_plus1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 117
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: l15_noc3encoder_req_data_0_f <= 0;
  Expression: l15_noc3encoder_req_data_0_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 137
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: flit_state <= 0;
  Expression: flit_state


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 168
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 0;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 169
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_type = 0;
  Expression: msg_type


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 170
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_mshrid = {l15_noc3encoder_req_threadid, 
  l15_noc3encoder_req_mshrid};
  Expression: msg_mshrid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: msg_mesi = 0;
  Expression: msg_mesi


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 174
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_cache_type = 0;
  Expression: msg_cache_type


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 175
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: msg_subline_vector = 0;
  Expression: msg_subline_vector


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 176
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: msg_data_size = 0;
  Expression: msg_data_size


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 186
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 4;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 194
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 198
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 0;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 210
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 2;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 214
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 0;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 220
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_length = 0;
  Expression: msg_length


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 224
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: msg_options_1 = 0;
  Expression: msg_options_1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 225
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: msg_options_2 = 0;
  Expression: msg_options_2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 226
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: msg_options_3 = 0;
  Expression: msg_options_3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 227
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: msg_options_4 = 0;
  Expression: msg_options_4


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 241
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: flit[(64 - 1):0] = 0;
  Expression: flit[(64 - 1):0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 309
noc3encoder, "(flit_state != msg_length)"
  A left 4-bit expression is compared to a right 8-bit expression.
  Comparing 'flit_state' of type reg [(4 - 1):0]
  with 'msg_length' of type reg [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 310
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: flit_state_next = (flit_state + 1);
  Expression: flit_state_next


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3encoder.v, 321
noc3encoder, "(flit_state == msg_length)"
  A left 4-bit expression is compared to a right 8-bit expression.
  Comparing 'flit_state' of type reg [(4 - 1):0]
  with 'msg_length' of type reg [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3buffer.v, 114
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: l15_noc3encoder_req_threadid_buf <= 
  l15_noc3encoder_req_threadid;
  Expression: l15_noc3encoder_req_threadid_buf


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc3buffer.v, 132
  Width mismatch between LHS and RHS is found in assignment:
  The following 2-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc3buffer_noc3encoder_req_threadid = 
  l15_noc3encoder_req_threadid_buf;
  Expression: noc3buffer_noc3encoder_req_threadid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc2decoder.v, 110
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: noc2decoder_l15_f4b = 0;
  Expression: noc2decoder_l15_f4b


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc2decoder.v, 128
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: noc2decoder_l15_src_homeid = 0;
  Expression: noc2decoder_l15_src_homeid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc2decoder.v, 153
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dmbr_response_val = 0;
  Expression: dmbr_response_val


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc2decoder.v, 154
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dmbr_l2_miss = 0;
  Expression: dmbr_l2_miss


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc2decoder.v, 155
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: dmbr_l2_miss_mshrid = 0;
  Expression: dmbr_l2_miss_mshrid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc2decoder.v, 169
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dmbr_response_val_next = 0;
  Expression: dmbr_response_val_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc2decoder.v, 170
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: dmbr_l2_miss_next = 0;
  Expression: dmbr_l2_miss_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/noc2decoder.v, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: dmbr_l2_miss_mshrid_next = 0;
  Expression: dmbr_l2_miss_mshrid_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 68
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[0] <= 1'b0;
  Expression: buffer[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 69
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[1] <= 1'b0;
  Expression: buffer[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 70
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[2] <= 1'b0;
  Expression: buffer[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 71
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[3] <= 1'b0;
  Expression: buffer[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 72
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[4] <= 1'b0;
  Expression: buffer[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 73
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[5] <= 1'b0;
  Expression: buffer[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 74
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[6] <= 1'b0;
  Expression: buffer[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 75
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: buffer[7] <= 1'b0;
  Expression: buffer[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 76
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: index <= 0;
  Expression: index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 77
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: state <= 0;
  Expression: state


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 110
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: state_next = 0;
  Expression: state_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 111
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: msg_val = 0;
  Expression: msg_val


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 112
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: msg_len = 0;
  Expression: msg_len


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 137
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: index_next = (index + 1);
  Expression: index_next


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 148
simplenocbuffer, "(index == msg_len)"
  A left 3-bit expression is compared to a right 8-bit expression.
  Comparing 'index' of type reg [2:0]
  with 'msg_len' of type reg [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 155
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: index_next = (index + 1);
  Expression: index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/simplenocbuffer.v, 167
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: index_next = 0;
  Expression: index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 139
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: l15_csm_clump_tile_count_s2 = 0;
  Expression: l15_csm_clump_tile_count_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 140
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: l15_csm_req_clump_id_s2 = 0;
  Expression: l15_csm_req_clump_id_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 154
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: l15_csm_chipid_s2 = 0;
  Expression: l15_csm_chipid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 155
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: l15_csm_x_s2 = 0;
  Expression: l15_csm_x_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 156
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: l15_csm_y_s2 = 0;
  Expression: l15_csm_y_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 265
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_s2 = l15_csm_req_data_s2;
  Expression: ghid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 266
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_val_s2 = (l15_csm_req_data_s2 >> ((128 / 4) - 1));
  Expression: ghid_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 270
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_s2 = (l15_csm_req_data_s2 >> (128 / 4));
  Expression: ghid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 271
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_val_s2 = (l15_csm_req_data_s2 >> (((128 / 4) * 2) - 1));
  Expression: ghid_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 275
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_s2 = (l15_csm_req_data_s2 >> ((128 / 4) * 2));
  Expression: ghid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 276
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_val_s2 = (l15_csm_req_data_s2 >> (((128 / 4) * 3) - 1));
  Expression: ghid_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 280
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_s2 = (l15_csm_req_data_s2 >> ((128 / 4) * 3));
  Expression: ghid_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 281
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_val_s2 = (l15_csm_req_data_s2 >> (((128 / 4) * 4) - 1));
  Expression: ghid_val_s2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 291
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[0] <= 0;
  Expression: ghid_ticketed_cache_val[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 292
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[0] <= 0;
  Expression: ghid_ticketed_cache[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 293
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[1] <= 0;
  Expression: ghid_ticketed_cache_val[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 294
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[1] <= 0;
  Expression: ghid_ticketed_cache[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 295
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[2] <= 0;
  Expression: ghid_ticketed_cache_val[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 296
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[2] <= 0;
  Expression: ghid_ticketed_cache[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 297
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[3] <= 0;
  Expression: ghid_ticketed_cache_val[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 298
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[3] <= 0;
  Expression: ghid_ticketed_cache[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 299
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[4] <= 0;
  Expression: ghid_ticketed_cache_val[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 300
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[4] <= 0;
  Expression: ghid_ticketed_cache[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 301
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[5] <= 0;
  Expression: ghid_ticketed_cache_val[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 302
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[5] <= 0;
  Expression: ghid_ticketed_cache[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 303
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[6] <= 0;
  Expression: ghid_ticketed_cache_val[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 304
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[6] <= 0;
  Expression: ghid_ticketed_cache[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 305
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ghid_ticketed_cache_val[7] <= 0;
  Expression: ghid_ticketed_cache_val[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 306
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[7] <= 0;
  Expression: ghid_ticketed_cache[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 322
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 30-bit LHS target:
  Source info: ghid_ticketed_cache[read_index_s2] <= 0;
  Expression: ghid_ticketed_cache[read_index_s2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 371
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: l15_csm_req_address_s3 <= 0;
  Expression: l15_csm_req_address_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 372
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: l15_csm_req_clump_id_s3 <= 0;
  Expression: l15_csm_req_clump_id_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 373
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_csm_req_val_s3 <= 0;
  Expression: l15_csm_req_val_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 374
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: l15_csm_req_ticket_s3 <= 0;
  Expression: l15_csm_req_ticket_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 375
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: addr_in_s3 <= 0;
  Expression: addr_in_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 376
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: data_in_s3 <= 0;
  Expression: data_in_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 377
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: lhid_s3 <= 0;
  Expression: lhid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 378
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: diag_en_s3 <= 0;
  Expression: diag_en_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 379
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: flush_en_s3 <= 0;
  Expression: flush_en_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 380
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rd_en_s3 <= 0;
  Expression: rd_en_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 381
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: wr_en_s3 <= 0;
  Expression: wr_en_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 382
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 14-bit LHS target:
  Source info: l15_csm_chipid_s3 <= 0;
  Expression: l15_csm_chipid_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 383
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: l15_csm_x_s3 <= 0;
  Expression: l15_csm_x_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 384
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: l15_csm_y_s3 <= 0;
  Expression: l15_csm_y_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 385
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: l15_csm_clump_sel_s3 <= 0;
  Expression: l15_csm_clump_sel_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 474
  Width mismatch between LHS and RHS is found in assignment:
  The following 30-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = data_out_s3;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 478
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = valid_out_s3;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 482
  Width mismatch between LHS and RHS is found in assignment:
  The following 14-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = tag_out_s3;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 486
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = 0;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 495
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = 0;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 503
  Width mismatch between LHS and RHS is found in assignment:
  The following 30-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = data_out_s3;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 508
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: csm_l15_res_data_s3 = 0;
  Expression: csm_l15_res_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 509
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 14-bit LHS target:
  Source info: csm_l15_res_data_s3[(((14 + 8) + 8) - 1):(8 + 8)] = 1'b0;
  Expression: csm_l15_res_data_s3[(((14 + 8) + 8) - 1):(8 + 8)]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 528
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[0] <= 0;
  Expression: ghid_ticketed_cache_addr[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 529
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[1] <= 0;
  Expression: ghid_ticketed_cache_addr[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 530
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[2] <= 0;
  Expression: ghid_ticketed_cache_addr[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 531
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[3] <= 0;
  Expression: ghid_ticketed_cache_addr[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 532
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[4] <= 0;
  Expression: ghid_ticketed_cache_addr[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 533
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[5] <= 0;
  Expression: ghid_ticketed_cache_addr[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 534
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[6] <= 0;
  Expression: ghid_ticketed_cache_addr[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 535
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: ghid_ticketed_cache_addr[7] <= 0;
  Expression: ghid_ticketed_cache_addr[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 571
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: refill_req_buf_counter_next = 0;
  Expression: refill_req_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 579
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: refill_req_buf_counter_next = (refill_req_buf_counter + 1);
  Expression: refill_req_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 583
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: refill_req_buf_counter_next = (refill_req_buf_counter - 1);
  Expression: refill_req_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 600
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_buf_rd_ptr_next = 0;
  Expression: refill_req_buf_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 604
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_buf_rd_ptr_next = (refill_req_buf_rd_ptr + 1);
  Expression: refill_req_buf_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 621
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_buf_wr_ptr_next = 0;
  Expression: refill_req_buf_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 625
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_buf_wr_ptr_next = (refill_req_buf_wr_ptr + 1);
  Expression: refill_req_buf_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 642
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[0] <= 0;
  Expression: refill_req_addr_buf[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 643
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[0] <= 0;
  Expression: refill_req_ticket_buf[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 644
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[0] <= 0;
  Expression: refill_req_val_buf[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 645
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[1] <= 0;
  Expression: refill_req_addr_buf[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 646
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[1] <= 0;
  Expression: refill_req_ticket_buf[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 647
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[1] <= 0;
  Expression: refill_req_val_buf[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 648
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[2] <= 0;
  Expression: refill_req_addr_buf[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 649
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[2] <= 0;
  Expression: refill_req_ticket_buf[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 650
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[2] <= 0;
  Expression: refill_req_val_buf[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 651
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[3] <= 0;
  Expression: refill_req_addr_buf[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 652
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[3] <= 0;
  Expression: refill_req_ticket_buf[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 653
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[3] <= 0;
  Expression: refill_req_val_buf[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 654
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[4] <= 0;
  Expression: refill_req_addr_buf[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 655
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[4] <= 0;
  Expression: refill_req_ticket_buf[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 656
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[4] <= 0;
  Expression: refill_req_val_buf[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 657
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[5] <= 0;
  Expression: refill_req_addr_buf[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 658
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[5] <= 0;
  Expression: refill_req_ticket_buf[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 659
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[5] <= 0;
  Expression: refill_req_val_buf[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 660
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[6] <= 0;
  Expression: refill_req_addr_buf[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 661
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[6] <= 0;
  Expression: refill_req_ticket_buf[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 662
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[6] <= 0;
  Expression: refill_req_val_buf[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 663
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 40-bit LHS target:
  Source info: refill_req_addr_buf[7] <= 0;
  Expression: refill_req_addr_buf[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 664
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: refill_req_ticket_buf[7] <= 0;
  Expression: refill_req_ticket_buf[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_csm.tmp.v, 665
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: refill_req_val_buf[7] <= 0;
  Expression: refill_req_val_buf[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v, 293
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: hit_index = 0;
  Expression: hit_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v, 465
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: wr_hit_index = 0;
  Expression: wr_hit_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/l15_hmc.tmp.v, 572
  Width mismatch between LHS and RHS is found in assignment:
  The following 120-bit wide expression is assigned to a 30-bit LHS target:
  Source info: data_out = (smc_data[hit_index] >> (rd_offset_in * 30));
  Expression: data_out


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v, 51
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v, 52
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v, 53
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v, 54
  Following is an unused input.
  Source info: SRAMID


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v, 51
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v, 52
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v, 53
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v, 54
  Following is an unused input.
  Source info: SRAMID


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v, 51
  Following is an unused input.
  Source info: BIST_COMMAND


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v, 52
  Following is an unused input.
  Source info: BIST_DIN


Lint-[ONGS] Output never gets set
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v, 53
"BIST_DOUT"
  Output port 'BIST_DOUT' has never been assigned to any value.
  


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v, 54
  Following is an unused input.
  Source info: SRAMID


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 228
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: res_op <= 0;
  Expression: res_op


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 243
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: req_op = 0;
  Expression: req_op


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 249
  Width mismatch between LHS and RHS is found in assignment:
  The following 16-bit wide expression is assigned to a 17-bit LHS target:
  Source info: req_address_index = req_address[15:0];
  Expression: req_address_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 250
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 9-bit LHS target:
  Source info: req_address_sramid = req_address[31:24];
  Expression: req_address_sramid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 251
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 9-bit LHS target:
  Source info: req_address_bsel = req_address[23:16];
  Expression: req_address_bsel


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 252
rtap, "(req_tileid == own_tileid)"
  A left 6-bit expression is compared to a right 8-bit expression.
  Comparing 'req_tileid' of type reg [(6 - 1):0]
  with 'own_tileid' of type wire [(8 - 1):0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 258
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: res_op_next = 0;
  Expression: res_op_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 267
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sram_req_op = 0;
  Expression: sram_req_op


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sram_req_dataout = 0;
  Expression: sram_req_dataout


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 272
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: state_counter_minus_1 = (state_counter - 1);
  Expression: state_counter_minus_1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 283
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sram_req_sramid_reg_next[3:0] = req_address_sramid;
  Expression: sram_req_sramid_reg_next[3:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 284
  Width mismatch between LHS and RHS is found in assignment:
  The following 9-bit wide expression is assigned to a 8-bit LHS target:
  Source info: sram_req_bsel_reg_next[7:0] = req_address_bsel;
  Expression: sram_req_bsel_reg_next[7:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 286
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: state_counter_next = 0;
  Expression: state_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 305
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: state_counter_next = 1;
  Expression: state_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 323
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: state_counter_next = 3;
  Expression: state_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 346
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: state_counter_next = 15;
  Expression: state_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 365
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sram_req_op = 0;
  Expression: sram_req_op


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 375
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: state_counter_next = 15;
  Expression: state_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 424
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rtap_arb_req_val = 0;
  Expression: rtap_arb_req_val


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 425
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rtap_arb_req_data[63:0] = 0;
  Expression: rtap_arb_req_data[63:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 426
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: rtap_arb_req_threadid[1:0] = 0;
  Expression: rtap_arb_req_threadid[1:0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 428
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: judi_op_val = 0;
  Expression: judi_op_val


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 429
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: judi_op_threadid = 0;
  Expression: judi_op_threadid


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 430
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: judi_op_id = 0;
  Expression: judi_op_id


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 431
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 94-bit LHS target:
  Source info: judi_op_data = 0;
  Expression: judi_op_data


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 433
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rtap_config_req_val = 0;
  Expression: rtap_config_req_val


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 434
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: rtap_config_req_rw = 0;
  Expression: rtap_config_req_rw


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 435
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: rtap_config_req_address = 0;
  Expression: rtap_config_req_address


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 436
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: rtap_config_write_req_data = 0;
  Expression: rtap_config_write_req_data


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 454
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: rtap_config_req_address[15:8] = req_address;
  Expression: rtap_config_req_address[15:8]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 469
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 94-bit LHS target:
  Source info: judi_op_data = req_address;
  Expression: judi_op_data


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 521
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: rtap_config_req_address[15:8] = req_address;
  Expression: rtap_config_req_address[15:8]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 562
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: res_val = 0;
  Expression: res_val


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 563
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: res_data = 0;
  Expression: res_data


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 569
  Width mismatch between LHS and RHS is found in assignment:
  The following 94-bit wide expression is assigned to a 128-bit LHS target:
  Source info: res_data = core_rtap_data[(94 - 1):0];
  Expression: res_data


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 575
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: res_data = sram_data_reg;
  Expression: res_data


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtap/rtl/rtap.v, 595
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: res_data = config_rtap_read_res_data;
  Expression: res_data


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/config_regs.tmp.v, 190
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: read_data_s3 <= 0;
  Expression: read_data_s3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/config_regs.tmp.v, 303
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 30-bit LHS target:
  Source info: {chipid_next, coreid_y_next, coreid_x_next} = req_data;
  Expression: {chipid_next, coreid_y_next, coreid_x_next}


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/config_regs.tmp.v, 358
  Width mismatch between LHS and RHS is found in assignment:
  The following 30-bit wide expression is assigned to a 64-bit LHS target:
  Source info: read_data_s3_next = {chipid, coreid_y, coreid_x};
  Expression: read_data_s3_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/config_regs.tmp.v, 362
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: read_data_s3_next = config_csm_en;
  Expression: read_data_s3_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/config_regs.tmp.v, 402
  Width mismatch between LHS and RHS is found in assignment:
  The following 22-bit wide expression is assigned to a 64-bit LHS target:
  Source info: read_data_s3_next = config_hmt_base;
  Expression: read_data_s3_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/config_regs.tmp.v, 406
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: read_data_s3_next = system_tile_count;
  Expression: read_data_s3_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/rtl/config_regs.tmp.v, 410
  Width mismatch between LHS and RHS is found in assignment:
  The following 2-bit wide expression is assigned to a 64-bit LHS target:
  Source info: read_data_s3_next = home_alloc_method;
  Expression: read_data_s3_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_interface.v, 265
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: ctap_reg_sel <= 0;
  Expression: ctap_reg_sel


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 121
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: data_reg <= 0;
  Expression: data_reg


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 123
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: interrupt_bit <= 0;
  Expression: interrupt_bit


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 124
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: jtag_req_val <= 0;
  Expression: jtag_req_val


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 125
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: capture_oram_response <= 0;
  Expression: capture_oram_response


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 149
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: data_reg_wr_en = 0;
  Expression: data_reg_wr_en


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 150
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: inst_wr_en = 0;
  Expression: inst_wr_en


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 151
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: addr_wr_en = 0;
  Expression: addr_wr_en


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 167
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: data_reg_next = 0;
  Expression: data_reg_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 175
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: data_reg_next = oram_ctap_res_data;
  Expression: data_reg_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 181
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 32-bit LHS target:
  Source info: jtag_req_next = jtag_ctap_data;
  Expression: jtag_req_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 187
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 32-bit LHS target:
  Source info: jtag_address_next = jtag_ctap_data;
  Expression: jtag_address_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 208
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: jtag_req_val_next = 0;
  Expression: jtag_req_val_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 232
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ctap_packet_val = 0;
  Expression: ctap_packet_val


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 233
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 128-bit LHS target:
  Source info: ctap_packet = 0;
  Expression: ctap_packet


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 235
  Width mismatch between LHS and RHS is found in assignment:
  The following 16-bit wide expression is assigned to a 32-bit LHS target:
  Source info: jtag_req_misc = jtag_req[15:0];
  Expression: jtag_req_misc


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 238
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ctap_oram_req_val = 0;
  Expression: ctap_oram_req_val


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 239
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: ctap_oram_req_misc = 0;
  Expression: ctap_oram_req_misc


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ctap.v, 240
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: capture_oram_response_next = 0;
  Expression: capture_oram_response_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/jtag/rtl/jtag_ucb_receiver.v, 88
  Width mismatch between LHS and RHS is found in assignment:
  The following 4-bit wide expression is assigned to a 128-bit LHS target:
  Source info: ctap_ucb_rx_data = 4'b0;
  Expression: ctap_ucb_rx_data


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/pll/rtl/clk_mux.v, 36
  Following is an unused input.
  Source info: clk0_n


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/pll/rtl/clk_mux.v, 37
  Following is an unused input.
  Source info: clk1_p


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/pll/rtl/clk_mux.v, 38
  Following is an unused input.
  Source info: clk1_n


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/pll/rtl/clk_mux.v, 39
  Following is an unused input.
  Source info: clk2


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/pll/rtl/clk_mux.v, 41
  Following is an unused input.
  Source info: sel


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/pll/rtl/pll_top.v, 48
  Following is an unused input.
  Source info: bypass_en


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/pll/rtl/pll_top.v, 49
  Following is an unused input.
  Source info: rangeA


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/chip.tmp.v, 145
  Following is an unused input.
  Source info: ndmreset_i


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/chip.tmp.v, 456
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: intf_chip_channel_inter_buf_f <= 0;
  Expression: intf_chip_channel_inter_buf_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/chip.tmp.v, 457
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: chip_intf_credit_back_inter_buf_f <= 0;
  Expression: chip_intf_credit_back_inter_buf_f


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/OCI.v, 38
  Following is an unused input.
  Source info: slew


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/OCI.v, 39
  Following is an unused input.
  Source info: impsel1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/rtl/OCI.v, 40
  Following is an unused input.
  Source info: impsel2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 122
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: g_rptr <= 0;
  Expression: g_rptr


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: g_wptr <= 0;
  Expression: g_wptr


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 96
  Continuous assignment width mismatch
  4 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_wptr_next = (b_wptr + 1);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 97
  Continuous assignment width mismatch
  4 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_rptr_next = (b_rptr + 1);  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1r1w_wrapper.v, 41
  Following is an unused input.
  Source info: BWA


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1r1w_wrapper.v, 42
  Following is an unused input.
  Source info: DINA


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1r1w_wrapper.v, 160
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1r1w_wrapper.v, 161
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1r1w_wrapper.v, 172
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/monitor.tmp.v, 37
  Following is an unused input.
  Source info: cmp_gclk


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/monitor.tmp.v, 51
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: err_f = 1;
  Expression: err_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/monitor.tmp.v, 52
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: bad = 0;
  Expression: bad


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/monitor.tmp.v, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 32-bit LHS target:
  Source info: f_time = $time;
  Expression: f_time


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/monitor.tmp.v, 82
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: err_f = 0;
  Expression: err_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 86
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: back_thread = 0;
  Expression: back_thread


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 87
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: good_delay = 0;
  Expression: good_delay


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 88
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: good_for = 0;
  Expression: good_for


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 89
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: stub_good = 0;
  Expression: stub_good


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 0;
  Expression: local_diag_done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 95
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good_flag = 0;
  Expression: good_flag


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 96
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good_flag = 1;
  Expression: good_flag


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 98
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: max_cycle = 1;
  Expression: max_cycle


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 99
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: max_cycle = 0;
  Expression: max_cycle


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 209
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: spc0_inst_done <= 0;
  Expression: spc0_inst_done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 210
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: spc0_phy_pc_w <= 0;
  Expression: spc0_phy_pc_w


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 670
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: done = 0;
  Expression: done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 671
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: good = 0;
  Expression: good


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 675
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hit_bad = 0;
  Expression: hit_bad


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 676
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: first_rst = 1;
  Expression: first_rst


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 682
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: active_thread = 0;
  Expression: active_thread


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 684
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: first_rst = 0;
  Expression: first_rst


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 685
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: done = 0;
  Expression: done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 686
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: good = 0;
  Expression: good


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 687
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hit_bad = 0;
  Expression: hit_bad


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 775
pc_cmp, "(bad_trap[0] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[0]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 777
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 778
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 783
pc_cmp, "(bad_trap[1] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[1]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 785
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 786
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 791
pc_cmp, "(bad_trap[2] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[2]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 793
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 794
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 799
pc_cmp, "(bad_trap[3] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[3]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 801
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 802
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 807
pc_cmp, "(bad_trap[4] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[4]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 809
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 810
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 815
pc_cmp, "(bad_trap[5] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[5]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 817
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 818
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 823
pc_cmp, "(bad_trap[6] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[6]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 825
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 826
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 831
pc_cmp, "(bad_trap[7] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[7]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 833
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 834
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 839
pc_cmp, "(bad_trap[8] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[8]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 841
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 842
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 847
pc_cmp, "(bad_trap[9] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[9]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 849
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 850
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 855
pc_cmp, "(bad_trap[10] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[10]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 857
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 858
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 863
pc_cmp, "(bad_trap[11] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[11]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 865
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 866
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 871
pc_cmp, "(bad_trap[12] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[12]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 873
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 874
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 879
pc_cmp, "(bad_trap[13] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[13]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 881
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 882
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 887
pc_cmp, "(bad_trap[14] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[14]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 889
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 890
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 895
pc_cmp, "(bad_trap[15] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[15]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 897
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 898
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 903
pc_cmp, "(bad_trap[16] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[16]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 905
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 906
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 911
pc_cmp, "(bad_trap[17] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[17]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 913
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 914
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 919
pc_cmp, "(bad_trap[18] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[18]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 921
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 922
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 927
pc_cmp, "(bad_trap[19] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[19]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 929
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 930
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 935
pc_cmp, "(bad_trap[20] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[20]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 937
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 938
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 943
pc_cmp, "(bad_trap[21] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[21]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 945
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 946
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 951
pc_cmp, "(bad_trap[22] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[22]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 953
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 954
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 959
pc_cmp, "(bad_trap[23] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[23]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 961
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 962
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 967
pc_cmp, "(bad_trap[24] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[24]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 969
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 970
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 975
pc_cmp, "(bad_trap[25] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[25]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 977
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 978
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 983
pc_cmp, "(bad_trap[26] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[26]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 985
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 986
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 991
pc_cmp, "(bad_trap[27] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[27]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 993
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 994
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 999
pc_cmp, "(bad_trap[28] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[28]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1001
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1002
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1007
pc_cmp, "(bad_trap[29] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[29]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1009
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1010
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1015
pc_cmp, "(bad_trap[30] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[30]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1017
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1018
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1023
pc_cmp, "(bad_trap[31] == spc0_phy_pc_w)"
  A left 40-bit expression is compared to a right 64-bit expression.
  Comparing 'bad_trap[31]' of type reg [39:0]
  with 'spc0_phy_pc_w' of type reg [63:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1025
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: good[long_cpuid0] = 1;
  Expression: good[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1026
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1046
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1047
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1049
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1070
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1071
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1073
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1094
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1095
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1097
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1118
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1119
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1121
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1142
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1143
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1145
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1166
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1167
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1169
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1190
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1191
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1193
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1214
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1215
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1217
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1238
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1239
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1241
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1262
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1263
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1265
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1286
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1287
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1289
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1310
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1311
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1313
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1334
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1335
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1337
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1358
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1359
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1361
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1382
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1383
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1385
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1406
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1407
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1409
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1430
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1431
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1433
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1454
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1455
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1457
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1478
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1479
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1481
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1502
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1503
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1505
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1526
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1527
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1529
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1550
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1551
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1553
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1574
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1575
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1577
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1598
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1599
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1601
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1622
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1623
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1625
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1646
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1647
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1649
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1670
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1671
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1673
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1694
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1695
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1697
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1718
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1719
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1721
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1742
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1743
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1745
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1766
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1767
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1769
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1790
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 64-bit LHS target:
  Source info: last_hit[long_cpuid0] = spc0_phy_pc_w[39:0];
  Expression: last_hit[long_cpuid0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1791
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: hitted[long_cpuid0] = 1;
  Expression: hitted[long_cpuid0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1793
pc_cmp, "(last_hit[long_cpuid0] == spc0_phy_pc_w[39:0])"
  A left 64-bit expression is compared to a right 40-bit expression.
  Comparing 'last_hit[long_cpuid0]' of type reg [63:0]
  with 'spc0_phy_pc_w[39:0]' of type reg [39:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1803
pc_cmp, "(stub_mask == stub_good)"
  A left 32-bit expression is compared to a right 8-bit expression.
  Comparing 'stub_mask' of type integer
  with 'stub_good' of type reg [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 1807
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: local_diag_done = 1;
  Expression: local_diag_done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 256
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: finish_mask = 1;
  Expression: finish_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 257
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: diag_mask = 0;
  Expression: diag_mask


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 261
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[0] = tmp_val;
  Expression: good_trap[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 267
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[1] = tmp_val;
  Expression: good_trap[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 273
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[2] = tmp_val;
  Expression: good_trap[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 279
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[3] = tmp_val;
  Expression: good_trap[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 285
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[4] = tmp_val;
  Expression: good_trap[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 291
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[5] = tmp_val;
  Expression: good_trap[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 297
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[6] = tmp_val;
  Expression: good_trap[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 303
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[7] = tmp_val;
  Expression: good_trap[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 309
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[8] = tmp_val;
  Expression: good_trap[8]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 315
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[9] = tmp_val;
  Expression: good_trap[9]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 321
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[10] = tmp_val;
  Expression: good_trap[10]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 327
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[11] = tmp_val;
  Expression: good_trap[11]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 333
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[12] = tmp_val;
  Expression: good_trap[12]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 339
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[13] = tmp_val;
  Expression: good_trap[13]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 345
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[14] = tmp_val;
  Expression: good_trap[14]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 351
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[15] = tmp_val;
  Expression: good_trap[15]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 357
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[16] = tmp_val;
  Expression: good_trap[16]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 363
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[17] = tmp_val;
  Expression: good_trap[17]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 369
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[18] = tmp_val;
  Expression: good_trap[18]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 375
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[19] = tmp_val;
  Expression: good_trap[19]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 381
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[20] = tmp_val;
  Expression: good_trap[20]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 387
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[21] = tmp_val;
  Expression: good_trap[21]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 393
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[22] = tmp_val;
  Expression: good_trap[22]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 399
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[23] = tmp_val;
  Expression: good_trap[23]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 405
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[24] = tmp_val;
  Expression: good_trap[24]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 411
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[25] = tmp_val;
  Expression: good_trap[25]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 417
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[26] = tmp_val;
  Expression: good_trap[26]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 423
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[27] = tmp_val;
  Expression: good_trap[27]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 429
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[28] = tmp_val;
  Expression: good_trap[28]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 435
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[29] = tmp_val;
  Expression: good_trap[29]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 441
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[30] = tmp_val;
  Expression: good_trap[30]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 447
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: good_trap[31] = tmp_val;
  Expression: good_trap[31]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 461
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[0] = tmp_val;
  Expression: bad_trap[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 467
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[1] = tmp_val;
  Expression: bad_trap[1]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 473
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[2] = tmp_val;
  Expression: bad_trap[2]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 479
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[3] = tmp_val;
  Expression: bad_trap[3]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 485
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[4] = tmp_val;
  Expression: bad_trap[4]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 491
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[5] = tmp_val;
  Expression: bad_trap[5]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 497
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[6] = tmp_val;
  Expression: bad_trap[6]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 503
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[7] = tmp_val;
  Expression: bad_trap[7]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 509
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[8] = tmp_val;
  Expression: bad_trap[8]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 515
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[9] = tmp_val;
  Expression: bad_trap[9]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 521
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[10] = tmp_val;
  Expression: bad_trap[10]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 527
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[11] = tmp_val;
  Expression: bad_trap[11]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 533
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[12] = tmp_val;
  Expression: bad_trap[12]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 539
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[13] = tmp_val;
  Expression: bad_trap[13]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 545
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[14] = tmp_val;
  Expression: bad_trap[14]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 551
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[15] = tmp_val;
  Expression: bad_trap[15]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 557
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[16] = tmp_val;
  Expression: bad_trap[16]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 563
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[17] = tmp_val;
  Expression: bad_trap[17]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 569
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[18] = tmp_val;
  Expression: bad_trap[18]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 575
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[19] = tmp_val;
  Expression: bad_trap[19]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 581
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[20] = tmp_val;
  Expression: bad_trap[20]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 587
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[21] = tmp_val;
  Expression: bad_trap[21]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 593
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[22] = tmp_val;
  Expression: bad_trap[22]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 599
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[23] = tmp_val;
  Expression: bad_trap[23]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 605
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[24] = tmp_val;
  Expression: bad_trap[24]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 611
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[25] = tmp_val;
  Expression: bad_trap[25]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 617
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[26] = tmp_val;
  Expression: bad_trap[26]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 623
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[27] = tmp_val;
  Expression: bad_trap[27]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 629
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[28] = tmp_val;
  Expression: bad_trap[28]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 635
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[29] = tmp_val;
  Expression: bad_trap[29]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 641
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[30] = tmp_val;
  Expression: bad_trap[30]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 647
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 40-bit LHS target:
  Source info: bad_trap[31] = tmp_val;
  Expression: bad_trap[31]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 697
  Width mismatch between LHS and RHS is found in assignment:
  The following 10-bit wide expression is assigned to a 32-bit LHS target:
  Source info: ind = head;
  Expression: ind


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 697
pc_cmp, "(ind < tail)"
  A left 32-bit expression is compared to a right 10-bit expression.
  Comparing 'ind' of type integer
  with 'tail' of type logic [9:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 719
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: i = 0;
  Expression: i


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 719
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: i = (i + 1);
  Expression: i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 730
pc_cmp, "(stub_mask == stub_good)"
  A left 32-bit expression is compared to a right 8-bit expression.
  Comparing 'stub_mask' of type integer
  with 'stub_good' of type reg [7:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 731
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cmp_top.diag_done = 1;
  Expression: cmp_top.diag_done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/pc_cmp.tmp.v, 747
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: cmp_top.diag_done = 1;
  Expression: cmp_top.diag_done


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/dmbr_mon.tmp.v, 38
  Following is an unused input.
  Source info: clk


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/dmbr_mon.tmp.v, 61
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: used_credits0 <= (cmp_top.system.chip.tile0.dmbr_ins.l1missIn ?
  (used_credits0 + 1) : (((cmp_top.system.chip.tile0.dmbr_ins.l2responseIn & 
  (~cmp_top.system.ch ...
  Expression: used_credits0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 76
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: enable_ifu_lsu_inv_clear = 1;
  Expression: enable_ifu_lsu_inv_clear


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 78
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: enable_ifu_lsu_inv_clear = 0;
  Expression: enable_ifu_lsu_inv_clear


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1100
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "LOAD_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1101
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "IMISS_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1102
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "STORE_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1103
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "CAS1_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1104
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "CAS2_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1105
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "SWAP_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1106
  Width mismatch between LHS and RHS is found in assignment:
  The following 80-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "STRLOAD_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1107
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "STRST_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1108
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "STQ_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1109
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "INT_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1110
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "FWD_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1111
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "FWD_RPY";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1112
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "RSVD_RQ";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1113
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "FPOP1";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1114
  Width mismatch between LHS and RHS is found in assignment:
  The following 40-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "FPOP2";
  Expression: pcx_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1115
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: pcx_type_str = "ILLEGAL";
  Expression: pcx_type_str


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1147
tso_mon, "(pcx_type_d1 == 5'b01010)"
  A left 6-bit expression is compared to a right 5-bit expression.
  Comparing 'pcx_type_d1' of type logic [5:0]
  with '5'b01010' of type bit [4:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1227
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "LOAD_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1228
  Width mismatch between LHS and RHS is found in assignment:
  The following 72-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "IFILL_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1229
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "INV_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1230
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "ST_ACK";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1231
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "AT_ACK";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1232
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "INT_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1233
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "TEST_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1234
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "FP_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1235
  Width mismatch between LHS and RHS is found in assignment:
  The following 72-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "EVICT_REQ";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1236
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "ERR_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1237
  Width mismatch between LHS and RHS is found in assignment:
  The following 88-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "STRLOAD_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1238
  Width mismatch between LHS and RHS is found in assignment:
  The following 72-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "STRST_ACK";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1239
  Width mismatch between LHS and RHS is found in assignment:
  The following 80-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "FWD_RQ_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1240
  Width mismatch between LHS and RHS is found in assignment:
  The following 88-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "FWD_RPY_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1241
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "RSVD_RET";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/tso_mon.tmp.v, 1242
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 128-bit LHS target:
  Source info: cpx_spc_type_str = "ILLEGAL";
  Expression: cpx_spc_type_str


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 70
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: out_write_index <= 0;
  Expression: out_write_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: out_buffer[i] = 0;
  Expression: out_buffer[i]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 99
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: out_write_index_next = (iob_buffer_val ? (out_write_index + 2) 
  : out_write_index);
  Expression: out_write_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 112
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: out_read_index <= 0;
  Expression: out_read_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 127
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: noc_out_data = 0;
  Expression: noc_out_data


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 130
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: out_read_index_next = ((noc_out_rdy && noc_out_val) ? 
  (out_read_index + 1) : out_read_index);
  Expression: out_read_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 147
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 8-bit LHS target:
  Source info: iob_buffer_flit1[49:42] = dest_x;
  Expression: iob_buffer_flit1[49:42]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 148
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 8-bit LHS target:
  Source info: iob_buffer_flit1[41:34] = dest_y;
  Expression: iob_buffer_flit1[41:34]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 165
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dest_x = 8'b0;
  Expression: dest_x


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 166
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dest_y = 8'b0;
  Expression: dest_y


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 171
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dest_x = 8'hxx;
  Expression: dest_x


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 172
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 6-bit LHS target:
  Source info: dest_y = 8'hxx;
  Expression: dest_y


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 189
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ok_iob = 0;
  Expression: ok_iob


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/ciop_iob.tmp.v, 190
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 145-bit LHS target:
  Source info: fake_iob_out_data = 0;
  Expression: fake_iob_out_data


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 409
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: pcx_interrupt_dst_y = 
  cmp_top.system.chip.tile0.l15.l15.pipeline.pcxdecoder_l15_data[14:12];
  Expression: pcx_interrupt_dst_y


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 410
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 8-bit LHS target:
  Source info: pcx_interrupt_dst_x = 
  cmp_top.system.chip.tile0.l15.l15.pipeline.pcxdecoder_l15_data[11:9];
  Expression: pcx_interrupt_dst_x


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 436
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = 0;
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 439
  Width mismatch between LHS and RHS is found in assignment:
  The following 136-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_RESERVED";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 441
  Width mismatch between LHS and RHS is found in assignment:
  The following 136-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_LOAD_FWD";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 443
  Width mismatch between LHS and RHS is found in assignment:
  The following 144-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_STORE_FWD";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 445
  Width mismatch between LHS and RHS is found in assignment:
  The following 128-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_INV_FWD";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 447
  Width mismatch between LHS and RHS is found in assignment:
  The following 152-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_NODATA_ACK";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 449
  Width mismatch between LHS and RHS is found in assignment:
  The following 136-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_DATA_ACK";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 451
  Width mismatch between LHS and RHS is found in assignment:
  The following 192-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_NC_LOAD_MEM_ACK";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 453
  Width mismatch between LHS and RHS is found in assignment:
  The following 200-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_NC_STORE_MEM_ACK";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 455
  Width mismatch between LHS and RHS is found in assignment:
  The following 168-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_L2_INTERRUPT";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 458
  Width mismatch between LHS and RHS is found in assignment:
  The following 176-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc2 = "MSG_TYPE_UNKNOWN_ERROR";
  Expression: noc2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 479
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = 0;
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 482
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "LOAD_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 484
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "INV_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 486
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "ST_ACK";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 488
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "AT_ACK";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 490
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "INT_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 492
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "TEST_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 494
  Width mismatch between LHS and RHS is found in assignment:
  The following 48-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "FP_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 496
  Width mismatch between LHS and RHS is found in assignment:
  The following 72-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "IFILL_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 498
  Width mismatch between LHS and RHS is found in assignment:
  The following 72-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "EVICT_REQ";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 500
  Width mismatch between LHS and RHS is found in assignment:
  The following 56-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "ERR_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 502
  Width mismatch between LHS and RHS is found in assignment:
  The following 88-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "STRLOAD_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 504
  Width mismatch between LHS and RHS is found in assignment:
  The following 72-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "STRST_ACK";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 506
  Width mismatch between LHS and RHS is found in assignment:
  The following 80-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "FWD_RQ_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 508
  Width mismatch between LHS and RHS is found in assignment:
  The following 88-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "FWD_RPY_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 510
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "RSVD_RET";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 512
  Width mismatch between LHS and RHS is found in assignment:
  The following 80-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "ATOMIC_ACK";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 514
  Width mismatch between LHS and RHS is found in assignment:
  The following 88-bit wide expression is assigned to a 512-bit LHS target:
  Source info: cpx = "CPX_UNKNOWN";
  Expression: cpx


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 532
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = 0;
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 535
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_WRITEBACK_GUARD";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 537
  Width mismatch between LHS and RHS is found in assignment:
  The following 216-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_LD_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 539
  Width mismatch between LHS and RHS is found in assignment:
  The following 240-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_IFILL_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 541
  Width mismatch between LHS and RHS is found in assignment:
  The following 296-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_WRITETHROUGH_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 543
  Width mismatch between LHS and RHS is found in assignment:
  The following 280-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_ST_UPGRADE_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 545
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_ST_FILL_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 547
  Width mismatch between LHS and RHS is found in assignment:
  The following 224-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_CAS_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 549
  Width mismatch between LHS and RHS is found in assignment:
  The following 232-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_SWAP_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 551
  Width mismatch between LHS and RHS is found in assignment:
  The following 240-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_INTERRUPT_FWD";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 553
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_ADD_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 555
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_AND_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 557
  Width mismatch between LHS and RHS is found in assignment:
  The following 248-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_OR_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 559
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_XOR_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 561
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_MAX_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 563
  Width mismatch between LHS and RHS is found in assignment:
  The following 264-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_MAXU_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 565
  Width mismatch between LHS and RHS is found in assignment:
  The following 256-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_MIN_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 567
  Width mismatch between LHS and RHS is found in assignment:
  The following 264-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_AMO_MINU_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 569
  Width mismatch between LHS and RHS is found in assignment:
  The following 216-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "L15_NOC1_REQTYPE_LR_REQUEST";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 571
  Width mismatch between LHS and RHS is found in assignment:
  The following 80-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc1 = "ERROR noc1";
  Expression: noc1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 585
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc3 = 0;
  Expression: noc3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 588
  Width mismatch between LHS and RHS is found in assignment:
  The following 208-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc3 = "L15_NOC3_REQTYPE_WRITEBACK";
  Expression: noc3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 590
  Width mismatch between LHS and RHS is found in assignment:
  The following 208-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc3 = "L15_NOC3_REQTYPE_INVAL_ACK";
  Expression: noc3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 592
  Width mismatch between LHS and RHS is found in assignment:
  The following 240-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc3 = "L15_NOC3_REQTYPE_DOWNGRADE_ACK";
  Expression: noc3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 594
  Width mismatch between LHS and RHS is found in assignment:
  The following 264-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc3 = "L15_NOC3_REQTYPE_ICACHE_INVAL_ACK";
  Expression: noc3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/cmp_l15_messages_mon.tmp.v, 596
  Width mismatch between LHS and RHS is found in assignment:
  The following 80-bit wide expression is assigned to a 512-bit LHS target:
  Source info: noc3 = "ERROR NOC3";
  Expression: noc3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/ucb_bus_out.v, 128
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: outdata_buf_next[(UCB_BUS_WIDTH - 1):0] = 0;
  Expression: outdata_buf_next[(UCB_BUS_WIDTH - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 115
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_a = $signed(amo_operand_a);
  Expression: adder_operand_a


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 116
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_b = $signed(amo_operand_b);
  Expression: adder_operand_b


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 127
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_b = (-$signed(amo_operand_b));
  Expression: adder_operand_b


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 131
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_a = $unsigned(amo_operand_a);
  Expression: adder_operand_a


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 132
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_b = (-$unsigned(amo_operand_b));
  Expression: adder_operand_b


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 136
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_b = (-$signed(amo_operand_b));
  Expression: adder_operand_b


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 140
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_a = $unsigned(amo_operand_a);
  Expression: adder_operand_a


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/l2/rtl/l2_amo_alu.v, 141
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 65-bit LHS target:
  Source info: adder_operand_b = (-$unsigned(amo_operand_b));
  Expression: adder_operand_b


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 2-bit LHS target:
  Source info: splitter_io_msg_type_f <= (splitter_io_go ? 
  splitter_io_msg_type_next : splitter_io_msg_type_f);
  Expression: splitter_io_msg_type_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 671
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: io_splitter_arb_f <= 0;
  Expression: io_splitter_arb_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 672
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: io_splitter_ack_load_counter_f <= 0;
  Expression: io_splitter_ack_load_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 689
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: io_splitter_ack_load_counter_f <= 
  (io_splitter_ack_load_counter_f - 1);
  Expression: io_splitter_ack_load_counter_f


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 231
noc_axilite_bridge, "(splitter_io_msg_type_next == MSG_TYPE_LOAD)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'splitter_io_msg_type_next' of type wire [2:0]
  with 'MSG_TYPE_LOAD' of type bit [1:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 232
noc_axilite_bridge, "(splitter_io_msg_type_next == MSG_TYPE_STORE)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'splitter_io_msg_type_next' of type wire [2:0]
  with 'MSG_TYPE_STORE' of type bit [1:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 696
noc_axilite_bridge, "(splitter_io_msg_type_next == MSG_TYPE_INVAL)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'splitter_io_msg_type_next' of type wire [2:0]
  with 'MSG_TYPE_INVAL' of type bit [1:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 2-bit LHS target:
  Source info: splitter_io_msg_type_f <= (splitter_io_go ? 
  splitter_io_msg_type_next : splitter_io_msg_type_f);
  Expression: splitter_io_msg_type_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 671
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: io_splitter_arb_f <= 0;
  Expression: io_splitter_arb_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 672
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: io_splitter_ack_load_counter_f <= 0;
  Expression: io_splitter_ack_load_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 689
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: io_splitter_ack_load_counter_f <= 
  (io_splitter_ack_load_counter_f - 1);
  Expression: io_splitter_ack_load_counter_f


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 231
noc_axilite_bridge, "(splitter_io_msg_type_next == MSG_TYPE_LOAD)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'splitter_io_msg_type_next' of type wire [2:0]
  with 'MSG_TYPE_LOAD' of type bit [1:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 232
noc_axilite_bridge, "(splitter_io_msg_type_next == MSG_TYPE_STORE)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'splitter_io_msg_type_next' of type wire [2:0]
  with 'MSG_TYPE_STORE' of type bit [1:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 696
noc_axilite_bridge, "(splitter_io_msg_type_next == MSG_TYPE_INVAL)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'splitter_io_msg_type_next' of type wire [2:0]
  with 'MSG_TYPE_INVAL' of type bit [1:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 3-bit wide expression is assigned to a 2-bit LHS target:
  Source info: splitter_io_msg_type_f <= (splitter_io_go ? 
  splitter_io_msg_type_next : splitter_io_msg_type_f);
  Expression: splitter_io_msg_type_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 671
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: io_splitter_arb_f <= 0;
  Expression: io_splitter_arb_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 672
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: io_splitter_ack_load_counter_f <= 0;
  Expression: io_splitter_ack_load_counter_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 689
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: io_splitter_ack_load_counter_f <= 
  (io_splitter_ack_load_counter_f - 1);
  Expression: io_splitter_ack_load_counter_f


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 231
noc_axilite_bridge, "(splitter_io_msg_type_next == MSG_TYPE_LOAD)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'splitter_io_msg_type_next' of type wire [2:0]
  with 'MSG_TYPE_LOAD' of type bit [1:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 232
noc_axilite_bridge, "(splitter_io_msg_type_next == MSG_TYPE_STORE)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'splitter_io_msg_type_next' of type wire [2:0]
  with 'MSG_TYPE_STORE' of type bit [1:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v, 696
noc_axilite_bridge, "(splitter_io_msg_type_next == MSG_TYPE_INVAL)"
  A left 3-bit expression is compared to a right 2-bit expression.
  Comparing 'splitter_io_msg_type_next' of type wire [2:0]
  with 'MSG_TYPE_INVAL' of type bit [1:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv, 191
dm_csrs, "(hartsel_o > (NrHarts[19:0] - 1))"
  A left 20-bit expression is compared to a right 32-bit expression.
  Comparing 'hartsel_o' of type logic [19:0]
  with '(NrHarts[19:0] - 1)' of type bit [31:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv, 192
dm_csrs, "(hartsel_o > (NrHarts[19:0] - 1))"
  A left 20-bit expression is compared to a right 32-bit expression.
  Comparing 'hartsel_o' of type logic [19:0]
  with '(NrHarts[19:0] - 1)' of type bit [31:0].


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv, 589
dm_csrs
  Disable iff is used in assertion 'haltsum: assert property(@(posedge clk_i) 
  disable iff ((!rst_ni)) (((dmi_req_ready_o && dmi_req_valid_i) && (dtm_op ==
  DTM_READ)) |-> (!({1'b0, dmi_req_i.addr} inside {HaltSum0, HaltSum1, 
  HaltSum2, HaltSum3})))) else begin
  $$sva_internal_error(2, 3);
  $warning("Haltsums have not been properly tested yet.");
  end
  '


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv, 319
dm_mem, "(ac_ar.aarsize < MaxAar)"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'ac_ar.aarsize' of type logic [22:20]
  with 'MaxAar' of type int.


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv, 360
dm_mem, "(ac_ar.aarsize < MaxAar)"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'ac_ar.aarsize' of type logic [22:20]
  with 'MaxAar' of type int.


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv, 401
dm_mem, "(ac_ar.aarsize >= MaxAar)"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'ac_ar.aarsize' of type logic [22:20]
  with 'MaxAar' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/openpiton/ariane_verilog_wrap.sv, 114
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 16-bit LHS target:
  Source info: wake_up_cnt_q <= 0;
  Expression: wake_up_cnt_q


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/openpiton/ariane_verilog_wrap.sv, 110
  Continuous assignment width mismatch
  16 bits (lhs) versus 32 bits (rhs).
  Source info: assign wake_up_cnt_d = (wake_up_cnt_q[$high(wake_up_cnt_q)] ? 
  wake_up_cnt_q : (wake_up_cnt_q + 1));  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/frontend.sv, 331
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 64-bit LHS target:
  Source info: icache_vaddr_q <= 'b0;
  Expression: icache_vaddr_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/frontend.sv, 342
  Width mismatch between LHS and RHS is found in assignment:
  The following 129-bit wide expression is assigned to a 1-bit LHS target:
  Source info: icache_ex_valid_q <= icache_dreq_i.ex;
  Expression: icache_ex_valid_q


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/frontend.sv, 429
frontend, "$fatal("[frontend] fetch width != not supported");"
  The first argument ""[frontend] fetch width != not supported"" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/instr_realign.sv, 99
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 2-bit LHS target:
  Source info: valid_o = 1'b1;
  Expression: valid_o


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/instr_queue.sv, 323
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: idx_ds_q <= 'b1;
  Expression: idx_ds_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/instr_queue.sv, 332
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: idx_ds_q <= 'b1;
  Expression: idx_ds_q


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/instr_queue.sv, 345
instr_queue
  Disable iff is used in assertion 'replay_address_fifo: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (replay_o |-> 
  (!instr_queue.i_fifo_address.push_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[instr_queue] Pushing address although replay asserted");
  end
  '


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 156
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: i = 0;
  Expression: i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 156
scoreboard, "(i < NR_COMMIT_PORTS)"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'i' of type logic [(BITS_ENTRIES - 1):0]
  with 'NR_COMMIT_PORTS' of type int unsigned.


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 156
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: i += 1;
  Expression: i


Warning-[ENUMASSIGN] Illegal assignment to enum variable
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 356
scoreboard, "mem_q <= '{default:0};"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type int is incompatible with the enum 'fu_t'
  Expression: 0
  Use the static cast operator to convert the expression to enum type.


Warning-[ENUMASSIGN] Illegal assignment to enum variable
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 356
scoreboard, "mem_q <= '{default:0};"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type int is incompatible with the enum 'fu_op'
  Expression: 0
  Use the static cast operator to convert the expression to enum type.


Warning-[ENUMASSIGN] Illegal assignment to enum variable
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 356
scoreboard, "mem_q <= '{default:0};"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type int is incompatible with the enum 'cf_t'
  Expression: 0
  Use the static cast operator to convert the expression to enum type.


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 371
scoreboard, "$fatal("Scoreboard size needs to be a power of two.");"
  The first argument ""Scoreboard size needs to be a power of two."" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 191
  Continuous assignment width mismatch
  3 bits (lhs) versus 32 bits (rhs).
  Source info: assign commit_pointer_n[1] = (flush_i ? '0 : 
  (commit_pointer_n[0] + (unsigned'(1))));  


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 375
scoreboard
  Disable iff is used in assertion 'unnamed$$_3: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (rd_clobber_gpr_o[0] == NONE)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "RD 0 should not bet set");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 379
scoreboard
  Disable iff is used in assertion 'unnamed$$_4: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (commit_ack_i[0] |-> 
  commit_instr_o[0].valid)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Commit acknowledged but instruction is not valid");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 383
scoreboard
  Disable iff is used in assertion 'unnamed$$_5: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (commit_ack_i[1] |-> 
  commit_instr_o[1].valid)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Commit acknowledged but instruction is not valid");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 388
scoreboard
  Disable iff is used in assertion 'unnamed$$_6: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (issue_ack_i |-> issue_instr_valid_o)) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Issue acknowledged but instruction is not valid");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[0].genblk1[0].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[0] && 
  wt_valid_i[0]) && (0 != 0)) |-> (trans_id_i[0] != trans_id_i[0]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[0].genblk1[1].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[0] && 
  wt_valid_i[1]) && (0 != 1)) |-> (trans_id_i[0] != trans_id_i[1]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[0].genblk1[2].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[0] && 
  wt_valid_i[2]) && (0 != 2)) |-> (trans_id_i[0] != trans_id_i[2]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[0].genblk1[3].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[0] && 
  wt_valid_i[3]) && (0 != 3)) |-> (trans_id_i[0] != trans_id_i[3]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[1].genblk1[0].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[1] && 
  wt_valid_i[0]) && (1 != 0)) |-> (trans_id_i[1] != trans_id_i[0]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[1].genblk1[1].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[1] && 
  wt_valid_i[1]) && (1 != 1)) |-> (trans_id_i[1] != trans_id_i[1]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[1].genblk1[2].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[1] && 
  wt_valid_i[2]) && (1 != 2)) |-> (trans_id_i[1] != trans_id_i[2]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[1].genblk1[3].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[1] && 
  wt_valid_i[3]) && (1 != 3)) |-> (trans_id_i[1] != trans_id_i[3]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[2].genblk1[0].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[2] && 
  wt_valid_i[0]) && (2 != 0)) |-> (trans_id_i[2] != trans_id_i[0]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[2].genblk1[1].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[2] && 
  wt_valid_i[1]) && (2 != 1)) |-> (trans_id_i[2] != trans_id_i[1]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[2].genblk1[2].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[2] && 
  wt_valid_i[2]) && (2 != 2)) |-> (trans_id_i[2] != trans_id_i[2]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[2].genblk1[3].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[2] && 
  wt_valid_i[3]) && (2 != 3)) |-> (trans_id_i[2] != trans_id_i[3]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[3].genblk1[0].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[3] && 
  wt_valid_i[0]) && (3 != 0)) |-> (trans_id_i[3] != trans_id_i[0]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[3].genblk1[1].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[3] && 
  wt_valid_i[1]) && (3 != 1)) |-> (trans_id_i[3] != trans_id_i[1]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[3].genblk1[2].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[3] && 
  wt_valid_i[2]) && (3 != 2)) |-> (trans_id_i[3] != trans_id_i[2]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Disable iff is used in assertion 'genblk5[3].genblk1[3].unnamed$$_0: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (((wt_valid_i[3] && 
  wt_valid_i[3]) && (3 != 3)) |-> (trans_id_i[3] != trans_id_i[3]))) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  '


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_read_operands.sv, 316
issue_read_operands, "(waddr_i[i] == issue_instr_i.rd)"
  A left 5-bit expression is compared to a right 6-bit expression.
  Comparing 'waddr_i[i]' of type logic [4:0]
  with 'issue_instr_i.rd' of type logic [(REG_ADDR_SIZE - 1):0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_read_operands.sv, 316
issue_read_operands, "(waddr_i[i] == issue_instr_i.rd)"
  A left 5-bit expression is compared to a right 6-bit expression.
  Comparing 'waddr_i[i]' of type logic [4:0]
  with 'issue_instr_i.rd' of type logic [(REG_ADDR_SIZE - 1):0].


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/alu.sv, 23
  Following is an unused input.
  Source info: clk_i


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/alu.sv, 24
  Following is an unused input.
  Source info: rst_ni


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/shift_reg.sv, 20
  Following is an unused input.
  Source info: clk_i


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/shift_reg.sv, 21
  Following is an unused input.
  Source info: rst_ni


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/commit_stage.sv, 20
  Following is an unused input.
  Source info: clk_i


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/commit_stage.sv, 21
  Following is an unused input.
  Source info: rst_ni


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 174
wt_cache_subsystem
  Disable iff is used in assertion 'a_invalid_instruction_fetch: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (icache_dreq_o.valid |-> 
  ((|icache_dreq_o.data) !== 1'hx))) else begin
  $$sva_internal_error(2, 3);
  $warning(1, "[l1 dcache] reading invalid instructions: vaddr=%08X, 
  data=%08X", icache_dreq_o.vaddr, icache_dreq_o.data);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 179
wt_cache_subsystem
  Disable iff is used in assertion 'a_invalid_write_data: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) 
  (dcache_req_ports_i[2].data_req |-> ((|dcache_req_ports_i[2].data_be) |-> 
  ((|dcache_req_ports_i[2].data_wdata) !== 1'hx)))) else begin
  $$sva_internal_error(2, 3);
  $warning(1, "[l1 dcache] writing invalid data: paddr=%016X, be=%02X, 
  data=%016X", {dcache_req_ports_i[2].address_tag, 
  dcache_req_ports_i[2].address_index}, dcache_req_ports_i[2].data_be, 
  dcache_req_ports_i[2].data_wdata);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 186
wt_cache_subsystem
  Disable iff is used in assertion 'gen_assertion[0].a_invalid_read_data: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  (dcache_req_ports_o[0].data_rvalid |-> ((|dcache_req_ports_o[0].data_rdata) 
  !== 1'hx))) else begin
  $$sva_internal_error(2, 3);
  $warning(1, "[l1 dcache] reading invalid data on port %01d: data=%016X", 0, 
  dcache_req_ports_o[0].data_rdata);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv, 186
wt_cache_subsystem
  Disable iff is used in assertion 'gen_assertion[1].a_invalid_read_data: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  (dcache_req_ports_o[1].data_rvalid |-> ((|dcache_req_ports_o[1].data_rdata) 
  !== 1'hx))) else begin
  $$sva_internal_error(2, 3);
  $warning(1, "[l1 dcache] reading invalid data on port %01d: data=%016X", 1, 
  dcache_req_ports_o[1].data_rdata);
  end
  '


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 112
  Continuous assignment width mismatch
  64 bits (lhs) versus 66 bits (rhs).
  Source info: assign areq_o.fetch_vaddr = {(vaddr_q >> 2), 2'b0};  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 354
  Continuous assignment width mismatch
  7 bits (lhs) versus 32 bits (rhs).
  Source info: assign flush_cnt_d = (flush_done ? '0 : (flush_en ? 
  (flush_cnt_q + 1) : flush_cnt_q));  


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 358
wt_icache, "(flush_cnt_q == (wt_cache_pkg::ICACHE_NUM_WORDS - 1))"
  A left 7-bit expression is compared to a right 32-bit expression.
  Comparing 'flush_cnt_q' of type logic [(wt_cache_pkg::ICACHE_CL_IDX_WIDTH - 
  1):0]
  with '(wt_cache_pkg::ICACHE_NUM_WORDS - 1)' of type bit signed [31:0].


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 129
  Continuous assignment width mismatch
  5 bits (lhs) versus 66 bits (rhs).
  Source info: assign cl_offset_d = ((dreq_o.ready & dreq_i.req) ? 
  {(dreq_i.vaddr >> 2), 2'b0} : cl_offset_q);  


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 509
wt_icache
  Disable iff is used in assertion 'repl_inval0: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (cache_wren |-> (!(mem_rtrn_i.inv.all | 
  mem_rtrn_i.inv.vld)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 icache] cannot replace cacheline and invalidate cacheline 
  simultaneously");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 513
wt_icache
  Disable iff is used in assertion 'repl_inval1: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) ((mem_rtrn_i.inv.all | mem_rtrn_i.inv.vld) 
  |-> (!cache_wren))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 icache] cannot replace cacheline and invalidate cacheline 
  simultaneously");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 517
wt_icache
  Disable iff is used in assertion 'invalid_state: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (state_q inside {FLUSH, IDLE, READ, MISS, 
  TLB_MISS, KILL_ATRANS, KILL_MISS})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 icache] fsm reached an invalid state");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 521
wt_icache
  Disable iff is used in assertion 'hot1: assert property(@(posedge clk_i) 
  disable iff ((!rst_ni)) ((!inv_en) |-> (cache_rden |=> (cmp_en_q |-> 
  $onehot0(cl_hit))))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 icache] cl_hit signal must be hot1");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 548
wt_icache
  Disable iff is used in assertion 'tag_write_duplicate: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) ((|vld_req) |-> (vld_we 
  |-> (!(|tag_write_duplicate_test))))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 icache] cannot allocate a CL that is already present in the 
  cache");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache.sv, 314
wt_dcache
  Disable iff is used in assertion 'flush: assert property(@(posedge clk_i) 
  disable iff ((!rst_ni)) (flush_i |-> (flush_ack_o |-> wbuffer_empty_o))) 
  else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache] flushed cache implies flushed wbuffer");
  end
  '


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 118
  Continuous assignment width mismatch
  7 bits (lhs) versus 32 bits (rhs).
  Source info: assign cnt_d = (flush_en ? (cnt_q + 1) : '0);  


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 119
wt_dcache_missunit, "(cnt_q == (wt_cache_pkg::DCACHE_NUM_WORDS - 1))"
  A left 7-bit expression is compared to a right 32-bit expression.
  Comparing 'cnt_q' of type logic [(wt_cache_pkg::DCACHE_CL_IDX_WIDTH - 1):0]
  with '(wt_cache_pkg::DCACHE_NUM_WORDS - 1)' of type bit signed [31:0].


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 259
  Continuous assignment width mismatch
  2 bits (lhs) versus 32 bits (rhs).
  Source info: assign stores_inflight_d = ((store_ack && store_sent) ? 
  stores_inflight_q : (store_ack ? (stores_inflight_q - 1) : (store_sent ? 
  (stores_inflight_q + 1) : sto ...  


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 541
wt_dcache_missunit
  Disable iff is used in assertion 'read_tid: assert property(@(posedge clk_i)
  disable iff ((!rst_ni)) (mshr_vld_q |-> (mem_rtrn_vld_i |-> (load_ack |-> 
  (mem_rtrn_i.tid == mshr_q.id))))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache missunit] TID of load response doesn't match");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 545
wt_dcache_missunit
  Disable iff is used in assertion 'read_ports: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) ((|miss_req_i[(NumPorts - 2):0]) |-> 
  (miss_we_i[(NumPorts - 2):0] == 0))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache missunit] only last port can issue write requests");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 549
wt_dcache_missunit
  Disable iff is used in assertion 'write_port: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (miss_req_i[(NumPorts - 1)] |-> 
  miss_we_i[(NumPorts - 1)])) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache missunit] last port can only issue write requests");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 85
  Following is an unused input.
  Source info: rd_data_i


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 86
  Following is an unused input.
  Source info: rd_vld_bits_i


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 173
  Continuous assignment width mismatch
  56 bits (lhs) versus 59 bits (rhs).
  Source info: assign miss_paddr_o = {wbuffer_dirty_mux.wtag, bdirty_off};  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 270
  Continuous assignment width mismatch
  45 bits (lhs) versus 56 bits (rhs).
  Source info: assign rd_tag_d = (rd_paddr >> ariane_pkg::DCACHE_INDEX_WIDTH);
  


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 313
wt_dcache_wbuffer, "(wbuffer_q[0].wtag == {req_port_i.address_tag, req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]})"
  A left 56-bit expression is compared to a right 53-bit expression.
  Comparing 'wbuffer_q[0].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '{req_port_i.address_tag, 
  req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]}' of type 
  logic [52:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 313
wt_dcache_wbuffer, "(wbuffer_q[1].wtag == {req_port_i.address_tag, req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]})"
  A left 56-bit expression is compared to a right 53-bit expression.
  Comparing 'wbuffer_q[1].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '{req_port_i.address_tag, 
  req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]}' of type 
  logic [52:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 313
wt_dcache_wbuffer, "(wbuffer_q[2].wtag == {req_port_i.address_tag, req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]})"
  A left 56-bit expression is compared to a right 53-bit expression.
  Comparing 'wbuffer_q[2].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '{req_port_i.address_tag, 
  req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]}' of type 
  logic [52:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 313
wt_dcache_wbuffer, "(wbuffer_q[3].wtag == {req_port_i.address_tag, req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]})"
  A left 56-bit expression is compared to a right 53-bit expression.
  Comparing 'wbuffer_q[3].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '{req_port_i.address_tag, 
  req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]}' of type 
  logic [52:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 313
wt_dcache_wbuffer, "(wbuffer_q[4].wtag == {req_port_i.address_tag, req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]})"
  A left 56-bit expression is compared to a right 53-bit expression.
  Comparing 'wbuffer_q[4].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '{req_port_i.address_tag, 
  req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]}' of type 
  logic [52:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 313
wt_dcache_wbuffer, "(wbuffer_q[5].wtag == {req_port_i.address_tag, req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]})"
  A left 56-bit expression is compared to a right 53-bit expression.
  Comparing 'wbuffer_q[5].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '{req_port_i.address_tag, 
  req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]}' of type 
  logic [52:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 313
wt_dcache_wbuffer, "(wbuffer_q[6].wtag == {req_port_i.address_tag, req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]})"
  A left 56-bit expression is compared to a right 53-bit expression.
  Comparing 'wbuffer_q[6].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '{req_port_i.address_tag, 
  req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]}' of type 
  logic [52:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 313
wt_dcache_wbuffer, "(wbuffer_q[7].wtag == {req_port_i.address_tag, req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]})"
  A left 56-bit expression is compared to a right 53-bit expression.
  Comparing 'wbuffer_q[7].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '{req_port_i.address_tag, 
  req_port_i.address_index[(ariane_pkg::DCACHE_INDEX_WIDTH - 1):3]}' of type 
  logic [52:0].


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 516
wt_dcache_wbuffer
  Disable iff is used in assertion 'hot1: assert property(@(posedge clk_i) 
  disable iff ((!rst_ni)) (req_port_i.data_req |-> $onehot0(wbuffer_hit_oh))) 
  else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] wbuffer_hit_oh signal must be hot1");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 520
wt_dcache_wbuffer
  Disable iff is used in assertion 'tx_status: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (((evict && miss_ack_i) && miss_req_o) |-> 
  (tx_id != rtrn_id))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] cannot allocate and clear same tx slot id in 
  the same cycle");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 524
wt_dcache_wbuffer
  Disable iff is used in assertion 'tx_valid0: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (evict |-> tx_stat_q[rtrn_id].vld)) else 
  begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] evicting invalid transaction slot");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 528
wt_dcache_wbuffer
  Disable iff is used in assertion 'tx_valid1: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (evict |-> (|wbuffer_q[rtrn_ptr].valid))) 
  else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] wbuffer entry corresponding to this 
  transaction is invalid");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 532
wt_dcache_wbuffer
  Disable iff is used in assertion 'write_full: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (req_port_i.data_req |-> (req_port_o.data_gnt
  |-> ((!full) || (|wbuffer_hit_oh))))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] cannot write if full or no hit");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 536
wt_dcache_wbuffer
  Disable iff is used in assertion 'unused0: assert property(@(posedge clk_i) 
  disable iff ((!rst_ni)) (!req_port_i.tag_valid)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] req_port_i.tag_valid should not be 
  asserted");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 540
wt_dcache_wbuffer
  Disable iff is used in assertion 'unused1: assert property(@(posedge clk_i) 
  disable iff ((!rst_ni)) (!req_port_i.kill_req)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] req_port_i.kill_req should not be asserted");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[0].gen_assert2[0].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[0].valid[0], wbuffer_q[0].dirty[0], wbuffer_q[0].txblock[0]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 0, 0, wbuffer_q[0].valid[0], 
  wbuffer_q[0].dirty[0], wbuffer_q[0].txblock[0]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[0].gen_assert2[1].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[0].valid[1], wbuffer_q[0].dirty[1], wbuffer_q[0].txblock[1]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 1, 0, wbuffer_q[0].valid[1], 
  wbuffer_q[0].dirty[1], wbuffer_q[0].txblock[1]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[0].gen_assert2[2].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[0].valid[2], wbuffer_q[0].dirty[2], wbuffer_q[0].txblock[2]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 2, 0, wbuffer_q[0].valid[2], 
  wbuffer_q[0].dirty[2], wbuffer_q[0].txblock[2]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[0].gen_assert2[3].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[0].valid[3], wbuffer_q[0].dirty[3], wbuffer_q[0].txblock[3]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 3, 0, wbuffer_q[0].valid[3], 
  wbuffer_q[0].dirty[3], wbuffer_q[0].txblock[3]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[0].gen_assert2[4].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[0].valid[4], wbuffer_q[0].dirty[4], wbuffer_q[0].txblock[4]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 4, 0, wbuffer_q[0].valid[4], 
  wbuffer_q[0].dirty[4], wbuffer_q[0].txblock[4]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[0].gen_assert2[5].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[0].valid[5], wbuffer_q[0].dirty[5], wbuffer_q[0].txblock[5]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 5, 0, wbuffer_q[0].valid[5], 
  wbuffer_q[0].dirty[5], wbuffer_q[0].txblock[5]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[0].gen_assert2[6].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[0].valid[6], wbuffer_q[0].dirty[6], wbuffer_q[0].txblock[6]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 6, 0, wbuffer_q[0].valid[6], 
  wbuffer_q[0].dirty[6], wbuffer_q[0].txblock[6]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[0].gen_assert2[7].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[0].valid[7], wbuffer_q[0].dirty[7], wbuffer_q[0].txblock[7]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 7, 0, wbuffer_q[0].valid[7], 
  wbuffer_q[0].dirty[7], wbuffer_q[0].txblock[7]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[1].gen_assert2[0].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[1].valid[0], wbuffer_q[1].dirty[0], wbuffer_q[1].txblock[0]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 0, 1, wbuffer_q[1].valid[0], 
  wbuffer_q[1].dirty[0], wbuffer_q[1].txblock[0]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[1].gen_assert2[1].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[1].valid[1], wbuffer_q[1].dirty[1], wbuffer_q[1].txblock[1]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 1, 1, wbuffer_q[1].valid[1], 
  wbuffer_q[1].dirty[1], wbuffer_q[1].txblock[1]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[1].gen_assert2[2].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[1].valid[2], wbuffer_q[1].dirty[2], wbuffer_q[1].txblock[2]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 2, 1, wbuffer_q[1].valid[2], 
  wbuffer_q[1].dirty[2], wbuffer_q[1].txblock[2]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[1].gen_assert2[3].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[1].valid[3], wbuffer_q[1].dirty[3], wbuffer_q[1].txblock[3]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 3, 1, wbuffer_q[1].valid[3], 
  wbuffer_q[1].dirty[3], wbuffer_q[1].txblock[3]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[1].gen_assert2[4].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[1].valid[4], wbuffer_q[1].dirty[4], wbuffer_q[1].txblock[4]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 4, 1, wbuffer_q[1].valid[4], 
  wbuffer_q[1].dirty[4], wbuffer_q[1].txblock[4]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[1].gen_assert2[5].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[1].valid[5], wbuffer_q[1].dirty[5], wbuffer_q[1].txblock[5]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 5, 1, wbuffer_q[1].valid[5], 
  wbuffer_q[1].dirty[5], wbuffer_q[1].txblock[5]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[1].gen_assert2[6].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[1].valid[6], wbuffer_q[1].dirty[6], wbuffer_q[1].txblock[6]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 6, 1, wbuffer_q[1].valid[6], 
  wbuffer_q[1].dirty[6], wbuffer_q[1].txblock[6]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[1].gen_assert2[7].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[1].valid[7], wbuffer_q[1].dirty[7], wbuffer_q[1].txblock[7]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 7, 1, wbuffer_q[1].valid[7], 
  wbuffer_q[1].dirty[7], wbuffer_q[1].txblock[7]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[2].gen_assert2[0].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[2].valid[0], wbuffer_q[2].dirty[0], wbuffer_q[2].txblock[0]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 0, 2, wbuffer_q[2].valid[0], 
  wbuffer_q[2].dirty[0], wbuffer_q[2].txblock[0]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[2].gen_assert2[1].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[2].valid[1], wbuffer_q[2].dirty[1], wbuffer_q[2].txblock[1]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 1, 2, wbuffer_q[2].valid[1], 
  wbuffer_q[2].dirty[1], wbuffer_q[2].txblock[1]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[2].gen_assert2[2].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[2].valid[2], wbuffer_q[2].dirty[2], wbuffer_q[2].txblock[2]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 2, 2, wbuffer_q[2].valid[2], 
  wbuffer_q[2].dirty[2], wbuffer_q[2].txblock[2]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[2].gen_assert2[3].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[2].valid[3], wbuffer_q[2].dirty[3], wbuffer_q[2].txblock[3]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 3, 2, wbuffer_q[2].valid[3], 
  wbuffer_q[2].dirty[3], wbuffer_q[2].txblock[3]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[2].gen_assert2[4].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[2].valid[4], wbuffer_q[2].dirty[4], wbuffer_q[2].txblock[4]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 4, 2, wbuffer_q[2].valid[4], 
  wbuffer_q[2].dirty[4], wbuffer_q[2].txblock[4]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[2].gen_assert2[5].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[2].valid[5], wbuffer_q[2].dirty[5], wbuffer_q[2].txblock[5]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 5, 2, wbuffer_q[2].valid[5], 
  wbuffer_q[2].dirty[5], wbuffer_q[2].txblock[5]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[2].gen_assert2[6].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[2].valid[6], wbuffer_q[2].dirty[6], wbuffer_q[2].txblock[6]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 6, 2, wbuffer_q[2].valid[6], 
  wbuffer_q[2].dirty[6], wbuffer_q[2].txblock[6]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[2].gen_assert2[7].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[2].valid[7], wbuffer_q[2].dirty[7], wbuffer_q[2].txblock[7]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 7, 2, wbuffer_q[2].valid[7], 
  wbuffer_q[2].dirty[7], wbuffer_q[2].txblock[7]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[3].gen_assert2[0].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[3].valid[0], wbuffer_q[3].dirty[0], wbuffer_q[3].txblock[0]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 0, 3, wbuffer_q[3].valid[0], 
  wbuffer_q[3].dirty[0], wbuffer_q[3].txblock[0]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[3].gen_assert2[1].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[3].valid[1], wbuffer_q[3].dirty[1], wbuffer_q[3].txblock[1]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 1, 3, wbuffer_q[3].valid[1], 
  wbuffer_q[3].dirty[1], wbuffer_q[3].txblock[1]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[3].gen_assert2[2].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[3].valid[2], wbuffer_q[3].dirty[2], wbuffer_q[3].txblock[2]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 2, 3, wbuffer_q[3].valid[2], 
  wbuffer_q[3].dirty[2], wbuffer_q[3].txblock[2]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[3].gen_assert2[3].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[3].valid[3], wbuffer_q[3].dirty[3], wbuffer_q[3].txblock[3]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 3, 3, wbuffer_q[3].valid[3], 
  wbuffer_q[3].dirty[3], wbuffer_q[3].txblock[3]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[3].gen_assert2[4].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[3].valid[4], wbuffer_q[3].dirty[4], wbuffer_q[3].txblock[4]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 4, 3, wbuffer_q[3].valid[4], 
  wbuffer_q[3].dirty[4], wbuffer_q[3].txblock[4]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[3].gen_assert2[5].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[3].valid[5], wbuffer_q[3].dirty[5], wbuffer_q[3].txblock[5]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 5, 3, wbuffer_q[3].valid[5], 
  wbuffer_q[3].dirty[5], wbuffer_q[3].txblock[5]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[3].gen_assert2[6].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[3].valid[6], wbuffer_q[3].dirty[6], wbuffer_q[3].txblock[6]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 6, 3, wbuffer_q[3].valid[6], 
  wbuffer_q[3].dirty[6], wbuffer_q[3].txblock[6]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[3].gen_assert2[7].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[3].valid[7], wbuffer_q[3].dirty[7], wbuffer_q[3].txblock[7]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 7, 3, wbuffer_q[3].valid[7], 
  wbuffer_q[3].dirty[7], wbuffer_q[3].txblock[7]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[4].gen_assert2[0].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[4].valid[0], wbuffer_q[4].dirty[0], wbuffer_q[4].txblock[0]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 0, 4, wbuffer_q[4].valid[0], 
  wbuffer_q[4].dirty[0], wbuffer_q[4].txblock[0]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[4].gen_assert2[1].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[4].valid[1], wbuffer_q[4].dirty[1], wbuffer_q[4].txblock[1]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 1, 4, wbuffer_q[4].valid[1], 
  wbuffer_q[4].dirty[1], wbuffer_q[4].txblock[1]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[4].gen_assert2[2].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[4].valid[2], wbuffer_q[4].dirty[2], wbuffer_q[4].txblock[2]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 2, 4, wbuffer_q[4].valid[2], 
  wbuffer_q[4].dirty[2], wbuffer_q[4].txblock[2]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[4].gen_assert2[3].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[4].valid[3], wbuffer_q[4].dirty[3], wbuffer_q[4].txblock[3]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 3, 4, wbuffer_q[4].valid[3], 
  wbuffer_q[4].dirty[3], wbuffer_q[4].txblock[3]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[4].gen_assert2[4].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[4].valid[4], wbuffer_q[4].dirty[4], wbuffer_q[4].txblock[4]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 4, 4, wbuffer_q[4].valid[4], 
  wbuffer_q[4].dirty[4], wbuffer_q[4].txblock[4]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[4].gen_assert2[5].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[4].valid[5], wbuffer_q[4].dirty[5], wbuffer_q[4].txblock[5]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 5, 4, wbuffer_q[4].valid[5], 
  wbuffer_q[4].dirty[5], wbuffer_q[4].txblock[5]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[4].gen_assert2[6].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[4].valid[6], wbuffer_q[4].dirty[6], wbuffer_q[4].txblock[6]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 6, 4, wbuffer_q[4].valid[6], 
  wbuffer_q[4].dirty[6], wbuffer_q[4].txblock[6]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[4].gen_assert2[7].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[4].valid[7], wbuffer_q[4].dirty[7], wbuffer_q[4].txblock[7]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 7, 4, wbuffer_q[4].valid[7], 
  wbuffer_q[4].dirty[7], wbuffer_q[4].txblock[7]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[5].gen_assert2[0].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[5].valid[0], wbuffer_q[5].dirty[0], wbuffer_q[5].txblock[0]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 0, 5, wbuffer_q[5].valid[0], 
  wbuffer_q[5].dirty[0], wbuffer_q[5].txblock[0]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[5].gen_assert2[1].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[5].valid[1], wbuffer_q[5].dirty[1], wbuffer_q[5].txblock[1]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 1, 5, wbuffer_q[5].valid[1], 
  wbuffer_q[5].dirty[1], wbuffer_q[5].txblock[1]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[5].gen_assert2[2].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[5].valid[2], wbuffer_q[5].dirty[2], wbuffer_q[5].txblock[2]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 2, 5, wbuffer_q[5].valid[2], 
  wbuffer_q[5].dirty[2], wbuffer_q[5].txblock[2]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[5].gen_assert2[3].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[5].valid[3], wbuffer_q[5].dirty[3], wbuffer_q[5].txblock[3]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 3, 5, wbuffer_q[5].valid[3], 
  wbuffer_q[5].dirty[3], wbuffer_q[5].txblock[3]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[5].gen_assert2[4].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[5].valid[4], wbuffer_q[5].dirty[4], wbuffer_q[5].txblock[4]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 4, 5, wbuffer_q[5].valid[4], 
  wbuffer_q[5].dirty[4], wbuffer_q[5].txblock[4]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[5].gen_assert2[5].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[5].valid[5], wbuffer_q[5].dirty[5], wbuffer_q[5].txblock[5]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 5, 5, wbuffer_q[5].valid[5], 
  wbuffer_q[5].dirty[5], wbuffer_q[5].txblock[5]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[5].gen_assert2[6].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[5].valid[6], wbuffer_q[5].dirty[6], wbuffer_q[5].txblock[6]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 6, 5, wbuffer_q[5].valid[6], 
  wbuffer_q[5].dirty[6], wbuffer_q[5].txblock[6]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[5].gen_assert2[7].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[5].valid[7], wbuffer_q[5].dirty[7], wbuffer_q[5].txblock[7]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 7, 5, wbuffer_q[5].valid[7], 
  wbuffer_q[5].dirty[7], wbuffer_q[5].txblock[7]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[6].gen_assert2[0].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[6].valid[0], wbuffer_q[6].dirty[0], wbuffer_q[6].txblock[0]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 0, 6, wbuffer_q[6].valid[0], 
  wbuffer_q[6].dirty[0], wbuffer_q[6].txblock[0]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[6].gen_assert2[1].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[6].valid[1], wbuffer_q[6].dirty[1], wbuffer_q[6].txblock[1]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 1, 6, wbuffer_q[6].valid[1], 
  wbuffer_q[6].dirty[1], wbuffer_q[6].txblock[1]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[6].gen_assert2[2].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[6].valid[2], wbuffer_q[6].dirty[2], wbuffer_q[6].txblock[2]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 2, 6, wbuffer_q[6].valid[2], 
  wbuffer_q[6].dirty[2], wbuffer_q[6].txblock[2]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[6].gen_assert2[3].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[6].valid[3], wbuffer_q[6].dirty[3], wbuffer_q[6].txblock[3]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 3, 6, wbuffer_q[6].valid[3], 
  wbuffer_q[6].dirty[3], wbuffer_q[6].txblock[3]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[6].gen_assert2[4].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[6].valid[4], wbuffer_q[6].dirty[4], wbuffer_q[6].txblock[4]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 4, 6, wbuffer_q[6].valid[4], 
  wbuffer_q[6].dirty[4], wbuffer_q[6].txblock[4]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[6].gen_assert2[5].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[6].valid[5], wbuffer_q[6].dirty[5], wbuffer_q[6].txblock[5]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 5, 6, wbuffer_q[6].valid[5], 
  wbuffer_q[6].dirty[5], wbuffer_q[6].txblock[5]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[6].gen_assert2[6].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[6].valid[6], wbuffer_q[6].dirty[6], wbuffer_q[6].txblock[6]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 6, 6, wbuffer_q[6].valid[6], 
  wbuffer_q[6].dirty[6], wbuffer_q[6].txblock[6]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[6].gen_assert2[7].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[6].valid[7], wbuffer_q[6].dirty[7], wbuffer_q[6].txblock[7]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 7, 6, wbuffer_q[6].valid[7], 
  wbuffer_q[6].dirty[7], wbuffer_q[6].txblock[7]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[7].gen_assert2[0].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[7].valid[0], wbuffer_q[7].dirty[0], wbuffer_q[7].txblock[0]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 0, 7, wbuffer_q[7].valid[0], 
  wbuffer_q[7].dirty[0], wbuffer_q[7].txblock[0]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[7].gen_assert2[1].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[7].valid[1], wbuffer_q[7].dirty[1], wbuffer_q[7].txblock[1]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 1, 7, wbuffer_q[7].valid[1], 
  wbuffer_q[7].dirty[1], wbuffer_q[7].txblock[1]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[7].gen_assert2[2].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[7].valid[2], wbuffer_q[7].dirty[2], wbuffer_q[7].txblock[2]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 2, 7, wbuffer_q[7].valid[2], 
  wbuffer_q[7].dirty[2], wbuffer_q[7].txblock[2]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[7].gen_assert2[3].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[7].valid[3], wbuffer_q[7].dirty[3], wbuffer_q[7].txblock[3]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 3, 7, wbuffer_q[7].valid[3], 
  wbuffer_q[7].dirty[3], wbuffer_q[7].txblock[3]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[7].gen_assert2[4].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[7].valid[4], wbuffer_q[7].dirty[4], wbuffer_q[7].txblock[4]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 4, 7, wbuffer_q[7].valid[4], 
  wbuffer_q[7].dirty[4], wbuffer_q[7].txblock[4]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[7].gen_assert2[5].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[7].valid[5], wbuffer_q[7].dirty[5], wbuffer_q[7].txblock[5]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 5, 7, wbuffer_q[7].valid[5], 
  wbuffer_q[7].dirty[5], wbuffer_q[7].txblock[5]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[7].gen_assert2[6].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[7].valid[6], wbuffer_q[7].dirty[6], wbuffer_q[7].txblock[6]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 6, 7, wbuffer_q[7].valid[6], 
  wbuffer_q[7].dirty[6], wbuffer_q[7].txblock[6]);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv, 546
wt_dcache_wbuffer
  Disable iff is used in assertion 'gen_assert1[7].gen_assert2[7].byteStates: 
  assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  ({wbuffer_q[7].valid[7], wbuffer_q[7].dirty[7], wbuffer_q[7].txblock[7]} 
  inside {3'b0, 3'b110, 3'b101, 3'b111})) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid 
  state: valid=%01b, dirty=%01b, txblock=%01b", 7, 7, wbuffer_q[7].valid[7], 
  wbuffer_q[7].dirty[7], wbuffer_q[7].txblock[7]);
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 52
  Following is an unused input.
  Source info: wr_cl_nc_i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 213
wt_dcache_mem, "(wbuffer_data_i[0].wtag == (wbuffer_cmp_addr >> 3))"
  A left 56-bit expression is compared to a right 64-bit expression.
  Comparing 'wbuffer_data_i[0].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '(wbuffer_cmp_addr >> 3)' of type logic [63:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 213
wt_dcache_mem, "(wbuffer_data_i[1].wtag == (wbuffer_cmp_addr >> 3))"
  A left 56-bit expression is compared to a right 64-bit expression.
  Comparing 'wbuffer_data_i[1].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '(wbuffer_cmp_addr >> 3)' of type logic [63:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 213
wt_dcache_mem, "(wbuffer_data_i[2].wtag == (wbuffer_cmp_addr >> 3))"
  A left 56-bit expression is compared to a right 64-bit expression.
  Comparing 'wbuffer_data_i[2].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '(wbuffer_cmp_addr >> 3)' of type logic [63:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 213
wt_dcache_mem, "(wbuffer_data_i[3].wtag == (wbuffer_cmp_addr >> 3))"
  A left 56-bit expression is compared to a right 64-bit expression.
  Comparing 'wbuffer_data_i[3].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '(wbuffer_cmp_addr >> 3)' of type logic [63:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 213
wt_dcache_mem, "(wbuffer_data_i[4].wtag == (wbuffer_cmp_addr >> 3))"
  A left 56-bit expression is compared to a right 64-bit expression.
  Comparing 'wbuffer_data_i[4].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '(wbuffer_cmp_addr >> 3)' of type logic [63:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 213
wt_dcache_mem, "(wbuffer_data_i[5].wtag == (wbuffer_cmp_addr >> 3))"
  A left 56-bit expression is compared to a right 64-bit expression.
  Comparing 'wbuffer_data_i[5].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '(wbuffer_cmp_addr >> 3)' of type logic [63:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 213
wt_dcache_mem, "(wbuffer_data_i[6].wtag == (wbuffer_cmp_addr >> 3))"
  A left 56-bit expression is compared to a right 64-bit expression.
  Comparing 'wbuffer_data_i[6].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '(wbuffer_cmp_addr >> 3)' of type logic [63:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 213
wt_dcache_mem, "(wbuffer_data_i[7].wtag == (wbuffer_cmp_addr >> 3))"
  A left 56-bit expression is compared to a right 64-bit expression.
  Comparing 'wbuffer_data_i[7].wtag' of type logic 
  [((ariane_pkg::DCACHE_INDEX_WIDTH + ariane_pkg::DCACHE_TAG_WIDTH) - 1):0]
  with '(wbuffer_cmp_addr >> 3)' of type logic [63:0].


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 315
wt_dcache_mem
  Disable iff is used in assertion 'hit_hot1: assert property(@(posedge clk_i)
  disable iff ((!rst_ni)) ((&vld_req) |-> ((!vld_we) |=> 
  $onehot0(rd_hit_oh_o)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache] rd_hit_oh_o signal must be hot1");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 319
wt_dcache_mem
  Disable iff is used in assertion 'word_write_hot1: assert property(@(posedge
  clk_i) disable iff ((!rst_ni)) (wr_ack_o |-> $onehot0(wr_req_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache] wr_req_i signal must be hot1");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 323
wt_dcache_mem
  Disable iff is used in assertion 'wbuffer_hit_hot1: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) ((&vld_req) |-> ((!vld_we)
  |=> $onehot0(wbuffer_hit_oh)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache] wbuffer_hit_oh signal must be hot1");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv, 350
wt_dcache_mem
  Disable iff is used in assertion 'tag_write_duplicate: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) ((|vld_req) |-> (vld_we 
  |-> (!(|tag_write_duplicate_test))))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l1 dcache] cannot allocate a CL that is already present in the 
  cache");
  end
  '


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 128
  Continuous assignment width mismatch
  40 bits (lhs) versus 56 bits (rhs).
  Source info: assign l15_req_o.l15_address = (arb_idx ? dcache_data.paddr : 
  icache_data.paddr);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 316
  Continuous assignment width mismatch
  12 bits (lhs) versus 16 bits (rhs).
  Source info: assign icache_rtrn_o.inv.idx = 
  {rtrn_fifo_data.l15_inval_address_15_4, 4'b0};  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 321
  Continuous assignment width mismatch
  12 bits (lhs) versus 16 bits (rhs).
  Source info: assign dcache_rtrn_o.inv.idx = 
  {rtrn_fifo_data.l15_inval_address_15_4, 4'b0};  


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 352
wt_l15_adapter
  Disable iff is used in assertion 'invalidations: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (l15_rtrn_i.l15_val |-> 
  ((l15_rtrn_i.l15_returntype == L15_EVICT_REQ) |-> 
  (((l15_rtrn_i.l15_inval_icache_inval | l15_rtrn_i.l15_inval_dcache_inval) | 
  l15_rtrn_i.l15_inval_icache_all_way) | 
  l15_rtrn_i.l15_inval_dcache_all_way)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l15_adapter] got invalidation package with zero invalidation 
  flags");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 359
wt_l15_adapter
  Disable iff is used in assertion 'blockstore_o: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (l15_req_o.l15_val |-> ((l15_req_o.l15_rqtype
  == L15_STORE_RQ) |-> (!(l15_req_o.l15_blockstore || 
  l15_req_o.l15_blockinitstore))))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l15_adapter] blockstores are not supported (out)");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 363
wt_l15_adapter
  Disable iff is used in assertion 'blockstore_i: assert property(@(posedge 
  clk_i) disable iff ((!rst_ni)) (l15_rtrn_i.l15_val |-> 
  ((l15_rtrn_i.l15_returntype inside {L15_ST_ACK, L15_ST_ACK}) |-> 
  (!l15_rtrn_i.l15_blockinitstore)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l15_adapter] blockstores are not supported (in)");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 367
wt_l15_adapter
  Disable iff is used in assertion 'unsuported_rtrn_types: assert 
  property(@(posedge clk_i) disable iff ((!rst_ni)) (l15_rtrn_i.l15_val |-> 
  (l15_rtrn_i.l15_returntype inside {L15_LOAD_RET, L15_ST_ACK, L15_IFILL_RET, 
  L15_EVICT_REQ, L15_CPX_RESTYPE_ATOMIC_RES}))) else begin
  $$sva_internal_error(2, 3);
  $warning("[l15_adapter] return type %X04 is not (yet) supported by l15 
  adapter.", l15_rtrn_i.l15_returntype);
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 371
wt_l15_adapter
  Disable iff is used in assertion 'amo_type: assert property(@(posedge clk_i)
  disable iff ((!rst_ni)) (l15_rtrn_i.l15_val |-> ((l15_rtrn_i.l15_returntype 
  inside {L15_CPX_RESTYPE_ATOMIC_RES}) |-> l15_rtrn_i.l15_atomic))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "[l15_adapter] l15_atomic must be asserted when the return type is
  an ATOMIC_RES");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 24
  Following is an unused input.
  Source info: testmode_i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 76
fifo_v3, "(write_pointer_q == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 2-bit expression is compared to a right 32-bit expression.
  Comparing 'write_pointer_q' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: write_pointer_n = (write_pointer_q + 1);
  Expression: write_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q + 1);
  Expression: status_cnt_n


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 87
fifo_v3, "(read_pointer_n == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 2-bit expression is compared to a right 32-bit expression.
  Comparing 'read_pointer_n' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: read_pointer_n = (read_pointer_q + 1);
  Expression: read_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q - 1);
  Expression: status_cnt_n


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3
  Disable iff is used in assertion 'full_write: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (full_o |-> (~push_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to push new data although the FIFO is full.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3
  Disable iff is used in assertion 'empty_read: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (empty_o |-> (~pop_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to pop data although the FIFO is empty.");
  end
  '


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 220
rr_arb_tree, "$fatal("Input must be at least one element wide.");"
  The first argument ""Input must be at least one element wide."" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 195
  Continuous assignment width mismatch
  4 bits (lhs) versus 64 bits (rhs).
  Source info: assign 
  genblk1.index_nodes[genblk1.gen_levels[3].gen_level[6].idx0] = 
  DataType'('0);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 195
  Continuous assignment width mismatch
  4 bits (lhs) versus 64 bits (rhs).
  Source info: assign 
  genblk1.index_nodes[genblk1.gen_levels[3].gen_level[7].idx0] = 
  DataType'('0);  


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree
  Disable iff is used in assertion 'genblk1.hot_one: assert property(@(posedge
  clk_i) $onehot0(gnt_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant signal must be hot1 or zero.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt0: assert property(@(posedge 
  clk_i) ((|gnt_o) |-> gnt_i)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant out implies grant in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt1: assert property(@(posedge 
  clk_i) (req_o |-> (gnt_i |-> (|gnt_o)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out and grant in implies grant out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt_idx: assert property(@(posedge
  clk_i) (req_o |-> (gnt_i |-> gnt_o[idx_o]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Idx_o / gnt_o do not match.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req0: assert property(@(posedge 
  clk_i) ((|req_i) |-> req_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req in implies req out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req1: assert property(@(posedge 
  clk_i) (req_o |-> (|req_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out implies req in.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 45
  Following is an unused input.
  Source info: rr_i


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 220
rr_arb_tree, "$fatal("Input must be at least one element wide.");"
  The first argument ""Input must be at least one element wide."" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree
  Disable iff is used in assertion 'genblk1.hot_one: assert property(@(posedge
  clk_i) $onehot0(gnt_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant signal must be hot1 or zero.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt0: assert property(@(posedge 
  clk_i) ((|gnt_o) |-> gnt_i)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant out implies grant in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt1: assert property(@(posedge 
  clk_i) (req_o |-> (gnt_i |-> (|gnt_o)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out and grant in implies grant out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt_idx: assert property(@(posedge
  clk_i) (req_o |-> (gnt_i |-> gnt_o[idx_o]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Idx_o / gnt_o do not match.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req0: assert property(@(posedge 
  clk_i) ((|req_i) |-> req_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req in implies req out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req1: assert property(@(posedge 
  clk_i) (req_o |-> (|req_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out implies req in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 118
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gen_int_rr.gen_lock.lock: assert 
  property(@(posedge clk_i) (LockIn |-> ((req_o && (!gnt_i)) |=> (idx_o == 
  $past(idx_o))))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Lock implies same arbiter decision in next cycle if output is not
  ready.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 124
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gen_int_rr.gen_lock.lock_req: 
  assume property(@(posedge clk_i) (LockIn |-> 
  (genblk1.gen_int_rr.gen_lock.lock_d |=> (genblk1.gen_int_rr.gen_lock.req_tmp
  == genblk1.gen_int_rr.gen_lock.req_q)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "It is disallowed to deassert unserved request signals when LockIn
  is enabled.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 45
  Following is an unused input.
  Source info: rr_i


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 220
rr_arb_tree, "$fatal("Input must be at least one element wide.");"
  The first argument ""Input must be at least one element wide."" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree
  Disable iff is used in assertion 'genblk1.hot_one: assert property(@(posedge
  clk_i) $onehot0(gnt_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant signal must be hot1 or zero.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt0: assert property(@(posedge 
  clk_i) ((|gnt_o) |-> gnt_i)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant out implies grant in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt1: assert property(@(posedge 
  clk_i) (req_o |-> (gnt_i |-> (|gnt_o)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out and grant in implies grant out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt_idx: assert property(@(posedge
  clk_i) (req_o |-> (gnt_i |-> gnt_o[idx_o]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Idx_o / gnt_o do not match.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req0: assert property(@(posedge 
  clk_i) ((|req_i) |-> req_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req in implies req out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req1: assert property(@(posedge 
  clk_i) (req_o |-> (|req_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out implies req in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 118
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gen_int_rr.gen_lock.lock: assert 
  property(@(posedge clk_i) (LockIn |-> ((req_o && (!gnt_i)) |=> (idx_o == 
  $past(idx_o))))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Lock implies same arbiter decision in next cycle if output is not
  ready.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 124
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gen_int_rr.gen_lock.lock_req: 
  assume property(@(posedge clk_i) (LockIn |-> 
  (genblk1.gen_int_rr.gen_lock.lock_d |=> (genblk1.gen_int_rr.gen_lock.req_tmp
  == genblk1.gen_int_rr.gen_lock.req_q)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "It is disallowed to deassert unserved request signals when LockIn
  is enabled.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 45
  Following is an unused input.
  Source info: rr_i


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 220
rr_arb_tree, "$fatal("Input must be at least one element wide.");"
  The first argument ""Input must be at least one element wide."" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree
  Disable iff is used in assertion 'genblk1.hot_one: assert property(@(posedge
  clk_i) $onehot0(gnt_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant signal must be hot1 or zero.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt0: assert property(@(posedge 
  clk_i) ((|gnt_o) |-> gnt_i)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant out implies grant in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt1: assert property(@(posedge 
  clk_i) (req_o |-> (gnt_i |-> (|gnt_o)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out and grant in implies grant out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt_idx: assert property(@(posedge
  clk_i) (req_o |-> (gnt_i |-> gnt_o[idx_o]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Idx_o / gnt_o do not match.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req0: assert property(@(posedge 
  clk_i) ((|req_i) |-> req_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req in implies req out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req1: assert property(@(posedge 
  clk_i) (req_o |-> (|req_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out implies req in.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 45
  Following is an unused input.
  Source info: rr_i


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 220
rr_arb_tree, "$fatal("Input must be at least one element wide.");"
  The first argument ""Input must be at least one element wide."" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree
  Disable iff is used in assertion 'genblk1.hot_one: assert property(@(posedge
  clk_i) $onehot0(gnt_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant signal must be hot1 or zero.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt0: assert property(@(posedge 
  clk_i) ((|gnt_o) |-> gnt_i)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant out implies grant in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt1: assert property(@(posedge 
  clk_i) (req_o |-> (gnt_i |-> (|gnt_o)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out and grant in implies grant out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt_idx: assert property(@(posedge
  clk_i) (req_o |-> (gnt_i |-> gnt_o[idx_o]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Idx_o / gnt_o do not match.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req0: assert property(@(posedge 
  clk_i) ((|req_i) |-> req_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req in implies req out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req1: assert property(@(posedge 
  clk_i) (req_o |-> (|req_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out implies req in.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 45
  Following is an unused input.
  Source info: rr_i


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 220
rr_arb_tree, "$fatal("Input must be at least one element wide.");"
  The first argument ""Input must be at least one element wide."" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree
  Disable iff is used in assertion 'genblk1.hot_one: assert property(@(posedge
  clk_i) $onehot0(gnt_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant signal must be hot1 or zero.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt0: assert property(@(posedge 
  clk_i) ((|gnt_o) |-> gnt_i)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant out implies grant in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt1: assert property(@(posedge 
  clk_i) (req_o |-> (gnt_i |-> (|gnt_o)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out and grant in implies grant out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt_idx: assert property(@(posedge
  clk_i) (req_o |-> (gnt_i |-> gnt_o[idx_o]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Idx_o / gnt_o do not match.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req0: assert property(@(posedge 
  clk_i) ((|req_i) |-> req_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req in implies req out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req1: assert property(@(posedge 
  clk_i) (req_o |-> (|req_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out implies req in.");
  end
  '


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 220
rr_arb_tree, "$fatal("Input must be at least one element wide.");"
  The first argument ""Input must be at least one element wide."" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree
  Disable iff is used in assertion 'genblk1.hot_one: assert property(@(posedge
  clk_i) $onehot0(gnt_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant signal must be hot1 or zero.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt0: assert property(@(posedge 
  clk_i) ((|gnt_o) |-> gnt_i)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant out implies grant in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt1: assert property(@(posedge 
  clk_i) (req_o |-> (gnt_i |-> (|gnt_o)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out and grant in implies grant out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt_idx: assert property(@(posedge
  clk_i) (req_o |-> (gnt_i |-> gnt_o[idx_o]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Idx_o / gnt_o do not match.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req0: assert property(@(posedge 
  clk_i) ((|req_i) |-> req_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req in implies req out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req1: assert property(@(posedge 
  clk_i) (req_o |-> (|req_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out implies req in.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ariane_regfile_ff.sv, 35
  Following is an unused input.
  Source info: test_en_i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ariane_regfile_ff.sv, 55
ariane_regfile, "(waddr_i[j] == i)"
  A left 5-bit expression is compared to a right 32-bit expression.
  Comparing 'waddr_i[j]' of type logic [4:0]
  with 'i' of type int unsigned.


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ariane_regfile_ff.sv, 35
  Following is an unused input.
  Source info: test_en_i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/ariane_regfile_ff.sv, 55
ariane_regfile, "(waddr_i[j] == i)"
  A left 5-bit expression is compared to a right 32-bit expression.
  Comparing 'waddr_i[j]' of type logic [4:0]
  with 'i' of type int unsigned.


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu_wrap.sv, 28
  Following is an unused input.
  Source info: fpu_prec_i


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/sram.sv, 48
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 8-bit LHS target:
  Source info: be_aligned[(BE_WIDTH_ALIGNED - 1):0] = be_i;
  Expression: be_aligned[(BE_WIDTH_ALIGNED - 1):0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/sram.sv, 48
  Width mismatch between LHS and RHS is found in assignment:
  The following 6-bit wide expression is assigned to a 8-bit LHS target:
  Source info: be_aligned[(BE_WIDTH_ALIGNED - 1):0] = be_i;
  Expression: be_aligned[(BE_WIDTH_ALIGNED - 1):0]


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv, 91
fpnew_opgroup_block, "(dst_fmt_i == 0)"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'dst_fmt_i' of type enum "fp_format_e"
  with '0' of type int.


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv, 91
fpnew_opgroup_block, "(dst_fmt_i == 1)"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'dst_fmt_i' of type enum "fp_format_e"
  with '1' of type int.


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv, 91
fpnew_opgroup_block, "(dst_fmt_i == 0)"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'dst_fmt_i' of type enum "fp_format_e"
  with '0' of type int.


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv, 91
fpnew_opgroup_block, "(dst_fmt_i == 1)"
  A left 3-bit expression is compared to a right 32-bit expression.
  Comparing 'dst_fmt_i' of type enum "fp_format_e"
  with '1' of type int.


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 45
  Following is an unused input.
  Source info: rr_i


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 220
rr_arb_tree, "$fatal("Input must be at least one element wide.");"
  The first argument ""Input must be at least one element wide."" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree
  Disable iff is used in assertion 'genblk1.hot_one: assert property(@(posedge
  clk_i) $onehot0(gnt_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant signal must be hot1 or zero.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt0: assert property(@(posedge 
  clk_i) ((|gnt_o) |-> gnt_i)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant out implies grant in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt1: assert property(@(posedge 
  clk_i) (req_o |-> (gnt_i |-> (|gnt_o)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out and grant in implies grant out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt_idx: assert property(@(posedge
  clk_i) (req_o |-> (gnt_i |-> gnt_o[idx_o]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Idx_o / gnt_o do not match.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req0: assert property(@(posedge 
  clk_i) ((|req_i) |-> req_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req in implies req out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req1: assert property(@(posedge 
  clk_i) (req_o |-> (|req_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out implies req in.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 45
  Following is an unused input.
  Source info: rr_i


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 220
rr_arb_tree, "$fatal("Input must be at least one element wide.");"
  The first argument ""Input must be at least one element wide."" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 195
  Continuous assignment width mismatch
  3 bits (lhs) versus 73 bits (rhs).
  Source info: assign 
  genblk1.index_nodes[genblk1.gen_levels[2].gen_level[3].idx0] = 
  DataType'('0);  


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree
  Disable iff is used in assertion 'genblk1.hot_one: assert property(@(posedge
  clk_i) $onehot0(gnt_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant signal must be hot1 or zero.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt0: assert property(@(posedge 
  clk_i) ((|gnt_o) |-> gnt_i)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant out implies grant in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt1: assert property(@(posedge 
  clk_i) (req_o |-> (gnt_i |-> (|gnt_o)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out and grant in implies grant out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt_idx: assert property(@(posedge
  clk_i) (req_o |-> (gnt_i |-> gnt_o[idx_o]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Idx_o / gnt_o do not match.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req0: assert property(@(posedge 
  clk_i) ((|req_i) |-> req_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req in implies req out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req1: assert property(@(posedge 
  clk_i) (req_o |-> (|req_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out implies req in.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 45
  Following is an unused input.
  Source info: rr_i


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 220
rr_arb_tree, "$fatal("Input must be at least one element wide.");"
  The first argument ""Input must be at least one element wide."" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 195
  Continuous assignment width mismatch
  3 bits (lhs) versus 73 bits (rhs).
  Source info: assign 
  genblk1.index_nodes[genblk1.gen_levels[2].gen_level[3].idx0] = 
  DataType'('0);  


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree
  Disable iff is used in assertion 'genblk1.hot_one: assert property(@(posedge
  clk_i) $onehot0(gnt_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant signal must be hot1 or zero.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt0: assert property(@(posedge 
  clk_i) ((|gnt_o) |-> gnt_i)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant out implies grant in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt1: assert property(@(posedge 
  clk_i) (req_o |-> (gnt_i |-> (|gnt_o)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out and grant in implies grant out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt_idx: assert property(@(posedge
  clk_i) (req_o |-> (gnt_i |-> gnt_o[idx_o]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Idx_o / gnt_o do not match.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req0: assert property(@(posedge 
  clk_i) ((|req_i) |-> req_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req in implies req out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req1: assert property(@(posedge 
  clk_i) (req_o |-> (|req_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out implies req in.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 45
  Following is an unused input.
  Source info: rr_i


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 220
rr_arb_tree, "$fatal("Input must be at least one element wide.");"
  The first argument ""Input must be at least one element wide."" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 195
  Continuous assignment width mismatch
  3 bits (lhs) versus 73 bits (rhs).
  Source info: assign 
  genblk1.index_nodes[genblk1.gen_levels[2].gen_level[3].idx0] = 
  DataType'('0);  


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree
  Disable iff is used in assertion 'genblk1.hot_one: assert property(@(posedge
  clk_i) $onehot0(gnt_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant signal must be hot1 or zero.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt0: assert property(@(posedge 
  clk_i) ((|gnt_o) |-> gnt_i)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant out implies grant in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt1: assert property(@(posedge 
  clk_i) (req_o |-> (gnt_i |-> (|gnt_o)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out and grant in implies grant out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt_idx: assert property(@(posedge
  clk_i) (req_o |-> (gnt_i |-> gnt_o[idx_o]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Idx_o / gnt_o do not match.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req0: assert property(@(posedge 
  clk_i) ((|req_i) |-> req_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req in implies req out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req1: assert property(@(posedge 
  clk_i) (req_o |-> (|req_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out implies req in.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 45
  Following is an unused input.
  Source info: rr_i


Warning-[SVA-IAU] Invalid argument used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 220
rr_arb_tree, "$fatal("Input must be at least one element wide.");"
  The first argument ""Input must be at least one element wide."" used in 
  '$fatal' is not valid. Only integer values 0,1 and 2 are allowed. 
  Refer to SystemVerilog LRM (1800-2012), section 20.10.


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 195
  Continuous assignment width mismatch
  3 bits (lhs) versus 73 bits (rhs).
  Source info: assign 
  genblk1.index_nodes[genblk1.gen_levels[2].gen_level[3].idx0] = 
  DataType'('0);  


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 225
rr_arb_tree
  Disable iff is used in assertion 'genblk1.hot_one: assert property(@(posedge
  clk_i) $onehot0(gnt_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant signal must be hot1 or zero.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 229
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt0: assert property(@(posedge 
  clk_i) ((|gnt_o) |-> gnt_i)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Grant out implies grant in.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 233
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt1: assert property(@(posedge 
  clk_i) (req_o |-> (gnt_i |-> (|gnt_o)))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out and grant in implies grant out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 237
rr_arb_tree
  Disable iff is used in assertion 'genblk1.gnt_idx: assert property(@(posedge
  clk_i) (req_o |-> (gnt_i |-> gnt_o[idx_o]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Idx_o / gnt_o do not match.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 241
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req0: assert property(@(posedge 
  clk_i) ((|req_i) |-> req_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req in implies req out.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 245
rr_arb_tree
  Disable iff is used in assertion 'genblk1.req1: assert property(@(posedge 
  clk_i) (req_o |-> (|req_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Req out implies req in.");
  end
  '


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv, 245
  Continuous assignment width mismatch
  64 bits (lhs) versus 65 bits (rhs).
  Source info: assign slice_regular_result = $signed({extension_bit_o, 
  slice_result});  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv, 245
  Continuous assignment width mismatch
  64 bits (lhs) versus 65 bits (rhs).
  Source info: assign slice_regular_result = $signed({extension_bit_o, 
  slice_result});  


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 299
fpnew_fma, "(exponent_difference <= (signed'((((-2) * PRECISION_BITS) - 1))))"
  A left 10-bit expression is compared to a right 32-bit expression.
  Comparing 'exponent_difference' of type logic signed [(EXP_WIDTH - 1):0]
  with '(signed'((((-2) * PRECISION_BITS) - 1)))' of type bit signed [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 300
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: addend_shamt = ((3 * PRECISION_BITS) + 4);
  Expression: addend_shamt


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 302
fpnew_fma, "(exponent_difference <= (signed'((PRECISION_BITS + 2))))"
  A left 10-bit expression is compared to a right 32-bit expression.
  Comparing 'exponent_difference' of type logic signed [(EXP_WIDTH - 1):0]
  with '(signed'((PRECISION_BITS + 2)))' of type bit signed [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 303
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: addend_shamt = (unsigned'((((signed'(PRECISION_BITS)) + 3) - 
  exponent_difference)));
  Expression: addend_shamt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 306
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: addend_shamt = 0;
  Expression: addend_shamt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 511
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: norm_shamt = ((PRECISION_BITS + 2) + leading_zero_count);
  Expression: norm_shamt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 512
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: normalized_exponent = ((exponent_product_q - 
  leading_zero_count_sgn) + 1);
  Expression: normalized_exponent


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 516
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: norm_shamt = (unsigned'((((signed'(PRECISION_BITS)) + 2) + 
  exponent_product_q)));
  Expression: norm_shamt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 517
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: normalized_exponent = 0;
  Expression: normalized_exponent


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 533
  Width mismatch between LHS and RHS is found in assignment:
  The following 77-bit wide expression is assigned to a 76-bit LHS target:
  Source info: {final_mantissa, sum_sticky_bits} = sum_shifted;
  Expression: {final_mantissa, sum_sticky_bits}


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 538
  Width mismatch between LHS and RHS is found in assignment:
  The following 77-bit wide expression is assigned to a 76-bit LHS target:
  Source info: {final_mantissa, sum_sticky_bits} = (sum_shifted >> 1);
  Expression: {final_mantissa, sum_sticky_bits}


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 539
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: final_exponent = (normalized_exponent + 1);
  Expression: final_exponent


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 545
  Width mismatch between LHS and RHS is found in assignment:
  The following 77-bit wide expression is assigned to a 76-bit LHS target:
  Source info: {final_mantissa, sum_sticky_bits} = (sum_shifted << 1);
  Expression: {final_mantissa, sum_sticky_bits}


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 546
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: final_exponent = (normalized_exponent - 1);
  Expression: final_exponent


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 284
  Continuous assignment width mismatch
  10 bits (lhs) versus 32 bits (rhs).
  Source info: assign exponent_product = ((info_a.is_zero || info_b.is_zero) ?
  (2 - (signed'(BIAS))) : (signed'(((((exponent_a + info_a.is_subnormal) + 
  exponent_b) + info_b. ...  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 369
  Continuous assignment width mismatch
  76 bits (lhs) versus 77 bits (rhs).
  Source info: assign sum = ((effective_subtraction && (~sum_carry)) ? 
  (-sum_raw) : sum_raw);  


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 573
fpnew_fma, "(final_exponent >= ((2 ** EXP_BITS) - 1))"
  A left 10-bit expression is compared to a right 32-bit expression.
  Comparing 'final_exponent' of type logic signed [(EXP_WIDTH - 1):0]
  with '((2 ** EXP_BITS) - 1)' of type bit signed [31:0].


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 578
  Continuous assignment width mismatch
  8 bits (lhs) versus 32 bits (rhs).
  Source info: assign pre_round_exponent = (of_before_round ? ((2 ** EXP_BITS)
  - 2) : (unsigned'(final_exponent[(EXP_BITS - 1):0])));  


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 299
fpnew_fma, "(exponent_difference <= (signed'((((-2) * PRECISION_BITS) - 1))))"
  A left 13-bit expression is compared to a right 32-bit expression.
  Comparing 'exponent_difference' of type logic signed [(EXP_WIDTH - 1):0]
  with '(signed'((((-2) * PRECISION_BITS) - 1)))' of type bit signed [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 300
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: addend_shamt = ((3 * PRECISION_BITS) + 4);
  Expression: addend_shamt


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 302
fpnew_fma, "(exponent_difference <= (signed'((PRECISION_BITS + 2))))"
  A left 13-bit expression is compared to a right 32-bit expression.
  Comparing 'exponent_difference' of type logic signed [(EXP_WIDTH - 1):0]
  with '(signed'((PRECISION_BITS + 2)))' of type bit signed [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 303
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: addend_shamt = (unsigned'((((signed'(PRECISION_BITS)) + 3) - 
  exponent_difference)));
  Expression: addend_shamt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 306
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: addend_shamt = 0;
  Expression: addend_shamt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 511
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: norm_shamt = ((PRECISION_BITS + 2) + leading_zero_count);
  Expression: norm_shamt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 512
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 13-bit LHS target:
  Source info: normalized_exponent = ((exponent_product_q - 
  leading_zero_count_sgn) + 1);
  Expression: normalized_exponent


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 516
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: norm_shamt = (unsigned'((((signed'(PRECISION_BITS)) + 2) + 
  exponent_product_q)));
  Expression: norm_shamt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 517
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 13-bit LHS target:
  Source info: normalized_exponent = 0;
  Expression: normalized_exponent


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 533
  Width mismatch between LHS and RHS is found in assignment:
  The following 164-bit wide expression is assigned to a 163-bit LHS target:
  Source info: {final_mantissa, sum_sticky_bits} = sum_shifted;
  Expression: {final_mantissa, sum_sticky_bits}


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 538
  Width mismatch between LHS and RHS is found in assignment:
  The following 164-bit wide expression is assigned to a 163-bit LHS target:
  Source info: {final_mantissa, sum_sticky_bits} = (sum_shifted >> 1);
  Expression: {final_mantissa, sum_sticky_bits}


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 539
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 13-bit LHS target:
  Source info: final_exponent = (normalized_exponent + 1);
  Expression: final_exponent


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 545
  Width mismatch between LHS and RHS is found in assignment:
  The following 164-bit wide expression is assigned to a 163-bit LHS target:
  Source info: {final_mantissa, sum_sticky_bits} = (sum_shifted << 1);
  Expression: {final_mantissa, sum_sticky_bits}


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 546
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 13-bit LHS target:
  Source info: final_exponent = (normalized_exponent - 1);
  Expression: final_exponent


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 284
  Continuous assignment width mismatch
  13 bits (lhs) versus 32 bits (rhs).
  Source info: assign exponent_product = ((info_a.is_zero || info_b.is_zero) ?
  (2 - (signed'(BIAS))) : (signed'(((((exponent_a + info_a.is_subnormal) + 
  exponent_b) + info_b. ...  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 369
  Continuous assignment width mismatch
  163 bits (lhs) versus 164 bits (rhs).
  Source info: assign sum = ((effective_subtraction && (~sum_carry)) ? 
  (-sum_raw) : sum_raw);  


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 573
fpnew_fma, "(final_exponent >= ((2 ** EXP_BITS) - 1))"
  A left 13-bit expression is compared to a right 32-bit expression.
  Comparing 'final_exponent' of type logic signed [(EXP_WIDTH - 1):0]
  with '((2 ** EXP_BITS) - 1)' of type bit signed [31:0].


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv, 578
  Continuous assignment width mismatch
  11 bits (lhs) versus 32 bits (rhs).
  Source info: assign pre_round_exponent = (of_before_round ? ((2 ** EXP_BITS)
  - 2) : (unsigned'(final_exponent[(EXP_BITS - 1):0])));  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv, 260
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 32-bit LHS target:
  Source info: cmp_result = ((operand_a_smaller | operands_equal) ^ 
  inp_pipe_op_mod_q[NUM_INP_REGS]);
  Expression: cmp_result


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv, 264
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 32-bit LHS target:
  Source info: cmp_result = ((operand_a_smaller & (~operands_equal)) ^ 
  inp_pipe_op_mod_q[NUM_INP_REGS]);
  Expression: cmp_result


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv, 267
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 32-bit LHS target:
  Source info: cmp_result = inp_pipe_op_mod_q[NUM_INP_REGS];
  Expression: cmp_result


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 32-bit LHS target:
  Source info: cmp_result = (operands_equal ^ 
  inp_pipe_op_mod_q[NUM_INP_REGS]);
  Expression: cmp_result


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 127
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: Format_sel_S <= 'b0;
  Expression: Format_sel_S


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 155
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: Precision_ctl_S <= 'b0;
  Expression: Precision_ctl_S


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 593
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: Crtl_cnt_S <= (Crtl_cnt_S + 1);
  Expression: Crtl_cnt_S


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1731
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 + 2) {1'b0}}, 
  Qcnt_three_1[4:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1734
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 + 1) {1'b0}}, 
  Qcnt_three_1[4:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1737
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{defs_div_sqrt_mvp::C_MANT_FP64 {1'b0}}, 
  Qcnt_three_1[4:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1744
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 1) {1'b0}}, 
  Qcnt_three_2[7:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1747
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 2) {1'b0}}, 
  Qcnt_three_2[7:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1750
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 3) {1'b0}}, 
  Qcnt_three_2[7:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1757
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 4) {1'b0}}, 
  Qcnt_three_3[10:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1760
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 5) {1'b0}}, 
  Qcnt_three_3[10:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1763
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 6) {1'b0}}, 
  Qcnt_three_3[10:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1770
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 7) {1'b0}}, 
  Qcnt_three_4[13:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1773
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 8) {1'b0}}, 
  Qcnt_three_4[13:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1776
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 9) {1'b0}}, 
  Qcnt_three_4[13:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1783
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 10) {1'b0}}, 
  Qcnt_three_5[16:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1786
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 11) {1'b0}}, 
  Qcnt_three_5[16:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1789
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 12) {1'b0}}, 
  Qcnt_three_5[16:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1796
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 13) {1'b0}}, 
  Qcnt_three_6[19:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1799
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 14) {1'b0}}, 
  Qcnt_three_6[19:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1802
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 15) {1'b0}}, 
  Qcnt_three_6[19:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1809
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 16) {1'b0}}, 
  Qcnt_three_7[22:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1812
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 17) {1'b0}}, 
  Qcnt_three_7[22:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1815
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 18) {1'b0}}, 
  Qcnt_three_7[22:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1822
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 19) {1'b0}}, 
  Qcnt_three_8[25:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1825
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 20) {1'b0}}, 
  Qcnt_three_8[25:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1828
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 21) {1'b0}}, 
  Qcnt_three_8[25:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1835
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 22) {1'b0}}, 
  Qcnt_three_9[28:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1838
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 23) {1'b0}}, 
  Qcnt_three_9[28:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1841
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 24) {1'b0}}, 
  Qcnt_three_9[28:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1848
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 25) {1'b0}}, 
  Qcnt_three_10[31:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1851
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 26) {1'b0}}, 
  Qcnt_three_10[31:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1854
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 27) {1'b0}}, 
  Qcnt_three_10[31:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1861
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 28) {1'b0}}, 
  Qcnt_three_11[34:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1864
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 29) {1'b0}}, 
  Qcnt_three_11[34:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1867
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 30) {1'b0}}, 
  Qcnt_three_11[34:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1874
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 31) {1'b0}}, 
  Qcnt_three_12[37:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1877
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 32) {1'b0}}, 
  Qcnt_three_12[37:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1880
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 33) {1'b0}}, 
  Qcnt_three_12[37:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1887
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 34) {1'b0}}, 
  Qcnt_three_13[40:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1890
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 35) {1'b0}}, 
  Qcnt_three_13[40:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1893
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 36) {1'b0}}, 
  Qcnt_three_13[40:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1900
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 37) {1'b0}}, 
  Qcnt_three_14[43:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1903
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 38) {1'b0}}, 
  Qcnt_three_14[43:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1906
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 39) {1'b0}}, 
  Qcnt_three_14[43:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1913
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 40) {1'b0}}, 
  Qcnt_three_15[46:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1916
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 41) {1'b0}}, 
  Qcnt_three_15[46:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1919
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 42) {1'b0}}, 
  Qcnt_three_15[46:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1926
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 43) {1'b0}}, 
  Qcnt_three_16[49:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1929
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 44) {1'b0}}, 
  Qcnt_three_16[49:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1932
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 45) {1'b0}}, 
  Qcnt_three_16[49:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1939
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 46) {1'b0}}, 
  Qcnt_three_17[52:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1942
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 47) {1'b0}}, 
  Qcnt_three_17[52:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1945
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 48) {1'b0}}, 
  Qcnt_three_17[52:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1952
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 49) {1'b0}}, 
  Qcnt_three_18[55:2]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1955
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 50) {1'b0}}, 
  Qcnt_three_18[55:1]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 1958
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 51) {1'b0}}, 
  Qcnt_three_18[55:0]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2009
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 + 1) {1'b0}}, 
  Qcnt_four_1[6:3]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2012
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{defs_div_sqrt_mvp::C_MANT_FP64 {1'b0}}, 
  Qcnt_four_1[6:2]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2015
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 1) {1'b0}}, 
  Qcnt_four_1[6:1]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2018
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt3 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 2) {1'b0}}, 
  Qcnt_four_1[6:0]};
  Expression: Q_sqrt3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2025
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 3) {1'b0}}, 
  Qcnt_four_2[10:3]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2028
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 4) {1'b0}}, 
  Qcnt_four_2[10:2]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2031
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 5) {1'b0}}, 
  Qcnt_four_2[10:1]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2034
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt3 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 6) {1'b0}}, 
  Qcnt_four_2[10:0]};
  Expression: Q_sqrt3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2041
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 7) {1'b0}}, 
  Qcnt_four_3[14:3]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2044
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 8) {1'b0}}, 
  Qcnt_four_3[14:2]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2047
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 9) {1'b0}}, 
  Qcnt_four_3[14:1]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2050
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt3 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 10) {1'b0}}, 
  Qcnt_four_3[14:0]};
  Expression: Q_sqrt3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2057
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 11) {1'b0}}, 
  Qcnt_four_4[18:3]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2060
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 12) {1'b0}}, 
  Qcnt_four_4[18:2]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2063
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 13) {1'b0}}, 
  Qcnt_four_4[18:1]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2066
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt3 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 14) {1'b0}}, 
  Qcnt_four_4[18:0]};
  Expression: Q_sqrt3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2073
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 15) {1'b0}}, 
  Qcnt_four_5[22:3]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2076
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 16) {1'b0}}, 
  Qcnt_four_5[22:2]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2079
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 17) {1'b0}}, 
  Qcnt_four_5[22:1]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2082
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt3 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 18) {1'b0}}, 
  Qcnt_four_5[22:0]};
  Expression: Q_sqrt3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2089
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 19) {1'b0}}, 
  Qcnt_four_6[26:3]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2092
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 20) {1'b0}}, 
  Qcnt_four_6[26:2]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2095
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 21) {1'b0}}, 
  Qcnt_four_6[26:1]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2098
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt3 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 22) {1'b0}}, 
  Qcnt_four_6[26:0]};
  Expression: Q_sqrt3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2105
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 23) {1'b0}}, 
  Qcnt_four_7[30:3]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2108
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 24) {1'b0}}, 
  Qcnt_four_7[30:2]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2111
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 25) {1'b0}}, 
  Qcnt_four_7[30:1]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2114
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt3 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 26) {1'b0}}, 
  Qcnt_four_7[30:0]};
  Expression: Q_sqrt3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2121
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 27) {1'b0}}, 
  Qcnt_four_8[34:3]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2124
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 28) {1'b0}}, 
  Qcnt_four_8[34:2]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2127
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 29) {1'b0}}, 
  Qcnt_four_8[34:1]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2130
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt3 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 30) {1'b0}}, 
  Qcnt_four_8[34:0]};
  Expression: Q_sqrt3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2137
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 31) {1'b0}}, 
  Qcnt_four_9[38:3]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2140
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 32) {1'b0}}, 
  Qcnt_four_9[38:2]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2143
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 33) {1'b0}}, 
  Qcnt_four_9[38:1]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2146
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt3 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 34) {1'b0}}, 
  Qcnt_four_9[38:0]};
  Expression: Q_sqrt3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2153
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 35) {1'b0}}, 
  Qcnt_four_10[42:3]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2156
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 36) {1'b0}}, 
  Qcnt_four_10[42:2]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2159
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 37) {1'b0}}, 
  Qcnt_four_10[42:1]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2162
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt3 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 38) {1'b0}}, 
  Qcnt_four_10[42:0]};
  Expression: Q_sqrt3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2169
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 39) {1'b0}}, 
  Qcnt_four_11[46:3]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2172
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 40) {1'b0}}, 
  Qcnt_four_11[46:2]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2175
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 41) {1'b0}}, 
  Qcnt_four_11[46:1]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2178
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt3 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 42) {1'b0}}, 
  Qcnt_four_11[46:0]};
  Expression: Q_sqrt3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2185
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 43) {1'b0}}, 
  Qcnt_four_12[50:3]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2188
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 44) {1'b0}}, 
  Qcnt_four_12[50:2]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2191
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 45) {1'b0}}, 
  Qcnt_four_12[50:1]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2194
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt3 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 46) {1'b0}}, 
  Qcnt_four_12[50:0]};
  Expression: Q_sqrt3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2201
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt0 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 47) {1'b0}}, 
  Qcnt_four_13[54:3]};
  Expression: Q_sqrt0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2204
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt1 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 48) {1'b0}}, 
  Qcnt_four_13[54:2]};
  Expression: Q_sqrt1


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2207
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt2 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 49) {1'b0}}, 
  Qcnt_four_13[54:1]};
  Expression: Q_sqrt2


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2210
  Width mismatch between LHS and RHS is found in assignment:
  The following 57-bit wide expression is assigned to a 58-bit LHS target:
  Source info: Q_sqrt3 = {{(defs_div_sqrt_mvp::C_MANT_FP64 - 50) {1'b0}}, 
  Qcnt_four_13[54:0]};
  Expression: Q_sqrt3


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 3368
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 32-bit LHS target:
  Source info: C_BIAS_AONE = defs_div_sqrt_mvp::C_BIAS_AONE_FP32;
  Expression: C_BIAS_AONE


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 3373
  Width mismatch between LHS and RHS is found in assignment:
  The following 11-bit wide expression is assigned to a 32-bit LHS target:
  Source info: C_BIAS_AONE = defs_div_sqrt_mvp::C_BIAS_AONE_FP64;
  Expression: C_BIAS_AONE


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 3378
  Width mismatch between LHS and RHS is found in assignment:
  The following 5-bit wide expression is assigned to a 32-bit LHS target:
  Source info: C_BIAS_AONE = defs_div_sqrt_mvp::C_BIAS_AONE_FP16;
  Expression: C_BIAS_AONE


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 3383
  Width mismatch between LHS and RHS is found in assignment:
  The following 8-bit wide expression is assigned to a 32-bit LHS target:
  Source info: C_BIAS_AONE = defs_div_sqrt_mvp::C_BIAS_AONE_FP16ALT;
  Expression: C_BIAS_AONE


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 2264
  Continuous assignment width mismatch
  1 bits (lhs) versus 32 bits (rhs).
  Source info: assign Sel_b_for_first_S = (Div_start_dly_S ? 1 : 
  Quotient_DP[0]);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 3393
  Continuous assignment width mismatch
  13 bits (lhs) versus 14 bits (rhs).
  Source info: assign Exp_add_a_D = {(Sqrt_start_dly_S ? 
  {Exp_num_DI[defs_div_sqrt_mvp::C_EXP_FP64], 
  Exp_num_DI[defs_div_sqrt_mvp::C_EXP_FP64], Exp_num_DI[defs_div_sqrt_mvp: ...
  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 3394
  Continuous assignment width mismatch
  13 bits (lhs) versus 14 bits (rhs).
  Source info: assign Exp_add_b_D = {(Sqrt_start_dly_S ? {1'b0, 
  {defs_div_sqrt_mvp::C_EXP_ZERO_FP64}, Exp_num_DI[0]} : 
  {(~Exp_den_DI[defs_div_sqrt_mvp::C_EXP_FP64]), (~Exp_d ...  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv, 3395
  Continuous assignment width mismatch
  13 bits (lhs) versus 32 bits (rhs).
  Source info: assign Exp_add_c_D = {(Div_start_dly_S ? {{C_BIAS_AONE}} : 
  {{C_HALF_BIAS}})};  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 421
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: denorm_shamt = (SUPER_MAN_BITS - 
  fpnew_pkg::man_bits(dst_fmt_q2));
  Expression: denorm_shamt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 426
  Width mismatch between LHS and RHS is found in assignment:
  The following 64-bit wide expression is assigned to a 129-bit LHS target:
  Source info: preshift_mant = (input_mant_q << (INT_MAN_WIDTH + 1));
  Expression: preshift_mant


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 431
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: denorm_shamt = (unsigned'(((MAX_INT_WIDTH - 1) - 
  input_exp_q)));
  Expression: denorm_shamt


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 433
fpnew_cast_multi, "(input_exp_q >= (signed'(((fpnew_pkg::int_width(int_fmt_q2) - 1) + op_mod_q2))))"
  A left 12-bit expression is compared to a right 32-bit expression.
  Comparing 'input_exp_q' of type logic signed [(INT_EXP_WIDTH - 1):0]
  with '(signed'(((fpnew_pkg::int_width(int_fmt_q2) - 1) + op_mod_q2)))' of 
  type logic signed [31:0].


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 437
fpnew_cast_multi, "(input_exp_q < (-1))"
  A left 12-bit expression is compared to a right 32-bit expression.
  Comparing 'input_exp_q' of type logic signed [(INT_EXP_WIDTH - 1):0]
  with '(-1)' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 438
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: denorm_shamt = (MAX_INT_WIDTH + 1);
  Expression: denorm_shamt


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 444
fpnew_cast_multi, "(destination_exp_q >= ((signed'((2 ** fpnew_pkg::exp_bits(dst_fmt_q2)))) - 1))"
  A left 12-bit expression is compared to a right 32-bit expression.
  Comparing 'destination_exp_q' of type logic signed [(INT_EXP_WIDTH - 1):0]
  with '((signed'((2 ** fpnew_pkg::exp_bits(dst_fmt_q2)))) - 1)' of type bit 
  signed [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 446
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: final_exp = (unsigned'(((2 ** fpnew_pkg::exp_bits(dst_fmt_q2)) 
  - 2)));
  Expression: final_exp


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 450
fpnew_cast_multi, "(destination_exp_q >= (-(signed'(fpnew_pkg::man_bits(dst_fmt_q2)))))"
  A left 12-bit expression is compared to a right 32-bit expression.
  Comparing 'destination_exp_q' of type logic signed [(INT_EXP_WIDTH - 1):0]
  with '(-(signed'(fpnew_pkg::man_bits(dst_fmt_q2))))' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 453
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: denorm_shamt = (unsigned'(((denorm_shamt + 1) - 
  destination_exp_q)));
  Expression: denorm_shamt


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 456
fpnew_cast_multi, "(destination_exp_q < (-(signed'(fpnew_pkg::man_bits(dst_fmt_q2)))))"
  A left 12-bit expression is compared to a right 32-bit expression.
  Comparing 'destination_exp_q' of type logic signed [(INT_EXP_WIDTH - 1):0]
  with '(-(signed'(fpnew_pkg::man_bits(dst_fmt_q2))))' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 458
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 7-bit LHS target:
  Source info: denorm_shamt = (unsigned'(((denorm_shamt + 2) + 
  fpnew_pkg::man_bits(dst_fmt_q2))));
  Expression: denorm_shamt


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 509
  Width mismatch between LHS and RHS is found in assignment:
  The following 31-bit wide expression is assigned to a 64-bit LHS target:
  Source info: fmt_pre_round_abs[0] = {final_exp[(gen_res_assemble[0].EXP_BITS
  - 1):0], final_mant[(gen_res_assemble[0].MAN_BITS - 1):0]};
  Expression: fmt_pre_round_abs[0]


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 509
  Width mismatch between LHS and RHS is found in assignment:
  The following 63-bit wide expression is assigned to a 64-bit LHS target:
  Source info: fmt_pre_round_abs[1] = {final_exp[(gen_res_assemble[1].EXP_BITS
  - 1):0], final_mant[(gen_res_assemble[1].MAN_BITS - 1):0]};
  Expression: fmt_pre_round_abs[1]


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 253
  Continuous assignment width mismatch
  12 bits (lhs) versus 32 bits (rhs).
  Source info: assign src_bias = (signed'(fpnew_pkg::bias(src_fmt_q)));  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 288
  Continuous assignment width mismatch
  12 bits (lhs) versus 32 bits (rhs).
  Source info: assign int_input_exp = (signed'(((INT_MAN_WIDTH - 1) - 
  renorm_shamt_sgn)));  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 295
  Continuous assignment width mismatch
  12 bits (lhs) versus 32 bits (rhs).
  Source info: assign destination_exp = (input_exp + 
  (signed'(fpnew_pkg::bias(dst_fmt_q))));  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 211
  Continuous assignment width mismatch
  12 bits (lhs) versus 32 bits (rhs).
  Source info: assign fmt_shift_compensation[0] = (signed'(((INT_MAN_WIDTH - 
  1) - fmt_init_inputs[0].MAN_BITS)));  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv, 211
  Continuous assignment width mismatch
  12 bits (lhs) versus 32 bits (rhs).
  Source info: assign fmt_shift_compensation[1] = (signed'(((INT_MAN_WIDTH - 
  1) - fmt_init_inputs[1].MAN_BITS)));  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 122
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: g_rptr <= 0;
  Expression: g_rptr


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: g_wptr <= 0;
  Expression: g_wptr


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 96
  Continuous assignment width mismatch
  5 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_wptr_next = (b_wptr + 1);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 97
  Continuous assignment width mismatch
  5 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_rptr_next = (b_rptr + 1);  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 122
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: g_rptr <= 0;
  Expression: g_rptr


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: g_wptr <= 0;
  Expression: g_wptr


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 96
  Continuous assignment width mismatch
  5 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_wptr_next = (b_wptr + 1);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 97
  Continuous assignment width mismatch
  5 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_rptr_next = (b_rptr + 1);  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 122
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: g_rptr <= 0;
  Expression: g_rptr


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: g_wptr <= 0;
  Expression: g_wptr


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 96
  Continuous assignment width mismatch
  9 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_wptr_next = (b_wptr + 1);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 97
  Continuous assignment width mismatch
  9 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_rptr_next = (b_rptr + 1);  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 122
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 11-bit LHS target:
  Source info: g_rptr <= 0;
  Expression: g_rptr


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 11-bit LHS target:
  Source info: g_wptr <= 0;
  Expression: g_wptr


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 96
  Continuous assignment width mismatch
  11 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_wptr_next = (b_wptr + 1);  


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/async_fifo.v, 97
  Continuous assignment width mismatch
  11 bits (lhs) versus 32 bits (rhs).
  Source info: assign b_rptr_next = (b_rptr + 1);  


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 82
sync_fifo, "(sync_buf_counter_f == MEMSIZE)"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'sync_buf_counter_f' of type reg [ASIZE:0]
  with 'MEMSIZE' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 89
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: sync_buf_counter_next = 0;
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 97
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: sync_buf_counter_next = (sync_buf_counter_f + 1);
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: sync_buf_counter_next = (sync_buf_counter_f - 1);
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 120
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_rd_ptr_next = 0;
  Expression: sync_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 124
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_rd_ptr_next = (sync_rd_ptr_f + 1);
  Expression: sync_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 141
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_wr_ptr_next = 0;
  Expression: sync_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 145
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_wr_ptr_next = (sync_wr_ptr_f + 1);
  Expression: sync_wr_ptr_next


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 82
sync_fifo, "(sync_buf_counter_f == MEMSIZE)"
  A left 6-bit expression is compared to a right 32-bit expression.
  Comparing 'sync_buf_counter_f' of type reg [ASIZE:0]
  with 'MEMSIZE' of type int.


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 89
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: sync_buf_counter_next = 0;
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 97
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: sync_buf_counter_next = (sync_buf_counter_f + 1);
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 6-bit LHS target:
  Source info: sync_buf_counter_next = (sync_buf_counter_f - 1);
  Expression: sync_buf_counter_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 120
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_rd_ptr_next = 0;
  Expression: sync_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 124
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_rd_ptr_next = (sync_rd_ptr_f + 1);
  Expression: sync_rd_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 141
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_wr_ptr_next = 0;
  Expression: sync_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/chip_bridge/rtl/sync_fifo.v, 145
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: sync_wr_ptr_next = (sync_wr_ptr_f + 1);
  Expression: sync_wr_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/valrdy_to_credit.v, 143
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: count_f <= BUFFER_SIZE;
  Expression: count_f


Lint-[CAWM-L] Width mismatch
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/common/rtl/valrdy_to_credit.v, 137
  Continuous assignment width mismatch
  1 bits (lhs) versus 32 bits (rhs).
  Source info: assign top_bits_zero_temp = ((count_temp < 3) ? 1 : 0);  


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 80
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: head_ptr_next = (head_ptr_f + 1);
  Expression: head_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: elements_in_array_next = (elements_in_array_f - 1);
  Expression: elements_in_array_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 86
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: tail_ptr_next = (tail_ptr_f + 1);
  Expression: tail_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 87
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: elements_in_array_next = (elements_in_array_f + 1);
  Expression: elements_in_array_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: head_ptr_next = (head_ptr_f + 1);
  Expression: head_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 93
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: tail_ptr_next = (tail_ptr_f + 1);
  Expression: tail_ptr_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 106
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: yummy_out_f <= 0;
  Expression: yummy_out_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 107
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: head_ptr_f <= 0;
  Expression: head_ptr_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 108
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: tail_ptr_f <= 0;
  Expression: tail_ptr_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v, 109
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: elements_in_array_f <= 0;
  Expression: elements_in_array_f


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 9-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 10-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 134
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: bist_index <= 0;
  Expression: bist_index


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 135
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: init_done <= 0;
  Expression: init_done


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/common/rtl/bram_1rw_wrapper.v, 146
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 12-bit LHS target:
  Source info: bist_index_next = (init_done ? bist_index : (bist_index + 1));
  Expression: bist_index_next


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 89
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_src_q <= 0;
  Expression: req_src_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 100
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ack_src_q <= 0;
  Expression: ack_src_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ack_q <= 0;
  Expression: ack_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 140
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: ack_dst_q <= 0;
  Expression: ack_dst_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 159
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_dst_q <= 0;
  Expression: req_dst_q


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 160
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_q0 <= 0;
  Expression: req_q0


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv, 161
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: req_q1 <= 0;
  Expression: req_q1


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 24
  Following is an unused input.
  Source info: testmode_i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 76
fifo_v3, "(write_pointer_q == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 2-bit expression is compared to a right 32-bit expression.
  Comparing 'write_pointer_q' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: write_pointer_n = (write_pointer_q + 1);
  Expression: write_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q + 1);
  Expression: status_cnt_n


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 87
fifo_v3, "(read_pointer_n == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 2-bit expression is compared to a right 32-bit expression.
  Comparing 'read_pointer_n' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: read_pointer_n = (read_pointer_q + 1);
  Expression: read_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 3-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q - 1);
  Expression: status_cnt_n


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3
  Disable iff is used in assertion 'full_write: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (full_o |-> (~push_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to push new data although the FIFO is full.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3
  Disable iff is used in assertion 'empty_read: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (empty_o |-> (~pop_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to pop data although the FIFO is empty.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 24
  Following is an unused input.
  Source info: testmode_i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 76
fifo_v3, "(write_pointer_q == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'write_pointer_q' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: write_pointer_n = (write_pointer_q + 1);
  Expression: write_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q + 1);
  Expression: status_cnt_n


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 87
fifo_v3, "(read_pointer_n == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'read_pointer_n' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: read_pointer_n = (read_pointer_q + 1);
  Expression: read_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q - 1);
  Expression: status_cnt_n


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3
  Disable iff is used in assertion 'full_write: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (full_o |-> (~push_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to push new data although the FIFO is full.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3
  Disable iff is used in assertion 'empty_read: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (empty_o |-> (~pop_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to pop data although the FIFO is empty.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 24
  Following is an unused input.
  Source info: testmode_i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 76
fifo_v3, "(write_pointer_q == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'write_pointer_q' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: write_pointer_n = (write_pointer_q + 1);
  Expression: write_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q + 1);
  Expression: status_cnt_n


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 87
fifo_v3, "(read_pointer_n == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'read_pointer_n' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: read_pointer_n = (read_pointer_q + 1);
  Expression: read_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q - 1);
  Expression: status_cnt_n


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3
  Disable iff is used in assertion 'full_write: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (full_o |-> (~push_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to push new data although the FIFO is full.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3
  Disable iff is used in assertion 'empty_read: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (empty_o |-> (~pop_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to pop data although the FIFO is empty.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 24
  Following is an unused input.
  Source info: testmode_i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 76
fifo_v3, "(write_pointer_q == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'write_pointer_q' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: write_pointer_n = (write_pointer_q + 1);
  Expression: write_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q + 1);
  Expression: status_cnt_n


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 87
fifo_v3, "(read_pointer_n == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'read_pointer_n' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: read_pointer_n = (read_pointer_q + 1);
  Expression: read_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q - 1);
  Expression: status_cnt_n


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3
  Disable iff is used in assertion 'full_write: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (full_o |-> (~push_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to push new data although the FIFO is full.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3
  Disable iff is used in assertion 'empty_read: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (empty_o |-> (~pop_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to pop data although the FIFO is empty.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 24
  Following is an unused input.
  Source info: testmode_i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 76
fifo_v3, "(write_pointer_q == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'write_pointer_q' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: write_pointer_n = (write_pointer_q + 1);
  Expression: write_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q + 1);
  Expression: status_cnt_n


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 87
fifo_v3, "(read_pointer_n == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'read_pointer_n' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: read_pointer_n = (read_pointer_q + 1);
  Expression: read_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q - 1);
  Expression: status_cnt_n


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3
  Disable iff is used in assertion 'full_write: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (full_o |-> (~push_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to push new data although the FIFO is full.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3
  Disable iff is used in assertion 'empty_read: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (empty_o |-> (~pop_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to pop data although the FIFO is empty.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 24
  Following is an unused input.
  Source info: testmode_i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 76
fifo_v3, "(write_pointer_q == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'write_pointer_q' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: write_pointer_n = (write_pointer_q + 1);
  Expression: write_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q + 1);
  Expression: status_cnt_n


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 87
fifo_v3, "(read_pointer_n == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'read_pointer_n' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: read_pointer_n = (read_pointer_q + 1);
  Expression: read_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q - 1);
  Expression: status_cnt_n


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3
  Disable iff is used in assertion 'full_write: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (full_o |-> (~push_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to push new data although the FIFO is full.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3
  Disable iff is used in assertion 'empty_read: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (empty_o |-> (~pop_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to pop data although the FIFO is empty.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 24
  Following is an unused input.
  Source info: testmode_i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 76
fifo_v3, "(write_pointer_q == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 4-bit expression is compared to a right 32-bit expression.
  Comparing 'write_pointer_q' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: write_pointer_n = (write_pointer_q + 1);
  Expression: write_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q + 1);
  Expression: status_cnt_n


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 87
fifo_v3, "(read_pointer_n == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 4-bit expression is compared to a right 32-bit expression.
  Comparing 'read_pointer_n' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 4-bit LHS target:
  Source info: read_pointer_n = (read_pointer_q + 1);
  Expression: read_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 5-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q - 1);
  Expression: status_cnt_n


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3
  Disable iff is used in assertion 'full_write: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (full_o |-> (~push_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to push new data although the FIFO is full.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3
  Disable iff is used in assertion 'empty_read: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (empty_o |-> (~pop_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to pop data although the FIFO is empty.");
  end
  '


Lint-[UI] Unused input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 24
  Following is an unused input.
  Source info: testmode_i


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 76
fifo_v3, "(write_pointer_q == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'write_pointer_q' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 79
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: write_pointer_n = (write_pointer_q + 1);
  Expression: write_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 81
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q + 1);
  Expression: status_cnt_n


Lint-[ULCO] Unequal length in comparison operator
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 87
fifo_v3, "(read_pointer_n == (FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1))"
  A left 1-bit expression is compared to a right 32-bit expression.
  Comparing 'read_pointer_n' of type logic [(ADDR_DEPTH - 1):0]
  with '(FIFO_DEPTH[(ADDR_DEPTH - 1):0] - 1)' of type bit [31:0].


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 90
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: read_pointer_n = (read_pointer_q + 1);
  Expression: read_pointer_n


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 92
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: status_cnt_n = (status_cnt_q - 1);
  Expression: status_cnt_n


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 143
fifo_v3
  Disable iff is used in assertion 'full_write: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (full_o |-> (~push_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to push new data although the FIFO is full.");
  end
  '


Lint-[SVA-DIU] Disable iff used
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 147
fifo_v3
  Disable iff is used in assertion 'empty_read: assert property(@(posedge 
  clk_i) disable iff ((~rst_ni)) (empty_o |-> (~pop_i))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Trying to pop data although the FIFO is empty.");
  end
  '


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv, 260
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: cmp_result = ((operand_a_smaller | operands_equal) ^ 
  inp_pipe_op_mod_q[NUM_INP_REGS]);
  Expression: cmp_result


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv, 264
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: cmp_result = ((operand_a_smaller & (~operands_equal)) ^ 
  inp_pipe_op_mod_q[NUM_INP_REGS]);
  Expression: cmp_result


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv, 267
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: cmp_result = inp_pipe_op_mod_q[NUM_INP_REGS];
  Expression: cmp_result


Lint-[WMIA-L] Width mismatch in assignment
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv, 268
  Width mismatch between LHS and RHS is found in assignment:
  The following 1-bit wide expression is assigned to a 64-bit LHS target:
  Source info: cmp_result = (operands_equal ^ 
  inp_pipe_op_mod_q[NUM_INP_REGS]);
  Expression: cmp_result


Lint-[PORTFRC] Module port is forced
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/fake_pll.v, 33
fake_pll, "clk_locked"
  Port (clk_locked) of module (fake_pll) is forced. Please refer to following 
  verilog source.
  "/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/fake_pll.v", 
  51: force clk_locked = 1'b0;


Lint-[PORTFRC] Module port is forced
/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/fake_pll.v, 33
fake_pll, "clk_locked"
  Port (clk_locked) of module (fake_pll) is forced. Please refer to following 
  verilog source.
  "/home/yc0769/ece475/proj/openpiton/piton/verif/env/manycore/fake_pll.v", 
  55: force clk_locked = 1'b1;


Lint-[SVA-UA] Unnamed Assertion
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 1982
uvm_pkg
  Unnamed Assertion found in design
  \assert($cast(seq, o));


Lint-[SVA-UA] Unnamed Assertion
/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.1/reg/uvm_reg_map.svh, 2022
uvm_pkg
  Unnamed Assertion found in design
  \assert($cast(seq, o));


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv, 84
ariane_pkg
  Unnamed Assertion found in design
  \assert((Cfg.RASDepth > 0));


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv, 85
ariane_pkg
  Unnamed Assertion found in design
  \assert(((2 ** $clog2(Cfg.BTBEntries)) == Cfg.BTBEntries));


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv, 86
ariane_pkg
  Unnamed Assertion found in design
  \assert(((2 ** $clog2(Cfg.BHTEntries)) == Cfg.BHTEntries));


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv, 87
ariane_pkg
  Unnamed Assertion found in design
  \assert((Cfg.NrNonIdempotentRules <= NrMaxRules));


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv, 88
ariane_pkg
  Unnamed Assertion found in design
  \assert((Cfg.NrExecuteRegionRules <= NrMaxRules));


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/include/ariane_pkg.sv, 89
ariane_pkg
  Unnamed Assertion found in design
  \assert((Cfg.NrCachedRegionRules <= NrMaxRules));


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lfsr_8bit.sv, 64
lfsr_8bit
  Unnamed Assertion found in design
  \assert((WIDTH <= 8)) else $fatal(1, "WIDTH needs to be less than 8 because 
  of the 8-bit LFSR");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/exp_backoff.sv, 84
exp_backoff
  Unnamed Assertion found in design
  \assert((MaxExp > 0)) else $fatal(1, "MaxExp must be greater than 0");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/exp_backoff.sv, 86
exp_backoff
  Unnamed Assertion found in design
  \assert((MaxExp <= 16)) else $fatal(1, "MaxExp cannot be greater than 16");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/exp_backoff.sv, 88
exp_backoff
  Unnamed Assertion found in design
  \assert((Seed > 0)) else $fatal(1, "Zero seed is not allowed for LFSR");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/csr_regfile.sv, 1078
csr_regfile
  Unnamed Assertion found in design
  \unnamed$$_6: assert property(@(posedge clk_i) (!(eret_o && ex_i.valid))) 
  else begin
  $$sva_internal_error(3, 3);
  begin
  $error("eret and exception should never be valid at the same time");
  $stop();
  end
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv, 224
tlb
  Unnamed Assertion found in design
  \assert((((TLB_ENTRIES % 2) == 0) && (TLB_ENTRIES > 1))) else begin
  $error("TLB size must be a multiple of 2 and greater than 1");
  $stop();
  end


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv, 226
tlb
  Unnamed Assertion found in design
  \assert((ASID_WIDTH >= 1)) else begin
  $error("ASID width must be at least 1");
  $stop();
  end


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv, 239
tlb
  Unnamed Assertion found in design
  \unnamed$$_4: assert property(@(posedge clk_i) (countSetBits(lu_hit) <= 1)) 
  else begin
  $$sva_internal_error(3, 3);
  begin
  $error("More then one hit in TLB!");
  $stop();
  end
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/tlb.sv, 241
tlb
  Unnamed Assertion found in design
  \unnamed$$_6: assert property(@(posedge clk_i) (countSetBits(replace_en) <= 
  1)) else begin
  $$sva_internal_error(3, 3);
  begin
  $error("More then one TLB entry selected for next replace!");
  $stop();
  end
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv, 267
wt_dcache_ctrl
  Unnamed Assertion found in design
  \assert((ariane_pkg::DCACHE_INDEX_WIDTH <= 12)) else $fatal(1, "[l1 dcache 
  ctrl] cache index width can be maximum 12bit since VM uses 4kB pages");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/clint.sv, 185
clint
  Unnamed Assertion found in design
  \assert((AXI_DATA_WIDTH == 64)) else $fatal("Timer needs to interface with a
  64 bit bus, everything else is not supported");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv, 159
axi_lite_interface
  Unnamed Assertion found in design
  \unnamed$$_12: assert property(@(posedge clk_i) (axi_req_i.ar_valid |-> 
  (axi_req_i.ar.len == 8'b0))) else begin
  $$sva_internal_error(3, 3);
  begin
  $error("AXI Lite does not support bursts larger than 1 or byte length 
  unequal to the native bus size");
  $stop();
  end
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv, 162
axi_lite_interface
  Unnamed Assertion found in design
  \unnamed$$_14: assert property(@(posedge clk_i) (axi_req_i.aw_valid |-> 
  (axi_req_i.aw.len == 8'b0))) else begin
  $$sva_internal_error(3, 3);
  begin
  $error("AXI Lite does not support bursts larger than 1 or byte length 
  unequal to the native bus size");
  $stop();
  end
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_top.sv, 217
dm_top
  Unnamed Assertion found in design
  \assert(((BusWidth == 32) || (BusWidth == 64))) else $fatal(1, "DM needs a 
  bus width of either 32 or 64 bits");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/frontend/frontend.sv, 429
frontend
  Unnamed Assertion found in design
  \assert(((ariane_pkg::FETCH_WIDTH == 32) || (ariane_pkg::FETCH_WIDTH == 
  64))) else $fatal("[frontend] fetch width != not supported");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv, 49
lzc
  Unnamed Assertion found in design
  \assert((WIDTH > 0)) else $fatal(1, "input must be at least one bit wide");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv, 49
lzc
  Unnamed Assertion found in design
  \assert((WIDTH > 0)) else $fatal(1, "input must be at least one bit wide");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv, 49
lzc
  Unnamed Assertion found in design
  \assert((WIDTH > 0)) else $fatal(1, "input must be at least one bit wide");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv, 49
lzc
  Unnamed Assertion found in design
  \assert((WIDTH > 0)) else $fatal(1, "input must be at least one bit wide");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv, 49
lzc
  Unnamed Assertion found in design
  \assert((WIDTH > 0)) else $fatal(1, "input must be at least one bit wide");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 371
scoreboard
  Unnamed Assertion found in design
  \assert((NR_ENTRIES == (2 ** BITS_ENTRIES))) else $fatal("Scoreboard size 
  needs to be a power of two.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 375
scoreboard
  Unnamed Assertion found in design
  \unnamed$$_3: assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  (rd_clobber_gpr_o[0] == NONE)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "RD 0 should not bet set");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 379
scoreboard
  Unnamed Assertion found in design
  \unnamed$$_4: assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  (commit_ack_i[0] |-> commit_instr_o[0].valid)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Commit acknowledged but instruction is not valid");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 383
scoreboard
  Unnamed Assertion found in design
  \unnamed$$_5: assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  (commit_ack_i[1] |-> commit_instr_o[1].valid)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Commit acknowledged but instruction is not valid");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 388
scoreboard
  Unnamed Assertion found in design
  \unnamed$$_6: assert property(@(posedge clk_i) disable iff ((!rst_ni)) 
  (issue_ack_i |-> issue_instr_valid_o)) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Issue acknowledged but instruction is not valid");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[0].genblk1[0].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[0] && wt_valid_i[0]) && (0 != 0)) |-> 
  (trans_id_i[0] != trans_id_i[0]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[0].genblk1[1].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[0] && wt_valid_i[1]) && (0 != 1)) |-> 
  (trans_id_i[0] != trans_id_i[1]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[0].genblk1[2].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[0] && wt_valid_i[2]) && (0 != 2)) |-> 
  (trans_id_i[0] != trans_id_i[2]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[0].genblk1[3].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[0] && wt_valid_i[3]) && (0 != 3)) |-> 
  (trans_id_i[0] != trans_id_i[3]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[1].genblk1[0].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[1] && wt_valid_i[0]) && (1 != 0)) |-> 
  (trans_id_i[1] != trans_id_i[0]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[1].genblk1[1].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[1] && wt_valid_i[1]) && (1 != 1)) |-> 
  (trans_id_i[1] != trans_id_i[1]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[1].genblk1[2].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[1] && wt_valid_i[2]) && (1 != 2)) |-> 
  (trans_id_i[1] != trans_id_i[2]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[1].genblk1[3].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[1] && wt_valid_i[3]) && (1 != 3)) |-> 
  (trans_id_i[1] != trans_id_i[3]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[2].genblk1[0].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[2] && wt_valid_i[0]) && (2 != 0)) |-> 
  (trans_id_i[2] != trans_id_i[0]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[2].genblk1[1].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[2] && wt_valid_i[1]) && (2 != 1)) |-> 
  (trans_id_i[2] != trans_id_i[1]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[2].genblk1[2].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[2] && wt_valid_i[2]) && (2 != 2)) |-> 
  (trans_id_i[2] != trans_id_i[2]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[2].genblk1[3].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[2] && wt_valid_i[3]) && (2 != 3)) |-> 
  (trans_id_i[2] != trans_id_i[3]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[3].genblk1[0].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[3] && wt_valid_i[0]) && (3 != 0)) |-> 
  (trans_id_i[3] != trans_id_i[0]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[3].genblk1[1].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[3] && wt_valid_i[1]) && (3 != 1)) |-> 
  (trans_id_i[3] != trans_id_i[1]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[3].genblk1[2].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[3] && wt_valid_i[2]) && (3 != 2)) |-> 
  (trans_id_i[3] != trans_id_i[2]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/scoreboard.sv, 396
scoreboard
  Unnamed Assertion found in design
  \genblk5[3].genblk1[3].unnamed$$_0: assert property(@(posedge clk_i) disable
  iff ((!rst_ni)) (((wt_valid_i[3] && wt_valid_i[3]) && (3 != 3)) |-> 
  (trans_id_i[3] != trans_id_i[3]))) else begin
  $$sva_internal_error(4, 3);
  $fatal(1, "Two or more functional units are retiring instructions with the 
  same transaction id!");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/issue_read_operands.sv, 441
issue_read_operands
  Unnamed Assertion found in design
  \unnamed$$_10: assert property(@(posedge clk_i) (branch_valid_q |-> 
  ((!$isunknown(operand_a_q)) && (!$isunknown(operand_b_q))))) else begin
  $$sva_internal_error(2, 3);
  $warning("Got unknown value in one of the operands");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_icache.sv, 555
wt_icache
  Unnamed Assertion found in design
  \assert((ariane_pkg::ICACHE_INDEX_WIDTH <= 12)) else $fatal(1, "[l1 icache] 
  cache index width can be maximum 12bit since VM uses 4kB pages");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache.sv, 320
wt_dcache
  Unnamed Assertion found in design
  \assert((ariane_pkg::DCACHE_INDEX_WIDTH <= 12)) else $fatal(1, "[l1 dcache] 
  cache index width can be maximum 12bit since VM uses 4kB pages");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv, 555
wt_dcache_missunit
  Unnamed Assertion found in design
  \assert((NumPorts >= 2)) else $fatal(1, "[l1 dcache missunit] at least two 
  ports are required (one read port, one write port)");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 377
wt_l15_adapter
  Unnamed Assertion found in design
  \assert((wt_cache_pkg::L15_SET_ASSOC >= ariane_pkg::ICACHE_SET_ASSOC)) else 
  $fatal(1, "[l15_adapter] number of icache ways must be smaller or equal the 
  number of L15 ways");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 380
wt_l15_adapter
  Unnamed Assertion found in design
  \assert((wt_cache_pkg::L15_SET_ASSOC >= ariane_pkg::DCACHE_SET_ASSOC)) else 
  $fatal(1, "[l15_adapter] number of dcache ways must be smaller or equal the 
  number of L15 ways");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv, 383
wt_l15_adapter
  Unnamed Assertion found in design
  \assert(((16 >= ariane_pkg::DCACHE_INDEX_WIDTH) && (16 >= 
  ariane_pkg::ICACHE_INDEX_WIDTH))) else $fatal(1, "[l15_adapter] maximum 
  number of index bits supported by L1.5 is 16");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv, 73
fifo_v2
  Unnamed Assertion found in design
  \assert((ALM_FULL_TH <= DEPTH)) else $error("ALM_FULL_TH can't be larger 
  than the DEPTH.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv, 74
fifo_v2
  Unnamed Assertion found in design
  \assert((ALM_EMPTY_TH <= DEPTH)) else $error("ALM_EMPTY_TH can't be larger 
  than the DEPTH.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 140
fifo_v3
  Unnamed Assertion found in design
  \assert((DEPTH > 0)) else $error("DEPTH must be greater than 0.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 219
rr_arb_tree
  Unnamed Assertion found in design
  \assert(NumIn) else $fatal("Input must be at least one element wide.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 221
rr_arb_tree
  Unnamed Assertion found in design
  \assert((!(LockIn && ExtPrio))) else $fatal(1, "Cannot use LockIn feature 
  together with external ExtPrio.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 219
rr_arb_tree
  Unnamed Assertion found in design
  \assert(NumIn) else $fatal("Input must be at least one element wide.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 221
rr_arb_tree
  Unnamed Assertion found in design
  \assert((!(LockIn && ExtPrio))) else $fatal(1, "Cannot use LockIn feature 
  together with external ExtPrio.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 219
rr_arb_tree
  Unnamed Assertion found in design
  \assert(NumIn) else $fatal("Input must be at least one element wide.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 221
rr_arb_tree
  Unnamed Assertion found in design
  \assert((!(LockIn && ExtPrio))) else $fatal(1, "Cannot use LockIn feature 
  together with external ExtPrio.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 219
rr_arb_tree
  Unnamed Assertion found in design
  \assert(NumIn) else $fatal("Input must be at least one element wide.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 221
rr_arb_tree
  Unnamed Assertion found in design
  \assert((!(LockIn && ExtPrio))) else $fatal(1, "Cannot use LockIn feature 
  together with external ExtPrio.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 219
rr_arb_tree
  Unnamed Assertion found in design
  \assert(NumIn) else $fatal("Input must be at least one element wide.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 221
rr_arb_tree
  Unnamed Assertion found in design
  \assert((!(LockIn && ExtPrio))) else $fatal(1, "Cannot use LockIn feature 
  together with external ExtPrio.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 219
rr_arb_tree
  Unnamed Assertion found in design
  \assert(NumIn) else $fatal("Input must be at least one element wide.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 221
rr_arb_tree
  Unnamed Assertion found in design
  \assert((!(LockIn && ExtPrio))) else $fatal(1, "Cannot use LockIn feature 
  together with external ExtPrio.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 219
rr_arb_tree
  Unnamed Assertion found in design
  \assert(NumIn) else $fatal("Input must be at least one element wide.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 221
rr_arb_tree
  Unnamed Assertion found in design
  \assert((!(LockIn && ExtPrio))) else $fatal(1, "Cannot use LockIn feature 
  together with external ExtPrio.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv, 165
SyncSpRamBeNx64
  Unnamed Assertion found in design
  \unnamed$$_6: assert property(@(posedge Clk_CI) ((longint'(2) ** 
  longint'(ADDR_WIDTH)) >= longint'(DATA_DEPTH))) else begin
  $$sva_internal_error(3, 3);
  $error("depth out of bounds");
  end
  


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 219
rr_arb_tree
  Unnamed Assertion found in design
  \assert(NumIn) else $fatal("Input must be at least one element wide.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 221
rr_arb_tree
  Unnamed Assertion found in design
  \assert((!(LockIn && ExtPrio))) else $fatal(1, "Cannot use LockIn feature 
  together with external ExtPrio.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 219
rr_arb_tree
  Unnamed Assertion found in design
  \assert(NumIn) else $fatal("Input must be at least one element wide.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 221
rr_arb_tree
  Unnamed Assertion found in design
  \assert((!(LockIn && ExtPrio))) else $fatal(1, "Cannot use LockIn feature 
  together with external ExtPrio.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 219
rr_arb_tree
  Unnamed Assertion found in design
  \assert(NumIn) else $fatal("Input must be at least one element wide.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 221
rr_arb_tree
  Unnamed Assertion found in design
  \assert((!(LockIn && ExtPrio))) else $fatal(1, "Cannot use LockIn feature 
  together with external ExtPrio.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 219
rr_arb_tree
  Unnamed Assertion found in design
  \assert(NumIn) else $fatal("Input must be at least one element wide.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 221
rr_arb_tree
  Unnamed Assertion found in design
  \assert((!(LockIn && ExtPrio))) else $fatal(1, "Cannot use LockIn feature 
  together with external ExtPrio.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 219
rr_arb_tree
  Unnamed Assertion found in design
  \assert(NumIn) else $fatal("Input must be at least one element wide.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv, 221
rr_arb_tree
  Unnamed Assertion found in design
  \assert((!(LockIn && ExtPrio))) else $fatal(1, "Cannot use LockIn feature 
  together with external ExtPrio.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv, 49
lzc
  Unnamed Assertion found in design
  \assert((WIDTH > 0)) else $fatal(1, "input must be at least one bit wide");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv, 49
lzc
  Unnamed Assertion found in design
  \assert((WIDTH > 0)) else $fatal(1, "input must be at least one bit wide");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv, 49
lzc
  Unnamed Assertion found in design
  \assert((WIDTH > 0)) else $fatal(1, "input must be at least one bit wide");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv, 73
fifo_v2
  Unnamed Assertion found in design
  \assert((ALM_FULL_TH <= DEPTH)) else $error("ALM_FULL_TH can't be larger 
  than the DEPTH.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv, 74
fifo_v2
  Unnamed Assertion found in design
  \assert((ALM_EMPTY_TH <= DEPTH)) else $error("ALM_EMPTY_TH can't be larger 
  than the DEPTH.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv, 73
fifo_v2
  Unnamed Assertion found in design
  \assert((ALM_FULL_TH <= DEPTH)) else $error("ALM_FULL_TH can't be larger 
  than the DEPTH.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv, 74
fifo_v2
  Unnamed Assertion found in design
  \assert((ALM_EMPTY_TH <= DEPTH)) else $error("ALM_EMPTY_TH can't be larger 
  than the DEPTH.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv, 73
fifo_v2
  Unnamed Assertion found in design
  \assert((ALM_FULL_TH <= DEPTH)) else $error("ALM_FULL_TH can't be larger 
  than the DEPTH.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv, 74
fifo_v2
  Unnamed Assertion found in design
  \assert((ALM_EMPTY_TH <= DEPTH)) else $error("ALM_EMPTY_TH can't be larger 
  than the DEPTH.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 140
fifo_v3
  Unnamed Assertion found in design
  \assert((DEPTH > 0)) else $error("DEPTH must be greater than 0.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 140
fifo_v3
  Unnamed Assertion found in design
  \assert((DEPTH > 0)) else $error("DEPTH must be greater than 0.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 140
fifo_v3
  Unnamed Assertion found in design
  \assert((DEPTH > 0)) else $error("DEPTH must be greater than 0.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 140
fifo_v3
  Unnamed Assertion found in design
  \assert((DEPTH > 0)) else $error("DEPTH must be greater than 0.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 140
fifo_v3
  Unnamed Assertion found in design
  \assert((DEPTH > 0)) else $error("DEPTH must be greater than 0.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 140
fifo_v3
  Unnamed Assertion found in design
  \assert((DEPTH > 0)) else $error("DEPTH must be greater than 0.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 140
fifo_v3
  Unnamed Assertion found in design
  \assert((DEPTH > 0)) else $error("DEPTH must be greater than 0.");


Lint-[SVA-UA] Unnamed Assertion
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv, 140
fifo_v3
  Unnamed Assertion found in design
  \assert((DEPTH > 0)) else $error("DEPTH must be greater than 0.");

Starting first transformation pass...

Lint-[PCTI-L] Ports coerced to input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv, 28
"slave"
  Port "slave" declared as inout in module "axi2mem" does not have any load in
  parent module or is connected to constant, it may need to be input. 
  Coercing to input.


Lint-[PCTI-L] Ports coerced to input
/home/yc0769/ece475/proj/openpiton/piton/design/chip/tile/ariane/src/util/instr_tracer.sv, 24
"tracer_if"
  Port "tracer_if" declared as inout in module "instr_tracer" does not have 
  any load in parent module or is connected to constant, it may need to be 
  input. 
  Coercing to input.

Starting second transformation pass...
Starting final transformation pass...
Starting vcs inline pass...
110 modules and 2 UDPs read.
Generating code for _VCSgd_hEeZs
recompiling package vcs_paramclassrepository
Generating code for _VCSgd_KyyjF
Generating code for _VCSgd_reYIK
Generating code for _VCSgd_zr7M1
recompiling package uvm_pkg
Generating code for _VCSgd_capjj
recompiling module io_xbar_input_control
Generating code for _VCSgd_ARRrn
recompiling module io_xbar_input_top_4
Generating code for _VCSgd_CgqZg
recompiling module io_xbar_output_control
Generating code for _VCSgd_Nv8yv
recompiling module io_xbar_space_avail_top
Generating code for _VCSgd_x4swd
recompiling module io_xbar_top
Generating code for _VCSgd_U7vst
recompiling module noc_axilite_bridge
Generating code for _VCSgd_qBDjt
Generating code for _VCSgd_PuyS1
recompiling module fake_mem_ctrl
Generating code for _VCSgd_RdFdZ
recompiling module manycore_network_mon
Generating code for _VCSgd_HFrA4
recompiling module fake_pll
Generating code for _VCSgd_TefzH
recompiling module cmp_top
Generating code for _VCSgd_tvw61
recompiling module fake_uart
Generating code for _VCSgd_gWQCM
recompiling module sync_fifo
Generating code for _VCSgd_V1n7W
Generating code for _VCSgd_e9eQd
recompiling module chip_bridge
Generating code for _VCSgd_nLsaS
recompiling module chipset
Generating code for _VCSgd_yVnyw
recompiling module packet_filter
Generating code for _VCSgd_wZt3g
Generating code for _VCSgd_nFMJP
Generating code for _VCSgd_imctp
recompiling module l2
Generating code for _VCSgd_FvFNC
recompiling module l2_data_wrap
Generating code for _VCSgd_LSdwh
recompiling module l2_data_pgen
Generating code for _VCSgd_ApNEx
recompiling module l2_data_ecc
Generating code for _VCSgd_gJxPc
recompiling module l2_dir_wrap
Generating code for _VCSgd_Lb4w5
recompiling module l2_mshr_wrap
Generating code for _VCSgd_fKM7p
recompiling module l2_pipe1_buf_in
Generating code for _VCSgd_LmGpw
recompiling module l2_pipe1_buf_out
Generating code for _VCSgd_aBrR8
recompiling module l2_pipe2
Generating code for _VCSgd_hDCkR
recompiling module l2_state_wrap
Generating code for _VCSgd_a8LM4
recompiling module l2_tag_wrap
Generating code for _VCSgd_Jv4Vy
recompiling module l2_smc_wrap
Generating code for _VCSgd_pkVs5
recompiling module l2_config_regs
Generating code for _VCSgd_uJCHU
recompiling module l2_priority_encoder_4
Generating code for _VCSgd_iInEd
recompiling module l2_broadcast_counter
Generating code for _VCSgd_kkVq2
recompiling module l2_broadcast_counter_wrap
Generating code for _VCSgd_ax2zf
recompiling module dynamic_input_control
Generating code for _VCSgd_Z4bbj
recompiling module dynamic_output_top
Generating code for _VCSgd_c3dtn
Generating code for _VCSgd_D69Ce
recompiling module network_input_blk_multi_out
Generating code for _VCSgd_xvqcV
Generating code for _VCSgd_BATuf
Generating code for _VCSgd_MD7yx
recompiling module space_avail_top
Generating code for _VCSgd_FL2Mm
recompiling module dynamic_node_top
Generating code for _VCSgd_xxfjs
recompiling module dmbr
Generating code for _VCSgd_nMvLr
recompiling module valrdy_to_credit
Generating code for _VCSgd_DGSHT
Generating code for _VCSgd_rk7T6
Generating code for _VCSgd_UwvW4
Generating code for _VCSgd_pELnn
Generating code for _VCSgd_LIp1G
recompiling module flat_id_to_xy
Generating code for _VCSgd_FtHG5
recompiling package riscv
Generating code for _VCSgd_PyuhB
recompiling package dm
Generating code for _VCSgd_eEMMZ
recompiling package ariane_pkg
Generating code for _VCSgd_TbDs2
recompiling module fifo_v3
Generating code for _VCSgd_REsWU
Generating code for _VCSgd_eBqfv
recompiling module lfsr_8bit
Generating code for _VCSgd_RJeFR
recompiling module lzc
Generating code for _VCSgd_qprAD
Generating code for _VCSgd_RGJ0R
Generating code for _VCSgd_hw2Bx
Generating code for _VCSgd_r0iRk
Generating code for _VCSgd_hHdfg
Generating code for _VCSgd_i3P6C
recompiling module rr_arb_tree
Generating code for _VCSgd_J8xZ0
Generating code for _VCSgd_JWH1j
Generating code for _VCSgd_GaK59
Generating code for _VCSgd_xK5Mz
Generating code for _VCSgd_QIUeU
Generating code for _VCSgd_iDeI6
Generating code for _VCSgd_ApW4G
Generating code for _VCSgd_MEhxt
recompiling package reg_intf
Generating code for _VCSgd_ZPW3s
recompiling package fpnew_pkg
Generating code for _VCSgd_BpRsb
50 of 110 modules done
recompiling package defs_div_sqrt_mvp
Generating code for _VCSgd_fEJa1
recompiling module norm_div_sqrt_mvp
Generating code for _VCSgd_PaMmr
recompiling module preprocess_mvp
Generating code for _VCSgd_Hsywc
recompiling module fpnew_opgroup_block
Generating code for _VCSgd_JsDcx
Generating code for _VCSgd_G9zMF
Generating code for _VCSgd_p9GxR
recompiling package axi_pkg
Generating code for _VCSgd_UAeym
recompiling package ariane_soc
Generating code for _VCSgd_QDbbt
recompiling package ariane_axi
Generating code for _VCSgd_NMZDt
recompiling package wt_cache_pkg
Generating code for _VCSgd_Y0jvi
recompiling module AXI_BUS
Generating code for _VCSgd_HEzqI
recompiling package instr_tracer_pkg
Generating code for _VCSgd_KLvSs
recompiling module instr_tracer_if
Generating code for _VCSgd_BRZ3S
recompiling module instr_tracer
Generating code for _VCSgd_GDkZ9
recompiling module sram
Generating code for _VCSgd_Tx3q2
Generating code for _VCSgd_qIjZ6
recompiling module SyncSpRamBeNx64
Generating code for _VCSgd_s9BI9
recompiling module axi2mem
Generating code for _VCSgd_Lvrb8
Generating code for _VCSgd_QgKkn
recompiling module alu
Generating code for _VCSgd_DRHwz
recompiling module fpu_wrap
Generating code for _VCSgd_AjFIE
recompiling module branch_unit
Generating code for _VCSgd_KBY0m
recompiling module controller
Generating code for _VCSgd_JuYaN
recompiling module csr_buffer
Generating code for _VCSgd_chDxC
recompiling module csr_regfile
Generating code for _VCSgd_myPmn
recompiling module frontend
Generating code for _VCSgd_PnDPB
recompiling module id_stage
Generating code for _VCSgd_fCh4F
recompiling module issue_stage
Generating code for _VCSgd_SRUFi
recompiling module mult
Generating code for _VCSgd_R97Yc
recompiling module perf_counters
Generating code for _VCSgd_Fa2KV
recompiling module tlb
Generating code for _VCSgd_NeunD
recompiling module commit_stage
Generating code for _VCSgd_ZfZku
recompiling module wt_dcache_ctrl
Generating code for _VCSgd_M68cj
recompiling module wt_icache
Generating code for _VCSgd_RbnFb
recompiling module wt_cache_subsystem
Generating code for _VCSgd_qW9kS
recompiling module clint
Generating code for _VCSgd_GGMtq
recompiling module dmi_jtag
Generating code for _VCSgd_kpuwf
recompiling module ariane_verilog_wrap
Generating code for _VCSgd_tViey
recompiling module plic_top
Generating code for _VCSgd_i4kJp
recompiling module rf_l15_lruarray
Generating code for _VCSgd_LMRs6
recompiling module rf_l15_mesi
Generating code for _VCSgd_rdsYM
recompiling module rf_l15_lrsc_flag
Generating code for _VCSgd_s7Izf
recompiling module rf_l15_wmt
Generating code for _VCSgd_RJRyY
recompiling module noc1encoder
Generating code for _VCSgd_z7yAY
recompiling module noc1buffer
Generating code for _VCSgd_uqwxB
recompiling module noc3encoder
Generating code for _VCSgd_tGENK
recompiling module noc2decoder
Generating code for _VCSgd_tcAR6
recompiling module simplenocbuffer
Generating code for _VCSgd_nbVet
recompiling module l15_priority_encoder_4
Generating code for _VCSgd_NEp9r
recompiling module rtap
Generating code for _VCSgd_gFt2b
recompiling module config_regs
Generating code for _VCSgd_QNtIG
recompiling module jtag
Generating code for _VCSgd_h4Pec
recompiling module async_fifo
Generating code for _VCSgd_G53b3
Generating code for _VCSgd_UYutH
Generating code for _VCSgd_vJ29q
Generating code for _VCSgd_Ms2Qs
Generating code for _VCSgd_wiVq1
recompiling module bram_1rw_wrapper
Generating code for _VCSgd_g7zYD
100 of 110 modules done
Generating code for _VCSgd_c3TGC
Generating code for _VCSgd_rF6Ju
recompiling module monitor
Generating code for _VCSgd_TB7Cw
recompiling module tso_mon
Generating code for _VCSgd_ztMtA
recompiling module ciop_fake_iob
Generating code for _VCSgd_BZrSJ
recompiling module cmp_l15_messages_mon
Generating code for _VCSgd_rB3QF
recompiling module jtag_mon
Generating code for _VCSgd_FnuYa
recompiling module l2_mon
Generating code for _VCSgd_gMUca
recompiling module iob_mon
Generating code for _VCSgd_YLsAR
recompiling module ucb_bus_in
Generating code for _VCSgd_iQjmf
recompiling module ucb_bus_out
Generating code for _VCSgd_vSiJu
recompiling module clk_gating_latch
All of 110 modules done
( cd csrc ; make -f Makefile SNPS_VCS_TMPDIR=/tmp/vcs_20220413185204_1043735 product \
)
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/home/yc0769/ece475/proj/openpiton/piton/tools/Linux/x86_64/lib \
-rdynamic -Wl,-E  -Wl,-rpath=/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib \
-L/usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib  /usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vpdlogstub.o \
uvm_dpi.o   objs/amcQw_d.o   _1044531_archive_1.so objs/udps/zTfCi.o objs/udps/c2JdT.o \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lnuma -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs -lm -lc -lsocket_pli \
-liob -lmem_pli    -lvcsnew -lsimprofile -luclinative /usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o \
_vcs_pli_stub_.o   /usr/licensed/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: 14.615 seconds to compile + .386 seconds to elab + .321 seconds to link
