{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 15:11:13 2022 " "Info: Processing started: Sun May 29 15:11:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Port_io -c Port_io --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Port_io -c Port_io --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 20 -1 0 } } { "f:/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "p_reg\[0\] abus_in\[7\] clk_in 5.372 ns register " "Info: tsu for register \"p_reg\[0\]\" (data pin = \"abus_in\[7\]\", clock pin = \"clk_in\") is 5.372 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.088 ns + Longest pin register " "Info: + Longest pin to register delay is 8.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus_in\[7\] 1 PIN PIN_A10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A10; Fanout = 1; PIN Node = 'abus_in\[7\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[7] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.267 ns) + CELL(0.385 ns) 6.502 ns Equal0~1 2 COMB LCCOMB_X16_Y34_N12 2 " "Info: 2: + IC(5.267 ns) + CELL(0.385 ns) = 6.502 ns; Loc. = LCCOMB_X16_Y34_N12; Fanout = 2; COMB Node = 'Equal0~1'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.652 ns" { abus_in[7] Equal0~1 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.437 ns) 7.206 ns process_0~0 3 COMB LCCOMB_X16_Y34_N30 8 " "Info: 3: + IC(0.267 ns) + CELL(0.437 ns) = 7.206 ns; Loc. = LCCOMB_X16_Y34_N30; Fanout = 8; COMB Node = 'process_0~0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { Equal0~1 process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.660 ns) 8.088 ns p_reg\[0\] 4 REG LCFF_X16_Y34_N25 2 " "Info: 4: + IC(0.222 ns) + CELL(0.660 ns) = 8.088 ns; Loc. = LCFF_X16_Y34_N25; Fanout = 2; REG Node = 'p_reg\[0\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { process_0~0 p_reg[0] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.332 ns ( 28.83 % ) " "Info: Total cell delay = 2.332 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.756 ns ( 71.17 % ) " "Info: Total interconnect delay = 5.756 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.088 ns" { abus_in[7] Equal0~1 process_0~0 p_reg[0] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.088 ns" { abus_in[7] {} abus_in[7]~combout {} Equal0~1 {} process_0~0 {} p_reg[0] {} } { 0.000ns 0.000ns 5.267ns 0.267ns 0.222ns } { 0.000ns 0.850ns 0.385ns 0.437ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns p_reg\[0\] 3 REG LCFF_X16_Y34_N25 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X16_Y34_N25; Fanout = 2; REG Node = 'p_reg\[0\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_in~clkctrl p_reg[0] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl p_reg[0] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} p_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.088 ns" { abus_in[7] Equal0~1 process_0~0 p_reg[0] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.088 ns" { abus_in[7] {} abus_in[7]~combout {} Equal0~1 {} process_0~0 {} p_reg[0] {} } { 0.000ns 0.000ns 5.267ns 0.267ns 0.222ns } { 0.000ns 0.850ns 0.385ns 0.437ns 0.660ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl p_reg[0] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} p_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dbus_out\[4\] p_reg\[4\] 7.664 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dbus_out\[4\]\" through register \"p_reg\[4\]\" is 7.664 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns p_reg\[4\] 3 REG LCFF_X16_Y34_N7 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X16_Y34_N7; Fanout = 2; REG Node = 'p_reg\[4\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_in~clkctrl p_reg[4] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl p_reg[4] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} p_reg[4] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.734 ns + Longest register pin " "Info: + Longest register to pin delay is 4.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p_reg\[4\] 1 REG LCFF_X16_Y34_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y34_N7; Fanout = 2; REG Node = 'p_reg\[4\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_reg[4] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.082 ns) + CELL(2.652 ns) 4.734 ns dbus_out\[4\] 2 PIN PIN_N9 0 " "Info: 2: + IC(2.082 ns) + CELL(2.652 ns) = 4.734 ns; Loc. = PIN_N9; Fanout = 0; PIN Node = 'dbus_out\[4\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.734 ns" { p_reg[4] dbus_out[4] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 56.02 % ) " "Info: Total cell delay = 2.652 ns ( 56.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.082 ns ( 43.98 % ) " "Info: Total interconnect delay = 2.082 ns ( 43.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.734 ns" { p_reg[4] dbus_out[4] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.734 ns" { p_reg[4] {} dbus_out[4] {} } { 0.000ns 2.082ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl p_reg[4] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} p_reg[4] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.734 ns" { p_reg[4] dbus_out[4] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.734 ns" { p_reg[4] {} dbus_out[4] {} } { 0.000ns 2.082ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[7\] dbus_out\[4\] 12.180 ns Longest " "Info: Longest tpd from source pin \"abus_in\[7\]\" to destination pin \"dbus_out\[4\]\" is 12.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus_in\[7\] 1 PIN PIN_A10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A10; Fanout = 1; PIN Node = 'abus_in\[7\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[7] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.267 ns) + CELL(0.385 ns) 6.502 ns Equal0~1 2 COMB LCCOMB_X16_Y34_N12 2 " "Info: 2: + IC(5.267 ns) + CELL(0.385 ns) = 6.502 ns; Loc. = LCCOMB_X16_Y34_N12; Fanout = 2; COMB Node = 'Equal0~1'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.652 ns" { abus_in[7] Equal0~1 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.436 ns) 7.206 ns process_1~0 3 COMB LCCOMB_X16_Y34_N22 8 " "Info: 3: + IC(0.268 ns) + CELL(0.436 ns) = 7.206 ns; Loc. = LCCOMB_X16_Y34_N22; Fanout = 8; COMB Node = 'process_1~0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { Equal0~1 process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.292 ns) + CELL(2.682 ns) 12.180 ns dbus_out\[4\] 4 PIN PIN_N9 0 " "Info: 4: + IC(2.292 ns) + CELL(2.682 ns) = 12.180 ns; Loc. = PIN_N9; Fanout = 0; PIN Node = 'dbus_out\[4\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.974 ns" { process_1~0 dbus_out[4] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.353 ns ( 35.74 % ) " "Info: Total cell delay = 4.353 ns ( 35.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.827 ns ( 64.26 % ) " "Info: Total interconnect delay = 7.827 ns ( 64.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.180 ns" { abus_in[7] Equal0~1 process_1~0 dbus_out[4] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.180 ns" { abus_in[7] {} abus_in[7]~combout {} Equal0~1 {} process_1~0 {} dbus_out[4] {} } { 0.000ns 0.000ns 5.267ns 0.268ns 2.292ns } { 0.000ns 0.850ns 0.385ns 0.436ns 2.682ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "p_reg\[0\] abus_in\[2\] clk_in -1.174 ns register " "Info: th for register \"p_reg\[0\]\" (data pin = \"abus_in\[2\]\", clock pin = \"clk_in\") is -1.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.680 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns p_reg\[0\] 3 REG LCFF_X16_Y34_N25 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X16_Y34_N25; Fanout = 2; REG Node = 'p_reg\[0\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_in~clkctrl p_reg[0] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl p_reg[0] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} p_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.120 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus_in\[2\] 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'abus_in\[2\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[2] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.150 ns) 2.565 ns Equal0~0 2 COMB LCCOMB_X16_Y34_N2 2 " "Info: 2: + IC(1.436 ns) + CELL(0.150 ns) = 2.565 ns; Loc. = LCCOMB_X16_Y34_N2; Fanout = 2; COMB Node = 'Equal0~0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { abus_in[2] Equal0~0 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 3.238 ns process_0~0 3 COMB LCCOMB_X16_Y34_N30 8 " "Info: 3: + IC(0.254 ns) + CELL(0.419 ns) = 3.238 ns; Loc. = LCCOMB_X16_Y34_N30; Fanout = 8; COMB Node = 'process_0~0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Equal0~0 process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.660 ns) 4.120 ns p_reg\[0\] 4 REG LCFF_X16_Y34_N25 2 " "Info: 4: + IC(0.222 ns) + CELL(0.660 ns) = 4.120 ns; Loc. = LCFF_X16_Y34_N25; Fanout = 2; REG Node = 'p_reg\[0\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { process_0~0 p_reg[0] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.208 ns ( 53.59 % ) " "Info: Total cell delay = 2.208 ns ( 53.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.912 ns ( 46.41 % ) " "Info: Total interconnect delay = 1.912 ns ( 46.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { abus_in[2] Equal0~0 process_0~0 p_reg[0] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.120 ns" { abus_in[2] {} abus_in[2]~combout {} Equal0~0 {} process_0~0 {} p_reg[0] {} } { 0.000ns 0.000ns 1.436ns 0.254ns 0.222ns } { 0.000ns 0.979ns 0.150ns 0.419ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl p_reg[0] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} p_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { abus_in[2] Equal0~0 process_0~0 p_reg[0] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.120 ns" { abus_in[2] {} abus_in[2]~combout {} Equal0~0 {} process_0~0 {} p_reg[0] {} } { 0.000ns 0.000ns 1.436ns 0.254ns 0.222ns } { 0.000ns 0.979ns 0.150ns 0.419ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 15:11:14 2022 " "Info: Processing ended: Sun May 29 15:11:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
