#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Sep 11 23:45:50 2023
# Process ID: 1468
# Current directory: C:/projects/alu2BitDecimal/alu2BitDecimal.runs/synth_1
# Command line: vivado.exe -log top_alu2BitDecimal.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_alu2BitDecimal.tcl
# Log file: C:/projects/alu2BitDecimal/alu2BitDecimal.runs/synth_1/top_alu2BitDecimal.vds
# Journal file: C:/projects/alu2BitDecimal/alu2BitDecimal.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_alu2BitDecimal.tcl -notrace
Command: synth_design -top top_alu2BitDecimal -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 309.410 ; gain = 78.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_alu2BitDecimal' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:249]
INFO: [Synth 8-638] synthesizing module 'alu2BitDecimal' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:211]
INFO: [Synth 8-638] synthesizing module 'clkDiv' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:4]
INFO: [Synth 8-256] done synthesizing module 'clkDiv' (1#1) [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:4]
INFO: [Synth 8-638] synthesizing module 'refCount' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:15]
INFO: [Synth 8-256] done synthesizing module 'refCount' (2#1) [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:15]
INFO: [Synth 8-638] synthesizing module 'swtichOption' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:24]
INFO: [Synth 8-226] default block is never used [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:29]
INFO: [Synth 8-256] done synthesizing module 'swtichOption' (3#1) [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:24]
INFO: [Synth 8-638] synthesizing module 'takingInput' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:39]
INFO: [Synth 8-256] done synthesizing module 'takingInput' (4#1) [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:39]
INFO: [Synth 8-638] synthesizing module 'processingUnit' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:86]
WARNING: [Synth 8-6014] Unused sequential element num1_reg was removed.  [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:97]
WARNING: [Synth 8-6014] Unused sequential element num2_reg was removed.  [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:98]
INFO: [Synth 8-256] done synthesizing module 'processingUnit' (5#1) [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:86]
INFO: [Synth 8-638] synthesizing module 'breaker' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:125]
WARNING: [Synth 8-6014] Unused sequential element temp0_reg was removed.  [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:133]
WARNING: [Synth 8-6014] Unused sequential element temp1_reg was removed.  [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:135]
INFO: [Synth 8-256] done synthesizing module 'breaker' (6#1) [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:125]
INFO: [Synth 8-638] synthesizing module 'segCntrl' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:151]
INFO: [Synth 8-256] done synthesizing module 'segCntrl' (7#1) [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:151]
INFO: [Synth 8-638] synthesizing module 'bcdToSeg' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:170]
INFO: [Synth 8-256] done synthesizing module 'bcdToSeg' (8#1) [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:170]
INFO: [Synth 8-638] synthesizing module 'anodeCntrl' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:191]
INFO: [Synth 8-226] default block is never used [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:196]
INFO: [Synth 8-256] done synthesizing module 'anodeCntrl' (9#1) [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:191]
INFO: [Synth 8-256] done synthesizing module 'alu2BitDecimal' (10#1) [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:211]
INFO: [Synth 8-256] done synthesizing module 'top_alu2BitDecimal' (11#1) [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:249]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 348.738 ; gain = 117.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 348.738 ; gain = 117.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/constrs_1/new/alu2BitDecimal.xdc]
WARNING: [Vivado 12-507] No nets matched 'num_IBUF'. [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/constrs_1/new/alu2BitDecimal.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/constrs_1/new/alu2BitDecimal.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/constrs_1/new/alu2BitDecimal.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/constrs_1/new/alu2BitDecimal.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_alu2BitDecimal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_alu2BitDecimal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 661.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:10]
INFO: [Synth 8-5546] ROM "divQ" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'num1Units_reg' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'num1Tens_reg' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'num2Units_reg' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'num2Tens_reg' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'outAddAndSubAndMul_reg' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'divQ_reg' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:113]
WARNING: [Synth 8-327] inferring latch for variable 'divR_reg' [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:114]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module refCount 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module swtichOption 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module takingInput 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module processingUnit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module anodeCntrl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "UUT/dut03/divQ" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element UUT/dut00/count_reg was removed.  [C:/projects/alu2BitDecimal/alu2BitDecimal.srcs/sources_1/new/alu2BitDecimal.v:10]
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[17]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[18]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[19]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[20]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[21]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[22]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[23]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[24]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[25]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[26]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[27]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[28]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[29]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[30]) is unused and will be removed from module top_alu2BitDecimal.
WARNING: [Synth 8-3332] Sequential element (UUT/dut00/count_reg[31]) is unused and will be removed from module top_alu2BitDecimal.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    55|
|3     |LUT1   |    35|
|4     |LUT2   |    58|
|5     |LUT3   |    83|
|6     |LUT4   |    41|
|7     |LUT5   |    50|
|8     |LUT6   |    97|
|9     |XORCY  |     1|
|10    |FDRE   |    21|
|11    |LD     |    44|
|12    |IBUF   |    13|
|13    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------------+------+
|      |Instance  |Module         |Cells |
+------+----------+---------------+------+
|1     |top       |               |   517|
|2     |  UUT     |alu2BitDecimal |   481|
|3     |    dut00 |clkDiv         |    60|
|4     |    dut01 |refCount       |    17|
|5     |    dut02 |takingInput    |   245|
|6     |    dut03 |processingUnit |   159|
+------+----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 661.719 ; gain = 430.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 661.719 ; gain = 117.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 661.719 ; gain = 430.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  LD => LDCE: 36 instances
  LD => LDCE (inverted pins: G): 8 instances

37 Infos, 29 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 661.719 ; gain = 438.473
INFO: [Common 17-1381] The checkpoint 'C:/projects/alu2BitDecimal/alu2BitDecimal.runs/synth_1/top_alu2BitDecimal.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 661.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 11 23:46:27 2023...
