# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_9.srcs/sources_1/new/clk_divider.vhd" \
"../../../../../Desktop/a/cpu.vhdl" \
"../../../../project_9.srcs/sources_1/new/cpu_top.vhd" \
"../../../../project_9.srcs/sources_1/new/disp4.vhd" \
"../../../../project_9.srcs/sources_1/new/procram.vhd" \
"../../../../../Desktop/a/cpu_tb.vhdl" \

# Do not sort compile order
nosort
