design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/jm/Documentos/UNIC-CASS-2024/uniccass_example/openlane/wb_RAxM,wb_RAxM,24_11_05_08_28,flow completed,0h15m55s0ms,0h14m8s0ms,104805.92596665738,0.10847563040000001,47162.66668499582,46.3,-1,838.22,4097,0,0,0,0,0,0,0,1,1,0,-1,-1,170412,41757,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,88459747.0,0.0,43.51,48.04,9.77,11.03,-1,6707,11444,602,5339,0,0,0,6410,86,160,255,475,1682,876,279,121,260,305,30,3411,1404,2423,3738,5116,16092,97843.84000000001,-1,-1,-1,0.00146,0.00157,2.83e-08,-1,-1,-1,3.16,25.0,40.0,25,1,45,153.18,153.6,0.3,1,16,0.55,1,sky130_fd_sc_hd,AREA 0
