# do /home/borg/.local/lib/python3.6/site-packages/vunit/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Desktop/Z01.1-macarrao/Projetos/C-LogicaCombinacional/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/Z01.1-macarrao/Projetos/C-LogicaCombinacional/vunit_out/test_output/lib.tb_or8way.all_7db2fcc4a54596dd4345e1e4eb3670ecf79e2819/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_or8way(tb) -L vunit_lib -L lib -g/tb_or8way/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/Z01.1-macarrao/Projetos/C-LogicaCombinacional/vunit_out/test_output/lib.tb_or8way.all_7db2fcc4a54596dd4345e1e4eb3670ecf79e2819/,tb path : /home/borg/Desktop/Z01.1-macarrao/Projetos/C-LogicaCombinacional/tests/tst/,use_color : true" 
# Start time: 09:10:59 on Aug 30,2019
# ** Warning: Design size of 21006 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break in Subprogram stop at /home/borg/.local/lib/python3.6/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
# Stopped at /home/borg/.local/lib/python3.6/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
# End time: 09:10:59 on Aug 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -modelsimini /home/borg/Desktop/Z01.1-macarrao/Projetos/C-LogicaCombinacional/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/Z01.1-macarrao/Projetos/C-LogicaCombinacional/vunit_out/test_output/lib.tb_mux4way16.all_db1759aed647a09d3ab18e63fb0bb636943a1df6/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_mux4way16(tb) -L vunit_lib -L lib -g/tb_mux4way16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/Z01.1-macarrao/Projetos/C-LogicaCombinacional/vunit_out/test_output/lib.tb_mux4way16.all_db1759aed647a09d3ab18e63fb0bb636943a1df6/,tb path : /home/borg/Desktop/Z01.1-macarrao/Projetos/C-LogicaCombinacional/tests/tst/,use_color : true" 
# Start time: 09:10:59 on Aug 30,2019
# ** Warning: Design size of 20853 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break in Subprogram stop at /home/borg/.local/lib/python3.6/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
# Stopped at /home/borg/.local/lib/python3.6/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
# End time: 09:10:59 on Aug 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
