# Reading pref.tcl
# do ADS_project_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {F:/intelFPGA_lite/ADS_project/ADS_project.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:40 on Jul 30,2021
# vcom -reportprogress 300 -93 -work work F:/intelFPGA_lite/ADS_project/ADS_project.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ADS_project
# -- Compiling architecture ADS of ADS_project
# End time: 15:13:41 on Jul 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/intelFPGA_lite/ADS_project/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:41 on Jul 30,2021
# vcom -reportprogress 300 -93 -work work F:/intelFPGA_lite/ADS_project/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter
# -- Compiling architecture SYN of counter
# End time: 15:13:41 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/intelFPGA_lite/ADS_project/FIFO.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:41 on Jul 30,2021
# vcom -reportprogress 300 -93 -work work F:/intelFPGA_lite/ADS_project/FIFO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIFO
# -- Compiling architecture circular_FIFO of FIFO
# End time: 15:13:41 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/intelFPGA_lite/ADS_project/seven_seg_display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:41 on Jul 30,2021
# vcom -reportprogress 300 -93 -work work F:/intelFPGA_lite/ADS_project/seven_seg_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_display
# -- Compiling architecture display of seven_seg_display
# End time: 15:13:41 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/intelFPGA_lite/ADS_project/seven_seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:41 on Jul 30,2021
# vcom -reportprogress 300 -93 -work work F:/intelFPGA_lite/ADS_project/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg
# -- Compiling architecture s_seg of seven_seg
# ** Error (suppressible): F:/intelFPGA_lite/ADS_project/seven_seg.vhd(12): (vcom-1339) Selected signal assignment choices cover only 16 out of 6561 cases.
# ** Note: F:/intelFPGA_lite/ADS_project/seven_seg.vhd(30): VHDL Compiler exiting
# End time: 15:13:41 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ADS_project_run_msim_rtl_vhdl.do line 12
# F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {F:/intelFPGA_lite/ADS_project/seven_seg.vhd}"
# reading F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project ADS_Project
