$date
	Sun Nov  3 21:02:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ring_counter_tb $end
$var wire 4 ! q [3:0] $end
$var parameter 32 " N $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var parameter 32 % N $end
$var reg 4 & q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 %
b100 "
$end
#0
$dumpvars
b1 &
1$
0#
b1 !
$end
#5000
b1000 !
b1000 &
0$
1#
#10000
0#
#15000
b100 !
b100 &
1#
#20000
0#
#25000
b10 !
b10 &
1#
#30000
0#
#35000
b1 !
b1 &
1#
#40000
0#
#45000
b1000 !
b1000 &
1#
#50000
0#
#55000
b100 !
b100 &
1#
#60000
0#
#65000
b10 !
b10 &
1#
#70000
0#
#75000
b1 !
b1 &
1#
#80000
0#
#85000
b1000 !
b1000 &
1#
