
Self_Drive_Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088ac  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c20  08008a50  08008a50  00009a50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b670  0800b670  0000d1dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b670  0800b670  0000c670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b678  0800b678  0000d1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b678  0800b678  0000c678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b67c  0800b67c  0000c67c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800b680  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f0  200001dc  0800b85c  0000d1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009cc  0800b85c  0000d9cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010dce  00000000  00000000  0000d20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027f5  00000000  00000000  0001dfda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b0  00000000  00000000  000207d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d08  00000000  00000000  00021880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000033b8  00000000  00000000  00022588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013333  00000000  00000000  00025940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000925da  00000000  00000000  00038c73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb24d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056bc  00000000  00000000  000cb290  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000d094c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008a34 	.word	0x08008a34

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08008a34 	.word	0x08008a34

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <SSD1306_WRITECOMMAND>:
/* SSD1306 data buffer */
static char SSD1306_Buffer[SSD1306_WIDTH * SSD1306_HEIGHT / 8];


void SSD1306_WRITECOMMAND(char command)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
	OLED_CommMode();
 8000eb2:	f000 faaf 	bl	8001414 <OLED_CommMode>
	OLED_Select();
 8000eb6:	f000 fa83 	bl	80013c0 <OLED_Select>
	OLED_SPI_Write(&command,1);
 8000eba:	1dfb      	adds	r3, r7, #7
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f000 fa48 	bl	8001354 <OLED_SPI_Write>
	OLED_Deselect();
 8000ec4:	f000 fa8a 	bl	80013dc <OLED_Deselect>
}
 8000ec8:	bf00      	nop
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <SSD1306_Write_Multi_Data>:
	OLED_SPI_Write(&command,1);
	OLED_Deselect();
}

void SSD1306_Write_Multi_Data(char * data, uint16_t length)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	460b      	mov	r3, r1
 8000eda:	807b      	strh	r3, [r7, #2]
	OLED_DataMode();
 8000edc:	f000 fa8c 	bl	80013f8 <OLED_DataMode>
	OLED_Select();
 8000ee0:	f000 fa6e 	bl	80013c0 <OLED_Select>
	OLED_SPI_Write((char*)data,length);
 8000ee4:	887b      	ldrh	r3, [r7, #2]
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	6878      	ldr	r0, [r7, #4]
 8000eea:	f000 fa33 	bl	8001354 <OLED_SPI_Write>
	OLED_Deselect();
 8000eee:	f000 fa75 	bl	80013dc <OLED_Deselect>

}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b086      	sub	sp, #24
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	60ba      	str	r2, [r7, #8]
 8000f02:	461a      	mov	r2, r3
 8000f04:	4603      	mov	r3, r0
 8000f06:	81fb      	strh	r3, [r7, #14]
 8000f08:	460b      	mov	r3, r1
 8000f0a:	81bb      	strh	r3, [r7, #12]
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8000f10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f14:	3307      	adds	r3, #7
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	da00      	bge.n	8000f1c <SSD1306_DrawBitmap+0x22>
 8000f1a:	3307      	adds	r3, #7
 8000f1c:	10db      	asrs	r3, r3, #3
 8000f1e:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 8000f20:	2300      	movs	r3, #0
 8000f22:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 8000f24:	2300      	movs	r3, #0
 8000f26:	82bb      	strh	r3, [r7, #20]
 8000f28:	e044      	b.n	8000fb4 <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	827b      	strh	r3, [r7, #18]
 8000f2e:	e02f      	b.n	8000f90 <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 8000f30:	8a7b      	ldrh	r3, [r7, #18]
 8000f32:	f003 0307 	and.w	r3, r3, #7
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d003      	beq.n	8000f42 <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 8000f3a:	7dfb      	ldrb	r3, [r7, #23]
 8000f3c:	005b      	lsls	r3, r3, #1
 8000f3e:	75fb      	strb	r3, [r7, #23]
 8000f40:	e012      	b.n	8000f68 <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8000f42:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000f46:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000f4a:	fb03 f202 	mul.w	r2, r3, r2
 8000f4e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	da00      	bge.n	8000f58 <SSD1306_DrawBitmap+0x5e>
 8000f56:	3307      	adds	r3, #7
 8000f58:	10db      	asrs	r3, r3, #3
 8000f5a:	b21b      	sxth	r3, r3
 8000f5c:	4413      	add	r3, r2
 8000f5e:	461a      	mov	r2, r3
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	4413      	add	r3, r2
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8000f68:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	da09      	bge.n	8000f84 <SSD1306_DrawBitmap+0x8a>
 8000f70:	89fa      	ldrh	r2, [r7, #14]
 8000f72:	8a7b      	ldrh	r3, [r7, #18]
 8000f74:	4413      	add	r3, r2
 8000f76:	b29b      	uxth	r3, r3
 8000f78:	89b9      	ldrh	r1, [r7, #12]
 8000f7a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000f7c:	b2d2      	uxtb	r2, r2
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f000 f8e2 	bl	8001148 <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 8000f84:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	b29b      	uxth	r3, r3
 8000f8e:	827b      	strh	r3, [r7, #18]
 8000f90:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000f94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	dbc9      	blt.n	8000f30 <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 8000f9c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000fa0:	b29b      	uxth	r3, r3
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	b29b      	uxth	r3, r3
 8000fa6:	82bb      	strh	r3, [r7, #20]
 8000fa8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	3301      	adds	r3, #1
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	81bb      	strh	r3, [r7, #12]
 8000fb4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000fb8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	dbb4      	blt.n	8000f2a <SSD1306_DrawBitmap+0x30>
        }
    }
}
 8000fc0:	bf00      	nop
 8000fc2:	bf00      	nop
 8000fc4:	3718      	adds	r7, #24
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
	...

08000fcc <SSD1306_Init>:




uint8_t SSD1306_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
	 OLED_SPI_Pins_Init();
 8000fd2:	f000 f923 	bl	800121c <OLED_SPI_Pins_Init>

	 OLED_SPI_Configure();
 8000fd6:	f000 f97d 	bl	80012d4 <OLED_SPI_Configure>
	/* A little delay */
	uint32_t p = 2500;
 8000fda:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8000fde:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000fe0:	e002      	b.n	8000fe8 <SSD1306_Init+0x1c>
		p--;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	3b01      	subs	r3, #1
 8000fe6:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d1f9      	bne.n	8000fe2 <SSD1306_Init+0x16>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000fee:	20ae      	movs	r0, #174	@ 0xae
 8000ff0:	f7ff ff5a 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000ff4:	2020      	movs	r0, #32
 8000ff6:	f7ff ff57 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000ffa:	2010      	movs	r0, #16
 8000ffc:	f7ff ff54 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001000:	20b0      	movs	r0, #176	@ 0xb0
 8001002:	f7ff ff51 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001006:	20c8      	movs	r0, #200	@ 0xc8
 8001008:	f7ff ff4e 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800100c:	2000      	movs	r0, #0
 800100e:	f7ff ff4b 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001012:	2010      	movs	r0, #16
 8001014:	f7ff ff48 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001018:	2040      	movs	r0, #64	@ 0x40
 800101a:	f7ff ff45 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800101e:	2081      	movs	r0, #129	@ 0x81
 8001020:	f7ff ff42 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xFF);
 8001024:	20ff      	movs	r0, #255	@ 0xff
 8001026:	f7ff ff3f 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800102a:	20a1      	movs	r0, #161	@ 0xa1
 800102c:	f7ff ff3c 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001030:	20a6      	movs	r0, #166	@ 0xa6
 8001032:	f7ff ff39 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001036:	20a8      	movs	r0, #168	@ 0xa8
 8001038:	f7ff ff36 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0x3F); //
 800103c:	203f      	movs	r0, #63	@ 0x3f
 800103e:	f7ff ff33 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001042:	20a4      	movs	r0, #164	@ 0xa4
 8001044:	f7ff ff30 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001048:	20d3      	movs	r0, #211	@ 0xd3
 800104a:	f7ff ff2d 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800104e:	2000      	movs	r0, #0
 8001050:	f7ff ff2a 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001054:	20d5      	movs	r0, #213	@ 0xd5
 8001056:	f7ff ff27 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800105a:	20f0      	movs	r0, #240	@ 0xf0
 800105c:	f7ff ff24 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001060:	20d9      	movs	r0, #217	@ 0xd9
 8001062:	f7ff ff21 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0x22); //
 8001066:	2022      	movs	r0, #34	@ 0x22
 8001068:	f7ff ff1e 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800106c:	20da      	movs	r0, #218	@ 0xda
 800106e:	f7ff ff1b 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0x12);
 8001072:	2012      	movs	r0, #18
 8001074:	f7ff ff18 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001078:	20db      	movs	r0, #219	@ 0xdb
 800107a:	f7ff ff15 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800107e:	2020      	movs	r0, #32
 8001080:	f7ff ff12 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001084:	208d      	movs	r0, #141	@ 0x8d
 8001086:	f7ff ff0f 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0x14); //
 800108a:	2014      	movs	r0, #20
 800108c:	f7ff ff0c 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001090:	20af      	movs	r0, #175	@ 0xaf
 8001092:	f7ff ff09 	bl	8000ea8 <SSD1306_WRITECOMMAND>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001096:	202e      	movs	r0, #46	@ 0x2e
 8001098:	f7ff ff06 	bl	8000ea8 <SSD1306_WRITECOMMAND>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800109c:	2000      	movs	r0, #0
 800109e:	f000 f83b 	bl	8001118 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80010a2:	f000 f811 	bl	80010c8 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80010a6:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <SSD1306_Init+0xf8>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80010ac:	4b05      	ldr	r3, [pc, #20]	@ (80010c4 <SSD1306_Init+0xf8>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80010b2:	4b04      	ldr	r3, [pc, #16]	@ (80010c4 <SSD1306_Init+0xf8>)
 80010b4:	2201      	movs	r2, #1
 80010b6:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80010b8:	2301      	movs	r3, #1
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	200005f8 	.word	0x200005f8

080010c8 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80010ce:	2300      	movs	r3, #0
 80010d0:	71fb      	strb	r3, [r7, #7]
 80010d2:	e016      	b.n	8001102 <SSD1306_UpdateScreen+0x3a>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	3b50      	subs	r3, #80	@ 0x50
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff fee4 	bl	8000ea8 <SSD1306_WRITECOMMAND>
		SSD1306_WRITECOMMAND(0x00);
 80010e0:	2000      	movs	r0, #0
 80010e2:	f7ff fee1 	bl	8000ea8 <SSD1306_WRITECOMMAND>
		SSD1306_WRITECOMMAND(0x10);
 80010e6:	2010      	movs	r0, #16
 80010e8:	f7ff fede 	bl	8000ea8 <SSD1306_WRITECOMMAND>
		
		/* Write multi data */

		SSD1306_Write_Multi_Data(&SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	01db      	lsls	r3, r3, #7
 80010f0:	4a08      	ldr	r2, [pc, #32]	@ (8001114 <SSD1306_UpdateScreen+0x4c>)
 80010f2:	4413      	add	r3, r2
 80010f4:	2180      	movs	r1, #128	@ 0x80
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff feea 	bl	8000ed0 <SSD1306_Write_Multi_Data>
	for (m = 0; m < 8; m++) {
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	3301      	adds	r3, #1
 8001100:	71fb      	strb	r3, [r7, #7]
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	2b07      	cmp	r3, #7
 8001106:	d9e5      	bls.n	80010d4 <SSD1306_UpdateScreen+0xc>
	}
}
 8001108:	bf00      	nop
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	200001f8 	.word	0x200001f8

08001118 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d101      	bne.n	800112c <SSD1306_Fill+0x14>
 8001128:	2300      	movs	r3, #0
 800112a:	e000      	b.n	800112e <SSD1306_Fill+0x16>
 800112c:	23ff      	movs	r3, #255	@ 0xff
 800112e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001132:	4619      	mov	r1, r3
 8001134:	4803      	ldr	r0, [pc, #12]	@ (8001144 <SSD1306_Fill+0x2c>)
 8001136:	f005 fddd 	bl	8006cf4 <memset>
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	200001f8 	.word	0x200001f8

08001148 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	4603      	mov	r3, r0
 8001150:	80fb      	strh	r3, [r7, #6]
 8001152:	460b      	mov	r3, r1
 8001154:	80bb      	strh	r3, [r7, #4]
 8001156:	4613      	mov	r3, r2
 8001158:	70fb      	strb	r3, [r7, #3]
	if (
 800115a:	88fb      	ldrh	r3, [r7, #6]
 800115c:	2b7f      	cmp	r3, #127	@ 0x7f
 800115e:	d848      	bhi.n	80011f2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001160:	88bb      	ldrh	r3, [r7, #4]
 8001162:	2b3f      	cmp	r3, #63	@ 0x3f
 8001164:	d845      	bhi.n	80011f2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001166:	4b26      	ldr	r3, [pc, #152]	@ (8001200 <SSD1306_DrawPixel+0xb8>)
 8001168:	791b      	ldrb	r3, [r3, #4]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d006      	beq.n	800117c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800116e:	78fb      	ldrb	r3, [r7, #3]
 8001170:	2b00      	cmp	r3, #0
 8001172:	bf0c      	ite	eq
 8001174:	2301      	moveq	r3, #1
 8001176:	2300      	movne	r3, #0
 8001178:	b2db      	uxtb	r3, r3
 800117a:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 800117c:	78fb      	ldrb	r3, [r7, #3]
 800117e:	2b01      	cmp	r3, #1
 8001180:	d11a      	bne.n	80011b8 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001182:	88fa      	ldrh	r2, [r7, #6]
 8001184:	88bb      	ldrh	r3, [r7, #4]
 8001186:	08db      	lsrs	r3, r3, #3
 8001188:	b298      	uxth	r0, r3
 800118a:	4603      	mov	r3, r0
 800118c:	01db      	lsls	r3, r3, #7
 800118e:	4413      	add	r3, r2
 8001190:	4a1c      	ldr	r2, [pc, #112]	@ (8001204 <SSD1306_DrawPixel+0xbc>)
 8001192:	5cd3      	ldrb	r3, [r2, r3]
 8001194:	b25a      	sxtb	r2, r3
 8001196:	88bb      	ldrh	r3, [r7, #4]
 8001198:	f003 0307 	and.w	r3, r3, #7
 800119c:	2101      	movs	r1, #1
 800119e:	fa01 f303 	lsl.w	r3, r1, r3
 80011a2:	b25b      	sxtb	r3, r3
 80011a4:	4313      	orrs	r3, r2
 80011a6:	b259      	sxtb	r1, r3
 80011a8:	88fa      	ldrh	r2, [r7, #6]
 80011aa:	4603      	mov	r3, r0
 80011ac:	01db      	lsls	r3, r3, #7
 80011ae:	4413      	add	r3, r2
 80011b0:	b2c9      	uxtb	r1, r1
 80011b2:	4a14      	ldr	r2, [pc, #80]	@ (8001204 <SSD1306_DrawPixel+0xbc>)
 80011b4:	54d1      	strb	r1, [r2, r3]
 80011b6:	e01d      	b.n	80011f4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80011b8:	88fa      	ldrh	r2, [r7, #6]
 80011ba:	88bb      	ldrh	r3, [r7, #4]
 80011bc:	08db      	lsrs	r3, r3, #3
 80011be:	b298      	uxth	r0, r3
 80011c0:	4603      	mov	r3, r0
 80011c2:	01db      	lsls	r3, r3, #7
 80011c4:	4413      	add	r3, r2
 80011c6:	4a0f      	ldr	r2, [pc, #60]	@ (8001204 <SSD1306_DrawPixel+0xbc>)
 80011c8:	5cd3      	ldrb	r3, [r2, r3]
 80011ca:	b25a      	sxtb	r2, r3
 80011cc:	88bb      	ldrh	r3, [r7, #4]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	2101      	movs	r1, #1
 80011d4:	fa01 f303 	lsl.w	r3, r1, r3
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	43db      	mvns	r3, r3
 80011dc:	b25b      	sxtb	r3, r3
 80011de:	4013      	ands	r3, r2
 80011e0:	b259      	sxtb	r1, r3
 80011e2:	88fa      	ldrh	r2, [r7, #6]
 80011e4:	4603      	mov	r3, r0
 80011e6:	01db      	lsls	r3, r3, #7
 80011e8:	4413      	add	r3, r2
 80011ea:	b2c9      	uxtb	r1, r1
 80011ec:	4a05      	ldr	r2, [pc, #20]	@ (8001204 <SSD1306_DrawPixel+0xbc>)
 80011ee:	54d1      	strb	r1, [r2, r3]
 80011f0:	e000      	b.n	80011f4 <SSD1306_DrawPixel+0xac>
		return;
 80011f2:	bf00      	nop
	}
}
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	200005f8 	.word	0x200005f8
 8001204:	200001f8 	.word	0x200001f8

08001208 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 800120c:	2000      	movs	r0, #0
 800120e:	f7ff ff83 	bl	8001118 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001212:	f7ff ff59 	bl	80010c8 <SSD1306_UpdateScreen>
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
	...

0800121c <OLED_SPI_Pins_Init>:

#include "stm32f4xx.h"


void OLED_SPI_Pins_Init()
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
    // Enable clock for GPIOB and GPIOC
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN;
 8001220:	4b29      	ldr	r3, [pc, #164]	@ (80012c8 <OLED_SPI_Pins_Init+0xac>)
 8001222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001224:	4a28      	ldr	r2, [pc, #160]	@ (80012c8 <OLED_SPI_Pins_Init+0xac>)
 8001226:	f043 0306 	orr.w	r3, r3, #6
 800122a:	6313      	str	r3, [r2, #48]	@ 0x30

    // Set PB13 to alternate function mode (SPI2_SCK)
    GPIOB->MODER |= GPIO_MODER_MODE13_1;
 800122c:	4b27      	ldr	r3, [pc, #156]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a26      	ldr	r2, [pc, #152]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 8001232:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001236:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~(GPIO_MODER_MODE13_0);
 8001238:	4b24      	ldr	r3, [pc, #144]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a23      	ldr	r2, [pc, #140]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 800123e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001242:	6013      	str	r3, [r2, #0]

    // Set PC3 to alternate function mode (SPI2_MOSI)
    GPIOC->MODER |= GPIO_MODER_MODE3_1;
 8001244:	4b22      	ldr	r3, [pc, #136]	@ (80012d0 <OLED_SPI_Pins_Init+0xb4>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a21      	ldr	r2, [pc, #132]	@ (80012d0 <OLED_SPI_Pins_Init+0xb4>)
 800124a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800124e:	6013      	str	r3, [r2, #0]
    GPIOC->MODER &= ~(GPIO_MODER_MODE3_0);
 8001250:	4b1f      	ldr	r3, [pc, #124]	@ (80012d0 <OLED_SPI_Pins_Init+0xb4>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a1e      	ldr	r2, [pc, #120]	@ (80012d0 <OLED_SPI_Pins_Init+0xb4>)
 8001256:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800125a:	6013      	str	r3, [r2, #0]

    // Set PC11 as output (RST)
    GPIOC->MODER |= GPIO_MODER_MODE11_0;
 800125c:	4b1c      	ldr	r3, [pc, #112]	@ (80012d0 <OLED_SPI_Pins_Init+0xb4>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a1b      	ldr	r2, [pc, #108]	@ (80012d0 <OLED_SPI_Pins_Init+0xb4>)
 8001262:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001266:	6013      	str	r3, [r2, #0]
    GPIOC->MODER &= ~(GPIO_MODER_MODE11_1);
 8001268:	4b19      	ldr	r3, [pc, #100]	@ (80012d0 <OLED_SPI_Pins_Init+0xb4>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a18      	ldr	r2, [pc, #96]	@ (80012d0 <OLED_SPI_Pins_Init+0xb4>)
 800126e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001272:	6013      	str	r3, [r2, #0]

    // Set PB9 as output (CS)
    GPIOB->MODER |= GPIO_MODER_MODE9_0;
 8001274:	4b15      	ldr	r3, [pc, #84]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a14      	ldr	r2, [pc, #80]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 800127a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800127e:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~(GPIO_MODER_MODE9_1);
 8001280:	4b12      	ldr	r3, [pc, #72]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a11      	ldr	r2, [pc, #68]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 8001286:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800128a:	6013      	str	r3, [r2, #0]

    // Set PB8 as output (DC)
    GPIOB->MODER |= GPIO_MODER_MODE8_0;
 800128c:	4b0f      	ldr	r3, [pc, #60]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a0e      	ldr	r2, [pc, #56]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 8001292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001296:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~(GPIO_MODER_MODE8_1);
 8001298:	4b0c      	ldr	r3, [pc, #48]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a0b      	ldr	r2, [pc, #44]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 800129e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80012a2:	6013      	str	r3, [r2, #0]

    // Select AF5 (SPI2) for PB13 and PC3
    GPIOB->AFR[1] |= (0x05 << 20); // PB13 AF5
 80012a4:	4b09      	ldr	r3, [pc, #36]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 80012a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012a8:	4a08      	ldr	r2, [pc, #32]	@ (80012cc <OLED_SPI_Pins_Init+0xb0>)
 80012aa:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 80012ae:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOC->AFR[0] |= (0x05 << 12); // PC3 AF5
 80012b0:	4b07      	ldr	r3, [pc, #28]	@ (80012d0 <OLED_SPI_Pins_Init+0xb4>)
 80012b2:	6a1b      	ldr	r3, [r3, #32]
 80012b4:	4a06      	ldr	r2, [pc, #24]	@ (80012d0 <OLED_SPI_Pins_Init+0xb4>)
 80012b6:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 80012ba:	6213      	str	r3, [r2, #32]
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	40023800 	.word	0x40023800
 80012cc:	40020400 	.word	0x40020400
 80012d0:	40020800 	.word	0x40020800

080012d4 <OLED_SPI_Configure>:

void OLED_SPI_Configure()
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
    // Enable clock access to SPI2 module
    RCC->APB1ENR |= RCC_APB1ENR_SPI2EN;
 80012d8:	4b1c      	ldr	r3, [pc, #112]	@ (800134c <OLED_SPI_Configure+0x78>)
 80012da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012dc:	4a1b      	ldr	r2, [pc, #108]	@ (800134c <OLED_SPI_Configure+0x78>)
 80012de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012e2:	6413      	str	r3, [r2, #64]	@ 0x40

    // Set clock to fPCLK/2
    SPI2->CR1 &= ~(SPI_CR1_BR);
 80012e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a19      	ldr	r2, [pc, #100]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 80012ea:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80012ee:	6013      	str	r3, [r2, #0]
    SPI2->CR1 |= (0 << 3); // BR[2:0] = 000 (fPCLK/2)
 80012f0:	4b17      	ldr	r3, [pc, #92]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 80012f2:	4a17      	ldr	r2, [pc, #92]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	6013      	str	r3, [r2, #0]

    // Enable full duplex
    SPI2->CR1 &= ~(SPI_CR1_RXONLY);
 80012f8:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a14      	ldr	r2, [pc, #80]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 80012fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001302:	6013      	str	r3, [r2, #0]

    // Set MSB first
    SPI2->CR1 &= ~(SPI_CR1_LSBFIRST);
 8001304:	4b12      	ldr	r3, [pc, #72]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a11      	ldr	r2, [pc, #68]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 800130a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800130e:	6013      	str	r3, [r2, #0]

    // Set mode to MASTER
    SPI2->CR1 |= (SPI_CR1_MSTR);
 8001310:	4b0f      	ldr	r3, [pc, #60]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a0e      	ldr	r2, [pc, #56]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 8001316:	f043 0304 	orr.w	r3, r3, #4
 800131a:	6013      	str	r3, [r2, #0]

    // Set 8-bit data mode
    SPI2->CR1 &= ~(SPI_CR1_DFF);
 800131c:	4b0c      	ldr	r3, [pc, #48]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a0b      	ldr	r2, [pc, #44]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 8001322:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001326:	6013      	str	r3, [r2, #0]

    // Select software slave management by setting SSM=1 and SSI=1
    SPI2->CR1 |= (SPI_CR1_SSM | SPI_CR1_SSI);
 8001328:	4b09      	ldr	r3, [pc, #36]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a08      	ldr	r2, [pc, #32]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 800132e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001332:	6013      	str	r3, [r2, #0]

    // Enable SPI module
    SPI2->CR1 |= (SPI_CR1_SPE);
 8001334:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a05      	ldr	r2, [pc, #20]	@ (8001350 <OLED_SPI_Configure+0x7c>)
 800133a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800133e:	6013      	str	r3, [r2, #0]
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40023800 	.word	0x40023800
 8001350:	40003800 	.word	0x40003800

08001354 <OLED_SPI_Write>:

void OLED_SPI_Write(char *data, uint32_t size)
{
 8001354:	b480      	push	{r7}
 8001356:	b085      	sub	sp, #20
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
    uint32_t i = 0;
 800135e:	2300      	movs	r3, #0
 8001360:	60fb      	str	r3, [r7, #12]

    while (i < size)
 8001362:	e00f      	b.n	8001384 <OLED_SPI_Write+0x30>
    {
        // Wait until TXE is set
        while (!(SPI2->SR & SPI_SR_TXE)) {}
 8001364:	bf00      	nop
 8001366:	4b15      	ldr	r3, [pc, #84]	@ (80013bc <OLED_SPI_Write+0x68>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	2b00      	cmp	r3, #0
 8001370:	d0f9      	beq.n	8001366 <OLED_SPI_Write+0x12>

        // Write the data to the data register
        SPI2->DR = (uint8_t)data[i];
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	4413      	add	r3, r2
 8001378:	781a      	ldrb	r2, [r3, #0]
 800137a:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <OLED_SPI_Write+0x68>)
 800137c:	60da      	str	r2, [r3, #12]
        i++;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	3301      	adds	r3, #1
 8001382:	60fb      	str	r3, [r7, #12]
    while (i < size)
 8001384:	68fa      	ldr	r2, [r7, #12]
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	429a      	cmp	r2, r3
 800138a:	d3eb      	bcc.n	8001364 <OLED_SPI_Write+0x10>
    }
    // Wait until TXE is set
    while (!(SPI2->SR & SPI_SR_TXE)) {}
 800138c:	bf00      	nop
 800138e:	4b0b      	ldr	r3, [pc, #44]	@ (80013bc <OLED_SPI_Write+0x68>)
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d0f9      	beq.n	800138e <OLED_SPI_Write+0x3a>

    // Wait for BUSY flag to reset
    while ((SPI2->SR & SPI_SR_BSY)) {}
 800139a:	bf00      	nop
 800139c:	4b07      	ldr	r3, [pc, #28]	@ (80013bc <OLED_SPI_Write+0x68>)
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d1f9      	bne.n	800139c <OLED_SPI_Write+0x48>

    // Clear OVR flag
    (void)SPI2->DR;
 80013a8:	4b04      	ldr	r3, [pc, #16]	@ (80013bc <OLED_SPI_Write+0x68>)
 80013aa:	68db      	ldr	r3, [r3, #12]
    (void)SPI2->SR;
 80013ac:	4b03      	ldr	r3, [pc, #12]	@ (80013bc <OLED_SPI_Write+0x68>)
 80013ae:	689b      	ldr	r3, [r3, #8]
}
 80013b0:	bf00      	nop
 80013b2:	3714      	adds	r7, #20
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr
 80013bc:	40003800 	.word	0x40003800

080013c0 <OLED_Select>:

void OLED_Select(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
    GPIOB->BSRR = GPIO_BSRR_BR9;
 80013c4:	4b04      	ldr	r3, [pc, #16]	@ (80013d8 <OLED_Select+0x18>)
 80013c6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80013ca:	619a      	str	r2, [r3, #24]
}
 80013cc:	bf00      	nop
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	40020400 	.word	0x40020400

080013dc <OLED_Deselect>:

// Pull high to disable
void OLED_Deselect(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
    GPIOB->BSRR = GPIO_BSRR_BS9;
 80013e0:	4b04      	ldr	r3, [pc, #16]	@ (80013f4 <OLED_Deselect+0x18>)
 80013e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013e6:	619a      	str	r2, [r3, #24]
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	40020400 	.word	0x40020400

080013f8 <OLED_DataMode>:

void OLED_DataMode()
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
    GPIOB->BSRR = GPIO_BSRR_BS8;
 80013fc:	4b04      	ldr	r3, [pc, #16]	@ (8001410 <OLED_DataMode+0x18>)
 80013fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001402:	619a      	str	r2, [r3, #24]
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	40020400 	.word	0x40020400

08001414 <OLED_CommMode>:

void OLED_CommMode()
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
    GPIOB->BSRR = GPIO_BSRR_BR8;
 8001418:	4b04      	ldr	r3, [pc, #16]	@ (800142c <OLED_CommMode+0x18>)
 800141a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800141e:	619a      	str	r2, [r3, #24]
}
 8001420:	bf00      	nop
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	40020400 	.word	0x40020400

08001430 <HAL_UART_RxCpltCallback>:
 int MaxSpeed = 10000;
 int TurnSpeed = 20000;
 unsigned int handle_flag = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 {
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
    if(huart == &huart1)  // BT input
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	4a9b      	ldr	r2, [pc, #620]	@ (80016a8 <HAL_UART_RxCpltCallback+0x278>)
 800143c:	4293      	cmp	r3, r2
 800143e:	f040 812e 	bne.w	800169e <HAL_UART_RxCpltCallback+0x26e>
    {
		if(strncmp(buf1,"A0",2) == 0)      //string , if you input "FAST" on phone (3 = 3 character)
 8001442:	2202      	movs	r2, #2
 8001444:	4999      	ldr	r1, [pc, #612]	@ (80016ac <HAL_UART_RxCpltCallback+0x27c>)
 8001446:	489a      	ldr	r0, [pc, #616]	@ (80016b0 <HAL_UART_RxCpltCallback+0x280>)
 8001448:	f005 fc5c 	bl	8006d04 <strncmp>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d112      	bne.n	8001478 <HAL_UART_RxCpltCallback+0x48>
		{
			handle_flag = 1;
 8001452:	4b98      	ldr	r3, [pc, #608]	@ (80016b4 <HAL_UART_RxCpltCallback+0x284>)
 8001454:	2201      	movs	r2, #1
 8001456:	601a      	str	r2, [r3, #0]
			htim1.Instance->CCR1 = 0;
 8001458:	4b97      	ldr	r3, [pc, #604]	@ (80016b8 <HAL_UART_RxCpltCallback+0x288>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	2200      	movs	r2, #0
 800145e:	635a      	str	r2, [r3, #52]	@ 0x34
			htim1.Instance->CCR4 = 0;
 8001460:	4b95      	ldr	r3, [pc, #596]	@ (80016b8 <HAL_UART_RxCpltCallback+0x288>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2200      	movs	r2, #0
 8001466:	641a      	str	r2, [r3, #64]	@ 0x40
			htim3.Instance->CCR1 = 0;
 8001468:	4b94      	ldr	r3, [pc, #592]	@ (80016bc <HAL_UART_RxCpltCallback+0x28c>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2200      	movs	r2, #0
 800146e:	635a      	str	r2, [r3, #52]	@ 0x34
			htim3.Instance->CCR3 = 0;
 8001470:	4b92      	ldr	r3, [pc, #584]	@ (80016bc <HAL_UART_RxCpltCallback+0x28c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2200      	movs	r2, #0
 8001476:	63da      	str	r2, [r3, #60]	@ 0x3c
		}
		if(strncmp(buf1,"P0",2) == 0)      //string , if you input "FAST" on phone (3 = 3 character)
 8001478:	2202      	movs	r2, #2
 800147a:	4991      	ldr	r1, [pc, #580]	@ (80016c0 <HAL_UART_RxCpltCallback+0x290>)
 800147c:	488c      	ldr	r0, [pc, #560]	@ (80016b0 <HAL_UART_RxCpltCallback+0x280>)
 800147e:	f005 fc41 	bl	8006d04 <strncmp>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d106      	bne.n	8001496 <HAL_UART_RxCpltCallback+0x66>
		{
			handle_flag = 0;
 8001488:	4b8a      	ldr	r3, [pc, #552]	@ (80016b4 <HAL_UART_RxCpltCallback+0x284>)
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
			MaxSpeed = 10000;
 800148e:	4b8d      	ldr	r3, [pc, #564]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 8001490:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001494:	601a      	str	r2, [r3, #0]
		}
		if(handle_flag == 1)
 8001496:	4b87      	ldr	r3, [pc, #540]	@ (80016b4 <HAL_UART_RxCpltCallback+0x284>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2b01      	cmp	r3, #1
 800149c:	f040 80c2 	bne.w	8001624 <HAL_UART_RxCpltCallback+0x1f4>
		{
			if(strncmp(buf1,"F0",2) == 0)      //string , if you input "FAST" on phone (3 = 3 character)
 80014a0:	2202      	movs	r2, #2
 80014a2:	4989      	ldr	r1, [pc, #548]	@ (80016c8 <HAL_UART_RxCpltCallback+0x298>)
 80014a4:	4882      	ldr	r0, [pc, #520]	@ (80016b0 <HAL_UART_RxCpltCallback+0x280>)
 80014a6:	f005 fc2d 	bl	8006d04 <strncmp>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d13e      	bne.n	800152e <HAL_UART_RxCpltCallback+0xfe>
					{
					  // forward
					  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, 0);
 80014b0:	2200      	movs	r2, #0
 80014b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014b6:	4885      	ldr	r0, [pc, #532]	@ (80016cc <HAL_UART_RxCpltCallback+0x29c>)
 80014b8:	f002 f954 	bl	8003764 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, 1);
 80014bc:	2201      	movs	r2, #1
 80014be:	2108      	movs	r1, #8
 80014c0:	4883      	ldr	r0, [pc, #524]	@ (80016d0 <HAL_UART_RxCpltCallback+0x2a0>)
 80014c2:	f002 f94f 	bl	8003764 <HAL_GPIO_WritePin>
					  //LEFT FRONT
					  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 0);
 80014c6:	2200      	movs	r2, #0
 80014c8:	2120      	movs	r1, #32
 80014ca:	4881      	ldr	r0, [pc, #516]	@ (80016d0 <HAL_UART_RxCpltCallback+0x2a0>)
 80014cc:	f002 f94a 	bl	8003764 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 1);
 80014d0:	2201      	movs	r2, #1
 80014d2:	2110      	movs	r1, #16
 80014d4:	487e      	ldr	r0, [pc, #504]	@ (80016d0 <HAL_UART_RxCpltCallback+0x2a0>)
 80014d6:	f002 f945 	bl	8003764 <HAL_GPIO_WritePin>
					  //LEFT BACK
					  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 0);
 80014da:	2200      	movs	r2, #0
 80014dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014e0:	487b      	ldr	r0, [pc, #492]	@ (80016d0 <HAL_UART_RxCpltCallback+0x2a0>)
 80014e2:	f002 f93f 	bl	8003764 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, 1);
 80014e6:	2201      	movs	r2, #1
 80014e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014ec:	4877      	ldr	r0, [pc, #476]	@ (80016cc <HAL_UART_RxCpltCallback+0x29c>)
 80014ee:	f002 f939 	bl	8003764 <HAL_GPIO_WritePin>
					  //RIGHT FRONT
					  HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, 0);
 80014f2:	2200      	movs	r2, #0
 80014f4:	2180      	movs	r1, #128	@ 0x80
 80014f6:	4877      	ldr	r0, [pc, #476]	@ (80016d4 <HAL_UART_RxCpltCallback+0x2a4>)
 80014f8:	f002 f934 	bl	8003764 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(D11_GPIO_Port, D11_Pin, 1);
 80014fc:	2201      	movs	r2, #1
 80014fe:	2180      	movs	r1, #128	@ 0x80
 8001500:	4872      	ldr	r0, [pc, #456]	@ (80016cc <HAL_UART_RxCpltCallback+0x29c>)
 8001502:	f002 f92f 	bl	8003764 <HAL_GPIO_WritePin>

					  htim1.Instance->CCR1 = MaxSpeed;
 8001506:	4b6f      	ldr	r3, [pc, #444]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	4b6b      	ldr	r3, [pc, #428]	@ (80016b8 <HAL_UART_RxCpltCallback+0x288>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	635a      	str	r2, [r3, #52]	@ 0x34
					  htim1.Instance->CCR4 = MaxSpeed;
 8001510:	4b6c      	ldr	r3, [pc, #432]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	4b68      	ldr	r3, [pc, #416]	@ (80016b8 <HAL_UART_RxCpltCallback+0x288>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	641a      	str	r2, [r3, #64]	@ 0x40
					  htim3.Instance->CCR1 = MaxSpeed;
 800151a:	4b6a      	ldr	r3, [pc, #424]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	4b67      	ldr	r3, [pc, #412]	@ (80016bc <HAL_UART_RxCpltCallback+0x28c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	635a      	str	r2, [r3, #52]	@ 0x34
					  htim3.Instance->CCR3 = MaxSpeed;
 8001524:	4b67      	ldr	r3, [pc, #412]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4b64      	ldr	r3, [pc, #400]	@ (80016bc <HAL_UART_RxCpltCallback+0x28c>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	63da      	str	r2, [r3, #60]	@ 0x3c
					}
					if(strncmp(buf1,"B0",2) == 0)      //string , if you input "FAST" on phone (3 = 3 character)
 800152e:	2202      	movs	r2, #2
 8001530:	4969      	ldr	r1, [pc, #420]	@ (80016d8 <HAL_UART_RxCpltCallback+0x2a8>)
 8001532:	485f      	ldr	r0, [pc, #380]	@ (80016b0 <HAL_UART_RxCpltCallback+0x280>)
 8001534:	f005 fbe6 	bl	8006d04 <strncmp>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d13e      	bne.n	80015bc <HAL_UART_RxCpltCallback+0x18c>
					{
					  // forward
					  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, 1);
 800153e:	2201      	movs	r2, #1
 8001540:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001544:	4861      	ldr	r0, [pc, #388]	@ (80016cc <HAL_UART_RxCpltCallback+0x29c>)
 8001546:	f002 f90d 	bl	8003764 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, 0);
 800154a:	2200      	movs	r2, #0
 800154c:	2108      	movs	r1, #8
 800154e:	4860      	ldr	r0, [pc, #384]	@ (80016d0 <HAL_UART_RxCpltCallback+0x2a0>)
 8001550:	f002 f908 	bl	8003764 <HAL_GPIO_WritePin>
					  //LEFT FRONT
					  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 1);
 8001554:	2201      	movs	r2, #1
 8001556:	2120      	movs	r1, #32
 8001558:	485d      	ldr	r0, [pc, #372]	@ (80016d0 <HAL_UART_RxCpltCallback+0x2a0>)
 800155a:	f002 f903 	bl	8003764 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 0);
 800155e:	2200      	movs	r2, #0
 8001560:	2110      	movs	r1, #16
 8001562:	485b      	ldr	r0, [pc, #364]	@ (80016d0 <HAL_UART_RxCpltCallback+0x2a0>)
 8001564:	f002 f8fe 	bl	8003764 <HAL_GPIO_WritePin>
					  //LEFT BACK
					  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 1);
 8001568:	2201      	movs	r2, #1
 800156a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800156e:	4858      	ldr	r0, [pc, #352]	@ (80016d0 <HAL_UART_RxCpltCallback+0x2a0>)
 8001570:	f002 f8f8 	bl	8003764 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, 0);
 8001574:	2200      	movs	r2, #0
 8001576:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800157a:	4854      	ldr	r0, [pc, #336]	@ (80016cc <HAL_UART_RxCpltCallback+0x29c>)
 800157c:	f002 f8f2 	bl	8003764 <HAL_GPIO_WritePin>
					  //RIGHT FRONT
					  HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, 1);
 8001580:	2201      	movs	r2, #1
 8001582:	2180      	movs	r1, #128	@ 0x80
 8001584:	4853      	ldr	r0, [pc, #332]	@ (80016d4 <HAL_UART_RxCpltCallback+0x2a4>)
 8001586:	f002 f8ed 	bl	8003764 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(D11_GPIO_Port, D11_Pin, 0);
 800158a:	2200      	movs	r2, #0
 800158c:	2180      	movs	r1, #128	@ 0x80
 800158e:	484f      	ldr	r0, [pc, #316]	@ (80016cc <HAL_UART_RxCpltCallback+0x29c>)
 8001590:	f002 f8e8 	bl	8003764 <HAL_GPIO_WritePin>

					  htim1.Instance->CCR1 = MaxSpeed;
 8001594:	4b4b      	ldr	r3, [pc, #300]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	4b47      	ldr	r3, [pc, #284]	@ (80016b8 <HAL_UART_RxCpltCallback+0x288>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	635a      	str	r2, [r3, #52]	@ 0x34
					  htim1.Instance->CCR4 = MaxSpeed;
 800159e:	4b49      	ldr	r3, [pc, #292]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	4b45      	ldr	r3, [pc, #276]	@ (80016b8 <HAL_UART_RxCpltCallback+0x288>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	641a      	str	r2, [r3, #64]	@ 0x40
					  htim3.Instance->CCR1 = MaxSpeed;
 80015a8:	4b46      	ldr	r3, [pc, #280]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	4b43      	ldr	r3, [pc, #268]	@ (80016bc <HAL_UART_RxCpltCallback+0x28c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	635a      	str	r2, [r3, #52]	@ 0x34
					  htim3.Instance->CCR3 = MaxSpeed;
 80015b2:	4b44      	ldr	r3, [pc, #272]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	4b41      	ldr	r3, [pc, #260]	@ (80016bc <HAL_UART_RxCpltCallback+0x28c>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	63da      	str	r2, [r3, #60]	@ 0x3c
					}
					if(strncmp(buf1,"L0",2) == 0)      //string , if you input "FAST" on phone (3 = 3 character)
 80015bc:	2202      	movs	r2, #2
 80015be:	4947      	ldr	r1, [pc, #284]	@ (80016dc <HAL_UART_RxCpltCallback+0x2ac>)
 80015c0:	483b      	ldr	r0, [pc, #236]	@ (80016b0 <HAL_UART_RxCpltCallback+0x280>)
 80015c2:	f005 fb9f 	bl	8006d04 <strncmp>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d111      	bne.n	80015f0 <HAL_UART_RxCpltCallback+0x1c0>
					{

					  htim1.Instance->CCR1 = MaxSpeed;
 80015cc:	4b3d      	ldr	r3, [pc, #244]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	4b39      	ldr	r3, [pc, #228]	@ (80016b8 <HAL_UART_RxCpltCallback+0x288>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	635a      	str	r2, [r3, #52]	@ 0x34
					  htim1.Instance->CCR4 = MaxSpeed;
 80015d6:	4b3b      	ldr	r3, [pc, #236]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	4b37      	ldr	r3, [pc, #220]	@ (80016b8 <HAL_UART_RxCpltCallback+0x288>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	641a      	str	r2, [r3, #64]	@ 0x40
					  htim3.Instance->CCR1 = 0;
 80015e0:	4b36      	ldr	r3, [pc, #216]	@ (80016bc <HAL_UART_RxCpltCallback+0x28c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2200      	movs	r2, #0
 80015e6:	635a      	str	r2, [r3, #52]	@ 0x34
					  htim3.Instance->CCR3 = 0;
 80015e8:	4b34      	ldr	r3, [pc, #208]	@ (80016bc <HAL_UART_RxCpltCallback+0x28c>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2200      	movs	r2, #0
 80015ee:	63da      	str	r2, [r3, #60]	@ 0x3c
					}
					if(strncmp(buf1,"R0",2) == 0)      //string , if you input "FAST" on phone (3 = 3 character)
 80015f0:	2202      	movs	r2, #2
 80015f2:	493b      	ldr	r1, [pc, #236]	@ (80016e0 <HAL_UART_RxCpltCallback+0x2b0>)
 80015f4:	482e      	ldr	r0, [pc, #184]	@ (80016b0 <HAL_UART_RxCpltCallback+0x280>)
 80015f6:	f005 fb85 	bl	8006d04 <strncmp>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d111      	bne.n	8001624 <HAL_UART_RxCpltCallback+0x1f4>
					{

					  htim1.Instance->CCR1 = 0;
 8001600:	4b2d      	ldr	r3, [pc, #180]	@ (80016b8 <HAL_UART_RxCpltCallback+0x288>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2200      	movs	r2, #0
 8001606:	635a      	str	r2, [r3, #52]	@ 0x34
					  htim1.Instance->CCR4 = 0;
 8001608:	4b2b      	ldr	r3, [pc, #172]	@ (80016b8 <HAL_UART_RxCpltCallback+0x288>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2200      	movs	r2, #0
 800160e:	641a      	str	r2, [r3, #64]	@ 0x40
					  htim3.Instance->CCR1 = MaxSpeed;
 8001610:	4b2c      	ldr	r3, [pc, #176]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b29      	ldr	r3, [pc, #164]	@ (80016bc <HAL_UART_RxCpltCallback+0x28c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	635a      	str	r2, [r3, #52]	@ 0x34
					  htim3.Instance->CCR3 = MaxSpeed;
 800161a:	4b2a      	ldr	r3, [pc, #168]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	4b27      	ldr	r3, [pc, #156]	@ (80016bc <HAL_UART_RxCpltCallback+0x28c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	63da      	str	r2, [r3, #60]	@ 0x3c
					}
		}

		if(strncmp(buf1,"T0",2) == 0)
 8001624:	2202      	movs	r2, #2
 8001626:	492f      	ldr	r1, [pc, #188]	@ (80016e4 <HAL_UART_RxCpltCallback+0x2b4>)
 8001628:	4821      	ldr	r0, [pc, #132]	@ (80016b0 <HAL_UART_RxCpltCallback+0x280>)
 800162a:	f005 fb6b 	bl	8006d04 <strncmp>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d110      	bne.n	8001656 <HAL_UART_RxCpltCallback+0x226>
		{
		   if(MaxSpeed == 25000) MaxSpeed = 25000;
 8001634:	4b23      	ldr	r3, [pc, #140]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 800163c:	4293      	cmp	r3, r2
 800163e:	d104      	bne.n	800164a <HAL_UART_RxCpltCallback+0x21a>
 8001640:	4b20      	ldr	r3, [pc, #128]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 8001642:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	e005      	b.n	8001656 <HAL_UART_RxCpltCallback+0x226>
		   else MaxSpeed += 1000;
 800164a:	4b1e      	ldr	r3, [pc, #120]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001652:	4a1c      	ldr	r2, [pc, #112]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 8001654:	6013      	str	r3, [r2, #0]
		}
		if(strncmp(buf1,"X0",2) == 0)
 8001656:	2202      	movs	r2, #2
 8001658:	4923      	ldr	r1, [pc, #140]	@ (80016e8 <HAL_UART_RxCpltCallback+0x2b8>)
 800165a:	4815      	ldr	r0, [pc, #84]	@ (80016b0 <HAL_UART_RxCpltCallback+0x280>)
 800165c:	f005 fb52 	bl	8006d04 <strncmp>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d10d      	bne.n	8001682 <HAL_UART_RxCpltCallback+0x252>
		{
		   if(MaxSpeed == 0) MaxSpeed = 0;
 8001666:	4b17      	ldr	r3, [pc, #92]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d103      	bne.n	8001676 <HAL_UART_RxCpltCallback+0x246>
 800166e:	4b15      	ldr	r3, [pc, #84]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	e005      	b.n	8001682 <HAL_UART_RxCpltCallback+0x252>
		   else MaxSpeed -= 1000;
 8001676:	4b13      	ldr	r3, [pc, #76]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800167e:	4a11      	ldr	r2, [pc, #68]	@ (80016c4 <HAL_UART_RxCpltCallback+0x294>)
 8001680:	6013      	str	r3, [r2, #0]
}

       buf1[idx1++] = dum1;
 8001682:	4b1a      	ldr	r3, [pc, #104]	@ (80016ec <HAL_UART_RxCpltCallback+0x2bc>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	1c5a      	adds	r2, r3, #1
 8001688:	4918      	ldr	r1, [pc, #96]	@ (80016ec <HAL_UART_RxCpltCallback+0x2bc>)
 800168a:	600a      	str	r2, [r1, #0]
 800168c:	4a18      	ldr	r2, [pc, #96]	@ (80016f0 <HAL_UART_RxCpltCallback+0x2c0>)
 800168e:	7811      	ldrb	r1, [r2, #0]
 8001690:	4a07      	ldr	r2, [pc, #28]	@ (80016b0 <HAL_UART_RxCpltCallback+0x280>)
 8001692:	54d1      	strb	r1, [r2, r3]
       HAL_UART_Receive_IT(&huart1, &dum1, 1);
 8001694:	2201      	movs	r2, #1
 8001696:	4916      	ldr	r1, [pc, #88]	@ (80016f0 <HAL_UART_RxCpltCallback+0x2c0>)
 8001698:	4803      	ldr	r0, [pc, #12]	@ (80016a8 <HAL_UART_RxCpltCallback+0x278>)
 800169a:	f003 fd4e 	bl	800513a <HAL_UART_Receive_IT>

    }
 }
 800169e:	bf00      	nop
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	20000778 	.word	0x20000778
 80016ac:	08008a50 	.word	0x08008a50
 80016b0:	20000808 	.word	0x20000808
 80016b4:	20000874 	.word	0x20000874
 80016b8:	20000658 	.word	0x20000658
 80016bc:	200006e8 	.word	0x200006e8
 80016c0:	08008a54 	.word	0x08008a54
 80016c4:	20000000 	.word	0x20000000
 80016c8:	08008a58 	.word	0x08008a58
 80016cc:	40020000 	.word	0x40020000
 80016d0:	40020400 	.word	0x40020400
 80016d4:	40020800 	.word	0x40020800
 80016d8:	08008a5c 	.word	0x08008a5c
 80016dc:	08008a60 	.word	0x08008a60
 80016e0:	08008a64 	.word	0x08008a64
 80016e4:	08008a68 	.word	0x08008a68
 80016e8:	08008a6c 	.word	0x08008a6c
 80016ec:	20000870 	.word	0x20000870
 80016f0:	2000086c 	.word	0x2000086c

080016f4 <HAL_TIM_PeriodElapsedCallback>:
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]

	if(idx1)
 80016fc:	4b09      	ldr	r3, [pc, #36]	@ (8001724 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d00b      	beq.n	800171c <HAL_TIM_PeriodElapsedCallback+0x28>
	   {
		  buf1[idx1] = 0;
 8001704:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a07      	ldr	r2, [pc, #28]	@ (8001728 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800170a:	2100      	movs	r1, #0
 800170c:	54d1      	strb	r1, [r2, r3]
		  printf("UART1>%s\r\n",buf1);
 800170e:	4906      	ldr	r1, [pc, #24]	@ (8001728 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001710:	4806      	ldr	r0, [pc, #24]	@ (800172c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001712:	f005 f9a7 	bl	8006a64 <iprintf>
		  idx1 = 0;
 8001716:	4b03      	ldr	r3, [pc, #12]	@ (8001724 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
	   }

 }
 800171c:	bf00      	nop
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	20000870 	.word	0x20000870
 8001728:	20000808 	.word	0x20000808
 800172c:	08008a70 	.word	0x08008a70

08001730 <Self_Drive_Mode>:

 void Self_Drive_Mode()
 {
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
	 int num1 = usDist1() * 100;
 8001736:	f000 ff03 	bl	8002540 <usDist1>
 800173a:	ec51 0b10 	vmov	r0, r1, d0
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	4ba0      	ldr	r3, [pc, #640]	@ (80019c4 <Self_Drive_Mode+0x294>)
 8001744:	f7fe ff60 	bl	8000608 <__aeabi_dmul>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4610      	mov	r0, r2
 800174e:	4619      	mov	r1, r3
 8001750:	f7ff fa0a 	bl	8000b68 <__aeabi_d2iz>
 8001754:	4603      	mov	r3, r0
 8001756:	617b      	str	r3, [r7, #20]
	 		  int num2 = usDist2() * 100;
 8001758:	f000 ff4e 	bl	80025f8 <usDist2>
 800175c:	ec51 0b10 	vmov	r0, r1, d0
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	4b97      	ldr	r3, [pc, #604]	@ (80019c4 <Self_Drive_Mode+0x294>)
 8001766:	f7fe ff4f 	bl	8000608 <__aeabi_dmul>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	4610      	mov	r0, r2
 8001770:	4619      	mov	r1, r3
 8001772:	f7ff f9f9 	bl	8000b68 <__aeabi_d2iz>
 8001776:	4603      	mov	r3, r0
 8001778:	613b      	str	r3, [r7, #16]
	 		  int num3 = usDist3() * 100;
 800177a:	f000 ff99 	bl	80026b0 <usDist3>
 800177e:	ec51 0b10 	vmov	r0, r1, d0
 8001782:	f04f 0200 	mov.w	r2, #0
 8001786:	4b8f      	ldr	r3, [pc, #572]	@ (80019c4 <Self_Drive_Mode+0x294>)
 8001788:	f7fe ff3e 	bl	8000608 <__aeabi_dmul>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	4610      	mov	r0, r2
 8001792:	4619      	mov	r1, r3
 8001794:	f7ff f9e8 	bl	8000b68 <__aeabi_d2iz>
 8001798:	4603      	mov	r3, r0
 800179a:	60fb      	str	r3, [r7, #12]

	 		  while(num1 < 0)
 800179c:	e010      	b.n	80017c0 <Self_Drive_Mode+0x90>
	 		  {
	 			  num1 = usDist1() * 100;
 800179e:	f000 fecf 	bl	8002540 <usDist1>
 80017a2:	ec51 0b10 	vmov	r0, r1, d0
 80017a6:	f04f 0200 	mov.w	r2, #0
 80017aa:	4b86      	ldr	r3, [pc, #536]	@ (80019c4 <Self_Drive_Mode+0x294>)
 80017ac:	f7fe ff2c 	bl	8000608 <__aeabi_dmul>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	4610      	mov	r0, r2
 80017b6:	4619      	mov	r1, r3
 80017b8:	f7ff f9d6 	bl	8000b68 <__aeabi_d2iz>
 80017bc:	4603      	mov	r3, r0
 80017be:	617b      	str	r3, [r7, #20]
	 		  while(num1 < 0)
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	dbeb      	blt.n	800179e <Self_Drive_Mode+0x6e>
	 		  }

	 		  //printf("check num1 %d\r\n", num1);
	 		  //HAL_Delay(500);
	 		  while(num2 < 0)
 80017c6:	e010      	b.n	80017ea <Self_Drive_Mode+0xba>
	 		  {
	 			  num2 = usDist2() * 100;
 80017c8:	f000 ff16 	bl	80025f8 <usDist2>
 80017cc:	ec51 0b10 	vmov	r0, r1, d0
 80017d0:	f04f 0200 	mov.w	r2, #0
 80017d4:	4b7b      	ldr	r3, [pc, #492]	@ (80019c4 <Self_Drive_Mode+0x294>)
 80017d6:	f7fe ff17 	bl	8000608 <__aeabi_dmul>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	4610      	mov	r0, r2
 80017e0:	4619      	mov	r1, r3
 80017e2:	f7ff f9c1 	bl	8000b68 <__aeabi_d2iz>
 80017e6:	4603      	mov	r3, r0
 80017e8:	613b      	str	r3, [r7, #16]
	 		  while(num2 < 0)
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	dbeb      	blt.n	80017c8 <Self_Drive_Mode+0x98>
	 		  }
	 		  //printf("check num2 %d\r\n", num2);
	 		  //HAL_Delay(500);
	 		  while(num3 < 0)
 80017f0:	e010      	b.n	8001814 <Self_Drive_Mode+0xe4>
	 		  {
	 			  num3 = usDist3() * 100;
 80017f2:	f000 ff5d 	bl	80026b0 <usDist3>
 80017f6:	ec51 0b10 	vmov	r0, r1, d0
 80017fa:	f04f 0200 	mov.w	r2, #0
 80017fe:	4b71      	ldr	r3, [pc, #452]	@ (80019c4 <Self_Drive_Mode+0x294>)
 8001800:	f7fe ff02 	bl	8000608 <__aeabi_dmul>
 8001804:	4602      	mov	r2, r0
 8001806:	460b      	mov	r3, r1
 8001808:	4610      	mov	r0, r2
 800180a:	4619      	mov	r1, r3
 800180c:	f7ff f9ac 	bl	8000b68 <__aeabi_d2iz>
 8001810:	4603      	mov	r3, r0
 8001812:	60fb      	str	r3, [r7, #12]
	 		  while(num3 < 0)
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	dbeb      	blt.n	80017f2 <Self_Drive_Mode+0xc2>
	 		  }

	 		  int num4 = usDist4() * 100;
 800181a:	f000 ffa9 	bl	8002770 <usDist4>
 800181e:	ec51 0b10 	vmov	r0, r1, d0
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	4b67      	ldr	r3, [pc, #412]	@ (80019c4 <Self_Drive_Mode+0x294>)
 8001828:	f7fe feee 	bl	8000608 <__aeabi_dmul>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4610      	mov	r0, r2
 8001832:	4619      	mov	r1, r3
 8001834:	f7ff f998 	bl	8000b68 <__aeabi_d2iz>
 8001838:	4603      	mov	r3, r0
 800183a:	60bb      	str	r3, [r7, #8]

	 			  while(num4 < 0)
 800183c:	e010      	b.n	8001860 <Self_Drive_Mode+0x130>
	 			  {
	 				  num4 = usDist4() * 100;
 800183e:	f000 ff97 	bl	8002770 <usDist4>
 8001842:	ec51 0b10 	vmov	r0, r1, d0
 8001846:	f04f 0200 	mov.w	r2, #0
 800184a:	4b5e      	ldr	r3, [pc, #376]	@ (80019c4 <Self_Drive_Mode+0x294>)
 800184c:	f7fe fedc 	bl	8000608 <__aeabi_dmul>
 8001850:	4602      	mov	r2, r0
 8001852:	460b      	mov	r3, r1
 8001854:	4610      	mov	r0, r2
 8001856:	4619      	mov	r1, r3
 8001858:	f7ff f986 	bl	8000b68 <__aeabi_d2iz>
 800185c:	4603      	mov	r3, r0
 800185e:	60bb      	str	r3, [r7, #8]
	 			  while(num4 < 0)
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	2b00      	cmp	r3, #0
 8001864:	dbeb      	blt.n	800183e <Self_Drive_Mode+0x10e>
	 			  }

	 		 int num5 = usDist5() * 100;
 8001866:	f000 ffe7 	bl	8002838 <usDist5>
 800186a:	ec51 0b10 	vmov	r0, r1, d0
 800186e:	f04f 0200 	mov.w	r2, #0
 8001872:	4b54      	ldr	r3, [pc, #336]	@ (80019c4 <Self_Drive_Mode+0x294>)
 8001874:	f7fe fec8 	bl	8000608 <__aeabi_dmul>
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	4610      	mov	r0, r2
 800187e:	4619      	mov	r1, r3
 8001880:	f7ff f972 	bl	8000b68 <__aeabi_d2iz>
 8001884:	4603      	mov	r3, r0
 8001886:	607b      	str	r3, [r7, #4]

	 				  while(num5 < 0)
 8001888:	e010      	b.n	80018ac <Self_Drive_Mode+0x17c>
	 				  {
	 					  num5 = usDist5() * 100;
 800188a:	f000 ffd5 	bl	8002838 <usDist5>
 800188e:	ec51 0b10 	vmov	r0, r1, d0
 8001892:	f04f 0200 	mov.w	r2, #0
 8001896:	4b4b      	ldr	r3, [pc, #300]	@ (80019c4 <Self_Drive_Mode+0x294>)
 8001898:	f7fe feb6 	bl	8000608 <__aeabi_dmul>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	4610      	mov	r0, r2
 80018a2:	4619      	mov	r1, r3
 80018a4:	f7ff f960 	bl	8000b68 <__aeabi_d2iz>
 80018a8:	4603      	mov	r3, r0
 80018aa:	607b      	str	r3, [r7, #4]
	 				  while(num5 < 0)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	dbeb      	blt.n	800188a <Self_Drive_Mode+0x15a>
	 				  }


	 		//printf("num1 = %d 	num2 = %d	num3 = %d	num4 = %d	num5 = %d\r\n", num1, num2, num3, num4, num5);
	 		 if(num1 >= 15)
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	2b0e      	cmp	r3, #14
 80018b6:	f340 80dd 	ble.w	8001a74 <Self_Drive_Mode+0x344>
	 		 {
	 			htim1.Instance->CCR1 = MaxSpeed;
 80018ba:	4b43      	ldr	r3, [pc, #268]	@ (80019c8 <Self_Drive_Mode+0x298>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	4b43      	ldr	r3, [pc, #268]	@ (80019cc <Self_Drive_Mode+0x29c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	635a      	str	r2, [r3, #52]	@ 0x34
				htim1.Instance->CCR4 = MaxSpeed;
 80018c4:	4b40      	ldr	r3, [pc, #256]	@ (80019c8 <Self_Drive_Mode+0x298>)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	4b40      	ldr	r3, [pc, #256]	@ (80019cc <Self_Drive_Mode+0x29c>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	641a      	str	r2, [r3, #64]	@ 0x40
				htim3.Instance->CCR1 = MaxSpeed;
 80018ce:	4b3e      	ldr	r3, [pc, #248]	@ (80019c8 <Self_Drive_Mode+0x298>)
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	4b3f      	ldr	r3, [pc, #252]	@ (80019d0 <Self_Drive_Mode+0x2a0>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	635a      	str	r2, [r3, #52]	@ 0x34
				htim3.Instance->CCR3 = MaxSpeed;
 80018d8:	4b3b      	ldr	r3, [pc, #236]	@ (80019c8 <Self_Drive_Mode+0x298>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	4b3c      	ldr	r3, [pc, #240]	@ (80019d0 <Self_Drive_Mode+0x2a0>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	63da      	str	r2, [r3, #60]	@ 0x3c
	 			  // forward
	 			  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, 0);
 80018e2:	2200      	movs	r2, #0
 80018e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018e8:	483a      	ldr	r0, [pc, #232]	@ (80019d4 <Self_Drive_Mode+0x2a4>)
 80018ea:	f001 ff3b 	bl	8003764 <HAL_GPIO_WritePin>
	 			  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, 1);
 80018ee:	2201      	movs	r2, #1
 80018f0:	2108      	movs	r1, #8
 80018f2:	4839      	ldr	r0, [pc, #228]	@ (80019d8 <Self_Drive_Mode+0x2a8>)
 80018f4:	f001 ff36 	bl	8003764 <HAL_GPIO_WritePin>
	 			  //LEFT FRONT
	 			  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 0);
 80018f8:	2200      	movs	r2, #0
 80018fa:	2120      	movs	r1, #32
 80018fc:	4836      	ldr	r0, [pc, #216]	@ (80019d8 <Self_Drive_Mode+0x2a8>)
 80018fe:	f001 ff31 	bl	8003764 <HAL_GPIO_WritePin>
	 			  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 1);
 8001902:	2201      	movs	r2, #1
 8001904:	2110      	movs	r1, #16
 8001906:	4834      	ldr	r0, [pc, #208]	@ (80019d8 <Self_Drive_Mode+0x2a8>)
 8001908:	f001 ff2c 	bl	8003764 <HAL_GPIO_WritePin>
	 			  //LEFT BACK
	 			  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 0);
 800190c:	2200      	movs	r2, #0
 800190e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001912:	4831      	ldr	r0, [pc, #196]	@ (80019d8 <Self_Drive_Mode+0x2a8>)
 8001914:	f001 ff26 	bl	8003764 <HAL_GPIO_WritePin>
	 			  HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, 1);
 8001918:	2201      	movs	r2, #1
 800191a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800191e:	482d      	ldr	r0, [pc, #180]	@ (80019d4 <Self_Drive_Mode+0x2a4>)
 8001920:	f001 ff20 	bl	8003764 <HAL_GPIO_WritePin>
	 			  //RIGHT FRONT
	 			  HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, 0);
 8001924:	2200      	movs	r2, #0
 8001926:	2180      	movs	r1, #128	@ 0x80
 8001928:	482c      	ldr	r0, [pc, #176]	@ (80019dc <Self_Drive_Mode+0x2ac>)
 800192a:	f001 ff1b 	bl	8003764 <HAL_GPIO_WritePin>
	 			  HAL_GPIO_WritePin(D11_GPIO_Port, D11_Pin, 1);
 800192e:	2201      	movs	r2, #1
 8001930:	2180      	movs	r1, #128	@ 0x80
 8001932:	4828      	ldr	r0, [pc, #160]	@ (80019d4 <Self_Drive_Mode+0x2a4>)
 8001934:	f001 ff16 	bl	8003764 <HAL_GPIO_WritePin>

	 			  //RIGHT BACK

	 			 if((num3 > 13 && num2 <= 13)) // cornering
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2b0d      	cmp	r3, #13
 800193c:	dd52      	ble.n	80019e4 <Self_Drive_Mode+0x2b4>
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	2b0d      	cmp	r3, #13
 8001942:	dc4f      	bgt.n	80019e4 <Self_Drive_Mode+0x2b4>
	 			 {
	 		 		  htim1.Instance->CCR1 = TurnSpeed;
 8001944:	4b26      	ldr	r3, [pc, #152]	@ (80019e0 <Self_Drive_Mode+0x2b0>)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	4b20      	ldr	r3, [pc, #128]	@ (80019cc <Self_Drive_Mode+0x29c>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	635a      	str	r2, [r3, #52]	@ 0x34
	 		 		  htim1.Instance->CCR4 = TurnSpeed;
 800194e:	4b24      	ldr	r3, [pc, #144]	@ (80019e0 <Self_Drive_Mode+0x2b0>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	4b1e      	ldr	r3, [pc, #120]	@ (80019cc <Self_Drive_Mode+0x29c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	641a      	str	r2, [r3, #64]	@ 0x40
	 		 		  htim3.Instance->CCR1 = TurnSpeed;
 8001958:	4b21      	ldr	r3, [pc, #132]	@ (80019e0 <Self_Drive_Mode+0x2b0>)
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	4b1c      	ldr	r3, [pc, #112]	@ (80019d0 <Self_Drive_Mode+0x2a0>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	635a      	str	r2, [r3, #52]	@ 0x34
	 		 		  htim3.Instance->CCR3 = TurnSpeed;
 8001962:	4b1f      	ldr	r3, [pc, #124]	@ (80019e0 <Self_Drive_Mode+0x2b0>)
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	4b1a      	ldr	r3, [pc, #104]	@ (80019d0 <Self_Drive_Mode+0x2a0>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	63da      	str	r2, [r3, #60]	@ 0x3c
	 				  // forward
	 				  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, 0);
 800196c:	2200      	movs	r2, #0
 800196e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001972:	4818      	ldr	r0, [pc, #96]	@ (80019d4 <Self_Drive_Mode+0x2a4>)
 8001974:	f001 fef6 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, 1);
 8001978:	2201      	movs	r2, #1
 800197a:	2108      	movs	r1, #8
 800197c:	4816      	ldr	r0, [pc, #88]	@ (80019d8 <Self_Drive_Mode+0x2a8>)
 800197e:	f001 fef1 	bl	8003764 <HAL_GPIO_WritePin>
	 				  //LEFT FRONT
	 				  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 0);
 8001982:	2200      	movs	r2, #0
 8001984:	2120      	movs	r1, #32
 8001986:	4814      	ldr	r0, [pc, #80]	@ (80019d8 <Self_Drive_Mode+0x2a8>)
 8001988:	f001 feec 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 1);
 800198c:	2201      	movs	r2, #1
 800198e:	2110      	movs	r1, #16
 8001990:	4811      	ldr	r0, [pc, #68]	@ (80019d8 <Self_Drive_Mode+0x2a8>)
 8001992:	f001 fee7 	bl	8003764 <HAL_GPIO_WritePin>
	 				  //LEFT BACK
	 				  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 1);
 8001996:	2201      	movs	r2, #1
 8001998:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800199c:	480e      	ldr	r0, [pc, #56]	@ (80019d8 <Self_Drive_Mode+0x2a8>)
 800199e:	f001 fee1 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, 0);
 80019a2:	2200      	movs	r2, #0
 80019a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019a8:	480a      	ldr	r0, [pc, #40]	@ (80019d4 <Self_Drive_Mode+0x2a4>)
 80019aa:	f001 fedb 	bl	8003764 <HAL_GPIO_WritePin>
	 				  //RIGHT FRONT
	 				  HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, 1);
 80019ae:	2201      	movs	r2, #1
 80019b0:	2180      	movs	r1, #128	@ 0x80
 80019b2:	480a      	ldr	r0, [pc, #40]	@ (80019dc <Self_Drive_Mode+0x2ac>)
 80019b4:	f001 fed6 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D11_GPIO_Port, D11_Pin, 0);
 80019b8:	2200      	movs	r2, #0
 80019ba:	2180      	movs	r1, #128	@ 0x80
 80019bc:	4805      	ldr	r0, [pc, #20]	@ (80019d4 <Self_Drive_Mode+0x2a4>)
 80019be:	f001 fed1 	bl	8003764 <HAL_GPIO_WritePin>

	 			  }

	 			  HAL_Delay(1000);
	 	  }
 }
 80019c2:	e124      	b.n	8001c0e <Self_Drive_Mode+0x4de>
 80019c4:	40590000 	.word	0x40590000
 80019c8:	20000000 	.word	0x20000000
 80019cc:	20000658 	.word	0x20000658
 80019d0:	200006e8 	.word	0x200006e8
 80019d4:	40020000 	.word	0x40020000
 80019d8:	40020400 	.word	0x40020400
 80019dc:	40020800 	.word	0x40020800
 80019e0:	20000004 	.word	0x20000004
	 			 else if((num2 > 13 && num3 <= 13)) // cornering
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	2b0d      	cmp	r3, #13
 80019e8:	f340 8111 	ble.w	8001c0e <Self_Drive_Mode+0x4de>
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2b0d      	cmp	r3, #13
 80019f0:	f300 810d 	bgt.w	8001c0e <Self_Drive_Mode+0x4de>
	 		 		  htim1.Instance->CCR1 = TurnSpeed;
 80019f4:	4b88      	ldr	r3, [pc, #544]	@ (8001c18 <Self_Drive_Mode+0x4e8>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4b88      	ldr	r3, [pc, #544]	@ (8001c1c <Self_Drive_Mode+0x4ec>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	635a      	str	r2, [r3, #52]	@ 0x34
	 		 		  htim1.Instance->CCR4 = TurnSpeed;
 80019fe:	4b86      	ldr	r3, [pc, #536]	@ (8001c18 <Self_Drive_Mode+0x4e8>)
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	4b86      	ldr	r3, [pc, #536]	@ (8001c1c <Self_Drive_Mode+0x4ec>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	641a      	str	r2, [r3, #64]	@ 0x40
	 		 		  htim3.Instance->CCR1 = TurnSpeed;
 8001a08:	4b83      	ldr	r3, [pc, #524]	@ (8001c18 <Self_Drive_Mode+0x4e8>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	4b84      	ldr	r3, [pc, #528]	@ (8001c20 <Self_Drive_Mode+0x4f0>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	635a      	str	r2, [r3, #52]	@ 0x34
	 		 		  htim3.Instance->CCR3 = TurnSpeed;
 8001a12:	4b81      	ldr	r3, [pc, #516]	@ (8001c18 <Self_Drive_Mode+0x4e8>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	4b82      	ldr	r3, [pc, #520]	@ (8001c20 <Self_Drive_Mode+0x4f0>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	63da      	str	r2, [r3, #60]	@ 0x3c
	 				  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, 1);
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a22:	4880      	ldr	r0, [pc, #512]	@ (8001c24 <Self_Drive_Mode+0x4f4>)
 8001a24:	f001 fe9e 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, 0);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	2108      	movs	r1, #8
 8001a2c:	487e      	ldr	r0, [pc, #504]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001a2e:	f001 fe99 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 1);
 8001a32:	2201      	movs	r2, #1
 8001a34:	2120      	movs	r1, #32
 8001a36:	487c      	ldr	r0, [pc, #496]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001a38:	f001 fe94 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 0);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	2110      	movs	r1, #16
 8001a40:	4879      	ldr	r0, [pc, #484]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001a42:	f001 fe8f 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 0);
 8001a46:	2200      	movs	r2, #0
 8001a48:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a4c:	4876      	ldr	r0, [pc, #472]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001a4e:	f001 fe89 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, 1);
 8001a52:	2201      	movs	r2, #1
 8001a54:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a58:	4872      	ldr	r0, [pc, #456]	@ (8001c24 <Self_Drive_Mode+0x4f4>)
 8001a5a:	f001 fe83 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, 0);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2180      	movs	r1, #128	@ 0x80
 8001a62:	4872      	ldr	r0, [pc, #456]	@ (8001c2c <Self_Drive_Mode+0x4fc>)
 8001a64:	f001 fe7e 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D11_GPIO_Port, D11_Pin, 1);
 8001a68:	2201      	movs	r2, #1
 8001a6a:	2180      	movs	r1, #128	@ 0x80
 8001a6c:	486d      	ldr	r0, [pc, #436]	@ (8001c24 <Self_Drive_Mode+0x4f4>)
 8001a6e:	f001 fe79 	bl	8003764 <HAL_GPIO_WritePin>
 }
 8001a72:	e0cc      	b.n	8001c0e <Self_Drive_Mode+0x4de>
	 			htim1.Instance->CCR1 = MaxSpeed;
 8001a74:	4b6e      	ldr	r3, [pc, #440]	@ (8001c30 <Self_Drive_Mode+0x500>)
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	4b68      	ldr	r3, [pc, #416]	@ (8001c1c <Self_Drive_Mode+0x4ec>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	635a      	str	r2, [r3, #52]	@ 0x34
				htim1.Instance->CCR4 = MaxSpeed;
 8001a7e:	4b6c      	ldr	r3, [pc, #432]	@ (8001c30 <Self_Drive_Mode+0x500>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	4b66      	ldr	r3, [pc, #408]	@ (8001c1c <Self_Drive_Mode+0x4ec>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	641a      	str	r2, [r3, #64]	@ 0x40
				htim3.Instance->CCR1 = MaxSpeed;
 8001a88:	4b69      	ldr	r3, [pc, #420]	@ (8001c30 <Self_Drive_Mode+0x500>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4b64      	ldr	r3, [pc, #400]	@ (8001c20 <Self_Drive_Mode+0x4f0>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	635a      	str	r2, [r3, #52]	@ 0x34
				htim3.Instance->CCR3 = MaxSpeed;
 8001a92:	4b67      	ldr	r3, [pc, #412]	@ (8001c30 <Self_Drive_Mode+0x500>)
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	4b62      	ldr	r3, [pc, #392]	@ (8001c20 <Self_Drive_Mode+0x4f0>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	63da      	str	r2, [r3, #60]	@ 0x3c
	 			  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, 1);
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001aa2:	4860      	ldr	r0, [pc, #384]	@ (8001c24 <Self_Drive_Mode+0x4f4>)
 8001aa4:	f001 fe5e 	bl	8003764 <HAL_GPIO_WritePin>
	 			  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, 0);
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	2108      	movs	r1, #8
 8001aac:	485e      	ldr	r0, [pc, #376]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001aae:	f001 fe59 	bl	8003764 <HAL_GPIO_WritePin>
	 			  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 1);
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	2120      	movs	r1, #32
 8001ab6:	485c      	ldr	r0, [pc, #368]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001ab8:	f001 fe54 	bl	8003764 <HAL_GPIO_WritePin>
	 			  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 0);
 8001abc:	2200      	movs	r2, #0
 8001abe:	2110      	movs	r1, #16
 8001ac0:	4859      	ldr	r0, [pc, #356]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001ac2:	f001 fe4f 	bl	8003764 <HAL_GPIO_WritePin>
	 			  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 1);
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001acc:	4856      	ldr	r0, [pc, #344]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001ace:	f001 fe49 	bl	8003764 <HAL_GPIO_WritePin>
	 			  HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, 0);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ad8:	4852      	ldr	r0, [pc, #328]	@ (8001c24 <Self_Drive_Mode+0x4f4>)
 8001ada:	f001 fe43 	bl	8003764 <HAL_GPIO_WritePin>
	 			  HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, 1);
 8001ade:	2201      	movs	r2, #1
 8001ae0:	2180      	movs	r1, #128	@ 0x80
 8001ae2:	4852      	ldr	r0, [pc, #328]	@ (8001c2c <Self_Drive_Mode+0x4fc>)
 8001ae4:	f001 fe3e 	bl	8003764 <HAL_GPIO_WritePin>
	 			  HAL_GPIO_WritePin(D11_GPIO_Port, D11_Pin, 0);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2180      	movs	r1, #128	@ 0x80
 8001aec:	484d      	ldr	r0, [pc, #308]	@ (8001c24 <Self_Drive_Mode+0x4f4>)
 8001aee:	f001 fe39 	bl	8003764 <HAL_GPIO_WritePin>
	 			  HAL_Delay(500);
 8001af2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001af6:	f001 fad1 	bl	800309c <HAL_Delay>
	 			  if(num4 > num5)
 8001afa:	68ba      	ldr	r2, [r7, #8]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	dd3e      	ble.n	8001b80 <Self_Drive_Mode+0x450>
	 		 		  htim1.Instance->CCR1 = TurnSpeed;
 8001b02:	4b45      	ldr	r3, [pc, #276]	@ (8001c18 <Self_Drive_Mode+0x4e8>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	4b45      	ldr	r3, [pc, #276]	@ (8001c1c <Self_Drive_Mode+0x4ec>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	635a      	str	r2, [r3, #52]	@ 0x34
	 		 		  htim1.Instance->CCR4 = TurnSpeed;
 8001b0c:	4b42      	ldr	r3, [pc, #264]	@ (8001c18 <Self_Drive_Mode+0x4e8>)
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	4b42      	ldr	r3, [pc, #264]	@ (8001c1c <Self_Drive_Mode+0x4ec>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	641a      	str	r2, [r3, #64]	@ 0x40
	 		 		  htim3.Instance->CCR1 = TurnSpeed;
 8001b16:	4b40      	ldr	r3, [pc, #256]	@ (8001c18 <Self_Drive_Mode+0x4e8>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	4b41      	ldr	r3, [pc, #260]	@ (8001c20 <Self_Drive_Mode+0x4f0>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	635a      	str	r2, [r3, #52]	@ 0x34
	 		 		  htim3.Instance->CCR3 = TurnSpeed;
 8001b20:	4b3d      	ldr	r3, [pc, #244]	@ (8001c18 <Self_Drive_Mode+0x4e8>)
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	4b3e      	ldr	r3, [pc, #248]	@ (8001c20 <Self_Drive_Mode+0x4f0>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	63da      	str	r2, [r3, #60]	@ 0x3c
	 				  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, 1);
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b30:	483c      	ldr	r0, [pc, #240]	@ (8001c24 <Self_Drive_Mode+0x4f4>)
 8001b32:	f001 fe17 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, 0);
 8001b36:	2200      	movs	r2, #0
 8001b38:	2108      	movs	r1, #8
 8001b3a:	483b      	ldr	r0, [pc, #236]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001b3c:	f001 fe12 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 1);
 8001b40:	2201      	movs	r2, #1
 8001b42:	2120      	movs	r1, #32
 8001b44:	4838      	ldr	r0, [pc, #224]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001b46:	f001 fe0d 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 0);
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	2110      	movs	r1, #16
 8001b4e:	4836      	ldr	r0, [pc, #216]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001b50:	f001 fe08 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 0);
 8001b54:	2200      	movs	r2, #0
 8001b56:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b5a:	4833      	ldr	r0, [pc, #204]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001b5c:	f001 fe02 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, 1);
 8001b60:	2201      	movs	r2, #1
 8001b62:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b66:	482f      	ldr	r0, [pc, #188]	@ (8001c24 <Self_Drive_Mode+0x4f4>)
 8001b68:	f001 fdfc 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, 0);
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	2180      	movs	r1, #128	@ 0x80
 8001b70:	482e      	ldr	r0, [pc, #184]	@ (8001c2c <Self_Drive_Mode+0x4fc>)
 8001b72:	f001 fdf7 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D11_GPIO_Port, D11_Pin, 1);
 8001b76:	2201      	movs	r2, #1
 8001b78:	2180      	movs	r1, #128	@ 0x80
 8001b7a:	482a      	ldr	r0, [pc, #168]	@ (8001c24 <Self_Drive_Mode+0x4f4>)
 8001b7c:	f001 fdf2 	bl	8003764 <HAL_GPIO_WritePin>
	 			  if(num5 > num4)
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	dd3e      	ble.n	8001c06 <Self_Drive_Mode+0x4d6>
	 		 		  htim1.Instance->CCR1 = TurnSpeed;
 8001b88:	4b23      	ldr	r3, [pc, #140]	@ (8001c18 <Self_Drive_Mode+0x4e8>)
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	4b23      	ldr	r3, [pc, #140]	@ (8001c1c <Self_Drive_Mode+0x4ec>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	635a      	str	r2, [r3, #52]	@ 0x34
	 		 		  htim1.Instance->CCR4 = TurnSpeed;
 8001b92:	4b21      	ldr	r3, [pc, #132]	@ (8001c18 <Self_Drive_Mode+0x4e8>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	4b21      	ldr	r3, [pc, #132]	@ (8001c1c <Self_Drive_Mode+0x4ec>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	641a      	str	r2, [r3, #64]	@ 0x40
	 		 		  htim3.Instance->CCR1 = TurnSpeed;
 8001b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001c18 <Self_Drive_Mode+0x4e8>)
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	4b1f      	ldr	r3, [pc, #124]	@ (8001c20 <Self_Drive_Mode+0x4f0>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	635a      	str	r2, [r3, #52]	@ 0x34
	 		 		  htim3.Instance->CCR3 = TurnSpeed;
 8001ba6:	4b1c      	ldr	r3, [pc, #112]	@ (8001c18 <Self_Drive_Mode+0x4e8>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	4b1d      	ldr	r3, [pc, #116]	@ (8001c20 <Self_Drive_Mode+0x4f0>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	63da      	str	r2, [r3, #60]	@ 0x3c
	 				  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, 0);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bb6:	481b      	ldr	r0, [pc, #108]	@ (8001c24 <Self_Drive_Mode+0x4f4>)
 8001bb8:	f001 fdd4 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, 1);
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	2108      	movs	r1, #8
 8001bc0:	4819      	ldr	r0, [pc, #100]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001bc2:	f001 fdcf 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 0);
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	2120      	movs	r1, #32
 8001bca:	4817      	ldr	r0, [pc, #92]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001bcc:	f001 fdca 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 1);
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	2110      	movs	r1, #16
 8001bd4:	4814      	ldr	r0, [pc, #80]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001bd6:	f001 fdc5 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 1);
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001be0:	4811      	ldr	r0, [pc, #68]	@ (8001c28 <Self_Drive_Mode+0x4f8>)
 8001be2:	f001 fdbf 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, 0);
 8001be6:	2200      	movs	r2, #0
 8001be8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bec:	480d      	ldr	r0, [pc, #52]	@ (8001c24 <Self_Drive_Mode+0x4f4>)
 8001bee:	f001 fdb9 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, 1);
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	2180      	movs	r1, #128	@ 0x80
 8001bf6:	480d      	ldr	r0, [pc, #52]	@ (8001c2c <Self_Drive_Mode+0x4fc>)
 8001bf8:	f001 fdb4 	bl	8003764 <HAL_GPIO_WritePin>
	 				  HAL_GPIO_WritePin(D11_GPIO_Port, D11_Pin, 0);
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	2180      	movs	r1, #128	@ 0x80
 8001c00:	4808      	ldr	r0, [pc, #32]	@ (8001c24 <Self_Drive_Mode+0x4f4>)
 8001c02:	f001 fdaf 	bl	8003764 <HAL_GPIO_WritePin>
	 			  HAL_Delay(1000);
 8001c06:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c0a:	f001 fa47 	bl	800309c <HAL_Delay>
 }
 8001c0e:	bf00      	nop
 8001c10:	3718      	adds	r7, #24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	20000004 	.word	0x20000004
 8001c1c:	20000658 	.word	0x20000658
 8001c20:	200006e8 	.word	0x200006e8
 8001c24:	40020000 	.word	0x40020000
 8001c28:	40020400 	.word	0x40020400
 8001c2c:	40020800 	.word	0x40020800
 8001c30:	20000000 	.word	0x20000000

08001c34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c34:	b5b0      	push	{r4, r5, r7, lr}
 8001c36:	b08e      	sub	sp, #56	@ 0x38
 8001c38:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c3a:	f001 f9bd 	bl	8002fb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c3e:	f000 f8a5 	bl	8001d8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c42:	f000 fb61 	bl	8002308 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001c46:	f000 fb35 	bl	80022b4 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001c4a:	f000 fa39 	bl	80020c0 <MX_TIM3_Init>
  MX_TIM2_Init();
 8001c4e:	f000 f9e9 	bl	8002024 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001c52:	f000 f93b 	bl	8001ecc <MX_TIM1_Init>
  MX_TIM5_Init();
 8001c56:	f000 fab5 	bl	80021c4 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 8001c5a:	f000 fb01 	bl	8002260 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8001c5e:	f000 f8ff 	bl	8001e60 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  ProgramStart();
 8001c62:	f000 fc1f 	bl	80024a4 <ProgramStart>
  HAL_UART_Receive_IT(&huart1, &dum1, 1);
 8001c66:	2201      	movs	r2, #1
 8001c68:	493d      	ldr	r1, [pc, #244]	@ (8001d60 <main+0x12c>)
 8001c6a:	483e      	ldr	r0, [pc, #248]	@ (8001d64 <main+0x130>)
 8001c6c:	f003 fa65 	bl	800513a <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start(&htim2);
 8001c70:	483d      	ldr	r0, [pc, #244]	@ (8001d68 <main+0x134>)
 8001c72:	f002 fb01 	bl	8004278 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim5);
 8001c76:	483d      	ldr	r0, [pc, #244]	@ (8001d6c <main+0x138>)
 8001c78:	f002 fafe 	bl	8004278 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	483c      	ldr	r0, [pc, #240]	@ (8001d70 <main+0x13c>)
 8001c80:	f002 fbae 	bl	80043e0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001c84:	210c      	movs	r1, #12
 8001c86:	483a      	ldr	r0, [pc, #232]	@ (8001d70 <main+0x13c>)
 8001c88:	f002 fbaa 	bl	80043e0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	4839      	ldr	r0, [pc, #228]	@ (8001d74 <main+0x140>)
 8001c90:	f002 fba6 	bl	80043e0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001c94:	2108      	movs	r1, #8
 8001c96:	4837      	ldr	r0, [pc, #220]	@ (8001d74 <main+0x140>)
 8001c98:	f002 fba2 	bl	80043e0 <HAL_TIM_PWM_Start>

  htim1.Instance->CCR1 = 0;
 8001c9c:	4b34      	ldr	r3, [pc, #208]	@ (8001d70 <main+0x13c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	635a      	str	r2, [r3, #52]	@ 0x34
  htim1.Instance->CCR4 = 0;
 8001ca4:	4b32      	ldr	r3, [pc, #200]	@ (8001d70 <main+0x13c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	641a      	str	r2, [r3, #64]	@ 0x40
  htim3.Instance->CCR1 = 0;
 8001cac:	4b31      	ldr	r3, [pc, #196]	@ (8001d74 <main+0x140>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	635a      	str	r2, [r3, #52]	@ 0x34
  htim3.Instance->CCR3 = 0;
 8001cb4:	4b2f      	ldr	r3, [pc, #188]	@ (8001d74 <main+0x140>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	63da      	str	r2, [r3, #60]	@ 0x3c

  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, 0);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001cc2:	482d      	ldr	r0, [pc, #180]	@ (8001d78 <main+0x144>)
 8001cc4:	f001 fd4e 	bl	8003764 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8001cc8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ccc:	f001 f9e6 	bl	800309c <HAL_Delay>
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, 1);
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001cd6:	4828      	ldr	r0, [pc, #160]	@ (8001d78 <main+0x144>)
 8001cd8:	f001 fd44 	bl	8003764 <HAL_GPIO_WritePin>
  SSD1306_Init();
 8001cdc:	f7ff f976 	bl	8000fcc <SSD1306_Init>
  SSD1306_Clear();
 8001ce0:	f7ff fa92 	bl	8001208 <SSD1306_Clear>

  int horse_arr[10] = {horse1, horse2, horse3, horse4, horse5, horse6, horse7, horse8, horse9, horse10};
 8001ce4:	4b25      	ldr	r3, [pc, #148]	@ (8001d7c <main+0x148>)
 8001ce6:	1d3c      	adds	r4, r7, #4
 8001ce8:	461d      	mov	r5, r3
 8001cea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cf0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cf2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001cf6:	e884 0003 	stmia.w	r4, {r0, r1}

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int i = 0;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (1)
  {
	  TurnSpeed = MaxSpeed * 2;
 8001cfe:	4b20      	ldr	r3, [pc, #128]	@ (8001d80 <main+0x14c>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	4a1f      	ldr	r2, [pc, #124]	@ (8001d84 <main+0x150>)
 8001d06:	6013      	str	r3, [r2, #0]
	  HAL_UART_RxCpltCallback(&huart1);
 8001d08:	4816      	ldr	r0, [pc, #88]	@ (8001d64 <main+0x130>)
 8001d0a:	f7ff fb91 	bl	8001430 <HAL_UART_RxCpltCallback>
	  HAL_TIM_PeriodElapsedCallback(&htim5);
 8001d0e:	4817      	ldr	r0, [pc, #92]	@ (8001d6c <main+0x138>)
 8001d10:	f7ff fcf0 	bl	80016f4 <HAL_TIM_PeriodElapsedCallback>
	  if(handle_flag == 0)
 8001d14:	4b1c      	ldr	r3, [pc, #112]	@ (8001d88 <main+0x154>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d1f0      	bne.n	8001cfe <main+0xca>
	  {
		  Self_Drive_Mode();
 8001d1c:	f7ff fd08 	bl	8001730 <Self_Drive_Mode>
		  SSD1306_Clear();
 8001d20:	f7ff fa72 	bl	8001208 <SSD1306_Clear>
		  SSD1306_DrawBitmap(0, 0, horse_arr[i], 128, 64, 1);
 8001d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	3330      	adds	r3, #48	@ 0x30
 8001d2a:	443b      	add	r3, r7
 8001d2c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8001d30:	461a      	mov	r2, r3
 8001d32:	2301      	movs	r3, #1
 8001d34:	9301      	str	r3, [sp, #4]
 8001d36:	2340      	movs	r3, #64	@ 0x40
 8001d38:	9300      	str	r3, [sp, #0]
 8001d3a:	2380      	movs	r3, #128	@ 0x80
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	2000      	movs	r0, #0
 8001d40:	f7ff f8db 	bl	8000efa <SSD1306_DrawBitmap>
		  SSD1306_UpdateScreen();
 8001d44:	f7ff f9c0 	bl	80010c8 <SSD1306_UpdateScreen>
		  HAL_Delay(20);
 8001d48:	2014      	movs	r0, #20
 8001d4a:	f001 f9a7 	bl	800309c <HAL_Delay>
		  i++;
 8001d4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d50:	3301      	adds	r3, #1
 8001d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
		  if(i == 10) i = 0;
 8001d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d56:	2b0a      	cmp	r3, #10
 8001d58:	d1d1      	bne.n	8001cfe <main+0xca>
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  TurnSpeed = MaxSpeed * 2;
 8001d5e:	e7ce      	b.n	8001cfe <main+0xca>
 8001d60:	2000086c 	.word	0x2000086c
 8001d64:	20000778 	.word	0x20000778
 8001d68:	200006a0 	.word	0x200006a0
 8001d6c:	20000730 	.word	0x20000730
 8001d70:	20000658 	.word	0x20000658
 8001d74:	200006e8 	.word	0x200006e8
 8001d78:	40020800 	.word	0x40020800
 8001d7c:	08008a7c 	.word	0x08008a7c
 8001d80:	20000000 	.word	0x20000000
 8001d84:	20000004 	.word	0x20000004
 8001d88:	20000874 	.word	0x20000874

08001d8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b094      	sub	sp, #80	@ 0x50
 8001d90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d92:	f107 0320 	add.w	r3, r7, #32
 8001d96:	2230      	movs	r2, #48	@ 0x30
 8001d98:	2100      	movs	r1, #0
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f004 ffaa 	bl	8006cf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001da0:	f107 030c 	add.w	r3, r7, #12
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
 8001dae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db0:	2300      	movs	r3, #0
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	4b28      	ldr	r3, [pc, #160]	@ (8001e58 <SystemClock_Config+0xcc>)
 8001db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db8:	4a27      	ldr	r2, [pc, #156]	@ (8001e58 <SystemClock_Config+0xcc>)
 8001dba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dc0:	4b25      	ldr	r3, [pc, #148]	@ (8001e58 <SystemClock_Config+0xcc>)
 8001dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc8:	60bb      	str	r3, [r7, #8]
 8001dca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dcc:	2300      	movs	r3, #0
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	4b22      	ldr	r3, [pc, #136]	@ (8001e5c <SystemClock_Config+0xd0>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a21      	ldr	r2, [pc, #132]	@ (8001e5c <SystemClock_Config+0xd0>)
 8001dd6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001dda:	6013      	str	r3, [r2, #0]
 8001ddc:	4b1f      	ldr	r3, [pc, #124]	@ (8001e5c <SystemClock_Config+0xd0>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001de4:	607b      	str	r3, [r7, #4]
 8001de6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001de8:	2302      	movs	r3, #2
 8001dea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001dec:	2301      	movs	r3, #1
 8001dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001df0:	2310      	movs	r3, #16
 8001df2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001df4:	2302      	movs	r3, #2
 8001df6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001dfc:	2310      	movs	r3, #16
 8001dfe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001e00:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001e04:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001e06:	2304      	movs	r3, #4
 8001e08:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e0a:	2304      	movs	r3, #4
 8001e0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e0e:	f107 0320 	add.w	r3, r7, #32
 8001e12:	4618      	mov	r0, r3
 8001e14:	f001 fcc0 	bl	8003798 <HAL_RCC_OscConfig>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001e1e:	f000 fb29 	bl	8002474 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e22:	230f      	movs	r3, #15
 8001e24:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e26:	2302      	movs	r3, #2
 8001e28:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e32:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e34:	2300      	movs	r3, #0
 8001e36:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e38:	f107 030c 	add.w	r3, r7, #12
 8001e3c:	2102      	movs	r1, #2
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f001 ff22 	bl	8003c88 <HAL_RCC_ClockConfig>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001e4a:	f000 fb13 	bl	8002474 <Error_Handler>
  }
}
 8001e4e:	bf00      	nop
 8001e50:	3750      	adds	r7, #80	@ 0x50
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	40007000 	.word	0x40007000

08001e60 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001e64:	4b17      	ldr	r3, [pc, #92]	@ (8001ec4 <MX_SPI2_Init+0x64>)
 8001e66:	4a18      	ldr	r2, [pc, #96]	@ (8001ec8 <MX_SPI2_Init+0x68>)
 8001e68:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001e6a:	4b16      	ldr	r3, [pc, #88]	@ (8001ec4 <MX_SPI2_Init+0x64>)
 8001e6c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001e70:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001e72:	4b14      	ldr	r3, [pc, #80]	@ (8001ec4 <MX_SPI2_Init+0x64>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e78:	4b12      	ldr	r3, [pc, #72]	@ (8001ec4 <MX_SPI2_Init+0x64>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <MX_SPI2_Init+0x64>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e84:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec4 <MX_SPI2_Init+0x64>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec4 <MX_SPI2_Init+0x64>)
 8001e8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e90:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e92:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec4 <MX_SPI2_Init+0x64>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e98:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec4 <MX_SPI2_Init+0x64>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e9e:	4b09      	ldr	r3, [pc, #36]	@ (8001ec4 <MX_SPI2_Init+0x64>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ea4:	4b07      	ldr	r3, [pc, #28]	@ (8001ec4 <MX_SPI2_Init+0x64>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001eaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <MX_SPI2_Init+0x64>)
 8001eac:	220a      	movs	r2, #10
 8001eae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001eb0:	4804      	ldr	r0, [pc, #16]	@ (8001ec4 <MX_SPI2_Init+0x64>)
 8001eb2:	f002 f909 	bl	80040c8 <HAL_SPI_Init>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001ebc:	f000 fada 	bl	8002474 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001ec0:	bf00      	nop
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	20000600 	.word	0x20000600
 8001ec8:	40003800 	.word	0x40003800

08001ecc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b096      	sub	sp, #88	@ 0x58
 8001ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ed2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	605a      	str	r2, [r3, #4]
 8001edc:	609a      	str	r2, [r3, #8]
 8001ede:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eee:	2200      	movs	r2, #0
 8001ef0:	601a      	str	r2, [r3, #0]
 8001ef2:	605a      	str	r2, [r3, #4]
 8001ef4:	609a      	str	r2, [r3, #8]
 8001ef6:	60da      	str	r2, [r3, #12]
 8001ef8:	611a      	str	r2, [r3, #16]
 8001efa:	615a      	str	r2, [r3, #20]
 8001efc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001efe:	1d3b      	adds	r3, r7, #4
 8001f00:	2220      	movs	r2, #32
 8001f02:	2100      	movs	r1, #0
 8001f04:	4618      	mov	r0, r3
 8001f06:	f004 fef5 	bl	8006cf4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f0a:	4b44      	ldr	r3, [pc, #272]	@ (800201c <MX_TIM1_Init+0x150>)
 8001f0c:	4a44      	ldr	r2, [pc, #272]	@ (8002020 <MX_TIM1_Init+0x154>)
 8001f0e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8001f10:	4b42      	ldr	r3, [pc, #264]	@ (800201c <MX_TIM1_Init+0x150>)
 8001f12:	2253      	movs	r2, #83	@ 0x53
 8001f14:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f16:	4b41      	ldr	r3, [pc, #260]	@ (800201c <MX_TIM1_Init+0x150>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50000-1;
 8001f1c:	4b3f      	ldr	r3, [pc, #252]	@ (800201c <MX_TIM1_Init+0x150>)
 8001f1e:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001f22:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f24:	4b3d      	ldr	r3, [pc, #244]	@ (800201c <MX_TIM1_Init+0x150>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f2a:	4b3c      	ldr	r3, [pc, #240]	@ (800201c <MX_TIM1_Init+0x150>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f30:	4b3a      	ldr	r3, [pc, #232]	@ (800201c <MX_TIM1_Init+0x150>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f36:	4839      	ldr	r0, [pc, #228]	@ (800201c <MX_TIM1_Init+0x150>)
 8001f38:	f002 f94f 	bl	80041da <HAL_TIM_Base_Init>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001f42:	f000 fa97 	bl	8002474 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f4a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f4c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f50:	4619      	mov	r1, r3
 8001f52:	4832      	ldr	r0, [pc, #200]	@ (800201c <MX_TIM1_Init+0x150>)
 8001f54:	f002 fbb6 	bl	80046c4 <HAL_TIM_ConfigClockSource>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001f5e:	f000 fa89 	bl	8002474 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f62:	482e      	ldr	r0, [pc, #184]	@ (800201c <MX_TIM1_Init+0x150>)
 8001f64:	f002 f9e2 	bl	800432c <HAL_TIM_PWM_Init>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001f6e:	f000 fa81 	bl	8002474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f72:	2300      	movs	r3, #0
 8001f74:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f76:	2300      	movs	r3, #0
 8001f78:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f7a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4826      	ldr	r0, [pc, #152]	@ (800201c <MX_TIM1_Init+0x150>)
 8001f82:	f002 ff3f 	bl	8004e04 <HAL_TIMEx_MasterConfigSynchronization>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001f8c:	f000 fa72 	bl	8002474 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f90:	2360      	movs	r3, #96	@ 0x60
 8001f92:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001f94:	2300      	movs	r3, #0
 8001f96:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	4819      	ldr	r0, [pc, #100]	@ (800201c <MX_TIM1_Init+0x150>)
 8001fb6:	f002 fac3 	bl	8004540 <HAL_TIM_PWM_ConfigChannel>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001fc0:	f000 fa58 	bl	8002474 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001fc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fc8:	220c      	movs	r2, #12
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4813      	ldr	r0, [pc, #76]	@ (800201c <MX_TIM1_Init+0x150>)
 8001fce:	f002 fab7 	bl	8004540 <HAL_TIM_PWM_ConfigChannel>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001fd8:	f000 fa4c 	bl	8002474 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ff0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ff4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ffa:	1d3b      	adds	r3, r7, #4
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4807      	ldr	r0, [pc, #28]	@ (800201c <MX_TIM1_Init+0x150>)
 8002000:	f002 ff6e 	bl	8004ee0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800200a:	f000 fa33 	bl	8002474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800200e:	4803      	ldr	r0, [pc, #12]	@ (800201c <MX_TIM1_Init+0x150>)
 8002010:	f000 fd60 	bl	8002ad4 <HAL_TIM_MspPostInit>

}
 8002014:	bf00      	nop
 8002016:	3758      	adds	r7, #88	@ 0x58
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	20000658 	.word	0x20000658
 8002020:	40010000 	.word	0x40010000

08002024 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800202a:	f107 0308 	add.w	r3, r7, #8
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	605a      	str	r2, [r3, #4]
 8002034:	609a      	str	r2, [r3, #8]
 8002036:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002038:	463b      	mov	r3, r7
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]
 800203e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002040:	4b1d      	ldr	r3, [pc, #116]	@ (80020b8 <MX_TIM2_Init+0x94>)
 8002042:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002046:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8002048:	4b1b      	ldr	r3, [pc, #108]	@ (80020b8 <MX_TIM2_Init+0x94>)
 800204a:	2253      	movs	r2, #83	@ 0x53
 800204c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800204e:	4b1a      	ldr	r3, [pc, #104]	@ (80020b8 <MX_TIM2_Init+0x94>)
 8002050:	2200      	movs	r2, #0
 8002052:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 80000-1;
 8002054:	4b18      	ldr	r3, [pc, #96]	@ (80020b8 <MX_TIM2_Init+0x94>)
 8002056:	4a19      	ldr	r2, [pc, #100]	@ (80020bc <MX_TIM2_Init+0x98>)
 8002058:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800205a:	4b17      	ldr	r3, [pc, #92]	@ (80020b8 <MX_TIM2_Init+0x94>)
 800205c:	2200      	movs	r2, #0
 800205e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002060:	4b15      	ldr	r3, [pc, #84]	@ (80020b8 <MX_TIM2_Init+0x94>)
 8002062:	2200      	movs	r2, #0
 8002064:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002066:	4814      	ldr	r0, [pc, #80]	@ (80020b8 <MX_TIM2_Init+0x94>)
 8002068:	f002 f8b7 	bl	80041da <HAL_TIM_Base_Init>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8002072:	f000 f9ff 	bl	8002474 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002076:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800207a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800207c:	f107 0308 	add.w	r3, r7, #8
 8002080:	4619      	mov	r1, r3
 8002082:	480d      	ldr	r0, [pc, #52]	@ (80020b8 <MX_TIM2_Init+0x94>)
 8002084:	f002 fb1e 	bl	80046c4 <HAL_TIM_ConfigClockSource>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800208e:	f000 f9f1 	bl	8002474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002092:	2300      	movs	r3, #0
 8002094:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002096:	2300      	movs	r3, #0
 8002098:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800209a:	463b      	mov	r3, r7
 800209c:	4619      	mov	r1, r3
 800209e:	4806      	ldr	r0, [pc, #24]	@ (80020b8 <MX_TIM2_Init+0x94>)
 80020a0:	f002 feb0 	bl	8004e04 <HAL_TIMEx_MasterConfigSynchronization>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80020aa:	f000 f9e3 	bl	8002474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80020ae:	bf00      	nop
 80020b0:	3718      	adds	r7, #24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	200006a0 	.word	0x200006a0
 80020bc:	0001387f 	.word	0x0001387f

080020c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08e      	sub	sp, #56	@ 0x38
 80020c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020ca:	2200      	movs	r2, #0
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	605a      	str	r2, [r3, #4]
 80020d0:	609a      	str	r2, [r3, #8]
 80020d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d4:	f107 0320 	add.w	r3, r7, #32
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020de:	1d3b      	adds	r3, r7, #4
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	609a      	str	r2, [r3, #8]
 80020e8:	60da      	str	r2, [r3, #12]
 80020ea:	611a      	str	r2, [r3, #16]
 80020ec:	615a      	str	r2, [r3, #20]
 80020ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020f0:	4b32      	ldr	r3, [pc, #200]	@ (80021bc <MX_TIM3_Init+0xfc>)
 80020f2:	4a33      	ldr	r2, [pc, #204]	@ (80021c0 <MX_TIM3_Init+0x100>)
 80020f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80020f6:	4b31      	ldr	r3, [pc, #196]	@ (80021bc <MX_TIM3_Init+0xfc>)
 80020f8:	2253      	movs	r2, #83	@ 0x53
 80020fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020fc:	4b2f      	ldr	r3, [pc, #188]	@ (80021bc <MX_TIM3_Init+0xfc>)
 80020fe:	2200      	movs	r2, #0
 8002100:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50000-1;
 8002102:	4b2e      	ldr	r3, [pc, #184]	@ (80021bc <MX_TIM3_Init+0xfc>)
 8002104:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8002108:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800210a:	4b2c      	ldr	r3, [pc, #176]	@ (80021bc <MX_TIM3_Init+0xfc>)
 800210c:	2200      	movs	r2, #0
 800210e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002110:	4b2a      	ldr	r3, [pc, #168]	@ (80021bc <MX_TIM3_Init+0xfc>)
 8002112:	2200      	movs	r2, #0
 8002114:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002116:	4829      	ldr	r0, [pc, #164]	@ (80021bc <MX_TIM3_Init+0xfc>)
 8002118:	f002 f85f 	bl	80041da <HAL_TIM_Base_Init>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002122:	f000 f9a7 	bl	8002474 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002126:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800212a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800212c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002130:	4619      	mov	r1, r3
 8002132:	4822      	ldr	r0, [pc, #136]	@ (80021bc <MX_TIM3_Init+0xfc>)
 8002134:	f002 fac6 	bl	80046c4 <HAL_TIM_ConfigClockSource>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800213e:	f000 f999 	bl	8002474 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002142:	481e      	ldr	r0, [pc, #120]	@ (80021bc <MX_TIM3_Init+0xfc>)
 8002144:	f002 f8f2 	bl	800432c <HAL_TIM_PWM_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800214e:	f000 f991 	bl	8002474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002152:	2300      	movs	r3, #0
 8002154:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002156:	2300      	movs	r3, #0
 8002158:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800215a:	f107 0320 	add.w	r3, r7, #32
 800215e:	4619      	mov	r1, r3
 8002160:	4816      	ldr	r0, [pc, #88]	@ (80021bc <MX_TIM3_Init+0xfc>)
 8002162:	f002 fe4f 	bl	8004e04 <HAL_TIMEx_MasterConfigSynchronization>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800216c:	f000 f982 	bl	8002474 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002170:	2360      	movs	r3, #96	@ 0x60
 8002172:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002178:	2300      	movs	r3, #0
 800217a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800217c:	2300      	movs	r3, #0
 800217e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002180:	1d3b      	adds	r3, r7, #4
 8002182:	2200      	movs	r2, #0
 8002184:	4619      	mov	r1, r3
 8002186:	480d      	ldr	r0, [pc, #52]	@ (80021bc <MX_TIM3_Init+0xfc>)
 8002188:	f002 f9da 	bl	8004540 <HAL_TIM_PWM_ConfigChannel>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002192:	f000 f96f 	bl	8002474 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002196:	1d3b      	adds	r3, r7, #4
 8002198:	2208      	movs	r2, #8
 800219a:	4619      	mov	r1, r3
 800219c:	4807      	ldr	r0, [pc, #28]	@ (80021bc <MX_TIM3_Init+0xfc>)
 800219e:	f002 f9cf 	bl	8004540 <HAL_TIM_PWM_ConfigChannel>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80021a8:	f000 f964 	bl	8002474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80021ac:	4803      	ldr	r0, [pc, #12]	@ (80021bc <MX_TIM3_Init+0xfc>)
 80021ae:	f000 fc91 	bl	8002ad4 <HAL_TIM_MspPostInit>

}
 80021b2:	bf00      	nop
 80021b4:	3738      	adds	r7, #56	@ 0x38
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200006e8 	.word	0x200006e8
 80021c0:	40000400 	.word	0x40000400

080021c4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021ca:	f107 0308 	add.w	r3, r7, #8
 80021ce:	2200      	movs	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
 80021d2:	605a      	str	r2, [r3, #4]
 80021d4:	609a      	str	r2, [r3, #8]
 80021d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021d8:	463b      	mov	r3, r7
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]
 80021de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80021e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002258 <MX_TIM5_Init+0x94>)
 80021e2:	4a1e      	ldr	r2, [pc, #120]	@ (800225c <MX_TIM5_Init+0x98>)
 80021e4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8400-1;
 80021e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002258 <MX_TIM5_Init+0x94>)
 80021e8:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80021ec:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002258 <MX_TIM5_Init+0x94>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 80021f4:	4b18      	ldr	r3, [pc, #96]	@ (8002258 <MX_TIM5_Init+0x94>)
 80021f6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80021fa:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021fc:	4b16      	ldr	r3, [pc, #88]	@ (8002258 <MX_TIM5_Init+0x94>)
 80021fe:	2200      	movs	r2, #0
 8002200:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002202:	4b15      	ldr	r3, [pc, #84]	@ (8002258 <MX_TIM5_Init+0x94>)
 8002204:	2200      	movs	r2, #0
 8002206:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002208:	4813      	ldr	r0, [pc, #76]	@ (8002258 <MX_TIM5_Init+0x94>)
 800220a:	f001 ffe6 	bl	80041da <HAL_TIM_Base_Init>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002214:	f000 f92e 	bl	8002474 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002218:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800221c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800221e:	f107 0308 	add.w	r3, r7, #8
 8002222:	4619      	mov	r1, r3
 8002224:	480c      	ldr	r0, [pc, #48]	@ (8002258 <MX_TIM5_Init+0x94>)
 8002226:	f002 fa4d 	bl	80046c4 <HAL_TIM_ConfigClockSource>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002230:	f000 f920 	bl	8002474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002234:	2300      	movs	r3, #0
 8002236:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002238:	2300      	movs	r3, #0
 800223a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800223c:	463b      	mov	r3, r7
 800223e:	4619      	mov	r1, r3
 8002240:	4805      	ldr	r0, [pc, #20]	@ (8002258 <MX_TIM5_Init+0x94>)
 8002242:	f002 fddf 	bl	8004e04 <HAL_TIMEx_MasterConfigSynchronization>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800224c:	f000 f912 	bl	8002474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002250:	bf00      	nop
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	20000730 	.word	0x20000730
 800225c:	40000c00 	.word	0x40000c00

08002260 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002264:	4b11      	ldr	r3, [pc, #68]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 8002266:	4a12      	ldr	r2, [pc, #72]	@ (80022b0 <MX_USART1_UART_Init+0x50>)
 8002268:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800226a:	4b10      	ldr	r3, [pc, #64]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 800226c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002270:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002272:	4b0e      	ldr	r3, [pc, #56]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 8002274:	2200      	movs	r2, #0
 8002276:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002278:	4b0c      	ldr	r3, [pc, #48]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 800227a:	2200      	movs	r2, #0
 800227c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800227e:	4b0b      	ldr	r3, [pc, #44]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 8002280:	2200      	movs	r2, #0
 8002282:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002284:	4b09      	ldr	r3, [pc, #36]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 8002286:	220c      	movs	r2, #12
 8002288:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800228a:	4b08      	ldr	r3, [pc, #32]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 800228c:	2200      	movs	r2, #0
 800228e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002290:	4b06      	ldr	r3, [pc, #24]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 8002292:	2200      	movs	r2, #0
 8002294:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002296:	4805      	ldr	r0, [pc, #20]	@ (80022ac <MX_USART1_UART_Init+0x4c>)
 8002298:	f002 fe74 	bl	8004f84 <HAL_UART_Init>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80022a2:	f000 f8e7 	bl	8002474 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20000778 	.word	0x20000778
 80022b0:	40011000 	.word	0x40011000

080022b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022b8:	4b11      	ldr	r3, [pc, #68]	@ (8002300 <MX_USART2_UART_Init+0x4c>)
 80022ba:	4a12      	ldr	r2, [pc, #72]	@ (8002304 <MX_USART2_UART_Init+0x50>)
 80022bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022be:	4b10      	ldr	r3, [pc, #64]	@ (8002300 <MX_USART2_UART_Init+0x4c>)
 80022c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002300 <MX_USART2_UART_Init+0x4c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002300 <MX_USART2_UART_Init+0x4c>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002300 <MX_USART2_UART_Init+0x4c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022d8:	4b09      	ldr	r3, [pc, #36]	@ (8002300 <MX_USART2_UART_Init+0x4c>)
 80022da:	220c      	movs	r2, #12
 80022dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80022de:	4b08      	ldr	r3, [pc, #32]	@ (8002300 <MX_USART2_UART_Init+0x4c>)
 80022e0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80022e4:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022e6:	4b06      	ldr	r3, [pc, #24]	@ (8002300 <MX_USART2_UART_Init+0x4c>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022ec:	4804      	ldr	r0, [pc, #16]	@ (8002300 <MX_USART2_UART_Init+0x4c>)
 80022ee:	f002 fe49 	bl	8004f84 <HAL_UART_Init>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 80022f8:	f000 f8bc 	bl	8002474 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022fc:	bf00      	nop
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	200007c0 	.word	0x200007c0
 8002304:	40004400 	.word	0x40004400

08002308 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b08a      	sub	sp, #40	@ 0x28
 800230c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800230e:	f107 0314 	add.w	r3, r7, #20
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	605a      	str	r2, [r3, #4]
 8002318:	609a      	str	r2, [r3, #8]
 800231a:	60da      	str	r2, [r3, #12]
 800231c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	4b50      	ldr	r3, [pc, #320]	@ (8002464 <MX_GPIO_Init+0x15c>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	4a4f      	ldr	r2, [pc, #316]	@ (8002464 <MX_GPIO_Init+0x15c>)
 8002328:	f043 0304 	orr.w	r3, r3, #4
 800232c:	6313      	str	r3, [r2, #48]	@ 0x30
 800232e:	4b4d      	ldr	r3, [pc, #308]	@ (8002464 <MX_GPIO_Init+0x15c>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002332:	f003 0304 	and.w	r3, r3, #4
 8002336:	613b      	str	r3, [r7, #16]
 8002338:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
 800233e:	4b49      	ldr	r3, [pc, #292]	@ (8002464 <MX_GPIO_Init+0x15c>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	4a48      	ldr	r2, [pc, #288]	@ (8002464 <MX_GPIO_Init+0x15c>)
 8002344:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002348:	6313      	str	r3, [r2, #48]	@ 0x30
 800234a:	4b46      	ldr	r3, [pc, #280]	@ (8002464 <MX_GPIO_Init+0x15c>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	60bb      	str	r3, [r7, #8]
 800235a:	4b42      	ldr	r3, [pc, #264]	@ (8002464 <MX_GPIO_Init+0x15c>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235e:	4a41      	ldr	r2, [pc, #260]	@ (8002464 <MX_GPIO_Init+0x15c>)
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	6313      	str	r3, [r2, #48]	@ 0x30
 8002366:	4b3f      	ldr	r3, [pc, #252]	@ (8002464 <MX_GPIO_Init+0x15c>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	60bb      	str	r3, [r7, #8]
 8002370:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002372:	2300      	movs	r3, #0
 8002374:	607b      	str	r3, [r7, #4]
 8002376:	4b3b      	ldr	r3, [pc, #236]	@ (8002464 <MX_GPIO_Init+0x15c>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237a:	4a3a      	ldr	r2, [pc, #232]	@ (8002464 <MX_GPIO_Init+0x15c>)
 800237c:	f043 0302 	orr.w	r3, r3, #2
 8002380:	6313      	str	r3, [r2, #48]	@ 0x30
 8002382:	4b38      	ldr	r3, [pc, #224]	@ (8002464 <MX_GPIO_Init+0x15c>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	607b      	str	r3, [r7, #4]
 800238c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TRIG5_Pin|TRIG1_Pin|D9_Pin|RST_Pin, GPIO_PIN_RESET);
 800238e:	2200      	movs	r2, #0
 8002390:	f640 01c1 	movw	r1, #2241	@ 0x8c1
 8002394:	4834      	ldr	r0, [pc, #208]	@ (8002468 <MX_GPIO_Init+0x160>)
 8002396:	f001 f9e5 	bl	8003764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|D11_Pin|D8_Pin|D2_Pin
 800239a:	2200      	movs	r2, #0
 800239c:	f44f 51b5 	mov.w	r1, #5792	@ 0x16a0
 80023a0:	4832      	ldr	r0, [pc, #200]	@ (800246c <MX_GPIO_Init+0x164>)
 80023a2:	f001 f9df 	bl	8003764 <HAL_GPIO_WritePin>
                          |TRIG4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TRIG2_Pin|D6_Pin|TRIG3_Pin|D3_Pin
 80023a6:	2200      	movs	r2, #0
 80023a8:	f248 713c 	movw	r1, #34620	@ 0x873c
 80023ac:	4830      	ldr	r0, [pc, #192]	@ (8002470 <MX_GPIO_Init+0x168>)
 80023ae:	f001 f9d9 	bl	8003764 <HAL_GPIO_WritePin>
                          |D5_Pin|D4_Pin|DC_Pin|CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80023b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80023b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023b8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80023bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023be:	2300      	movs	r3, #0
 80023c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023c2:	f107 0314 	add.w	r3, r7, #20
 80023c6:	4619      	mov	r1, r3
 80023c8:	4827      	ldr	r0, [pc, #156]	@ (8002468 <MX_GPIO_Init+0x160>)
 80023ca:	f001 f82f 	bl	800342c <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG5_Pin TRIG1_Pin D9_Pin RST_Pin */
  GPIO_InitStruct.Pin = TRIG5_Pin|TRIG1_Pin|D9_Pin|RST_Pin;
 80023ce:	f640 03c1 	movw	r3, #2241	@ 0x8c1
 80023d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d4:	2301      	movs	r3, #1
 80023d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023dc:	2300      	movs	r3, #0
 80023de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023e0:	f107 0314 	add.w	r3, r7, #20
 80023e4:	4619      	mov	r1, r3
 80023e6:	4820      	ldr	r0, [pc, #128]	@ (8002468 <MX_GPIO_Init+0x160>)
 80023e8:	f001 f820 	bl	800342c <HAL_GPIO_Init>

  /*Configure GPIO pins : ECHO5_Pin ECHO1_Pin */
  GPIO_InitStruct.Pin = ECHO5_Pin|ECHO1_Pin;
 80023ec:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80023f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023f2:	2300      	movs	r3, #0
 80023f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f6:	2300      	movs	r3, #0
 80023f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023fa:	f107 0314 	add.w	r3, r7, #20
 80023fe:	4619      	mov	r1, r3
 8002400:	4819      	ldr	r0, [pc, #100]	@ (8002468 <MX_GPIO_Init+0x160>)
 8002402:	f001 f813 	bl	800342c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin D11_Pin D8_Pin D2_Pin
                           TRIG4_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|D11_Pin|D8_Pin|D2_Pin
 8002406:	f44f 53b5 	mov.w	r3, #5792	@ 0x16a0
 800240a:	617b      	str	r3, [r7, #20]
                          |TRIG4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800240c:	2301      	movs	r3, #1
 800240e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002414:	2300      	movs	r3, #0
 8002416:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002418:	f107 0314 	add.w	r3, r7, #20
 800241c:	4619      	mov	r1, r3
 800241e:	4813      	ldr	r0, [pc, #76]	@ (800246c <MX_GPIO_Init+0x164>)
 8002420:	f001 f804 	bl	800342c <HAL_GPIO_Init>

  /*Configure GPIO pins : ECHO2_Pin ECHO4_Pin ECHO3_Pin */
  GPIO_InitStruct.Pin = ECHO2_Pin|ECHO4_Pin|ECHO3_Pin;
 8002424:	f245 0302 	movw	r3, #20482	@ 0x5002
 8002428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800242a:	2300      	movs	r3, #0
 800242c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242e:	2300      	movs	r3, #0
 8002430:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002432:	f107 0314 	add.w	r3, r7, #20
 8002436:	4619      	mov	r1, r3
 8002438:	480d      	ldr	r0, [pc, #52]	@ (8002470 <MX_GPIO_Init+0x168>)
 800243a:	f000 fff7 	bl	800342c <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG2_Pin D6_Pin TRIG3_Pin D3_Pin
                           D5_Pin D4_Pin DC_Pin CS_Pin */
  GPIO_InitStruct.Pin = TRIG2_Pin|D6_Pin|TRIG3_Pin|D3_Pin
 800243e:	f248 733c 	movw	r3, #34620	@ 0x873c
 8002442:	617b      	str	r3, [r7, #20]
                          |D5_Pin|D4_Pin|DC_Pin|CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002444:	2301      	movs	r3, #1
 8002446:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002448:	2300      	movs	r3, #0
 800244a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244c:	2300      	movs	r3, #0
 800244e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002450:	f107 0314 	add.w	r3, r7, #20
 8002454:	4619      	mov	r1, r3
 8002456:	4806      	ldr	r0, [pc, #24]	@ (8002470 <MX_GPIO_Init+0x168>)
 8002458:	f000 ffe8 	bl	800342c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800245c:	bf00      	nop
 800245e:	3728      	adds	r7, #40	@ 0x28
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	40023800 	.word	0x40023800
 8002468:	40020800 	.word	0x40020800
 800246c:	40020000 	.word	0x40020000
 8002470:	40020400 	.word	0x40020400

08002474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002478:	b672      	cpsid	i
}
 800247a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800247c:	bf00      	nop
 800247e:	e7fd      	b.n	800247c <Error_Handler+0x8>

08002480 <__io_putchar>:
//extern ADC_HandleTypeDef hadc1;
extern UART_HandleTypeDef huart2;
extern TIM_HandleTypeDef htim2;

int __io_putchar(int ch)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
   HAL_UART_Transmit(&huart2, &ch, 1, 10);
 8002488:	1d39      	adds	r1, r7, #4
 800248a:	230a      	movs	r3, #10
 800248c:	2201      	movs	r2, #1
 800248e:	4804      	ldr	r0, [pc, #16]	@ (80024a0 <__io_putchar+0x20>)
 8002490:	f002 fdc8 	bl	8005024 <HAL_UART_Transmit>
   return ch;
 8002494:	687b      	ldr	r3, [r7, #4]
}
 8002496:	4618      	mov	r0, r3
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	200007c0 	.word	0x200007c0

080024a4 <ProgramStart>:
{

   while(*s) (*s != '\r') ? __io_putchar(*s++) : (__io_putchar(*s++), __io_putchar('\n'));         //enable Enter key
}

void ProgramStart(){
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
   printf("\033[2J");   // screen clear
 80024a8:	4808      	ldr	r0, [pc, #32]	@ (80024cc <ProgramStart+0x28>)
 80024aa:	f004 fadb 	bl	8006a64 <iprintf>
   printf("\033[1;1H");   // Move cursor pos to (1,1)
 80024ae:	4808      	ldr	r0, [pc, #32]	@ (80024d0 <ProgramStart+0x2c>)
 80024b0:	f004 fad8 	bl	8006a64 <iprintf>
   printf("Program Started ");
 80024b4:	4807      	ldr	r0, [pc, #28]	@ (80024d4 <ProgramStart+0x30>)
 80024b6:	f004 fad5 	bl	8006a64 <iprintf>
   Wait(1);
 80024ba:	2001      	movs	r0, #1
 80024bc:	f000 f80c 	bl	80024d8 <Wait>
   printf("\033[2J");   // screen clear
 80024c0:	4802      	ldr	r0, [pc, #8]	@ (80024cc <ProgramStart+0x28>)
 80024c2:	f004 facf 	bl	8006a64 <iprintf>
}
 80024c6:	bf00      	nop
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	08008aa4 	.word	0x08008aa4
 80024d0:	08008aac 	.word	0x08008aac
 80024d4:	08008ab4 	.word	0x08008ab4

080024d8 <Wait>:

void Wait(int o)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
	   printf("Press Blue button to continue\r\n");
 80024e0:	4808      	ldr	r0, [pc, #32]	@ (8002504 <Wait+0x2c>)
 80024e2:	f004 fb27 	bl	8006b34 <puts>
	   while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin));  // (B1 == 0) if pressed
 80024e6:	bf00      	nop
 80024e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80024ec:	4806      	ldr	r0, [pc, #24]	@ (8002508 <Wait+0x30>)
 80024ee:	f001 f921 	bl	8003734 <HAL_GPIO_ReadPin>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d1f7      	bne.n	80024e8 <Wait+0x10>

}
 80024f8:	bf00      	nop
 80024fa:	bf00      	nop
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	08008ac8 	.word	0x08008ac8
 8002508:	40020800 	.word	0x40020800

0800250c <usDelay>:


void usDelay(int us) // micro-second based Delay
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
	volatile uint32_t t1 = htim2.Instance->CNT;
 8002514:	4b09      	ldr	r3, [pc, #36]	@ (800253c <usDelay+0x30>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800251a:	60fb      	str	r3, [r7, #12]
	while((htim2.Instance->CNT -t1) < us);
 800251c:	bf00      	nop
 800251e:	4b07      	ldr	r3, [pc, #28]	@ (800253c <usDelay+0x30>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	1ad2      	subs	r2, r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	429a      	cmp	r2, r3
 800252c:	d3f7      	bcc.n	800251e <usDelay+0x12>
}
 800252e:	bf00      	nop
 8002530:	bf00      	nop
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr
 800253c:	200006a0 	.word	0x200006a0

08002540 <usDist1>:

double usDist1()
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, 0);
 8002546:	2200      	movs	r2, #0
 8002548:	2140      	movs	r1, #64	@ 0x40
 800254a:	4829      	ldr	r0, [pc, #164]	@ (80025f0 <usDist1+0xb0>)
 800254c:	f001 f90a 	bl	8003764 <HAL_GPIO_WritePin>
	usDelay(10);
 8002550:	200a      	movs	r0, #10
 8002552:	f7ff ffdb 	bl	800250c <usDelay>
	HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, 1);
 8002556:	2201      	movs	r2, #1
 8002558:	2140      	movs	r1, #64	@ 0x40
 800255a:	4825      	ldr	r0, [pc, #148]	@ (80025f0 <usDist1+0xb0>)
 800255c:	f001 f902 	bl	8003764 <HAL_GPIO_WritePin>
	usDelay(10);
 8002560:	200a      	movs	r0, #10
 8002562:	f7ff ffd3 	bl	800250c <usDelay>
	HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, 0);
 8002566:	2200      	movs	r2, #0
 8002568:	2140      	movs	r1, #64	@ 0x40
 800256a:	4821      	ldr	r0, [pc, #132]	@ (80025f0 <usDist1+0xb0>)
 800256c:	f001 f8fa 	bl	8003764 <HAL_GPIO_WritePin>
	//	Wait for burst
	usDelay(200);
 8002570:	20c8      	movs	r0, #200	@ 0xc8
 8002572:	f7ff ffcb 	bl	800250c <usDelay>
	//	Wait for Echo Low

	//	Start count
	while(HAL_GPIO_ReadPin(ECHO1_GPIO_Port, ECHO1_Pin) != 1);
 8002576:	bf00      	nop
 8002578:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800257c:	481c      	ldr	r0, [pc, #112]	@ (80025f0 <usDist1+0xb0>)
 800257e:	f001 f8d9 	bl	8003734 <HAL_GPIO_ReadPin>
 8002582:	4603      	mov	r3, r0
 8002584:	2b01      	cmp	r3, #1
 8002586:	d1f7      	bne.n	8002578 <usDist1+0x38>
	volatile uint32_t t1 = htim2.Instance->CNT;
 8002588:	4b1a      	ldr	r3, [pc, #104]	@ (80025f4 <usDist1+0xb4>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800258e:	607b      	str	r3, [r7, #4]
	while(HAL_GPIO_ReadPin(ECHO1_GPIO_Port, ECHO1_Pin) != 0);
 8002590:	bf00      	nop
 8002592:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002596:	4816      	ldr	r0, [pc, #88]	@ (80025f0 <usDist1+0xb0>)
 8002598:	f001 f8cc 	bl	8003734 <HAL_GPIO_ReadPin>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1f7      	bne.n	8002592 <usDist1+0x52>
	volatile uint32_t t2 = htim2.Instance->CNT;
 80025a2:	4b14      	ldr	r3, [pc, #80]	@ (80025f4 <usDist1+0xb4>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a8:	603b      	str	r3, [r7, #0]

	int dt = t2 - t1;	//	micro-second sonic speed
 80025aa:	683a      	ldr	r2, [r7, #0]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	617b      	str	r3, [r7, #20]
	usDelay(60000);	//	minimum delay for next time
 80025b2:	f64e 2060 	movw	r0, #60000	@ 0xea60
 80025b6:	f7ff ffa9 	bl	800250c <usDelay>

	double Dist = 0.0001715 * dt;
 80025ba:	6978      	ldr	r0, [r7, #20]
 80025bc:	f7fd ffba 	bl	8000534 <__aeabi_i2d>
 80025c0:	a309      	add	r3, pc, #36	@ (adr r3, 80025e8 <usDist1+0xa8>)
 80025c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c6:	f7fe f81f 	bl	8000608 <__aeabi_dmul>
 80025ca:	4602      	mov	r2, r0
 80025cc:	460b      	mov	r3, r1
 80025ce:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return Dist;
 80025d2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025d6:	ec43 2b17 	vmov	d7, r2, r3
}
 80025da:	eeb0 0a47 	vmov.f32	s0, s14
 80025de:	eef0 0a67 	vmov.f32	s1, s15
 80025e2:	3718      	adds	r7, #24
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	c853c148 	.word	0xc853c148
 80025ec:	3f267a95 	.word	0x3f267a95
 80025f0:	40020800 	.word	0x40020800
 80025f4:	200006a0 	.word	0x200006a0

080025f8 <usDist2>:

double usDist2()
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG2_GPIO_Port, TRIG2_Pin, 0);
 80025fe:	2200      	movs	r2, #0
 8002600:	2104      	movs	r1, #4
 8002602:	4829      	ldr	r0, [pc, #164]	@ (80026a8 <usDist2+0xb0>)
 8002604:	f001 f8ae 	bl	8003764 <HAL_GPIO_WritePin>
	usDelay(10);
 8002608:	200a      	movs	r0, #10
 800260a:	f7ff ff7f 	bl	800250c <usDelay>
	HAL_GPIO_WritePin(TRIG2_GPIO_Port, TRIG2_Pin, 1);
 800260e:	2201      	movs	r2, #1
 8002610:	2104      	movs	r1, #4
 8002612:	4825      	ldr	r0, [pc, #148]	@ (80026a8 <usDist2+0xb0>)
 8002614:	f001 f8a6 	bl	8003764 <HAL_GPIO_WritePin>
	usDelay(10);
 8002618:	200a      	movs	r0, #10
 800261a:	f7ff ff77 	bl	800250c <usDelay>
	HAL_GPIO_WritePin(TRIG2_GPIO_Port, TRIG2_Pin, 0);
 800261e:	2200      	movs	r2, #0
 8002620:	2104      	movs	r1, #4
 8002622:	4821      	ldr	r0, [pc, #132]	@ (80026a8 <usDist2+0xb0>)
 8002624:	f001 f89e 	bl	8003764 <HAL_GPIO_WritePin>
	//	Wait for burst
	usDelay(200);
 8002628:	20c8      	movs	r0, #200	@ 0xc8
 800262a:	f7ff ff6f 	bl	800250c <usDelay>
	//	Wait for Echo Low

	//	Start count
	while(HAL_GPIO_ReadPin(ECHO2_GPIO_Port, ECHO2_Pin) != 1);
 800262e:	bf00      	nop
 8002630:	2102      	movs	r1, #2
 8002632:	481d      	ldr	r0, [pc, #116]	@ (80026a8 <usDist2+0xb0>)
 8002634:	f001 f87e 	bl	8003734 <HAL_GPIO_ReadPin>
 8002638:	4603      	mov	r3, r0
 800263a:	2b01      	cmp	r3, #1
 800263c:	d1f8      	bne.n	8002630 <usDist2+0x38>
	volatile uint32_t t1 = htim2.Instance->CNT;
 800263e:	4b1b      	ldr	r3, [pc, #108]	@ (80026ac <usDist2+0xb4>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002644:	607b      	str	r3, [r7, #4]
	while(HAL_GPIO_ReadPin(ECHO2_GPIO_Port, ECHO2_Pin) != 0);
 8002646:	bf00      	nop
 8002648:	2102      	movs	r1, #2
 800264a:	4817      	ldr	r0, [pc, #92]	@ (80026a8 <usDist2+0xb0>)
 800264c:	f001 f872 	bl	8003734 <HAL_GPIO_ReadPin>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1f8      	bne.n	8002648 <usDist2+0x50>
	volatile uint32_t t2 = htim2.Instance->CNT;
 8002656:	4b15      	ldr	r3, [pc, #84]	@ (80026ac <usDist2+0xb4>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800265c:	603b      	str	r3, [r7, #0]

	int dt = t2 - t1;	//	micro-second sonic speed
 800265e:	683a      	ldr	r2, [r7, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	617b      	str	r3, [r7, #20]
	usDelay(60000);	//	minimum delay for next time
 8002666:	f64e 2060 	movw	r0, #60000	@ 0xea60
 800266a:	f7ff ff4f 	bl	800250c <usDelay>

	double Dist = 0.0001715 * dt;
 800266e:	6978      	ldr	r0, [r7, #20]
 8002670:	f7fd ff60 	bl	8000534 <__aeabi_i2d>
 8002674:	a30a      	add	r3, pc, #40	@ (adr r3, 80026a0 <usDist2+0xa8>)
 8002676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800267a:	f7fd ffc5 	bl	8000608 <__aeabi_dmul>
 800267e:	4602      	mov	r2, r0
 8002680:	460b      	mov	r3, r1
 8002682:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return Dist;
 8002686:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800268a:	ec43 2b17 	vmov	d7, r2, r3
}
 800268e:	eeb0 0a47 	vmov.f32	s0, s14
 8002692:	eef0 0a67 	vmov.f32	s1, s15
 8002696:	3718      	adds	r7, #24
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	f3af 8000 	nop.w
 80026a0:	c853c148 	.word	0xc853c148
 80026a4:	3f267a95 	.word	0x3f267a95
 80026a8:	40020400 	.word	0x40020400
 80026ac:	200006a0 	.word	0x200006a0

080026b0 <usDist3>:

double usDist3()
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(TRIG3_GPIO_Port, TRIG3_Pin, 0);
 80026b6:	2200      	movs	r2, #0
 80026b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026bc:	482a      	ldr	r0, [pc, #168]	@ (8002768 <usDist3+0xb8>)
 80026be:	f001 f851 	bl	8003764 <HAL_GPIO_WritePin>
	usDelay(10);
 80026c2:	200a      	movs	r0, #10
 80026c4:	f7ff ff22 	bl	800250c <usDelay>
	HAL_GPIO_WritePin(TRIG3_GPIO_Port, TRIG3_Pin, 1);
 80026c8:	2201      	movs	r2, #1
 80026ca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026ce:	4826      	ldr	r0, [pc, #152]	@ (8002768 <usDist3+0xb8>)
 80026d0:	f001 f848 	bl	8003764 <HAL_GPIO_WritePin>
	usDelay(10);
 80026d4:	200a      	movs	r0, #10
 80026d6:	f7ff ff19 	bl	800250c <usDelay>
	HAL_GPIO_WritePin(TRIG3_GPIO_Port, TRIG3_Pin, 0);
 80026da:	2200      	movs	r2, #0
 80026dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026e0:	4821      	ldr	r0, [pc, #132]	@ (8002768 <usDist3+0xb8>)
 80026e2:	f001 f83f 	bl	8003764 <HAL_GPIO_WritePin>
	//	Wait for burst
	usDelay(200);
 80026e6:	20c8      	movs	r0, #200	@ 0xc8
 80026e8:	f7ff ff10 	bl	800250c <usDelay>
	//	Wait for Echo Low

	//	Start count
	while(HAL_GPIO_ReadPin(ECHO3_GPIO_Port, ECHO3_Pin) != 1);
 80026ec:	bf00      	nop
 80026ee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80026f2:	481d      	ldr	r0, [pc, #116]	@ (8002768 <usDist3+0xb8>)
 80026f4:	f001 f81e 	bl	8003734 <HAL_GPIO_ReadPin>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d1f7      	bne.n	80026ee <usDist3+0x3e>
	volatile uint32_t t1 = htim2.Instance->CNT;
 80026fe:	4b1b      	ldr	r3, [pc, #108]	@ (800276c <usDist3+0xbc>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002704:	607b      	str	r3, [r7, #4]
	while(HAL_GPIO_ReadPin(ECHO3_GPIO_Port, ECHO3_Pin) != 0);
 8002706:	bf00      	nop
 8002708:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800270c:	4816      	ldr	r0, [pc, #88]	@ (8002768 <usDist3+0xb8>)
 800270e:	f001 f811 	bl	8003734 <HAL_GPIO_ReadPin>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1f7      	bne.n	8002708 <usDist3+0x58>
	volatile uint32_t t2 = htim2.Instance->CNT;
 8002718:	4b14      	ldr	r3, [pc, #80]	@ (800276c <usDist3+0xbc>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800271e:	603b      	str	r3, [r7, #0]

	int dt = t2 - t1;	//	micro-second sonic speed
 8002720:	683a      	ldr	r2, [r7, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	617b      	str	r3, [r7, #20]
	usDelay(60000);	//	minimum delay for next time
 8002728:	f64e 2060 	movw	r0, #60000	@ 0xea60
 800272c:	f7ff feee 	bl	800250c <usDelay>
	double Dist = 0.0001715 * dt;
 8002730:	6978      	ldr	r0, [r7, #20]
 8002732:	f7fd feff 	bl	8000534 <__aeabi_i2d>
 8002736:	a30a      	add	r3, pc, #40	@ (adr r3, 8002760 <usDist3+0xb0>)
 8002738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800273c:	f7fd ff64 	bl	8000608 <__aeabi_dmul>
 8002740:	4602      	mov	r2, r0
 8002742:	460b      	mov	r3, r1
 8002744:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return Dist;
 8002748:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800274c:	ec43 2b17 	vmov	d7, r2, r3
}
 8002750:	eeb0 0a47 	vmov.f32	s0, s14
 8002754:	eef0 0a67 	vmov.f32	s1, s15
 8002758:	3718      	adds	r7, #24
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	c853c148 	.word	0xc853c148
 8002764:	3f267a95 	.word	0x3f267a95
 8002768:	40020400 	.word	0x40020400
 800276c:	200006a0 	.word	0x200006a0

08002770 <usDist4>:

double usDist4()
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(TRIG4_GPIO_Port, TRIG4_Pin, 0);
 8002776:	2200      	movs	r2, #0
 8002778:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800277c:	482a      	ldr	r0, [pc, #168]	@ (8002828 <usDist4+0xb8>)
 800277e:	f000 fff1 	bl	8003764 <HAL_GPIO_WritePin>
	usDelay(10);
 8002782:	200a      	movs	r0, #10
 8002784:	f7ff fec2 	bl	800250c <usDelay>
	HAL_GPIO_WritePin(TRIG4_GPIO_Port, TRIG4_Pin, 1);
 8002788:	2201      	movs	r2, #1
 800278a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800278e:	4826      	ldr	r0, [pc, #152]	@ (8002828 <usDist4+0xb8>)
 8002790:	f000 ffe8 	bl	8003764 <HAL_GPIO_WritePin>
	usDelay(10);
 8002794:	200a      	movs	r0, #10
 8002796:	f7ff feb9 	bl	800250c <usDelay>
	HAL_GPIO_WritePin(TRIG4_GPIO_Port, TRIG4_Pin, 0);
 800279a:	2200      	movs	r2, #0
 800279c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027a0:	4821      	ldr	r0, [pc, #132]	@ (8002828 <usDist4+0xb8>)
 80027a2:	f000 ffdf 	bl	8003764 <HAL_GPIO_WritePin>
	//	Wait for burst
	usDelay(200);
 80027a6:	20c8      	movs	r0, #200	@ 0xc8
 80027a8:	f7ff feb0 	bl	800250c <usDelay>
	//	Wait for Echo Low

	//	Start count
	while(HAL_GPIO_ReadPin(ECHO4_GPIO_Port, ECHO4_Pin) != 1);
 80027ac:	bf00      	nop
 80027ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027b2:	481e      	ldr	r0, [pc, #120]	@ (800282c <usDist4+0xbc>)
 80027b4:	f000 ffbe 	bl	8003734 <HAL_GPIO_ReadPin>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d1f7      	bne.n	80027ae <usDist4+0x3e>
	volatile uint32_t t1 = htim2.Instance->CNT;
 80027be:	4b1c      	ldr	r3, [pc, #112]	@ (8002830 <usDist4+0xc0>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c4:	607b      	str	r3, [r7, #4]
	while(HAL_GPIO_ReadPin(ECHO4_GPIO_Port, ECHO4_Pin) != 0);
 80027c6:	bf00      	nop
 80027c8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027cc:	4817      	ldr	r0, [pc, #92]	@ (800282c <usDist4+0xbc>)
 80027ce:	f000 ffb1 	bl	8003734 <HAL_GPIO_ReadPin>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1f7      	bne.n	80027c8 <usDist4+0x58>
	volatile uint32_t t2 = htim2.Instance->CNT;
 80027d8:	4b15      	ldr	r3, [pc, #84]	@ (8002830 <usDist4+0xc0>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027de:	603b      	str	r3, [r7, #0]

	int dt = t2 - t1;	//	micro-second sonic speed
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	617b      	str	r3, [r7, #20]
	usDelay(60000);	//	minimum delay for next time
 80027e8:	f64e 2060 	movw	r0, #60000	@ 0xea60
 80027ec:	f7ff fe8e 	bl	800250c <usDelay>
	double Dist = 0.0001715 * dt;
 80027f0:	6978      	ldr	r0, [r7, #20]
 80027f2:	f7fd fe9f 	bl	8000534 <__aeabi_i2d>
 80027f6:	a30a      	add	r3, pc, #40	@ (adr r3, 8002820 <usDist4+0xb0>)
 80027f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027fc:	f7fd ff04 	bl	8000608 <__aeabi_dmul>
 8002800:	4602      	mov	r2, r0
 8002802:	460b      	mov	r3, r1
 8002804:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return Dist;
 8002808:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800280c:	ec43 2b17 	vmov	d7, r2, r3
}
 8002810:	eeb0 0a47 	vmov.f32	s0, s14
 8002814:	eef0 0a67 	vmov.f32	s1, s15
 8002818:	3718      	adds	r7, #24
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	c853c148 	.word	0xc853c148
 8002824:	3f267a95 	.word	0x3f267a95
 8002828:	40020000 	.word	0x40020000
 800282c:	40020400 	.word	0x40020400
 8002830:	200006a0 	.word	0x200006a0
 8002834:	00000000 	.word	0x00000000

08002838 <usDist5>:

double usDist5()
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(TRIG5_GPIO_Port, TRIG5_Pin, 0);
 800283e:	2200      	movs	r2, #0
 8002840:	2101      	movs	r1, #1
 8002842:	4829      	ldr	r0, [pc, #164]	@ (80028e8 <usDist5+0xb0>)
 8002844:	f000 ff8e 	bl	8003764 <HAL_GPIO_WritePin>
	usDelay(10);
 8002848:	200a      	movs	r0, #10
 800284a:	f7ff fe5f 	bl	800250c <usDelay>
	HAL_GPIO_WritePin(TRIG5_GPIO_Port, TRIG5_Pin, 1);
 800284e:	2201      	movs	r2, #1
 8002850:	2101      	movs	r1, #1
 8002852:	4825      	ldr	r0, [pc, #148]	@ (80028e8 <usDist5+0xb0>)
 8002854:	f000 ff86 	bl	8003764 <HAL_GPIO_WritePin>
	usDelay(10);
 8002858:	200a      	movs	r0, #10
 800285a:	f7ff fe57 	bl	800250c <usDelay>
	HAL_GPIO_WritePin(TRIG5_GPIO_Port, TRIG5_Pin, 0);
 800285e:	2200      	movs	r2, #0
 8002860:	2101      	movs	r1, #1
 8002862:	4821      	ldr	r0, [pc, #132]	@ (80028e8 <usDist5+0xb0>)
 8002864:	f000 ff7e 	bl	8003764 <HAL_GPIO_WritePin>
	//	Wait for burst
	usDelay(200);
 8002868:	20c8      	movs	r0, #200	@ 0xc8
 800286a:	f7ff fe4f 	bl	800250c <usDelay>
	//	Wait for Echo Low

	//	Start count
	while(HAL_GPIO_ReadPin(ECHO5_GPIO_Port, ECHO5_Pin) != 1);
 800286e:	bf00      	nop
 8002870:	2102      	movs	r1, #2
 8002872:	481d      	ldr	r0, [pc, #116]	@ (80028e8 <usDist5+0xb0>)
 8002874:	f000 ff5e 	bl	8003734 <HAL_GPIO_ReadPin>
 8002878:	4603      	mov	r3, r0
 800287a:	2b01      	cmp	r3, #1
 800287c:	d1f8      	bne.n	8002870 <usDist5+0x38>
	volatile uint32_t t1 = htim2.Instance->CNT;
 800287e:	4b1b      	ldr	r3, [pc, #108]	@ (80028ec <usDist5+0xb4>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002884:	607b      	str	r3, [r7, #4]
	while(HAL_GPIO_ReadPin(ECHO5_GPIO_Port, ECHO5_Pin) != 0);
 8002886:	bf00      	nop
 8002888:	2102      	movs	r1, #2
 800288a:	4817      	ldr	r0, [pc, #92]	@ (80028e8 <usDist5+0xb0>)
 800288c:	f000 ff52 	bl	8003734 <HAL_GPIO_ReadPin>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d1f8      	bne.n	8002888 <usDist5+0x50>
	volatile uint32_t t2 = htim2.Instance->CNT;
 8002896:	4b15      	ldr	r3, [pc, #84]	@ (80028ec <usDist5+0xb4>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289c:	603b      	str	r3, [r7, #0]

	int dt = t2 - t1;	//	micro-second sonic speed
 800289e:	683a      	ldr	r2, [r7, #0]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	617b      	str	r3, [r7, #20]
	usDelay(60000);	//	minimum delay for next time
 80028a6:	f64e 2060 	movw	r0, #60000	@ 0xea60
 80028aa:	f7ff fe2f 	bl	800250c <usDelay>
	double Dist = 0.0001715 * dt;
 80028ae:	6978      	ldr	r0, [r7, #20]
 80028b0:	f7fd fe40 	bl	8000534 <__aeabi_i2d>
 80028b4:	a30a      	add	r3, pc, #40	@ (adr r3, 80028e0 <usDist5+0xa8>)
 80028b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ba:	f7fd fea5 	bl	8000608 <__aeabi_dmul>
 80028be:	4602      	mov	r2, r0
 80028c0:	460b      	mov	r3, r1
 80028c2:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return Dist;
 80028c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028ca:	ec43 2b17 	vmov	d7, r2, r3
}
 80028ce:	eeb0 0a47 	vmov.f32	s0, s14
 80028d2:	eef0 0a67 	vmov.f32	s1, s15
 80028d6:	3718      	adds	r7, #24
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	f3af 8000 	nop.w
 80028e0:	c853c148 	.word	0xc853c148
 80028e4:	3f267a95 	.word	0x3f267a95
 80028e8:	40020800 	.word	0x40020800
 80028ec:	200006a0 	.word	0x200006a0

080028f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	607b      	str	r3, [r7, #4]
 80028fa:	4b10      	ldr	r3, [pc, #64]	@ (800293c <HAL_MspInit+0x4c>)
 80028fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028fe:	4a0f      	ldr	r2, [pc, #60]	@ (800293c <HAL_MspInit+0x4c>)
 8002900:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002904:	6453      	str	r3, [r2, #68]	@ 0x44
 8002906:	4b0d      	ldr	r3, [pc, #52]	@ (800293c <HAL_MspInit+0x4c>)
 8002908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800290a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002912:	2300      	movs	r3, #0
 8002914:	603b      	str	r3, [r7, #0]
 8002916:	4b09      	ldr	r3, [pc, #36]	@ (800293c <HAL_MspInit+0x4c>)
 8002918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291a:	4a08      	ldr	r2, [pc, #32]	@ (800293c <HAL_MspInit+0x4c>)
 800291c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002920:	6413      	str	r3, [r2, #64]	@ 0x40
 8002922:	4b06      	ldr	r3, [pc, #24]	@ (800293c <HAL_MspInit+0x4c>)
 8002924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002926:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800292a:	603b      	str	r3, [r7, #0]
 800292c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800292e:	2007      	movs	r0, #7
 8002930:	f000 fca8 	bl	8003284 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002934:	bf00      	nop
 8002936:	3708      	adds	r7, #8
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40023800 	.word	0x40023800

08002940 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b08a      	sub	sp, #40	@ 0x28
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002948:	f107 0314 	add.w	r3, r7, #20
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	605a      	str	r2, [r3, #4]
 8002952:	609a      	str	r2, [r3, #8]
 8002954:	60da      	str	r2, [r3, #12]
 8002956:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a28      	ldr	r2, [pc, #160]	@ (8002a00 <HAL_SPI_MspInit+0xc0>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d14a      	bne.n	80029f8 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002962:	2300      	movs	r3, #0
 8002964:	613b      	str	r3, [r7, #16]
 8002966:	4b27      	ldr	r3, [pc, #156]	@ (8002a04 <HAL_SPI_MspInit+0xc4>)
 8002968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296a:	4a26      	ldr	r2, [pc, #152]	@ (8002a04 <HAL_SPI_MspInit+0xc4>)
 800296c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002970:	6413      	str	r3, [r2, #64]	@ 0x40
 8002972:	4b24      	ldr	r3, [pc, #144]	@ (8002a04 <HAL_SPI_MspInit+0xc4>)
 8002974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800297a:	613b      	str	r3, [r7, #16]
 800297c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800297e:	2300      	movs	r3, #0
 8002980:	60fb      	str	r3, [r7, #12]
 8002982:	4b20      	ldr	r3, [pc, #128]	@ (8002a04 <HAL_SPI_MspInit+0xc4>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002986:	4a1f      	ldr	r2, [pc, #124]	@ (8002a04 <HAL_SPI_MspInit+0xc4>)
 8002988:	f043 0304 	orr.w	r3, r3, #4
 800298c:	6313      	str	r3, [r2, #48]	@ 0x30
 800298e:	4b1d      	ldr	r3, [pc, #116]	@ (8002a04 <HAL_SPI_MspInit+0xc4>)
 8002990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002992:	f003 0304 	and.w	r3, r3, #4
 8002996:	60fb      	str	r3, [r7, #12]
 8002998:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800299a:	2300      	movs	r3, #0
 800299c:	60bb      	str	r3, [r7, #8]
 800299e:	4b19      	ldr	r3, [pc, #100]	@ (8002a04 <HAL_SPI_MspInit+0xc4>)
 80029a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a2:	4a18      	ldr	r2, [pc, #96]	@ (8002a04 <HAL_SPI_MspInit+0xc4>)
 80029a4:	f043 0302 	orr.w	r3, r3, #2
 80029a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029aa:	4b16      	ldr	r3, [pc, #88]	@ (8002a04 <HAL_SPI_MspInit+0xc4>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	60bb      	str	r3, [r7, #8]
 80029b4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80029b6:	2308      	movs	r3, #8
 80029b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ba:	2302      	movs	r3, #2
 80029bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029be:	2300      	movs	r3, #0
 80029c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029c2:	2303      	movs	r3, #3
 80029c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029c6:	2305      	movs	r3, #5
 80029c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ca:	f107 0314 	add.w	r3, r7, #20
 80029ce:	4619      	mov	r1, r3
 80029d0:	480d      	ldr	r0, [pc, #52]	@ (8002a08 <HAL_SPI_MspInit+0xc8>)
 80029d2:	f000 fd2b 	bl	800342c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80029d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029dc:	2302      	movs	r3, #2
 80029de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e0:	2300      	movs	r3, #0
 80029e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029e4:	2303      	movs	r3, #3
 80029e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029e8:	2305      	movs	r3, #5
 80029ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ec:	f107 0314 	add.w	r3, r7, #20
 80029f0:	4619      	mov	r1, r3
 80029f2:	4806      	ldr	r0, [pc, #24]	@ (8002a0c <HAL_SPI_MspInit+0xcc>)
 80029f4:	f000 fd1a 	bl	800342c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80029f8:	bf00      	nop
 80029fa:	3728      	adds	r7, #40	@ 0x28
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	40003800 	.word	0x40003800
 8002a04:	40023800 	.word	0x40023800
 8002a08:	40020800 	.word	0x40020800
 8002a0c:	40020400 	.word	0x40020400

08002a10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b087      	sub	sp, #28
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a29      	ldr	r2, [pc, #164]	@ (8002ac4 <HAL_TIM_Base_MspInit+0xb4>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d10e      	bne.n	8002a40 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	617b      	str	r3, [r7, #20]
 8002a26:	4b28      	ldr	r3, [pc, #160]	@ (8002ac8 <HAL_TIM_Base_MspInit+0xb8>)
 8002a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a2a:	4a27      	ldr	r2, [pc, #156]	@ (8002ac8 <HAL_TIM_Base_MspInit+0xb8>)
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a32:	4b25      	ldr	r3, [pc, #148]	@ (8002ac8 <HAL_TIM_Base_MspInit+0xb8>)
 8002a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	617b      	str	r3, [r7, #20]
 8002a3c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002a3e:	e03a      	b.n	8002ab6 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a48:	d10e      	bne.n	8002a68 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	613b      	str	r3, [r7, #16]
 8002a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ac8 <HAL_TIM_Base_MspInit+0xb8>)
 8002a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a52:	4a1d      	ldr	r2, [pc, #116]	@ (8002ac8 <HAL_TIM_Base_MspInit+0xb8>)
 8002a54:	f043 0301 	orr.w	r3, r3, #1
 8002a58:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac8 <HAL_TIM_Base_MspInit+0xb8>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	613b      	str	r3, [r7, #16]
 8002a64:	693b      	ldr	r3, [r7, #16]
}
 8002a66:	e026      	b.n	8002ab6 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a17      	ldr	r2, [pc, #92]	@ (8002acc <HAL_TIM_Base_MspInit+0xbc>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d10e      	bne.n	8002a90 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	60fb      	str	r3, [r7, #12]
 8002a76:	4b14      	ldr	r3, [pc, #80]	@ (8002ac8 <HAL_TIM_Base_MspInit+0xb8>)
 8002a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7a:	4a13      	ldr	r2, [pc, #76]	@ (8002ac8 <HAL_TIM_Base_MspInit+0xb8>)
 8002a7c:	f043 0302 	orr.w	r3, r3, #2
 8002a80:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a82:	4b11      	ldr	r3, [pc, #68]	@ (8002ac8 <HAL_TIM_Base_MspInit+0xb8>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	60fb      	str	r3, [r7, #12]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
}
 8002a8e:	e012      	b.n	8002ab6 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM5)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a0e      	ldr	r2, [pc, #56]	@ (8002ad0 <HAL_TIM_Base_MspInit+0xc0>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d10d      	bne.n	8002ab6 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60bb      	str	r3, [r7, #8]
 8002a9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac8 <HAL_TIM_Base_MspInit+0xb8>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa2:	4a09      	ldr	r2, [pc, #36]	@ (8002ac8 <HAL_TIM_Base_MspInit+0xb8>)
 8002aa4:	f043 0308 	orr.w	r3, r3, #8
 8002aa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aaa:	4b07      	ldr	r3, [pc, #28]	@ (8002ac8 <HAL_TIM_Base_MspInit+0xb8>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aae:	f003 0308 	and.w	r3, r3, #8
 8002ab2:	60bb      	str	r3, [r7, #8]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
}
 8002ab6:	bf00      	nop
 8002ab8:	371c      	adds	r7, #28
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40010000 	.word	0x40010000
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	40000400 	.word	0x40000400
 8002ad0:	40000c00 	.word	0x40000c00

08002ad4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08a      	sub	sp, #40	@ 0x28
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002adc:	f107 0314 	add.w	r3, r7, #20
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	601a      	str	r2, [r3, #0]
 8002ae4:	605a      	str	r2, [r3, #4]
 8002ae6:	609a      	str	r2, [r3, #8]
 8002ae8:	60da      	str	r2, [r3, #12]
 8002aea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a33      	ldr	r2, [pc, #204]	@ (8002bc0 <HAL_TIM_MspPostInit+0xec>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d11f      	bne.n	8002b36 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002af6:	2300      	movs	r3, #0
 8002af8:	613b      	str	r3, [r7, #16]
 8002afa:	4b32      	ldr	r3, [pc, #200]	@ (8002bc4 <HAL_TIM_MspPostInit+0xf0>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afe:	4a31      	ldr	r2, [pc, #196]	@ (8002bc4 <HAL_TIM_MspPostInit+0xf0>)
 8002b00:	f043 0301 	orr.w	r3, r3, #1
 8002b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b06:	4b2f      	ldr	r3, [pc, #188]	@ (8002bc4 <HAL_TIM_MspPostInit+0xf0>)
 8002b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	613b      	str	r3, [r7, #16]
 8002b10:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8002b12:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8002b16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b18:	2302      	movs	r3, #2
 8002b1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b20:	2300      	movs	r3, #0
 8002b22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002b24:	2301      	movs	r3, #1
 8002b26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b28:	f107 0314 	add.w	r3, r7, #20
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	4826      	ldr	r0, [pc, #152]	@ (8002bc8 <HAL_TIM_MspPostInit+0xf4>)
 8002b30:	f000 fc7c 	bl	800342c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002b34:	e040      	b.n	8002bb8 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a24      	ldr	r2, [pc, #144]	@ (8002bcc <HAL_TIM_MspPostInit+0xf8>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d13b      	bne.n	8002bb8 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b40:	2300      	movs	r3, #0
 8002b42:	60fb      	str	r3, [r7, #12]
 8002b44:	4b1f      	ldr	r3, [pc, #124]	@ (8002bc4 <HAL_TIM_MspPostInit+0xf0>)
 8002b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b48:	4a1e      	ldr	r2, [pc, #120]	@ (8002bc4 <HAL_TIM_MspPostInit+0xf0>)
 8002b4a:	f043 0301 	orr.w	r3, r3, #1
 8002b4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b50:	4b1c      	ldr	r3, [pc, #112]	@ (8002bc4 <HAL_TIM_MspPostInit+0xf0>)
 8002b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b54:	f003 0301 	and.w	r3, r3, #1
 8002b58:	60fb      	str	r3, [r7, #12]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60bb      	str	r3, [r7, #8]
 8002b60:	4b18      	ldr	r3, [pc, #96]	@ (8002bc4 <HAL_TIM_MspPostInit+0xf0>)
 8002b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b64:	4a17      	ldr	r2, [pc, #92]	@ (8002bc4 <HAL_TIM_MspPostInit+0xf0>)
 8002b66:	f043 0302 	orr.w	r3, r3, #2
 8002b6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b6c:	4b15      	ldr	r3, [pc, #84]	@ (8002bc4 <HAL_TIM_MspPostInit+0xf0>)
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b70:	f003 0302 	and.w	r3, r3, #2
 8002b74:	60bb      	str	r3, [r7, #8]
 8002b76:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002b78:	2340      	movs	r3, #64	@ 0x40
 8002b7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b84:	2300      	movs	r3, #0
 8002b86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b88:	2302      	movs	r3, #2
 8002b8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b8c:	f107 0314 	add.w	r3, r7, #20
 8002b90:	4619      	mov	r1, r3
 8002b92:	480d      	ldr	r0, [pc, #52]	@ (8002bc8 <HAL_TIM_MspPostInit+0xf4>)
 8002b94:	f000 fc4a 	bl	800342c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ba8:	2302      	movs	r3, #2
 8002baa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bac:	f107 0314 	add.w	r3, r7, #20
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	4807      	ldr	r0, [pc, #28]	@ (8002bd0 <HAL_TIM_MspPostInit+0xfc>)
 8002bb4:	f000 fc3a 	bl	800342c <HAL_GPIO_Init>
}
 8002bb8:	bf00      	nop
 8002bba:	3728      	adds	r7, #40	@ 0x28
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40010000 	.word	0x40010000
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40020000 	.word	0x40020000
 8002bcc:	40000400 	.word	0x40000400
 8002bd0:	40020400 	.word	0x40020400

08002bd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b08c      	sub	sp, #48	@ 0x30
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bdc:	f107 031c 	add.w	r3, r7, #28
 8002be0:	2200      	movs	r2, #0
 8002be2:	601a      	str	r2, [r3, #0]
 8002be4:	605a      	str	r2, [r3, #4]
 8002be6:	609a      	str	r2, [r3, #8]
 8002be8:	60da      	str	r2, [r3, #12]
 8002bea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a49      	ldr	r2, [pc, #292]	@ (8002d18 <HAL_UART_MspInit+0x144>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d153      	bne.n	8002c9e <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61bb      	str	r3, [r7, #24]
 8002bfa:	4b48      	ldr	r3, [pc, #288]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bfe:	4a47      	ldr	r2, [pc, #284]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002c00:	f043 0310 	orr.w	r3, r3, #16
 8002c04:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c06:	4b45      	ldr	r3, [pc, #276]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0a:	f003 0310 	and.w	r3, r3, #16
 8002c0e:	61bb      	str	r3, [r7, #24]
 8002c10:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c12:	2300      	movs	r3, #0
 8002c14:	617b      	str	r3, [r7, #20]
 8002c16:	4b41      	ldr	r3, [pc, #260]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c1a:	4a40      	ldr	r2, [pc, #256]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002c1c:	f043 0301 	orr.w	r3, r3, #1
 8002c20:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c22:	4b3e      	ldr	r3, [pc, #248]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c2e:	2300      	movs	r3, #0
 8002c30:	613b      	str	r3, [r7, #16]
 8002c32:	4b3a      	ldr	r3, [pc, #232]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c36:	4a39      	ldr	r2, [pc, #228]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002c38:	f043 0302 	orr.w	r3, r3, #2
 8002c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c3e:	4b37      	ldr	r3, [pc, #220]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c42:	f003 0302 	and.w	r3, r3, #2
 8002c46:	613b      	str	r3, [r7, #16]
 8002c48:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c50:	2302      	movs	r3, #2
 8002c52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c54:	2300      	movs	r3, #0
 8002c56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002c5c:	2307      	movs	r3, #7
 8002c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c60:	f107 031c 	add.w	r3, r7, #28
 8002c64:	4619      	mov	r1, r3
 8002c66:	482e      	ldr	r0, [pc, #184]	@ (8002d20 <HAL_UART_MspInit+0x14c>)
 8002c68:	f000 fbe0 	bl	800342c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002c6c:	2380      	movs	r3, #128	@ 0x80
 8002c6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c70:	2302      	movs	r3, #2
 8002c72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c74:	2300      	movs	r3, #0
 8002c76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002c7c:	2307      	movs	r3, #7
 8002c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c80:	f107 031c 	add.w	r3, r7, #28
 8002c84:	4619      	mov	r1, r3
 8002c86:	4827      	ldr	r0, [pc, #156]	@ (8002d24 <HAL_UART_MspInit+0x150>)
 8002c88:	f000 fbd0 	bl	800342c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	2100      	movs	r1, #0
 8002c90:	2025      	movs	r0, #37	@ 0x25
 8002c92:	f000 fb02 	bl	800329a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c96:	2025      	movs	r0, #37	@ 0x25
 8002c98:	f000 fb1b 	bl	80032d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002c9c:	e038      	b.n	8002d10 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART2)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a21      	ldr	r2, [pc, #132]	@ (8002d28 <HAL_UART_MspInit+0x154>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d133      	bne.n	8002d10 <HAL_UART_MspInit+0x13c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ca8:	2300      	movs	r3, #0
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	4b1b      	ldr	r3, [pc, #108]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb0:	4a1a      	ldr	r2, [pc, #104]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002cb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cb6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cb8:	4b18      	ldr	r3, [pc, #96]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc0:	60fb      	str	r3, [r7, #12]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	60bb      	str	r3, [r7, #8]
 8002cc8:	4b14      	ldr	r3, [pc, #80]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ccc:	4a13      	ldr	r2, [pc, #76]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002cce:	f043 0301 	orr.w	r3, r3, #1
 8002cd2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cd4:	4b11      	ldr	r3, [pc, #68]	@ (8002d1c <HAL_UART_MspInit+0x148>)
 8002cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	60bb      	str	r3, [r7, #8]
 8002cde:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002ce0:	230f      	movs	r3, #15
 8002ce2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cec:	2303      	movs	r3, #3
 8002cee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cf0:	2307      	movs	r3, #7
 8002cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cf4:	f107 031c 	add.w	r3, r7, #28
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	4809      	ldr	r0, [pc, #36]	@ (8002d20 <HAL_UART_MspInit+0x14c>)
 8002cfc:	f000 fb96 	bl	800342c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002d00:	2200      	movs	r2, #0
 8002d02:	2100      	movs	r1, #0
 8002d04:	2026      	movs	r0, #38	@ 0x26
 8002d06:	f000 fac8 	bl	800329a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002d0a:	2026      	movs	r0, #38	@ 0x26
 8002d0c:	f000 fae1 	bl	80032d2 <HAL_NVIC_EnableIRQ>
}
 8002d10:	bf00      	nop
 8002d12:	3730      	adds	r7, #48	@ 0x30
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	40011000 	.word	0x40011000
 8002d1c:	40023800 	.word	0x40023800
 8002d20:	40020000 	.word	0x40020000
 8002d24:	40020400 	.word	0x40020400
 8002d28:	40004400 	.word	0x40004400

08002d2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d30:	bf00      	nop
 8002d32:	e7fd      	b.n	8002d30 <NMI_Handler+0x4>

08002d34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d38:	bf00      	nop
 8002d3a:	e7fd      	b.n	8002d38 <HardFault_Handler+0x4>

08002d3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d40:	bf00      	nop
 8002d42:	e7fd      	b.n	8002d40 <MemManage_Handler+0x4>

08002d44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d48:	bf00      	nop
 8002d4a:	e7fd      	b.n	8002d48 <BusFault_Handler+0x4>

08002d4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d50:	bf00      	nop
 8002d52:	e7fd      	b.n	8002d50 <UsageFault_Handler+0x4>

08002d54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d58:	bf00      	nop
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d62:	b480      	push	{r7}
 8002d64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d66:	bf00      	nop
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d70:	b480      	push	{r7}
 8002d72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d74:	bf00      	nop
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr

08002d7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d7e:	b580      	push	{r7, lr}
 8002d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d82:	f000 f96b 	bl	800305c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d86:	bf00      	nop
 8002d88:	bd80      	pop	{r7, pc}
	...

08002d8c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002d90:	4802      	ldr	r0, [pc, #8]	@ (8002d9c <USART1_IRQHandler+0x10>)
 8002d92:	f002 f9f7 	bl	8005184 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002d96:	bf00      	nop
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	20000778 	.word	0x20000778

08002da0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002da4:	4802      	ldr	r0, [pc, #8]	@ (8002db0 <USART2_IRQHandler+0x10>)
 8002da6:	f002 f9ed 	bl	8005184 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002daa:	bf00      	nop
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	200007c0 	.word	0x200007c0

08002db4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  return 1;
 8002db8:	2301      	movs	r3, #1
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <_kill>:

int _kill(int pid, int sig)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002dce:	f003 fff5 	bl	8006dbc <__errno>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2216      	movs	r2, #22
 8002dd6:	601a      	str	r2, [r3, #0]
  return -1;
 8002dd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3708      	adds	r7, #8
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <_exit>:

void _exit (int status)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002dec:	f04f 31ff 	mov.w	r1, #4294967295
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f7ff ffe7 	bl	8002dc4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002df6:	bf00      	nop
 8002df8:	e7fd      	b.n	8002df6 <_exit+0x12>

08002dfa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b086      	sub	sp, #24
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	60f8      	str	r0, [r7, #12]
 8002e02:	60b9      	str	r1, [r7, #8]
 8002e04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e06:	2300      	movs	r3, #0
 8002e08:	617b      	str	r3, [r7, #20]
 8002e0a:	e00a      	b.n	8002e22 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002e0c:	f3af 8000 	nop.w
 8002e10:	4601      	mov	r1, r0
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	1c5a      	adds	r2, r3, #1
 8002e16:	60ba      	str	r2, [r7, #8]
 8002e18:	b2ca      	uxtb	r2, r1
 8002e1a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	3301      	adds	r3, #1
 8002e20:	617b      	str	r3, [r7, #20]
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	dbf0      	blt.n	8002e0c <_read+0x12>
  }

  return len;
 8002e2a:	687b      	ldr	r3, [r7, #4]
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3718      	adds	r7, #24
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e40:	2300      	movs	r3, #0
 8002e42:	617b      	str	r3, [r7, #20]
 8002e44:	e009      	b.n	8002e5a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	1c5a      	adds	r2, r3, #1
 8002e4a:	60ba      	str	r2, [r7, #8]
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7ff fb16 	bl	8002480 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	3301      	adds	r3, #1
 8002e58:	617b      	str	r3, [r7, #20]
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	dbf1      	blt.n	8002e46 <_write+0x12>
  }
  return len;
 8002e62:	687b      	ldr	r3, [r7, #4]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3718      	adds	r7, #24
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <_close>:

int _close(int file)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002e74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e94:	605a      	str	r2, [r3, #4]
  return 0;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <_isatty>:

int _isatty(int file)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002eac:	2301      	movs	r3, #1
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr

08002eba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002eba:	b480      	push	{r7}
 8002ebc:	b085      	sub	sp, #20
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	60f8      	str	r0, [r7, #12]
 8002ec2:	60b9      	str	r1, [r7, #8]
 8002ec4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3714      	adds	r7, #20
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002edc:	4a14      	ldr	r2, [pc, #80]	@ (8002f30 <_sbrk+0x5c>)
 8002ede:	4b15      	ldr	r3, [pc, #84]	@ (8002f34 <_sbrk+0x60>)
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ee8:	4b13      	ldr	r3, [pc, #76]	@ (8002f38 <_sbrk+0x64>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d102      	bne.n	8002ef6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ef0:	4b11      	ldr	r3, [pc, #68]	@ (8002f38 <_sbrk+0x64>)
 8002ef2:	4a12      	ldr	r2, [pc, #72]	@ (8002f3c <_sbrk+0x68>)
 8002ef4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ef6:	4b10      	ldr	r3, [pc, #64]	@ (8002f38 <_sbrk+0x64>)
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4413      	add	r3, r2
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d207      	bcs.n	8002f14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f04:	f003 ff5a 	bl	8006dbc <__errno>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	220c      	movs	r2, #12
 8002f0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f12:	e009      	b.n	8002f28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f14:	4b08      	ldr	r3, [pc, #32]	@ (8002f38 <_sbrk+0x64>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f1a:	4b07      	ldr	r3, [pc, #28]	@ (8002f38 <_sbrk+0x64>)
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4413      	add	r3, r2
 8002f22:	4a05      	ldr	r2, [pc, #20]	@ (8002f38 <_sbrk+0x64>)
 8002f24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f26:	68fb      	ldr	r3, [r7, #12]
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3718      	adds	r7, #24
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	20020000 	.word	0x20020000
 8002f34:	00000400 	.word	0x00000400
 8002f38:	20000878 	.word	0x20000878
 8002f3c:	200009d0 	.word	0x200009d0

08002f40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f44:	4b06      	ldr	r3, [pc, #24]	@ (8002f60 <SystemInit+0x20>)
 8002f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f4a:	4a05      	ldr	r2, [pc, #20]	@ (8002f60 <SystemInit+0x20>)
 8002f4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f54:	bf00      	nop
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	e000ed00 	.word	0xe000ed00

08002f64 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack    		 /* set stack pointer */
 8002f64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f9c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002f68:	f7ff ffea 	bl	8002f40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f6c:	480c      	ldr	r0, [pc, #48]	@ (8002fa0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f6e:	490d      	ldr	r1, [pc, #52]	@ (8002fa4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f70:	4a0d      	ldr	r2, [pc, #52]	@ (8002fa8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f74:	e002      	b.n	8002f7c <LoopCopyDataInit>

08002f76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f7a:	3304      	adds	r3, #4

08002f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f80:	d3f9      	bcc.n	8002f76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f82:	4a0a      	ldr	r2, [pc, #40]	@ (8002fac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f84:	4c0a      	ldr	r4, [pc, #40]	@ (8002fb0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f88:	e001      	b.n	8002f8e <LoopFillZerobss>

08002f8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f8c:	3204      	adds	r2, #4

08002f8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f90:	d3fb      	bcc.n	8002f8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f92:	f003 ff19 	bl	8006dc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f96:	f7fe fe4d 	bl	8001c34 <main>
  bx  lr    
 8002f9a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002f9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002fa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fa4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002fa8:	0800b680 	.word	0x0800b680
  ldr r2, =_sbss
 8002fac:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002fb0:	200009cc 	.word	0x200009cc

08002fb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fb4:	e7fe      	b.n	8002fb4 <ADC_IRQHandler>
	...

08002fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff8 <HAL_Init+0x40>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ff8 <HAL_Init+0x40>)
 8002fc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff8 <HAL_Init+0x40>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff8 <HAL_Init+0x40>)
 8002fce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fd4:	4b08      	ldr	r3, [pc, #32]	@ (8002ff8 <HAL_Init+0x40>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a07      	ldr	r2, [pc, #28]	@ (8002ff8 <HAL_Init+0x40>)
 8002fda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fe0:	2003      	movs	r0, #3
 8002fe2:	f000 f94f 	bl	8003284 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fe6:	2000      	movs	r0, #0
 8002fe8:	f000 f808 	bl	8002ffc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fec:	f7ff fc80 	bl	80028f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	40023c00 	.word	0x40023c00

08002ffc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003004:	4b12      	ldr	r3, [pc, #72]	@ (8003050 <HAL_InitTick+0x54>)
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	4b12      	ldr	r3, [pc, #72]	@ (8003054 <HAL_InitTick+0x58>)
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	4619      	mov	r1, r3
 800300e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003012:	fbb3 f3f1 	udiv	r3, r3, r1
 8003016:	fbb2 f3f3 	udiv	r3, r2, r3
 800301a:	4618      	mov	r0, r3
 800301c:	f000 f967 	bl	80032ee <HAL_SYSTICK_Config>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e00e      	b.n	8003048 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2b0f      	cmp	r3, #15
 800302e:	d80a      	bhi.n	8003046 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003030:	2200      	movs	r2, #0
 8003032:	6879      	ldr	r1, [r7, #4]
 8003034:	f04f 30ff 	mov.w	r0, #4294967295
 8003038:	f000 f92f 	bl	800329a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800303c:	4a06      	ldr	r2, [pc, #24]	@ (8003058 <HAL_InitTick+0x5c>)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003042:	2300      	movs	r3, #0
 8003044:	e000      	b.n	8003048 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
}
 8003048:	4618      	mov	r0, r3
 800304a:	3708      	adds	r7, #8
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	20000008 	.word	0x20000008
 8003054:	20000010 	.word	0x20000010
 8003058:	2000000c 	.word	0x2000000c

0800305c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003060:	4b06      	ldr	r3, [pc, #24]	@ (800307c <HAL_IncTick+0x20>)
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	461a      	mov	r2, r3
 8003066:	4b06      	ldr	r3, [pc, #24]	@ (8003080 <HAL_IncTick+0x24>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4413      	add	r3, r2
 800306c:	4a04      	ldr	r2, [pc, #16]	@ (8003080 <HAL_IncTick+0x24>)
 800306e:	6013      	str	r3, [r2, #0]
}
 8003070:	bf00      	nop
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	20000010 	.word	0x20000010
 8003080:	2000087c 	.word	0x2000087c

08003084 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  return uwTick;
 8003088:	4b03      	ldr	r3, [pc, #12]	@ (8003098 <HAL_GetTick+0x14>)
 800308a:	681b      	ldr	r3, [r3, #0]
}
 800308c:	4618      	mov	r0, r3
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	2000087c 	.word	0x2000087c

0800309c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030a4:	f7ff ffee 	bl	8003084 <HAL_GetTick>
 80030a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b4:	d005      	beq.n	80030c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030b6:	4b0a      	ldr	r3, [pc, #40]	@ (80030e0 <HAL_Delay+0x44>)
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	461a      	mov	r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	4413      	add	r3, r2
 80030c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030c2:	bf00      	nop
 80030c4:	f7ff ffde 	bl	8003084 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	68fa      	ldr	r2, [r7, #12]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d8f7      	bhi.n	80030c4 <HAL_Delay+0x28>
  {
  }
}
 80030d4:	bf00      	nop
 80030d6:	bf00      	nop
 80030d8:	3710      	adds	r7, #16
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	20000010 	.word	0x20000010

080030e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b085      	sub	sp, #20
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f003 0307 	and.w	r3, r3, #7
 80030f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003128 <__NVIC_SetPriorityGrouping+0x44>)
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030fa:	68ba      	ldr	r2, [r7, #8]
 80030fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003100:	4013      	ands	r3, r2
 8003102:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800310c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003110:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003114:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003116:	4a04      	ldr	r2, [pc, #16]	@ (8003128 <__NVIC_SetPriorityGrouping+0x44>)
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	60d3      	str	r3, [r2, #12]
}
 800311c:	bf00      	nop
 800311e:	3714      	adds	r7, #20
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr
 8003128:	e000ed00 	.word	0xe000ed00

0800312c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003130:	4b04      	ldr	r3, [pc, #16]	@ (8003144 <__NVIC_GetPriorityGrouping+0x18>)
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	0a1b      	lsrs	r3, r3, #8
 8003136:	f003 0307 	and.w	r3, r3, #7
}
 800313a:	4618      	mov	r0, r3
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr
 8003144:	e000ed00 	.word	0xe000ed00

08003148 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	4603      	mov	r3, r0
 8003150:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003156:	2b00      	cmp	r3, #0
 8003158:	db0b      	blt.n	8003172 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800315a:	79fb      	ldrb	r3, [r7, #7]
 800315c:	f003 021f 	and.w	r2, r3, #31
 8003160:	4907      	ldr	r1, [pc, #28]	@ (8003180 <__NVIC_EnableIRQ+0x38>)
 8003162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003166:	095b      	lsrs	r3, r3, #5
 8003168:	2001      	movs	r0, #1
 800316a:	fa00 f202 	lsl.w	r2, r0, r2
 800316e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003172:	bf00      	nop
 8003174:	370c      	adds	r7, #12
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	e000e100 	.word	0xe000e100

08003184 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	4603      	mov	r3, r0
 800318c:	6039      	str	r1, [r7, #0]
 800318e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003194:	2b00      	cmp	r3, #0
 8003196:	db0a      	blt.n	80031ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	b2da      	uxtb	r2, r3
 800319c:	490c      	ldr	r1, [pc, #48]	@ (80031d0 <__NVIC_SetPriority+0x4c>)
 800319e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a2:	0112      	lsls	r2, r2, #4
 80031a4:	b2d2      	uxtb	r2, r2
 80031a6:	440b      	add	r3, r1
 80031a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031ac:	e00a      	b.n	80031c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	b2da      	uxtb	r2, r3
 80031b2:	4908      	ldr	r1, [pc, #32]	@ (80031d4 <__NVIC_SetPriority+0x50>)
 80031b4:	79fb      	ldrb	r3, [r7, #7]
 80031b6:	f003 030f 	and.w	r3, r3, #15
 80031ba:	3b04      	subs	r3, #4
 80031bc:	0112      	lsls	r2, r2, #4
 80031be:	b2d2      	uxtb	r2, r2
 80031c0:	440b      	add	r3, r1
 80031c2:	761a      	strb	r2, [r3, #24]
}
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	e000e100 	.word	0xe000e100
 80031d4:	e000ed00 	.word	0xe000ed00

080031d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031d8:	b480      	push	{r7}
 80031da:	b089      	sub	sp, #36	@ 0x24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f003 0307 	and.w	r3, r3, #7
 80031ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	f1c3 0307 	rsb	r3, r3, #7
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	bf28      	it	cs
 80031f6:	2304      	movcs	r3, #4
 80031f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	3304      	adds	r3, #4
 80031fe:	2b06      	cmp	r3, #6
 8003200:	d902      	bls.n	8003208 <NVIC_EncodePriority+0x30>
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	3b03      	subs	r3, #3
 8003206:	e000      	b.n	800320a <NVIC_EncodePriority+0x32>
 8003208:	2300      	movs	r3, #0
 800320a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800320c:	f04f 32ff 	mov.w	r2, #4294967295
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	fa02 f303 	lsl.w	r3, r2, r3
 8003216:	43da      	mvns	r2, r3
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	401a      	ands	r2, r3
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003220:	f04f 31ff 	mov.w	r1, #4294967295
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	fa01 f303 	lsl.w	r3, r1, r3
 800322a:	43d9      	mvns	r1, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003230:	4313      	orrs	r3, r2
         );
}
 8003232:	4618      	mov	r0, r3
 8003234:	3724      	adds	r7, #36	@ 0x24
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
	...

08003240 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	3b01      	subs	r3, #1
 800324c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003250:	d301      	bcc.n	8003256 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003252:	2301      	movs	r3, #1
 8003254:	e00f      	b.n	8003276 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003256:	4a0a      	ldr	r2, [pc, #40]	@ (8003280 <SysTick_Config+0x40>)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	3b01      	subs	r3, #1
 800325c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800325e:	210f      	movs	r1, #15
 8003260:	f04f 30ff 	mov.w	r0, #4294967295
 8003264:	f7ff ff8e 	bl	8003184 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003268:	4b05      	ldr	r3, [pc, #20]	@ (8003280 <SysTick_Config+0x40>)
 800326a:	2200      	movs	r2, #0
 800326c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800326e:	4b04      	ldr	r3, [pc, #16]	@ (8003280 <SysTick_Config+0x40>)
 8003270:	2207      	movs	r2, #7
 8003272:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	e000e010 	.word	0xe000e010

08003284 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f7ff ff29 	bl	80030e4 <__NVIC_SetPriorityGrouping>
}
 8003292:	bf00      	nop
 8003294:	3708      	adds	r7, #8
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}

0800329a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800329a:	b580      	push	{r7, lr}
 800329c:	b086      	sub	sp, #24
 800329e:	af00      	add	r7, sp, #0
 80032a0:	4603      	mov	r3, r0
 80032a2:	60b9      	str	r1, [r7, #8]
 80032a4:	607a      	str	r2, [r7, #4]
 80032a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032a8:	2300      	movs	r3, #0
 80032aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032ac:	f7ff ff3e 	bl	800312c <__NVIC_GetPriorityGrouping>
 80032b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	68b9      	ldr	r1, [r7, #8]
 80032b6:	6978      	ldr	r0, [r7, #20]
 80032b8:	f7ff ff8e 	bl	80031d8 <NVIC_EncodePriority>
 80032bc:	4602      	mov	r2, r0
 80032be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032c2:	4611      	mov	r1, r2
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7ff ff5d 	bl	8003184 <__NVIC_SetPriority>
}
 80032ca:	bf00      	nop
 80032cc:	3718      	adds	r7, #24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b082      	sub	sp, #8
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	4603      	mov	r3, r0
 80032da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7ff ff31 	bl	8003148 <__NVIC_EnableIRQ>
}
 80032e6:	bf00      	nop
 80032e8:	3708      	adds	r7, #8
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}

080032ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032ee:	b580      	push	{r7, lr}
 80032f0:	b082      	sub	sp, #8
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f7ff ffa2 	bl	8003240 <SysTick_Config>
 80032fc:	4603      	mov	r3, r0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003306:	b580      	push	{r7, lr}
 8003308:	b084      	sub	sp, #16
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003312:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003314:	f7ff feb6 	bl	8003084 <HAL_GetTick>
 8003318:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b02      	cmp	r3, #2
 8003324:	d008      	beq.n	8003338 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2280      	movs	r2, #128	@ 0x80
 800332a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e052      	b.n	80033de <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f022 0216 	bic.w	r2, r2, #22
 8003346:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	695a      	ldr	r2, [r3, #20]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003356:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335c:	2b00      	cmp	r3, #0
 800335e:	d103      	bne.n	8003368 <HAL_DMA_Abort+0x62>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003364:	2b00      	cmp	r3, #0
 8003366:	d007      	beq.n	8003378 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f022 0208 	bic.w	r2, r2, #8
 8003376:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0201 	bic.w	r2, r2, #1
 8003386:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003388:	e013      	b.n	80033b2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800338a:	f7ff fe7b 	bl	8003084 <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b05      	cmp	r3, #5
 8003396:	d90c      	bls.n	80033b2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2220      	movs	r2, #32
 800339c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2203      	movs	r2, #3
 80033a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e015      	b.n	80033de <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1e4      	bne.n	800338a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c4:	223f      	movs	r2, #63	@ 0x3f
 80033c6:	409a      	lsls	r2, r3
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3710      	adds	r7, #16
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}

080033e6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033e6:	b480      	push	{r7}
 80033e8:	b083      	sub	sp, #12
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d004      	beq.n	8003404 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2280      	movs	r2, #128	@ 0x80
 80033fe:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e00c      	b.n	800341e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2205      	movs	r2, #5
 8003408:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f022 0201 	bic.w	r2, r2, #1
 800341a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	370c      	adds	r7, #12
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
	...

0800342c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800342c:	b480      	push	{r7}
 800342e:	b089      	sub	sp, #36	@ 0x24
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003436:	2300      	movs	r3, #0
 8003438:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800343a:	2300      	movs	r3, #0
 800343c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800343e:	2300      	movs	r3, #0
 8003440:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003442:	2300      	movs	r3, #0
 8003444:	61fb      	str	r3, [r7, #28]
 8003446:	e159      	b.n	80036fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003448:	2201      	movs	r2, #1
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	697a      	ldr	r2, [r7, #20]
 8003458:	4013      	ands	r3, r2
 800345a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	429a      	cmp	r2, r3
 8003462:	f040 8148 	bne.w	80036f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f003 0303 	and.w	r3, r3, #3
 800346e:	2b01      	cmp	r3, #1
 8003470:	d005      	beq.n	800347e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800347a:	2b02      	cmp	r3, #2
 800347c:	d130      	bne.n	80034e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	2203      	movs	r2, #3
 800348a:	fa02 f303 	lsl.w	r3, r2, r3
 800348e:	43db      	mvns	r3, r3
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	4013      	ands	r3, r2
 8003494:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	68da      	ldr	r2, [r3, #12]
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	005b      	lsls	r3, r3, #1
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	69ba      	ldr	r2, [r7, #24]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	69ba      	ldr	r2, [r7, #24]
 80034ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034b4:	2201      	movs	r2, #1
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	fa02 f303 	lsl.w	r3, r2, r3
 80034bc:	43db      	mvns	r3, r3
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	4013      	ands	r3, r2
 80034c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	091b      	lsrs	r3, r3, #4
 80034ca:	f003 0201 	and.w	r2, r3, #1
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	2b03      	cmp	r3, #3
 80034ea:	d017      	beq.n	800351c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	2203      	movs	r2, #3
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	43db      	mvns	r3, r3
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	4013      	ands	r3, r2
 8003502:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	689a      	ldr	r2, [r3, #8]
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	005b      	lsls	r3, r3, #1
 800350c:	fa02 f303 	lsl.w	r3, r2, r3
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	4313      	orrs	r3, r2
 8003514:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f003 0303 	and.w	r3, r3, #3
 8003524:	2b02      	cmp	r3, #2
 8003526:	d123      	bne.n	8003570 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	08da      	lsrs	r2, r3, #3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	3208      	adds	r2, #8
 8003530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003534:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	f003 0307 	and.w	r3, r3, #7
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	220f      	movs	r2, #15
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	43db      	mvns	r3, r3
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	4013      	ands	r3, r2
 800354a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	691a      	ldr	r2, [r3, #16]
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	f003 0307 	and.w	r3, r3, #7
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	4313      	orrs	r3, r2
 8003560:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	08da      	lsrs	r2, r3, #3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	3208      	adds	r2, #8
 800356a:	69b9      	ldr	r1, [r7, #24]
 800356c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	2203      	movs	r2, #3
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	43db      	mvns	r3, r3
 8003582:	69ba      	ldr	r2, [r7, #24]
 8003584:	4013      	ands	r3, r2
 8003586:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f003 0203 	and.w	r2, r3, #3
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	fa02 f303 	lsl.w	r3, r2, r3
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	4313      	orrs	r3, r2
 800359c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f000 80a2 	beq.w	80036f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035b2:	2300      	movs	r3, #0
 80035b4:	60fb      	str	r3, [r7, #12]
 80035b6:	4b57      	ldr	r3, [pc, #348]	@ (8003714 <HAL_GPIO_Init+0x2e8>)
 80035b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ba:	4a56      	ldr	r2, [pc, #344]	@ (8003714 <HAL_GPIO_Init+0x2e8>)
 80035bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80035c2:	4b54      	ldr	r3, [pc, #336]	@ (8003714 <HAL_GPIO_Init+0x2e8>)
 80035c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035ca:	60fb      	str	r3, [r7, #12]
 80035cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035ce:	4a52      	ldr	r2, [pc, #328]	@ (8003718 <HAL_GPIO_Init+0x2ec>)
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	089b      	lsrs	r3, r3, #2
 80035d4:	3302      	adds	r3, #2
 80035d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	f003 0303 	and.w	r3, r3, #3
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	220f      	movs	r2, #15
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	43db      	mvns	r3, r3
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	4013      	ands	r3, r2
 80035f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a49      	ldr	r2, [pc, #292]	@ (800371c <HAL_GPIO_Init+0x2f0>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d019      	beq.n	800362e <HAL_GPIO_Init+0x202>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a48      	ldr	r2, [pc, #288]	@ (8003720 <HAL_GPIO_Init+0x2f4>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d013      	beq.n	800362a <HAL_GPIO_Init+0x1fe>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a47      	ldr	r2, [pc, #284]	@ (8003724 <HAL_GPIO_Init+0x2f8>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d00d      	beq.n	8003626 <HAL_GPIO_Init+0x1fa>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a46      	ldr	r2, [pc, #280]	@ (8003728 <HAL_GPIO_Init+0x2fc>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d007      	beq.n	8003622 <HAL_GPIO_Init+0x1f6>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a45      	ldr	r2, [pc, #276]	@ (800372c <HAL_GPIO_Init+0x300>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d101      	bne.n	800361e <HAL_GPIO_Init+0x1f2>
 800361a:	2304      	movs	r3, #4
 800361c:	e008      	b.n	8003630 <HAL_GPIO_Init+0x204>
 800361e:	2307      	movs	r3, #7
 8003620:	e006      	b.n	8003630 <HAL_GPIO_Init+0x204>
 8003622:	2303      	movs	r3, #3
 8003624:	e004      	b.n	8003630 <HAL_GPIO_Init+0x204>
 8003626:	2302      	movs	r3, #2
 8003628:	e002      	b.n	8003630 <HAL_GPIO_Init+0x204>
 800362a:	2301      	movs	r3, #1
 800362c:	e000      	b.n	8003630 <HAL_GPIO_Init+0x204>
 800362e:	2300      	movs	r3, #0
 8003630:	69fa      	ldr	r2, [r7, #28]
 8003632:	f002 0203 	and.w	r2, r2, #3
 8003636:	0092      	lsls	r2, r2, #2
 8003638:	4093      	lsls	r3, r2
 800363a:	69ba      	ldr	r2, [r7, #24]
 800363c:	4313      	orrs	r3, r2
 800363e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003640:	4935      	ldr	r1, [pc, #212]	@ (8003718 <HAL_GPIO_Init+0x2ec>)
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	089b      	lsrs	r3, r3, #2
 8003646:	3302      	adds	r3, #2
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800364e:	4b38      	ldr	r3, [pc, #224]	@ (8003730 <HAL_GPIO_Init+0x304>)
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	43db      	mvns	r3, r3
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	4013      	ands	r3, r2
 800365c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	4313      	orrs	r3, r2
 8003670:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003672:	4a2f      	ldr	r2, [pc, #188]	@ (8003730 <HAL_GPIO_Init+0x304>)
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003678:	4b2d      	ldr	r3, [pc, #180]	@ (8003730 <HAL_GPIO_Init+0x304>)
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	43db      	mvns	r3, r3
 8003682:	69ba      	ldr	r2, [r7, #24]
 8003684:	4013      	ands	r3, r2
 8003686:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d003      	beq.n	800369c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	4313      	orrs	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800369c:	4a24      	ldr	r2, [pc, #144]	@ (8003730 <HAL_GPIO_Init+0x304>)
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036a2:	4b23      	ldr	r3, [pc, #140]	@ (8003730 <HAL_GPIO_Init+0x304>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	43db      	mvns	r3, r3
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	4013      	ands	r3, r2
 80036b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d003      	beq.n	80036c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80036be:	69ba      	ldr	r2, [r7, #24]
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036c6:	4a1a      	ldr	r2, [pc, #104]	@ (8003730 <HAL_GPIO_Init+0x304>)
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036cc:	4b18      	ldr	r3, [pc, #96]	@ (8003730 <HAL_GPIO_Init+0x304>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	43db      	mvns	r3, r3
 80036d6:	69ba      	ldr	r2, [r7, #24]
 80036d8:	4013      	ands	r3, r2
 80036da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d003      	beq.n	80036f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036f0:	4a0f      	ldr	r2, [pc, #60]	@ (8003730 <HAL_GPIO_Init+0x304>)
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	3301      	adds	r3, #1
 80036fa:	61fb      	str	r3, [r7, #28]
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	2b0f      	cmp	r3, #15
 8003700:	f67f aea2 	bls.w	8003448 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003704:	bf00      	nop
 8003706:	bf00      	nop
 8003708:	3724      	adds	r7, #36	@ 0x24
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	40023800 	.word	0x40023800
 8003718:	40013800 	.word	0x40013800
 800371c:	40020000 	.word	0x40020000
 8003720:	40020400 	.word	0x40020400
 8003724:	40020800 	.word	0x40020800
 8003728:	40020c00 	.word	0x40020c00
 800372c:	40021000 	.word	0x40021000
 8003730:	40013c00 	.word	0x40013c00

08003734 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	460b      	mov	r3, r1
 800373e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	691a      	ldr	r2, [r3, #16]
 8003744:	887b      	ldrh	r3, [r7, #2]
 8003746:	4013      	ands	r3, r2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d002      	beq.n	8003752 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800374c:	2301      	movs	r3, #1
 800374e:	73fb      	strb	r3, [r7, #15]
 8003750:	e001      	b.n	8003756 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003752:	2300      	movs	r3, #0
 8003754:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003756:	7bfb      	ldrb	r3, [r7, #15]
}
 8003758:	4618      	mov	r0, r3
 800375a:	3714      	adds	r7, #20
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	460b      	mov	r3, r1
 800376e:	807b      	strh	r3, [r7, #2]
 8003770:	4613      	mov	r3, r2
 8003772:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003774:	787b      	ldrb	r3, [r7, #1]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d003      	beq.n	8003782 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800377a:	887a      	ldrh	r2, [r7, #2]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003780:	e003      	b.n	800378a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003782:	887b      	ldrh	r3, [r7, #2]
 8003784:	041a      	lsls	r2, r3, #16
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	619a      	str	r2, [r3, #24]
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
	...

08003798 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b086      	sub	sp, #24
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e267      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d075      	beq.n	80038a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037b6:	4b88      	ldr	r3, [pc, #544]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	f003 030c 	and.w	r3, r3, #12
 80037be:	2b04      	cmp	r3, #4
 80037c0:	d00c      	beq.n	80037dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037c2:	4b85      	ldr	r3, [pc, #532]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037ca:	2b08      	cmp	r3, #8
 80037cc:	d112      	bne.n	80037f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037ce:	4b82      	ldr	r3, [pc, #520]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037da:	d10b      	bne.n	80037f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037dc:	4b7e      	ldr	r3, [pc, #504]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d05b      	beq.n	80038a0 <HAL_RCC_OscConfig+0x108>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d157      	bne.n	80038a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e242      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037fc:	d106      	bne.n	800380c <HAL_RCC_OscConfig+0x74>
 80037fe:	4b76      	ldr	r3, [pc, #472]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a75      	ldr	r2, [pc, #468]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 8003804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003808:	6013      	str	r3, [r2, #0]
 800380a:	e01d      	b.n	8003848 <HAL_RCC_OscConfig+0xb0>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003814:	d10c      	bne.n	8003830 <HAL_RCC_OscConfig+0x98>
 8003816:	4b70      	ldr	r3, [pc, #448]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a6f      	ldr	r2, [pc, #444]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 800381c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003820:	6013      	str	r3, [r2, #0]
 8003822:	4b6d      	ldr	r3, [pc, #436]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a6c      	ldr	r2, [pc, #432]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 8003828:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800382c:	6013      	str	r3, [r2, #0]
 800382e:	e00b      	b.n	8003848 <HAL_RCC_OscConfig+0xb0>
 8003830:	4b69      	ldr	r3, [pc, #420]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a68      	ldr	r2, [pc, #416]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 8003836:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800383a:	6013      	str	r3, [r2, #0]
 800383c:	4b66      	ldr	r3, [pc, #408]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a65      	ldr	r2, [pc, #404]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 8003842:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003846:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d013      	beq.n	8003878 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003850:	f7ff fc18 	bl	8003084 <HAL_GetTick>
 8003854:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003856:	e008      	b.n	800386a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003858:	f7ff fc14 	bl	8003084 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	2b64      	cmp	r3, #100	@ 0x64
 8003864:	d901      	bls.n	800386a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e207      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800386a:	4b5b      	ldr	r3, [pc, #364]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d0f0      	beq.n	8003858 <HAL_RCC_OscConfig+0xc0>
 8003876:	e014      	b.n	80038a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003878:	f7ff fc04 	bl	8003084 <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003880:	f7ff fc00 	bl	8003084 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b64      	cmp	r3, #100	@ 0x64
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e1f3      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003892:	4b51      	ldr	r3, [pc, #324]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1f0      	bne.n	8003880 <HAL_RCC_OscConfig+0xe8>
 800389e:	e000      	b.n	80038a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d063      	beq.n	8003976 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038ae:	4b4a      	ldr	r3, [pc, #296]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	f003 030c 	and.w	r3, r3, #12
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00b      	beq.n	80038d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038ba:	4b47      	ldr	r3, [pc, #284]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038c2:	2b08      	cmp	r3, #8
 80038c4:	d11c      	bne.n	8003900 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038c6:	4b44      	ldr	r3, [pc, #272]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d116      	bne.n	8003900 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038d2:	4b41      	ldr	r3, [pc, #260]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d005      	beq.n	80038ea <HAL_RCC_OscConfig+0x152>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d001      	beq.n	80038ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e1c7      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ea:	4b3b      	ldr	r3, [pc, #236]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	00db      	lsls	r3, r3, #3
 80038f8:	4937      	ldr	r1, [pc, #220]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038fe:	e03a      	b.n	8003976 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d020      	beq.n	800394a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003908:	4b34      	ldr	r3, [pc, #208]	@ (80039dc <HAL_RCC_OscConfig+0x244>)
 800390a:	2201      	movs	r2, #1
 800390c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800390e:	f7ff fbb9 	bl	8003084 <HAL_GetTick>
 8003912:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003914:	e008      	b.n	8003928 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003916:	f7ff fbb5 	bl	8003084 <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	2b02      	cmp	r3, #2
 8003922:	d901      	bls.n	8003928 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e1a8      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003928:	4b2b      	ldr	r3, [pc, #172]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0302 	and.w	r3, r3, #2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d0f0      	beq.n	8003916 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003934:	4b28      	ldr	r3, [pc, #160]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	00db      	lsls	r3, r3, #3
 8003942:	4925      	ldr	r1, [pc, #148]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 8003944:	4313      	orrs	r3, r2
 8003946:	600b      	str	r3, [r1, #0]
 8003948:	e015      	b.n	8003976 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800394a:	4b24      	ldr	r3, [pc, #144]	@ (80039dc <HAL_RCC_OscConfig+0x244>)
 800394c:	2200      	movs	r2, #0
 800394e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003950:	f7ff fb98 	bl	8003084 <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003958:	f7ff fb94 	bl	8003084 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b02      	cmp	r3, #2
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e187      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800396a:	4b1b      	ldr	r3, [pc, #108]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	2b00      	cmp	r3, #0
 8003974:	d1f0      	bne.n	8003958 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0308 	and.w	r3, r3, #8
 800397e:	2b00      	cmp	r3, #0
 8003980:	d036      	beq.n	80039f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d016      	beq.n	80039b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800398a:	4b15      	ldr	r3, [pc, #84]	@ (80039e0 <HAL_RCC_OscConfig+0x248>)
 800398c:	2201      	movs	r2, #1
 800398e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003990:	f7ff fb78 	bl	8003084 <HAL_GetTick>
 8003994:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003996:	e008      	b.n	80039aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003998:	f7ff fb74 	bl	8003084 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e167      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039aa:	4b0b      	ldr	r3, [pc, #44]	@ (80039d8 <HAL_RCC_OscConfig+0x240>)
 80039ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d0f0      	beq.n	8003998 <HAL_RCC_OscConfig+0x200>
 80039b6:	e01b      	b.n	80039f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039b8:	4b09      	ldr	r3, [pc, #36]	@ (80039e0 <HAL_RCC_OscConfig+0x248>)
 80039ba:	2200      	movs	r2, #0
 80039bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039be:	f7ff fb61 	bl	8003084 <HAL_GetTick>
 80039c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039c4:	e00e      	b.n	80039e4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039c6:	f7ff fb5d 	bl	8003084 <HAL_GetTick>
 80039ca:	4602      	mov	r2, r0
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d907      	bls.n	80039e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e150      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
 80039d8:	40023800 	.word	0x40023800
 80039dc:	42470000 	.word	0x42470000
 80039e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039e4:	4b88      	ldr	r3, [pc, #544]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 80039e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039e8:	f003 0302 	and.w	r3, r3, #2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1ea      	bne.n	80039c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0304 	and.w	r3, r3, #4
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	f000 8097 	beq.w	8003b2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039fe:	2300      	movs	r3, #0
 8003a00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a02:	4b81      	ldr	r3, [pc, #516]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10f      	bne.n	8003a2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a0e:	2300      	movs	r3, #0
 8003a10:	60bb      	str	r3, [r7, #8]
 8003a12:	4b7d      	ldr	r3, [pc, #500]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a16:	4a7c      	ldr	r2, [pc, #496]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003a18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a1e:	4b7a      	ldr	r3, [pc, #488]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a26:	60bb      	str	r3, [r7, #8]
 8003a28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a2e:	4b77      	ldr	r3, [pc, #476]	@ (8003c0c <HAL_RCC_OscConfig+0x474>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d118      	bne.n	8003a6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a3a:	4b74      	ldr	r3, [pc, #464]	@ (8003c0c <HAL_RCC_OscConfig+0x474>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a73      	ldr	r2, [pc, #460]	@ (8003c0c <HAL_RCC_OscConfig+0x474>)
 8003a40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a46:	f7ff fb1d 	bl	8003084 <HAL_GetTick>
 8003a4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a4c:	e008      	b.n	8003a60 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a4e:	f7ff fb19 	bl	8003084 <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d901      	bls.n	8003a60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e10c      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a60:	4b6a      	ldr	r3, [pc, #424]	@ (8003c0c <HAL_RCC_OscConfig+0x474>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d0f0      	beq.n	8003a4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d106      	bne.n	8003a82 <HAL_RCC_OscConfig+0x2ea>
 8003a74:	4b64      	ldr	r3, [pc, #400]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003a76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a78:	4a63      	ldr	r2, [pc, #396]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003a7a:	f043 0301 	orr.w	r3, r3, #1
 8003a7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a80:	e01c      	b.n	8003abc <HAL_RCC_OscConfig+0x324>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	2b05      	cmp	r3, #5
 8003a88:	d10c      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x30c>
 8003a8a:	4b5f      	ldr	r3, [pc, #380]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a8e:	4a5e      	ldr	r2, [pc, #376]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003a90:	f043 0304 	orr.w	r3, r3, #4
 8003a94:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a96:	4b5c      	ldr	r3, [pc, #368]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a9a:	4a5b      	ldr	r2, [pc, #364]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003a9c:	f043 0301 	orr.w	r3, r3, #1
 8003aa0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aa2:	e00b      	b.n	8003abc <HAL_RCC_OscConfig+0x324>
 8003aa4:	4b58      	ldr	r3, [pc, #352]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003aa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa8:	4a57      	ldr	r2, [pc, #348]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003aaa:	f023 0301 	bic.w	r3, r3, #1
 8003aae:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ab0:	4b55      	ldr	r3, [pc, #340]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003ab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab4:	4a54      	ldr	r2, [pc, #336]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003ab6:	f023 0304 	bic.w	r3, r3, #4
 8003aba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d015      	beq.n	8003af0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ac4:	f7ff fade 	bl	8003084 <HAL_GetTick>
 8003ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aca:	e00a      	b.n	8003ae2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003acc:	f7ff fada 	bl	8003084 <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e0cb      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ae2:	4b49      	ldr	r3, [pc, #292]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003ae4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d0ee      	beq.n	8003acc <HAL_RCC_OscConfig+0x334>
 8003aee:	e014      	b.n	8003b1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003af0:	f7ff fac8 	bl	8003084 <HAL_GetTick>
 8003af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003af6:	e00a      	b.n	8003b0e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003af8:	f7ff fac4 	bl	8003084 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e0b5      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b0e:	4b3e      	ldr	r3, [pc, #248]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b12:	f003 0302 	and.w	r3, r3, #2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d1ee      	bne.n	8003af8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b1a:	7dfb      	ldrb	r3, [r7, #23]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d105      	bne.n	8003b2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b20:	4b39      	ldr	r3, [pc, #228]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b24:	4a38      	ldr	r2, [pc, #224]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003b26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b2a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	f000 80a1 	beq.w	8003c78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b36:	4b34      	ldr	r3, [pc, #208]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f003 030c 	and.w	r3, r3, #12
 8003b3e:	2b08      	cmp	r3, #8
 8003b40:	d05c      	beq.n	8003bfc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d141      	bne.n	8003bce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b4a:	4b31      	ldr	r3, [pc, #196]	@ (8003c10 <HAL_RCC_OscConfig+0x478>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b50:	f7ff fa98 	bl	8003084 <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b56:	e008      	b.n	8003b6a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b58:	f7ff fa94 	bl	8003084 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d901      	bls.n	8003b6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e087      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b6a:	4b27      	ldr	r3, [pc, #156]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d1f0      	bne.n	8003b58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	69da      	ldr	r2, [r3, #28]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b84:	019b      	lsls	r3, r3, #6
 8003b86:	431a      	orrs	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b8c:	085b      	lsrs	r3, r3, #1
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	041b      	lsls	r3, r3, #16
 8003b92:	431a      	orrs	r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b98:	061b      	lsls	r3, r3, #24
 8003b9a:	491b      	ldr	r1, [pc, #108]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c10 <HAL_RCC_OscConfig+0x478>)
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba6:	f7ff fa6d 	bl	8003084 <HAL_GetTick>
 8003baa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bac:	e008      	b.n	8003bc0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bae:	f7ff fa69 	bl	8003084 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d901      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e05c      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bc0:	4b11      	ldr	r3, [pc, #68]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d0f0      	beq.n	8003bae <HAL_RCC_OscConfig+0x416>
 8003bcc:	e054      	b.n	8003c78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bce:	4b10      	ldr	r3, [pc, #64]	@ (8003c10 <HAL_RCC_OscConfig+0x478>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bd4:	f7ff fa56 	bl	8003084 <HAL_GetTick>
 8003bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bda:	e008      	b.n	8003bee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bdc:	f7ff fa52 	bl	8003084 <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d901      	bls.n	8003bee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e045      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bee:	4b06      	ldr	r3, [pc, #24]	@ (8003c08 <HAL_RCC_OscConfig+0x470>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d1f0      	bne.n	8003bdc <HAL_RCC_OscConfig+0x444>
 8003bfa:	e03d      	b.n	8003c78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d107      	bne.n	8003c14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e038      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
 8003c08:	40023800 	.word	0x40023800
 8003c0c:	40007000 	.word	0x40007000
 8003c10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c14:	4b1b      	ldr	r3, [pc, #108]	@ (8003c84 <HAL_RCC_OscConfig+0x4ec>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d028      	beq.n	8003c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d121      	bne.n	8003c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d11a      	bne.n	8003c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c44:	4013      	ands	r3, r2
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d111      	bne.n	8003c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c5a:	085b      	lsrs	r3, r3, #1
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d107      	bne.n	8003c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d001      	beq.n	8003c78 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e000      	b.n	8003c7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3718      	adds	r7, #24
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	40023800 	.word	0x40023800

08003c88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d101      	bne.n	8003c9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e0cc      	b.n	8003e36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c9c:	4b68      	ldr	r3, [pc, #416]	@ (8003e40 <HAL_RCC_ClockConfig+0x1b8>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0307 	and.w	r3, r3, #7
 8003ca4:	683a      	ldr	r2, [r7, #0]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d90c      	bls.n	8003cc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003caa:	4b65      	ldr	r3, [pc, #404]	@ (8003e40 <HAL_RCC_ClockConfig+0x1b8>)
 8003cac:	683a      	ldr	r2, [r7, #0]
 8003cae:	b2d2      	uxtb	r2, r2
 8003cb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cb2:	4b63      	ldr	r3, [pc, #396]	@ (8003e40 <HAL_RCC_ClockConfig+0x1b8>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	683a      	ldr	r2, [r7, #0]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d001      	beq.n	8003cc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e0b8      	b.n	8003e36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d020      	beq.n	8003d12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d005      	beq.n	8003ce8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cdc:	4b59      	ldr	r3, [pc, #356]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	4a58      	ldr	r2, [pc, #352]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ce6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0308 	and.w	r3, r3, #8
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d005      	beq.n	8003d00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cf4:	4b53      	ldr	r3, [pc, #332]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	4a52      	ldr	r2, [pc, #328]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003cfa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003cfe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d00:	4b50      	ldr	r3, [pc, #320]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	494d      	ldr	r1, [pc, #308]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0301 	and.w	r3, r3, #1
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d044      	beq.n	8003da8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d107      	bne.n	8003d36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d26:	4b47      	ldr	r3, [pc, #284]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d119      	bne.n	8003d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e07f      	b.n	8003e36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d003      	beq.n	8003d46 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d42:	2b03      	cmp	r3, #3
 8003d44:	d107      	bne.n	8003d56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d46:	4b3f      	ldr	r3, [pc, #252]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d109      	bne.n	8003d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e06f      	b.n	8003e36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d56:	4b3b      	ldr	r3, [pc, #236]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d101      	bne.n	8003d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e067      	b.n	8003e36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d66:	4b37      	ldr	r3, [pc, #220]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f023 0203 	bic.w	r2, r3, #3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	4934      	ldr	r1, [pc, #208]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d78:	f7ff f984 	bl	8003084 <HAL_GetTick>
 8003d7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d7e:	e00a      	b.n	8003d96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d80:	f7ff f980 	bl	8003084 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e04f      	b.n	8003e36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d96:	4b2b      	ldr	r3, [pc, #172]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	f003 020c 	and.w	r2, r3, #12
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d1eb      	bne.n	8003d80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003da8:	4b25      	ldr	r3, [pc, #148]	@ (8003e40 <HAL_RCC_ClockConfig+0x1b8>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0307 	and.w	r3, r3, #7
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d20c      	bcs.n	8003dd0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003db6:	4b22      	ldr	r3, [pc, #136]	@ (8003e40 <HAL_RCC_ClockConfig+0x1b8>)
 8003db8:	683a      	ldr	r2, [r7, #0]
 8003dba:	b2d2      	uxtb	r2, r2
 8003dbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dbe:	4b20      	ldr	r3, [pc, #128]	@ (8003e40 <HAL_RCC_ClockConfig+0x1b8>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0307 	and.w	r3, r3, #7
 8003dc6:	683a      	ldr	r2, [r7, #0]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d001      	beq.n	8003dd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e032      	b.n	8003e36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0304 	and.w	r3, r3, #4
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d008      	beq.n	8003dee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ddc:	4b19      	ldr	r3, [pc, #100]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	4916      	ldr	r1, [pc, #88]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0308 	and.w	r3, r3, #8
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d009      	beq.n	8003e0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003dfa:	4b12      	ldr	r3, [pc, #72]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	00db      	lsls	r3, r3, #3
 8003e08:	490e      	ldr	r1, [pc, #56]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e0e:	f000 f821 	bl	8003e54 <HAL_RCC_GetSysClockFreq>
 8003e12:	4602      	mov	r2, r0
 8003e14:	4b0b      	ldr	r3, [pc, #44]	@ (8003e44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	091b      	lsrs	r3, r3, #4
 8003e1a:	f003 030f 	and.w	r3, r3, #15
 8003e1e:	490a      	ldr	r1, [pc, #40]	@ (8003e48 <HAL_RCC_ClockConfig+0x1c0>)
 8003e20:	5ccb      	ldrb	r3, [r1, r3]
 8003e22:	fa22 f303 	lsr.w	r3, r2, r3
 8003e26:	4a09      	ldr	r2, [pc, #36]	@ (8003e4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e2a:	4b09      	ldr	r3, [pc, #36]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c8>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7ff f8e4 	bl	8002ffc <HAL_InitTick>

  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3710      	adds	r7, #16
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	40023c00 	.word	0x40023c00
 8003e44:	40023800 	.word	0x40023800
 8003e48:	0800b2e8 	.word	0x0800b2e8
 8003e4c:	20000008 	.word	0x20000008
 8003e50:	2000000c 	.word	0x2000000c

08003e54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e58:	b094      	sub	sp, #80	@ 0x50
 8003e5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e60:	2300      	movs	r3, #0
 8003e62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e64:	2300      	movs	r3, #0
 8003e66:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e6c:	4b79      	ldr	r3, [pc, #484]	@ (8004054 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f003 030c 	and.w	r3, r3, #12
 8003e74:	2b08      	cmp	r3, #8
 8003e76:	d00d      	beq.n	8003e94 <HAL_RCC_GetSysClockFreq+0x40>
 8003e78:	2b08      	cmp	r3, #8
 8003e7a:	f200 80e1 	bhi.w	8004040 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d002      	beq.n	8003e88 <HAL_RCC_GetSysClockFreq+0x34>
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	d003      	beq.n	8003e8e <HAL_RCC_GetSysClockFreq+0x3a>
 8003e86:	e0db      	b.n	8004040 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e88:	4b73      	ldr	r3, [pc, #460]	@ (8004058 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e8a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003e8c:	e0db      	b.n	8004046 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e8e:	4b73      	ldr	r3, [pc, #460]	@ (800405c <HAL_RCC_GetSysClockFreq+0x208>)
 8003e90:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e92:	e0d8      	b.n	8004046 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e94:	4b6f      	ldr	r3, [pc, #444]	@ (8004054 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e9c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e9e:	4b6d      	ldr	r3, [pc, #436]	@ (8004054 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d063      	beq.n	8003f72 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eaa:	4b6a      	ldr	r3, [pc, #424]	@ (8004054 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	099b      	lsrs	r3, r3, #6
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003eb4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ebc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ec2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003ec6:	4622      	mov	r2, r4
 8003ec8:	462b      	mov	r3, r5
 8003eca:	f04f 0000 	mov.w	r0, #0
 8003ece:	f04f 0100 	mov.w	r1, #0
 8003ed2:	0159      	lsls	r1, r3, #5
 8003ed4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ed8:	0150      	lsls	r0, r2, #5
 8003eda:	4602      	mov	r2, r0
 8003edc:	460b      	mov	r3, r1
 8003ede:	4621      	mov	r1, r4
 8003ee0:	1a51      	subs	r1, r2, r1
 8003ee2:	6139      	str	r1, [r7, #16]
 8003ee4:	4629      	mov	r1, r5
 8003ee6:	eb63 0301 	sbc.w	r3, r3, r1
 8003eea:	617b      	str	r3, [r7, #20]
 8003eec:	f04f 0200 	mov.w	r2, #0
 8003ef0:	f04f 0300 	mov.w	r3, #0
 8003ef4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ef8:	4659      	mov	r1, fp
 8003efa:	018b      	lsls	r3, r1, #6
 8003efc:	4651      	mov	r1, sl
 8003efe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f02:	4651      	mov	r1, sl
 8003f04:	018a      	lsls	r2, r1, #6
 8003f06:	4651      	mov	r1, sl
 8003f08:	ebb2 0801 	subs.w	r8, r2, r1
 8003f0c:	4659      	mov	r1, fp
 8003f0e:	eb63 0901 	sbc.w	r9, r3, r1
 8003f12:	f04f 0200 	mov.w	r2, #0
 8003f16:	f04f 0300 	mov.w	r3, #0
 8003f1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f26:	4690      	mov	r8, r2
 8003f28:	4699      	mov	r9, r3
 8003f2a:	4623      	mov	r3, r4
 8003f2c:	eb18 0303 	adds.w	r3, r8, r3
 8003f30:	60bb      	str	r3, [r7, #8]
 8003f32:	462b      	mov	r3, r5
 8003f34:	eb49 0303 	adc.w	r3, r9, r3
 8003f38:	60fb      	str	r3, [r7, #12]
 8003f3a:	f04f 0200 	mov.w	r2, #0
 8003f3e:	f04f 0300 	mov.w	r3, #0
 8003f42:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f46:	4629      	mov	r1, r5
 8003f48:	024b      	lsls	r3, r1, #9
 8003f4a:	4621      	mov	r1, r4
 8003f4c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f50:	4621      	mov	r1, r4
 8003f52:	024a      	lsls	r2, r1, #9
 8003f54:	4610      	mov	r0, r2
 8003f56:	4619      	mov	r1, r3
 8003f58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f64:	f7fc fe28 	bl	8000bb8 <__aeabi_uldivmod>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f70:	e058      	b.n	8004024 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f72:	4b38      	ldr	r3, [pc, #224]	@ (8004054 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	099b      	lsrs	r3, r3, #6
 8003f78:	2200      	movs	r2, #0
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	4611      	mov	r1, r2
 8003f7e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f82:	623b      	str	r3, [r7, #32]
 8003f84:	2300      	movs	r3, #0
 8003f86:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f88:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f8c:	4642      	mov	r2, r8
 8003f8e:	464b      	mov	r3, r9
 8003f90:	f04f 0000 	mov.w	r0, #0
 8003f94:	f04f 0100 	mov.w	r1, #0
 8003f98:	0159      	lsls	r1, r3, #5
 8003f9a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f9e:	0150      	lsls	r0, r2, #5
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	460b      	mov	r3, r1
 8003fa4:	4641      	mov	r1, r8
 8003fa6:	ebb2 0a01 	subs.w	sl, r2, r1
 8003faa:	4649      	mov	r1, r9
 8003fac:	eb63 0b01 	sbc.w	fp, r3, r1
 8003fb0:	f04f 0200 	mov.w	r2, #0
 8003fb4:	f04f 0300 	mov.w	r3, #0
 8003fb8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003fbc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003fc0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003fc4:	ebb2 040a 	subs.w	r4, r2, sl
 8003fc8:	eb63 050b 	sbc.w	r5, r3, fp
 8003fcc:	f04f 0200 	mov.w	r2, #0
 8003fd0:	f04f 0300 	mov.w	r3, #0
 8003fd4:	00eb      	lsls	r3, r5, #3
 8003fd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fda:	00e2      	lsls	r2, r4, #3
 8003fdc:	4614      	mov	r4, r2
 8003fde:	461d      	mov	r5, r3
 8003fe0:	4643      	mov	r3, r8
 8003fe2:	18e3      	adds	r3, r4, r3
 8003fe4:	603b      	str	r3, [r7, #0]
 8003fe6:	464b      	mov	r3, r9
 8003fe8:	eb45 0303 	adc.w	r3, r5, r3
 8003fec:	607b      	str	r3, [r7, #4]
 8003fee:	f04f 0200 	mov.w	r2, #0
 8003ff2:	f04f 0300 	mov.w	r3, #0
 8003ff6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ffa:	4629      	mov	r1, r5
 8003ffc:	028b      	lsls	r3, r1, #10
 8003ffe:	4621      	mov	r1, r4
 8004000:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004004:	4621      	mov	r1, r4
 8004006:	028a      	lsls	r2, r1, #10
 8004008:	4610      	mov	r0, r2
 800400a:	4619      	mov	r1, r3
 800400c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800400e:	2200      	movs	r2, #0
 8004010:	61bb      	str	r3, [r7, #24]
 8004012:	61fa      	str	r2, [r7, #28]
 8004014:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004018:	f7fc fdce 	bl	8000bb8 <__aeabi_uldivmod>
 800401c:	4602      	mov	r2, r0
 800401e:	460b      	mov	r3, r1
 8004020:	4613      	mov	r3, r2
 8004022:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004024:	4b0b      	ldr	r3, [pc, #44]	@ (8004054 <HAL_RCC_GetSysClockFreq+0x200>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	0c1b      	lsrs	r3, r3, #16
 800402a:	f003 0303 	and.w	r3, r3, #3
 800402e:	3301      	adds	r3, #1
 8004030:	005b      	lsls	r3, r3, #1
 8004032:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004034:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004036:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004038:	fbb2 f3f3 	udiv	r3, r2, r3
 800403c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800403e:	e002      	b.n	8004046 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004040:	4b05      	ldr	r3, [pc, #20]	@ (8004058 <HAL_RCC_GetSysClockFreq+0x204>)
 8004042:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004044:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004046:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004048:	4618      	mov	r0, r3
 800404a:	3750      	adds	r7, #80	@ 0x50
 800404c:	46bd      	mov	sp, r7
 800404e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004052:	bf00      	nop
 8004054:	40023800 	.word	0x40023800
 8004058:	00f42400 	.word	0x00f42400
 800405c:	007a1200 	.word	0x007a1200

08004060 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004060:	b480      	push	{r7}
 8004062:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004064:	4b03      	ldr	r3, [pc, #12]	@ (8004074 <HAL_RCC_GetHCLKFreq+0x14>)
 8004066:	681b      	ldr	r3, [r3, #0]
}
 8004068:	4618      	mov	r0, r3
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	20000008 	.word	0x20000008

08004078 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800407c:	f7ff fff0 	bl	8004060 <HAL_RCC_GetHCLKFreq>
 8004080:	4602      	mov	r2, r0
 8004082:	4b05      	ldr	r3, [pc, #20]	@ (8004098 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	0a9b      	lsrs	r3, r3, #10
 8004088:	f003 0307 	and.w	r3, r3, #7
 800408c:	4903      	ldr	r1, [pc, #12]	@ (800409c <HAL_RCC_GetPCLK1Freq+0x24>)
 800408e:	5ccb      	ldrb	r3, [r1, r3]
 8004090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004094:	4618      	mov	r0, r3
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40023800 	.word	0x40023800
 800409c:	0800b2f8 	.word	0x0800b2f8

080040a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80040a4:	f7ff ffdc 	bl	8004060 <HAL_RCC_GetHCLKFreq>
 80040a8:	4602      	mov	r2, r0
 80040aa:	4b05      	ldr	r3, [pc, #20]	@ (80040c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	0b5b      	lsrs	r3, r3, #13
 80040b0:	f003 0307 	and.w	r3, r3, #7
 80040b4:	4903      	ldr	r1, [pc, #12]	@ (80040c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040b6:	5ccb      	ldrb	r3, [r1, r3]
 80040b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040bc:	4618      	mov	r0, r3
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	40023800 	.word	0x40023800
 80040c4:	0800b2f8 	.word	0x0800b2f8

080040c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e07b      	b.n	80041d2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d108      	bne.n	80040f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040ea:	d009      	beq.n	8004100 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	61da      	str	r2, [r3, #28]
 80040f2:	e005      	b.n	8004100 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d106      	bne.n	8004120 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7fe fc10 	bl	8002940 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2202      	movs	r2, #2
 8004124:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004136:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004148:	431a      	orrs	r2, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004152:	431a      	orrs	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	691b      	ldr	r3, [r3, #16]
 8004158:	f003 0302 	and.w	r3, r3, #2
 800415c:	431a      	orrs	r2, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	f003 0301 	and.w	r3, r3, #1
 8004166:	431a      	orrs	r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004170:	431a      	orrs	r2, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	69db      	ldr	r3, [r3, #28]
 8004176:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800417a:	431a      	orrs	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6a1b      	ldr	r3, [r3, #32]
 8004180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004184:	ea42 0103 	orr.w	r1, r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800418c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	430a      	orrs	r2, r1
 8004196:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	0c1b      	lsrs	r3, r3, #16
 800419e:	f003 0104 	and.w	r1, r3, #4
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a6:	f003 0210 	and.w	r2, r3, #16
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	430a      	orrs	r2, r1
 80041b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	69da      	ldr	r2, [r3, #28]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80041d0:	2300      	movs	r3, #0
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3708      	adds	r7, #8
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}

080041da <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041da:	b580      	push	{r7, lr}
 80041dc:	b082      	sub	sp, #8
 80041de:	af00      	add	r7, sp, #0
 80041e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d101      	bne.n	80041ec <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e041      	b.n	8004270 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d106      	bne.n	8004206 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f7fe fc05 	bl	8002a10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2202      	movs	r2, #2
 800420a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	3304      	adds	r3, #4
 8004216:	4619      	mov	r1, r3
 8004218:	4610      	mov	r0, r2
 800421a:	f000 fb1b 	bl	8004854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2201      	movs	r2, #1
 8004222:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2201      	movs	r2, #1
 800422a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2201      	movs	r2, #1
 8004232:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2201      	movs	r2, #1
 800423a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2201      	movs	r2, #1
 8004242:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2201      	movs	r2, #1
 800424a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2201      	movs	r2, #1
 8004252:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2201      	movs	r2, #1
 800425a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2201      	movs	r2, #1
 800426a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3708      	adds	r7, #8
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b01      	cmp	r3, #1
 800428a:	d001      	beq.n	8004290 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e03c      	b.n	800430a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2202      	movs	r2, #2
 8004294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a1e      	ldr	r2, [pc, #120]	@ (8004318 <HAL_TIM_Base_Start+0xa0>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d018      	beq.n	80042d4 <HAL_TIM_Base_Start+0x5c>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042aa:	d013      	beq.n	80042d4 <HAL_TIM_Base_Start+0x5c>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a1a      	ldr	r2, [pc, #104]	@ (800431c <HAL_TIM_Base_Start+0xa4>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d00e      	beq.n	80042d4 <HAL_TIM_Base_Start+0x5c>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a19      	ldr	r2, [pc, #100]	@ (8004320 <HAL_TIM_Base_Start+0xa8>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d009      	beq.n	80042d4 <HAL_TIM_Base_Start+0x5c>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a17      	ldr	r2, [pc, #92]	@ (8004324 <HAL_TIM_Base_Start+0xac>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d004      	beq.n	80042d4 <HAL_TIM_Base_Start+0x5c>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a16      	ldr	r2, [pc, #88]	@ (8004328 <HAL_TIM_Base_Start+0xb0>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d111      	bne.n	80042f8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 0307 	and.w	r3, r3, #7
 80042de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2b06      	cmp	r3, #6
 80042e4:	d010      	beq.n	8004308 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f042 0201 	orr.w	r2, r2, #1
 80042f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042f6:	e007      	b.n	8004308 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f042 0201 	orr.w	r2, r2, #1
 8004306:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	40010000 	.word	0x40010000
 800431c:	40000400 	.word	0x40000400
 8004320:	40000800 	.word	0x40000800
 8004324:	40000c00 	.word	0x40000c00
 8004328:	40014000 	.word	0x40014000

0800432c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e041      	b.n	80043c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d106      	bne.n	8004358 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f000 f839 	bl	80043ca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2202      	movs	r2, #2
 800435c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	3304      	adds	r3, #4
 8004368:	4619      	mov	r1, r3
 800436a:	4610      	mov	r0, r2
 800436c:	f000 fa72 	bl	8004854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043c0:	2300      	movs	r3, #0
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3708      	adds	r7, #8
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80043ca:	b480      	push	{r7}
 80043cc:	b083      	sub	sp, #12
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80043d2:	bf00      	nop
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
	...

080043e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d109      	bne.n	8004404 <HAL_TIM_PWM_Start+0x24>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	bf14      	ite	ne
 80043fc:	2301      	movne	r3, #1
 80043fe:	2300      	moveq	r3, #0
 8004400:	b2db      	uxtb	r3, r3
 8004402:	e022      	b.n	800444a <HAL_TIM_PWM_Start+0x6a>
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	2b04      	cmp	r3, #4
 8004408:	d109      	bne.n	800441e <HAL_TIM_PWM_Start+0x3e>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b01      	cmp	r3, #1
 8004414:	bf14      	ite	ne
 8004416:	2301      	movne	r3, #1
 8004418:	2300      	moveq	r3, #0
 800441a:	b2db      	uxtb	r3, r3
 800441c:	e015      	b.n	800444a <HAL_TIM_PWM_Start+0x6a>
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2b08      	cmp	r3, #8
 8004422:	d109      	bne.n	8004438 <HAL_TIM_PWM_Start+0x58>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800442a:	b2db      	uxtb	r3, r3
 800442c:	2b01      	cmp	r3, #1
 800442e:	bf14      	ite	ne
 8004430:	2301      	movne	r3, #1
 8004432:	2300      	moveq	r3, #0
 8004434:	b2db      	uxtb	r3, r3
 8004436:	e008      	b.n	800444a <HAL_TIM_PWM_Start+0x6a>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800443e:	b2db      	uxtb	r3, r3
 8004440:	2b01      	cmp	r3, #1
 8004442:	bf14      	ite	ne
 8004444:	2301      	movne	r3, #1
 8004446:	2300      	moveq	r3, #0
 8004448:	b2db      	uxtb	r3, r3
 800444a:	2b00      	cmp	r3, #0
 800444c:	d001      	beq.n	8004452 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e068      	b.n	8004524 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d104      	bne.n	8004462 <HAL_TIM_PWM_Start+0x82>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2202      	movs	r2, #2
 800445c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004460:	e013      	b.n	800448a <HAL_TIM_PWM_Start+0xaa>
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	2b04      	cmp	r3, #4
 8004466:	d104      	bne.n	8004472 <HAL_TIM_PWM_Start+0x92>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2202      	movs	r2, #2
 800446c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004470:	e00b      	b.n	800448a <HAL_TIM_PWM_Start+0xaa>
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	2b08      	cmp	r3, #8
 8004476:	d104      	bne.n	8004482 <HAL_TIM_PWM_Start+0xa2>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2202      	movs	r2, #2
 800447c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004480:	e003      	b.n	800448a <HAL_TIM_PWM_Start+0xaa>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2202      	movs	r2, #2
 8004486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2201      	movs	r2, #1
 8004490:	6839      	ldr	r1, [r7, #0]
 8004492:	4618      	mov	r0, r3
 8004494:	f000 fc90 	bl	8004db8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a23      	ldr	r2, [pc, #140]	@ (800452c <HAL_TIM_PWM_Start+0x14c>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d107      	bne.n	80044b2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80044b0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a1d      	ldr	r2, [pc, #116]	@ (800452c <HAL_TIM_PWM_Start+0x14c>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d018      	beq.n	80044ee <HAL_TIM_PWM_Start+0x10e>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044c4:	d013      	beq.n	80044ee <HAL_TIM_PWM_Start+0x10e>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a19      	ldr	r2, [pc, #100]	@ (8004530 <HAL_TIM_PWM_Start+0x150>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d00e      	beq.n	80044ee <HAL_TIM_PWM_Start+0x10e>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a17      	ldr	r2, [pc, #92]	@ (8004534 <HAL_TIM_PWM_Start+0x154>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d009      	beq.n	80044ee <HAL_TIM_PWM_Start+0x10e>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a16      	ldr	r2, [pc, #88]	@ (8004538 <HAL_TIM_PWM_Start+0x158>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d004      	beq.n	80044ee <HAL_TIM_PWM_Start+0x10e>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a14      	ldr	r2, [pc, #80]	@ (800453c <HAL_TIM_PWM_Start+0x15c>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d111      	bne.n	8004512 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f003 0307 	and.w	r3, r3, #7
 80044f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2b06      	cmp	r3, #6
 80044fe:	d010      	beq.n	8004522 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f042 0201 	orr.w	r2, r2, #1
 800450e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004510:	e007      	b.n	8004522 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f042 0201 	orr.w	r2, r2, #1
 8004520:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	3710      	adds	r7, #16
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}
 800452c:	40010000 	.word	0x40010000
 8004530:	40000400 	.word	0x40000400
 8004534:	40000800 	.word	0x40000800
 8004538:	40000c00 	.word	0x40000c00
 800453c:	40014000 	.word	0x40014000

08004540 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b086      	sub	sp, #24
 8004544:	af00      	add	r7, sp, #0
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800454c:	2300      	movs	r3, #0
 800454e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004556:	2b01      	cmp	r3, #1
 8004558:	d101      	bne.n	800455e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800455a:	2302      	movs	r3, #2
 800455c:	e0ae      	b.n	80046bc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2201      	movs	r2, #1
 8004562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2b0c      	cmp	r3, #12
 800456a:	f200 809f 	bhi.w	80046ac <HAL_TIM_PWM_ConfigChannel+0x16c>
 800456e:	a201      	add	r2, pc, #4	@ (adr r2, 8004574 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004574:	080045a9 	.word	0x080045a9
 8004578:	080046ad 	.word	0x080046ad
 800457c:	080046ad 	.word	0x080046ad
 8004580:	080046ad 	.word	0x080046ad
 8004584:	080045e9 	.word	0x080045e9
 8004588:	080046ad 	.word	0x080046ad
 800458c:	080046ad 	.word	0x080046ad
 8004590:	080046ad 	.word	0x080046ad
 8004594:	0800462b 	.word	0x0800462b
 8004598:	080046ad 	.word	0x080046ad
 800459c:	080046ad 	.word	0x080046ad
 80045a0:	080046ad 	.word	0x080046ad
 80045a4:	0800466b 	.word	0x0800466b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68b9      	ldr	r1, [r7, #8]
 80045ae:	4618      	mov	r0, r3
 80045b0:	f000 f9dc 	bl	800496c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	699a      	ldr	r2, [r3, #24]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f042 0208 	orr.w	r2, r2, #8
 80045c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	699a      	ldr	r2, [r3, #24]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f022 0204 	bic.w	r2, r2, #4
 80045d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	6999      	ldr	r1, [r3, #24]
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	691a      	ldr	r2, [r3, #16]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	619a      	str	r2, [r3, #24]
      break;
 80045e6:	e064      	b.n	80046b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68b9      	ldr	r1, [r7, #8]
 80045ee:	4618      	mov	r0, r3
 80045f0:	f000 fa22 	bl	8004a38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	699a      	ldr	r2, [r3, #24]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004602:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	699a      	ldr	r2, [r3, #24]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004612:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	6999      	ldr	r1, [r3, #24]
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	691b      	ldr	r3, [r3, #16]
 800461e:	021a      	lsls	r2, r3, #8
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	430a      	orrs	r2, r1
 8004626:	619a      	str	r2, [r3, #24]
      break;
 8004628:	e043      	b.n	80046b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68b9      	ldr	r1, [r7, #8]
 8004630:	4618      	mov	r0, r3
 8004632:	f000 fa6d 	bl	8004b10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	69da      	ldr	r2, [r3, #28]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f042 0208 	orr.w	r2, r2, #8
 8004644:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	69da      	ldr	r2, [r3, #28]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 0204 	bic.w	r2, r2, #4
 8004654:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	69d9      	ldr	r1, [r3, #28]
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	691a      	ldr	r2, [r3, #16]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	430a      	orrs	r2, r1
 8004666:	61da      	str	r2, [r3, #28]
      break;
 8004668:	e023      	b.n	80046b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68b9      	ldr	r1, [r7, #8]
 8004670:	4618      	mov	r0, r3
 8004672:	f000 fab7 	bl	8004be4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	69da      	ldr	r2, [r3, #28]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004684:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	69da      	ldr	r2, [r3, #28]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004694:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	69d9      	ldr	r1, [r3, #28]
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	691b      	ldr	r3, [r3, #16]
 80046a0:	021a      	lsls	r2, r3, #8
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	61da      	str	r2, [r3, #28]
      break;
 80046aa:	e002      	b.n	80046b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	75fb      	strb	r3, [r7, #23]
      break;
 80046b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3718      	adds	r7, #24
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046ce:	2300      	movs	r3, #0
 80046d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d101      	bne.n	80046e0 <HAL_TIM_ConfigClockSource+0x1c>
 80046dc:	2302      	movs	r3, #2
 80046de:	e0b4      	b.n	800484a <HAL_TIM_ConfigClockSource+0x186>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80046fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004706:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	68ba      	ldr	r2, [r7, #8]
 800470e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004718:	d03e      	beq.n	8004798 <HAL_TIM_ConfigClockSource+0xd4>
 800471a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800471e:	f200 8087 	bhi.w	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004722:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004726:	f000 8086 	beq.w	8004836 <HAL_TIM_ConfigClockSource+0x172>
 800472a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800472e:	d87f      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004730:	2b70      	cmp	r3, #112	@ 0x70
 8004732:	d01a      	beq.n	800476a <HAL_TIM_ConfigClockSource+0xa6>
 8004734:	2b70      	cmp	r3, #112	@ 0x70
 8004736:	d87b      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004738:	2b60      	cmp	r3, #96	@ 0x60
 800473a:	d050      	beq.n	80047de <HAL_TIM_ConfigClockSource+0x11a>
 800473c:	2b60      	cmp	r3, #96	@ 0x60
 800473e:	d877      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004740:	2b50      	cmp	r3, #80	@ 0x50
 8004742:	d03c      	beq.n	80047be <HAL_TIM_ConfigClockSource+0xfa>
 8004744:	2b50      	cmp	r3, #80	@ 0x50
 8004746:	d873      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004748:	2b40      	cmp	r3, #64	@ 0x40
 800474a:	d058      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x13a>
 800474c:	2b40      	cmp	r3, #64	@ 0x40
 800474e:	d86f      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004750:	2b30      	cmp	r3, #48	@ 0x30
 8004752:	d064      	beq.n	800481e <HAL_TIM_ConfigClockSource+0x15a>
 8004754:	2b30      	cmp	r3, #48	@ 0x30
 8004756:	d86b      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004758:	2b20      	cmp	r3, #32
 800475a:	d060      	beq.n	800481e <HAL_TIM_ConfigClockSource+0x15a>
 800475c:	2b20      	cmp	r3, #32
 800475e:	d867      	bhi.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
 8004760:	2b00      	cmp	r3, #0
 8004762:	d05c      	beq.n	800481e <HAL_TIM_ConfigClockSource+0x15a>
 8004764:	2b10      	cmp	r3, #16
 8004766:	d05a      	beq.n	800481e <HAL_TIM_ConfigClockSource+0x15a>
 8004768:	e062      	b.n	8004830 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800477a:	f000 fafd 	bl	8004d78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800478c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	68ba      	ldr	r2, [r7, #8]
 8004794:	609a      	str	r2, [r3, #8]
      break;
 8004796:	e04f      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047a8:	f000 fae6 	bl	8004d78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	689a      	ldr	r2, [r3, #8]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047ba:	609a      	str	r2, [r3, #8]
      break;
 80047bc:	e03c      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ca:	461a      	mov	r2, r3
 80047cc:	f000 fa5a 	bl	8004c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2150      	movs	r1, #80	@ 0x50
 80047d6:	4618      	mov	r0, r3
 80047d8:	f000 fab3 	bl	8004d42 <TIM_ITRx_SetConfig>
      break;
 80047dc:	e02c      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047ea:	461a      	mov	r2, r3
 80047ec:	f000 fa79 	bl	8004ce2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2160      	movs	r1, #96	@ 0x60
 80047f6:	4618      	mov	r0, r3
 80047f8:	f000 faa3 	bl	8004d42 <TIM_ITRx_SetConfig>
      break;
 80047fc:	e01c      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800480a:	461a      	mov	r2, r3
 800480c:	f000 fa3a 	bl	8004c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2140      	movs	r1, #64	@ 0x40
 8004816:	4618      	mov	r0, r3
 8004818:	f000 fa93 	bl	8004d42 <TIM_ITRx_SetConfig>
      break;
 800481c:	e00c      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4619      	mov	r1, r3
 8004828:	4610      	mov	r0, r2
 800482a:	f000 fa8a 	bl	8004d42 <TIM_ITRx_SetConfig>
      break;
 800482e:	e003      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	73fb      	strb	r3, [r7, #15]
      break;
 8004834:	e000      	b.n	8004838 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004836:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004848:	7bfb      	ldrb	r3, [r7, #15]
}
 800484a:	4618      	mov	r0, r3
 800484c:	3710      	adds	r7, #16
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
	...

08004854 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a3a      	ldr	r2, [pc, #232]	@ (8004950 <TIM_Base_SetConfig+0xfc>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d00f      	beq.n	800488c <TIM_Base_SetConfig+0x38>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004872:	d00b      	beq.n	800488c <TIM_Base_SetConfig+0x38>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a37      	ldr	r2, [pc, #220]	@ (8004954 <TIM_Base_SetConfig+0x100>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d007      	beq.n	800488c <TIM_Base_SetConfig+0x38>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a36      	ldr	r2, [pc, #216]	@ (8004958 <TIM_Base_SetConfig+0x104>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d003      	beq.n	800488c <TIM_Base_SetConfig+0x38>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a35      	ldr	r2, [pc, #212]	@ (800495c <TIM_Base_SetConfig+0x108>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d108      	bne.n	800489e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004892:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a2b      	ldr	r2, [pc, #172]	@ (8004950 <TIM_Base_SetConfig+0xfc>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d01b      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ac:	d017      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a28      	ldr	r2, [pc, #160]	@ (8004954 <TIM_Base_SetConfig+0x100>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d013      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a27      	ldr	r2, [pc, #156]	@ (8004958 <TIM_Base_SetConfig+0x104>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d00f      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a26      	ldr	r2, [pc, #152]	@ (800495c <TIM_Base_SetConfig+0x108>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d00b      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a25      	ldr	r2, [pc, #148]	@ (8004960 <TIM_Base_SetConfig+0x10c>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d007      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a24      	ldr	r2, [pc, #144]	@ (8004964 <TIM_Base_SetConfig+0x110>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d003      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a23      	ldr	r2, [pc, #140]	@ (8004968 <TIM_Base_SetConfig+0x114>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d108      	bne.n	80048f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a0e      	ldr	r2, [pc, #56]	@ (8004950 <TIM_Base_SetConfig+0xfc>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d103      	bne.n	8004924 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	691a      	ldr	r2, [r3, #16]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b01      	cmp	r3, #1
 8004934:	d105      	bne.n	8004942 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	f023 0201 	bic.w	r2, r3, #1
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	611a      	str	r2, [r3, #16]
  }
}
 8004942:	bf00      	nop
 8004944:	3714      	adds	r7, #20
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	40010000 	.word	0x40010000
 8004954:	40000400 	.word	0x40000400
 8004958:	40000800 	.word	0x40000800
 800495c:	40000c00 	.word	0x40000c00
 8004960:	40014000 	.word	0x40014000
 8004964:	40014400 	.word	0x40014400
 8004968:	40014800 	.word	0x40014800

0800496c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800496c:	b480      	push	{r7}
 800496e:	b087      	sub	sp, #28
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a1b      	ldr	r3, [r3, #32]
 800497a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a1b      	ldr	r3, [r3, #32]
 8004980:	f023 0201 	bic.w	r2, r3, #1
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800499a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f023 0303 	bic.w	r3, r3, #3
 80049a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	f023 0302 	bic.w	r3, r3, #2
 80049b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	4313      	orrs	r3, r2
 80049be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a1c      	ldr	r2, [pc, #112]	@ (8004a34 <TIM_OC1_SetConfig+0xc8>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d10c      	bne.n	80049e2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	f023 0308 	bic.w	r3, r3, #8
 80049ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	697a      	ldr	r2, [r7, #20]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	f023 0304 	bic.w	r3, r3, #4
 80049e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a13      	ldr	r2, [pc, #76]	@ (8004a34 <TIM_OC1_SetConfig+0xc8>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d111      	bne.n	8004a0e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	693a      	ldr	r2, [r7, #16]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	693a      	ldr	r2, [r7, #16]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	693a      	ldr	r2, [r7, #16]
 8004a12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	697a      	ldr	r2, [r7, #20]
 8004a26:	621a      	str	r2, [r3, #32]
}
 8004a28:	bf00      	nop
 8004a2a:	371c      	adds	r7, #28
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr
 8004a34:	40010000 	.word	0x40010000

08004a38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b087      	sub	sp, #28
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a1b      	ldr	r3, [r3, #32]
 8004a46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
 8004a4c:	f023 0210 	bic.w	r2, r3, #16
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	699b      	ldr	r3, [r3, #24]
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	021b      	lsls	r3, r3, #8
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	f023 0320 	bic.w	r3, r3, #32
 8004a82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	011b      	lsls	r3, r3, #4
 8004a8a:	697a      	ldr	r2, [r7, #20]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a1e      	ldr	r2, [pc, #120]	@ (8004b0c <TIM_OC2_SetConfig+0xd4>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d10d      	bne.n	8004ab4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	011b      	lsls	r3, r3, #4
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ab2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a15      	ldr	r2, [pc, #84]	@ (8004b0c <TIM_OC2_SetConfig+0xd4>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d113      	bne.n	8004ae4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ac2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004aca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	695b      	ldr	r3, [r3, #20]
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	693a      	ldr	r2, [r7, #16]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	699b      	ldr	r3, [r3, #24]
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	685a      	ldr	r2, [r3, #4]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	621a      	str	r2, [r3, #32]
}
 8004afe:	bf00      	nop
 8004b00:	371c      	adds	r7, #28
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	40010000 	.word	0x40010000

08004b10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b087      	sub	sp, #28
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a1b      	ldr	r3, [r3, #32]
 8004b1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6a1b      	ldr	r3, [r3, #32]
 8004b24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	69db      	ldr	r3, [r3, #28]
 8004b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f023 0303 	bic.w	r3, r3, #3
 8004b46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	021b      	lsls	r3, r3, #8
 8004b60:	697a      	ldr	r2, [r7, #20]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a1d      	ldr	r2, [pc, #116]	@ (8004be0 <TIM_OC3_SetConfig+0xd0>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d10d      	bne.n	8004b8a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	021b      	lsls	r3, r3, #8
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a14      	ldr	r2, [pc, #80]	@ (8004be0 <TIM_OC3_SetConfig+0xd0>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d113      	bne.n	8004bba <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ba0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	011b      	lsls	r3, r3, #4
 8004ba8:	693a      	ldr	r2, [r7, #16]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	011b      	lsls	r3, r3, #4
 8004bb4:	693a      	ldr	r2, [r7, #16]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	621a      	str	r2, [r3, #32]
}
 8004bd4:	bf00      	nop
 8004bd6:	371c      	adds	r7, #28
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr
 8004be0:	40010000 	.word	0x40010000

08004be4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b087      	sub	sp, #28
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a1b      	ldr	r3, [r3, #32]
 8004bf2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a1b      	ldr	r3, [r3, #32]
 8004bf8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	69db      	ldr	r3, [r3, #28]
 8004c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	021b      	lsls	r3, r3, #8
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	031b      	lsls	r3, r3, #12
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a10      	ldr	r2, [pc, #64]	@ (8004c80 <TIM_OC4_SetConfig+0x9c>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d109      	bne.n	8004c58 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c4a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	695b      	ldr	r3, [r3, #20]
 8004c50:	019b      	lsls	r3, r3, #6
 8004c52:	697a      	ldr	r2, [r7, #20]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	697a      	ldr	r2, [r7, #20]
 8004c5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68fa      	ldr	r2, [r7, #12]
 8004c62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685a      	ldr	r2, [r3, #4]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	693a      	ldr	r2, [r7, #16]
 8004c70:	621a      	str	r2, [r3, #32]
}
 8004c72:	bf00      	nop
 8004c74:	371c      	adds	r7, #28
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	40010000 	.word	0x40010000

08004c84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b087      	sub	sp, #28
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	60f8      	str	r0, [r7, #12]
 8004c8c:	60b9      	str	r1, [r7, #8]
 8004c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6a1b      	ldr	r3, [r3, #32]
 8004c94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6a1b      	ldr	r3, [r3, #32]
 8004c9a:	f023 0201 	bic.w	r2, r3, #1
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	699b      	ldr	r3, [r3, #24]
 8004ca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	011b      	lsls	r3, r3, #4
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f023 030a 	bic.w	r3, r3, #10
 8004cc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	693a      	ldr	r2, [r7, #16]
 8004cce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	697a      	ldr	r2, [r7, #20]
 8004cd4:	621a      	str	r2, [r3, #32]
}
 8004cd6:	bf00      	nop
 8004cd8:	371c      	adds	r7, #28
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr

08004ce2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	b087      	sub	sp, #28
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	60f8      	str	r0, [r7, #12]
 8004cea:	60b9      	str	r1, [r7, #8]
 8004cec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6a1b      	ldr	r3, [r3, #32]
 8004cf2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6a1b      	ldr	r3, [r3, #32]
 8004cf8:	f023 0210 	bic.w	r2, r3, #16
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	031b      	lsls	r3, r3, #12
 8004d12:	693a      	ldr	r2, [r7, #16]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	011b      	lsls	r3, r3, #4
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	693a      	ldr	r2, [r7, #16]
 8004d2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	697a      	ldr	r2, [r7, #20]
 8004d34:	621a      	str	r2, [r3, #32]
}
 8004d36:	bf00      	nop
 8004d38:	371c      	adds	r7, #28
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr

08004d42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d42:	b480      	push	{r7}
 8004d44:	b085      	sub	sp, #20
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
 8004d4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d5a:	683a      	ldr	r2, [r7, #0]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	f043 0307 	orr.w	r3, r3, #7
 8004d64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	68fa      	ldr	r2, [r7, #12]
 8004d6a:	609a      	str	r2, [r3, #8]
}
 8004d6c:	bf00      	nop
 8004d6e:	3714      	adds	r7, #20
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b087      	sub	sp, #28
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
 8004d84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	021a      	lsls	r2, r3, #8
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	697a      	ldr	r2, [r7, #20]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	697a      	ldr	r2, [r7, #20]
 8004daa:	609a      	str	r2, [r3, #8]
}
 8004dac:	bf00      	nop
 8004dae:	371c      	adds	r7, #28
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b087      	sub	sp, #28
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	f003 031f 	and.w	r3, r3, #31
 8004dca:	2201      	movs	r2, #1
 8004dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6a1a      	ldr	r2, [r3, #32]
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	43db      	mvns	r3, r3
 8004dda:	401a      	ands	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6a1a      	ldr	r2, [r3, #32]
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	f003 031f 	and.w	r3, r3, #31
 8004dea:	6879      	ldr	r1, [r7, #4]
 8004dec:	fa01 f303 	lsl.w	r3, r1, r3
 8004df0:	431a      	orrs	r2, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	621a      	str	r2, [r3, #32]
}
 8004df6:	bf00      	nop
 8004df8:	371c      	adds	r7, #28
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
	...

08004e04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b085      	sub	sp, #20
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d101      	bne.n	8004e1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e18:	2302      	movs	r3, #2
 8004e1a:	e050      	b.n	8004ebe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2202      	movs	r2, #2
 8004e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68fa      	ldr	r2, [r7, #12]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a1c      	ldr	r2, [pc, #112]	@ (8004ecc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d018      	beq.n	8004e92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e68:	d013      	beq.n	8004e92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a18      	ldr	r2, [pc, #96]	@ (8004ed0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d00e      	beq.n	8004e92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a16      	ldr	r2, [pc, #88]	@ (8004ed4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d009      	beq.n	8004e92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a15      	ldr	r2, [pc, #84]	@ (8004ed8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d004      	beq.n	8004e92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a13      	ldr	r2, [pc, #76]	@ (8004edc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d10c      	bne.n	8004eac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	68ba      	ldr	r2, [r7, #8]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68ba      	ldr	r2, [r7, #8]
 8004eaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3714      	adds	r7, #20
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	40010000 	.word	0x40010000
 8004ed0:	40000400 	.word	0x40000400
 8004ed4:	40000800 	.word	0x40000800
 8004ed8:	40000c00 	.word	0x40000c00
 8004edc:	40014000 	.word	0x40014000

08004ee0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b085      	sub	sp, #20
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004eea:	2300      	movs	r3, #0
 8004eec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d101      	bne.n	8004efc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004ef8:	2302      	movs	r3, #2
 8004efa:	e03d      	b.n	8004f78 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	695b      	ldr	r3, [r3, #20]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	69db      	ldr	r3, [r3, #28]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f76:	2300      	movs	r3, #0
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3714      	adds	r7, #20
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b082      	sub	sp, #8
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d101      	bne.n	8004f96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e042      	b.n	800501c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d106      	bne.n	8004fb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f7fd fe12 	bl	8002bd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2224      	movs	r2, #36	@ 0x24
 8004fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68da      	ldr	r2, [r3, #12]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f000 fdbd 	bl	8005b48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	691a      	ldr	r2, [r3, #16]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004fdc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	695a      	ldr	r2, [r3, #20]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004fec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68da      	ldr	r2, [r3, #12]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ffc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2220      	movs	r2, #32
 8005008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2220      	movs	r2, #32
 8005010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	3708      	adds	r7, #8
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b08a      	sub	sp, #40	@ 0x28
 8005028:	af02      	add	r7, sp, #8
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	603b      	str	r3, [r7, #0]
 8005030:	4613      	mov	r3, r2
 8005032:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005034:	2300      	movs	r3, #0
 8005036:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800503e:	b2db      	uxtb	r3, r3
 8005040:	2b20      	cmp	r3, #32
 8005042:	d175      	bne.n	8005130 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d002      	beq.n	8005050 <HAL_UART_Transmit+0x2c>
 800504a:	88fb      	ldrh	r3, [r7, #6]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d101      	bne.n	8005054 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e06e      	b.n	8005132 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2221      	movs	r2, #33	@ 0x21
 800505e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005062:	f7fe f80f 	bl	8003084 <HAL_GetTick>
 8005066:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	88fa      	ldrh	r2, [r7, #6]
 800506c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	88fa      	ldrh	r2, [r7, #6]
 8005072:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800507c:	d108      	bne.n	8005090 <HAL_UART_Transmit+0x6c>
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d104      	bne.n	8005090 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005086:	2300      	movs	r3, #0
 8005088:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	61bb      	str	r3, [r7, #24]
 800508e:	e003      	b.n	8005098 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005094:	2300      	movs	r3, #0
 8005096:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005098:	e02e      	b.n	80050f8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	9300      	str	r3, [sp, #0]
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	2200      	movs	r2, #0
 80050a2:	2180      	movs	r1, #128	@ 0x80
 80050a4:	68f8      	ldr	r0, [r7, #12]
 80050a6:	f000 fb1f 	bl	80056e8 <UART_WaitOnFlagUntilTimeout>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d005      	beq.n	80050bc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2220      	movs	r2, #32
 80050b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80050b8:	2303      	movs	r3, #3
 80050ba:	e03a      	b.n	8005132 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d10b      	bne.n	80050da <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	881b      	ldrh	r3, [r3, #0]
 80050c6:	461a      	mov	r2, r3
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	3302      	adds	r3, #2
 80050d6:	61bb      	str	r3, [r7, #24]
 80050d8:	e007      	b.n	80050ea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	781a      	ldrb	r2, [r3, #0]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	3301      	adds	r3, #1
 80050e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	3b01      	subs	r3, #1
 80050f2:	b29a      	uxth	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1cb      	bne.n	800509a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	9300      	str	r3, [sp, #0]
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	2200      	movs	r2, #0
 800510a:	2140      	movs	r1, #64	@ 0x40
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f000 faeb 	bl	80056e8 <UART_WaitOnFlagUntilTimeout>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d005      	beq.n	8005124 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2220      	movs	r2, #32
 800511c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005120:	2303      	movs	r3, #3
 8005122:	e006      	b.n	8005132 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2220      	movs	r2, #32
 8005128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800512c:	2300      	movs	r3, #0
 800512e:	e000      	b.n	8005132 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005130:	2302      	movs	r3, #2
  }
}
 8005132:	4618      	mov	r0, r3
 8005134:	3720      	adds	r7, #32
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}

0800513a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800513a:	b580      	push	{r7, lr}
 800513c:	b084      	sub	sp, #16
 800513e:	af00      	add	r7, sp, #0
 8005140:	60f8      	str	r0, [r7, #12]
 8005142:	60b9      	str	r1, [r7, #8]
 8005144:	4613      	mov	r3, r2
 8005146:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800514e:	b2db      	uxtb	r3, r3
 8005150:	2b20      	cmp	r3, #32
 8005152:	d112      	bne.n	800517a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d002      	beq.n	8005160 <HAL_UART_Receive_IT+0x26>
 800515a:	88fb      	ldrh	r3, [r7, #6]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d101      	bne.n	8005164 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e00b      	b.n	800517c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800516a:	88fb      	ldrh	r3, [r7, #6]
 800516c:	461a      	mov	r2, r3
 800516e:	68b9      	ldr	r1, [r7, #8]
 8005170:	68f8      	ldr	r0, [r7, #12]
 8005172:	f000 fb12 	bl	800579a <UART_Start_Receive_IT>
 8005176:	4603      	mov	r3, r0
 8005178:	e000      	b.n	800517c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800517a:	2302      	movs	r3, #2
  }
}
 800517c:	4618      	mov	r0, r3
 800517e:	3710      	adds	r7, #16
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b0ba      	sub	sp, #232	@ 0xe8
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80051aa:	2300      	movs	r3, #0
 80051ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80051b0:	2300      	movs	r3, #0
 80051b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80051b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051ba:	f003 030f 	and.w	r3, r3, #15
 80051be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80051c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d10f      	bne.n	80051ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051ce:	f003 0320 	and.w	r3, r3, #32
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d009      	beq.n	80051ea <HAL_UART_IRQHandler+0x66>
 80051d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051da:	f003 0320 	and.w	r3, r3, #32
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d003      	beq.n	80051ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f000 fbf2 	bl	80059cc <UART_Receive_IT>
      return;
 80051e8:	e25b      	b.n	80056a2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80051ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	f000 80de 	beq.w	80053b0 <HAL_UART_IRQHandler+0x22c>
 80051f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051f8:	f003 0301 	and.w	r3, r3, #1
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d106      	bne.n	800520e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005204:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005208:	2b00      	cmp	r3, #0
 800520a:	f000 80d1 	beq.w	80053b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800520e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005212:	f003 0301 	and.w	r3, r3, #1
 8005216:	2b00      	cmp	r3, #0
 8005218:	d00b      	beq.n	8005232 <HAL_UART_IRQHandler+0xae>
 800521a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800521e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005222:	2b00      	cmp	r3, #0
 8005224:	d005      	beq.n	8005232 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800522a:	f043 0201 	orr.w	r2, r3, #1
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005236:	f003 0304 	and.w	r3, r3, #4
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00b      	beq.n	8005256 <HAL_UART_IRQHandler+0xd2>
 800523e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005242:	f003 0301 	and.w	r3, r3, #1
 8005246:	2b00      	cmp	r3, #0
 8005248:	d005      	beq.n	8005256 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800524e:	f043 0202 	orr.w	r2, r3, #2
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00b      	beq.n	800527a <HAL_UART_IRQHandler+0xf6>
 8005262:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005266:	f003 0301 	and.w	r3, r3, #1
 800526a:	2b00      	cmp	r3, #0
 800526c:	d005      	beq.n	800527a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005272:	f043 0204 	orr.w	r2, r3, #4
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800527a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800527e:	f003 0308 	and.w	r3, r3, #8
 8005282:	2b00      	cmp	r3, #0
 8005284:	d011      	beq.n	80052aa <HAL_UART_IRQHandler+0x126>
 8005286:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800528a:	f003 0320 	and.w	r3, r3, #32
 800528e:	2b00      	cmp	r3, #0
 8005290:	d105      	bne.n	800529e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005292:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005296:	f003 0301 	and.w	r3, r3, #1
 800529a:	2b00      	cmp	r3, #0
 800529c:	d005      	beq.n	80052aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052a2:	f043 0208 	orr.w	r2, r3, #8
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	f000 81f2 	beq.w	8005698 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052b8:	f003 0320 	and.w	r3, r3, #32
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d008      	beq.n	80052d2 <HAL_UART_IRQHandler+0x14e>
 80052c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052c4:	f003 0320 	and.w	r3, r3, #32
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d002      	beq.n	80052d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f000 fb7d 	bl	80059cc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052dc:	2b40      	cmp	r3, #64	@ 0x40
 80052de:	bf0c      	ite	eq
 80052e0:	2301      	moveq	r3, #1
 80052e2:	2300      	movne	r3, #0
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ee:	f003 0308 	and.w	r3, r3, #8
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d103      	bne.n	80052fe <HAL_UART_IRQHandler+0x17a>
 80052f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d04f      	beq.n	800539e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 fa85 	bl	800580e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	695b      	ldr	r3, [r3, #20]
 800530a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800530e:	2b40      	cmp	r3, #64	@ 0x40
 8005310:	d141      	bne.n	8005396 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	3314      	adds	r3, #20
 8005318:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800531c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005320:	e853 3f00 	ldrex	r3, [r3]
 8005324:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005328:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800532c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005330:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	3314      	adds	r3, #20
 800533a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800533e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005342:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005346:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800534a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800534e:	e841 2300 	strex	r3, r2, [r1]
 8005352:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005356:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d1d9      	bne.n	8005312 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005362:	2b00      	cmp	r3, #0
 8005364:	d013      	beq.n	800538e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800536a:	4a7e      	ldr	r2, [pc, #504]	@ (8005564 <HAL_UART_IRQHandler+0x3e0>)
 800536c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005372:	4618      	mov	r0, r3
 8005374:	f7fe f837 	bl	80033e6 <HAL_DMA_Abort_IT>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d016      	beq.n	80053ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005382:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005388:	4610      	mov	r0, r2
 800538a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800538c:	e00e      	b.n	80053ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f000 f994 	bl	80056bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005394:	e00a      	b.n	80053ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 f990 	bl	80056bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800539c:	e006      	b.n	80053ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f000 f98c 	bl	80056bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80053aa:	e175      	b.n	8005698 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ac:	bf00      	nop
    return;
 80053ae:	e173      	b.n	8005698 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	f040 814f 	bne.w	8005658 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80053ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053be:	f003 0310 	and.w	r3, r3, #16
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	f000 8148 	beq.w	8005658 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80053c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053cc:	f003 0310 	and.w	r3, r3, #16
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f000 8141 	beq.w	8005658 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80053d6:	2300      	movs	r3, #0
 80053d8:	60bb      	str	r3, [r7, #8]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	60bb      	str	r3, [r7, #8]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	60bb      	str	r3, [r7, #8]
 80053ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053f6:	2b40      	cmp	r3, #64	@ 0x40
 80053f8:	f040 80b6 	bne.w	8005568 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005408:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800540c:	2b00      	cmp	r3, #0
 800540e:	f000 8145 	beq.w	800569c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005416:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800541a:	429a      	cmp	r2, r3
 800541c:	f080 813e 	bcs.w	800569c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005426:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800542c:	69db      	ldr	r3, [r3, #28]
 800542e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005432:	f000 8088 	beq.w	8005546 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	330c      	adds	r3, #12
 800543c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005440:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005444:	e853 3f00 	ldrex	r3, [r3]
 8005448:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800544c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005450:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005454:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	330c      	adds	r3, #12
 800545e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005462:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005466:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800546a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800546e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005472:	e841 2300 	strex	r3, r2, [r1]
 8005476:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800547a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800547e:	2b00      	cmp	r3, #0
 8005480:	d1d9      	bne.n	8005436 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	3314      	adds	r3, #20
 8005488:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800548a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800548c:	e853 3f00 	ldrex	r3, [r3]
 8005490:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005492:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005494:	f023 0301 	bic.w	r3, r3, #1
 8005498:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	3314      	adds	r3, #20
 80054a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80054a6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80054aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80054ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80054b2:	e841 2300 	strex	r3, r2, [r1]
 80054b6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80054b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d1e1      	bne.n	8005482 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	3314      	adds	r3, #20
 80054c4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054c8:	e853 3f00 	ldrex	r3, [r3]
 80054cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80054ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80054d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	3314      	adds	r3, #20
 80054de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80054e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80054e4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80054e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80054ea:	e841 2300 	strex	r3, r2, [r1]
 80054ee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80054f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d1e3      	bne.n	80054be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2220      	movs	r2, #32
 80054fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	330c      	adds	r3, #12
 800550a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800550e:	e853 3f00 	ldrex	r3, [r3]
 8005512:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005514:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005516:	f023 0310 	bic.w	r3, r3, #16
 800551a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	330c      	adds	r3, #12
 8005524:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005528:	65ba      	str	r2, [r7, #88]	@ 0x58
 800552a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800552e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005530:	e841 2300 	strex	r3, r2, [r1]
 8005534:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005536:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005538:	2b00      	cmp	r3, #0
 800553a:	d1e3      	bne.n	8005504 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005540:	4618      	mov	r0, r3
 8005542:	f7fd fee0 	bl	8003306 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2202      	movs	r2, #2
 800554a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005554:	b29b      	uxth	r3, r3
 8005556:	1ad3      	subs	r3, r2, r3
 8005558:	b29b      	uxth	r3, r3
 800555a:	4619      	mov	r1, r3
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f000 f8b7 	bl	80056d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005562:	e09b      	b.n	800569c <HAL_UART_IRQHandler+0x518>
 8005564:	080058d5 	.word	0x080058d5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005570:	b29b      	uxth	r3, r3
 8005572:	1ad3      	subs	r3, r2, r3
 8005574:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800557c:	b29b      	uxth	r3, r3
 800557e:	2b00      	cmp	r3, #0
 8005580:	f000 808e 	beq.w	80056a0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005584:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005588:	2b00      	cmp	r3, #0
 800558a:	f000 8089 	beq.w	80056a0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	330c      	adds	r3, #12
 8005594:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005598:	e853 3f00 	ldrex	r3, [r3]
 800559c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800559e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	330c      	adds	r3, #12
 80055ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80055b2:	647a      	str	r2, [r7, #68]	@ 0x44
 80055b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055ba:	e841 2300 	strex	r3, r2, [r1]
 80055be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1e3      	bne.n	800558e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	3314      	adds	r3, #20
 80055cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d0:	e853 3f00 	ldrex	r3, [r3]
 80055d4:	623b      	str	r3, [r7, #32]
   return(result);
 80055d6:	6a3b      	ldr	r3, [r7, #32]
 80055d8:	f023 0301 	bic.w	r3, r3, #1
 80055dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	3314      	adds	r3, #20
 80055e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80055ea:	633a      	str	r2, [r7, #48]	@ 0x30
 80055ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055f2:	e841 2300 	strex	r3, r2, [r1]
 80055f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1e3      	bne.n	80055c6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2220      	movs	r2, #32
 8005602:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	330c      	adds	r3, #12
 8005612:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	e853 3f00 	ldrex	r3, [r3]
 800561a:	60fb      	str	r3, [r7, #12]
   return(result);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f023 0310 	bic.w	r3, r3, #16
 8005622:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	330c      	adds	r3, #12
 800562c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005630:	61fa      	str	r2, [r7, #28]
 8005632:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005634:	69b9      	ldr	r1, [r7, #24]
 8005636:	69fa      	ldr	r2, [r7, #28]
 8005638:	e841 2300 	strex	r3, r2, [r1]
 800563c:	617b      	str	r3, [r7, #20]
   return(result);
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d1e3      	bne.n	800560c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2202      	movs	r2, #2
 8005648:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800564a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800564e:	4619      	mov	r1, r3
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 f83d 	bl	80056d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005656:	e023      	b.n	80056a0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800565c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005660:	2b00      	cmp	r3, #0
 8005662:	d009      	beq.n	8005678 <HAL_UART_IRQHandler+0x4f4>
 8005664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005668:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800566c:	2b00      	cmp	r3, #0
 800566e:	d003      	beq.n	8005678 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f000 f943 	bl	80058fc <UART_Transmit_IT>
    return;
 8005676:	e014      	b.n	80056a2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800567c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005680:	2b00      	cmp	r3, #0
 8005682:	d00e      	beq.n	80056a2 <HAL_UART_IRQHandler+0x51e>
 8005684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800568c:	2b00      	cmp	r3, #0
 800568e:	d008      	beq.n	80056a2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f000 f983 	bl	800599c <UART_EndTransmit_IT>
    return;
 8005696:	e004      	b.n	80056a2 <HAL_UART_IRQHandler+0x51e>
    return;
 8005698:	bf00      	nop
 800569a:	e002      	b.n	80056a2 <HAL_UART_IRQHandler+0x51e>
      return;
 800569c:	bf00      	nop
 800569e:	e000      	b.n	80056a2 <HAL_UART_IRQHandler+0x51e>
      return;
 80056a0:	bf00      	nop
  }
}
 80056a2:	37e8      	adds	r7, #232	@ 0xe8
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80056b0:	bf00      	nop
 80056b2:	370c      	adds	r7, #12
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr

080056bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80056c4:	bf00      	nop
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	460b      	mov	r3, r1
 80056da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80056dc:	bf00      	nop
 80056de:	370c      	adds	r7, #12
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr

080056e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b086      	sub	sp, #24
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	603b      	str	r3, [r7, #0]
 80056f4:	4613      	mov	r3, r2
 80056f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056f8:	e03b      	b.n	8005772 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056fa:	6a3b      	ldr	r3, [r7, #32]
 80056fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005700:	d037      	beq.n	8005772 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005702:	f7fd fcbf 	bl	8003084 <HAL_GetTick>
 8005706:	4602      	mov	r2, r0
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	1ad3      	subs	r3, r2, r3
 800570c:	6a3a      	ldr	r2, [r7, #32]
 800570e:	429a      	cmp	r2, r3
 8005710:	d302      	bcc.n	8005718 <UART_WaitOnFlagUntilTimeout+0x30>
 8005712:	6a3b      	ldr	r3, [r7, #32]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d101      	bne.n	800571c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005718:	2303      	movs	r3, #3
 800571a:	e03a      	b.n	8005792 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	f003 0304 	and.w	r3, r3, #4
 8005726:	2b00      	cmp	r3, #0
 8005728:	d023      	beq.n	8005772 <UART_WaitOnFlagUntilTimeout+0x8a>
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	2b80      	cmp	r3, #128	@ 0x80
 800572e:	d020      	beq.n	8005772 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	2b40      	cmp	r3, #64	@ 0x40
 8005734:	d01d      	beq.n	8005772 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 0308 	and.w	r3, r3, #8
 8005740:	2b08      	cmp	r3, #8
 8005742:	d116      	bne.n	8005772 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005744:	2300      	movs	r3, #0
 8005746:	617b      	str	r3, [r7, #20]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	617b      	str	r3, [r7, #20]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	617b      	str	r3, [r7, #20]
 8005758:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800575a:	68f8      	ldr	r0, [r7, #12]
 800575c:	f000 f857 	bl	800580e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2208      	movs	r2, #8
 8005764:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e00f      	b.n	8005792 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	4013      	ands	r3, r2
 800577c:	68ba      	ldr	r2, [r7, #8]
 800577e:	429a      	cmp	r2, r3
 8005780:	bf0c      	ite	eq
 8005782:	2301      	moveq	r3, #1
 8005784:	2300      	movne	r3, #0
 8005786:	b2db      	uxtb	r3, r3
 8005788:	461a      	mov	r2, r3
 800578a:	79fb      	ldrb	r3, [r7, #7]
 800578c:	429a      	cmp	r2, r3
 800578e:	d0b4      	beq.n	80056fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3718      	adds	r7, #24
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800579a:	b480      	push	{r7}
 800579c:	b085      	sub	sp, #20
 800579e:	af00      	add	r7, sp, #0
 80057a0:	60f8      	str	r0, [r7, #12]
 80057a2:	60b9      	str	r1, [r7, #8]
 80057a4:	4613      	mov	r3, r2
 80057a6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	68ba      	ldr	r2, [r7, #8]
 80057ac:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	88fa      	ldrh	r2, [r7, #6]
 80057b2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	88fa      	ldrh	r2, [r7, #6]
 80057b8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2222      	movs	r2, #34	@ 0x22
 80057c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	691b      	ldr	r3, [r3, #16]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d007      	beq.n	80057e0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68da      	ldr	r2, [r3, #12]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057de:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	695a      	ldr	r2, [r3, #20]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f042 0201 	orr.w	r2, r2, #1
 80057ee:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	68da      	ldr	r2, [r3, #12]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f042 0220 	orr.w	r2, r2, #32
 80057fe:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3714      	adds	r7, #20
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr

0800580e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800580e:	b480      	push	{r7}
 8005810:	b095      	sub	sp, #84	@ 0x54
 8005812:	af00      	add	r7, sp, #0
 8005814:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	330c      	adds	r3, #12
 800581c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005820:	e853 3f00 	ldrex	r3, [r3]
 8005824:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005828:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800582c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	330c      	adds	r3, #12
 8005834:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005836:	643a      	str	r2, [r7, #64]	@ 0x40
 8005838:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800583c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800583e:	e841 2300 	strex	r3, r2, [r1]
 8005842:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005846:	2b00      	cmp	r3, #0
 8005848:	d1e5      	bne.n	8005816 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	3314      	adds	r3, #20
 8005850:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005852:	6a3b      	ldr	r3, [r7, #32]
 8005854:	e853 3f00 	ldrex	r3, [r3]
 8005858:	61fb      	str	r3, [r7, #28]
   return(result);
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	f023 0301 	bic.w	r3, r3, #1
 8005860:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	3314      	adds	r3, #20
 8005868:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800586a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800586c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800586e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005870:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005872:	e841 2300 	strex	r3, r2, [r1]
 8005876:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1e5      	bne.n	800584a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005882:	2b01      	cmp	r3, #1
 8005884:	d119      	bne.n	80058ba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	330c      	adds	r3, #12
 800588c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	e853 3f00 	ldrex	r3, [r3]
 8005894:	60bb      	str	r3, [r7, #8]
   return(result);
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	f023 0310 	bic.w	r3, r3, #16
 800589c:	647b      	str	r3, [r7, #68]	@ 0x44
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	330c      	adds	r3, #12
 80058a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058a6:	61ba      	str	r2, [r7, #24]
 80058a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058aa:	6979      	ldr	r1, [r7, #20]
 80058ac:	69ba      	ldr	r2, [r7, #24]
 80058ae:	e841 2300 	strex	r3, r2, [r1]
 80058b2:	613b      	str	r3, [r7, #16]
   return(result);
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1e5      	bne.n	8005886 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2220      	movs	r2, #32
 80058be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80058c8:	bf00      	nop
 80058ca:	3754      	adds	r7, #84	@ 0x54
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2200      	movs	r2, #0
 80058e6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058ee:	68f8      	ldr	r0, [r7, #12]
 80058f0:	f7ff fee4 	bl	80056bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058f4:	bf00      	nop
 80058f6:	3710      	adds	r7, #16
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b085      	sub	sp, #20
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800590a:	b2db      	uxtb	r3, r3
 800590c:	2b21      	cmp	r3, #33	@ 0x21
 800590e:	d13e      	bne.n	800598e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005918:	d114      	bne.n	8005944 <UART_Transmit_IT+0x48>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d110      	bne.n	8005944 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a1b      	ldr	r3, [r3, #32]
 8005926:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	881b      	ldrh	r3, [r3, #0]
 800592c:	461a      	mov	r2, r3
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005936:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a1b      	ldr	r3, [r3, #32]
 800593c:	1c9a      	adds	r2, r3, #2
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	621a      	str	r2, [r3, #32]
 8005942:	e008      	b.n	8005956 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a1b      	ldr	r3, [r3, #32]
 8005948:	1c59      	adds	r1, r3, #1
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	6211      	str	r1, [r2, #32]
 800594e:	781a      	ldrb	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800595a:	b29b      	uxth	r3, r3
 800595c:	3b01      	subs	r3, #1
 800595e:	b29b      	uxth	r3, r3
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	4619      	mov	r1, r3
 8005964:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005966:	2b00      	cmp	r3, #0
 8005968:	d10f      	bne.n	800598a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68da      	ldr	r2, [r3, #12]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005978:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68da      	ldr	r2, [r3, #12]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005988:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800598a:	2300      	movs	r3, #0
 800598c:	e000      	b.n	8005990 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800598e:	2302      	movs	r3, #2
  }
}
 8005990:	4618      	mov	r0, r3
 8005992:	3714      	adds	r7, #20
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b082      	sub	sp, #8
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68da      	ldr	r2, [r3, #12]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059b2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2220      	movs	r2, #32
 80059b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f7ff fe73 	bl	80056a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3708      	adds	r7, #8
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b08c      	sub	sp, #48	@ 0x30
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2b22      	cmp	r3, #34	@ 0x22
 80059de:	f040 80ae 	bne.w	8005b3e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059ea:	d117      	bne.n	8005a1c <UART_Receive_IT+0x50>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d113      	bne.n	8005a1c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80059f4:	2300      	movs	r3, #0
 80059f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059fc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a0a:	b29a      	uxth	r2, r3
 8005a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a0e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a14:	1c9a      	adds	r2, r3, #2
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a1a:	e026      	b.n	8005a6a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a20:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005a22:	2300      	movs	r3, #0
 8005a24:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a2e:	d007      	beq.n	8005a40 <UART_Receive_IT+0x74>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d10a      	bne.n	8005a4e <UART_Receive_IT+0x82>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	691b      	ldr	r3, [r3, #16]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d106      	bne.n	8005a4e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	b2da      	uxtb	r2, r3
 8005a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a4a:	701a      	strb	r2, [r3, #0]
 8005a4c:	e008      	b.n	8005a60 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a5a:	b2da      	uxtb	r2, r3
 8005a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a5e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a64:	1c5a      	adds	r2, r3, #1
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	3b01      	subs	r3, #1
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	4619      	mov	r1, r3
 8005a78:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d15d      	bne.n	8005b3a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68da      	ldr	r2, [r3, #12]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f022 0220 	bic.w	r2, r2, #32
 8005a8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68da      	ldr	r2, [r3, #12]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a9c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	695a      	ldr	r2, [r3, #20]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f022 0201 	bic.w	r2, r2, #1
 8005aac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2220      	movs	r2, #32
 8005ab2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d135      	bne.n	8005b30 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	330c      	adds	r3, #12
 8005ad0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	e853 3f00 	ldrex	r3, [r3]
 8005ad8:	613b      	str	r3, [r7, #16]
   return(result);
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	f023 0310 	bic.w	r3, r3, #16
 8005ae0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	330c      	adds	r3, #12
 8005ae8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005aea:	623a      	str	r2, [r7, #32]
 8005aec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aee:	69f9      	ldr	r1, [r7, #28]
 8005af0:	6a3a      	ldr	r2, [r7, #32]
 8005af2:	e841 2300 	strex	r3, r2, [r1]
 8005af6:	61bb      	str	r3, [r7, #24]
   return(result);
 8005af8:	69bb      	ldr	r3, [r7, #24]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d1e5      	bne.n	8005aca <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 0310 	and.w	r3, r3, #16
 8005b08:	2b10      	cmp	r3, #16
 8005b0a:	d10a      	bne.n	8005b22 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	60fb      	str	r3, [r7, #12]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	60fb      	str	r3, [r7, #12]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	60fb      	str	r3, [r7, #12]
 8005b20:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b26:	4619      	mov	r1, r3
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f7ff fdd1 	bl	80056d0 <HAL_UARTEx_RxEventCallback>
 8005b2e:	e002      	b.n	8005b36 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f7fb fc7d 	bl	8001430 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b36:	2300      	movs	r3, #0
 8005b38:	e002      	b.n	8005b40 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	e000      	b.n	8005b40 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005b3e:	2302      	movs	r3, #2
  }
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3730      	adds	r7, #48	@ 0x30
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b4c:	b0c0      	sub	sp, #256	@ 0x100
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	691b      	ldr	r3, [r3, #16]
 8005b5c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b64:	68d9      	ldr	r1, [r3, #12]
 8005b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	ea40 0301 	orr.w	r3, r0, r1
 8005b70:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b76:	689a      	ldr	r2, [r3, #8]
 8005b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	431a      	orrs	r2, r3
 8005b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	431a      	orrs	r2, r3
 8005b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b8c:	69db      	ldr	r3, [r3, #28]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005ba0:	f021 010c 	bic.w	r1, r1, #12
 8005ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005bae:	430b      	orrs	r3, r1
 8005bb0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc2:	6999      	ldr	r1, [r3, #24]
 8005bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	ea40 0301 	orr.w	r3, r0, r1
 8005bce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	4b8f      	ldr	r3, [pc, #572]	@ (8005e14 <UART_SetConfig+0x2cc>)
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d005      	beq.n	8005be8 <UART_SetConfig+0xa0>
 8005bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	4b8d      	ldr	r3, [pc, #564]	@ (8005e18 <UART_SetConfig+0x2d0>)
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d104      	bne.n	8005bf2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005be8:	f7fe fa5a 	bl	80040a0 <HAL_RCC_GetPCLK2Freq>
 8005bec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005bf0:	e003      	b.n	8005bfa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005bf2:	f7fe fa41 	bl	8004078 <HAL_RCC_GetPCLK1Freq>
 8005bf6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bfe:	69db      	ldr	r3, [r3, #28]
 8005c00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c04:	f040 810c 	bne.w	8005e20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c12:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005c16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005c1a:	4622      	mov	r2, r4
 8005c1c:	462b      	mov	r3, r5
 8005c1e:	1891      	adds	r1, r2, r2
 8005c20:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c22:	415b      	adcs	r3, r3
 8005c24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005c2a:	4621      	mov	r1, r4
 8005c2c:	eb12 0801 	adds.w	r8, r2, r1
 8005c30:	4629      	mov	r1, r5
 8005c32:	eb43 0901 	adc.w	r9, r3, r1
 8005c36:	f04f 0200 	mov.w	r2, #0
 8005c3a:	f04f 0300 	mov.w	r3, #0
 8005c3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c4a:	4690      	mov	r8, r2
 8005c4c:	4699      	mov	r9, r3
 8005c4e:	4623      	mov	r3, r4
 8005c50:	eb18 0303 	adds.w	r3, r8, r3
 8005c54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c58:	462b      	mov	r3, r5
 8005c5a:	eb49 0303 	adc.w	r3, r9, r3
 8005c5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c6e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005c72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005c76:	460b      	mov	r3, r1
 8005c78:	18db      	adds	r3, r3, r3
 8005c7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	eb42 0303 	adc.w	r3, r2, r3
 8005c82:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005c88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005c8c:	f7fa ff94 	bl	8000bb8 <__aeabi_uldivmod>
 8005c90:	4602      	mov	r2, r0
 8005c92:	460b      	mov	r3, r1
 8005c94:	4b61      	ldr	r3, [pc, #388]	@ (8005e1c <UART_SetConfig+0x2d4>)
 8005c96:	fba3 2302 	umull	r2, r3, r3, r2
 8005c9a:	095b      	lsrs	r3, r3, #5
 8005c9c:	011c      	lsls	r4, r3, #4
 8005c9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ca8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005cac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005cb0:	4642      	mov	r2, r8
 8005cb2:	464b      	mov	r3, r9
 8005cb4:	1891      	adds	r1, r2, r2
 8005cb6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005cb8:	415b      	adcs	r3, r3
 8005cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cbc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005cc0:	4641      	mov	r1, r8
 8005cc2:	eb12 0a01 	adds.w	sl, r2, r1
 8005cc6:	4649      	mov	r1, r9
 8005cc8:	eb43 0b01 	adc.w	fp, r3, r1
 8005ccc:	f04f 0200 	mov.w	r2, #0
 8005cd0:	f04f 0300 	mov.w	r3, #0
 8005cd4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005cd8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005cdc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ce0:	4692      	mov	sl, r2
 8005ce2:	469b      	mov	fp, r3
 8005ce4:	4643      	mov	r3, r8
 8005ce6:	eb1a 0303 	adds.w	r3, sl, r3
 8005cea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005cee:	464b      	mov	r3, r9
 8005cf0:	eb4b 0303 	adc.w	r3, fp, r3
 8005cf4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d04:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005d08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005d0c:	460b      	mov	r3, r1
 8005d0e:	18db      	adds	r3, r3, r3
 8005d10:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d12:	4613      	mov	r3, r2
 8005d14:	eb42 0303 	adc.w	r3, r2, r3
 8005d18:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005d22:	f7fa ff49 	bl	8000bb8 <__aeabi_uldivmod>
 8005d26:	4602      	mov	r2, r0
 8005d28:	460b      	mov	r3, r1
 8005d2a:	4611      	mov	r1, r2
 8005d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8005e1c <UART_SetConfig+0x2d4>)
 8005d2e:	fba3 2301 	umull	r2, r3, r3, r1
 8005d32:	095b      	lsrs	r3, r3, #5
 8005d34:	2264      	movs	r2, #100	@ 0x64
 8005d36:	fb02 f303 	mul.w	r3, r2, r3
 8005d3a:	1acb      	subs	r3, r1, r3
 8005d3c:	00db      	lsls	r3, r3, #3
 8005d3e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005d42:	4b36      	ldr	r3, [pc, #216]	@ (8005e1c <UART_SetConfig+0x2d4>)
 8005d44:	fba3 2302 	umull	r2, r3, r3, r2
 8005d48:	095b      	lsrs	r3, r3, #5
 8005d4a:	005b      	lsls	r3, r3, #1
 8005d4c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005d50:	441c      	add	r4, r3
 8005d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d56:	2200      	movs	r2, #0
 8005d58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d5c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005d60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005d64:	4642      	mov	r2, r8
 8005d66:	464b      	mov	r3, r9
 8005d68:	1891      	adds	r1, r2, r2
 8005d6a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005d6c:	415b      	adcs	r3, r3
 8005d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005d74:	4641      	mov	r1, r8
 8005d76:	1851      	adds	r1, r2, r1
 8005d78:	6339      	str	r1, [r7, #48]	@ 0x30
 8005d7a:	4649      	mov	r1, r9
 8005d7c:	414b      	adcs	r3, r1
 8005d7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d80:	f04f 0200 	mov.w	r2, #0
 8005d84:	f04f 0300 	mov.w	r3, #0
 8005d88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005d8c:	4659      	mov	r1, fp
 8005d8e:	00cb      	lsls	r3, r1, #3
 8005d90:	4651      	mov	r1, sl
 8005d92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d96:	4651      	mov	r1, sl
 8005d98:	00ca      	lsls	r2, r1, #3
 8005d9a:	4610      	mov	r0, r2
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	4603      	mov	r3, r0
 8005da0:	4642      	mov	r2, r8
 8005da2:	189b      	adds	r3, r3, r2
 8005da4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005da8:	464b      	mov	r3, r9
 8005daa:	460a      	mov	r2, r1
 8005dac:	eb42 0303 	adc.w	r3, r2, r3
 8005db0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005dc0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005dc4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005dc8:	460b      	mov	r3, r1
 8005dca:	18db      	adds	r3, r3, r3
 8005dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005dce:	4613      	mov	r3, r2
 8005dd0:	eb42 0303 	adc.w	r3, r2, r3
 8005dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005dd6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005dda:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005dde:	f7fa feeb 	bl	8000bb8 <__aeabi_uldivmod>
 8005de2:	4602      	mov	r2, r0
 8005de4:	460b      	mov	r3, r1
 8005de6:	4b0d      	ldr	r3, [pc, #52]	@ (8005e1c <UART_SetConfig+0x2d4>)
 8005de8:	fba3 1302 	umull	r1, r3, r3, r2
 8005dec:	095b      	lsrs	r3, r3, #5
 8005dee:	2164      	movs	r1, #100	@ 0x64
 8005df0:	fb01 f303 	mul.w	r3, r1, r3
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	00db      	lsls	r3, r3, #3
 8005df8:	3332      	adds	r3, #50	@ 0x32
 8005dfa:	4a08      	ldr	r2, [pc, #32]	@ (8005e1c <UART_SetConfig+0x2d4>)
 8005dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8005e00:	095b      	lsrs	r3, r3, #5
 8005e02:	f003 0207 	and.w	r2, r3, #7
 8005e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4422      	add	r2, r4
 8005e0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e10:	e106      	b.n	8006020 <UART_SetConfig+0x4d8>
 8005e12:	bf00      	nop
 8005e14:	40011000 	.word	0x40011000
 8005e18:	40011400 	.word	0x40011400
 8005e1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e24:	2200      	movs	r2, #0
 8005e26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e2a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005e2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005e32:	4642      	mov	r2, r8
 8005e34:	464b      	mov	r3, r9
 8005e36:	1891      	adds	r1, r2, r2
 8005e38:	6239      	str	r1, [r7, #32]
 8005e3a:	415b      	adcs	r3, r3
 8005e3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e42:	4641      	mov	r1, r8
 8005e44:	1854      	adds	r4, r2, r1
 8005e46:	4649      	mov	r1, r9
 8005e48:	eb43 0501 	adc.w	r5, r3, r1
 8005e4c:	f04f 0200 	mov.w	r2, #0
 8005e50:	f04f 0300 	mov.w	r3, #0
 8005e54:	00eb      	lsls	r3, r5, #3
 8005e56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e5a:	00e2      	lsls	r2, r4, #3
 8005e5c:	4614      	mov	r4, r2
 8005e5e:	461d      	mov	r5, r3
 8005e60:	4643      	mov	r3, r8
 8005e62:	18e3      	adds	r3, r4, r3
 8005e64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005e68:	464b      	mov	r3, r9
 8005e6a:	eb45 0303 	adc.w	r3, r5, r3
 8005e6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e7e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e82:	f04f 0200 	mov.w	r2, #0
 8005e86:	f04f 0300 	mov.w	r3, #0
 8005e8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005e8e:	4629      	mov	r1, r5
 8005e90:	008b      	lsls	r3, r1, #2
 8005e92:	4621      	mov	r1, r4
 8005e94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e98:	4621      	mov	r1, r4
 8005e9a:	008a      	lsls	r2, r1, #2
 8005e9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005ea0:	f7fa fe8a 	bl	8000bb8 <__aeabi_uldivmod>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	460b      	mov	r3, r1
 8005ea8:	4b60      	ldr	r3, [pc, #384]	@ (800602c <UART_SetConfig+0x4e4>)
 8005eaa:	fba3 2302 	umull	r2, r3, r3, r2
 8005eae:	095b      	lsrs	r3, r3, #5
 8005eb0:	011c      	lsls	r4, r3, #4
 8005eb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005ebc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ec0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005ec4:	4642      	mov	r2, r8
 8005ec6:	464b      	mov	r3, r9
 8005ec8:	1891      	adds	r1, r2, r2
 8005eca:	61b9      	str	r1, [r7, #24]
 8005ecc:	415b      	adcs	r3, r3
 8005ece:	61fb      	str	r3, [r7, #28]
 8005ed0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ed4:	4641      	mov	r1, r8
 8005ed6:	1851      	adds	r1, r2, r1
 8005ed8:	6139      	str	r1, [r7, #16]
 8005eda:	4649      	mov	r1, r9
 8005edc:	414b      	adcs	r3, r1
 8005ede:	617b      	str	r3, [r7, #20]
 8005ee0:	f04f 0200 	mov.w	r2, #0
 8005ee4:	f04f 0300 	mov.w	r3, #0
 8005ee8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005eec:	4659      	mov	r1, fp
 8005eee:	00cb      	lsls	r3, r1, #3
 8005ef0:	4651      	mov	r1, sl
 8005ef2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ef6:	4651      	mov	r1, sl
 8005ef8:	00ca      	lsls	r2, r1, #3
 8005efa:	4610      	mov	r0, r2
 8005efc:	4619      	mov	r1, r3
 8005efe:	4603      	mov	r3, r0
 8005f00:	4642      	mov	r2, r8
 8005f02:	189b      	adds	r3, r3, r2
 8005f04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f08:	464b      	mov	r3, r9
 8005f0a:	460a      	mov	r2, r1
 8005f0c:	eb42 0303 	adc.w	r3, r2, r3
 8005f10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f1e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005f20:	f04f 0200 	mov.w	r2, #0
 8005f24:	f04f 0300 	mov.w	r3, #0
 8005f28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005f2c:	4649      	mov	r1, r9
 8005f2e:	008b      	lsls	r3, r1, #2
 8005f30:	4641      	mov	r1, r8
 8005f32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f36:	4641      	mov	r1, r8
 8005f38:	008a      	lsls	r2, r1, #2
 8005f3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005f3e:	f7fa fe3b 	bl	8000bb8 <__aeabi_uldivmod>
 8005f42:	4602      	mov	r2, r0
 8005f44:	460b      	mov	r3, r1
 8005f46:	4611      	mov	r1, r2
 8005f48:	4b38      	ldr	r3, [pc, #224]	@ (800602c <UART_SetConfig+0x4e4>)
 8005f4a:	fba3 2301 	umull	r2, r3, r3, r1
 8005f4e:	095b      	lsrs	r3, r3, #5
 8005f50:	2264      	movs	r2, #100	@ 0x64
 8005f52:	fb02 f303 	mul.w	r3, r2, r3
 8005f56:	1acb      	subs	r3, r1, r3
 8005f58:	011b      	lsls	r3, r3, #4
 8005f5a:	3332      	adds	r3, #50	@ 0x32
 8005f5c:	4a33      	ldr	r2, [pc, #204]	@ (800602c <UART_SetConfig+0x4e4>)
 8005f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f62:	095b      	lsrs	r3, r3, #5
 8005f64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f68:	441c      	add	r4, r3
 8005f6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f6e:	2200      	movs	r2, #0
 8005f70:	673b      	str	r3, [r7, #112]	@ 0x70
 8005f72:	677a      	str	r2, [r7, #116]	@ 0x74
 8005f74:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005f78:	4642      	mov	r2, r8
 8005f7a:	464b      	mov	r3, r9
 8005f7c:	1891      	adds	r1, r2, r2
 8005f7e:	60b9      	str	r1, [r7, #8]
 8005f80:	415b      	adcs	r3, r3
 8005f82:	60fb      	str	r3, [r7, #12]
 8005f84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f88:	4641      	mov	r1, r8
 8005f8a:	1851      	adds	r1, r2, r1
 8005f8c:	6039      	str	r1, [r7, #0]
 8005f8e:	4649      	mov	r1, r9
 8005f90:	414b      	adcs	r3, r1
 8005f92:	607b      	str	r3, [r7, #4]
 8005f94:	f04f 0200 	mov.w	r2, #0
 8005f98:	f04f 0300 	mov.w	r3, #0
 8005f9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005fa0:	4659      	mov	r1, fp
 8005fa2:	00cb      	lsls	r3, r1, #3
 8005fa4:	4651      	mov	r1, sl
 8005fa6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005faa:	4651      	mov	r1, sl
 8005fac:	00ca      	lsls	r2, r1, #3
 8005fae:	4610      	mov	r0, r2
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	4642      	mov	r2, r8
 8005fb6:	189b      	adds	r3, r3, r2
 8005fb8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005fba:	464b      	mov	r3, r9
 8005fbc:	460a      	mov	r2, r1
 8005fbe:	eb42 0303 	adc.w	r3, r2, r3
 8005fc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	663b      	str	r3, [r7, #96]	@ 0x60
 8005fce:	667a      	str	r2, [r7, #100]	@ 0x64
 8005fd0:	f04f 0200 	mov.w	r2, #0
 8005fd4:	f04f 0300 	mov.w	r3, #0
 8005fd8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005fdc:	4649      	mov	r1, r9
 8005fde:	008b      	lsls	r3, r1, #2
 8005fe0:	4641      	mov	r1, r8
 8005fe2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fe6:	4641      	mov	r1, r8
 8005fe8:	008a      	lsls	r2, r1, #2
 8005fea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005fee:	f7fa fde3 	bl	8000bb8 <__aeabi_uldivmod>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	460b      	mov	r3, r1
 8005ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800602c <UART_SetConfig+0x4e4>)
 8005ff8:	fba3 1302 	umull	r1, r3, r3, r2
 8005ffc:	095b      	lsrs	r3, r3, #5
 8005ffe:	2164      	movs	r1, #100	@ 0x64
 8006000:	fb01 f303 	mul.w	r3, r1, r3
 8006004:	1ad3      	subs	r3, r2, r3
 8006006:	011b      	lsls	r3, r3, #4
 8006008:	3332      	adds	r3, #50	@ 0x32
 800600a:	4a08      	ldr	r2, [pc, #32]	@ (800602c <UART_SetConfig+0x4e4>)
 800600c:	fba2 2303 	umull	r2, r3, r2, r3
 8006010:	095b      	lsrs	r3, r3, #5
 8006012:	f003 020f 	and.w	r2, r3, #15
 8006016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4422      	add	r2, r4
 800601e:	609a      	str	r2, [r3, #8]
}
 8006020:	bf00      	nop
 8006022:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006026:	46bd      	mov	sp, r7
 8006028:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800602c:	51eb851f 	.word	0x51eb851f

08006030 <__cvt>:
 8006030:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006034:	ec57 6b10 	vmov	r6, r7, d0
 8006038:	2f00      	cmp	r7, #0
 800603a:	460c      	mov	r4, r1
 800603c:	4619      	mov	r1, r3
 800603e:	463b      	mov	r3, r7
 8006040:	bfbb      	ittet	lt
 8006042:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006046:	461f      	movlt	r7, r3
 8006048:	2300      	movge	r3, #0
 800604a:	232d      	movlt	r3, #45	@ 0x2d
 800604c:	700b      	strb	r3, [r1, #0]
 800604e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006050:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006054:	4691      	mov	r9, r2
 8006056:	f023 0820 	bic.w	r8, r3, #32
 800605a:	bfbc      	itt	lt
 800605c:	4632      	movlt	r2, r6
 800605e:	4616      	movlt	r6, r2
 8006060:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006064:	d005      	beq.n	8006072 <__cvt+0x42>
 8006066:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800606a:	d100      	bne.n	800606e <__cvt+0x3e>
 800606c:	3401      	adds	r4, #1
 800606e:	2102      	movs	r1, #2
 8006070:	e000      	b.n	8006074 <__cvt+0x44>
 8006072:	2103      	movs	r1, #3
 8006074:	ab03      	add	r3, sp, #12
 8006076:	9301      	str	r3, [sp, #4]
 8006078:	ab02      	add	r3, sp, #8
 800607a:	9300      	str	r3, [sp, #0]
 800607c:	ec47 6b10 	vmov	d0, r6, r7
 8006080:	4653      	mov	r3, sl
 8006082:	4622      	mov	r2, r4
 8006084:	f000 ff50 	bl	8006f28 <_dtoa_r>
 8006088:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800608c:	4605      	mov	r5, r0
 800608e:	d119      	bne.n	80060c4 <__cvt+0x94>
 8006090:	f019 0f01 	tst.w	r9, #1
 8006094:	d00e      	beq.n	80060b4 <__cvt+0x84>
 8006096:	eb00 0904 	add.w	r9, r0, r4
 800609a:	2200      	movs	r2, #0
 800609c:	2300      	movs	r3, #0
 800609e:	4630      	mov	r0, r6
 80060a0:	4639      	mov	r1, r7
 80060a2:	f7fa fd19 	bl	8000ad8 <__aeabi_dcmpeq>
 80060a6:	b108      	cbz	r0, 80060ac <__cvt+0x7c>
 80060a8:	f8cd 900c 	str.w	r9, [sp, #12]
 80060ac:	2230      	movs	r2, #48	@ 0x30
 80060ae:	9b03      	ldr	r3, [sp, #12]
 80060b0:	454b      	cmp	r3, r9
 80060b2:	d31e      	bcc.n	80060f2 <__cvt+0xc2>
 80060b4:	9b03      	ldr	r3, [sp, #12]
 80060b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80060b8:	1b5b      	subs	r3, r3, r5
 80060ba:	4628      	mov	r0, r5
 80060bc:	6013      	str	r3, [r2, #0]
 80060be:	b004      	add	sp, #16
 80060c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80060c8:	eb00 0904 	add.w	r9, r0, r4
 80060cc:	d1e5      	bne.n	800609a <__cvt+0x6a>
 80060ce:	7803      	ldrb	r3, [r0, #0]
 80060d0:	2b30      	cmp	r3, #48	@ 0x30
 80060d2:	d10a      	bne.n	80060ea <__cvt+0xba>
 80060d4:	2200      	movs	r2, #0
 80060d6:	2300      	movs	r3, #0
 80060d8:	4630      	mov	r0, r6
 80060da:	4639      	mov	r1, r7
 80060dc:	f7fa fcfc 	bl	8000ad8 <__aeabi_dcmpeq>
 80060e0:	b918      	cbnz	r0, 80060ea <__cvt+0xba>
 80060e2:	f1c4 0401 	rsb	r4, r4, #1
 80060e6:	f8ca 4000 	str.w	r4, [sl]
 80060ea:	f8da 3000 	ldr.w	r3, [sl]
 80060ee:	4499      	add	r9, r3
 80060f0:	e7d3      	b.n	800609a <__cvt+0x6a>
 80060f2:	1c59      	adds	r1, r3, #1
 80060f4:	9103      	str	r1, [sp, #12]
 80060f6:	701a      	strb	r2, [r3, #0]
 80060f8:	e7d9      	b.n	80060ae <__cvt+0x7e>

080060fa <__exponent>:
 80060fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060fc:	2900      	cmp	r1, #0
 80060fe:	bfba      	itte	lt
 8006100:	4249      	neglt	r1, r1
 8006102:	232d      	movlt	r3, #45	@ 0x2d
 8006104:	232b      	movge	r3, #43	@ 0x2b
 8006106:	2909      	cmp	r1, #9
 8006108:	7002      	strb	r2, [r0, #0]
 800610a:	7043      	strb	r3, [r0, #1]
 800610c:	dd29      	ble.n	8006162 <__exponent+0x68>
 800610e:	f10d 0307 	add.w	r3, sp, #7
 8006112:	461d      	mov	r5, r3
 8006114:	270a      	movs	r7, #10
 8006116:	461a      	mov	r2, r3
 8006118:	fbb1 f6f7 	udiv	r6, r1, r7
 800611c:	fb07 1416 	mls	r4, r7, r6, r1
 8006120:	3430      	adds	r4, #48	@ 0x30
 8006122:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006126:	460c      	mov	r4, r1
 8006128:	2c63      	cmp	r4, #99	@ 0x63
 800612a:	f103 33ff 	add.w	r3, r3, #4294967295
 800612e:	4631      	mov	r1, r6
 8006130:	dcf1      	bgt.n	8006116 <__exponent+0x1c>
 8006132:	3130      	adds	r1, #48	@ 0x30
 8006134:	1e94      	subs	r4, r2, #2
 8006136:	f803 1c01 	strb.w	r1, [r3, #-1]
 800613a:	1c41      	adds	r1, r0, #1
 800613c:	4623      	mov	r3, r4
 800613e:	42ab      	cmp	r3, r5
 8006140:	d30a      	bcc.n	8006158 <__exponent+0x5e>
 8006142:	f10d 0309 	add.w	r3, sp, #9
 8006146:	1a9b      	subs	r3, r3, r2
 8006148:	42ac      	cmp	r4, r5
 800614a:	bf88      	it	hi
 800614c:	2300      	movhi	r3, #0
 800614e:	3302      	adds	r3, #2
 8006150:	4403      	add	r3, r0
 8006152:	1a18      	subs	r0, r3, r0
 8006154:	b003      	add	sp, #12
 8006156:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006158:	f813 6b01 	ldrb.w	r6, [r3], #1
 800615c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006160:	e7ed      	b.n	800613e <__exponent+0x44>
 8006162:	2330      	movs	r3, #48	@ 0x30
 8006164:	3130      	adds	r1, #48	@ 0x30
 8006166:	7083      	strb	r3, [r0, #2]
 8006168:	70c1      	strb	r1, [r0, #3]
 800616a:	1d03      	adds	r3, r0, #4
 800616c:	e7f1      	b.n	8006152 <__exponent+0x58>
	...

08006170 <_printf_float>:
 8006170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006174:	b08d      	sub	sp, #52	@ 0x34
 8006176:	460c      	mov	r4, r1
 8006178:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800617c:	4616      	mov	r6, r2
 800617e:	461f      	mov	r7, r3
 8006180:	4605      	mov	r5, r0
 8006182:	f000 fdd1 	bl	8006d28 <_localeconv_r>
 8006186:	6803      	ldr	r3, [r0, #0]
 8006188:	9304      	str	r3, [sp, #16]
 800618a:	4618      	mov	r0, r3
 800618c:	f7fa f878 	bl	8000280 <strlen>
 8006190:	2300      	movs	r3, #0
 8006192:	930a      	str	r3, [sp, #40]	@ 0x28
 8006194:	f8d8 3000 	ldr.w	r3, [r8]
 8006198:	9005      	str	r0, [sp, #20]
 800619a:	3307      	adds	r3, #7
 800619c:	f023 0307 	bic.w	r3, r3, #7
 80061a0:	f103 0208 	add.w	r2, r3, #8
 80061a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80061a8:	f8d4 b000 	ldr.w	fp, [r4]
 80061ac:	f8c8 2000 	str.w	r2, [r8]
 80061b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061b4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80061b8:	9307      	str	r3, [sp, #28]
 80061ba:	f8cd 8018 	str.w	r8, [sp, #24]
 80061be:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80061c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061c6:	4b9c      	ldr	r3, [pc, #624]	@ (8006438 <_printf_float+0x2c8>)
 80061c8:	f04f 32ff 	mov.w	r2, #4294967295
 80061cc:	f7fa fcb6 	bl	8000b3c <__aeabi_dcmpun>
 80061d0:	bb70      	cbnz	r0, 8006230 <_printf_float+0xc0>
 80061d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061d6:	4b98      	ldr	r3, [pc, #608]	@ (8006438 <_printf_float+0x2c8>)
 80061d8:	f04f 32ff 	mov.w	r2, #4294967295
 80061dc:	f7fa fc90 	bl	8000b00 <__aeabi_dcmple>
 80061e0:	bb30      	cbnz	r0, 8006230 <_printf_float+0xc0>
 80061e2:	2200      	movs	r2, #0
 80061e4:	2300      	movs	r3, #0
 80061e6:	4640      	mov	r0, r8
 80061e8:	4649      	mov	r1, r9
 80061ea:	f7fa fc7f 	bl	8000aec <__aeabi_dcmplt>
 80061ee:	b110      	cbz	r0, 80061f6 <_printf_float+0x86>
 80061f0:	232d      	movs	r3, #45	@ 0x2d
 80061f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061f6:	4a91      	ldr	r2, [pc, #580]	@ (800643c <_printf_float+0x2cc>)
 80061f8:	4b91      	ldr	r3, [pc, #580]	@ (8006440 <_printf_float+0x2d0>)
 80061fa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80061fe:	bf94      	ite	ls
 8006200:	4690      	movls	r8, r2
 8006202:	4698      	movhi	r8, r3
 8006204:	2303      	movs	r3, #3
 8006206:	6123      	str	r3, [r4, #16]
 8006208:	f02b 0304 	bic.w	r3, fp, #4
 800620c:	6023      	str	r3, [r4, #0]
 800620e:	f04f 0900 	mov.w	r9, #0
 8006212:	9700      	str	r7, [sp, #0]
 8006214:	4633      	mov	r3, r6
 8006216:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006218:	4621      	mov	r1, r4
 800621a:	4628      	mov	r0, r5
 800621c:	f000 f9d2 	bl	80065c4 <_printf_common>
 8006220:	3001      	adds	r0, #1
 8006222:	f040 808d 	bne.w	8006340 <_printf_float+0x1d0>
 8006226:	f04f 30ff 	mov.w	r0, #4294967295
 800622a:	b00d      	add	sp, #52	@ 0x34
 800622c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006230:	4642      	mov	r2, r8
 8006232:	464b      	mov	r3, r9
 8006234:	4640      	mov	r0, r8
 8006236:	4649      	mov	r1, r9
 8006238:	f7fa fc80 	bl	8000b3c <__aeabi_dcmpun>
 800623c:	b140      	cbz	r0, 8006250 <_printf_float+0xe0>
 800623e:	464b      	mov	r3, r9
 8006240:	2b00      	cmp	r3, #0
 8006242:	bfbc      	itt	lt
 8006244:	232d      	movlt	r3, #45	@ 0x2d
 8006246:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800624a:	4a7e      	ldr	r2, [pc, #504]	@ (8006444 <_printf_float+0x2d4>)
 800624c:	4b7e      	ldr	r3, [pc, #504]	@ (8006448 <_printf_float+0x2d8>)
 800624e:	e7d4      	b.n	80061fa <_printf_float+0x8a>
 8006250:	6863      	ldr	r3, [r4, #4]
 8006252:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006256:	9206      	str	r2, [sp, #24]
 8006258:	1c5a      	adds	r2, r3, #1
 800625a:	d13b      	bne.n	80062d4 <_printf_float+0x164>
 800625c:	2306      	movs	r3, #6
 800625e:	6063      	str	r3, [r4, #4]
 8006260:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006264:	2300      	movs	r3, #0
 8006266:	6022      	str	r2, [r4, #0]
 8006268:	9303      	str	r3, [sp, #12]
 800626a:	ab0a      	add	r3, sp, #40	@ 0x28
 800626c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006270:	ab09      	add	r3, sp, #36	@ 0x24
 8006272:	9300      	str	r3, [sp, #0]
 8006274:	6861      	ldr	r1, [r4, #4]
 8006276:	ec49 8b10 	vmov	d0, r8, r9
 800627a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800627e:	4628      	mov	r0, r5
 8006280:	f7ff fed6 	bl	8006030 <__cvt>
 8006284:	9b06      	ldr	r3, [sp, #24]
 8006286:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006288:	2b47      	cmp	r3, #71	@ 0x47
 800628a:	4680      	mov	r8, r0
 800628c:	d129      	bne.n	80062e2 <_printf_float+0x172>
 800628e:	1cc8      	adds	r0, r1, #3
 8006290:	db02      	blt.n	8006298 <_printf_float+0x128>
 8006292:	6863      	ldr	r3, [r4, #4]
 8006294:	4299      	cmp	r1, r3
 8006296:	dd41      	ble.n	800631c <_printf_float+0x1ac>
 8006298:	f1aa 0a02 	sub.w	sl, sl, #2
 800629c:	fa5f fa8a 	uxtb.w	sl, sl
 80062a0:	3901      	subs	r1, #1
 80062a2:	4652      	mov	r2, sl
 80062a4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80062a8:	9109      	str	r1, [sp, #36]	@ 0x24
 80062aa:	f7ff ff26 	bl	80060fa <__exponent>
 80062ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80062b0:	1813      	adds	r3, r2, r0
 80062b2:	2a01      	cmp	r2, #1
 80062b4:	4681      	mov	r9, r0
 80062b6:	6123      	str	r3, [r4, #16]
 80062b8:	dc02      	bgt.n	80062c0 <_printf_float+0x150>
 80062ba:	6822      	ldr	r2, [r4, #0]
 80062bc:	07d2      	lsls	r2, r2, #31
 80062be:	d501      	bpl.n	80062c4 <_printf_float+0x154>
 80062c0:	3301      	adds	r3, #1
 80062c2:	6123      	str	r3, [r4, #16]
 80062c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d0a2      	beq.n	8006212 <_printf_float+0xa2>
 80062cc:	232d      	movs	r3, #45	@ 0x2d
 80062ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062d2:	e79e      	b.n	8006212 <_printf_float+0xa2>
 80062d4:	9a06      	ldr	r2, [sp, #24]
 80062d6:	2a47      	cmp	r2, #71	@ 0x47
 80062d8:	d1c2      	bne.n	8006260 <_printf_float+0xf0>
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d1c0      	bne.n	8006260 <_printf_float+0xf0>
 80062de:	2301      	movs	r3, #1
 80062e0:	e7bd      	b.n	800625e <_printf_float+0xee>
 80062e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80062e6:	d9db      	bls.n	80062a0 <_printf_float+0x130>
 80062e8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80062ec:	d118      	bne.n	8006320 <_printf_float+0x1b0>
 80062ee:	2900      	cmp	r1, #0
 80062f0:	6863      	ldr	r3, [r4, #4]
 80062f2:	dd0b      	ble.n	800630c <_printf_float+0x19c>
 80062f4:	6121      	str	r1, [r4, #16]
 80062f6:	b913      	cbnz	r3, 80062fe <_printf_float+0x18e>
 80062f8:	6822      	ldr	r2, [r4, #0]
 80062fa:	07d0      	lsls	r0, r2, #31
 80062fc:	d502      	bpl.n	8006304 <_printf_float+0x194>
 80062fe:	3301      	adds	r3, #1
 8006300:	440b      	add	r3, r1
 8006302:	6123      	str	r3, [r4, #16]
 8006304:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006306:	f04f 0900 	mov.w	r9, #0
 800630a:	e7db      	b.n	80062c4 <_printf_float+0x154>
 800630c:	b913      	cbnz	r3, 8006314 <_printf_float+0x1a4>
 800630e:	6822      	ldr	r2, [r4, #0]
 8006310:	07d2      	lsls	r2, r2, #31
 8006312:	d501      	bpl.n	8006318 <_printf_float+0x1a8>
 8006314:	3302      	adds	r3, #2
 8006316:	e7f4      	b.n	8006302 <_printf_float+0x192>
 8006318:	2301      	movs	r3, #1
 800631a:	e7f2      	b.n	8006302 <_printf_float+0x192>
 800631c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006320:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006322:	4299      	cmp	r1, r3
 8006324:	db05      	blt.n	8006332 <_printf_float+0x1c2>
 8006326:	6823      	ldr	r3, [r4, #0]
 8006328:	6121      	str	r1, [r4, #16]
 800632a:	07d8      	lsls	r0, r3, #31
 800632c:	d5ea      	bpl.n	8006304 <_printf_float+0x194>
 800632e:	1c4b      	adds	r3, r1, #1
 8006330:	e7e7      	b.n	8006302 <_printf_float+0x192>
 8006332:	2900      	cmp	r1, #0
 8006334:	bfd4      	ite	le
 8006336:	f1c1 0202 	rsble	r2, r1, #2
 800633a:	2201      	movgt	r2, #1
 800633c:	4413      	add	r3, r2
 800633e:	e7e0      	b.n	8006302 <_printf_float+0x192>
 8006340:	6823      	ldr	r3, [r4, #0]
 8006342:	055a      	lsls	r2, r3, #21
 8006344:	d407      	bmi.n	8006356 <_printf_float+0x1e6>
 8006346:	6923      	ldr	r3, [r4, #16]
 8006348:	4642      	mov	r2, r8
 800634a:	4631      	mov	r1, r6
 800634c:	4628      	mov	r0, r5
 800634e:	47b8      	blx	r7
 8006350:	3001      	adds	r0, #1
 8006352:	d12b      	bne.n	80063ac <_printf_float+0x23c>
 8006354:	e767      	b.n	8006226 <_printf_float+0xb6>
 8006356:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800635a:	f240 80dd 	bls.w	8006518 <_printf_float+0x3a8>
 800635e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006362:	2200      	movs	r2, #0
 8006364:	2300      	movs	r3, #0
 8006366:	f7fa fbb7 	bl	8000ad8 <__aeabi_dcmpeq>
 800636a:	2800      	cmp	r0, #0
 800636c:	d033      	beq.n	80063d6 <_printf_float+0x266>
 800636e:	4a37      	ldr	r2, [pc, #220]	@ (800644c <_printf_float+0x2dc>)
 8006370:	2301      	movs	r3, #1
 8006372:	4631      	mov	r1, r6
 8006374:	4628      	mov	r0, r5
 8006376:	47b8      	blx	r7
 8006378:	3001      	adds	r0, #1
 800637a:	f43f af54 	beq.w	8006226 <_printf_float+0xb6>
 800637e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006382:	4543      	cmp	r3, r8
 8006384:	db02      	blt.n	800638c <_printf_float+0x21c>
 8006386:	6823      	ldr	r3, [r4, #0]
 8006388:	07d8      	lsls	r0, r3, #31
 800638a:	d50f      	bpl.n	80063ac <_printf_float+0x23c>
 800638c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006390:	4631      	mov	r1, r6
 8006392:	4628      	mov	r0, r5
 8006394:	47b8      	blx	r7
 8006396:	3001      	adds	r0, #1
 8006398:	f43f af45 	beq.w	8006226 <_printf_float+0xb6>
 800639c:	f04f 0900 	mov.w	r9, #0
 80063a0:	f108 38ff 	add.w	r8, r8, #4294967295
 80063a4:	f104 0a1a 	add.w	sl, r4, #26
 80063a8:	45c8      	cmp	r8, r9
 80063aa:	dc09      	bgt.n	80063c0 <_printf_float+0x250>
 80063ac:	6823      	ldr	r3, [r4, #0]
 80063ae:	079b      	lsls	r3, r3, #30
 80063b0:	f100 8103 	bmi.w	80065ba <_printf_float+0x44a>
 80063b4:	68e0      	ldr	r0, [r4, #12]
 80063b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063b8:	4298      	cmp	r0, r3
 80063ba:	bfb8      	it	lt
 80063bc:	4618      	movlt	r0, r3
 80063be:	e734      	b.n	800622a <_printf_float+0xba>
 80063c0:	2301      	movs	r3, #1
 80063c2:	4652      	mov	r2, sl
 80063c4:	4631      	mov	r1, r6
 80063c6:	4628      	mov	r0, r5
 80063c8:	47b8      	blx	r7
 80063ca:	3001      	adds	r0, #1
 80063cc:	f43f af2b 	beq.w	8006226 <_printf_float+0xb6>
 80063d0:	f109 0901 	add.w	r9, r9, #1
 80063d4:	e7e8      	b.n	80063a8 <_printf_float+0x238>
 80063d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063d8:	2b00      	cmp	r3, #0
 80063da:	dc39      	bgt.n	8006450 <_printf_float+0x2e0>
 80063dc:	4a1b      	ldr	r2, [pc, #108]	@ (800644c <_printf_float+0x2dc>)
 80063de:	2301      	movs	r3, #1
 80063e0:	4631      	mov	r1, r6
 80063e2:	4628      	mov	r0, r5
 80063e4:	47b8      	blx	r7
 80063e6:	3001      	adds	r0, #1
 80063e8:	f43f af1d 	beq.w	8006226 <_printf_float+0xb6>
 80063ec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80063f0:	ea59 0303 	orrs.w	r3, r9, r3
 80063f4:	d102      	bne.n	80063fc <_printf_float+0x28c>
 80063f6:	6823      	ldr	r3, [r4, #0]
 80063f8:	07d9      	lsls	r1, r3, #31
 80063fa:	d5d7      	bpl.n	80063ac <_printf_float+0x23c>
 80063fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006400:	4631      	mov	r1, r6
 8006402:	4628      	mov	r0, r5
 8006404:	47b8      	blx	r7
 8006406:	3001      	adds	r0, #1
 8006408:	f43f af0d 	beq.w	8006226 <_printf_float+0xb6>
 800640c:	f04f 0a00 	mov.w	sl, #0
 8006410:	f104 0b1a 	add.w	fp, r4, #26
 8006414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006416:	425b      	negs	r3, r3
 8006418:	4553      	cmp	r3, sl
 800641a:	dc01      	bgt.n	8006420 <_printf_float+0x2b0>
 800641c:	464b      	mov	r3, r9
 800641e:	e793      	b.n	8006348 <_printf_float+0x1d8>
 8006420:	2301      	movs	r3, #1
 8006422:	465a      	mov	r2, fp
 8006424:	4631      	mov	r1, r6
 8006426:	4628      	mov	r0, r5
 8006428:	47b8      	blx	r7
 800642a:	3001      	adds	r0, #1
 800642c:	f43f aefb 	beq.w	8006226 <_printf_float+0xb6>
 8006430:	f10a 0a01 	add.w	sl, sl, #1
 8006434:	e7ee      	b.n	8006414 <_printf_float+0x2a4>
 8006436:	bf00      	nop
 8006438:	7fefffff 	.word	0x7fefffff
 800643c:	0800b300 	.word	0x0800b300
 8006440:	0800b304 	.word	0x0800b304
 8006444:	0800b308 	.word	0x0800b308
 8006448:	0800b30c 	.word	0x0800b30c
 800644c:	0800b310 	.word	0x0800b310
 8006450:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006452:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006456:	4553      	cmp	r3, sl
 8006458:	bfa8      	it	ge
 800645a:	4653      	movge	r3, sl
 800645c:	2b00      	cmp	r3, #0
 800645e:	4699      	mov	r9, r3
 8006460:	dc36      	bgt.n	80064d0 <_printf_float+0x360>
 8006462:	f04f 0b00 	mov.w	fp, #0
 8006466:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800646a:	f104 021a 	add.w	r2, r4, #26
 800646e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006470:	9306      	str	r3, [sp, #24]
 8006472:	eba3 0309 	sub.w	r3, r3, r9
 8006476:	455b      	cmp	r3, fp
 8006478:	dc31      	bgt.n	80064de <_printf_float+0x36e>
 800647a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800647c:	459a      	cmp	sl, r3
 800647e:	dc3a      	bgt.n	80064f6 <_printf_float+0x386>
 8006480:	6823      	ldr	r3, [r4, #0]
 8006482:	07da      	lsls	r2, r3, #31
 8006484:	d437      	bmi.n	80064f6 <_printf_float+0x386>
 8006486:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006488:	ebaa 0903 	sub.w	r9, sl, r3
 800648c:	9b06      	ldr	r3, [sp, #24]
 800648e:	ebaa 0303 	sub.w	r3, sl, r3
 8006492:	4599      	cmp	r9, r3
 8006494:	bfa8      	it	ge
 8006496:	4699      	movge	r9, r3
 8006498:	f1b9 0f00 	cmp.w	r9, #0
 800649c:	dc33      	bgt.n	8006506 <_printf_float+0x396>
 800649e:	f04f 0800 	mov.w	r8, #0
 80064a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064a6:	f104 0b1a 	add.w	fp, r4, #26
 80064aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064ac:	ebaa 0303 	sub.w	r3, sl, r3
 80064b0:	eba3 0309 	sub.w	r3, r3, r9
 80064b4:	4543      	cmp	r3, r8
 80064b6:	f77f af79 	ble.w	80063ac <_printf_float+0x23c>
 80064ba:	2301      	movs	r3, #1
 80064bc:	465a      	mov	r2, fp
 80064be:	4631      	mov	r1, r6
 80064c0:	4628      	mov	r0, r5
 80064c2:	47b8      	blx	r7
 80064c4:	3001      	adds	r0, #1
 80064c6:	f43f aeae 	beq.w	8006226 <_printf_float+0xb6>
 80064ca:	f108 0801 	add.w	r8, r8, #1
 80064ce:	e7ec      	b.n	80064aa <_printf_float+0x33a>
 80064d0:	4642      	mov	r2, r8
 80064d2:	4631      	mov	r1, r6
 80064d4:	4628      	mov	r0, r5
 80064d6:	47b8      	blx	r7
 80064d8:	3001      	adds	r0, #1
 80064da:	d1c2      	bne.n	8006462 <_printf_float+0x2f2>
 80064dc:	e6a3      	b.n	8006226 <_printf_float+0xb6>
 80064de:	2301      	movs	r3, #1
 80064e0:	4631      	mov	r1, r6
 80064e2:	4628      	mov	r0, r5
 80064e4:	9206      	str	r2, [sp, #24]
 80064e6:	47b8      	blx	r7
 80064e8:	3001      	adds	r0, #1
 80064ea:	f43f ae9c 	beq.w	8006226 <_printf_float+0xb6>
 80064ee:	9a06      	ldr	r2, [sp, #24]
 80064f0:	f10b 0b01 	add.w	fp, fp, #1
 80064f4:	e7bb      	b.n	800646e <_printf_float+0x2fe>
 80064f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064fa:	4631      	mov	r1, r6
 80064fc:	4628      	mov	r0, r5
 80064fe:	47b8      	blx	r7
 8006500:	3001      	adds	r0, #1
 8006502:	d1c0      	bne.n	8006486 <_printf_float+0x316>
 8006504:	e68f      	b.n	8006226 <_printf_float+0xb6>
 8006506:	9a06      	ldr	r2, [sp, #24]
 8006508:	464b      	mov	r3, r9
 800650a:	4442      	add	r2, r8
 800650c:	4631      	mov	r1, r6
 800650e:	4628      	mov	r0, r5
 8006510:	47b8      	blx	r7
 8006512:	3001      	adds	r0, #1
 8006514:	d1c3      	bne.n	800649e <_printf_float+0x32e>
 8006516:	e686      	b.n	8006226 <_printf_float+0xb6>
 8006518:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800651c:	f1ba 0f01 	cmp.w	sl, #1
 8006520:	dc01      	bgt.n	8006526 <_printf_float+0x3b6>
 8006522:	07db      	lsls	r3, r3, #31
 8006524:	d536      	bpl.n	8006594 <_printf_float+0x424>
 8006526:	2301      	movs	r3, #1
 8006528:	4642      	mov	r2, r8
 800652a:	4631      	mov	r1, r6
 800652c:	4628      	mov	r0, r5
 800652e:	47b8      	blx	r7
 8006530:	3001      	adds	r0, #1
 8006532:	f43f ae78 	beq.w	8006226 <_printf_float+0xb6>
 8006536:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800653a:	4631      	mov	r1, r6
 800653c:	4628      	mov	r0, r5
 800653e:	47b8      	blx	r7
 8006540:	3001      	adds	r0, #1
 8006542:	f43f ae70 	beq.w	8006226 <_printf_float+0xb6>
 8006546:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800654a:	2200      	movs	r2, #0
 800654c:	2300      	movs	r3, #0
 800654e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006552:	f7fa fac1 	bl	8000ad8 <__aeabi_dcmpeq>
 8006556:	b9c0      	cbnz	r0, 800658a <_printf_float+0x41a>
 8006558:	4653      	mov	r3, sl
 800655a:	f108 0201 	add.w	r2, r8, #1
 800655e:	4631      	mov	r1, r6
 8006560:	4628      	mov	r0, r5
 8006562:	47b8      	blx	r7
 8006564:	3001      	adds	r0, #1
 8006566:	d10c      	bne.n	8006582 <_printf_float+0x412>
 8006568:	e65d      	b.n	8006226 <_printf_float+0xb6>
 800656a:	2301      	movs	r3, #1
 800656c:	465a      	mov	r2, fp
 800656e:	4631      	mov	r1, r6
 8006570:	4628      	mov	r0, r5
 8006572:	47b8      	blx	r7
 8006574:	3001      	adds	r0, #1
 8006576:	f43f ae56 	beq.w	8006226 <_printf_float+0xb6>
 800657a:	f108 0801 	add.w	r8, r8, #1
 800657e:	45d0      	cmp	r8, sl
 8006580:	dbf3      	blt.n	800656a <_printf_float+0x3fa>
 8006582:	464b      	mov	r3, r9
 8006584:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006588:	e6df      	b.n	800634a <_printf_float+0x1da>
 800658a:	f04f 0800 	mov.w	r8, #0
 800658e:	f104 0b1a 	add.w	fp, r4, #26
 8006592:	e7f4      	b.n	800657e <_printf_float+0x40e>
 8006594:	2301      	movs	r3, #1
 8006596:	4642      	mov	r2, r8
 8006598:	e7e1      	b.n	800655e <_printf_float+0x3ee>
 800659a:	2301      	movs	r3, #1
 800659c:	464a      	mov	r2, r9
 800659e:	4631      	mov	r1, r6
 80065a0:	4628      	mov	r0, r5
 80065a2:	47b8      	blx	r7
 80065a4:	3001      	adds	r0, #1
 80065a6:	f43f ae3e 	beq.w	8006226 <_printf_float+0xb6>
 80065aa:	f108 0801 	add.w	r8, r8, #1
 80065ae:	68e3      	ldr	r3, [r4, #12]
 80065b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80065b2:	1a5b      	subs	r3, r3, r1
 80065b4:	4543      	cmp	r3, r8
 80065b6:	dcf0      	bgt.n	800659a <_printf_float+0x42a>
 80065b8:	e6fc      	b.n	80063b4 <_printf_float+0x244>
 80065ba:	f04f 0800 	mov.w	r8, #0
 80065be:	f104 0919 	add.w	r9, r4, #25
 80065c2:	e7f4      	b.n	80065ae <_printf_float+0x43e>

080065c4 <_printf_common>:
 80065c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065c8:	4616      	mov	r6, r2
 80065ca:	4698      	mov	r8, r3
 80065cc:	688a      	ldr	r2, [r1, #8]
 80065ce:	690b      	ldr	r3, [r1, #16]
 80065d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80065d4:	4293      	cmp	r3, r2
 80065d6:	bfb8      	it	lt
 80065d8:	4613      	movlt	r3, r2
 80065da:	6033      	str	r3, [r6, #0]
 80065dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80065e0:	4607      	mov	r7, r0
 80065e2:	460c      	mov	r4, r1
 80065e4:	b10a      	cbz	r2, 80065ea <_printf_common+0x26>
 80065e6:	3301      	adds	r3, #1
 80065e8:	6033      	str	r3, [r6, #0]
 80065ea:	6823      	ldr	r3, [r4, #0]
 80065ec:	0699      	lsls	r1, r3, #26
 80065ee:	bf42      	ittt	mi
 80065f0:	6833      	ldrmi	r3, [r6, #0]
 80065f2:	3302      	addmi	r3, #2
 80065f4:	6033      	strmi	r3, [r6, #0]
 80065f6:	6825      	ldr	r5, [r4, #0]
 80065f8:	f015 0506 	ands.w	r5, r5, #6
 80065fc:	d106      	bne.n	800660c <_printf_common+0x48>
 80065fe:	f104 0a19 	add.w	sl, r4, #25
 8006602:	68e3      	ldr	r3, [r4, #12]
 8006604:	6832      	ldr	r2, [r6, #0]
 8006606:	1a9b      	subs	r3, r3, r2
 8006608:	42ab      	cmp	r3, r5
 800660a:	dc26      	bgt.n	800665a <_printf_common+0x96>
 800660c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006610:	6822      	ldr	r2, [r4, #0]
 8006612:	3b00      	subs	r3, #0
 8006614:	bf18      	it	ne
 8006616:	2301      	movne	r3, #1
 8006618:	0692      	lsls	r2, r2, #26
 800661a:	d42b      	bmi.n	8006674 <_printf_common+0xb0>
 800661c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006620:	4641      	mov	r1, r8
 8006622:	4638      	mov	r0, r7
 8006624:	47c8      	blx	r9
 8006626:	3001      	adds	r0, #1
 8006628:	d01e      	beq.n	8006668 <_printf_common+0xa4>
 800662a:	6823      	ldr	r3, [r4, #0]
 800662c:	6922      	ldr	r2, [r4, #16]
 800662e:	f003 0306 	and.w	r3, r3, #6
 8006632:	2b04      	cmp	r3, #4
 8006634:	bf02      	ittt	eq
 8006636:	68e5      	ldreq	r5, [r4, #12]
 8006638:	6833      	ldreq	r3, [r6, #0]
 800663a:	1aed      	subeq	r5, r5, r3
 800663c:	68a3      	ldr	r3, [r4, #8]
 800663e:	bf0c      	ite	eq
 8006640:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006644:	2500      	movne	r5, #0
 8006646:	4293      	cmp	r3, r2
 8006648:	bfc4      	itt	gt
 800664a:	1a9b      	subgt	r3, r3, r2
 800664c:	18ed      	addgt	r5, r5, r3
 800664e:	2600      	movs	r6, #0
 8006650:	341a      	adds	r4, #26
 8006652:	42b5      	cmp	r5, r6
 8006654:	d11a      	bne.n	800668c <_printf_common+0xc8>
 8006656:	2000      	movs	r0, #0
 8006658:	e008      	b.n	800666c <_printf_common+0xa8>
 800665a:	2301      	movs	r3, #1
 800665c:	4652      	mov	r2, sl
 800665e:	4641      	mov	r1, r8
 8006660:	4638      	mov	r0, r7
 8006662:	47c8      	blx	r9
 8006664:	3001      	adds	r0, #1
 8006666:	d103      	bne.n	8006670 <_printf_common+0xac>
 8006668:	f04f 30ff 	mov.w	r0, #4294967295
 800666c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006670:	3501      	adds	r5, #1
 8006672:	e7c6      	b.n	8006602 <_printf_common+0x3e>
 8006674:	18e1      	adds	r1, r4, r3
 8006676:	1c5a      	adds	r2, r3, #1
 8006678:	2030      	movs	r0, #48	@ 0x30
 800667a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800667e:	4422      	add	r2, r4
 8006680:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006684:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006688:	3302      	adds	r3, #2
 800668a:	e7c7      	b.n	800661c <_printf_common+0x58>
 800668c:	2301      	movs	r3, #1
 800668e:	4622      	mov	r2, r4
 8006690:	4641      	mov	r1, r8
 8006692:	4638      	mov	r0, r7
 8006694:	47c8      	blx	r9
 8006696:	3001      	adds	r0, #1
 8006698:	d0e6      	beq.n	8006668 <_printf_common+0xa4>
 800669a:	3601      	adds	r6, #1
 800669c:	e7d9      	b.n	8006652 <_printf_common+0x8e>
	...

080066a0 <_printf_i>:
 80066a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066a4:	7e0f      	ldrb	r7, [r1, #24]
 80066a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80066a8:	2f78      	cmp	r7, #120	@ 0x78
 80066aa:	4691      	mov	r9, r2
 80066ac:	4680      	mov	r8, r0
 80066ae:	460c      	mov	r4, r1
 80066b0:	469a      	mov	sl, r3
 80066b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80066b6:	d807      	bhi.n	80066c8 <_printf_i+0x28>
 80066b8:	2f62      	cmp	r7, #98	@ 0x62
 80066ba:	d80a      	bhi.n	80066d2 <_printf_i+0x32>
 80066bc:	2f00      	cmp	r7, #0
 80066be:	f000 80d2 	beq.w	8006866 <_printf_i+0x1c6>
 80066c2:	2f58      	cmp	r7, #88	@ 0x58
 80066c4:	f000 80b9 	beq.w	800683a <_printf_i+0x19a>
 80066c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80066cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80066d0:	e03a      	b.n	8006748 <_printf_i+0xa8>
 80066d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80066d6:	2b15      	cmp	r3, #21
 80066d8:	d8f6      	bhi.n	80066c8 <_printf_i+0x28>
 80066da:	a101      	add	r1, pc, #4	@ (adr r1, 80066e0 <_printf_i+0x40>)
 80066dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80066e0:	08006739 	.word	0x08006739
 80066e4:	0800674d 	.word	0x0800674d
 80066e8:	080066c9 	.word	0x080066c9
 80066ec:	080066c9 	.word	0x080066c9
 80066f0:	080066c9 	.word	0x080066c9
 80066f4:	080066c9 	.word	0x080066c9
 80066f8:	0800674d 	.word	0x0800674d
 80066fc:	080066c9 	.word	0x080066c9
 8006700:	080066c9 	.word	0x080066c9
 8006704:	080066c9 	.word	0x080066c9
 8006708:	080066c9 	.word	0x080066c9
 800670c:	0800684d 	.word	0x0800684d
 8006710:	08006777 	.word	0x08006777
 8006714:	08006807 	.word	0x08006807
 8006718:	080066c9 	.word	0x080066c9
 800671c:	080066c9 	.word	0x080066c9
 8006720:	0800686f 	.word	0x0800686f
 8006724:	080066c9 	.word	0x080066c9
 8006728:	08006777 	.word	0x08006777
 800672c:	080066c9 	.word	0x080066c9
 8006730:	080066c9 	.word	0x080066c9
 8006734:	0800680f 	.word	0x0800680f
 8006738:	6833      	ldr	r3, [r6, #0]
 800673a:	1d1a      	adds	r2, r3, #4
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	6032      	str	r2, [r6, #0]
 8006740:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006744:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006748:	2301      	movs	r3, #1
 800674a:	e09d      	b.n	8006888 <_printf_i+0x1e8>
 800674c:	6833      	ldr	r3, [r6, #0]
 800674e:	6820      	ldr	r0, [r4, #0]
 8006750:	1d19      	adds	r1, r3, #4
 8006752:	6031      	str	r1, [r6, #0]
 8006754:	0606      	lsls	r6, r0, #24
 8006756:	d501      	bpl.n	800675c <_printf_i+0xbc>
 8006758:	681d      	ldr	r5, [r3, #0]
 800675a:	e003      	b.n	8006764 <_printf_i+0xc4>
 800675c:	0645      	lsls	r5, r0, #25
 800675e:	d5fb      	bpl.n	8006758 <_printf_i+0xb8>
 8006760:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006764:	2d00      	cmp	r5, #0
 8006766:	da03      	bge.n	8006770 <_printf_i+0xd0>
 8006768:	232d      	movs	r3, #45	@ 0x2d
 800676a:	426d      	negs	r5, r5
 800676c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006770:	4859      	ldr	r0, [pc, #356]	@ (80068d8 <_printf_i+0x238>)
 8006772:	230a      	movs	r3, #10
 8006774:	e011      	b.n	800679a <_printf_i+0xfa>
 8006776:	6821      	ldr	r1, [r4, #0]
 8006778:	6833      	ldr	r3, [r6, #0]
 800677a:	0608      	lsls	r0, r1, #24
 800677c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006780:	d402      	bmi.n	8006788 <_printf_i+0xe8>
 8006782:	0649      	lsls	r1, r1, #25
 8006784:	bf48      	it	mi
 8006786:	b2ad      	uxthmi	r5, r5
 8006788:	2f6f      	cmp	r7, #111	@ 0x6f
 800678a:	4853      	ldr	r0, [pc, #332]	@ (80068d8 <_printf_i+0x238>)
 800678c:	6033      	str	r3, [r6, #0]
 800678e:	bf14      	ite	ne
 8006790:	230a      	movne	r3, #10
 8006792:	2308      	moveq	r3, #8
 8006794:	2100      	movs	r1, #0
 8006796:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800679a:	6866      	ldr	r6, [r4, #4]
 800679c:	60a6      	str	r6, [r4, #8]
 800679e:	2e00      	cmp	r6, #0
 80067a0:	bfa2      	ittt	ge
 80067a2:	6821      	ldrge	r1, [r4, #0]
 80067a4:	f021 0104 	bicge.w	r1, r1, #4
 80067a8:	6021      	strge	r1, [r4, #0]
 80067aa:	b90d      	cbnz	r5, 80067b0 <_printf_i+0x110>
 80067ac:	2e00      	cmp	r6, #0
 80067ae:	d04b      	beq.n	8006848 <_printf_i+0x1a8>
 80067b0:	4616      	mov	r6, r2
 80067b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80067b6:	fb03 5711 	mls	r7, r3, r1, r5
 80067ba:	5dc7      	ldrb	r7, [r0, r7]
 80067bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80067c0:	462f      	mov	r7, r5
 80067c2:	42bb      	cmp	r3, r7
 80067c4:	460d      	mov	r5, r1
 80067c6:	d9f4      	bls.n	80067b2 <_printf_i+0x112>
 80067c8:	2b08      	cmp	r3, #8
 80067ca:	d10b      	bne.n	80067e4 <_printf_i+0x144>
 80067cc:	6823      	ldr	r3, [r4, #0]
 80067ce:	07df      	lsls	r7, r3, #31
 80067d0:	d508      	bpl.n	80067e4 <_printf_i+0x144>
 80067d2:	6923      	ldr	r3, [r4, #16]
 80067d4:	6861      	ldr	r1, [r4, #4]
 80067d6:	4299      	cmp	r1, r3
 80067d8:	bfde      	ittt	le
 80067da:	2330      	movle	r3, #48	@ 0x30
 80067dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80067e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80067e4:	1b92      	subs	r2, r2, r6
 80067e6:	6122      	str	r2, [r4, #16]
 80067e8:	f8cd a000 	str.w	sl, [sp]
 80067ec:	464b      	mov	r3, r9
 80067ee:	aa03      	add	r2, sp, #12
 80067f0:	4621      	mov	r1, r4
 80067f2:	4640      	mov	r0, r8
 80067f4:	f7ff fee6 	bl	80065c4 <_printf_common>
 80067f8:	3001      	adds	r0, #1
 80067fa:	d14a      	bne.n	8006892 <_printf_i+0x1f2>
 80067fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006800:	b004      	add	sp, #16
 8006802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006806:	6823      	ldr	r3, [r4, #0]
 8006808:	f043 0320 	orr.w	r3, r3, #32
 800680c:	6023      	str	r3, [r4, #0]
 800680e:	4833      	ldr	r0, [pc, #204]	@ (80068dc <_printf_i+0x23c>)
 8006810:	2778      	movs	r7, #120	@ 0x78
 8006812:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006816:	6823      	ldr	r3, [r4, #0]
 8006818:	6831      	ldr	r1, [r6, #0]
 800681a:	061f      	lsls	r7, r3, #24
 800681c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006820:	d402      	bmi.n	8006828 <_printf_i+0x188>
 8006822:	065f      	lsls	r7, r3, #25
 8006824:	bf48      	it	mi
 8006826:	b2ad      	uxthmi	r5, r5
 8006828:	6031      	str	r1, [r6, #0]
 800682a:	07d9      	lsls	r1, r3, #31
 800682c:	bf44      	itt	mi
 800682e:	f043 0320 	orrmi.w	r3, r3, #32
 8006832:	6023      	strmi	r3, [r4, #0]
 8006834:	b11d      	cbz	r5, 800683e <_printf_i+0x19e>
 8006836:	2310      	movs	r3, #16
 8006838:	e7ac      	b.n	8006794 <_printf_i+0xf4>
 800683a:	4827      	ldr	r0, [pc, #156]	@ (80068d8 <_printf_i+0x238>)
 800683c:	e7e9      	b.n	8006812 <_printf_i+0x172>
 800683e:	6823      	ldr	r3, [r4, #0]
 8006840:	f023 0320 	bic.w	r3, r3, #32
 8006844:	6023      	str	r3, [r4, #0]
 8006846:	e7f6      	b.n	8006836 <_printf_i+0x196>
 8006848:	4616      	mov	r6, r2
 800684a:	e7bd      	b.n	80067c8 <_printf_i+0x128>
 800684c:	6833      	ldr	r3, [r6, #0]
 800684e:	6825      	ldr	r5, [r4, #0]
 8006850:	6961      	ldr	r1, [r4, #20]
 8006852:	1d18      	adds	r0, r3, #4
 8006854:	6030      	str	r0, [r6, #0]
 8006856:	062e      	lsls	r6, r5, #24
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	d501      	bpl.n	8006860 <_printf_i+0x1c0>
 800685c:	6019      	str	r1, [r3, #0]
 800685e:	e002      	b.n	8006866 <_printf_i+0x1c6>
 8006860:	0668      	lsls	r0, r5, #25
 8006862:	d5fb      	bpl.n	800685c <_printf_i+0x1bc>
 8006864:	8019      	strh	r1, [r3, #0]
 8006866:	2300      	movs	r3, #0
 8006868:	6123      	str	r3, [r4, #16]
 800686a:	4616      	mov	r6, r2
 800686c:	e7bc      	b.n	80067e8 <_printf_i+0x148>
 800686e:	6833      	ldr	r3, [r6, #0]
 8006870:	1d1a      	adds	r2, r3, #4
 8006872:	6032      	str	r2, [r6, #0]
 8006874:	681e      	ldr	r6, [r3, #0]
 8006876:	6862      	ldr	r2, [r4, #4]
 8006878:	2100      	movs	r1, #0
 800687a:	4630      	mov	r0, r6
 800687c:	f7f9 fcb0 	bl	80001e0 <memchr>
 8006880:	b108      	cbz	r0, 8006886 <_printf_i+0x1e6>
 8006882:	1b80      	subs	r0, r0, r6
 8006884:	6060      	str	r0, [r4, #4]
 8006886:	6863      	ldr	r3, [r4, #4]
 8006888:	6123      	str	r3, [r4, #16]
 800688a:	2300      	movs	r3, #0
 800688c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006890:	e7aa      	b.n	80067e8 <_printf_i+0x148>
 8006892:	6923      	ldr	r3, [r4, #16]
 8006894:	4632      	mov	r2, r6
 8006896:	4649      	mov	r1, r9
 8006898:	4640      	mov	r0, r8
 800689a:	47d0      	blx	sl
 800689c:	3001      	adds	r0, #1
 800689e:	d0ad      	beq.n	80067fc <_printf_i+0x15c>
 80068a0:	6823      	ldr	r3, [r4, #0]
 80068a2:	079b      	lsls	r3, r3, #30
 80068a4:	d413      	bmi.n	80068ce <_printf_i+0x22e>
 80068a6:	68e0      	ldr	r0, [r4, #12]
 80068a8:	9b03      	ldr	r3, [sp, #12]
 80068aa:	4298      	cmp	r0, r3
 80068ac:	bfb8      	it	lt
 80068ae:	4618      	movlt	r0, r3
 80068b0:	e7a6      	b.n	8006800 <_printf_i+0x160>
 80068b2:	2301      	movs	r3, #1
 80068b4:	4632      	mov	r2, r6
 80068b6:	4649      	mov	r1, r9
 80068b8:	4640      	mov	r0, r8
 80068ba:	47d0      	blx	sl
 80068bc:	3001      	adds	r0, #1
 80068be:	d09d      	beq.n	80067fc <_printf_i+0x15c>
 80068c0:	3501      	adds	r5, #1
 80068c2:	68e3      	ldr	r3, [r4, #12]
 80068c4:	9903      	ldr	r1, [sp, #12]
 80068c6:	1a5b      	subs	r3, r3, r1
 80068c8:	42ab      	cmp	r3, r5
 80068ca:	dcf2      	bgt.n	80068b2 <_printf_i+0x212>
 80068cc:	e7eb      	b.n	80068a6 <_printf_i+0x206>
 80068ce:	2500      	movs	r5, #0
 80068d0:	f104 0619 	add.w	r6, r4, #25
 80068d4:	e7f5      	b.n	80068c2 <_printf_i+0x222>
 80068d6:	bf00      	nop
 80068d8:	0800b312 	.word	0x0800b312
 80068dc:	0800b323 	.word	0x0800b323

080068e0 <std>:
 80068e0:	2300      	movs	r3, #0
 80068e2:	b510      	push	{r4, lr}
 80068e4:	4604      	mov	r4, r0
 80068e6:	e9c0 3300 	strd	r3, r3, [r0]
 80068ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80068ee:	6083      	str	r3, [r0, #8]
 80068f0:	8181      	strh	r1, [r0, #12]
 80068f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80068f4:	81c2      	strh	r2, [r0, #14]
 80068f6:	6183      	str	r3, [r0, #24]
 80068f8:	4619      	mov	r1, r3
 80068fa:	2208      	movs	r2, #8
 80068fc:	305c      	adds	r0, #92	@ 0x5c
 80068fe:	f000 f9f9 	bl	8006cf4 <memset>
 8006902:	4b0d      	ldr	r3, [pc, #52]	@ (8006938 <std+0x58>)
 8006904:	6263      	str	r3, [r4, #36]	@ 0x24
 8006906:	4b0d      	ldr	r3, [pc, #52]	@ (800693c <std+0x5c>)
 8006908:	62a3      	str	r3, [r4, #40]	@ 0x28
 800690a:	4b0d      	ldr	r3, [pc, #52]	@ (8006940 <std+0x60>)
 800690c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800690e:	4b0d      	ldr	r3, [pc, #52]	@ (8006944 <std+0x64>)
 8006910:	6323      	str	r3, [r4, #48]	@ 0x30
 8006912:	4b0d      	ldr	r3, [pc, #52]	@ (8006948 <std+0x68>)
 8006914:	6224      	str	r4, [r4, #32]
 8006916:	429c      	cmp	r4, r3
 8006918:	d006      	beq.n	8006928 <std+0x48>
 800691a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800691e:	4294      	cmp	r4, r2
 8006920:	d002      	beq.n	8006928 <std+0x48>
 8006922:	33d0      	adds	r3, #208	@ 0xd0
 8006924:	429c      	cmp	r4, r3
 8006926:	d105      	bne.n	8006934 <std+0x54>
 8006928:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800692c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006930:	f000 ba6e 	b.w	8006e10 <__retarget_lock_init_recursive>
 8006934:	bd10      	pop	{r4, pc}
 8006936:	bf00      	nop
 8006938:	08006b45 	.word	0x08006b45
 800693c:	08006b67 	.word	0x08006b67
 8006940:	08006b9f 	.word	0x08006b9f
 8006944:	08006bc3 	.word	0x08006bc3
 8006948:	20000880 	.word	0x20000880

0800694c <stdio_exit_handler>:
 800694c:	4a02      	ldr	r2, [pc, #8]	@ (8006958 <stdio_exit_handler+0xc>)
 800694e:	4903      	ldr	r1, [pc, #12]	@ (800695c <stdio_exit_handler+0x10>)
 8006950:	4803      	ldr	r0, [pc, #12]	@ (8006960 <stdio_exit_handler+0x14>)
 8006952:	f000 b869 	b.w	8006a28 <_fwalk_sglue>
 8006956:	bf00      	nop
 8006958:	20000014 	.word	0x20000014
 800695c:	08008741 	.word	0x08008741
 8006960:	20000024 	.word	0x20000024

08006964 <cleanup_stdio>:
 8006964:	6841      	ldr	r1, [r0, #4]
 8006966:	4b0c      	ldr	r3, [pc, #48]	@ (8006998 <cleanup_stdio+0x34>)
 8006968:	4299      	cmp	r1, r3
 800696a:	b510      	push	{r4, lr}
 800696c:	4604      	mov	r4, r0
 800696e:	d001      	beq.n	8006974 <cleanup_stdio+0x10>
 8006970:	f001 fee6 	bl	8008740 <_fflush_r>
 8006974:	68a1      	ldr	r1, [r4, #8]
 8006976:	4b09      	ldr	r3, [pc, #36]	@ (800699c <cleanup_stdio+0x38>)
 8006978:	4299      	cmp	r1, r3
 800697a:	d002      	beq.n	8006982 <cleanup_stdio+0x1e>
 800697c:	4620      	mov	r0, r4
 800697e:	f001 fedf 	bl	8008740 <_fflush_r>
 8006982:	68e1      	ldr	r1, [r4, #12]
 8006984:	4b06      	ldr	r3, [pc, #24]	@ (80069a0 <cleanup_stdio+0x3c>)
 8006986:	4299      	cmp	r1, r3
 8006988:	d004      	beq.n	8006994 <cleanup_stdio+0x30>
 800698a:	4620      	mov	r0, r4
 800698c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006990:	f001 bed6 	b.w	8008740 <_fflush_r>
 8006994:	bd10      	pop	{r4, pc}
 8006996:	bf00      	nop
 8006998:	20000880 	.word	0x20000880
 800699c:	200008e8 	.word	0x200008e8
 80069a0:	20000950 	.word	0x20000950

080069a4 <global_stdio_init.part.0>:
 80069a4:	b510      	push	{r4, lr}
 80069a6:	4b0b      	ldr	r3, [pc, #44]	@ (80069d4 <global_stdio_init.part.0+0x30>)
 80069a8:	4c0b      	ldr	r4, [pc, #44]	@ (80069d8 <global_stdio_init.part.0+0x34>)
 80069aa:	4a0c      	ldr	r2, [pc, #48]	@ (80069dc <global_stdio_init.part.0+0x38>)
 80069ac:	601a      	str	r2, [r3, #0]
 80069ae:	4620      	mov	r0, r4
 80069b0:	2200      	movs	r2, #0
 80069b2:	2104      	movs	r1, #4
 80069b4:	f7ff ff94 	bl	80068e0 <std>
 80069b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80069bc:	2201      	movs	r2, #1
 80069be:	2109      	movs	r1, #9
 80069c0:	f7ff ff8e 	bl	80068e0 <std>
 80069c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80069c8:	2202      	movs	r2, #2
 80069ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069ce:	2112      	movs	r1, #18
 80069d0:	f7ff bf86 	b.w	80068e0 <std>
 80069d4:	200009b8 	.word	0x200009b8
 80069d8:	20000880 	.word	0x20000880
 80069dc:	0800694d 	.word	0x0800694d

080069e0 <__sfp_lock_acquire>:
 80069e0:	4801      	ldr	r0, [pc, #4]	@ (80069e8 <__sfp_lock_acquire+0x8>)
 80069e2:	f000 ba16 	b.w	8006e12 <__retarget_lock_acquire_recursive>
 80069e6:	bf00      	nop
 80069e8:	200009c1 	.word	0x200009c1

080069ec <__sfp_lock_release>:
 80069ec:	4801      	ldr	r0, [pc, #4]	@ (80069f4 <__sfp_lock_release+0x8>)
 80069ee:	f000 ba11 	b.w	8006e14 <__retarget_lock_release_recursive>
 80069f2:	bf00      	nop
 80069f4:	200009c1 	.word	0x200009c1

080069f8 <__sinit>:
 80069f8:	b510      	push	{r4, lr}
 80069fa:	4604      	mov	r4, r0
 80069fc:	f7ff fff0 	bl	80069e0 <__sfp_lock_acquire>
 8006a00:	6a23      	ldr	r3, [r4, #32]
 8006a02:	b11b      	cbz	r3, 8006a0c <__sinit+0x14>
 8006a04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a08:	f7ff bff0 	b.w	80069ec <__sfp_lock_release>
 8006a0c:	4b04      	ldr	r3, [pc, #16]	@ (8006a20 <__sinit+0x28>)
 8006a0e:	6223      	str	r3, [r4, #32]
 8006a10:	4b04      	ldr	r3, [pc, #16]	@ (8006a24 <__sinit+0x2c>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d1f5      	bne.n	8006a04 <__sinit+0xc>
 8006a18:	f7ff ffc4 	bl	80069a4 <global_stdio_init.part.0>
 8006a1c:	e7f2      	b.n	8006a04 <__sinit+0xc>
 8006a1e:	bf00      	nop
 8006a20:	08006965 	.word	0x08006965
 8006a24:	200009b8 	.word	0x200009b8

08006a28 <_fwalk_sglue>:
 8006a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a2c:	4607      	mov	r7, r0
 8006a2e:	4688      	mov	r8, r1
 8006a30:	4614      	mov	r4, r2
 8006a32:	2600      	movs	r6, #0
 8006a34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a38:	f1b9 0901 	subs.w	r9, r9, #1
 8006a3c:	d505      	bpl.n	8006a4a <_fwalk_sglue+0x22>
 8006a3e:	6824      	ldr	r4, [r4, #0]
 8006a40:	2c00      	cmp	r4, #0
 8006a42:	d1f7      	bne.n	8006a34 <_fwalk_sglue+0xc>
 8006a44:	4630      	mov	r0, r6
 8006a46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a4a:	89ab      	ldrh	r3, [r5, #12]
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d907      	bls.n	8006a60 <_fwalk_sglue+0x38>
 8006a50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a54:	3301      	adds	r3, #1
 8006a56:	d003      	beq.n	8006a60 <_fwalk_sglue+0x38>
 8006a58:	4629      	mov	r1, r5
 8006a5a:	4638      	mov	r0, r7
 8006a5c:	47c0      	blx	r8
 8006a5e:	4306      	orrs	r6, r0
 8006a60:	3568      	adds	r5, #104	@ 0x68
 8006a62:	e7e9      	b.n	8006a38 <_fwalk_sglue+0x10>

08006a64 <iprintf>:
 8006a64:	b40f      	push	{r0, r1, r2, r3}
 8006a66:	b507      	push	{r0, r1, r2, lr}
 8006a68:	4906      	ldr	r1, [pc, #24]	@ (8006a84 <iprintf+0x20>)
 8006a6a:	ab04      	add	r3, sp, #16
 8006a6c:	6808      	ldr	r0, [r1, #0]
 8006a6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a72:	6881      	ldr	r1, [r0, #8]
 8006a74:	9301      	str	r3, [sp, #4]
 8006a76:	f001 fcc7 	bl	8008408 <_vfiprintf_r>
 8006a7a:	b003      	add	sp, #12
 8006a7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a80:	b004      	add	sp, #16
 8006a82:	4770      	bx	lr
 8006a84:	20000020 	.word	0x20000020

08006a88 <_puts_r>:
 8006a88:	6a03      	ldr	r3, [r0, #32]
 8006a8a:	b570      	push	{r4, r5, r6, lr}
 8006a8c:	6884      	ldr	r4, [r0, #8]
 8006a8e:	4605      	mov	r5, r0
 8006a90:	460e      	mov	r6, r1
 8006a92:	b90b      	cbnz	r3, 8006a98 <_puts_r+0x10>
 8006a94:	f7ff ffb0 	bl	80069f8 <__sinit>
 8006a98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a9a:	07db      	lsls	r3, r3, #31
 8006a9c:	d405      	bmi.n	8006aaa <_puts_r+0x22>
 8006a9e:	89a3      	ldrh	r3, [r4, #12]
 8006aa0:	0598      	lsls	r0, r3, #22
 8006aa2:	d402      	bmi.n	8006aaa <_puts_r+0x22>
 8006aa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006aa6:	f000 f9b4 	bl	8006e12 <__retarget_lock_acquire_recursive>
 8006aaa:	89a3      	ldrh	r3, [r4, #12]
 8006aac:	0719      	lsls	r1, r3, #28
 8006aae:	d502      	bpl.n	8006ab6 <_puts_r+0x2e>
 8006ab0:	6923      	ldr	r3, [r4, #16]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d135      	bne.n	8006b22 <_puts_r+0x9a>
 8006ab6:	4621      	mov	r1, r4
 8006ab8:	4628      	mov	r0, r5
 8006aba:	f000 f8c5 	bl	8006c48 <__swsetup_r>
 8006abe:	b380      	cbz	r0, 8006b22 <_puts_r+0x9a>
 8006ac0:	f04f 35ff 	mov.w	r5, #4294967295
 8006ac4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ac6:	07da      	lsls	r2, r3, #31
 8006ac8:	d405      	bmi.n	8006ad6 <_puts_r+0x4e>
 8006aca:	89a3      	ldrh	r3, [r4, #12]
 8006acc:	059b      	lsls	r3, r3, #22
 8006ace:	d402      	bmi.n	8006ad6 <_puts_r+0x4e>
 8006ad0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ad2:	f000 f99f 	bl	8006e14 <__retarget_lock_release_recursive>
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	bd70      	pop	{r4, r5, r6, pc}
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	da04      	bge.n	8006ae8 <_puts_r+0x60>
 8006ade:	69a2      	ldr	r2, [r4, #24]
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	dc17      	bgt.n	8006b14 <_puts_r+0x8c>
 8006ae4:	290a      	cmp	r1, #10
 8006ae6:	d015      	beq.n	8006b14 <_puts_r+0x8c>
 8006ae8:	6823      	ldr	r3, [r4, #0]
 8006aea:	1c5a      	adds	r2, r3, #1
 8006aec:	6022      	str	r2, [r4, #0]
 8006aee:	7019      	strb	r1, [r3, #0]
 8006af0:	68a3      	ldr	r3, [r4, #8]
 8006af2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006af6:	3b01      	subs	r3, #1
 8006af8:	60a3      	str	r3, [r4, #8]
 8006afa:	2900      	cmp	r1, #0
 8006afc:	d1ed      	bne.n	8006ada <_puts_r+0x52>
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	da11      	bge.n	8006b26 <_puts_r+0x9e>
 8006b02:	4622      	mov	r2, r4
 8006b04:	210a      	movs	r1, #10
 8006b06:	4628      	mov	r0, r5
 8006b08:	f000 f85f 	bl	8006bca <__swbuf_r>
 8006b0c:	3001      	adds	r0, #1
 8006b0e:	d0d7      	beq.n	8006ac0 <_puts_r+0x38>
 8006b10:	250a      	movs	r5, #10
 8006b12:	e7d7      	b.n	8006ac4 <_puts_r+0x3c>
 8006b14:	4622      	mov	r2, r4
 8006b16:	4628      	mov	r0, r5
 8006b18:	f000 f857 	bl	8006bca <__swbuf_r>
 8006b1c:	3001      	adds	r0, #1
 8006b1e:	d1e7      	bne.n	8006af0 <_puts_r+0x68>
 8006b20:	e7ce      	b.n	8006ac0 <_puts_r+0x38>
 8006b22:	3e01      	subs	r6, #1
 8006b24:	e7e4      	b.n	8006af0 <_puts_r+0x68>
 8006b26:	6823      	ldr	r3, [r4, #0]
 8006b28:	1c5a      	adds	r2, r3, #1
 8006b2a:	6022      	str	r2, [r4, #0]
 8006b2c:	220a      	movs	r2, #10
 8006b2e:	701a      	strb	r2, [r3, #0]
 8006b30:	e7ee      	b.n	8006b10 <_puts_r+0x88>
	...

08006b34 <puts>:
 8006b34:	4b02      	ldr	r3, [pc, #8]	@ (8006b40 <puts+0xc>)
 8006b36:	4601      	mov	r1, r0
 8006b38:	6818      	ldr	r0, [r3, #0]
 8006b3a:	f7ff bfa5 	b.w	8006a88 <_puts_r>
 8006b3e:	bf00      	nop
 8006b40:	20000020 	.word	0x20000020

08006b44 <__sread>:
 8006b44:	b510      	push	{r4, lr}
 8006b46:	460c      	mov	r4, r1
 8006b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b4c:	f000 f912 	bl	8006d74 <_read_r>
 8006b50:	2800      	cmp	r0, #0
 8006b52:	bfab      	itete	ge
 8006b54:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006b56:	89a3      	ldrhlt	r3, [r4, #12]
 8006b58:	181b      	addge	r3, r3, r0
 8006b5a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006b5e:	bfac      	ite	ge
 8006b60:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006b62:	81a3      	strhlt	r3, [r4, #12]
 8006b64:	bd10      	pop	{r4, pc}

08006b66 <__swrite>:
 8006b66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b6a:	461f      	mov	r7, r3
 8006b6c:	898b      	ldrh	r3, [r1, #12]
 8006b6e:	05db      	lsls	r3, r3, #23
 8006b70:	4605      	mov	r5, r0
 8006b72:	460c      	mov	r4, r1
 8006b74:	4616      	mov	r6, r2
 8006b76:	d505      	bpl.n	8006b84 <__swrite+0x1e>
 8006b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b7c:	2302      	movs	r3, #2
 8006b7e:	2200      	movs	r2, #0
 8006b80:	f000 f8e6 	bl	8006d50 <_lseek_r>
 8006b84:	89a3      	ldrh	r3, [r4, #12]
 8006b86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b8e:	81a3      	strh	r3, [r4, #12]
 8006b90:	4632      	mov	r2, r6
 8006b92:	463b      	mov	r3, r7
 8006b94:	4628      	mov	r0, r5
 8006b96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b9a:	f000 b8fd 	b.w	8006d98 <_write_r>

08006b9e <__sseek>:
 8006b9e:	b510      	push	{r4, lr}
 8006ba0:	460c      	mov	r4, r1
 8006ba2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ba6:	f000 f8d3 	bl	8006d50 <_lseek_r>
 8006baa:	1c43      	adds	r3, r0, #1
 8006bac:	89a3      	ldrh	r3, [r4, #12]
 8006bae:	bf15      	itete	ne
 8006bb0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006bb2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006bb6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006bba:	81a3      	strheq	r3, [r4, #12]
 8006bbc:	bf18      	it	ne
 8006bbe:	81a3      	strhne	r3, [r4, #12]
 8006bc0:	bd10      	pop	{r4, pc}

08006bc2 <__sclose>:
 8006bc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bc6:	f000 b8b3 	b.w	8006d30 <_close_r>

08006bca <__swbuf_r>:
 8006bca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bcc:	460e      	mov	r6, r1
 8006bce:	4614      	mov	r4, r2
 8006bd0:	4605      	mov	r5, r0
 8006bd2:	b118      	cbz	r0, 8006bdc <__swbuf_r+0x12>
 8006bd4:	6a03      	ldr	r3, [r0, #32]
 8006bd6:	b90b      	cbnz	r3, 8006bdc <__swbuf_r+0x12>
 8006bd8:	f7ff ff0e 	bl	80069f8 <__sinit>
 8006bdc:	69a3      	ldr	r3, [r4, #24]
 8006bde:	60a3      	str	r3, [r4, #8]
 8006be0:	89a3      	ldrh	r3, [r4, #12]
 8006be2:	071a      	lsls	r2, r3, #28
 8006be4:	d501      	bpl.n	8006bea <__swbuf_r+0x20>
 8006be6:	6923      	ldr	r3, [r4, #16]
 8006be8:	b943      	cbnz	r3, 8006bfc <__swbuf_r+0x32>
 8006bea:	4621      	mov	r1, r4
 8006bec:	4628      	mov	r0, r5
 8006bee:	f000 f82b 	bl	8006c48 <__swsetup_r>
 8006bf2:	b118      	cbz	r0, 8006bfc <__swbuf_r+0x32>
 8006bf4:	f04f 37ff 	mov.w	r7, #4294967295
 8006bf8:	4638      	mov	r0, r7
 8006bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bfc:	6823      	ldr	r3, [r4, #0]
 8006bfe:	6922      	ldr	r2, [r4, #16]
 8006c00:	1a98      	subs	r0, r3, r2
 8006c02:	6963      	ldr	r3, [r4, #20]
 8006c04:	b2f6      	uxtb	r6, r6
 8006c06:	4283      	cmp	r3, r0
 8006c08:	4637      	mov	r7, r6
 8006c0a:	dc05      	bgt.n	8006c18 <__swbuf_r+0x4e>
 8006c0c:	4621      	mov	r1, r4
 8006c0e:	4628      	mov	r0, r5
 8006c10:	f001 fd96 	bl	8008740 <_fflush_r>
 8006c14:	2800      	cmp	r0, #0
 8006c16:	d1ed      	bne.n	8006bf4 <__swbuf_r+0x2a>
 8006c18:	68a3      	ldr	r3, [r4, #8]
 8006c1a:	3b01      	subs	r3, #1
 8006c1c:	60a3      	str	r3, [r4, #8]
 8006c1e:	6823      	ldr	r3, [r4, #0]
 8006c20:	1c5a      	adds	r2, r3, #1
 8006c22:	6022      	str	r2, [r4, #0]
 8006c24:	701e      	strb	r6, [r3, #0]
 8006c26:	6962      	ldr	r2, [r4, #20]
 8006c28:	1c43      	adds	r3, r0, #1
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d004      	beq.n	8006c38 <__swbuf_r+0x6e>
 8006c2e:	89a3      	ldrh	r3, [r4, #12]
 8006c30:	07db      	lsls	r3, r3, #31
 8006c32:	d5e1      	bpl.n	8006bf8 <__swbuf_r+0x2e>
 8006c34:	2e0a      	cmp	r6, #10
 8006c36:	d1df      	bne.n	8006bf8 <__swbuf_r+0x2e>
 8006c38:	4621      	mov	r1, r4
 8006c3a:	4628      	mov	r0, r5
 8006c3c:	f001 fd80 	bl	8008740 <_fflush_r>
 8006c40:	2800      	cmp	r0, #0
 8006c42:	d0d9      	beq.n	8006bf8 <__swbuf_r+0x2e>
 8006c44:	e7d6      	b.n	8006bf4 <__swbuf_r+0x2a>
	...

08006c48 <__swsetup_r>:
 8006c48:	b538      	push	{r3, r4, r5, lr}
 8006c4a:	4b29      	ldr	r3, [pc, #164]	@ (8006cf0 <__swsetup_r+0xa8>)
 8006c4c:	4605      	mov	r5, r0
 8006c4e:	6818      	ldr	r0, [r3, #0]
 8006c50:	460c      	mov	r4, r1
 8006c52:	b118      	cbz	r0, 8006c5c <__swsetup_r+0x14>
 8006c54:	6a03      	ldr	r3, [r0, #32]
 8006c56:	b90b      	cbnz	r3, 8006c5c <__swsetup_r+0x14>
 8006c58:	f7ff fece 	bl	80069f8 <__sinit>
 8006c5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c60:	0719      	lsls	r1, r3, #28
 8006c62:	d422      	bmi.n	8006caa <__swsetup_r+0x62>
 8006c64:	06da      	lsls	r2, r3, #27
 8006c66:	d407      	bmi.n	8006c78 <__swsetup_r+0x30>
 8006c68:	2209      	movs	r2, #9
 8006c6a:	602a      	str	r2, [r5, #0]
 8006c6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c70:	81a3      	strh	r3, [r4, #12]
 8006c72:	f04f 30ff 	mov.w	r0, #4294967295
 8006c76:	e033      	b.n	8006ce0 <__swsetup_r+0x98>
 8006c78:	0758      	lsls	r0, r3, #29
 8006c7a:	d512      	bpl.n	8006ca2 <__swsetup_r+0x5a>
 8006c7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c7e:	b141      	cbz	r1, 8006c92 <__swsetup_r+0x4a>
 8006c80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c84:	4299      	cmp	r1, r3
 8006c86:	d002      	beq.n	8006c8e <__swsetup_r+0x46>
 8006c88:	4628      	mov	r0, r5
 8006c8a:	f000 ff11 	bl	8007ab0 <_free_r>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c92:	89a3      	ldrh	r3, [r4, #12]
 8006c94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006c98:	81a3      	strh	r3, [r4, #12]
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	6063      	str	r3, [r4, #4]
 8006c9e:	6923      	ldr	r3, [r4, #16]
 8006ca0:	6023      	str	r3, [r4, #0]
 8006ca2:	89a3      	ldrh	r3, [r4, #12]
 8006ca4:	f043 0308 	orr.w	r3, r3, #8
 8006ca8:	81a3      	strh	r3, [r4, #12]
 8006caa:	6923      	ldr	r3, [r4, #16]
 8006cac:	b94b      	cbnz	r3, 8006cc2 <__swsetup_r+0x7a>
 8006cae:	89a3      	ldrh	r3, [r4, #12]
 8006cb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006cb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cb8:	d003      	beq.n	8006cc2 <__swsetup_r+0x7a>
 8006cba:	4621      	mov	r1, r4
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	f001 fd8d 	bl	80087dc <__smakebuf_r>
 8006cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cc6:	f013 0201 	ands.w	r2, r3, #1
 8006cca:	d00a      	beq.n	8006ce2 <__swsetup_r+0x9a>
 8006ccc:	2200      	movs	r2, #0
 8006cce:	60a2      	str	r2, [r4, #8]
 8006cd0:	6962      	ldr	r2, [r4, #20]
 8006cd2:	4252      	negs	r2, r2
 8006cd4:	61a2      	str	r2, [r4, #24]
 8006cd6:	6922      	ldr	r2, [r4, #16]
 8006cd8:	b942      	cbnz	r2, 8006cec <__swsetup_r+0xa4>
 8006cda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006cde:	d1c5      	bne.n	8006c6c <__swsetup_r+0x24>
 8006ce0:	bd38      	pop	{r3, r4, r5, pc}
 8006ce2:	0799      	lsls	r1, r3, #30
 8006ce4:	bf58      	it	pl
 8006ce6:	6962      	ldrpl	r2, [r4, #20]
 8006ce8:	60a2      	str	r2, [r4, #8]
 8006cea:	e7f4      	b.n	8006cd6 <__swsetup_r+0x8e>
 8006cec:	2000      	movs	r0, #0
 8006cee:	e7f7      	b.n	8006ce0 <__swsetup_r+0x98>
 8006cf0:	20000020 	.word	0x20000020

08006cf4 <memset>:
 8006cf4:	4402      	add	r2, r0
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d100      	bne.n	8006cfe <memset+0xa>
 8006cfc:	4770      	bx	lr
 8006cfe:	f803 1b01 	strb.w	r1, [r3], #1
 8006d02:	e7f9      	b.n	8006cf8 <memset+0x4>

08006d04 <strncmp>:
 8006d04:	b510      	push	{r4, lr}
 8006d06:	b16a      	cbz	r2, 8006d24 <strncmp+0x20>
 8006d08:	3901      	subs	r1, #1
 8006d0a:	1884      	adds	r4, r0, r2
 8006d0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d10:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006d14:	429a      	cmp	r2, r3
 8006d16:	d103      	bne.n	8006d20 <strncmp+0x1c>
 8006d18:	42a0      	cmp	r0, r4
 8006d1a:	d001      	beq.n	8006d20 <strncmp+0x1c>
 8006d1c:	2a00      	cmp	r2, #0
 8006d1e:	d1f5      	bne.n	8006d0c <strncmp+0x8>
 8006d20:	1ad0      	subs	r0, r2, r3
 8006d22:	bd10      	pop	{r4, pc}
 8006d24:	4610      	mov	r0, r2
 8006d26:	e7fc      	b.n	8006d22 <strncmp+0x1e>

08006d28 <_localeconv_r>:
 8006d28:	4800      	ldr	r0, [pc, #0]	@ (8006d2c <_localeconv_r+0x4>)
 8006d2a:	4770      	bx	lr
 8006d2c:	20000160 	.word	0x20000160

08006d30 <_close_r>:
 8006d30:	b538      	push	{r3, r4, r5, lr}
 8006d32:	4d06      	ldr	r5, [pc, #24]	@ (8006d4c <_close_r+0x1c>)
 8006d34:	2300      	movs	r3, #0
 8006d36:	4604      	mov	r4, r0
 8006d38:	4608      	mov	r0, r1
 8006d3a:	602b      	str	r3, [r5, #0]
 8006d3c:	f7fc f896 	bl	8002e6c <_close>
 8006d40:	1c43      	adds	r3, r0, #1
 8006d42:	d102      	bne.n	8006d4a <_close_r+0x1a>
 8006d44:	682b      	ldr	r3, [r5, #0]
 8006d46:	b103      	cbz	r3, 8006d4a <_close_r+0x1a>
 8006d48:	6023      	str	r3, [r4, #0]
 8006d4a:	bd38      	pop	{r3, r4, r5, pc}
 8006d4c:	200009bc 	.word	0x200009bc

08006d50 <_lseek_r>:
 8006d50:	b538      	push	{r3, r4, r5, lr}
 8006d52:	4d07      	ldr	r5, [pc, #28]	@ (8006d70 <_lseek_r+0x20>)
 8006d54:	4604      	mov	r4, r0
 8006d56:	4608      	mov	r0, r1
 8006d58:	4611      	mov	r1, r2
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	602a      	str	r2, [r5, #0]
 8006d5e:	461a      	mov	r2, r3
 8006d60:	f7fc f8ab 	bl	8002eba <_lseek>
 8006d64:	1c43      	adds	r3, r0, #1
 8006d66:	d102      	bne.n	8006d6e <_lseek_r+0x1e>
 8006d68:	682b      	ldr	r3, [r5, #0]
 8006d6a:	b103      	cbz	r3, 8006d6e <_lseek_r+0x1e>
 8006d6c:	6023      	str	r3, [r4, #0]
 8006d6e:	bd38      	pop	{r3, r4, r5, pc}
 8006d70:	200009bc 	.word	0x200009bc

08006d74 <_read_r>:
 8006d74:	b538      	push	{r3, r4, r5, lr}
 8006d76:	4d07      	ldr	r5, [pc, #28]	@ (8006d94 <_read_r+0x20>)
 8006d78:	4604      	mov	r4, r0
 8006d7a:	4608      	mov	r0, r1
 8006d7c:	4611      	mov	r1, r2
 8006d7e:	2200      	movs	r2, #0
 8006d80:	602a      	str	r2, [r5, #0]
 8006d82:	461a      	mov	r2, r3
 8006d84:	f7fc f839 	bl	8002dfa <_read>
 8006d88:	1c43      	adds	r3, r0, #1
 8006d8a:	d102      	bne.n	8006d92 <_read_r+0x1e>
 8006d8c:	682b      	ldr	r3, [r5, #0]
 8006d8e:	b103      	cbz	r3, 8006d92 <_read_r+0x1e>
 8006d90:	6023      	str	r3, [r4, #0]
 8006d92:	bd38      	pop	{r3, r4, r5, pc}
 8006d94:	200009bc 	.word	0x200009bc

08006d98 <_write_r>:
 8006d98:	b538      	push	{r3, r4, r5, lr}
 8006d9a:	4d07      	ldr	r5, [pc, #28]	@ (8006db8 <_write_r+0x20>)
 8006d9c:	4604      	mov	r4, r0
 8006d9e:	4608      	mov	r0, r1
 8006da0:	4611      	mov	r1, r2
 8006da2:	2200      	movs	r2, #0
 8006da4:	602a      	str	r2, [r5, #0]
 8006da6:	461a      	mov	r2, r3
 8006da8:	f7fc f844 	bl	8002e34 <_write>
 8006dac:	1c43      	adds	r3, r0, #1
 8006dae:	d102      	bne.n	8006db6 <_write_r+0x1e>
 8006db0:	682b      	ldr	r3, [r5, #0]
 8006db2:	b103      	cbz	r3, 8006db6 <_write_r+0x1e>
 8006db4:	6023      	str	r3, [r4, #0]
 8006db6:	bd38      	pop	{r3, r4, r5, pc}
 8006db8:	200009bc 	.word	0x200009bc

08006dbc <__errno>:
 8006dbc:	4b01      	ldr	r3, [pc, #4]	@ (8006dc4 <__errno+0x8>)
 8006dbe:	6818      	ldr	r0, [r3, #0]
 8006dc0:	4770      	bx	lr
 8006dc2:	bf00      	nop
 8006dc4:	20000020 	.word	0x20000020

08006dc8 <__libc_init_array>:
 8006dc8:	b570      	push	{r4, r5, r6, lr}
 8006dca:	4d0d      	ldr	r5, [pc, #52]	@ (8006e00 <__libc_init_array+0x38>)
 8006dcc:	4c0d      	ldr	r4, [pc, #52]	@ (8006e04 <__libc_init_array+0x3c>)
 8006dce:	1b64      	subs	r4, r4, r5
 8006dd0:	10a4      	asrs	r4, r4, #2
 8006dd2:	2600      	movs	r6, #0
 8006dd4:	42a6      	cmp	r6, r4
 8006dd6:	d109      	bne.n	8006dec <__libc_init_array+0x24>
 8006dd8:	4d0b      	ldr	r5, [pc, #44]	@ (8006e08 <__libc_init_array+0x40>)
 8006dda:	4c0c      	ldr	r4, [pc, #48]	@ (8006e0c <__libc_init_array+0x44>)
 8006ddc:	f001 fe2a 	bl	8008a34 <_init>
 8006de0:	1b64      	subs	r4, r4, r5
 8006de2:	10a4      	asrs	r4, r4, #2
 8006de4:	2600      	movs	r6, #0
 8006de6:	42a6      	cmp	r6, r4
 8006de8:	d105      	bne.n	8006df6 <__libc_init_array+0x2e>
 8006dea:	bd70      	pop	{r4, r5, r6, pc}
 8006dec:	f855 3b04 	ldr.w	r3, [r5], #4
 8006df0:	4798      	blx	r3
 8006df2:	3601      	adds	r6, #1
 8006df4:	e7ee      	b.n	8006dd4 <__libc_init_array+0xc>
 8006df6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dfa:	4798      	blx	r3
 8006dfc:	3601      	adds	r6, #1
 8006dfe:	e7f2      	b.n	8006de6 <__libc_init_array+0x1e>
 8006e00:	0800b678 	.word	0x0800b678
 8006e04:	0800b678 	.word	0x0800b678
 8006e08:	0800b678 	.word	0x0800b678
 8006e0c:	0800b67c 	.word	0x0800b67c

08006e10 <__retarget_lock_init_recursive>:
 8006e10:	4770      	bx	lr

08006e12 <__retarget_lock_acquire_recursive>:
 8006e12:	4770      	bx	lr

08006e14 <__retarget_lock_release_recursive>:
 8006e14:	4770      	bx	lr

08006e16 <quorem>:
 8006e16:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e1a:	6903      	ldr	r3, [r0, #16]
 8006e1c:	690c      	ldr	r4, [r1, #16]
 8006e1e:	42a3      	cmp	r3, r4
 8006e20:	4607      	mov	r7, r0
 8006e22:	db7e      	blt.n	8006f22 <quorem+0x10c>
 8006e24:	3c01      	subs	r4, #1
 8006e26:	f101 0814 	add.w	r8, r1, #20
 8006e2a:	00a3      	lsls	r3, r4, #2
 8006e2c:	f100 0514 	add.w	r5, r0, #20
 8006e30:	9300      	str	r3, [sp, #0]
 8006e32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e36:	9301      	str	r3, [sp, #4]
 8006e38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006e3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e40:	3301      	adds	r3, #1
 8006e42:	429a      	cmp	r2, r3
 8006e44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006e48:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e4c:	d32e      	bcc.n	8006eac <quorem+0x96>
 8006e4e:	f04f 0a00 	mov.w	sl, #0
 8006e52:	46c4      	mov	ip, r8
 8006e54:	46ae      	mov	lr, r5
 8006e56:	46d3      	mov	fp, sl
 8006e58:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006e5c:	b298      	uxth	r0, r3
 8006e5e:	fb06 a000 	mla	r0, r6, r0, sl
 8006e62:	0c02      	lsrs	r2, r0, #16
 8006e64:	0c1b      	lsrs	r3, r3, #16
 8006e66:	fb06 2303 	mla	r3, r6, r3, r2
 8006e6a:	f8de 2000 	ldr.w	r2, [lr]
 8006e6e:	b280      	uxth	r0, r0
 8006e70:	b292      	uxth	r2, r2
 8006e72:	1a12      	subs	r2, r2, r0
 8006e74:	445a      	add	r2, fp
 8006e76:	f8de 0000 	ldr.w	r0, [lr]
 8006e7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006e84:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006e88:	b292      	uxth	r2, r2
 8006e8a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006e8e:	45e1      	cmp	r9, ip
 8006e90:	f84e 2b04 	str.w	r2, [lr], #4
 8006e94:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006e98:	d2de      	bcs.n	8006e58 <quorem+0x42>
 8006e9a:	9b00      	ldr	r3, [sp, #0]
 8006e9c:	58eb      	ldr	r3, [r5, r3]
 8006e9e:	b92b      	cbnz	r3, 8006eac <quorem+0x96>
 8006ea0:	9b01      	ldr	r3, [sp, #4]
 8006ea2:	3b04      	subs	r3, #4
 8006ea4:	429d      	cmp	r5, r3
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	d32f      	bcc.n	8006f0a <quorem+0xf4>
 8006eaa:	613c      	str	r4, [r7, #16]
 8006eac:	4638      	mov	r0, r7
 8006eae:	f001 f979 	bl	80081a4 <__mcmp>
 8006eb2:	2800      	cmp	r0, #0
 8006eb4:	db25      	blt.n	8006f02 <quorem+0xec>
 8006eb6:	4629      	mov	r1, r5
 8006eb8:	2000      	movs	r0, #0
 8006eba:	f858 2b04 	ldr.w	r2, [r8], #4
 8006ebe:	f8d1 c000 	ldr.w	ip, [r1]
 8006ec2:	fa1f fe82 	uxth.w	lr, r2
 8006ec6:	fa1f f38c 	uxth.w	r3, ip
 8006eca:	eba3 030e 	sub.w	r3, r3, lr
 8006ece:	4403      	add	r3, r0
 8006ed0:	0c12      	lsrs	r2, r2, #16
 8006ed2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006ed6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ee0:	45c1      	cmp	r9, r8
 8006ee2:	f841 3b04 	str.w	r3, [r1], #4
 8006ee6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006eea:	d2e6      	bcs.n	8006eba <quorem+0xa4>
 8006eec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ef0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ef4:	b922      	cbnz	r2, 8006f00 <quorem+0xea>
 8006ef6:	3b04      	subs	r3, #4
 8006ef8:	429d      	cmp	r5, r3
 8006efa:	461a      	mov	r2, r3
 8006efc:	d30b      	bcc.n	8006f16 <quorem+0x100>
 8006efe:	613c      	str	r4, [r7, #16]
 8006f00:	3601      	adds	r6, #1
 8006f02:	4630      	mov	r0, r6
 8006f04:	b003      	add	sp, #12
 8006f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f0a:	6812      	ldr	r2, [r2, #0]
 8006f0c:	3b04      	subs	r3, #4
 8006f0e:	2a00      	cmp	r2, #0
 8006f10:	d1cb      	bne.n	8006eaa <quorem+0x94>
 8006f12:	3c01      	subs	r4, #1
 8006f14:	e7c6      	b.n	8006ea4 <quorem+0x8e>
 8006f16:	6812      	ldr	r2, [r2, #0]
 8006f18:	3b04      	subs	r3, #4
 8006f1a:	2a00      	cmp	r2, #0
 8006f1c:	d1ef      	bne.n	8006efe <quorem+0xe8>
 8006f1e:	3c01      	subs	r4, #1
 8006f20:	e7ea      	b.n	8006ef8 <quorem+0xe2>
 8006f22:	2000      	movs	r0, #0
 8006f24:	e7ee      	b.n	8006f04 <quorem+0xee>
	...

08006f28 <_dtoa_r>:
 8006f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f2c:	69c7      	ldr	r7, [r0, #28]
 8006f2e:	b099      	sub	sp, #100	@ 0x64
 8006f30:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006f34:	ec55 4b10 	vmov	r4, r5, d0
 8006f38:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006f3a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006f3c:	4683      	mov	fp, r0
 8006f3e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006f40:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006f42:	b97f      	cbnz	r7, 8006f64 <_dtoa_r+0x3c>
 8006f44:	2010      	movs	r0, #16
 8006f46:	f000 fdfd 	bl	8007b44 <malloc>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006f50:	b920      	cbnz	r0, 8006f5c <_dtoa_r+0x34>
 8006f52:	4ba7      	ldr	r3, [pc, #668]	@ (80071f0 <_dtoa_r+0x2c8>)
 8006f54:	21ef      	movs	r1, #239	@ 0xef
 8006f56:	48a7      	ldr	r0, [pc, #668]	@ (80071f4 <_dtoa_r+0x2cc>)
 8006f58:	f001 fcbc 	bl	80088d4 <__assert_func>
 8006f5c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006f60:	6007      	str	r7, [r0, #0]
 8006f62:	60c7      	str	r7, [r0, #12]
 8006f64:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006f68:	6819      	ldr	r1, [r3, #0]
 8006f6a:	b159      	cbz	r1, 8006f84 <_dtoa_r+0x5c>
 8006f6c:	685a      	ldr	r2, [r3, #4]
 8006f6e:	604a      	str	r2, [r1, #4]
 8006f70:	2301      	movs	r3, #1
 8006f72:	4093      	lsls	r3, r2
 8006f74:	608b      	str	r3, [r1, #8]
 8006f76:	4658      	mov	r0, fp
 8006f78:	f000 feda 	bl	8007d30 <_Bfree>
 8006f7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006f80:	2200      	movs	r2, #0
 8006f82:	601a      	str	r2, [r3, #0]
 8006f84:	1e2b      	subs	r3, r5, #0
 8006f86:	bfb9      	ittee	lt
 8006f88:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006f8c:	9303      	strlt	r3, [sp, #12]
 8006f8e:	2300      	movge	r3, #0
 8006f90:	6033      	strge	r3, [r6, #0]
 8006f92:	9f03      	ldr	r7, [sp, #12]
 8006f94:	4b98      	ldr	r3, [pc, #608]	@ (80071f8 <_dtoa_r+0x2d0>)
 8006f96:	bfbc      	itt	lt
 8006f98:	2201      	movlt	r2, #1
 8006f9a:	6032      	strlt	r2, [r6, #0]
 8006f9c:	43bb      	bics	r3, r7
 8006f9e:	d112      	bne.n	8006fc6 <_dtoa_r+0x9e>
 8006fa0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006fa2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006fa6:	6013      	str	r3, [r2, #0]
 8006fa8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006fac:	4323      	orrs	r3, r4
 8006fae:	f000 854d 	beq.w	8007a4c <_dtoa_r+0xb24>
 8006fb2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006fb4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800720c <_dtoa_r+0x2e4>
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	f000 854f 	beq.w	8007a5c <_dtoa_r+0xb34>
 8006fbe:	f10a 0303 	add.w	r3, sl, #3
 8006fc2:	f000 bd49 	b.w	8007a58 <_dtoa_r+0xb30>
 8006fc6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	ec51 0b17 	vmov	r0, r1, d7
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006fd6:	f7f9 fd7f 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fda:	4680      	mov	r8, r0
 8006fdc:	b158      	cbz	r0, 8006ff6 <_dtoa_r+0xce>
 8006fde:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	6013      	str	r3, [r2, #0]
 8006fe4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006fe6:	b113      	cbz	r3, 8006fee <_dtoa_r+0xc6>
 8006fe8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006fea:	4b84      	ldr	r3, [pc, #528]	@ (80071fc <_dtoa_r+0x2d4>)
 8006fec:	6013      	str	r3, [r2, #0]
 8006fee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007210 <_dtoa_r+0x2e8>
 8006ff2:	f000 bd33 	b.w	8007a5c <_dtoa_r+0xb34>
 8006ff6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006ffa:	aa16      	add	r2, sp, #88	@ 0x58
 8006ffc:	a917      	add	r1, sp, #92	@ 0x5c
 8006ffe:	4658      	mov	r0, fp
 8007000:	f001 f980 	bl	8008304 <__d2b>
 8007004:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007008:	4681      	mov	r9, r0
 800700a:	2e00      	cmp	r6, #0
 800700c:	d077      	beq.n	80070fe <_dtoa_r+0x1d6>
 800700e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007010:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007014:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007018:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800701c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007020:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007024:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007028:	4619      	mov	r1, r3
 800702a:	2200      	movs	r2, #0
 800702c:	4b74      	ldr	r3, [pc, #464]	@ (8007200 <_dtoa_r+0x2d8>)
 800702e:	f7f9 f933 	bl	8000298 <__aeabi_dsub>
 8007032:	a369      	add	r3, pc, #420	@ (adr r3, 80071d8 <_dtoa_r+0x2b0>)
 8007034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007038:	f7f9 fae6 	bl	8000608 <__aeabi_dmul>
 800703c:	a368      	add	r3, pc, #416	@ (adr r3, 80071e0 <_dtoa_r+0x2b8>)
 800703e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007042:	f7f9 f92b 	bl	800029c <__adddf3>
 8007046:	4604      	mov	r4, r0
 8007048:	4630      	mov	r0, r6
 800704a:	460d      	mov	r5, r1
 800704c:	f7f9 fa72 	bl	8000534 <__aeabi_i2d>
 8007050:	a365      	add	r3, pc, #404	@ (adr r3, 80071e8 <_dtoa_r+0x2c0>)
 8007052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007056:	f7f9 fad7 	bl	8000608 <__aeabi_dmul>
 800705a:	4602      	mov	r2, r0
 800705c:	460b      	mov	r3, r1
 800705e:	4620      	mov	r0, r4
 8007060:	4629      	mov	r1, r5
 8007062:	f7f9 f91b 	bl	800029c <__adddf3>
 8007066:	4604      	mov	r4, r0
 8007068:	460d      	mov	r5, r1
 800706a:	f7f9 fd7d 	bl	8000b68 <__aeabi_d2iz>
 800706e:	2200      	movs	r2, #0
 8007070:	4607      	mov	r7, r0
 8007072:	2300      	movs	r3, #0
 8007074:	4620      	mov	r0, r4
 8007076:	4629      	mov	r1, r5
 8007078:	f7f9 fd38 	bl	8000aec <__aeabi_dcmplt>
 800707c:	b140      	cbz	r0, 8007090 <_dtoa_r+0x168>
 800707e:	4638      	mov	r0, r7
 8007080:	f7f9 fa58 	bl	8000534 <__aeabi_i2d>
 8007084:	4622      	mov	r2, r4
 8007086:	462b      	mov	r3, r5
 8007088:	f7f9 fd26 	bl	8000ad8 <__aeabi_dcmpeq>
 800708c:	b900      	cbnz	r0, 8007090 <_dtoa_r+0x168>
 800708e:	3f01      	subs	r7, #1
 8007090:	2f16      	cmp	r7, #22
 8007092:	d851      	bhi.n	8007138 <_dtoa_r+0x210>
 8007094:	4b5b      	ldr	r3, [pc, #364]	@ (8007204 <_dtoa_r+0x2dc>)
 8007096:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800709a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800709e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80070a2:	f7f9 fd23 	bl	8000aec <__aeabi_dcmplt>
 80070a6:	2800      	cmp	r0, #0
 80070a8:	d048      	beq.n	800713c <_dtoa_r+0x214>
 80070aa:	3f01      	subs	r7, #1
 80070ac:	2300      	movs	r3, #0
 80070ae:	9312      	str	r3, [sp, #72]	@ 0x48
 80070b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80070b2:	1b9b      	subs	r3, r3, r6
 80070b4:	1e5a      	subs	r2, r3, #1
 80070b6:	bf44      	itt	mi
 80070b8:	f1c3 0801 	rsbmi	r8, r3, #1
 80070bc:	2300      	movmi	r3, #0
 80070be:	9208      	str	r2, [sp, #32]
 80070c0:	bf54      	ite	pl
 80070c2:	f04f 0800 	movpl.w	r8, #0
 80070c6:	9308      	strmi	r3, [sp, #32]
 80070c8:	2f00      	cmp	r7, #0
 80070ca:	db39      	blt.n	8007140 <_dtoa_r+0x218>
 80070cc:	9b08      	ldr	r3, [sp, #32]
 80070ce:	970f      	str	r7, [sp, #60]	@ 0x3c
 80070d0:	443b      	add	r3, r7
 80070d2:	9308      	str	r3, [sp, #32]
 80070d4:	2300      	movs	r3, #0
 80070d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80070d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070da:	2b09      	cmp	r3, #9
 80070dc:	d864      	bhi.n	80071a8 <_dtoa_r+0x280>
 80070de:	2b05      	cmp	r3, #5
 80070e0:	bfc4      	itt	gt
 80070e2:	3b04      	subgt	r3, #4
 80070e4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80070e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070e8:	f1a3 0302 	sub.w	r3, r3, #2
 80070ec:	bfcc      	ite	gt
 80070ee:	2400      	movgt	r4, #0
 80070f0:	2401      	movle	r4, #1
 80070f2:	2b03      	cmp	r3, #3
 80070f4:	d863      	bhi.n	80071be <_dtoa_r+0x296>
 80070f6:	e8df f003 	tbb	[pc, r3]
 80070fa:	372a      	.short	0x372a
 80070fc:	5535      	.short	0x5535
 80070fe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007102:	441e      	add	r6, r3
 8007104:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007108:	2b20      	cmp	r3, #32
 800710a:	bfc1      	itttt	gt
 800710c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007110:	409f      	lslgt	r7, r3
 8007112:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007116:	fa24 f303 	lsrgt.w	r3, r4, r3
 800711a:	bfd6      	itet	le
 800711c:	f1c3 0320 	rsble	r3, r3, #32
 8007120:	ea47 0003 	orrgt.w	r0, r7, r3
 8007124:	fa04 f003 	lslle.w	r0, r4, r3
 8007128:	f7f9 f9f4 	bl	8000514 <__aeabi_ui2d>
 800712c:	2201      	movs	r2, #1
 800712e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007132:	3e01      	subs	r6, #1
 8007134:	9214      	str	r2, [sp, #80]	@ 0x50
 8007136:	e777      	b.n	8007028 <_dtoa_r+0x100>
 8007138:	2301      	movs	r3, #1
 800713a:	e7b8      	b.n	80070ae <_dtoa_r+0x186>
 800713c:	9012      	str	r0, [sp, #72]	@ 0x48
 800713e:	e7b7      	b.n	80070b0 <_dtoa_r+0x188>
 8007140:	427b      	negs	r3, r7
 8007142:	930a      	str	r3, [sp, #40]	@ 0x28
 8007144:	2300      	movs	r3, #0
 8007146:	eba8 0807 	sub.w	r8, r8, r7
 800714a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800714c:	e7c4      	b.n	80070d8 <_dtoa_r+0x1b0>
 800714e:	2300      	movs	r3, #0
 8007150:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007152:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007154:	2b00      	cmp	r3, #0
 8007156:	dc35      	bgt.n	80071c4 <_dtoa_r+0x29c>
 8007158:	2301      	movs	r3, #1
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	9307      	str	r3, [sp, #28]
 800715e:	461a      	mov	r2, r3
 8007160:	920e      	str	r2, [sp, #56]	@ 0x38
 8007162:	e00b      	b.n	800717c <_dtoa_r+0x254>
 8007164:	2301      	movs	r3, #1
 8007166:	e7f3      	b.n	8007150 <_dtoa_r+0x228>
 8007168:	2300      	movs	r3, #0
 800716a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800716c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800716e:	18fb      	adds	r3, r7, r3
 8007170:	9300      	str	r3, [sp, #0]
 8007172:	3301      	adds	r3, #1
 8007174:	2b01      	cmp	r3, #1
 8007176:	9307      	str	r3, [sp, #28]
 8007178:	bfb8      	it	lt
 800717a:	2301      	movlt	r3, #1
 800717c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007180:	2100      	movs	r1, #0
 8007182:	2204      	movs	r2, #4
 8007184:	f102 0514 	add.w	r5, r2, #20
 8007188:	429d      	cmp	r5, r3
 800718a:	d91f      	bls.n	80071cc <_dtoa_r+0x2a4>
 800718c:	6041      	str	r1, [r0, #4]
 800718e:	4658      	mov	r0, fp
 8007190:	f000 fd8e 	bl	8007cb0 <_Balloc>
 8007194:	4682      	mov	sl, r0
 8007196:	2800      	cmp	r0, #0
 8007198:	d13c      	bne.n	8007214 <_dtoa_r+0x2ec>
 800719a:	4b1b      	ldr	r3, [pc, #108]	@ (8007208 <_dtoa_r+0x2e0>)
 800719c:	4602      	mov	r2, r0
 800719e:	f240 11af 	movw	r1, #431	@ 0x1af
 80071a2:	e6d8      	b.n	8006f56 <_dtoa_r+0x2e>
 80071a4:	2301      	movs	r3, #1
 80071a6:	e7e0      	b.n	800716a <_dtoa_r+0x242>
 80071a8:	2401      	movs	r4, #1
 80071aa:	2300      	movs	r3, #0
 80071ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80071ae:	940b      	str	r4, [sp, #44]	@ 0x2c
 80071b0:	f04f 33ff 	mov.w	r3, #4294967295
 80071b4:	9300      	str	r3, [sp, #0]
 80071b6:	9307      	str	r3, [sp, #28]
 80071b8:	2200      	movs	r2, #0
 80071ba:	2312      	movs	r3, #18
 80071bc:	e7d0      	b.n	8007160 <_dtoa_r+0x238>
 80071be:	2301      	movs	r3, #1
 80071c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071c2:	e7f5      	b.n	80071b0 <_dtoa_r+0x288>
 80071c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071c6:	9300      	str	r3, [sp, #0]
 80071c8:	9307      	str	r3, [sp, #28]
 80071ca:	e7d7      	b.n	800717c <_dtoa_r+0x254>
 80071cc:	3101      	adds	r1, #1
 80071ce:	0052      	lsls	r2, r2, #1
 80071d0:	e7d8      	b.n	8007184 <_dtoa_r+0x25c>
 80071d2:	bf00      	nop
 80071d4:	f3af 8000 	nop.w
 80071d8:	636f4361 	.word	0x636f4361
 80071dc:	3fd287a7 	.word	0x3fd287a7
 80071e0:	8b60c8b3 	.word	0x8b60c8b3
 80071e4:	3fc68a28 	.word	0x3fc68a28
 80071e8:	509f79fb 	.word	0x509f79fb
 80071ec:	3fd34413 	.word	0x3fd34413
 80071f0:	0800b341 	.word	0x0800b341
 80071f4:	0800b358 	.word	0x0800b358
 80071f8:	7ff00000 	.word	0x7ff00000
 80071fc:	0800b311 	.word	0x0800b311
 8007200:	3ff80000 	.word	0x3ff80000
 8007204:	0800b450 	.word	0x0800b450
 8007208:	0800b3b0 	.word	0x0800b3b0
 800720c:	0800b33d 	.word	0x0800b33d
 8007210:	0800b310 	.word	0x0800b310
 8007214:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007218:	6018      	str	r0, [r3, #0]
 800721a:	9b07      	ldr	r3, [sp, #28]
 800721c:	2b0e      	cmp	r3, #14
 800721e:	f200 80a4 	bhi.w	800736a <_dtoa_r+0x442>
 8007222:	2c00      	cmp	r4, #0
 8007224:	f000 80a1 	beq.w	800736a <_dtoa_r+0x442>
 8007228:	2f00      	cmp	r7, #0
 800722a:	dd33      	ble.n	8007294 <_dtoa_r+0x36c>
 800722c:	4bad      	ldr	r3, [pc, #692]	@ (80074e4 <_dtoa_r+0x5bc>)
 800722e:	f007 020f 	and.w	r2, r7, #15
 8007232:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007236:	ed93 7b00 	vldr	d7, [r3]
 800723a:	05f8      	lsls	r0, r7, #23
 800723c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007240:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007244:	d516      	bpl.n	8007274 <_dtoa_r+0x34c>
 8007246:	4ba8      	ldr	r3, [pc, #672]	@ (80074e8 <_dtoa_r+0x5c0>)
 8007248:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800724c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007250:	f7f9 fb04 	bl	800085c <__aeabi_ddiv>
 8007254:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007258:	f004 040f 	and.w	r4, r4, #15
 800725c:	2603      	movs	r6, #3
 800725e:	4da2      	ldr	r5, [pc, #648]	@ (80074e8 <_dtoa_r+0x5c0>)
 8007260:	b954      	cbnz	r4, 8007278 <_dtoa_r+0x350>
 8007262:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007266:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800726a:	f7f9 faf7 	bl	800085c <__aeabi_ddiv>
 800726e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007272:	e028      	b.n	80072c6 <_dtoa_r+0x39e>
 8007274:	2602      	movs	r6, #2
 8007276:	e7f2      	b.n	800725e <_dtoa_r+0x336>
 8007278:	07e1      	lsls	r1, r4, #31
 800727a:	d508      	bpl.n	800728e <_dtoa_r+0x366>
 800727c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007280:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007284:	f7f9 f9c0 	bl	8000608 <__aeabi_dmul>
 8007288:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800728c:	3601      	adds	r6, #1
 800728e:	1064      	asrs	r4, r4, #1
 8007290:	3508      	adds	r5, #8
 8007292:	e7e5      	b.n	8007260 <_dtoa_r+0x338>
 8007294:	f000 80d2 	beq.w	800743c <_dtoa_r+0x514>
 8007298:	427c      	negs	r4, r7
 800729a:	4b92      	ldr	r3, [pc, #584]	@ (80074e4 <_dtoa_r+0x5bc>)
 800729c:	4d92      	ldr	r5, [pc, #584]	@ (80074e8 <_dtoa_r+0x5c0>)
 800729e:	f004 020f 	and.w	r2, r4, #15
 80072a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072ae:	f7f9 f9ab 	bl	8000608 <__aeabi_dmul>
 80072b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072b6:	1124      	asrs	r4, r4, #4
 80072b8:	2300      	movs	r3, #0
 80072ba:	2602      	movs	r6, #2
 80072bc:	2c00      	cmp	r4, #0
 80072be:	f040 80b2 	bne.w	8007426 <_dtoa_r+0x4fe>
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d1d3      	bne.n	800726e <_dtoa_r+0x346>
 80072c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80072c8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f000 80b7 	beq.w	8007440 <_dtoa_r+0x518>
 80072d2:	4b86      	ldr	r3, [pc, #536]	@ (80074ec <_dtoa_r+0x5c4>)
 80072d4:	2200      	movs	r2, #0
 80072d6:	4620      	mov	r0, r4
 80072d8:	4629      	mov	r1, r5
 80072da:	f7f9 fc07 	bl	8000aec <__aeabi_dcmplt>
 80072de:	2800      	cmp	r0, #0
 80072e0:	f000 80ae 	beq.w	8007440 <_dtoa_r+0x518>
 80072e4:	9b07      	ldr	r3, [sp, #28]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	f000 80aa 	beq.w	8007440 <_dtoa_r+0x518>
 80072ec:	9b00      	ldr	r3, [sp, #0]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	dd37      	ble.n	8007362 <_dtoa_r+0x43a>
 80072f2:	1e7b      	subs	r3, r7, #1
 80072f4:	9304      	str	r3, [sp, #16]
 80072f6:	4620      	mov	r0, r4
 80072f8:	4b7d      	ldr	r3, [pc, #500]	@ (80074f0 <_dtoa_r+0x5c8>)
 80072fa:	2200      	movs	r2, #0
 80072fc:	4629      	mov	r1, r5
 80072fe:	f7f9 f983 	bl	8000608 <__aeabi_dmul>
 8007302:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007306:	9c00      	ldr	r4, [sp, #0]
 8007308:	3601      	adds	r6, #1
 800730a:	4630      	mov	r0, r6
 800730c:	f7f9 f912 	bl	8000534 <__aeabi_i2d>
 8007310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007314:	f7f9 f978 	bl	8000608 <__aeabi_dmul>
 8007318:	4b76      	ldr	r3, [pc, #472]	@ (80074f4 <_dtoa_r+0x5cc>)
 800731a:	2200      	movs	r2, #0
 800731c:	f7f8 ffbe 	bl	800029c <__adddf3>
 8007320:	4605      	mov	r5, r0
 8007322:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007326:	2c00      	cmp	r4, #0
 8007328:	f040 808d 	bne.w	8007446 <_dtoa_r+0x51e>
 800732c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007330:	4b71      	ldr	r3, [pc, #452]	@ (80074f8 <_dtoa_r+0x5d0>)
 8007332:	2200      	movs	r2, #0
 8007334:	f7f8 ffb0 	bl	8000298 <__aeabi_dsub>
 8007338:	4602      	mov	r2, r0
 800733a:	460b      	mov	r3, r1
 800733c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007340:	462a      	mov	r2, r5
 8007342:	4633      	mov	r3, r6
 8007344:	f7f9 fbf0 	bl	8000b28 <__aeabi_dcmpgt>
 8007348:	2800      	cmp	r0, #0
 800734a:	f040 828b 	bne.w	8007864 <_dtoa_r+0x93c>
 800734e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007352:	462a      	mov	r2, r5
 8007354:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007358:	f7f9 fbc8 	bl	8000aec <__aeabi_dcmplt>
 800735c:	2800      	cmp	r0, #0
 800735e:	f040 8128 	bne.w	80075b2 <_dtoa_r+0x68a>
 8007362:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007366:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800736a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800736c:	2b00      	cmp	r3, #0
 800736e:	f2c0 815a 	blt.w	8007626 <_dtoa_r+0x6fe>
 8007372:	2f0e      	cmp	r7, #14
 8007374:	f300 8157 	bgt.w	8007626 <_dtoa_r+0x6fe>
 8007378:	4b5a      	ldr	r3, [pc, #360]	@ (80074e4 <_dtoa_r+0x5bc>)
 800737a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800737e:	ed93 7b00 	vldr	d7, [r3]
 8007382:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007384:	2b00      	cmp	r3, #0
 8007386:	ed8d 7b00 	vstr	d7, [sp]
 800738a:	da03      	bge.n	8007394 <_dtoa_r+0x46c>
 800738c:	9b07      	ldr	r3, [sp, #28]
 800738e:	2b00      	cmp	r3, #0
 8007390:	f340 8101 	ble.w	8007596 <_dtoa_r+0x66e>
 8007394:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007398:	4656      	mov	r6, sl
 800739a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800739e:	4620      	mov	r0, r4
 80073a0:	4629      	mov	r1, r5
 80073a2:	f7f9 fa5b 	bl	800085c <__aeabi_ddiv>
 80073a6:	f7f9 fbdf 	bl	8000b68 <__aeabi_d2iz>
 80073aa:	4680      	mov	r8, r0
 80073ac:	f7f9 f8c2 	bl	8000534 <__aeabi_i2d>
 80073b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073b4:	f7f9 f928 	bl	8000608 <__aeabi_dmul>
 80073b8:	4602      	mov	r2, r0
 80073ba:	460b      	mov	r3, r1
 80073bc:	4620      	mov	r0, r4
 80073be:	4629      	mov	r1, r5
 80073c0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80073c4:	f7f8 ff68 	bl	8000298 <__aeabi_dsub>
 80073c8:	f806 4b01 	strb.w	r4, [r6], #1
 80073cc:	9d07      	ldr	r5, [sp, #28]
 80073ce:	eba6 040a 	sub.w	r4, r6, sl
 80073d2:	42a5      	cmp	r5, r4
 80073d4:	4602      	mov	r2, r0
 80073d6:	460b      	mov	r3, r1
 80073d8:	f040 8117 	bne.w	800760a <_dtoa_r+0x6e2>
 80073dc:	f7f8 ff5e 	bl	800029c <__adddf3>
 80073e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073e4:	4604      	mov	r4, r0
 80073e6:	460d      	mov	r5, r1
 80073e8:	f7f9 fb9e 	bl	8000b28 <__aeabi_dcmpgt>
 80073ec:	2800      	cmp	r0, #0
 80073ee:	f040 80f9 	bne.w	80075e4 <_dtoa_r+0x6bc>
 80073f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073f6:	4620      	mov	r0, r4
 80073f8:	4629      	mov	r1, r5
 80073fa:	f7f9 fb6d 	bl	8000ad8 <__aeabi_dcmpeq>
 80073fe:	b118      	cbz	r0, 8007408 <_dtoa_r+0x4e0>
 8007400:	f018 0f01 	tst.w	r8, #1
 8007404:	f040 80ee 	bne.w	80075e4 <_dtoa_r+0x6bc>
 8007408:	4649      	mov	r1, r9
 800740a:	4658      	mov	r0, fp
 800740c:	f000 fc90 	bl	8007d30 <_Bfree>
 8007410:	2300      	movs	r3, #0
 8007412:	7033      	strb	r3, [r6, #0]
 8007414:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007416:	3701      	adds	r7, #1
 8007418:	601f      	str	r7, [r3, #0]
 800741a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800741c:	2b00      	cmp	r3, #0
 800741e:	f000 831d 	beq.w	8007a5c <_dtoa_r+0xb34>
 8007422:	601e      	str	r6, [r3, #0]
 8007424:	e31a      	b.n	8007a5c <_dtoa_r+0xb34>
 8007426:	07e2      	lsls	r2, r4, #31
 8007428:	d505      	bpl.n	8007436 <_dtoa_r+0x50e>
 800742a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800742e:	f7f9 f8eb 	bl	8000608 <__aeabi_dmul>
 8007432:	3601      	adds	r6, #1
 8007434:	2301      	movs	r3, #1
 8007436:	1064      	asrs	r4, r4, #1
 8007438:	3508      	adds	r5, #8
 800743a:	e73f      	b.n	80072bc <_dtoa_r+0x394>
 800743c:	2602      	movs	r6, #2
 800743e:	e742      	b.n	80072c6 <_dtoa_r+0x39e>
 8007440:	9c07      	ldr	r4, [sp, #28]
 8007442:	9704      	str	r7, [sp, #16]
 8007444:	e761      	b.n	800730a <_dtoa_r+0x3e2>
 8007446:	4b27      	ldr	r3, [pc, #156]	@ (80074e4 <_dtoa_r+0x5bc>)
 8007448:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800744a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800744e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007452:	4454      	add	r4, sl
 8007454:	2900      	cmp	r1, #0
 8007456:	d053      	beq.n	8007500 <_dtoa_r+0x5d8>
 8007458:	4928      	ldr	r1, [pc, #160]	@ (80074fc <_dtoa_r+0x5d4>)
 800745a:	2000      	movs	r0, #0
 800745c:	f7f9 f9fe 	bl	800085c <__aeabi_ddiv>
 8007460:	4633      	mov	r3, r6
 8007462:	462a      	mov	r2, r5
 8007464:	f7f8 ff18 	bl	8000298 <__aeabi_dsub>
 8007468:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800746c:	4656      	mov	r6, sl
 800746e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007472:	f7f9 fb79 	bl	8000b68 <__aeabi_d2iz>
 8007476:	4605      	mov	r5, r0
 8007478:	f7f9 f85c 	bl	8000534 <__aeabi_i2d>
 800747c:	4602      	mov	r2, r0
 800747e:	460b      	mov	r3, r1
 8007480:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007484:	f7f8 ff08 	bl	8000298 <__aeabi_dsub>
 8007488:	3530      	adds	r5, #48	@ 0x30
 800748a:	4602      	mov	r2, r0
 800748c:	460b      	mov	r3, r1
 800748e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007492:	f806 5b01 	strb.w	r5, [r6], #1
 8007496:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800749a:	f7f9 fb27 	bl	8000aec <__aeabi_dcmplt>
 800749e:	2800      	cmp	r0, #0
 80074a0:	d171      	bne.n	8007586 <_dtoa_r+0x65e>
 80074a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80074a6:	4911      	ldr	r1, [pc, #68]	@ (80074ec <_dtoa_r+0x5c4>)
 80074a8:	2000      	movs	r0, #0
 80074aa:	f7f8 fef5 	bl	8000298 <__aeabi_dsub>
 80074ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80074b2:	f7f9 fb1b 	bl	8000aec <__aeabi_dcmplt>
 80074b6:	2800      	cmp	r0, #0
 80074b8:	f040 8095 	bne.w	80075e6 <_dtoa_r+0x6be>
 80074bc:	42a6      	cmp	r6, r4
 80074be:	f43f af50 	beq.w	8007362 <_dtoa_r+0x43a>
 80074c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80074c6:	4b0a      	ldr	r3, [pc, #40]	@ (80074f0 <_dtoa_r+0x5c8>)
 80074c8:	2200      	movs	r2, #0
 80074ca:	f7f9 f89d 	bl	8000608 <__aeabi_dmul>
 80074ce:	4b08      	ldr	r3, [pc, #32]	@ (80074f0 <_dtoa_r+0x5c8>)
 80074d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80074d4:	2200      	movs	r2, #0
 80074d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074da:	f7f9 f895 	bl	8000608 <__aeabi_dmul>
 80074de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074e2:	e7c4      	b.n	800746e <_dtoa_r+0x546>
 80074e4:	0800b450 	.word	0x0800b450
 80074e8:	0800b428 	.word	0x0800b428
 80074ec:	3ff00000 	.word	0x3ff00000
 80074f0:	40240000 	.word	0x40240000
 80074f4:	401c0000 	.word	0x401c0000
 80074f8:	40140000 	.word	0x40140000
 80074fc:	3fe00000 	.word	0x3fe00000
 8007500:	4631      	mov	r1, r6
 8007502:	4628      	mov	r0, r5
 8007504:	f7f9 f880 	bl	8000608 <__aeabi_dmul>
 8007508:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800750c:	9415      	str	r4, [sp, #84]	@ 0x54
 800750e:	4656      	mov	r6, sl
 8007510:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007514:	f7f9 fb28 	bl	8000b68 <__aeabi_d2iz>
 8007518:	4605      	mov	r5, r0
 800751a:	f7f9 f80b 	bl	8000534 <__aeabi_i2d>
 800751e:	4602      	mov	r2, r0
 8007520:	460b      	mov	r3, r1
 8007522:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007526:	f7f8 feb7 	bl	8000298 <__aeabi_dsub>
 800752a:	3530      	adds	r5, #48	@ 0x30
 800752c:	f806 5b01 	strb.w	r5, [r6], #1
 8007530:	4602      	mov	r2, r0
 8007532:	460b      	mov	r3, r1
 8007534:	42a6      	cmp	r6, r4
 8007536:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800753a:	f04f 0200 	mov.w	r2, #0
 800753e:	d124      	bne.n	800758a <_dtoa_r+0x662>
 8007540:	4bac      	ldr	r3, [pc, #688]	@ (80077f4 <_dtoa_r+0x8cc>)
 8007542:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007546:	f7f8 fea9 	bl	800029c <__adddf3>
 800754a:	4602      	mov	r2, r0
 800754c:	460b      	mov	r3, r1
 800754e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007552:	f7f9 fae9 	bl	8000b28 <__aeabi_dcmpgt>
 8007556:	2800      	cmp	r0, #0
 8007558:	d145      	bne.n	80075e6 <_dtoa_r+0x6be>
 800755a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800755e:	49a5      	ldr	r1, [pc, #660]	@ (80077f4 <_dtoa_r+0x8cc>)
 8007560:	2000      	movs	r0, #0
 8007562:	f7f8 fe99 	bl	8000298 <__aeabi_dsub>
 8007566:	4602      	mov	r2, r0
 8007568:	460b      	mov	r3, r1
 800756a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800756e:	f7f9 fabd 	bl	8000aec <__aeabi_dcmplt>
 8007572:	2800      	cmp	r0, #0
 8007574:	f43f aef5 	beq.w	8007362 <_dtoa_r+0x43a>
 8007578:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800757a:	1e73      	subs	r3, r6, #1
 800757c:	9315      	str	r3, [sp, #84]	@ 0x54
 800757e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007582:	2b30      	cmp	r3, #48	@ 0x30
 8007584:	d0f8      	beq.n	8007578 <_dtoa_r+0x650>
 8007586:	9f04      	ldr	r7, [sp, #16]
 8007588:	e73e      	b.n	8007408 <_dtoa_r+0x4e0>
 800758a:	4b9b      	ldr	r3, [pc, #620]	@ (80077f8 <_dtoa_r+0x8d0>)
 800758c:	f7f9 f83c 	bl	8000608 <__aeabi_dmul>
 8007590:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007594:	e7bc      	b.n	8007510 <_dtoa_r+0x5e8>
 8007596:	d10c      	bne.n	80075b2 <_dtoa_r+0x68a>
 8007598:	4b98      	ldr	r3, [pc, #608]	@ (80077fc <_dtoa_r+0x8d4>)
 800759a:	2200      	movs	r2, #0
 800759c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075a0:	f7f9 f832 	bl	8000608 <__aeabi_dmul>
 80075a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80075a8:	f7f9 fab4 	bl	8000b14 <__aeabi_dcmpge>
 80075ac:	2800      	cmp	r0, #0
 80075ae:	f000 8157 	beq.w	8007860 <_dtoa_r+0x938>
 80075b2:	2400      	movs	r4, #0
 80075b4:	4625      	mov	r5, r4
 80075b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075b8:	43db      	mvns	r3, r3
 80075ba:	9304      	str	r3, [sp, #16]
 80075bc:	4656      	mov	r6, sl
 80075be:	2700      	movs	r7, #0
 80075c0:	4621      	mov	r1, r4
 80075c2:	4658      	mov	r0, fp
 80075c4:	f000 fbb4 	bl	8007d30 <_Bfree>
 80075c8:	2d00      	cmp	r5, #0
 80075ca:	d0dc      	beq.n	8007586 <_dtoa_r+0x65e>
 80075cc:	b12f      	cbz	r7, 80075da <_dtoa_r+0x6b2>
 80075ce:	42af      	cmp	r7, r5
 80075d0:	d003      	beq.n	80075da <_dtoa_r+0x6b2>
 80075d2:	4639      	mov	r1, r7
 80075d4:	4658      	mov	r0, fp
 80075d6:	f000 fbab 	bl	8007d30 <_Bfree>
 80075da:	4629      	mov	r1, r5
 80075dc:	4658      	mov	r0, fp
 80075de:	f000 fba7 	bl	8007d30 <_Bfree>
 80075e2:	e7d0      	b.n	8007586 <_dtoa_r+0x65e>
 80075e4:	9704      	str	r7, [sp, #16]
 80075e6:	4633      	mov	r3, r6
 80075e8:	461e      	mov	r6, r3
 80075ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075ee:	2a39      	cmp	r2, #57	@ 0x39
 80075f0:	d107      	bne.n	8007602 <_dtoa_r+0x6da>
 80075f2:	459a      	cmp	sl, r3
 80075f4:	d1f8      	bne.n	80075e8 <_dtoa_r+0x6c0>
 80075f6:	9a04      	ldr	r2, [sp, #16]
 80075f8:	3201      	adds	r2, #1
 80075fa:	9204      	str	r2, [sp, #16]
 80075fc:	2230      	movs	r2, #48	@ 0x30
 80075fe:	f88a 2000 	strb.w	r2, [sl]
 8007602:	781a      	ldrb	r2, [r3, #0]
 8007604:	3201      	adds	r2, #1
 8007606:	701a      	strb	r2, [r3, #0]
 8007608:	e7bd      	b.n	8007586 <_dtoa_r+0x65e>
 800760a:	4b7b      	ldr	r3, [pc, #492]	@ (80077f8 <_dtoa_r+0x8d0>)
 800760c:	2200      	movs	r2, #0
 800760e:	f7f8 fffb 	bl	8000608 <__aeabi_dmul>
 8007612:	2200      	movs	r2, #0
 8007614:	2300      	movs	r3, #0
 8007616:	4604      	mov	r4, r0
 8007618:	460d      	mov	r5, r1
 800761a:	f7f9 fa5d 	bl	8000ad8 <__aeabi_dcmpeq>
 800761e:	2800      	cmp	r0, #0
 8007620:	f43f aebb 	beq.w	800739a <_dtoa_r+0x472>
 8007624:	e6f0      	b.n	8007408 <_dtoa_r+0x4e0>
 8007626:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007628:	2a00      	cmp	r2, #0
 800762a:	f000 80db 	beq.w	80077e4 <_dtoa_r+0x8bc>
 800762e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007630:	2a01      	cmp	r2, #1
 8007632:	f300 80bf 	bgt.w	80077b4 <_dtoa_r+0x88c>
 8007636:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007638:	2a00      	cmp	r2, #0
 800763a:	f000 80b7 	beq.w	80077ac <_dtoa_r+0x884>
 800763e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007642:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007644:	4646      	mov	r6, r8
 8007646:	9a08      	ldr	r2, [sp, #32]
 8007648:	2101      	movs	r1, #1
 800764a:	441a      	add	r2, r3
 800764c:	4658      	mov	r0, fp
 800764e:	4498      	add	r8, r3
 8007650:	9208      	str	r2, [sp, #32]
 8007652:	f000 fc21 	bl	8007e98 <__i2b>
 8007656:	4605      	mov	r5, r0
 8007658:	b15e      	cbz	r6, 8007672 <_dtoa_r+0x74a>
 800765a:	9b08      	ldr	r3, [sp, #32]
 800765c:	2b00      	cmp	r3, #0
 800765e:	dd08      	ble.n	8007672 <_dtoa_r+0x74a>
 8007660:	42b3      	cmp	r3, r6
 8007662:	9a08      	ldr	r2, [sp, #32]
 8007664:	bfa8      	it	ge
 8007666:	4633      	movge	r3, r6
 8007668:	eba8 0803 	sub.w	r8, r8, r3
 800766c:	1af6      	subs	r6, r6, r3
 800766e:	1ad3      	subs	r3, r2, r3
 8007670:	9308      	str	r3, [sp, #32]
 8007672:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007674:	b1f3      	cbz	r3, 80076b4 <_dtoa_r+0x78c>
 8007676:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007678:	2b00      	cmp	r3, #0
 800767a:	f000 80b7 	beq.w	80077ec <_dtoa_r+0x8c4>
 800767e:	b18c      	cbz	r4, 80076a4 <_dtoa_r+0x77c>
 8007680:	4629      	mov	r1, r5
 8007682:	4622      	mov	r2, r4
 8007684:	4658      	mov	r0, fp
 8007686:	f000 fcc7 	bl	8008018 <__pow5mult>
 800768a:	464a      	mov	r2, r9
 800768c:	4601      	mov	r1, r0
 800768e:	4605      	mov	r5, r0
 8007690:	4658      	mov	r0, fp
 8007692:	f000 fc17 	bl	8007ec4 <__multiply>
 8007696:	4649      	mov	r1, r9
 8007698:	9004      	str	r0, [sp, #16]
 800769a:	4658      	mov	r0, fp
 800769c:	f000 fb48 	bl	8007d30 <_Bfree>
 80076a0:	9b04      	ldr	r3, [sp, #16]
 80076a2:	4699      	mov	r9, r3
 80076a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076a6:	1b1a      	subs	r2, r3, r4
 80076a8:	d004      	beq.n	80076b4 <_dtoa_r+0x78c>
 80076aa:	4649      	mov	r1, r9
 80076ac:	4658      	mov	r0, fp
 80076ae:	f000 fcb3 	bl	8008018 <__pow5mult>
 80076b2:	4681      	mov	r9, r0
 80076b4:	2101      	movs	r1, #1
 80076b6:	4658      	mov	r0, fp
 80076b8:	f000 fbee 	bl	8007e98 <__i2b>
 80076bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80076be:	4604      	mov	r4, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	f000 81cf 	beq.w	8007a64 <_dtoa_r+0xb3c>
 80076c6:	461a      	mov	r2, r3
 80076c8:	4601      	mov	r1, r0
 80076ca:	4658      	mov	r0, fp
 80076cc:	f000 fca4 	bl	8008018 <__pow5mult>
 80076d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	4604      	mov	r4, r0
 80076d6:	f300 8095 	bgt.w	8007804 <_dtoa_r+0x8dc>
 80076da:	9b02      	ldr	r3, [sp, #8]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	f040 8087 	bne.w	80077f0 <_dtoa_r+0x8c8>
 80076e2:	9b03      	ldr	r3, [sp, #12]
 80076e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	f040 8089 	bne.w	8007800 <_dtoa_r+0x8d8>
 80076ee:	9b03      	ldr	r3, [sp, #12]
 80076f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80076f4:	0d1b      	lsrs	r3, r3, #20
 80076f6:	051b      	lsls	r3, r3, #20
 80076f8:	b12b      	cbz	r3, 8007706 <_dtoa_r+0x7de>
 80076fa:	9b08      	ldr	r3, [sp, #32]
 80076fc:	3301      	adds	r3, #1
 80076fe:	9308      	str	r3, [sp, #32]
 8007700:	f108 0801 	add.w	r8, r8, #1
 8007704:	2301      	movs	r3, #1
 8007706:	930a      	str	r3, [sp, #40]	@ 0x28
 8007708:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800770a:	2b00      	cmp	r3, #0
 800770c:	f000 81b0 	beq.w	8007a70 <_dtoa_r+0xb48>
 8007710:	6923      	ldr	r3, [r4, #16]
 8007712:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007716:	6918      	ldr	r0, [r3, #16]
 8007718:	f000 fb72 	bl	8007e00 <__hi0bits>
 800771c:	f1c0 0020 	rsb	r0, r0, #32
 8007720:	9b08      	ldr	r3, [sp, #32]
 8007722:	4418      	add	r0, r3
 8007724:	f010 001f 	ands.w	r0, r0, #31
 8007728:	d077      	beq.n	800781a <_dtoa_r+0x8f2>
 800772a:	f1c0 0320 	rsb	r3, r0, #32
 800772e:	2b04      	cmp	r3, #4
 8007730:	dd6b      	ble.n	800780a <_dtoa_r+0x8e2>
 8007732:	9b08      	ldr	r3, [sp, #32]
 8007734:	f1c0 001c 	rsb	r0, r0, #28
 8007738:	4403      	add	r3, r0
 800773a:	4480      	add	r8, r0
 800773c:	4406      	add	r6, r0
 800773e:	9308      	str	r3, [sp, #32]
 8007740:	f1b8 0f00 	cmp.w	r8, #0
 8007744:	dd05      	ble.n	8007752 <_dtoa_r+0x82a>
 8007746:	4649      	mov	r1, r9
 8007748:	4642      	mov	r2, r8
 800774a:	4658      	mov	r0, fp
 800774c:	f000 fcbe 	bl	80080cc <__lshift>
 8007750:	4681      	mov	r9, r0
 8007752:	9b08      	ldr	r3, [sp, #32]
 8007754:	2b00      	cmp	r3, #0
 8007756:	dd05      	ble.n	8007764 <_dtoa_r+0x83c>
 8007758:	4621      	mov	r1, r4
 800775a:	461a      	mov	r2, r3
 800775c:	4658      	mov	r0, fp
 800775e:	f000 fcb5 	bl	80080cc <__lshift>
 8007762:	4604      	mov	r4, r0
 8007764:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007766:	2b00      	cmp	r3, #0
 8007768:	d059      	beq.n	800781e <_dtoa_r+0x8f6>
 800776a:	4621      	mov	r1, r4
 800776c:	4648      	mov	r0, r9
 800776e:	f000 fd19 	bl	80081a4 <__mcmp>
 8007772:	2800      	cmp	r0, #0
 8007774:	da53      	bge.n	800781e <_dtoa_r+0x8f6>
 8007776:	1e7b      	subs	r3, r7, #1
 8007778:	9304      	str	r3, [sp, #16]
 800777a:	4649      	mov	r1, r9
 800777c:	2300      	movs	r3, #0
 800777e:	220a      	movs	r2, #10
 8007780:	4658      	mov	r0, fp
 8007782:	f000 faf7 	bl	8007d74 <__multadd>
 8007786:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007788:	4681      	mov	r9, r0
 800778a:	2b00      	cmp	r3, #0
 800778c:	f000 8172 	beq.w	8007a74 <_dtoa_r+0xb4c>
 8007790:	2300      	movs	r3, #0
 8007792:	4629      	mov	r1, r5
 8007794:	220a      	movs	r2, #10
 8007796:	4658      	mov	r0, fp
 8007798:	f000 faec 	bl	8007d74 <__multadd>
 800779c:	9b00      	ldr	r3, [sp, #0]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	4605      	mov	r5, r0
 80077a2:	dc67      	bgt.n	8007874 <_dtoa_r+0x94c>
 80077a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077a6:	2b02      	cmp	r3, #2
 80077a8:	dc41      	bgt.n	800782e <_dtoa_r+0x906>
 80077aa:	e063      	b.n	8007874 <_dtoa_r+0x94c>
 80077ac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80077ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80077b2:	e746      	b.n	8007642 <_dtoa_r+0x71a>
 80077b4:	9b07      	ldr	r3, [sp, #28]
 80077b6:	1e5c      	subs	r4, r3, #1
 80077b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077ba:	42a3      	cmp	r3, r4
 80077bc:	bfbf      	itttt	lt
 80077be:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80077c0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80077c2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80077c4:	1ae3      	sublt	r3, r4, r3
 80077c6:	bfb4      	ite	lt
 80077c8:	18d2      	addlt	r2, r2, r3
 80077ca:	1b1c      	subge	r4, r3, r4
 80077cc:	9b07      	ldr	r3, [sp, #28]
 80077ce:	bfbc      	itt	lt
 80077d0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80077d2:	2400      	movlt	r4, #0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	bfb5      	itete	lt
 80077d8:	eba8 0603 	sublt.w	r6, r8, r3
 80077dc:	9b07      	ldrge	r3, [sp, #28]
 80077de:	2300      	movlt	r3, #0
 80077e0:	4646      	movge	r6, r8
 80077e2:	e730      	b.n	8007646 <_dtoa_r+0x71e>
 80077e4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80077e6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80077e8:	4646      	mov	r6, r8
 80077ea:	e735      	b.n	8007658 <_dtoa_r+0x730>
 80077ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80077ee:	e75c      	b.n	80076aa <_dtoa_r+0x782>
 80077f0:	2300      	movs	r3, #0
 80077f2:	e788      	b.n	8007706 <_dtoa_r+0x7de>
 80077f4:	3fe00000 	.word	0x3fe00000
 80077f8:	40240000 	.word	0x40240000
 80077fc:	40140000 	.word	0x40140000
 8007800:	9b02      	ldr	r3, [sp, #8]
 8007802:	e780      	b.n	8007706 <_dtoa_r+0x7de>
 8007804:	2300      	movs	r3, #0
 8007806:	930a      	str	r3, [sp, #40]	@ 0x28
 8007808:	e782      	b.n	8007710 <_dtoa_r+0x7e8>
 800780a:	d099      	beq.n	8007740 <_dtoa_r+0x818>
 800780c:	9a08      	ldr	r2, [sp, #32]
 800780e:	331c      	adds	r3, #28
 8007810:	441a      	add	r2, r3
 8007812:	4498      	add	r8, r3
 8007814:	441e      	add	r6, r3
 8007816:	9208      	str	r2, [sp, #32]
 8007818:	e792      	b.n	8007740 <_dtoa_r+0x818>
 800781a:	4603      	mov	r3, r0
 800781c:	e7f6      	b.n	800780c <_dtoa_r+0x8e4>
 800781e:	9b07      	ldr	r3, [sp, #28]
 8007820:	9704      	str	r7, [sp, #16]
 8007822:	2b00      	cmp	r3, #0
 8007824:	dc20      	bgt.n	8007868 <_dtoa_r+0x940>
 8007826:	9300      	str	r3, [sp, #0]
 8007828:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800782a:	2b02      	cmp	r3, #2
 800782c:	dd1e      	ble.n	800786c <_dtoa_r+0x944>
 800782e:	9b00      	ldr	r3, [sp, #0]
 8007830:	2b00      	cmp	r3, #0
 8007832:	f47f aec0 	bne.w	80075b6 <_dtoa_r+0x68e>
 8007836:	4621      	mov	r1, r4
 8007838:	2205      	movs	r2, #5
 800783a:	4658      	mov	r0, fp
 800783c:	f000 fa9a 	bl	8007d74 <__multadd>
 8007840:	4601      	mov	r1, r0
 8007842:	4604      	mov	r4, r0
 8007844:	4648      	mov	r0, r9
 8007846:	f000 fcad 	bl	80081a4 <__mcmp>
 800784a:	2800      	cmp	r0, #0
 800784c:	f77f aeb3 	ble.w	80075b6 <_dtoa_r+0x68e>
 8007850:	4656      	mov	r6, sl
 8007852:	2331      	movs	r3, #49	@ 0x31
 8007854:	f806 3b01 	strb.w	r3, [r6], #1
 8007858:	9b04      	ldr	r3, [sp, #16]
 800785a:	3301      	adds	r3, #1
 800785c:	9304      	str	r3, [sp, #16]
 800785e:	e6ae      	b.n	80075be <_dtoa_r+0x696>
 8007860:	9c07      	ldr	r4, [sp, #28]
 8007862:	9704      	str	r7, [sp, #16]
 8007864:	4625      	mov	r5, r4
 8007866:	e7f3      	b.n	8007850 <_dtoa_r+0x928>
 8007868:	9b07      	ldr	r3, [sp, #28]
 800786a:	9300      	str	r3, [sp, #0]
 800786c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800786e:	2b00      	cmp	r3, #0
 8007870:	f000 8104 	beq.w	8007a7c <_dtoa_r+0xb54>
 8007874:	2e00      	cmp	r6, #0
 8007876:	dd05      	ble.n	8007884 <_dtoa_r+0x95c>
 8007878:	4629      	mov	r1, r5
 800787a:	4632      	mov	r2, r6
 800787c:	4658      	mov	r0, fp
 800787e:	f000 fc25 	bl	80080cc <__lshift>
 8007882:	4605      	mov	r5, r0
 8007884:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007886:	2b00      	cmp	r3, #0
 8007888:	d05a      	beq.n	8007940 <_dtoa_r+0xa18>
 800788a:	6869      	ldr	r1, [r5, #4]
 800788c:	4658      	mov	r0, fp
 800788e:	f000 fa0f 	bl	8007cb0 <_Balloc>
 8007892:	4606      	mov	r6, r0
 8007894:	b928      	cbnz	r0, 80078a2 <_dtoa_r+0x97a>
 8007896:	4b84      	ldr	r3, [pc, #528]	@ (8007aa8 <_dtoa_r+0xb80>)
 8007898:	4602      	mov	r2, r0
 800789a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800789e:	f7ff bb5a 	b.w	8006f56 <_dtoa_r+0x2e>
 80078a2:	692a      	ldr	r2, [r5, #16]
 80078a4:	3202      	adds	r2, #2
 80078a6:	0092      	lsls	r2, r2, #2
 80078a8:	f105 010c 	add.w	r1, r5, #12
 80078ac:	300c      	adds	r0, #12
 80078ae:	f001 f803 	bl	80088b8 <memcpy>
 80078b2:	2201      	movs	r2, #1
 80078b4:	4631      	mov	r1, r6
 80078b6:	4658      	mov	r0, fp
 80078b8:	f000 fc08 	bl	80080cc <__lshift>
 80078bc:	f10a 0301 	add.w	r3, sl, #1
 80078c0:	9307      	str	r3, [sp, #28]
 80078c2:	9b00      	ldr	r3, [sp, #0]
 80078c4:	4453      	add	r3, sl
 80078c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80078c8:	9b02      	ldr	r3, [sp, #8]
 80078ca:	f003 0301 	and.w	r3, r3, #1
 80078ce:	462f      	mov	r7, r5
 80078d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80078d2:	4605      	mov	r5, r0
 80078d4:	9b07      	ldr	r3, [sp, #28]
 80078d6:	4621      	mov	r1, r4
 80078d8:	3b01      	subs	r3, #1
 80078da:	4648      	mov	r0, r9
 80078dc:	9300      	str	r3, [sp, #0]
 80078de:	f7ff fa9a 	bl	8006e16 <quorem>
 80078e2:	4639      	mov	r1, r7
 80078e4:	9002      	str	r0, [sp, #8]
 80078e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80078ea:	4648      	mov	r0, r9
 80078ec:	f000 fc5a 	bl	80081a4 <__mcmp>
 80078f0:	462a      	mov	r2, r5
 80078f2:	9008      	str	r0, [sp, #32]
 80078f4:	4621      	mov	r1, r4
 80078f6:	4658      	mov	r0, fp
 80078f8:	f000 fc70 	bl	80081dc <__mdiff>
 80078fc:	68c2      	ldr	r2, [r0, #12]
 80078fe:	4606      	mov	r6, r0
 8007900:	bb02      	cbnz	r2, 8007944 <_dtoa_r+0xa1c>
 8007902:	4601      	mov	r1, r0
 8007904:	4648      	mov	r0, r9
 8007906:	f000 fc4d 	bl	80081a4 <__mcmp>
 800790a:	4602      	mov	r2, r0
 800790c:	4631      	mov	r1, r6
 800790e:	4658      	mov	r0, fp
 8007910:	920e      	str	r2, [sp, #56]	@ 0x38
 8007912:	f000 fa0d 	bl	8007d30 <_Bfree>
 8007916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007918:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800791a:	9e07      	ldr	r6, [sp, #28]
 800791c:	ea43 0102 	orr.w	r1, r3, r2
 8007920:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007922:	4319      	orrs	r1, r3
 8007924:	d110      	bne.n	8007948 <_dtoa_r+0xa20>
 8007926:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800792a:	d029      	beq.n	8007980 <_dtoa_r+0xa58>
 800792c:	9b08      	ldr	r3, [sp, #32]
 800792e:	2b00      	cmp	r3, #0
 8007930:	dd02      	ble.n	8007938 <_dtoa_r+0xa10>
 8007932:	9b02      	ldr	r3, [sp, #8]
 8007934:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007938:	9b00      	ldr	r3, [sp, #0]
 800793a:	f883 8000 	strb.w	r8, [r3]
 800793e:	e63f      	b.n	80075c0 <_dtoa_r+0x698>
 8007940:	4628      	mov	r0, r5
 8007942:	e7bb      	b.n	80078bc <_dtoa_r+0x994>
 8007944:	2201      	movs	r2, #1
 8007946:	e7e1      	b.n	800790c <_dtoa_r+0x9e4>
 8007948:	9b08      	ldr	r3, [sp, #32]
 800794a:	2b00      	cmp	r3, #0
 800794c:	db04      	blt.n	8007958 <_dtoa_r+0xa30>
 800794e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007950:	430b      	orrs	r3, r1
 8007952:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007954:	430b      	orrs	r3, r1
 8007956:	d120      	bne.n	800799a <_dtoa_r+0xa72>
 8007958:	2a00      	cmp	r2, #0
 800795a:	dded      	ble.n	8007938 <_dtoa_r+0xa10>
 800795c:	4649      	mov	r1, r9
 800795e:	2201      	movs	r2, #1
 8007960:	4658      	mov	r0, fp
 8007962:	f000 fbb3 	bl	80080cc <__lshift>
 8007966:	4621      	mov	r1, r4
 8007968:	4681      	mov	r9, r0
 800796a:	f000 fc1b 	bl	80081a4 <__mcmp>
 800796e:	2800      	cmp	r0, #0
 8007970:	dc03      	bgt.n	800797a <_dtoa_r+0xa52>
 8007972:	d1e1      	bne.n	8007938 <_dtoa_r+0xa10>
 8007974:	f018 0f01 	tst.w	r8, #1
 8007978:	d0de      	beq.n	8007938 <_dtoa_r+0xa10>
 800797a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800797e:	d1d8      	bne.n	8007932 <_dtoa_r+0xa0a>
 8007980:	9a00      	ldr	r2, [sp, #0]
 8007982:	2339      	movs	r3, #57	@ 0x39
 8007984:	7013      	strb	r3, [r2, #0]
 8007986:	4633      	mov	r3, r6
 8007988:	461e      	mov	r6, r3
 800798a:	3b01      	subs	r3, #1
 800798c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007990:	2a39      	cmp	r2, #57	@ 0x39
 8007992:	d052      	beq.n	8007a3a <_dtoa_r+0xb12>
 8007994:	3201      	adds	r2, #1
 8007996:	701a      	strb	r2, [r3, #0]
 8007998:	e612      	b.n	80075c0 <_dtoa_r+0x698>
 800799a:	2a00      	cmp	r2, #0
 800799c:	dd07      	ble.n	80079ae <_dtoa_r+0xa86>
 800799e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80079a2:	d0ed      	beq.n	8007980 <_dtoa_r+0xa58>
 80079a4:	9a00      	ldr	r2, [sp, #0]
 80079a6:	f108 0301 	add.w	r3, r8, #1
 80079aa:	7013      	strb	r3, [r2, #0]
 80079ac:	e608      	b.n	80075c0 <_dtoa_r+0x698>
 80079ae:	9b07      	ldr	r3, [sp, #28]
 80079b0:	9a07      	ldr	r2, [sp, #28]
 80079b2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80079b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d028      	beq.n	8007a0e <_dtoa_r+0xae6>
 80079bc:	4649      	mov	r1, r9
 80079be:	2300      	movs	r3, #0
 80079c0:	220a      	movs	r2, #10
 80079c2:	4658      	mov	r0, fp
 80079c4:	f000 f9d6 	bl	8007d74 <__multadd>
 80079c8:	42af      	cmp	r7, r5
 80079ca:	4681      	mov	r9, r0
 80079cc:	f04f 0300 	mov.w	r3, #0
 80079d0:	f04f 020a 	mov.w	r2, #10
 80079d4:	4639      	mov	r1, r7
 80079d6:	4658      	mov	r0, fp
 80079d8:	d107      	bne.n	80079ea <_dtoa_r+0xac2>
 80079da:	f000 f9cb 	bl	8007d74 <__multadd>
 80079de:	4607      	mov	r7, r0
 80079e0:	4605      	mov	r5, r0
 80079e2:	9b07      	ldr	r3, [sp, #28]
 80079e4:	3301      	adds	r3, #1
 80079e6:	9307      	str	r3, [sp, #28]
 80079e8:	e774      	b.n	80078d4 <_dtoa_r+0x9ac>
 80079ea:	f000 f9c3 	bl	8007d74 <__multadd>
 80079ee:	4629      	mov	r1, r5
 80079f0:	4607      	mov	r7, r0
 80079f2:	2300      	movs	r3, #0
 80079f4:	220a      	movs	r2, #10
 80079f6:	4658      	mov	r0, fp
 80079f8:	f000 f9bc 	bl	8007d74 <__multadd>
 80079fc:	4605      	mov	r5, r0
 80079fe:	e7f0      	b.n	80079e2 <_dtoa_r+0xaba>
 8007a00:	9b00      	ldr	r3, [sp, #0]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	bfcc      	ite	gt
 8007a06:	461e      	movgt	r6, r3
 8007a08:	2601      	movle	r6, #1
 8007a0a:	4456      	add	r6, sl
 8007a0c:	2700      	movs	r7, #0
 8007a0e:	4649      	mov	r1, r9
 8007a10:	2201      	movs	r2, #1
 8007a12:	4658      	mov	r0, fp
 8007a14:	f000 fb5a 	bl	80080cc <__lshift>
 8007a18:	4621      	mov	r1, r4
 8007a1a:	4681      	mov	r9, r0
 8007a1c:	f000 fbc2 	bl	80081a4 <__mcmp>
 8007a20:	2800      	cmp	r0, #0
 8007a22:	dcb0      	bgt.n	8007986 <_dtoa_r+0xa5e>
 8007a24:	d102      	bne.n	8007a2c <_dtoa_r+0xb04>
 8007a26:	f018 0f01 	tst.w	r8, #1
 8007a2a:	d1ac      	bne.n	8007986 <_dtoa_r+0xa5e>
 8007a2c:	4633      	mov	r3, r6
 8007a2e:	461e      	mov	r6, r3
 8007a30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a34:	2a30      	cmp	r2, #48	@ 0x30
 8007a36:	d0fa      	beq.n	8007a2e <_dtoa_r+0xb06>
 8007a38:	e5c2      	b.n	80075c0 <_dtoa_r+0x698>
 8007a3a:	459a      	cmp	sl, r3
 8007a3c:	d1a4      	bne.n	8007988 <_dtoa_r+0xa60>
 8007a3e:	9b04      	ldr	r3, [sp, #16]
 8007a40:	3301      	adds	r3, #1
 8007a42:	9304      	str	r3, [sp, #16]
 8007a44:	2331      	movs	r3, #49	@ 0x31
 8007a46:	f88a 3000 	strb.w	r3, [sl]
 8007a4a:	e5b9      	b.n	80075c0 <_dtoa_r+0x698>
 8007a4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007a4e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007aac <_dtoa_r+0xb84>
 8007a52:	b11b      	cbz	r3, 8007a5c <_dtoa_r+0xb34>
 8007a54:	f10a 0308 	add.w	r3, sl, #8
 8007a58:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007a5a:	6013      	str	r3, [r2, #0]
 8007a5c:	4650      	mov	r0, sl
 8007a5e:	b019      	add	sp, #100	@ 0x64
 8007a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	f77f ae37 	ble.w	80076da <_dtoa_r+0x7b2>
 8007a6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a6e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a70:	2001      	movs	r0, #1
 8007a72:	e655      	b.n	8007720 <_dtoa_r+0x7f8>
 8007a74:	9b00      	ldr	r3, [sp, #0]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f77f aed6 	ble.w	8007828 <_dtoa_r+0x900>
 8007a7c:	4656      	mov	r6, sl
 8007a7e:	4621      	mov	r1, r4
 8007a80:	4648      	mov	r0, r9
 8007a82:	f7ff f9c8 	bl	8006e16 <quorem>
 8007a86:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007a8a:	f806 8b01 	strb.w	r8, [r6], #1
 8007a8e:	9b00      	ldr	r3, [sp, #0]
 8007a90:	eba6 020a 	sub.w	r2, r6, sl
 8007a94:	4293      	cmp	r3, r2
 8007a96:	ddb3      	ble.n	8007a00 <_dtoa_r+0xad8>
 8007a98:	4649      	mov	r1, r9
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	220a      	movs	r2, #10
 8007a9e:	4658      	mov	r0, fp
 8007aa0:	f000 f968 	bl	8007d74 <__multadd>
 8007aa4:	4681      	mov	r9, r0
 8007aa6:	e7ea      	b.n	8007a7e <_dtoa_r+0xb56>
 8007aa8:	0800b3b0 	.word	0x0800b3b0
 8007aac:	0800b334 	.word	0x0800b334

08007ab0 <_free_r>:
 8007ab0:	b538      	push	{r3, r4, r5, lr}
 8007ab2:	4605      	mov	r5, r0
 8007ab4:	2900      	cmp	r1, #0
 8007ab6:	d041      	beq.n	8007b3c <_free_r+0x8c>
 8007ab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007abc:	1f0c      	subs	r4, r1, #4
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	bfb8      	it	lt
 8007ac2:	18e4      	addlt	r4, r4, r3
 8007ac4:	f000 f8e8 	bl	8007c98 <__malloc_lock>
 8007ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8007b40 <_free_r+0x90>)
 8007aca:	6813      	ldr	r3, [r2, #0]
 8007acc:	b933      	cbnz	r3, 8007adc <_free_r+0x2c>
 8007ace:	6063      	str	r3, [r4, #4]
 8007ad0:	6014      	str	r4, [r2, #0]
 8007ad2:	4628      	mov	r0, r5
 8007ad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ad8:	f000 b8e4 	b.w	8007ca4 <__malloc_unlock>
 8007adc:	42a3      	cmp	r3, r4
 8007ade:	d908      	bls.n	8007af2 <_free_r+0x42>
 8007ae0:	6820      	ldr	r0, [r4, #0]
 8007ae2:	1821      	adds	r1, r4, r0
 8007ae4:	428b      	cmp	r3, r1
 8007ae6:	bf01      	itttt	eq
 8007ae8:	6819      	ldreq	r1, [r3, #0]
 8007aea:	685b      	ldreq	r3, [r3, #4]
 8007aec:	1809      	addeq	r1, r1, r0
 8007aee:	6021      	streq	r1, [r4, #0]
 8007af0:	e7ed      	b.n	8007ace <_free_r+0x1e>
 8007af2:	461a      	mov	r2, r3
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	b10b      	cbz	r3, 8007afc <_free_r+0x4c>
 8007af8:	42a3      	cmp	r3, r4
 8007afa:	d9fa      	bls.n	8007af2 <_free_r+0x42>
 8007afc:	6811      	ldr	r1, [r2, #0]
 8007afe:	1850      	adds	r0, r2, r1
 8007b00:	42a0      	cmp	r0, r4
 8007b02:	d10b      	bne.n	8007b1c <_free_r+0x6c>
 8007b04:	6820      	ldr	r0, [r4, #0]
 8007b06:	4401      	add	r1, r0
 8007b08:	1850      	adds	r0, r2, r1
 8007b0a:	4283      	cmp	r3, r0
 8007b0c:	6011      	str	r1, [r2, #0]
 8007b0e:	d1e0      	bne.n	8007ad2 <_free_r+0x22>
 8007b10:	6818      	ldr	r0, [r3, #0]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	6053      	str	r3, [r2, #4]
 8007b16:	4408      	add	r0, r1
 8007b18:	6010      	str	r0, [r2, #0]
 8007b1a:	e7da      	b.n	8007ad2 <_free_r+0x22>
 8007b1c:	d902      	bls.n	8007b24 <_free_r+0x74>
 8007b1e:	230c      	movs	r3, #12
 8007b20:	602b      	str	r3, [r5, #0]
 8007b22:	e7d6      	b.n	8007ad2 <_free_r+0x22>
 8007b24:	6820      	ldr	r0, [r4, #0]
 8007b26:	1821      	adds	r1, r4, r0
 8007b28:	428b      	cmp	r3, r1
 8007b2a:	bf04      	itt	eq
 8007b2c:	6819      	ldreq	r1, [r3, #0]
 8007b2e:	685b      	ldreq	r3, [r3, #4]
 8007b30:	6063      	str	r3, [r4, #4]
 8007b32:	bf04      	itt	eq
 8007b34:	1809      	addeq	r1, r1, r0
 8007b36:	6021      	streq	r1, [r4, #0]
 8007b38:	6054      	str	r4, [r2, #4]
 8007b3a:	e7ca      	b.n	8007ad2 <_free_r+0x22>
 8007b3c:	bd38      	pop	{r3, r4, r5, pc}
 8007b3e:	bf00      	nop
 8007b40:	200009c8 	.word	0x200009c8

08007b44 <malloc>:
 8007b44:	4b02      	ldr	r3, [pc, #8]	@ (8007b50 <malloc+0xc>)
 8007b46:	4601      	mov	r1, r0
 8007b48:	6818      	ldr	r0, [r3, #0]
 8007b4a:	f000 b825 	b.w	8007b98 <_malloc_r>
 8007b4e:	bf00      	nop
 8007b50:	20000020 	.word	0x20000020

08007b54 <sbrk_aligned>:
 8007b54:	b570      	push	{r4, r5, r6, lr}
 8007b56:	4e0f      	ldr	r6, [pc, #60]	@ (8007b94 <sbrk_aligned+0x40>)
 8007b58:	460c      	mov	r4, r1
 8007b5a:	6831      	ldr	r1, [r6, #0]
 8007b5c:	4605      	mov	r5, r0
 8007b5e:	b911      	cbnz	r1, 8007b66 <sbrk_aligned+0x12>
 8007b60:	f000 fe9a 	bl	8008898 <_sbrk_r>
 8007b64:	6030      	str	r0, [r6, #0]
 8007b66:	4621      	mov	r1, r4
 8007b68:	4628      	mov	r0, r5
 8007b6a:	f000 fe95 	bl	8008898 <_sbrk_r>
 8007b6e:	1c43      	adds	r3, r0, #1
 8007b70:	d103      	bne.n	8007b7a <sbrk_aligned+0x26>
 8007b72:	f04f 34ff 	mov.w	r4, #4294967295
 8007b76:	4620      	mov	r0, r4
 8007b78:	bd70      	pop	{r4, r5, r6, pc}
 8007b7a:	1cc4      	adds	r4, r0, #3
 8007b7c:	f024 0403 	bic.w	r4, r4, #3
 8007b80:	42a0      	cmp	r0, r4
 8007b82:	d0f8      	beq.n	8007b76 <sbrk_aligned+0x22>
 8007b84:	1a21      	subs	r1, r4, r0
 8007b86:	4628      	mov	r0, r5
 8007b88:	f000 fe86 	bl	8008898 <_sbrk_r>
 8007b8c:	3001      	adds	r0, #1
 8007b8e:	d1f2      	bne.n	8007b76 <sbrk_aligned+0x22>
 8007b90:	e7ef      	b.n	8007b72 <sbrk_aligned+0x1e>
 8007b92:	bf00      	nop
 8007b94:	200009c4 	.word	0x200009c4

08007b98 <_malloc_r>:
 8007b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b9c:	1ccd      	adds	r5, r1, #3
 8007b9e:	f025 0503 	bic.w	r5, r5, #3
 8007ba2:	3508      	adds	r5, #8
 8007ba4:	2d0c      	cmp	r5, #12
 8007ba6:	bf38      	it	cc
 8007ba8:	250c      	movcc	r5, #12
 8007baa:	2d00      	cmp	r5, #0
 8007bac:	4606      	mov	r6, r0
 8007bae:	db01      	blt.n	8007bb4 <_malloc_r+0x1c>
 8007bb0:	42a9      	cmp	r1, r5
 8007bb2:	d904      	bls.n	8007bbe <_malloc_r+0x26>
 8007bb4:	230c      	movs	r3, #12
 8007bb6:	6033      	str	r3, [r6, #0]
 8007bb8:	2000      	movs	r0, #0
 8007bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007c94 <_malloc_r+0xfc>
 8007bc2:	f000 f869 	bl	8007c98 <__malloc_lock>
 8007bc6:	f8d8 3000 	ldr.w	r3, [r8]
 8007bca:	461c      	mov	r4, r3
 8007bcc:	bb44      	cbnz	r4, 8007c20 <_malloc_r+0x88>
 8007bce:	4629      	mov	r1, r5
 8007bd0:	4630      	mov	r0, r6
 8007bd2:	f7ff ffbf 	bl	8007b54 <sbrk_aligned>
 8007bd6:	1c43      	adds	r3, r0, #1
 8007bd8:	4604      	mov	r4, r0
 8007bda:	d158      	bne.n	8007c8e <_malloc_r+0xf6>
 8007bdc:	f8d8 4000 	ldr.w	r4, [r8]
 8007be0:	4627      	mov	r7, r4
 8007be2:	2f00      	cmp	r7, #0
 8007be4:	d143      	bne.n	8007c6e <_malloc_r+0xd6>
 8007be6:	2c00      	cmp	r4, #0
 8007be8:	d04b      	beq.n	8007c82 <_malloc_r+0xea>
 8007bea:	6823      	ldr	r3, [r4, #0]
 8007bec:	4639      	mov	r1, r7
 8007bee:	4630      	mov	r0, r6
 8007bf0:	eb04 0903 	add.w	r9, r4, r3
 8007bf4:	f000 fe50 	bl	8008898 <_sbrk_r>
 8007bf8:	4581      	cmp	r9, r0
 8007bfa:	d142      	bne.n	8007c82 <_malloc_r+0xea>
 8007bfc:	6821      	ldr	r1, [r4, #0]
 8007bfe:	1a6d      	subs	r5, r5, r1
 8007c00:	4629      	mov	r1, r5
 8007c02:	4630      	mov	r0, r6
 8007c04:	f7ff ffa6 	bl	8007b54 <sbrk_aligned>
 8007c08:	3001      	adds	r0, #1
 8007c0a:	d03a      	beq.n	8007c82 <_malloc_r+0xea>
 8007c0c:	6823      	ldr	r3, [r4, #0]
 8007c0e:	442b      	add	r3, r5
 8007c10:	6023      	str	r3, [r4, #0]
 8007c12:	f8d8 3000 	ldr.w	r3, [r8]
 8007c16:	685a      	ldr	r2, [r3, #4]
 8007c18:	bb62      	cbnz	r2, 8007c74 <_malloc_r+0xdc>
 8007c1a:	f8c8 7000 	str.w	r7, [r8]
 8007c1e:	e00f      	b.n	8007c40 <_malloc_r+0xa8>
 8007c20:	6822      	ldr	r2, [r4, #0]
 8007c22:	1b52      	subs	r2, r2, r5
 8007c24:	d420      	bmi.n	8007c68 <_malloc_r+0xd0>
 8007c26:	2a0b      	cmp	r2, #11
 8007c28:	d917      	bls.n	8007c5a <_malloc_r+0xc2>
 8007c2a:	1961      	adds	r1, r4, r5
 8007c2c:	42a3      	cmp	r3, r4
 8007c2e:	6025      	str	r5, [r4, #0]
 8007c30:	bf18      	it	ne
 8007c32:	6059      	strne	r1, [r3, #4]
 8007c34:	6863      	ldr	r3, [r4, #4]
 8007c36:	bf08      	it	eq
 8007c38:	f8c8 1000 	streq.w	r1, [r8]
 8007c3c:	5162      	str	r2, [r4, r5]
 8007c3e:	604b      	str	r3, [r1, #4]
 8007c40:	4630      	mov	r0, r6
 8007c42:	f000 f82f 	bl	8007ca4 <__malloc_unlock>
 8007c46:	f104 000b 	add.w	r0, r4, #11
 8007c4a:	1d23      	adds	r3, r4, #4
 8007c4c:	f020 0007 	bic.w	r0, r0, #7
 8007c50:	1ac2      	subs	r2, r0, r3
 8007c52:	bf1c      	itt	ne
 8007c54:	1a1b      	subne	r3, r3, r0
 8007c56:	50a3      	strne	r3, [r4, r2]
 8007c58:	e7af      	b.n	8007bba <_malloc_r+0x22>
 8007c5a:	6862      	ldr	r2, [r4, #4]
 8007c5c:	42a3      	cmp	r3, r4
 8007c5e:	bf0c      	ite	eq
 8007c60:	f8c8 2000 	streq.w	r2, [r8]
 8007c64:	605a      	strne	r2, [r3, #4]
 8007c66:	e7eb      	b.n	8007c40 <_malloc_r+0xa8>
 8007c68:	4623      	mov	r3, r4
 8007c6a:	6864      	ldr	r4, [r4, #4]
 8007c6c:	e7ae      	b.n	8007bcc <_malloc_r+0x34>
 8007c6e:	463c      	mov	r4, r7
 8007c70:	687f      	ldr	r7, [r7, #4]
 8007c72:	e7b6      	b.n	8007be2 <_malloc_r+0x4a>
 8007c74:	461a      	mov	r2, r3
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	42a3      	cmp	r3, r4
 8007c7a:	d1fb      	bne.n	8007c74 <_malloc_r+0xdc>
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	6053      	str	r3, [r2, #4]
 8007c80:	e7de      	b.n	8007c40 <_malloc_r+0xa8>
 8007c82:	230c      	movs	r3, #12
 8007c84:	6033      	str	r3, [r6, #0]
 8007c86:	4630      	mov	r0, r6
 8007c88:	f000 f80c 	bl	8007ca4 <__malloc_unlock>
 8007c8c:	e794      	b.n	8007bb8 <_malloc_r+0x20>
 8007c8e:	6005      	str	r5, [r0, #0]
 8007c90:	e7d6      	b.n	8007c40 <_malloc_r+0xa8>
 8007c92:	bf00      	nop
 8007c94:	200009c8 	.word	0x200009c8

08007c98 <__malloc_lock>:
 8007c98:	4801      	ldr	r0, [pc, #4]	@ (8007ca0 <__malloc_lock+0x8>)
 8007c9a:	f7ff b8ba 	b.w	8006e12 <__retarget_lock_acquire_recursive>
 8007c9e:	bf00      	nop
 8007ca0:	200009c0 	.word	0x200009c0

08007ca4 <__malloc_unlock>:
 8007ca4:	4801      	ldr	r0, [pc, #4]	@ (8007cac <__malloc_unlock+0x8>)
 8007ca6:	f7ff b8b5 	b.w	8006e14 <__retarget_lock_release_recursive>
 8007caa:	bf00      	nop
 8007cac:	200009c0 	.word	0x200009c0

08007cb0 <_Balloc>:
 8007cb0:	b570      	push	{r4, r5, r6, lr}
 8007cb2:	69c6      	ldr	r6, [r0, #28]
 8007cb4:	4604      	mov	r4, r0
 8007cb6:	460d      	mov	r5, r1
 8007cb8:	b976      	cbnz	r6, 8007cd8 <_Balloc+0x28>
 8007cba:	2010      	movs	r0, #16
 8007cbc:	f7ff ff42 	bl	8007b44 <malloc>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	61e0      	str	r0, [r4, #28]
 8007cc4:	b920      	cbnz	r0, 8007cd0 <_Balloc+0x20>
 8007cc6:	4b18      	ldr	r3, [pc, #96]	@ (8007d28 <_Balloc+0x78>)
 8007cc8:	4818      	ldr	r0, [pc, #96]	@ (8007d2c <_Balloc+0x7c>)
 8007cca:	216b      	movs	r1, #107	@ 0x6b
 8007ccc:	f000 fe02 	bl	80088d4 <__assert_func>
 8007cd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007cd4:	6006      	str	r6, [r0, #0]
 8007cd6:	60c6      	str	r6, [r0, #12]
 8007cd8:	69e6      	ldr	r6, [r4, #28]
 8007cda:	68f3      	ldr	r3, [r6, #12]
 8007cdc:	b183      	cbz	r3, 8007d00 <_Balloc+0x50>
 8007cde:	69e3      	ldr	r3, [r4, #28]
 8007ce0:	68db      	ldr	r3, [r3, #12]
 8007ce2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ce6:	b9b8      	cbnz	r0, 8007d18 <_Balloc+0x68>
 8007ce8:	2101      	movs	r1, #1
 8007cea:	fa01 f605 	lsl.w	r6, r1, r5
 8007cee:	1d72      	adds	r2, r6, #5
 8007cf0:	0092      	lsls	r2, r2, #2
 8007cf2:	4620      	mov	r0, r4
 8007cf4:	f000 fe0c 	bl	8008910 <_calloc_r>
 8007cf8:	b160      	cbz	r0, 8007d14 <_Balloc+0x64>
 8007cfa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007cfe:	e00e      	b.n	8007d1e <_Balloc+0x6e>
 8007d00:	2221      	movs	r2, #33	@ 0x21
 8007d02:	2104      	movs	r1, #4
 8007d04:	4620      	mov	r0, r4
 8007d06:	f000 fe03 	bl	8008910 <_calloc_r>
 8007d0a:	69e3      	ldr	r3, [r4, #28]
 8007d0c:	60f0      	str	r0, [r6, #12]
 8007d0e:	68db      	ldr	r3, [r3, #12]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d1e4      	bne.n	8007cde <_Balloc+0x2e>
 8007d14:	2000      	movs	r0, #0
 8007d16:	bd70      	pop	{r4, r5, r6, pc}
 8007d18:	6802      	ldr	r2, [r0, #0]
 8007d1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d1e:	2300      	movs	r3, #0
 8007d20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d24:	e7f7      	b.n	8007d16 <_Balloc+0x66>
 8007d26:	bf00      	nop
 8007d28:	0800b341 	.word	0x0800b341
 8007d2c:	0800b3c1 	.word	0x0800b3c1

08007d30 <_Bfree>:
 8007d30:	b570      	push	{r4, r5, r6, lr}
 8007d32:	69c6      	ldr	r6, [r0, #28]
 8007d34:	4605      	mov	r5, r0
 8007d36:	460c      	mov	r4, r1
 8007d38:	b976      	cbnz	r6, 8007d58 <_Bfree+0x28>
 8007d3a:	2010      	movs	r0, #16
 8007d3c:	f7ff ff02 	bl	8007b44 <malloc>
 8007d40:	4602      	mov	r2, r0
 8007d42:	61e8      	str	r0, [r5, #28]
 8007d44:	b920      	cbnz	r0, 8007d50 <_Bfree+0x20>
 8007d46:	4b09      	ldr	r3, [pc, #36]	@ (8007d6c <_Bfree+0x3c>)
 8007d48:	4809      	ldr	r0, [pc, #36]	@ (8007d70 <_Bfree+0x40>)
 8007d4a:	218f      	movs	r1, #143	@ 0x8f
 8007d4c:	f000 fdc2 	bl	80088d4 <__assert_func>
 8007d50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d54:	6006      	str	r6, [r0, #0]
 8007d56:	60c6      	str	r6, [r0, #12]
 8007d58:	b13c      	cbz	r4, 8007d6a <_Bfree+0x3a>
 8007d5a:	69eb      	ldr	r3, [r5, #28]
 8007d5c:	6862      	ldr	r2, [r4, #4]
 8007d5e:	68db      	ldr	r3, [r3, #12]
 8007d60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d64:	6021      	str	r1, [r4, #0]
 8007d66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d6a:	bd70      	pop	{r4, r5, r6, pc}
 8007d6c:	0800b341 	.word	0x0800b341
 8007d70:	0800b3c1 	.word	0x0800b3c1

08007d74 <__multadd>:
 8007d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d78:	690d      	ldr	r5, [r1, #16]
 8007d7a:	4607      	mov	r7, r0
 8007d7c:	460c      	mov	r4, r1
 8007d7e:	461e      	mov	r6, r3
 8007d80:	f101 0c14 	add.w	ip, r1, #20
 8007d84:	2000      	movs	r0, #0
 8007d86:	f8dc 3000 	ldr.w	r3, [ip]
 8007d8a:	b299      	uxth	r1, r3
 8007d8c:	fb02 6101 	mla	r1, r2, r1, r6
 8007d90:	0c1e      	lsrs	r6, r3, #16
 8007d92:	0c0b      	lsrs	r3, r1, #16
 8007d94:	fb02 3306 	mla	r3, r2, r6, r3
 8007d98:	b289      	uxth	r1, r1
 8007d9a:	3001      	adds	r0, #1
 8007d9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007da0:	4285      	cmp	r5, r0
 8007da2:	f84c 1b04 	str.w	r1, [ip], #4
 8007da6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007daa:	dcec      	bgt.n	8007d86 <__multadd+0x12>
 8007dac:	b30e      	cbz	r6, 8007df2 <__multadd+0x7e>
 8007dae:	68a3      	ldr	r3, [r4, #8]
 8007db0:	42ab      	cmp	r3, r5
 8007db2:	dc19      	bgt.n	8007de8 <__multadd+0x74>
 8007db4:	6861      	ldr	r1, [r4, #4]
 8007db6:	4638      	mov	r0, r7
 8007db8:	3101      	adds	r1, #1
 8007dba:	f7ff ff79 	bl	8007cb0 <_Balloc>
 8007dbe:	4680      	mov	r8, r0
 8007dc0:	b928      	cbnz	r0, 8007dce <__multadd+0x5a>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8007df8 <__multadd+0x84>)
 8007dc6:	480d      	ldr	r0, [pc, #52]	@ (8007dfc <__multadd+0x88>)
 8007dc8:	21ba      	movs	r1, #186	@ 0xba
 8007dca:	f000 fd83 	bl	80088d4 <__assert_func>
 8007dce:	6922      	ldr	r2, [r4, #16]
 8007dd0:	3202      	adds	r2, #2
 8007dd2:	f104 010c 	add.w	r1, r4, #12
 8007dd6:	0092      	lsls	r2, r2, #2
 8007dd8:	300c      	adds	r0, #12
 8007dda:	f000 fd6d 	bl	80088b8 <memcpy>
 8007dde:	4621      	mov	r1, r4
 8007de0:	4638      	mov	r0, r7
 8007de2:	f7ff ffa5 	bl	8007d30 <_Bfree>
 8007de6:	4644      	mov	r4, r8
 8007de8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007dec:	3501      	adds	r5, #1
 8007dee:	615e      	str	r6, [r3, #20]
 8007df0:	6125      	str	r5, [r4, #16]
 8007df2:	4620      	mov	r0, r4
 8007df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007df8:	0800b3b0 	.word	0x0800b3b0
 8007dfc:	0800b3c1 	.word	0x0800b3c1

08007e00 <__hi0bits>:
 8007e00:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007e04:	4603      	mov	r3, r0
 8007e06:	bf36      	itet	cc
 8007e08:	0403      	lslcc	r3, r0, #16
 8007e0a:	2000      	movcs	r0, #0
 8007e0c:	2010      	movcc	r0, #16
 8007e0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e12:	bf3c      	itt	cc
 8007e14:	021b      	lslcc	r3, r3, #8
 8007e16:	3008      	addcc	r0, #8
 8007e18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e1c:	bf3c      	itt	cc
 8007e1e:	011b      	lslcc	r3, r3, #4
 8007e20:	3004      	addcc	r0, #4
 8007e22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e26:	bf3c      	itt	cc
 8007e28:	009b      	lslcc	r3, r3, #2
 8007e2a:	3002      	addcc	r0, #2
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	db05      	blt.n	8007e3c <__hi0bits+0x3c>
 8007e30:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007e34:	f100 0001 	add.w	r0, r0, #1
 8007e38:	bf08      	it	eq
 8007e3a:	2020      	moveq	r0, #32
 8007e3c:	4770      	bx	lr

08007e3e <__lo0bits>:
 8007e3e:	6803      	ldr	r3, [r0, #0]
 8007e40:	4602      	mov	r2, r0
 8007e42:	f013 0007 	ands.w	r0, r3, #7
 8007e46:	d00b      	beq.n	8007e60 <__lo0bits+0x22>
 8007e48:	07d9      	lsls	r1, r3, #31
 8007e4a:	d421      	bmi.n	8007e90 <__lo0bits+0x52>
 8007e4c:	0798      	lsls	r0, r3, #30
 8007e4e:	bf49      	itett	mi
 8007e50:	085b      	lsrmi	r3, r3, #1
 8007e52:	089b      	lsrpl	r3, r3, #2
 8007e54:	2001      	movmi	r0, #1
 8007e56:	6013      	strmi	r3, [r2, #0]
 8007e58:	bf5c      	itt	pl
 8007e5a:	6013      	strpl	r3, [r2, #0]
 8007e5c:	2002      	movpl	r0, #2
 8007e5e:	4770      	bx	lr
 8007e60:	b299      	uxth	r1, r3
 8007e62:	b909      	cbnz	r1, 8007e68 <__lo0bits+0x2a>
 8007e64:	0c1b      	lsrs	r3, r3, #16
 8007e66:	2010      	movs	r0, #16
 8007e68:	b2d9      	uxtb	r1, r3
 8007e6a:	b909      	cbnz	r1, 8007e70 <__lo0bits+0x32>
 8007e6c:	3008      	adds	r0, #8
 8007e6e:	0a1b      	lsrs	r3, r3, #8
 8007e70:	0719      	lsls	r1, r3, #28
 8007e72:	bf04      	itt	eq
 8007e74:	091b      	lsreq	r3, r3, #4
 8007e76:	3004      	addeq	r0, #4
 8007e78:	0799      	lsls	r1, r3, #30
 8007e7a:	bf04      	itt	eq
 8007e7c:	089b      	lsreq	r3, r3, #2
 8007e7e:	3002      	addeq	r0, #2
 8007e80:	07d9      	lsls	r1, r3, #31
 8007e82:	d403      	bmi.n	8007e8c <__lo0bits+0x4e>
 8007e84:	085b      	lsrs	r3, r3, #1
 8007e86:	f100 0001 	add.w	r0, r0, #1
 8007e8a:	d003      	beq.n	8007e94 <__lo0bits+0x56>
 8007e8c:	6013      	str	r3, [r2, #0]
 8007e8e:	4770      	bx	lr
 8007e90:	2000      	movs	r0, #0
 8007e92:	4770      	bx	lr
 8007e94:	2020      	movs	r0, #32
 8007e96:	4770      	bx	lr

08007e98 <__i2b>:
 8007e98:	b510      	push	{r4, lr}
 8007e9a:	460c      	mov	r4, r1
 8007e9c:	2101      	movs	r1, #1
 8007e9e:	f7ff ff07 	bl	8007cb0 <_Balloc>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	b928      	cbnz	r0, 8007eb2 <__i2b+0x1a>
 8007ea6:	4b05      	ldr	r3, [pc, #20]	@ (8007ebc <__i2b+0x24>)
 8007ea8:	4805      	ldr	r0, [pc, #20]	@ (8007ec0 <__i2b+0x28>)
 8007eaa:	f240 1145 	movw	r1, #325	@ 0x145
 8007eae:	f000 fd11 	bl	80088d4 <__assert_func>
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	6144      	str	r4, [r0, #20]
 8007eb6:	6103      	str	r3, [r0, #16]
 8007eb8:	bd10      	pop	{r4, pc}
 8007eba:	bf00      	nop
 8007ebc:	0800b3b0 	.word	0x0800b3b0
 8007ec0:	0800b3c1 	.word	0x0800b3c1

08007ec4 <__multiply>:
 8007ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ec8:	4614      	mov	r4, r2
 8007eca:	690a      	ldr	r2, [r1, #16]
 8007ecc:	6923      	ldr	r3, [r4, #16]
 8007ece:	429a      	cmp	r2, r3
 8007ed0:	bfa8      	it	ge
 8007ed2:	4623      	movge	r3, r4
 8007ed4:	460f      	mov	r7, r1
 8007ed6:	bfa4      	itt	ge
 8007ed8:	460c      	movge	r4, r1
 8007eda:	461f      	movge	r7, r3
 8007edc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007ee0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007ee4:	68a3      	ldr	r3, [r4, #8]
 8007ee6:	6861      	ldr	r1, [r4, #4]
 8007ee8:	eb0a 0609 	add.w	r6, sl, r9
 8007eec:	42b3      	cmp	r3, r6
 8007eee:	b085      	sub	sp, #20
 8007ef0:	bfb8      	it	lt
 8007ef2:	3101      	addlt	r1, #1
 8007ef4:	f7ff fedc 	bl	8007cb0 <_Balloc>
 8007ef8:	b930      	cbnz	r0, 8007f08 <__multiply+0x44>
 8007efa:	4602      	mov	r2, r0
 8007efc:	4b44      	ldr	r3, [pc, #272]	@ (8008010 <__multiply+0x14c>)
 8007efe:	4845      	ldr	r0, [pc, #276]	@ (8008014 <__multiply+0x150>)
 8007f00:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007f04:	f000 fce6 	bl	80088d4 <__assert_func>
 8007f08:	f100 0514 	add.w	r5, r0, #20
 8007f0c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007f10:	462b      	mov	r3, r5
 8007f12:	2200      	movs	r2, #0
 8007f14:	4543      	cmp	r3, r8
 8007f16:	d321      	bcc.n	8007f5c <__multiply+0x98>
 8007f18:	f107 0114 	add.w	r1, r7, #20
 8007f1c:	f104 0214 	add.w	r2, r4, #20
 8007f20:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007f24:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007f28:	9302      	str	r3, [sp, #8]
 8007f2a:	1b13      	subs	r3, r2, r4
 8007f2c:	3b15      	subs	r3, #21
 8007f2e:	f023 0303 	bic.w	r3, r3, #3
 8007f32:	3304      	adds	r3, #4
 8007f34:	f104 0715 	add.w	r7, r4, #21
 8007f38:	42ba      	cmp	r2, r7
 8007f3a:	bf38      	it	cc
 8007f3c:	2304      	movcc	r3, #4
 8007f3e:	9301      	str	r3, [sp, #4]
 8007f40:	9b02      	ldr	r3, [sp, #8]
 8007f42:	9103      	str	r1, [sp, #12]
 8007f44:	428b      	cmp	r3, r1
 8007f46:	d80c      	bhi.n	8007f62 <__multiply+0x9e>
 8007f48:	2e00      	cmp	r6, #0
 8007f4a:	dd03      	ble.n	8007f54 <__multiply+0x90>
 8007f4c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d05b      	beq.n	800800c <__multiply+0x148>
 8007f54:	6106      	str	r6, [r0, #16]
 8007f56:	b005      	add	sp, #20
 8007f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f5c:	f843 2b04 	str.w	r2, [r3], #4
 8007f60:	e7d8      	b.n	8007f14 <__multiply+0x50>
 8007f62:	f8b1 a000 	ldrh.w	sl, [r1]
 8007f66:	f1ba 0f00 	cmp.w	sl, #0
 8007f6a:	d024      	beq.n	8007fb6 <__multiply+0xf2>
 8007f6c:	f104 0e14 	add.w	lr, r4, #20
 8007f70:	46a9      	mov	r9, r5
 8007f72:	f04f 0c00 	mov.w	ip, #0
 8007f76:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007f7a:	f8d9 3000 	ldr.w	r3, [r9]
 8007f7e:	fa1f fb87 	uxth.w	fp, r7
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	fb0a 330b 	mla	r3, sl, fp, r3
 8007f88:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007f8c:	f8d9 7000 	ldr.w	r7, [r9]
 8007f90:	4463      	add	r3, ip
 8007f92:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007f96:	fb0a c70b 	mla	r7, sl, fp, ip
 8007f9a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007f9e:	b29b      	uxth	r3, r3
 8007fa0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007fa4:	4572      	cmp	r2, lr
 8007fa6:	f849 3b04 	str.w	r3, [r9], #4
 8007faa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007fae:	d8e2      	bhi.n	8007f76 <__multiply+0xb2>
 8007fb0:	9b01      	ldr	r3, [sp, #4]
 8007fb2:	f845 c003 	str.w	ip, [r5, r3]
 8007fb6:	9b03      	ldr	r3, [sp, #12]
 8007fb8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007fbc:	3104      	adds	r1, #4
 8007fbe:	f1b9 0f00 	cmp.w	r9, #0
 8007fc2:	d021      	beq.n	8008008 <__multiply+0x144>
 8007fc4:	682b      	ldr	r3, [r5, #0]
 8007fc6:	f104 0c14 	add.w	ip, r4, #20
 8007fca:	46ae      	mov	lr, r5
 8007fcc:	f04f 0a00 	mov.w	sl, #0
 8007fd0:	f8bc b000 	ldrh.w	fp, [ip]
 8007fd4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007fd8:	fb09 770b 	mla	r7, r9, fp, r7
 8007fdc:	4457      	add	r7, sl
 8007fde:	b29b      	uxth	r3, r3
 8007fe0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007fe4:	f84e 3b04 	str.w	r3, [lr], #4
 8007fe8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007fec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ff0:	f8be 3000 	ldrh.w	r3, [lr]
 8007ff4:	fb09 330a 	mla	r3, r9, sl, r3
 8007ff8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007ffc:	4562      	cmp	r2, ip
 8007ffe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008002:	d8e5      	bhi.n	8007fd0 <__multiply+0x10c>
 8008004:	9f01      	ldr	r7, [sp, #4]
 8008006:	51eb      	str	r3, [r5, r7]
 8008008:	3504      	adds	r5, #4
 800800a:	e799      	b.n	8007f40 <__multiply+0x7c>
 800800c:	3e01      	subs	r6, #1
 800800e:	e79b      	b.n	8007f48 <__multiply+0x84>
 8008010:	0800b3b0 	.word	0x0800b3b0
 8008014:	0800b3c1 	.word	0x0800b3c1

08008018 <__pow5mult>:
 8008018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800801c:	4615      	mov	r5, r2
 800801e:	f012 0203 	ands.w	r2, r2, #3
 8008022:	4607      	mov	r7, r0
 8008024:	460e      	mov	r6, r1
 8008026:	d007      	beq.n	8008038 <__pow5mult+0x20>
 8008028:	4c25      	ldr	r4, [pc, #148]	@ (80080c0 <__pow5mult+0xa8>)
 800802a:	3a01      	subs	r2, #1
 800802c:	2300      	movs	r3, #0
 800802e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008032:	f7ff fe9f 	bl	8007d74 <__multadd>
 8008036:	4606      	mov	r6, r0
 8008038:	10ad      	asrs	r5, r5, #2
 800803a:	d03d      	beq.n	80080b8 <__pow5mult+0xa0>
 800803c:	69fc      	ldr	r4, [r7, #28]
 800803e:	b97c      	cbnz	r4, 8008060 <__pow5mult+0x48>
 8008040:	2010      	movs	r0, #16
 8008042:	f7ff fd7f 	bl	8007b44 <malloc>
 8008046:	4602      	mov	r2, r0
 8008048:	61f8      	str	r0, [r7, #28]
 800804a:	b928      	cbnz	r0, 8008058 <__pow5mult+0x40>
 800804c:	4b1d      	ldr	r3, [pc, #116]	@ (80080c4 <__pow5mult+0xac>)
 800804e:	481e      	ldr	r0, [pc, #120]	@ (80080c8 <__pow5mult+0xb0>)
 8008050:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008054:	f000 fc3e 	bl	80088d4 <__assert_func>
 8008058:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800805c:	6004      	str	r4, [r0, #0]
 800805e:	60c4      	str	r4, [r0, #12]
 8008060:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008064:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008068:	b94c      	cbnz	r4, 800807e <__pow5mult+0x66>
 800806a:	f240 2171 	movw	r1, #625	@ 0x271
 800806e:	4638      	mov	r0, r7
 8008070:	f7ff ff12 	bl	8007e98 <__i2b>
 8008074:	2300      	movs	r3, #0
 8008076:	f8c8 0008 	str.w	r0, [r8, #8]
 800807a:	4604      	mov	r4, r0
 800807c:	6003      	str	r3, [r0, #0]
 800807e:	f04f 0900 	mov.w	r9, #0
 8008082:	07eb      	lsls	r3, r5, #31
 8008084:	d50a      	bpl.n	800809c <__pow5mult+0x84>
 8008086:	4631      	mov	r1, r6
 8008088:	4622      	mov	r2, r4
 800808a:	4638      	mov	r0, r7
 800808c:	f7ff ff1a 	bl	8007ec4 <__multiply>
 8008090:	4631      	mov	r1, r6
 8008092:	4680      	mov	r8, r0
 8008094:	4638      	mov	r0, r7
 8008096:	f7ff fe4b 	bl	8007d30 <_Bfree>
 800809a:	4646      	mov	r6, r8
 800809c:	106d      	asrs	r5, r5, #1
 800809e:	d00b      	beq.n	80080b8 <__pow5mult+0xa0>
 80080a0:	6820      	ldr	r0, [r4, #0]
 80080a2:	b938      	cbnz	r0, 80080b4 <__pow5mult+0x9c>
 80080a4:	4622      	mov	r2, r4
 80080a6:	4621      	mov	r1, r4
 80080a8:	4638      	mov	r0, r7
 80080aa:	f7ff ff0b 	bl	8007ec4 <__multiply>
 80080ae:	6020      	str	r0, [r4, #0]
 80080b0:	f8c0 9000 	str.w	r9, [r0]
 80080b4:	4604      	mov	r4, r0
 80080b6:	e7e4      	b.n	8008082 <__pow5mult+0x6a>
 80080b8:	4630      	mov	r0, r6
 80080ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080be:	bf00      	nop
 80080c0:	0800b41c 	.word	0x0800b41c
 80080c4:	0800b341 	.word	0x0800b341
 80080c8:	0800b3c1 	.word	0x0800b3c1

080080cc <__lshift>:
 80080cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080d0:	460c      	mov	r4, r1
 80080d2:	6849      	ldr	r1, [r1, #4]
 80080d4:	6923      	ldr	r3, [r4, #16]
 80080d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80080da:	68a3      	ldr	r3, [r4, #8]
 80080dc:	4607      	mov	r7, r0
 80080de:	4691      	mov	r9, r2
 80080e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80080e4:	f108 0601 	add.w	r6, r8, #1
 80080e8:	42b3      	cmp	r3, r6
 80080ea:	db0b      	blt.n	8008104 <__lshift+0x38>
 80080ec:	4638      	mov	r0, r7
 80080ee:	f7ff fddf 	bl	8007cb0 <_Balloc>
 80080f2:	4605      	mov	r5, r0
 80080f4:	b948      	cbnz	r0, 800810a <__lshift+0x3e>
 80080f6:	4602      	mov	r2, r0
 80080f8:	4b28      	ldr	r3, [pc, #160]	@ (800819c <__lshift+0xd0>)
 80080fa:	4829      	ldr	r0, [pc, #164]	@ (80081a0 <__lshift+0xd4>)
 80080fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008100:	f000 fbe8 	bl	80088d4 <__assert_func>
 8008104:	3101      	adds	r1, #1
 8008106:	005b      	lsls	r3, r3, #1
 8008108:	e7ee      	b.n	80080e8 <__lshift+0x1c>
 800810a:	2300      	movs	r3, #0
 800810c:	f100 0114 	add.w	r1, r0, #20
 8008110:	f100 0210 	add.w	r2, r0, #16
 8008114:	4618      	mov	r0, r3
 8008116:	4553      	cmp	r3, sl
 8008118:	db33      	blt.n	8008182 <__lshift+0xb6>
 800811a:	6920      	ldr	r0, [r4, #16]
 800811c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008120:	f104 0314 	add.w	r3, r4, #20
 8008124:	f019 091f 	ands.w	r9, r9, #31
 8008128:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800812c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008130:	d02b      	beq.n	800818a <__lshift+0xbe>
 8008132:	f1c9 0e20 	rsb	lr, r9, #32
 8008136:	468a      	mov	sl, r1
 8008138:	2200      	movs	r2, #0
 800813a:	6818      	ldr	r0, [r3, #0]
 800813c:	fa00 f009 	lsl.w	r0, r0, r9
 8008140:	4310      	orrs	r0, r2
 8008142:	f84a 0b04 	str.w	r0, [sl], #4
 8008146:	f853 2b04 	ldr.w	r2, [r3], #4
 800814a:	459c      	cmp	ip, r3
 800814c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008150:	d8f3      	bhi.n	800813a <__lshift+0x6e>
 8008152:	ebac 0304 	sub.w	r3, ip, r4
 8008156:	3b15      	subs	r3, #21
 8008158:	f023 0303 	bic.w	r3, r3, #3
 800815c:	3304      	adds	r3, #4
 800815e:	f104 0015 	add.w	r0, r4, #21
 8008162:	4584      	cmp	ip, r0
 8008164:	bf38      	it	cc
 8008166:	2304      	movcc	r3, #4
 8008168:	50ca      	str	r2, [r1, r3]
 800816a:	b10a      	cbz	r2, 8008170 <__lshift+0xa4>
 800816c:	f108 0602 	add.w	r6, r8, #2
 8008170:	3e01      	subs	r6, #1
 8008172:	4638      	mov	r0, r7
 8008174:	612e      	str	r6, [r5, #16]
 8008176:	4621      	mov	r1, r4
 8008178:	f7ff fdda 	bl	8007d30 <_Bfree>
 800817c:	4628      	mov	r0, r5
 800817e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008182:	f842 0f04 	str.w	r0, [r2, #4]!
 8008186:	3301      	adds	r3, #1
 8008188:	e7c5      	b.n	8008116 <__lshift+0x4a>
 800818a:	3904      	subs	r1, #4
 800818c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008190:	f841 2f04 	str.w	r2, [r1, #4]!
 8008194:	459c      	cmp	ip, r3
 8008196:	d8f9      	bhi.n	800818c <__lshift+0xc0>
 8008198:	e7ea      	b.n	8008170 <__lshift+0xa4>
 800819a:	bf00      	nop
 800819c:	0800b3b0 	.word	0x0800b3b0
 80081a0:	0800b3c1 	.word	0x0800b3c1

080081a4 <__mcmp>:
 80081a4:	690a      	ldr	r2, [r1, #16]
 80081a6:	4603      	mov	r3, r0
 80081a8:	6900      	ldr	r0, [r0, #16]
 80081aa:	1a80      	subs	r0, r0, r2
 80081ac:	b530      	push	{r4, r5, lr}
 80081ae:	d10e      	bne.n	80081ce <__mcmp+0x2a>
 80081b0:	3314      	adds	r3, #20
 80081b2:	3114      	adds	r1, #20
 80081b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80081b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80081bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80081c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80081c4:	4295      	cmp	r5, r2
 80081c6:	d003      	beq.n	80081d0 <__mcmp+0x2c>
 80081c8:	d205      	bcs.n	80081d6 <__mcmp+0x32>
 80081ca:	f04f 30ff 	mov.w	r0, #4294967295
 80081ce:	bd30      	pop	{r4, r5, pc}
 80081d0:	42a3      	cmp	r3, r4
 80081d2:	d3f3      	bcc.n	80081bc <__mcmp+0x18>
 80081d4:	e7fb      	b.n	80081ce <__mcmp+0x2a>
 80081d6:	2001      	movs	r0, #1
 80081d8:	e7f9      	b.n	80081ce <__mcmp+0x2a>
	...

080081dc <__mdiff>:
 80081dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e0:	4689      	mov	r9, r1
 80081e2:	4606      	mov	r6, r0
 80081e4:	4611      	mov	r1, r2
 80081e6:	4648      	mov	r0, r9
 80081e8:	4614      	mov	r4, r2
 80081ea:	f7ff ffdb 	bl	80081a4 <__mcmp>
 80081ee:	1e05      	subs	r5, r0, #0
 80081f0:	d112      	bne.n	8008218 <__mdiff+0x3c>
 80081f2:	4629      	mov	r1, r5
 80081f4:	4630      	mov	r0, r6
 80081f6:	f7ff fd5b 	bl	8007cb0 <_Balloc>
 80081fa:	4602      	mov	r2, r0
 80081fc:	b928      	cbnz	r0, 800820a <__mdiff+0x2e>
 80081fe:	4b3f      	ldr	r3, [pc, #252]	@ (80082fc <__mdiff+0x120>)
 8008200:	f240 2137 	movw	r1, #567	@ 0x237
 8008204:	483e      	ldr	r0, [pc, #248]	@ (8008300 <__mdiff+0x124>)
 8008206:	f000 fb65 	bl	80088d4 <__assert_func>
 800820a:	2301      	movs	r3, #1
 800820c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008210:	4610      	mov	r0, r2
 8008212:	b003      	add	sp, #12
 8008214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008218:	bfbc      	itt	lt
 800821a:	464b      	movlt	r3, r9
 800821c:	46a1      	movlt	r9, r4
 800821e:	4630      	mov	r0, r6
 8008220:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008224:	bfba      	itte	lt
 8008226:	461c      	movlt	r4, r3
 8008228:	2501      	movlt	r5, #1
 800822a:	2500      	movge	r5, #0
 800822c:	f7ff fd40 	bl	8007cb0 <_Balloc>
 8008230:	4602      	mov	r2, r0
 8008232:	b918      	cbnz	r0, 800823c <__mdiff+0x60>
 8008234:	4b31      	ldr	r3, [pc, #196]	@ (80082fc <__mdiff+0x120>)
 8008236:	f240 2145 	movw	r1, #581	@ 0x245
 800823a:	e7e3      	b.n	8008204 <__mdiff+0x28>
 800823c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008240:	6926      	ldr	r6, [r4, #16]
 8008242:	60c5      	str	r5, [r0, #12]
 8008244:	f109 0310 	add.w	r3, r9, #16
 8008248:	f109 0514 	add.w	r5, r9, #20
 800824c:	f104 0e14 	add.w	lr, r4, #20
 8008250:	f100 0b14 	add.w	fp, r0, #20
 8008254:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008258:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800825c:	9301      	str	r3, [sp, #4]
 800825e:	46d9      	mov	r9, fp
 8008260:	f04f 0c00 	mov.w	ip, #0
 8008264:	9b01      	ldr	r3, [sp, #4]
 8008266:	f85e 0b04 	ldr.w	r0, [lr], #4
 800826a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800826e:	9301      	str	r3, [sp, #4]
 8008270:	fa1f f38a 	uxth.w	r3, sl
 8008274:	4619      	mov	r1, r3
 8008276:	b283      	uxth	r3, r0
 8008278:	1acb      	subs	r3, r1, r3
 800827a:	0c00      	lsrs	r0, r0, #16
 800827c:	4463      	add	r3, ip
 800827e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008282:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008286:	b29b      	uxth	r3, r3
 8008288:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800828c:	4576      	cmp	r6, lr
 800828e:	f849 3b04 	str.w	r3, [r9], #4
 8008292:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008296:	d8e5      	bhi.n	8008264 <__mdiff+0x88>
 8008298:	1b33      	subs	r3, r6, r4
 800829a:	3b15      	subs	r3, #21
 800829c:	f023 0303 	bic.w	r3, r3, #3
 80082a0:	3415      	adds	r4, #21
 80082a2:	3304      	adds	r3, #4
 80082a4:	42a6      	cmp	r6, r4
 80082a6:	bf38      	it	cc
 80082a8:	2304      	movcc	r3, #4
 80082aa:	441d      	add	r5, r3
 80082ac:	445b      	add	r3, fp
 80082ae:	461e      	mov	r6, r3
 80082b0:	462c      	mov	r4, r5
 80082b2:	4544      	cmp	r4, r8
 80082b4:	d30e      	bcc.n	80082d4 <__mdiff+0xf8>
 80082b6:	f108 0103 	add.w	r1, r8, #3
 80082ba:	1b49      	subs	r1, r1, r5
 80082bc:	f021 0103 	bic.w	r1, r1, #3
 80082c0:	3d03      	subs	r5, #3
 80082c2:	45a8      	cmp	r8, r5
 80082c4:	bf38      	it	cc
 80082c6:	2100      	movcc	r1, #0
 80082c8:	440b      	add	r3, r1
 80082ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80082ce:	b191      	cbz	r1, 80082f6 <__mdiff+0x11a>
 80082d0:	6117      	str	r7, [r2, #16]
 80082d2:	e79d      	b.n	8008210 <__mdiff+0x34>
 80082d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80082d8:	46e6      	mov	lr, ip
 80082da:	0c08      	lsrs	r0, r1, #16
 80082dc:	fa1c fc81 	uxtah	ip, ip, r1
 80082e0:	4471      	add	r1, lr
 80082e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80082e6:	b289      	uxth	r1, r1
 80082e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80082ec:	f846 1b04 	str.w	r1, [r6], #4
 80082f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80082f4:	e7dd      	b.n	80082b2 <__mdiff+0xd6>
 80082f6:	3f01      	subs	r7, #1
 80082f8:	e7e7      	b.n	80082ca <__mdiff+0xee>
 80082fa:	bf00      	nop
 80082fc:	0800b3b0 	.word	0x0800b3b0
 8008300:	0800b3c1 	.word	0x0800b3c1

08008304 <__d2b>:
 8008304:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008308:	460f      	mov	r7, r1
 800830a:	2101      	movs	r1, #1
 800830c:	ec59 8b10 	vmov	r8, r9, d0
 8008310:	4616      	mov	r6, r2
 8008312:	f7ff fccd 	bl	8007cb0 <_Balloc>
 8008316:	4604      	mov	r4, r0
 8008318:	b930      	cbnz	r0, 8008328 <__d2b+0x24>
 800831a:	4602      	mov	r2, r0
 800831c:	4b23      	ldr	r3, [pc, #140]	@ (80083ac <__d2b+0xa8>)
 800831e:	4824      	ldr	r0, [pc, #144]	@ (80083b0 <__d2b+0xac>)
 8008320:	f240 310f 	movw	r1, #783	@ 0x30f
 8008324:	f000 fad6 	bl	80088d4 <__assert_func>
 8008328:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800832c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008330:	b10d      	cbz	r5, 8008336 <__d2b+0x32>
 8008332:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008336:	9301      	str	r3, [sp, #4]
 8008338:	f1b8 0300 	subs.w	r3, r8, #0
 800833c:	d023      	beq.n	8008386 <__d2b+0x82>
 800833e:	4668      	mov	r0, sp
 8008340:	9300      	str	r3, [sp, #0]
 8008342:	f7ff fd7c 	bl	8007e3e <__lo0bits>
 8008346:	e9dd 1200 	ldrd	r1, r2, [sp]
 800834a:	b1d0      	cbz	r0, 8008382 <__d2b+0x7e>
 800834c:	f1c0 0320 	rsb	r3, r0, #32
 8008350:	fa02 f303 	lsl.w	r3, r2, r3
 8008354:	430b      	orrs	r3, r1
 8008356:	40c2      	lsrs	r2, r0
 8008358:	6163      	str	r3, [r4, #20]
 800835a:	9201      	str	r2, [sp, #4]
 800835c:	9b01      	ldr	r3, [sp, #4]
 800835e:	61a3      	str	r3, [r4, #24]
 8008360:	2b00      	cmp	r3, #0
 8008362:	bf0c      	ite	eq
 8008364:	2201      	moveq	r2, #1
 8008366:	2202      	movne	r2, #2
 8008368:	6122      	str	r2, [r4, #16]
 800836a:	b1a5      	cbz	r5, 8008396 <__d2b+0x92>
 800836c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008370:	4405      	add	r5, r0
 8008372:	603d      	str	r5, [r7, #0]
 8008374:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008378:	6030      	str	r0, [r6, #0]
 800837a:	4620      	mov	r0, r4
 800837c:	b003      	add	sp, #12
 800837e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008382:	6161      	str	r1, [r4, #20]
 8008384:	e7ea      	b.n	800835c <__d2b+0x58>
 8008386:	a801      	add	r0, sp, #4
 8008388:	f7ff fd59 	bl	8007e3e <__lo0bits>
 800838c:	9b01      	ldr	r3, [sp, #4]
 800838e:	6163      	str	r3, [r4, #20]
 8008390:	3020      	adds	r0, #32
 8008392:	2201      	movs	r2, #1
 8008394:	e7e8      	b.n	8008368 <__d2b+0x64>
 8008396:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800839a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800839e:	6038      	str	r0, [r7, #0]
 80083a0:	6918      	ldr	r0, [r3, #16]
 80083a2:	f7ff fd2d 	bl	8007e00 <__hi0bits>
 80083a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80083aa:	e7e5      	b.n	8008378 <__d2b+0x74>
 80083ac:	0800b3b0 	.word	0x0800b3b0
 80083b0:	0800b3c1 	.word	0x0800b3c1

080083b4 <__sfputc_r>:
 80083b4:	6893      	ldr	r3, [r2, #8]
 80083b6:	3b01      	subs	r3, #1
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	b410      	push	{r4}
 80083bc:	6093      	str	r3, [r2, #8]
 80083be:	da08      	bge.n	80083d2 <__sfputc_r+0x1e>
 80083c0:	6994      	ldr	r4, [r2, #24]
 80083c2:	42a3      	cmp	r3, r4
 80083c4:	db01      	blt.n	80083ca <__sfputc_r+0x16>
 80083c6:	290a      	cmp	r1, #10
 80083c8:	d103      	bne.n	80083d2 <__sfputc_r+0x1e>
 80083ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083ce:	f7fe bbfc 	b.w	8006bca <__swbuf_r>
 80083d2:	6813      	ldr	r3, [r2, #0]
 80083d4:	1c58      	adds	r0, r3, #1
 80083d6:	6010      	str	r0, [r2, #0]
 80083d8:	7019      	strb	r1, [r3, #0]
 80083da:	4608      	mov	r0, r1
 80083dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083e0:	4770      	bx	lr

080083e2 <__sfputs_r>:
 80083e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083e4:	4606      	mov	r6, r0
 80083e6:	460f      	mov	r7, r1
 80083e8:	4614      	mov	r4, r2
 80083ea:	18d5      	adds	r5, r2, r3
 80083ec:	42ac      	cmp	r4, r5
 80083ee:	d101      	bne.n	80083f4 <__sfputs_r+0x12>
 80083f0:	2000      	movs	r0, #0
 80083f2:	e007      	b.n	8008404 <__sfputs_r+0x22>
 80083f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083f8:	463a      	mov	r2, r7
 80083fa:	4630      	mov	r0, r6
 80083fc:	f7ff ffda 	bl	80083b4 <__sfputc_r>
 8008400:	1c43      	adds	r3, r0, #1
 8008402:	d1f3      	bne.n	80083ec <__sfputs_r+0xa>
 8008404:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008408 <_vfiprintf_r>:
 8008408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800840c:	460d      	mov	r5, r1
 800840e:	b09d      	sub	sp, #116	@ 0x74
 8008410:	4614      	mov	r4, r2
 8008412:	4698      	mov	r8, r3
 8008414:	4606      	mov	r6, r0
 8008416:	b118      	cbz	r0, 8008420 <_vfiprintf_r+0x18>
 8008418:	6a03      	ldr	r3, [r0, #32]
 800841a:	b90b      	cbnz	r3, 8008420 <_vfiprintf_r+0x18>
 800841c:	f7fe faec 	bl	80069f8 <__sinit>
 8008420:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008422:	07d9      	lsls	r1, r3, #31
 8008424:	d405      	bmi.n	8008432 <_vfiprintf_r+0x2a>
 8008426:	89ab      	ldrh	r3, [r5, #12]
 8008428:	059a      	lsls	r2, r3, #22
 800842a:	d402      	bmi.n	8008432 <_vfiprintf_r+0x2a>
 800842c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800842e:	f7fe fcf0 	bl	8006e12 <__retarget_lock_acquire_recursive>
 8008432:	89ab      	ldrh	r3, [r5, #12]
 8008434:	071b      	lsls	r3, r3, #28
 8008436:	d501      	bpl.n	800843c <_vfiprintf_r+0x34>
 8008438:	692b      	ldr	r3, [r5, #16]
 800843a:	b99b      	cbnz	r3, 8008464 <_vfiprintf_r+0x5c>
 800843c:	4629      	mov	r1, r5
 800843e:	4630      	mov	r0, r6
 8008440:	f7fe fc02 	bl	8006c48 <__swsetup_r>
 8008444:	b170      	cbz	r0, 8008464 <_vfiprintf_r+0x5c>
 8008446:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008448:	07dc      	lsls	r4, r3, #31
 800844a:	d504      	bpl.n	8008456 <_vfiprintf_r+0x4e>
 800844c:	f04f 30ff 	mov.w	r0, #4294967295
 8008450:	b01d      	add	sp, #116	@ 0x74
 8008452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008456:	89ab      	ldrh	r3, [r5, #12]
 8008458:	0598      	lsls	r0, r3, #22
 800845a:	d4f7      	bmi.n	800844c <_vfiprintf_r+0x44>
 800845c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800845e:	f7fe fcd9 	bl	8006e14 <__retarget_lock_release_recursive>
 8008462:	e7f3      	b.n	800844c <_vfiprintf_r+0x44>
 8008464:	2300      	movs	r3, #0
 8008466:	9309      	str	r3, [sp, #36]	@ 0x24
 8008468:	2320      	movs	r3, #32
 800846a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800846e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008472:	2330      	movs	r3, #48	@ 0x30
 8008474:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008624 <_vfiprintf_r+0x21c>
 8008478:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800847c:	f04f 0901 	mov.w	r9, #1
 8008480:	4623      	mov	r3, r4
 8008482:	469a      	mov	sl, r3
 8008484:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008488:	b10a      	cbz	r2, 800848e <_vfiprintf_r+0x86>
 800848a:	2a25      	cmp	r2, #37	@ 0x25
 800848c:	d1f9      	bne.n	8008482 <_vfiprintf_r+0x7a>
 800848e:	ebba 0b04 	subs.w	fp, sl, r4
 8008492:	d00b      	beq.n	80084ac <_vfiprintf_r+0xa4>
 8008494:	465b      	mov	r3, fp
 8008496:	4622      	mov	r2, r4
 8008498:	4629      	mov	r1, r5
 800849a:	4630      	mov	r0, r6
 800849c:	f7ff ffa1 	bl	80083e2 <__sfputs_r>
 80084a0:	3001      	adds	r0, #1
 80084a2:	f000 80a7 	beq.w	80085f4 <_vfiprintf_r+0x1ec>
 80084a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084a8:	445a      	add	r2, fp
 80084aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80084ac:	f89a 3000 	ldrb.w	r3, [sl]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	f000 809f 	beq.w	80085f4 <_vfiprintf_r+0x1ec>
 80084b6:	2300      	movs	r3, #0
 80084b8:	f04f 32ff 	mov.w	r2, #4294967295
 80084bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084c0:	f10a 0a01 	add.w	sl, sl, #1
 80084c4:	9304      	str	r3, [sp, #16]
 80084c6:	9307      	str	r3, [sp, #28]
 80084c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80084cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80084ce:	4654      	mov	r4, sl
 80084d0:	2205      	movs	r2, #5
 80084d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084d6:	4853      	ldr	r0, [pc, #332]	@ (8008624 <_vfiprintf_r+0x21c>)
 80084d8:	f7f7 fe82 	bl	80001e0 <memchr>
 80084dc:	9a04      	ldr	r2, [sp, #16]
 80084de:	b9d8      	cbnz	r0, 8008518 <_vfiprintf_r+0x110>
 80084e0:	06d1      	lsls	r1, r2, #27
 80084e2:	bf44      	itt	mi
 80084e4:	2320      	movmi	r3, #32
 80084e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084ea:	0713      	lsls	r3, r2, #28
 80084ec:	bf44      	itt	mi
 80084ee:	232b      	movmi	r3, #43	@ 0x2b
 80084f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084f4:	f89a 3000 	ldrb.w	r3, [sl]
 80084f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80084fa:	d015      	beq.n	8008528 <_vfiprintf_r+0x120>
 80084fc:	9a07      	ldr	r2, [sp, #28]
 80084fe:	4654      	mov	r4, sl
 8008500:	2000      	movs	r0, #0
 8008502:	f04f 0c0a 	mov.w	ip, #10
 8008506:	4621      	mov	r1, r4
 8008508:	f811 3b01 	ldrb.w	r3, [r1], #1
 800850c:	3b30      	subs	r3, #48	@ 0x30
 800850e:	2b09      	cmp	r3, #9
 8008510:	d94b      	bls.n	80085aa <_vfiprintf_r+0x1a2>
 8008512:	b1b0      	cbz	r0, 8008542 <_vfiprintf_r+0x13a>
 8008514:	9207      	str	r2, [sp, #28]
 8008516:	e014      	b.n	8008542 <_vfiprintf_r+0x13a>
 8008518:	eba0 0308 	sub.w	r3, r0, r8
 800851c:	fa09 f303 	lsl.w	r3, r9, r3
 8008520:	4313      	orrs	r3, r2
 8008522:	9304      	str	r3, [sp, #16]
 8008524:	46a2      	mov	sl, r4
 8008526:	e7d2      	b.n	80084ce <_vfiprintf_r+0xc6>
 8008528:	9b03      	ldr	r3, [sp, #12]
 800852a:	1d19      	adds	r1, r3, #4
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	9103      	str	r1, [sp, #12]
 8008530:	2b00      	cmp	r3, #0
 8008532:	bfbb      	ittet	lt
 8008534:	425b      	neglt	r3, r3
 8008536:	f042 0202 	orrlt.w	r2, r2, #2
 800853a:	9307      	strge	r3, [sp, #28]
 800853c:	9307      	strlt	r3, [sp, #28]
 800853e:	bfb8      	it	lt
 8008540:	9204      	strlt	r2, [sp, #16]
 8008542:	7823      	ldrb	r3, [r4, #0]
 8008544:	2b2e      	cmp	r3, #46	@ 0x2e
 8008546:	d10a      	bne.n	800855e <_vfiprintf_r+0x156>
 8008548:	7863      	ldrb	r3, [r4, #1]
 800854a:	2b2a      	cmp	r3, #42	@ 0x2a
 800854c:	d132      	bne.n	80085b4 <_vfiprintf_r+0x1ac>
 800854e:	9b03      	ldr	r3, [sp, #12]
 8008550:	1d1a      	adds	r2, r3, #4
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	9203      	str	r2, [sp, #12]
 8008556:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800855a:	3402      	adds	r4, #2
 800855c:	9305      	str	r3, [sp, #20]
 800855e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008634 <_vfiprintf_r+0x22c>
 8008562:	7821      	ldrb	r1, [r4, #0]
 8008564:	2203      	movs	r2, #3
 8008566:	4650      	mov	r0, sl
 8008568:	f7f7 fe3a 	bl	80001e0 <memchr>
 800856c:	b138      	cbz	r0, 800857e <_vfiprintf_r+0x176>
 800856e:	9b04      	ldr	r3, [sp, #16]
 8008570:	eba0 000a 	sub.w	r0, r0, sl
 8008574:	2240      	movs	r2, #64	@ 0x40
 8008576:	4082      	lsls	r2, r0
 8008578:	4313      	orrs	r3, r2
 800857a:	3401      	adds	r4, #1
 800857c:	9304      	str	r3, [sp, #16]
 800857e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008582:	4829      	ldr	r0, [pc, #164]	@ (8008628 <_vfiprintf_r+0x220>)
 8008584:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008588:	2206      	movs	r2, #6
 800858a:	f7f7 fe29 	bl	80001e0 <memchr>
 800858e:	2800      	cmp	r0, #0
 8008590:	d03f      	beq.n	8008612 <_vfiprintf_r+0x20a>
 8008592:	4b26      	ldr	r3, [pc, #152]	@ (800862c <_vfiprintf_r+0x224>)
 8008594:	bb1b      	cbnz	r3, 80085de <_vfiprintf_r+0x1d6>
 8008596:	9b03      	ldr	r3, [sp, #12]
 8008598:	3307      	adds	r3, #7
 800859a:	f023 0307 	bic.w	r3, r3, #7
 800859e:	3308      	adds	r3, #8
 80085a0:	9303      	str	r3, [sp, #12]
 80085a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085a4:	443b      	add	r3, r7
 80085a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80085a8:	e76a      	b.n	8008480 <_vfiprintf_r+0x78>
 80085aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80085ae:	460c      	mov	r4, r1
 80085b0:	2001      	movs	r0, #1
 80085b2:	e7a8      	b.n	8008506 <_vfiprintf_r+0xfe>
 80085b4:	2300      	movs	r3, #0
 80085b6:	3401      	adds	r4, #1
 80085b8:	9305      	str	r3, [sp, #20]
 80085ba:	4619      	mov	r1, r3
 80085bc:	f04f 0c0a 	mov.w	ip, #10
 80085c0:	4620      	mov	r0, r4
 80085c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085c6:	3a30      	subs	r2, #48	@ 0x30
 80085c8:	2a09      	cmp	r2, #9
 80085ca:	d903      	bls.n	80085d4 <_vfiprintf_r+0x1cc>
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d0c6      	beq.n	800855e <_vfiprintf_r+0x156>
 80085d0:	9105      	str	r1, [sp, #20]
 80085d2:	e7c4      	b.n	800855e <_vfiprintf_r+0x156>
 80085d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80085d8:	4604      	mov	r4, r0
 80085da:	2301      	movs	r3, #1
 80085dc:	e7f0      	b.n	80085c0 <_vfiprintf_r+0x1b8>
 80085de:	ab03      	add	r3, sp, #12
 80085e0:	9300      	str	r3, [sp, #0]
 80085e2:	462a      	mov	r2, r5
 80085e4:	4b12      	ldr	r3, [pc, #72]	@ (8008630 <_vfiprintf_r+0x228>)
 80085e6:	a904      	add	r1, sp, #16
 80085e8:	4630      	mov	r0, r6
 80085ea:	f7fd fdc1 	bl	8006170 <_printf_float>
 80085ee:	4607      	mov	r7, r0
 80085f0:	1c78      	adds	r0, r7, #1
 80085f2:	d1d6      	bne.n	80085a2 <_vfiprintf_r+0x19a>
 80085f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80085f6:	07d9      	lsls	r1, r3, #31
 80085f8:	d405      	bmi.n	8008606 <_vfiprintf_r+0x1fe>
 80085fa:	89ab      	ldrh	r3, [r5, #12]
 80085fc:	059a      	lsls	r2, r3, #22
 80085fe:	d402      	bmi.n	8008606 <_vfiprintf_r+0x1fe>
 8008600:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008602:	f7fe fc07 	bl	8006e14 <__retarget_lock_release_recursive>
 8008606:	89ab      	ldrh	r3, [r5, #12]
 8008608:	065b      	lsls	r3, r3, #25
 800860a:	f53f af1f 	bmi.w	800844c <_vfiprintf_r+0x44>
 800860e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008610:	e71e      	b.n	8008450 <_vfiprintf_r+0x48>
 8008612:	ab03      	add	r3, sp, #12
 8008614:	9300      	str	r3, [sp, #0]
 8008616:	462a      	mov	r2, r5
 8008618:	4b05      	ldr	r3, [pc, #20]	@ (8008630 <_vfiprintf_r+0x228>)
 800861a:	a904      	add	r1, sp, #16
 800861c:	4630      	mov	r0, r6
 800861e:	f7fe f83f 	bl	80066a0 <_printf_i>
 8008622:	e7e4      	b.n	80085ee <_vfiprintf_r+0x1e6>
 8008624:	0800b518 	.word	0x0800b518
 8008628:	0800b522 	.word	0x0800b522
 800862c:	08006171 	.word	0x08006171
 8008630:	080083e3 	.word	0x080083e3
 8008634:	0800b51e 	.word	0x0800b51e

08008638 <__sflush_r>:
 8008638:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800863c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008640:	0716      	lsls	r6, r2, #28
 8008642:	4605      	mov	r5, r0
 8008644:	460c      	mov	r4, r1
 8008646:	d454      	bmi.n	80086f2 <__sflush_r+0xba>
 8008648:	684b      	ldr	r3, [r1, #4]
 800864a:	2b00      	cmp	r3, #0
 800864c:	dc02      	bgt.n	8008654 <__sflush_r+0x1c>
 800864e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008650:	2b00      	cmp	r3, #0
 8008652:	dd48      	ble.n	80086e6 <__sflush_r+0xae>
 8008654:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008656:	2e00      	cmp	r6, #0
 8008658:	d045      	beq.n	80086e6 <__sflush_r+0xae>
 800865a:	2300      	movs	r3, #0
 800865c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008660:	682f      	ldr	r7, [r5, #0]
 8008662:	6a21      	ldr	r1, [r4, #32]
 8008664:	602b      	str	r3, [r5, #0]
 8008666:	d030      	beq.n	80086ca <__sflush_r+0x92>
 8008668:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800866a:	89a3      	ldrh	r3, [r4, #12]
 800866c:	0759      	lsls	r1, r3, #29
 800866e:	d505      	bpl.n	800867c <__sflush_r+0x44>
 8008670:	6863      	ldr	r3, [r4, #4]
 8008672:	1ad2      	subs	r2, r2, r3
 8008674:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008676:	b10b      	cbz	r3, 800867c <__sflush_r+0x44>
 8008678:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800867a:	1ad2      	subs	r2, r2, r3
 800867c:	2300      	movs	r3, #0
 800867e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008680:	6a21      	ldr	r1, [r4, #32]
 8008682:	4628      	mov	r0, r5
 8008684:	47b0      	blx	r6
 8008686:	1c43      	adds	r3, r0, #1
 8008688:	89a3      	ldrh	r3, [r4, #12]
 800868a:	d106      	bne.n	800869a <__sflush_r+0x62>
 800868c:	6829      	ldr	r1, [r5, #0]
 800868e:	291d      	cmp	r1, #29
 8008690:	d82b      	bhi.n	80086ea <__sflush_r+0xb2>
 8008692:	4a2a      	ldr	r2, [pc, #168]	@ (800873c <__sflush_r+0x104>)
 8008694:	410a      	asrs	r2, r1
 8008696:	07d6      	lsls	r6, r2, #31
 8008698:	d427      	bmi.n	80086ea <__sflush_r+0xb2>
 800869a:	2200      	movs	r2, #0
 800869c:	6062      	str	r2, [r4, #4]
 800869e:	04d9      	lsls	r1, r3, #19
 80086a0:	6922      	ldr	r2, [r4, #16]
 80086a2:	6022      	str	r2, [r4, #0]
 80086a4:	d504      	bpl.n	80086b0 <__sflush_r+0x78>
 80086a6:	1c42      	adds	r2, r0, #1
 80086a8:	d101      	bne.n	80086ae <__sflush_r+0x76>
 80086aa:	682b      	ldr	r3, [r5, #0]
 80086ac:	b903      	cbnz	r3, 80086b0 <__sflush_r+0x78>
 80086ae:	6560      	str	r0, [r4, #84]	@ 0x54
 80086b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80086b2:	602f      	str	r7, [r5, #0]
 80086b4:	b1b9      	cbz	r1, 80086e6 <__sflush_r+0xae>
 80086b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80086ba:	4299      	cmp	r1, r3
 80086bc:	d002      	beq.n	80086c4 <__sflush_r+0x8c>
 80086be:	4628      	mov	r0, r5
 80086c0:	f7ff f9f6 	bl	8007ab0 <_free_r>
 80086c4:	2300      	movs	r3, #0
 80086c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80086c8:	e00d      	b.n	80086e6 <__sflush_r+0xae>
 80086ca:	2301      	movs	r3, #1
 80086cc:	4628      	mov	r0, r5
 80086ce:	47b0      	blx	r6
 80086d0:	4602      	mov	r2, r0
 80086d2:	1c50      	adds	r0, r2, #1
 80086d4:	d1c9      	bne.n	800866a <__sflush_r+0x32>
 80086d6:	682b      	ldr	r3, [r5, #0]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d0c6      	beq.n	800866a <__sflush_r+0x32>
 80086dc:	2b1d      	cmp	r3, #29
 80086de:	d001      	beq.n	80086e4 <__sflush_r+0xac>
 80086e0:	2b16      	cmp	r3, #22
 80086e2:	d11e      	bne.n	8008722 <__sflush_r+0xea>
 80086e4:	602f      	str	r7, [r5, #0]
 80086e6:	2000      	movs	r0, #0
 80086e8:	e022      	b.n	8008730 <__sflush_r+0xf8>
 80086ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086ee:	b21b      	sxth	r3, r3
 80086f0:	e01b      	b.n	800872a <__sflush_r+0xf2>
 80086f2:	690f      	ldr	r7, [r1, #16]
 80086f4:	2f00      	cmp	r7, #0
 80086f6:	d0f6      	beq.n	80086e6 <__sflush_r+0xae>
 80086f8:	0793      	lsls	r3, r2, #30
 80086fa:	680e      	ldr	r6, [r1, #0]
 80086fc:	bf08      	it	eq
 80086fe:	694b      	ldreq	r3, [r1, #20]
 8008700:	600f      	str	r7, [r1, #0]
 8008702:	bf18      	it	ne
 8008704:	2300      	movne	r3, #0
 8008706:	eba6 0807 	sub.w	r8, r6, r7
 800870a:	608b      	str	r3, [r1, #8]
 800870c:	f1b8 0f00 	cmp.w	r8, #0
 8008710:	dde9      	ble.n	80086e6 <__sflush_r+0xae>
 8008712:	6a21      	ldr	r1, [r4, #32]
 8008714:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008716:	4643      	mov	r3, r8
 8008718:	463a      	mov	r2, r7
 800871a:	4628      	mov	r0, r5
 800871c:	47b0      	blx	r6
 800871e:	2800      	cmp	r0, #0
 8008720:	dc08      	bgt.n	8008734 <__sflush_r+0xfc>
 8008722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800872a:	81a3      	strh	r3, [r4, #12]
 800872c:	f04f 30ff 	mov.w	r0, #4294967295
 8008730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008734:	4407      	add	r7, r0
 8008736:	eba8 0800 	sub.w	r8, r8, r0
 800873a:	e7e7      	b.n	800870c <__sflush_r+0xd4>
 800873c:	dfbffffe 	.word	0xdfbffffe

08008740 <_fflush_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	690b      	ldr	r3, [r1, #16]
 8008744:	4605      	mov	r5, r0
 8008746:	460c      	mov	r4, r1
 8008748:	b913      	cbnz	r3, 8008750 <_fflush_r+0x10>
 800874a:	2500      	movs	r5, #0
 800874c:	4628      	mov	r0, r5
 800874e:	bd38      	pop	{r3, r4, r5, pc}
 8008750:	b118      	cbz	r0, 800875a <_fflush_r+0x1a>
 8008752:	6a03      	ldr	r3, [r0, #32]
 8008754:	b90b      	cbnz	r3, 800875a <_fflush_r+0x1a>
 8008756:	f7fe f94f 	bl	80069f8 <__sinit>
 800875a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d0f3      	beq.n	800874a <_fflush_r+0xa>
 8008762:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008764:	07d0      	lsls	r0, r2, #31
 8008766:	d404      	bmi.n	8008772 <_fflush_r+0x32>
 8008768:	0599      	lsls	r1, r3, #22
 800876a:	d402      	bmi.n	8008772 <_fflush_r+0x32>
 800876c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800876e:	f7fe fb50 	bl	8006e12 <__retarget_lock_acquire_recursive>
 8008772:	4628      	mov	r0, r5
 8008774:	4621      	mov	r1, r4
 8008776:	f7ff ff5f 	bl	8008638 <__sflush_r>
 800877a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800877c:	07da      	lsls	r2, r3, #31
 800877e:	4605      	mov	r5, r0
 8008780:	d4e4      	bmi.n	800874c <_fflush_r+0xc>
 8008782:	89a3      	ldrh	r3, [r4, #12]
 8008784:	059b      	lsls	r3, r3, #22
 8008786:	d4e1      	bmi.n	800874c <_fflush_r+0xc>
 8008788:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800878a:	f7fe fb43 	bl	8006e14 <__retarget_lock_release_recursive>
 800878e:	e7dd      	b.n	800874c <_fflush_r+0xc>

08008790 <__swhatbuf_r>:
 8008790:	b570      	push	{r4, r5, r6, lr}
 8008792:	460c      	mov	r4, r1
 8008794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008798:	2900      	cmp	r1, #0
 800879a:	b096      	sub	sp, #88	@ 0x58
 800879c:	4615      	mov	r5, r2
 800879e:	461e      	mov	r6, r3
 80087a0:	da0d      	bge.n	80087be <__swhatbuf_r+0x2e>
 80087a2:	89a3      	ldrh	r3, [r4, #12]
 80087a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80087a8:	f04f 0100 	mov.w	r1, #0
 80087ac:	bf14      	ite	ne
 80087ae:	2340      	movne	r3, #64	@ 0x40
 80087b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80087b4:	2000      	movs	r0, #0
 80087b6:	6031      	str	r1, [r6, #0]
 80087b8:	602b      	str	r3, [r5, #0]
 80087ba:	b016      	add	sp, #88	@ 0x58
 80087bc:	bd70      	pop	{r4, r5, r6, pc}
 80087be:	466a      	mov	r2, sp
 80087c0:	f000 f848 	bl	8008854 <_fstat_r>
 80087c4:	2800      	cmp	r0, #0
 80087c6:	dbec      	blt.n	80087a2 <__swhatbuf_r+0x12>
 80087c8:	9901      	ldr	r1, [sp, #4]
 80087ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80087ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80087d2:	4259      	negs	r1, r3
 80087d4:	4159      	adcs	r1, r3
 80087d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80087da:	e7eb      	b.n	80087b4 <__swhatbuf_r+0x24>

080087dc <__smakebuf_r>:
 80087dc:	898b      	ldrh	r3, [r1, #12]
 80087de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087e0:	079d      	lsls	r5, r3, #30
 80087e2:	4606      	mov	r6, r0
 80087e4:	460c      	mov	r4, r1
 80087e6:	d507      	bpl.n	80087f8 <__smakebuf_r+0x1c>
 80087e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80087ec:	6023      	str	r3, [r4, #0]
 80087ee:	6123      	str	r3, [r4, #16]
 80087f0:	2301      	movs	r3, #1
 80087f2:	6163      	str	r3, [r4, #20]
 80087f4:	b003      	add	sp, #12
 80087f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087f8:	ab01      	add	r3, sp, #4
 80087fa:	466a      	mov	r2, sp
 80087fc:	f7ff ffc8 	bl	8008790 <__swhatbuf_r>
 8008800:	9f00      	ldr	r7, [sp, #0]
 8008802:	4605      	mov	r5, r0
 8008804:	4639      	mov	r1, r7
 8008806:	4630      	mov	r0, r6
 8008808:	f7ff f9c6 	bl	8007b98 <_malloc_r>
 800880c:	b948      	cbnz	r0, 8008822 <__smakebuf_r+0x46>
 800880e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008812:	059a      	lsls	r2, r3, #22
 8008814:	d4ee      	bmi.n	80087f4 <__smakebuf_r+0x18>
 8008816:	f023 0303 	bic.w	r3, r3, #3
 800881a:	f043 0302 	orr.w	r3, r3, #2
 800881e:	81a3      	strh	r3, [r4, #12]
 8008820:	e7e2      	b.n	80087e8 <__smakebuf_r+0xc>
 8008822:	89a3      	ldrh	r3, [r4, #12]
 8008824:	6020      	str	r0, [r4, #0]
 8008826:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800882a:	81a3      	strh	r3, [r4, #12]
 800882c:	9b01      	ldr	r3, [sp, #4]
 800882e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008832:	b15b      	cbz	r3, 800884c <__smakebuf_r+0x70>
 8008834:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008838:	4630      	mov	r0, r6
 800883a:	f000 f81d 	bl	8008878 <_isatty_r>
 800883e:	b128      	cbz	r0, 800884c <__smakebuf_r+0x70>
 8008840:	89a3      	ldrh	r3, [r4, #12]
 8008842:	f023 0303 	bic.w	r3, r3, #3
 8008846:	f043 0301 	orr.w	r3, r3, #1
 800884a:	81a3      	strh	r3, [r4, #12]
 800884c:	89a3      	ldrh	r3, [r4, #12]
 800884e:	431d      	orrs	r5, r3
 8008850:	81a5      	strh	r5, [r4, #12]
 8008852:	e7cf      	b.n	80087f4 <__smakebuf_r+0x18>

08008854 <_fstat_r>:
 8008854:	b538      	push	{r3, r4, r5, lr}
 8008856:	4d07      	ldr	r5, [pc, #28]	@ (8008874 <_fstat_r+0x20>)
 8008858:	2300      	movs	r3, #0
 800885a:	4604      	mov	r4, r0
 800885c:	4608      	mov	r0, r1
 800885e:	4611      	mov	r1, r2
 8008860:	602b      	str	r3, [r5, #0]
 8008862:	f7fa fb0f 	bl	8002e84 <_fstat>
 8008866:	1c43      	adds	r3, r0, #1
 8008868:	d102      	bne.n	8008870 <_fstat_r+0x1c>
 800886a:	682b      	ldr	r3, [r5, #0]
 800886c:	b103      	cbz	r3, 8008870 <_fstat_r+0x1c>
 800886e:	6023      	str	r3, [r4, #0]
 8008870:	bd38      	pop	{r3, r4, r5, pc}
 8008872:	bf00      	nop
 8008874:	200009bc 	.word	0x200009bc

08008878 <_isatty_r>:
 8008878:	b538      	push	{r3, r4, r5, lr}
 800887a:	4d06      	ldr	r5, [pc, #24]	@ (8008894 <_isatty_r+0x1c>)
 800887c:	2300      	movs	r3, #0
 800887e:	4604      	mov	r4, r0
 8008880:	4608      	mov	r0, r1
 8008882:	602b      	str	r3, [r5, #0]
 8008884:	f7fa fb0e 	bl	8002ea4 <_isatty>
 8008888:	1c43      	adds	r3, r0, #1
 800888a:	d102      	bne.n	8008892 <_isatty_r+0x1a>
 800888c:	682b      	ldr	r3, [r5, #0]
 800888e:	b103      	cbz	r3, 8008892 <_isatty_r+0x1a>
 8008890:	6023      	str	r3, [r4, #0]
 8008892:	bd38      	pop	{r3, r4, r5, pc}
 8008894:	200009bc 	.word	0x200009bc

08008898 <_sbrk_r>:
 8008898:	b538      	push	{r3, r4, r5, lr}
 800889a:	4d06      	ldr	r5, [pc, #24]	@ (80088b4 <_sbrk_r+0x1c>)
 800889c:	2300      	movs	r3, #0
 800889e:	4604      	mov	r4, r0
 80088a0:	4608      	mov	r0, r1
 80088a2:	602b      	str	r3, [r5, #0]
 80088a4:	f7fa fb16 	bl	8002ed4 <_sbrk>
 80088a8:	1c43      	adds	r3, r0, #1
 80088aa:	d102      	bne.n	80088b2 <_sbrk_r+0x1a>
 80088ac:	682b      	ldr	r3, [r5, #0]
 80088ae:	b103      	cbz	r3, 80088b2 <_sbrk_r+0x1a>
 80088b0:	6023      	str	r3, [r4, #0]
 80088b2:	bd38      	pop	{r3, r4, r5, pc}
 80088b4:	200009bc 	.word	0x200009bc

080088b8 <memcpy>:
 80088b8:	440a      	add	r2, r1
 80088ba:	4291      	cmp	r1, r2
 80088bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80088c0:	d100      	bne.n	80088c4 <memcpy+0xc>
 80088c2:	4770      	bx	lr
 80088c4:	b510      	push	{r4, lr}
 80088c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088ce:	4291      	cmp	r1, r2
 80088d0:	d1f9      	bne.n	80088c6 <memcpy+0xe>
 80088d2:	bd10      	pop	{r4, pc}

080088d4 <__assert_func>:
 80088d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80088d6:	4614      	mov	r4, r2
 80088d8:	461a      	mov	r2, r3
 80088da:	4b09      	ldr	r3, [pc, #36]	@ (8008900 <__assert_func+0x2c>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4605      	mov	r5, r0
 80088e0:	68d8      	ldr	r0, [r3, #12]
 80088e2:	b954      	cbnz	r4, 80088fa <__assert_func+0x26>
 80088e4:	4b07      	ldr	r3, [pc, #28]	@ (8008904 <__assert_func+0x30>)
 80088e6:	461c      	mov	r4, r3
 80088e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80088ec:	9100      	str	r1, [sp, #0]
 80088ee:	462b      	mov	r3, r5
 80088f0:	4905      	ldr	r1, [pc, #20]	@ (8008908 <__assert_func+0x34>)
 80088f2:	f000 f841 	bl	8008978 <fiprintf>
 80088f6:	f000 f851 	bl	800899c <abort>
 80088fa:	4b04      	ldr	r3, [pc, #16]	@ (800890c <__assert_func+0x38>)
 80088fc:	e7f4      	b.n	80088e8 <__assert_func+0x14>
 80088fe:	bf00      	nop
 8008900:	20000020 	.word	0x20000020
 8008904:	0800b56e 	.word	0x0800b56e
 8008908:	0800b540 	.word	0x0800b540
 800890c:	0800b533 	.word	0x0800b533

08008910 <_calloc_r>:
 8008910:	b570      	push	{r4, r5, r6, lr}
 8008912:	fba1 5402 	umull	r5, r4, r1, r2
 8008916:	b93c      	cbnz	r4, 8008928 <_calloc_r+0x18>
 8008918:	4629      	mov	r1, r5
 800891a:	f7ff f93d 	bl	8007b98 <_malloc_r>
 800891e:	4606      	mov	r6, r0
 8008920:	b928      	cbnz	r0, 800892e <_calloc_r+0x1e>
 8008922:	2600      	movs	r6, #0
 8008924:	4630      	mov	r0, r6
 8008926:	bd70      	pop	{r4, r5, r6, pc}
 8008928:	220c      	movs	r2, #12
 800892a:	6002      	str	r2, [r0, #0]
 800892c:	e7f9      	b.n	8008922 <_calloc_r+0x12>
 800892e:	462a      	mov	r2, r5
 8008930:	4621      	mov	r1, r4
 8008932:	f7fe f9df 	bl	8006cf4 <memset>
 8008936:	e7f5      	b.n	8008924 <_calloc_r+0x14>

08008938 <__ascii_mbtowc>:
 8008938:	b082      	sub	sp, #8
 800893a:	b901      	cbnz	r1, 800893e <__ascii_mbtowc+0x6>
 800893c:	a901      	add	r1, sp, #4
 800893e:	b142      	cbz	r2, 8008952 <__ascii_mbtowc+0x1a>
 8008940:	b14b      	cbz	r3, 8008956 <__ascii_mbtowc+0x1e>
 8008942:	7813      	ldrb	r3, [r2, #0]
 8008944:	600b      	str	r3, [r1, #0]
 8008946:	7812      	ldrb	r2, [r2, #0]
 8008948:	1e10      	subs	r0, r2, #0
 800894a:	bf18      	it	ne
 800894c:	2001      	movne	r0, #1
 800894e:	b002      	add	sp, #8
 8008950:	4770      	bx	lr
 8008952:	4610      	mov	r0, r2
 8008954:	e7fb      	b.n	800894e <__ascii_mbtowc+0x16>
 8008956:	f06f 0001 	mvn.w	r0, #1
 800895a:	e7f8      	b.n	800894e <__ascii_mbtowc+0x16>

0800895c <__ascii_wctomb>:
 800895c:	4603      	mov	r3, r0
 800895e:	4608      	mov	r0, r1
 8008960:	b141      	cbz	r1, 8008974 <__ascii_wctomb+0x18>
 8008962:	2aff      	cmp	r2, #255	@ 0xff
 8008964:	d904      	bls.n	8008970 <__ascii_wctomb+0x14>
 8008966:	228a      	movs	r2, #138	@ 0x8a
 8008968:	601a      	str	r2, [r3, #0]
 800896a:	f04f 30ff 	mov.w	r0, #4294967295
 800896e:	4770      	bx	lr
 8008970:	700a      	strb	r2, [r1, #0]
 8008972:	2001      	movs	r0, #1
 8008974:	4770      	bx	lr
	...

08008978 <fiprintf>:
 8008978:	b40e      	push	{r1, r2, r3}
 800897a:	b503      	push	{r0, r1, lr}
 800897c:	4601      	mov	r1, r0
 800897e:	ab03      	add	r3, sp, #12
 8008980:	4805      	ldr	r0, [pc, #20]	@ (8008998 <fiprintf+0x20>)
 8008982:	f853 2b04 	ldr.w	r2, [r3], #4
 8008986:	6800      	ldr	r0, [r0, #0]
 8008988:	9301      	str	r3, [sp, #4]
 800898a:	f7ff fd3d 	bl	8008408 <_vfiprintf_r>
 800898e:	b002      	add	sp, #8
 8008990:	f85d eb04 	ldr.w	lr, [sp], #4
 8008994:	b003      	add	sp, #12
 8008996:	4770      	bx	lr
 8008998:	20000020 	.word	0x20000020

0800899c <abort>:
 800899c:	b508      	push	{r3, lr}
 800899e:	2006      	movs	r0, #6
 80089a0:	f000 f82c 	bl	80089fc <raise>
 80089a4:	2001      	movs	r0, #1
 80089a6:	f7fa fa1d 	bl	8002de4 <_exit>

080089aa <_raise_r>:
 80089aa:	291f      	cmp	r1, #31
 80089ac:	b538      	push	{r3, r4, r5, lr}
 80089ae:	4605      	mov	r5, r0
 80089b0:	460c      	mov	r4, r1
 80089b2:	d904      	bls.n	80089be <_raise_r+0x14>
 80089b4:	2316      	movs	r3, #22
 80089b6:	6003      	str	r3, [r0, #0]
 80089b8:	f04f 30ff 	mov.w	r0, #4294967295
 80089bc:	bd38      	pop	{r3, r4, r5, pc}
 80089be:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80089c0:	b112      	cbz	r2, 80089c8 <_raise_r+0x1e>
 80089c2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80089c6:	b94b      	cbnz	r3, 80089dc <_raise_r+0x32>
 80089c8:	4628      	mov	r0, r5
 80089ca:	f000 f831 	bl	8008a30 <_getpid_r>
 80089ce:	4622      	mov	r2, r4
 80089d0:	4601      	mov	r1, r0
 80089d2:	4628      	mov	r0, r5
 80089d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089d8:	f000 b818 	b.w	8008a0c <_kill_r>
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d00a      	beq.n	80089f6 <_raise_r+0x4c>
 80089e0:	1c59      	adds	r1, r3, #1
 80089e2:	d103      	bne.n	80089ec <_raise_r+0x42>
 80089e4:	2316      	movs	r3, #22
 80089e6:	6003      	str	r3, [r0, #0]
 80089e8:	2001      	movs	r0, #1
 80089ea:	e7e7      	b.n	80089bc <_raise_r+0x12>
 80089ec:	2100      	movs	r1, #0
 80089ee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80089f2:	4620      	mov	r0, r4
 80089f4:	4798      	blx	r3
 80089f6:	2000      	movs	r0, #0
 80089f8:	e7e0      	b.n	80089bc <_raise_r+0x12>
	...

080089fc <raise>:
 80089fc:	4b02      	ldr	r3, [pc, #8]	@ (8008a08 <raise+0xc>)
 80089fe:	4601      	mov	r1, r0
 8008a00:	6818      	ldr	r0, [r3, #0]
 8008a02:	f7ff bfd2 	b.w	80089aa <_raise_r>
 8008a06:	bf00      	nop
 8008a08:	20000020 	.word	0x20000020

08008a0c <_kill_r>:
 8008a0c:	b538      	push	{r3, r4, r5, lr}
 8008a0e:	4d07      	ldr	r5, [pc, #28]	@ (8008a2c <_kill_r+0x20>)
 8008a10:	2300      	movs	r3, #0
 8008a12:	4604      	mov	r4, r0
 8008a14:	4608      	mov	r0, r1
 8008a16:	4611      	mov	r1, r2
 8008a18:	602b      	str	r3, [r5, #0]
 8008a1a:	f7fa f9d3 	bl	8002dc4 <_kill>
 8008a1e:	1c43      	adds	r3, r0, #1
 8008a20:	d102      	bne.n	8008a28 <_kill_r+0x1c>
 8008a22:	682b      	ldr	r3, [r5, #0]
 8008a24:	b103      	cbz	r3, 8008a28 <_kill_r+0x1c>
 8008a26:	6023      	str	r3, [r4, #0]
 8008a28:	bd38      	pop	{r3, r4, r5, pc}
 8008a2a:	bf00      	nop
 8008a2c:	200009bc 	.word	0x200009bc

08008a30 <_getpid_r>:
 8008a30:	f7fa b9c0 	b.w	8002db4 <_getpid>

08008a34 <_init>:
 8008a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a36:	bf00      	nop
 8008a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a3a:	bc08      	pop	{r3}
 8008a3c:	469e      	mov	lr, r3
 8008a3e:	4770      	bx	lr

08008a40 <_fini>:
 8008a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a42:	bf00      	nop
 8008a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a46:	bc08      	pop	{r3}
 8008a48:	469e      	mov	lr, r3
 8008a4a:	4770      	bx	lr
