Analysis & Synthesis report for ALU
Wed Aug 20 10:28:42 2025
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ALU|led_driver_4digit_595:led_display|state
 12. State Machine - |ALU|data_input:data_input_inst|state
 13. State Machine - |ALU|UART_RX:uart_inst|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: led_driver_4digit_595:led_display|lpm_divide:Div1
 22. Parameter Settings for Inferred Entity Instance: led_driver_4digit_595:led_display|lpm_divide:Mod1
 23. Parameter Settings for Inferred Entity Instance: led_driver_4digit_595:led_display|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: led_driver_4digit_595:led_display|lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: led_driver_4digit_595:led_display|lpm_divide:Mod2
 26. Parameter Settings for Inferred Entity Instance: multiplier_8bit:multiplier_8bit_inst|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: divider_8bit:divider_8bit_inst|lpm_divide:Div0
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "divider_8bit:divider_8bit_inst"
 30. Port Connectivity Checks: "Full_subtractor_8bit:Full_subtractor_8bit_inst"
 31. Port Connectivity Checks: "Full_adder_8bit:full_adder_8bit_inst"
 32. Port Connectivity Checks: "data_input:data_input_inst"
 33. Signal Tap Logic Analyzer Settings
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Connections to In-System Debugging Instance "auto_signaltap_0"
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 20 10:28:42 2025       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; ALU                                         ;
; Top-level Entity Name              ; ALU                                         ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 1,118                                       ;
;     Total combinational functions  ; 880                                         ;
;     Dedicated logic registers      ; 618                                         ;
; Total registers                    ; 618                                         ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 5,120                                       ;
; Embedded Multiplier 9-bit elements ; 1                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YU256C8G    ;                    ;
; Top-level entity name                                            ; ALU                ; ALU                ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; UART_RX.v                                                          ; yes             ; User Verilog HDL File                        ; C:/D/FBGA project/Veron/ALU/UART_RX.v                                                          ;             ;
; Full_adder_8bit.v                                                  ; yes             ; User Verilog HDL File                        ; C:/D/FBGA project/Veron/ALU/Full_adder_8bit.v                                                  ;             ;
; full_subtractor_8bit.v                                             ; yes             ; User Verilog HDL File                        ; C:/D/FBGA project/Veron/ALU/full_subtractor_8bit.v                                             ;             ;
; multiplier_8bit.v                                                  ; yes             ; User Verilog HDL File                        ; C:/D/FBGA project/Veron/ALU/multiplier_8bit.v                                                  ;             ;
; divider_8bit.v                                                     ; yes             ; User Verilog HDL File                        ; C:/D/FBGA project/Veron/ALU/divider_8bit.v                                                     ;             ;
; data_input.v                                                       ; yes             ; User Verilog HDL File                        ; C:/D/FBGA project/Veron/ALU/data_input.v                                                       ;             ;
; mux_8bit_4to1.v                                                    ; yes             ; User Verilog HDL File                        ; C:/D/FBGA project/Veron/ALU/mux_8bit_4to1.v                                                    ;             ;
; ALU.v                                                              ; yes             ; User Verilog HDL File                        ; C:/D/FBGA project/Veron/ALU/ALU.v                                                              ;             ;
; led_driver_4digit_595.v                                            ; yes             ; User Verilog HDL File                        ; C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v                                            ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                              ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                            ;             ;
; db/altsyncram_5724.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/altsyncram_5724.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.tdf                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/memmodes.inc                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_hdffe.inc                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.inc                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muxlut.inc                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                            ;             ;
; db/mux_isc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/mux_isc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.tdf                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/declut.inc                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                         ;             ;
; db/decode_6vf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/decode_6vf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                 ;             ;
; db/cntr_lei.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/cntr_lei.tdf                                                    ;             ;
; db/cmpr_igc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/cmpr_igc.tdf                                                    ;             ;
; db/cntr_19j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/cntr_19j.tdf                                                    ;             ;
; db/cntr_5gi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/cntr_5gi.tdf                                                    ;             ;
; db/cmpr_kgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/cmpr_kgc.tdf                                                    ;             ;
; db/cntr_r2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/cntr_r2j.tdf                                                    ;             ;
; db/cmpr_ggc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/cmpr_ggc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                             ; altera_sld  ;
; db/ip/sldc0143fd4/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/D/FBGA project/Veron/ALU/db/ip/sldc0143fd4/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/D/FBGA project/Veron/ALU/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/D/FBGA project/Veron/ALU/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/D/FBGA project/Veron/ALU/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/D/FBGA project/Veron/ALU/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/D/FBGA project/Veron/ALU/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                        ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                          ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                         ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                     ;             ;
; db/lpm_divide_chm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/lpm_divide_chm.tdf                                              ;             ;
; db/sign_div_unsign_bkh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/sign_div_unsign_bkh.tdf                                         ;             ;
; db/alt_u_div_34f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/alt_u_div_34f.tdf                                               ;             ;
; db/add_sub_0pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/add_sub_0pc.tdf                                                 ;             ;
; db/add_sub_1pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/add_sub_1pc.tdf                                                 ;             ;
; db/lpm_divide_f9m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/lpm_divide_f9m.tdf                                              ;             ;
; db/lpm_divide_fhm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/lpm_divide_fhm.tdf                                              ;             ;
; db/sign_div_unsign_ekh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/sign_div_unsign_ekh.tdf                                         ;             ;
; db/alt_u_div_94f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/alt_u_div_94f.tdf                                               ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf                            ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc                            ;             ;
; db/mult_3at.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/mult_3at.tdf                                                    ;             ;
; db/lpm_divide_ghm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/lpm_divide_ghm.tdf                                              ;             ;
; db/sign_div_unsign_fkh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/sign_div_unsign_fkh.tdf                                         ;             ;
; db/alt_u_div_b4f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/D/FBGA project/Veron/ALU/db/alt_u_div_b4f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,118                    ;
;                                             ;                          ;
; Total combinational functions               ; 880                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 306                      ;
;     -- 3 input functions                    ; 256                      ;
;     -- <=2 input functions                  ; 318                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 688                      ;
;     -- arithmetic mode                      ; 192                      ;
;                                             ;                          ;
; Total registers                             ; 618                      ;
;     -- Dedicated logic registers            ; 618                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 6                        ;
; Total memory bits                           ; 5120                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 334                      ;
; Total fan-out                               ; 4800                     ;
; Average fan-out                             ; 3.15                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ALU                                                                                                                                    ; 880 (0)             ; 618 (0)                   ; 5120        ; 1            ; 1       ; 0         ; 6    ; 0            ; |ALU                                                                                                                                                                                                                                                                                                                                            ; ALU                               ; work         ;
;    |Full_adder_8bit:full_adder_8bit_inst|                                                                                               ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_adder_8bit:full_adder_8bit_inst                                                                                                                                                                                                                                                                                                       ; Full_adder_8bit                   ; work         ;
;       |full_adder:FA1|                                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_adder_8bit:full_adder_8bit_inst|full_adder:FA1                                                                                                                                                                                                                                                                                        ; full_adder                        ; work         ;
;       |full_adder:FA2|                                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_adder_8bit:full_adder_8bit_inst|full_adder:FA2                                                                                                                                                                                                                                                                                        ; full_adder                        ; work         ;
;       |full_adder:FA3|                                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_adder_8bit:full_adder_8bit_inst|full_adder:FA3                                                                                                                                                                                                                                                                                        ; full_adder                        ; work         ;
;       |full_adder:FA4|                                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_adder_8bit:full_adder_8bit_inst|full_adder:FA4                                                                                                                                                                                                                                                                                        ; full_adder                        ; work         ;
;       |full_adder:FA5|                                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_adder_8bit:full_adder_8bit_inst|full_adder:FA5                                                                                                                                                                                                                                                                                        ; full_adder                        ; work         ;
;       |full_adder:FA7|                                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_adder_8bit:full_adder_8bit_inst|full_adder:FA7                                                                                                                                                                                                                                                                                        ; full_adder                        ; work         ;
;    |Full_subtractor_8bit:Full_subtractor_8bit_inst|                                                                                     ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_subtractor_8bit:Full_subtractor_8bit_inst                                                                                                                                                                                                                                                                                             ; Full_subtractor_8bit              ; work         ;
;       |full_subtractor:fs1|                                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_subtractor_8bit:Full_subtractor_8bit_inst|full_subtractor:fs1                                                                                                                                                                                                                                                                         ; full_subtractor                   ; work         ;
;       |full_subtractor:fs2|                                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_subtractor_8bit:Full_subtractor_8bit_inst|full_subtractor:fs2                                                                                                                                                                                                                                                                         ; full_subtractor                   ; work         ;
;       |full_subtractor:fs3|                                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_subtractor_8bit:Full_subtractor_8bit_inst|full_subtractor:fs3                                                                                                                                                                                                                                                                         ; full_subtractor                   ; work         ;
;       |full_subtractor:fs4|                                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_subtractor_8bit:Full_subtractor_8bit_inst|full_subtractor:fs4                                                                                                                                                                                                                                                                         ; full_subtractor                   ; work         ;
;       |full_subtractor:fs5|                                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_subtractor_8bit:Full_subtractor_8bit_inst|full_subtractor:fs5                                                                                                                                                                                                                                                                         ; full_subtractor                   ; work         ;
;       |full_subtractor:fs7|                                                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|Full_subtractor_8bit:Full_subtractor_8bit_inst|full_subtractor:fs7                                                                                                                                                                                                                                                                         ; full_subtractor                   ; work         ;
;    |UART_RX:uart_inst|                                                                                                                  ; 39 (39)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|UART_RX:uart_inst                                                                                                                                                                                                                                                                                                                          ; UART_RX                           ; work         ;
;    |data_input:data_input_inst|                                                                                                         ; 19 (19)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|data_input:data_input_inst                                                                                                                                                                                                                                                                                                                 ; data_input                        ; work         ;
;    |divider_8bit:divider_8bit_inst|                                                                                                     ; 77 (3)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|divider_8bit:divider_8bit_inst                                                                                                                                                                                                                                                                                                             ; divider_8bit                      ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|divider_8bit:divider_8bit_inst|lpm_divide:Div0                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_ghm:auto_generated|                                                                                                ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|divider_8bit:divider_8bit_inst|lpm_divide:Div0|lpm_divide_ghm:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_ghm                    ; work         ;
;             |sign_div_unsign_fkh:divider|                                                                                               ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|divider_8bit:divider_8bit_inst|lpm_divide:Div0|lpm_divide_ghm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_fkh               ; work         ;
;                |alt_u_div_b4f:divider|                                                                                                  ; 74 (74)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|divider_8bit:divider_8bit_inst|lpm_divide:Div0|lpm_divide_ghm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_b4f:divider                                                                                                                                                                                                             ; alt_u_div_b4f                     ; work         ;
;    |led_driver_4digit_595:led_display|                                                                                                  ; 225 (61)            ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display                                                                                                                                                                                                                                                                                                          ; led_driver_4digit_595             ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Div0                                                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;          |lpm_divide_fhm:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Div0|lpm_divide_fhm:auto_generated                                                                                                                                                                                                                                                            ; lpm_divide_fhm                    ; work         ;
;             |sign_div_unsign_ekh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Div0|lpm_divide_fhm:auto_generated|sign_div_unsign_ekh:divider                                                                                                                                                                                                                                ; sign_div_unsign_ekh               ; work         ;
;                |alt_u_div_94f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Div0|lpm_divide_fhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider                                                                                                                                                                                                          ; alt_u_div_94f                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Div1                                                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;          |lpm_divide_chm:auto_generated|                                                                                                ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Div1|lpm_divide_chm:auto_generated                                                                                                                                                                                                                                                            ; lpm_divide_chm                    ; work         ;
;             |sign_div_unsign_bkh:divider|                                                                                               ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Div1|lpm_divide_chm:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                ; sign_div_unsign_bkh               ; work         ;
;                |alt_u_div_34f:divider|                                                                                                  ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Div1|lpm_divide_chm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_34f:divider                                                                                                                                                                                                          ; alt_u_div_34f                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Mod1                                                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;          |lpm_divide_f9m:auto_generated|                                                                                                ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Mod1|lpm_divide_f9m:auto_generated                                                                                                                                                                                                                                                            ; lpm_divide_f9m                    ; work         ;
;             |sign_div_unsign_bkh:divider|                                                                                               ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Mod1|lpm_divide_f9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                ; sign_div_unsign_bkh               ; work         ;
;                |alt_u_div_34f:divider|                                                                                                  ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Mod1|lpm_divide_f9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_34f:divider                                                                                                                                                                                                          ; alt_u_div_34f                     ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Mod2                                                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;          |lpm_divide_f9m:auto_generated|                                                                                                ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Mod2|lpm_divide_f9m:auto_generated                                                                                                                                                                                                                                                            ; lpm_divide_f9m                    ; work         ;
;             |sign_div_unsign_bkh:divider|                                                                                               ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Mod2|lpm_divide_f9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                ; sign_div_unsign_bkh               ; work         ;
;                |alt_u_div_34f:divider|                                                                                                  ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|led_driver_4digit_595:led_display|lpm_divide:Mod2|lpm_divide_f9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_34f:divider                                                                                                                                                                                                          ; alt_u_div_34f                     ; work         ;
;    |multiplier_8bit:multiplier_8bit_inst|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ALU|multiplier_8bit:multiplier_8bit_inst                                                                                                                                                                                                                                                                                                       ; multiplier_8bit                   ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ALU|multiplier_8bit:multiplier_8bit_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;          |mult_3at:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |ALU|multiplier_8bit:multiplier_8bit_inst|lpm_mult:Mult0|mult_3at:auto_generated                                                                                                                                                                                                                                                                ; mult_3at                          ; work         ;
;    |mux_8bit_4to1:mux_8bit_4to1_inst|                                                                                                   ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|mux_8bit_4to1:mux_8bit_4to1_inst                                                                                                                                                                                                                                                                                                           ; mux_8bit_4to1                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 349 (2)             ; 388 (10)                  ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 347 (0)             ; 378 (0)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 347 (89)            ; 378 (100)                 ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_6vf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6vf:auto_generated                                                                                                                   ; decode_6vf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_isc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_isc:auto_generated                                                                                                                              ; mux_isc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_5724:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5724:auto_generated                                                                                                                                                 ; altsyncram_5724                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 13 (1)              ; 41 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 10 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 2 (2)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 81 (9)              ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_lei:auto_generated|                                                                                             ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lei:auto_generated                                                             ; cntr_lei                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_19j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated                                                                                      ; cntr_19j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_5gi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5gi:auto_generated                                                                            ; cntr_5gi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_r2j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated                                                                               ; cntr_r2j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5724:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 5            ; 1024         ; 5            ; 5120 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ALU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ALU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ALU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ALU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ALU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |ALU|led_driver_4digit_595:led_display|state                                    ;
+----------------+----------------+----------------+----------------+------------+----------------+
; Name           ; state.LATCH_HI ; state.SHIFT_LO ; state.SHIFT_HI ; state.IDLE ; state.LATCH_LO ;
+----------------+----------------+----------------+----------------+------------+----------------+
; state.IDLE     ; 0              ; 0              ; 0              ; 0          ; 0              ;
; state.SHIFT_HI ; 0              ; 0              ; 1              ; 1          ; 0              ;
; state.SHIFT_LO ; 0              ; 1              ; 0              ; 1          ; 0              ;
; state.LATCH_HI ; 1              ; 0              ; 0              ; 1          ; 0              ;
; state.LATCH_LO ; 0              ; 0              ; 0              ; 1          ; 1              ;
+----------------+----------------+----------------+----------------+------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |ALU|data_input:data_input_inst|state       ;
+------------------+-----------+-----------+------------------+
; Name             ; state.S_A ; state.S_B ; state.S_OPERATOR ;
+------------------+-----------+-----------+------------------+
; state.S_A        ; 0         ; 0         ; 0                ;
; state.S_OPERATOR ; 1         ; 0         ; 1                ;
; state.S_B        ; 1         ; 1         ; 0                ;
+------------------+-----------+-----------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |ALU|UART_RX:uart_inst|state         ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------------------+----------------------------------------+
; Register name                                      ; Reason for Removal                     ;
+----------------------------------------------------+----------------------------------------+
; led_driver_4digit_595:led_display|digits[2][3]     ; Stuck at GND due to stuck port data_in ;
; led_driver_4digit_595:led_display|digits[2][2]     ; Stuck at GND due to stuck port data_in ;
; led_driver_4digit_595:led_display|digits[2][1]     ; Stuck at GND due to stuck port data_in ;
; led_driver_4digit_595:led_display|digits[2][0]     ; Stuck at GND due to stuck port data_in ;
; led_driver_4digit_595:led_display|digit_sel[4..7]  ; Stuck at VCC due to stuck port data_in ;
; led_driver_4digit_595:led_display|seg_code[7]      ; Stuck at GND due to stuck port data_in ;
; led_driver_4digit_595:led_display|shift_data[15]   ; Stuck at VCC due to stuck port data_in ;
; led_driver_4digit_595:led_display|shift_data[4..7] ; Stuck at GND due to stuck port data_in ;
; led_driver_4digit_595:led_display|state~4          ; Lost fanout                            ;
; led_driver_4digit_595:led_display|state~5          ; Lost fanout                            ;
; UART_RX:uart_inst|state~4                          ; Lost fanout                            ;
; UART_RX:uart_inst|state~5                          ; Lost fanout                            ;
; led_driver_4digit_595:led_display|digits[1][2]     ; Stuck at GND due to stuck port data_in ;
; led_driver_4digit_595:led_display|digits[1][3]     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 20             ;                                        ;
+----------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+------------------------------------------------+---------------------------+--------------------------------------------------+
; Register name                                  ; Reason for Removal        ; Registers Removed due to This Register           ;
+------------------------------------------------+---------------------------+--------------------------------------------------+
; led_driver_4digit_595:led_display|digit_sel[7] ; Stuck at VCC              ; led_driver_4digit_595:led_display|shift_data[7]  ;
;                                                ; due to stuck port data_in ;                                                  ;
; led_driver_4digit_595:led_display|digit_sel[6] ; Stuck at VCC              ; led_driver_4digit_595:led_display|shift_data[6]  ;
;                                                ; due to stuck port data_in ;                                                  ;
; led_driver_4digit_595:led_display|digit_sel[5] ; Stuck at VCC              ; led_driver_4digit_595:led_display|shift_data[5]  ;
;                                                ; due to stuck port data_in ;                                                  ;
; led_driver_4digit_595:led_display|digit_sel[4] ; Stuck at VCC              ; led_driver_4digit_595:led_display|shift_data[4]  ;
;                                                ; due to stuck port data_in ;                                                  ;
; led_driver_4digit_595:led_display|seg_code[7]  ; Stuck at GND              ; led_driver_4digit_595:led_display|shift_data[15] ;
;                                                ; due to stuck port data_in ;                                                  ;
+------------------------------------------------+---------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 618   ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 288   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 417   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_RX:uart_inst|syncff1                                                                                                                                                                                                                                                                                                       ; 3       ;
; UART_RX:uart_inst|rx_                                                                                                                                                                                                                                                                                                           ; 1       ;
; UART_RX:uart_inst|syncff0                                                                                                                                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ALU|led_driver_4digit_595:led_display|digit_val[3]  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |ALU|led_driver_4digit_595:led_display|value_sync[7] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ALU|led_driver_4digit_595:led_display|bit_cnt[3]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                            ;
+-------------------------------------------------+-----------------------------------------+----------------+
; Parameter Name                                  ; Value                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                           ; String         ;
; sld_node_info                                   ; 805334528                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                       ; Signed Integer ;
; sld_data_bits                                   ; 5                                       ; Untyped        ;
; sld_trigger_bits                                ; 5                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                       ; Untyped        ;
; sld_sample_depth                                ; 1024                                    ; Untyped        ;
; sld_segment_size                                ; 1024                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                       ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                       ; Untyped        ;
; sld_ram_pipeline                                ; 0                                       ; Untyped        ;
; sld_counter_pipeline                            ; 0                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                    ; String         ;
; sld_inversion_mask_length                       ; 39                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd               ; String         ;
; sld_state_flow_use_generated                    ; 0                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 5                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_driver_4digit_595:led_display|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_chm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_driver_4digit_595:led_display|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_f9m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_driver_4digit_595:led_display|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_fhm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_driver_4digit_595:led_display|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_f9m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_driver_4digit_595:led_display|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_f9m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiplier_8bit:multiplier_8bit_inst|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+-------------------------------------+
; Parameter Name                                 ; Value         ; Type                                ;
+------------------------------------------------+---------------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 8             ; Untyped                             ;
; LPM_WIDTHB                                     ; 8             ; Untyped                             ;
; LPM_WIDTHP                                     ; 16            ; Untyped                             ;
; LPM_WIDTHR                                     ; 16            ; Untyped                             ;
; LPM_WIDTHS                                     ; 1             ; Untyped                             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                             ;
; LPM_PIPELINE                                   ; 0             ; Untyped                             ;
; LATENCY                                        ; 0             ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                             ;
; USE_EAB                                        ; OFF           ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                             ;
; CBXI_PARAMETER                                 ; mult_3at      ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                             ;
+------------------------------------------------+---------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: divider_8bit:divider_8bit_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                               ;
; LPM_WIDTHD             ; 8              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_ghm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                              ;
+---------------------------------------+-----------------------------------------------------+
; Name                                  ; Value                                               ;
+---------------------------------------+-----------------------------------------------------+
; Number of entity instances            ; 1                                                   ;
; Entity Instance                       ; multiplier_8bit:multiplier_8bit_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                   ;
;     -- LPM_WIDTHB                     ; 8                                                   ;
;     -- LPM_WIDTHP                     ; 16                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                  ;
;     -- USE_EAB                        ; OFF                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                  ;
+---------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider_8bit:divider_8bit_inst"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; R    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; div0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Full_subtractor_8bit:Full_subtractor_8bit_inst"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Bin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; Bout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Full_adder_8bit:full_adder_8bit_inst"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_input:data_input_inst"                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; outdata_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 5                   ; 5                ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 6                           ;
; cycloneiii_ff         ; 140                         ;
;     CLR               ; 43                          ;
;     ENA               ; 23                          ;
;     ENA CLR           ; 70                          ;
;     ENA SCLR SLD      ; 4                           ;
; cycloneiii_lcell_comb ; 407                         ;
;     arith             ; 107                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 75                          ;
;     normal            ; 300                         ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 100                         ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 119                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 16.70                       ;
; Average LUT depth     ; 7.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                       ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------+---------+
; clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                     ; N/A     ;
; rclk                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; led_driver_4digit_595:led_display|rclk  ; N/A     ;
; rclk                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; led_driver_4digit_595:led_display|rclk  ; N/A     ;
; rst                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                     ; N/A     ;
; rst                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                     ; N/A     ;
; rx                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx                                      ; N/A     ;
; rx                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx                                      ; N/A     ;
; ser                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; led_driver_4digit_595:led_display|ser   ; N/A     ;
; ser                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; led_driver_4digit_595:led_display|ser   ; N/A     ;
; srclk                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; led_driver_4digit_595:led_display|srclk ; N/A     ;
; srclk                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; led_driver_4digit_595:led_display|srclk ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed Aug 20 10:28:23 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: UART_RX File: C:/D/FBGA project/Veron/ALU/UART_RX.v Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file full_adder_8bit.v
    Info (12023): Found entity 1: full_adder File: C:/D/FBGA project/Veron/ALU/Full_adder_8bit.v Line: 1
    Info (12023): Found entity 2: Full_adder_8bit File: C:/D/FBGA project/Veron/ALU/Full_adder_8bit.v Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file full_subtractor_8bit.v
    Info (12023): Found entity 1: full_subtractor File: C:/D/FBGA project/Veron/ALU/full_subtractor_8bit.v Line: 1
    Info (12023): Found entity 2: Full_subtractor_8bit File: C:/D/FBGA project/Veron/ALU/full_subtractor_8bit.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_8bit.v
    Info (12023): Found entity 1: multiplier_8bit File: C:/D/FBGA project/Veron/ALU/multiplier_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider_8bit.v
    Info (12023): Found entity 1: divider_8bit File: C:/D/FBGA project/Veron/ALU/divider_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_input.v
    Info (12023): Found entity 1: data_input File: C:/D/FBGA project/Veron/ALU/data_input.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_8bit_4to1.v
    Info (12023): Found entity 1: mux_8bit_4to1 File: C:/D/FBGA project/Veron/ALU/mux_8bit_4to1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/D/FBGA project/Veron/ALU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led_driver_4digit_595.v
    Info (12023): Found entity 1: led_driver_4digit_595 File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at full_subtractor_8bit.v(19): created implicit net for "b4" File: C:/D/FBGA project/Veron/ALU/full_subtractor_8bit.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at full_subtractor_8bit.v(20): created implicit net for "b5" File: C:/D/FBGA project/Veron/ALU/full_subtractor_8bit.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at full_subtractor_8bit.v(21): created implicit net for "b6" File: C:/D/FBGA project/Veron/ALU/full_subtractor_8bit.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at full_subtractor_8bit.v(22): created implicit net for "b7" File: C:/D/FBGA project/Veron/ALU/full_subtractor_8bit.v Line: 22
Info (12127): Elaborating entity "ALU" for the top level hierarchy
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_RX:uart_inst" File: C:/D/FBGA project/Veron/ALU/ALU.v Line: 22
Warning (10230): Verilog HDL assignment warning at UART_RX.v(76): truncated value with size 32 to match size of target (14) File: C:/D/FBGA project/Veron/ALU/UART_RX.v Line: 76
Warning (10230): Verilog HDL assignment warning at UART_RX.v(85): truncated value with size 32 to match size of target (3) File: C:/D/FBGA project/Veron/ALU/UART_RX.v Line: 85
Info (12128): Elaborating entity "data_input" for hierarchy "data_input:data_input_inst" File: C:/D/FBGA project/Veron/ALU/ALU.v Line: 32
Info (12128): Elaborating entity "Full_adder_8bit" for hierarchy "Full_adder_8bit:full_adder_8bit_inst" File: C:/D/FBGA project/Veron/ALU/ALU.v Line: 40
Info (12128): Elaborating entity "full_adder" for hierarchy "Full_adder_8bit:full_adder_8bit_inst|full_adder:FA0" File: C:/D/FBGA project/Veron/ALU/Full_adder_8bit.v Line: 17
Info (12128): Elaborating entity "Full_subtractor_8bit" for hierarchy "Full_subtractor_8bit:Full_subtractor_8bit_inst" File: C:/D/FBGA project/Veron/ALU/ALU.v Line: 48
Info (12128): Elaborating entity "full_subtractor" for hierarchy "Full_subtractor_8bit:Full_subtractor_8bit_inst|full_subtractor:fs0" File: C:/D/FBGA project/Veron/ALU/full_subtractor_8bit.v Line: 16
Info (12128): Elaborating entity "multiplier_8bit" for hierarchy "multiplier_8bit:multiplier_8bit_inst" File: C:/D/FBGA project/Veron/ALU/ALU.v Line: 55
Info (12128): Elaborating entity "divider_8bit" for hierarchy "divider_8bit:divider_8bit_inst" File: C:/D/FBGA project/Veron/ALU/ALU.v Line: 65
Info (12128): Elaborating entity "mux_8bit_4to1" for hierarchy "mux_8bit_4to1:mux_8bit_4to1_inst" File: C:/D/FBGA project/Veron/ALU/ALU.v Line: 75
Info (12128): Elaborating entity "led_driver_4digit_595" for hierarchy "led_driver_4digit_595:led_display" File: C:/D/FBGA project/Veron/ALU/ALU.v Line: 85
Warning (10230): Verilog HDL assignment warning at led_driver_4digit_595.v(34): truncated value with size 32 to match size of target (8) File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 34
Warning (10230): Verilog HDL assignment warning at led_driver_4digit_595.v(35): truncated value with size 32 to match size of target (8) File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 35
Warning (10230): Verilog HDL assignment warning at led_driver_4digit_595.v(36): truncated value with size 32 to match size of target (8) File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 36
Warning (10230): Verilog HDL assignment warning at led_driver_4digit_595.v(76): truncated value with size 8 to match size of target (4) File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 76
Warning (10230): Verilog HDL assignment warning at led_driver_4digit_595.v(100): truncated value with size 32 to match size of target (5) File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 100
Warning (10230): Verilog HDL assignment warning at led_driver_4digit_595.v(110): truncated value with size 32 to match size of target (2) File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5724.tdf
    Info (12023): Found entity 1: altsyncram_5724 File: C:/D/FBGA project/Veron/ALU/db/altsyncram_5724.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_isc.tdf
    Info (12023): Found entity 1: mux_isc File: C:/D/FBGA project/Veron/ALU/db/mux_isc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf
    Info (12023): Found entity 1: decode_6vf File: C:/D/FBGA project/Veron/ALU/db/decode_6vf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lei.tdf
    Info (12023): Found entity 1: cntr_lei File: C:/D/FBGA project/Veron/ALU/db/cntr_lei.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_igc.tdf
    Info (12023): Found entity 1: cmpr_igc File: C:/D/FBGA project/Veron/ALU/db/cmpr_igc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19j.tdf
    Info (12023): Found entity 1: cntr_19j File: C:/D/FBGA project/Veron/ALU/db/cntr_19j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5gi.tdf
    Info (12023): Found entity 1: cntr_5gi File: C:/D/FBGA project/Veron/ALU/db/cntr_5gi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf
    Info (12023): Found entity 1: cmpr_kgc File: C:/D/FBGA project/Veron/ALU/db/cmpr_kgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf
    Info (12023): Found entity 1: cntr_r2j File: C:/D/FBGA project/Veron/ALU/db/cntr_r2j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf
    Info (12023): Found entity 1: cmpr_ggc File: C:/D/FBGA project/Veron/ALU/db/cmpr_ggc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.08.20.10:28:34 Progress: Loading sldc0143fd4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/D/FBGA project/Veron/ALU/db/ip/sldc0143fd4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/D/FBGA project/Veron/ALU/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/D/FBGA project/Veron/ALU/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/D/FBGA project/Veron/ALU/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/D/FBGA project/Veron/ALU/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/D/FBGA project/Veron/ALU/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/D/FBGA project/Veron/ALU/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_driver_4digit_595:led_display|Div1" File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_driver_4digit_595:led_display|Mod1" File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_driver_4digit_595:led_display|Div0" File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 34
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_driver_4digit_595:led_display|Mod0" File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 34
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_driver_4digit_595:led_display|Mod2" File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 36
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiplier_8bit:multiplier_8bit_inst|Mult0" File: C:/D/FBGA project/Veron/ALU/multiplier_8bit.v Line: 4
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "divider_8bit:divider_8bit_inst|Div0" File: C:/D/FBGA project/Veron/ALU/divider_8bit.v Line: 12
Info (12130): Elaborated megafunction instantiation "led_driver_4digit_595:led_display|lpm_divide:Div1" File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 35
Info (12133): Instantiated megafunction "led_driver_4digit_595:led_display|lpm_divide:Div1" with the following parameter: File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_chm.tdf
    Info (12023): Found entity 1: lpm_divide_chm File: C:/D/FBGA project/Veron/ALU/db/lpm_divide_chm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/D/FBGA project/Veron/ALU/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_34f.tdf
    Info (12023): Found entity 1: alt_u_div_34f File: C:/D/FBGA project/Veron/ALU/db/alt_u_div_34f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf
    Info (12023): Found entity 1: add_sub_0pc File: C:/D/FBGA project/Veron/ALU/db/add_sub_0pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf
    Info (12023): Found entity 1: add_sub_1pc File: C:/D/FBGA project/Veron/ALU/db/add_sub_1pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "led_driver_4digit_595:led_display|lpm_divide:Mod1" File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 35
Info (12133): Instantiated megafunction "led_driver_4digit_595:led_display|lpm_divide:Mod1" with the following parameter: File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_f9m.tdf
    Info (12023): Found entity 1: lpm_divide_f9m File: C:/D/FBGA project/Veron/ALU/db/lpm_divide_f9m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "led_driver_4digit_595:led_display|lpm_divide:Div0" File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 34
Info (12133): Instantiated megafunction "led_driver_4digit_595:led_display|lpm_divide:Div0" with the following parameter: File: C:/D/FBGA project/Veron/ALU/led_driver_4digit_595.v Line: 34
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fhm.tdf
    Info (12023): Found entity 1: lpm_divide_fhm File: C:/D/FBGA project/Veron/ALU/db/lpm_divide_fhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: C:/D/FBGA project/Veron/ALU/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_94f.tdf
    Info (12023): Found entity 1: alt_u_div_94f File: C:/D/FBGA project/Veron/ALU/db/alt_u_div_94f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "multiplier_8bit:multiplier_8bit_inst|lpm_mult:Mult0" File: C:/D/FBGA project/Veron/ALU/multiplier_8bit.v Line: 4
Info (12133): Instantiated megafunction "multiplier_8bit:multiplier_8bit_inst|lpm_mult:Mult0" with the following parameter: File: C:/D/FBGA project/Veron/ALU/multiplier_8bit.v Line: 4
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_3at.tdf
    Info (12023): Found entity 1: mult_3at File: C:/D/FBGA project/Veron/ALU/db/mult_3at.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "divider_8bit:divider_8bit_inst|lpm_divide:Div0" File: C:/D/FBGA project/Veron/ALU/divider_8bit.v Line: 12
Info (12133): Instantiated megafunction "divider_8bit:divider_8bit_inst|lpm_divide:Div0" with the following parameter: File: C:/D/FBGA project/Veron/ALU/divider_8bit.v Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf
    Info (12023): Found entity 1: lpm_divide_ghm File: C:/D/FBGA project/Veron/ALU/db/lpm_divide_ghm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/D/FBGA project/Veron/ALU/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_b4f.tdf
    Info (12023): Found entity 1: alt_u_div_b4f File: C:/D/FBGA project/Veron/ALU/db/alt_u_div_b4f.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/D/FBGA project/Veron/ALU/UART_RX.v Line: 19
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "led_driver_4digit_595:led_display|lpm_divide:Mod1|lpm_divide_f9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_34f:divider|add_sub_7_result_int[0]~0" File: C:/D/FBGA project/Veron/ALU/db/alt_u_div_34f.tdf Line: 62
    Info (17048): Logic cell "led_driver_4digit_595:led_display|lpm_divide:Mod1|lpm_divide_f9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_34f:divider|add_sub_6_result_int[0]~10" File: C:/D/FBGA project/Veron/ALU/db/alt_u_div_34f.tdf Line: 57
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 43 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1151 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 1134 logic cells
    Info (21064): Implemented 5 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4880 megabytes
    Info: Processing ended: Wed Aug 20 10:28:42 2025
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:35


