[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   6097       tick       3005540       1389247       1341386       3005540 
      2   6097       tick       4347583       2124777       2105050       4347583 
      3   6097       tick       4363416       2130725       2110883       4363416 
      4   6097       tick       4354189       2127003       2103900       4354189 
      5   6097       tick       4352436       2125848       2107981       4352436 
      6   6097       tick       4355430       2127702       2109281       4355430 
      7   6097       tick       4349245       2125537       2107444       4349245 
      8   6097       tick       4348846       2124069       2108459       4348846 
      9   6097       tick       4346204       2122884       2107796       4346204 
     10   6097       tick       4352652       2126723       2100192       4352652 
     11   6097       tick       4362496       2131479       2096811       4362496 
     12   6097       tick       4365107       2132329       2098614       4365107 
     13   6097       tick       4352040       2126128       2105785       4352040 
     14   6097       tick       4348602       2125210       2100643       4348602 
     15   6097       tick       4357177       2127961       2108523       4357177 
     16   6097       tick       4351878       2125972       2110456       4351878 
     17   6097       tick       4349899       2124954       2104940       4349899 
     18   6097       tick       4349157       2123678       2108205       4349157 
     19   6097       tick       4346431       2123905       2108716       4346431 
     20   6097       exit        535183        261465        257543        535183 
