library ieee;
use ieee.std_logic_1164.all;

entity MuxNbits is
port();
end;

architecture one of MuxNBits is
begin

end;