Flow report for page_wr
Fri Aug 19 16:35:50 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Flow Summary                                                                          ;
+------------------------------------+--------------------------------------------------+
; Flow Status                        ; Successful - Fri Aug 19 16:35:50 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; page_wr                                          ;
; Top-level Entity Name              ; page_wr                                          ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE10F17C8                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 1,260                                            ;
;     Total combinational functions  ; 664                                              ;
;     Dedicated logic registers      ; 991                                              ;
; Total registers                    ; 991                                              ;
; Total pins                         ; 4                                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 352,256                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 08/19/2022 16:35:45 ;
; Main task         ; Compilation         ;
; Revision Name     ; page_wr             ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                        ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                      ; Value                                                                                                                                                                           ; Default Value ; Entity Name ; Section Id       ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID                ; 5311883011100.166089814517608                                                                                                                                                   ; --            ; --          ; --               ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                                                                              ; --            ; --          ; page_wr_tb       ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; page_wr_tb                                                                                                                                                                      ; --            ; --          ; eda_simulation   ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                                                                                                                                                                     ; --            ; --          ; eda_simulation   ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)                                                                                                                                                       ; <None>        ; --          ; --               ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                                                                                 ; --            ; --          ; eda_simulation   ;
; EDA_TEST_BENCH_FILE                  ; ../sim/page_wr_tb.v                                                                                                                                                             ; --            ; --          ; page_wr_tb       ;
; EDA_TEST_BENCH_FILE                  ; ../sim/M24LC64.v                                                                                                                                                                ; --            ; --          ; page_wr_tb       ;
; EDA_TEST_BENCH_MODULE_NAME           ; page_wr_tb                                                                                                                                                                      ; --            ; --          ; page_wr_tb       ;
; EDA_TEST_BENCH_NAME                  ; page_wr_tb                                                                                                                                                                      ; --            ; --          ; eda_simulation   ;
; EDA_TIME_SCALE                       ; 1 ps                                                                                                                                                                            ; --            ; --          ; eda_simulation   ;
; ENABLE_SIGNALTAP                     ; On                                                                                                                                                                              ; --            ; --          ; --               ;
; IP_TOOL_NAME                         ; ALTPLL                                                                                                                                                                          ; --            ; --          ; --               ;
; IP_TOOL_VERSION                      ; 13.0                                                                                                                                                                            ; --            ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                                              ; --            ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                                               ; --            ; --          ; --               ;
; MISC_FILE                            ; my_pll_bb.v                                                                                                                                                                     ; --            ; --          ; --               ;
; MISC_FILE                            ; my_pll.ppf                                                                                                                                                                      ; --            ; --          ; --               ;
; NOMINAL_CORE_SUPPLY_VOLTAGE          ; 1.2V                                                                                                                                                                            ; --            ; --          ; --               ;
; PARTITION_COLOR                      ; 16764057                                                                                                                                                                        ; --            ; --          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING                                                                                                                                                           ; --            ; --          ; Top              ;
; PARTITION_NETLIST_TYPE               ; SOURCE                                                                                                                                                                          ; --            ; --          ; Top              ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                                                                                             ; --            ; --          ; --               ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                           ; --            ; --          ; --               ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                                                                                                                    ; --            ; --          ; --               ;
; SLD_FILE                             ; C:/Users/86188/Desktop/FPGA/0816/page_wr/prj/stp1_auto_stripped.stp                                                                                                             ; --            ; --          ; --               ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=43                                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=43                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                                                                                         ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                          ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=11                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                          ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_LOWORD=46718                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=1                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=156                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=8192                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_HIWORD=58696                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=8192                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; USE_SIGNALTAP_FILE                   ; stp1.stp                                                                                                                                                                        ; --            ; --          ; --               ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:04     ; 1.0                     ; 4677 MB             ; 00:00:04                           ;
; Total                ; 00:00:04     ; --                      ; --                  ; 00:00:04                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------+
; Flow OS Summary                                                                   ;
+----------------------+------------------+-----------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+----------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis ; LAPTOP-SJCJGGFD  ; Windows 7 ; 6.2        ; x86_64         ;
+----------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off page_wr -c page_wr



