
// Library name: 16nm
// Cell name: 6T_CONTROL
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub19 _1of4_1_3 _1of4_1_2 _1of4_1_1 _1of4_1_0 _1of4_2_3 \
        _1of4_2_2 _1of4_2_1 _1of4_2_0 _1of4_3_3 _1of4_3_2 _1of4_3_1 \
        _1of4_3_0 _1of4_4_3 _1of4_4_2 _1of4_4_1 _1of4_4_0 _1of4_5_3 \
        _1of4_5_2 _1of4_5_1 _1of4_5_0 AddrAck_3 AddrAck_2 AddrAck_1 \
        AddrAck_0 InAck_1 InAck_0 InAck_3 InAck_2 OutAck RW_1 RW_0 \
        Reset ValAddr
