Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct 11 17:35:41 2022
| Host         : 603-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Upcounter_to_4_FND_timing_summary_routed.rpt -pb Upcounter_to_4_FND_timing_summary_routed.pb -rpx Upcounter_to_4_FND_timing_summary_routed.rpx -warn_on_violation
| Design       : Upcounter_to_4_FND
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Clock_divider/r_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: count_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.731        0.000                      0                   98        0.263        0.000                      0                   98        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.731        0.000                      0                   98        0.263        0.000                      0                   98        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.828ns (20.726%)  route 3.167ns (79.274%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y12         FDCE                                         r  Clock_divider/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  Clock_divider/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.020     6.630    Clock_divider/r_counter[29]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.754 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.303     7.057    Clock_divider/r_counter[31]_i_10_n_1001
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.181 f  Clock_divider/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.086     8.266    Clock_divider/r_counter[31]_i_5_n_1001
    SLICE_X61Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.390 r  Clock_divider/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.759     9.149    Clock_divider/r_counter_0
    SLICE_X62Y6          FDCE                                         r  Clock_divider/r_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.519    14.860    Clock_divider/r_counter_reg[0]_0
    SLICE_X62Y6          FDCE                                         r  Clock_divider/r_counter_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y6          FDCE (Setup_fdce_C_CE)      -0.205    14.880    Clock_divider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.828ns (20.726%)  route 3.167ns (79.274%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y12         FDCE                                         r  Clock_divider/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  Clock_divider/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.020     6.630    Clock_divider/r_counter[29]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.754 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.303     7.057    Clock_divider/r_counter[31]_i_10_n_1001
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.181 f  Clock_divider/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.086     8.266    Clock_divider/r_counter[31]_i_5_n_1001
    SLICE_X61Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.390 r  Clock_divider/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.759     9.149    Clock_divider/r_counter_0
    SLICE_X62Y6          FDCE                                         r  Clock_divider/r_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.519    14.860    Clock_divider/r_counter_reg[0]_0
    SLICE_X62Y6          FDCE                                         r  Clock_divider/r_counter_reg[2]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y6          FDCE (Setup_fdce_C_CE)      -0.205    14.880    Clock_divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.828ns (20.726%)  route 3.167ns (79.274%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y12         FDCE                                         r  Clock_divider/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  Clock_divider/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.020     6.630    Clock_divider/r_counter[29]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.754 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.303     7.057    Clock_divider/r_counter[31]_i_10_n_1001
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.181 f  Clock_divider/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.086     8.266    Clock_divider/r_counter[31]_i_5_n_1001
    SLICE_X61Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.390 r  Clock_divider/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.759     9.149    Clock_divider/r_counter_0
    SLICE_X62Y6          FDCE                                         r  Clock_divider/r_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.519    14.860    Clock_divider/r_counter_reg[0]_0
    SLICE_X62Y6          FDCE                                         r  Clock_divider/r_counter_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y6          FDCE (Setup_fdce_C_CE)      -0.205    14.880    Clock_divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.946%)  route 3.125ns (79.054%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y12         FDCE                                         r  Clock_divider/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  Clock_divider/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.020     6.630    Clock_divider/r_counter[29]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.754 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.303     7.057    Clock_divider/r_counter[31]_i_10_n_1001
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.181 f  Clock_divider/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.086     8.266    Clock_divider/r_counter[31]_i_5_n_1001
    SLICE_X61Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.390 r  Clock_divider/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.717     9.107    Clock_divider/r_counter_0
    SLICE_X62Y12         FDCE                                         r  Clock_divider/r_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.515    14.856    Clock_divider/r_counter_reg[0]_0
    SLICE_X62Y12         FDCE                                         r  Clock_divider/r_counter_reg[25]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.876    Clock_divider/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.946%)  route 3.125ns (79.054%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y12         FDCE                                         r  Clock_divider/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  Clock_divider/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.020     6.630    Clock_divider/r_counter[29]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.754 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.303     7.057    Clock_divider/r_counter[31]_i_10_n_1001
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.181 f  Clock_divider/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.086     8.266    Clock_divider/r_counter[31]_i_5_n_1001
    SLICE_X61Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.390 r  Clock_divider/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.717     9.107    Clock_divider/r_counter_0
    SLICE_X62Y12         FDCE                                         r  Clock_divider/r_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.515    14.856    Clock_divider/r_counter_reg[0]_0
    SLICE_X62Y12         FDCE                                         r  Clock_divider/r_counter_reg[27]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.876    Clock_divider/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.946%)  route 3.125ns (79.054%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y12         FDCE                                         r  Clock_divider/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  Clock_divider/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.020     6.630    Clock_divider/r_counter[29]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.754 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.303     7.057    Clock_divider/r_counter[31]_i_10_n_1001
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.181 f  Clock_divider/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.086     8.266    Clock_divider/r_counter[31]_i_5_n_1001
    SLICE_X61Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.390 r  Clock_divider/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.717     9.107    Clock_divider/r_counter_0
    SLICE_X62Y12         FDCE                                         r  Clock_divider/r_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.515    14.856    Clock_divider/r_counter_reg[0]_0
    SLICE_X62Y12         FDCE                                         r  Clock_divider/r_counter_reg[30]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.876    Clock_divider/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.828ns (20.941%)  route 3.126ns (79.059%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y12         FDCE                                         r  Clock_divider/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  Clock_divider/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.020     6.630    Clock_divider/r_counter[29]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.754 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.303     7.057    Clock_divider/r_counter[31]_i_10_n_1001
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.181 f  Clock_divider/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.086     8.266    Clock_divider/r_counter[31]_i_5_n_1001
    SLICE_X61Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.390 r  Clock_divider/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.718     9.108    Clock_divider/r_counter_0
    SLICE_X61Y10         FDCE                                         r  Clock_divider/r_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.516    14.857    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y10         FDCE                                         r  Clock_divider/r_counter_reg[20]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.891    Clock_divider/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.828ns (19.875%)  route 3.338ns (80.125%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y12         FDCE                                         r  Clock_divider/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  Clock_divider/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.020     6.630    Clock_divider/r_counter[29]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.303     7.057    Clock_divider/r_counter[31]_i_10_n_1001
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.181 r  Clock_divider/r_counter[31]_i_5/O
                         net (fo=33, routed)          2.016     9.196    Clock_divider/r_counter[31]_i_5_n_1001
    SLICE_X62Y10         LUT5 (Prop_lut5_I2_O)        0.124     9.320 r  Clock_divider/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.320    Clock_divider/r_counter[19]_i_1_n_1001
    SLICE_X62Y10         FDCE                                         r  Clock_divider/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.517    14.858    Clock_divider/r_counter_reg[0]_0
    SLICE_X62Y10         FDCE                                         r  Clock_divider/r_counter_reg[19]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y10         FDCE (Setup_fdce_C_D)        0.031    15.114    Clock_divider/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.828ns (20.339%)  route 3.243ns (79.660%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y12         FDCE                                         r  Clock_divider/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  Clock_divider/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.020     6.630    Clock_divider/r_counter[29]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.303     7.057    Clock_divider/r_counter[31]_i_10_n_1001
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.181 r  Clock_divider/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.920     9.101    Clock_divider/r_counter[31]_i_5_n_1001
    SLICE_X61Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.225 r  Clock_divider/r_clk_i_1/O
                         net (fo=1, routed)           0.000     9.225    Clock_divider/r_clk_i_1_n_1001
    SLICE_X61Y6          FDCE                                         r  Clock_divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.518    14.859    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y6          FDCE                                         r  Clock_divider/r_clk_reg/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y6          FDCE (Setup_fdce_C_D)        0.029    15.127    Clock_divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.666%)  route 2.994ns (78.334%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.154    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y12         FDCE                                         r  Clock_divider/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  Clock_divider/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.020     6.630    Clock_divider/r_counter[29]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.754 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.303     7.057    Clock_divider/r_counter[31]_i_10_n_1001
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.181 f  Clock_divider/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.086     8.266    Clock_divider/r_counter[31]_i_5_n_1001
    SLICE_X61Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.390 r  Clock_divider/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.585     8.976    Clock_divider/r_counter_0
    SLICE_X62Y8          FDCE                                         r  Clock_divider/r_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.518    14.859    Clock_divider/r_counter_reg[0]_0
    SLICE_X62Y8          FDCE                                         r  Clock_divider/r_counter_reg[10]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y8          FDCE (Setup_fdce_C_CE)      -0.205    14.879    Clock_divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_divider/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    count_divider/r_clk_reg_1
    SLICE_X55Y4          FDCE                                         r  count_divider/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  count_divider/r_clk_reg/Q
                         net (fo=15, routed)          0.168     1.758    count_divider/r_clk_reg_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  count_divider/r_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    count_divider/r_clk_i_1__0_n_1001
    SLICE_X55Y4          FDCE                                         r  count_divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     1.964    count_divider/r_clk_reg_1
    SLICE_X55Y4          FDCE                                         r  count_divider/r_clk_reg/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y4          FDCE (Hold_fdce_C_D)         0.091     1.540    count_divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock_divider/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.594     1.477    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y6          FDCE                                         r  Clock_divider/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  Clock_divider/r_clk_reg/Q
                         net (fo=3, routed)           0.168     1.786    Clock_divider/CLK
    SLICE_X61Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  Clock_divider/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.831    Clock_divider/r_clk_i_1_n_1001
    SLICE_X61Y6          FDCE                                         r  Clock_divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.864     1.991    Clock_divider/r_counter_reg[0]_0
    SLICE_X61Y6          FDCE                                         r  Clock_divider/r_clk_reg/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y6          FDCE (Hold_fdce_C_D)         0.091     1.568    Clock_divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.594     1.477    Clock_divider/r_counter_reg[0]_0
    SLICE_X60Y6          FDCE                                         r  Clock_divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  Clock_divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.816    Clock_divider/r_counter[0]
    SLICE_X60Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.861 r  Clock_divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    Clock_divider/r_counter[0]_i_1_n_1001
    SLICE_X60Y6          FDCE                                         r  Clock_divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.864     1.991    Clock_divider/r_counter_reg[0]_0
    SLICE_X60Y6          FDCE                                         r  Clock_divider/r_counter_reg[0]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X60Y6          FDCE (Hold_fdce_C_D)         0.120     1.597    Clock_divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 count_divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    count_divider/r_clk_reg_1
    SLICE_X55Y4          FDCE                                         r  count_divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  count_divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.822    count_divider/r_counter_reg_n_1001_[0]
    SLICE_X55Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.867 r  count_divider/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.867    count_divider/r_counter[0]
    SLICE_X55Y4          FDCE                                         r  count_divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     1.964    count_divider/r_clk_reg_1
    SLICE_X55Y4          FDCE                                         r  count_divider/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y4          FDCE (Hold_fdce_C_D)         0.092     1.541    count_divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 count_divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.231ns (50.362%)  route 0.228ns (49.638%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    count_divider/r_clk_reg_1
    SLICE_X55Y6          FDCE                                         r  count_divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  count_divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.117     1.707    count_divider/r_counter_reg_n_1001_[9]
    SLICE_X57Y6          LUT5 (Prop_lut5_I3_O)        0.045     1.752 r  count_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.111     1.863    count_divider/r_counter[31]_i_2_n_1001
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.045     1.908 r  count_divider/r_counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.908    count_divider/r_counter[10]
    SLICE_X57Y6          FDCE                                         r  count_divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     1.964    count_divider/r_clk_reg_1
    SLICE_X57Y6          FDCE                                         r  count_divider/r_counter_reg[10]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X57Y6          FDCE (Hold_fdce_C_D)         0.092     1.578    count_divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 count_divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.252%)  route 0.229ns (49.748%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    count_divider/r_clk_reg_1
    SLICE_X55Y6          FDCE                                         r  count_divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  count_divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.117     1.707    count_divider/r_counter_reg_n_1001_[9]
    SLICE_X57Y6          LUT5 (Prop_lut5_I3_O)        0.045     1.752 r  count_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.112     1.864    count_divider/r_counter[31]_i_2_n_1001
    SLICE_X57Y6          LUT5 (Prop_lut5_I0_O)        0.045     1.909 r  count_divider/r_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.909    count_divider/r_counter[8]
    SLICE_X57Y6          FDCE                                         r  count_divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     1.964    count_divider/r_clk_reg_1
    SLICE_X57Y6          FDCE                                         r  count_divider/r_counter_reg[8]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X57Y6          FDCE (Hold_fdce_C_D)         0.091     1.577    count_divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 count_divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.231ns (44.966%)  route 0.283ns (55.034%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    count_divider/r_clk_reg_1
    SLICE_X55Y6          FDCE                                         r  count_divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  count_divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.117     1.707    count_divider/r_counter_reg_n_1001_[9]
    SLICE_X57Y6          LUT5 (Prop_lut5_I3_O)        0.045     1.752 r  count_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.166     1.918    count_divider/r_counter[31]_i_2_n_1001
    SLICE_X57Y7          LUT5 (Prop_lut5_I0_O)        0.045     1.963 r  count_divider/r_counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.963    count_divider/r_counter[14]
    SLICE_X57Y7          FDCE                                         r  count_divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    count_divider/r_clk_reg_1
    SLICE_X57Y7          FDCE                                         r  count_divider/r_counter_reg[14]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X57Y7          FDCE (Hold_fdce_C_D)         0.092     1.577    count_divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 count_divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.107%)  route 0.318ns (57.893%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    count_divider/r_clk_reg_1
    SLICE_X55Y6          FDCE                                         r  count_divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  count_divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.117     1.707    count_divider/r_counter_reg_n_1001_[9]
    SLICE_X57Y6          LUT5 (Prop_lut5_I3_O)        0.045     1.752 r  count_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.201     1.953    count_divider/r_counter[31]_i_2_n_1001
    SLICE_X57Y7          LUT5 (Prop_lut5_I0_O)        0.045     1.998 r  count_divider/r_counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.998    count_divider/r_counter[15]
    SLICE_X57Y7          FDCE                                         r  count_divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    count_divider/r_clk_reg_1
    SLICE_X57Y7          FDCE                                         r  count_divider/r_counter_reg[15]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X57Y7          FDCE (Hold_fdce_C_D)         0.092     1.577    count_divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 count_divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.878%)  route 0.321ns (58.122%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    count_divider/r_clk_reg_1
    SLICE_X55Y6          FDCE                                         r  count_divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  count_divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.117     1.707    count_divider/r_counter_reg_n_1001_[9]
    SLICE_X57Y6          LUT5 (Prop_lut5_I3_O)        0.045     1.752 r  count_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.204     1.956    count_divider/r_counter[31]_i_2_n_1001
    SLICE_X57Y7          LUT5 (Prop_lut5_I0_O)        0.045     2.001 r  count_divider/r_counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     2.001    count_divider/r_counter[16]
    SLICE_X57Y7          FDCE                                         r  count_divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    count_divider/r_clk_reg_1
    SLICE_X57Y7          FDCE                                         r  count_divider/r_counter_reg[16]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X57Y7          FDCE (Hold_fdce_C_D)         0.092     1.577    count_divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 count_divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.231ns (41.289%)  route 0.328ns (58.711%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    count_divider/r_clk_reg_1
    SLICE_X55Y6          FDCE                                         r  count_divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  count_divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.117     1.707    count_divider/r_counter_reg_n_1001_[9]
    SLICE_X57Y6          LUT5 (Prop_lut5_I3_O)        0.045     1.752 r  count_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.212     1.964    count_divider/r_counter[31]_i_2_n_1001
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.045     2.009 r  count_divider/r_counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.009    count_divider/r_counter[6]
    SLICE_X57Y5          FDCE                                         r  count_divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     1.964    count_divider/r_clk_reg_1
    SLICE_X57Y5          FDCE                                         r  count_divider/r_counter_reg[6]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X57Y5          FDCE (Hold_fdce_C_D)         0.092     1.578    count_divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.430    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y6    Clock_divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y9    Clock_divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y9    Clock_divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y9    Clock_divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y9    Clock_divider/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y10   Clock_divider/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y10   Clock_divider/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y10   Clock_divider/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y6    Clock_divider/r_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y9    Clock_divider/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   Clock_divider/r_counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   Clock_divider/r_counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   Clock_divider/r_counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y10   Clock_divider/r_counter_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y11   Clock_divider/r_counter_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y11   Clock_divider/r_counter_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y11   Clock_divider/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y11   Clock_divider/r_counter_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y11   Clock_divider/r_counter_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y6    Clock_divider/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    Clock_divider/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    Clock_divider/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    Clock_divider/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    count_divider/r_counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    count_divider/r_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    count_divider/r_counter_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    count_divider/r_counter_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   count_divider/r_counter_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   count_divider/r_counter_reg[26]/C



