# Reading pref.tcl
# do lab2b_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab2b/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:48 on May 07,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 10:40:49 on May 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab2b/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src/logical.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:49 on May 07,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src/logical.sv 
# -- Compiling module logical
# 
# Top level modules:
# 	logical
# End time: 10:40:49 on May 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab2b/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src/fulladder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:49 on May 07,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src/fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 10:40:50 on May 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab2b/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:50 on May 07,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:40:50 on May 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab2b/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src/addsub.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:50 on May 07,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src/addsub.sv 
# -- Compiling module addsub
# 
# Top level modules:
# 	addsub
# End time: 10:40:51 on May 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab2b/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:40:51 on May 07,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab2b/src/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 10:40:51 on May 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
