strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5c229a4210>",
		fillcolor=turquoise,
		label="20:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c2294e550>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"20:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5c229b2250>",
		fillcolor=turquoise,
		label="24:BL
q <= { q[62:0], q[63] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c229a7950>]",
		style=filled,
		typ=Block];
	"24:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5c229b71d0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5c229a4790>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"19:IF" -> "19:BL"	[cond="['ena']",
		label=ena,
		lineno=19];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5c229b2390>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5c229a7150>",
		fillcolor=turquoise,
		label="27:BL
q <= { q[55:0], q[63:56] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c26b05d10>]",
		style=filled,
		typ=Block];
	"27:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5c229a7450>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:IF" -> "24:BL"	[cond="['amount']",
		label="(amount !== 2'b00)",
		lineno=24];
	"24:IF" -> "27:BL"	[cond="['amount']",
		label="!((amount !== 2'b00))",
		lineno=24];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5c229b7090>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"18:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5c2294ebd0>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"Leaf_18:AL" -> "18:AL";
	"20:IF" -> "20:BL"	[cond="['load']",
		label=load,
		lineno=20];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5c2294e4d0>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF" -> "23:BL"	[cond="['load']",
		label="!(load)",
		lineno=20];
	"23:BL" -> "24:IF"	[cond="[]",
		lineno=None];
}
