#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct  4 00:45:08 2018
# Process ID: 6924
# Current directory: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/parta1_2/xsim_script.tcl}
# Log file: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/xsim.log
# Journal file: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/parta1_2/xsim_script.tcl
# xsim {parta1_2} -autoloadwcfg -tclbatch {parta1_2.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source parta1_2.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 27 [n/a] @ "125000"
// RTL Simulation : 1 / 27 [n/a] @ "1999445000"
// RTL Simulation : 2 / 27 [n/a] @ "3427555000"
// RTL Simulation : 3 / 27 [n/a] @ "7026225000"
// RTL Simulation : 4 / 27 [n/a] @ "9084335000"
// RTL Simulation : 5 / 27 [n/a] @ "10554445000"
// RTL Simulation : 6 / 27 [n/a] @ "14258955000"
// RTL Simulation : 7 / 27 [n/a] @ "15993665000"
// RTL Simulation : 8 / 27 [n/a] @ "17232775000"
// RTL Simulation : 9 / 27 [n/a] @ "20355165000"
// RTL Simulation : 10 / 27 [n/a] @ "20402875000"
// RTL Simulation : 11 / 27 [n/a] @ "20436985000"
// RTL Simulation : 12 / 27 [n/a] @ "20522775000"
// RTL Simulation : 13 / 27 [n/a] @ "20571885000"
// RTL Simulation : 14 / 27 [n/a] @ "20606995000"
// RTL Simulation : 15 / 27 [n/a] @ "20695305000"
// RTL Simulation : 16 / 27 [n/a] @ "20736715000"
// RTL Simulation : 17 / 27 [n/a] @ "20766325000"
// RTL Simulation : 18 / 27 [n/a] @ "20840775000"
// RTL Simulation : 19 / 27 [n/a] @ "24601285000"
// RTL Simulation : 20 / 27 [n/a] @ "27287395000"
// RTL Simulation : 21 / 27 [n/a] @ "34056225000"
// RTL Simulation : 22 / 27 [n/a] @ "37927335000"
// RTL Simulation : 23 / 27 [n/a] @ "40692445000"
// RTL Simulation : 24 / 27 [n/a] @ "47660355000"
// RTL Simulation : 25 / 27 [n/a] @ "50923165000"
// RTL Simulation : 26 / 27 [n/a] @ "53253775000"
// RTL Simulation : 27 / 27 [n/a] @ "59126745000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 59126785 ns : File "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution2/sim/verilog/parta1_2.autotb.v" Line 523
run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:08 . Memory (MB): peak = 213.273 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct  4 00:47:26 2018...
