********************************************************************************
* Unified simulation Tcl App stack trace dump
*
* File: .usf.tcl_error.log (Mon Dec  6 22:03:19 2021)
*
* This file is generated by the unified simulation automation and contains the
* tcl stack trace of error returned by the simulator App for the current run.
*
********************************************************************************
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.

    while executing
"write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zed..."
    ("eval" body line 1)
    invoked from within
"eval "write_verilog $wv_args""
    invoked from within
"if { {.v} == $extn } {
        send_msg_id SIM-utils-032 INFO "write_verilog $wv_args"
        eval "write_verilog $wv_args"
      } else {
        se..."
    ("post_impl_sim" arm line 36)
    invoked from within
"switch -regexp -- $s_simulation_flow {
    {post_synth_sim} {
      if { {RTL} == $design_mode } {
        if { [get_param "project.checkRunResultsFor..."
    (procedure "xcs_write_design_netlist" line 25)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 32)
    invoked from within
"usf_xsim_setup_simulation"
    invoked from within
"if { [usf_xsim_setup_simulation] } {
    return 1
  }"
    (procedure "tclapp::xilinx::xsim::setup" line 19)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-implementation -type timing -run_dir /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Pro..."
