// Seed: 2287284734
module module_0 (
    id_1
);
  output wire id_1;
  wire id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_13;
  initial begin : LABEL_0
    id_5 <= $display;
    if (id_6 || 1) begin : LABEL_0
      repeat (1'h0) begin : LABEL_0
        assume #1  (id_4) $display(1 - 1);
        else $display(1, id_9);
      end
      id_12 = id_4;
      id_3  = 1'b0;
      id_8 <= id_13;
    end
  end
  module_0 modCall_1 (id_12);
  id_14(
      1, id_13, 1
  );
  wire id_15;
endmodule
