Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Feb 19 14:55:51 2021
| Host         : tekPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.183        0.000                      0                 3221        0.074        0.000                      0                 3221        1.000        0.000                       0                  1481  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
sys_clk_pin        {0.000 4.000}        20.000          50.000          
  pixel_clk_unbuf  {0.000 14.063}       28.125          35.556          
  pll_feedback_1   {0.000 10.000}       20.000          50.000          
  tmds_clk_unbuf   {0.000 2.813}        5.625           177.778         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                          1.000        0.000                       0                     1  
  pixel_clk_unbuf       20.183        0.000                      0                 3221        0.074        0.000                      0                 3221       12.932        0.000                       0                  1470  
  pll_feedback_1                                                                                                                                                    18.751        0.000                       0                     2  
  tmds_clk_unbuf                                                                                                                                                     4.033        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLL_1/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLL_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         16.000      13.000     PLLE2_ADV_X1Y1  PLL_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         16.000      13.000     PLLE2_ADV_X1Y1  PLL_1/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         4.000       1.000      PLLE2_ADV_X1Y1  PLL_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         4.000       1.000      PLLE2_ADV_X1Y1  PLL_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk_unbuf
  To Clock:  pixel_clk_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       20.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.932ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.183ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_pong/svo_pong_video/compose_6/p4_addr_right_up_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (pixel_clk_unbuf rise@28.125ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 0.735ns (9.638%)  route 6.891ns (90.362%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 33.642 - 28.125 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.505     5.779    pixel_clk
    SLICE_X92Y99         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.398     6.177 r  resetn_reg/Q
                         net (fo=69, routed)          3.842    10.019    svo_pong/svo_pong_video/compose_7/svo_buf_over/svo_axis_pipe/resetn
    SLICE_X111Y92        LUT3 (Prop_lut3_I0_O)        0.232    10.251 r  svo_pong/svo_pong_video/compose_7/svo_buf_over/svo_axis_pipe/p2_digit[1]_i_1/O
                         net (fo=74, routed)          2.494    12.745    svo_pong/svo_pong_video/compose_6/p3_y_reg[0]_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I0_O)        0.105    12.850 r  svo_pong/svo_pong_video/compose_6/p4_addr_right_up[1]_i_1/O
                         net (fo=2, routed)           0.555    13.405    svo_pong/svo_pong_video/compose_6/p4_addr_right_up
    SLICE_X111Y101       FDSE                                         r  svo_pong/svo_pong_video/compose_6/p4_addr_right_up_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    30.470    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.543 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    31.995    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    32.072 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.570    33.642    svo_pong/svo_pong_video/compose_6/pixel_clk
    SLICE_X111Y101       FDSE                                         r  svo_pong/svo_pong_video/compose_6/p4_addr_right_up_reg[0]/C
                         clock pessimism              0.340    33.981    
                         clock uncertainty           -0.041    33.940    
    SLICE_X111Y101       FDSE (Setup_fdse_C_S)       -0.352    33.588    svo_pong/svo_pong_video/compose_6/p4_addr_right_up_reg[0]
  -------------------------------------------------------------------
                         required time                         33.588    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                 20.183    

Slack (MET) :             20.183ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_pong/svo_pong_video/compose_6/p4_addr_right_up_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (pixel_clk_unbuf rise@28.125ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 0.735ns (9.638%)  route 6.891ns (90.362%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 33.642 - 28.125 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.505     5.779    pixel_clk
    SLICE_X92Y99         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.398     6.177 r  resetn_reg/Q
                         net (fo=69, routed)          3.842    10.019    svo_pong/svo_pong_video/compose_7/svo_buf_over/svo_axis_pipe/resetn
    SLICE_X111Y92        LUT3 (Prop_lut3_I0_O)        0.232    10.251 r  svo_pong/svo_pong_video/compose_7/svo_buf_over/svo_axis_pipe/p2_digit[1]_i_1/O
                         net (fo=74, routed)          2.494    12.745    svo_pong/svo_pong_video/compose_6/p3_y_reg[0]_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I0_O)        0.105    12.850 r  svo_pong/svo_pong_video/compose_6/p4_addr_right_up[1]_i_1/O
                         net (fo=2, routed)           0.555    13.405    svo_pong/svo_pong_video/compose_6/p4_addr_right_up
    SLICE_X111Y101       FDSE                                         r  svo_pong/svo_pong_video/compose_6/p4_addr_right_up_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    30.470    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.543 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    31.995    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    32.072 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.570    33.642    svo_pong/svo_pong_video/compose_6/pixel_clk
    SLICE_X111Y101       FDSE                                         r  svo_pong/svo_pong_video/compose_6/p4_addr_right_up_reg[1]/C
                         clock pessimism              0.340    33.981    
                         clock uncertainty           -0.041    33.940    
    SLICE_X111Y101       FDSE (Setup_fdse_C_S)       -0.352    33.588    svo_pong/svo_pong_video/compose_6/p4_addr_right_up_reg[1]
  -------------------------------------------------------------------
                         required time                         33.588    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                 20.183    

Slack (MET) :             20.585ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_pong/svo_pong_video/compose_2/x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (pixel_clk_unbuf rise@28.125ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 0.630ns (8.895%)  route 6.453ns (91.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 33.417 - 28.125 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.505     5.779    pixel_clk
    SLICE_X92Y99         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.398     6.177 f  resetn_reg/Q
                         net (fo=69, routed)          3.483     9.660    svo_pong/svo_pong_video/compose_6/resetn
    SLICE_X108Y81        LUT1 (Prop_lut1_I0_O)        0.232     9.892 r  svo_pong/svo_pong_video/compose_6/out_axis_tvalid_i_1/O
                         net (fo=305, routed)         2.970    12.862    svo_pong/svo_pong_video/compose_2/SR[0]
    SLICE_X91Y93         FDRE                                         r  svo_pong/svo_pong_video/compose_2/x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    30.470    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.543 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    31.995    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    32.072 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.345    33.417    svo_pong/svo_pong_video/compose_2/pixel_clk
    SLICE_X91Y93         FDRE                                         r  svo_pong/svo_pong_video/compose_2/x_reg[2]/C
                         clock pessimism              0.423    33.840    
                         clock uncertainty           -0.041    33.799    
    SLICE_X91Y93         FDRE (Setup_fdre_C_R)       -0.352    33.447    svo_pong/svo_pong_video/compose_2/x_reg[2]
  -------------------------------------------------------------------
                         required time                         33.447    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                 20.585    

Slack (MET) :             20.606ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_pong/svo_pong_video/compose_2/x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (pixel_clk_unbuf rise@28.125ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 0.630ns (8.922%)  route 6.432ns (91.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 33.417 - 28.125 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.505     5.779    pixel_clk
    SLICE_X92Y99         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.398     6.177 f  resetn_reg/Q
                         net (fo=69, routed)          3.483     9.660    svo_pong/svo_pong_video/compose_6/resetn
    SLICE_X108Y81        LUT1 (Prop_lut1_I0_O)        0.232     9.892 r  svo_pong/svo_pong_video/compose_6/out_axis_tvalid_i_1/O
                         net (fo=305, routed)         2.949    12.841    svo_pong/svo_pong_video/compose_2/SR[0]
    SLICE_X91Y94         FDRE                                         r  svo_pong/svo_pong_video/compose_2/x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    30.470    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.543 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    31.995    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    32.072 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.345    33.417    svo_pong/svo_pong_video/compose_2/pixel_clk
    SLICE_X91Y94         FDRE                                         r  svo_pong/svo_pong_video/compose_2/x_reg[7]/C
                         clock pessimism              0.423    33.840    
                         clock uncertainty           -0.041    33.799    
    SLICE_X91Y94         FDRE (Setup_fdre_C_R)       -0.352    33.447    svo_pong/svo_pong_video/compose_2/x_reg[7]
  -------------------------------------------------------------------
                         required time                         33.447    
                         arrival time                         -12.841    
  -------------------------------------------------------------------
                         slack                                 20.606    

Slack (MET) :             20.606ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_pong/svo_pong_video/compose_2/x_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (pixel_clk_unbuf rise@28.125ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 0.630ns (8.922%)  route 6.432ns (91.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 33.417 - 28.125 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.505     5.779    pixel_clk
    SLICE_X92Y99         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.398     6.177 f  resetn_reg/Q
                         net (fo=69, routed)          3.483     9.660    svo_pong/svo_pong_video/compose_6/resetn
    SLICE_X108Y81        LUT1 (Prop_lut1_I0_O)        0.232     9.892 r  svo_pong/svo_pong_video/compose_6/out_axis_tvalid_i_1/O
                         net (fo=305, routed)         2.949    12.841    svo_pong/svo_pong_video/compose_2/SR[0]
    SLICE_X91Y94         FDRE                                         r  svo_pong/svo_pong_video/compose_2/x_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    30.470    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.543 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    31.995    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    32.072 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.345    33.417    svo_pong/svo_pong_video/compose_2/pixel_clk
    SLICE_X91Y94         FDRE                                         r  svo_pong/svo_pong_video/compose_2/x_reg[8]/C
                         clock pessimism              0.423    33.840    
                         clock uncertainty           -0.041    33.799    
    SLICE_X91Y94         FDRE (Setup_fdre_C_R)       -0.352    33.447    svo_pong/svo_pong_video/compose_2/x_reg[8]
  -------------------------------------------------------------------
                         required time                         33.447    
                         arrival time                         -12.841    
  -------------------------------------------------------------------
                         slack                                 20.606    

Slack (MET) :             20.778ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_pong/svo_pong_video/compose_6/p4_addr_left_up_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (pixel_clk_unbuf rise@28.125ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 0.735ns (10.454%)  route 6.296ns (89.546%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 33.642 - 28.125 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.505     5.779    pixel_clk
    SLICE_X92Y99         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.398     6.177 r  resetn_reg/Q
                         net (fo=69, routed)          3.842    10.019    svo_pong/svo_pong_video/compose_7/svo_buf_over/svo_axis_pipe/resetn
    SLICE_X111Y92        LUT3 (Prop_lut3_I0_O)        0.232    10.251 r  svo_pong/svo_pong_video/compose_7/svo_buf_over/svo_axis_pipe/p2_digit[1]_i_1/O
                         net (fo=74, routed)          2.054    12.305    svo_pong/svo_pong_video/compose_6/p3_y_reg[0]_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.105    12.410 r  svo_pong/svo_pong_video/compose_6/p4_addr_left_up[1]_i_1/O
                         net (fo=2, routed)           0.400    12.810    svo_pong/svo_pong_video/compose_6/p4_addr_left_up
    SLICE_X111Y102       FDSE                                         r  svo_pong/svo_pong_video/compose_6/p4_addr_left_up_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    30.470    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.543 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    31.995    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    32.072 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.570    33.642    svo_pong/svo_pong_video/compose_6/pixel_clk
    SLICE_X111Y102       FDSE                                         r  svo_pong/svo_pong_video/compose_6/p4_addr_left_up_reg[0]/C
                         clock pessimism              0.340    33.981    
                         clock uncertainty           -0.041    33.940    
    SLICE_X111Y102       FDSE (Setup_fdse_C_S)       -0.352    33.588    svo_pong/svo_pong_video/compose_6/p4_addr_left_up_reg[0]
  -------------------------------------------------------------------
                         required time                         33.588    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                 20.778    

Slack (MET) :             20.778ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_pong/svo_pong_video/compose_6/p4_addr_left_up_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (pixel_clk_unbuf rise@28.125ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 0.735ns (10.454%)  route 6.296ns (89.546%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 33.642 - 28.125 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.505     5.779    pixel_clk
    SLICE_X92Y99         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.398     6.177 r  resetn_reg/Q
                         net (fo=69, routed)          3.842    10.019    svo_pong/svo_pong_video/compose_7/svo_buf_over/svo_axis_pipe/resetn
    SLICE_X111Y92        LUT3 (Prop_lut3_I0_O)        0.232    10.251 r  svo_pong/svo_pong_video/compose_7/svo_buf_over/svo_axis_pipe/p2_digit[1]_i_1/O
                         net (fo=74, routed)          2.054    12.305    svo_pong/svo_pong_video/compose_6/p3_y_reg[0]_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.105    12.410 r  svo_pong/svo_pong_video/compose_6/p4_addr_left_up[1]_i_1/O
                         net (fo=2, routed)           0.400    12.810    svo_pong/svo_pong_video/compose_6/p4_addr_left_up
    SLICE_X111Y102       FDSE                                         r  svo_pong/svo_pong_video/compose_6/p4_addr_left_up_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    30.470    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.543 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    31.995    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    32.072 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.570    33.642    svo_pong/svo_pong_video/compose_6/pixel_clk
    SLICE_X111Y102       FDSE                                         r  svo_pong/svo_pong_video/compose_6/p4_addr_left_up_reg[1]/C
                         clock pessimism              0.340    33.981    
                         clock uncertainty           -0.041    33.940    
    SLICE_X111Y102       FDSE (Setup_fdse_C_S)       -0.352    33.588    svo_pong/svo_pong_video/compose_6/p4_addr_left_up_reg[1]
  -------------------------------------------------------------------
                         required time                         33.588    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                 20.778    

Slack (MET) :             20.781ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_pong/svo_pong_video/compose_2/x_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (pixel_clk_unbuf rise@28.125ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.630ns (9.243%)  route 6.186ns (90.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 33.417 - 28.125 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.505     5.779    pixel_clk
    SLICE_X92Y99         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.398     6.177 f  resetn_reg/Q
                         net (fo=69, routed)          3.483     9.660    svo_pong/svo_pong_video/compose_6/resetn
    SLICE_X108Y81        LUT1 (Prop_lut1_I0_O)        0.232     9.892 r  svo_pong/svo_pong_video/compose_6/out_axis_tvalid_i_1/O
                         net (fo=305, routed)         2.703    12.595    svo_pong/svo_pong_video/compose_2/SR[0]
    SLICE_X90Y96         FDRE                                         r  svo_pong/svo_pong_video/compose_2/x_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    30.470    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.543 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    31.995    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    32.072 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.345    33.417    svo_pong/svo_pong_video/compose_2/pixel_clk
    SLICE_X90Y96         FDRE                                         r  svo_pong/svo_pong_video/compose_2/x_reg[12]/C
                         clock pessimism              0.423    33.840    
                         clock uncertainty           -0.041    33.799    
    SLICE_X90Y96         FDRE (Setup_fdre_C_R)       -0.423    33.376    svo_pong/svo_pong_video/compose_2/x_reg[12]
  -------------------------------------------------------------------
                         required time                         33.376    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                 20.781    

Slack (MET) :             20.781ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_pong/svo_pong_video/compose_2/x_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (pixel_clk_unbuf rise@28.125ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.630ns (9.243%)  route 6.186ns (90.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 33.417 - 28.125 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.505     5.779    pixel_clk
    SLICE_X92Y99         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.398     6.177 f  resetn_reg/Q
                         net (fo=69, routed)          3.483     9.660    svo_pong/svo_pong_video/compose_6/resetn
    SLICE_X108Y81        LUT1 (Prop_lut1_I0_O)        0.232     9.892 r  svo_pong/svo_pong_video/compose_6/out_axis_tvalid_i_1/O
                         net (fo=305, routed)         2.703    12.595    svo_pong/svo_pong_video/compose_2/SR[0]
    SLICE_X90Y96         FDRE                                         r  svo_pong/svo_pong_video/compose_2/x_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    30.470    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.543 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    31.995    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    32.072 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.345    33.417    svo_pong/svo_pong_video/compose_2/pixel_clk
    SLICE_X90Y96         FDRE                                         r  svo_pong/svo_pong_video/compose_2/x_reg[13]/C
                         clock pessimism              0.423    33.840    
                         clock uncertainty           -0.041    33.799    
    SLICE_X90Y96         FDRE (Setup_fdre_C_R)       -0.423    33.376    svo_pong/svo_pong_video/compose_2/x_reg[13]
  -------------------------------------------------------------------
                         required time                         33.376    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                 20.781    

Slack (MET) :             20.789ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_pong/svo_pong_video/compose_6/p4_addr_left_down_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (pixel_clk_unbuf rise@28.125ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 0.735ns (10.580%)  route 6.212ns (89.420%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 33.640 - 28.125 ) 
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.505     5.779    pixel_clk
    SLICE_X92Y99         FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.398     6.177 r  resetn_reg/Q
                         net (fo=69, routed)          3.842    10.019    svo_pong/svo_pong_video/compose_7/svo_buf_over/svo_axis_pipe/resetn
    SLICE_X111Y92        LUT3 (Prop_lut3_I0_O)        0.232    10.251 r  svo_pong/svo_pong_video/compose_7/svo_buf_over/svo_axis_pipe/p2_digit[1]_i_1/O
                         net (fo=74, routed)          1.921    12.172    svo_pong/svo_pong_video/compose_6/p3_y_reg[0]_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I0_O)        0.105    12.277 r  svo_pong/svo_pong_video/compose_6/p4_addr_left_down[2]_i_1/O
                         net (fo=3, routed)           0.449    12.726    svo_pong/svo_pong_video/compose_6/p4_addr_left_down
    SLICE_X108Y102       FDSE                                         r  svo_pong/svo_pong_video/compose_6/p4_addr_left_down_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    30.470    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.543 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    31.995    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    32.072 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.568    33.640    svo_pong/svo_pong_video/compose_6/pixel_clk
    SLICE_X108Y102       FDSE                                         r  svo_pong/svo_pong_video/compose_6/p4_addr_left_down_reg[1]/C
                         clock pessimism              0.340    33.979    
                         clock uncertainty           -0.041    33.938    
    SLICE_X108Y102       FDSE (Setup_fdse_C_S)       -0.423    33.515    svo_pong/svo_pong_video/compose_6/p4_addr_left_down_reg[1]
  -------------------------------------------------------------------
                         required time                         33.515    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                 20.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.352%)  route 0.177ns (55.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.691     1.980    svo_pong/svo_pong_video/compose_1/svo_axis_pipe/pixel_clk
    SLICE_X105Y101       FDRE                                         r  svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.141     2.121 r  svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q0_reg[15]/Q
                         net (fo=2, routed)           0.177     2.298    svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q0[15]
    SLICE_X104Y98        FDRE                                         r  svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.880     2.452    svo_pong/svo_pong_video/compose_1/svo_axis_pipe/pixel_clk
    SLICE_X104Y98        FDRE                                         r  svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q1_reg[15]/C
                         clock pessimism             -0.288     2.164    
    SLICE_X104Y98        FDRE (Hold_fdre_C_D)         0.060     2.224    svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q1_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 svo_pong/svo_pong_video/compose_1/pipe_out_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.982%)  route 0.171ns (51.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.691     1.980    svo_pong/svo_pong_video/compose_1/pixel_clk
    SLICE_X104Y101       FDRE                                         r  svo_pong/svo_pong_video/compose_1/pipe_out_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164     2.144 r  svo_pong/svo_pong_video/compose_1/pipe_out_tdata_reg[10]/Q
                         net (fo=1, routed)           0.171     2.315    svo_pong/svo_pong_video/compose_1/svo_axis_pipe/Q[10]
    SLICE_X104Y98        FDRE                                         r  svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.880     2.452    svo_pong/svo_pong_video/compose_1/svo_axis_pipe/pixel_clk
    SLICE_X104Y98        FDRE                                         r  svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q0_reg[10]/C
                         clock pessimism             -0.288     2.164    
    SLICE_X104Y98        FDRE (Hold_fdre_C_D)         0.075     2.239    svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q0_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.379%)  route 0.177ns (55.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.691     1.980    svo_pong/svo_pong_video/compose_1/svo_axis_pipe/pixel_clk
    SLICE_X105Y101       FDRE                                         r  svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.141     2.121 r  svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q0_reg[16]/Q
                         net (fo=2, routed)           0.177     2.298    svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q0[16]
    SLICE_X104Y98        FDRE                                         r  svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.880     2.452    svo_pong/svo_pong_video/compose_1/svo_axis_pipe/pixel_clk
    SLICE_X104Y98        FDRE                                         r  svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q1_reg[16]/C
                         clock pessimism             -0.288     2.164    
    SLICE_X104Y98        FDRE (Hold_fdre_C_D)         0.053     2.217    svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q1_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 svo_enc/pixel_fifo_wraddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_enc/pixel_fifo_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.618%)  route 0.231ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.625     1.914    svo_enc/pixel_clk
    SLICE_X109Y77        FDRE                                         r  svo_enc/pixel_fifo_wraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128     2.042 r  svo_enc/pixel_fifo_wraddr_reg[1]/Q
                         net (fo=36, routed)          0.231     2.273    svo_enc/pixel_fifo_reg_0_7_0_5/ADDRD1
    SLICE_X108Y77        RAMD32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.892     2.464    svo_enc/pixel_fifo_reg_0_7_0_5/WCLK
    SLICE_X108Y77        RAMD32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.537     1.927    
    SLICE_X108Y77        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.182    svo_enc/pixel_fifo_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 svo_enc/pixel_fifo_wraddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_enc/pixel_fifo_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.618%)  route 0.231ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.625     1.914    svo_enc/pixel_clk
    SLICE_X109Y77        FDRE                                         r  svo_enc/pixel_fifo_wraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128     2.042 r  svo_enc/pixel_fifo_wraddr_reg[1]/Q
                         net (fo=36, routed)          0.231     2.273    svo_enc/pixel_fifo_reg_0_7_0_5/ADDRD1
    SLICE_X108Y77        RAMD32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.892     2.464    svo_enc/pixel_fifo_reg_0_7_0_5/WCLK
    SLICE_X108Y77        RAMD32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.537     1.927    
    SLICE_X108Y77        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.182    svo_enc/pixel_fifo_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 svo_enc/pixel_fifo_wraddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_enc/pixel_fifo_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.618%)  route 0.231ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.625     1.914    svo_enc/pixel_clk
    SLICE_X109Y77        FDRE                                         r  svo_enc/pixel_fifo_wraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128     2.042 r  svo_enc/pixel_fifo_wraddr_reg[1]/Q
                         net (fo=36, routed)          0.231     2.273    svo_enc/pixel_fifo_reg_0_7_0_5/ADDRD1
    SLICE_X108Y77        RAMD32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.892     2.464    svo_enc/pixel_fifo_reg_0_7_0_5/WCLK
    SLICE_X108Y77        RAMD32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.537     1.927    
    SLICE_X108Y77        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.182    svo_enc/pixel_fifo_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 svo_enc/pixel_fifo_wraddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_enc/pixel_fifo_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.618%)  route 0.231ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.625     1.914    svo_enc/pixel_clk
    SLICE_X109Y77        FDRE                                         r  svo_enc/pixel_fifo_wraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128     2.042 r  svo_enc/pixel_fifo_wraddr_reg[1]/Q
                         net (fo=36, routed)          0.231     2.273    svo_enc/pixel_fifo_reg_0_7_0_5/ADDRD1
    SLICE_X108Y77        RAMD32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.892     2.464    svo_enc/pixel_fifo_reg_0_7_0_5/WCLK
    SLICE_X108Y77        RAMD32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.537     1.927    
    SLICE_X108Y77        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.182    svo_enc/pixel_fifo_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 svo_enc/pixel_fifo_wraddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_enc/pixel_fifo_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.618%)  route 0.231ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.625     1.914    svo_enc/pixel_clk
    SLICE_X109Y77        FDRE                                         r  svo_enc/pixel_fifo_wraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128     2.042 r  svo_enc/pixel_fifo_wraddr_reg[1]/Q
                         net (fo=36, routed)          0.231     2.273    svo_enc/pixel_fifo_reg_0_7_0_5/ADDRD1
    SLICE_X108Y77        RAMD32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.892     2.464    svo_enc/pixel_fifo_reg_0_7_0_5/WCLK
    SLICE_X108Y77        RAMD32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.537     1.927    
    SLICE_X108Y77        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.182    svo_enc/pixel_fifo_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 svo_enc/pixel_fifo_wraddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_enc/pixel_fifo_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.618%)  route 0.231ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.625     1.914    svo_enc/pixel_clk
    SLICE_X109Y77        FDRE                                         r  svo_enc/pixel_fifo_wraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128     2.042 r  svo_enc/pixel_fifo_wraddr_reg[1]/Q
                         net (fo=36, routed)          0.231     2.273    svo_enc/pixel_fifo_reg_0_7_0_5/ADDRD1
    SLICE_X108Y77        RAMD32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.892     2.464    svo_enc/pixel_fifo_reg_0_7_0_5/WCLK
    SLICE_X108Y77        RAMD32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.537     1.927    
    SLICE_X108Y77        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.182    svo_enc/pixel_fifo_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 svo_enc/pixel_fifo_wraddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            svo_enc/pixel_fifo_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.618%)  route 0.231ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.625     1.914    svo_enc/pixel_clk
    SLICE_X109Y77        FDRE                                         r  svo_enc/pixel_fifo_wraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128     2.042 r  svo_enc/pixel_fifo_wraddr_reg[1]/Q
                         net (fo=36, routed)          0.231     2.273    svo_enc/pixel_fifo_reg_0_7_0_5/ADDRD1
    SLICE_X108Y77        RAMS32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.892     2.464    svo_enc/pixel_fifo_reg_0_7_0_5/WCLK
    SLICE_X108Y77        RAMS32                                       r  svo_enc/pixel_fifo_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.537     1.927    
    SLICE_X108Y77        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.182    svo_enc/pixel_fifo_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk_unbuf
Waveform(ns):       { 0.000 14.063 }
Period(ns):         28.125
Sources:            { PLL_1/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         28.125      26.533     BUFGCTRL_X0Y16  pixel_clk_buf/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y67    rgb2dvi/tmds_serdes_hi[0]/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y69    rgb2dvi/tmds_serdes_hi[1]/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y71    rgb2dvi/tmds_serdes_hi[2]/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y68    rgb2dvi/tmds_serdes_lo[0]/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y70    rgb2dvi/tmds_serdes_lo[1]/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y72    rgb2dvi/tmds_serdes_lo[2]/CLKDIV
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         28.125      26.876     PLLE2_ADV_X1Y1  PLL_1/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         28.125      27.125     SLICE_X111Y71   rgb2dvi/svo_tmds_1/q_out_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         28.125      27.125     SLICE_X109Y71   rgb2dvi/svo_tmds_1/q_out_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       28.125      131.875    PLLE2_ADV_X1Y1  PLL_1/CLKOUT0
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y97   svo_pong/svo_pong_video/compose_6/per_digit_y_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y97   svo_pong/svo_pong_video/compose_6/per_digit_y_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y97   svo_pong/svo_pong_video/compose_6/per_digit_y_reg_0_3_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y97   svo_pong/svo_pong_video/compose_6/per_digit_y_reg_0_3_3_3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y73   svo_enc/ctrl_fifo_reg_0_3_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y73   svo_enc/ctrl_fifo_reg_0_3_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y73   svo_enc/ctrl_fifo_reg_0_3_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y73   svo_enc/ctrl_fifo_reg_0_3_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y73   svo_enc/ctrl_fifo_reg_0_3_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y73   svo_enc/ctrl_fifo_reg_0_3_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y77   svo_enc/pixel_fifo_reg_0_7_18_18/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y77   svo_enc/pixel_fifo_reg_0_7_18_18/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y77   svo_enc/pixel_fifo_reg_0_7_18_18/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y77   svo_enc/pixel_fifo_reg_0_7_18_18/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y77   svo_enc/pixel_fifo_reg_0_7_18_18/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y77   svo_enc/pixel_fifo_reg_0_7_18_18/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y77   svo_enc/pixel_fifo_reg_0_7_18_18/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         14.062      12.932     SLICE_X104Y77   svo_enc/pixel_fifo_reg_0_7_18_18/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X108Y75   svo_enc/out_fifo_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         14.062      12.932     SLICE_X108Y75   svo_enc/out_fifo_reg_0_3_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_feedback_1
  To Clock:  pll_feedback_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_feedback_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLL_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLL_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLL_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  PLL_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tmds_clk_unbuf
  To Clock:  tmds_clk_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tmds_clk_unbuf
Waveform(ns):       { 0.000 2.812 }
Period(ns):         5.625
Sources:            { PLL_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         5.625       4.033      BUFGCTRL_X0Y17  tmds_clk_buf/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y67    rgb2dvi/tmds_serdes_hi[0]/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y69    rgb2dvi/tmds_serdes_hi[1]/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y71    rgb2dvi/tmds_serdes_hi[2]/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y68    rgb2dvi/tmds_serdes_lo[0]/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y70    rgb2dvi/tmds_serdes_lo[1]/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y72    rgb2dvi/tmds_serdes_lo[2]/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.625       4.376      PLLE2_ADV_X1Y1  PLL_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.625       154.375    PLLE2_ADV_X1Y1  PLL_1/CLKOUT1



