INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Desktop/FPGA_LAB/LAB1_FLIP_FLOP/DFFAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DFFAR'
