{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721312403731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721312403731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 11:20:03 2024 " "Processing started: Thu Jul 18 11:20:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721312403731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312403731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off thumb -c thumb " "Command: quartus_map --read_settings_files=on --write_settings_files=off thumb -c thumb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312403732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721312404091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721312404091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thumb_cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thumb_cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thumb_cpu_tb-arch " "Found design unit 1: thumb_cpu_tb-arch" {  } { { "thumb_cpu_tb.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414761 ""} { "Info" "ISGN_ENTITY_NAME" "1 thumb_cpu_tb " "Found entity 1: thumb_cpu_tb" {  } { { "thumb_cpu_tb.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312414761 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sign_extend.vhd " "Can't analyze file -- file sign_extend.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721312414762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_1 " "Found design unit 1: alu-alu_1" {  } { { "alu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414763 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312414763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_1_bit-alu_1_bit_1 " "Found design unit 1: alu_1_bit-alu_1_bit_1" {  } { { "alu_1_bit.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu_1_bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414763 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_1_bit " "Found entity 1: alu_1_bit" {  } { { "alu_1_bit.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu_1_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312414763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thumb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thumb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thumb_cpu-thumbv1 " "Found design unit 1: thumb_cpu-thumbv1" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414764 ""} { "Info" "ISGN_ENTITY_NAME" "1 thumb_cpu " "Found entity 1: thumb_cpu" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312414764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_1 " "Found design unit 1: ram-ram_1" {  } { { "ram.vhd" "" { Text "/home/miguelaguena/Documents/thumb/ram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram-ram_modelsim " "Found design unit 2: ram-ram_modelsim" {  } { { "ram.vhd" "" { Text "/home/miguelaguena/Documents/thumb/ram.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414765 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/miguelaguena/Documents/thumb/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312414765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_d-comportamental " "Found design unit 1: register_d-comportamental" {  } { { "register_d.vhd" "" { Text "/home/miguelaguena/Documents/thumb/register_d.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414766 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_d " "Found entity 1: register_d" {  } { { "register_d.vhd" "" { Text "/home/miguelaguena/Documents/thumb/register_d.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312414766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-regfile_1 " "Found design unit 1: regfile-regfile_1" {  } { { "regfile.vhd" "" { Text "/home/miguelaguena/Documents/thumb/regfile.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414766 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/miguelaguena/Documents/thumb/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312414766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 3 1 " "Found 3 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rom_1 " "Found design unit 1: rom-rom_1" {  } { { "rom.vhd" "" { Text "/home/miguelaguena/Documents/thumb/rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414767 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rom-rom_modelsim " "Found design unit 2: rom-rom_modelsim" {  } { { "rom.vhd" "" { Text "/home/miguelaguena/Documents/thumb/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414767 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/miguelaguena/Documents/thumb/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721312414767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312414767 ""}
{ "Error" "EVRFX_VHDL_1407_UNCONVERTED" "pc_reset thumb_cpu.vhd(204) " "VHDL error at thumb_cpu.vhd(204): actual expression for generic pc_reset cannot reference a signal" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 204 0 0 } }  } 0 10795 "VHDL error at %2!s!: actual expression for generic %1!s! cannot reference a signal" 0 0 "Analysis & Synthesis" 0 -1 1721312414770 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721312414857 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 18 11:20:14 2024 " "Processing ended: Thu Jul 18 11:20:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721312414857 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721312414857 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721312414857 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721312414857 ""}
