// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "08/11/2023 14:17:09"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lvds_external_pll (
	clk,
	lvds_txp,
	lvds_rxp,
	tx_inclock,
	tx_outclk,
	rx_data_align,
	rx_inclock,
	rx_locked,
	rx_outclock,
	clk_locked,
	data_in,
	rx_out);
input 	clk;
output 	lvds_txp;
input 	lvds_rxp;
output 	tx_inclock;
output 	tx_outclk;
input 	rx_data_align;
input 	rx_inclock;
output 	rx_locked;
output 	rx_outclock;
output 	clk_locked;
input 	[7:0] data_in;
output 	[7:0] rx_out;

// Design Ports Information
// lvds_txp	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx_inclock	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx_outclk	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_locked	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_outclock	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_locked	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[4]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[5]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[6]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[7]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lvds_rxp	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_inclock	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_data_align	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[0]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lvds_external_pll_v.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \lvds_pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \lvds_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder_combout ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder_combout ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q ;
wire \data_in[0]~input_o ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ;
wire \data_in[2]~input_o ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ;
wire \data_in[4]~input_o ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ;
wire \data_in[6]~input_o ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ;
wire \data_in[7]~input_o ;
wire \data_in[3]~input_o ;
wire \data_in[1]~input_o ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout ;
wire \data_in[5]~input_o ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout ;
wire \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout ;
wire \lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_tx_inclock_outclk ;
wire \lvds_pll|altpll_component|auto_generated|wire_pll1_locked ;
wire \rx_inclock~input_o ;
wire \rx_inclock~inputclkctrl_outclk ;
wire \rx_data_align~input_o ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0~q ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip~combout ;
wire \lvds_rxp~input_o ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1]~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~3_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~0_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~1_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~2_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~0_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~1_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder_combout ;
wire \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder_combout ;
wire [0:0] \lvds_tx|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout ;
wire [3:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a ;
wire [4:0] \lvds_pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [0:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout ;
wire [0:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout ;
wire [0:0] \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout ;
wire [0:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout ;
wire [0:0] \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout ;
wire [0:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout ;
wire [0:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout ;
wire [0:0] \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout ;
wire [0:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg ;
wire [0:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg ;
wire [3:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a ;
wire [3:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a ;
wire [3:0] \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg ;
wire [3:0] \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg ;
wire [2:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit ;
wire [2:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a ;
wire [0:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a ;
wire [0:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a ;
wire [0:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg ;
wire [0:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg ;
wire [1:0] \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a ;
wire [1:0] \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a ;
wire [1:0] \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a ;
wire [1:0] \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a ;
wire [0:0] \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch ;
wire [1:0] \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit ;
wire [1:0] \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a ;
wire [1:0] \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a ;

wire [4:0] \lvds_pll|altpll_component|auto_generated|pll1_CLK_bus ;

assign \lvds_pll|altpll_component|auto_generated|wire_pll1_clk [0] = \lvds_pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \lvds_pll|altpll_component|auto_generated|wire_pll1_clk [1] = \lvds_pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \lvds_pll|altpll_component|auto_generated|wire_pll1_clk [2] = \lvds_pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \lvds_pll|altpll_component|auto_generated|wire_pll1_clk [3] = \lvds_pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \lvds_pll|altpll_component|auto_generated|wire_pll1_clk [4] = \lvds_pll|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \lvds_txp~output (
	.i(\lvds_tx|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lvds_txp),
	.obar());
// synopsys translate_off
defparam \lvds_txp~output .bus_hold = "false";
defparam \lvds_txp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \tx_inclock~output (
	.i(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_tx_inclock_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx_inclock),
	.obar());
// synopsys translate_off
defparam \tx_inclock~output .bus_hold = "false";
defparam \tx_inclock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \tx_outclk~output (
	.i(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx_outclk),
	.obar());
// synopsys translate_off
defparam \tx_outclk~output .bus_hold = "false";
defparam \tx_outclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \rx_locked~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_locked),
	.obar());
// synopsys translate_off
defparam \rx_locked~output .bus_hold = "false";
defparam \rx_locked~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \rx_outclock~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_outclock),
	.obar());
// synopsys translate_off
defparam \rx_outclock~output .bus_hold = "false";
defparam \rx_outclock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \clk_locked~output (
	.i(\lvds_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_locked),
	.obar());
// synopsys translate_off
defparam \clk_locked~output .bus_hold = "false";
defparam \clk_locked~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \rx_out[0]~output (
	.i(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[0]),
	.obar());
// synopsys translate_off
defparam \rx_out[0]~output .bus_hold = "false";
defparam \rx_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \rx_out[1]~output (
	.i(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[1]),
	.obar());
// synopsys translate_off
defparam \rx_out[1]~output .bus_hold = "false";
defparam \rx_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \rx_out[2]~output (
	.i(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[2]),
	.obar());
// synopsys translate_off
defparam \rx_out[2]~output .bus_hold = "false";
defparam \rx_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \rx_out[3]~output (
	.i(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[3]),
	.obar());
// synopsys translate_off
defparam \rx_out[3]~output .bus_hold = "false";
defparam \rx_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \rx_out[4]~output (
	.i(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[4]),
	.obar());
// synopsys translate_off
defparam \rx_out[4]~output .bus_hold = "false";
defparam \rx_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \rx_out[5]~output (
	.i(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[5]),
	.obar());
// synopsys translate_off
defparam \rx_out[5]~output .bus_hold = "false";
defparam \rx_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \rx_out[6]~output (
	.i(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[6]),
	.obar());
// synopsys translate_off
defparam \rx_out[6]~output .bus_hold = "false";
defparam \rx_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \rx_out[7]~output (
	.i(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[7]),
	.obar());
// synopsys translate_off
defparam \rx_out[7]~output .bus_hold = "false";
defparam \rx_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \lvds_pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\lvds_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\lvds_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\lvds_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\lvds_pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \lvds_pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c0_high = 8;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c0_low = 7;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c1_high = 30;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c1_initial = 44;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c1_low = 30;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c1_ph = 4;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "-12500";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 5;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "60000";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .m = 12;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .m_initial = 8;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .m_ph = 4;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \lvds_pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \lvds_pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\lvds_pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \lvds_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\lvds_pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \lvds_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \lvds_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N12
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout  = !\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 .lut_mask = 16'h0F0F;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N13
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N0
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0] = \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0] $ (((VCC) # (!\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )))
// \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0] = CARRY(\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  $ (!\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]))

	.dataa(\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datab(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0]),
	.cout(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0]));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 .lut_mask = 16'h3399;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y22_N1
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N2
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0] = \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0] $ (\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.cin(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0]),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0]),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 .lut_mask = 16'h0FF0;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y22_N3
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N10
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout  = \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder .lut_mask = 16'hFF00;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N11
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a[1] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a[1] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y22_N21
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a[0] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a[0] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N22
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout  = \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder .lut_mask = 16'hFF00;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N23
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[1] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[1] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y22_N9
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a[1] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a[1] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N12
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout  = \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder .lut_mask = 16'hFF00;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N13
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[0] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[0] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N18
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder_combout  = \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe6a [0]),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder .lut_mask = 16'hFF00;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N19
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a[0] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a[0] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N8
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~1 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~1_combout  = (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a [1] & ((\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a [0] $ (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a [0])) # 
// (!\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a [1]))) # (!\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a [1] & ((\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a [1]) # (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a [0] $ 
// (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a [0]))))

	.dataa(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.datab(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.datac(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a [1]),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe8a [0]),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~1 .lut_mask = 16'h7BDE;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N26
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout  = \lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder .lut_mask = 16'hFF00;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N27
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a[1] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y22_N29
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a[0] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\lvds_tx|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N16
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout  = \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder .lut_mask = 16'hFF00;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N17
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a[0] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a[0] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N2
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder_combout  = \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a [0]),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder .lut_mask = 16'hFF00;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y22_N3
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a[0] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a[0] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y22_N31
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a[1] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a[1] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y22_N25
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a[1] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe5a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a[1] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y22_N24
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~0 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~0_combout  = (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a [1] & ((\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a [0] $ (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a [0])) # 
// (!\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a [1]))) # (!\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a [1] & ((\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a [1]) # (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a [0] $ 
// (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a [0]))))

	.dataa(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.datab(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a [0]),
	.datac(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe7a [1]),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~0 .lut_mask = 16'h7BDE;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N18
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~2 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~2_combout  = (\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & ((!\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ))) # 
// (!\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & (!\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ))

	.dataa(\lvds_tx|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datab(gnd),
	.datac(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~2 .lut_mask = 16'h05AF;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N19
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11 (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11 .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneive_io_ibuf \data_in[0]~input (
	.i(data_in[0]),
	.ibar(gnd),
	.o(\data_in[0]~input_o ));
// synopsys translate_off
defparam \data_in[0]~input .bus_hold = "false";
defparam \data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N20
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout  = (\data_in[0]~input_o  & \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_in[0]~input_o ),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 .lut_mask = 16'hF000;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N21
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N8
cycloneive_io_ibuf \data_in[2]~input (
	.i(data_in[2]),
	.ibar(gnd),
	.o(\data_in[2]~input_o ));
// synopsys translate_off
defparam \data_in[2]~input .bus_hold = "false";
defparam \data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N26
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout  = (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\data_in[2]~input_o ))) # (!\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q  & 
// (\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3]))

	.dataa(gnd),
	.datab(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3]),
	.datac(\data_in[2]~input_o ),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 .lut_mask = 16'hF0CC;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N27
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N1
cycloneive_io_ibuf \data_in[4]~input (
	.i(data_in[4]),
	.ibar(gnd),
	.o(\data_in[4]~input_o ));
// synopsys translate_off
defparam \data_in[4]~input .bus_hold = "false";
defparam \data_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N24
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout  = (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\data_in[4]~input_o ))) # (!\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q  & 
// (\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2]))

	.dataa(gnd),
	.datab(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2]),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 .lut_mask = 16'hFC30;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N25
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cycloneive_io_ibuf \data_in[6]~input (
	.i(data_in[6]),
	.ibar(gnd),
	.o(\data_in[6]~input_o ));
// synopsys translate_off
defparam \data_in[6]~input .bus_hold = "false";
defparam \data_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N16
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout  = (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\data_in[6]~input_o ))) # (!\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q  & 
// (\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1]))

	.dataa(gnd),
	.datab(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1]),
	.datac(\data_in[6]~input_o ),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 .lut_mask = 16'hF0CC;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N17
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \data_in[7]~input (
	.i(data_in[7]),
	.ibar(gnd),
	.o(\data_in[7]~input_o ));
// synopsys translate_off
defparam \data_in[7]~input .bus_hold = "false";
defparam \data_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N1
cycloneive_io_ibuf \data_in[3]~input (
	.i(data_in[3]),
	.ibar(gnd),
	.o(\data_in[3]~input_o ));
// synopsys translate_off
defparam \data_in[3]~input .bus_hold = "false";
defparam \data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \data_in[1]~input (
	.i(data_in[1]),
	.ibar(gnd),
	.o(\data_in[1]~input_o ));
// synopsys translate_off
defparam \data_in[1]~input .bus_hold = "false";
defparam \data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N22
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout  = (\data_in[1]~input_o  & \lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_in[1]~input_o ),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3 .lut_mask = 16'hF000;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N23
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[3] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[3] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N10
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout  = (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\data_in[3]~input_o )) # (!\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q  & 
// ((\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [3])))

	.dataa(\data_in[3]~input_o ),
	.datab(gnd),
	.datac(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [3]),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2 .lut_mask = 16'hAAF0;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N11
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[2] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[2] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \data_in[5]~input (
	.i(data_in[5]),
	.ibar(gnd),
	.o(\data_in[5]~input_o ));
// synopsys translate_off
defparam \data_in[5]~input .bus_hold = "false";
defparam \data_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N28
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout  = (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\data_in[5]~input_o ))) # (!\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q  & 
// (\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [2]))

	.dataa(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [2]),
	.datab(gnd),
	.datac(\data_in[5]~input_o ),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1 .lut_mask = 16'hF0AA;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N29
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[1] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[1] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N14
cycloneive_lcell_comb \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0 (
// Equation(s):
// \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout  = (\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\data_in[7]~input_o )) # (!\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q  & 
// ((\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [1])))

	.dataa(\data_in[7]~input_o ),
	.datab(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [1]),
	.datac(gnd),
	.datad(\lvds_tx|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0 .lut_mask = 16'hAACC;
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N15
dffeas \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[0] (
	.clk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[0] .is_wysiwyg = "true";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y22_N18
cycloneive_ddio_out \lvds_tx|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 (
	.datainlo(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [0]),
	.datainhi(\lvds_tx|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [0]),
	.clkhi(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clklo(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.muxsel(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\lvds_tx|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .async_mode = "none";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .power_up = "low";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .sync_mode = "none";
defparam \lvds_tx|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_tx_inclock (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\lvds_pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_tx_inclock_outclk ));
// synopsys translate_off
defparam \lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_tx_inclock .clock_type = "external clock output";
defparam \lvds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_tx_inclock .ena_register_mode = "double register";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rx_inclock~input (
	.i(rx_inclock),
	.ibar(gnd),
	.o(\rx_inclock~input_o ));
// synopsys translate_off
defparam \rx_inclock~input .bus_hold = "false";
defparam \rx_inclock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \rx_inclock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rx_inclock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rx_inclock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rx_inclock~inputclkctrl .clock_type = "global clock";
defparam \rx_inclock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N12
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0 (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0] = \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] $ (VCC)
// \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0] = CARRY(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0])

	.dataa(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0]),
	.cout(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0 .lut_mask = 16'h55AA;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N22
cycloneive_io_ibuf \rx_data_align~input (
	.i(rx_data_align),
	.ibar(gnd),
	.o(\rx_data_align~input_o ));
// synopsys translate_off
defparam \rx_data_align~input .bus_hold = "false";
defparam \rx_data_align~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N24
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder_combout  = \rx_data_align~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_data_align~input_o ),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder .lut_mask = 16'hFF00;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N25
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0 .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N6
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder_combout  = \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg0~q ),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder .lut_mask = 16'hFF00;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N7
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1 (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1 .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N19
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|int_bitslip_reg (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|int_bitslip_reg .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|int_bitslip_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N18
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip~combout  = (\lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q  & !\lvds_rx|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q )

	.dataa(gnd),
	.datab(\lvds_rx|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q ),
	.datac(\lvds_rx|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip .lut_mask = 16'h0C0C;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N13
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N14
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1 (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0] = (\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0])) # (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// ((\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]) # (GND)))
// \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0] = CARRY((!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]) # 
// (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0]),
	.cout(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0]));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1 .lut_mask = 16'h3C3F;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N15
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N16
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2 (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout [0] = \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0] $ 
// (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.cin(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0]),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout [0]),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2 .lut_mask = 16'hF00F;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N17
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[2] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N8
cycloneive_io_ibuf \lvds_rxp~input (
	.i(lvds_rxp),
	.ibar(gnd),
	.o(\lvds_rxp~input_o ));
// synopsys translate_off
defparam \lvds_rxp~input .bus_hold = "false";
defparam \lvds_rxp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N12
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder_combout  = \lvds_rxp~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_rxp~input_o ),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N13
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0] (
	.clk(!\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N10
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder_combout  = \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg [0]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder .lut_mask = 16'hFF00;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N11
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0] (
	.clk(!\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N30
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout  = \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [0]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N31
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N29
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N27
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N24
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1]~feeder_combout  = \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1]~feeder .lut_mask = 16'hF0F0;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N25
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N1
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N0
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~3 (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~3_combout  = (\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [2])) # 
// (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [1])))

	.dataa(gnd),
	.datab(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datac(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [2]),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [1]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~3_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~3 .lut_mask = 16'hF3C0;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N18
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder_combout  = \lvds_rxp~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_rxp~input_o ),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N19
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N28
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder_combout  = \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg [0]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N29
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N4
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder_combout  = \lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [0]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder .lut_mask = 16'hFF00;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N5
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N21
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N20
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder_combout  = \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder .lut_mask = 16'hF0F0;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N21
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N31
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N28
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~0 (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~0_combout  = (\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2])) # 
// (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1])))

	.dataa(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]),
	.datab(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~0_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~0 .lut_mask = 16'hBB88;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N30
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~1 (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~1_combout  = (\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0])) # 
// (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\lvds_rx|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a [0])))

	.dataa(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]),
	.datab(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a [0]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~1_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~1 .lut_mask = 16'hBB88;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N26
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~2 (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~2_combout  = (\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0])) # 
// (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a [0])))

	.dataa(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.datab(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a [0]),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~2_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~2 .lut_mask = 16'hAACC;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N10
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0 (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout  = (\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & ((\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]) # 
// ((\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~1_combout )))) # (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// ((\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~2_combout ))))

	.dataa(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.datab(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datac(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~1_combout ),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~2_combout ),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0 .lut_mask = 16'hB9A8;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N8
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1 (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout  = (\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & ((\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout  & 
// (\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~3_combout )) # (!\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout  & ((\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~0_combout ))))) # 
// (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & (((\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ))))

	.dataa(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datab(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~3_combout ),
	.datac(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~0_combout ),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1 .lut_mask = 16'hDDA0;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N9
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N20
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~0 (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~0_combout  = (\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]))) # 
// (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]))

	.dataa(gnd),
	.datab(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datac(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~0_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~0 .lut_mask = 16'hFC30;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N23
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N22
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~1 (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~1_combout  = (\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3]))) # 
// (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]))

	.dataa(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]),
	.datab(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datac(\lvds_rx|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~1_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~1 .lut_mask = 16'hE2E2;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N2
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0 (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout  = (\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & (\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2])) # 
// (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & ((\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & ((\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~3_combout ))) # 
// (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & (\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~1_combout ))))

	.dataa(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.datab(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datac(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~1_combout ),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_mux6a|result_node~3_combout ),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0 .lut_mask = 16'hDC98;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N6
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1 (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout  = (\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & ((\lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout  & 
// ((\lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~1_combout ))) # (!\lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout  & (\lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~0_combout )))) # 
// (!\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & (((\lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout ))))

	.dataa(\lvds_rx|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.datab(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~0_combout ),
	.datac(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result_node~1_combout ),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout ),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1 .lut_mask = 16'hF588;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N7
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N0
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout  = \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder .lut_mask = 16'hFF00;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N1
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N12
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout  = \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder .lut_mask = 16'hFF00;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N13
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N22
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder_combout  = \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder .lut_mask = 16'hFF00;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N23
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N0
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder_combout  = \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder .lut_mask = 16'hFF00;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N1
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N2
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder_combout  = \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder .lut_mask = 16'hF0F0;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N3
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N28
cycloneive_lcell_comb \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder (
// Equation(s):
// \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder_combout  = \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2]),
	.cin(gnd),
	.combout(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder .lut_mask = 16'hFF00;
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N29
dffeas \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3] (
	.clk(\rx_inclock~inputclkctrl_outclk ),
	.d(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3] .is_wysiwyg = "true";
defparam \lvds_rx|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3] .power_up = "low";
// synopsys translate_on

endmodule
