
stm32f7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d1ac  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001a144  0801d37c  0801d37c  0001e37c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080374c0  080374c0  00039070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080374c0  080374c0  000384c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080374c8  080374c8  00039070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080374c8  080374c8  000384c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080374cc  080374cc  000384cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080374d0  00039000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00020b7c  20000070  08037540  00039070  2**4
                  ALLOC
 10 ._user_heap_stack 00000604  20020bec  08037540  00039bec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00039070  2**0
                  CONTENTS, READONLY
 12 .debug_info   005affe9  00000000  00000000  000390a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0002c754  00000000  00000000  005e9089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 0000b528  00000000  00000000  006157e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00008937  00000000  00000000  00620d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0005988a  00000000  00000000  0062963f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000befcd  00000000  00000000  00682ec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0025b600  00000000  00000000  00741e96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0099d496  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000340f0  00000000  00000000  0099d4dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  009d15cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801d364 	.word	0x0801d364

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	0801d364 	.word	0x0801d364

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2uiz>:
 8000b8c:	004a      	lsls	r2, r1, #1
 8000b8e:	d211      	bcs.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b94:	d211      	bcs.n	8000bba <__aeabi_d2uiz+0x2e>
 8000b96:	d50d      	bpl.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b98:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d40e      	bmi.n	8000bc0 <__aeabi_d2uiz+0x34>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bbe:	d102      	bne.n	8000bc6 <__aeabi_d2uiz+0x3a>
 8000bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc4:	4770      	bx	lr
 8000bc6:	f04f 0000 	mov.w	r0, #0
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_d2f>:
 8000bcc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd4:	bf24      	itt	cs
 8000bd6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bda:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bde:	d90d      	bls.n	8000bfc <__aeabi_d2f+0x30>
 8000be0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bec:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bf0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf4:	bf08      	it	eq
 8000bf6:	f020 0001 	biceq.w	r0, r0, #1
 8000bfa:	4770      	bx	lr
 8000bfc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c00:	d121      	bne.n	8000c46 <__aeabi_d2f+0x7a>
 8000c02:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c06:	bfbc      	itt	lt
 8000c08:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c0c:	4770      	bxlt	lr
 8000c0e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c16:	f1c2 0218 	rsb	r2, r2, #24
 8000c1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c22:	fa20 f002 	lsr.w	r0, r0, r2
 8000c26:	bf18      	it	ne
 8000c28:	f040 0001 	orrne.w	r0, r0, #1
 8000c2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c38:	ea40 000c 	orr.w	r0, r0, ip
 8000c3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c44:	e7cc      	b.n	8000be0 <__aeabi_d2f+0x14>
 8000c46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4a:	d107      	bne.n	8000c5c <__aeabi_d2f+0x90>
 8000c4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c50:	bf1e      	ittt	ne
 8000c52:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c56:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c5a:	4770      	bxne	lr
 8000c5c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c60:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c64:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop

08000c6c <__aeabi_ldivmod>:
 8000c6c:	b97b      	cbnz	r3, 8000c8e <__aeabi_ldivmod+0x22>
 8000c6e:	b972      	cbnz	r2, 8000c8e <__aeabi_ldivmod+0x22>
 8000c70:	2900      	cmp	r1, #0
 8000c72:	bfbe      	ittt	lt
 8000c74:	2000      	movlt	r0, #0
 8000c76:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c7a:	e006      	blt.n	8000c8a <__aeabi_ldivmod+0x1e>
 8000c7c:	bf08      	it	eq
 8000c7e:	2800      	cmpeq	r0, #0
 8000c80:	bf1c      	itt	ne
 8000c82:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c86:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8a:	f000 ba09 	b.w	80010a0 <__aeabi_idiv0>
 8000c8e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c92:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c96:	2900      	cmp	r1, #0
 8000c98:	db09      	blt.n	8000cae <__aeabi_ldivmod+0x42>
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	db1a      	blt.n	8000cd4 <__aeabi_ldivmod+0x68>
 8000c9e:	f000 f883 	bl	8000da8 <__udivmoddi4>
 8000ca2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000caa:	b004      	add	sp, #16
 8000cac:	4770      	bx	lr
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	db1b      	blt.n	8000cf0 <__aeabi_ldivmod+0x84>
 8000cb8:	f000 f876 	bl	8000da8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4240      	negs	r0, r0
 8000cc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ccc:	4252      	negs	r2, r2
 8000cce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd2:	4770      	bx	lr
 8000cd4:	4252      	negs	r2, r2
 8000cd6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cda:	f000 f865 	bl	8000da8 <__udivmoddi4>
 8000cde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce6:	b004      	add	sp, #16
 8000ce8:	4240      	negs	r0, r0
 8000cea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f857 	bl	8000da8 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4252      	negs	r2, r2
 8000d06:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_uldivmod>:
 8000d0c:	b953      	cbnz	r3, 8000d24 <__aeabi_uldivmod+0x18>
 8000d0e:	b94a      	cbnz	r2, 8000d24 <__aeabi_uldivmod+0x18>
 8000d10:	2900      	cmp	r1, #0
 8000d12:	bf08      	it	eq
 8000d14:	2800      	cmpeq	r0, #0
 8000d16:	bf1c      	itt	ne
 8000d18:	f04f 31ff 	movne.w	r1, #4294967295
 8000d1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000d20:	f000 b9be 	b.w	80010a0 <__aeabi_idiv0>
 8000d24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d2c:	f000 f83c 	bl	8000da8 <__udivmoddi4>
 8000d30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d38:	b004      	add	sp, #16
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_d2lz>:
 8000d3c:	b538      	push	{r3, r4, r5, lr}
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2300      	movs	r3, #0
 8000d42:	4604      	mov	r4, r0
 8000d44:	460d      	mov	r5, r1
 8000d46:	f7ff fef9 	bl	8000b3c <__aeabi_dcmplt>
 8000d4a:	b928      	cbnz	r0, 8000d58 <__aeabi_d2lz+0x1c>
 8000d4c:	4620      	mov	r0, r4
 8000d4e:	4629      	mov	r1, r5
 8000d50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d54:	f000 b80a 	b.w	8000d6c <__aeabi_d2ulz>
 8000d58:	4620      	mov	r0, r4
 8000d5a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d5e:	f000 f805 	bl	8000d6c <__aeabi_d2ulz>
 8000d62:	4240      	negs	r0, r0
 8000d64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d68:	bd38      	pop	{r3, r4, r5, pc}
 8000d6a:	bf00      	nop

08000d6c <__aeabi_d2ulz>:
 8000d6c:	b5d0      	push	{r4, r6, r7, lr}
 8000d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000da0 <__aeabi_d2ulz+0x34>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	4606      	mov	r6, r0
 8000d74:	460f      	mov	r7, r1
 8000d76:	f7ff fc6f 	bl	8000658 <__aeabi_dmul>
 8000d7a:	f7ff ff07 	bl	8000b8c <__aeabi_d2uiz>
 8000d7e:	4604      	mov	r4, r0
 8000d80:	f7ff fbf0 	bl	8000564 <__aeabi_ui2d>
 8000d84:	4b07      	ldr	r3, [pc, #28]	@ (8000da4 <__aeabi_d2ulz+0x38>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	f7ff fc66 	bl	8000658 <__aeabi_dmul>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	460b      	mov	r3, r1
 8000d90:	4630      	mov	r0, r6
 8000d92:	4639      	mov	r1, r7
 8000d94:	f7ff faa8 	bl	80002e8 <__aeabi_dsub>
 8000d98:	f7ff fef8 	bl	8000b8c <__aeabi_d2uiz>
 8000d9c:	4621      	mov	r1, r4
 8000d9e:	bdd0      	pop	{r4, r6, r7, pc}
 8000da0:	3df00000 	.word	0x3df00000
 8000da4:	41f00000 	.word	0x41f00000

08000da8 <__udivmoddi4>:
 8000da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dac:	9d08      	ldr	r5, [sp, #32]
 8000dae:	468e      	mov	lr, r1
 8000db0:	4604      	mov	r4, r0
 8000db2:	4688      	mov	r8, r1
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d14a      	bne.n	8000e4e <__udivmoddi4+0xa6>
 8000db8:	428a      	cmp	r2, r1
 8000dba:	4617      	mov	r7, r2
 8000dbc:	d962      	bls.n	8000e84 <__udivmoddi4+0xdc>
 8000dbe:	fab2 f682 	clz	r6, r2
 8000dc2:	b14e      	cbz	r6, 8000dd8 <__udivmoddi4+0x30>
 8000dc4:	f1c6 0320 	rsb	r3, r6, #32
 8000dc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000dcc:	fa20 f303 	lsr.w	r3, r0, r3
 8000dd0:	40b7      	lsls	r7, r6
 8000dd2:	ea43 0808 	orr.w	r8, r3, r8
 8000dd6:	40b4      	lsls	r4, r6
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f fc87 	uxth.w	ip, r7
 8000de0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000de4:	0c23      	lsrs	r3, r4, #16
 8000de6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dee:	fb01 f20c 	mul.w	r2, r1, ip
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d909      	bls.n	8000e0a <__udivmoddi4+0x62>
 8000df6:	18fb      	adds	r3, r7, r3
 8000df8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dfc:	f080 80ea 	bcs.w	8000fd4 <__udivmoddi4+0x22c>
 8000e00:	429a      	cmp	r2, r3
 8000e02:	f240 80e7 	bls.w	8000fd4 <__udivmoddi4+0x22c>
 8000e06:	3902      	subs	r1, #2
 8000e08:	443b      	add	r3, r7
 8000e0a:	1a9a      	subs	r2, r3, r2
 8000e0c:	b2a3      	uxth	r3, r4
 8000e0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e1e:	459c      	cmp	ip, r3
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0x8e>
 8000e22:	18fb      	adds	r3, r7, r3
 8000e24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e28:	f080 80d6 	bcs.w	8000fd8 <__udivmoddi4+0x230>
 8000e2c:	459c      	cmp	ip, r3
 8000e2e:	f240 80d3 	bls.w	8000fd8 <__udivmoddi4+0x230>
 8000e32:	443b      	add	r3, r7
 8000e34:	3802      	subs	r0, #2
 8000e36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e3a:	eba3 030c 	sub.w	r3, r3, ip
 8000e3e:	2100      	movs	r1, #0
 8000e40:	b11d      	cbz	r5, 8000e4a <__udivmoddi4+0xa2>
 8000e42:	40f3      	lsrs	r3, r6
 8000e44:	2200      	movs	r2, #0
 8000e46:	e9c5 3200 	strd	r3, r2, [r5]
 8000e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d905      	bls.n	8000e5e <__udivmoddi4+0xb6>
 8000e52:	b10d      	cbz	r5, 8000e58 <__udivmoddi4+0xb0>
 8000e54:	e9c5 0100 	strd	r0, r1, [r5]
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e7f5      	b.n	8000e4a <__udivmoddi4+0xa2>
 8000e5e:	fab3 f183 	clz	r1, r3
 8000e62:	2900      	cmp	r1, #0
 8000e64:	d146      	bne.n	8000ef4 <__udivmoddi4+0x14c>
 8000e66:	4573      	cmp	r3, lr
 8000e68:	d302      	bcc.n	8000e70 <__udivmoddi4+0xc8>
 8000e6a:	4282      	cmp	r2, r0
 8000e6c:	f200 8105 	bhi.w	800107a <__udivmoddi4+0x2d2>
 8000e70:	1a84      	subs	r4, r0, r2
 8000e72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e76:	2001      	movs	r0, #1
 8000e78:	4690      	mov	r8, r2
 8000e7a:	2d00      	cmp	r5, #0
 8000e7c:	d0e5      	beq.n	8000e4a <__udivmoddi4+0xa2>
 8000e7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e82:	e7e2      	b.n	8000e4a <__udivmoddi4+0xa2>
 8000e84:	2a00      	cmp	r2, #0
 8000e86:	f000 8090 	beq.w	8000faa <__udivmoddi4+0x202>
 8000e8a:	fab2 f682 	clz	r6, r2
 8000e8e:	2e00      	cmp	r6, #0
 8000e90:	f040 80a4 	bne.w	8000fdc <__udivmoddi4+0x234>
 8000e94:	1a8a      	subs	r2, r1, r2
 8000e96:	0c03      	lsrs	r3, r0, #16
 8000e98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9c:	b280      	uxth	r0, r0
 8000e9e:	b2bc      	uxth	r4, r7
 8000ea0:	2101      	movs	r1, #1
 8000ea2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ea6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000eaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000eae:	fb04 f20c 	mul.w	r2, r4, ip
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	d907      	bls.n	8000ec6 <__udivmoddi4+0x11e>
 8000eb6:	18fb      	adds	r3, r7, r3
 8000eb8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ebc:	d202      	bcs.n	8000ec4 <__udivmoddi4+0x11c>
 8000ebe:	429a      	cmp	r2, r3
 8000ec0:	f200 80e0 	bhi.w	8001084 <__udivmoddi4+0x2dc>
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	1a9b      	subs	r3, r3, r2
 8000ec8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ecc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ed0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ed4:	fb02 f404 	mul.w	r4, r2, r4
 8000ed8:	429c      	cmp	r4, r3
 8000eda:	d907      	bls.n	8000eec <__udivmoddi4+0x144>
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ee2:	d202      	bcs.n	8000eea <__udivmoddi4+0x142>
 8000ee4:	429c      	cmp	r4, r3
 8000ee6:	f200 80ca 	bhi.w	800107e <__udivmoddi4+0x2d6>
 8000eea:	4602      	mov	r2, r0
 8000eec:	1b1b      	subs	r3, r3, r4
 8000eee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ef2:	e7a5      	b.n	8000e40 <__udivmoddi4+0x98>
 8000ef4:	f1c1 0620 	rsb	r6, r1, #32
 8000ef8:	408b      	lsls	r3, r1
 8000efa:	fa22 f706 	lsr.w	r7, r2, r6
 8000efe:	431f      	orrs	r7, r3
 8000f00:	fa0e f401 	lsl.w	r4, lr, r1
 8000f04:	fa20 f306 	lsr.w	r3, r0, r6
 8000f08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f10:	4323      	orrs	r3, r4
 8000f12:	fa00 f801 	lsl.w	r8, r0, r1
 8000f16:	fa1f fc87 	uxth.w	ip, r7
 8000f1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000f1e:	0c1c      	lsrs	r4, r3, #16
 8000f20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f2c:	45a6      	cmp	lr, r4
 8000f2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f32:	d909      	bls.n	8000f48 <__udivmoddi4+0x1a0>
 8000f34:	193c      	adds	r4, r7, r4
 8000f36:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f3a:	f080 809c 	bcs.w	8001076 <__udivmoddi4+0x2ce>
 8000f3e:	45a6      	cmp	lr, r4
 8000f40:	f240 8099 	bls.w	8001076 <__udivmoddi4+0x2ce>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	eba4 040e 	sub.w	r4, r4, lr
 8000f4c:	fa1f fe83 	uxth.w	lr, r3
 8000f50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f54:	fb09 4413 	mls	r4, r9, r3, r4
 8000f58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f60:	45a4      	cmp	ip, r4
 8000f62:	d908      	bls.n	8000f76 <__udivmoddi4+0x1ce>
 8000f64:	193c      	adds	r4, r7, r4
 8000f66:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f6a:	f080 8082 	bcs.w	8001072 <__udivmoddi4+0x2ca>
 8000f6e:	45a4      	cmp	ip, r4
 8000f70:	d97f      	bls.n	8001072 <__udivmoddi4+0x2ca>
 8000f72:	3b02      	subs	r3, #2
 8000f74:	443c      	add	r4, r7
 8000f76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f7a:	eba4 040c 	sub.w	r4, r4, ip
 8000f7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f82:	4564      	cmp	r4, ip
 8000f84:	4673      	mov	r3, lr
 8000f86:	46e1      	mov	r9, ip
 8000f88:	d362      	bcc.n	8001050 <__udivmoddi4+0x2a8>
 8000f8a:	d05f      	beq.n	800104c <__udivmoddi4+0x2a4>
 8000f8c:	b15d      	cbz	r5, 8000fa6 <__udivmoddi4+0x1fe>
 8000f8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f92:	eb64 0409 	sbc.w	r4, r4, r9
 8000f96:	fa04 f606 	lsl.w	r6, r4, r6
 8000f9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f9e:	431e      	orrs	r6, r3
 8000fa0:	40cc      	lsrs	r4, r1
 8000fa2:	e9c5 6400 	strd	r6, r4, [r5]
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	e74f      	b.n	8000e4a <__udivmoddi4+0xa2>
 8000faa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000fae:	0c01      	lsrs	r1, r0, #16
 8000fb0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000fb4:	b280      	uxth	r0, r0
 8000fb6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000fba:	463b      	mov	r3, r7
 8000fbc:	4638      	mov	r0, r7
 8000fbe:	463c      	mov	r4, r7
 8000fc0:	46b8      	mov	r8, r7
 8000fc2:	46be      	mov	lr, r7
 8000fc4:	2620      	movs	r6, #32
 8000fc6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fca:	eba2 0208 	sub.w	r2, r2, r8
 8000fce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fd2:	e766      	b.n	8000ea2 <__udivmoddi4+0xfa>
 8000fd4:	4601      	mov	r1, r0
 8000fd6:	e718      	b.n	8000e0a <__udivmoddi4+0x62>
 8000fd8:	4610      	mov	r0, r2
 8000fda:	e72c      	b.n	8000e36 <__udivmoddi4+0x8e>
 8000fdc:	f1c6 0220 	rsb	r2, r6, #32
 8000fe0:	fa2e f302 	lsr.w	r3, lr, r2
 8000fe4:	40b7      	lsls	r7, r6
 8000fe6:	40b1      	lsls	r1, r6
 8000fe8:	fa20 f202 	lsr.w	r2, r0, r2
 8000fec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ff0:	430a      	orrs	r2, r1
 8000ff2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ff6:	b2bc      	uxth	r4, r7
 8000ff8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ffc:	0c11      	lsrs	r1, r2, #16
 8000ffe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001002:	fb08 f904 	mul.w	r9, r8, r4
 8001006:	40b0      	lsls	r0, r6
 8001008:	4589      	cmp	r9, r1
 800100a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800100e:	b280      	uxth	r0, r0
 8001010:	d93e      	bls.n	8001090 <__udivmoddi4+0x2e8>
 8001012:	1879      	adds	r1, r7, r1
 8001014:	f108 3cff 	add.w	ip, r8, #4294967295
 8001018:	d201      	bcs.n	800101e <__udivmoddi4+0x276>
 800101a:	4589      	cmp	r9, r1
 800101c:	d81f      	bhi.n	800105e <__udivmoddi4+0x2b6>
 800101e:	eba1 0109 	sub.w	r1, r1, r9
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	fb0e 1119 	mls	r1, lr, r9, r1
 800102e:	b292      	uxth	r2, r2
 8001030:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001034:	4542      	cmp	r2, r8
 8001036:	d229      	bcs.n	800108c <__udivmoddi4+0x2e4>
 8001038:	18ba      	adds	r2, r7, r2
 800103a:	f109 31ff 	add.w	r1, r9, #4294967295
 800103e:	d2c4      	bcs.n	8000fca <__udivmoddi4+0x222>
 8001040:	4542      	cmp	r2, r8
 8001042:	d2c2      	bcs.n	8000fca <__udivmoddi4+0x222>
 8001044:	f1a9 0102 	sub.w	r1, r9, #2
 8001048:	443a      	add	r2, r7
 800104a:	e7be      	b.n	8000fca <__udivmoddi4+0x222>
 800104c:	45f0      	cmp	r8, lr
 800104e:	d29d      	bcs.n	8000f8c <__udivmoddi4+0x1e4>
 8001050:	ebbe 0302 	subs.w	r3, lr, r2
 8001054:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001058:	3801      	subs	r0, #1
 800105a:	46e1      	mov	r9, ip
 800105c:	e796      	b.n	8000f8c <__udivmoddi4+0x1e4>
 800105e:	eba7 0909 	sub.w	r9, r7, r9
 8001062:	4449      	add	r1, r9
 8001064:	f1a8 0c02 	sub.w	ip, r8, #2
 8001068:	fbb1 f9fe 	udiv	r9, r1, lr
 800106c:	fb09 f804 	mul.w	r8, r9, r4
 8001070:	e7db      	b.n	800102a <__udivmoddi4+0x282>
 8001072:	4673      	mov	r3, lr
 8001074:	e77f      	b.n	8000f76 <__udivmoddi4+0x1ce>
 8001076:	4650      	mov	r0, sl
 8001078:	e766      	b.n	8000f48 <__udivmoddi4+0x1a0>
 800107a:	4608      	mov	r0, r1
 800107c:	e6fd      	b.n	8000e7a <__udivmoddi4+0xd2>
 800107e:	443b      	add	r3, r7
 8001080:	3a02      	subs	r2, #2
 8001082:	e733      	b.n	8000eec <__udivmoddi4+0x144>
 8001084:	f1ac 0c02 	sub.w	ip, ip, #2
 8001088:	443b      	add	r3, r7
 800108a:	e71c      	b.n	8000ec6 <__udivmoddi4+0x11e>
 800108c:	4649      	mov	r1, r9
 800108e:	e79c      	b.n	8000fca <__udivmoddi4+0x222>
 8001090:	eba1 0109 	sub.w	r1, r1, r9
 8001094:	46c4      	mov	ip, r8
 8001096:	fbb1 f9fe 	udiv	r9, r1, lr
 800109a:	fb09 f804 	mul.w	r8, r9, r4
 800109e:	e7c4      	b.n	800102a <__udivmoddi4+0x282>

080010a0 <__aeabi_idiv0>:
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop

080010a4 <vApplicationStackOverflowHook>:
}
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80010ae:	bf00      	nop
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
	...

080010bc <_ZN11flatbuffers11EndianCheckEv>:

// Litmus check for ensuring the Offsets are the expected size.
static_assert(sizeof(Offset<>) == 4, "Offset has wrong size");
static_assert(sizeof(Offset64<>) == 8, "Offset64 has wrong size");

inline void EndianCheck() {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
  int endiantest = 1;
 80010c2:	2301      	movs	r3, #1
 80010c4:	607b      	str	r3, [r7, #4]
  // If this fails, see FLATBUFFERS_LITTLEENDIAN above.
  FLATBUFFERS_ASSERT(*reinterpret_cast<char*>(&endiantest) ==
 80010c6:	1d3b      	adds	r3, r7, #4
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d005      	beq.n	80010da <_ZN11flatbuffers11EndianCheckEv+0x1e>
 80010ce:	4b05      	ldr	r3, [pc, #20]	@ (80010e4 <_ZN11flatbuffers11EndianCheckEv+0x28>)
 80010d0:	4a05      	ldr	r2, [pc, #20]	@ (80010e8 <_ZN11flatbuffers11EndianCheckEv+0x2c>)
 80010d2:	2147      	movs	r1, #71	@ 0x47
 80010d4:	4805      	ldr	r0, [pc, #20]	@ (80010ec <_ZN11flatbuffers11EndianCheckEv+0x30>)
 80010d6:	f01a feed 	bl	801beb4 <__assert_func>
                     FLATBUFFERS_LITTLEENDIAN);
  (void)endiantest;
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	0801d37c 	.word	0x0801d37c
 80010e8:	0801d3c0 	.word	0x0801d3c0
 80010ec:	0801d3e0 	.word	0x0801d3e0

080010f0 <_ZNK11flatbuffers5Table9GetVTableEv>:

// "tables" use an offset table (possibly shared) that allows fields to be
// omitted and added at will, but uses an extra indirection to read.
class Table {
 public:
  const uint8_t* GetVTable() const {
 80010f0:	b590      	push	{r4, r7, lr}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
    return data_ - ReadScalar<soffset_t>(data_);
 80010f8:	687c      	ldr	r4, [r7, #4]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f000 fbf6 	bl	80018ee <_ZN11flatbuffers10ReadScalarIlEET_PKv>
 8001102:	4603      	mov	r3, r0
 8001104:	425b      	negs	r3, r3
 8001106:	4423      	add	r3, r4
  }
 8001108:	4618      	mov	r0, r3
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	bd90      	pop	{r4, r7, pc}

08001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>:

  // This gets the field offset for any of the functions below it, or 0
  // if the field was not present.
  voffset_t GetOptionalFieldOffset(voffset_t field) const {
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	460b      	mov	r3, r1
 800111a:	807b      	strh	r3, [r7, #2]
    // The vtable offset is always at the start.
    auto vtable = GetVTable();
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff ffe7 	bl	80010f0 <_ZNK11flatbuffers5Table9GetVTableEv>
 8001122:	60f8      	str	r0, [r7, #12]
    // The first element is the size of the vtable (fields + type id + itself).
    auto vtsize = ReadScalar<voffset_t>(vtable);
 8001124:	68f8      	ldr	r0, [r7, #12]
 8001126:	f000 fbf0 	bl	800190a <_ZN11flatbuffers10ReadScalarItEET_PKv>
 800112a:	4603      	mov	r3, r0
 800112c:	817b      	strh	r3, [r7, #10]
    // If the field we're accessing is outside the vtable, we're reading older
    // data, so it's the same as if the offset was 0 (not present).
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800112e:	887a      	ldrh	r2, [r7, #2]
 8001130:	897b      	ldrh	r3, [r7, #10]
 8001132:	429a      	cmp	r2, r3
 8001134:	d207      	bcs.n	8001146 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt+0x36>
 8001136:	887b      	ldrh	r3, [r7, #2]
 8001138:	68fa      	ldr	r2, [r7, #12]
 800113a:	4413      	add	r3, r2
 800113c:	4618      	mov	r0, r3
 800113e:	f000 fbe4 	bl	800190a <_ZN11flatbuffers10ReadScalarItEET_PKv>
 8001142:	4603      	mov	r3, r0
 8001144:	e000      	b.n	8001148 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt+0x38>
 8001146:	2300      	movs	r3, #0
  }
 8001148:	4618      	mov	r0, r3
 800114a:	3710      	adds	r7, #16
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <_ZNK6tflite5Model7versionEv>:
    VT_METADATA = 16,
    VT_SIGNATURE_DEFS = 18,
    VT_EXTERNAL_BUFFER_GROUPS = 20,
    VT_EXTERNAL_BUFFERS = 22
  };
  uint32_t version() const {
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
    return GetField<uint32_t>(VT_VERSION, 0);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	2104      	movs	r1, #4
 800115e:	4618      	mov	r0, r3
 8001160:	f000 fbef 	bl	8001942 <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_>
 8001164:	4603      	mov	r3, r0
  }
 8001166:	4618      	mov	r0, r3
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}

0800116e <_ZN6tflite8GetModelEPKv>:
  }
  value = nullptr;
  type = BuiltinOptions2_NONE;
}

inline const tflite::Model *GetModel(const void *buf) {
 800116e:	b580      	push	{r7, lr}
 8001170:	b082      	sub	sp, #8
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
  return ::flatbuffers::GetRoot<tflite::Model>(buf);
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f000 fc01 	bl	800197e <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>
 800117c:	4603      	mov	r3, r0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <_ZNSt12_Vector_baseISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8001186:	b580      	push	{r7, lr}
 8001188:	b082      	sub	sp, #8
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4618      	mov	r0, r3
 8001192:	f000 fc00 	bl	8001996 <_ZNSt12_Vector_baseISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EE12_Vector_implC1Ev>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4618      	mov	r0, r3
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <_ZNSt6vectorISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff ffeb 	bl	8001186 <_ZNSt12_Vector_baseISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EEC1Ev>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <_ZNK6tflite10OpResolver12GetDelegatesEi>:

  // Returns optional delegates for resolving and handling ops in the flatbuffer
  // model. This may be used in addition to the standard TfLiteRegistration
  // lookup for graph resolution.
  // WARNING: This API is deprecated, GetDelegateCreators is preferred.
  virtual TfLiteDelegatePtrVector GetDelegates(int num_threads) const {
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b084      	sub	sp, #16
 80011be:	af00      	add	r7, sp, #0
 80011c0:	60f8      	str	r0, [r7, #12]
 80011c2:	60b9      	str	r1, [r7, #8]
 80011c4:	607a      	str	r2, [r7, #4]
    return {};
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	2200      	movs	r2, #0
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	2200      	movs	r2, #0
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	68f8      	ldr	r0, [r7, #12]
 80011da:	f7ff ffe1 	bl	80011a0 <_ZNSt6vectorISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EEC1Ev>
  }
 80011de:	68f8      	ldr	r0, [r7, #12]
 80011e0:	3710      	adds	r7, #16
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <_ZNSt12_Vector_baseISt8functionIFSt10unique_ptrI14TfLiteDelegatePFvPS2_EEP13TfLiteContextEESaISA_EEC1Ev>:
      _Vector_base() = default;
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b082      	sub	sp, #8
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f000 fbe1 	bl	80019b8 <_ZNSt12_Vector_baseISt8functionIFSt10unique_ptrI14TfLiteDelegatePFvPS2_EEP13TfLiteContextEESaISA_EE12_Vector_implC1Ev>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4618      	mov	r0, r3
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <_ZNSt6vectorISt8functionIFSt10unique_ptrI14TfLiteDelegatePFvPS2_EEP13TfLiteContextEESaISA_EEC1Ev>:
      vector() = default;
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff ffeb 	bl	80011e6 <_ZNSt12_Vector_baseISt8functionIFSt10unique_ptrI14TfLiteDelegatePFvPS2_EEP13TfLiteContextEESaISA_EEC1Ev>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4618      	mov	r0, r3
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <_ZNK6tflite10OpResolver19GetDelegateCreatorsEv>:
  // addition to the standard TfLiteRegistration lookup for graph resolution.
  //
  // Note that this method is not used (will not be called) if you are using
  // TF Lite in Google Play Services; the GetOpaqueDelegateCreators method
  // (see below) is used for that case.
  virtual TfLiteDelegateCreators GetDelegateCreators() const { return {}; }
 800121a:	b580      	push	{r7, lr}
 800121c:	b082      	sub	sp, #8
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
 8001222:	6039      	str	r1, [r7, #0]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff ffe2 	bl	8001200 <_ZNSt6vectorISt8functionIFSt10unique_ptrI14TfLiteDelegatePFvPS2_EEP13TfLiteContextEESaISA_EEC1Ev>
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <_ZNSt12_Vector_baseISt8functionIFSt10unique_ptrI26TfLiteOpaqueDelegateStructPFvPS2_EEiEESaIS8_EEC1Ev>:
      _Vector_base() = default;
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4618      	mov	r0, r3
 8001250:	f000 fbc3 	bl	80019da <_ZNSt12_Vector_baseISt8functionIFSt10unique_ptrI26TfLiteOpaqueDelegateStructPFvPS2_EEiEESaIS8_EE12_Vector_implC1Ev>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4618      	mov	r0, r3
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}

0800125e <_ZNSt6vectorISt8functionIFSt10unique_ptrI26TfLiteOpaqueDelegateStructPFvPS2_EEiEESaIS8_EEC1Ev>:
      vector() = default;
 800125e:	b580      	push	{r7, lr}
 8001260:	b082      	sub	sp, #8
 8001262:	af00      	add	r7, sp, #0
 8001264:	6078      	str	r0, [r7, #4]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff ffeb 	bl	8001244 <_ZNSt12_Vector_baseISt8functionIFSt10unique_ptrI26TfLiteOpaqueDelegateStructPFvPS2_EEiEESaIS8_EEC1Ev>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4618      	mov	r0, r3
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <_ZNK6tflite10OpResolver25GetOpaqueDelegateCreatorsEv>:
  // Note that this method will be called only if you are using TF Lite in
  // Google Play Services; if you are using regular TF Lite, GetDelegateCreators
  // (see above) is used instead.
  //
  // WARNING: Experimental interface, subject to change.
  virtual TfLiteOpaqueDelegateCreators GetOpaqueDelegateCreators() const {
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
    return {};
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2200      	movs	r2, #0
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff ffe2 	bl	800125e <_ZNSt6vectorISt8functionIFSt10unique_ptrI26TfLiteOpaqueDelegateStructPFvPS2_EEiEESaIS8_EEC1Ev>
  }
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
	...

080012a4 <_ZN6tflite10OpResolverD1Ev>:

  virtual ~OpResolver() {}
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	4a04      	ldr	r2, [pc, #16]	@ (80012c0 <_ZN6tflite10OpResolverD1Ev+0x1c>)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4618      	mov	r0, r3
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	08023918 	.word	0x08023918

080012c4 <_ZN6tflite10OpResolverD0Ev>:
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f7ff ffe9 	bl	80012a4 <_ZN6tflite10OpResolverD1Ev>
 80012d2:	2104      	movs	r1, #4
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f01a fd57 	bl	801bd88 <_ZdlPvj>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4618      	mov	r0, r3
 80012de:	3708      	adds	r7, #8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <_ZNK6tflite10OpResolver24MayContainUserDefinedOpsEv>:
  /// user-defined ops can't be guaranteed.
  ///
  /// Note that "user-defined" ops are not the same as "custom" ops;
  /// BuiltinOpResolver may support certain "custom" ops, in addition to
  /// "builtin" ops, and may not support all of the "builtin" op enum values.
  virtual bool MayContainUserDefinedOps() const { return true; }
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	2301      	movs	r3, #1
 80012ee:	4618      	mov	r0, r3
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr

080012fa <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi>:
  // name.
  virtual const TfLiteRegistration* FindOp(const char* op) const = 0;

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(BuiltinOperator op,
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b084      	sub	sp, #16
 80012fe:	af00      	add	r7, sp, #0
 8001300:	60f8      	str	r0, [r7, #12]
 8001302:	60b9      	str	r1, [r7, #8]
 8001304:	607a      	str	r2, [r7, #4]
                                   int version) const final {
    return FindOp(op);
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	3320      	adds	r3, #32
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	68b9      	ldr	r1, [r7, #8]
 8001310:	68f8      	ldr	r0, [r7, #12]
 8001312:	4798      	blx	r3
 8001314:	4603      	mov	r3, r0
  }
 8001316:	4618      	mov	r0, r3
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <_ZNK6tflite15MicroOpResolver6FindOpEPKci>:

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(const char* op, int version) const final {
 800131e:	b580      	push	{r7, lr}
 8001320:	b084      	sub	sp, #16
 8001322:	af00      	add	r7, sp, #0
 8001324:	60f8      	str	r0, [r7, #12]
 8001326:	60b9      	str	r1, [r7, #8]
 8001328:	607a      	str	r2, [r7, #4]
    return FindOp(op);
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	3324      	adds	r3, #36	@ 0x24
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	68b9      	ldr	r1, [r7, #8]
 8001334:	68f8      	ldr	r0, [r7, #12]
 8001336:	4798      	blx	r3
 8001338:	4603      	mov	r3, r0
  }
 800133a:	4618      	mov	r0, r3
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <_ZN6tflite15MicroOpResolverD1Ev>:

  // Returns the operator specific parsing function for the OpData for a
  // BuiltinOperator (if registered), else nullptr.
  virtual BuiltinParseFunction GetOpDataParser(BuiltinOperator op) const = 0;

  ~MicroOpResolver() override {}
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	4a05      	ldr	r2, [pc, #20]	@ (8001364 <_ZN6tflite15MicroOpResolverD1Ev+0x20>)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff ffa5 	bl	80012a4 <_ZN6tflite10OpResolverD1Ev>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4618      	mov	r0, r3
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	080238e4 	.word	0x080238e4

08001368 <_ZN6tflite15MicroOpResolverD0Ev>:
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff ffe7 	bl	8001344 <_ZN6tflite15MicroOpResolverD1Ev>
 8001376:	2104      	movs	r1, #4
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f01a fd05 	bl	801bd88 <_ZdlPvj>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4618      	mov	r0, r3
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <_ZL16InitCycleCounterv>:
// CPU frequency in Hz (change if your clock is different)
constexpr uint32_t kCpuFreqHz = 216000000UL; // 216 MHz

// Enable and reset the DWT cycle counter
static void InitCycleCounter()
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
    // Enable tracing
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800138c:	4b09      	ldr	r3, [pc, #36]	@ (80013b4 <_ZL16InitCycleCounterv+0x2c>)
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	4a08      	ldr	r2, [pc, #32]	@ (80013b4 <_ZL16InitCycleCounterv+0x2c>)
 8001392:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001396:	60d3      	str	r3, [r2, #12]
    // Reset counter
    DWT->CYCCNT = 0;
 8001398:	4b07      	ldr	r3, [pc, #28]	@ (80013b8 <_ZL16InitCycleCounterv+0x30>)
 800139a:	2200      	movs	r2, #0
 800139c:	605a      	str	r2, [r3, #4]
    // Enable cycle counter
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800139e:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <_ZL16InitCycleCounterv+0x30>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a05      	ldr	r2, [pc, #20]	@ (80013b8 <_ZL16InitCycleCounterv+0x30>)
 80013a4:	f043 0301 	orr.w	r3, r3, #1
 80013a8:	6013      	str	r3, [r2, #0]
}
 80013aa:	bf00      	nop
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	e000edf0 	.word	0xe000edf0
 80013b8:	e0001000 	.word	0xe0001000

080013bc <_ZN6tflite22MicroMutableOpResolverILj10EED1Ev>:

namespace tflite {
TfLiteRegistration* Register_DETECTION_POSTPROCESS();

template <unsigned int tOpCount>
class MicroMutableOpResolver : public MicroOpResolver {
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	4a05      	ldr	r2, [pc, #20]	@ (80013dc <_ZN6tflite22MicroMutableOpResolverILj10EED1Ev+0x20>)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff ffb9 	bl	8001344 <_ZN6tflite15MicroOpResolverD1Ev>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4618      	mov	r0, r3
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	080238b0 	.word	0x080238b0

080013e0 <_ZN6tflite22MicroMutableOpResolverILj10EED0Ev>:
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f7ff ffe7 	bl	80013bc <_ZN6tflite22MicroMutableOpResolverILj10EED1Ev>
 80013ee:	f44f 7110 	mov.w	r1, #576	@ 0x240
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f01a fcc8 	bl	801bd88 <_ZdlPvj>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	4618      	mov	r0, r3
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <__tcf_0>:
        return;
    }

    // We have 10 distinct ops: QUANTIZE, EXPAND_DIMS, CONV_2D, RESHAPE,
    // MAX_POOL_2D, SHAPE, STRIDED_SLICE, PACK, FULLY_CONNECTED, DEQUANTIZE
    static tflite::MicroMutableOpResolver<10> resolver;
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
 8001408:	4801      	ldr	r0, [pc, #4]	@ (8001410 <__tcf_0+0xc>)
 800140a:	f7ff ffd7 	bl	80013bc <_ZN6tflite22MicroMutableOpResolverILj10EED1Ev>
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20020090 	.word	0x20020090

08001414 <__tcf_1>:
    resolver.AddPack();            // PACK
    resolver.AddFullyConnected();  // FULLY_CONNECTED
    resolver.AddDequantize();      // DEQUANTIZE

    static tflite::MicroInterpreter interpreter(
        model, resolver, tensor_arena, kTensorArenaSize);
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
 8001418:	4801      	ldr	r0, [pc, #4]	@ (8001420 <__tcf_1+0xc>)
 800141a:	f00f fd2c 	bl	8010e76 <_ZN6tflite16MicroInterpreterD1Ev>
 800141e:	bd80      	pop	{r7, pc}
 8001420:	200202d4 	.word	0x200202d4

08001424 <RunModelOnce>:
{
 8001424:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001428:	b0e4      	sub	sp, #400	@ 0x190
 800142a:	af04      	add	r7, sp, #16
    InitCycleCounter();
 800142c:	f7ff ffac 	bl	8001388 <_ZL16InitCycleCounterv>
    const char *banner = "STM32F7 Inference Test\r\n";
 8001430:	4b8d      	ldr	r3, [pc, #564]	@ (8001668 <RunModelOnce+0x244>)
 8001432:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
    HAL_UART_Transmit(&huart1, (uint8_t*)banner, strlen(banner), HAL_MAX_DELAY);
 8001436:	f8d7 0174 	ldr.w	r0, [r7, #372]	@ 0x174
 800143a:	f7fe ff49 	bl	80002d0 <strlen>
 800143e:	4603      	mov	r3, r0
 8001440:	b29a      	uxth	r2, r3
 8001442:	f04f 33ff 	mov.w	r3, #4294967295
 8001446:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 800144a:	4888      	ldr	r0, [pc, #544]	@ (800166c <RunModelOnce+0x248>)
 800144c:	f005 fb20 	bl	8006a90 <HAL_UART_Transmit>
    const tflite::Model* model = tflite::GetModel(model_tflite);
 8001450:	4887      	ldr	r0, [pc, #540]	@ (8001670 <RunModelOnce+0x24c>)
 8001452:	f7ff fe8c 	bl	800116e <_ZN6tflite8GetModelEPKv>
 8001456:	f8c7 0170 	str.w	r0, [r7, #368]	@ 0x170
    if (model->version() != TFLITE_SCHEMA_VERSION) {
 800145a:	f8d7 0170 	ldr.w	r0, [r7, #368]	@ 0x170
 800145e:	f7ff fe77 	bl	8001150 <_ZNK6tflite5Model7versionEv>
 8001462:	4603      	mov	r3, r0
 8001464:	2b03      	cmp	r3, #3
 8001466:	bf14      	ite	ne
 8001468:	2301      	movne	r3, #1
 800146a:	2300      	moveq	r3, #0
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b00      	cmp	r3, #0
 8001470:	d010      	beq.n	8001494 <RunModelOnce+0x70>
        const char *msg = "Model schema version mismatch\r\n";
 8001472:	4b80      	ldr	r3, [pc, #512]	@ (8001674 <RunModelOnce+0x250>)
 8001474:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001478:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 800147c:	f7fe ff28 	bl	80002d0 <strlen>
 8001480:	4603      	mov	r3, r0
 8001482:	b29a      	uxth	r2, r3
 8001484:	f04f 33ff 	mov.w	r3, #4294967295
 8001488:	f8d7 1120 	ldr.w	r1, [r7, #288]	@ 0x120
 800148c:	4877      	ldr	r0, [pc, #476]	@ (800166c <RunModelOnce+0x248>)
 800148e:	f005 faff 	bl	8006a90 <HAL_UART_Transmit>
        return;
 8001492:	e20d      	b.n	80018b0 <RunModelOnce+0x48c>
    static tflite::MicroMutableOpResolver<10> resolver;
 8001494:	4b78      	ldr	r3, [pc, #480]	@ (8001678 <RunModelOnce+0x254>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f3bf 8f5b 	dmb	ish
 800149c:	f003 0301 	and.w	r3, r3, #1
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	bf0c      	ite	eq
 80014a4:	2301      	moveq	r3, #1
 80014a6:	2300      	movne	r3, #0
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d013      	beq.n	80014d6 <RunModelOnce+0xb2>
 80014ae:	4872      	ldr	r0, [pc, #456]	@ (8001678 <RunModelOnce+0x254>)
 80014b0:	f01a fc6c 	bl	801bd8c <__cxa_guard_acquire>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	bf14      	ite	ne
 80014ba:	2301      	movne	r3, #1
 80014bc:	2300      	moveq	r3, #0
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d008      	beq.n	80014d6 <RunModelOnce+0xb2>
 80014c4:	486d      	ldr	r0, [pc, #436]	@ (800167c <RunModelOnce+0x258>)
 80014c6:	f000 fabb 	bl	8001a40 <_ZN6tflite22MicroMutableOpResolverILj10EEC1Ev>
 80014ca:	486d      	ldr	r0, [pc, #436]	@ (8001680 <RunModelOnce+0x25c>)
 80014cc:	f01a fd10 	bl	801bef0 <atexit>
 80014d0:	4869      	ldr	r0, [pc, #420]	@ (8001678 <RunModelOnce+0x254>)
 80014d2:	f01a fc67 	bl	801bda4 <__cxa_guard_release>
    resolver.AddQuantize();        // QUANTIZE
 80014d6:	4869      	ldr	r0, [pc, #420]	@ (800167c <RunModelOnce+0x258>)
 80014d8:	f000 facc 	bl	8001a74 <_ZN6tflite22MicroMutableOpResolverILj10EE11AddQuantizeEv>
    resolver.AddExpandDims();      // EXPAND_DIMS
 80014dc:	4867      	ldr	r0, [pc, #412]	@ (800167c <RunModelOnce+0x258>)
 80014de:	f000 fae1 	bl	8001aa4 <_ZN6tflite22MicroMutableOpResolverILj10EE13AddExpandDimsEv>
    resolver.AddConv2D();          // CONV_2D
 80014e2:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80014e6:	4618      	mov	r0, r3
 80014e8:	f012 f916 	bl	8013718 <_ZN6tflite16Register_CONV_2DEv>
 80014ec:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80014f0:	4619      	mov	r1, r3
 80014f2:	4862      	ldr	r0, [pc, #392]	@ (800167c <RunModelOnce+0x258>)
 80014f4:	f000 faee 	bl	8001ad4 <_ZN6tflite22MicroMutableOpResolverILj10EE9AddConv2DERK18TfLiteRegistration>
    resolver.AddReshape();         // RESHAPE
 80014f8:	4860      	ldr	r0, [pc, #384]	@ (800167c <RunModelOnce+0x258>)
 80014fa:	f000 fafd 	bl	8001af8 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddReshapeEv>
    resolver.AddMaxPool2D();       // MAX_POOL_2D
 80014fe:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001502:	4618      	mov	r0, r3
 8001504:	f015 fa18 	bl	8016938 <_ZN6tflite20Register_MAX_POOL_2DEv>
 8001508:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800150c:	4619      	mov	r1, r3
 800150e:	485b      	ldr	r0, [pc, #364]	@ (800167c <RunModelOnce+0x258>)
 8001510:	f000 fb0a 	bl	8001b28 <_ZN6tflite22MicroMutableOpResolverILj10EE12AddMaxPool2DERK18TfLiteRegistration>
    resolver.AddShape();           // SHAPE
 8001514:	4859      	ldr	r0, [pc, #356]	@ (800167c <RunModelOnce+0x258>)
 8001516:	f000 fb19 	bl	8001b4c <_ZN6tflite22MicroMutableOpResolverILj10EE8AddShapeEv>
    resolver.AddStridedSlice();    // STRIDED_SLICE
 800151a:	4858      	ldr	r0, [pc, #352]	@ (800167c <RunModelOnce+0x258>)
 800151c:	f000 fb2e 	bl	8001b7c <_ZN6tflite22MicroMutableOpResolverILj10EE15AddStridedSliceEv>
    resolver.AddPack();            // PACK
 8001520:	4856      	ldr	r0, [pc, #344]	@ (800167c <RunModelOnce+0x258>)
 8001522:	f000 fb43 	bl	8001bac <_ZN6tflite22MicroMutableOpResolverILj10EE7AddPackEv>
    resolver.AddFullyConnected();  // FULLY_CONNECTED
 8001526:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 800152a:	4618      	mov	r0, r3
 800152c:	f014 fac0 	bl	8015ab0 <_ZN6tflite24Register_FULLY_CONNECTEDEv>
 8001530:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8001534:	4619      	mov	r1, r3
 8001536:	4851      	ldr	r0, [pc, #324]	@ (800167c <RunModelOnce+0x258>)
 8001538:	f000 fb50 	bl	8001bdc <_ZN6tflite22MicroMutableOpResolverILj10EE17AddFullyConnectedERK18TfLiteRegistration>
    resolver.AddDequantize();      // DEQUANTIZE
 800153c:	484f      	ldr	r0, [pc, #316]	@ (800167c <RunModelOnce+0x258>)
 800153e:	f000 fb5f 	bl	8001c00 <_ZN6tflite22MicroMutableOpResolverILj10EE13AddDequantizeEv>
        model, resolver, tensor_arena, kTensorArenaSize);
 8001542:	4b50      	ldr	r3, [pc, #320]	@ (8001684 <RunModelOnce+0x260>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f3bf 8f5b 	dmb	ish
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	2b00      	cmp	r3, #0
 8001550:	bf0c      	ite	eq
 8001552:	2301      	moveq	r3, #1
 8001554:	2300      	movne	r3, #0
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2b00      	cmp	r3, #0
 800155a:	d01e      	beq.n	800159a <RunModelOnce+0x176>
 800155c:	4849      	ldr	r0, [pc, #292]	@ (8001684 <RunModelOnce+0x260>)
 800155e:	f01a fc15 	bl	801bd8c <__cxa_guard_acquire>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	bf14      	ite	ne
 8001568:	2301      	movne	r3, #1
 800156a:	2300      	moveq	r3, #0
 800156c:	b2db      	uxtb	r3, r3
 800156e:	2b00      	cmp	r3, #0
 8001570:	d013      	beq.n	800159a <RunModelOnce+0x176>
 8001572:	2300      	movs	r3, #0
 8001574:	9302      	str	r3, [sp, #8]
 8001576:	2300      	movs	r3, #0
 8001578:	9301      	str	r3, [sp, #4]
 800157a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800157e:	9300      	str	r3, [sp, #0]
 8001580:	4b41      	ldr	r3, [pc, #260]	@ (8001688 <RunModelOnce+0x264>)
 8001582:	4a3e      	ldr	r2, [pc, #248]	@ (800167c <RunModelOnce+0x258>)
 8001584:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001588:	4840      	ldr	r0, [pc, #256]	@ (800168c <RunModelOnce+0x268>)
 800158a:	f00f fc2e 	bl	8010dea <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceE>
 800158e:	4840      	ldr	r0, [pc, #256]	@ (8001690 <RunModelOnce+0x26c>)
 8001590:	f01a fcae 	bl	801bef0 <atexit>
 8001594:	483b      	ldr	r0, [pc, #236]	@ (8001684 <RunModelOnce+0x260>)
 8001596:	f01a fc05 	bl	801bda4 <__cxa_guard_release>

    if (interpreter.AllocateTensors() != kTfLiteOk) {
 800159a:	483c      	ldr	r0, [pc, #240]	@ (800168c <RunModelOnce+0x268>)
 800159c:	f00f fe12 	bl	80111c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	bf14      	ite	ne
 80015a6:	2301      	movne	r3, #1
 80015a8:	2300      	moveq	r3, #0
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d010      	beq.n	80015d2 <RunModelOnce+0x1ae>
        const char *msg = "AllocateTensors failed\r\n";
 80015b0:	4b38      	ldr	r3, [pc, #224]	@ (8001694 <RunModelOnce+0x270>)
 80015b2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80015b6:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 80015ba:	f7fe fe89 	bl	80002d0 <strlen>
 80015be:	4603      	mov	r3, r0
 80015c0:	b29a      	uxth	r2, r3
 80015c2:	f04f 33ff 	mov.w	r3, #4294967295
 80015c6:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 80015ca:	4828      	ldr	r0, [pc, #160]	@ (800166c <RunModelOnce+0x248>)
 80015cc:	f005 fa60 	bl	8006a90 <HAL_UART_Transmit>
        return;
 80015d0:	e16e      	b.n	80018b0 <RunModelOnce+0x48c>
    }

    // 5. Get input tensor
    TfLiteTensor* input = interpreter.input(0);
 80015d2:	2100      	movs	r1, #0
 80015d4:	482d      	ldr	r0, [pc, #180]	@ (800168c <RunModelOnce+0x268>)
 80015d6:	f00f ff93 	bl	8011500 <_ZN6tflite16MicroInterpreter5inputEj>
 80015da:	f8c7 016c 	str.w	r0, [r7, #364]	@ 0x16c

    // For now, fill with zeros; replace with real test data
    memset(input->data.raw, 0, input->bytes);
 80015de:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80015e2:	6858      	ldr	r0, [r3, #4]
 80015e4:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80015e8:	699b      	ldr	r3, [r3, #24]
 80015ea:	461a      	mov	r2, r3
 80015ec:	2100      	movs	r1, #0
 80015ee:	f01b f871 	bl	801c6d4 <memset>

    const char *run_msg = "Running inference...\r\n";
 80015f2:	4b29      	ldr	r3, [pc, #164]	@ (8001698 <RunModelOnce+0x274>)
 80015f4:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
    HAL_UART_Transmit(&huart1, (uint8_t*)run_msg, strlen(run_msg), HAL_MAX_DELAY);
 80015f8:	f8d7 0168 	ldr.w	r0, [r7, #360]	@ 0x168
 80015fc:	f7fe fe68 	bl	80002d0 <strlen>
 8001600:	4603      	mov	r3, r0
 8001602:	b29a      	uxth	r2, r3
 8001604:	f04f 33ff 	mov.w	r3, #4294967295
 8001608:	f8d7 1168 	ldr.w	r1, [r7, #360]	@ 0x168
 800160c:	4817      	ldr	r0, [pc, #92]	@ (800166c <RunModelOnce+0x248>)
 800160e:	f005 fa3f 	bl	8006a90 <HAL_UART_Transmit>

    // ---- 6. Measure Invoke() cycles + time ----
    uint32_t start_cycles = DWT->CYCCNT;
 8001612:	4b22      	ldr	r3, [pc, #136]	@ (800169c <RunModelOnce+0x278>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
    uint32_t start_ms     = HAL_GetTick();
 800161a:	f001 fb53 	bl	8002cc4 <HAL_GetTick>
 800161e:	f8c7 0160 	str.w	r0, [r7, #352]	@ 0x160

    TfLiteStatus invoke_status = interpreter.Invoke();
 8001622:	481a      	ldr	r0, [pc, #104]	@ (800168c <RunModelOnce+0x268>)
 8001624:	f00f ff3e 	bl	80114a4 <_ZN6tflite16MicroInterpreter6InvokeEv>
 8001628:	4603      	mov	r3, r0
 800162a:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f

    uint32_t end_ms     = HAL_GetTick();
 800162e:	f001 fb49 	bl	8002cc4 <HAL_GetTick>
 8001632:	f8c7 0158 	str.w	r0, [r7, #344]	@ 0x158
    uint32_t end_cycles = DWT->CYCCNT;
 8001636:	4b19      	ldr	r3, [pc, #100]	@ (800169c <RunModelOnce+0x278>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
    // ------------------------------------------

    if (invoke_status != kTfLiteOk)
 800163e:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8001642:	2b00      	cmp	r3, #0
 8001644:	d02e      	beq.n	80016a4 <RunModelOnce+0x280>
    {
        const char *msg = "Invoke failed\r\n";
 8001646:	4b16      	ldr	r3, [pc, #88]	@ (80016a0 <RunModelOnce+0x27c>)
 8001648:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800164c:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8001650:	f7fe fe3e 	bl	80002d0 <strlen>
 8001654:	4603      	mov	r3, r0
 8001656:	b29a      	uxth	r2, r3
 8001658:	f04f 33ff 	mov.w	r3, #4294967295
 800165c:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 8001660:	4802      	ldr	r0, [pc, #8]	@ (800166c <RunModelOnce+0x248>)
 8001662:	f005 fa15 	bl	8006a90 <HAL_UART_Transmit>
        return;
 8001666:	e123      	b.n	80018b0 <RunModelOnce+0x48c>
 8001668:	0801d43c 	.word	0x0801d43c
 800166c:	20020460 	.word	0x20020460
 8001670:	08023938 	.word	0x08023938
 8001674:	0801d458 	.word	0x0801d458
 8001678:	200202d0 	.word	0x200202d0
 800167c:	20020090 	.word	0x20020090
 8001680:	08001405 	.word	0x08001405
 8001684:	20020374 	.word	0x20020374
 8001688:	20000090 	.word	0x20000090
 800168c:	200202d4 	.word	0x200202d4
 8001690:	08001415 	.word	0x08001415
 8001694:	0801d478 	.word	0x0801d478
 8001698:	0801d494 	.word	0x0801d494
 800169c:	e0001000 	.word	0xe0001000
 80016a0:	0801d4ac 	.word	0x0801d4ac
    }

    // Compute metrics
    uint32_t cycles      = end_cycles - start_cycles;
 80016a4:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 80016a8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
    uint32_t elapsed_ms  = end_ms - start_ms;
 80016b2:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80016b6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c

    // cycles / freq = seconds -> convert to microseconds with 64-bit math
    uint64_t latency_us  = ((uint64_t)cycles * 1000000ULL) / kCpuFreqHz;
 80016c0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80016c4:	2200      	movs	r2, #0
 80016c6:	469a      	mov	sl, r3
 80016c8:	4693      	mov	fp, r2
 80016ca:	4652      	mov	r2, sl
 80016cc:	465b      	mov	r3, fp
 80016ce:	f04f 0000 	mov.w	r0, #0
 80016d2:	f04f 0100 	mov.w	r1, #0
 80016d6:	0159      	lsls	r1, r3, #5
 80016d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016dc:	0150      	lsls	r0, r2, #5
 80016de:	4602      	mov	r2, r0
 80016e0:	460b      	mov	r3, r1
 80016e2:	ebb2 040a 	subs.w	r4, r2, sl
 80016e6:	eb63 050b 	sbc.w	r5, r3, fp
 80016ea:	f04f 0200 	mov.w	r2, #0
 80016ee:	f04f 0300 	mov.w	r3, #0
 80016f2:	026b      	lsls	r3, r5, #9
 80016f4:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80016f8:	0262      	lsls	r2, r4, #9
 80016fa:	4614      	mov	r4, r2
 80016fc:	461d      	mov	r5, r3
 80016fe:	eb14 080a 	adds.w	r8, r4, sl
 8001702:	eb45 090b 	adc.w	r9, r5, fp
 8001706:	f04f 0200 	mov.w	r2, #0
 800170a:	f04f 0300 	mov.w	r3, #0
 800170e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001712:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001716:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800171a:	ebb2 0108 	subs.w	r1, r2, r8
 800171e:	6039      	str	r1, [r7, #0]
 8001720:	eb63 0309 	sbc.w	r3, r3, r9
 8001724:	607b      	str	r3, [r7, #4]
 8001726:	e9d7 1200 	ldrd	r1, r2, [r7]
 800172a:	460b      	mov	r3, r1
 800172c:	eb13 030a 	adds.w	r3, r3, sl
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	4613      	mov	r3, r2
 8001734:	eb43 030b 	adc.w	r3, r3, fp
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	4a60      	ldr	r2, [pc, #384]	@ (80018bc <RunModelOnce+0x498>)
 800173c:	f04f 0300 	mov.w	r3, #0
 8001740:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001744:	f7ff fae2 	bl	8000d0c <__aeabi_uldivmod>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
    uint32_t latency_ms_i = (uint32_t)(latency_us / 1000ULL);
 8001750:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8001754:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001758:	f04f 0300 	mov.w	r3, #0
 800175c:	f7ff fad6 	bl	8000d0c <__aeabi_uldivmod>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	4613      	mov	r3, r2
 8001766:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    uint32_t latency_ms_frac = (uint32_t)(latency_us % 1000ULL); // fractional ms
 800176a:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 800176e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001772:	f04f 0300 	mov.w	r3, #0
 8001776:	f7ff fac9 	bl	8000d0c <__aeabi_uldivmod>
 800177a:	4613      	mov	r3, r2
 800177c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

    char buf[128];
    int n = snprintf(buf, sizeof(buf),
 8001780:	f107 0010 	add.w	r0, r7, #16
 8001784:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001788:	9302      	str	r3, [sp, #8]
 800178a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800178e:	9301      	str	r3, [sp, #4]
 8001790:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800179a:	4a49      	ldr	r2, [pc, #292]	@ (80018c0 <RunModelOnce+0x49c>)
 800179c:	2180      	movs	r1, #128	@ 0x80
 800179e:	f01a fe71 	bl	801c484 <sniprintf>
 80017a2:	f8c7 017c 	str.w	r0, [r7, #380]	@ 0x17c
                     "Inference cycles: %lu, HAL ms: %lu, latency ~ %lu.%03lu ms\r\n",
                     (unsigned long)cycles,
                     (unsigned long)elapsed_ms,
                     (unsigned long)latency_ms_i,
                     (unsigned long)latency_ms_frac);
    HAL_UART_Transmit(&huart1, (uint8_t*)buf, n, HAL_MAX_DELAY);
 80017a6:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	f107 0110 	add.w	r1, r7, #16
 80017b0:	f04f 33ff 	mov.w	r3, #4294967295
 80017b4:	4843      	ldr	r0, [pc, #268]	@ (80018c4 <RunModelOnce+0x4a0>)
 80017b6:	f005 f96b 	bl	8006a90 <HAL_UART_Transmit>

    // 7. Output tensor
    TfLiteTensor* output = interpreter.output(0);
 80017ba:	2100      	movs	r1, #0
 80017bc:	4842      	ldr	r0, [pc, #264]	@ (80018c8 <RunModelOnce+0x4a4>)
 80017be:	f00f fec1 	bl	8011544 <_ZN6tflite16MicroInterpreter6outputEj>
 80017c2:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134

    if (output->type == kTfLiteFloat32)
 80017c6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d11c      	bne.n	800180a <RunModelOnce+0x3e6>
    {
        float y0 = output->data.f[0];
 80017d0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
        int scaled = (int)(y0 * 1000.0f); // scaled by 1e3
 80017dc:	edd7 7a4c 	vldr	s15, [r7, #304]	@ 0x130
 80017e0:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80018cc <RunModelOnce+0x4a8>
 80017e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017ec:	ee17 3a90 	vmov	r3, s15
 80017f0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
        n = snprintf(buf, sizeof(buf),
 80017f4:	f107 0010 	add.w	r0, r7, #16
 80017f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80017fc:	4a34      	ldr	r2, [pc, #208]	@ (80018d0 <RunModelOnce+0x4ac>)
 80017fe:	2180      	movs	r1, #128	@ 0x80
 8001800:	f01a fe40 	bl	801c484 <sniprintf>
 8001804:	f8c7 017c 	str.w	r0, [r7, #380]	@ 0x17c
 8001808:	e048      	b.n	800189c <RunModelOnce+0x478>
                     "Inference done, output0=%d (x1e-3)\r\n", scaled);
    }
    else
    {
        long y0_int = 0;
 800180a:	2300      	movs	r3, #0
 800180c:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
        switch (output->type)
 8001810:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	3b02      	subs	r3, #2
 8001818:	2b07      	cmp	r3, #7
 800181a:	d831      	bhi.n	8001880 <RunModelOnce+0x45c>
 800181c:	a201      	add	r2, pc, #4	@ (adr r2, 8001824 <RunModelOnce+0x400>)
 800181e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001822:	bf00      	nop
 8001824:	08001873 	.word	0x08001873
 8001828:	08001855 	.word	0x08001855
 800182c:	08001881 	.word	0x08001881
 8001830:	08001881 	.word	0x08001881
 8001834:	08001881 	.word	0x08001881
 8001838:	08001863 	.word	0x08001863
 800183c:	08001881 	.word	0x08001881
 8001840:	08001845 	.word	0x08001845
        {
        case kTfLiteInt8:
            y0_int = output->data.int8[0];
 8001844:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f993 3000 	ldrsb.w	r3, [r3]
 800184e:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
            break;
 8001852:	e019      	b.n	8001888 <RunModelOnce+0x464>
        case kTfLiteUInt8:
            y0_int = output->data.uint8[0];
 8001854:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
            break;
 8001860:	e012      	b.n	8001888 <RunModelOnce+0x464>
        case kTfLiteInt16:
            y0_int = output->data.i16[0];
 8001862:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f9b3 3000 	ldrsh.w	r3, [r3]
 800186c:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
            break;
 8001870:	e00a      	b.n	8001888 <RunModelOnce+0x464>
        case kTfLiteInt32:
            y0_int = output->data.i32[0];
 8001872:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
            break;
 800187e:	e003      	b.n	8001888 <RunModelOnce+0x464>
        default:
            y0_int = 0;
 8001880:	2300      	movs	r3, #0
 8001882:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
            break;
 8001886:	bf00      	nop
        }
        n = snprintf(buf, sizeof(buf),
 8001888:	f107 0010 	add.w	r0, r7, #16
 800188c:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001890:	4a10      	ldr	r2, [pc, #64]	@ (80018d4 <RunModelOnce+0x4b0>)
 8001892:	2180      	movs	r1, #128	@ 0x80
 8001894:	f01a fdf6 	bl	801c484 <sniprintf>
 8001898:	f8c7 017c 	str.w	r0, [r7, #380]	@ 0x17c
                     "Inference done, output0=%ld\r\n", y0_int);
    }

    HAL_UART_Transmit(&huart1, (uint8_t*)buf, n, HAL_MAX_DELAY);
 800189c:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	f107 0110 	add.w	r1, r7, #16
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295
 80018aa:	4806      	ldr	r0, [pc, #24]	@ (80018c4 <RunModelOnce+0x4a0>)
 80018ac:	f005 f8f0 	bl	8006a90 <HAL_UART_Transmit>
}
 80018b0:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 80018b4:	46bd      	mov	sp, r7
 80018b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018ba:	bf00      	nop
 80018bc:	0cdfe600 	.word	0x0cdfe600
 80018c0:	0801d4bc 	.word	0x0801d4bc
 80018c4:	20020460 	.word	0x20020460
 80018c8:	200202d4 	.word	0x200202d4
 80018cc:	447a0000 	.word	0x447a0000
 80018d0:	0801d4fc 	.word	0x0801d4fc
 80018d4:	0801d524 	.word	0x0801d524

080018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>:
#if defined(_MSC_VER)
  #pragma warning(pop)
#endif


template<typename T> T EndianScalar(T t) {
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  #if FLATBUFFERS_LITTLEENDIAN
    return t;
 80018e0:	687b      	ldr	r3, [r7, #4]
  #else
    return EndianSwap(t);
  #endif
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr

080018ee <_ZN11flatbuffers10ReadScalarIlEET_PKv>:

template<typename T>
// UBSAN: C++ aliasing type rules, see std::bit_cast<> for details.
FLATBUFFERS_SUPPRESS_UBSAN("alignment")
T ReadScalar(const void *p) {
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b082      	sub	sp, #8
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
  return EndianScalar(*reinterpret_cast<const T *>(p));
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4618      	mov	r0, r3
 80018fc:	f000 f998 	bl	8001c30 <_ZN11flatbuffers12EndianScalarIlEET_S1_>
 8001900:	4603      	mov	r3, r0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <_ZN11flatbuffers10ReadScalarItEET_PKv>:
T ReadScalar(const void *p) {
 800190a:	b580      	push	{r7, lr}
 800190c:	b082      	sub	sp, #8
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
  return EndianScalar(*reinterpret_cast<const T *>(p));
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	881b      	ldrh	r3, [r3, #0]
 8001916:	4618      	mov	r0, r3
 8001918:	f000 f995 	bl	8001c46 <_ZN11flatbuffers12EndianScalarItEET_S1_>
 800191c:	4603      	mov	r3, r0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>:
T ReadScalar(const void *p) {
 8001926:	b580      	push	{r7, lr}
 8001928:	b082      	sub	sp, #8
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
  return EndianScalar(*reinterpret_cast<const T *>(p));
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff ffd0 	bl	80018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 8001938:	4603      	mov	r3, r0
}
 800193a:	4618      	mov	r0, r3
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_>:

  template <typename T>
  T GetField(voffset_t field, T defaultval) const {
 8001942:	b580      	push	{r7, lr}
 8001944:	b086      	sub	sp, #24
 8001946:	af00      	add	r7, sp, #0
 8001948:	60f8      	str	r0, [r7, #12]
 800194a:	460b      	mov	r3, r1
 800194c:	607a      	str	r2, [r7, #4]
 800194e:	817b      	strh	r3, [r7, #10]
    auto field_offset = GetOptionalFieldOffset(field);
 8001950:	897b      	ldrh	r3, [r7, #10]
 8001952:	4619      	mov	r1, r3
 8001954:	68f8      	ldr	r0, [r7, #12]
 8001956:	f7ff fbdb 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800195a:	4603      	mov	r3, r0
 800195c:	82fb      	strh	r3, [r7, #22]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800195e:	8afb      	ldrh	r3, [r7, #22]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d007      	beq.n	8001974 <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_+0x32>
 8001964:	68fa      	ldr	r2, [r7, #12]
 8001966:	8afb      	ldrh	r3, [r7, #22]
 8001968:	4413      	add	r3, r2
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff ffdb 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 8001970:	4603      	mov	r3, r0
 8001972:	e000      	b.n	8001976 <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_+0x34>
 8001974:	687b      	ldr	r3, [r7, #4]
  }
 8001976:	4618      	mov	r0, r3
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>:
T* GetMutableSizePrefixedRoot(void* buf) {
  return GetMutableRoot<T>(reinterpret_cast<uint8_t*>(buf) + sizeof(SizeT));
}

template <typename T>
const T* GetRoot(const void* buf) {
 800197e:	b580      	push	{r7, lr}
 8001980:	b082      	sub	sp, #8
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
  return GetMutableRoot<T>(const_cast<void*>(buf));
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 f969 	bl	8001c5e <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>
 800198c:	4603      	mov	r3, r0
}
 800198e:	4618      	mov	r0, r3
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <_ZNSt12_Vector_baseISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8001996:	b580      	push	{r7, lr}
 8001998:	b084      	sub	sp, #16
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f000 f96f 	bl	8001c8c <_ZNSt12_Vector_baseISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EE17_Vector_impl_dataC1Ev>
	{ }
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4618      	mov	r0, r3
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <_ZNSt12_Vector_baseISt8functionIFSt10unique_ptrI14TfLiteDelegatePFvPS2_EEP13TfLiteContextEESaISA_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	60fb      	str	r3, [r7, #12]
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	4618      	mov	r0, r3
 80019cc:	f000 f972 	bl	8001cb4 <_ZNSt12_Vector_baseISt8functionIFSt10unique_ptrI14TfLiteDelegatePFvPS2_EEP13TfLiteContextEESaISA_EE17_Vector_impl_dataC1Ev>
	{ }
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4618      	mov	r0, r3
 80019d4:	3710      	adds	r7, #16
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <_ZNSt12_Vector_baseISt8functionIFSt10unique_ptrI26TfLiteOpaqueDelegateStructPFvPS2_EEiEESaIS8_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80019da:	b580      	push	{r7, lr}
 80019dc:	b084      	sub	sp, #16
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f000 f975 	bl	8001cdc <_ZNSt12_Vector_baseISt8functionIFSt10unique_ptrI26TfLiteOpaqueDelegateStructPFvPS2_EEiEESaIS8_EE17_Vector_impl_dataC1Ev>
	{ }
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4618      	mov	r0, r3
 80019f6:	3710      	adds	r7, #16
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}

080019fc <_ZN6tflite10OpResolverC1Ev>:
class OpResolver {
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	4a04      	ldr	r2, [pc, #16]	@ (8001a18 <_ZN6tflite10OpResolverC1Ev+0x1c>)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	08023918 	.word	0x08023918

08001a1c <_ZN6tflite15MicroOpResolverC1Ev>:
class MicroOpResolver : public OpResolver {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7ff ffe8 	bl	80019fc <_ZN6tflite10OpResolverC1Ev>
 8001a2c:	4a03      	ldr	r2, [pc, #12]	@ (8001a3c <_ZN6tflite15MicroOpResolverC1Ev+0x20>)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4618      	mov	r0, r3
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	080238e4 	.word	0x080238e4

08001a40 <_ZN6tflite22MicroMutableOpResolverILj10EEC1Ev>:
 public:
  TF_LITE_REMOVE_VIRTUAL_DELETE

  explicit MicroMutableOpResolver() {}
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff ffe6 	bl	8001a1c <_ZN6tflite15MicroOpResolverC1Ev>
 8001a50:	4a07      	ldr	r2, [pc, #28]	@ (8001a70 <_ZN6tflite22MicroMutableOpResolverILj10EEC1Ev+0x30>)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f8c3 21e8 	str.w	r2, [r3, #488]	@ 0x1e8
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2200      	movs	r2, #0
 8001a62:	f8c3 223c 	str.w	r2, [r3, #572]	@ 0x23c
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	080238b0 	.word	0x080238b0

08001a74 <_ZN6tflite22MicroMutableOpResolverILj10EE11AddQuantizeEv>:
  TfLiteStatus AddPrelu() {
    return AddBuiltin(BuiltinOperator_PRELU, tflite::Register_PRELU(),
                      ParsePrelu);
  }

  TfLiteStatus AddQuantize() {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08e      	sub	sp, #56	@ 0x38
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
    return AddBuiltin(BuiltinOperator_QUANTIZE, Register_QUANTIZE(),
 8001a7c:	f107 0308 	add.w	r3, r7, #8
 8001a80:	4618      	mov	r0, r3
 8001a82:	f015 fb67 	bl	8017154 <_ZN6tflite17Register_QUANTIZEEv>
 8001a86:	f107 0208 	add.w	r2, r7, #8
 8001a8a:	4b05      	ldr	r3, [pc, #20]	@ (8001aa0 <_ZN6tflite22MicroMutableOpResolverILj10EE11AddQuantizeEv+0x2c>)
 8001a8c:	2172      	movs	r1, #114	@ 0x72
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f000 f938 	bl	8001d04 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8001a94:	4603      	mov	r3, r0
                      ParseQuantize);
  }
 8001a96:	4618      	mov	r0, r3
 8001a98:	3738      	adds	r7, #56	@ 0x38
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	08009d7d 	.word	0x08009d7d

08001aa4 <_ZN6tflite22MicroMutableOpResolverILj10EE13AddExpandDimsEv>:
  TfLiteStatus AddExpandDims() {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b08e      	sub	sp, #56	@ 0x38
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
    return AddBuiltin(BuiltinOperator_EXPAND_DIMS, Register_EXPAND_DIMS(),
 8001aac:	f107 0308 	add.w	r3, r7, #8
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f013 fbe9 	bl	8015288 <_ZN6tflite20Register_EXPAND_DIMSEv>
 8001ab6:	f107 0208 	add.w	r2, r7, #8
 8001aba:	4b05      	ldr	r3, [pc, #20]	@ (8001ad0 <_ZN6tflite22MicroMutableOpResolverILj10EE13AddExpandDimsEv+0x2c>)
 8001abc:	2146      	movs	r1, #70	@ 0x46
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f000 f920 	bl	8001d04 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8001ac4:	4603      	mov	r3, r0
  }
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3738      	adds	r7, #56	@ 0x38
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	080099dd 	.word	0x080099dd

08001ad4 <_ZN6tflite22MicroMutableOpResolverILj10EE9AddConv2DERK18TfLiteRegistration>:
  TfLiteStatus AddConv2D(
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
    return AddBuiltin(BuiltinOperator_CONV_2D, registration, ParseConv2D);
 8001ade:	4b05      	ldr	r3, [pc, #20]	@ (8001af4 <_ZN6tflite22MicroMutableOpResolverILj10EE9AddConv2DERK18TfLiteRegistration+0x20>)
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	2103      	movs	r1, #3
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f000 f90d 	bl	8001d04 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8001aea:	4603      	mov	r3, r0
  }
 8001aec:	4618      	mov	r0, r3
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	08009849 	.word	0x08009849

08001af8 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddReshapeEv>:
  TfLiteStatus AddRelu6() {
    return AddBuiltin(BuiltinOperator_RELU6, tflite::Register_RELU6(),
                      ParseRelu6);
  }

  TfLiteStatus AddReshape() {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08e      	sub	sp, #56	@ 0x38
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
    return AddBuiltin(BuiltinOperator_RESHAPE,
                      tflite::ops::micro::Register_RESHAPE(), ParseReshape);
 8001b00:	f107 0308 	add.w	r3, r7, #8
 8001b04:	4618      	mov	r0, r3
 8001b06:	f016 fe91 	bl	801882c <_ZN6tflite3ops5micro16Register_RESHAPEEv>
    return AddBuiltin(BuiltinOperator_RESHAPE,
 8001b0a:	f107 0208 	add.w	r2, r7, #8
 8001b0e:	4b05      	ldr	r3, [pc, #20]	@ (8001b24 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddReshapeEv+0x2c>)
 8001b10:	2116      	movs	r1, #22
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f000 f8f6 	bl	8001d04 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8001b18:	4603      	mov	r3, r0
  }
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3738      	adds	r7, #56	@ 0x38
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	08009d99 	.word	0x08009d99

08001b28 <_ZN6tflite22MicroMutableOpResolverILj10EE12AddMaxPool2DERK18TfLiteRegistration>:
  TfLiteStatus AddMaxPool2D(
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
    return AddBuiltin(BuiltinOperator_MAX_POOL_2D, registration, ParsePool);
 8001b32:	4b05      	ldr	r3, [pc, #20]	@ (8001b48 <_ZN6tflite22MicroMutableOpResolverILj10EE12AddMaxPool2DERK18TfLiteRegistration+0x20>)
 8001b34:	683a      	ldr	r2, [r7, #0]
 8001b36:	2111      	movs	r1, #17
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f000 f8e3 	bl	8001d04 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8001b3e:	4603      	mov	r3, r0
  }
 8001b40:	4618      	mov	r0, r3
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	08009c3d 	.word	0x08009c3d

08001b4c <_ZN6tflite22MicroMutableOpResolverILj10EE8AddShapeEv>:
  TfLiteStatus AddSelectV2() {
    return AddBuiltin(BuiltinOperator_SELECT_V2, Register_SELECT_V2(),
                      ParseSelectV2);
  }

  TfLiteStatus AddShape() {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08e      	sub	sp, #56	@ 0x38
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
    return AddBuiltin(BuiltinOperator_SHAPE, Register_SHAPE(), ParseShape);
 8001b54:	f107 0308 	add.w	r3, r7, #8
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f016 ff25 	bl	80189a8 <_ZN6tflite14Register_SHAPEEv>
 8001b5e:	f107 0208 	add.w	r2, r7, #8
 8001b62:	4b05      	ldr	r3, [pc, #20]	@ (8001b78 <_ZN6tflite22MicroMutableOpResolverILj10EE8AddShapeEv+0x2c>)
 8001b64:	214d      	movs	r1, #77	@ 0x4d
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f000 f8cc 	bl	8001d04 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8001b6c:	4603      	mov	r3, r0
  }
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3738      	adds	r7, #56	@ 0x38
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	08009e95 	.word	0x08009e95

08001b7c <_ZN6tflite22MicroMutableOpResolverILj10EE15AddStridedSliceEv>:
    return AddBuiltin(BuiltinOperator_SQUARED_DIFFERENCE,
                      tflite::Register_SQUARED_DIFFERENCE(),
                      ParseSquaredDifference);
  }

  TfLiteStatus AddStridedSlice() {
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b08e      	sub	sp, #56	@ 0x38
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
    return AddBuiltin(BuiltinOperator_STRIDED_SLICE,
                      tflite::ops::micro::Register_STRIDED_SLICE(),
 8001b84:	f107 0308 	add.w	r3, r7, #8
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f017 fe67 	bl	801985c <_ZN6tflite3ops5micro22Register_STRIDED_SLICEEv>
    return AddBuiltin(BuiltinOperator_STRIDED_SLICE,
 8001b8e:	f107 0208 	add.w	r2, r7, #8
 8001b92:	4b05      	ldr	r3, [pc, #20]	@ (8001ba8 <_ZN6tflite22MicroMutableOpResolverILj10EE15AddStridedSliceEv+0x2c>)
 8001b94:	212d      	movs	r1, #45	@ 0x2d
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f000 f8b4 	bl	8001d04 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8001b9c:	4603      	mov	r3, r0
                      ParseStridedSlice);
  }
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3738      	adds	r7, #56	@ 0x38
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	08009f65 	.word	0x08009f65

08001bac <_ZN6tflite22MicroMutableOpResolverILj10EE7AddPackEv>:
  TfLiteStatus AddPack() {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08e      	sub	sp, #56	@ 0x38
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
    return AddBuiltin(BuiltinOperator_PACK, tflite::ops::micro::Register_PACK(),
 8001bb4:	f107 0308 	add.w	r3, r7, #8
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f014 fb43 	bl	8016244 <_ZN6tflite3ops5micro13Register_PACKEv>
 8001bbe:	f107 0208 	add.w	r2, r7, #8
 8001bc2:	4b05      	ldr	r3, [pc, #20]	@ (8001bd8 <_ZN6tflite22MicroMutableOpResolverILj10EE7AddPackEv+0x2c>)
 8001bc4:	2153      	movs	r1, #83	@ 0x53
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f000 f89c 	bl	8001d04 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8001bcc:	4603      	mov	r3, r0
  }
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3738      	adds	r7, #56	@ 0x38
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	08009b69 	.word	0x08009b69

08001bdc <_ZN6tflite22MicroMutableOpResolverILj10EE17AddFullyConnectedERK18TfLiteRegistration>:
  TfLiteStatus AddFullyConnected(
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
    return AddBuiltin(BuiltinOperator_FULLY_CONNECTED, registration,
 8001be6:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <_ZN6tflite22MicroMutableOpResolverILj10EE17AddFullyConnectedERK18TfLiteRegistration+0x20>)
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	2109      	movs	r1, #9
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f000 f889 	bl	8001d04 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8001bf2:	4603      	mov	r3, r0
  }
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3708      	adds	r7, #8
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	080099f9 	.word	0x080099f9

08001c00 <_ZN6tflite22MicroMutableOpResolverILj10EE13AddDequantizeEv>:
  TfLiteStatus AddDequantize() {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b08e      	sub	sp, #56	@ 0x38
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
    return AddBuiltin(BuiltinOperator_DEQUANTIZE, tflite::Register_DEQUANTIZE(),
 8001c08:	f107 0308 	add.w	r3, r7, #8
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f012 ff09 	bl	8014a24 <_ZN6tflite19Register_DEQUANTIZEEv>
 8001c12:	f107 0208 	add.w	r2, r7, #8
 8001c16:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <_ZN6tflite22MicroMutableOpResolverILj10EE13AddDequantizeEv+0x2c>)
 8001c18:	2106      	movs	r1, #6
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f000 f872 	bl	8001d04 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8001c20:	4603      	mov	r3, r0
  }
 8001c22:	4618      	mov	r0, r3
 8001c24:	3738      	adds	r7, #56	@ 0x38
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	080099c1 	.word	0x080099c1

08001c30 <_ZN11flatbuffers12EndianScalarIlEET_S1_>:
template<typename T> T EndianScalar(T t) {
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
    return t;
 8001c38:	687b      	ldr	r3, [r7, #4]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <_ZN11flatbuffers12EndianScalarItEET_S1_>:
template<typename T> T EndianScalar(T t) {
 8001c46:	b480      	push	{r7}
 8001c48:	b083      	sub	sp, #12
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	80fb      	strh	r3, [r7, #6]
    return t;
 8001c50:	88fb      	ldrh	r3, [r7, #6]
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr

08001c5e <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>:
T* GetMutableRoot(void* buf) {
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
  if (!buf) return nullptr;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv+0x12>
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	e009      	b.n	8001c84 <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv+0x26>
  EndianCheck();
 8001c70:	f7ff fa24 	bl	80010bc <_ZN11flatbuffers11EndianCheckEv>
                              EndianScalar(*reinterpret_cast<uoffset_t*>(buf)));
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff fe2d 	bl	80018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4413      	add	r3, r2
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <_ZNSt12_Vector_baseISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	605a      	str	r2, [r3, #4]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	609a      	str	r2, [r3, #8]
	{ }
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <_ZNSt12_Vector_baseISt8functionIFSt10unique_ptrI14TfLiteDelegatePFvPS2_EEP13TfLiteContextEESaISA_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	605a      	str	r2, [r3, #4]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	609a      	str	r2, [r3, #8]
	{ }
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <_ZNSt12_Vector_baseISt8functionIFSt10unique_ptrI26TfLiteOpaqueDelegateStructPFvPS2_EEiEESaIS8_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	605a      	str	r2, [r3, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	609a      	str	r2, [r3, #8]
	{ }
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>:
  }

  unsigned int GetRegistrationLength() { return registrations_len_; }

 private:
  TfLiteStatus AddBuiltin(tflite::BuiltinOperator op,
 8001d04:	b5b0      	push	{r4, r5, r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	60b9      	str	r1, [r7, #8]
 8001d0e:	607a      	str	r2, [r7, #4]
 8001d10:	603b      	str	r3, [r7, #0]
                          const TfLiteRegistration& registration,
                          MicroOpResolver::BuiltinParseFunction parser) {
    if (op == BuiltinOperator_CUSTOM) {
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	2b20      	cmp	r3, #32
 8001d16:	d107      	bne.n	8001d28 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x24>
      MicroPrintf("Invalid parameter BuiltinOperator_CUSTOM to the ");
 8001d18:	483a      	ldr	r0, [pc, #232]	@ (8001e04 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x100>)
 8001d1a:	f00f fc7d 	bl	8011618 <_Z11MicroPrintfPKcz>
      MicroPrintf("AddBuiltin function.");
 8001d1e:	483a      	ldr	r0, [pc, #232]	@ (8001e08 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x104>)
 8001d20:	f00f fc7a 	bl	8011618 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e069      	b.n	8001dfc <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0xf8>
    }

    if (FindOp(op) != nullptr) {
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	3320      	adds	r3, #32
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	68b9      	ldr	r1, [r7, #8]
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	4798      	blx	r3
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	bf14      	ite	ne
 8001d3c:	2301      	movne	r3, #1
 8001d3e:	2300      	moveq	r3, #0
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d008      	beq.n	8001d58 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x54>
      MicroPrintf("Calling AddBuiltin with the same op more than ");
 8001d46:	4831      	ldr	r0, [pc, #196]	@ (8001e0c <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x108>)
 8001d48:	f00f fc66 	bl	8011618 <_Z11MicroPrintfPKcz>
      MicroPrintf("once is not supported (Op: #%d).", op);
 8001d4c:	68b9      	ldr	r1, [r7, #8]
 8001d4e:	4830      	ldr	r0, [pc, #192]	@ (8001e10 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x10c>)
 8001d50:	f00f fc62 	bl	8011618 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e051      	b.n	8001dfc <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0xf8>
    }

    if (registrations_len_ >= tOpCount) {
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	@ 0x1e8
 8001d5e:	2b09      	cmp	r3, #9
 8001d60:	d909      	bls.n	8001d76 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x72>
      MicroPrintf("Couldn't register builtin op #%d, resolver size ", op);
 8001d62:	68b9      	ldr	r1, [r7, #8]
 8001d64:	482b      	ldr	r0, [pc, #172]	@ (8001e14 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x110>)
 8001d66:	f00f fc57 	bl	8011618 <_Z11MicroPrintfPKcz>
      MicroPrintf("is too small (%d).", tOpCount);
 8001d6a:	210a      	movs	r1, #10
 8001d6c:	482a      	ldr	r0, [pc, #168]	@ (8001e18 <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x114>)
 8001d6e:	f00f fc53 	bl	8011618 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e042      	b.n	8001dfc <_ZN6tflite22MicroMutableOpResolverILj10EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0xf8>
    }

    registrations_[registrations_len_] = registration;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f8d3 21e8 	ldr.w	r2, [r3, #488]	@ 0x1e8
 8001d7c:	68f9      	ldr	r1, [r7, #12]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	4413      	add	r3, r2
 8001d84:	011b      	lsls	r3, r3, #4
 8001d86:	440b      	add	r3, r1
 8001d88:	f103 0208 	add.w	r2, r3, #8
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	4614      	mov	r4, r2
 8001d90:	461d      	mov	r5, r3
 8001d92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d9a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001d9e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    // Strictly speaking, the builtin_code is not necessary for TFLM but filling
    // it in regardless.
    registrations_[registrations_len_].builtin_code = op;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f8d3 21e8 	ldr.w	r2, [r3, #488]	@ 0x1e8
 8001da8:	68f9      	ldr	r1, [r7, #12]
 8001daa:	4613      	mov	r3, r2
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	4413      	add	r3, r2
 8001db0:	011b      	lsls	r3, r3, #4
 8001db2:	440b      	add	r3, r1
 8001db4:	331c      	adds	r3, #28
 8001db6:	68ba      	ldr	r2, [r7, #8]
 8001db8:	601a      	str	r2, [r3, #0]
    registrations_len_++;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	f8d3 31e8 	ldr.w	r3, [r3, #488]	@ 0x1e8
 8001dc0:	1c5a      	adds	r2, r3, #1
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f8c3 21e8 	str.w	r2, [r3, #488]	@ 0x1e8

    builtin_codes_[num_buitin_ops_] = op;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f8d3 323c 	ldr.w	r3, [r3, #572]	@ 0x23c
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	337a      	adds	r3, #122	@ 0x7a
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	4413      	add	r3, r2
 8001dd6:	68ba      	ldr	r2, [r7, #8]
 8001dd8:	605a      	str	r2, [r3, #4]
    builtin_parsers_[num_buitin_ops_] = parser;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	f8d3 323c 	ldr.w	r3, [r3, #572]	@ 0x23c
 8001de0:	68fa      	ldr	r2, [r7, #12]
 8001de2:	3384      	adds	r3, #132	@ 0x84
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	4413      	add	r3, r2
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	605a      	str	r2, [r3, #4]
    num_buitin_ops_++;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	f8d3 323c 	ldr.w	r3, [r3, #572]	@ 0x23c
 8001df2:	1c5a      	adds	r2, r3, #1
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f8c3 223c 	str.w	r2, [r3, #572]	@ 0x23c

    return kTfLiteOk;
 8001dfa:	2300      	movs	r3, #0
  }
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bdb0      	pop	{r4, r5, r7, pc}
 8001e04:	0801d544 	.word	0x0801d544
 8001e08:	0801d578 	.word	0x0801d578
 8001e0c:	0801d590 	.word	0x0801d590
 8001e10:	0801d5c0 	.word	0x0801d5c0
 8001e14:	0801d5e4 	.word	0x0801d5e4
 8001e18:	0801d618 	.word	0x0801d618

08001e1c <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE>:
  const TfLiteRegistration* FindOp(tflite::BuiltinOperator op) const override {
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
    if (op == BuiltinOperator_CUSTOM) return nullptr;
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	2b20      	cmp	r3, #32
 8001e2a:	d101      	bne.n	8001e30 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x14>
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	e01c      	b.n	8001e6a <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x4e>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001e30:	2300      	movs	r3, #0
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	e012      	b.n	8001e5c <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x40>
      const TfLiteRegistration& registration = registrations_[i];
 8001e36:	68fa      	ldr	r2, [r7, #12]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	4413      	add	r3, r2
 8001e3e:	011b      	lsls	r3, r3, #4
 8001e40:	3308      	adds	r3, #8
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	4413      	add	r3, r2
 8001e46:	60bb      	str	r3, [r7, #8]
      if (registration.builtin_code == op) {
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	695b      	ldr	r3, [r3, #20]
 8001e4c:	683a      	ldr	r2, [r7, #0]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d101      	bne.n	8001e56 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x3a>
        return &registration;
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	e009      	b.n	8001e6a <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x4e>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	@ 0x1e8
 8001e62:	68fa      	ldr	r2, [r7, #12]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d3e6      	bcc.n	8001e36 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpENS_15BuiltinOperatorE+0x1a>
    return nullptr;
 8001e68:	2300      	movs	r3, #0
  }
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3714      	adds	r7, #20
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr

08001e76 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc>:
  const TfLiteRegistration* FindOp(const char* op) const override {
 8001e76:	b580      	push	{r7, lr}
 8001e78:	b084      	sub	sp, #16
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
 8001e7e:	6039      	str	r1, [r7, #0]
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001e80:	2300      	movs	r3, #0
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	e01a      	b.n	8001ebc <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x46>
      const TfLiteRegistration& registration = registrations_[i];
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	4613      	mov	r3, r2
 8001e8a:	005b      	lsls	r3, r3, #1
 8001e8c:	4413      	add	r3, r2
 8001e8e:	011b      	lsls	r3, r3, #4
 8001e90:	3308      	adds	r3, #8
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	4413      	add	r3, r2
 8001e96:	60bb      	str	r3, [r7, #8]
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	695b      	ldr	r3, [r3, #20]
 8001e9c:	2b20      	cmp	r3, #32
 8001e9e:	d10a      	bne.n	8001eb6 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x40>
          (strcmp(registration.custom_name, op) == 0)) {
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	6839      	ldr	r1, [r7, #0]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe f9b2 	bl	8000210 <strcmp>
 8001eac:	4603      	mov	r3, r0
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d101      	bne.n	8001eb6 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x40>
        return &registration;
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	e009      	b.n	8001eca <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x54>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	3301      	adds	r3, #1
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f8d3 31e8 	ldr.w	r3, [r3, #488]	@ 0x1e8
 8001ec2:	68fa      	ldr	r2, [r7, #12]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d3de      	bcc.n	8001e86 <_ZNK6tflite22MicroMutableOpResolverILj10EE6FindOpEPKc+0x10>
    return nullptr;
 8001ec8:	2300      	movs	r3, #0
  }
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE>:
  MicroOpResolver::BuiltinParseFunction GetOpDataParser(
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b084      	sub	sp, #16
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
 8001eda:	6039      	str	r1, [r7, #0]
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f8d3 323c 	ldr.w	r3, [r3, #572]	@ 0x23c
 8001ee2:	2b0a      	cmp	r3, #10
 8001ee4:	d901      	bls.n	8001eea <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x18>
 8001ee6:	f019 ffdd 	bl	801bea4 <abort>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	e012      	b.n	8001f16 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x44>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	337a      	adds	r3, #122	@ 0x7a
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	4413      	add	r3, r2
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d106      	bne.n	8001f10 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x3e>
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	3384      	adds	r3, #132	@ 0x84
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	4413      	add	r3, r2
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	e009      	b.n	8001f24 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x52>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	3301      	adds	r3, #1
 8001f14:	60fb      	str	r3, [r7, #12]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f8d3 323c 	ldr.w	r3, [r3, #572]	@ 0x23c
 8001f1c:	68fa      	ldr	r2, [r7, #12]
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d3e6      	bcc.n	8001ef0 <_ZNK6tflite22MicroMutableOpResolverILj10EE15GetOpDataParserENS_15BuiltinOperatorE+0x1e>
    return nullptr;
 8001f22:	2300      	movs	r3, #0
  }
 8001f24:	4618      	mov	r0, r3
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <PrintModelInfo>:
void StartDefaultTask(void const * argument);

/* USER CODE BEGIN PFP */
void RunModelOnce(void);
void PrintModelInfo(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b092      	sub	sp, #72	@ 0x48
 8001f30:	af00      	add	r7, sp, #0
  char buf[64];
  int n = snprintf(buf, sizeof(buf),
 8001f32:	4b0a      	ldr	r3, [pc, #40]	@ (8001f5c <PrintModelInfo+0x30>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	1d38      	adds	r0, r7, #4
 8001f38:	4a09      	ldr	r2, [pc, #36]	@ (8001f60 <PrintModelInfo+0x34>)
 8001f3a:	2140      	movs	r1, #64	@ 0x40
 8001f3c:	f01a faa2 	bl	801c484 <sniprintf>
 8001f40:	6478      	str	r0, [r7, #68]	@ 0x44
                   "Model size: %u bytes\r\n", model_tflite_len);
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, n, HAL_MAX_DELAY);
 8001f42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f44:	b29a      	uxth	r2, r3
 8001f46:	1d39      	adds	r1, r7, #4
 8001f48:	f04f 33ff 	mov.w	r3, #4294967295
 8001f4c:	4805      	ldr	r0, [pc, #20]	@ (8001f64 <PrintModelInfo+0x38>)
 8001f4e:	f004 fd9f 	bl	8006a90 <HAL_UART_Transmit>
}
 8001f52:	bf00      	nop
 8001f54:	3748      	adds	r7, #72	@ 0x48
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	08036e60 	.word	0x08036e60
 8001f60:	0801d62c 	.word	0x0801d62c
 8001f64:	20020460 	.word	0x20020460

08001f68 <PrintMemoryEstimate>:

void PrintMemoryEstimate(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b0a4      	sub	sp, #144	@ 0x90
 8001f6c:	af02      	add	r7, sp, #8
    char buf[128];

    unsigned total = model_tflite_len + TENSOR_ARENA_SIZE_BYTES;
 8001f6e:	4b11      	ldr	r3, [pc, #68]	@ (8001fb4 <PrintMemoryEstimate+0x4c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f503 33a0 	add.w	r3, r3, #81920	@ 0x14000
 8001f76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

    int n = snprintf(buf, sizeof(buf),
 8001f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb4 <PrintMemoryEstimate+0x4c>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	4638      	mov	r0, r7
 8001f80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f84:	9301      	str	r3, [sp, #4]
 8001f86:	f44f 33a0 	mov.w	r3, #81920	@ 0x14000
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb8 <PrintMemoryEstimate+0x50>)
 8001f90:	2180      	movs	r1, #128	@ 0x80
 8001f92:	f01a fa77 	bl	801c484 <sniprintf>
 8001f96:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
                     "Model: %u bytes, Arena: %u bytes, Total: %u bytes\r\n",
                     (unsigned)model_tflite_len,
                     (unsigned)TENSOR_ARENA_SIZE_BYTES,
                     total);

    HAL_UART_Transmit(&huart1, (uint8_t*)buf, n, HAL_MAX_DELAY);
 8001f9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	4639      	mov	r1, r7
 8001fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa6:	4805      	ldr	r0, [pc, #20]	@ (8001fbc <PrintMemoryEstimate+0x54>)
 8001fa8:	f004 fd72 	bl	8006a90 <HAL_UART_Transmit>
}
 8001fac:	bf00      	nop
 8001fae:	3788      	adds	r7, #136	@ 0x88
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	08036e60 	.word	0x08036e60
 8001fb8:	0801d644 	.word	0x0801d644
 8001fbc:	20020460 	.word	0x20020460

08001fc0 <InitCycleCounter>:

static void InitCycleCounter(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001fc4:	4b09      	ldr	r3, [pc, #36]	@ (8001fec <InitCycleCounter+0x2c>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	4a08      	ldr	r2, [pc, #32]	@ (8001fec <InitCycleCounter+0x2c>)
 8001fca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fce:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 8001fd0:	4b07      	ldr	r3, [pc, #28]	@ (8001ff0 <InitCycleCounter+0x30>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001fd6:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <InitCycleCounter+0x30>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a05      	ldr	r2, [pc, #20]	@ (8001ff0 <InitCycleCounter+0x30>)
 8001fdc:	f043 0301 	orr.w	r3, r3, #1
 8001fe0:	6013      	str	r3, [r2, #0]
}
 8001fe2:	bf00      	nop
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	e000edf0 	.word	0xe000edf0
 8001ff0:	e0001000 	.word	0xe0001000

08001ff4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b094      	sub	sp, #80	@ 0x50
 8001ff8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ffa:	f107 0320 	add.w	r3, r7, #32
 8001ffe:	2230      	movs	r2, #48	@ 0x30
 8002000:	2100      	movs	r1, #0
 8002002:	4618      	mov	r0, r3
 8002004:	f01a fb66 	bl	801c6d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002008:	f107 030c 	add.w	r3, r7, #12
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	60da      	str	r2, [r3, #12]
 8002016:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002018:	f003 f91c 	bl	8005254 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800201c:	4b2c      	ldr	r3, [pc, #176]	@ (80020d0 <SystemClock_Config+0xdc>)
 800201e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002020:	4a2b      	ldr	r2, [pc, #172]	@ (80020d0 <SystemClock_Config+0xdc>)
 8002022:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002026:	6413      	str	r3, [r2, #64]	@ 0x40
 8002028:	4b29      	ldr	r3, [pc, #164]	@ (80020d0 <SystemClock_Config+0xdc>)
 800202a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002034:	4b27      	ldr	r3, [pc, #156]	@ (80020d4 <SystemClock_Config+0xe0>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a26      	ldr	r2, [pc, #152]	@ (80020d4 <SystemClock_Config+0xe0>)
 800203a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800203e:	6013      	str	r3, [r2, #0]
 8002040:	4b24      	ldr	r3, [pc, #144]	@ (80020d4 <SystemClock_Config+0xe0>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002048:	607b      	str	r3, [r7, #4]
 800204a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800204c:	2309      	movs	r3, #9
 800204e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002050:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002054:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002056:	2301      	movs	r3, #1
 8002058:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800205a:	2302      	movs	r3, #2
 800205c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800205e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002062:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002064:	2319      	movs	r3, #25
 8002066:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8002068:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800206c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800206e:	2302      	movs	r3, #2
 8002070:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002072:	2309      	movs	r3, #9
 8002074:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002076:	f107 0320 	add.w	r3, r7, #32
 800207a:	4618      	mov	r0, r3
 800207c:	f003 f94a 	bl	8005314 <HAL_RCC_OscConfig>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002086:	f000 fad9 	bl	800263c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800208a:	f003 f8f3 	bl	8005274 <HAL_PWREx_EnableOverDrive>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8002094:	f000 fad2 	bl	800263c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002098:	230f      	movs	r3, #15
 800209a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800209c:	2302      	movs	r3, #2
 800209e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80020a4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80020a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80020aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80020b0:	f107 030c 	add.w	r3, r7, #12
 80020b4:	2106      	movs	r1, #6
 80020b6:	4618      	mov	r0, r3
 80020b8:	f003 fbd0 	bl	800585c <HAL_RCC_ClockConfig>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80020c2:	f000 fabb 	bl	800263c <Error_Handler>
  }
}
 80020c6:	bf00      	nop
 80020c8:	3750      	adds	r7, #80	@ 0x50
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	40023800 	.word	0x40023800
 80020d4:	40007000 	.word	0x40007000

080020d8 <main>:
//     HAL_Delay(1000);
//   }
// }

int main(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b0aa      	sub	sp, #168	@ 0xa8
 80020dc:	af02      	add	r7, sp, #8
    MPU_Config();
 80020de:	f000 fa6f 	bl	80025c0 <MPU_Config>
    HAL_Init();
 80020e2:	f000 fdce 	bl	8002c82 <HAL_Init>
    SystemClock_Config();
 80020e6:	f7ff ff85 	bl	8001ff4 <SystemClock_Config>

    MX_GPIO_Init();
 80020ea:	f000 f8ab 	bl	8002244 <MX_GPIO_Init>
    MX_USART1_UART_Init();
 80020ee:	f000 f879 	bl	80021e4 <MX_USART1_UART_Init>

    const char *msg = "STM32F7 Inference Test\r\n";
 80020f2:	4b35      	ldr	r3, [pc, #212]	@ (80021c8 <main+0xf0>)
 80020f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80020f8:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 80020fc:	f7fe f8e8 	bl	80002d0 <strlen>
 8002100:	4603      	mov	r3, r0
 8002102:	b29a      	uxth	r2, r3
 8002104:	f04f 33ff 	mov.w	r3, #4294967295
 8002108:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 800210c:	482f      	ldr	r0, [pc, #188]	@ (80021cc <main+0xf4>)
 800210e:	f004 fcbf 	bl	8006a90 <HAL_UART_Transmit>

    PrintModelInfo();
 8002112:	f7ff ff0b 	bl	8001f2c <PrintModelInfo>
    PrintMemoryEstimate();
 8002116:	f7ff ff27 	bl	8001f68 <PrintMemoryEstimate>

    InitCycleCounter();
 800211a:	f7ff ff51 	bl	8001fc0 <InitCycleCounter>

    const char *m = "Running inference...\r\n";
 800211e:	4b2c      	ldr	r3, [pc, #176]	@ (80021d0 <main+0xf8>)
 8002120:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    HAL_UART_Transmit(&huart1, (uint8_t*)m, strlen(m), HAL_MAX_DELAY);
 8002124:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8002128:	f7fe f8d2 	bl	80002d0 <strlen>
 800212c:	4603      	mov	r3, r0
 800212e:	b29a      	uxth	r2, r3
 8002130:	f04f 33ff 	mov.w	r3, #4294967295
 8002134:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8002138:	4824      	ldr	r0, [pc, #144]	@ (80021cc <main+0xf4>)
 800213a:	f004 fca9 	bl	8006a90 <HAL_UART_Transmit>

    uint32_t start = DWT->CYCCNT;
 800213e:	4b25      	ldr	r3, [pc, #148]	@ (80021d4 <main+0xfc>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    RunModelOnce();
 8002146:	f7ff f96d 	bl	8001424 <RunModelOnce>
    uint32_t end = DWT->CYCCNT;
 800214a:	4b22      	ldr	r3, [pc, #136]	@ (80021d4 <main+0xfc>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

    uint32_t diff = end - start;
 8002152:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002156:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    float ms = (float)diff * 1000.0f / (float)SystemCoreClock;
 8002160:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002164:	ee07 3a90 	vmov	s15, r3
 8002168:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800216c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80021d8 <main+0x100>
 8002170:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002174:	4b19      	ldr	r3, [pc, #100]	@ (80021dc <main+0x104>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	ee07 3a90 	vmov	s15, r3
 800217c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002180:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002184:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

    char buf[128];
    int n = snprintf(buf, sizeof(buf),
 8002188:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800218c:	f7fe fa0c 	bl	80005a8 <__aeabi_f2d>
 8002190:	4602      	mov	r2, r0
 8002192:	460b      	mov	r3, r1
 8002194:	1d38      	adds	r0, r7, #4
 8002196:	e9cd 2300 	strd	r2, r3, [sp]
 800219a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800219e:	4a10      	ldr	r2, [pc, #64]	@ (80021e0 <main+0x108>)
 80021a0:	2180      	movs	r1, #128	@ 0x80
 80021a2:	f01a f96f 	bl	801c484 <sniprintf>
 80021a6:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
                     "Inference cycles: %lu, latency: %.3f ms\r\n",
                     diff, (double)ms);

    HAL_UART_Transmit(&huart1, (uint8_t*)buf, n, HAL_MAX_DELAY);
 80021aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	1d39      	adds	r1, r7, #4
 80021b2:	f04f 33ff 	mov.w	r3, #4294967295
 80021b6:	4805      	ldr	r0, [pc, #20]	@ (80021cc <main+0xf4>)
 80021b8:	f004 fc6a 	bl	8006a90 <HAL_UART_Transmit>

    while (1)
    {
        HAL_Delay(1000);
 80021bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80021c0:	f000 fd8c 	bl	8002cdc <HAL_Delay>
 80021c4:	e7fa      	b.n	80021bc <main+0xe4>
 80021c6:	bf00      	nop
 80021c8:	0801d678 	.word	0x0801d678
 80021cc:	20020460 	.word	0x20020460
 80021d0:	0801d694 	.word	0x0801d694
 80021d4:	e0001000 	.word	0xe0001000
 80021d8:	447a0000 	.word	0x447a0000
 80021dc:	20000000 	.word	0x20000000
 80021e0:	0801d6ac 	.word	0x0801d6ac

080021e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021e8:	4b14      	ldr	r3, [pc, #80]	@ (800223c <MX_USART1_UART_Init+0x58>)
 80021ea:	4a15      	ldr	r2, [pc, #84]	@ (8002240 <MX_USART1_UART_Init+0x5c>)
 80021ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021ee:	4b13      	ldr	r3, [pc, #76]	@ (800223c <MX_USART1_UART_Init+0x58>)
 80021f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021f6:	4b11      	ldr	r3, [pc, #68]	@ (800223c <MX_USART1_UART_Init+0x58>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021fc:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <MX_USART1_UART_Init+0x58>)
 80021fe:	2200      	movs	r2, #0
 8002200:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002202:	4b0e      	ldr	r3, [pc, #56]	@ (800223c <MX_USART1_UART_Init+0x58>)
 8002204:	2200      	movs	r2, #0
 8002206:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002208:	4b0c      	ldr	r3, [pc, #48]	@ (800223c <MX_USART1_UART_Init+0x58>)
 800220a:	220c      	movs	r2, #12
 800220c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800220e:	4b0b      	ldr	r3, [pc, #44]	@ (800223c <MX_USART1_UART_Init+0x58>)
 8002210:	2200      	movs	r2, #0
 8002212:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002214:	4b09      	ldr	r3, [pc, #36]	@ (800223c <MX_USART1_UART_Init+0x58>)
 8002216:	2200      	movs	r2, #0
 8002218:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800221a:	4b08      	ldr	r3, [pc, #32]	@ (800223c <MX_USART1_UART_Init+0x58>)
 800221c:	2200      	movs	r2, #0
 800221e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002220:	4b06      	ldr	r3, [pc, #24]	@ (800223c <MX_USART1_UART_Init+0x58>)
 8002222:	2200      	movs	r2, #0
 8002224:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002226:	4805      	ldr	r0, [pc, #20]	@ (800223c <MX_USART1_UART_Init+0x58>)
 8002228:	f004 fbe4 	bl	80069f4 <HAL_UART_Init>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002232:	f000 fa03 	bl	800263c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002236:	bf00      	nop
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	20020460 	.word	0x20020460
 8002240:	40011000 	.word	0x40011000

08002244 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b090      	sub	sp, #64	@ 0x40
 8002248:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800224e:	2200      	movs	r2, #0
 8002250:	601a      	str	r2, [r3, #0]
 8002252:	605a      	str	r2, [r3, #4]
 8002254:	609a      	str	r2, [r3, #8]
 8002256:	60da      	str	r2, [r3, #12]
 8002258:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800225a:	4bb0      	ldr	r3, [pc, #704]	@ (800251c <MX_GPIO_Init+0x2d8>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225e:	4aaf      	ldr	r2, [pc, #700]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002260:	f043 0310 	orr.w	r3, r3, #16
 8002264:	6313      	str	r3, [r2, #48]	@ 0x30
 8002266:	4bad      	ldr	r3, [pc, #692]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	f003 0310 	and.w	r3, r3, #16
 800226e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002272:	4baa      	ldr	r3, [pc, #680]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	4aa9      	ldr	r2, [pc, #676]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002278:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800227c:	6313      	str	r3, [r2, #48]	@ 0x30
 800227e:	4ba7      	ldr	r3, [pc, #668]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002286:	627b      	str	r3, [r7, #36]	@ 0x24
 8002288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800228a:	4ba4      	ldr	r3, [pc, #656]	@ (800251c <MX_GPIO_Init+0x2d8>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	4aa3      	ldr	r2, [pc, #652]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002290:	f043 0302 	orr.w	r3, r3, #2
 8002294:	6313      	str	r3, [r2, #48]	@ 0x30
 8002296:	4ba1      	ldr	r3, [pc, #644]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	623b      	str	r3, [r7, #32]
 80022a0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022a2:	4b9e      	ldr	r3, [pc, #632]	@ (800251c <MX_GPIO_Init+0x2d8>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a6:	4a9d      	ldr	r2, [pc, #628]	@ (800251c <MX_GPIO_Init+0x2d8>)
 80022a8:	f043 0308 	orr.w	r3, r3, #8
 80022ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ae:	4b9b      	ldr	r3, [pc, #620]	@ (800251c <MX_GPIO_Init+0x2d8>)
 80022b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b2:	f003 0308 	and.w	r3, r3, #8
 80022b6:	61fb      	str	r3, [r7, #28]
 80022b8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022ba:	4b98      	ldr	r3, [pc, #608]	@ (800251c <MX_GPIO_Init+0x2d8>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022be:	4a97      	ldr	r2, [pc, #604]	@ (800251c <MX_GPIO_Init+0x2d8>)
 80022c0:	f043 0304 	orr.w	r3, r3, #4
 80022c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c6:	4b95      	ldr	r3, [pc, #596]	@ (800251c <MX_GPIO_Init+0x2d8>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ca:	f003 0304 	and.w	r3, r3, #4
 80022ce:	61bb      	str	r3, [r7, #24]
 80022d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d2:	4b92      	ldr	r3, [pc, #584]	@ (800251c <MX_GPIO_Init+0x2d8>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d6:	4a91      	ldr	r2, [pc, #580]	@ (800251c <MX_GPIO_Init+0x2d8>)
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022de:	4b8f      	ldr	r3, [pc, #572]	@ (800251c <MX_GPIO_Init+0x2d8>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	617b      	str	r3, [r7, #20]
 80022e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80022ea:	4b8c      	ldr	r3, [pc, #560]	@ (800251c <MX_GPIO_Init+0x2d8>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ee:	4a8b      	ldr	r2, [pc, #556]	@ (800251c <MX_GPIO_Init+0x2d8>)
 80022f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f6:	4b89      	ldr	r3, [pc, #548]	@ (800251c <MX_GPIO_Init+0x2d8>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022fe:	613b      	str	r3, [r7, #16]
 8002300:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002302:	4b86      	ldr	r3, [pc, #536]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002306:	4a85      	ldr	r2, [pc, #532]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002308:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800230c:	6313      	str	r3, [r2, #48]	@ 0x30
 800230e:	4b83      	ldr	r3, [pc, #524]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800231a:	4b80      	ldr	r3, [pc, #512]	@ (800251c <MX_GPIO_Init+0x2d8>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231e:	4a7f      	ldr	r2, [pc, #508]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002320:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002324:	6313      	str	r3, [r2, #48]	@ 0x30
 8002326:	4b7d      	ldr	r3, [pc, #500]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800232e:	60bb      	str	r3, [r7, #8]
 8002330:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002332:	4b7a      	ldr	r3, [pc, #488]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002336:	4a79      	ldr	r2, [pc, #484]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002338:	f043 0320 	orr.w	r3, r3, #32
 800233c:	6313      	str	r3, [r2, #48]	@ 0x30
 800233e:	4b77      	ldr	r3, [pc, #476]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	f003 0320 	and.w	r3, r3, #32
 8002346:	607b      	str	r3, [r7, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800234a:	4b74      	ldr	r3, [pc, #464]	@ (800251c <MX_GPIO_Init+0x2d8>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234e:	4a73      	ldr	r2, [pc, #460]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002350:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002354:	6313      	str	r3, [r2, #48]	@ 0x30
 8002356:	4b71      	ldr	r3, [pc, #452]	@ (800251c <MX_GPIO_Init+0x2d8>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800235e:	603b      	str	r3, [r7, #0]
 8002360:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002362:	2201      	movs	r2, #1
 8002364:	2120      	movs	r1, #32
 8002366:	486e      	ldr	r0, [pc, #440]	@ (8002520 <MX_GPIO_Init+0x2dc>)
 8002368:	f001 f8f2 	bl	8003550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 800236c:	2200      	movs	r2, #0
 800236e:	210c      	movs	r1, #12
 8002370:	486c      	ldr	r0, [pc, #432]	@ (8002524 <MX_GPIO_Init+0x2e0>)
 8002372:	f001 f8ed 	bl	8003550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8002376:	2201      	movs	r2, #1
 8002378:	2108      	movs	r1, #8
 800237a:	486b      	ldr	r0, [pc, #428]	@ (8002528 <MX_GPIO_Init+0x2e4>)
 800237c:	f001 f8e8 	bl	8003550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8002380:	2201      	movs	r2, #1
 8002382:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002386:	4867      	ldr	r0, [pc, #412]	@ (8002524 <MX_GPIO_Init+0x2e0>)
 8002388:	f001 f8e2 	bl	8003550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 800238c:	2200      	movs	r2, #0
 800238e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002392:	4866      	ldr	r0, [pc, #408]	@ (800252c <MX_GPIO_Init+0x2e8>)
 8002394:	f001 f8dc 	bl	8003550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8002398:	2200      	movs	r2, #0
 800239a:	21c8      	movs	r1, #200	@ 0xc8
 800239c:	4864      	ldr	r0, [pc, #400]	@ (8002530 <MX_GPIO_Init+0x2ec>)
 800239e:	f001 f8d7 	bl	8003550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80023a2:	2308      	movs	r3, #8
 80023a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023a6:	2300      	movs	r3, #0
 80023a8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023aa:	2300      	movs	r3, #0
 80023ac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80023ae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80023b2:	4619      	mov	r1, r3
 80023b4:	485f      	ldr	r0, [pc, #380]	@ (8002534 <MX_GPIO_Init+0x2f0>)
 80023b6:	f000 ff1f 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 80023ba:	f643 4323 	movw	r3, #15395	@ 0x3c23
 80023be:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c0:	2302      	movs	r3, #2
 80023c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c4:	2300      	movs	r3, #0
 80023c6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c8:	2303      	movs	r3, #3
 80023ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80023cc:	230a      	movs	r3, #10
 80023ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80023d4:	4619      	mov	r1, r3
 80023d6:	4858      	ldr	r0, [pc, #352]	@ (8002538 <MX_GPIO_Init+0x2f4>)
 80023d8:	f000 ff0e 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 80023dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023e2:	2300      	movs	r3, #0
 80023e4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80023ea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80023ee:	4619      	mov	r1, r3
 80023f0:	4852      	ldr	r0, [pc, #328]	@ (800253c <MX_GPIO_Init+0x2f8>)
 80023f2:	f000 ff01 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 80023f6:	2340      	movs	r3, #64	@ 0x40
 80023f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80023fa:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80023fe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8002404:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002408:	4619      	mov	r1, r3
 800240a:	4845      	ldr	r0, [pc, #276]	@ (8002520 <MX_GPIO_Init+0x2dc>)
 800240c:	f000 fef4 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8002410:	2320      	movs	r3, #32
 8002412:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002414:	2301      	movs	r3, #1
 8002416:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241c:	2300      	movs	r3, #0
 800241e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002420:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002424:	4619      	mov	r1, r3
 8002426:	483e      	ldr	r0, [pc, #248]	@ (8002520 <MX_GPIO_Init+0x2dc>)
 8002428:	f000 fee6 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 800242c:	f241 030c 	movw	r3, #4108	@ 0x100c
 8002430:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002432:	2301      	movs	r3, #1
 8002434:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002436:	2300      	movs	r3, #0
 8002438:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243a:	2300      	movs	r3, #0
 800243c:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800243e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002442:	4619      	mov	r1, r3
 8002444:	4837      	ldr	r0, [pc, #220]	@ (8002524 <MX_GPIO_Init+0x2e0>)
 8002446:	f000 fed7 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 800244a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800244e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002450:	2300      	movs	r3, #0
 8002452:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002454:	2300      	movs	r3, #0
 8002456:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8002458:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800245c:	4619      	mov	r1, r3
 800245e:	4838      	ldr	r0, [pc, #224]	@ (8002540 <MX_GPIO_Init+0x2fc>)
 8002460:	f000 feca 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8002464:	2308      	movs	r3, #8
 8002466:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002468:	2301      	movs	r3, #1
 800246a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246c:	2300      	movs	r3, #0
 800246e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002470:	2300      	movs	r3, #0
 8002472:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8002474:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002478:	4619      	mov	r1, r3
 800247a:	482b      	ldr	r0, [pc, #172]	@ (8002528 <MX_GPIO_Init+0x2e4>)
 800247c:	f000 febc 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002480:	2310      	movs	r3, #16
 8002482:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002484:	2300      	movs	r3, #0
 8002486:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002488:	2300      	movs	r3, #0
 800248a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800248c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002490:	4619      	mov	r1, r3
 8002492:	4823      	ldr	r0, [pc, #140]	@ (8002520 <MX_GPIO_Init+0x2dc>)
 8002494:	f000 feb0 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8002498:	f248 0304 	movw	r3, #32772	@ 0x8004
 800249c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800249e:	2300      	movs	r3, #0
 80024a0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80024a6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024aa:	4619      	mov	r1, r3
 80024ac:	481f      	ldr	r0, [pc, #124]	@ (800252c <MX_GPIO_Init+0x2e8>)
 80024ae:	f000 fea3 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80024b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024b8:	2301      	movs	r3, #1
 80024ba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024bc:	2300      	movs	r3, #0
 80024be:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c0:	2300      	movs	r3, #0
 80024c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80024c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024c8:	4619      	mov	r1, r3
 80024ca:	4818      	ldr	r0, [pc, #96]	@ (800252c <MX_GPIO_Init+0x2e8>)
 80024cc:	f000 fe94 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 80024d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80024d6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80024da:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 80024e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024e4:	4619      	mov	r1, r3
 80024e6:	480f      	ldr	r0, [pc, #60]	@ (8002524 <MX_GPIO_Init+0x2e0>)
 80024e8:	f000 fe86 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80024ec:	2310      	movs	r3, #16
 80024ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f0:	2302      	movs	r3, #2
 80024f2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f4:	2300      	movs	r3, #0
 80024f6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f8:	2303      	movs	r3, #3
 80024fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80024fc:	230a      	movs	r3, #10
 80024fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8002500:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002504:	4619      	mov	r1, r3
 8002506:	4809      	ldr	r0, [pc, #36]	@ (800252c <MX_GPIO_Init+0x2e8>)
 8002508:	f000 fe76 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 800250c:	23c8      	movs	r3, #200	@ 0xc8
 800250e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002510:	2301      	movs	r3, #1
 8002512:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002514:	2300      	movs	r3, #0
 8002516:	637b      	str	r3, [r7, #52]	@ 0x34
 8002518:	e014      	b.n	8002544 <MX_GPIO_Init+0x300>
 800251a:	bf00      	nop
 800251c:	40023800 	.word	0x40023800
 8002520:	40020c00 	.word	0x40020c00
 8002524:	40022000 	.word	0x40022000
 8002528:	40022800 	.word	0x40022800
 800252c:	40021c00 	.word	0x40021c00
 8002530:	40021800 	.word	0x40021800
 8002534:	40021000 	.word	0x40021000
 8002538:	40020400 	.word	0x40020400
 800253c:	40022400 	.word	0x40022400
 8002540:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002544:	2300      	movs	r3, #0
 8002546:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002548:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800254c:	4619      	mov	r1, r3
 800254e:	4819      	ldr	r0, [pc, #100]	@ (80025b4 <MX_GPIO_Init+0x370>)
 8002550:	f000 fe52 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8002554:	2305      	movs	r3, #5
 8002556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002558:	2302      	movs	r3, #2
 800255a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255c:	2300      	movs	r3, #0
 800255e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002560:	2303      	movs	r3, #3
 8002562:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002564:	230a      	movs	r3, #10
 8002566:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002568:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800256c:	4619      	mov	r1, r3
 800256e:	4812      	ldr	r0, [pc, #72]	@ (80025b8 <MX_GPIO_Init+0x374>)
 8002570:	f000 fe42 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8002574:	2304      	movs	r3, #4
 8002576:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002578:	2300      	movs	r3, #0
 800257a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257c:	2300      	movs	r3, #0
 800257e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8002580:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002584:	4619      	mov	r1, r3
 8002586:	480b      	ldr	r0, [pc, #44]	@ (80025b4 <MX_GPIO_Init+0x370>)
 8002588:	f000 fe36 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 800258c:	2328      	movs	r3, #40	@ 0x28
 800258e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002590:	2302      	movs	r3, #2
 8002592:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002594:	2300      	movs	r3, #0
 8002596:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002598:	2303      	movs	r3, #3
 800259a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800259c:	230a      	movs	r3, #10
 800259e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025a4:	4619      	mov	r1, r3
 80025a6:	4805      	ldr	r0, [pc, #20]	@ (80025bc <MX_GPIO_Init+0x378>)
 80025a8:	f000 fe26 	bl	80031f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80025ac:	bf00      	nop
 80025ae:	3740      	adds	r7, #64	@ 0x40
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40021800 	.word	0x40021800
 80025b8:	40020800 	.word	0x40020800
 80025bc:	40020000 	.word	0x40020000

080025c0 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80025c6:	463b      	mov	r3, r7
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80025d2:	f000 fc89 	bl	8002ee8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80025d6:	2301      	movs	r3, #1
 80025d8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80025da:	2300      	movs	r3, #0
 80025dc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80025de:	2300      	movs	r3, #0
 80025e0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80025e2:	231f      	movs	r3, #31
 80025e4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80025e6:	2387      	movs	r3, #135	@ 0x87
 80025e8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80025ea:	2300      	movs	r3, #0
 80025ec:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80025ee:	2300      	movs	r3, #0
 80025f0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80025f2:	2301      	movs	r3, #1
 80025f4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80025f6:	2301      	movs	r3, #1
 80025f8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80025fa:	2300      	movs	r3, #0
 80025fc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80025fe:	2300      	movs	r3, #0
 8002600:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002602:	463b      	mov	r3, r7
 8002604:	4618      	mov	r0, r3
 8002606:	f000 fca7 	bl	8002f58 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800260a:	2004      	movs	r0, #4
 800260c:	f000 fc84 	bl	8002f18 <HAL_MPU_Enable>

}
 8002610:	bf00      	nop
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a04      	ldr	r2, [pc, #16]	@ (8002638 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d101      	bne.n	800262e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800262a:	f000 fb37 	bl	8002c9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800262e:	bf00      	nop
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40001000 	.word	0x40001000

0800263c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002640:	b672      	cpsid	i
}
 8002642:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002644:	bf00      	nop
 8002646:	e7fd      	b.n	8002644 <Error_Handler+0x8>

08002648 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800264e:	4b11      	ldr	r3, [pc, #68]	@ (8002694 <HAL_MspInit+0x4c>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002652:	4a10      	ldr	r2, [pc, #64]	@ (8002694 <HAL_MspInit+0x4c>)
 8002654:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002658:	6413      	str	r3, [r2, #64]	@ 0x40
 800265a:	4b0e      	ldr	r3, [pc, #56]	@ (8002694 <HAL_MspInit+0x4c>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002666:	4b0b      	ldr	r3, [pc, #44]	@ (8002694 <HAL_MspInit+0x4c>)
 8002668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800266a:	4a0a      	ldr	r2, [pc, #40]	@ (8002694 <HAL_MspInit+0x4c>)
 800266c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002670:	6453      	str	r3, [r2, #68]	@ 0x44
 8002672:	4b08      	ldr	r3, [pc, #32]	@ (8002694 <HAL_MspInit+0x4c>)
 8002674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002676:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800267a:	603b      	str	r3, [r7, #0]
 800267c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800267e:	2200      	movs	r2, #0
 8002680:	210f      	movs	r1, #15
 8002682:	f06f 0001 	mvn.w	r0, #1
 8002686:	f000 fc05 	bl	8002e94 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40023800 	.word	0x40023800

08002698 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002698:	b480      	push	{r7}
 800269a:	b089      	sub	sp, #36	@ 0x24
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a2e      	ldr	r2, [pc, #184]	@ (8002760 <HAL_TIM_Base_MspInit+0xc8>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d10c      	bne.n	80026c4 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026aa:	4b2e      	ldr	r3, [pc, #184]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 80026ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ae:	4a2d      	ldr	r2, [pc, #180]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 80026b0:	f043 0301 	orr.w	r3, r3, #1
 80026b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80026b6:	4b2b      	ldr	r3, [pc, #172]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 80026b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	61fb      	str	r3, [r7, #28]
 80026c0:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 80026c2:	e046      	b.n	8002752 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026cc:	d10c      	bne.n	80026e8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026ce:	4b25      	ldr	r3, [pc, #148]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 80026d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d2:	4a24      	ldr	r2, [pc, #144]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 80026d4:	f043 0301 	orr.w	r3, r3, #1
 80026d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80026da:	4b22      	ldr	r3, [pc, #136]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 80026dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026de:	f003 0301 	and.w	r3, r3, #1
 80026e2:	61bb      	str	r3, [r7, #24]
 80026e4:	69bb      	ldr	r3, [r7, #24]
}
 80026e6:	e034      	b.n	8002752 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002768 <HAL_TIM_Base_MspInit+0xd0>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d10c      	bne.n	800270c <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 80026f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f6:	4a1b      	ldr	r2, [pc, #108]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 80026f8:	f043 0302 	orr.w	r3, r3, #2
 80026fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80026fe:	4b19      	ldr	r3, [pc, #100]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 8002700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	617b      	str	r3, [r7, #20]
 8002708:	697b      	ldr	r3, [r7, #20]
}
 800270a:	e022      	b.n	8002752 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a16      	ldr	r2, [pc, #88]	@ (800276c <HAL_TIM_Base_MspInit+0xd4>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d10c      	bne.n	8002730 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002716:	4b13      	ldr	r3, [pc, #76]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 8002718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271a:	4a12      	ldr	r2, [pc, #72]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 800271c:	f043 0308 	orr.w	r3, r3, #8
 8002720:	6413      	str	r3, [r2, #64]	@ 0x40
 8002722:	4b10      	ldr	r3, [pc, #64]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002726:	f003 0308 	and.w	r3, r3, #8
 800272a:	613b      	str	r3, [r7, #16]
 800272c:	693b      	ldr	r3, [r7, #16]
}
 800272e:	e010      	b.n	8002752 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a0e      	ldr	r2, [pc, #56]	@ (8002770 <HAL_TIM_Base_MspInit+0xd8>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d10b      	bne.n	8002752 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800273a:	4b0a      	ldr	r3, [pc, #40]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 800273c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273e:	4a09      	ldr	r2, [pc, #36]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 8002740:	f043 0302 	orr.w	r3, r3, #2
 8002744:	6453      	str	r3, [r2, #68]	@ 0x44
 8002746:	4b07      	ldr	r3, [pc, #28]	@ (8002764 <HAL_TIM_Base_MspInit+0xcc>)
 8002748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	60fb      	str	r3, [r7, #12]
 8002750:	68fb      	ldr	r3, [r7, #12]
}
 8002752:	bf00      	nop
 8002754:	3724      	adds	r7, #36	@ 0x24
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	40010000 	.word	0x40010000
 8002764:	40023800 	.word	0x40023800
 8002768:	40000400 	.word	0x40000400
 800276c:	40000c00 	.word	0x40000c00
 8002770:	40010400 	.word	0x40010400

08002774 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b0ae      	sub	sp, #184	@ 0xb8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800277c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	60da      	str	r2, [r3, #12]
 800278a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800278c:	f107 0320 	add.w	r3, r7, #32
 8002790:	2284      	movs	r2, #132	@ 0x84
 8002792:	2100      	movs	r1, #0
 8002794:	4618      	mov	r0, r3
 8002796:	f019 ff9d 	bl	801c6d4 <memset>
  if(huart->Instance==USART1)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a53      	ldr	r2, [pc, #332]	@ (80028ec <HAL_UART_MspInit+0x178>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d15d      	bne.n	8002860 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80027a4:	2340      	movs	r3, #64	@ 0x40
 80027a6:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80027a8:	2300      	movs	r3, #0
 80027aa:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027ac:	f107 0320 	add.w	r3, r7, #32
 80027b0:	4618      	mov	r0, r3
 80027b2:	f003 fa6b 	bl	8005c8c <HAL_RCCEx_PeriphCLKConfig>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80027bc:	f7ff ff3e 	bl	800263c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027c0:	4b4b      	ldr	r3, [pc, #300]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 80027c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c4:	4a4a      	ldr	r2, [pc, #296]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 80027c6:	f043 0310 	orr.w	r3, r3, #16
 80027ca:	6453      	str	r3, [r2, #68]	@ 0x44
 80027cc:	4b48      	ldr	r3, [pc, #288]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 80027ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d0:	f003 0310 	and.w	r3, r3, #16
 80027d4:	61fb      	str	r3, [r7, #28]
 80027d6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027d8:	4b45      	ldr	r3, [pc, #276]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 80027da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027dc:	4a44      	ldr	r2, [pc, #272]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 80027de:	f043 0302 	orr.w	r3, r3, #2
 80027e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80027e4:	4b42      	ldr	r3, [pc, #264]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 80027e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	61bb      	str	r3, [r7, #24]
 80027ee:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f0:	4b3f      	ldr	r3, [pc, #252]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 80027f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f4:	4a3e      	ldr	r2, [pc, #248]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 80027f6:	f043 0301 	orr.w	r3, r3, #1
 80027fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80027fc:	4b3c      	ldr	r3, [pc, #240]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 80027fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	617b      	str	r3, [r7, #20]
 8002806:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002808:	2380      	movs	r3, #128	@ 0x80
 800280a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800280e:	2302      	movs	r3, #2
 8002810:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002814:	2300      	movs	r3, #0
 8002816:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800281a:	2300      	movs	r3, #0
 800281c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002820:	2307      	movs	r3, #7
 8002822:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002826:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800282a:	4619      	mov	r1, r3
 800282c:	4831      	ldr	r0, [pc, #196]	@ (80028f4 <HAL_UART_MspInit+0x180>)
 800282e:	f000 fce3 	bl	80031f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002832:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002836:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283a:	2302      	movs	r3, #2
 800283c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002840:	2300      	movs	r3, #0
 8002842:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002846:	2300      	movs	r3, #0
 8002848:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800284c:	2307      	movs	r3, #7
 800284e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002852:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002856:	4619      	mov	r1, r3
 8002858:	4827      	ldr	r0, [pc, #156]	@ (80028f8 <HAL_UART_MspInit+0x184>)
 800285a:	f000 fccd 	bl	80031f8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 800285e:	e040      	b.n	80028e2 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a25      	ldr	r2, [pc, #148]	@ (80028fc <HAL_UART_MspInit+0x188>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d13b      	bne.n	80028e2 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 800286a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800286e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002870:	2300      	movs	r3, #0
 8002872:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002874:	f107 0320 	add.w	r3, r7, #32
 8002878:	4618      	mov	r0, r3
 800287a:	f003 fa07 	bl	8005c8c <HAL_RCCEx_PeriphCLKConfig>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002884:	f7ff feda 	bl	800263c <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002888:	4b19      	ldr	r3, [pc, #100]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 800288a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288c:	4a18      	ldr	r2, [pc, #96]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 800288e:	f043 0320 	orr.w	r3, r3, #32
 8002892:	6453      	str	r3, [r2, #68]	@ 0x44
 8002894:	4b16      	ldr	r3, [pc, #88]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 8002896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002898:	f003 0320 	and.w	r3, r3, #32
 800289c:	613b      	str	r3, [r7, #16]
 800289e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028a0:	4b13      	ldr	r3, [pc, #76]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 80028a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a4:	4a12      	ldr	r2, [pc, #72]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 80028a6:	f043 0304 	orr.w	r3, r3, #4
 80028aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ac:	4b10      	ldr	r3, [pc, #64]	@ (80028f0 <HAL_UART_MspInit+0x17c>)
 80028ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b0:	f003 0304 	and.w	r3, r3, #4
 80028b4:	60fb      	str	r3, [r7, #12]
 80028b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 80028b8:	23c0      	movs	r3, #192	@ 0xc0
 80028ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028be:	2302      	movs	r3, #2
 80028c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c4:	2300      	movs	r3, #0
 80028c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ca:	2303      	movs	r3, #3
 80028cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80028d0:	2308      	movs	r3, #8
 80028d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028d6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80028da:	4619      	mov	r1, r3
 80028dc:	4808      	ldr	r0, [pc, #32]	@ (8002900 <HAL_UART_MspInit+0x18c>)
 80028de:	f000 fc8b 	bl	80031f8 <HAL_GPIO_Init>
}
 80028e2:	bf00      	nop
 80028e4:	37b8      	adds	r7, #184	@ 0xb8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	40011000 	.word	0x40011000
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40020400 	.word	0x40020400
 80028f8:	40020000 	.word	0x40020000
 80028fc:	40011400 	.word	0x40011400
 8002900:	40020800 	.word	0x40020800

08002904 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b08e      	sub	sp, #56	@ 0x38
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800290c:	2300      	movs	r3, #0
 800290e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002910:	2300      	movs	r3, #0
 8002912:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002914:	4b33      	ldr	r3, [pc, #204]	@ (80029e4 <HAL_InitTick+0xe0>)
 8002916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002918:	4a32      	ldr	r2, [pc, #200]	@ (80029e4 <HAL_InitTick+0xe0>)
 800291a:	f043 0310 	orr.w	r3, r3, #16
 800291e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002920:	4b30      	ldr	r3, [pc, #192]	@ (80029e4 <HAL_InitTick+0xe0>)
 8002922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002924:	f003 0310 	and.w	r3, r3, #16
 8002928:	60fb      	str	r3, [r7, #12]
 800292a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800292c:	f107 0210 	add.w	r2, r7, #16
 8002930:	f107 0314 	add.w	r3, r7, #20
 8002934:	4611      	mov	r1, r2
 8002936:	4618      	mov	r0, r3
 8002938:	f003 f976 	bl	8005c28 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800293c:	6a3b      	ldr	r3, [r7, #32]
 800293e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002942:	2b00      	cmp	r3, #0
 8002944:	d103      	bne.n	800294e <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002946:	f003 f947 	bl	8005bd8 <HAL_RCC_GetPCLK1Freq>
 800294a:	6378      	str	r0, [r7, #52]	@ 0x34
 800294c:	e004      	b.n	8002958 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800294e:	f003 f943 	bl	8005bd8 <HAL_RCC_GetPCLK1Freq>
 8002952:	4603      	mov	r3, r0
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800295a:	4a23      	ldr	r2, [pc, #140]	@ (80029e8 <HAL_InitTick+0xe4>)
 800295c:	fba2 2303 	umull	r2, r3, r2, r3
 8002960:	0c9b      	lsrs	r3, r3, #18
 8002962:	3b01      	subs	r3, #1
 8002964:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002966:	4b21      	ldr	r3, [pc, #132]	@ (80029ec <HAL_InitTick+0xe8>)
 8002968:	4a21      	ldr	r2, [pc, #132]	@ (80029f0 <HAL_InitTick+0xec>)
 800296a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800296c:	4b1f      	ldr	r3, [pc, #124]	@ (80029ec <HAL_InitTick+0xe8>)
 800296e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002972:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002974:	4a1d      	ldr	r2, [pc, #116]	@ (80029ec <HAL_InitTick+0xe8>)
 8002976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002978:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800297a:	4b1c      	ldr	r3, [pc, #112]	@ (80029ec <HAL_InitTick+0xe8>)
 800297c:	2200      	movs	r2, #0
 800297e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002980:	4b1a      	ldr	r3, [pc, #104]	@ (80029ec <HAL_InitTick+0xe8>)
 8002982:	2200      	movs	r2, #0
 8002984:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002986:	4b19      	ldr	r3, [pc, #100]	@ (80029ec <HAL_InitTick+0xe8>)
 8002988:	2200      	movs	r2, #0
 800298a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800298c:	4817      	ldr	r0, [pc, #92]	@ (80029ec <HAL_InitTick+0xe8>)
 800298e:	f003 fd6d 	bl	800646c <HAL_TIM_Base_Init>
 8002992:	4603      	mov	r3, r0
 8002994:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002998:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800299c:	2b00      	cmp	r3, #0
 800299e:	d11b      	bne.n	80029d8 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80029a0:	4812      	ldr	r0, [pc, #72]	@ (80029ec <HAL_InitTick+0xe8>)
 80029a2:	f003 fdbb 	bl	800651c <HAL_TIM_Base_Start_IT>
 80029a6:	4603      	mov	r3, r0
 80029a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80029ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d111      	bne.n	80029d8 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80029b4:	2036      	movs	r0, #54	@ 0x36
 80029b6:	f000 fa89 	bl	8002ecc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2b0f      	cmp	r3, #15
 80029be:	d808      	bhi.n	80029d2 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80029c0:	2200      	movs	r2, #0
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	2036      	movs	r0, #54	@ 0x36
 80029c6:	f000 fa65 	bl	8002e94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80029ca:	4a0a      	ldr	r2, [pc, #40]	@ (80029f4 <HAL_InitTick+0xf0>)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6013      	str	r3, [r2, #0]
 80029d0:	e002      	b.n	80029d8 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80029d8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3738      	adds	r7, #56	@ 0x38
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40023800 	.word	0x40023800
 80029e8:	431bde83 	.word	0x431bde83
 80029ec:	200204e8 	.word	0x200204e8
 80029f0:	40001000 	.word	0x40001000
 80029f4:	20000004 	.word	0x20000004

080029f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029fc:	bf00      	nop
 80029fe:	e7fd      	b.n	80029fc <NMI_Handler+0x4>

08002a00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a04:	bf00      	nop
 8002a06:	e7fd      	b.n	8002a04 <HardFault_Handler+0x4>

08002a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a0c:	bf00      	nop
 8002a0e:	e7fd      	b.n	8002a0c <MemManage_Handler+0x4>

08002a10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a14:	bf00      	nop
 8002a16:	e7fd      	b.n	8002a14 <BusFault_Handler+0x4>

08002a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a1c:	bf00      	nop
 8002a1e:	e7fd      	b.n	8002a1c <UsageFault_Handler+0x4>

08002a20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a24:	bf00      	nop
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
	...

08002a30 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002a34:	4802      	ldr	r0, [pc, #8]	@ (8002a40 <TIM6_DAC_IRQHandler+0x10>)
 8002a36:	f003 fde9 	bl	800660c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	200204e8 	.word	0x200204e8

08002a44 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002a48:	4802      	ldr	r0, [pc, #8]	@ (8002a54 <OTG_FS_IRQHandler+0x10>)
 8002a4a:	f000 fd9a 	bl	8003582 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002a4e:	bf00      	nop
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20020630 	.word	0x20020630

08002a58 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002a5c:	4802      	ldr	r0, [pc, #8]	@ (8002a68 <LTDC_IRQHandler+0x10>)
 8002a5e:	f002 fb37 	bl	80050d0 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	200203b8 	.word	0x200203b8

08002a6c <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8002a70:	4802      	ldr	r0, [pc, #8]	@ (8002a7c <DMA2D_IRQHandler+0x10>)
 8002a72:	f000 fab1 	bl	8002fd8 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20020378 	.word	0x20020378

08002a80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  return 1;
 8002a84:	2301      	movs	r3, #1
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <_kill>:

int _kill(int pid, int sig)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a9a:	f019 fecf 	bl	801c83c <__errno>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2216      	movs	r2, #22
 8002aa2:	601a      	str	r2, [r3, #0]
  return -1;
 8002aa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <_exit>:

void _exit (int status)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ab8:	f04f 31ff 	mov.w	r1, #4294967295
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	f7ff ffe7 	bl	8002a90 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ac2:	bf00      	nop
 8002ac4:	e7fd      	b.n	8002ac2 <_exit+0x12>

08002ac6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b086      	sub	sp, #24
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	60f8      	str	r0, [r7, #12]
 8002ace:	60b9      	str	r1, [r7, #8]
 8002ad0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
 8002ad6:	e00a      	b.n	8002aee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ad8:	f3af 8000 	nop.w
 8002adc:	4601      	mov	r1, r0
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	1c5a      	adds	r2, r3, #1
 8002ae2:	60ba      	str	r2, [r7, #8]
 8002ae4:	b2ca      	uxtb	r2, r1
 8002ae6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	3301      	adds	r3, #1
 8002aec:	617b      	str	r3, [r7, #20]
 8002aee:	697a      	ldr	r2, [r7, #20]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	dbf0      	blt.n	8002ad8 <_read+0x12>
  }

  return len;
 8002af6:	687b      	ldr	r3, [r7, #4]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3718      	adds	r7, #24
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	617b      	str	r3, [r7, #20]
 8002b10:	e009      	b.n	8002b26 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	1c5a      	adds	r2, r3, #1
 8002b16:	60ba      	str	r2, [r7, #8]
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	3301      	adds	r3, #1
 8002b24:	617b      	str	r3, [r7, #20]
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	dbf1      	blt.n	8002b12 <_write+0x12>
  }
  return len;
 8002b2e:	687b      	ldr	r3, [r7, #4]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3718      	adds	r7, #24
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <_close>:

int _close(int file)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b60:	605a      	str	r2, [r3, #4]
  return 0;
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <_isatty>:

int _isatty(int file)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b78:	2301      	movs	r3, #1
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b085      	sub	sp, #20
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	60f8      	str	r0, [r7, #12]
 8002b8e:	60b9      	str	r1, [r7, #8]
 8002b90:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3714      	adds	r7, #20
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b086      	sub	sp, #24
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ba8:	4a14      	ldr	r2, [pc, #80]	@ (8002bfc <_sbrk+0x5c>)
 8002baa:	4b15      	ldr	r3, [pc, #84]	@ (8002c00 <_sbrk+0x60>)
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bb4:	4b13      	ldr	r3, [pc, #76]	@ (8002c04 <_sbrk+0x64>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d102      	bne.n	8002bc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bbc:	4b11      	ldr	r3, [pc, #68]	@ (8002c04 <_sbrk+0x64>)
 8002bbe:	4a12      	ldr	r2, [pc, #72]	@ (8002c08 <_sbrk+0x68>)
 8002bc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bc2:	4b10      	ldr	r3, [pc, #64]	@ (8002c04 <_sbrk+0x64>)
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4413      	add	r3, r2
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d207      	bcs.n	8002be0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bd0:	f019 fe34 	bl	801c83c <__errno>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	220c      	movs	r2, #12
 8002bd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bda:	f04f 33ff 	mov.w	r3, #4294967295
 8002bde:	e009      	b.n	8002bf4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002be0:	4b08      	ldr	r3, [pc, #32]	@ (8002c04 <_sbrk+0x64>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002be6:	4b07      	ldr	r3, [pc, #28]	@ (8002c04 <_sbrk+0x64>)
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4413      	add	r3, r2
 8002bee:	4a05      	ldr	r2, [pc, #20]	@ (8002c04 <_sbrk+0x64>)
 8002bf0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3718      	adds	r7, #24
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	20050000 	.word	0x20050000
 8002c00:	00000400 	.word	0x00000400
 8002c04:	20020534 	.word	0x20020534
 8002c08:	20020bf0 	.word	0x20020bf0

08002c0c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c10:	4b06      	ldr	r3, [pc, #24]	@ (8002c2c <SystemInit+0x20>)
 8002c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c16:	4a05      	ldr	r2, [pc, #20]	@ (8002c2c <SystemInit+0x20>)
 8002c18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c20:	bf00      	nop
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	e000ed00 	.word	0xe000ed00

08002c30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002c30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c68 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c34:	f7ff ffea 	bl	8002c0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c38:	480c      	ldr	r0, [pc, #48]	@ (8002c6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c3a:	490d      	ldr	r1, [pc, #52]	@ (8002c70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c3c:	4a0d      	ldr	r2, [pc, #52]	@ (8002c74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c40:	e002      	b.n	8002c48 <LoopCopyDataInit>

08002c42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c46:	3304      	adds	r3, #4

08002c48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c4c:	d3f9      	bcc.n	8002c42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c50:	4c0a      	ldr	r4, [pc, #40]	@ (8002c7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c54:	e001      	b.n	8002c5a <LoopFillZerobss>

08002c56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c58:	3204      	adds	r2, #4

08002c5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c5c:	d3fb      	bcc.n	8002c56 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002c5e:	f019 fdf3 	bl	801c848 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c62:	f7ff fa39 	bl	80020d8 <main>
  bx  lr    
 8002c66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c68:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002c6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c70:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002c74:	080374d0 	.word	0x080374d0
  ldr r2, =_sbss
 8002c78:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002c7c:	20020bec 	.word	0x20020bec

08002c80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c80:	e7fe      	b.n	8002c80 <ADC_IRQHandler>

08002c82 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c86:	2003      	movs	r0, #3
 8002c88:	f000 f8f9 	bl	8002e7e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c8c:	2000      	movs	r0, #0
 8002c8e:	f7ff fe39 	bl	8002904 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c92:	f7ff fcd9 	bl	8002648 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ca0:	4b06      	ldr	r3, [pc, #24]	@ (8002cbc <HAL_IncTick+0x20>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	4b06      	ldr	r3, [pc, #24]	@ (8002cc0 <HAL_IncTick+0x24>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4413      	add	r3, r2
 8002cac:	4a04      	ldr	r2, [pc, #16]	@ (8002cc0 <HAL_IncTick+0x24>)
 8002cae:	6013      	str	r3, [r2, #0]
}
 8002cb0:	bf00      	nop
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	20000008 	.word	0x20000008
 8002cc0:	20020538 	.word	0x20020538

08002cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8002cc8:	4b03      	ldr	r3, [pc, #12]	@ (8002cd8 <HAL_GetTick+0x14>)
 8002cca:	681b      	ldr	r3, [r3, #0]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	20020538 	.word	0x20020538

08002cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ce4:	f7ff ffee 	bl	8002cc4 <HAL_GetTick>
 8002ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf4:	d005      	beq.n	8002d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8002d20 <HAL_Delay+0x44>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	4413      	add	r3, r2
 8002d00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d02:	bf00      	nop
 8002d04:	f7ff ffde 	bl	8002cc4 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d8f7      	bhi.n	8002d04 <HAL_Delay+0x28>
  {
  }
}
 8002d14:	bf00      	nop
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	20000008 	.word	0x20000008

08002d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b085      	sub	sp, #20
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f003 0307 	and.w	r3, r3, #7
 8002d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d34:	4b0b      	ldr	r3, [pc, #44]	@ (8002d64 <__NVIC_SetPriorityGrouping+0x40>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d3a:	68ba      	ldr	r2, [r7, #8]
 8002d3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d40:	4013      	ands	r3, r2
 8002d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002d4c:	4b06      	ldr	r3, [pc, #24]	@ (8002d68 <__NVIC_SetPriorityGrouping+0x44>)
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d52:	4a04      	ldr	r2, [pc, #16]	@ (8002d64 <__NVIC_SetPriorityGrouping+0x40>)
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	60d3      	str	r3, [r2, #12]
}
 8002d58:	bf00      	nop
 8002d5a:	3714      	adds	r7, #20
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr
 8002d64:	e000ed00 	.word	0xe000ed00
 8002d68:	05fa0000 	.word	0x05fa0000

08002d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d70:	4b04      	ldr	r3, [pc, #16]	@ (8002d84 <__NVIC_GetPriorityGrouping+0x18>)
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	0a1b      	lsrs	r3, r3, #8
 8002d76:	f003 0307 	and.w	r3, r3, #7
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	e000ed00 	.word	0xe000ed00

08002d88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	4603      	mov	r3, r0
 8002d90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	db0b      	blt.n	8002db2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d9a:	79fb      	ldrb	r3, [r7, #7]
 8002d9c:	f003 021f 	and.w	r2, r3, #31
 8002da0:	4907      	ldr	r1, [pc, #28]	@ (8002dc0 <__NVIC_EnableIRQ+0x38>)
 8002da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da6:	095b      	lsrs	r3, r3, #5
 8002da8:	2001      	movs	r0, #1
 8002daa:	fa00 f202 	lsl.w	r2, r0, r2
 8002dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002db2:	bf00      	nop
 8002db4:	370c      	adds	r7, #12
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	e000e100 	.word	0xe000e100

08002dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	4603      	mov	r3, r0
 8002dcc:	6039      	str	r1, [r7, #0]
 8002dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	db0a      	blt.n	8002dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	b2da      	uxtb	r2, r3
 8002ddc:	490c      	ldr	r1, [pc, #48]	@ (8002e10 <__NVIC_SetPriority+0x4c>)
 8002dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002de2:	0112      	lsls	r2, r2, #4
 8002de4:	b2d2      	uxtb	r2, r2
 8002de6:	440b      	add	r3, r1
 8002de8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dec:	e00a      	b.n	8002e04 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	b2da      	uxtb	r2, r3
 8002df2:	4908      	ldr	r1, [pc, #32]	@ (8002e14 <__NVIC_SetPriority+0x50>)
 8002df4:	79fb      	ldrb	r3, [r7, #7]
 8002df6:	f003 030f 	and.w	r3, r3, #15
 8002dfa:	3b04      	subs	r3, #4
 8002dfc:	0112      	lsls	r2, r2, #4
 8002dfe:	b2d2      	uxtb	r2, r2
 8002e00:	440b      	add	r3, r1
 8002e02:	761a      	strb	r2, [r3, #24]
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr
 8002e10:	e000e100 	.word	0xe000e100
 8002e14:	e000ed00 	.word	0xe000ed00

08002e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b089      	sub	sp, #36	@ 0x24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f003 0307 	and.w	r3, r3, #7
 8002e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	f1c3 0307 	rsb	r3, r3, #7
 8002e32:	2b04      	cmp	r3, #4
 8002e34:	bf28      	it	cs
 8002e36:	2304      	movcs	r3, #4
 8002e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	3304      	adds	r3, #4
 8002e3e:	2b06      	cmp	r3, #6
 8002e40:	d902      	bls.n	8002e48 <NVIC_EncodePriority+0x30>
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	3b03      	subs	r3, #3
 8002e46:	e000      	b.n	8002e4a <NVIC_EncodePriority+0x32>
 8002e48:	2300      	movs	r3, #0
 8002e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	43da      	mvns	r2, r3
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	401a      	ands	r2, r3
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e60:	f04f 31ff 	mov.w	r1, #4294967295
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6a:	43d9      	mvns	r1, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e70:	4313      	orrs	r3, r2
         );
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3724      	adds	r7, #36	@ 0x24
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr

08002e7e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b082      	sub	sp, #8
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f7ff ff4c 	bl	8002d24 <__NVIC_SetPriorityGrouping>
}
 8002e8c:	bf00      	nop
 8002e8e:	3708      	adds	r7, #8
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b086      	sub	sp, #24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
 8002ea0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ea6:	f7ff ff61 	bl	8002d6c <__NVIC_GetPriorityGrouping>
 8002eaa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	68b9      	ldr	r1, [r7, #8]
 8002eb0:	6978      	ldr	r0, [r7, #20]
 8002eb2:	f7ff ffb1 	bl	8002e18 <NVIC_EncodePriority>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ebc:	4611      	mov	r1, r2
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7ff ff80 	bl	8002dc4 <__NVIC_SetPriority>
}
 8002ec4:	bf00      	nop
 8002ec6:	3718      	adds	r7, #24
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff ff54 	bl	8002d88 <__NVIC_EnableIRQ>
}
 8002ee0:	bf00      	nop
 8002ee2:	3708      	adds	r7, #8
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002eec:	f3bf 8f5f 	dmb	sy
}
 8002ef0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002ef2:	4b07      	ldr	r3, [pc, #28]	@ (8002f10 <HAL_MPU_Disable+0x28>)
 8002ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef6:	4a06      	ldr	r2, [pc, #24]	@ (8002f10 <HAL_MPU_Disable+0x28>)
 8002ef8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002efc:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002efe:	4b05      	ldr	r3, [pc, #20]	@ (8002f14 <HAL_MPU_Disable+0x2c>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	605a      	str	r2, [r3, #4]
}
 8002f04:	bf00      	nop
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	e000ed00 	.word	0xe000ed00
 8002f14:	e000ed90 	.word	0xe000ed90

08002f18 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002f20:	4a0b      	ldr	r2, [pc, #44]	@ (8002f50 <HAL_MPU_Enable+0x38>)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f043 0301 	orr.w	r3, r3, #1
 8002f28:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f54 <HAL_MPU_Enable+0x3c>)
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f2e:	4a09      	ldr	r2, [pc, #36]	@ (8002f54 <HAL_MPU_Enable+0x3c>)
 8002f30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f34:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002f36:	f3bf 8f4f 	dsb	sy
}
 8002f3a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002f3c:	f3bf 8f6f 	isb	sy
}
 8002f40:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002f42:	bf00      	nop
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	e000ed90 	.word	0xe000ed90
 8002f54:	e000ed00 	.word	0xe000ed00

08002f58 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	785a      	ldrb	r2, [r3, #1]
 8002f64:	4b1b      	ldr	r3, [pc, #108]	@ (8002fd4 <HAL_MPU_ConfigRegion+0x7c>)
 8002f66:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002f68:	4b1a      	ldr	r3, [pc, #104]	@ (8002fd4 <HAL_MPU_ConfigRegion+0x7c>)
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	4a19      	ldr	r2, [pc, #100]	@ (8002fd4 <HAL_MPU_ConfigRegion+0x7c>)
 8002f6e:	f023 0301 	bic.w	r3, r3, #1
 8002f72:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002f74:	4a17      	ldr	r2, [pc, #92]	@ (8002fd4 <HAL_MPU_ConfigRegion+0x7c>)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	7b1b      	ldrb	r3, [r3, #12]
 8002f80:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	7adb      	ldrb	r3, [r3, #11]
 8002f86:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f88:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	7a9b      	ldrb	r3, [r3, #10]
 8002f8e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002f90:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	7b5b      	ldrb	r3, [r3, #13]
 8002f96:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002f98:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	7b9b      	ldrb	r3, [r3, #14]
 8002f9e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002fa0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	7bdb      	ldrb	r3, [r3, #15]
 8002fa6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002fa8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	7a5b      	ldrb	r3, [r3, #9]
 8002fae:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002fb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	7a1b      	ldrb	r3, [r3, #8]
 8002fb6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002fb8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	7812      	ldrb	r2, [r2, #0]
 8002fbe:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002fc0:	4a04      	ldr	r2, [pc, #16]	@ (8002fd4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002fc2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002fc4:	6113      	str	r3, [r2, #16]
}
 8002fc6:	bf00      	nop
 8002fc8:	370c      	adds	r7, #12
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	e000ed90 	.word	0xe000ed90

08002fd8 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f003 0301 	and.w	r3, r3, #1
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d026      	beq.n	8003048 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003000:	2b00      	cmp	r3, #0
 8003002:	d021      	beq.n	8003048 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003012:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003018:	f043 0201 	orr.w	r2, r3, #1
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2201      	movs	r2, #1
 8003026:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2204      	movs	r2, #4
 800302c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d003      	beq.n	8003048 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	695b      	ldr	r3, [r3, #20]
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f003 0320 	and.w	r3, r3, #32
 800304e:	2b00      	cmp	r3, #0
 8003050:	d026      	beq.n	80030a0 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d021      	beq.n	80030a0 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800306a:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2220      	movs	r2, #32
 8003072:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003078:	f043 0202 	orr.w	r2, r3, #2
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2204      	movs	r2, #4
 8003084:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	695b      	ldr	r3, [r3, #20]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d003      	beq.n	80030a0 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	695b      	ldr	r3, [r3, #20]
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f003 0308 	and.w	r3, r3, #8
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d026      	beq.n	80030f8 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d021      	beq.n	80030f8 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030c2:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2208      	movs	r2, #8
 80030ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d0:	f043 0204 	orr.w	r2, r3, #4
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2204      	movs	r2, #4
 80030dc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	695b      	ldr	r3, [r3, #20]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d003      	beq.n	80030f8 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	695b      	ldr	r3, [r3, #20]
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f003 0304 	and.w	r3, r3, #4
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d013      	beq.n	800312a <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00e      	beq.n	800312a <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800311a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2204      	movs	r2, #4
 8003122:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f000 f853 	bl	80031d0 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d024      	beq.n	800317e <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800313a:	2b00      	cmp	r3, #0
 800313c:	d01f      	beq.n	800317e <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800314c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2202      	movs	r2, #2
 8003154:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2201      	movs	r2, #1
 8003162:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f003 0310 	and.w	r3, r3, #16
 8003184:	2b00      	cmp	r3, #0
 8003186:	d01f      	beq.n	80031c8 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d01a      	beq.n	80031c8 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80031a0:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2210      	movs	r2, #16
 80031a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 f80e 	bl	80031e4 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 80031c8:	bf00      	nop
 80031ca:	3710      	adds	r7, #16
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b089      	sub	sp, #36	@ 0x24
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003202:	2300      	movs	r3, #0
 8003204:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003206:	2300      	movs	r3, #0
 8003208:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800320a:	2300      	movs	r3, #0
 800320c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800320e:	2300      	movs	r3, #0
 8003210:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003212:	2300      	movs	r3, #0
 8003214:	61fb      	str	r3, [r7, #28]
 8003216:	e175      	b.n	8003504 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003218:	2201      	movs	r2, #1
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	697a      	ldr	r2, [r7, #20]
 8003228:	4013      	ands	r3, r2
 800322a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	429a      	cmp	r2, r3
 8003232:	f040 8164 	bne.w	80034fe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f003 0303 	and.w	r3, r3, #3
 800323e:	2b01      	cmp	r3, #1
 8003240:	d005      	beq.n	800324e <HAL_GPIO_Init+0x56>
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f003 0303 	and.w	r3, r3, #3
 800324a:	2b02      	cmp	r3, #2
 800324c:	d130      	bne.n	80032b0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	2203      	movs	r2, #3
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	43db      	mvns	r3, r3
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4013      	ands	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	68da      	ldr	r2, [r3, #12]
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	4313      	orrs	r3, r2
 8003276:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	69ba      	ldr	r2, [r7, #24]
 800327c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003284:	2201      	movs	r2, #1
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	43db      	mvns	r3, r3
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	4013      	ands	r3, r2
 8003292:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	091b      	lsrs	r3, r3, #4
 800329a:	f003 0201 	and.w	r2, r3, #1
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f003 0303 	and.w	r3, r3, #3
 80032b8:	2b03      	cmp	r3, #3
 80032ba:	d017      	beq.n	80032ec <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	2203      	movs	r2, #3
 80032c8:	fa02 f303 	lsl.w	r3, r2, r3
 80032cc:	43db      	mvns	r3, r3
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	4013      	ands	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	689a      	ldr	r2, [r3, #8]
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f003 0303 	and.w	r3, r3, #3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d123      	bne.n	8003340 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	08da      	lsrs	r2, r3, #3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3208      	adds	r2, #8
 8003300:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	220f      	movs	r2, #15
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	43db      	mvns	r3, r3
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	4013      	ands	r3, r2
 800331a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	691a      	ldr	r2, [r3, #16]
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	fa02 f303 	lsl.w	r3, r2, r3
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	4313      	orrs	r3, r2
 8003330:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	08da      	lsrs	r2, r3, #3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	3208      	adds	r2, #8
 800333a:	69b9      	ldr	r1, [r7, #24]
 800333c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	2203      	movs	r2, #3
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	43db      	mvns	r3, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4013      	ands	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f003 0203 	and.w	r2, r3, #3
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	4313      	orrs	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800337c:	2b00      	cmp	r3, #0
 800337e:	f000 80be 	beq.w	80034fe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003382:	4b66      	ldr	r3, [pc, #408]	@ (800351c <HAL_GPIO_Init+0x324>)
 8003384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003386:	4a65      	ldr	r2, [pc, #404]	@ (800351c <HAL_GPIO_Init+0x324>)
 8003388:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800338c:	6453      	str	r3, [r2, #68]	@ 0x44
 800338e:	4b63      	ldr	r3, [pc, #396]	@ (800351c <HAL_GPIO_Init+0x324>)
 8003390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003392:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003396:	60fb      	str	r3, [r7, #12]
 8003398:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800339a:	4a61      	ldr	r2, [pc, #388]	@ (8003520 <HAL_GPIO_Init+0x328>)
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	089b      	lsrs	r3, r3, #2
 80033a0:	3302      	adds	r3, #2
 80033a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	f003 0303 	and.w	r3, r3, #3
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	220f      	movs	r2, #15
 80033b2:	fa02 f303 	lsl.w	r3, r2, r3
 80033b6:	43db      	mvns	r3, r3
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	4013      	ands	r3, r2
 80033bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a58      	ldr	r2, [pc, #352]	@ (8003524 <HAL_GPIO_Init+0x32c>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d037      	beq.n	8003436 <HAL_GPIO_Init+0x23e>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a57      	ldr	r2, [pc, #348]	@ (8003528 <HAL_GPIO_Init+0x330>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d031      	beq.n	8003432 <HAL_GPIO_Init+0x23a>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a56      	ldr	r2, [pc, #344]	@ (800352c <HAL_GPIO_Init+0x334>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d02b      	beq.n	800342e <HAL_GPIO_Init+0x236>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a55      	ldr	r2, [pc, #340]	@ (8003530 <HAL_GPIO_Init+0x338>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d025      	beq.n	800342a <HAL_GPIO_Init+0x232>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a54      	ldr	r2, [pc, #336]	@ (8003534 <HAL_GPIO_Init+0x33c>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d01f      	beq.n	8003426 <HAL_GPIO_Init+0x22e>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a53      	ldr	r2, [pc, #332]	@ (8003538 <HAL_GPIO_Init+0x340>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d019      	beq.n	8003422 <HAL_GPIO_Init+0x22a>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a52      	ldr	r2, [pc, #328]	@ (800353c <HAL_GPIO_Init+0x344>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d013      	beq.n	800341e <HAL_GPIO_Init+0x226>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a51      	ldr	r2, [pc, #324]	@ (8003540 <HAL_GPIO_Init+0x348>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d00d      	beq.n	800341a <HAL_GPIO_Init+0x222>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a50      	ldr	r2, [pc, #320]	@ (8003544 <HAL_GPIO_Init+0x34c>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d007      	beq.n	8003416 <HAL_GPIO_Init+0x21e>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a4f      	ldr	r2, [pc, #316]	@ (8003548 <HAL_GPIO_Init+0x350>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d101      	bne.n	8003412 <HAL_GPIO_Init+0x21a>
 800340e:	2309      	movs	r3, #9
 8003410:	e012      	b.n	8003438 <HAL_GPIO_Init+0x240>
 8003412:	230a      	movs	r3, #10
 8003414:	e010      	b.n	8003438 <HAL_GPIO_Init+0x240>
 8003416:	2308      	movs	r3, #8
 8003418:	e00e      	b.n	8003438 <HAL_GPIO_Init+0x240>
 800341a:	2307      	movs	r3, #7
 800341c:	e00c      	b.n	8003438 <HAL_GPIO_Init+0x240>
 800341e:	2306      	movs	r3, #6
 8003420:	e00a      	b.n	8003438 <HAL_GPIO_Init+0x240>
 8003422:	2305      	movs	r3, #5
 8003424:	e008      	b.n	8003438 <HAL_GPIO_Init+0x240>
 8003426:	2304      	movs	r3, #4
 8003428:	e006      	b.n	8003438 <HAL_GPIO_Init+0x240>
 800342a:	2303      	movs	r3, #3
 800342c:	e004      	b.n	8003438 <HAL_GPIO_Init+0x240>
 800342e:	2302      	movs	r3, #2
 8003430:	e002      	b.n	8003438 <HAL_GPIO_Init+0x240>
 8003432:	2301      	movs	r3, #1
 8003434:	e000      	b.n	8003438 <HAL_GPIO_Init+0x240>
 8003436:	2300      	movs	r3, #0
 8003438:	69fa      	ldr	r2, [r7, #28]
 800343a:	f002 0203 	and.w	r2, r2, #3
 800343e:	0092      	lsls	r2, r2, #2
 8003440:	4093      	lsls	r3, r2
 8003442:	69ba      	ldr	r2, [r7, #24]
 8003444:	4313      	orrs	r3, r2
 8003446:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003448:	4935      	ldr	r1, [pc, #212]	@ (8003520 <HAL_GPIO_Init+0x328>)
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	089b      	lsrs	r3, r3, #2
 800344e:	3302      	adds	r3, #2
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003456:	4b3d      	ldr	r3, [pc, #244]	@ (800354c <HAL_GPIO_Init+0x354>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	43db      	mvns	r3, r3
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	4013      	ands	r3, r2
 8003464:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d003      	beq.n	800347a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	4313      	orrs	r3, r2
 8003478:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800347a:	4a34      	ldr	r2, [pc, #208]	@ (800354c <HAL_GPIO_Init+0x354>)
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003480:	4b32      	ldr	r3, [pc, #200]	@ (800354c <HAL_GPIO_Init+0x354>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	43db      	mvns	r3, r3
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	4013      	ands	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d003      	beq.n	80034a4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034a4:	4a29      	ldr	r2, [pc, #164]	@ (800354c <HAL_GPIO_Init+0x354>)
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034aa:	4b28      	ldr	r3, [pc, #160]	@ (800354c <HAL_GPIO_Init+0x354>)
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	43db      	mvns	r3, r3
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	4013      	ands	r3, r2
 80034b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d003      	beq.n	80034ce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80034c6:	69ba      	ldr	r2, [r7, #24]
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034ce:	4a1f      	ldr	r2, [pc, #124]	@ (800354c <HAL_GPIO_Init+0x354>)
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034d4:	4b1d      	ldr	r3, [pc, #116]	@ (800354c <HAL_GPIO_Init+0x354>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	43db      	mvns	r3, r3
 80034de:	69ba      	ldr	r2, [r7, #24]
 80034e0:	4013      	ands	r3, r2
 80034e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d003      	beq.n	80034f8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034f8:	4a14      	ldr	r2, [pc, #80]	@ (800354c <HAL_GPIO_Init+0x354>)
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	3301      	adds	r3, #1
 8003502:	61fb      	str	r3, [r7, #28]
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	2b0f      	cmp	r3, #15
 8003508:	f67f ae86 	bls.w	8003218 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800350c:	bf00      	nop
 800350e:	bf00      	nop
 8003510:	3724      	adds	r7, #36	@ 0x24
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	40023800 	.word	0x40023800
 8003520:	40013800 	.word	0x40013800
 8003524:	40020000 	.word	0x40020000
 8003528:	40020400 	.word	0x40020400
 800352c:	40020800 	.word	0x40020800
 8003530:	40020c00 	.word	0x40020c00
 8003534:	40021000 	.word	0x40021000
 8003538:	40021400 	.word	0x40021400
 800353c:	40021800 	.word	0x40021800
 8003540:	40021c00 	.word	0x40021c00
 8003544:	40022000 	.word	0x40022000
 8003548:	40022400 	.word	0x40022400
 800354c:	40013c00 	.word	0x40013c00

08003550 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	460b      	mov	r3, r1
 800355a:	807b      	strh	r3, [r7, #2]
 800355c:	4613      	mov	r3, r2
 800355e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003560:	787b      	ldrb	r3, [r7, #1]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003566:	887a      	ldrh	r2, [r7, #2]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800356c:	e003      	b.n	8003576 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800356e:	887b      	ldrh	r3, [r7, #2]
 8003570:	041a      	lsls	r2, r3, #16
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	619a      	str	r2, [r3, #24]
}
 8003576:	bf00      	nop
 8003578:	370c      	adds	r7, #12
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr

08003582 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b086      	sub	sp, #24
 8003586:	af00      	add	r7, sp, #0
 8003588:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4618      	mov	r0, r3
 800359a:	f004 f83f 	bl	800761c <USB_GetMode>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	f040 80fb 	bne.w	800379c <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4618      	mov	r0, r3
 80035ac:	f004 f802 	bl	80075b4 <USB_ReadInterrupts>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f000 80f1 	beq.w	800379a <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4618      	mov	r0, r3
 80035be:	f003 fff9 	bl	80075b4 <USB_ReadInterrupts>
 80035c2:	4603      	mov	r3, r0
 80035c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035cc:	d104      	bne.n	80035d8 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80035d6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4618      	mov	r0, r3
 80035de:	f003 ffe9 	bl	80075b4 <USB_ReadInterrupts>
 80035e2:	4603      	mov	r3, r0
 80035e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035ec:	d104      	bne.n	80035f8 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80035f6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f003 ffd9 	bl	80075b4 <USB_ReadInterrupts>
 8003602:	4603      	mov	r3, r0
 8003604:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003608:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800360c:	d104      	bne.n	8003618 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003616:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f003 ffc9 	bl	80075b4 <USB_ReadInterrupts>
 8003622:	4603      	mov	r3, r0
 8003624:	f003 0302 	and.w	r3, r3, #2
 8003628:	2b02      	cmp	r3, #2
 800362a:	d103      	bne.n	8003634 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2202      	movs	r2, #2
 8003632:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4618      	mov	r0, r3
 800363a:	f003 ffbb 	bl	80075b4 <USB_ReadInterrupts>
 800363e:	4603      	mov	r3, r0
 8003640:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003644:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003648:	d120      	bne.n	800368c <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003652:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d113      	bne.n	800368c <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003664:	2110      	movs	r1, #16
 8003666:	6938      	ldr	r0, [r7, #16]
 8003668:	f003 feec 	bl	8007444 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800366c:	6938      	ldr	r0, [r7, #16]
 800366e:	f003 ff1b 	bl	80074a8 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	7a5b      	ldrb	r3, [r3, #9]
 8003676:	2b02      	cmp	r3, #2
 8003678:	d105      	bne.n	8003686 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2101      	movs	r1, #1
 8003680:	4618      	mov	r0, r3
 8003682:	f003 ffd9 	bl	8007638 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f018 fafa 	bl	801bc80 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4618      	mov	r0, r3
 8003692:	f003 ff8f 	bl	80075b4 <USB_ReadInterrupts>
 8003696:	4603      	mov	r3, r0
 8003698:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800369c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036a0:	d102      	bne.n	80036a8 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f001 fca1 	bl	8004fea <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f003 ff81 	bl	80075b4 <USB_ReadInterrupts>
 80036b2:	4603      	mov	r3, r0
 80036b4:	f003 0308 	and.w	r3, r3, #8
 80036b8:	2b08      	cmp	r3, #8
 80036ba:	d106      	bne.n	80036ca <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f018 fac3 	bl	801bc48 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	2208      	movs	r2, #8
 80036c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f003 ff70 	bl	80075b4 <USB_ReadInterrupts>
 80036d4:	4603      	mov	r3, r0
 80036d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80036de:	d139      	bne.n	8003754 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4618      	mov	r0, r3
 80036e6:	f003 ffe4 	bl	80076b2 <USB_HC_ReadInterrupt>
 80036ea:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80036ec:	2300      	movs	r3, #0
 80036ee:	617b      	str	r3, [r7, #20]
 80036f0:	e025      	b.n	800373e <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	f003 030f 	and.w	r3, r3, #15
 80036f8:	68ba      	ldr	r2, [r7, #8]
 80036fa:	fa22 f303 	lsr.w	r3, r2, r3
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	2b00      	cmp	r3, #0
 8003704:	d018      	beq.n	8003738 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	015a      	lsls	r2, r3, #5
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	4413      	add	r3, r2
 800370e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003718:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800371c:	d106      	bne.n	800372c <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	b2db      	uxtb	r3, r3
 8003722:	4619      	mov	r1, r3
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f000 f859 	bl	80037dc <HCD_HC_IN_IRQHandler>
 800372a:	e005      	b.n	8003738 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	b2db      	uxtb	r3, r3
 8003730:	4619      	mov	r1, r3
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 febb 	bl	80044ae <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	3301      	adds	r3, #1
 800373c:	617b      	str	r3, [r7, #20]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	795b      	ldrb	r3, [r3, #5]
 8003742:	461a      	mov	r2, r3
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	4293      	cmp	r3, r2
 8003748:	d3d3      	bcc.n	80036f2 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003752:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4618      	mov	r0, r3
 800375a:	f003 ff2b 	bl	80075b4 <USB_ReadInterrupts>
 800375e:	4603      	mov	r3, r0
 8003760:	f003 0310 	and.w	r3, r3, #16
 8003764:	2b10      	cmp	r3, #16
 8003766:	d101      	bne.n	800376c <HAL_HCD_IRQHandler+0x1ea>
 8003768:	2301      	movs	r3, #1
 800376a:	e000      	b.n	800376e <HAL_HCD_IRQHandler+0x1ec>
 800376c:	2300      	movs	r3, #0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d014      	beq.n	800379c <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	699a      	ldr	r2, [r3, #24]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 0210 	bic.w	r2, r2, #16
 8003780:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f001 fb52 	bl	8004e2c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	699a      	ldr	r2, [r3, #24]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0210 	orr.w	r2, r2, #16
 8003796:	619a      	str	r2, [r3, #24]
 8003798:	e000      	b.n	800379c <HAL_HCD_IRQHandler+0x21a>
      return;
 800379a:	bf00      	nop
    }
  }
}
 800379c:	3718      	adds	r7, #24
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}

080037a2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80037a2:	b580      	push	{r7, lr}
 80037a4:	b082      	sub	sp, #8
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d101      	bne.n	80037b8 <HAL_HCD_Stop+0x16>
 80037b4:	2302      	movs	r3, #2
 80037b6:	e00d      	b.n	80037d4 <HAL_HCD_Stop+0x32>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4618      	mov	r0, r3
 80037c6:	f004 f8a5 	bl	8007914 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b086      	sub	sp, #24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	460b      	mov	r3, r1
 80037e6:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	78fa      	ldrb	r2, [r7, #3]
 80037f8:	4611      	mov	r1, r2
 80037fa:	4618      	mov	r0, r3
 80037fc:	f003 feed 	bl	80075da <USB_ReadChInterrupts>
 8003800:	4603      	mov	r3, r0
 8003802:	f003 0304 	and.w	r3, r3, #4
 8003806:	2b04      	cmp	r3, #4
 8003808:	d11a      	bne.n	8003840 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800380a:	78fb      	ldrb	r3, [r7, #3]
 800380c:	015a      	lsls	r2, r3, #5
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	4413      	add	r3, r2
 8003812:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003816:	461a      	mov	r2, r3
 8003818:	2304      	movs	r3, #4
 800381a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800381c:	78fa      	ldrb	r2, [r7, #3]
 800381e:	6879      	ldr	r1, [r7, #4]
 8003820:	4613      	mov	r3, r2
 8003822:	011b      	lsls	r3, r3, #4
 8003824:	1a9b      	subs	r3, r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	440b      	add	r3, r1
 800382a:	334d      	adds	r3, #77	@ 0x4d
 800382c:	2207      	movs	r2, #7
 800382e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	78fa      	ldrb	r2, [r7, #3]
 8003836:	4611      	mov	r1, r2
 8003838:	4618      	mov	r0, r3
 800383a:	f003 ff4b 	bl	80076d4 <USB_HC_Halt>
 800383e:	e09e      	b.n	800397e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	78fa      	ldrb	r2, [r7, #3]
 8003846:	4611      	mov	r1, r2
 8003848:	4618      	mov	r0, r3
 800384a:	f003 fec6 	bl	80075da <USB_ReadChInterrupts>
 800384e:	4603      	mov	r3, r0
 8003850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003854:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003858:	d11b      	bne.n	8003892 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800385a:	78fb      	ldrb	r3, [r7, #3]
 800385c:	015a      	lsls	r2, r3, #5
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	4413      	add	r3, r2
 8003862:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003866:	461a      	mov	r2, r3
 8003868:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800386c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800386e:	78fa      	ldrb	r2, [r7, #3]
 8003870:	6879      	ldr	r1, [r7, #4]
 8003872:	4613      	mov	r3, r2
 8003874:	011b      	lsls	r3, r3, #4
 8003876:	1a9b      	subs	r3, r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	440b      	add	r3, r1
 800387c:	334d      	adds	r3, #77	@ 0x4d
 800387e:	2208      	movs	r2, #8
 8003880:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	78fa      	ldrb	r2, [r7, #3]
 8003888:	4611      	mov	r1, r2
 800388a:	4618      	mov	r0, r3
 800388c:	f003 ff22 	bl	80076d4 <USB_HC_Halt>
 8003890:	e075      	b.n	800397e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	78fa      	ldrb	r2, [r7, #3]
 8003898:	4611      	mov	r1, r2
 800389a:	4618      	mov	r0, r3
 800389c:	f003 fe9d 	bl	80075da <USB_ReadChInterrupts>
 80038a0:	4603      	mov	r3, r0
 80038a2:	f003 0308 	and.w	r3, r3, #8
 80038a6:	2b08      	cmp	r3, #8
 80038a8:	d11a      	bne.n	80038e0 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80038aa:	78fb      	ldrb	r3, [r7, #3]
 80038ac:	015a      	lsls	r2, r3, #5
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	4413      	add	r3, r2
 80038b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038b6:	461a      	mov	r2, r3
 80038b8:	2308      	movs	r3, #8
 80038ba:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80038bc:	78fa      	ldrb	r2, [r7, #3]
 80038be:	6879      	ldr	r1, [r7, #4]
 80038c0:	4613      	mov	r3, r2
 80038c2:	011b      	lsls	r3, r3, #4
 80038c4:	1a9b      	subs	r3, r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	440b      	add	r3, r1
 80038ca:	334d      	adds	r3, #77	@ 0x4d
 80038cc:	2206      	movs	r2, #6
 80038ce:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	78fa      	ldrb	r2, [r7, #3]
 80038d6:	4611      	mov	r1, r2
 80038d8:	4618      	mov	r0, r3
 80038da:	f003 fefb 	bl	80076d4 <USB_HC_Halt>
 80038de:	e04e      	b.n	800397e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	78fa      	ldrb	r2, [r7, #3]
 80038e6:	4611      	mov	r1, r2
 80038e8:	4618      	mov	r0, r3
 80038ea:	f003 fe76 	bl	80075da <USB_ReadChInterrupts>
 80038ee:	4603      	mov	r3, r0
 80038f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038f8:	d11b      	bne.n	8003932 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80038fa:	78fb      	ldrb	r3, [r7, #3]
 80038fc:	015a      	lsls	r2, r3, #5
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	4413      	add	r3, r2
 8003902:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003906:	461a      	mov	r2, r3
 8003908:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800390c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800390e:	78fa      	ldrb	r2, [r7, #3]
 8003910:	6879      	ldr	r1, [r7, #4]
 8003912:	4613      	mov	r3, r2
 8003914:	011b      	lsls	r3, r3, #4
 8003916:	1a9b      	subs	r3, r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	440b      	add	r3, r1
 800391c:	334d      	adds	r3, #77	@ 0x4d
 800391e:	2209      	movs	r2, #9
 8003920:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	78fa      	ldrb	r2, [r7, #3]
 8003928:	4611      	mov	r1, r2
 800392a:	4618      	mov	r0, r3
 800392c:	f003 fed2 	bl	80076d4 <USB_HC_Halt>
 8003930:	e025      	b.n	800397e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	78fa      	ldrb	r2, [r7, #3]
 8003938:	4611      	mov	r1, r2
 800393a:	4618      	mov	r0, r3
 800393c:	f003 fe4d 	bl	80075da <USB_ReadChInterrupts>
 8003940:	4603      	mov	r3, r0
 8003942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003946:	2b80      	cmp	r3, #128	@ 0x80
 8003948:	d119      	bne.n	800397e <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800394a:	78fb      	ldrb	r3, [r7, #3]
 800394c:	015a      	lsls	r2, r3, #5
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	4413      	add	r3, r2
 8003952:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003956:	461a      	mov	r2, r3
 8003958:	2380      	movs	r3, #128	@ 0x80
 800395a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800395c:	78fa      	ldrb	r2, [r7, #3]
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	4613      	mov	r3, r2
 8003962:	011b      	lsls	r3, r3, #4
 8003964:	1a9b      	subs	r3, r3, r2
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	440b      	add	r3, r1
 800396a:	334d      	adds	r3, #77	@ 0x4d
 800396c:	2207      	movs	r2, #7
 800396e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	78fa      	ldrb	r2, [r7, #3]
 8003976:	4611      	mov	r1, r2
 8003978:	4618      	mov	r0, r3
 800397a:	f003 feab 	bl	80076d4 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	78fa      	ldrb	r2, [r7, #3]
 8003984:	4611      	mov	r1, r2
 8003986:	4618      	mov	r0, r3
 8003988:	f003 fe27 	bl	80075da <USB_ReadChInterrupts>
 800398c:	4603      	mov	r3, r0
 800398e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003992:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003996:	d112      	bne.n	80039be <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	78fa      	ldrb	r2, [r7, #3]
 800399e:	4611      	mov	r1, r2
 80039a0:	4618      	mov	r0, r3
 80039a2:	f003 fe97 	bl	80076d4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80039a6:	78fb      	ldrb	r3, [r7, #3]
 80039a8:	015a      	lsls	r2, r3, #5
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	4413      	add	r3, r2
 80039ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039b2:	461a      	mov	r2, r3
 80039b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80039b8:	6093      	str	r3, [r2, #8]
 80039ba:	f000 bd75 	b.w	80044a8 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	78fa      	ldrb	r2, [r7, #3]
 80039c4:	4611      	mov	r1, r2
 80039c6:	4618      	mov	r0, r3
 80039c8:	f003 fe07 	bl	80075da <USB_ReadChInterrupts>
 80039cc:	4603      	mov	r3, r0
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	f040 8128 	bne.w	8003c28 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80039d8:	78fb      	ldrb	r3, [r7, #3]
 80039da:	015a      	lsls	r2, r3, #5
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	4413      	add	r3, r2
 80039e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039e4:	461a      	mov	r2, r3
 80039e6:	2320      	movs	r3, #32
 80039e8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80039ea:	78fa      	ldrb	r2, [r7, #3]
 80039ec:	6879      	ldr	r1, [r7, #4]
 80039ee:	4613      	mov	r3, r2
 80039f0:	011b      	lsls	r3, r3, #4
 80039f2:	1a9b      	subs	r3, r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	440b      	add	r3, r1
 80039f8:	331b      	adds	r3, #27
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d119      	bne.n	8003a34 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003a00:	78fa      	ldrb	r2, [r7, #3]
 8003a02:	6879      	ldr	r1, [r7, #4]
 8003a04:	4613      	mov	r3, r2
 8003a06:	011b      	lsls	r3, r3, #4
 8003a08:	1a9b      	subs	r3, r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	440b      	add	r3, r1
 8003a0e:	331b      	adds	r3, #27
 8003a10:	2200      	movs	r2, #0
 8003a12:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003a14:	78fb      	ldrb	r3, [r7, #3]
 8003a16:	015a      	lsls	r2, r3, #5
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	78fa      	ldrb	r2, [r7, #3]
 8003a24:	0151      	lsls	r1, r2, #5
 8003a26:	693a      	ldr	r2, [r7, #16]
 8003a28:	440a      	add	r2, r1
 8003a2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a32:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	799b      	ldrb	r3, [r3, #6]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d01b      	beq.n	8003a74 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003a3c:	78fa      	ldrb	r2, [r7, #3]
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	4613      	mov	r3, r2
 8003a42:	011b      	lsls	r3, r3, #4
 8003a44:	1a9b      	subs	r3, r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	3330      	adds	r3, #48	@ 0x30
 8003a4c:	6819      	ldr	r1, [r3, #0]
 8003a4e:	78fb      	ldrb	r3, [r7, #3]
 8003a50:	015a      	lsls	r2, r3, #5
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	4413      	add	r3, r2
 8003a56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a5a:	691b      	ldr	r3, [r3, #16]
 8003a5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a60:	78fa      	ldrb	r2, [r7, #3]
 8003a62:	1ac9      	subs	r1, r1, r3
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	4613      	mov	r3, r2
 8003a68:	011b      	lsls	r3, r3, #4
 8003a6a:	1a9b      	subs	r3, r3, r2
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	4403      	add	r3, r0
 8003a70:	3338      	adds	r3, #56	@ 0x38
 8003a72:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003a74:	78fa      	ldrb	r2, [r7, #3]
 8003a76:	6879      	ldr	r1, [r7, #4]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	011b      	lsls	r3, r3, #4
 8003a7c:	1a9b      	subs	r3, r3, r2
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	440b      	add	r3, r1
 8003a82:	334d      	adds	r3, #77	@ 0x4d
 8003a84:	2201      	movs	r2, #1
 8003a86:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003a88:	78fa      	ldrb	r2, [r7, #3]
 8003a8a:	6879      	ldr	r1, [r7, #4]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	011b      	lsls	r3, r3, #4
 8003a90:	1a9b      	subs	r3, r3, r2
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	440b      	add	r3, r1
 8003a96:	3344      	adds	r3, #68	@ 0x44
 8003a98:	2200      	movs	r2, #0
 8003a9a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003a9c:	78fb      	ldrb	r3, [r7, #3]
 8003a9e:	015a      	lsls	r2, r3, #5
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	4413      	add	r3, r2
 8003aa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	2301      	movs	r3, #1
 8003aac:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003aae:	78fa      	ldrb	r2, [r7, #3]
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	1a9b      	subs	r3, r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	440b      	add	r3, r1
 8003abc:	3326      	adds	r3, #38	@ 0x26
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00a      	beq.n	8003ada <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003ac4:	78fa      	ldrb	r2, [r7, #3]
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	3326      	adds	r3, #38	@ 0x26
 8003ad4:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	d110      	bne.n	8003afc <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	78fa      	ldrb	r2, [r7, #3]
 8003ae0:	4611      	mov	r1, r2
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f003 fdf6 	bl	80076d4 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003ae8:	78fb      	ldrb	r3, [r7, #3]
 8003aea:	015a      	lsls	r2, r3, #5
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	4413      	add	r3, r2
 8003af0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003af4:	461a      	mov	r2, r3
 8003af6:	2310      	movs	r3, #16
 8003af8:	6093      	str	r3, [r2, #8]
 8003afa:	e03d      	b.n	8003b78 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003afc:	78fa      	ldrb	r2, [r7, #3]
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	4613      	mov	r3, r2
 8003b02:	011b      	lsls	r3, r3, #4
 8003b04:	1a9b      	subs	r3, r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	3326      	adds	r3, #38	@ 0x26
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	2b03      	cmp	r3, #3
 8003b10:	d00a      	beq.n	8003b28 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003b12:	78fa      	ldrb	r2, [r7, #3]
 8003b14:	6879      	ldr	r1, [r7, #4]
 8003b16:	4613      	mov	r3, r2
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	1a9b      	subs	r3, r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	440b      	add	r3, r1
 8003b20:	3326      	adds	r3, #38	@ 0x26
 8003b22:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d127      	bne.n	8003b78 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003b28:	78fb      	ldrb	r3, [r7, #3]
 8003b2a:	015a      	lsls	r2, r3, #5
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	4413      	add	r3, r2
 8003b30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	78fa      	ldrb	r2, [r7, #3]
 8003b38:	0151      	lsls	r1, r2, #5
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	440a      	add	r2, r1
 8003b3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b42:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003b46:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003b48:	78fa      	ldrb	r2, [r7, #3]
 8003b4a:	6879      	ldr	r1, [r7, #4]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	011b      	lsls	r3, r3, #4
 8003b50:	1a9b      	subs	r3, r3, r2
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	440b      	add	r3, r1
 8003b56:	334c      	adds	r3, #76	@ 0x4c
 8003b58:	2201      	movs	r2, #1
 8003b5a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003b5c:	78fa      	ldrb	r2, [r7, #3]
 8003b5e:	6879      	ldr	r1, [r7, #4]
 8003b60:	4613      	mov	r3, r2
 8003b62:	011b      	lsls	r3, r3, #4
 8003b64:	1a9b      	subs	r3, r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	440b      	add	r3, r1
 8003b6a:	334c      	adds	r3, #76	@ 0x4c
 8003b6c:	781a      	ldrb	r2, [r3, #0]
 8003b6e:	78fb      	ldrb	r3, [r7, #3]
 8003b70:	4619      	mov	r1, r3
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f018 f892 	bl	801bc9c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	799b      	ldrb	r3, [r3, #6]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d13b      	bne.n	8003bf8 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003b80:	78fa      	ldrb	r2, [r7, #3]
 8003b82:	6879      	ldr	r1, [r7, #4]
 8003b84:	4613      	mov	r3, r2
 8003b86:	011b      	lsls	r3, r3, #4
 8003b88:	1a9b      	subs	r3, r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	440b      	add	r3, r1
 8003b8e:	3338      	adds	r3, #56	@ 0x38
 8003b90:	6819      	ldr	r1, [r3, #0]
 8003b92:	78fa      	ldrb	r2, [r7, #3]
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	4613      	mov	r3, r2
 8003b98:	011b      	lsls	r3, r3, #4
 8003b9a:	1a9b      	subs	r3, r3, r2
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	4403      	add	r3, r0
 8003ba0:	3328      	adds	r3, #40	@ 0x28
 8003ba2:	881b      	ldrh	r3, [r3, #0]
 8003ba4:	440b      	add	r3, r1
 8003ba6:	1e59      	subs	r1, r3, #1
 8003ba8:	78fa      	ldrb	r2, [r7, #3]
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	4613      	mov	r3, r2
 8003bae:	011b      	lsls	r3, r3, #4
 8003bb0:	1a9b      	subs	r3, r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	4403      	add	r3, r0
 8003bb6:	3328      	adds	r3, #40	@ 0x28
 8003bb8:	881b      	ldrh	r3, [r3, #0]
 8003bba:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 8470 	beq.w	80044a8 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003bc8:	78fa      	ldrb	r2, [r7, #3]
 8003bca:	6879      	ldr	r1, [r7, #4]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	011b      	lsls	r3, r3, #4
 8003bd0:	1a9b      	subs	r3, r3, r2
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	440b      	add	r3, r1
 8003bd6:	333c      	adds	r3, #60	@ 0x3c
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	78fa      	ldrb	r2, [r7, #3]
 8003bdc:	f083 0301 	eor.w	r3, r3, #1
 8003be0:	b2d8      	uxtb	r0, r3
 8003be2:	6879      	ldr	r1, [r7, #4]
 8003be4:	4613      	mov	r3, r2
 8003be6:	011b      	lsls	r3, r3, #4
 8003be8:	1a9b      	subs	r3, r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	440b      	add	r3, r1
 8003bee:	333c      	adds	r3, #60	@ 0x3c
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	701a      	strb	r2, [r3, #0]
 8003bf4:	f000 bc58 	b.w	80044a8 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003bf8:	78fa      	ldrb	r2, [r7, #3]
 8003bfa:	6879      	ldr	r1, [r7, #4]
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	011b      	lsls	r3, r3, #4
 8003c00:	1a9b      	subs	r3, r3, r2
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	440b      	add	r3, r1
 8003c06:	333c      	adds	r3, #60	@ 0x3c
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	78fa      	ldrb	r2, [r7, #3]
 8003c0c:	f083 0301 	eor.w	r3, r3, #1
 8003c10:	b2d8      	uxtb	r0, r3
 8003c12:	6879      	ldr	r1, [r7, #4]
 8003c14:	4613      	mov	r3, r2
 8003c16:	011b      	lsls	r3, r3, #4
 8003c18:	1a9b      	subs	r3, r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	440b      	add	r3, r1
 8003c1e:	333c      	adds	r3, #60	@ 0x3c
 8003c20:	4602      	mov	r2, r0
 8003c22:	701a      	strb	r2, [r3, #0]
 8003c24:	f000 bc40 	b.w	80044a8 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	78fa      	ldrb	r2, [r7, #3]
 8003c2e:	4611      	mov	r1, r2
 8003c30:	4618      	mov	r0, r3
 8003c32:	f003 fcd2 	bl	80075da <USB_ReadChInterrupts>
 8003c36:	4603      	mov	r3, r0
 8003c38:	f003 0320 	and.w	r3, r3, #32
 8003c3c:	2b20      	cmp	r3, #32
 8003c3e:	d131      	bne.n	8003ca4 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003c40:	78fb      	ldrb	r3, [r7, #3]
 8003c42:	015a      	lsls	r2, r3, #5
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	4413      	add	r3, r2
 8003c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	2320      	movs	r3, #32
 8003c50:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003c52:	78fa      	ldrb	r2, [r7, #3]
 8003c54:	6879      	ldr	r1, [r7, #4]
 8003c56:	4613      	mov	r3, r2
 8003c58:	011b      	lsls	r3, r3, #4
 8003c5a:	1a9b      	subs	r3, r3, r2
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	440b      	add	r3, r1
 8003c60:	331a      	adds	r3, #26
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	f040 841f 	bne.w	80044a8 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003c6a:	78fa      	ldrb	r2, [r7, #3]
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	011b      	lsls	r3, r3, #4
 8003c72:	1a9b      	subs	r3, r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	440b      	add	r3, r1
 8003c78:	331b      	adds	r3, #27
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003c7e:	78fa      	ldrb	r2, [r7, #3]
 8003c80:	6879      	ldr	r1, [r7, #4]
 8003c82:	4613      	mov	r3, r2
 8003c84:	011b      	lsls	r3, r3, #4
 8003c86:	1a9b      	subs	r3, r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	440b      	add	r3, r1
 8003c8c:	334d      	adds	r3, #77	@ 0x4d
 8003c8e:	2203      	movs	r2, #3
 8003c90:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	78fa      	ldrb	r2, [r7, #3]
 8003c98:	4611      	mov	r1, r2
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f003 fd1a 	bl	80076d4 <USB_HC_Halt>
 8003ca0:	f000 bc02 	b.w	80044a8 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	78fa      	ldrb	r2, [r7, #3]
 8003caa:	4611      	mov	r1, r2
 8003cac:	4618      	mov	r0, r3
 8003cae:	f003 fc94 	bl	80075da <USB_ReadChInterrupts>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	f003 0302 	and.w	r3, r3, #2
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	f040 8305 	bne.w	80042c8 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003cbe:	78fb      	ldrb	r3, [r7, #3]
 8003cc0:	015a      	lsls	r2, r3, #5
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	4413      	add	r3, r2
 8003cc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cca:	461a      	mov	r2, r3
 8003ccc:	2302      	movs	r3, #2
 8003cce:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003cd0:	78fa      	ldrb	r2, [r7, #3]
 8003cd2:	6879      	ldr	r1, [r7, #4]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	011b      	lsls	r3, r3, #4
 8003cd8:	1a9b      	subs	r3, r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	334d      	adds	r3, #77	@ 0x4d
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d114      	bne.n	8003d10 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ce6:	78fa      	ldrb	r2, [r7, #3]
 8003ce8:	6879      	ldr	r1, [r7, #4]
 8003cea:	4613      	mov	r3, r2
 8003cec:	011b      	lsls	r3, r3, #4
 8003cee:	1a9b      	subs	r3, r3, r2
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	440b      	add	r3, r1
 8003cf4:	334d      	adds	r3, #77	@ 0x4d
 8003cf6:	2202      	movs	r2, #2
 8003cf8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003cfa:	78fa      	ldrb	r2, [r7, #3]
 8003cfc:	6879      	ldr	r1, [r7, #4]
 8003cfe:	4613      	mov	r3, r2
 8003d00:	011b      	lsls	r3, r3, #4
 8003d02:	1a9b      	subs	r3, r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	440b      	add	r3, r1
 8003d08:	334c      	adds	r3, #76	@ 0x4c
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	701a      	strb	r2, [r3, #0]
 8003d0e:	e2cc      	b.n	80042aa <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003d10:	78fa      	ldrb	r2, [r7, #3]
 8003d12:	6879      	ldr	r1, [r7, #4]
 8003d14:	4613      	mov	r3, r2
 8003d16:	011b      	lsls	r3, r3, #4
 8003d18:	1a9b      	subs	r3, r3, r2
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	440b      	add	r3, r1
 8003d1e:	334d      	adds	r3, #77	@ 0x4d
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	2b06      	cmp	r3, #6
 8003d24:	d114      	bne.n	8003d50 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d26:	78fa      	ldrb	r2, [r7, #3]
 8003d28:	6879      	ldr	r1, [r7, #4]
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	011b      	lsls	r3, r3, #4
 8003d2e:	1a9b      	subs	r3, r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	440b      	add	r3, r1
 8003d34:	334d      	adds	r3, #77	@ 0x4d
 8003d36:	2202      	movs	r2, #2
 8003d38:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003d3a:	78fa      	ldrb	r2, [r7, #3]
 8003d3c:	6879      	ldr	r1, [r7, #4]
 8003d3e:	4613      	mov	r3, r2
 8003d40:	011b      	lsls	r3, r3, #4
 8003d42:	1a9b      	subs	r3, r3, r2
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	440b      	add	r3, r1
 8003d48:	334c      	adds	r3, #76	@ 0x4c
 8003d4a:	2205      	movs	r2, #5
 8003d4c:	701a      	strb	r2, [r3, #0]
 8003d4e:	e2ac      	b.n	80042aa <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003d50:	78fa      	ldrb	r2, [r7, #3]
 8003d52:	6879      	ldr	r1, [r7, #4]
 8003d54:	4613      	mov	r3, r2
 8003d56:	011b      	lsls	r3, r3, #4
 8003d58:	1a9b      	subs	r3, r3, r2
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	440b      	add	r3, r1
 8003d5e:	334d      	adds	r3, #77	@ 0x4d
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	2b07      	cmp	r3, #7
 8003d64:	d00b      	beq.n	8003d7e <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003d66:	78fa      	ldrb	r2, [r7, #3]
 8003d68:	6879      	ldr	r1, [r7, #4]
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	011b      	lsls	r3, r3, #4
 8003d6e:	1a9b      	subs	r3, r3, r2
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	440b      	add	r3, r1
 8003d74:	334d      	adds	r3, #77	@ 0x4d
 8003d76:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003d78:	2b09      	cmp	r3, #9
 8003d7a:	f040 80a6 	bne.w	8003eca <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d7e:	78fa      	ldrb	r2, [r7, #3]
 8003d80:	6879      	ldr	r1, [r7, #4]
 8003d82:	4613      	mov	r3, r2
 8003d84:	011b      	lsls	r3, r3, #4
 8003d86:	1a9b      	subs	r3, r3, r2
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	440b      	add	r3, r1
 8003d8c:	334d      	adds	r3, #77	@ 0x4d
 8003d8e:	2202      	movs	r2, #2
 8003d90:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003d92:	78fa      	ldrb	r2, [r7, #3]
 8003d94:	6879      	ldr	r1, [r7, #4]
 8003d96:	4613      	mov	r3, r2
 8003d98:	011b      	lsls	r3, r3, #4
 8003d9a:	1a9b      	subs	r3, r3, r2
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	440b      	add	r3, r1
 8003da0:	3344      	adds	r3, #68	@ 0x44
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	1c59      	adds	r1, r3, #1
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	4613      	mov	r3, r2
 8003daa:	011b      	lsls	r3, r3, #4
 8003dac:	1a9b      	subs	r3, r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	4403      	add	r3, r0
 8003db2:	3344      	adds	r3, #68	@ 0x44
 8003db4:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003db6:	78fa      	ldrb	r2, [r7, #3]
 8003db8:	6879      	ldr	r1, [r7, #4]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	011b      	lsls	r3, r3, #4
 8003dbe:	1a9b      	subs	r3, r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	440b      	add	r3, r1
 8003dc4:	3344      	adds	r3, #68	@ 0x44
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d943      	bls.n	8003e54 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003dcc:	78fa      	ldrb	r2, [r7, #3]
 8003dce:	6879      	ldr	r1, [r7, #4]
 8003dd0:	4613      	mov	r3, r2
 8003dd2:	011b      	lsls	r3, r3, #4
 8003dd4:	1a9b      	subs	r3, r3, r2
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	440b      	add	r3, r1
 8003dda:	3344      	adds	r3, #68	@ 0x44
 8003ddc:	2200      	movs	r2, #0
 8003dde:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003de0:	78fa      	ldrb	r2, [r7, #3]
 8003de2:	6879      	ldr	r1, [r7, #4]
 8003de4:	4613      	mov	r3, r2
 8003de6:	011b      	lsls	r3, r3, #4
 8003de8:	1a9b      	subs	r3, r3, r2
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	440b      	add	r3, r1
 8003dee:	331a      	adds	r3, #26
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d123      	bne.n	8003e3e <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003df6:	78fa      	ldrb	r2, [r7, #3]
 8003df8:	6879      	ldr	r1, [r7, #4]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	011b      	lsls	r3, r3, #4
 8003dfe:	1a9b      	subs	r3, r3, r2
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	440b      	add	r3, r1
 8003e04:	331b      	adds	r3, #27
 8003e06:	2200      	movs	r2, #0
 8003e08:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003e0a:	78fa      	ldrb	r2, [r7, #3]
 8003e0c:	6879      	ldr	r1, [r7, #4]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	1a9b      	subs	r3, r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	440b      	add	r3, r1
 8003e18:	331c      	adds	r3, #28
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003e1e:	78fb      	ldrb	r3, [r7, #3]
 8003e20:	015a      	lsls	r2, r3, #5
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	4413      	add	r3, r2
 8003e26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	78fa      	ldrb	r2, [r7, #3]
 8003e2e:	0151      	lsls	r1, r2, #5
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	440a      	add	r2, r1
 8003e34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e3c:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003e3e:	78fa      	ldrb	r2, [r7, #3]
 8003e40:	6879      	ldr	r1, [r7, #4]
 8003e42:	4613      	mov	r3, r2
 8003e44:	011b      	lsls	r3, r3, #4
 8003e46:	1a9b      	subs	r3, r3, r2
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	440b      	add	r3, r1
 8003e4c:	334c      	adds	r3, #76	@ 0x4c
 8003e4e:	2204      	movs	r2, #4
 8003e50:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003e52:	e229      	b.n	80042a8 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e54:	78fa      	ldrb	r2, [r7, #3]
 8003e56:	6879      	ldr	r1, [r7, #4]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	011b      	lsls	r3, r3, #4
 8003e5c:	1a9b      	subs	r3, r3, r2
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	440b      	add	r3, r1
 8003e62:	334c      	adds	r3, #76	@ 0x4c
 8003e64:	2202      	movs	r2, #2
 8003e66:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e68:	78fa      	ldrb	r2, [r7, #3]
 8003e6a:	6879      	ldr	r1, [r7, #4]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	011b      	lsls	r3, r3, #4
 8003e70:	1a9b      	subs	r3, r3, r2
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	440b      	add	r3, r1
 8003e76:	3326      	adds	r3, #38	@ 0x26
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d00b      	beq.n	8003e96 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003e7e:	78fa      	ldrb	r2, [r7, #3]
 8003e80:	6879      	ldr	r1, [r7, #4]
 8003e82:	4613      	mov	r3, r2
 8003e84:	011b      	lsls	r3, r3, #4
 8003e86:	1a9b      	subs	r3, r3, r2
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	440b      	add	r3, r1
 8003e8c:	3326      	adds	r3, #38	@ 0x26
 8003e8e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	f040 8209 	bne.w	80042a8 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003e96:	78fb      	ldrb	r3, [r7, #3]
 8003e98:	015a      	lsls	r2, r3, #5
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003eac:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003eb4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003eb6:	78fb      	ldrb	r3, [r7, #3]
 8003eb8:	015a      	lsls	r2, r3, #5
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003ec8:	e1ee      	b.n	80042a8 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003eca:	78fa      	ldrb	r2, [r7, #3]
 8003ecc:	6879      	ldr	r1, [r7, #4]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	011b      	lsls	r3, r3, #4
 8003ed2:	1a9b      	subs	r3, r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	440b      	add	r3, r1
 8003ed8:	334d      	adds	r3, #77	@ 0x4d
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	2b05      	cmp	r3, #5
 8003ede:	f040 80c8 	bne.w	8004072 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ee2:	78fa      	ldrb	r2, [r7, #3]
 8003ee4:	6879      	ldr	r1, [r7, #4]
 8003ee6:	4613      	mov	r3, r2
 8003ee8:	011b      	lsls	r3, r3, #4
 8003eea:	1a9b      	subs	r3, r3, r2
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	440b      	add	r3, r1
 8003ef0:	334d      	adds	r3, #77	@ 0x4d
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003ef6:	78fa      	ldrb	r2, [r7, #3]
 8003ef8:	6879      	ldr	r1, [r7, #4]
 8003efa:	4613      	mov	r3, r2
 8003efc:	011b      	lsls	r3, r3, #4
 8003efe:	1a9b      	subs	r3, r3, r2
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	440b      	add	r3, r1
 8003f04:	331b      	adds	r3, #27
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	f040 81ce 	bne.w	80042aa <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003f0e:	78fa      	ldrb	r2, [r7, #3]
 8003f10:	6879      	ldr	r1, [r7, #4]
 8003f12:	4613      	mov	r3, r2
 8003f14:	011b      	lsls	r3, r3, #4
 8003f16:	1a9b      	subs	r3, r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	440b      	add	r3, r1
 8003f1c:	3326      	adds	r3, #38	@ 0x26
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	2b03      	cmp	r3, #3
 8003f22:	d16b      	bne.n	8003ffc <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003f24:	78fa      	ldrb	r2, [r7, #3]
 8003f26:	6879      	ldr	r1, [r7, #4]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	011b      	lsls	r3, r3, #4
 8003f2c:	1a9b      	subs	r3, r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	440b      	add	r3, r1
 8003f32:	3348      	adds	r3, #72	@ 0x48
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	1c59      	adds	r1, r3, #1
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	011b      	lsls	r3, r3, #4
 8003f3e:	1a9b      	subs	r3, r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	4403      	add	r3, r0
 8003f44:	3348      	adds	r3, #72	@ 0x48
 8003f46:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003f48:	78fa      	ldrb	r2, [r7, #3]
 8003f4a:	6879      	ldr	r1, [r7, #4]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	011b      	lsls	r3, r3, #4
 8003f50:	1a9b      	subs	r3, r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	440b      	add	r3, r1
 8003f56:	3348      	adds	r3, #72	@ 0x48
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d943      	bls.n	8003fe6 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003f5e:	78fa      	ldrb	r2, [r7, #3]
 8003f60:	6879      	ldr	r1, [r7, #4]
 8003f62:	4613      	mov	r3, r2
 8003f64:	011b      	lsls	r3, r3, #4
 8003f66:	1a9b      	subs	r3, r3, r2
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	440b      	add	r3, r1
 8003f6c:	3348      	adds	r3, #72	@ 0x48
 8003f6e:	2200      	movs	r2, #0
 8003f70:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003f72:	78fa      	ldrb	r2, [r7, #3]
 8003f74:	6879      	ldr	r1, [r7, #4]
 8003f76:	4613      	mov	r3, r2
 8003f78:	011b      	lsls	r3, r3, #4
 8003f7a:	1a9b      	subs	r3, r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	440b      	add	r3, r1
 8003f80:	331b      	adds	r3, #27
 8003f82:	2200      	movs	r2, #0
 8003f84:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003f86:	78fa      	ldrb	r2, [r7, #3]
 8003f88:	6879      	ldr	r1, [r7, #4]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	011b      	lsls	r3, r3, #4
 8003f8e:	1a9b      	subs	r3, r3, r2
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	440b      	add	r3, r1
 8003f94:	3344      	adds	r3, #68	@ 0x44
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d809      	bhi.n	8003fb0 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003f9c:	78fa      	ldrb	r2, [r7, #3]
 8003f9e:	6879      	ldr	r1, [r7, #4]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	011b      	lsls	r3, r3, #4
 8003fa4:	1a9b      	subs	r3, r3, r2
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	440b      	add	r3, r1
 8003faa:	331c      	adds	r3, #28
 8003fac:	2201      	movs	r2, #1
 8003fae:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003fb0:	78fb      	ldrb	r3, [r7, #3]
 8003fb2:	015a      	lsls	r2, r3, #5
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	4413      	add	r3, r2
 8003fb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	78fa      	ldrb	r2, [r7, #3]
 8003fc0:	0151      	lsls	r1, r2, #5
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	440a      	add	r2, r1
 8003fc6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003fca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fce:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003fd0:	78fa      	ldrb	r2, [r7, #3]
 8003fd2:	6879      	ldr	r1, [r7, #4]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	011b      	lsls	r3, r3, #4
 8003fd8:	1a9b      	subs	r3, r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	440b      	add	r3, r1
 8003fde:	334c      	adds	r3, #76	@ 0x4c
 8003fe0:	2204      	movs	r2, #4
 8003fe2:	701a      	strb	r2, [r3, #0]
 8003fe4:	e014      	b.n	8004010 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003fe6:	78fa      	ldrb	r2, [r7, #3]
 8003fe8:	6879      	ldr	r1, [r7, #4]
 8003fea:	4613      	mov	r3, r2
 8003fec:	011b      	lsls	r3, r3, #4
 8003fee:	1a9b      	subs	r3, r3, r2
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	440b      	add	r3, r1
 8003ff4:	334c      	adds	r3, #76	@ 0x4c
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	701a      	strb	r2, [r3, #0]
 8003ffa:	e009      	b.n	8004010 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003ffc:	78fa      	ldrb	r2, [r7, #3]
 8003ffe:	6879      	ldr	r1, [r7, #4]
 8004000:	4613      	mov	r3, r2
 8004002:	011b      	lsls	r3, r3, #4
 8004004:	1a9b      	subs	r3, r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	440b      	add	r3, r1
 800400a:	334c      	adds	r3, #76	@ 0x4c
 800400c:	2202      	movs	r2, #2
 800400e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004010:	78fa      	ldrb	r2, [r7, #3]
 8004012:	6879      	ldr	r1, [r7, #4]
 8004014:	4613      	mov	r3, r2
 8004016:	011b      	lsls	r3, r3, #4
 8004018:	1a9b      	subs	r3, r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	440b      	add	r3, r1
 800401e:	3326      	adds	r3, #38	@ 0x26
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00b      	beq.n	800403e <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004026:	78fa      	ldrb	r2, [r7, #3]
 8004028:	6879      	ldr	r1, [r7, #4]
 800402a:	4613      	mov	r3, r2
 800402c:	011b      	lsls	r3, r3, #4
 800402e:	1a9b      	subs	r3, r3, r2
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	440b      	add	r3, r1
 8004034:	3326      	adds	r3, #38	@ 0x26
 8004036:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004038:	2b02      	cmp	r3, #2
 800403a:	f040 8136 	bne.w	80042aa <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800403e:	78fb      	ldrb	r3, [r7, #3]
 8004040:	015a      	lsls	r2, r3, #5
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	4413      	add	r3, r2
 8004046:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004054:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800405c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800405e:	78fb      	ldrb	r3, [r7, #3]
 8004060:	015a      	lsls	r2, r3, #5
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	4413      	add	r3, r2
 8004066:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800406a:	461a      	mov	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6013      	str	r3, [r2, #0]
 8004070:	e11b      	b.n	80042aa <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004072:	78fa      	ldrb	r2, [r7, #3]
 8004074:	6879      	ldr	r1, [r7, #4]
 8004076:	4613      	mov	r3, r2
 8004078:	011b      	lsls	r3, r3, #4
 800407a:	1a9b      	subs	r3, r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	440b      	add	r3, r1
 8004080:	334d      	adds	r3, #77	@ 0x4d
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	2b03      	cmp	r3, #3
 8004086:	f040 8081 	bne.w	800418c <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800408a:	78fa      	ldrb	r2, [r7, #3]
 800408c:	6879      	ldr	r1, [r7, #4]
 800408e:	4613      	mov	r3, r2
 8004090:	011b      	lsls	r3, r3, #4
 8004092:	1a9b      	subs	r3, r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	440b      	add	r3, r1
 8004098:	334d      	adds	r3, #77	@ 0x4d
 800409a:	2202      	movs	r2, #2
 800409c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800409e:	78fa      	ldrb	r2, [r7, #3]
 80040a0:	6879      	ldr	r1, [r7, #4]
 80040a2:	4613      	mov	r3, r2
 80040a4:	011b      	lsls	r3, r3, #4
 80040a6:	1a9b      	subs	r3, r3, r2
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	440b      	add	r3, r1
 80040ac:	331b      	adds	r3, #27
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	f040 80fa 	bne.w	80042aa <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80040b6:	78fa      	ldrb	r2, [r7, #3]
 80040b8:	6879      	ldr	r1, [r7, #4]
 80040ba:	4613      	mov	r3, r2
 80040bc:	011b      	lsls	r3, r3, #4
 80040be:	1a9b      	subs	r3, r3, r2
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	440b      	add	r3, r1
 80040c4:	334c      	adds	r3, #76	@ 0x4c
 80040c6:	2202      	movs	r2, #2
 80040c8:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80040ca:	78fb      	ldrb	r3, [r7, #3]
 80040cc:	015a      	lsls	r2, r3, #5
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	4413      	add	r3, r2
 80040d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	78fa      	ldrb	r2, [r7, #3]
 80040da:	0151      	lsls	r1, r2, #5
 80040dc:	693a      	ldr	r2, [r7, #16]
 80040de:	440a      	add	r2, r1
 80040e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80040e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040e8:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80040ea:	78fb      	ldrb	r3, [r7, #3]
 80040ec:	015a      	lsls	r2, r3, #5
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	4413      	add	r3, r2
 80040f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	78fa      	ldrb	r2, [r7, #3]
 80040fa:	0151      	lsls	r1, r2, #5
 80040fc:	693a      	ldr	r2, [r7, #16]
 80040fe:	440a      	add	r2, r1
 8004100:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004104:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004108:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800410a:	78fb      	ldrb	r3, [r7, #3]
 800410c:	015a      	lsls	r2, r3, #5
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	4413      	add	r3, r2
 8004112:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	78fa      	ldrb	r2, [r7, #3]
 800411a:	0151      	lsls	r1, r2, #5
 800411c:	693a      	ldr	r2, [r7, #16]
 800411e:	440a      	add	r2, r1
 8004120:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004124:	f023 0320 	bic.w	r3, r3, #32
 8004128:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800412a:	78fa      	ldrb	r2, [r7, #3]
 800412c:	6879      	ldr	r1, [r7, #4]
 800412e:	4613      	mov	r3, r2
 8004130:	011b      	lsls	r3, r3, #4
 8004132:	1a9b      	subs	r3, r3, r2
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	440b      	add	r3, r1
 8004138:	3326      	adds	r3, #38	@ 0x26
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d00b      	beq.n	8004158 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004140:	78fa      	ldrb	r2, [r7, #3]
 8004142:	6879      	ldr	r1, [r7, #4]
 8004144:	4613      	mov	r3, r2
 8004146:	011b      	lsls	r3, r3, #4
 8004148:	1a9b      	subs	r3, r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	440b      	add	r3, r1
 800414e:	3326      	adds	r3, #38	@ 0x26
 8004150:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004152:	2b02      	cmp	r3, #2
 8004154:	f040 80a9 	bne.w	80042aa <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004158:	78fb      	ldrb	r3, [r7, #3]
 800415a:	015a      	lsls	r2, r3, #5
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	4413      	add	r3, r2
 8004160:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800416e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004176:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004178:	78fb      	ldrb	r3, [r7, #3]
 800417a:	015a      	lsls	r2, r3, #5
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	4413      	add	r3, r2
 8004180:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004184:	461a      	mov	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6013      	str	r3, [r2, #0]
 800418a:	e08e      	b.n	80042aa <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800418c:	78fa      	ldrb	r2, [r7, #3]
 800418e:	6879      	ldr	r1, [r7, #4]
 8004190:	4613      	mov	r3, r2
 8004192:	011b      	lsls	r3, r3, #4
 8004194:	1a9b      	subs	r3, r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	440b      	add	r3, r1
 800419a:	334d      	adds	r3, #77	@ 0x4d
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	2b04      	cmp	r3, #4
 80041a0:	d143      	bne.n	800422a <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80041a2:	78fa      	ldrb	r2, [r7, #3]
 80041a4:	6879      	ldr	r1, [r7, #4]
 80041a6:	4613      	mov	r3, r2
 80041a8:	011b      	lsls	r3, r3, #4
 80041aa:	1a9b      	subs	r3, r3, r2
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	440b      	add	r3, r1
 80041b0:	334d      	adds	r3, #77	@ 0x4d
 80041b2:	2202      	movs	r2, #2
 80041b4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80041b6:	78fa      	ldrb	r2, [r7, #3]
 80041b8:	6879      	ldr	r1, [r7, #4]
 80041ba:	4613      	mov	r3, r2
 80041bc:	011b      	lsls	r3, r3, #4
 80041be:	1a9b      	subs	r3, r3, r2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	440b      	add	r3, r1
 80041c4:	334c      	adds	r3, #76	@ 0x4c
 80041c6:	2202      	movs	r2, #2
 80041c8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041ca:	78fa      	ldrb	r2, [r7, #3]
 80041cc:	6879      	ldr	r1, [r7, #4]
 80041ce:	4613      	mov	r3, r2
 80041d0:	011b      	lsls	r3, r3, #4
 80041d2:	1a9b      	subs	r3, r3, r2
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	440b      	add	r3, r1
 80041d8:	3326      	adds	r3, #38	@ 0x26
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00a      	beq.n	80041f6 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80041e0:	78fa      	ldrb	r2, [r7, #3]
 80041e2:	6879      	ldr	r1, [r7, #4]
 80041e4:	4613      	mov	r3, r2
 80041e6:	011b      	lsls	r3, r3, #4
 80041e8:	1a9b      	subs	r3, r3, r2
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	440b      	add	r3, r1
 80041ee:	3326      	adds	r3, #38	@ 0x26
 80041f0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d159      	bne.n	80042aa <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80041f6:	78fb      	ldrb	r3, [r7, #3]
 80041f8:	015a      	lsls	r2, r3, #5
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	4413      	add	r3, r2
 80041fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800420c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004214:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004216:	78fb      	ldrb	r3, [r7, #3]
 8004218:	015a      	lsls	r2, r3, #5
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	4413      	add	r3, r2
 800421e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004222:	461a      	mov	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6013      	str	r3, [r2, #0]
 8004228:	e03f      	b.n	80042aa <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800422a:	78fa      	ldrb	r2, [r7, #3]
 800422c:	6879      	ldr	r1, [r7, #4]
 800422e:	4613      	mov	r3, r2
 8004230:	011b      	lsls	r3, r3, #4
 8004232:	1a9b      	subs	r3, r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	440b      	add	r3, r1
 8004238:	334d      	adds	r3, #77	@ 0x4d
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	2b08      	cmp	r3, #8
 800423e:	d126      	bne.n	800428e <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004240:	78fa      	ldrb	r2, [r7, #3]
 8004242:	6879      	ldr	r1, [r7, #4]
 8004244:	4613      	mov	r3, r2
 8004246:	011b      	lsls	r3, r3, #4
 8004248:	1a9b      	subs	r3, r3, r2
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	440b      	add	r3, r1
 800424e:	334d      	adds	r3, #77	@ 0x4d
 8004250:	2202      	movs	r2, #2
 8004252:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004254:	78fa      	ldrb	r2, [r7, #3]
 8004256:	6879      	ldr	r1, [r7, #4]
 8004258:	4613      	mov	r3, r2
 800425a:	011b      	lsls	r3, r3, #4
 800425c:	1a9b      	subs	r3, r3, r2
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	440b      	add	r3, r1
 8004262:	3344      	adds	r3, #68	@ 0x44
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	1c59      	adds	r1, r3, #1
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	4613      	mov	r3, r2
 800426c:	011b      	lsls	r3, r3, #4
 800426e:	1a9b      	subs	r3, r3, r2
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	4403      	add	r3, r0
 8004274:	3344      	adds	r3, #68	@ 0x44
 8004276:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004278:	78fa      	ldrb	r2, [r7, #3]
 800427a:	6879      	ldr	r1, [r7, #4]
 800427c:	4613      	mov	r3, r2
 800427e:	011b      	lsls	r3, r3, #4
 8004280:	1a9b      	subs	r3, r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	440b      	add	r3, r1
 8004286:	334c      	adds	r3, #76	@ 0x4c
 8004288:	2204      	movs	r2, #4
 800428a:	701a      	strb	r2, [r3, #0]
 800428c:	e00d      	b.n	80042aa <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800428e:	78fa      	ldrb	r2, [r7, #3]
 8004290:	6879      	ldr	r1, [r7, #4]
 8004292:	4613      	mov	r3, r2
 8004294:	011b      	lsls	r3, r3, #4
 8004296:	1a9b      	subs	r3, r3, r2
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	440b      	add	r3, r1
 800429c:	334d      	adds	r3, #77	@ 0x4d
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	f000 8100 	beq.w	80044a6 <HCD_HC_IN_IRQHandler+0xcca>
 80042a6:	e000      	b.n	80042aa <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80042a8:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80042aa:	78fa      	ldrb	r2, [r7, #3]
 80042ac:	6879      	ldr	r1, [r7, #4]
 80042ae:	4613      	mov	r3, r2
 80042b0:	011b      	lsls	r3, r3, #4
 80042b2:	1a9b      	subs	r3, r3, r2
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	440b      	add	r3, r1
 80042b8:	334c      	adds	r3, #76	@ 0x4c
 80042ba:	781a      	ldrb	r2, [r3, #0]
 80042bc:	78fb      	ldrb	r3, [r7, #3]
 80042be:	4619      	mov	r1, r3
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f017 fceb 	bl	801bc9c <HAL_HCD_HC_NotifyURBChange_Callback>
 80042c6:	e0ef      	b.n	80044a8 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	78fa      	ldrb	r2, [r7, #3]
 80042ce:	4611      	mov	r1, r2
 80042d0:	4618      	mov	r0, r3
 80042d2:	f003 f982 	bl	80075da <USB_ReadChInterrupts>
 80042d6:	4603      	mov	r3, r0
 80042d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042dc:	2b40      	cmp	r3, #64	@ 0x40
 80042de:	d12f      	bne.n	8004340 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80042e0:	78fb      	ldrb	r3, [r7, #3]
 80042e2:	015a      	lsls	r2, r3, #5
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	4413      	add	r3, r2
 80042e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042ec:	461a      	mov	r2, r3
 80042ee:	2340      	movs	r3, #64	@ 0x40
 80042f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80042f2:	78fa      	ldrb	r2, [r7, #3]
 80042f4:	6879      	ldr	r1, [r7, #4]
 80042f6:	4613      	mov	r3, r2
 80042f8:	011b      	lsls	r3, r3, #4
 80042fa:	1a9b      	subs	r3, r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	440b      	add	r3, r1
 8004300:	334d      	adds	r3, #77	@ 0x4d
 8004302:	2205      	movs	r2, #5
 8004304:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004306:	78fa      	ldrb	r2, [r7, #3]
 8004308:	6879      	ldr	r1, [r7, #4]
 800430a:	4613      	mov	r3, r2
 800430c:	011b      	lsls	r3, r3, #4
 800430e:	1a9b      	subs	r3, r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	440b      	add	r3, r1
 8004314:	331a      	adds	r3, #26
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d109      	bne.n	8004330 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800431c:	78fa      	ldrb	r2, [r7, #3]
 800431e:	6879      	ldr	r1, [r7, #4]
 8004320:	4613      	mov	r3, r2
 8004322:	011b      	lsls	r3, r3, #4
 8004324:	1a9b      	subs	r3, r3, r2
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	440b      	add	r3, r1
 800432a:	3344      	adds	r3, #68	@ 0x44
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	78fa      	ldrb	r2, [r7, #3]
 8004336:	4611      	mov	r1, r2
 8004338:	4618      	mov	r0, r3
 800433a:	f003 f9cb 	bl	80076d4 <USB_HC_Halt>
 800433e:	e0b3      	b.n	80044a8 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	78fa      	ldrb	r2, [r7, #3]
 8004346:	4611      	mov	r1, r2
 8004348:	4618      	mov	r0, r3
 800434a:	f003 f946 	bl	80075da <USB_ReadChInterrupts>
 800434e:	4603      	mov	r3, r0
 8004350:	f003 0310 	and.w	r3, r3, #16
 8004354:	2b10      	cmp	r3, #16
 8004356:	f040 80a7 	bne.w	80044a8 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800435a:	78fa      	ldrb	r2, [r7, #3]
 800435c:	6879      	ldr	r1, [r7, #4]
 800435e:	4613      	mov	r3, r2
 8004360:	011b      	lsls	r3, r3, #4
 8004362:	1a9b      	subs	r3, r3, r2
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	440b      	add	r3, r1
 8004368:	3326      	adds	r3, #38	@ 0x26
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	2b03      	cmp	r3, #3
 800436e:	d11b      	bne.n	80043a8 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004370:	78fa      	ldrb	r2, [r7, #3]
 8004372:	6879      	ldr	r1, [r7, #4]
 8004374:	4613      	mov	r3, r2
 8004376:	011b      	lsls	r3, r3, #4
 8004378:	1a9b      	subs	r3, r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	440b      	add	r3, r1
 800437e:	3344      	adds	r3, #68	@ 0x44
 8004380:	2200      	movs	r2, #0
 8004382:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004384:	78fa      	ldrb	r2, [r7, #3]
 8004386:	6879      	ldr	r1, [r7, #4]
 8004388:	4613      	mov	r3, r2
 800438a:	011b      	lsls	r3, r3, #4
 800438c:	1a9b      	subs	r3, r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	334d      	adds	r3, #77	@ 0x4d
 8004394:	2204      	movs	r2, #4
 8004396:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	78fa      	ldrb	r2, [r7, #3]
 800439e:	4611      	mov	r1, r2
 80043a0:	4618      	mov	r0, r3
 80043a2:	f003 f997 	bl	80076d4 <USB_HC_Halt>
 80043a6:	e03f      	b.n	8004428 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80043a8:	78fa      	ldrb	r2, [r7, #3]
 80043aa:	6879      	ldr	r1, [r7, #4]
 80043ac:	4613      	mov	r3, r2
 80043ae:	011b      	lsls	r3, r3, #4
 80043b0:	1a9b      	subs	r3, r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	440b      	add	r3, r1
 80043b6:	3326      	adds	r3, #38	@ 0x26
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d00a      	beq.n	80043d4 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80043be:	78fa      	ldrb	r2, [r7, #3]
 80043c0:	6879      	ldr	r1, [r7, #4]
 80043c2:	4613      	mov	r3, r2
 80043c4:	011b      	lsls	r3, r3, #4
 80043c6:	1a9b      	subs	r3, r3, r2
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	440b      	add	r3, r1
 80043cc:	3326      	adds	r3, #38	@ 0x26
 80043ce:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d129      	bne.n	8004428 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80043d4:	78fa      	ldrb	r2, [r7, #3]
 80043d6:	6879      	ldr	r1, [r7, #4]
 80043d8:	4613      	mov	r3, r2
 80043da:	011b      	lsls	r3, r3, #4
 80043dc:	1a9b      	subs	r3, r3, r2
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	440b      	add	r3, r1
 80043e2:	3344      	adds	r3, #68	@ 0x44
 80043e4:	2200      	movs	r2, #0
 80043e6:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	799b      	ldrb	r3, [r3, #6]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d00a      	beq.n	8004406 <HCD_HC_IN_IRQHandler+0xc2a>
 80043f0:	78fa      	ldrb	r2, [r7, #3]
 80043f2:	6879      	ldr	r1, [r7, #4]
 80043f4:	4613      	mov	r3, r2
 80043f6:	011b      	lsls	r3, r3, #4
 80043f8:	1a9b      	subs	r3, r3, r2
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	440b      	add	r3, r1
 80043fe:	331b      	adds	r3, #27
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	2b01      	cmp	r3, #1
 8004404:	d110      	bne.n	8004428 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004406:	78fa      	ldrb	r2, [r7, #3]
 8004408:	6879      	ldr	r1, [r7, #4]
 800440a:	4613      	mov	r3, r2
 800440c:	011b      	lsls	r3, r3, #4
 800440e:	1a9b      	subs	r3, r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	440b      	add	r3, r1
 8004414:	334d      	adds	r3, #77	@ 0x4d
 8004416:	2204      	movs	r2, #4
 8004418:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	78fa      	ldrb	r2, [r7, #3]
 8004420:	4611      	mov	r1, r2
 8004422:	4618      	mov	r0, r3
 8004424:	f003 f956 	bl	80076d4 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004428:	78fa      	ldrb	r2, [r7, #3]
 800442a:	6879      	ldr	r1, [r7, #4]
 800442c:	4613      	mov	r3, r2
 800442e:	011b      	lsls	r3, r3, #4
 8004430:	1a9b      	subs	r3, r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	440b      	add	r3, r1
 8004436:	331b      	adds	r3, #27
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	2b01      	cmp	r3, #1
 800443c:	d129      	bne.n	8004492 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800443e:	78fa      	ldrb	r2, [r7, #3]
 8004440:	6879      	ldr	r1, [r7, #4]
 8004442:	4613      	mov	r3, r2
 8004444:	011b      	lsls	r3, r3, #4
 8004446:	1a9b      	subs	r3, r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	440b      	add	r3, r1
 800444c:	331b      	adds	r3, #27
 800444e:	2200      	movs	r2, #0
 8004450:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004452:	78fb      	ldrb	r3, [r7, #3]
 8004454:	015a      	lsls	r2, r3, #5
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	4413      	add	r3, r2
 800445a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	78fa      	ldrb	r2, [r7, #3]
 8004462:	0151      	lsls	r1, r2, #5
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	440a      	add	r2, r1
 8004468:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800446c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004470:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004472:	78fb      	ldrb	r3, [r7, #3]
 8004474:	015a      	lsls	r2, r3, #5
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	4413      	add	r3, r2
 800447a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	78fa      	ldrb	r2, [r7, #3]
 8004482:	0151      	lsls	r1, r2, #5
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	440a      	add	r2, r1
 8004488:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800448c:	f043 0320 	orr.w	r3, r3, #32
 8004490:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004492:	78fb      	ldrb	r3, [r7, #3]
 8004494:	015a      	lsls	r2, r3, #5
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	4413      	add	r3, r2
 800449a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800449e:	461a      	mov	r2, r3
 80044a0:	2310      	movs	r3, #16
 80044a2:	6093      	str	r3, [r2, #8]
 80044a4:	e000      	b.n	80044a8 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80044a6:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80044a8:	3718      	adds	r7, #24
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}

080044ae <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80044ae:	b580      	push	{r7, lr}
 80044b0:	b086      	sub	sp, #24
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
 80044b6:	460b      	mov	r3, r1
 80044b8:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	78fa      	ldrb	r2, [r7, #3]
 80044ca:	4611      	mov	r1, r2
 80044cc:	4618      	mov	r0, r3
 80044ce:	f003 f884 	bl	80075da <USB_ReadChInterrupts>
 80044d2:	4603      	mov	r3, r0
 80044d4:	f003 0304 	and.w	r3, r3, #4
 80044d8:	2b04      	cmp	r3, #4
 80044da:	d11b      	bne.n	8004514 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80044dc:	78fb      	ldrb	r3, [r7, #3]
 80044de:	015a      	lsls	r2, r3, #5
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	4413      	add	r3, r2
 80044e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044e8:	461a      	mov	r2, r3
 80044ea:	2304      	movs	r3, #4
 80044ec:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80044ee:	78fa      	ldrb	r2, [r7, #3]
 80044f0:	6879      	ldr	r1, [r7, #4]
 80044f2:	4613      	mov	r3, r2
 80044f4:	011b      	lsls	r3, r3, #4
 80044f6:	1a9b      	subs	r3, r3, r2
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	440b      	add	r3, r1
 80044fc:	334d      	adds	r3, #77	@ 0x4d
 80044fe:	2207      	movs	r2, #7
 8004500:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	78fa      	ldrb	r2, [r7, #3]
 8004508:	4611      	mov	r1, r2
 800450a:	4618      	mov	r0, r3
 800450c:	f003 f8e2 	bl	80076d4 <USB_HC_Halt>
 8004510:	f000 bc89 	b.w	8004e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	78fa      	ldrb	r2, [r7, #3]
 800451a:	4611      	mov	r1, r2
 800451c:	4618      	mov	r0, r3
 800451e:	f003 f85c 	bl	80075da <USB_ReadChInterrupts>
 8004522:	4603      	mov	r3, r0
 8004524:	f003 0320 	and.w	r3, r3, #32
 8004528:	2b20      	cmp	r3, #32
 800452a:	f040 8082 	bne.w	8004632 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800452e:	78fb      	ldrb	r3, [r7, #3]
 8004530:	015a      	lsls	r2, r3, #5
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	4413      	add	r3, r2
 8004536:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800453a:	461a      	mov	r2, r3
 800453c:	2320      	movs	r3, #32
 800453e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004540:	78fa      	ldrb	r2, [r7, #3]
 8004542:	6879      	ldr	r1, [r7, #4]
 8004544:	4613      	mov	r3, r2
 8004546:	011b      	lsls	r3, r3, #4
 8004548:	1a9b      	subs	r3, r3, r2
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	440b      	add	r3, r1
 800454e:	3319      	adds	r3, #25
 8004550:	781b      	ldrb	r3, [r3, #0]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d124      	bne.n	80045a0 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004556:	78fa      	ldrb	r2, [r7, #3]
 8004558:	6879      	ldr	r1, [r7, #4]
 800455a:	4613      	mov	r3, r2
 800455c:	011b      	lsls	r3, r3, #4
 800455e:	1a9b      	subs	r3, r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	440b      	add	r3, r1
 8004564:	3319      	adds	r3, #25
 8004566:	2200      	movs	r2, #0
 8004568:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800456a:	78fa      	ldrb	r2, [r7, #3]
 800456c:	6879      	ldr	r1, [r7, #4]
 800456e:	4613      	mov	r3, r2
 8004570:	011b      	lsls	r3, r3, #4
 8004572:	1a9b      	subs	r3, r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	440b      	add	r3, r1
 8004578:	334c      	adds	r3, #76	@ 0x4c
 800457a:	2202      	movs	r2, #2
 800457c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800457e:	78fa      	ldrb	r2, [r7, #3]
 8004580:	6879      	ldr	r1, [r7, #4]
 8004582:	4613      	mov	r3, r2
 8004584:	011b      	lsls	r3, r3, #4
 8004586:	1a9b      	subs	r3, r3, r2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	440b      	add	r3, r1
 800458c:	334d      	adds	r3, #77	@ 0x4d
 800458e:	2203      	movs	r2, #3
 8004590:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	78fa      	ldrb	r2, [r7, #3]
 8004598:	4611      	mov	r1, r2
 800459a:	4618      	mov	r0, r3
 800459c:	f003 f89a 	bl	80076d4 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80045a0:	78fa      	ldrb	r2, [r7, #3]
 80045a2:	6879      	ldr	r1, [r7, #4]
 80045a4:	4613      	mov	r3, r2
 80045a6:	011b      	lsls	r3, r3, #4
 80045a8:	1a9b      	subs	r3, r3, r2
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	440b      	add	r3, r1
 80045ae:	331a      	adds	r3, #26
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	f040 8437 	bne.w	8004e26 <HCD_HC_OUT_IRQHandler+0x978>
 80045b8:	78fa      	ldrb	r2, [r7, #3]
 80045ba:	6879      	ldr	r1, [r7, #4]
 80045bc:	4613      	mov	r3, r2
 80045be:	011b      	lsls	r3, r3, #4
 80045c0:	1a9b      	subs	r3, r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	440b      	add	r3, r1
 80045c6:	331b      	adds	r3, #27
 80045c8:	781b      	ldrb	r3, [r3, #0]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	f040 842b 	bne.w	8004e26 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80045d0:	78fa      	ldrb	r2, [r7, #3]
 80045d2:	6879      	ldr	r1, [r7, #4]
 80045d4:	4613      	mov	r3, r2
 80045d6:	011b      	lsls	r3, r3, #4
 80045d8:	1a9b      	subs	r3, r3, r2
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	440b      	add	r3, r1
 80045de:	3326      	adds	r3, #38	@ 0x26
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d009      	beq.n	80045fa <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80045e6:	78fa      	ldrb	r2, [r7, #3]
 80045e8:	6879      	ldr	r1, [r7, #4]
 80045ea:	4613      	mov	r3, r2
 80045ec:	011b      	lsls	r3, r3, #4
 80045ee:	1a9b      	subs	r3, r3, r2
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	440b      	add	r3, r1
 80045f4:	331b      	adds	r3, #27
 80045f6:	2201      	movs	r2, #1
 80045f8:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80045fa:	78fa      	ldrb	r2, [r7, #3]
 80045fc:	6879      	ldr	r1, [r7, #4]
 80045fe:	4613      	mov	r3, r2
 8004600:	011b      	lsls	r3, r3, #4
 8004602:	1a9b      	subs	r3, r3, r2
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	440b      	add	r3, r1
 8004608:	334d      	adds	r3, #77	@ 0x4d
 800460a:	2203      	movs	r2, #3
 800460c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	78fa      	ldrb	r2, [r7, #3]
 8004614:	4611      	mov	r1, r2
 8004616:	4618      	mov	r0, r3
 8004618:	f003 f85c 	bl	80076d4 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800461c:	78fa      	ldrb	r2, [r7, #3]
 800461e:	6879      	ldr	r1, [r7, #4]
 8004620:	4613      	mov	r3, r2
 8004622:	011b      	lsls	r3, r3, #4
 8004624:	1a9b      	subs	r3, r3, r2
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	440b      	add	r3, r1
 800462a:	3344      	adds	r3, #68	@ 0x44
 800462c:	2200      	movs	r2, #0
 800462e:	601a      	str	r2, [r3, #0]
 8004630:	e3f9      	b.n	8004e26 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	78fa      	ldrb	r2, [r7, #3]
 8004638:	4611      	mov	r1, r2
 800463a:	4618      	mov	r0, r3
 800463c:	f002 ffcd 	bl	80075da <USB_ReadChInterrupts>
 8004640:	4603      	mov	r3, r0
 8004642:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004646:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800464a:	d111      	bne.n	8004670 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800464c:	78fb      	ldrb	r3, [r7, #3]
 800464e:	015a      	lsls	r2, r3, #5
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	4413      	add	r3, r2
 8004654:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004658:	461a      	mov	r2, r3
 800465a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800465e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	78fa      	ldrb	r2, [r7, #3]
 8004666:	4611      	mov	r1, r2
 8004668:	4618      	mov	r0, r3
 800466a:	f003 f833 	bl	80076d4 <USB_HC_Halt>
 800466e:	e3da      	b.n	8004e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	78fa      	ldrb	r2, [r7, #3]
 8004676:	4611      	mov	r1, r2
 8004678:	4618      	mov	r0, r3
 800467a:	f002 ffae 	bl	80075da <USB_ReadChInterrupts>
 800467e:	4603      	mov	r3, r0
 8004680:	f003 0301 	and.w	r3, r3, #1
 8004684:	2b01      	cmp	r3, #1
 8004686:	d168      	bne.n	800475a <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004688:	78fa      	ldrb	r2, [r7, #3]
 800468a:	6879      	ldr	r1, [r7, #4]
 800468c:	4613      	mov	r3, r2
 800468e:	011b      	lsls	r3, r3, #4
 8004690:	1a9b      	subs	r3, r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	440b      	add	r3, r1
 8004696:	3344      	adds	r3, #68	@ 0x44
 8004698:	2200      	movs	r2, #0
 800469a:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	78fa      	ldrb	r2, [r7, #3]
 80046a2:	4611      	mov	r1, r2
 80046a4:	4618      	mov	r0, r3
 80046a6:	f002 ff98 	bl	80075da <USB_ReadChInterrupts>
 80046aa:	4603      	mov	r3, r0
 80046ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046b0:	2b40      	cmp	r3, #64	@ 0x40
 80046b2:	d112      	bne.n	80046da <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80046b4:	78fa      	ldrb	r2, [r7, #3]
 80046b6:	6879      	ldr	r1, [r7, #4]
 80046b8:	4613      	mov	r3, r2
 80046ba:	011b      	lsls	r3, r3, #4
 80046bc:	1a9b      	subs	r3, r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	440b      	add	r3, r1
 80046c2:	3319      	adds	r3, #25
 80046c4:	2201      	movs	r2, #1
 80046c6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80046c8:	78fb      	ldrb	r3, [r7, #3]
 80046ca:	015a      	lsls	r2, r3, #5
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	4413      	add	r3, r2
 80046d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046d4:	461a      	mov	r2, r3
 80046d6:	2340      	movs	r3, #64	@ 0x40
 80046d8:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80046da:	78fa      	ldrb	r2, [r7, #3]
 80046dc:	6879      	ldr	r1, [r7, #4]
 80046de:	4613      	mov	r3, r2
 80046e0:	011b      	lsls	r3, r3, #4
 80046e2:	1a9b      	subs	r3, r3, r2
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	440b      	add	r3, r1
 80046e8:	331b      	adds	r3, #27
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d019      	beq.n	8004724 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80046f0:	78fa      	ldrb	r2, [r7, #3]
 80046f2:	6879      	ldr	r1, [r7, #4]
 80046f4:	4613      	mov	r3, r2
 80046f6:	011b      	lsls	r3, r3, #4
 80046f8:	1a9b      	subs	r3, r3, r2
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	440b      	add	r3, r1
 80046fe:	331b      	adds	r3, #27
 8004700:	2200      	movs	r2, #0
 8004702:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004704:	78fb      	ldrb	r3, [r7, #3]
 8004706:	015a      	lsls	r2, r3, #5
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	4413      	add	r3, r2
 800470c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	78fa      	ldrb	r2, [r7, #3]
 8004714:	0151      	lsls	r1, r2, #5
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	440a      	add	r2, r1
 800471a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800471e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004722:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004724:	78fb      	ldrb	r3, [r7, #3]
 8004726:	015a      	lsls	r2, r3, #5
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	4413      	add	r3, r2
 800472c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004730:	461a      	mov	r2, r3
 8004732:	2301      	movs	r3, #1
 8004734:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004736:	78fa      	ldrb	r2, [r7, #3]
 8004738:	6879      	ldr	r1, [r7, #4]
 800473a:	4613      	mov	r3, r2
 800473c:	011b      	lsls	r3, r3, #4
 800473e:	1a9b      	subs	r3, r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	440b      	add	r3, r1
 8004744:	334d      	adds	r3, #77	@ 0x4d
 8004746:	2201      	movs	r2, #1
 8004748:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	78fa      	ldrb	r2, [r7, #3]
 8004750:	4611      	mov	r1, r2
 8004752:	4618      	mov	r0, r3
 8004754:	f002 ffbe 	bl	80076d4 <USB_HC_Halt>
 8004758:	e365      	b.n	8004e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	78fa      	ldrb	r2, [r7, #3]
 8004760:	4611      	mov	r1, r2
 8004762:	4618      	mov	r0, r3
 8004764:	f002 ff39 	bl	80075da <USB_ReadChInterrupts>
 8004768:	4603      	mov	r3, r0
 800476a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800476e:	2b40      	cmp	r3, #64	@ 0x40
 8004770:	d139      	bne.n	80047e6 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004772:	78fa      	ldrb	r2, [r7, #3]
 8004774:	6879      	ldr	r1, [r7, #4]
 8004776:	4613      	mov	r3, r2
 8004778:	011b      	lsls	r3, r3, #4
 800477a:	1a9b      	subs	r3, r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	440b      	add	r3, r1
 8004780:	334d      	adds	r3, #77	@ 0x4d
 8004782:	2205      	movs	r2, #5
 8004784:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004786:	78fa      	ldrb	r2, [r7, #3]
 8004788:	6879      	ldr	r1, [r7, #4]
 800478a:	4613      	mov	r3, r2
 800478c:	011b      	lsls	r3, r3, #4
 800478e:	1a9b      	subs	r3, r3, r2
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	440b      	add	r3, r1
 8004794:	331a      	adds	r3, #26
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d109      	bne.n	80047b0 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800479c:	78fa      	ldrb	r2, [r7, #3]
 800479e:	6879      	ldr	r1, [r7, #4]
 80047a0:	4613      	mov	r3, r2
 80047a2:	011b      	lsls	r3, r3, #4
 80047a4:	1a9b      	subs	r3, r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	440b      	add	r3, r1
 80047aa:	3319      	adds	r3, #25
 80047ac:	2201      	movs	r2, #1
 80047ae:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80047b0:	78fa      	ldrb	r2, [r7, #3]
 80047b2:	6879      	ldr	r1, [r7, #4]
 80047b4:	4613      	mov	r3, r2
 80047b6:	011b      	lsls	r3, r3, #4
 80047b8:	1a9b      	subs	r3, r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	440b      	add	r3, r1
 80047be:	3344      	adds	r3, #68	@ 0x44
 80047c0:	2200      	movs	r2, #0
 80047c2:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	78fa      	ldrb	r2, [r7, #3]
 80047ca:	4611      	mov	r1, r2
 80047cc:	4618      	mov	r0, r3
 80047ce:	f002 ff81 	bl	80076d4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80047d2:	78fb      	ldrb	r3, [r7, #3]
 80047d4:	015a      	lsls	r2, r3, #5
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	4413      	add	r3, r2
 80047da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047de:	461a      	mov	r2, r3
 80047e0:	2340      	movs	r3, #64	@ 0x40
 80047e2:	6093      	str	r3, [r2, #8]
 80047e4:	e31f      	b.n	8004e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	78fa      	ldrb	r2, [r7, #3]
 80047ec:	4611      	mov	r1, r2
 80047ee:	4618      	mov	r0, r3
 80047f0:	f002 fef3 	bl	80075da <USB_ReadChInterrupts>
 80047f4:	4603      	mov	r3, r0
 80047f6:	f003 0308 	and.w	r3, r3, #8
 80047fa:	2b08      	cmp	r3, #8
 80047fc:	d11a      	bne.n	8004834 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80047fe:	78fb      	ldrb	r3, [r7, #3]
 8004800:	015a      	lsls	r2, r3, #5
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	4413      	add	r3, r2
 8004806:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800480a:	461a      	mov	r2, r3
 800480c:	2308      	movs	r3, #8
 800480e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004810:	78fa      	ldrb	r2, [r7, #3]
 8004812:	6879      	ldr	r1, [r7, #4]
 8004814:	4613      	mov	r3, r2
 8004816:	011b      	lsls	r3, r3, #4
 8004818:	1a9b      	subs	r3, r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	440b      	add	r3, r1
 800481e:	334d      	adds	r3, #77	@ 0x4d
 8004820:	2206      	movs	r2, #6
 8004822:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	78fa      	ldrb	r2, [r7, #3]
 800482a:	4611      	mov	r1, r2
 800482c:	4618      	mov	r0, r3
 800482e:	f002 ff51 	bl	80076d4 <USB_HC_Halt>
 8004832:	e2f8      	b.n	8004e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	78fa      	ldrb	r2, [r7, #3]
 800483a:	4611      	mov	r1, r2
 800483c:	4618      	mov	r0, r3
 800483e:	f002 fecc 	bl	80075da <USB_ReadChInterrupts>
 8004842:	4603      	mov	r3, r0
 8004844:	f003 0310 	and.w	r3, r3, #16
 8004848:	2b10      	cmp	r3, #16
 800484a:	d144      	bne.n	80048d6 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800484c:	78fa      	ldrb	r2, [r7, #3]
 800484e:	6879      	ldr	r1, [r7, #4]
 8004850:	4613      	mov	r3, r2
 8004852:	011b      	lsls	r3, r3, #4
 8004854:	1a9b      	subs	r3, r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	440b      	add	r3, r1
 800485a:	3344      	adds	r3, #68	@ 0x44
 800485c:	2200      	movs	r2, #0
 800485e:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004860:	78fa      	ldrb	r2, [r7, #3]
 8004862:	6879      	ldr	r1, [r7, #4]
 8004864:	4613      	mov	r3, r2
 8004866:	011b      	lsls	r3, r3, #4
 8004868:	1a9b      	subs	r3, r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	440b      	add	r3, r1
 800486e:	334d      	adds	r3, #77	@ 0x4d
 8004870:	2204      	movs	r2, #4
 8004872:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004874:	78fa      	ldrb	r2, [r7, #3]
 8004876:	6879      	ldr	r1, [r7, #4]
 8004878:	4613      	mov	r3, r2
 800487a:	011b      	lsls	r3, r3, #4
 800487c:	1a9b      	subs	r3, r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	440b      	add	r3, r1
 8004882:	3319      	adds	r3, #25
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d114      	bne.n	80048b4 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800488a:	78fa      	ldrb	r2, [r7, #3]
 800488c:	6879      	ldr	r1, [r7, #4]
 800488e:	4613      	mov	r3, r2
 8004890:	011b      	lsls	r3, r3, #4
 8004892:	1a9b      	subs	r3, r3, r2
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	440b      	add	r3, r1
 8004898:	3318      	adds	r3, #24
 800489a:	781b      	ldrb	r3, [r3, #0]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d109      	bne.n	80048b4 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80048a0:	78fa      	ldrb	r2, [r7, #3]
 80048a2:	6879      	ldr	r1, [r7, #4]
 80048a4:	4613      	mov	r3, r2
 80048a6:	011b      	lsls	r3, r3, #4
 80048a8:	1a9b      	subs	r3, r3, r2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	440b      	add	r3, r1
 80048ae:	3319      	adds	r3, #25
 80048b0:	2201      	movs	r2, #1
 80048b2:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	78fa      	ldrb	r2, [r7, #3]
 80048ba:	4611      	mov	r1, r2
 80048bc:	4618      	mov	r0, r3
 80048be:	f002 ff09 	bl	80076d4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80048c2:	78fb      	ldrb	r3, [r7, #3]
 80048c4:	015a      	lsls	r2, r3, #5
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	4413      	add	r3, r2
 80048ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048ce:	461a      	mov	r2, r3
 80048d0:	2310      	movs	r3, #16
 80048d2:	6093      	str	r3, [r2, #8]
 80048d4:	e2a7      	b.n	8004e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	78fa      	ldrb	r2, [r7, #3]
 80048dc:	4611      	mov	r1, r2
 80048de:	4618      	mov	r0, r3
 80048e0:	f002 fe7b 	bl	80075da <USB_ReadChInterrupts>
 80048e4:	4603      	mov	r3, r0
 80048e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ea:	2b80      	cmp	r3, #128	@ 0x80
 80048ec:	f040 8083 	bne.w	80049f6 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	799b      	ldrb	r3, [r3, #6]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d111      	bne.n	800491c <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80048f8:	78fa      	ldrb	r2, [r7, #3]
 80048fa:	6879      	ldr	r1, [r7, #4]
 80048fc:	4613      	mov	r3, r2
 80048fe:	011b      	lsls	r3, r3, #4
 8004900:	1a9b      	subs	r3, r3, r2
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	440b      	add	r3, r1
 8004906:	334d      	adds	r3, #77	@ 0x4d
 8004908:	2207      	movs	r2, #7
 800490a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	78fa      	ldrb	r2, [r7, #3]
 8004912:	4611      	mov	r1, r2
 8004914:	4618      	mov	r0, r3
 8004916:	f002 fedd 	bl	80076d4 <USB_HC_Halt>
 800491a:	e062      	b.n	80049e2 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800491c:	78fa      	ldrb	r2, [r7, #3]
 800491e:	6879      	ldr	r1, [r7, #4]
 8004920:	4613      	mov	r3, r2
 8004922:	011b      	lsls	r3, r3, #4
 8004924:	1a9b      	subs	r3, r3, r2
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	440b      	add	r3, r1
 800492a:	3344      	adds	r3, #68	@ 0x44
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	1c59      	adds	r1, r3, #1
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	4613      	mov	r3, r2
 8004934:	011b      	lsls	r3, r3, #4
 8004936:	1a9b      	subs	r3, r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	4403      	add	r3, r0
 800493c:	3344      	adds	r3, #68	@ 0x44
 800493e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004940:	78fa      	ldrb	r2, [r7, #3]
 8004942:	6879      	ldr	r1, [r7, #4]
 8004944:	4613      	mov	r3, r2
 8004946:	011b      	lsls	r3, r3, #4
 8004948:	1a9b      	subs	r3, r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	440b      	add	r3, r1
 800494e:	3344      	adds	r3, #68	@ 0x44
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2b02      	cmp	r3, #2
 8004954:	d922      	bls.n	800499c <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004956:	78fa      	ldrb	r2, [r7, #3]
 8004958:	6879      	ldr	r1, [r7, #4]
 800495a:	4613      	mov	r3, r2
 800495c:	011b      	lsls	r3, r3, #4
 800495e:	1a9b      	subs	r3, r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	440b      	add	r3, r1
 8004964:	3344      	adds	r3, #68	@ 0x44
 8004966:	2200      	movs	r2, #0
 8004968:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800496a:	78fa      	ldrb	r2, [r7, #3]
 800496c:	6879      	ldr	r1, [r7, #4]
 800496e:	4613      	mov	r3, r2
 8004970:	011b      	lsls	r3, r3, #4
 8004972:	1a9b      	subs	r3, r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	440b      	add	r3, r1
 8004978:	334c      	adds	r3, #76	@ 0x4c
 800497a:	2204      	movs	r2, #4
 800497c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800497e:	78fa      	ldrb	r2, [r7, #3]
 8004980:	6879      	ldr	r1, [r7, #4]
 8004982:	4613      	mov	r3, r2
 8004984:	011b      	lsls	r3, r3, #4
 8004986:	1a9b      	subs	r3, r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	440b      	add	r3, r1
 800498c:	334c      	adds	r3, #76	@ 0x4c
 800498e:	781a      	ldrb	r2, [r3, #0]
 8004990:	78fb      	ldrb	r3, [r7, #3]
 8004992:	4619      	mov	r1, r3
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	f017 f981 	bl	801bc9c <HAL_HCD_HC_NotifyURBChange_Callback>
 800499a:	e022      	b.n	80049e2 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800499c:	78fa      	ldrb	r2, [r7, #3]
 800499e:	6879      	ldr	r1, [r7, #4]
 80049a0:	4613      	mov	r3, r2
 80049a2:	011b      	lsls	r3, r3, #4
 80049a4:	1a9b      	subs	r3, r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	440b      	add	r3, r1
 80049aa:	334c      	adds	r3, #76	@ 0x4c
 80049ac:	2202      	movs	r2, #2
 80049ae:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80049b0:	78fb      	ldrb	r3, [r7, #3]
 80049b2:	015a      	lsls	r2, r3, #5
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	4413      	add	r3, r2
 80049b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80049c6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80049ce:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80049d0:	78fb      	ldrb	r3, [r7, #3]
 80049d2:	015a      	lsls	r2, r3, #5
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	4413      	add	r3, r2
 80049d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049dc:	461a      	mov	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80049e2:	78fb      	ldrb	r3, [r7, #3]
 80049e4:	015a      	lsls	r2, r3, #5
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	4413      	add	r3, r2
 80049ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049ee:	461a      	mov	r2, r3
 80049f0:	2380      	movs	r3, #128	@ 0x80
 80049f2:	6093      	str	r3, [r2, #8]
 80049f4:	e217      	b.n	8004e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	78fa      	ldrb	r2, [r7, #3]
 80049fc:	4611      	mov	r1, r2
 80049fe:	4618      	mov	r0, r3
 8004a00:	f002 fdeb 	bl	80075da <USB_ReadChInterrupts>
 8004a04:	4603      	mov	r3, r0
 8004a06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a0e:	d11b      	bne.n	8004a48 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004a10:	78fa      	ldrb	r2, [r7, #3]
 8004a12:	6879      	ldr	r1, [r7, #4]
 8004a14:	4613      	mov	r3, r2
 8004a16:	011b      	lsls	r3, r3, #4
 8004a18:	1a9b      	subs	r3, r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	440b      	add	r3, r1
 8004a1e:	334d      	adds	r3, #77	@ 0x4d
 8004a20:	2209      	movs	r2, #9
 8004a22:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	78fa      	ldrb	r2, [r7, #3]
 8004a2a:	4611      	mov	r1, r2
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f002 fe51 	bl	80076d4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004a32:	78fb      	ldrb	r3, [r7, #3]
 8004a34:	015a      	lsls	r2, r3, #5
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	4413      	add	r3, r2
 8004a3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a3e:	461a      	mov	r2, r3
 8004a40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a44:	6093      	str	r3, [r2, #8]
 8004a46:	e1ee      	b.n	8004e26 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	78fa      	ldrb	r2, [r7, #3]
 8004a4e:	4611      	mov	r1, r2
 8004a50:	4618      	mov	r0, r3
 8004a52:	f002 fdc2 	bl	80075da <USB_ReadChInterrupts>
 8004a56:	4603      	mov	r3, r0
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	f040 81df 	bne.w	8004e20 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004a62:	78fb      	ldrb	r3, [r7, #3]
 8004a64:	015a      	lsls	r2, r3, #5
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	4413      	add	r3, r2
 8004a6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a6e:	461a      	mov	r2, r3
 8004a70:	2302      	movs	r3, #2
 8004a72:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004a74:	78fa      	ldrb	r2, [r7, #3]
 8004a76:	6879      	ldr	r1, [r7, #4]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	011b      	lsls	r3, r3, #4
 8004a7c:	1a9b      	subs	r3, r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	440b      	add	r3, r1
 8004a82:	334d      	adds	r3, #77	@ 0x4d
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	f040 8093 	bne.w	8004bb2 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a8c:	78fa      	ldrb	r2, [r7, #3]
 8004a8e:	6879      	ldr	r1, [r7, #4]
 8004a90:	4613      	mov	r3, r2
 8004a92:	011b      	lsls	r3, r3, #4
 8004a94:	1a9b      	subs	r3, r3, r2
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	440b      	add	r3, r1
 8004a9a:	334d      	adds	r3, #77	@ 0x4d
 8004a9c:	2202      	movs	r2, #2
 8004a9e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004aa0:	78fa      	ldrb	r2, [r7, #3]
 8004aa2:	6879      	ldr	r1, [r7, #4]
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	011b      	lsls	r3, r3, #4
 8004aa8:	1a9b      	subs	r3, r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	334c      	adds	r3, #76	@ 0x4c
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004ab4:	78fa      	ldrb	r2, [r7, #3]
 8004ab6:	6879      	ldr	r1, [r7, #4]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	011b      	lsls	r3, r3, #4
 8004abc:	1a9b      	subs	r3, r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	440b      	add	r3, r1
 8004ac2:	3326      	adds	r3, #38	@ 0x26
 8004ac4:	781b      	ldrb	r3, [r3, #0]
 8004ac6:	2b02      	cmp	r3, #2
 8004ac8:	d00b      	beq.n	8004ae2 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004aca:	78fa      	ldrb	r2, [r7, #3]
 8004acc:	6879      	ldr	r1, [r7, #4]
 8004ace:	4613      	mov	r3, r2
 8004ad0:	011b      	lsls	r3, r3, #4
 8004ad2:	1a9b      	subs	r3, r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	440b      	add	r3, r1
 8004ad8:	3326      	adds	r3, #38	@ 0x26
 8004ada:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004adc:	2b03      	cmp	r3, #3
 8004ade:	f040 8190 	bne.w	8004e02 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	799b      	ldrb	r3, [r3, #6]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d115      	bne.n	8004b16 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004aea:	78fa      	ldrb	r2, [r7, #3]
 8004aec:	6879      	ldr	r1, [r7, #4]
 8004aee:	4613      	mov	r3, r2
 8004af0:	011b      	lsls	r3, r3, #4
 8004af2:	1a9b      	subs	r3, r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	440b      	add	r3, r1
 8004af8:	333d      	adds	r3, #61	@ 0x3d
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	78fa      	ldrb	r2, [r7, #3]
 8004afe:	f083 0301 	eor.w	r3, r3, #1
 8004b02:	b2d8      	uxtb	r0, r3
 8004b04:	6879      	ldr	r1, [r7, #4]
 8004b06:	4613      	mov	r3, r2
 8004b08:	011b      	lsls	r3, r3, #4
 8004b0a:	1a9b      	subs	r3, r3, r2
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	440b      	add	r3, r1
 8004b10:	333d      	adds	r3, #61	@ 0x3d
 8004b12:	4602      	mov	r2, r0
 8004b14:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	799b      	ldrb	r3, [r3, #6]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	f040 8171 	bne.w	8004e02 <HCD_HC_OUT_IRQHandler+0x954>
 8004b20:	78fa      	ldrb	r2, [r7, #3]
 8004b22:	6879      	ldr	r1, [r7, #4]
 8004b24:	4613      	mov	r3, r2
 8004b26:	011b      	lsls	r3, r3, #4
 8004b28:	1a9b      	subs	r3, r3, r2
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	440b      	add	r3, r1
 8004b2e:	3334      	adds	r3, #52	@ 0x34
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	f000 8165 	beq.w	8004e02 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004b38:	78fa      	ldrb	r2, [r7, #3]
 8004b3a:	6879      	ldr	r1, [r7, #4]
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	011b      	lsls	r3, r3, #4
 8004b40:	1a9b      	subs	r3, r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	440b      	add	r3, r1
 8004b46:	3334      	adds	r3, #52	@ 0x34
 8004b48:	6819      	ldr	r1, [r3, #0]
 8004b4a:	78fa      	ldrb	r2, [r7, #3]
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	011b      	lsls	r3, r3, #4
 8004b52:	1a9b      	subs	r3, r3, r2
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	4403      	add	r3, r0
 8004b58:	3328      	adds	r3, #40	@ 0x28
 8004b5a:	881b      	ldrh	r3, [r3, #0]
 8004b5c:	440b      	add	r3, r1
 8004b5e:	1e59      	subs	r1, r3, #1
 8004b60:	78fa      	ldrb	r2, [r7, #3]
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	4613      	mov	r3, r2
 8004b66:	011b      	lsls	r3, r3, #4
 8004b68:	1a9b      	subs	r3, r3, r2
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	4403      	add	r3, r0
 8004b6e:	3328      	adds	r3, #40	@ 0x28
 8004b70:	881b      	ldrh	r3, [r3, #0]
 8004b72:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b76:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	f000 813f 	beq.w	8004e02 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004b84:	78fa      	ldrb	r2, [r7, #3]
 8004b86:	6879      	ldr	r1, [r7, #4]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	011b      	lsls	r3, r3, #4
 8004b8c:	1a9b      	subs	r3, r3, r2
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	440b      	add	r3, r1
 8004b92:	333d      	adds	r3, #61	@ 0x3d
 8004b94:	781b      	ldrb	r3, [r3, #0]
 8004b96:	78fa      	ldrb	r2, [r7, #3]
 8004b98:	f083 0301 	eor.w	r3, r3, #1
 8004b9c:	b2d8      	uxtb	r0, r3
 8004b9e:	6879      	ldr	r1, [r7, #4]
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	011b      	lsls	r3, r3, #4
 8004ba4:	1a9b      	subs	r3, r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	440b      	add	r3, r1
 8004baa:	333d      	adds	r3, #61	@ 0x3d
 8004bac:	4602      	mov	r2, r0
 8004bae:	701a      	strb	r2, [r3, #0]
 8004bb0:	e127      	b.n	8004e02 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004bb2:	78fa      	ldrb	r2, [r7, #3]
 8004bb4:	6879      	ldr	r1, [r7, #4]
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	011b      	lsls	r3, r3, #4
 8004bba:	1a9b      	subs	r3, r3, r2
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	440b      	add	r3, r1
 8004bc0:	334d      	adds	r3, #77	@ 0x4d
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	2b03      	cmp	r3, #3
 8004bc6:	d120      	bne.n	8004c0a <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004bc8:	78fa      	ldrb	r2, [r7, #3]
 8004bca:	6879      	ldr	r1, [r7, #4]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	011b      	lsls	r3, r3, #4
 8004bd0:	1a9b      	subs	r3, r3, r2
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	440b      	add	r3, r1
 8004bd6:	334d      	adds	r3, #77	@ 0x4d
 8004bd8:	2202      	movs	r2, #2
 8004bda:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004bdc:	78fa      	ldrb	r2, [r7, #3]
 8004bde:	6879      	ldr	r1, [r7, #4]
 8004be0:	4613      	mov	r3, r2
 8004be2:	011b      	lsls	r3, r3, #4
 8004be4:	1a9b      	subs	r3, r3, r2
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	440b      	add	r3, r1
 8004bea:	331b      	adds	r3, #27
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	f040 8107 	bne.w	8004e02 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004bf4:	78fa      	ldrb	r2, [r7, #3]
 8004bf6:	6879      	ldr	r1, [r7, #4]
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	011b      	lsls	r3, r3, #4
 8004bfc:	1a9b      	subs	r3, r3, r2
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	440b      	add	r3, r1
 8004c02:	334c      	adds	r3, #76	@ 0x4c
 8004c04:	2202      	movs	r2, #2
 8004c06:	701a      	strb	r2, [r3, #0]
 8004c08:	e0fb      	b.n	8004e02 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004c0a:	78fa      	ldrb	r2, [r7, #3]
 8004c0c:	6879      	ldr	r1, [r7, #4]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	011b      	lsls	r3, r3, #4
 8004c12:	1a9b      	subs	r3, r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	440b      	add	r3, r1
 8004c18:	334d      	adds	r3, #77	@ 0x4d
 8004c1a:	781b      	ldrb	r3, [r3, #0]
 8004c1c:	2b04      	cmp	r3, #4
 8004c1e:	d13a      	bne.n	8004c96 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c20:	78fa      	ldrb	r2, [r7, #3]
 8004c22:	6879      	ldr	r1, [r7, #4]
 8004c24:	4613      	mov	r3, r2
 8004c26:	011b      	lsls	r3, r3, #4
 8004c28:	1a9b      	subs	r3, r3, r2
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	440b      	add	r3, r1
 8004c2e:	334d      	adds	r3, #77	@ 0x4d
 8004c30:	2202      	movs	r2, #2
 8004c32:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c34:	78fa      	ldrb	r2, [r7, #3]
 8004c36:	6879      	ldr	r1, [r7, #4]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	011b      	lsls	r3, r3, #4
 8004c3c:	1a9b      	subs	r3, r3, r2
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	440b      	add	r3, r1
 8004c42:	334c      	adds	r3, #76	@ 0x4c
 8004c44:	2202      	movs	r2, #2
 8004c46:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004c48:	78fa      	ldrb	r2, [r7, #3]
 8004c4a:	6879      	ldr	r1, [r7, #4]
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	011b      	lsls	r3, r3, #4
 8004c50:	1a9b      	subs	r3, r3, r2
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	440b      	add	r3, r1
 8004c56:	331b      	adds	r3, #27
 8004c58:	781b      	ldrb	r3, [r3, #0]
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	f040 80d1 	bne.w	8004e02 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004c60:	78fa      	ldrb	r2, [r7, #3]
 8004c62:	6879      	ldr	r1, [r7, #4]
 8004c64:	4613      	mov	r3, r2
 8004c66:	011b      	lsls	r3, r3, #4
 8004c68:	1a9b      	subs	r3, r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	440b      	add	r3, r1
 8004c6e:	331b      	adds	r3, #27
 8004c70:	2200      	movs	r2, #0
 8004c72:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004c74:	78fb      	ldrb	r3, [r7, #3]
 8004c76:	015a      	lsls	r2, r3, #5
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	78fa      	ldrb	r2, [r7, #3]
 8004c84:	0151      	lsls	r1, r2, #5
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	440a      	add	r2, r1
 8004c8a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c92:	6053      	str	r3, [r2, #4]
 8004c94:	e0b5      	b.n	8004e02 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004c96:	78fa      	ldrb	r2, [r7, #3]
 8004c98:	6879      	ldr	r1, [r7, #4]
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	011b      	lsls	r3, r3, #4
 8004c9e:	1a9b      	subs	r3, r3, r2
 8004ca0:	009b      	lsls	r3, r3, #2
 8004ca2:	440b      	add	r3, r1
 8004ca4:	334d      	adds	r3, #77	@ 0x4d
 8004ca6:	781b      	ldrb	r3, [r3, #0]
 8004ca8:	2b05      	cmp	r3, #5
 8004caa:	d114      	bne.n	8004cd6 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004cac:	78fa      	ldrb	r2, [r7, #3]
 8004cae:	6879      	ldr	r1, [r7, #4]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	011b      	lsls	r3, r3, #4
 8004cb4:	1a9b      	subs	r3, r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	440b      	add	r3, r1
 8004cba:	334d      	adds	r3, #77	@ 0x4d
 8004cbc:	2202      	movs	r2, #2
 8004cbe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004cc0:	78fa      	ldrb	r2, [r7, #3]
 8004cc2:	6879      	ldr	r1, [r7, #4]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	011b      	lsls	r3, r3, #4
 8004cc8:	1a9b      	subs	r3, r3, r2
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	440b      	add	r3, r1
 8004cce:	334c      	adds	r3, #76	@ 0x4c
 8004cd0:	2202      	movs	r2, #2
 8004cd2:	701a      	strb	r2, [r3, #0]
 8004cd4:	e095      	b.n	8004e02 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004cd6:	78fa      	ldrb	r2, [r7, #3]
 8004cd8:	6879      	ldr	r1, [r7, #4]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	1a9b      	subs	r3, r3, r2
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	440b      	add	r3, r1
 8004ce4:	334d      	adds	r3, #77	@ 0x4d
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	2b06      	cmp	r3, #6
 8004cea:	d114      	bne.n	8004d16 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004cec:	78fa      	ldrb	r2, [r7, #3]
 8004cee:	6879      	ldr	r1, [r7, #4]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	011b      	lsls	r3, r3, #4
 8004cf4:	1a9b      	subs	r3, r3, r2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	440b      	add	r3, r1
 8004cfa:	334d      	adds	r3, #77	@ 0x4d
 8004cfc:	2202      	movs	r2, #2
 8004cfe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004d00:	78fa      	ldrb	r2, [r7, #3]
 8004d02:	6879      	ldr	r1, [r7, #4]
 8004d04:	4613      	mov	r3, r2
 8004d06:	011b      	lsls	r3, r3, #4
 8004d08:	1a9b      	subs	r3, r3, r2
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	440b      	add	r3, r1
 8004d0e:	334c      	adds	r3, #76	@ 0x4c
 8004d10:	2205      	movs	r2, #5
 8004d12:	701a      	strb	r2, [r3, #0]
 8004d14:	e075      	b.n	8004e02 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004d16:	78fa      	ldrb	r2, [r7, #3]
 8004d18:	6879      	ldr	r1, [r7, #4]
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	011b      	lsls	r3, r3, #4
 8004d1e:	1a9b      	subs	r3, r3, r2
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	440b      	add	r3, r1
 8004d24:	334d      	adds	r3, #77	@ 0x4d
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	2b07      	cmp	r3, #7
 8004d2a:	d00a      	beq.n	8004d42 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004d2c:	78fa      	ldrb	r2, [r7, #3]
 8004d2e:	6879      	ldr	r1, [r7, #4]
 8004d30:	4613      	mov	r3, r2
 8004d32:	011b      	lsls	r3, r3, #4
 8004d34:	1a9b      	subs	r3, r3, r2
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	440b      	add	r3, r1
 8004d3a:	334d      	adds	r3, #77	@ 0x4d
 8004d3c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004d3e:	2b09      	cmp	r3, #9
 8004d40:	d170      	bne.n	8004e24 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d42:	78fa      	ldrb	r2, [r7, #3]
 8004d44:	6879      	ldr	r1, [r7, #4]
 8004d46:	4613      	mov	r3, r2
 8004d48:	011b      	lsls	r3, r3, #4
 8004d4a:	1a9b      	subs	r3, r3, r2
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	440b      	add	r3, r1
 8004d50:	334d      	adds	r3, #77	@ 0x4d
 8004d52:	2202      	movs	r2, #2
 8004d54:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004d56:	78fa      	ldrb	r2, [r7, #3]
 8004d58:	6879      	ldr	r1, [r7, #4]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	011b      	lsls	r3, r3, #4
 8004d5e:	1a9b      	subs	r3, r3, r2
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	440b      	add	r3, r1
 8004d64:	3344      	adds	r3, #68	@ 0x44
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	1c59      	adds	r1, r3, #1
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	4613      	mov	r3, r2
 8004d6e:	011b      	lsls	r3, r3, #4
 8004d70:	1a9b      	subs	r3, r3, r2
 8004d72:	009b      	lsls	r3, r3, #2
 8004d74:	4403      	add	r3, r0
 8004d76:	3344      	adds	r3, #68	@ 0x44
 8004d78:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004d7a:	78fa      	ldrb	r2, [r7, #3]
 8004d7c:	6879      	ldr	r1, [r7, #4]
 8004d7e:	4613      	mov	r3, r2
 8004d80:	011b      	lsls	r3, r3, #4
 8004d82:	1a9b      	subs	r3, r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	440b      	add	r3, r1
 8004d88:	3344      	adds	r3, #68	@ 0x44
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d914      	bls.n	8004dba <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004d90:	78fa      	ldrb	r2, [r7, #3]
 8004d92:	6879      	ldr	r1, [r7, #4]
 8004d94:	4613      	mov	r3, r2
 8004d96:	011b      	lsls	r3, r3, #4
 8004d98:	1a9b      	subs	r3, r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	440b      	add	r3, r1
 8004d9e:	3344      	adds	r3, #68	@ 0x44
 8004da0:	2200      	movs	r2, #0
 8004da2:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004da4:	78fa      	ldrb	r2, [r7, #3]
 8004da6:	6879      	ldr	r1, [r7, #4]
 8004da8:	4613      	mov	r3, r2
 8004daa:	011b      	lsls	r3, r3, #4
 8004dac:	1a9b      	subs	r3, r3, r2
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	440b      	add	r3, r1
 8004db2:	334c      	adds	r3, #76	@ 0x4c
 8004db4:	2204      	movs	r2, #4
 8004db6:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004db8:	e022      	b.n	8004e00 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004dba:	78fa      	ldrb	r2, [r7, #3]
 8004dbc:	6879      	ldr	r1, [r7, #4]
 8004dbe:	4613      	mov	r3, r2
 8004dc0:	011b      	lsls	r3, r3, #4
 8004dc2:	1a9b      	subs	r3, r3, r2
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	440b      	add	r3, r1
 8004dc8:	334c      	adds	r3, #76	@ 0x4c
 8004dca:	2202      	movs	r2, #2
 8004dcc:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004dce:	78fb      	ldrb	r3, [r7, #3]
 8004dd0:	015a      	lsls	r2, r3, #5
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004de4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004dec:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004dee:	78fb      	ldrb	r3, [r7, #3]
 8004df0:	015a      	lsls	r2, r3, #5
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	4413      	add	r3, r2
 8004df6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004e00:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004e02:	78fa      	ldrb	r2, [r7, #3]
 8004e04:	6879      	ldr	r1, [r7, #4]
 8004e06:	4613      	mov	r3, r2
 8004e08:	011b      	lsls	r3, r3, #4
 8004e0a:	1a9b      	subs	r3, r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	440b      	add	r3, r1
 8004e10:	334c      	adds	r3, #76	@ 0x4c
 8004e12:	781a      	ldrb	r2, [r3, #0]
 8004e14:	78fb      	ldrb	r3, [r7, #3]
 8004e16:	4619      	mov	r1, r3
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f016 ff3f 	bl	801bc9c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004e1e:	e002      	b.n	8004e26 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004e20:	bf00      	nop
 8004e22:	e000      	b.n	8004e26 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004e24:	bf00      	nop
  }
}
 8004e26:	3718      	adds	r7, #24
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b08a      	sub	sp, #40	@ 0x28
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3c:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	6a1b      	ldr	r3, [r3, #32]
 8004e44:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	f003 030f 	and.w	r3, r3, #15
 8004e4c:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	0c5b      	lsrs	r3, r3, #17
 8004e52:	f003 030f 	and.w	r3, r3, #15
 8004e56:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	091b      	lsrs	r3, r3, #4
 8004e5c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e60:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d004      	beq.n	8004e72 <HCD_RXQLVL_IRQHandler+0x46>
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	2b05      	cmp	r3, #5
 8004e6c:	f000 80b6 	beq.w	8004fdc <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004e70:	e0b7      	b.n	8004fe2 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	f000 80b3 	beq.w	8004fe0 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004e7a:	6879      	ldr	r1, [r7, #4]
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	4613      	mov	r3, r2
 8004e80:	011b      	lsls	r3, r3, #4
 8004e82:	1a9b      	subs	r3, r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	440b      	add	r3, r1
 8004e88:	332c      	adds	r3, #44	@ 0x2c
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f000 80a7 	beq.w	8004fe0 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004e92:	6879      	ldr	r1, [r7, #4]
 8004e94:	69ba      	ldr	r2, [r7, #24]
 8004e96:	4613      	mov	r3, r2
 8004e98:	011b      	lsls	r3, r3, #4
 8004e9a:	1a9b      	subs	r3, r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	440b      	add	r3, r1
 8004ea0:	3338      	adds	r3, #56	@ 0x38
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	18d1      	adds	r1, r2, r3
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	4613      	mov	r3, r2
 8004eae:	011b      	lsls	r3, r3, #4
 8004eb0:	1a9b      	subs	r3, r3, r2
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	4403      	add	r3, r0
 8004eb6:	3334      	adds	r3, #52	@ 0x34
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4299      	cmp	r1, r3
 8004ebc:	f200 8083 	bhi.w	8004fc6 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6818      	ldr	r0, [r3, #0]
 8004ec4:	6879      	ldr	r1, [r7, #4]
 8004ec6:	69ba      	ldr	r2, [r7, #24]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	011b      	lsls	r3, r3, #4
 8004ecc:	1a9b      	subs	r3, r3, r2
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	440b      	add	r3, r1
 8004ed2:	332c      	adds	r3, #44	@ 0x2c
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	b292      	uxth	r2, r2
 8004eda:	4619      	mov	r1, r3
 8004edc:	f002 fb12 	bl	8007504 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004ee0:	6879      	ldr	r1, [r7, #4]
 8004ee2:	69ba      	ldr	r2, [r7, #24]
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	011b      	lsls	r3, r3, #4
 8004ee8:	1a9b      	subs	r3, r3, r2
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	440b      	add	r3, r1
 8004eee:	332c      	adds	r3, #44	@ 0x2c
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	18d1      	adds	r1, r2, r3
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	69ba      	ldr	r2, [r7, #24]
 8004efa:	4613      	mov	r3, r2
 8004efc:	011b      	lsls	r3, r3, #4
 8004efe:	1a9b      	subs	r3, r3, r2
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	4403      	add	r3, r0
 8004f04:	332c      	adds	r3, #44	@ 0x2c
 8004f06:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004f08:	6879      	ldr	r1, [r7, #4]
 8004f0a:	69ba      	ldr	r2, [r7, #24]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	011b      	lsls	r3, r3, #4
 8004f10:	1a9b      	subs	r3, r3, r2
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	440b      	add	r3, r1
 8004f16:	3338      	adds	r3, #56	@ 0x38
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	18d1      	adds	r1, r2, r3
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	69ba      	ldr	r2, [r7, #24]
 8004f22:	4613      	mov	r3, r2
 8004f24:	011b      	lsls	r3, r3, #4
 8004f26:	1a9b      	subs	r3, r3, r2
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	4403      	add	r3, r0
 8004f2c:	3338      	adds	r3, #56	@ 0x38
 8004f2e:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	015a      	lsls	r2, r3, #5
 8004f34:	6a3b      	ldr	r3, [r7, #32]
 8004f36:	4413      	add	r3, r2
 8004f38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	0cdb      	lsrs	r3, r3, #19
 8004f40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f44:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004f46:	6879      	ldr	r1, [r7, #4]
 8004f48:	69ba      	ldr	r2, [r7, #24]
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	011b      	lsls	r3, r3, #4
 8004f4e:	1a9b      	subs	r3, r3, r2
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	440b      	add	r3, r1
 8004f54:	3328      	adds	r3, #40	@ 0x28
 8004f56:	881b      	ldrh	r3, [r3, #0]
 8004f58:	461a      	mov	r2, r3
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d13f      	bne.n	8004fe0 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d03c      	beq.n	8004fe0 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	015a      	lsls	r2, r3, #5
 8004f6a:	6a3b      	ldr	r3, [r7, #32]
 8004f6c:	4413      	add	r3, r2
 8004f6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f7c:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f84:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	015a      	lsls	r2, r3, #5
 8004f8a:	6a3b      	ldr	r3, [r7, #32]
 8004f8c:	4413      	add	r3, r2
 8004f8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f92:	461a      	mov	r2, r3
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004f98:	6879      	ldr	r1, [r7, #4]
 8004f9a:	69ba      	ldr	r2, [r7, #24]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	011b      	lsls	r3, r3, #4
 8004fa0:	1a9b      	subs	r3, r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	440b      	add	r3, r1
 8004fa6:	333c      	adds	r3, #60	@ 0x3c
 8004fa8:	781b      	ldrb	r3, [r3, #0]
 8004faa:	f083 0301 	eor.w	r3, r3, #1
 8004fae:	b2d8      	uxtb	r0, r3
 8004fb0:	6879      	ldr	r1, [r7, #4]
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	011b      	lsls	r3, r3, #4
 8004fb8:	1a9b      	subs	r3, r3, r2
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	440b      	add	r3, r1
 8004fbe:	333c      	adds	r3, #60	@ 0x3c
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	701a      	strb	r2, [r3, #0]
      break;
 8004fc4:	e00c      	b.n	8004fe0 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004fc6:	6879      	ldr	r1, [r7, #4]
 8004fc8:	69ba      	ldr	r2, [r7, #24]
 8004fca:	4613      	mov	r3, r2
 8004fcc:	011b      	lsls	r3, r3, #4
 8004fce:	1a9b      	subs	r3, r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	440b      	add	r3, r1
 8004fd4:	334c      	adds	r3, #76	@ 0x4c
 8004fd6:	2204      	movs	r2, #4
 8004fd8:	701a      	strb	r2, [r3, #0]
      break;
 8004fda:	e001      	b.n	8004fe0 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004fdc:	bf00      	nop
 8004fde:	e000      	b.n	8004fe2 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004fe0:	bf00      	nop
  }
}
 8004fe2:	bf00      	nop
 8004fe4:	3728      	adds	r7, #40	@ 0x28
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}

08004fea <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004fea:	b580      	push	{r7, lr}
 8004fec:	b086      	sub	sp, #24
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005016:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b02      	cmp	r3, #2
 8005020:	d10b      	bne.n	800503a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	f003 0301 	and.w	r3, r3, #1
 8005028:	2b01      	cmp	r3, #1
 800502a:	d102      	bne.n	8005032 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f016 fe19 	bl	801bc64 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	f043 0302 	orr.w	r3, r3, #2
 8005038:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f003 0308 	and.w	r3, r3, #8
 8005040:	2b08      	cmp	r3, #8
 8005042:	d132      	bne.n	80050aa <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	f043 0308 	orr.w	r3, r3, #8
 800504a:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f003 0304 	and.w	r3, r3, #4
 8005052:	2b04      	cmp	r3, #4
 8005054:	d126      	bne.n	80050a4 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	7a5b      	ldrb	r3, [r3, #9]
 800505a:	2b02      	cmp	r3, #2
 800505c:	d113      	bne.n	8005086 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005064:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005068:	d106      	bne.n	8005078 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2102      	movs	r1, #2
 8005070:	4618      	mov	r0, r3
 8005072:	f002 fae1 	bl	8007638 <USB_InitFSLSPClkSel>
 8005076:	e011      	b.n	800509c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2101      	movs	r1, #1
 800507e:	4618      	mov	r0, r3
 8005080:	f002 fada 	bl	8007638 <USB_InitFSLSPClkSel>
 8005084:	e00a      	b.n	800509c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	79db      	ldrb	r3, [r3, #7]
 800508a:	2b01      	cmp	r3, #1
 800508c:	d106      	bne.n	800509c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005094:	461a      	mov	r2, r3
 8005096:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800509a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f016 fe0f 	bl	801bcc0 <HAL_HCD_PortEnabled_Callback>
 80050a2:	e002      	b.n	80050aa <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f016 fe19 	bl	801bcdc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f003 0320 	and.w	r3, r3, #32
 80050b0:	2b20      	cmp	r3, #32
 80050b2:	d103      	bne.n	80050bc <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	f043 0320 	orr.w	r3, r3, #32
 80050ba:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80050c2:	461a      	mov	r2, r3
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	6013      	str	r3, [r2, #0]
}
 80050c8:	bf00      	nop
 80050ca:	3718      	adds	r7, #24
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050de:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050e6:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f003 0304 	and.w	r3, r3, #4
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d023      	beq.n	800513a <HAL_LTDC_IRQHandler+0x6a>
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	f003 0304 	and.w	r3, r3, #4
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d01e      	beq.n	800513a <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f022 0204 	bic.w	r2, r2, #4
 800510a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2204      	movs	r2, #4
 8005112:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800511a:	f043 0201 	orr.w	r2, r3, #1
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2204      	movs	r2, #4
 8005128:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 f86f 	bl	8005218 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	f003 0302 	and.w	r3, r3, #2
 8005140:	2b00      	cmp	r3, #0
 8005142:	d023      	beq.n	800518c <HAL_LTDC_IRQHandler+0xbc>
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	f003 0302 	and.w	r3, r3, #2
 800514a:	2b00      	cmp	r3, #0
 800514c:	d01e      	beq.n	800518c <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f022 0202 	bic.w	r2, r2, #2
 800515c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2202      	movs	r2, #2
 8005164:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800516c:	f043 0202 	orr.w	r2, r3, #2
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2204      	movs	r2, #4
 800517a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 f846 	bl	8005218 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f003 0301 	and.w	r3, r3, #1
 8005192:	2b00      	cmp	r3, #0
 8005194:	d01b      	beq.n	80051ce <HAL_LTDC_IRQHandler+0xfe>
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	f003 0301 	and.w	r3, r3, #1
 800519c:	2b00      	cmp	r3, #0
 800519e:	d016      	beq.n	80051ce <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f022 0201 	bic.w	r2, r2, #1
 80051ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	2201      	movs	r2, #1
 80051b6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 f82f 	bl	800522c <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f003 0308 	and.w	r3, r3, #8
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d01b      	beq.n	8005210 <HAL_LTDC_IRQHandler+0x140>
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	f003 0308 	and.w	r3, r3, #8
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d016      	beq.n	8005210 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f022 0208 	bic.w	r2, r2, #8
 80051f0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2208      	movs	r2, #8
 80051f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2201      	movs	r2, #1
 80051fe:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 f818 	bl	8005240 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8005210:	bf00      	nop
 8005212:	3710      	adds	r7, #16
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}

08005218 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8005220:	bf00      	nop
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8005248:	bf00      	nop
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005254:	b480      	push	{r7}
 8005256:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005258:	4b05      	ldr	r3, [pc, #20]	@ (8005270 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a04      	ldr	r2, [pc, #16]	@ (8005270 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800525e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005262:	6013      	str	r3, [r2, #0]
}
 8005264:	bf00      	nop
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	40007000 	.word	0x40007000

08005274 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800527a:	2300      	movs	r3, #0
 800527c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800527e:	4b23      	ldr	r3, [pc, #140]	@ (800530c <HAL_PWREx_EnableOverDrive+0x98>)
 8005280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005282:	4a22      	ldr	r2, [pc, #136]	@ (800530c <HAL_PWREx_EnableOverDrive+0x98>)
 8005284:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005288:	6413      	str	r3, [r2, #64]	@ 0x40
 800528a:	4b20      	ldr	r3, [pc, #128]	@ (800530c <HAL_PWREx_EnableOverDrive+0x98>)
 800528c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005292:	603b      	str	r3, [r7, #0]
 8005294:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005296:	4b1e      	ldr	r3, [pc, #120]	@ (8005310 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a1d      	ldr	r2, [pc, #116]	@ (8005310 <HAL_PWREx_EnableOverDrive+0x9c>)
 800529c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052a0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80052a2:	f7fd fd0f 	bl	8002cc4 <HAL_GetTick>
 80052a6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80052a8:	e009      	b.n	80052be <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80052aa:	f7fd fd0b 	bl	8002cc4 <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80052b8:	d901      	bls.n	80052be <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e022      	b.n	8005304 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80052be:	4b14      	ldr	r3, [pc, #80]	@ (8005310 <HAL_PWREx_EnableOverDrive+0x9c>)
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052ca:	d1ee      	bne.n	80052aa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80052cc:	4b10      	ldr	r3, [pc, #64]	@ (8005310 <HAL_PWREx_EnableOverDrive+0x9c>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a0f      	ldr	r2, [pc, #60]	@ (8005310 <HAL_PWREx_EnableOverDrive+0x9c>)
 80052d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052d6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80052d8:	f7fd fcf4 	bl	8002cc4 <HAL_GetTick>
 80052dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80052de:	e009      	b.n	80052f4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80052e0:	f7fd fcf0 	bl	8002cc4 <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80052ee:	d901      	bls.n	80052f4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80052f0:	2303      	movs	r3, #3
 80052f2:	e007      	b.n	8005304 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80052f4:	4b06      	ldr	r3, [pc, #24]	@ (8005310 <HAL_PWREx_EnableOverDrive+0x9c>)
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005300:	d1ee      	bne.n	80052e0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3708      	adds	r7, #8
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}
 800530c:	40023800 	.word	0x40023800
 8005310:	40007000 	.word	0x40007000

08005314 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b086      	sub	sp, #24
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800531c:	2300      	movs	r3, #0
 800531e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d101      	bne.n	800532a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e291      	b.n	800584e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 0301 	and.w	r3, r3, #1
 8005332:	2b00      	cmp	r3, #0
 8005334:	f000 8087 	beq.w	8005446 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005338:	4b96      	ldr	r3, [pc, #600]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	f003 030c 	and.w	r3, r3, #12
 8005340:	2b04      	cmp	r3, #4
 8005342:	d00c      	beq.n	800535e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005344:	4b93      	ldr	r3, [pc, #588]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f003 030c 	and.w	r3, r3, #12
 800534c:	2b08      	cmp	r3, #8
 800534e:	d112      	bne.n	8005376 <HAL_RCC_OscConfig+0x62>
 8005350:	4b90      	ldr	r3, [pc, #576]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005358:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800535c:	d10b      	bne.n	8005376 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800535e:	4b8d      	ldr	r3, [pc, #564]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d06c      	beq.n	8005444 <HAL_RCC_OscConfig+0x130>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d168      	bne.n	8005444 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e26b      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800537e:	d106      	bne.n	800538e <HAL_RCC_OscConfig+0x7a>
 8005380:	4b84      	ldr	r3, [pc, #528]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a83      	ldr	r2, [pc, #524]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005386:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800538a:	6013      	str	r3, [r2, #0]
 800538c:	e02e      	b.n	80053ec <HAL_RCC_OscConfig+0xd8>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d10c      	bne.n	80053b0 <HAL_RCC_OscConfig+0x9c>
 8005396:	4b7f      	ldr	r3, [pc, #508]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a7e      	ldr	r2, [pc, #504]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 800539c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053a0:	6013      	str	r3, [r2, #0]
 80053a2:	4b7c      	ldr	r3, [pc, #496]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a7b      	ldr	r2, [pc, #492]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80053a8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053ac:	6013      	str	r3, [r2, #0]
 80053ae:	e01d      	b.n	80053ec <HAL_RCC_OscConfig+0xd8>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053b8:	d10c      	bne.n	80053d4 <HAL_RCC_OscConfig+0xc0>
 80053ba:	4b76      	ldr	r3, [pc, #472]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a75      	ldr	r2, [pc, #468]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80053c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053c4:	6013      	str	r3, [r2, #0]
 80053c6:	4b73      	ldr	r3, [pc, #460]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a72      	ldr	r2, [pc, #456]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80053cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053d0:	6013      	str	r3, [r2, #0]
 80053d2:	e00b      	b.n	80053ec <HAL_RCC_OscConfig+0xd8>
 80053d4:	4b6f      	ldr	r3, [pc, #444]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a6e      	ldr	r2, [pc, #440]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80053da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053de:	6013      	str	r3, [r2, #0]
 80053e0:	4b6c      	ldr	r3, [pc, #432]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a6b      	ldr	r2, [pc, #428]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80053e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d013      	beq.n	800541c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f4:	f7fd fc66 	bl	8002cc4 <HAL_GetTick>
 80053f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053fa:	e008      	b.n	800540e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053fc:	f7fd fc62 	bl	8002cc4 <HAL_GetTick>
 8005400:	4602      	mov	r2, r0
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	2b64      	cmp	r3, #100	@ 0x64
 8005408:	d901      	bls.n	800540e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e21f      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800540e:	4b61      	ldr	r3, [pc, #388]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d0f0      	beq.n	80053fc <HAL_RCC_OscConfig+0xe8>
 800541a:	e014      	b.n	8005446 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800541c:	f7fd fc52 	bl	8002cc4 <HAL_GetTick>
 8005420:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005422:	e008      	b.n	8005436 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005424:	f7fd fc4e 	bl	8002cc4 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	2b64      	cmp	r3, #100	@ 0x64
 8005430:	d901      	bls.n	8005436 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	e20b      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005436:	4b57      	ldr	r3, [pc, #348]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1f0      	bne.n	8005424 <HAL_RCC_OscConfig+0x110>
 8005442:	e000      	b.n	8005446 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005444:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0302 	and.w	r3, r3, #2
 800544e:	2b00      	cmp	r3, #0
 8005450:	d069      	beq.n	8005526 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005452:	4b50      	ldr	r3, [pc, #320]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f003 030c 	and.w	r3, r3, #12
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00b      	beq.n	8005476 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800545e:	4b4d      	ldr	r3, [pc, #308]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f003 030c 	and.w	r3, r3, #12
 8005466:	2b08      	cmp	r3, #8
 8005468:	d11c      	bne.n	80054a4 <HAL_RCC_OscConfig+0x190>
 800546a:	4b4a      	ldr	r3, [pc, #296]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d116      	bne.n	80054a4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005476:	4b47      	ldr	r3, [pc, #284]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0302 	and.w	r3, r3, #2
 800547e:	2b00      	cmp	r3, #0
 8005480:	d005      	beq.n	800548e <HAL_RCC_OscConfig+0x17a>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	2b01      	cmp	r3, #1
 8005488:	d001      	beq.n	800548e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e1df      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800548e:	4b41      	ldr	r3, [pc, #260]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	00db      	lsls	r3, r3, #3
 800549c:	493d      	ldr	r1, [pc, #244]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 800549e:	4313      	orrs	r3, r2
 80054a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054a2:	e040      	b.n	8005526 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d023      	beq.n	80054f4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054ac:	4b39      	ldr	r3, [pc, #228]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a38      	ldr	r2, [pc, #224]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80054b2:	f043 0301 	orr.w	r3, r3, #1
 80054b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b8:	f7fd fc04 	bl	8002cc4 <HAL_GetTick>
 80054bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054be:	e008      	b.n	80054d2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054c0:	f7fd fc00 	bl	8002cc4 <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d901      	bls.n	80054d2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e1bd      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054d2:	4b30      	ldr	r3, [pc, #192]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 0302 	and.w	r3, r3, #2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d0f0      	beq.n	80054c0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054de:	4b2d      	ldr	r3, [pc, #180]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	00db      	lsls	r3, r3, #3
 80054ec:	4929      	ldr	r1, [pc, #164]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	600b      	str	r3, [r1, #0]
 80054f2:	e018      	b.n	8005526 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80054f4:	4b27      	ldr	r3, [pc, #156]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a26      	ldr	r2, [pc, #152]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 80054fa:	f023 0301 	bic.w	r3, r3, #1
 80054fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005500:	f7fd fbe0 	bl	8002cc4 <HAL_GetTick>
 8005504:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005506:	e008      	b.n	800551a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005508:	f7fd fbdc 	bl	8002cc4 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	2b02      	cmp	r3, #2
 8005514:	d901      	bls.n	800551a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	e199      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800551a:	4b1e      	ldr	r3, [pc, #120]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0302 	and.w	r3, r3, #2
 8005522:	2b00      	cmp	r3, #0
 8005524:	d1f0      	bne.n	8005508 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0308 	and.w	r3, r3, #8
 800552e:	2b00      	cmp	r3, #0
 8005530:	d038      	beq.n	80055a4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d019      	beq.n	800556e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800553a:	4b16      	ldr	r3, [pc, #88]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 800553c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800553e:	4a15      	ldr	r2, [pc, #84]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005540:	f043 0301 	orr.w	r3, r3, #1
 8005544:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005546:	f7fd fbbd 	bl	8002cc4 <HAL_GetTick>
 800554a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800554c:	e008      	b.n	8005560 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800554e:	f7fd fbb9 	bl	8002cc4 <HAL_GetTick>
 8005552:	4602      	mov	r2, r0
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	1ad3      	subs	r3, r2, r3
 8005558:	2b02      	cmp	r3, #2
 800555a:	d901      	bls.n	8005560 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e176      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005560:	4b0c      	ldr	r3, [pc, #48]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005562:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005564:	f003 0302 	and.w	r3, r3, #2
 8005568:	2b00      	cmp	r3, #0
 800556a:	d0f0      	beq.n	800554e <HAL_RCC_OscConfig+0x23a>
 800556c:	e01a      	b.n	80055a4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800556e:	4b09      	ldr	r3, [pc, #36]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005570:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005572:	4a08      	ldr	r2, [pc, #32]	@ (8005594 <HAL_RCC_OscConfig+0x280>)
 8005574:	f023 0301 	bic.w	r3, r3, #1
 8005578:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800557a:	f7fd fba3 	bl	8002cc4 <HAL_GetTick>
 800557e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005580:	e00a      	b.n	8005598 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005582:	f7fd fb9f 	bl	8002cc4 <HAL_GetTick>
 8005586:	4602      	mov	r2, r0
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	2b02      	cmp	r3, #2
 800558e:	d903      	bls.n	8005598 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005590:	2303      	movs	r3, #3
 8005592:	e15c      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
 8005594:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005598:	4b91      	ldr	r3, [pc, #580]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 800559a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800559c:	f003 0302 	and.w	r3, r3, #2
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d1ee      	bne.n	8005582 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f003 0304 	and.w	r3, r3, #4
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f000 80a4 	beq.w	80056fa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055b2:	4b8b      	ldr	r3, [pc, #556]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 80055b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d10d      	bne.n	80055da <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80055be:	4b88      	ldr	r3, [pc, #544]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 80055c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c2:	4a87      	ldr	r2, [pc, #540]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 80055c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80055ca:	4b85      	ldr	r3, [pc, #532]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 80055cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055d2:	60bb      	str	r3, [r7, #8]
 80055d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055d6:	2301      	movs	r3, #1
 80055d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055da:	4b82      	ldr	r3, [pc, #520]	@ (80057e4 <HAL_RCC_OscConfig+0x4d0>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d118      	bne.n	8005618 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80055e6:	4b7f      	ldr	r3, [pc, #508]	@ (80057e4 <HAL_RCC_OscConfig+0x4d0>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a7e      	ldr	r2, [pc, #504]	@ (80057e4 <HAL_RCC_OscConfig+0x4d0>)
 80055ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055f2:	f7fd fb67 	bl	8002cc4 <HAL_GetTick>
 80055f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055f8:	e008      	b.n	800560c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055fa:	f7fd fb63 	bl	8002cc4 <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	2b64      	cmp	r3, #100	@ 0x64
 8005606:	d901      	bls.n	800560c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e120      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800560c:	4b75      	ldr	r3, [pc, #468]	@ (80057e4 <HAL_RCC_OscConfig+0x4d0>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005614:	2b00      	cmp	r3, #0
 8005616:	d0f0      	beq.n	80055fa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	2b01      	cmp	r3, #1
 800561e:	d106      	bne.n	800562e <HAL_RCC_OscConfig+0x31a>
 8005620:	4b6f      	ldr	r3, [pc, #444]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 8005622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005624:	4a6e      	ldr	r2, [pc, #440]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 8005626:	f043 0301 	orr.w	r3, r3, #1
 800562a:	6713      	str	r3, [r2, #112]	@ 0x70
 800562c:	e02d      	b.n	800568a <HAL_RCC_OscConfig+0x376>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d10c      	bne.n	8005650 <HAL_RCC_OscConfig+0x33c>
 8005636:	4b6a      	ldr	r3, [pc, #424]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 8005638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800563a:	4a69      	ldr	r2, [pc, #420]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 800563c:	f023 0301 	bic.w	r3, r3, #1
 8005640:	6713      	str	r3, [r2, #112]	@ 0x70
 8005642:	4b67      	ldr	r3, [pc, #412]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 8005644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005646:	4a66      	ldr	r2, [pc, #408]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 8005648:	f023 0304 	bic.w	r3, r3, #4
 800564c:	6713      	str	r3, [r2, #112]	@ 0x70
 800564e:	e01c      	b.n	800568a <HAL_RCC_OscConfig+0x376>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	2b05      	cmp	r3, #5
 8005656:	d10c      	bne.n	8005672 <HAL_RCC_OscConfig+0x35e>
 8005658:	4b61      	ldr	r3, [pc, #388]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 800565a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800565c:	4a60      	ldr	r2, [pc, #384]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 800565e:	f043 0304 	orr.w	r3, r3, #4
 8005662:	6713      	str	r3, [r2, #112]	@ 0x70
 8005664:	4b5e      	ldr	r3, [pc, #376]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 8005666:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005668:	4a5d      	ldr	r2, [pc, #372]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 800566a:	f043 0301 	orr.w	r3, r3, #1
 800566e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005670:	e00b      	b.n	800568a <HAL_RCC_OscConfig+0x376>
 8005672:	4b5b      	ldr	r3, [pc, #364]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 8005674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005676:	4a5a      	ldr	r2, [pc, #360]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 8005678:	f023 0301 	bic.w	r3, r3, #1
 800567c:	6713      	str	r3, [r2, #112]	@ 0x70
 800567e:	4b58      	ldr	r3, [pc, #352]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 8005680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005682:	4a57      	ldr	r2, [pc, #348]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 8005684:	f023 0304 	bic.w	r3, r3, #4
 8005688:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d015      	beq.n	80056be <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005692:	f7fd fb17 	bl	8002cc4 <HAL_GetTick>
 8005696:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005698:	e00a      	b.n	80056b0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800569a:	f7fd fb13 	bl	8002cc4 <HAL_GetTick>
 800569e:	4602      	mov	r2, r0
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	1ad3      	subs	r3, r2, r3
 80056a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d901      	bls.n	80056b0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e0ce      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056b0:	4b4b      	ldr	r3, [pc, #300]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 80056b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056b4:	f003 0302 	and.w	r3, r3, #2
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d0ee      	beq.n	800569a <HAL_RCC_OscConfig+0x386>
 80056bc:	e014      	b.n	80056e8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056be:	f7fd fb01 	bl	8002cc4 <HAL_GetTick>
 80056c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056c4:	e00a      	b.n	80056dc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056c6:	f7fd fafd 	bl	8002cc4 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d901      	bls.n	80056dc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	e0b8      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056dc:	4b40      	ldr	r3, [pc, #256]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 80056de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056e0:	f003 0302 	and.w	r3, r3, #2
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1ee      	bne.n	80056c6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80056e8:	7dfb      	ldrb	r3, [r7, #23]
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d105      	bne.n	80056fa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056ee:	4b3c      	ldr	r3, [pc, #240]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 80056f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f2:	4a3b      	ldr	r2, [pc, #236]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 80056f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056f8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	699b      	ldr	r3, [r3, #24]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	f000 80a4 	beq.w	800584c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005704:	4b36      	ldr	r3, [pc, #216]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	f003 030c 	and.w	r3, r3, #12
 800570c:	2b08      	cmp	r3, #8
 800570e:	d06b      	beq.n	80057e8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	699b      	ldr	r3, [r3, #24]
 8005714:	2b02      	cmp	r3, #2
 8005716:	d149      	bne.n	80057ac <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005718:	4b31      	ldr	r3, [pc, #196]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a30      	ldr	r2, [pc, #192]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 800571e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005722:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005724:	f7fd face 	bl	8002cc4 <HAL_GetTick>
 8005728:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800572a:	e008      	b.n	800573e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800572c:	f7fd faca 	bl	8002cc4 <HAL_GetTick>
 8005730:	4602      	mov	r2, r0
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	1ad3      	subs	r3, r2, r3
 8005736:	2b02      	cmp	r3, #2
 8005738:	d901      	bls.n	800573e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e087      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800573e:	4b28      	ldr	r3, [pc, #160]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d1f0      	bne.n	800572c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	69da      	ldr	r2, [r3, #28]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a1b      	ldr	r3, [r3, #32]
 8005752:	431a      	orrs	r2, r3
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005758:	019b      	lsls	r3, r3, #6
 800575a:	431a      	orrs	r2, r3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005760:	085b      	lsrs	r3, r3, #1
 8005762:	3b01      	subs	r3, #1
 8005764:	041b      	lsls	r3, r3, #16
 8005766:	431a      	orrs	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576c:	061b      	lsls	r3, r3, #24
 800576e:	4313      	orrs	r3, r2
 8005770:	4a1b      	ldr	r2, [pc, #108]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 8005772:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005776:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005778:	4b19      	ldr	r3, [pc, #100]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a18      	ldr	r2, [pc, #96]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 800577e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005782:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005784:	f7fd fa9e 	bl	8002cc4 <HAL_GetTick>
 8005788:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800578a:	e008      	b.n	800579e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800578c:	f7fd fa9a 	bl	8002cc4 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	2b02      	cmp	r3, #2
 8005798:	d901      	bls.n	800579e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	e057      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800579e:	4b10      	ldr	r3, [pc, #64]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d0f0      	beq.n	800578c <HAL_RCC_OscConfig+0x478>
 80057aa:	e04f      	b.n	800584c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057ac:	4b0c      	ldr	r3, [pc, #48]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a0b      	ldr	r2, [pc, #44]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 80057b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b8:	f7fd fa84 	bl	8002cc4 <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057c0:	f7fd fa80 	bl	8002cc4 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e03d      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057d2:	4b03      	ldr	r3, [pc, #12]	@ (80057e0 <HAL_RCC_OscConfig+0x4cc>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1f0      	bne.n	80057c0 <HAL_RCC_OscConfig+0x4ac>
 80057de:	e035      	b.n	800584c <HAL_RCC_OscConfig+0x538>
 80057e0:	40023800 	.word	0x40023800
 80057e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80057e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005858 <HAL_RCC_OscConfig+0x544>)
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	699b      	ldr	r3, [r3, #24]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d028      	beq.n	8005848 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005800:	429a      	cmp	r2, r3
 8005802:	d121      	bne.n	8005848 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800580e:	429a      	cmp	r2, r3
 8005810:	d11a      	bne.n	8005848 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005812:	68fa      	ldr	r2, [r7, #12]
 8005814:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005818:	4013      	ands	r3, r2
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800581e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005820:	4293      	cmp	r3, r2
 8005822:	d111      	bne.n	8005848 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800582e:	085b      	lsrs	r3, r3, #1
 8005830:	3b01      	subs	r3, #1
 8005832:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005834:	429a      	cmp	r2, r3
 8005836:	d107      	bne.n	8005848 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005842:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005844:	429a      	cmp	r2, r3
 8005846:	d001      	beq.n	800584c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e000      	b.n	800584e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3718      	adds	r7, #24
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	40023800 	.word	0x40023800

0800585c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b084      	sub	sp, #16
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005866:	2300      	movs	r3, #0
 8005868:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e0d0      	b.n	8005a16 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005874:	4b6a      	ldr	r3, [pc, #424]	@ (8005a20 <HAL_RCC_ClockConfig+0x1c4>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 030f 	and.w	r3, r3, #15
 800587c:	683a      	ldr	r2, [r7, #0]
 800587e:	429a      	cmp	r2, r3
 8005880:	d910      	bls.n	80058a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005882:	4b67      	ldr	r3, [pc, #412]	@ (8005a20 <HAL_RCC_ClockConfig+0x1c4>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f023 020f 	bic.w	r2, r3, #15
 800588a:	4965      	ldr	r1, [pc, #404]	@ (8005a20 <HAL_RCC_ClockConfig+0x1c4>)
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	4313      	orrs	r3, r2
 8005890:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005892:	4b63      	ldr	r3, [pc, #396]	@ (8005a20 <HAL_RCC_ClockConfig+0x1c4>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 030f 	and.w	r3, r3, #15
 800589a:	683a      	ldr	r2, [r7, #0]
 800589c:	429a      	cmp	r2, r3
 800589e:	d001      	beq.n	80058a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	e0b8      	b.n	8005a16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 0302 	and.w	r3, r3, #2
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d020      	beq.n	80058f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0304 	and.w	r3, r3, #4
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d005      	beq.n	80058c8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058bc:	4b59      	ldr	r3, [pc, #356]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	4a58      	ldr	r2, [pc, #352]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 80058c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80058c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0308 	and.w	r3, r3, #8
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d005      	beq.n	80058e0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80058d4:	4b53      	ldr	r3, [pc, #332]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	4a52      	ldr	r2, [pc, #328]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 80058da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80058de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058e0:	4b50      	ldr	r3, [pc, #320]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	494d      	ldr	r1, [pc, #308]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 0301 	and.w	r3, r3, #1
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d040      	beq.n	8005980 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	2b01      	cmp	r3, #1
 8005904:	d107      	bne.n	8005916 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005906:	4b47      	ldr	r3, [pc, #284]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800590e:	2b00      	cmp	r3, #0
 8005910:	d115      	bne.n	800593e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e07f      	b.n	8005a16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	2b02      	cmp	r3, #2
 800591c:	d107      	bne.n	800592e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800591e:	4b41      	ldr	r3, [pc, #260]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005926:	2b00      	cmp	r3, #0
 8005928:	d109      	bne.n	800593e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e073      	b.n	8005a16 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800592e:	4b3d      	ldr	r3, [pc, #244]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 0302 	and.w	r3, r3, #2
 8005936:	2b00      	cmp	r3, #0
 8005938:	d101      	bne.n	800593e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e06b      	b.n	8005a16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800593e:	4b39      	ldr	r3, [pc, #228]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	f023 0203 	bic.w	r2, r3, #3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	4936      	ldr	r1, [pc, #216]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 800594c:	4313      	orrs	r3, r2
 800594e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005950:	f7fd f9b8 	bl	8002cc4 <HAL_GetTick>
 8005954:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005956:	e00a      	b.n	800596e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005958:	f7fd f9b4 	bl	8002cc4 <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005966:	4293      	cmp	r3, r2
 8005968:	d901      	bls.n	800596e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	e053      	b.n	8005a16 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800596e:	4b2d      	ldr	r3, [pc, #180]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	f003 020c 	and.w	r2, r3, #12
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	429a      	cmp	r2, r3
 800597e:	d1eb      	bne.n	8005958 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005980:	4b27      	ldr	r3, [pc, #156]	@ (8005a20 <HAL_RCC_ClockConfig+0x1c4>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 030f 	and.w	r3, r3, #15
 8005988:	683a      	ldr	r2, [r7, #0]
 800598a:	429a      	cmp	r2, r3
 800598c:	d210      	bcs.n	80059b0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800598e:	4b24      	ldr	r3, [pc, #144]	@ (8005a20 <HAL_RCC_ClockConfig+0x1c4>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f023 020f 	bic.w	r2, r3, #15
 8005996:	4922      	ldr	r1, [pc, #136]	@ (8005a20 <HAL_RCC_ClockConfig+0x1c4>)
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	4313      	orrs	r3, r2
 800599c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800599e:	4b20      	ldr	r3, [pc, #128]	@ (8005a20 <HAL_RCC_ClockConfig+0x1c4>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 030f 	and.w	r3, r3, #15
 80059a6:	683a      	ldr	r2, [r7, #0]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d001      	beq.n	80059b0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	e032      	b.n	8005a16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 0304 	and.w	r3, r3, #4
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d008      	beq.n	80059ce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059bc:	4b19      	ldr	r3, [pc, #100]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	4916      	ldr	r1, [pc, #88]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 0308 	and.w	r3, r3, #8
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d009      	beq.n	80059ee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80059da:	4b12      	ldr	r3, [pc, #72]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	00db      	lsls	r3, r3, #3
 80059e8:	490e      	ldr	r1, [pc, #56]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 80059ea:	4313      	orrs	r3, r2
 80059ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80059ee:	f000 f821 	bl	8005a34 <HAL_RCC_GetSysClockFreq>
 80059f2:	4602      	mov	r2, r0
 80059f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005a24 <HAL_RCC_ClockConfig+0x1c8>)
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	091b      	lsrs	r3, r3, #4
 80059fa:	f003 030f 	and.w	r3, r3, #15
 80059fe:	490a      	ldr	r1, [pc, #40]	@ (8005a28 <HAL_RCC_ClockConfig+0x1cc>)
 8005a00:	5ccb      	ldrb	r3, [r1, r3]
 8005a02:	fa22 f303 	lsr.w	r3, r2, r3
 8005a06:	4a09      	ldr	r2, [pc, #36]	@ (8005a2c <HAL_RCC_ClockConfig+0x1d0>)
 8005a08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005a0a:	4b09      	ldr	r3, [pc, #36]	@ (8005a30 <HAL_RCC_ClockConfig+0x1d4>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f7fc ff78 	bl	8002904 <HAL_InitTick>

  return HAL_OK;
 8005a14:	2300      	movs	r3, #0
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3710      	adds	r7, #16
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	40023c00 	.word	0x40023c00
 8005a24:	40023800 	.word	0x40023800
 8005a28:	08036e64 	.word	0x08036e64
 8005a2c:	20000000 	.word	0x20000000
 8005a30:	20000004 	.word	0x20000004

08005a34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a38:	b090      	sub	sp, #64	@ 0x40
 8005a3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a40:	2300      	movs	r3, #0
 8005a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a44:	2300      	movs	r3, #0
 8005a46:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a4c:	4b59      	ldr	r3, [pc, #356]	@ (8005bb4 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	f003 030c 	and.w	r3, r3, #12
 8005a54:	2b08      	cmp	r3, #8
 8005a56:	d00d      	beq.n	8005a74 <HAL_RCC_GetSysClockFreq+0x40>
 8005a58:	2b08      	cmp	r3, #8
 8005a5a:	f200 80a1 	bhi.w	8005ba0 <HAL_RCC_GetSysClockFreq+0x16c>
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d002      	beq.n	8005a68 <HAL_RCC_GetSysClockFreq+0x34>
 8005a62:	2b04      	cmp	r3, #4
 8005a64:	d003      	beq.n	8005a6e <HAL_RCC_GetSysClockFreq+0x3a>
 8005a66:	e09b      	b.n	8005ba0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a68:	4b53      	ldr	r3, [pc, #332]	@ (8005bb8 <HAL_RCC_GetSysClockFreq+0x184>)
 8005a6a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a6c:	e09b      	b.n	8005ba6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a6e:	4b53      	ldr	r3, [pc, #332]	@ (8005bbc <HAL_RCC_GetSysClockFreq+0x188>)
 8005a70:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a72:	e098      	b.n	8005ba6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a74:	4b4f      	ldr	r3, [pc, #316]	@ (8005bb4 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a7c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005a7e:	4b4d      	ldr	r3, [pc, #308]	@ (8005bb4 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d028      	beq.n	8005adc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a8a:	4b4a      	ldr	r3, [pc, #296]	@ (8005bb4 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	099b      	lsrs	r3, r3, #6
 8005a90:	2200      	movs	r2, #0
 8005a92:	623b      	str	r3, [r7, #32]
 8005a94:	627a      	str	r2, [r7, #36]	@ 0x24
 8005a96:	6a3b      	ldr	r3, [r7, #32]
 8005a98:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005a9c:	2100      	movs	r1, #0
 8005a9e:	4b47      	ldr	r3, [pc, #284]	@ (8005bbc <HAL_RCC_GetSysClockFreq+0x188>)
 8005aa0:	fb03 f201 	mul.w	r2, r3, r1
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	fb00 f303 	mul.w	r3, r0, r3
 8005aaa:	4413      	add	r3, r2
 8005aac:	4a43      	ldr	r2, [pc, #268]	@ (8005bbc <HAL_RCC_GetSysClockFreq+0x188>)
 8005aae:	fba0 1202 	umull	r1, r2, r0, r2
 8005ab2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ab4:	460a      	mov	r2, r1
 8005ab6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005ab8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005aba:	4413      	add	r3, r2
 8005abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	61bb      	str	r3, [r7, #24]
 8005ac4:	61fa      	str	r2, [r7, #28]
 8005ac6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005aca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005ace:	f7fb f91d 	bl	8000d0c <__aeabi_uldivmod>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	4613      	mov	r3, r2
 8005ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ada:	e053      	b.n	8005b84 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005adc:	4b35      	ldr	r3, [pc, #212]	@ (8005bb4 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	099b      	lsrs	r3, r3, #6
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	613b      	str	r3, [r7, #16]
 8005ae6:	617a      	str	r2, [r7, #20]
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005aee:	f04f 0b00 	mov.w	fp, #0
 8005af2:	4652      	mov	r2, sl
 8005af4:	465b      	mov	r3, fp
 8005af6:	f04f 0000 	mov.w	r0, #0
 8005afa:	f04f 0100 	mov.w	r1, #0
 8005afe:	0159      	lsls	r1, r3, #5
 8005b00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b04:	0150      	lsls	r0, r2, #5
 8005b06:	4602      	mov	r2, r0
 8005b08:	460b      	mov	r3, r1
 8005b0a:	ebb2 080a 	subs.w	r8, r2, sl
 8005b0e:	eb63 090b 	sbc.w	r9, r3, fp
 8005b12:	f04f 0200 	mov.w	r2, #0
 8005b16:	f04f 0300 	mov.w	r3, #0
 8005b1a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005b1e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005b22:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005b26:	ebb2 0408 	subs.w	r4, r2, r8
 8005b2a:	eb63 0509 	sbc.w	r5, r3, r9
 8005b2e:	f04f 0200 	mov.w	r2, #0
 8005b32:	f04f 0300 	mov.w	r3, #0
 8005b36:	00eb      	lsls	r3, r5, #3
 8005b38:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b3c:	00e2      	lsls	r2, r4, #3
 8005b3e:	4614      	mov	r4, r2
 8005b40:	461d      	mov	r5, r3
 8005b42:	eb14 030a 	adds.w	r3, r4, sl
 8005b46:	603b      	str	r3, [r7, #0]
 8005b48:	eb45 030b 	adc.w	r3, r5, fp
 8005b4c:	607b      	str	r3, [r7, #4]
 8005b4e:	f04f 0200 	mov.w	r2, #0
 8005b52:	f04f 0300 	mov.w	r3, #0
 8005b56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b5a:	4629      	mov	r1, r5
 8005b5c:	028b      	lsls	r3, r1, #10
 8005b5e:	4621      	mov	r1, r4
 8005b60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b64:	4621      	mov	r1, r4
 8005b66:	028a      	lsls	r2, r1, #10
 8005b68:	4610      	mov	r0, r2
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b6e:	2200      	movs	r2, #0
 8005b70:	60bb      	str	r3, [r7, #8]
 8005b72:	60fa      	str	r2, [r7, #12]
 8005b74:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b78:	f7fb f8c8 	bl	8000d0c <__aeabi_uldivmod>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	460b      	mov	r3, r1
 8005b80:	4613      	mov	r3, r2
 8005b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005b84:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb4 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	0c1b      	lsrs	r3, r3, #16
 8005b8a:	f003 0303 	and.w	r3, r3, #3
 8005b8e:	3301      	adds	r3, #1
 8005b90:	005b      	lsls	r3, r3, #1
 8005b92:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005b94:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b9c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b9e:	e002      	b.n	8005ba6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ba0:	4b05      	ldr	r3, [pc, #20]	@ (8005bb8 <HAL_RCC_GetSysClockFreq+0x184>)
 8005ba2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005ba4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3740      	adds	r7, #64	@ 0x40
 8005bac:	46bd      	mov	sp, r7
 8005bae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bb2:	bf00      	nop
 8005bb4:	40023800 	.word	0x40023800
 8005bb8:	00f42400 	.word	0x00f42400
 8005bbc:	017d7840 	.word	0x017d7840

08005bc0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bc4:	4b03      	ldr	r3, [pc, #12]	@ (8005bd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	20000000 	.word	0x20000000

08005bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005bdc:	f7ff fff0 	bl	8005bc0 <HAL_RCC_GetHCLKFreq>
 8005be0:	4602      	mov	r2, r0
 8005be2:	4b05      	ldr	r3, [pc, #20]	@ (8005bf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	0a9b      	lsrs	r3, r3, #10
 8005be8:	f003 0307 	and.w	r3, r3, #7
 8005bec:	4903      	ldr	r1, [pc, #12]	@ (8005bfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bee:	5ccb      	ldrb	r3, [r1, r3]
 8005bf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	40023800 	.word	0x40023800
 8005bfc:	08036e74 	.word	0x08036e74

08005c00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c04:	f7ff ffdc 	bl	8005bc0 <HAL_RCC_GetHCLKFreq>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	4b05      	ldr	r3, [pc, #20]	@ (8005c20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	0b5b      	lsrs	r3, r3, #13
 8005c10:	f003 0307 	and.w	r3, r3, #7
 8005c14:	4903      	ldr	r1, [pc, #12]	@ (8005c24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c16:	5ccb      	ldrb	r3, [r1, r3]
 8005c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	40023800 	.word	0x40023800
 8005c24:	08036e74 	.word	0x08036e74

08005c28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	220f      	movs	r2, #15
 8005c36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005c38:	4b12      	ldr	r3, [pc, #72]	@ (8005c84 <HAL_RCC_GetClockConfig+0x5c>)
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	f003 0203 	and.w	r2, r3, #3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005c44:	4b0f      	ldr	r3, [pc, #60]	@ (8005c84 <HAL_RCC_GetClockConfig+0x5c>)
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005c50:	4b0c      	ldr	r3, [pc, #48]	@ (8005c84 <HAL_RCC_GetClockConfig+0x5c>)
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005c5c:	4b09      	ldr	r3, [pc, #36]	@ (8005c84 <HAL_RCC_GetClockConfig+0x5c>)
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	08db      	lsrs	r3, r3, #3
 8005c62:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005c6a:	4b07      	ldr	r3, [pc, #28]	@ (8005c88 <HAL_RCC_GetClockConfig+0x60>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 020f 	and.w	r2, r3, #15
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	601a      	str	r2, [r3, #0]
}
 8005c76:	bf00      	nop
 8005c78:	370c      	adds	r7, #12
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	40023800 	.word	0x40023800
 8005c88:	40023c00 	.word	0x40023c00

08005c8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b088      	sub	sp, #32
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005c94:	2300      	movs	r3, #0
 8005c96:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0301 	and.w	r3, r3, #1
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d012      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005cb4:	4b69      	ldr	r3, [pc, #420]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	4a68      	ldr	r2, [pc, #416]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cba:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005cbe:	6093      	str	r3, [r2, #8]
 8005cc0:	4b66      	ldr	r3, [pc, #408]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cc2:	689a      	ldr	r2, [r3, #8]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cc8:	4964      	ldr	r1, [pc, #400]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d101      	bne.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d017      	beq.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ce6:	4b5d      	ldr	r3, [pc, #372]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005cec:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cf4:	4959      	ldr	r1, [pc, #356]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d00:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d04:	d101      	bne.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005d06:	2301      	movs	r3, #1
 8005d08:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d101      	bne.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005d12:	2301      	movs	r3, #1
 8005d14:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d017      	beq.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005d22:	4b4e      	ldr	r3, [pc, #312]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d28:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d30:	494a      	ldr	r1, [pc, #296]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005d40:	d101      	bne.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005d42:	2301      	movs	r3, #1
 8005d44:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d001      	beq.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f003 0320 	and.w	r3, r3, #32
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f000 808b 	beq.w	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d70:	4b3a      	ldr	r3, [pc, #232]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d74:	4a39      	ldr	r2, [pc, #228]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d7c:	4b37      	ldr	r3, [pc, #220]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d84:	60bb      	str	r3, [r7, #8]
 8005d86:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005d88:	4b35      	ldr	r3, [pc, #212]	@ (8005e60 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a34      	ldr	r2, [pc, #208]	@ (8005e60 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d94:	f7fc ff96 	bl	8002cc4 <HAL_GetTick>
 8005d98:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005d9a:	e008      	b.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d9c:	f7fc ff92 	bl	8002cc4 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	2b64      	cmp	r3, #100	@ 0x64
 8005da8:	d901      	bls.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e357      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005dae:	4b2c      	ldr	r3, [pc, #176]	@ (8005e60 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d0f0      	beq.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005dba:	4b28      	ldr	r3, [pc, #160]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dc2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d035      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dd2:	693a      	ldr	r2, [r7, #16]
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d02e      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005dd8:	4b20      	ldr	r3, [pc, #128]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ddc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005de0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005de2:	4b1e      	ldr	r3, [pc, #120]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005de4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005de6:	4a1d      	ldr	r2, [pc, #116]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005de8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dec:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005dee:	4b1b      	ldr	r3, [pc, #108]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005df2:	4a1a      	ldr	r2, [pc, #104]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005df4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005df8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005dfa:	4a18      	ldr	r2, [pc, #96]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005e00:	4b16      	ldr	r3, [pc, #88]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e04:	f003 0301 	and.w	r3, r3, #1
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d114      	bne.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e0c:	f7fc ff5a 	bl	8002cc4 <HAL_GetTick>
 8005e10:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e12:	e00a      	b.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e14:	f7fc ff56 	bl	8002cc4 <HAL_GetTick>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d901      	bls.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e319      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e2e:	f003 0302 	and.w	r3, r3, #2
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d0ee      	beq.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e42:	d111      	bne.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005e44:	4b05      	ldr	r3, [pc, #20]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005e50:	4b04      	ldr	r3, [pc, #16]	@ (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005e52:	400b      	ands	r3, r1
 8005e54:	4901      	ldr	r1, [pc, #4]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	608b      	str	r3, [r1, #8]
 8005e5a:	e00b      	b.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005e5c:	40023800 	.word	0x40023800
 8005e60:	40007000 	.word	0x40007000
 8005e64:	0ffffcff 	.word	0x0ffffcff
 8005e68:	4baa      	ldr	r3, [pc, #680]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	4aa9      	ldr	r2, [pc, #676]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005e6e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005e72:	6093      	str	r3, [r2, #8]
 8005e74:	4ba7      	ldr	r3, [pc, #668]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005e76:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e80:	49a4      	ldr	r1, [pc, #656]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005e82:	4313      	orrs	r3, r2
 8005e84:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f003 0310 	and.w	r3, r3, #16
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d010      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005e92:	4ba0      	ldr	r3, [pc, #640]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005e94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e98:	4a9e      	ldr	r2, [pc, #632]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005e9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e9e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005ea2:	4b9c      	ldr	r3, [pc, #624]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ea4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eac:	4999      	ldr	r1, [pc, #612]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d00a      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ec0:	4b94      	ldr	r3, [pc, #592]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ec6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ece:	4991      	ldr	r1, [pc, #580]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00a      	beq.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ee2:	4b8c      	ldr	r3, [pc, #560]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ee8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ef0:	4988      	ldr	r1, [pc, #544]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d00a      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005f04:	4b83      	ldr	r3, [pc, #524]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f12:	4980      	ldr	r1, [pc, #512]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f14:	4313      	orrs	r3, r2
 8005f16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00a      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005f26:	4b7b      	ldr	r3, [pc, #492]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f2c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f34:	4977      	ldr	r1, [pc, #476]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f36:	4313      	orrs	r3, r2
 8005f38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d00a      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f48:	4b72      	ldr	r3, [pc, #456]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f4e:	f023 0203 	bic.w	r2, r3, #3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f56:	496f      	ldr	r1, [pc, #444]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00a      	beq.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005f6a:	4b6a      	ldr	r3, [pc, #424]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f70:	f023 020c 	bic.w	r2, r3, #12
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f78:	4966      	ldr	r1, [pc, #408]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00a      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f8c:	4b61      	ldr	r3, [pc, #388]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f92:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f9a:	495e      	ldr	r1, [pc, #376]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00a      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005fae:	4b59      	ldr	r3, [pc, #356]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fb4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fbc:	4955      	ldr	r1, [pc, #340]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00a      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005fd0:	4b50      	ldr	r3, [pc, #320]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fd6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fde:	494d      	ldr	r1, [pc, #308]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00a      	beq.n	8006008 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005ff2:	4b48      	ldr	r3, [pc, #288]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ff8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006000:	4944      	ldr	r1, [pc, #272]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006002:	4313      	orrs	r3, r2
 8006004:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006010:	2b00      	cmp	r3, #0
 8006012:	d00a      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006014:	4b3f      	ldr	r3, [pc, #252]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800601a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006022:	493c      	ldr	r1, [pc, #240]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006024:	4313      	orrs	r3, r2
 8006026:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00a      	beq.n	800604c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006036:	4b37      	ldr	r3, [pc, #220]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006038:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800603c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006044:	4933      	ldr	r1, [pc, #204]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006046:	4313      	orrs	r3, r2
 8006048:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006054:	2b00      	cmp	r3, #0
 8006056:	d00a      	beq.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006058:	4b2e      	ldr	r3, [pc, #184]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800605a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800605e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006066:	492b      	ldr	r1, [pc, #172]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006068:	4313      	orrs	r3, r2
 800606a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006076:	2b00      	cmp	r3, #0
 8006078:	d011      	beq.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800607a:	4b26      	ldr	r3, [pc, #152]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800607c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006080:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006088:	4922      	ldr	r1, [pc, #136]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800608a:	4313      	orrs	r3, r2
 800608c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006094:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006098:	d101      	bne.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800609a:	2301      	movs	r3, #1
 800609c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 0308 	and.w	r3, r3, #8
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d001      	beq.n	80060ae <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80060aa:	2301      	movs	r3, #1
 80060ac:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00a      	beq.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80060ba:	4b16      	ldr	r3, [pc, #88]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80060bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060c0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060c8:	4912      	ldr	r1, [pc, #72]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80060ca:	4313      	orrs	r3, r2
 80060cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d00b      	beq.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80060dc:	4b0d      	ldr	r3, [pc, #52]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80060de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060e2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060ec:	4909      	ldr	r1, [pc, #36]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d006      	beq.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006102:	2b00      	cmp	r3, #0
 8006104:	f000 80d9 	beq.w	80062ba <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006108:	4b02      	ldr	r3, [pc, #8]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a01      	ldr	r2, [pc, #4]	@ (8006114 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800610e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006112:	e001      	b.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8006114:	40023800 	.word	0x40023800
 8006118:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800611a:	f7fc fdd3 	bl	8002cc4 <HAL_GetTick>
 800611e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006120:	e008      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006122:	f7fc fdcf 	bl	8002cc4 <HAL_GetTick>
 8006126:	4602      	mov	r2, r0
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	1ad3      	subs	r3, r2, r3
 800612c:	2b64      	cmp	r3, #100	@ 0x64
 800612e:	d901      	bls.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006130:	2303      	movs	r3, #3
 8006132:	e194      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006134:	4b6c      	ldr	r3, [pc, #432]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800613c:	2b00      	cmp	r3, #0
 800613e:	d1f0      	bne.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 0301 	and.w	r3, r3, #1
 8006148:	2b00      	cmp	r3, #0
 800614a:	d021      	beq.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006150:	2b00      	cmp	r3, #0
 8006152:	d11d      	bne.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006154:	4b64      	ldr	r3, [pc, #400]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006156:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800615a:	0c1b      	lsrs	r3, r3, #16
 800615c:	f003 0303 	and.w	r3, r3, #3
 8006160:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006162:	4b61      	ldr	r3, [pc, #388]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006164:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006168:	0e1b      	lsrs	r3, r3, #24
 800616a:	f003 030f 	and.w	r3, r3, #15
 800616e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	019a      	lsls	r2, r3, #6
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	041b      	lsls	r3, r3, #16
 800617a:	431a      	orrs	r2, r3
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	061b      	lsls	r3, r3, #24
 8006180:	431a      	orrs	r2, r3
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	071b      	lsls	r3, r3, #28
 8006188:	4957      	ldr	r1, [pc, #348]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800618a:	4313      	orrs	r3, r2
 800618c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d004      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061a4:	d00a      	beq.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d02e      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80061ba:	d129      	bne.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80061bc:	4b4a      	ldr	r3, [pc, #296]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061c2:	0c1b      	lsrs	r3, r3, #16
 80061c4:	f003 0303 	and.w	r3, r3, #3
 80061c8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80061ca:	4b47      	ldr	r3, [pc, #284]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061d0:	0f1b      	lsrs	r3, r3, #28
 80061d2:	f003 0307 	and.w	r3, r3, #7
 80061d6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	019a      	lsls	r2, r3, #6
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	041b      	lsls	r3, r3, #16
 80061e2:	431a      	orrs	r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	061b      	lsls	r3, r3, #24
 80061ea:	431a      	orrs	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	071b      	lsls	r3, r3, #28
 80061f0:	493d      	ldr	r1, [pc, #244]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061f2:	4313      	orrs	r3, r2
 80061f4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80061f8:	4b3b      	ldr	r3, [pc, #236]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061fe:	f023 021f 	bic.w	r2, r3, #31
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006206:	3b01      	subs	r3, #1
 8006208:	4937      	ldr	r1, [pc, #220]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800620a:	4313      	orrs	r3, r2
 800620c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006218:	2b00      	cmp	r3, #0
 800621a:	d01d      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800621c:	4b32      	ldr	r3, [pc, #200]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800621e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006222:	0e1b      	lsrs	r3, r3, #24
 8006224:	f003 030f 	and.w	r3, r3, #15
 8006228:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800622a:	4b2f      	ldr	r3, [pc, #188]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800622c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006230:	0f1b      	lsrs	r3, r3, #28
 8006232:	f003 0307 	and.w	r3, r3, #7
 8006236:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	019a      	lsls	r2, r3, #6
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	691b      	ldr	r3, [r3, #16]
 8006242:	041b      	lsls	r3, r3, #16
 8006244:	431a      	orrs	r2, r3
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	061b      	lsls	r3, r3, #24
 800624a:	431a      	orrs	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	071b      	lsls	r3, r3, #28
 8006250:	4925      	ldr	r1, [pc, #148]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006252:	4313      	orrs	r3, r2
 8006254:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006260:	2b00      	cmp	r3, #0
 8006262:	d011      	beq.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	019a      	lsls	r2, r3, #6
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	041b      	lsls	r3, r3, #16
 8006270:	431a      	orrs	r2, r3
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	061b      	lsls	r3, r3, #24
 8006278:	431a      	orrs	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	071b      	lsls	r3, r3, #28
 8006280:	4919      	ldr	r1, [pc, #100]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006282:	4313      	orrs	r3, r2
 8006284:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006288:	4b17      	ldr	r3, [pc, #92]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a16      	ldr	r2, [pc, #88]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800628e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006292:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006294:	f7fc fd16 	bl	8002cc4 <HAL_GetTick>
 8006298:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800629a:	e008      	b.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800629c:	f7fc fd12 	bl	8002cc4 <HAL_GetTick>
 80062a0:	4602      	mov	r2, r0
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	1ad3      	subs	r3, r2, r3
 80062a6:	2b64      	cmp	r3, #100	@ 0x64
 80062a8:	d901      	bls.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e0d7      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80062ae:	4b0e      	ldr	r3, [pc, #56]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d0f0      	beq.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	2b01      	cmp	r3, #1
 80062be:	f040 80cd 	bne.w	800645c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80062c2:	4b09      	ldr	r3, [pc, #36]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a08      	ldr	r2, [pc, #32]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062ce:	f7fc fcf9 	bl	8002cc4 <HAL_GetTick>
 80062d2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80062d4:	e00a      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80062d6:	f7fc fcf5 	bl	8002cc4 <HAL_GetTick>
 80062da:	4602      	mov	r2, r0
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	1ad3      	subs	r3, r2, r3
 80062e0:	2b64      	cmp	r3, #100	@ 0x64
 80062e2:	d903      	bls.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80062e4:	2303      	movs	r3, #3
 80062e6:	e0ba      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80062e8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80062ec:	4b5e      	ldr	r3, [pc, #376]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80062f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062f8:	d0ed      	beq.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006302:	2b00      	cmp	r3, #0
 8006304:	d003      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800630a:	2b00      	cmp	r3, #0
 800630c:	d009      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006316:	2b00      	cmp	r3, #0
 8006318:	d02e      	beq.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631e:	2b00      	cmp	r3, #0
 8006320:	d12a      	bne.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006322:	4b51      	ldr	r3, [pc, #324]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006324:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006328:	0c1b      	lsrs	r3, r3, #16
 800632a:	f003 0303 	and.w	r3, r3, #3
 800632e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006330:	4b4d      	ldr	r3, [pc, #308]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006336:	0f1b      	lsrs	r3, r3, #28
 8006338:	f003 0307 	and.w	r3, r3, #7
 800633c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	695b      	ldr	r3, [r3, #20]
 8006342:	019a      	lsls	r2, r3, #6
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	041b      	lsls	r3, r3, #16
 8006348:	431a      	orrs	r2, r3
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	699b      	ldr	r3, [r3, #24]
 800634e:	061b      	lsls	r3, r3, #24
 8006350:	431a      	orrs	r2, r3
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	071b      	lsls	r3, r3, #28
 8006356:	4944      	ldr	r1, [pc, #272]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006358:	4313      	orrs	r3, r2
 800635a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800635e:	4b42      	ldr	r3, [pc, #264]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006360:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006364:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800636c:	3b01      	subs	r3, #1
 800636e:	021b      	lsls	r3, r3, #8
 8006370:	493d      	ldr	r1, [pc, #244]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006372:	4313      	orrs	r3, r2
 8006374:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006380:	2b00      	cmp	r3, #0
 8006382:	d022      	beq.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006388:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800638c:	d11d      	bne.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800638e:	4b36      	ldr	r3, [pc, #216]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006394:	0e1b      	lsrs	r3, r3, #24
 8006396:	f003 030f 	and.w	r3, r3, #15
 800639a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800639c:	4b32      	ldr	r3, [pc, #200]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800639e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063a2:	0f1b      	lsrs	r3, r3, #28
 80063a4:	f003 0307 	and.w	r3, r3, #7
 80063a8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	695b      	ldr	r3, [r3, #20]
 80063ae:	019a      	lsls	r2, r3, #6
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a1b      	ldr	r3, [r3, #32]
 80063b4:	041b      	lsls	r3, r3, #16
 80063b6:	431a      	orrs	r2, r3
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	061b      	lsls	r3, r3, #24
 80063bc:	431a      	orrs	r2, r3
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	071b      	lsls	r3, r3, #28
 80063c2:	4929      	ldr	r1, [pc, #164]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80063c4:	4313      	orrs	r3, r2
 80063c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 0308 	and.w	r3, r3, #8
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d028      	beq.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80063d6:	4b24      	ldr	r3, [pc, #144]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80063d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063dc:	0e1b      	lsrs	r3, r3, #24
 80063de:	f003 030f 	and.w	r3, r3, #15
 80063e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80063e4:	4b20      	ldr	r3, [pc, #128]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80063e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063ea:	0c1b      	lsrs	r3, r3, #16
 80063ec:	f003 0303 	and.w	r3, r3, #3
 80063f0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	695b      	ldr	r3, [r3, #20]
 80063f6:	019a      	lsls	r2, r3, #6
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	041b      	lsls	r3, r3, #16
 80063fc:	431a      	orrs	r2, r3
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	061b      	lsls	r3, r3, #24
 8006402:	431a      	orrs	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	69db      	ldr	r3, [r3, #28]
 8006408:	071b      	lsls	r3, r3, #28
 800640a:	4917      	ldr	r1, [pc, #92]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800640c:	4313      	orrs	r3, r2
 800640e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006412:	4b15      	ldr	r3, [pc, #84]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006414:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006418:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006420:	4911      	ldr	r1, [pc, #68]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006422:	4313      	orrs	r3, r2
 8006424:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006428:	4b0f      	ldr	r3, [pc, #60]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a0e      	ldr	r2, [pc, #56]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800642e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006432:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006434:	f7fc fc46 	bl	8002cc4 <HAL_GetTick>
 8006438:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800643a:	e008      	b.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800643c:	f7fc fc42 	bl	8002cc4 <HAL_GetTick>
 8006440:	4602      	mov	r2, r0
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	1ad3      	subs	r3, r2, r3
 8006446:	2b64      	cmp	r3, #100	@ 0x64
 8006448:	d901      	bls.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800644a:	2303      	movs	r3, #3
 800644c:	e007      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800644e:	4b06      	ldr	r3, [pc, #24]	@ (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006456:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800645a:	d1ef      	bne.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3720      	adds	r7, #32
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	40023800 	.word	0x40023800

0800646c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b082      	sub	sp, #8
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d101      	bne.n	800647e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	e049      	b.n	8006512 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006484:	b2db      	uxtb	r3, r3
 8006486:	2b00      	cmp	r3, #0
 8006488:	d106      	bne.n	8006498 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f7fc f900 	bl	8002698 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2202      	movs	r2, #2
 800649c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	3304      	adds	r3, #4
 80064a8:	4619      	mov	r1, r3
 80064aa:	4610      	mov	r0, r2
 80064ac:	f000 f9de 	bl	800686c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3708      	adds	r7, #8
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
	...

0800651c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800651c:	b480      	push	{r7}
 800651e:	b085      	sub	sp, #20
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800652a:	b2db      	uxtb	r3, r3
 800652c:	2b01      	cmp	r3, #1
 800652e:	d001      	beq.n	8006534 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006530:	2301      	movs	r3, #1
 8006532:	e054      	b.n	80065de <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2202      	movs	r2, #2
 8006538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68da      	ldr	r2, [r3, #12]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f042 0201 	orr.w	r2, r2, #1
 800654a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a26      	ldr	r2, [pc, #152]	@ (80065ec <HAL_TIM_Base_Start_IT+0xd0>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d022      	beq.n	800659c <HAL_TIM_Base_Start_IT+0x80>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800655e:	d01d      	beq.n	800659c <HAL_TIM_Base_Start_IT+0x80>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a22      	ldr	r2, [pc, #136]	@ (80065f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d018      	beq.n	800659c <HAL_TIM_Base_Start_IT+0x80>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a21      	ldr	r2, [pc, #132]	@ (80065f4 <HAL_TIM_Base_Start_IT+0xd8>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d013      	beq.n	800659c <HAL_TIM_Base_Start_IT+0x80>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a1f      	ldr	r2, [pc, #124]	@ (80065f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d00e      	beq.n	800659c <HAL_TIM_Base_Start_IT+0x80>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a1e      	ldr	r2, [pc, #120]	@ (80065fc <HAL_TIM_Base_Start_IT+0xe0>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d009      	beq.n	800659c <HAL_TIM_Base_Start_IT+0x80>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a1c      	ldr	r2, [pc, #112]	@ (8006600 <HAL_TIM_Base_Start_IT+0xe4>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d004      	beq.n	800659c <HAL_TIM_Base_Start_IT+0x80>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a1b      	ldr	r2, [pc, #108]	@ (8006604 <HAL_TIM_Base_Start_IT+0xe8>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d115      	bne.n	80065c8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	689a      	ldr	r2, [r3, #8]
 80065a2:	4b19      	ldr	r3, [pc, #100]	@ (8006608 <HAL_TIM_Base_Start_IT+0xec>)
 80065a4:	4013      	ands	r3, r2
 80065a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2b06      	cmp	r3, #6
 80065ac:	d015      	beq.n	80065da <HAL_TIM_Base_Start_IT+0xbe>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065b4:	d011      	beq.n	80065da <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f042 0201 	orr.w	r2, r2, #1
 80065c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065c6:	e008      	b.n	80065da <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f042 0201 	orr.w	r2, r2, #1
 80065d6:	601a      	str	r2, [r3, #0]
 80065d8:	e000      	b.n	80065dc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80065dc:	2300      	movs	r3, #0
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3714      	adds	r7, #20
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop
 80065ec:	40010000 	.word	0x40010000
 80065f0:	40000400 	.word	0x40000400
 80065f4:	40000800 	.word	0x40000800
 80065f8:	40000c00 	.word	0x40000c00
 80065fc:	40010400 	.word	0x40010400
 8006600:	40014000 	.word	0x40014000
 8006604:	40001800 	.word	0x40001800
 8006608:	00010007 	.word	0x00010007

0800660c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b084      	sub	sp, #16
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	f003 0302 	and.w	r3, r3, #2
 800662a:	2b00      	cmp	r3, #0
 800662c:	d020      	beq.n	8006670 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	f003 0302 	and.w	r3, r3, #2
 8006634:	2b00      	cmp	r3, #0
 8006636:	d01b      	beq.n	8006670 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f06f 0202 	mvn.w	r2, #2
 8006640:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2201      	movs	r2, #1
 8006646:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	699b      	ldr	r3, [r3, #24]
 800664e:	f003 0303 	and.w	r3, r3, #3
 8006652:	2b00      	cmp	r3, #0
 8006654:	d003      	beq.n	800665e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f000 f8e9 	bl	800682e <HAL_TIM_IC_CaptureCallback>
 800665c:	e005      	b.n	800666a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 f8db 	bl	800681a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 f8ec 	bl	8006842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	f003 0304 	and.w	r3, r3, #4
 8006676:	2b00      	cmp	r3, #0
 8006678:	d020      	beq.n	80066bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f003 0304 	and.w	r3, r3, #4
 8006680:	2b00      	cmp	r3, #0
 8006682:	d01b      	beq.n	80066bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f06f 0204 	mvn.w	r2, #4
 800668c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2202      	movs	r2, #2
 8006692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	699b      	ldr	r3, [r3, #24]
 800669a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d003      	beq.n	80066aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 f8c3 	bl	800682e <HAL_TIM_IC_CaptureCallback>
 80066a8:	e005      	b.n	80066b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 f8b5 	bl	800681a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 f8c6 	bl	8006842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	f003 0308 	and.w	r3, r3, #8
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d020      	beq.n	8006708 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f003 0308 	and.w	r3, r3, #8
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d01b      	beq.n	8006708 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f06f 0208 	mvn.w	r2, #8
 80066d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2204      	movs	r2, #4
 80066de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	69db      	ldr	r3, [r3, #28]
 80066e6:	f003 0303 	and.w	r3, r3, #3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d003      	beq.n	80066f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f000 f89d 	bl	800682e <HAL_TIM_IC_CaptureCallback>
 80066f4:	e005      	b.n	8006702 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f000 f88f 	bl	800681a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f000 f8a0 	bl	8006842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	f003 0310 	and.w	r3, r3, #16
 800670e:	2b00      	cmp	r3, #0
 8006710:	d020      	beq.n	8006754 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f003 0310 	and.w	r3, r3, #16
 8006718:	2b00      	cmp	r3, #0
 800671a:	d01b      	beq.n	8006754 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f06f 0210 	mvn.w	r2, #16
 8006724:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2208      	movs	r2, #8
 800672a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	69db      	ldr	r3, [r3, #28]
 8006732:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006736:	2b00      	cmp	r3, #0
 8006738:	d003      	beq.n	8006742 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 f877 	bl	800682e <HAL_TIM_IC_CaptureCallback>
 8006740:	e005      	b.n	800674e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 f869 	bl	800681a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f000 f87a 	bl	8006842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	f003 0301 	and.w	r3, r3, #1
 800675a:	2b00      	cmp	r3, #0
 800675c:	d00c      	beq.n	8006778 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f003 0301 	and.w	r3, r3, #1
 8006764:	2b00      	cmp	r3, #0
 8006766:	d007      	beq.n	8006778 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f06f 0201 	mvn.w	r2, #1
 8006770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f7fb ff50 	bl	8002618 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800677e:	2b00      	cmp	r3, #0
 8006780:	d104      	bne.n	800678c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006788:	2b00      	cmp	r3, #0
 800678a:	d00c      	beq.n	80067a6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006792:	2b00      	cmp	r3, #0
 8006794:	d007      	beq.n	80067a6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800679e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 f913 	bl	80069cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d00c      	beq.n	80067ca <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d007      	beq.n	80067ca <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80067c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f000 f90b 	bl	80069e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d00c      	beq.n	80067ee <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d007      	beq.n	80067ee <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80067e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 f834 	bl	8006856 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	f003 0320 	and.w	r3, r3, #32
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d00c      	beq.n	8006812 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f003 0320 	and.w	r3, r3, #32
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d007      	beq.n	8006812 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f06f 0220 	mvn.w	r2, #32
 800680a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f000 f8d3 	bl	80069b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006812:	bf00      	nop
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}

0800681a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800681a:	b480      	push	{r7}
 800681c:	b083      	sub	sp, #12
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006822:	bf00      	nop
 8006824:	370c      	adds	r7, #12
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr

0800682e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800682e:	b480      	push	{r7}
 8006830:	b083      	sub	sp, #12
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006836:	bf00      	nop
 8006838:	370c      	adds	r7, #12
 800683a:	46bd      	mov	sp, r7
 800683c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006840:	4770      	bx	lr

08006842 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006842:	b480      	push	{r7}
 8006844:	b083      	sub	sp, #12
 8006846:	af00      	add	r7, sp, #0
 8006848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800684a:	bf00      	nop
 800684c:	370c      	adds	r7, #12
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr

08006856 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006856:	b480      	push	{r7}
 8006858:	b083      	sub	sp, #12
 800685a:	af00      	add	r7, sp, #0
 800685c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800685e:	bf00      	nop
 8006860:	370c      	adds	r7, #12
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
	...

0800686c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800686c:	b480      	push	{r7}
 800686e:	b085      	sub	sp, #20
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	4a43      	ldr	r2, [pc, #268]	@ (800698c <TIM_Base_SetConfig+0x120>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d013      	beq.n	80068ac <TIM_Base_SetConfig+0x40>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800688a:	d00f      	beq.n	80068ac <TIM_Base_SetConfig+0x40>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4a40      	ldr	r2, [pc, #256]	@ (8006990 <TIM_Base_SetConfig+0x124>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d00b      	beq.n	80068ac <TIM_Base_SetConfig+0x40>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a3f      	ldr	r2, [pc, #252]	@ (8006994 <TIM_Base_SetConfig+0x128>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d007      	beq.n	80068ac <TIM_Base_SetConfig+0x40>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	4a3e      	ldr	r2, [pc, #248]	@ (8006998 <TIM_Base_SetConfig+0x12c>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d003      	beq.n	80068ac <TIM_Base_SetConfig+0x40>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a3d      	ldr	r2, [pc, #244]	@ (800699c <TIM_Base_SetConfig+0x130>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d108      	bne.n	80068be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	68fa      	ldr	r2, [r7, #12]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	4a32      	ldr	r2, [pc, #200]	@ (800698c <TIM_Base_SetConfig+0x120>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d02b      	beq.n	800691e <TIM_Base_SetConfig+0xb2>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068cc:	d027      	beq.n	800691e <TIM_Base_SetConfig+0xb2>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a2f      	ldr	r2, [pc, #188]	@ (8006990 <TIM_Base_SetConfig+0x124>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d023      	beq.n	800691e <TIM_Base_SetConfig+0xb2>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a2e      	ldr	r2, [pc, #184]	@ (8006994 <TIM_Base_SetConfig+0x128>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d01f      	beq.n	800691e <TIM_Base_SetConfig+0xb2>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4a2d      	ldr	r2, [pc, #180]	@ (8006998 <TIM_Base_SetConfig+0x12c>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d01b      	beq.n	800691e <TIM_Base_SetConfig+0xb2>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a2c      	ldr	r2, [pc, #176]	@ (800699c <TIM_Base_SetConfig+0x130>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d017      	beq.n	800691e <TIM_Base_SetConfig+0xb2>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a2b      	ldr	r2, [pc, #172]	@ (80069a0 <TIM_Base_SetConfig+0x134>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d013      	beq.n	800691e <TIM_Base_SetConfig+0xb2>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a2a      	ldr	r2, [pc, #168]	@ (80069a4 <TIM_Base_SetConfig+0x138>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d00f      	beq.n	800691e <TIM_Base_SetConfig+0xb2>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a29      	ldr	r2, [pc, #164]	@ (80069a8 <TIM_Base_SetConfig+0x13c>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d00b      	beq.n	800691e <TIM_Base_SetConfig+0xb2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a28      	ldr	r2, [pc, #160]	@ (80069ac <TIM_Base_SetConfig+0x140>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d007      	beq.n	800691e <TIM_Base_SetConfig+0xb2>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a27      	ldr	r2, [pc, #156]	@ (80069b0 <TIM_Base_SetConfig+0x144>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d003      	beq.n	800691e <TIM_Base_SetConfig+0xb2>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a26      	ldr	r2, [pc, #152]	@ (80069b4 <TIM_Base_SetConfig+0x148>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d108      	bne.n	8006930 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006924:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	4313      	orrs	r3, r2
 800692e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	695b      	ldr	r3, [r3, #20]
 800693a:	4313      	orrs	r3, r2
 800693c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	689a      	ldr	r2, [r3, #8]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	4a0e      	ldr	r2, [pc, #56]	@ (800698c <TIM_Base_SetConfig+0x120>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d003      	beq.n	800695e <TIM_Base_SetConfig+0xf2>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a10      	ldr	r2, [pc, #64]	@ (800699c <TIM_Base_SetConfig+0x130>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d103      	bne.n	8006966 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	691a      	ldr	r2, [r3, #16]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f043 0204 	orr.w	r2, r3, #4
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2201      	movs	r2, #1
 8006976:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	601a      	str	r2, [r3, #0]
}
 800697e:	bf00      	nop
 8006980:	3714      	adds	r7, #20
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop
 800698c:	40010000 	.word	0x40010000
 8006990:	40000400 	.word	0x40000400
 8006994:	40000800 	.word	0x40000800
 8006998:	40000c00 	.word	0x40000c00
 800699c:	40010400 	.word	0x40010400
 80069a0:	40014000 	.word	0x40014000
 80069a4:	40014400 	.word	0x40014400
 80069a8:	40014800 	.word	0x40014800
 80069ac:	40001800 	.word	0x40001800
 80069b0:	40001c00 	.word	0x40001c00
 80069b4:	40002000 	.word	0x40002000

080069b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069c0:	bf00      	nop
 80069c2:	370c      	adds	r7, #12
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr

080069cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b083      	sub	sp, #12
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80069d4:	bf00      	nop
 80069d6:	370c      	adds	r7, #12
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b083      	sub	sp, #12
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80069e8:	bf00      	nop
 80069ea:	370c      	adds	r7, #12
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr

080069f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d101      	bne.n	8006a06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e040      	b.n	8006a88 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d106      	bne.n	8006a1c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f7fb feac 	bl	8002774 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2224      	movs	r2, #36	@ 0x24
 8006a20:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f022 0201 	bic.w	r2, r2, #1
 8006a30:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d002      	beq.n	8006a40 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 fb16 	bl	800706c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f000 f8af 	bl	8006ba4 <UART_SetConfig>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d101      	bne.n	8006a50 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	e01b      	b.n	8006a88 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685a      	ldr	r2, [r3, #4]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	689a      	ldr	r2, [r3, #8]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f042 0201 	orr.w	r2, r2, #1
 8006a7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 fb95 	bl	80071b0 <UART_CheckIdleState>
 8006a86:	4603      	mov	r3, r0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3708      	adds	r7, #8
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b08a      	sub	sp, #40	@ 0x28
 8006a94:	af02      	add	r7, sp, #8
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	603b      	str	r3, [r7, #0]
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006aa4:	2b20      	cmp	r3, #32
 8006aa6:	d177      	bne.n	8006b98 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d002      	beq.n	8006ab4 <HAL_UART_Transmit+0x24>
 8006aae:	88fb      	ldrh	r3, [r7, #6]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d101      	bne.n	8006ab8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e070      	b.n	8006b9a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	2200      	movs	r2, #0
 8006abc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2221      	movs	r2, #33	@ 0x21
 8006ac4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ac6:	f7fc f8fd 	bl	8002cc4 <HAL_GetTick>
 8006aca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	88fa      	ldrh	r2, [r7, #6]
 8006ad0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	88fa      	ldrh	r2, [r7, #6]
 8006ad8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ae4:	d108      	bne.n	8006af8 <HAL_UART_Transmit+0x68>
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d104      	bne.n	8006af8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006aee:	2300      	movs	r3, #0
 8006af0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	61bb      	str	r3, [r7, #24]
 8006af6:	e003      	b.n	8006b00 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006afc:	2300      	movs	r3, #0
 8006afe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006b00:	e02f      	b.n	8006b62 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	9300      	str	r3, [sp, #0]
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	2180      	movs	r1, #128	@ 0x80
 8006b0c:	68f8      	ldr	r0, [r7, #12]
 8006b0e:	f000 fba6 	bl	800725e <UART_WaitOnFlagUntilTimeout>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d004      	beq.n	8006b22 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2220      	movs	r2, #32
 8006b1c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006b1e:	2303      	movs	r3, #3
 8006b20:	e03b      	b.n	8006b9a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006b22:	69fb      	ldr	r3, [r7, #28]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d10b      	bne.n	8006b40 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	881b      	ldrh	r3, [r3, #0]
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b36:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006b38:	69bb      	ldr	r3, [r7, #24]
 8006b3a:	3302      	adds	r3, #2
 8006b3c:	61bb      	str	r3, [r7, #24]
 8006b3e:	e007      	b.n	8006b50 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	781a      	ldrb	r2, [r3, #0]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006b4a:	69fb      	ldr	r3, [r7, #28]
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	3b01      	subs	r3, #1
 8006b5a:	b29a      	uxth	r2, r3
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d1c9      	bne.n	8006b02 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	2200      	movs	r2, #0
 8006b76:	2140      	movs	r1, #64	@ 0x40
 8006b78:	68f8      	ldr	r0, [r7, #12]
 8006b7a:	f000 fb70 	bl	800725e <UART_WaitOnFlagUntilTimeout>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d004      	beq.n	8006b8e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2220      	movs	r2, #32
 8006b88:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	e005      	b.n	8006b9a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2220      	movs	r2, #32
 8006b92:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006b94:	2300      	movs	r3, #0
 8006b96:	e000      	b.n	8006b9a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006b98:	2302      	movs	r3, #2
  }
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3720      	adds	r7, #32
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
	...

08006ba4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b088      	sub	sp, #32
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006bac:	2300      	movs	r3, #0
 8006bae:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	689a      	ldr	r2, [r3, #8]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	431a      	orrs	r2, r3
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	695b      	ldr	r3, [r3, #20]
 8006bbe:	431a      	orrs	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	69db      	ldr	r3, [r3, #28]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	4ba6      	ldr	r3, [pc, #664]	@ (8006e68 <UART_SetConfig+0x2c4>)
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	6812      	ldr	r2, [r2, #0]
 8006bd6:	6979      	ldr	r1, [r7, #20]
 8006bd8:	430b      	orrs	r3, r1
 8006bda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	68da      	ldr	r2, [r3, #12]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	430a      	orrs	r2, r1
 8006bf0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6a1b      	ldr	r3, [r3, #32]
 8006bfc:	697a      	ldr	r2, [r7, #20]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	697a      	ldr	r2, [r7, #20]
 8006c12:	430a      	orrs	r2, r1
 8006c14:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a94      	ldr	r2, [pc, #592]	@ (8006e6c <UART_SetConfig+0x2c8>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d120      	bne.n	8006c62 <UART_SetConfig+0xbe>
 8006c20:	4b93      	ldr	r3, [pc, #588]	@ (8006e70 <UART_SetConfig+0x2cc>)
 8006c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c26:	f003 0303 	and.w	r3, r3, #3
 8006c2a:	2b03      	cmp	r3, #3
 8006c2c:	d816      	bhi.n	8006c5c <UART_SetConfig+0xb8>
 8006c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8006c34 <UART_SetConfig+0x90>)
 8006c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c34:	08006c45 	.word	0x08006c45
 8006c38:	08006c51 	.word	0x08006c51
 8006c3c:	08006c4b 	.word	0x08006c4b
 8006c40:	08006c57 	.word	0x08006c57
 8006c44:	2301      	movs	r3, #1
 8006c46:	77fb      	strb	r3, [r7, #31]
 8006c48:	e150      	b.n	8006eec <UART_SetConfig+0x348>
 8006c4a:	2302      	movs	r3, #2
 8006c4c:	77fb      	strb	r3, [r7, #31]
 8006c4e:	e14d      	b.n	8006eec <UART_SetConfig+0x348>
 8006c50:	2304      	movs	r3, #4
 8006c52:	77fb      	strb	r3, [r7, #31]
 8006c54:	e14a      	b.n	8006eec <UART_SetConfig+0x348>
 8006c56:	2308      	movs	r3, #8
 8006c58:	77fb      	strb	r3, [r7, #31]
 8006c5a:	e147      	b.n	8006eec <UART_SetConfig+0x348>
 8006c5c:	2310      	movs	r3, #16
 8006c5e:	77fb      	strb	r3, [r7, #31]
 8006c60:	e144      	b.n	8006eec <UART_SetConfig+0x348>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a83      	ldr	r2, [pc, #524]	@ (8006e74 <UART_SetConfig+0x2d0>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d132      	bne.n	8006cd2 <UART_SetConfig+0x12e>
 8006c6c:	4b80      	ldr	r3, [pc, #512]	@ (8006e70 <UART_SetConfig+0x2cc>)
 8006c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c72:	f003 030c 	and.w	r3, r3, #12
 8006c76:	2b0c      	cmp	r3, #12
 8006c78:	d828      	bhi.n	8006ccc <UART_SetConfig+0x128>
 8006c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8006c80 <UART_SetConfig+0xdc>)
 8006c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c80:	08006cb5 	.word	0x08006cb5
 8006c84:	08006ccd 	.word	0x08006ccd
 8006c88:	08006ccd 	.word	0x08006ccd
 8006c8c:	08006ccd 	.word	0x08006ccd
 8006c90:	08006cc1 	.word	0x08006cc1
 8006c94:	08006ccd 	.word	0x08006ccd
 8006c98:	08006ccd 	.word	0x08006ccd
 8006c9c:	08006ccd 	.word	0x08006ccd
 8006ca0:	08006cbb 	.word	0x08006cbb
 8006ca4:	08006ccd 	.word	0x08006ccd
 8006ca8:	08006ccd 	.word	0x08006ccd
 8006cac:	08006ccd 	.word	0x08006ccd
 8006cb0:	08006cc7 	.word	0x08006cc7
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	77fb      	strb	r3, [r7, #31]
 8006cb8:	e118      	b.n	8006eec <UART_SetConfig+0x348>
 8006cba:	2302      	movs	r3, #2
 8006cbc:	77fb      	strb	r3, [r7, #31]
 8006cbe:	e115      	b.n	8006eec <UART_SetConfig+0x348>
 8006cc0:	2304      	movs	r3, #4
 8006cc2:	77fb      	strb	r3, [r7, #31]
 8006cc4:	e112      	b.n	8006eec <UART_SetConfig+0x348>
 8006cc6:	2308      	movs	r3, #8
 8006cc8:	77fb      	strb	r3, [r7, #31]
 8006cca:	e10f      	b.n	8006eec <UART_SetConfig+0x348>
 8006ccc:	2310      	movs	r3, #16
 8006cce:	77fb      	strb	r3, [r7, #31]
 8006cd0:	e10c      	b.n	8006eec <UART_SetConfig+0x348>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a68      	ldr	r2, [pc, #416]	@ (8006e78 <UART_SetConfig+0x2d4>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d120      	bne.n	8006d1e <UART_SetConfig+0x17a>
 8006cdc:	4b64      	ldr	r3, [pc, #400]	@ (8006e70 <UART_SetConfig+0x2cc>)
 8006cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ce2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006ce6:	2b30      	cmp	r3, #48	@ 0x30
 8006ce8:	d013      	beq.n	8006d12 <UART_SetConfig+0x16e>
 8006cea:	2b30      	cmp	r3, #48	@ 0x30
 8006cec:	d814      	bhi.n	8006d18 <UART_SetConfig+0x174>
 8006cee:	2b20      	cmp	r3, #32
 8006cf0:	d009      	beq.n	8006d06 <UART_SetConfig+0x162>
 8006cf2:	2b20      	cmp	r3, #32
 8006cf4:	d810      	bhi.n	8006d18 <UART_SetConfig+0x174>
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d002      	beq.n	8006d00 <UART_SetConfig+0x15c>
 8006cfa:	2b10      	cmp	r3, #16
 8006cfc:	d006      	beq.n	8006d0c <UART_SetConfig+0x168>
 8006cfe:	e00b      	b.n	8006d18 <UART_SetConfig+0x174>
 8006d00:	2300      	movs	r3, #0
 8006d02:	77fb      	strb	r3, [r7, #31]
 8006d04:	e0f2      	b.n	8006eec <UART_SetConfig+0x348>
 8006d06:	2302      	movs	r3, #2
 8006d08:	77fb      	strb	r3, [r7, #31]
 8006d0a:	e0ef      	b.n	8006eec <UART_SetConfig+0x348>
 8006d0c:	2304      	movs	r3, #4
 8006d0e:	77fb      	strb	r3, [r7, #31]
 8006d10:	e0ec      	b.n	8006eec <UART_SetConfig+0x348>
 8006d12:	2308      	movs	r3, #8
 8006d14:	77fb      	strb	r3, [r7, #31]
 8006d16:	e0e9      	b.n	8006eec <UART_SetConfig+0x348>
 8006d18:	2310      	movs	r3, #16
 8006d1a:	77fb      	strb	r3, [r7, #31]
 8006d1c:	e0e6      	b.n	8006eec <UART_SetConfig+0x348>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a56      	ldr	r2, [pc, #344]	@ (8006e7c <UART_SetConfig+0x2d8>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d120      	bne.n	8006d6a <UART_SetConfig+0x1c6>
 8006d28:	4b51      	ldr	r3, [pc, #324]	@ (8006e70 <UART_SetConfig+0x2cc>)
 8006d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d2e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006d32:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d34:	d013      	beq.n	8006d5e <UART_SetConfig+0x1ba>
 8006d36:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d38:	d814      	bhi.n	8006d64 <UART_SetConfig+0x1c0>
 8006d3a:	2b80      	cmp	r3, #128	@ 0x80
 8006d3c:	d009      	beq.n	8006d52 <UART_SetConfig+0x1ae>
 8006d3e:	2b80      	cmp	r3, #128	@ 0x80
 8006d40:	d810      	bhi.n	8006d64 <UART_SetConfig+0x1c0>
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d002      	beq.n	8006d4c <UART_SetConfig+0x1a8>
 8006d46:	2b40      	cmp	r3, #64	@ 0x40
 8006d48:	d006      	beq.n	8006d58 <UART_SetConfig+0x1b4>
 8006d4a:	e00b      	b.n	8006d64 <UART_SetConfig+0x1c0>
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	77fb      	strb	r3, [r7, #31]
 8006d50:	e0cc      	b.n	8006eec <UART_SetConfig+0x348>
 8006d52:	2302      	movs	r3, #2
 8006d54:	77fb      	strb	r3, [r7, #31]
 8006d56:	e0c9      	b.n	8006eec <UART_SetConfig+0x348>
 8006d58:	2304      	movs	r3, #4
 8006d5a:	77fb      	strb	r3, [r7, #31]
 8006d5c:	e0c6      	b.n	8006eec <UART_SetConfig+0x348>
 8006d5e:	2308      	movs	r3, #8
 8006d60:	77fb      	strb	r3, [r7, #31]
 8006d62:	e0c3      	b.n	8006eec <UART_SetConfig+0x348>
 8006d64:	2310      	movs	r3, #16
 8006d66:	77fb      	strb	r3, [r7, #31]
 8006d68:	e0c0      	b.n	8006eec <UART_SetConfig+0x348>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a44      	ldr	r2, [pc, #272]	@ (8006e80 <UART_SetConfig+0x2dc>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d125      	bne.n	8006dc0 <UART_SetConfig+0x21c>
 8006d74:	4b3e      	ldr	r3, [pc, #248]	@ (8006e70 <UART_SetConfig+0x2cc>)
 8006d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d82:	d017      	beq.n	8006db4 <UART_SetConfig+0x210>
 8006d84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d88:	d817      	bhi.n	8006dba <UART_SetConfig+0x216>
 8006d8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d8e:	d00b      	beq.n	8006da8 <UART_SetConfig+0x204>
 8006d90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d94:	d811      	bhi.n	8006dba <UART_SetConfig+0x216>
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d003      	beq.n	8006da2 <UART_SetConfig+0x1fe>
 8006d9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d9e:	d006      	beq.n	8006dae <UART_SetConfig+0x20a>
 8006da0:	e00b      	b.n	8006dba <UART_SetConfig+0x216>
 8006da2:	2300      	movs	r3, #0
 8006da4:	77fb      	strb	r3, [r7, #31]
 8006da6:	e0a1      	b.n	8006eec <UART_SetConfig+0x348>
 8006da8:	2302      	movs	r3, #2
 8006daa:	77fb      	strb	r3, [r7, #31]
 8006dac:	e09e      	b.n	8006eec <UART_SetConfig+0x348>
 8006dae:	2304      	movs	r3, #4
 8006db0:	77fb      	strb	r3, [r7, #31]
 8006db2:	e09b      	b.n	8006eec <UART_SetConfig+0x348>
 8006db4:	2308      	movs	r3, #8
 8006db6:	77fb      	strb	r3, [r7, #31]
 8006db8:	e098      	b.n	8006eec <UART_SetConfig+0x348>
 8006dba:	2310      	movs	r3, #16
 8006dbc:	77fb      	strb	r3, [r7, #31]
 8006dbe:	e095      	b.n	8006eec <UART_SetConfig+0x348>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a2f      	ldr	r2, [pc, #188]	@ (8006e84 <UART_SetConfig+0x2e0>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d125      	bne.n	8006e16 <UART_SetConfig+0x272>
 8006dca:	4b29      	ldr	r3, [pc, #164]	@ (8006e70 <UART_SetConfig+0x2cc>)
 8006dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dd0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006dd4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006dd8:	d017      	beq.n	8006e0a <UART_SetConfig+0x266>
 8006dda:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006dde:	d817      	bhi.n	8006e10 <UART_SetConfig+0x26c>
 8006de0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006de4:	d00b      	beq.n	8006dfe <UART_SetConfig+0x25a>
 8006de6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dea:	d811      	bhi.n	8006e10 <UART_SetConfig+0x26c>
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d003      	beq.n	8006df8 <UART_SetConfig+0x254>
 8006df0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006df4:	d006      	beq.n	8006e04 <UART_SetConfig+0x260>
 8006df6:	e00b      	b.n	8006e10 <UART_SetConfig+0x26c>
 8006df8:	2301      	movs	r3, #1
 8006dfa:	77fb      	strb	r3, [r7, #31]
 8006dfc:	e076      	b.n	8006eec <UART_SetConfig+0x348>
 8006dfe:	2302      	movs	r3, #2
 8006e00:	77fb      	strb	r3, [r7, #31]
 8006e02:	e073      	b.n	8006eec <UART_SetConfig+0x348>
 8006e04:	2304      	movs	r3, #4
 8006e06:	77fb      	strb	r3, [r7, #31]
 8006e08:	e070      	b.n	8006eec <UART_SetConfig+0x348>
 8006e0a:	2308      	movs	r3, #8
 8006e0c:	77fb      	strb	r3, [r7, #31]
 8006e0e:	e06d      	b.n	8006eec <UART_SetConfig+0x348>
 8006e10:	2310      	movs	r3, #16
 8006e12:	77fb      	strb	r3, [r7, #31]
 8006e14:	e06a      	b.n	8006eec <UART_SetConfig+0x348>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8006e88 <UART_SetConfig+0x2e4>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d138      	bne.n	8006e92 <UART_SetConfig+0x2ee>
 8006e20:	4b13      	ldr	r3, [pc, #76]	@ (8006e70 <UART_SetConfig+0x2cc>)
 8006e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e26:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006e2a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006e2e:	d017      	beq.n	8006e60 <UART_SetConfig+0x2bc>
 8006e30:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006e34:	d82a      	bhi.n	8006e8c <UART_SetConfig+0x2e8>
 8006e36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e3a:	d00b      	beq.n	8006e54 <UART_SetConfig+0x2b0>
 8006e3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e40:	d824      	bhi.n	8006e8c <UART_SetConfig+0x2e8>
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d003      	beq.n	8006e4e <UART_SetConfig+0x2aa>
 8006e46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e4a:	d006      	beq.n	8006e5a <UART_SetConfig+0x2b6>
 8006e4c:	e01e      	b.n	8006e8c <UART_SetConfig+0x2e8>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	77fb      	strb	r3, [r7, #31]
 8006e52:	e04b      	b.n	8006eec <UART_SetConfig+0x348>
 8006e54:	2302      	movs	r3, #2
 8006e56:	77fb      	strb	r3, [r7, #31]
 8006e58:	e048      	b.n	8006eec <UART_SetConfig+0x348>
 8006e5a:	2304      	movs	r3, #4
 8006e5c:	77fb      	strb	r3, [r7, #31]
 8006e5e:	e045      	b.n	8006eec <UART_SetConfig+0x348>
 8006e60:	2308      	movs	r3, #8
 8006e62:	77fb      	strb	r3, [r7, #31]
 8006e64:	e042      	b.n	8006eec <UART_SetConfig+0x348>
 8006e66:	bf00      	nop
 8006e68:	efff69f3 	.word	0xefff69f3
 8006e6c:	40011000 	.word	0x40011000
 8006e70:	40023800 	.word	0x40023800
 8006e74:	40004400 	.word	0x40004400
 8006e78:	40004800 	.word	0x40004800
 8006e7c:	40004c00 	.word	0x40004c00
 8006e80:	40005000 	.word	0x40005000
 8006e84:	40011400 	.word	0x40011400
 8006e88:	40007800 	.word	0x40007800
 8006e8c:	2310      	movs	r3, #16
 8006e8e:	77fb      	strb	r3, [r7, #31]
 8006e90:	e02c      	b.n	8006eec <UART_SetConfig+0x348>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a72      	ldr	r2, [pc, #456]	@ (8007060 <UART_SetConfig+0x4bc>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d125      	bne.n	8006ee8 <UART_SetConfig+0x344>
 8006e9c:	4b71      	ldr	r3, [pc, #452]	@ (8007064 <UART_SetConfig+0x4c0>)
 8006e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ea2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006ea6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006eaa:	d017      	beq.n	8006edc <UART_SetConfig+0x338>
 8006eac:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006eb0:	d817      	bhi.n	8006ee2 <UART_SetConfig+0x33e>
 8006eb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006eb6:	d00b      	beq.n	8006ed0 <UART_SetConfig+0x32c>
 8006eb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ebc:	d811      	bhi.n	8006ee2 <UART_SetConfig+0x33e>
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d003      	beq.n	8006eca <UART_SetConfig+0x326>
 8006ec2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ec6:	d006      	beq.n	8006ed6 <UART_SetConfig+0x332>
 8006ec8:	e00b      	b.n	8006ee2 <UART_SetConfig+0x33e>
 8006eca:	2300      	movs	r3, #0
 8006ecc:	77fb      	strb	r3, [r7, #31]
 8006ece:	e00d      	b.n	8006eec <UART_SetConfig+0x348>
 8006ed0:	2302      	movs	r3, #2
 8006ed2:	77fb      	strb	r3, [r7, #31]
 8006ed4:	e00a      	b.n	8006eec <UART_SetConfig+0x348>
 8006ed6:	2304      	movs	r3, #4
 8006ed8:	77fb      	strb	r3, [r7, #31]
 8006eda:	e007      	b.n	8006eec <UART_SetConfig+0x348>
 8006edc:	2308      	movs	r3, #8
 8006ede:	77fb      	strb	r3, [r7, #31]
 8006ee0:	e004      	b.n	8006eec <UART_SetConfig+0x348>
 8006ee2:	2310      	movs	r3, #16
 8006ee4:	77fb      	strb	r3, [r7, #31]
 8006ee6:	e001      	b.n	8006eec <UART_SetConfig+0x348>
 8006ee8:	2310      	movs	r3, #16
 8006eea:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	69db      	ldr	r3, [r3, #28]
 8006ef0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ef4:	d15b      	bne.n	8006fae <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006ef6:	7ffb      	ldrb	r3, [r7, #31]
 8006ef8:	2b08      	cmp	r3, #8
 8006efa:	d828      	bhi.n	8006f4e <UART_SetConfig+0x3aa>
 8006efc:	a201      	add	r2, pc, #4	@ (adr r2, 8006f04 <UART_SetConfig+0x360>)
 8006efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f02:	bf00      	nop
 8006f04:	08006f29 	.word	0x08006f29
 8006f08:	08006f31 	.word	0x08006f31
 8006f0c:	08006f39 	.word	0x08006f39
 8006f10:	08006f4f 	.word	0x08006f4f
 8006f14:	08006f3f 	.word	0x08006f3f
 8006f18:	08006f4f 	.word	0x08006f4f
 8006f1c:	08006f4f 	.word	0x08006f4f
 8006f20:	08006f4f 	.word	0x08006f4f
 8006f24:	08006f47 	.word	0x08006f47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f28:	f7fe fe56 	bl	8005bd8 <HAL_RCC_GetPCLK1Freq>
 8006f2c:	61b8      	str	r0, [r7, #24]
        break;
 8006f2e:	e013      	b.n	8006f58 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f30:	f7fe fe66 	bl	8005c00 <HAL_RCC_GetPCLK2Freq>
 8006f34:	61b8      	str	r0, [r7, #24]
        break;
 8006f36:	e00f      	b.n	8006f58 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f38:	4b4b      	ldr	r3, [pc, #300]	@ (8007068 <UART_SetConfig+0x4c4>)
 8006f3a:	61bb      	str	r3, [r7, #24]
        break;
 8006f3c:	e00c      	b.n	8006f58 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f3e:	f7fe fd79 	bl	8005a34 <HAL_RCC_GetSysClockFreq>
 8006f42:	61b8      	str	r0, [r7, #24]
        break;
 8006f44:	e008      	b.n	8006f58 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f4a:	61bb      	str	r3, [r7, #24]
        break;
 8006f4c:	e004      	b.n	8006f58 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006f52:	2301      	movs	r3, #1
 8006f54:	77bb      	strb	r3, [r7, #30]
        break;
 8006f56:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f58:	69bb      	ldr	r3, [r7, #24]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d074      	beq.n	8007048 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	005a      	lsls	r2, r3, #1
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	085b      	lsrs	r3, r3, #1
 8006f68:	441a      	add	r2, r3
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f72:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	2b0f      	cmp	r3, #15
 8006f78:	d916      	bls.n	8006fa8 <UART_SetConfig+0x404>
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f80:	d212      	bcs.n	8006fa8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	f023 030f 	bic.w	r3, r3, #15
 8006f8a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	085b      	lsrs	r3, r3, #1
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	f003 0307 	and.w	r3, r3, #7
 8006f96:	b29a      	uxth	r2, r3
 8006f98:	89fb      	ldrh	r3, [r7, #14]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	89fa      	ldrh	r2, [r7, #14]
 8006fa4:	60da      	str	r2, [r3, #12]
 8006fa6:	e04f      	b.n	8007048 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	77bb      	strb	r3, [r7, #30]
 8006fac:	e04c      	b.n	8007048 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006fae:	7ffb      	ldrb	r3, [r7, #31]
 8006fb0:	2b08      	cmp	r3, #8
 8006fb2:	d828      	bhi.n	8007006 <UART_SetConfig+0x462>
 8006fb4:	a201      	add	r2, pc, #4	@ (adr r2, 8006fbc <UART_SetConfig+0x418>)
 8006fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fba:	bf00      	nop
 8006fbc:	08006fe1 	.word	0x08006fe1
 8006fc0:	08006fe9 	.word	0x08006fe9
 8006fc4:	08006ff1 	.word	0x08006ff1
 8006fc8:	08007007 	.word	0x08007007
 8006fcc:	08006ff7 	.word	0x08006ff7
 8006fd0:	08007007 	.word	0x08007007
 8006fd4:	08007007 	.word	0x08007007
 8006fd8:	08007007 	.word	0x08007007
 8006fdc:	08006fff 	.word	0x08006fff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fe0:	f7fe fdfa 	bl	8005bd8 <HAL_RCC_GetPCLK1Freq>
 8006fe4:	61b8      	str	r0, [r7, #24]
        break;
 8006fe6:	e013      	b.n	8007010 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fe8:	f7fe fe0a 	bl	8005c00 <HAL_RCC_GetPCLK2Freq>
 8006fec:	61b8      	str	r0, [r7, #24]
        break;
 8006fee:	e00f      	b.n	8007010 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ff0:	4b1d      	ldr	r3, [pc, #116]	@ (8007068 <UART_SetConfig+0x4c4>)
 8006ff2:	61bb      	str	r3, [r7, #24]
        break;
 8006ff4:	e00c      	b.n	8007010 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ff6:	f7fe fd1d 	bl	8005a34 <HAL_RCC_GetSysClockFreq>
 8006ffa:	61b8      	str	r0, [r7, #24]
        break;
 8006ffc:	e008      	b.n	8007010 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ffe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007002:	61bb      	str	r3, [r7, #24]
        break;
 8007004:	e004      	b.n	8007010 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007006:	2300      	movs	r3, #0
 8007008:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	77bb      	strb	r3, [r7, #30]
        break;
 800700e:	bf00      	nop
    }

    if (pclk != 0U)
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d018      	beq.n	8007048 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	085a      	lsrs	r2, r3, #1
 800701c:	69bb      	ldr	r3, [r7, #24]
 800701e:	441a      	add	r2, r3
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	fbb2 f3f3 	udiv	r3, r2, r3
 8007028:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	2b0f      	cmp	r3, #15
 800702e:	d909      	bls.n	8007044 <UART_SetConfig+0x4a0>
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007036:	d205      	bcs.n	8007044 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007038:	693b      	ldr	r3, [r7, #16]
 800703a:	b29a      	uxth	r2, r3
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	60da      	str	r2, [r3, #12]
 8007042:	e001      	b.n	8007048 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007044:	2301      	movs	r3, #1
 8007046:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2200      	movs	r2, #0
 800704c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007054:	7fbb      	ldrb	r3, [r7, #30]
}
 8007056:	4618      	mov	r0, r3
 8007058:	3720      	adds	r7, #32
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
 800705e:	bf00      	nop
 8007060:	40007c00 	.word	0x40007c00
 8007064:	40023800 	.word	0x40023800
 8007068:	00f42400 	.word	0x00f42400

0800706c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007078:	f003 0308 	and.w	r3, r3, #8
 800707c:	2b00      	cmp	r3, #0
 800707e:	d00a      	beq.n	8007096 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	430a      	orrs	r2, r1
 8007094:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800709a:	f003 0301 	and.w	r3, r3, #1
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d00a      	beq.n	80070b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	430a      	orrs	r2, r1
 80070b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070bc:	f003 0302 	and.w	r3, r3, #2
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d00a      	beq.n	80070da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	430a      	orrs	r2, r1
 80070d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070de:	f003 0304 	and.w	r3, r3, #4
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d00a      	beq.n	80070fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	430a      	orrs	r2, r1
 80070fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007100:	f003 0310 	and.w	r3, r3, #16
 8007104:	2b00      	cmp	r3, #0
 8007106:	d00a      	beq.n	800711e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	430a      	orrs	r2, r1
 800711c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007122:	f003 0320 	and.w	r3, r3, #32
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00a      	beq.n	8007140 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	430a      	orrs	r2, r1
 800713e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007148:	2b00      	cmp	r3, #0
 800714a:	d01a      	beq.n	8007182 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	430a      	orrs	r2, r1
 8007160:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007166:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800716a:	d10a      	bne.n	8007182 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	430a      	orrs	r2, r1
 8007180:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00a      	beq.n	80071a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	430a      	orrs	r2, r1
 80071a2:	605a      	str	r2, [r3, #4]
  }
}
 80071a4:	bf00      	nop
 80071a6:	370c      	adds	r7, #12
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b08c      	sub	sp, #48	@ 0x30
 80071b4:	af02      	add	r7, sp, #8
 80071b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80071c0:	f7fb fd80 	bl	8002cc4 <HAL_GetTick>
 80071c4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 0308 	and.w	r3, r3, #8
 80071d0:	2b08      	cmp	r3, #8
 80071d2:	d12e      	bne.n	8007232 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80071d8:	9300      	str	r3, [sp, #0]
 80071da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071dc:	2200      	movs	r2, #0
 80071de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 f83b 	bl	800725e <UART_WaitOnFlagUntilTimeout>
 80071e8:	4603      	mov	r3, r0
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d021      	beq.n	8007232 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	e853 3f00 	ldrex	r3, [r3]
 80071fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007202:	623b      	str	r3, [r7, #32]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	461a      	mov	r2, r3
 800720a:	6a3b      	ldr	r3, [r7, #32]
 800720c:	61fb      	str	r3, [r7, #28]
 800720e:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007210:	69b9      	ldr	r1, [r7, #24]
 8007212:	69fa      	ldr	r2, [r7, #28]
 8007214:	e841 2300 	strex	r3, r2, [r1]
 8007218:	617b      	str	r3, [r7, #20]
   return(result);
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1e6      	bne.n	80071ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2220      	movs	r2, #32
 8007224:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800722e:	2303      	movs	r3, #3
 8007230:	e011      	b.n	8007256 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2220      	movs	r2, #32
 8007236:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2220      	movs	r2, #32
 800723c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2200      	movs	r2, #0
 800724a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007254:	2300      	movs	r3, #0
}
 8007256:	4618      	mov	r0, r3
 8007258:	3728      	adds	r7, #40	@ 0x28
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}

0800725e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800725e:	b580      	push	{r7, lr}
 8007260:	b084      	sub	sp, #16
 8007262:	af00      	add	r7, sp, #0
 8007264:	60f8      	str	r0, [r7, #12]
 8007266:	60b9      	str	r1, [r7, #8]
 8007268:	603b      	str	r3, [r7, #0]
 800726a:	4613      	mov	r3, r2
 800726c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800726e:	e04f      	b.n	8007310 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007276:	d04b      	beq.n	8007310 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007278:	f7fb fd24 	bl	8002cc4 <HAL_GetTick>
 800727c:	4602      	mov	r2, r0
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	1ad3      	subs	r3, r2, r3
 8007282:	69ba      	ldr	r2, [r7, #24]
 8007284:	429a      	cmp	r2, r3
 8007286:	d302      	bcc.n	800728e <UART_WaitOnFlagUntilTimeout+0x30>
 8007288:	69bb      	ldr	r3, [r7, #24]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d101      	bne.n	8007292 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800728e:	2303      	movs	r3, #3
 8007290:	e04e      	b.n	8007330 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f003 0304 	and.w	r3, r3, #4
 800729c:	2b00      	cmp	r3, #0
 800729e:	d037      	beq.n	8007310 <UART_WaitOnFlagUntilTimeout+0xb2>
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	2b80      	cmp	r3, #128	@ 0x80
 80072a4:	d034      	beq.n	8007310 <UART_WaitOnFlagUntilTimeout+0xb2>
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	2b40      	cmp	r3, #64	@ 0x40
 80072aa:	d031      	beq.n	8007310 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	69db      	ldr	r3, [r3, #28]
 80072b2:	f003 0308 	and.w	r3, r3, #8
 80072b6:	2b08      	cmp	r3, #8
 80072b8:	d110      	bne.n	80072dc <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2208      	movs	r2, #8
 80072c0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072c2:	68f8      	ldr	r0, [r7, #12]
 80072c4:	f000 f838 	bl	8007338 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2208      	movs	r2, #8
 80072cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	e029      	b.n	8007330 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	69db      	ldr	r3, [r3, #28]
 80072e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072ea:	d111      	bne.n	8007310 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80072f4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072f6:	68f8      	ldr	r0, [r7, #12]
 80072f8:	f000 f81e 	bl	8007338 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2220      	movs	r2, #32
 8007300:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2200      	movs	r2, #0
 8007308:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800730c:	2303      	movs	r3, #3
 800730e:	e00f      	b.n	8007330 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	69da      	ldr	r2, [r3, #28]
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	4013      	ands	r3, r2
 800731a:	68ba      	ldr	r2, [r7, #8]
 800731c:	429a      	cmp	r2, r3
 800731e:	bf0c      	ite	eq
 8007320:	2301      	moveq	r3, #1
 8007322:	2300      	movne	r3, #0
 8007324:	b2db      	uxtb	r3, r3
 8007326:	461a      	mov	r2, r3
 8007328:	79fb      	ldrb	r3, [r7, #7]
 800732a:	429a      	cmp	r2, r3
 800732c:	d0a0      	beq.n	8007270 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800732e:	2300      	movs	r3, #0
}
 8007330:	4618      	mov	r0, r3
 8007332:	3710      	adds	r7, #16
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007338:	b480      	push	{r7}
 800733a:	b095      	sub	sp, #84	@ 0x54
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007348:	e853 3f00 	ldrex	r3, [r3]
 800734c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800734e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007350:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007354:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	461a      	mov	r2, r3
 800735c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800735e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007360:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007362:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007364:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007366:	e841 2300 	strex	r3, r2, [r1]
 800736a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800736c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800736e:	2b00      	cmp	r3, #0
 8007370:	d1e6      	bne.n	8007340 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	3308      	adds	r3, #8
 8007378:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800737a:	6a3b      	ldr	r3, [r7, #32]
 800737c:	e853 3f00 	ldrex	r3, [r3]
 8007380:	61fb      	str	r3, [r7, #28]
   return(result);
 8007382:	69fb      	ldr	r3, [r7, #28]
 8007384:	f023 0301 	bic.w	r3, r3, #1
 8007388:	64bb      	str	r3, [r7, #72]	@ 0x48
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	3308      	adds	r3, #8
 8007390:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007392:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007394:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007396:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007398:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800739a:	e841 2300 	strex	r3, r2, [r1]
 800739e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80073a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1e5      	bne.n	8007372 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d118      	bne.n	80073e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	e853 3f00 	ldrex	r3, [r3]
 80073ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	f023 0310 	bic.w	r3, r3, #16
 80073c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	461a      	mov	r2, r3
 80073ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073cc:	61bb      	str	r3, [r7, #24]
 80073ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d0:	6979      	ldr	r1, [r7, #20]
 80073d2:	69ba      	ldr	r2, [r7, #24]
 80073d4:	e841 2300 	strex	r3, r2, [r1]
 80073d8:	613b      	str	r3, [r7, #16]
   return(result);
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d1e6      	bne.n	80073ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2220      	movs	r2, #32
 80073e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2200      	movs	r2, #0
 80073ec:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2200      	movs	r2, #0
 80073f2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80073f4:	bf00      	nop
 80073f6:	3754      	adds	r7, #84	@ 0x54
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	f043 0201 	orr.w	r2, r3, #1
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007414:	2300      	movs	r3, #0
}
 8007416:	4618      	mov	r0, r3
 8007418:	370c      	adds	r7, #12
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr

08007422 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007422:	b480      	push	{r7}
 8007424:	b083      	sub	sp, #12
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	689b      	ldr	r3, [r3, #8]
 800742e:	f023 0201 	bic.w	r2, r3, #1
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007436:	2300      	movs	r3, #0
}
 8007438:	4618      	mov	r0, r3
 800743a:	370c      	adds	r7, #12
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr

08007444 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007444:	b480      	push	{r7}
 8007446:	b085      	sub	sp, #20
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800744e:	2300      	movs	r3, #0
 8007450:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	3301      	adds	r3, #1
 8007456:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800745e:	d901      	bls.n	8007464 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007460:	2303      	movs	r3, #3
 8007462:	e01b      	b.n	800749c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	691b      	ldr	r3, [r3, #16]
 8007468:	2b00      	cmp	r3, #0
 800746a:	daf2      	bge.n	8007452 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800746c:	2300      	movs	r3, #0
 800746e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	019b      	lsls	r3, r3, #6
 8007474:	f043 0220 	orr.w	r2, r3, #32
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	3301      	adds	r3, #1
 8007480:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007488:	d901      	bls.n	800748e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800748a:	2303      	movs	r3, #3
 800748c:	e006      	b.n	800749c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	691b      	ldr	r3, [r3, #16]
 8007492:	f003 0320 	and.w	r3, r3, #32
 8007496:	2b20      	cmp	r3, #32
 8007498:	d0f0      	beq.n	800747c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800749a:	2300      	movs	r3, #0
}
 800749c:	4618      	mov	r0, r3
 800749e:	3714      	adds	r7, #20
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b085      	sub	sp, #20
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80074b0:	2300      	movs	r3, #0
 80074b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	3301      	adds	r3, #1
 80074b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074c0:	d901      	bls.n	80074c6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80074c2:	2303      	movs	r3, #3
 80074c4:	e018      	b.n	80074f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	daf2      	bge.n	80074b4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80074ce:	2300      	movs	r3, #0
 80074d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2210      	movs	r2, #16
 80074d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	3301      	adds	r3, #1
 80074dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074e4:	d901      	bls.n	80074ea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80074e6:	2303      	movs	r3, #3
 80074e8:	e006      	b.n	80074f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	691b      	ldr	r3, [r3, #16]
 80074ee:	f003 0310 	and.w	r3, r3, #16
 80074f2:	2b10      	cmp	r3, #16
 80074f4:	d0f0      	beq.n	80074d8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80074f6:	2300      	movs	r3, #0
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3714      	adds	r7, #20
 80074fc:	46bd      	mov	sp, r7
 80074fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007502:	4770      	bx	lr

08007504 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007504:	b480      	push	{r7}
 8007506:	b08b      	sub	sp, #44	@ 0x2c
 8007508:	af00      	add	r7, sp, #0
 800750a:	60f8      	str	r0, [r7, #12]
 800750c:	60b9      	str	r1, [r7, #8]
 800750e:	4613      	mov	r3, r2
 8007510:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800751a:	88fb      	ldrh	r3, [r7, #6]
 800751c:	089b      	lsrs	r3, r3, #2
 800751e:	b29b      	uxth	r3, r3
 8007520:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007522:	88fb      	ldrh	r3, [r7, #6]
 8007524:	f003 0303 	and.w	r3, r3, #3
 8007528:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800752a:	2300      	movs	r3, #0
 800752c:	623b      	str	r3, [r7, #32]
 800752e:	e014      	b.n	800755a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753a:	601a      	str	r2, [r3, #0]
    pDest++;
 800753c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753e:	3301      	adds	r3, #1
 8007540:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007544:	3301      	adds	r3, #1
 8007546:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754a:	3301      	adds	r3, #1
 800754c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800754e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007550:	3301      	adds	r3, #1
 8007552:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007554:	6a3b      	ldr	r3, [r7, #32]
 8007556:	3301      	adds	r3, #1
 8007558:	623b      	str	r3, [r7, #32]
 800755a:	6a3a      	ldr	r2, [r7, #32]
 800755c:	697b      	ldr	r3, [r7, #20]
 800755e:	429a      	cmp	r2, r3
 8007560:	d3e6      	bcc.n	8007530 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007562:	8bfb      	ldrh	r3, [r7, #30]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d01e      	beq.n	80075a6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007568:	2300      	movs	r3, #0
 800756a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800756c:	69bb      	ldr	r3, [r7, #24]
 800756e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007572:	461a      	mov	r2, r3
 8007574:	f107 0310 	add.w	r3, r7, #16
 8007578:	6812      	ldr	r2, [r2, #0]
 800757a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800757c:	693a      	ldr	r2, [r7, #16]
 800757e:	6a3b      	ldr	r3, [r7, #32]
 8007580:	b2db      	uxtb	r3, r3
 8007582:	00db      	lsls	r3, r3, #3
 8007584:	fa22 f303 	lsr.w	r3, r2, r3
 8007588:	b2da      	uxtb	r2, r3
 800758a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800758c:	701a      	strb	r2, [r3, #0]
      i++;
 800758e:	6a3b      	ldr	r3, [r7, #32]
 8007590:	3301      	adds	r3, #1
 8007592:	623b      	str	r3, [r7, #32]
      pDest++;
 8007594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007596:	3301      	adds	r3, #1
 8007598:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800759a:	8bfb      	ldrh	r3, [r7, #30]
 800759c:	3b01      	subs	r3, #1
 800759e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80075a0:	8bfb      	ldrh	r3, [r7, #30]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d1ea      	bne.n	800757c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80075a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	372c      	adds	r7, #44	@ 0x2c
 80075ac:	46bd      	mov	sp, r7
 80075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b2:	4770      	bx	lr

080075b4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b085      	sub	sp, #20
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	695b      	ldr	r3, [r3, #20]
 80075c0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	699b      	ldr	r3, [r3, #24]
 80075c6:	68fa      	ldr	r2, [r7, #12]
 80075c8:	4013      	ands	r3, r2
 80075ca:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80075cc:	68fb      	ldr	r3, [r7, #12]
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3714      	adds	r7, #20
 80075d2:	46bd      	mov	sp, r7
 80075d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d8:	4770      	bx	lr

080075da <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80075da:	b480      	push	{r7}
 80075dc:	b085      	sub	sp, #20
 80075de:	af00      	add	r7, sp, #0
 80075e0:	6078      	str	r0, [r7, #4]
 80075e2:	460b      	mov	r3, r1
 80075e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80075ea:	78fb      	ldrb	r3, [r7, #3]
 80075ec:	015a      	lsls	r2, r3, #5
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	4413      	add	r3, r2
 80075f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80075fa:	78fb      	ldrb	r3, [r7, #3]
 80075fc:	015a      	lsls	r2, r3, #5
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	4413      	add	r3, r2
 8007602:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007606:	68db      	ldr	r3, [r3, #12]
 8007608:	68ba      	ldr	r2, [r7, #8]
 800760a:	4013      	ands	r3, r2
 800760c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800760e:	68bb      	ldr	r3, [r7, #8]
}
 8007610:	4618      	mov	r0, r3
 8007612:	3714      	adds	r7, #20
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800761c:	b480      	push	{r7}
 800761e:	b083      	sub	sp, #12
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	695b      	ldr	r3, [r3, #20]
 8007628:	f003 0301 	and.w	r3, r3, #1
}
 800762c:	4618      	mov	r0, r3
 800762e:	370c      	adds	r7, #12
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr

08007638 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007638:	b480      	push	{r7}
 800763a:	b085      	sub	sp, #20
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
 8007640:	460b      	mov	r3, r1
 8007642:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	68fa      	ldr	r2, [r7, #12]
 8007652:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007656:	f023 0303 	bic.w	r3, r3, #3
 800765a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	78fb      	ldrb	r3, [r7, #3]
 8007666:	f003 0303 	and.w	r3, r3, #3
 800766a:	68f9      	ldr	r1, [r7, #12]
 800766c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007670:	4313      	orrs	r3, r2
 8007672:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007674:	78fb      	ldrb	r3, [r7, #3]
 8007676:	2b01      	cmp	r3, #1
 8007678:	d107      	bne.n	800768a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007680:	461a      	mov	r2, r3
 8007682:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007686:	6053      	str	r3, [r2, #4]
 8007688:	e00c      	b.n	80076a4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800768a:	78fb      	ldrb	r3, [r7, #3]
 800768c:	2b02      	cmp	r3, #2
 800768e:	d107      	bne.n	80076a0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007696:	461a      	mov	r2, r3
 8007698:	f241 7370 	movw	r3, #6000	@ 0x1770
 800769c:	6053      	str	r3, [r2, #4]
 800769e:	e001      	b.n	80076a4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	e000      	b.n	80076a6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80076a4:	2300      	movs	r3, #0
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3714      	adds	r7, #20
 80076aa:	46bd      	mov	sp, r7
 80076ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b0:	4770      	bx	lr

080076b2 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80076b2:	b480      	push	{r7}
 80076b4:	b085      	sub	sp, #20
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80076c4:	695b      	ldr	r3, [r3, #20]
 80076c6:	b29b      	uxth	r3, r3
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3714      	adds	r7, #20
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b089      	sub	sp, #36	@ 0x24
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	460b      	mov	r3, r1
 80076de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80076e4:	78fb      	ldrb	r3, [r7, #3]
 80076e6:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80076e8:	2300      	movs	r3, #0
 80076ea:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80076ec:	69bb      	ldr	r3, [r7, #24]
 80076ee:	015a      	lsls	r2, r3, #5
 80076f0:	69fb      	ldr	r3, [r7, #28]
 80076f2:	4413      	add	r3, r2
 80076f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	0c9b      	lsrs	r3, r3, #18
 80076fc:	f003 0303 	and.w	r3, r3, #3
 8007700:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007702:	69bb      	ldr	r3, [r7, #24]
 8007704:	015a      	lsls	r2, r3, #5
 8007706:	69fb      	ldr	r3, [r7, #28]
 8007708:	4413      	add	r3, r2
 800770a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	0fdb      	lsrs	r3, r3, #31
 8007712:	f003 0301 	and.w	r3, r3, #1
 8007716:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	015a      	lsls	r2, r3, #5
 800771c:	69fb      	ldr	r3, [r7, #28]
 800771e:	4413      	add	r3, r2
 8007720:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	0fdb      	lsrs	r3, r3, #31
 8007728:	f003 0301 	and.w	r3, r3, #1
 800772c:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	f003 0320 	and.w	r3, r3, #32
 8007736:	2b20      	cmp	r3, #32
 8007738:	d10d      	bne.n	8007756 <USB_HC_Halt+0x82>
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d10a      	bne.n	8007756 <USB_HC_Halt+0x82>
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d005      	beq.n	8007752 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	2b01      	cmp	r3, #1
 800774a:	d002      	beq.n	8007752 <USB_HC_Halt+0x7e>
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	2b03      	cmp	r3, #3
 8007750:	d101      	bne.n	8007756 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007752:	2300      	movs	r3, #0
 8007754:	e0d8      	b.n	8007908 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d002      	beq.n	8007762 <USB_HC_Halt+0x8e>
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	2b02      	cmp	r3, #2
 8007760:	d173      	bne.n	800784a <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007762:	69bb      	ldr	r3, [r7, #24]
 8007764:	015a      	lsls	r2, r3, #5
 8007766:	69fb      	ldr	r3, [r7, #28]
 8007768:	4413      	add	r3, r2
 800776a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	69ba      	ldr	r2, [r7, #24]
 8007772:	0151      	lsls	r1, r2, #5
 8007774:	69fa      	ldr	r2, [r7, #28]
 8007776:	440a      	add	r2, r1
 8007778:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800777c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007780:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	f003 0320 	and.w	r3, r3, #32
 800778a:	2b00      	cmp	r3, #0
 800778c:	d14a      	bne.n	8007824 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007792:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007796:	2b00      	cmp	r3, #0
 8007798:	d133      	bne.n	8007802 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800779a:	69bb      	ldr	r3, [r7, #24]
 800779c:	015a      	lsls	r2, r3, #5
 800779e:	69fb      	ldr	r3, [r7, #28]
 80077a0:	4413      	add	r3, r2
 80077a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	69ba      	ldr	r2, [r7, #24]
 80077aa:	0151      	lsls	r1, r2, #5
 80077ac:	69fa      	ldr	r2, [r7, #28]
 80077ae:	440a      	add	r2, r1
 80077b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80077b8:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80077ba:	69bb      	ldr	r3, [r7, #24]
 80077bc:	015a      	lsls	r2, r3, #5
 80077be:	69fb      	ldr	r3, [r7, #28]
 80077c0:	4413      	add	r3, r2
 80077c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	69ba      	ldr	r2, [r7, #24]
 80077ca:	0151      	lsls	r1, r2, #5
 80077cc:	69fa      	ldr	r2, [r7, #28]
 80077ce:	440a      	add	r2, r1
 80077d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80077d8:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	3301      	adds	r3, #1
 80077de:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80077e6:	d82e      	bhi.n	8007846 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80077e8:	69bb      	ldr	r3, [r7, #24]
 80077ea:	015a      	lsls	r2, r3, #5
 80077ec:	69fb      	ldr	r3, [r7, #28]
 80077ee:	4413      	add	r3, r2
 80077f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80077fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80077fe:	d0ec      	beq.n	80077da <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007800:	e081      	b.n	8007906 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007802:	69bb      	ldr	r3, [r7, #24]
 8007804:	015a      	lsls	r2, r3, #5
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	4413      	add	r3, r2
 800780a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	69ba      	ldr	r2, [r7, #24]
 8007812:	0151      	lsls	r1, r2, #5
 8007814:	69fa      	ldr	r2, [r7, #28]
 8007816:	440a      	add	r2, r1
 8007818:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800781c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007820:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007822:	e070      	b.n	8007906 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007824:	69bb      	ldr	r3, [r7, #24]
 8007826:	015a      	lsls	r2, r3, #5
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	4413      	add	r3, r2
 800782c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	69ba      	ldr	r2, [r7, #24]
 8007834:	0151      	lsls	r1, r2, #5
 8007836:	69fa      	ldr	r2, [r7, #28]
 8007838:	440a      	add	r2, r1
 800783a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800783e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007842:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007844:	e05f      	b.n	8007906 <USB_HC_Halt+0x232>
            break;
 8007846:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007848:	e05d      	b.n	8007906 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800784a:	69bb      	ldr	r3, [r7, #24]
 800784c:	015a      	lsls	r2, r3, #5
 800784e:	69fb      	ldr	r3, [r7, #28]
 8007850:	4413      	add	r3, r2
 8007852:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	69ba      	ldr	r2, [r7, #24]
 800785a:	0151      	lsls	r1, r2, #5
 800785c:	69fa      	ldr	r2, [r7, #28]
 800785e:	440a      	add	r2, r1
 8007860:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007864:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007868:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800786a:	69fb      	ldr	r3, [r7, #28]
 800786c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007876:	2b00      	cmp	r3, #0
 8007878:	d133      	bne.n	80078e2 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800787a:	69bb      	ldr	r3, [r7, #24]
 800787c:	015a      	lsls	r2, r3, #5
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	4413      	add	r3, r2
 8007882:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	69ba      	ldr	r2, [r7, #24]
 800788a:	0151      	lsls	r1, r2, #5
 800788c:	69fa      	ldr	r2, [r7, #28]
 800788e:	440a      	add	r2, r1
 8007890:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007894:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007898:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800789a:	69bb      	ldr	r3, [r7, #24]
 800789c:	015a      	lsls	r2, r3, #5
 800789e:	69fb      	ldr	r3, [r7, #28]
 80078a0:	4413      	add	r3, r2
 80078a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	69ba      	ldr	r2, [r7, #24]
 80078aa:	0151      	lsls	r1, r2, #5
 80078ac:	69fa      	ldr	r2, [r7, #28]
 80078ae:	440a      	add	r2, r1
 80078b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80078b8:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	3301      	adds	r3, #1
 80078be:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80078c6:	d81d      	bhi.n	8007904 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80078c8:	69bb      	ldr	r3, [r7, #24]
 80078ca:	015a      	lsls	r2, r3, #5
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	4413      	add	r3, r2
 80078d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80078da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80078de:	d0ec      	beq.n	80078ba <USB_HC_Halt+0x1e6>
 80078e0:	e011      	b.n	8007906 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	015a      	lsls	r2, r3, #5
 80078e6:	69fb      	ldr	r3, [r7, #28]
 80078e8:	4413      	add	r3, r2
 80078ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	69ba      	ldr	r2, [r7, #24]
 80078f2:	0151      	lsls	r1, r2, #5
 80078f4:	69fa      	ldr	r2, [r7, #28]
 80078f6:	440a      	add	r2, r1
 80078f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078fc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007900:	6013      	str	r3, [r2, #0]
 8007902:	e000      	b.n	8007906 <USB_HC_Halt+0x232>
          break;
 8007904:	bf00      	nop
    }
  }

  return HAL_OK;
 8007906:	2300      	movs	r3, #0
}
 8007908:	4618      	mov	r0, r3
 800790a:	3724      	adds	r7, #36	@ 0x24
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b088      	sub	sp, #32
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800791c:	2300      	movs	r3, #0
 800791e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007924:	2300      	movs	r3, #0
 8007926:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f7ff fd7a 	bl	8007422 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800792e:	2110      	movs	r1, #16
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f7ff fd87 	bl	8007444 <USB_FlushTxFifo>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d001      	beq.n	8007940 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f7ff fdb1 	bl	80074a8 <USB_FlushRxFifo>
 8007946:	4603      	mov	r3, r0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d001      	beq.n	8007950 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007950:	2300      	movs	r3, #0
 8007952:	61bb      	str	r3, [r7, #24]
 8007954:	e01f      	b.n	8007996 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	015a      	lsls	r2, r3, #5
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	4413      	add	r3, r2
 800795e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800796c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007974:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800797c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800797e:	69bb      	ldr	r3, [r7, #24]
 8007980:	015a      	lsls	r2, r3, #5
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	4413      	add	r3, r2
 8007986:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800798a:	461a      	mov	r2, r3
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007990:	69bb      	ldr	r3, [r7, #24]
 8007992:	3301      	adds	r3, #1
 8007994:	61bb      	str	r3, [r7, #24]
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	2b0f      	cmp	r3, #15
 800799a:	d9dc      	bls.n	8007956 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800799c:	2300      	movs	r3, #0
 800799e:	61bb      	str	r3, [r7, #24]
 80079a0:	e034      	b.n	8007a0c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80079a2:	69bb      	ldr	r3, [r7, #24]
 80079a4:	015a      	lsls	r2, r3, #5
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	4413      	add	r3, r2
 80079aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80079b8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80079ba:	693b      	ldr	r3, [r7, #16]
 80079bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80079c0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80079c8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80079ca:	69bb      	ldr	r3, [r7, #24]
 80079cc:	015a      	lsls	r2, r3, #5
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	4413      	add	r3, r2
 80079d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079d6:	461a      	mov	r2, r3
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	3301      	adds	r3, #1
 80079e0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80079e8:	d80c      	bhi.n	8007a04 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	015a      	lsls	r2, r3, #5
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	4413      	add	r3, r2
 80079f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a00:	d0ec      	beq.n	80079dc <USB_StopHost+0xc8>
 8007a02:	e000      	b.n	8007a06 <USB_StopHost+0xf2>
        break;
 8007a04:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007a06:	69bb      	ldr	r3, [r7, #24]
 8007a08:	3301      	adds	r3, #1
 8007a0a:	61bb      	str	r3, [r7, #24]
 8007a0c:	69bb      	ldr	r3, [r7, #24]
 8007a0e:	2b0f      	cmp	r3, #15
 8007a10:	d9c7      	bls.n	80079a2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a18:	461a      	mov	r2, r3
 8007a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8007a1e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f04f 32ff 	mov.w	r2, #4294967295
 8007a26:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f7ff fce9 	bl	8007400 <USB_EnableGlobalInt>

  return ret;
 8007a2e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3720      	adds	r7, #32
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b082      	sub	sp, #8
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007a46:	1c5a      	adds	r2, r3, #1
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 f804 	bl	8007a5c <USBH_HandleSof>
}
 8007a54:	bf00      	nop
 8007a56:	3708      	adds	r7, #8
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b082      	sub	sp, #8
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	781b      	ldrb	r3, [r3, #0]
 8007a68:	b2db      	uxtb	r3, r3
 8007a6a:	2b0b      	cmp	r3, #11
 8007a6c:	d10a      	bne.n	8007a84 <USBH_HandleSof+0x28>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d005      	beq.n	8007a84 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a7e:	699b      	ldr	r3, [r3, #24]
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	4798      	blx	r3
  }
}
 8007a84:	bf00      	nop
 8007a86:	3708      	adds	r7, #8
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}

08007a8c <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b082      	sub	sp, #8
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2201      	movs	r2, #1
 8007a98:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	2101      	movs	r1, #1
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f000 f85b 	bl	8007b5e <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8007aa8:	bf00      	nop
}
 8007aaa:	3708      	adds	r7, #8
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}

08007ab0 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b083      	sub	sp, #12
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8007ac8:	bf00      	nop
}
 8007aca:	370c      	adds	r7, #12
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b082      	sub	sp, #8
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2200      	movs	r2, #0
 8007af0:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007af4:	2300      	movs	r3, #0
 8007af6:	2200      	movs	r2, #0
 8007af8:	2101      	movs	r1, #1
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f000 f82f 	bl	8007b5e <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8007b00:	2300      	movs	r3, #0
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	3708      	adds	r7, #8
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}

08007b0a <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007b0a:	b580      	push	{r7, lr}
 8007b0c:	b082      	sub	sp, #8
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2201      	movs	r2, #1
 8007b16:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2200      	movs	r2, #0
 8007b26:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f014 f8e4 	bl	801bcf8 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	791b      	ldrb	r3, [r3, #4]
 8007b34:	4619      	mov	r1, r3
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f000 f847 	bl	8007bca <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	795b      	ldrb	r3, [r3, #5]
 8007b40:	4619      	mov	r1, r3
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f000 f841 	bl	8007bca <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007b48:	2300      	movs	r3, #0
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	2101      	movs	r1, #1
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f000 f805 	bl	8007b5e <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8007b54:	2300      	movs	r3, #0
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3708      	adds	r7, #8
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}

08007b5e <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8007b5e:	b580      	push	{r7, lr}
 8007b60:	b086      	sub	sp, #24
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	60f8      	str	r0, [r7, #12]
 8007b66:	607a      	str	r2, [r7, #4]
 8007b68:	603b      	str	r3, [r7, #0]
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8007b6e:	7afa      	ldrb	r2, [r7, #11]
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	f000 f895 	bl	8007cac <osMessageWaiting>
 8007b82:	4603      	mov	r3, r0
 8007b84:	f1c3 0310 	rsb	r3, r3, #16
 8007b88:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d009      	beq.n	8007ba4 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8007b9c:	687a      	ldr	r2, [r7, #4]
 8007b9e:	4619      	mov	r1, r3
 8007ba0:	f000 f844 	bl	8007c2c <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8007ba4:	bf00      	nop
 8007ba6:	3718      	adds	r7, #24
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}

08007bac <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b082      	sub	sp, #8
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	2101      	movs	r1, #1
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f7ff ffcf 	bl	8007b5e <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8007bc0:	2300      	movs	r3, #0
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3708      	adds	r7, #8
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}

08007bca <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007bca:	b480      	push	{r7}
 8007bcc:	b083      	sub	sp, #12
 8007bce:	af00      	add	r7, sp, #0
 8007bd0:	6078      	str	r0, [r7, #4]
 8007bd2:	460b      	mov	r3, r1
 8007bd4:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8007bd6:	78fb      	ldrb	r3, [r7, #3]
 8007bd8:	2b0f      	cmp	r3, #15
 8007bda:	d80d      	bhi.n	8007bf8 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007bdc:	78fb      	ldrb	r3, [r7, #3]
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	33e0      	adds	r3, #224	@ 0xe0
 8007be2:	009b      	lsls	r3, r3, #2
 8007be4:	4413      	add	r3, r2
 8007be6:	685a      	ldr	r2, [r3, #4]
 8007be8:	78fb      	ldrb	r3, [r7, #3]
 8007bea:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007bee:	6879      	ldr	r1, [r7, #4]
 8007bf0:	33e0      	adds	r3, #224	@ 0xe0
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	440b      	add	r3, r1
 8007bf6:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8007bf8:	2300      	movs	r3, #0
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	370c      	adds	r7, #12
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr

08007c06 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8007c06:	b480      	push	{r7}
 8007c08:	b083      	sub	sp, #12
 8007c0a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c0c:	f3ef 8305 	mrs	r3, IPSR
 8007c10:	607b      	str	r3, [r7, #4]
  return(result);
 8007c12:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	bf14      	ite	ne
 8007c18:	2301      	movne	r3, #1
 8007c1a:	2300      	moveq	r3, #0
 8007c1c:	b2db      	uxtb	r3, r3
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	370c      	adds	r7, #12
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr
	...

08007c2c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b086      	sub	sp, #24
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	60f8      	str	r0, [r7, #12]
 8007c34:	60b9      	str	r1, [r7, #8]
 8007c36:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d101      	bne.n	8007c4a <osMessagePut+0x1e>
    ticks = 1;
 8007c46:	2301      	movs	r3, #1
 8007c48:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8007c4a:	f7ff ffdc 	bl	8007c06 <inHandlerMode>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d018      	beq.n	8007c86 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8007c54:	f107 0210 	add.w	r2, r7, #16
 8007c58:	f107 0108 	add.w	r1, r7, #8
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f000 f9cc 	bl	8007ffc <xQueueGenericSendFromISR>
 8007c64:	4603      	mov	r3, r0
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d001      	beq.n	8007c6e <osMessagePut+0x42>
      return osErrorOS;
 8007c6a:	23ff      	movs	r3, #255	@ 0xff
 8007c6c:	e018      	b.n	8007ca0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d014      	beq.n	8007c9e <osMessagePut+0x72>
 8007c74:	4b0c      	ldr	r3, [pc, #48]	@ (8007ca8 <osMessagePut+0x7c>)
 8007c76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c7a:	601a      	str	r2, [r3, #0]
 8007c7c:	f3bf 8f4f 	dsb	sy
 8007c80:	f3bf 8f6f 	isb	sy
 8007c84:	e00b      	b.n	8007c9e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8007c86:	f107 0108 	add.w	r1, r7, #8
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	697a      	ldr	r2, [r7, #20]
 8007c8e:	68f8      	ldr	r0, [r7, #12]
 8007c90:	f000 f8aa 	bl	8007de8 <xQueueGenericSend>
 8007c94:	4603      	mov	r3, r0
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d001      	beq.n	8007c9e <osMessagePut+0x72>
      return osErrorOS;
 8007c9a:	23ff      	movs	r3, #255	@ 0xff
 8007c9c:	e000      	b.n	8007ca0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8007c9e:	2300      	movs	r3, #0
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3718      	adds	r7, #24
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}
 8007ca8:	e000ed04 	.word	0xe000ed04

08007cac <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b082      	sub	sp, #8
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8007cb4:	f7ff ffa7 	bl	8007c06 <inHandlerMode>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d004      	beq.n	8007cc8 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 fa60 	bl	8008184 <uxQueueMessagesWaitingFromISR>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	e003      	b.n	8007cd0 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f000 fa3a 	bl	8008142 <uxQueueMessagesWaiting>
 8007cce:	4603      	mov	r3, r0
  }
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3708      	adds	r7, #8
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b085      	sub	sp, #20
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
 8007ce0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	68fa      	ldr	r2, [r7, #12]
 8007cec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	689a      	ldr	r2, [r3, #8]
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	683a      	ldr	r2, [r7, #0]
 8007cfc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	683a      	ldr	r2, [r7, #0]
 8007d02:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	687a      	ldr	r2, [r7, #4]
 8007d08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	1c5a      	adds	r2, r3, #1
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	601a      	str	r2, [r3, #0]
}
 8007d14:	bf00      	nop
 8007d16:	3714      	adds	r7, #20
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr

08007d20 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d20:	b480      	push	{r7}
 8007d22:	b085      	sub	sp, #20
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d36:	d103      	bne.n	8007d40 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	691b      	ldr	r3, [r3, #16]
 8007d3c:	60fb      	str	r3, [r7, #12]
 8007d3e:	e00c      	b.n	8007d5a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	3308      	adds	r3, #8
 8007d44:	60fb      	str	r3, [r7, #12]
 8007d46:	e002      	b.n	8007d4e <vListInsert+0x2e>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	685b      	ldr	r3, [r3, #4]
 8007d4c:	60fb      	str	r3, [r7, #12]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	68ba      	ldr	r2, [r7, #8]
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d2f6      	bcs.n	8007d48 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	685a      	ldr	r2, [r3, #4]
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	683a      	ldr	r2, [r7, #0]
 8007d68:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	68fa      	ldr	r2, [r7, #12]
 8007d6e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	683a      	ldr	r2, [r7, #0]
 8007d74:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	687a      	ldr	r2, [r7, #4]
 8007d7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	1c5a      	adds	r2, r3, #1
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	601a      	str	r2, [r3, #0]
}
 8007d86:	bf00      	nop
 8007d88:	3714      	adds	r7, #20
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d90:	4770      	bx	lr

08007d92 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007d92:	b480      	push	{r7}
 8007d94:	b085      	sub	sp, #20
 8007d96:	af00      	add	r7, sp, #0
 8007d98:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	691b      	ldr	r3, [r3, #16]
 8007d9e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	6892      	ldr	r2, [r2, #8]
 8007da8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	6852      	ldr	r2, [r2, #4]
 8007db2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	687a      	ldr	r2, [r7, #4]
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	d103      	bne.n	8007dc6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	689a      	ldr	r2, [r3, #8]
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	1e5a      	subs	r2, r3, #1
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3714      	adds	r7, #20
 8007dde:	46bd      	mov	sp, r7
 8007de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de4:	4770      	bx	lr
	...

08007de8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b08e      	sub	sp, #56	@ 0x38
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	60f8      	str	r0, [r7, #12]
 8007df0:	60b9      	str	r1, [r7, #8]
 8007df2:	607a      	str	r2, [r7, #4]
 8007df4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007df6:	2300      	movs	r3, #0
 8007df8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d10d      	bne.n	8007e20 <xQueueGenericSend+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e08:	b672      	cpsid	i
 8007e0a:	f383 8811 	msr	BASEPRI, r3
 8007e0e:	f3bf 8f6f 	isb	sy
 8007e12:	f3bf 8f4f 	dsb	sy
 8007e16:	b662      	cpsie	i
 8007e18:	62bb      	str	r3, [r7, #40]	@ 0x28
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007e1a:	bf00      	nop
 8007e1c:	bf00      	nop
 8007e1e:	e7fd      	b.n	8007e1c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d103      	bne.n	8007e2e <xQueueGenericSend+0x46>
 8007e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d101      	bne.n	8007e32 <xQueueGenericSend+0x4a>
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e000      	b.n	8007e34 <xQueueGenericSend+0x4c>
 8007e32:	2300      	movs	r3, #0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d10d      	bne.n	8007e54 <xQueueGenericSend+0x6c>
	__asm volatile
 8007e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e3c:	b672      	cpsid	i
 8007e3e:	f383 8811 	msr	BASEPRI, r3
 8007e42:	f3bf 8f6f 	isb	sy
 8007e46:	f3bf 8f4f 	dsb	sy
 8007e4a:	b662      	cpsie	i
 8007e4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007e4e:	bf00      	nop
 8007e50:	bf00      	nop
 8007e52:	e7fd      	b.n	8007e50 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	2b02      	cmp	r3, #2
 8007e58:	d103      	bne.n	8007e62 <xQueueGenericSend+0x7a>
 8007e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d101      	bne.n	8007e66 <xQueueGenericSend+0x7e>
 8007e62:	2301      	movs	r3, #1
 8007e64:	e000      	b.n	8007e68 <xQueueGenericSend+0x80>
 8007e66:	2300      	movs	r3, #0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d10d      	bne.n	8007e88 <xQueueGenericSend+0xa0>
	__asm volatile
 8007e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e70:	b672      	cpsid	i
 8007e72:	f383 8811 	msr	BASEPRI, r3
 8007e76:	f3bf 8f6f 	isb	sy
 8007e7a:	f3bf 8f4f 	dsb	sy
 8007e7e:	b662      	cpsie	i
 8007e80:	623b      	str	r3, [r7, #32]
}
 8007e82:	bf00      	nop
 8007e84:	bf00      	nop
 8007e86:	e7fd      	b.n	8007e84 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e88:	f000 fd98 	bl	80089bc <xTaskGetSchedulerState>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d102      	bne.n	8007e98 <xQueueGenericSend+0xb0>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d101      	bne.n	8007e9c <xQueueGenericSend+0xb4>
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e000      	b.n	8007e9e <xQueueGenericSend+0xb6>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d10d      	bne.n	8007ebe <xQueueGenericSend+0xd6>
	__asm volatile
 8007ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ea6:	b672      	cpsid	i
 8007ea8:	f383 8811 	msr	BASEPRI, r3
 8007eac:	f3bf 8f6f 	isb	sy
 8007eb0:	f3bf 8f4f 	dsb	sy
 8007eb4:	b662      	cpsie	i
 8007eb6:	61fb      	str	r3, [r7, #28]
}
 8007eb8:	bf00      	nop
 8007eba:	bf00      	nop
 8007ebc:	e7fd      	b.n	8007eba <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007ebe:	f000 fea3 	bl	8008c08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d302      	bcc.n	8007ed4 <xQueueGenericSend+0xec>
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	2b02      	cmp	r3, #2
 8007ed2:	d129      	bne.n	8007f28 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ed4:	683a      	ldr	r2, [r7, #0]
 8007ed6:	68b9      	ldr	r1, [r7, #8]
 8007ed8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007eda:	f000 f974 	bl	80081c6 <prvCopyDataToQueue>
 8007ede:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d010      	beq.n	8007f0a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eea:	3324      	adds	r3, #36	@ 0x24
 8007eec:	4618      	mov	r0, r3
 8007eee:	f000 fc55 	bl	800879c <xTaskRemoveFromEventList>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d013      	beq.n	8007f20 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007ef8:	4b3f      	ldr	r3, [pc, #252]	@ (8007ff8 <xQueueGenericSend+0x210>)
 8007efa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007efe:	601a      	str	r2, [r3, #0]
 8007f00:	f3bf 8f4f 	dsb	sy
 8007f04:	f3bf 8f6f 	isb	sy
 8007f08:	e00a      	b.n	8007f20 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d007      	beq.n	8007f20 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007f10:	4b39      	ldr	r3, [pc, #228]	@ (8007ff8 <xQueueGenericSend+0x210>)
 8007f12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f16:	601a      	str	r2, [r3, #0]
 8007f18:	f3bf 8f4f 	dsb	sy
 8007f1c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007f20:	f000 fea8 	bl	8008c74 <vPortExitCritical>
				return pdPASS;
 8007f24:	2301      	movs	r3, #1
 8007f26:	e063      	b.n	8007ff0 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d103      	bne.n	8007f36 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007f2e:	f000 fea1 	bl	8008c74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007f32:	2300      	movs	r3, #0
 8007f34:	e05c      	b.n	8007ff0 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d106      	bne.n	8007f4a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007f3c:	f107 0314 	add.w	r3, r7, #20
 8007f40:	4618      	mov	r0, r3
 8007f42:	f000 fc91 	bl	8008868 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007f46:	2301      	movs	r3, #1
 8007f48:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007f4a:	f000 fe93 	bl	8008c74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007f4e:	f000 fa0f 	bl	8008370 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f52:	f000 fe59 	bl	8008c08 <vPortEnterCritical>
 8007f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f58:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f5c:	b25b      	sxtb	r3, r3
 8007f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f62:	d103      	bne.n	8007f6c <xQueueGenericSend+0x184>
 8007f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f66:	2200      	movs	r2, #0
 8007f68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f6e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f72:	b25b      	sxtb	r3, r3
 8007f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f78:	d103      	bne.n	8007f82 <xQueueGenericSend+0x19a>
 8007f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f82:	f000 fe77 	bl	8008c74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f86:	1d3a      	adds	r2, r7, #4
 8007f88:	f107 0314 	add.w	r3, r7, #20
 8007f8c:	4611      	mov	r1, r2
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f000 fc80 	bl	8008894 <xTaskCheckForTimeOut>
 8007f94:	4603      	mov	r3, r0
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d124      	bne.n	8007fe4 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007f9a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f9c:	f000 f9cf 	bl	800833e <prvIsQueueFull>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d018      	beq.n	8007fd8 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa8:	3310      	adds	r3, #16
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	4611      	mov	r1, r2
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f000 fbcc 	bl	800874c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007fb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007fb6:	f000 f970 	bl	800829a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007fba:	f000 f9e7 	bl	800838c <xTaskResumeAll>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	f47f af7c 	bne.w	8007ebe <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8007fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8007ff8 <xQueueGenericSend+0x210>)
 8007fc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fcc:	601a      	str	r2, [r3, #0]
 8007fce:	f3bf 8f4f 	dsb	sy
 8007fd2:	f3bf 8f6f 	isb	sy
 8007fd6:	e772      	b.n	8007ebe <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007fd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007fda:	f000 f95e 	bl	800829a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007fde:	f000 f9d5 	bl	800838c <xTaskResumeAll>
 8007fe2:	e76c      	b.n	8007ebe <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007fe4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007fe6:	f000 f958 	bl	800829a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007fea:	f000 f9cf 	bl	800838c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007fee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3738      	adds	r7, #56	@ 0x38
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}
 8007ff8:	e000ed04 	.word	0xe000ed04

08007ffc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b08e      	sub	sp, #56	@ 0x38
 8008000:	af00      	add	r7, sp, #0
 8008002:	60f8      	str	r0, [r7, #12]
 8008004:	60b9      	str	r1, [r7, #8]
 8008006:	607a      	str	r2, [r7, #4]
 8008008:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800800e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008010:	2b00      	cmp	r3, #0
 8008012:	d10d      	bne.n	8008030 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8008014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008018:	b672      	cpsid	i
 800801a:	f383 8811 	msr	BASEPRI, r3
 800801e:	f3bf 8f6f 	isb	sy
 8008022:	f3bf 8f4f 	dsb	sy
 8008026:	b662      	cpsie	i
 8008028:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800802a:	bf00      	nop
 800802c:	bf00      	nop
 800802e:	e7fd      	b.n	800802c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d103      	bne.n	800803e <xQueueGenericSendFromISR+0x42>
 8008036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800803a:	2b00      	cmp	r3, #0
 800803c:	d101      	bne.n	8008042 <xQueueGenericSendFromISR+0x46>
 800803e:	2301      	movs	r3, #1
 8008040:	e000      	b.n	8008044 <xQueueGenericSendFromISR+0x48>
 8008042:	2300      	movs	r3, #0
 8008044:	2b00      	cmp	r3, #0
 8008046:	d10d      	bne.n	8008064 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8008048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800804c:	b672      	cpsid	i
 800804e:	f383 8811 	msr	BASEPRI, r3
 8008052:	f3bf 8f6f 	isb	sy
 8008056:	f3bf 8f4f 	dsb	sy
 800805a:	b662      	cpsie	i
 800805c:	623b      	str	r3, [r7, #32]
}
 800805e:	bf00      	nop
 8008060:	bf00      	nop
 8008062:	e7fd      	b.n	8008060 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	2b02      	cmp	r3, #2
 8008068:	d103      	bne.n	8008072 <xQueueGenericSendFromISR+0x76>
 800806a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800806c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800806e:	2b01      	cmp	r3, #1
 8008070:	d101      	bne.n	8008076 <xQueueGenericSendFromISR+0x7a>
 8008072:	2301      	movs	r3, #1
 8008074:	e000      	b.n	8008078 <xQueueGenericSendFromISR+0x7c>
 8008076:	2300      	movs	r3, #0
 8008078:	2b00      	cmp	r3, #0
 800807a:	d10d      	bne.n	8008098 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800807c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008080:	b672      	cpsid	i
 8008082:	f383 8811 	msr	BASEPRI, r3
 8008086:	f3bf 8f6f 	isb	sy
 800808a:	f3bf 8f4f 	dsb	sy
 800808e:	b662      	cpsie	i
 8008090:	61fb      	str	r3, [r7, #28]
}
 8008092:	bf00      	nop
 8008094:	bf00      	nop
 8008096:	e7fd      	b.n	8008094 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008098:	f000 fe72 	bl	8008d80 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800809c:	f3ef 8211 	mrs	r2, BASEPRI
 80080a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a4:	b672      	cpsid	i
 80080a6:	f383 8811 	msr	BASEPRI, r3
 80080aa:	f3bf 8f6f 	isb	sy
 80080ae:	f3bf 8f4f 	dsb	sy
 80080b2:	b662      	cpsie	i
 80080b4:	61ba      	str	r2, [r7, #24]
 80080b6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80080b8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80080ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80080bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080c4:	429a      	cmp	r2, r3
 80080c6:	d302      	bcc.n	80080ce <xQueueGenericSendFromISR+0xd2>
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	2b02      	cmp	r3, #2
 80080cc:	d12c      	bne.n	8008128 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80080ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80080d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80080d8:	683a      	ldr	r2, [r7, #0]
 80080da:	68b9      	ldr	r1, [r7, #8]
 80080dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80080de:	f000 f872 	bl	80081c6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80080e2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80080e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ea:	d112      	bne.n	8008112 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80080ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d016      	beq.n	8008122 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80080f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f6:	3324      	adds	r3, #36	@ 0x24
 80080f8:	4618      	mov	r0, r3
 80080fa:	f000 fb4f 	bl	800879c <xTaskRemoveFromEventList>
 80080fe:	4603      	mov	r3, r0
 8008100:	2b00      	cmp	r3, #0
 8008102:	d00e      	beq.n	8008122 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d00b      	beq.n	8008122 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2201      	movs	r2, #1
 800810e:	601a      	str	r2, [r3, #0]
 8008110:	e007      	b.n	8008122 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008112:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008116:	3301      	adds	r3, #1
 8008118:	b2db      	uxtb	r3, r3
 800811a:	b25a      	sxtb	r2, r3
 800811c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800811e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008122:	2301      	movs	r3, #1
 8008124:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8008126:	e001      	b.n	800812c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008128:	2300      	movs	r3, #0
 800812a:	637b      	str	r3, [r7, #52]	@ 0x34
 800812c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800812e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008136:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800813a:	4618      	mov	r0, r3
 800813c:	3738      	adds	r7, #56	@ 0x38
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}

08008142 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8008142:	b580      	push	{r7, lr}
 8008144:	b084      	sub	sp, #16
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d10d      	bne.n	800816c <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8008150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008154:	b672      	cpsid	i
 8008156:	f383 8811 	msr	BASEPRI, r3
 800815a:	f3bf 8f6f 	isb	sy
 800815e:	f3bf 8f4f 	dsb	sy
 8008162:	b662      	cpsie	i
 8008164:	60bb      	str	r3, [r7, #8]
}
 8008166:	bf00      	nop
 8008168:	bf00      	nop
 800816a:	e7fd      	b.n	8008168 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800816c:	f000 fd4c 	bl	8008c08 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008174:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8008176:	f000 fd7d 	bl	8008c74 <vPortExitCritical>

	return uxReturn;
 800817a:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800817c:	4618      	mov	r0, r3
 800817e:	3710      	adds	r7, #16
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8008184:	b480      	push	{r7}
 8008186:	b087      	sub	sp, #28
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8008190:	697b      	ldr	r3, [r7, #20]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d10d      	bne.n	80081b2 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8008196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800819a:	b672      	cpsid	i
 800819c:	f383 8811 	msr	BASEPRI, r3
 80081a0:	f3bf 8f6f 	isb	sy
 80081a4:	f3bf 8f4f 	dsb	sy
 80081a8:	b662      	cpsie	i
 80081aa:	60fb      	str	r3, [r7, #12]
}
 80081ac:	bf00      	nop
 80081ae:	bf00      	nop
 80081b0:	e7fd      	b.n	80081ae <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081b6:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80081b8:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80081ba:	4618      	mov	r0, r3
 80081bc:	371c      	adds	r7, #28
 80081be:	46bd      	mov	sp, r7
 80081c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c4:	4770      	bx	lr

080081c6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80081c6:	b580      	push	{r7, lr}
 80081c8:	b086      	sub	sp, #24
 80081ca:	af00      	add	r7, sp, #0
 80081cc:	60f8      	str	r0, [r7, #12]
 80081ce:	60b9      	str	r1, [r7, #8]
 80081d0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80081d2:	2300      	movs	r3, #0
 80081d4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081da:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d10d      	bne.n	8008200 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d14d      	bne.n	8008288 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	4618      	mov	r0, r3
 80081f2:	f000 fc01 	bl	80089f8 <xTaskPriorityDisinherit>
 80081f6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	2200      	movs	r2, #0
 80081fc:	609a      	str	r2, [r3, #8]
 80081fe:	e043      	b.n	8008288 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d119      	bne.n	800823a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	6858      	ldr	r0, [r3, #4]
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800820e:	461a      	mov	r2, r3
 8008210:	68b9      	ldr	r1, [r7, #8]
 8008212:	f014 fb40 	bl	801c896 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	685a      	ldr	r2, [r3, #4]
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800821e:	441a      	add	r2, r3
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	685a      	ldr	r2, [r3, #4]
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	429a      	cmp	r2, r3
 800822e:	d32b      	bcc.n	8008288 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	605a      	str	r2, [r3, #4]
 8008238:	e026      	b.n	8008288 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	68d8      	ldr	r0, [r3, #12]
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008242:	461a      	mov	r2, r3
 8008244:	68b9      	ldr	r1, [r7, #8]
 8008246:	f014 fb26 	bl	801c896 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	68da      	ldr	r2, [r3, #12]
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008252:	425b      	negs	r3, r3
 8008254:	441a      	add	r2, r3
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	68da      	ldr	r2, [r3, #12]
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	429a      	cmp	r2, r3
 8008264:	d207      	bcs.n	8008276 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	689a      	ldr	r2, [r3, #8]
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800826e:	425b      	negs	r3, r3
 8008270:	441a      	add	r2, r3
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2b02      	cmp	r3, #2
 800827a:	d105      	bne.n	8008288 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d002      	beq.n	8008288 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	3b01      	subs	r3, #1
 8008286:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	1c5a      	adds	r2, r3, #1
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008290:	697b      	ldr	r3, [r7, #20]
}
 8008292:	4618      	mov	r0, r3
 8008294:	3718      	adds	r7, #24
 8008296:	46bd      	mov	sp, r7
 8008298:	bd80      	pop	{r7, pc}

0800829a <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800829a:	b580      	push	{r7, lr}
 800829c:	b084      	sub	sp, #16
 800829e:	af00      	add	r7, sp, #0
 80082a0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80082a2:	f000 fcb1 	bl	8008c08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80082ac:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80082ae:	e011      	b.n	80082d4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d012      	beq.n	80082de <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	3324      	adds	r3, #36	@ 0x24
 80082bc:	4618      	mov	r0, r3
 80082be:	f000 fa6d 	bl	800879c <xTaskRemoveFromEventList>
 80082c2:	4603      	mov	r3, r0
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d001      	beq.n	80082cc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80082c8:	f000 fb4c 	bl	8008964 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80082cc:	7bfb      	ldrb	r3, [r7, #15]
 80082ce:	3b01      	subs	r3, #1
 80082d0:	b2db      	uxtb	r3, r3
 80082d2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80082d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	dce9      	bgt.n	80082b0 <prvUnlockQueue+0x16>
 80082dc:	e000      	b.n	80082e0 <prvUnlockQueue+0x46>
					break;
 80082de:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	22ff      	movs	r2, #255	@ 0xff
 80082e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80082e8:	f000 fcc4 	bl	8008c74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80082ec:	f000 fc8c 	bl	8008c08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80082f6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80082f8:	e011      	b.n	800831e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	691b      	ldr	r3, [r3, #16]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d012      	beq.n	8008328 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	3310      	adds	r3, #16
 8008306:	4618      	mov	r0, r3
 8008308:	f000 fa48 	bl	800879c <xTaskRemoveFromEventList>
 800830c:	4603      	mov	r3, r0
 800830e:	2b00      	cmp	r3, #0
 8008310:	d001      	beq.n	8008316 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008312:	f000 fb27 	bl	8008964 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008316:	7bbb      	ldrb	r3, [r7, #14]
 8008318:	3b01      	subs	r3, #1
 800831a:	b2db      	uxtb	r3, r3
 800831c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800831e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008322:	2b00      	cmp	r3, #0
 8008324:	dce9      	bgt.n	80082fa <prvUnlockQueue+0x60>
 8008326:	e000      	b.n	800832a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008328:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	22ff      	movs	r2, #255	@ 0xff
 800832e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008332:	f000 fc9f 	bl	8008c74 <vPortExitCritical>
}
 8008336:	bf00      	nop
 8008338:	3710      	adds	r7, #16
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}

0800833e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800833e:	b580      	push	{r7, lr}
 8008340:	b084      	sub	sp, #16
 8008342:	af00      	add	r7, sp, #0
 8008344:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008346:	f000 fc5f 	bl	8008c08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008352:	429a      	cmp	r2, r3
 8008354:	d102      	bne.n	800835c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008356:	2301      	movs	r3, #1
 8008358:	60fb      	str	r3, [r7, #12]
 800835a:	e001      	b.n	8008360 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800835c:	2300      	movs	r3, #0
 800835e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008360:	f000 fc88 	bl	8008c74 <vPortExitCritical>

	return xReturn;
 8008364:	68fb      	ldr	r3, [r7, #12]
}
 8008366:	4618      	mov	r0, r3
 8008368:	3710      	adds	r7, #16
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
	...

08008370 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008370:	b480      	push	{r7}
 8008372:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008374:	4b04      	ldr	r3, [pc, #16]	@ (8008388 <vTaskSuspendAll+0x18>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	3301      	adds	r3, #1
 800837a:	4a03      	ldr	r2, [pc, #12]	@ (8008388 <vTaskSuspendAll+0x18>)
 800837c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800837e:	bf00      	nop
 8008380:	46bd      	mov	sp, r7
 8008382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008386:	4770      	bx	lr
 8008388:	2002061c 	.word	0x2002061c

0800838c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b084      	sub	sp, #16
 8008390:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008392:	2300      	movs	r3, #0
 8008394:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008396:	2300      	movs	r3, #0
 8008398:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800839a:	4b43      	ldr	r3, [pc, #268]	@ (80084a8 <xTaskResumeAll+0x11c>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d10d      	bne.n	80083be <xTaskResumeAll+0x32>
	__asm volatile
 80083a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083a6:	b672      	cpsid	i
 80083a8:	f383 8811 	msr	BASEPRI, r3
 80083ac:	f3bf 8f6f 	isb	sy
 80083b0:	f3bf 8f4f 	dsb	sy
 80083b4:	b662      	cpsie	i
 80083b6:	603b      	str	r3, [r7, #0]
}
 80083b8:	bf00      	nop
 80083ba:	bf00      	nop
 80083bc:	e7fd      	b.n	80083ba <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80083be:	f000 fc23 	bl	8008c08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80083c2:	4b39      	ldr	r3, [pc, #228]	@ (80084a8 <xTaskResumeAll+0x11c>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	3b01      	subs	r3, #1
 80083c8:	4a37      	ldr	r2, [pc, #220]	@ (80084a8 <xTaskResumeAll+0x11c>)
 80083ca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083cc:	4b36      	ldr	r3, [pc, #216]	@ (80084a8 <xTaskResumeAll+0x11c>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d161      	bne.n	8008498 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80083d4:	4b35      	ldr	r3, [pc, #212]	@ (80084ac <xTaskResumeAll+0x120>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d05d      	beq.n	8008498 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80083dc:	e02e      	b.n	800843c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083de:	4b34      	ldr	r3, [pc, #208]	@ (80084b0 <xTaskResumeAll+0x124>)
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	3318      	adds	r3, #24
 80083ea:	4618      	mov	r0, r3
 80083ec:	f7ff fcd1 	bl	8007d92 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	3304      	adds	r3, #4
 80083f4:	4618      	mov	r0, r3
 80083f6:	f7ff fccc 	bl	8007d92 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083fe:	2201      	movs	r2, #1
 8008400:	409a      	lsls	r2, r3
 8008402:	4b2c      	ldr	r3, [pc, #176]	@ (80084b4 <xTaskResumeAll+0x128>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4313      	orrs	r3, r2
 8008408:	4a2a      	ldr	r2, [pc, #168]	@ (80084b4 <xTaskResumeAll+0x128>)
 800840a:	6013      	str	r3, [r2, #0]
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008410:	4613      	mov	r3, r2
 8008412:	009b      	lsls	r3, r3, #2
 8008414:	4413      	add	r3, r2
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	4a27      	ldr	r2, [pc, #156]	@ (80084b8 <xTaskResumeAll+0x12c>)
 800841a:	441a      	add	r2, r3
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	3304      	adds	r3, #4
 8008420:	4619      	mov	r1, r3
 8008422:	4610      	mov	r0, r2
 8008424:	f7ff fc58 	bl	8007cd8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800842c:	4b23      	ldr	r3, [pc, #140]	@ (80084bc <xTaskResumeAll+0x130>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008432:	429a      	cmp	r2, r3
 8008434:	d302      	bcc.n	800843c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8008436:	4b22      	ldr	r3, [pc, #136]	@ (80084c0 <xTaskResumeAll+0x134>)
 8008438:	2201      	movs	r2, #1
 800843a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800843c:	4b1c      	ldr	r3, [pc, #112]	@ (80084b0 <xTaskResumeAll+0x124>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d1cc      	bne.n	80083de <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d001      	beq.n	800844e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800844a:	f000 fa97 	bl	800897c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800844e:	4b1d      	ldr	r3, [pc, #116]	@ (80084c4 <xTaskResumeAll+0x138>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d010      	beq.n	800847c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800845a:	f000 f837 	bl	80084cc <xTaskIncrementTick>
 800845e:	4603      	mov	r3, r0
 8008460:	2b00      	cmp	r3, #0
 8008462:	d002      	beq.n	800846a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8008464:	4b16      	ldr	r3, [pc, #88]	@ (80084c0 <xTaskResumeAll+0x134>)
 8008466:	2201      	movs	r2, #1
 8008468:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	3b01      	subs	r3, #1
 800846e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d1f1      	bne.n	800845a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8008476:	4b13      	ldr	r3, [pc, #76]	@ (80084c4 <xTaskResumeAll+0x138>)
 8008478:	2200      	movs	r2, #0
 800847a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800847c:	4b10      	ldr	r3, [pc, #64]	@ (80084c0 <xTaskResumeAll+0x134>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d009      	beq.n	8008498 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008484:	2301      	movs	r3, #1
 8008486:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008488:	4b0f      	ldr	r3, [pc, #60]	@ (80084c8 <xTaskResumeAll+0x13c>)
 800848a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800848e:	601a      	str	r2, [r3, #0]
 8008490:	f3bf 8f4f 	dsb	sy
 8008494:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008498:	f000 fbec 	bl	8008c74 <vPortExitCritical>

	return xAlreadyYielded;
 800849c:	68bb      	ldr	r3, [r7, #8]
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3710      	adds	r7, #16
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	bf00      	nop
 80084a8:	2002061c 	.word	0x2002061c
 80084ac:	200205fc 	.word	0x200205fc
 80084b0:	200205d4 	.word	0x200205d4
 80084b4:	20020604 	.word	0x20020604
 80084b8:	20020540 	.word	0x20020540
 80084bc:	2002053c 	.word	0x2002053c
 80084c0:	20020610 	.word	0x20020610
 80084c4:	2002060c 	.word	0x2002060c
 80084c8:	e000ed04 	.word	0xe000ed04

080084cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b086      	sub	sp, #24
 80084d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80084d2:	2300      	movs	r3, #0
 80084d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80084d6:	4b50      	ldr	r3, [pc, #320]	@ (8008618 <xTaskIncrementTick+0x14c>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	f040 808b 	bne.w	80085f6 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80084e0:	4b4e      	ldr	r3, [pc, #312]	@ (800861c <xTaskIncrementTick+0x150>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	3301      	adds	r3, #1
 80084e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80084e8:	4a4c      	ldr	r2, [pc, #304]	@ (800861c <xTaskIncrementTick+0x150>)
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d123      	bne.n	800853c <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 80084f4:	4b4a      	ldr	r3, [pc, #296]	@ (8008620 <xTaskIncrementTick+0x154>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d00d      	beq.n	800851a <xTaskIncrementTick+0x4e>
	__asm volatile
 80084fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008502:	b672      	cpsid	i
 8008504:	f383 8811 	msr	BASEPRI, r3
 8008508:	f3bf 8f6f 	isb	sy
 800850c:	f3bf 8f4f 	dsb	sy
 8008510:	b662      	cpsie	i
 8008512:	603b      	str	r3, [r7, #0]
}
 8008514:	bf00      	nop
 8008516:	bf00      	nop
 8008518:	e7fd      	b.n	8008516 <xTaskIncrementTick+0x4a>
 800851a:	4b41      	ldr	r3, [pc, #260]	@ (8008620 <xTaskIncrementTick+0x154>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	60fb      	str	r3, [r7, #12]
 8008520:	4b40      	ldr	r3, [pc, #256]	@ (8008624 <xTaskIncrementTick+0x158>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a3e      	ldr	r2, [pc, #248]	@ (8008620 <xTaskIncrementTick+0x154>)
 8008526:	6013      	str	r3, [r2, #0]
 8008528:	4a3e      	ldr	r2, [pc, #248]	@ (8008624 <xTaskIncrementTick+0x158>)
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	6013      	str	r3, [r2, #0]
 800852e:	4b3e      	ldr	r3, [pc, #248]	@ (8008628 <xTaskIncrementTick+0x15c>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	3301      	adds	r3, #1
 8008534:	4a3c      	ldr	r2, [pc, #240]	@ (8008628 <xTaskIncrementTick+0x15c>)
 8008536:	6013      	str	r3, [r2, #0]
 8008538:	f000 fa20 	bl	800897c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800853c:	4b3b      	ldr	r3, [pc, #236]	@ (800862c <xTaskIncrementTick+0x160>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	693a      	ldr	r2, [r7, #16]
 8008542:	429a      	cmp	r2, r3
 8008544:	d348      	bcc.n	80085d8 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008546:	4b36      	ldr	r3, [pc, #216]	@ (8008620 <xTaskIncrementTick+0x154>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d104      	bne.n	800855a <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008550:	4b36      	ldr	r3, [pc, #216]	@ (800862c <xTaskIncrementTick+0x160>)
 8008552:	f04f 32ff 	mov.w	r2, #4294967295
 8008556:	601a      	str	r2, [r3, #0]
					break;
 8008558:	e03e      	b.n	80085d8 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800855a:	4b31      	ldr	r3, [pc, #196]	@ (8008620 <xTaskIncrementTick+0x154>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	68db      	ldr	r3, [r3, #12]
 8008562:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800856a:	693a      	ldr	r2, [r7, #16]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	429a      	cmp	r2, r3
 8008570:	d203      	bcs.n	800857a <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008572:	4a2e      	ldr	r2, [pc, #184]	@ (800862c <xTaskIncrementTick+0x160>)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008578:	e02e      	b.n	80085d8 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	3304      	adds	r3, #4
 800857e:	4618      	mov	r0, r3
 8008580:	f7ff fc07 	bl	8007d92 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008588:	2b00      	cmp	r3, #0
 800858a:	d004      	beq.n	8008596 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	3318      	adds	r3, #24
 8008590:	4618      	mov	r0, r3
 8008592:	f7ff fbfe 	bl	8007d92 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800859a:	2201      	movs	r2, #1
 800859c:	409a      	lsls	r2, r3
 800859e:	4b24      	ldr	r3, [pc, #144]	@ (8008630 <xTaskIncrementTick+0x164>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4313      	orrs	r3, r2
 80085a4:	4a22      	ldr	r2, [pc, #136]	@ (8008630 <xTaskIncrementTick+0x164>)
 80085a6:	6013      	str	r3, [r2, #0]
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085ac:	4613      	mov	r3, r2
 80085ae:	009b      	lsls	r3, r3, #2
 80085b0:	4413      	add	r3, r2
 80085b2:	009b      	lsls	r3, r3, #2
 80085b4:	4a1f      	ldr	r2, [pc, #124]	@ (8008634 <xTaskIncrementTick+0x168>)
 80085b6:	441a      	add	r2, r3
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	3304      	adds	r3, #4
 80085bc:	4619      	mov	r1, r3
 80085be:	4610      	mov	r0, r2
 80085c0:	f7ff fb8a 	bl	8007cd8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085c8:	4b1b      	ldr	r3, [pc, #108]	@ (8008638 <xTaskIncrementTick+0x16c>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ce:	429a      	cmp	r2, r3
 80085d0:	d3b9      	bcc.n	8008546 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80085d2:	2301      	movs	r3, #1
 80085d4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80085d6:	e7b6      	b.n	8008546 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80085d8:	4b17      	ldr	r3, [pc, #92]	@ (8008638 <xTaskIncrementTick+0x16c>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085de:	4915      	ldr	r1, [pc, #84]	@ (8008634 <xTaskIncrementTick+0x168>)
 80085e0:	4613      	mov	r3, r2
 80085e2:	009b      	lsls	r3, r3, #2
 80085e4:	4413      	add	r3, r2
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	440b      	add	r3, r1
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	2b01      	cmp	r3, #1
 80085ee:	d907      	bls.n	8008600 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 80085f0:	2301      	movs	r3, #1
 80085f2:	617b      	str	r3, [r7, #20]
 80085f4:	e004      	b.n	8008600 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80085f6:	4b11      	ldr	r3, [pc, #68]	@ (800863c <xTaskIncrementTick+0x170>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	3301      	adds	r3, #1
 80085fc:	4a0f      	ldr	r2, [pc, #60]	@ (800863c <xTaskIncrementTick+0x170>)
 80085fe:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008600:	4b0f      	ldr	r3, [pc, #60]	@ (8008640 <xTaskIncrementTick+0x174>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d001      	beq.n	800860c <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8008608:	2301      	movs	r3, #1
 800860a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800860c:	697b      	ldr	r3, [r7, #20]
}
 800860e:	4618      	mov	r0, r3
 8008610:	3718      	adds	r7, #24
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	2002061c 	.word	0x2002061c
 800861c:	20020600 	.word	0x20020600
 8008620:	200205cc 	.word	0x200205cc
 8008624:	200205d0 	.word	0x200205d0
 8008628:	20020614 	.word	0x20020614
 800862c:	20020618 	.word	0x20020618
 8008630:	20020604 	.word	0x20020604
 8008634:	20020540 	.word	0x20020540
 8008638:	2002053c 	.word	0x2002053c
 800863c:	2002060c 	.word	0x2002060c
 8008640:	20020610 	.word	0x20020610

08008644 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b088      	sub	sp, #32
 8008648:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800864a:	4b3b      	ldr	r3, [pc, #236]	@ (8008738 <vTaskSwitchContext+0xf4>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d003      	beq.n	800865a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008652:	4b3a      	ldr	r3, [pc, #232]	@ (800873c <vTaskSwitchContext+0xf8>)
 8008654:	2201      	movs	r2, #1
 8008656:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008658:	e069      	b.n	800872e <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 800865a:	4b38      	ldr	r3, [pc, #224]	@ (800873c <vTaskSwitchContext+0xf8>)
 800865c:	2200      	movs	r2, #0
 800865e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8008660:	4b37      	ldr	r3, [pc, #220]	@ (8008740 <vTaskSwitchContext+0xfc>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008666:	61fb      	str	r3, [r7, #28]
 8008668:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800866c:	61bb      	str	r3, [r7, #24]
 800866e:	69fb      	ldr	r3, [r7, #28]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	69ba      	ldr	r2, [r7, #24]
 8008674:	429a      	cmp	r2, r3
 8008676:	d111      	bne.n	800869c <vTaskSwitchContext+0x58>
 8008678:	69fb      	ldr	r3, [r7, #28]
 800867a:	3304      	adds	r3, #4
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	69ba      	ldr	r2, [r7, #24]
 8008680:	429a      	cmp	r2, r3
 8008682:	d10b      	bne.n	800869c <vTaskSwitchContext+0x58>
 8008684:	69fb      	ldr	r3, [r7, #28]
 8008686:	3308      	adds	r3, #8
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	69ba      	ldr	r2, [r7, #24]
 800868c:	429a      	cmp	r2, r3
 800868e:	d105      	bne.n	800869c <vTaskSwitchContext+0x58>
 8008690:	69fb      	ldr	r3, [r7, #28]
 8008692:	330c      	adds	r3, #12
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	69ba      	ldr	r2, [r7, #24]
 8008698:	429a      	cmp	r2, r3
 800869a:	d008      	beq.n	80086ae <vTaskSwitchContext+0x6a>
 800869c:	4b28      	ldr	r3, [pc, #160]	@ (8008740 <vTaskSwitchContext+0xfc>)
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	4b27      	ldr	r3, [pc, #156]	@ (8008740 <vTaskSwitchContext+0xfc>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	3334      	adds	r3, #52	@ 0x34
 80086a6:	4619      	mov	r1, r3
 80086a8:	4610      	mov	r0, r2
 80086aa:	f7f8 fcfb 	bl	80010a4 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086ae:	4b25      	ldr	r3, [pc, #148]	@ (8008744 <vTaskSwitchContext+0x100>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	fab3 f383 	clz	r3, r3
 80086ba:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80086bc:	7afb      	ldrb	r3, [r7, #11]
 80086be:	f1c3 031f 	rsb	r3, r3, #31
 80086c2:	617b      	str	r3, [r7, #20]
 80086c4:	4920      	ldr	r1, [pc, #128]	@ (8008748 <vTaskSwitchContext+0x104>)
 80086c6:	697a      	ldr	r2, [r7, #20]
 80086c8:	4613      	mov	r3, r2
 80086ca:	009b      	lsls	r3, r3, #2
 80086cc:	4413      	add	r3, r2
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	440b      	add	r3, r1
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d10d      	bne.n	80086f4 <vTaskSwitchContext+0xb0>
	__asm volatile
 80086d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086dc:	b672      	cpsid	i
 80086de:	f383 8811 	msr	BASEPRI, r3
 80086e2:	f3bf 8f6f 	isb	sy
 80086e6:	f3bf 8f4f 	dsb	sy
 80086ea:	b662      	cpsie	i
 80086ec:	607b      	str	r3, [r7, #4]
}
 80086ee:	bf00      	nop
 80086f0:	bf00      	nop
 80086f2:	e7fd      	b.n	80086f0 <vTaskSwitchContext+0xac>
 80086f4:	697a      	ldr	r2, [r7, #20]
 80086f6:	4613      	mov	r3, r2
 80086f8:	009b      	lsls	r3, r3, #2
 80086fa:	4413      	add	r3, r2
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	4a12      	ldr	r2, [pc, #72]	@ (8008748 <vTaskSwitchContext+0x104>)
 8008700:	4413      	add	r3, r2
 8008702:	613b      	str	r3, [r7, #16]
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	685a      	ldr	r2, [r3, #4]
 800870a:	693b      	ldr	r3, [r7, #16]
 800870c:	605a      	str	r2, [r3, #4]
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	685a      	ldr	r2, [r3, #4]
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	3308      	adds	r3, #8
 8008716:	429a      	cmp	r2, r3
 8008718:	d104      	bne.n	8008724 <vTaskSwitchContext+0xe0>
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	685b      	ldr	r3, [r3, #4]
 800871e:	685a      	ldr	r2, [r3, #4]
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	605a      	str	r2, [r3, #4]
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	68db      	ldr	r3, [r3, #12]
 800872a:	4a05      	ldr	r2, [pc, #20]	@ (8008740 <vTaskSwitchContext+0xfc>)
 800872c:	6013      	str	r3, [r2, #0]
}
 800872e:	bf00      	nop
 8008730:	3720      	adds	r7, #32
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}
 8008736:	bf00      	nop
 8008738:	2002061c 	.word	0x2002061c
 800873c:	20020610 	.word	0x20020610
 8008740:	2002053c 	.word	0x2002053c
 8008744:	20020604 	.word	0x20020604
 8008748:	20020540 	.word	0x20020540

0800874c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d10d      	bne.n	8008778 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800875c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008760:	b672      	cpsid	i
 8008762:	f383 8811 	msr	BASEPRI, r3
 8008766:	f3bf 8f6f 	isb	sy
 800876a:	f3bf 8f4f 	dsb	sy
 800876e:	b662      	cpsie	i
 8008770:	60fb      	str	r3, [r7, #12]
}
 8008772:	bf00      	nop
 8008774:	bf00      	nop
 8008776:	e7fd      	b.n	8008774 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008778:	4b07      	ldr	r3, [pc, #28]	@ (8008798 <vTaskPlaceOnEventList+0x4c>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	3318      	adds	r3, #24
 800877e:	4619      	mov	r1, r3
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f7ff facd 	bl	8007d20 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008786:	2101      	movs	r1, #1
 8008788:	6838      	ldr	r0, [r7, #0]
 800878a:	f000 f9c1 	bl	8008b10 <prvAddCurrentTaskToDelayedList>
}
 800878e:	bf00      	nop
 8008790:	3710      	adds	r7, #16
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}
 8008796:	bf00      	nop
 8008798:	2002053c 	.word	0x2002053c

0800879c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b086      	sub	sp, #24
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	68db      	ldr	r3, [r3, #12]
 80087a8:	68db      	ldr	r3, [r3, #12]
 80087aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d10d      	bne.n	80087ce <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80087b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b6:	b672      	cpsid	i
 80087b8:	f383 8811 	msr	BASEPRI, r3
 80087bc:	f3bf 8f6f 	isb	sy
 80087c0:	f3bf 8f4f 	dsb	sy
 80087c4:	b662      	cpsie	i
 80087c6:	60fb      	str	r3, [r7, #12]
}
 80087c8:	bf00      	nop
 80087ca:	bf00      	nop
 80087cc:	e7fd      	b.n	80087ca <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	3318      	adds	r3, #24
 80087d2:	4618      	mov	r0, r3
 80087d4:	f7ff fadd 	bl	8007d92 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087d8:	4b1d      	ldr	r3, [pc, #116]	@ (8008850 <xTaskRemoveFromEventList+0xb4>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d11c      	bne.n	800881a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	3304      	adds	r3, #4
 80087e4:	4618      	mov	r0, r3
 80087e6:	f7ff fad4 	bl	8007d92 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ee:	2201      	movs	r2, #1
 80087f0:	409a      	lsls	r2, r3
 80087f2:	4b18      	ldr	r3, [pc, #96]	@ (8008854 <xTaskRemoveFromEventList+0xb8>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	4a16      	ldr	r2, [pc, #88]	@ (8008854 <xTaskRemoveFromEventList+0xb8>)
 80087fa:	6013      	str	r3, [r2, #0]
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008800:	4613      	mov	r3, r2
 8008802:	009b      	lsls	r3, r3, #2
 8008804:	4413      	add	r3, r2
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	4a13      	ldr	r2, [pc, #76]	@ (8008858 <xTaskRemoveFromEventList+0xbc>)
 800880a:	441a      	add	r2, r3
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	3304      	adds	r3, #4
 8008810:	4619      	mov	r1, r3
 8008812:	4610      	mov	r0, r2
 8008814:	f7ff fa60 	bl	8007cd8 <vListInsertEnd>
 8008818:	e005      	b.n	8008826 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800881a:	693b      	ldr	r3, [r7, #16]
 800881c:	3318      	adds	r3, #24
 800881e:	4619      	mov	r1, r3
 8008820:	480e      	ldr	r0, [pc, #56]	@ (800885c <xTaskRemoveFromEventList+0xc0>)
 8008822:	f7ff fa59 	bl	8007cd8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008826:	693b      	ldr	r3, [r7, #16]
 8008828:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800882a:	4b0d      	ldr	r3, [pc, #52]	@ (8008860 <xTaskRemoveFromEventList+0xc4>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008830:	429a      	cmp	r2, r3
 8008832:	d905      	bls.n	8008840 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008834:	2301      	movs	r3, #1
 8008836:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008838:	4b0a      	ldr	r3, [pc, #40]	@ (8008864 <xTaskRemoveFromEventList+0xc8>)
 800883a:	2201      	movs	r2, #1
 800883c:	601a      	str	r2, [r3, #0]
 800883e:	e001      	b.n	8008844 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8008840:	2300      	movs	r3, #0
 8008842:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008844:	697b      	ldr	r3, [r7, #20]
}
 8008846:	4618      	mov	r0, r3
 8008848:	3718      	adds	r7, #24
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
 800884e:	bf00      	nop
 8008850:	2002061c 	.word	0x2002061c
 8008854:	20020604 	.word	0x20020604
 8008858:	20020540 	.word	0x20020540
 800885c:	200205d4 	.word	0x200205d4
 8008860:	2002053c 	.word	0x2002053c
 8008864:	20020610 	.word	0x20020610

08008868 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008868:	b480      	push	{r7}
 800886a:	b083      	sub	sp, #12
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008870:	4b06      	ldr	r3, [pc, #24]	@ (800888c <vTaskInternalSetTimeOutState+0x24>)
 8008872:	681a      	ldr	r2, [r3, #0]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008878:	4b05      	ldr	r3, [pc, #20]	@ (8008890 <vTaskInternalSetTimeOutState+0x28>)
 800887a:	681a      	ldr	r2, [r3, #0]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	605a      	str	r2, [r3, #4]
}
 8008880:	bf00      	nop
 8008882:	370c      	adds	r7, #12
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr
 800888c:	20020614 	.word	0x20020614
 8008890:	20020600 	.word	0x20020600

08008894 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b088      	sub	sp, #32
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
 800889c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d10d      	bne.n	80088c0 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80088a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088a8:	b672      	cpsid	i
 80088aa:	f383 8811 	msr	BASEPRI, r3
 80088ae:	f3bf 8f6f 	isb	sy
 80088b2:	f3bf 8f4f 	dsb	sy
 80088b6:	b662      	cpsie	i
 80088b8:	613b      	str	r3, [r7, #16]
}
 80088ba:	bf00      	nop
 80088bc:	bf00      	nop
 80088be:	e7fd      	b.n	80088bc <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d10d      	bne.n	80088e2 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80088c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ca:	b672      	cpsid	i
 80088cc:	f383 8811 	msr	BASEPRI, r3
 80088d0:	f3bf 8f6f 	isb	sy
 80088d4:	f3bf 8f4f 	dsb	sy
 80088d8:	b662      	cpsie	i
 80088da:	60fb      	str	r3, [r7, #12]
}
 80088dc:	bf00      	nop
 80088de:	bf00      	nop
 80088e0:	e7fd      	b.n	80088de <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80088e2:	f000 f991 	bl	8008c08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80088e6:	4b1d      	ldr	r3, [pc, #116]	@ (800895c <xTaskCheckForTimeOut+0xc8>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	69ba      	ldr	r2, [r7, #24]
 80088f2:	1ad3      	subs	r3, r2, r3
 80088f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088fe:	d102      	bne.n	8008906 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008900:	2300      	movs	r3, #0
 8008902:	61fb      	str	r3, [r7, #28]
 8008904:	e023      	b.n	800894e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	4b15      	ldr	r3, [pc, #84]	@ (8008960 <xTaskCheckForTimeOut+0xcc>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	429a      	cmp	r2, r3
 8008910:	d007      	beq.n	8008922 <xTaskCheckForTimeOut+0x8e>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	69ba      	ldr	r2, [r7, #24]
 8008918:	429a      	cmp	r2, r3
 800891a:	d302      	bcc.n	8008922 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800891c:	2301      	movs	r3, #1
 800891e:	61fb      	str	r3, [r7, #28]
 8008920:	e015      	b.n	800894e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	697a      	ldr	r2, [r7, #20]
 8008928:	429a      	cmp	r2, r3
 800892a:	d20b      	bcs.n	8008944 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	1ad2      	subs	r2, r2, r3
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008938:	6878      	ldr	r0, [r7, #4]
 800893a:	f7ff ff95 	bl	8008868 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800893e:	2300      	movs	r3, #0
 8008940:	61fb      	str	r3, [r7, #28]
 8008942:	e004      	b.n	800894e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	2200      	movs	r2, #0
 8008948:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800894a:	2301      	movs	r3, #1
 800894c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800894e:	f000 f991 	bl	8008c74 <vPortExitCritical>

	return xReturn;
 8008952:	69fb      	ldr	r3, [r7, #28]
}
 8008954:	4618      	mov	r0, r3
 8008956:	3720      	adds	r7, #32
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}
 800895c:	20020600 	.word	0x20020600
 8008960:	20020614 	.word	0x20020614

08008964 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008964:	b480      	push	{r7}
 8008966:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008968:	4b03      	ldr	r3, [pc, #12]	@ (8008978 <vTaskMissedYield+0x14>)
 800896a:	2201      	movs	r2, #1
 800896c:	601a      	str	r2, [r3, #0]
}
 800896e:	bf00      	nop
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr
 8008978:	20020610 	.word	0x20020610

0800897c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800897c:	b480      	push	{r7}
 800897e:	b083      	sub	sp, #12
 8008980:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008982:	4b0c      	ldr	r3, [pc, #48]	@ (80089b4 <prvResetNextTaskUnblockTime+0x38>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d104      	bne.n	8008996 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800898c:	4b0a      	ldr	r3, [pc, #40]	@ (80089b8 <prvResetNextTaskUnblockTime+0x3c>)
 800898e:	f04f 32ff 	mov.w	r2, #4294967295
 8008992:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008994:	e008      	b.n	80089a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008996:	4b07      	ldr	r3, [pc, #28]	@ (80089b4 <prvResetNextTaskUnblockTime+0x38>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	68db      	ldr	r3, [r3, #12]
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	4a04      	ldr	r2, [pc, #16]	@ (80089b8 <prvResetNextTaskUnblockTime+0x3c>)
 80089a6:	6013      	str	r3, [r2, #0]
}
 80089a8:	bf00      	nop
 80089aa:	370c      	adds	r7, #12
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr
 80089b4:	200205cc 	.word	0x200205cc
 80089b8:	20020618 	.word	0x20020618

080089bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80089bc:	b480      	push	{r7}
 80089be:	b083      	sub	sp, #12
 80089c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80089c2:	4b0b      	ldr	r3, [pc, #44]	@ (80089f0 <xTaskGetSchedulerState+0x34>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d102      	bne.n	80089d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80089ca:	2301      	movs	r3, #1
 80089cc:	607b      	str	r3, [r7, #4]
 80089ce:	e008      	b.n	80089e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089d0:	4b08      	ldr	r3, [pc, #32]	@ (80089f4 <xTaskGetSchedulerState+0x38>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d102      	bne.n	80089de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80089d8:	2302      	movs	r3, #2
 80089da:	607b      	str	r3, [r7, #4]
 80089dc:	e001      	b.n	80089e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80089de:	2300      	movs	r3, #0
 80089e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80089e2:	687b      	ldr	r3, [r7, #4]
	}
 80089e4:	4618      	mov	r0, r3
 80089e6:	370c      	adds	r7, #12
 80089e8:	46bd      	mov	sp, r7
 80089ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ee:	4770      	bx	lr
 80089f0:	20020608 	.word	0x20020608
 80089f4:	2002061c 	.word	0x2002061c

080089f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b086      	sub	sp, #24
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008a04:	2300      	movs	r3, #0
 8008a06:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d074      	beq.n	8008af8 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008a0e:	4b3d      	ldr	r3, [pc, #244]	@ (8008b04 <xTaskPriorityDisinherit+0x10c>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	693a      	ldr	r2, [r7, #16]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d00d      	beq.n	8008a34 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8008a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a1c:	b672      	cpsid	i
 8008a1e:	f383 8811 	msr	BASEPRI, r3
 8008a22:	f3bf 8f6f 	isb	sy
 8008a26:	f3bf 8f4f 	dsb	sy
 8008a2a:	b662      	cpsie	i
 8008a2c:	60fb      	str	r3, [r7, #12]
}
 8008a2e:	bf00      	nop
 8008a30:	bf00      	nop
 8008a32:	e7fd      	b.n	8008a30 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d10d      	bne.n	8008a58 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8008a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a40:	b672      	cpsid	i
 8008a42:	f383 8811 	msr	BASEPRI, r3
 8008a46:	f3bf 8f6f 	isb	sy
 8008a4a:	f3bf 8f4f 	dsb	sy
 8008a4e:	b662      	cpsie	i
 8008a50:	60bb      	str	r3, [r7, #8]
}
 8008a52:	bf00      	nop
 8008a54:	bf00      	nop
 8008a56:	e7fd      	b.n	8008a54 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a5c:	1e5a      	subs	r2, r3, #1
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a66:	693b      	ldr	r3, [r7, #16]
 8008a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a6a:	429a      	cmp	r2, r3
 8008a6c:	d044      	beq.n	8008af8 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d140      	bne.n	8008af8 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	3304      	adds	r3, #4
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f7ff f989 	bl	8007d92 <uxListRemove>
 8008a80:	4603      	mov	r3, r0
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d115      	bne.n	8008ab2 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008a86:	693b      	ldr	r3, [r7, #16]
 8008a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a8a:	491f      	ldr	r1, [pc, #124]	@ (8008b08 <xTaskPriorityDisinherit+0x110>)
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	009b      	lsls	r3, r3, #2
 8008a90:	4413      	add	r3, r2
 8008a92:	009b      	lsls	r3, r3, #2
 8008a94:	440b      	add	r3, r1
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d10a      	bne.n	8008ab2 <xTaskPriorityDisinherit+0xba>
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa6:	43da      	mvns	r2, r3
 8008aa8:	4b18      	ldr	r3, [pc, #96]	@ (8008b0c <xTaskPriorityDisinherit+0x114>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4013      	ands	r3, r2
 8008aae:	4a17      	ldr	r2, [pc, #92]	@ (8008b0c <xTaskPriorityDisinherit+0x114>)
 8008ab0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008aba:	693b      	ldr	r3, [r7, #16]
 8008abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008abe:	f1c3 0207 	rsb	r2, r3, #7
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aca:	2201      	movs	r2, #1
 8008acc:	409a      	lsls	r2, r3
 8008ace:	4b0f      	ldr	r3, [pc, #60]	@ (8008b0c <xTaskPriorityDisinherit+0x114>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	4a0d      	ldr	r2, [pc, #52]	@ (8008b0c <xTaskPriorityDisinherit+0x114>)
 8008ad6:	6013      	str	r3, [r2, #0]
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008adc:	4613      	mov	r3, r2
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	4413      	add	r3, r2
 8008ae2:	009b      	lsls	r3, r3, #2
 8008ae4:	4a08      	ldr	r2, [pc, #32]	@ (8008b08 <xTaskPriorityDisinherit+0x110>)
 8008ae6:	441a      	add	r2, r3
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	3304      	adds	r3, #4
 8008aec:	4619      	mov	r1, r3
 8008aee:	4610      	mov	r0, r2
 8008af0:	f7ff f8f2 	bl	8007cd8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008af4:	2301      	movs	r3, #1
 8008af6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008af8:	697b      	ldr	r3, [r7, #20]
	}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3718      	adds	r7, #24
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}
 8008b02:	bf00      	nop
 8008b04:	2002053c 	.word	0x2002053c
 8008b08:	20020540 	.word	0x20020540
 8008b0c:	20020604 	.word	0x20020604

08008b10 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b084      	sub	sp, #16
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
 8008b18:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008b1a:	4b29      	ldr	r3, [pc, #164]	@ (8008bc0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b20:	4b28      	ldr	r3, [pc, #160]	@ (8008bc4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	3304      	adds	r3, #4
 8008b26:	4618      	mov	r0, r3
 8008b28:	f7ff f933 	bl	8007d92 <uxListRemove>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d10b      	bne.n	8008b4a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008b32:	4b24      	ldr	r3, [pc, #144]	@ (8008bc4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b38:	2201      	movs	r2, #1
 8008b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b3e:	43da      	mvns	r2, r3
 8008b40:	4b21      	ldr	r3, [pc, #132]	@ (8008bc8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4013      	ands	r3, r2
 8008b46:	4a20      	ldr	r2, [pc, #128]	@ (8008bc8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008b48:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b50:	d10a      	bne.n	8008b68 <prvAddCurrentTaskToDelayedList+0x58>
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d007      	beq.n	8008b68 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b58:	4b1a      	ldr	r3, [pc, #104]	@ (8008bc4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	3304      	adds	r3, #4
 8008b5e:	4619      	mov	r1, r3
 8008b60:	481a      	ldr	r0, [pc, #104]	@ (8008bcc <prvAddCurrentTaskToDelayedList+0xbc>)
 8008b62:	f7ff f8b9 	bl	8007cd8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008b66:	e026      	b.n	8008bb6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008b68:	68fa      	ldr	r2, [r7, #12]
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	4413      	add	r3, r2
 8008b6e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008b70:	4b14      	ldr	r3, [pc, #80]	@ (8008bc4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	68ba      	ldr	r2, [r7, #8]
 8008b76:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008b78:	68ba      	ldr	r2, [r7, #8]
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d209      	bcs.n	8008b94 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b80:	4b13      	ldr	r3, [pc, #76]	@ (8008bd0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008b82:	681a      	ldr	r2, [r3, #0]
 8008b84:	4b0f      	ldr	r3, [pc, #60]	@ (8008bc4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	3304      	adds	r3, #4
 8008b8a:	4619      	mov	r1, r3
 8008b8c:	4610      	mov	r0, r2
 8008b8e:	f7ff f8c7 	bl	8007d20 <vListInsert>
}
 8008b92:	e010      	b.n	8008bb6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b94:	4b0f      	ldr	r3, [pc, #60]	@ (8008bd4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	4b0a      	ldr	r3, [pc, #40]	@ (8008bc4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	3304      	adds	r3, #4
 8008b9e:	4619      	mov	r1, r3
 8008ba0:	4610      	mov	r0, r2
 8008ba2:	f7ff f8bd 	bl	8007d20 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8008bd8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	68ba      	ldr	r2, [r7, #8]
 8008bac:	429a      	cmp	r2, r3
 8008bae:	d202      	bcs.n	8008bb6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008bb0:	4a09      	ldr	r2, [pc, #36]	@ (8008bd8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	6013      	str	r3, [r2, #0]
}
 8008bb6:	bf00      	nop
 8008bb8:	3710      	adds	r7, #16
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
 8008bbe:	bf00      	nop
 8008bc0:	20020600 	.word	0x20020600
 8008bc4:	2002053c 	.word	0x2002053c
 8008bc8:	20020604 	.word	0x20020604
 8008bcc:	200205e8 	.word	0x200205e8
 8008bd0:	200205d0 	.word	0x200205d0
 8008bd4:	200205cc 	.word	0x200205cc
 8008bd8:	20020618 	.word	0x20020618
 8008bdc:	00000000 	.word	0x00000000

08008be0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008be0:	4b07      	ldr	r3, [pc, #28]	@ (8008c00 <pxCurrentTCBConst2>)
 8008be2:	6819      	ldr	r1, [r3, #0]
 8008be4:	6808      	ldr	r0, [r1, #0]
 8008be6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bea:	f380 8809 	msr	PSP, r0
 8008bee:	f3bf 8f6f 	isb	sy
 8008bf2:	f04f 0000 	mov.w	r0, #0
 8008bf6:	f380 8811 	msr	BASEPRI, r0
 8008bfa:	4770      	bx	lr
 8008bfc:	f3af 8000 	nop.w

08008c00 <pxCurrentTCBConst2>:
 8008c00:	2002053c 	.word	0x2002053c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008c04:	bf00      	nop
 8008c06:	bf00      	nop

08008c08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b083      	sub	sp, #12
 8008c0c:	af00      	add	r7, sp, #0
	__asm volatile
 8008c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c12:	b672      	cpsid	i
 8008c14:	f383 8811 	msr	BASEPRI, r3
 8008c18:	f3bf 8f6f 	isb	sy
 8008c1c:	f3bf 8f4f 	dsb	sy
 8008c20:	b662      	cpsie	i
 8008c22:	607b      	str	r3, [r7, #4]
}
 8008c24:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008c26:	4b11      	ldr	r3, [pc, #68]	@ (8008c6c <vPortEnterCritical+0x64>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	4a0f      	ldr	r2, [pc, #60]	@ (8008c6c <vPortEnterCritical+0x64>)
 8008c2e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008c30:	4b0e      	ldr	r3, [pc, #56]	@ (8008c6c <vPortEnterCritical+0x64>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	2b01      	cmp	r3, #1
 8008c36:	d112      	bne.n	8008c5e <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008c38:	4b0d      	ldr	r3, [pc, #52]	@ (8008c70 <vPortEnterCritical+0x68>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	b2db      	uxtb	r3, r3
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d00d      	beq.n	8008c5e <vPortEnterCritical+0x56>
	__asm volatile
 8008c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c46:	b672      	cpsid	i
 8008c48:	f383 8811 	msr	BASEPRI, r3
 8008c4c:	f3bf 8f6f 	isb	sy
 8008c50:	f3bf 8f4f 	dsb	sy
 8008c54:	b662      	cpsie	i
 8008c56:	603b      	str	r3, [r7, #0]
}
 8008c58:	bf00      	nop
 8008c5a:	bf00      	nop
 8008c5c:	e7fd      	b.n	8008c5a <vPortEnterCritical+0x52>
	}
}
 8008c5e:	bf00      	nop
 8008c60:	370c      	adds	r7, #12
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr
 8008c6a:	bf00      	nop
 8008c6c:	2000000c 	.word	0x2000000c
 8008c70:	e000ed04 	.word	0xe000ed04

08008c74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008c74:	b480      	push	{r7}
 8008c76:	b083      	sub	sp, #12
 8008c78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008c7a:	4b13      	ldr	r3, [pc, #76]	@ (8008cc8 <vPortExitCritical+0x54>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d10d      	bne.n	8008c9e <vPortExitCritical+0x2a>
	__asm volatile
 8008c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c86:	b672      	cpsid	i
 8008c88:	f383 8811 	msr	BASEPRI, r3
 8008c8c:	f3bf 8f6f 	isb	sy
 8008c90:	f3bf 8f4f 	dsb	sy
 8008c94:	b662      	cpsie	i
 8008c96:	607b      	str	r3, [r7, #4]
}
 8008c98:	bf00      	nop
 8008c9a:	bf00      	nop
 8008c9c:	e7fd      	b.n	8008c9a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8008c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8008cc8 <vPortExitCritical+0x54>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	3b01      	subs	r3, #1
 8008ca4:	4a08      	ldr	r2, [pc, #32]	@ (8008cc8 <vPortExitCritical+0x54>)
 8008ca6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008ca8:	4b07      	ldr	r3, [pc, #28]	@ (8008cc8 <vPortExitCritical+0x54>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d105      	bne.n	8008cbc <vPortExitCritical+0x48>
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	f383 8811 	msr	BASEPRI, r3
}
 8008cba:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008cbc:	bf00      	nop
 8008cbe:	370c      	adds	r7, #12
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr
 8008cc8:	2000000c 	.word	0x2000000c
 8008ccc:	00000000 	.word	0x00000000

08008cd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008cd0:	f3ef 8009 	mrs	r0, PSP
 8008cd4:	f3bf 8f6f 	isb	sy
 8008cd8:	4b15      	ldr	r3, [pc, #84]	@ (8008d30 <pxCurrentTCBConst>)
 8008cda:	681a      	ldr	r2, [r3, #0]
 8008cdc:	f01e 0f10 	tst.w	lr, #16
 8008ce0:	bf08      	it	eq
 8008ce2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008ce6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cea:	6010      	str	r0, [r2, #0]
 8008cec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008cf0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008cf4:	b672      	cpsid	i
 8008cf6:	f380 8811 	msr	BASEPRI, r0
 8008cfa:	f3bf 8f4f 	dsb	sy
 8008cfe:	f3bf 8f6f 	isb	sy
 8008d02:	b662      	cpsie	i
 8008d04:	f7ff fc9e 	bl	8008644 <vTaskSwitchContext>
 8008d08:	f04f 0000 	mov.w	r0, #0
 8008d0c:	f380 8811 	msr	BASEPRI, r0
 8008d10:	bc09      	pop	{r0, r3}
 8008d12:	6819      	ldr	r1, [r3, #0]
 8008d14:	6808      	ldr	r0, [r1, #0]
 8008d16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d1a:	f01e 0f10 	tst.w	lr, #16
 8008d1e:	bf08      	it	eq
 8008d20:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008d24:	f380 8809 	msr	PSP, r0
 8008d28:	f3bf 8f6f 	isb	sy
 8008d2c:	4770      	bx	lr
 8008d2e:	bf00      	nop

08008d30 <pxCurrentTCBConst>:
 8008d30:	2002053c 	.word	0x2002053c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008d34:	bf00      	nop
 8008d36:	bf00      	nop

08008d38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b082      	sub	sp, #8
 8008d3c:	af00      	add	r7, sp, #0
	__asm volatile
 8008d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d42:	b672      	cpsid	i
 8008d44:	f383 8811 	msr	BASEPRI, r3
 8008d48:	f3bf 8f6f 	isb	sy
 8008d4c:	f3bf 8f4f 	dsb	sy
 8008d50:	b662      	cpsie	i
 8008d52:	607b      	str	r3, [r7, #4]
}
 8008d54:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008d56:	f7ff fbb9 	bl	80084cc <xTaskIncrementTick>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d003      	beq.n	8008d68 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008d60:	4b06      	ldr	r3, [pc, #24]	@ (8008d7c <SysTick_Handler+0x44>)
 8008d62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d66:	601a      	str	r2, [r3, #0]
 8008d68:	2300      	movs	r3, #0
 8008d6a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	f383 8811 	msr	BASEPRI, r3
}
 8008d72:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008d74:	bf00      	nop
 8008d76:	3708      	adds	r7, #8
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}
 8008d7c:	e000ed04 	.word	0xe000ed04

08008d80 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008d80:	b480      	push	{r7}
 8008d82:	b085      	sub	sp, #20
 8008d84:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008d86:	f3ef 8305 	mrs	r3, IPSR
 8008d8a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2b0f      	cmp	r3, #15
 8008d90:	d917      	bls.n	8008dc2 <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008d92:	4a1a      	ldr	r2, [pc, #104]	@ (8008dfc <vPortValidateInterruptPriority+0x7c>)
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	4413      	add	r3, r2
 8008d98:	781b      	ldrb	r3, [r3, #0]
 8008d9a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008d9c:	4b18      	ldr	r3, [pc, #96]	@ (8008e00 <vPortValidateInterruptPriority+0x80>)
 8008d9e:	781b      	ldrb	r3, [r3, #0]
 8008da0:	7afa      	ldrb	r2, [r7, #11]
 8008da2:	429a      	cmp	r2, r3
 8008da4:	d20d      	bcs.n	8008dc2 <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8008da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008daa:	b672      	cpsid	i
 8008dac:	f383 8811 	msr	BASEPRI, r3
 8008db0:	f3bf 8f6f 	isb	sy
 8008db4:	f3bf 8f4f 	dsb	sy
 8008db8:	b662      	cpsie	i
 8008dba:	607b      	str	r3, [r7, #4]
}
 8008dbc:	bf00      	nop
 8008dbe:	bf00      	nop
 8008dc0:	e7fd      	b.n	8008dbe <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008dc2:	4b10      	ldr	r3, [pc, #64]	@ (8008e04 <vPortValidateInterruptPriority+0x84>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008dca:	4b0f      	ldr	r3, [pc, #60]	@ (8008e08 <vPortValidateInterruptPriority+0x88>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	d90d      	bls.n	8008dee <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8008dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dd6:	b672      	cpsid	i
 8008dd8:	f383 8811 	msr	BASEPRI, r3
 8008ddc:	f3bf 8f6f 	isb	sy
 8008de0:	f3bf 8f4f 	dsb	sy
 8008de4:	b662      	cpsie	i
 8008de6:	603b      	str	r3, [r7, #0]
}
 8008de8:	bf00      	nop
 8008dea:	bf00      	nop
 8008dec:	e7fd      	b.n	8008dea <vPortValidateInterruptPriority+0x6a>
	}
 8008dee:	bf00      	nop
 8008df0:	3714      	adds	r7, #20
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr
 8008dfa:	bf00      	nop
 8008dfc:	e000e3f0 	.word	0xe000e3f0
 8008e00:	20020620 	.word	0x20020620
 8008e04:	e000ed0c 	.word	0xe000ed0c
 8008e08:	20020624 	.word	0x20020624

08008e0c <_ZN6tflite13ErrorReporter6ReportEPKcz>:

#include <cstdarg>

namespace tflite {

int ErrorReporter::Report(const char* format, ...) {
 8008e0c:	b40e      	push	{r1, r2, r3}
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b085      	sub	sp, #20
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	6078      	str	r0, [r7, #4]
  va_list args;
  va_start(args, format);
 8008e16:	f107 0320 	add.w	r3, r7, #32
 8008e1a:	60bb      	str	r3, [r7, #8]
  int code = Report(format, args);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	3308      	adds	r3, #8
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	68ba      	ldr	r2, [r7, #8]
 8008e26:	69f9      	ldr	r1, [r7, #28]
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	4798      	blx	r3
 8008e2c:	60f8      	str	r0, [r7, #12]
  va_end(args);
  return code;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	3714      	adds	r7, #20
 8008e34:	46bd      	mov	sp, r7
 8008e36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e3a:	b003      	add	sp, #12
 8008e3c:	4770      	bx	lr

08008e3e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>:

// TODO(aselle): Make the name of ReportError on context the same, so
// we can use the ensure functions w/o a context and w/ a reporter.
int ErrorReporter::ReportError(void*, const char* format, ...) {
 8008e3e:	b40c      	push	{r2, r3}
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b084      	sub	sp, #16
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
  va_list args;
  va_start(args, format);
 8008e4a:	f107 031c 	add.w	r3, r7, #28
 8008e4e:	60bb      	str	r3, [r7, #8]
  int code = Report(format, args);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	3308      	adds	r3, #8
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	68ba      	ldr	r2, [r7, #8]
 8008e5a:	69b9      	ldr	r1, [r7, #24]
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	4798      	blx	r3
 8008e60:	60f8      	str	r0, [r7, #12]
  va_end(args);
  return code;
 8008e62:	68fb      	ldr	r3, [r7, #12]
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3710      	adds	r7, #16
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e6e:	b002      	add	sp, #8
 8008e70:	4770      	bx	lr

08008e72 <_ZNK6tflite12OperatorCode23deprecated_builtin_codeEv>:
  int8_t deprecated_builtin_code() const {
 8008e72:	b580      	push	{r7, lr}
 8008e74:	b082      	sub	sp, #8
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	6078      	str	r0, [r7, #4]
    return GetField<int8_t>(VT_DEPRECATED_BUILTIN_CODE, 0);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	2104      	movs	r1, #4
 8008e80:	4618      	mov	r0, r3
 8008e82:	f000 f853 	bl	8008f2c <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 8008e86:	4603      	mov	r3, r0
  }
 8008e88:	4618      	mov	r0, r3
 8008e8a:	3708      	adds	r7, #8
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}

08008e90 <_ZNK6tflite12OperatorCode12builtin_codeEv>:
  tflite::BuiltinOperator builtin_code() const {
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b082      	sub	sp, #8
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::BuiltinOperator>(GetField<int32_t>(VT_BUILTIN_CODE, 0));
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	210a      	movs	r1, #10
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f000 f826 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 8008ea4:	4603      	mov	r3, r0
  }
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3708      	adds	r7, #8
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}

08008eae <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>:
// assigned to the `deprecated_builtin_code` field. In such cases, the
// value of the `builtin_code` field should be used for the builtin operator
// code. In the case, the maximum value of the two fields will be the value of
// the `builtin_code` as the right value.

BuiltinOperator GetBuiltinCode(const OperatorCode* op_code) {
 8008eae:	b580      	push	{r7, lr}
 8008eb0:	b084      	sub	sp, #16
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	6078      	str	r0, [r7, #4]
  // Caller should guarantee that the given argument value is not a nullptr.
  TFLITE_DCHECK(op_code != nullptr);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d101      	bne.n	8008ec0 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x12>
 8008ebc:	f012 fff2 	bl	801bea4 <abort>

  return std::max(
      op_code->builtin_code(),
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f7ff ffe5 	bl	8008e90 <_ZNK6tflite12OperatorCode12builtin_codeEv>
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	60bb      	str	r3, [r7, #8]
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f7ff ffd1 	bl	8008e72 <_ZNK6tflite12OperatorCode23deprecated_builtin_codeEv>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	60fb      	str	r3, [r7, #12]
  return std::max(
 8008ed4:	f107 020c 	add.w	r2, r7, #12
 8008ed8:	f107 0308 	add.w	r3, r7, #8
 8008edc:	4611      	mov	r1, r2
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f000 f844 	bl	8008f6c <_ZSt3maxIN6tflite15BuiltinOperatorEERKT_S4_S4_>
 8008ee4:	4603      	mov	r3, r0
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
 8008ee6:	681b      	ldr	r3, [r3, #0]
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	3710      	adds	r7, #16
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}

08008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>:
  T GetField(voffset_t field, T defaultval) const {
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b086      	sub	sp, #24
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	60f8      	str	r0, [r7, #12]
 8008ef8:	460b      	mov	r3, r1
 8008efa:	607a      	str	r2, [r7, #4]
 8008efc:	817b      	strh	r3, [r7, #10]
    auto field_offset = GetOptionalFieldOffset(field);
 8008efe:	897b      	ldrh	r3, [r7, #10]
 8008f00:	4619      	mov	r1, r3
 8008f02:	68f8      	ldr	r0, [r7, #12]
 8008f04:	f7f8 f904 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	82fb      	strh	r3, [r7, #22]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8008f0c:	8afb      	ldrh	r3, [r7, #22]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d007      	beq.n	8008f22 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_+0x32>
 8008f12:	68fa      	ldr	r2, [r7, #12]
 8008f14:	8afb      	ldrh	r3, [r7, #22]
 8008f16:	4413      	add	r3, r2
 8008f18:	4618      	mov	r0, r3
 8008f1a:	f7f8 fce8 	bl	80018ee <_ZN11flatbuffers10ReadScalarIlEET_PKv>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	e000      	b.n	8008f24 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_+0x34>
 8008f22:	687b      	ldr	r3, [r7, #4]
  }
 8008f24:	4618      	mov	r0, r3
 8008f26:	3718      	adds	r7, #24
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>:
  T GetField(voffset_t field, T defaultval) const {
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	460b      	mov	r3, r1
 8008f36:	807b      	strh	r3, [r7, #2]
 8008f38:	4613      	mov	r3, r2
 8008f3a:	707b      	strb	r3, [r7, #1]
    auto field_offset = GetOptionalFieldOffset(field);
 8008f3c:	887b      	ldrh	r3, [r7, #2]
 8008f3e:	4619      	mov	r1, r3
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f7f8 f8e5 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 8008f46:	4603      	mov	r3, r0
 8008f48:	81fb      	strh	r3, [r7, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8008f4a:	89fb      	ldrh	r3, [r7, #14]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d007      	beq.n	8008f60 <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_+0x34>
 8008f50:	687a      	ldr	r2, [r7, #4]
 8008f52:	89fb      	ldrh	r3, [r7, #14]
 8008f54:	4413      	add	r3, r2
 8008f56:	4618      	mov	r0, r3
 8008f58:	f000 f81c 	bl	8008f94 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	e001      	b.n	8008f64 <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_+0x38>
 8008f60:	f997 3001 	ldrsb.w	r3, [r7, #1]
  }
 8008f64:	4618      	mov	r0, r3
 8008f66:	3710      	adds	r7, #16
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}

08008f6c <_ZSt3maxIN6tflite15BuiltinOperatorEERKT_S4_S4_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8008f6c:	b480      	push	{r7}
 8008f6e:	b083      	sub	sp, #12
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
 8008f74:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	429a      	cmp	r2, r3
 8008f80:	da01      	bge.n	8008f86 <_ZSt3maxIN6tflite15BuiltinOperatorEERKT_S4_S4_+0x1a>
	return __b;
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	e000      	b.n	8008f88 <_ZSt3maxIN6tflite15BuiltinOperatorEERKT_S4_S4_+0x1c>
      return __a;
 8008f86:	687b      	ldr	r3, [r7, #4]
    }
 8008f88:	4618      	mov	r0, r3
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <_ZN11flatbuffers10ReadScalarIaEET_PKv>:
T ReadScalar(const void *p) {
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b082      	sub	sp, #8
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  return EndianScalar(*reinterpret_cast<const T *>(p));
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f993 3000 	ldrsb.w	r3, [r3]
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f000 f805 	bl	8008fb2 <_ZN11flatbuffers12EndianScalarIaEET_S1_>
 8008fa8:	4603      	mov	r3, r0
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	3708      	adds	r7, #8
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}

08008fb2 <_ZN11flatbuffers12EndianScalarIaEET_S1_>:
template<typename T> T EndianScalar(T t) {
 8008fb2:	b480      	push	{r7}
 8008fb4:	b083      	sub	sp, #12
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	4603      	mov	r3, r0
 8008fba:	71fb      	strb	r3, [r7, #7]
    return t;
 8008fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	370c      	adds	r7, #12
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr

08008fcc <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
 8008fd4:	6039      	str	r1, [r7, #0]
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	4618      	mov	r0, r3
 8008fda:	370c      	adds	r7, #12
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe2:	4770      	bx	lr

08008fe4 <_ZNK11flatbuffers6String5c_strEv>:
#include "flatbuffers/vector.h"

namespace flatbuffers {

struct String : public Vector<char> {
  const char* c_str() const { return reinterpret_cast<const char*>(Data()); }
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b082      	sub	sp, #8
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f001 f84e 	bl	800a090 <_ZNK11flatbuffers6VectorIcmE4DataEv>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	3708      	adds	r7, #8
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	bd80      	pop	{r7, pc}

08008ffe <_ZNK6tflite13Conv2DOptions7paddingEv>:
  tflite::Padding padding() const {
 8008ffe:	b580      	push	{r7, lr}
 8009000:	b082      	sub	sp, #8
 8009002:	af00      	add	r7, sp, #0
 8009004:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::Padding>(GetField<int8_t>(VT_PADDING, 0));
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2200      	movs	r2, #0
 800900a:	2104      	movs	r1, #4
 800900c:	4618      	mov	r0, r3
 800900e:	f7ff ff8d 	bl	8008f2c <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 8009012:	4603      	mov	r3, r0
  }
 8009014:	4618      	mov	r0, r3
 8009016:	3708      	adds	r7, #8
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <_ZNK6tflite13Conv2DOptions8stride_wEv>:
  int32_t stride_w() const {
 800901c:	b580      	push	{r7, lr}
 800901e:	b082      	sub	sp, #8
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_STRIDE_W, 0);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2200      	movs	r2, #0
 8009028:	2106      	movs	r1, #6
 800902a:	4618      	mov	r0, r3
 800902c:	f7ff ff60 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 8009030:	4603      	mov	r3, r0
  }
 8009032:	4618      	mov	r0, r3
 8009034:	3708      	adds	r7, #8
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}

0800903a <_ZNK6tflite13Conv2DOptions8stride_hEv>:
  int32_t stride_h() const {
 800903a:	b580      	push	{r7, lr}
 800903c:	b082      	sub	sp, #8
 800903e:	af00      	add	r7, sp, #0
 8009040:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_STRIDE_H, 0);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2200      	movs	r2, #0
 8009046:	2108      	movs	r1, #8
 8009048:	4618      	mov	r0, r3
 800904a:	f7ff ff51 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 800904e:	4603      	mov	r3, r0
  }
 8009050:	4618      	mov	r0, r3
 8009052:	3708      	adds	r7, #8
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}

08009058 <_ZNK6tflite13Conv2DOptions25fused_activation_functionEv>:
  tflite::ActivationFunctionType fused_activation_function() const {
 8009058:	b580      	push	{r7, lr}
 800905a:	b082      	sub	sp, #8
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2200      	movs	r2, #0
 8009064:	210a      	movs	r1, #10
 8009066:	4618      	mov	r0, r3
 8009068:	f7ff ff60 	bl	8008f2c <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 800906c:	4603      	mov	r3, r0
  }
 800906e:	4618      	mov	r0, r3
 8009070:	3708      	adds	r7, #8
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}

08009076 <_ZNK6tflite13Conv2DOptions17dilation_w_factorEv>:
  int32_t dilation_w_factor() const {
 8009076:	b580      	push	{r7, lr}
 8009078:	b082      	sub	sp, #8
 800907a:	af00      	add	r7, sp, #0
 800907c:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_DILATION_W_FACTOR, 1);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2201      	movs	r2, #1
 8009082:	210c      	movs	r1, #12
 8009084:	4618      	mov	r0, r3
 8009086:	f7ff ff33 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 800908a:	4603      	mov	r3, r0
  }
 800908c:	4618      	mov	r0, r3
 800908e:	3708      	adds	r7, #8
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <_ZNK6tflite13Conv2DOptions17dilation_h_factorEv>:
  int32_t dilation_h_factor() const {
 8009094:	b580      	push	{r7, lr}
 8009096:	b082      	sub	sp, #8
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_DILATION_H_FACTOR, 1);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2201      	movs	r2, #1
 80090a0:	210e      	movs	r1, #14
 80090a2:	4618      	mov	r0, r3
 80090a4:	f7ff ff24 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 80090a8:	4603      	mov	r3, r0
  }
 80090aa:	4618      	mov	r0, r3
 80090ac:	3708      	adds	r7, #8
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}

080090b2 <_ZNK6tflite13Conv2DOptions19quantized_bias_typeEv>:
  tflite::TensorType quantized_bias_type() const {
 80090b2:	b580      	push	{r7, lr}
 80090b4:	b082      	sub	sp, #8
 80090b6:	af00      	add	r7, sp, #0
 80090b8:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::TensorType>(GetField<int8_t>(VT_QUANTIZED_BIAS_TYPE, 0));
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2200      	movs	r2, #0
 80090be:	2110      	movs	r1, #16
 80090c0:	4618      	mov	r0, r3
 80090c2:	f7ff ff33 	bl	8008f2c <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 80090c6:	4603      	mov	r3, r0
  }
 80090c8:	4618      	mov	r0, r3
 80090ca:	3708      	adds	r7, #8
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <_ZNK6tflite13Pool2DOptions7paddingEv>:
  tflite::Padding padding() const {
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b082      	sub	sp, #8
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::Padding>(GetField<int8_t>(VT_PADDING, 0));
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2200      	movs	r2, #0
 80090dc:	2104      	movs	r1, #4
 80090de:	4618      	mov	r0, r3
 80090e0:	f7ff ff24 	bl	8008f2c <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 80090e4:	4603      	mov	r3, r0
  }
 80090e6:	4618      	mov	r0, r3
 80090e8:	3708      	adds	r7, #8
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd80      	pop	{r7, pc}

080090ee <_ZNK6tflite13Pool2DOptions8stride_wEv>:
  int32_t stride_w() const {
 80090ee:	b580      	push	{r7, lr}
 80090f0:	b082      	sub	sp, #8
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_STRIDE_W, 0);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2200      	movs	r2, #0
 80090fa:	2106      	movs	r1, #6
 80090fc:	4618      	mov	r0, r3
 80090fe:	f7ff fef7 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 8009102:	4603      	mov	r3, r0
  }
 8009104:	4618      	mov	r0, r3
 8009106:	3708      	adds	r7, #8
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}

0800910c <_ZNK6tflite13Pool2DOptions8stride_hEv>:
  int32_t stride_h() const {
 800910c:	b580      	push	{r7, lr}
 800910e:	b082      	sub	sp, #8
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_STRIDE_H, 0);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2200      	movs	r2, #0
 8009118:	2108      	movs	r1, #8
 800911a:	4618      	mov	r0, r3
 800911c:	f7ff fee8 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 8009120:	4603      	mov	r3, r0
  }
 8009122:	4618      	mov	r0, r3
 8009124:	3708      	adds	r7, #8
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}

0800912a <_ZNK6tflite13Pool2DOptions12filter_widthEv>:
  int32_t filter_width() const {
 800912a:	b580      	push	{r7, lr}
 800912c:	b082      	sub	sp, #8
 800912e:	af00      	add	r7, sp, #0
 8009130:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_FILTER_WIDTH, 0);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2200      	movs	r2, #0
 8009136:	210a      	movs	r1, #10
 8009138:	4618      	mov	r0, r3
 800913a:	f7ff fed9 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 800913e:	4603      	mov	r3, r0
  }
 8009140:	4618      	mov	r0, r3
 8009142:	3708      	adds	r7, #8
 8009144:	46bd      	mov	sp, r7
 8009146:	bd80      	pop	{r7, pc}

08009148 <_ZNK6tflite13Pool2DOptions13filter_heightEv>:
  int32_t filter_height() const {
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_FILTER_HEIGHT, 0);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2200      	movs	r2, #0
 8009154:	210c      	movs	r1, #12
 8009156:	4618      	mov	r0, r3
 8009158:	f7ff feca 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 800915c:	4603      	mov	r3, r0
  }
 800915e:	4618      	mov	r0, r3
 8009160:	3708      	adds	r7, #8
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}

08009166 <_ZNK6tflite13Pool2DOptions25fused_activation_functionEv>:
  tflite::ActivationFunctionType fused_activation_function() const {
 8009166:	b580      	push	{r7, lr}
 8009168:	b082      	sub	sp, #8
 800916a:	af00      	add	r7, sp, #0
 800916c:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2200      	movs	r2, #0
 8009172:	210e      	movs	r1, #14
 8009174:	4618      	mov	r0, r3
 8009176:	f7ff fed9 	bl	8008f2c <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 800917a:	4603      	mov	r3, r0
  }
 800917c:	4618      	mov	r0, r3
 800917e:	3708      	adds	r7, #8
 8009180:	46bd      	mov	sp, r7
 8009182:	bd80      	pop	{r7, pc}

08009184 <_ZNK6tflite21FullyConnectedOptions25fused_activation_functionEv>:
  tflite::ActivationFunctionType fused_activation_function() const {
 8009184:	b580      	push	{r7, lr}
 8009186:	b082      	sub	sp, #8
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2200      	movs	r2, #0
 8009190:	2104      	movs	r1, #4
 8009192:	4618      	mov	r0, r3
 8009194:	f7ff feca 	bl	8008f2c <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 8009198:	4603      	mov	r3, r0
  }
 800919a:	4618      	mov	r0, r3
 800919c:	3708      	adds	r7, #8
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}

080091a2 <_ZNK6tflite21FullyConnectedOptions14weights_formatEv>:
  tflite::FullyConnectedOptionsWeightsFormat weights_format() const {
 80091a2:	b580      	push	{r7, lr}
 80091a4:	b082      	sub	sp, #8
 80091a6:	af00      	add	r7, sp, #0
 80091a8:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::FullyConnectedOptionsWeightsFormat>(GetField<int8_t>(VT_WEIGHTS_FORMAT, 0));
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2200      	movs	r2, #0
 80091ae:	2106      	movs	r1, #6
 80091b0:	4618      	mov	r0, r3
 80091b2:	f7ff febb 	bl	8008f2c <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 80091b6:	4603      	mov	r3, r0
  }
 80091b8:	4618      	mov	r0, r3
 80091ba:	3708      	adds	r7, #8
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}

080091c0 <_ZNK6tflite21FullyConnectedOptions13keep_num_dimsEv>:
  bool keep_num_dims() const {
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b082      	sub	sp, #8
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
    return GetField<uint8_t>(VT_KEEP_NUM_DIMS, 0) != 0;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2200      	movs	r2, #0
 80091cc:	2108      	movs	r1, #8
 80091ce:	4618      	mov	r0, r3
 80091d0:	f000 ffa8 	bl	800a124 <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>
 80091d4:	4603      	mov	r3, r0
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	bf14      	ite	ne
 80091da:	2301      	movne	r3, #1
 80091dc:	2300      	moveq	r3, #0
 80091de:	b2db      	uxtb	r3, r3
  }
 80091e0:	4618      	mov	r0, r3
 80091e2:	3708      	adds	r7, #8
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <_ZNK6tflite21FullyConnectedOptions26asymmetric_quantize_inputsEv>:
  bool asymmetric_quantize_inputs() const {
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b082      	sub	sp, #8
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
    return GetField<uint8_t>(VT_ASYMMETRIC_QUANTIZE_INPUTS, 0) != 0;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2200      	movs	r2, #0
 80091f4:	210a      	movs	r1, #10
 80091f6:	4618      	mov	r0, r3
 80091f8:	f000 ff94 	bl	800a124 <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>
 80091fc:	4603      	mov	r3, r0
 80091fe:	2b00      	cmp	r3, #0
 8009200:	bf14      	ite	ne
 8009202:	2301      	movne	r3, #1
 8009204:	2300      	moveq	r3, #0
 8009206:	b2db      	uxtb	r3, r3
  }
 8009208:	4618      	mov	r0, r3
 800920a:	3708      	adds	r7, #8
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}

08009210 <_ZNK6tflite21FullyConnectedOptions19quantized_bias_typeEv>:
  tflite::TensorType quantized_bias_type() const {
 8009210:	b580      	push	{r7, lr}
 8009212:	b082      	sub	sp, #8
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::TensorType>(GetField<int8_t>(VT_QUANTIZED_BIAS_TYPE, 0));
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2200      	movs	r2, #0
 800921c:	210c      	movs	r1, #12
 800921e:	4618      	mov	r0, r3
 8009220:	f7ff fe84 	bl	8008f2c <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 8009224:	4603      	mov	r3, r0
  }
 8009226:	4618      	mov	r0, r3
 8009228:	3708      	adds	r7, #8
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}

0800922e <_ZNK6tflite14ReshapeOptions9new_shapeEv>:
  const ::flatbuffers::Vector<int32_t> *new_shape() const {
 800922e:	b580      	push	{r7, lr}
 8009230:	b082      	sub	sp, #8
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<int32_t> *>(VT_NEW_SHAPE);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2104      	movs	r1, #4
 800923a:	4618      	mov	r0, r3
 800923c:	f000 ffa1 	bl	800a182 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlmEEmEET_t>
 8009240:	4603      	mov	r3, r0
  }
 8009242:	4618      	mov	r0, r3
 8009244:	3708      	adds	r7, #8
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}

0800924a <_ZNK6tflite19StridedSliceOptions10begin_maskEv>:
  int32_t begin_mask() const {
 800924a:	b580      	push	{r7, lr}
 800924c:	b082      	sub	sp, #8
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_BEGIN_MASK, 0);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2200      	movs	r2, #0
 8009256:	2104      	movs	r1, #4
 8009258:	4618      	mov	r0, r3
 800925a:	f7ff fe49 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 800925e:	4603      	mov	r3, r0
  }
 8009260:	4618      	mov	r0, r3
 8009262:	3708      	adds	r7, #8
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}

08009268 <_ZNK6tflite19StridedSliceOptions8end_maskEv>:
  int32_t end_mask() const {
 8009268:	b580      	push	{r7, lr}
 800926a:	b082      	sub	sp, #8
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_END_MASK, 0);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	2106      	movs	r1, #6
 8009276:	4618      	mov	r0, r3
 8009278:	f7ff fe3a 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 800927c:	4603      	mov	r3, r0
  }
 800927e:	4618      	mov	r0, r3
 8009280:	3708      	adds	r7, #8
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}

08009286 <_ZNK6tflite19StridedSliceOptions13ellipsis_maskEv>:
  int32_t ellipsis_mask() const {
 8009286:	b580      	push	{r7, lr}
 8009288:	b082      	sub	sp, #8
 800928a:	af00      	add	r7, sp, #0
 800928c:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_ELLIPSIS_MASK, 0);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2200      	movs	r2, #0
 8009292:	2108      	movs	r1, #8
 8009294:	4618      	mov	r0, r3
 8009296:	f7ff fe2b 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 800929a:	4603      	mov	r3, r0
  }
 800929c:	4618      	mov	r0, r3
 800929e:	3708      	adds	r7, #8
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bd80      	pop	{r7, pc}

080092a4 <_ZNK6tflite19StridedSliceOptions13new_axis_maskEv>:
  int32_t new_axis_mask() const {
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b082      	sub	sp, #8
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_NEW_AXIS_MASK, 0);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2200      	movs	r2, #0
 80092b0:	210a      	movs	r1, #10
 80092b2:	4618      	mov	r0, r3
 80092b4:	f7ff fe1c 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 80092b8:	4603      	mov	r3, r0
  }
 80092ba:	4618      	mov	r0, r3
 80092bc:	3708      	adds	r7, #8
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}

080092c2 <_ZNK6tflite19StridedSliceOptions16shrink_axis_maskEv>:
  int32_t shrink_axis_mask() const {
 80092c2:	b580      	push	{r7, lr}
 80092c4:	b082      	sub	sp, #8
 80092c6:	af00      	add	r7, sp, #0
 80092c8:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_SHRINK_AXIS_MASK, 0);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2200      	movs	r2, #0
 80092ce:	210c      	movs	r1, #12
 80092d0:	4618      	mov	r0, r3
 80092d2:	f7ff fe0d 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 80092d6:	4603      	mov	r3, r0
  }
 80092d8:	4618      	mov	r0, r3
 80092da:	3708      	adds	r7, #8
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <_ZNK6tflite19StridedSliceOptions6offsetEv>:
  bool offset() const {
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b082      	sub	sp, #8
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
    return GetField<uint8_t>(VT_OFFSET, 0) != 0;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2200      	movs	r2, #0
 80092ec:	210e      	movs	r1, #14
 80092ee:	4618      	mov	r0, r3
 80092f0:	f000 ff18 	bl	800a124 <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	bf14      	ite	ne
 80092fa:	2301      	movne	r3, #1
 80092fc:	2300      	moveq	r3, #0
 80092fe:	b2db      	uxtb	r3, r3
  }
 8009300:	4618      	mov	r0, r3
 8009302:	3708      	adds	r7, #8
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}

08009308 <_ZNK6tflite12ShapeOptions8out_typeEv>:
  tflite::TensorType out_type() const {
 8009308:	b580      	push	{r7, lr}
 800930a:	b082      	sub	sp, #8
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::TensorType>(GetField<int8_t>(VT_OUT_TYPE, 0));
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2200      	movs	r2, #0
 8009314:	2104      	movs	r1, #4
 8009316:	4618      	mov	r0, r3
 8009318:	f7ff fe08 	bl	8008f2c <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 800931c:	4603      	mov	r3, r0
  }
 800931e:	4618      	mov	r0, r3
 8009320:	3708      	adds	r7, #8
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}

08009326 <_ZNK6tflite11PackOptions12values_countEv>:
  int32_t values_count() const {
 8009326:	b580      	push	{r7, lr}
 8009328:	b082      	sub	sp, #8
 800932a:	af00      	add	r7, sp, #0
 800932c:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_VALUES_COUNT, 0);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2200      	movs	r2, #0
 8009332:	2104      	movs	r1, #4
 8009334:	4618      	mov	r0, r3
 8009336:	f7ff fddb 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 800933a:	4603      	mov	r3, r0
  }
 800933c:	4618      	mov	r0, r3
 800933e:	3708      	adds	r7, #8
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}

08009344 <_ZNK6tflite11PackOptions4axisEv>:
  int32_t axis() const {
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_AXIS, 0);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2200      	movs	r2, #0
 8009350:	2106      	movs	r1, #6
 8009352:	4618      	mov	r0, r3
 8009354:	f7ff fdcc 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 8009358:	4603      	mov	r3, r0
  }
 800935a:	4618      	mov	r0, r3
 800935c:	3708      	adds	r7, #8
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}

08009362 <_ZNK6tflite9IfOptions19then_subgraph_indexEv>:
  int32_t then_subgraph_index() const {
 8009362:	b580      	push	{r7, lr}
 8009364:	b082      	sub	sp, #8
 8009366:	af00      	add	r7, sp, #0
 8009368:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_THEN_SUBGRAPH_INDEX, 0);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2200      	movs	r2, #0
 800936e:	2104      	movs	r1, #4
 8009370:	4618      	mov	r0, r3
 8009372:	f7ff fdbd 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 8009376:	4603      	mov	r3, r0
  }
 8009378:	4618      	mov	r0, r3
 800937a:	3708      	adds	r7, #8
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}

08009380 <_ZNK6tflite9IfOptions19else_subgraph_indexEv>:
  int32_t else_subgraph_index() const {
 8009380:	b580      	push	{r7, lr}
 8009382:	b082      	sub	sp, #8
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_ELSE_SUBGRAPH_INDEX, 0);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	2106      	movs	r1, #6
 800938e:	4618      	mov	r0, r3
 8009390:	f7ff fdae 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 8009394:	4603      	mov	r3, r0
  }
 8009396:	4618      	mov	r0, r3
 8009398:	3708      	adds	r7, #8
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}

0800939e <_ZNK6tflite15CallOnceOptions19init_subgraph_indexEv>:
  int32_t init_subgraph_index() const {
 800939e:	b580      	push	{r7, lr}
 80093a0:	b082      	sub	sp, #8
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_INIT_SUBGRAPH_INDEX, 0);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2200      	movs	r2, #0
 80093aa:	2104      	movs	r1, #4
 80093ac:	4618      	mov	r0, r3
 80093ae:	f7ff fd9f 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 80093b2:	4603      	mov	r3, r0
  }
 80093b4:	4618      	mov	r0, r3
 80093b6:	3708      	adds	r7, #8
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <_ZNK6tflite12WhileOptions19cond_subgraph_indexEv>:
  int32_t cond_subgraph_index() const {
 80093bc:	b580      	push	{r7, lr}
 80093be:	b082      	sub	sp, #8
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_COND_SUBGRAPH_INDEX, 0);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2200      	movs	r2, #0
 80093c8:	2104      	movs	r1, #4
 80093ca:	4618      	mov	r0, r3
 80093cc:	f7ff fd90 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 80093d0:	4603      	mov	r3, r0
  }
 80093d2:	4618      	mov	r0, r3
 80093d4:	3708      	adds	r7, #8
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bd80      	pop	{r7, pc}

080093da <_ZNK6tflite12WhileOptions19body_subgraph_indexEv>:
  int32_t body_subgraph_index() const {
 80093da:	b580      	push	{r7, lr}
 80093dc:	b082      	sub	sp, #8
 80093de:	af00      	add	r7, sp, #0
 80093e0:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_BODY_SUBGRAPH_INDEX, 0);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2200      	movs	r2, #0
 80093e6:	2106      	movs	r1, #6
 80093e8:	4618      	mov	r0, r3
 80093ea:	f7ff fd81 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 80093ee:	4603      	mov	r3, r0
  }
 80093f0:	4618      	mov	r0, r3
 80093f2:	3708      	adds	r7, #8
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}

080093f8 <_ZNK6tflite8Operator20builtin_options_typeEv>:
  tflite::BuiltinOptions builtin_options_type() const {
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b082      	sub	sp, #8
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::BuiltinOptions>(GetField<uint8_t>(VT_BUILTIN_OPTIONS_TYPE, 0));
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2200      	movs	r2, #0
 8009404:	210a      	movs	r1, #10
 8009406:	4618      	mov	r0, r3
 8009408:	f000 fe8c 	bl	800a124 <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>
 800940c:	4603      	mov	r3, r0
  }
 800940e:	4618      	mov	r0, r3
 8009410:	3708      	adds	r7, #8
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}

08009416 <_ZNK6tflite8Operator15builtin_optionsEv>:
  const void *builtin_options() const {
 8009416:	b580      	push	{r7, lr}
 8009418:	b082      	sub	sp, #8
 800941a:	af00      	add	r7, sp, #0
 800941c:	6078      	str	r0, [r7, #4]
    return GetPointer<const void *>(VT_BUILTIN_OPTIONS);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	210c      	movs	r1, #12
 8009422:	4618      	mov	r0, r3
 8009424:	f000 fe9d 	bl	800a162 <_ZNK11flatbuffers5Table10GetPointerIPKvmEET_t>
 8009428:	4603      	mov	r3, r0
  }
 800942a:	4618      	mov	r0, r3
 800942c:	3708      	adds	r7, #8
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}

08009432 <_ZNK6tflite8Operator32builtin_options_as_Conv2DOptionsEv>:
  const tflite::Conv2DOptions *builtin_options_as_Conv2DOptions() const {
 8009432:	b580      	push	{r7, lr}
 8009434:	b082      	sub	sp, #8
 8009436:	af00      	add	r7, sp, #0
 8009438:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_Conv2DOptions ? static_cast<const tflite::Conv2DOptions *>(builtin_options()) : nullptr;
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f7ff ffdc 	bl	80093f8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 8009440:	4603      	mov	r3, r0
 8009442:	2b01      	cmp	r3, #1
 8009444:	d104      	bne.n	8009450 <_ZNK6tflite8Operator32builtin_options_as_Conv2DOptionsEv+0x1e>
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f7ff ffe5 	bl	8009416 <_ZNK6tflite8Operator15builtin_optionsEv>
 800944c:	4603      	mov	r3, r0
 800944e:	e000      	b.n	8009452 <_ZNK6tflite8Operator32builtin_options_as_Conv2DOptionsEv+0x20>
 8009450:	2300      	movs	r3, #0
  }
 8009452:	4618      	mov	r0, r3
 8009454:	3708      	adds	r7, #8
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}

0800945a <_ZNK6tflite8Operator32builtin_options_as_Pool2DOptionsEv>:
  const tflite::Pool2DOptions *builtin_options_as_Pool2DOptions() const {
 800945a:	b580      	push	{r7, lr}
 800945c:	b082      	sub	sp, #8
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_Pool2DOptions ? static_cast<const tflite::Pool2DOptions *>(builtin_options()) : nullptr;
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f7ff ffc8 	bl	80093f8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 8009468:	4603      	mov	r3, r0
 800946a:	2b05      	cmp	r3, #5
 800946c:	d104      	bne.n	8009478 <_ZNK6tflite8Operator32builtin_options_as_Pool2DOptionsEv+0x1e>
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f7ff ffd1 	bl	8009416 <_ZNK6tflite8Operator15builtin_optionsEv>
 8009474:	4603      	mov	r3, r0
 8009476:	e000      	b.n	800947a <_ZNK6tflite8Operator32builtin_options_as_Pool2DOptionsEv+0x20>
 8009478:	2300      	movs	r3, #0
  }
 800947a:	4618      	mov	r0, r3
 800947c:	3708      	adds	r7, #8
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}

08009482 <_ZNK6tflite8Operator40builtin_options_as_FullyConnectedOptionsEv>:
  const tflite::FullyConnectedOptions *builtin_options_as_FullyConnectedOptions() const {
 8009482:	b580      	push	{r7, lr}
 8009484:	b082      	sub	sp, #8
 8009486:	af00      	add	r7, sp, #0
 8009488:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_FullyConnectedOptions ? static_cast<const tflite::FullyConnectedOptions *>(builtin_options()) : nullptr;
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f7ff ffb4 	bl	80093f8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 8009490:	4603      	mov	r3, r0
 8009492:	2b08      	cmp	r3, #8
 8009494:	d104      	bne.n	80094a0 <_ZNK6tflite8Operator40builtin_options_as_FullyConnectedOptionsEv+0x1e>
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f7ff ffbd 	bl	8009416 <_ZNK6tflite8Operator15builtin_optionsEv>
 800949c:	4603      	mov	r3, r0
 800949e:	e000      	b.n	80094a2 <_ZNK6tflite8Operator40builtin_options_as_FullyConnectedOptionsEv+0x20>
 80094a0:	2300      	movs	r3, #0
  }
 80094a2:	4618      	mov	r0, r3
 80094a4:	3708      	adds	r7, #8
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}

080094aa <_ZNK6tflite8Operator33builtin_options_as_ReshapeOptionsEv>:
  const tflite::ReshapeOptions *builtin_options_as_ReshapeOptions() const {
 80094aa:	b580      	push	{r7, lr}
 80094ac:	b082      	sub	sp, #8
 80094ae:	af00      	add	r7, sp, #0
 80094b0:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_ReshapeOptions ? static_cast<const tflite::ReshapeOptions *>(builtin_options()) : nullptr;
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f7ff ffa0 	bl	80093f8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b11      	cmp	r3, #17
 80094bc:	d104      	bne.n	80094c8 <_ZNK6tflite8Operator33builtin_options_as_ReshapeOptionsEv+0x1e>
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f7ff ffa9 	bl	8009416 <_ZNK6tflite8Operator15builtin_optionsEv>
 80094c4:	4603      	mov	r3, r0
 80094c6:	e000      	b.n	80094ca <_ZNK6tflite8Operator33builtin_options_as_ReshapeOptionsEv+0x20>
 80094c8:	2300      	movs	r3, #0
  }
 80094ca:	4618      	mov	r0, r3
 80094cc:	3708      	adds	r7, #8
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}

080094d2 <_ZNK6tflite8Operator38builtin_options_as_StridedSliceOptionsEv>:
  const tflite::StridedSliceOptions *builtin_options_as_StridedSliceOptions() const {
 80094d2:	b580      	push	{r7, lr}
 80094d4:	b082      	sub	sp, #8
 80094d6:	af00      	add	r7, sp, #0
 80094d8:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_StridedSliceOptions ? static_cast<const tflite::StridedSliceOptions *>(builtin_options()) : nullptr;
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f7ff ff8c 	bl	80093f8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 80094e0:	4603      	mov	r3, r0
 80094e2:	2b20      	cmp	r3, #32
 80094e4:	d104      	bne.n	80094f0 <_ZNK6tflite8Operator38builtin_options_as_StridedSliceOptionsEv+0x1e>
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f7ff ff95 	bl	8009416 <_ZNK6tflite8Operator15builtin_optionsEv>
 80094ec:	4603      	mov	r3, r0
 80094ee:	e000      	b.n	80094f2 <_ZNK6tflite8Operator38builtin_options_as_StridedSliceOptionsEv+0x20>
 80094f0:	2300      	movs	r3, #0
  }
 80094f2:	4618      	mov	r0, r3
 80094f4:	3708      	adds	r7, #8
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}

080094fa <_ZNK6tflite8Operator31builtin_options_as_ShapeOptionsEv>:
  const tflite::ShapeOptions *builtin_options_as_ShapeOptions() const {
 80094fa:	b580      	push	{r7, lr}
 80094fc:	b082      	sub	sp, #8
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_ShapeOptions ? static_cast<const tflite::ShapeOptions *>(builtin_options()) : nullptr;
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f7ff ff78 	bl	80093f8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 8009508:	4603      	mov	r3, r0
 800950a:	2b37      	cmp	r3, #55	@ 0x37
 800950c:	d104      	bne.n	8009518 <_ZNK6tflite8Operator31builtin_options_as_ShapeOptionsEv+0x1e>
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f7ff ff81 	bl	8009416 <_ZNK6tflite8Operator15builtin_optionsEv>
 8009514:	4603      	mov	r3, r0
 8009516:	e000      	b.n	800951a <_ZNK6tflite8Operator31builtin_options_as_ShapeOptionsEv+0x20>
 8009518:	2300      	movs	r3, #0
  }
 800951a:	4618      	mov	r0, r3
 800951c:	3708      	adds	r7, #8
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}

08009522 <_ZNK6tflite8Operator30builtin_options_as_PackOptionsEv>:
  const tflite::PackOptions *builtin_options_as_PackOptions() const {
 8009522:	b580      	push	{r7, lr}
 8009524:	b082      	sub	sp, #8
 8009526:	af00      	add	r7, sp, #0
 8009528:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_PackOptions ? static_cast<const tflite::PackOptions *>(builtin_options()) : nullptr;
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f7ff ff64 	bl	80093f8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 8009530:	4603      	mov	r3, r0
 8009532:	2b3b      	cmp	r3, #59	@ 0x3b
 8009534:	d104      	bne.n	8009540 <_ZNK6tflite8Operator30builtin_options_as_PackOptionsEv+0x1e>
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f7ff ff6d 	bl	8009416 <_ZNK6tflite8Operator15builtin_optionsEv>
 800953c:	4603      	mov	r3, r0
 800953e:	e000      	b.n	8009542 <_ZNK6tflite8Operator30builtin_options_as_PackOptionsEv+0x20>
 8009540:	2300      	movs	r3, #0
  }
 8009542:	4618      	mov	r0, r3
 8009544:	3708      	adds	r7, #8
 8009546:	46bd      	mov	sp, r7
 8009548:	bd80      	pop	{r7, pc}

0800954a <_ZNK6tflite8Operator28builtin_options_as_IfOptionsEv>:
  const tflite::IfOptions *builtin_options_as_IfOptions() const {
 800954a:	b580      	push	{r7, lr}
 800954c:	b082      	sub	sp, #8
 800954e:	af00      	add	r7, sp, #0
 8009550:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_IfOptions ? static_cast<const tflite::IfOptions *>(builtin_options()) : nullptr;
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f7ff ff50 	bl	80093f8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 8009558:	4603      	mov	r3, r0
 800955a:	2b5c      	cmp	r3, #92	@ 0x5c
 800955c:	d104      	bne.n	8009568 <_ZNK6tflite8Operator28builtin_options_as_IfOptionsEv+0x1e>
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f7ff ff59 	bl	8009416 <_ZNK6tflite8Operator15builtin_optionsEv>
 8009564:	4603      	mov	r3, r0
 8009566:	e000      	b.n	800956a <_ZNK6tflite8Operator28builtin_options_as_IfOptionsEv+0x20>
 8009568:	2300      	movs	r3, #0
  }
 800956a:	4618      	mov	r0, r3
 800956c:	3708      	adds	r7, #8
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}

08009572 <_ZNK6tflite8Operator31builtin_options_as_WhileOptionsEv>:
  const tflite::WhileOptions *builtin_options_as_WhileOptions() const {
 8009572:	b580      	push	{r7, lr}
 8009574:	b082      	sub	sp, #8
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_WhileOptions ? static_cast<const tflite::WhileOptions *>(builtin_options()) : nullptr;
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f7ff ff3c 	bl	80093f8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 8009580:	4603      	mov	r3, r0
 8009582:	2b5d      	cmp	r3, #93	@ 0x5d
 8009584:	d104      	bne.n	8009590 <_ZNK6tflite8Operator31builtin_options_as_WhileOptionsEv+0x1e>
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f7ff ff45 	bl	8009416 <_ZNK6tflite8Operator15builtin_optionsEv>
 800958c:	4603      	mov	r3, r0
 800958e:	e000      	b.n	8009592 <_ZNK6tflite8Operator31builtin_options_as_WhileOptionsEv+0x20>
 8009590:	2300      	movs	r3, #0
  }
 8009592:	4618      	mov	r0, r3
 8009594:	3708      	adds	r7, #8
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}

0800959a <_ZNK6tflite8Operator34builtin_options_as_CallOnceOptionsEv>:
  const tflite::CallOnceOptions *builtin_options_as_CallOnceOptions() const {
 800959a:	b580      	push	{r7, lr}
 800959c:	b082      	sub	sp, #8
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_CallOnceOptions ? static_cast<const tflite::CallOnceOptions *>(builtin_options()) : nullptr;
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f7ff ff28 	bl	80093f8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 80095a8:	4603      	mov	r3, r0
 80095aa:	2b67      	cmp	r3, #103	@ 0x67
 80095ac:	d104      	bne.n	80095b8 <_ZNK6tflite8Operator34builtin_options_as_CallOnceOptionsEv+0x1e>
 80095ae:	6878      	ldr	r0, [r7, #4]
 80095b0:	f7ff ff31 	bl	8009416 <_ZNK6tflite8Operator15builtin_optionsEv>
 80095b4:	4603      	mov	r3, r0
 80095b6:	e000      	b.n	80095ba <_ZNK6tflite8Operator34builtin_options_as_CallOnceOptionsEv+0x20>
 80095b8:	2300      	movs	r3, #0
  }
 80095ba:	4618      	mov	r0, r3
 80095bc:	3708      	adds	r7, #8
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}

080095c2 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterC1EPNS_20BuiltinDataAllocatorE>:
// parsed op data (e.g., when model parameters are invalid).
class SafeBuiltinDataAllocator {
 public:
  class BuiltinDataDeleter {
   public:
    explicit BuiltinDataDeleter(BuiltinDataAllocator* allocator)
 80095c2:	b480      	push	{r7}
 80095c4:	b083      	sub	sp, #12
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	6078      	str	r0, [r7, #4]
 80095ca:	6039      	str	r1, [r7, #0]
        : allocator_(allocator) {}
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	683a      	ldr	r2, [r7, #0]
 80095d0:	601a      	str	r2, [r3, #0]
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	4618      	mov	r0, r3
 80095d6:	370c      	adds	r7, #12
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv>:

    void operator()(void* data) { allocator_->Deallocate(data); }
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b082      	sub	sp, #8
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	6039      	str	r1, [r7, #0]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681a      	ldr	r2, [r3, #0]
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	3304      	adds	r3, #4
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6839      	ldr	r1, [r7, #0]
 80095fa:	4610      	mov	r0, r2
 80095fc:	4798      	blx	r3
 80095fe:	bf00      	nop
 8009600:	3708      	adds	r7, #8
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}

08009606 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocatorC1EPNS_20BuiltinDataAllocatorE>:
  };

  template <typename T>
  using BuiltinDataPtr = std::unique_ptr<T, BuiltinDataDeleter>;

  explicit SafeBuiltinDataAllocator(BuiltinDataAllocator* allocator)
 8009606:	b480      	push	{r7}
 8009608:	b083      	sub	sp, #12
 800960a:	af00      	add	r7, sp, #0
 800960c:	6078      	str	r0, [r7, #4]
 800960e:	6039      	str	r1, [r7, #0]
      : allocator_(allocator) {}
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	683a      	ldr	r2, [r7, #0]
 8009614:	601a      	str	r2, [r3, #0]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	4618      	mov	r0, r3
 800961a:	370c      	adds	r7, #12
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr

08009624 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:

// All the Parse functions take some pointers as params and this function has
// the common DCHECKs to catch if any of those are nullptr.
void CheckParsePointerParams(const Operator* op, ErrorReporter* error_reporter,
                             BuiltinDataAllocator* allocator,
                             void** builtin_data) {
 8009624:	b580      	push	{r7, lr}
 8009626:	b084      	sub	sp, #16
 8009628:	af00      	add	r7, sp, #0
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	60b9      	str	r1, [r7, #8]
 800962e:	607a      	str	r2, [r7, #4]
 8009630:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK(op != nullptr);
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d101      	bne.n	800963c <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x18>
 8009638:	f012 fc34 	bl	801bea4 <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d101      	bne.n	8009646 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x22>
 8009642:	f012 fc2f 	bl	801bea4 <abort>
  TFLITE_DCHECK(allocator != nullptr);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d101      	bne.n	8009650 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x2c>
 800964c:	f012 fc2a 	bl	801bea4 <abort>
  TFLITE_DCHECK(builtin_data != nullptr);
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d101      	bne.n	800965a <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x36>
 8009656:	f012 fc25 	bl	801bea4 <abort>
}
 800965a:	bf00      	nop
 800965c:	3710      	adds	r7, #16
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}
	...

08009664 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>:
  }
  return kTfLiteOk;
}

// Converts the flatbuffer activation to what is used at runtime.
TfLiteFusedActivation ConvertActivation(ActivationFunctionType activation) {
 8009664:	b480      	push	{r7}
 8009666:	b083      	sub	sp, #12
 8009668:	af00      	add	r7, sp, #0
 800966a:	4603      	mov	r3, r0
 800966c:	71fb      	strb	r3, [r7, #7]
  switch (activation) {
 800966e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009672:	2b05      	cmp	r3, #5
 8009674:	d81a      	bhi.n	80096ac <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x48>
 8009676:	a201      	add	r2, pc, #4	@ (adr r2, 800967c <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x18>)
 8009678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800967c:	08009695 	.word	0x08009695
 8009680:	08009699 	.word	0x08009699
 8009684:	0800969d 	.word	0x0800969d
 8009688:	080096a1 	.word	0x080096a1
 800968c:	080096a5 	.word	0x080096a5
 8009690:	080096a9 	.word	0x080096a9
    case ActivationFunctionType_NONE:
      return kTfLiteActNone;
 8009694:	2300      	movs	r3, #0
 8009696:	e00a      	b.n	80096ae <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x4a>
    case ActivationFunctionType_RELU:
      return kTfLiteActRelu;
 8009698:	2301      	movs	r3, #1
 800969a:	e008      	b.n	80096ae <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x4a>
    case ActivationFunctionType_RELU_N1_TO_1:
      return kTfLiteActReluN1To1;
 800969c:	2302      	movs	r3, #2
 800969e:	e006      	b.n	80096ae <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x4a>
    case ActivationFunctionType_RELU6:
      return kTfLiteActRelu6;
 80096a0:	2303      	movs	r3, #3
 80096a2:	e004      	b.n	80096ae <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x4a>
    case ActivationFunctionType_TANH:
      return kTfLiteActTanh;
 80096a4:	2304      	movs	r3, #4
 80096a6:	e002      	b.n	80096ae <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x4a>
    case ActivationFunctionType_SIGN_BIT:
      return kTfLiteActSignBit;
 80096a8:	2305      	movs	r3, #5
 80096aa:	e000      	b.n	80096ae <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x4a>
  }
  return kTfLiteActNone;
 80096ac:	2300      	movs	r3, #0
}
 80096ae:	4618      	mov	r0, r3
 80096b0:	370c      	adds	r7, #12
 80096b2:	46bd      	mov	sp, r7
 80096b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b8:	4770      	bx	lr
 80096ba:	bf00      	nop

080096bc <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>:

// Converts the flatbuffer padding enum to what is used at runtime.
TfLitePadding ConvertPadding(Padding padding) {
 80096bc:	b480      	push	{r7}
 80096be:	b083      	sub	sp, #12
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	4603      	mov	r3, r0
 80096c4:	71fb      	strb	r3, [r7, #7]
  switch (padding) {
 80096c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d002      	beq.n	80096d4 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0x18>
 80096ce:	2b01      	cmp	r3, #1
 80096d0:	d002      	beq.n	80096d8 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0x1c>
 80096d2:	e003      	b.n	80096dc <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0x20>
    case Padding_SAME:
      return kTfLitePaddingSame;
 80096d4:	2301      	movs	r3, #1
 80096d6:	e002      	b.n	80096de <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0x22>
    case Padding_VALID:
      return kTfLitePaddingValid;
 80096d8:	2302      	movs	r3, #2
 80096da:	e000      	b.n	80096de <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0x22>
  }
  return kTfLitePaddingUnknown;
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	370c      	adds	r7, #12
 80096e2:	46bd      	mov	sp, r7
 80096e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e8:	4770      	bx	lr
	...

080096ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>:
}  // NOLINT[readability/fn_size]
#endif  // !defined(TF_LITE_STATIC_MEMORY)
}  // namespace

TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type,
                               ErrorReporter* error_reporter) {
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b084      	sub	sp, #16
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	4603      	mov	r3, r0
 80096f4:	60b9      	str	r1, [r7, #8]
 80096f6:	607a      	str	r2, [r7, #4]
 80096f8:	73fb      	strb	r3, [r7, #15]
  switch (tensor_type) {
 80096fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096fe:	2b13      	cmp	r3, #19
 8009700:	f200 8090 	bhi.w	8009824 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x138>
 8009704:	a201      	add	r2, pc, #4	@ (adr r2, 800970c <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x20>)
 8009706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800970a:	bf00      	nop
 800970c:	08009771 	.word	0x08009771
 8009710:	0800975d 	.word	0x0800975d
 8009714:	08009799 	.word	0x08009799
 8009718:	080097ad 	.word	0x080097ad
 800971c:	080097c1 	.word	0x080097c1
 8009720:	080097d5 	.word	0x080097d5
 8009724:	080097df 	.word	0x080097df
 8009728:	08009785 	.word	0x08009785
 800972c:	080097e9 	.word	0x080097e9
 8009730:	080097b7 	.word	0x080097b7
 8009734:	0800977b 	.word	0x0800977b
 8009738:	080097f3 	.word	0x080097f3
 800973c:	080097cb 	.word	0x080097cb
 8009740:	080097fd 	.word	0x080097fd
 8009744:	08009807 	.word	0x08009807
 8009748:	080097a3 	.word	0x080097a3
 800974c:	0800978f 	.word	0x0800978f
 8009750:	08009811 	.word	0x08009811
 8009754:	08009767 	.word	0x08009767
 8009758:	0800981b 	.word	0x0800981b
    case TensorType_FLOAT16:
      *type = kTfLiteFloat16;
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	220a      	movs	r2, #10
 8009760:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 8009762:	2300      	movs	r3, #0
 8009764:	e069      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_BFLOAT16:
      *type = kTfLiteBFloat16;
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	2213      	movs	r2, #19
 800976a:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 800976c:	2300      	movs	r3, #0
 800976e:	e064      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_FLOAT32:
      *type = kTfLiteFloat32;
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	2201      	movs	r2, #1
 8009774:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 8009776:	2300      	movs	r3, #0
 8009778:	e05f      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_FLOAT64:
      *type = kTfLiteFloat64;
 800977a:	68bb      	ldr	r3, [r7, #8]
 800977c:	220b      	movs	r2, #11
 800977e:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 8009780:	2300      	movs	r3, #0
 8009782:	e05a      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_INT16:
      *type = kTfLiteInt16;
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	2207      	movs	r2, #7
 8009788:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 800978a:	2300      	movs	r3, #0
 800978c:	e055      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_UINT16:
      *type = kTfLiteUInt16;
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	2211      	movs	r2, #17
 8009792:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 8009794:	2300      	movs	r3, #0
 8009796:	e050      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_INT32:
      *type = kTfLiteInt32;
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	2202      	movs	r2, #2
 800979c:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 800979e:	2300      	movs	r3, #0
 80097a0:	e04b      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_UINT32:
      *type = kTfLiteUInt32;
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	2210      	movs	r2, #16
 80097a6:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80097a8:	2300      	movs	r3, #0
 80097aa:	e046      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_UINT8:
      *type = kTfLiteUInt8;
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	2203      	movs	r2, #3
 80097b0:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80097b2:	2300      	movs	r3, #0
 80097b4:	e041      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_INT8:
      *type = kTfLiteInt8;
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	2209      	movs	r2, #9
 80097ba:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80097bc:	2300      	movs	r3, #0
 80097be:	e03c      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_INT64:
      *type = kTfLiteInt64;
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	2204      	movs	r2, #4
 80097c4:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80097c6:	2300      	movs	r3, #0
 80097c8:	e037      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_UINT64:
      *type = kTfLiteUInt64;
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	220d      	movs	r2, #13
 80097ce:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80097d0:	2300      	movs	r3, #0
 80097d2:	e032      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_STRING:
      *type = kTfLiteString;
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	2205      	movs	r2, #5
 80097d8:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80097da:	2300      	movs	r3, #0
 80097dc:	e02d      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_BOOL:
      *type = kTfLiteBool;
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	2206      	movs	r2, #6
 80097e2:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80097e4:	2300      	movs	r3, #0
 80097e6:	e028      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_COMPLEX64:
      *type = kTfLiteComplex64;
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	2208      	movs	r2, #8
 80097ec:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80097ee:	2300      	movs	r3, #0
 80097f0:	e023      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_COMPLEX128:
      *type = kTfLiteComplex128;
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	220c      	movs	r2, #12
 80097f6:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80097f8:	2300      	movs	r3, #0
 80097fa:	e01e      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_RESOURCE:
      *type = kTfLiteResource;
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	220e      	movs	r2, #14
 8009800:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 8009802:	2300      	movs	r3, #0
 8009804:	e019      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_VARIANT:
      *type = kTfLiteVariant;
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	220f      	movs	r2, #15
 800980a:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 800980c:	2300      	movs	r3, #0
 800980e:	e014      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_INT4:
      *type = kTfLiteInt4;
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	2212      	movs	r2, #18
 8009814:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 8009816:	2300      	movs	r3, #0
 8009818:	e00f      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    case TensorType_INT2:
      *type = kTfLiteInt2;
 800981a:	68bb      	ldr	r3, [r7, #8]
 800981c:	2214      	movs	r2, #20
 800981e:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 8009820:	2300      	movs	r3, #0
 8009822:	e00a      	b.n	800983a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x14e>
    default:
      *type = kTfLiteNoType;
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	2200      	movs	r2, #0
 8009828:	701a      	strb	r2, [r3, #0]
      TF_LITE_REPORT_ERROR(error_reporter,
 800982a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800982e:	461a      	mov	r2, r3
 8009830:	4904      	ldr	r1, [pc, #16]	@ (8009844 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x158>)
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f7ff faea 	bl	8008e0c <_ZN6tflite13ErrorReporter6ReportEPKcz>
                           "Unsupported data type %d in tensor\n", tensor_type);
      return kTfLiteError;
 8009838:	2301      	movs	r3, #1
  }
}
 800983a:	4618      	mov	r0, r3
 800983c:	3710      	adds	r7, #16
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}
 8009842:	bf00      	nop
 8009844:	0801d804 	.word	0x0801d804

08009848 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  *builtin_data = params.release();
  return kTfLiteOk;
}

TfLiteStatus ParseConv2D(const Operator* op, ErrorReporter* error_reporter,
                         BuiltinDataAllocator* allocator, void** builtin_data) {
 8009848:	b5b0      	push	{r4, r5, r7, lr}
 800984a:	b08c      	sub	sp, #48	@ 0x30
 800984c:	af02      	add	r7, sp, #8
 800984e:	60f8      	str	r0, [r7, #12]
 8009850:	60b9      	str	r1, [r7, #8]
 8009852:	607a      	str	r2, [r7, #4]
 8009854:	603b      	str	r3, [r7, #0]
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	68b9      	ldr	r1, [r7, #8]
 800985c:	68f8      	ldr	r0, [r7, #12]
 800985e:	f7ff fee1 	bl	8009624 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>

  SafeBuiltinDataAllocator safe_allocator(allocator);
 8009862:	f107 031c 	add.w	r3, r7, #28
 8009866:	6879      	ldr	r1, [r7, #4]
 8009868:	4618      	mov	r0, r3
 800986a:	f7ff fecc 	bl	8009606 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocatorC1EPNS_20BuiltinDataAllocatorE>
  std::unique_ptr<TfLiteConvParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteConvParams>();
 800986e:	f107 0314 	add.w	r3, r7, #20
 8009872:	f107 021c 	add.w	r2, r7, #28
 8009876:	4611      	mov	r1, r2
 8009878:	4618      	mov	r0, r3
 800987a:	f000 fd29 	bl	800a2d0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI16TfLiteConvParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>
  TF_LITE_ENSURE(error_reporter, params != nullptr);
 800987e:	f107 0314 	add.w	r3, r7, #20
 8009882:	2100      	movs	r1, #0
 8009884:	4618      	mov	r0, r3
 8009886:	f000 fd63 	bl	800a350 <_ZStneI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>
 800988a:	4603      	mov	r3, r0
 800988c:	f083 0301 	eor.w	r3, r3, #1
 8009890:	b2db      	uxtb	r3, r3
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00c      	beq.n	80098b0 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 8009896:	4b47      	ldr	r3, [pc, #284]	@ (80099b4 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x16c>)
 8009898:	9301      	str	r3, [sp, #4]
 800989a:	f240 533c 	movw	r3, #1340	@ 0x53c
 800989e:	9300      	str	r3, [sp, #0]
 80098a0:	4b45      	ldr	r3, [pc, #276]	@ (80099b8 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x170>)
 80098a2:	4a46      	ldr	r2, [pc, #280]	@ (80099bc <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x174>)
 80098a4:	68b9      	ldr	r1, [r7, #8]
 80098a6:	68b8      	ldr	r0, [r7, #8]
 80098a8:	f7ff fac9 	bl	8008e3e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 80098ac:	2401      	movs	r4, #1
 80098ae:	e076      	b.n	800999e <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x156>

  const Conv2DOptions* schema_params = op->builtin_options_as_Conv2DOptions();
 80098b0:	68f8      	ldr	r0, [r7, #12]
 80098b2:	f7ff fdbe 	bl	8009432 <_ZNK6tflite8Operator32builtin_options_as_Conv2DOptionsEv>
 80098b6:	6278      	str	r0, [r7, #36]	@ 0x24

  if (schema_params != nullptr) {
 80098b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d066      	beq.n	800998c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x144>
    params->padding = ConvertPadding(schema_params->padding());
 80098be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80098c0:	f7ff fb9d 	bl	8008ffe <_ZNK6tflite13Conv2DOptions7paddingEv>
 80098c4:	4603      	mov	r3, r0
 80098c6:	461d      	mov	r5, r3
 80098c8:	f107 0314 	add.w	r3, r7, #20
 80098cc:	4618      	mov	r0, r3
 80098ce:	f000 fd4c 	bl	800a36a <_ZNKSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 80098d2:	4604      	mov	r4, r0
 80098d4:	4628      	mov	r0, r5
 80098d6:	f7ff fef1 	bl	80096bc <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>
 80098da:	4603      	mov	r3, r0
 80098dc:	7023      	strb	r3, [r4, #0]
    params->stride_width = schema_params->stride_w();
 80098de:	f107 0314 	add.w	r3, r7, #20
 80098e2:	4618      	mov	r0, r3
 80098e4:	f000 fd41 	bl	800a36a <_ZNKSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 80098e8:	4604      	mov	r4, r0
 80098ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80098ec:	f7ff fb96 	bl	800901c <_ZNK6tflite13Conv2DOptions8stride_wEv>
 80098f0:	4603      	mov	r3, r0
 80098f2:	6063      	str	r3, [r4, #4]
    params->stride_height = schema_params->stride_h();
 80098f4:	f107 0314 	add.w	r3, r7, #20
 80098f8:	4618      	mov	r0, r3
 80098fa:	f000 fd36 	bl	800a36a <_ZNKSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 80098fe:	4604      	mov	r4, r0
 8009900:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009902:	f7ff fb9a 	bl	800903a <_ZNK6tflite13Conv2DOptions8stride_hEv>
 8009906:	4603      	mov	r3, r0
 8009908:	60a3      	str	r3, [r4, #8]
    params->activation =
        ConvertActivation(schema_params->fused_activation_function());
 800990a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800990c:	f7ff fba4 	bl	8009058 <_ZNK6tflite13Conv2DOptions25fused_activation_functionEv>
 8009910:	4603      	mov	r3, r0
 8009912:	461d      	mov	r5, r3
    params->activation =
 8009914:	f107 0314 	add.w	r3, r7, #20
 8009918:	4618      	mov	r0, r3
 800991a:	f000 fd26 	bl	800a36a <_ZNKSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 800991e:	4604      	mov	r4, r0
        ConvertActivation(schema_params->fused_activation_function());
 8009920:	4628      	mov	r0, r5
 8009922:	f7ff fe9f 	bl	8009664 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
 8009926:	4603      	mov	r3, r0
    params->activation =
 8009928:	7323      	strb	r3, [r4, #12]

    params->dilation_width_factor = schema_params->dilation_w_factor();
 800992a:	f107 0314 	add.w	r3, r7, #20
 800992e:	4618      	mov	r0, r3
 8009930:	f000 fd1b 	bl	800a36a <_ZNKSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009934:	4604      	mov	r4, r0
 8009936:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009938:	f7ff fb9d 	bl	8009076 <_ZNK6tflite13Conv2DOptions17dilation_w_factorEv>
 800993c:	4603      	mov	r3, r0
 800993e:	6123      	str	r3, [r4, #16]
    params->dilation_height_factor = schema_params->dilation_h_factor();
 8009940:	f107 0314 	add.w	r3, r7, #20
 8009944:	4618      	mov	r0, r3
 8009946:	f000 fd10 	bl	800a36a <_ZNKSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 800994a:	4604      	mov	r4, r0
 800994c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800994e:	f7ff fba1 	bl	8009094 <_ZNK6tflite13Conv2DOptions17dilation_h_factorEv>
 8009952:	4603      	mov	r3, r0
 8009954:	6163      	str	r3, [r4, #20]
    TF_LITE_ENSURE_STATUS(
 8009956:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009958:	f7ff fbab 	bl	80090b2 <_ZNK6tflite13Conv2DOptions19quantized_bias_typeEv>
 800995c:	4603      	mov	r3, r0
 800995e:	461c      	mov	r4, r3
 8009960:	f107 0314 	add.w	r3, r7, #20
 8009964:	4618      	mov	r0, r3
 8009966:	f000 fd00 	bl	800a36a <_ZNKSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 800996a:	4603      	mov	r3, r0
 800996c:	3318      	adds	r3, #24
 800996e:	68ba      	ldr	r2, [r7, #8]
 8009970:	4619      	mov	r1, r3
 8009972:	4620      	mov	r0, r4
 8009974:	f7ff feba 	bl	80096ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 8009978:	4603      	mov	r3, r0
 800997a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800997e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009982:	2b00      	cmp	r3, #0
 8009984:	d002      	beq.n	800998c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x144>
 8009986:	f897 4023 	ldrb.w	r4, [r7, #35]	@ 0x23
 800998a:	e008      	b.n	800999e <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x156>
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 800998c:	f107 0314 	add.w	r3, r7, #20
 8009990:	4618      	mov	r0, r3
 8009992:	f000 fcf6 	bl	800a382 <_ZNSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 8009996:	4602      	mov	r2, r0
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 800999c:	2400      	movs	r4, #0
}
 800999e:	f107 0314 	add.w	r3, r7, #20
 80099a2:	4618      	mov	r0, r3
 80099a4:	f000 fcb2 	bl	800a30c <_ZNSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>
 80099a8:	4623      	mov	r3, r4
 80099aa:	4618      	mov	r0, r3
 80099ac:	3728      	adds	r7, #40	@ 0x28
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bdb0      	pop	{r4, r5, r7, pc}
 80099b2:	bf00      	nop
 80099b4:	0801d74c 	.word	0x0801d74c
 80099b8:	0801d6d8 	.word	0x0801d6d8
 80099bc:	0801d734 	.word	0x0801d734

080099c0 <_ZN6tflite15ParseDequantizeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:

// We have this parse function instead of directly returning kTfLiteOk from the
// switch-case in ParseOpData because this function is used as part of the
// selective registration for the OpResolver implementation in micro.
TfLiteStatus ParseDequantize(const Operator*, ErrorReporter*,
                             BuiltinDataAllocator*, void**) {
 80099c0:	b480      	push	{r7}
 80099c2:	b085      	sub	sp, #20
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	60f8      	str	r0, [r7, #12]
 80099c8:	60b9      	str	r1, [r7, #8]
 80099ca:	607a      	str	r2, [r7, #4]
 80099cc:	603b      	str	r3, [r7, #0]
  return kTfLiteOk;
 80099ce:	2300      	movs	r3, #0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3714      	adds	r7, #20
 80099d4:	46bd      	mov	sp, r7
 80099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099da:	4770      	bx	lr

080099dc <_ZN6tflite15ParseExpandDimsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:

// We have this parse function instead of directly returning kTfLiteOk from the
// switch-case in ParseOpData because this function is used as part of the
// selective registration for the OpResolver implementation in micro.
TfLiteStatus ParseExpandDims(const Operator*, ErrorReporter*,
                             BuiltinDataAllocator*, void**) {
 80099dc:	b480      	push	{r7}
 80099de:	b085      	sub	sp, #20
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	60f8      	str	r0, [r7, #12]
 80099e4:	60b9      	str	r1, [r7, #8]
 80099e6:	607a      	str	r2, [r7, #4]
 80099e8:	603b      	str	r3, [r7, #0]
  return kTfLiteOk;
 80099ea:	2300      	movs	r3, #0
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	3714      	adds	r7, #20
 80099f0:	46bd      	mov	sp, r7
 80099f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f6:	4770      	bx	lr

080099f8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

TfLiteStatus ParseFullyConnected(const Operator* op,
                                 ErrorReporter* error_reporter,
                                 BuiltinDataAllocator* allocator,
                                 void** builtin_data) {
 80099f8:	b5b0      	push	{r4, r5, r7, lr}
 80099fa:	b08c      	sub	sp, #48	@ 0x30
 80099fc:	af02      	add	r7, sp, #8
 80099fe:	60f8      	str	r0, [r7, #12]
 8009a00:	60b9      	str	r1, [r7, #8]
 8009a02:	607a      	str	r2, [r7, #4]
 8009a04:	603b      	str	r3, [r7, #0]
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	68b9      	ldr	r1, [r7, #8]
 8009a0c:	68f8      	ldr	r0, [r7, #12]
 8009a0e:	f7ff fe09 	bl	8009624 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>

  SafeBuiltinDataAllocator safe_allocator(allocator);
 8009a12:	f107 031c 	add.w	r3, r7, #28
 8009a16:	6879      	ldr	r1, [r7, #4]
 8009a18:	4618      	mov	r0, r3
 8009a1a:	f7ff fdf4 	bl	8009606 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocatorC1EPNS_20BuiltinDataAllocatorE>

  std::unique_ptr<TfLiteFullyConnectedParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteFullyConnectedParams>();
 8009a1e:	f107 0314 	add.w	r3, r7, #20
 8009a22:	f107 021c 	add.w	r2, r7, #28
 8009a26:	4611      	mov	r1, r2
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f000 fcb7 	bl	800a39c <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI26TfLiteFullyConnectedParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>
  TF_LITE_ENSURE(error_reporter, params != nullptr);
 8009a2e:	f107 0314 	add.w	r3, r7, #20
 8009a32:	2100      	movs	r1, #0
 8009a34:	4618      	mov	r0, r3
 8009a36:	f000 fcf1 	bl	800a41c <_ZStneI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	f083 0301 	eor.w	r3, r3, #1
 8009a40:	b2db      	uxtb	r3, r3
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d00c      	beq.n	8009a60 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 8009a46:	4b44      	ldr	r3, [pc, #272]	@ (8009b58 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x160>)
 8009a48:	9301      	str	r3, [sp, #4]
 8009a4a:	f240 631f 	movw	r3, #1567	@ 0x61f
 8009a4e:	9300      	str	r3, [sp, #0]
 8009a50:	4b42      	ldr	r3, [pc, #264]	@ (8009b5c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x164>)
 8009a52:	4a43      	ldr	r2, [pc, #268]	@ (8009b60 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x168>)
 8009a54:	68b9      	ldr	r1, [r7, #8]
 8009a56:	68b8      	ldr	r0, [r7, #8]
 8009a58:	f7ff f9f1 	bl	8008e3e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 8009a5c:	2401      	movs	r4, #1
 8009a5e:	e071      	b.n	8009b44 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x14c>

  const FullyConnectedOptions* schema_params =
      op->builtin_options_as_FullyConnectedOptions();
 8009a60:	68f8      	ldr	r0, [r7, #12]
 8009a62:	f7ff fd0e 	bl	8009482 <_ZNK6tflite8Operator40builtin_options_as_FullyConnectedOptionsEv>
 8009a66:	6278      	str	r0, [r7, #36]	@ 0x24

  if (schema_params != nullptr) {
 8009a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d061      	beq.n	8009b32 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x13a>
    params->activation =
        ConvertActivation(schema_params->fused_activation_function());
 8009a6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009a70:	f7ff fb88 	bl	8009184 <_ZNK6tflite21FullyConnectedOptions25fused_activation_functionEv>
 8009a74:	4603      	mov	r3, r0
 8009a76:	461d      	mov	r5, r3
    params->activation =
 8009a78:	f107 0314 	add.w	r3, r7, #20
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f000 fcda 	bl	800a436 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009a82:	4604      	mov	r4, r0
        ConvertActivation(schema_params->fused_activation_function());
 8009a84:	4628      	mov	r0, r5
 8009a86:	f7ff fded 	bl	8009664 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
 8009a8a:	4603      	mov	r3, r0
    params->activation =
 8009a8c:	7023      	strb	r3, [r4, #0]
    params->keep_num_dims = schema_params->keep_num_dims();
 8009a8e:	f107 0314 	add.w	r3, r7, #20
 8009a92:	4618      	mov	r0, r3
 8009a94:	f000 fccf 	bl	800a436 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009a98:	4604      	mov	r4, r0
 8009a9a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009a9c:	f7ff fb90 	bl	80091c0 <_ZNK6tflite21FullyConnectedOptions13keep_num_dimsEv>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	70a3      	strb	r3, [r4, #2]
    params->asymmetric_quantize_inputs =
 8009aa4:	f107 0314 	add.w	r3, r7, #20
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f000 fcc4 	bl	800a436 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009aae:	4604      	mov	r4, r0
        schema_params->asymmetric_quantize_inputs();
 8009ab0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ab2:	f7ff fb99 	bl	80091e8 <_ZNK6tflite21FullyConnectedOptions26asymmetric_quantize_inputsEv>
 8009ab6:	4603      	mov	r3, r0
    params->asymmetric_quantize_inputs =
 8009ab8:	70e3      	strb	r3, [r4, #3]
    TF_LITE_ENSURE_STATUS(
 8009aba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009abc:	f7ff fba8 	bl	8009210 <_ZNK6tflite21FullyConnectedOptions19quantized_bias_typeEv>
 8009ac0:	4603      	mov	r3, r0
 8009ac2:	461c      	mov	r4, r3
 8009ac4:	f107 0314 	add.w	r3, r7, #20
 8009ac8:	4618      	mov	r0, r3
 8009aca:	f000 fcb4 	bl	800a436 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009ace:	4603      	mov	r3, r0
 8009ad0:	3304      	adds	r3, #4
 8009ad2:	68ba      	ldr	r2, [r7, #8]
 8009ad4:	4619      	mov	r1, r3
 8009ad6:	4620      	mov	r0, r4
 8009ad8:	f7ff fe08 	bl	80096ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 8009adc:	4603      	mov	r3, r0
 8009ade:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009ae2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d002      	beq.n	8009af0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf8>
 8009aea:	f897 4023 	ldrb.w	r4, [r7, #35]	@ 0x23
 8009aee:	e029      	b.n	8009b44 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x14c>
        ConvertTensorType(schema_params->quantized_bias_type(),
                          &params->quantized_bias_type, error_reporter));
    switch (schema_params->weights_format()) {
 8009af0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009af2:	f7ff fb56 	bl	80091a2 <_ZNK6tflite21FullyConnectedOptions14weights_formatEv>
 8009af6:	4603      	mov	r3, r0
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d002      	beq.n	8009b02 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10a>
 8009afc:	2b01      	cmp	r3, #1
 8009afe:	d009      	beq.n	8009b14 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x11c>
 8009b00:	e011      	b.n	8009b26 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12e>
      case FullyConnectedOptionsWeightsFormat_DEFAULT:
        params->weights_format = kTfLiteFullyConnectedWeightsFormatDefault;
 8009b02:	f107 0314 	add.w	r3, r7, #20
 8009b06:	4618      	mov	r0, r3
 8009b08:	f000 fc95 	bl	800a436 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	2200      	movs	r2, #0
 8009b10:	705a      	strb	r2, [r3, #1]
        break;
 8009b12:	e00e      	b.n	8009b32 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x13a>
      case FullyConnectedOptionsWeightsFormat_SHUFFLED4x16INT8:
        params->weights_format =
 8009b14:	f107 0314 	add.w	r3, r7, #20
 8009b18:	4618      	mov	r0, r3
 8009b1a:	f000 fc8c 	bl	800a436 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009b1e:	4603      	mov	r3, r0
 8009b20:	2201      	movs	r2, #1
 8009b22:	705a      	strb	r2, [r3, #1]
            kTfLiteFullyConnectedWeightsFormatShuffled4x16Int8;
        break;
 8009b24:	e005      	b.n	8009b32 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x13a>
      default:
        TF_LITE_REPORT_ERROR(error_reporter,
 8009b26:	490f      	ldr	r1, [pc, #60]	@ (8009b64 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x16c>)
 8009b28:	68b8      	ldr	r0, [r7, #8]
 8009b2a:	f7ff f96f 	bl	8008e0c <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Unhandled fully-connected weights format.");
        return kTfLiteError;
 8009b2e:	2401      	movs	r4, #1
 8009b30:	e008      	b.n	8009b44 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x14c>
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8009b32:	f107 0314 	add.w	r3, r7, #20
 8009b36:	4618      	mov	r0, r3
 8009b38:	f000 fc89 	bl	800a44e <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 8009b3c:	4602      	mov	r2, r0
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 8009b42:	2400      	movs	r4, #0
}
 8009b44:	f107 0314 	add.w	r3, r7, #20
 8009b48:	4618      	mov	r0, r3
 8009b4a:	f000 fc45 	bl	800a3d8 <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>
 8009b4e:	4623      	mov	r3, r4
 8009b50:	4618      	mov	r0, r3
 8009b52:	3728      	adds	r7, #40	@ 0x28
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bdb0      	pop	{r4, r5, r7, pc}
 8009b58:	0801d74c 	.word	0x0801d74c
 8009b5c:	0801d6d8 	.word	0x0801d6d8
 8009b60:	0801d734 	.word	0x0801d734
 8009b64:	0801d828 	.word	0x0801d828

08009b68 <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                           BuiltinDataAllocator*, void**) {
  return kTfLiteOk;
}

TfLiteStatus ParsePack(const Operator* op, ErrorReporter* error_reporter,
                       BuiltinDataAllocator* allocator, void** builtin_data) {
 8009b68:	b590      	push	{r4, r7, lr}
 8009b6a:	b08b      	sub	sp, #44	@ 0x2c
 8009b6c:	af02      	add	r7, sp, #8
 8009b6e:	60f8      	str	r0, [r7, #12]
 8009b70:	60b9      	str	r1, [r7, #8]
 8009b72:	607a      	str	r2, [r7, #4]
 8009b74:	603b      	str	r3, [r7, #0]
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	687a      	ldr	r2, [r7, #4]
 8009b7a:	68b9      	ldr	r1, [r7, #8]
 8009b7c:	68f8      	ldr	r0, [r7, #12]
 8009b7e:	f7ff fd51 	bl	8009624 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>

  SafeBuiltinDataAllocator safe_allocator(allocator);
 8009b82:	f107 0318 	add.w	r3, r7, #24
 8009b86:	6879      	ldr	r1, [r7, #4]
 8009b88:	4618      	mov	r0, r3
 8009b8a:	f7ff fd3c 	bl	8009606 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocatorC1EPNS_20BuiltinDataAllocatorE>
  std::unique_ptr<TfLitePackParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLitePackParams>();
 8009b8e:	f107 0310 	add.w	r3, r7, #16
 8009b92:	f107 0218 	add.w	r2, r7, #24
 8009b96:	4611      	mov	r1, r2
 8009b98:	4618      	mov	r0, r3
 8009b9a:	f000 fc65 	bl	800a468 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI16TfLitePackParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>
  TF_LITE_ENSURE(error_reporter, params != nullptr);
 8009b9e:	f107 0310 	add.w	r3, r7, #16
 8009ba2:	2100      	movs	r1, #0
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	f000 fc9f 	bl	800a4e8 <_ZStneI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>
 8009baa:	4603      	mov	r3, r0
 8009bac:	f083 0301 	eor.w	r3, r3, #1
 8009bb0:	b2db      	uxtb	r3, r3
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d00c      	beq.n	8009bd0 <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 8009bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8009c30 <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc8>)
 8009bb8:	9301      	str	r3, [sp, #4]
 8009bba:	f44f 63ef 	mov.w	r3, #1912	@ 0x778
 8009bbe:	9300      	str	r3, [sp, #0]
 8009bc0:	4b1c      	ldr	r3, [pc, #112]	@ (8009c34 <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xcc>)
 8009bc2:	4a1d      	ldr	r2, [pc, #116]	@ (8009c38 <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd0>)
 8009bc4:	68b9      	ldr	r1, [r7, #8]
 8009bc6:	68b8      	ldr	r0, [r7, #8]
 8009bc8:	f7ff f939 	bl	8008e3e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 8009bcc:	2401      	movs	r4, #1
 8009bce:	e025      	b.n	8009c1c <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb4>

  const PackOptions* schema_params = op->builtin_options_as_PackOptions();
 8009bd0:	68f8      	ldr	r0, [r7, #12]
 8009bd2:	f7ff fca6 	bl	8009522 <_ZNK6tflite8Operator30builtin_options_as_PackOptionsEv>
 8009bd6:	61f8      	str	r0, [r7, #28]

  if (schema_params != nullptr) {
 8009bd8:	69fb      	ldr	r3, [r7, #28]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d015      	beq.n	8009c0a <_ZN6tflite9ParsePackEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa2>
    params->values_count = schema_params->values_count();
 8009bde:	f107 0310 	add.w	r3, r7, #16
 8009be2:	4618      	mov	r0, r3
 8009be4:	f000 fc8d 	bl	800a502 <_ZNKSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009be8:	4604      	mov	r4, r0
 8009bea:	69f8      	ldr	r0, [r7, #28]
 8009bec:	f7ff fb9b 	bl	8009326 <_ZNK6tflite11PackOptions12values_countEv>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	6023      	str	r3, [r4, #0]
    params->axis = schema_params->axis();
 8009bf4:	f107 0310 	add.w	r3, r7, #16
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	f000 fc82 	bl	800a502 <_ZNKSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009bfe:	4604      	mov	r4, r0
 8009c00:	69f8      	ldr	r0, [r7, #28]
 8009c02:	f7ff fb9f 	bl	8009344 <_ZNK6tflite11PackOptions4axisEv>
 8009c06:	4603      	mov	r3, r0
 8009c08:	6063      	str	r3, [r4, #4]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8009c0a:	f107 0310 	add.w	r3, r7, #16
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f000 fc83 	bl	800a51a <_ZNSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 8009c14:	4602      	mov	r2, r0
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 8009c1a:	2400      	movs	r4, #0
}
 8009c1c:	f107 0310 	add.w	r3, r7, #16
 8009c20:	4618      	mov	r0, r3
 8009c22:	f000 fc3f 	bl	800a4a4 <_ZNSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>
 8009c26:	4623      	mov	r3, r4
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3724      	adds	r7, #36	@ 0x24
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd90      	pop	{r4, r7, pc}
 8009c30:	0801d74c 	.word	0x0801d74c
 8009c34:	0801d6d8 	.word	0x0801d6d8
 8009c38:	0801d734 	.word	0x0801d734

08009c3c <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                        void**) {
  return kTfLiteOk;
}

TfLiteStatus ParsePool(const Operator* op, ErrorReporter* error_reporter,
                       BuiltinDataAllocator* allocator, void** builtin_data) {
 8009c3c:	b5b0      	push	{r4, r5, r7, lr}
 8009c3e:	b08a      	sub	sp, #40	@ 0x28
 8009c40:	af02      	add	r7, sp, #8
 8009c42:	60f8      	str	r0, [r7, #12]
 8009c44:	60b9      	str	r1, [r7, #8]
 8009c46:	607a      	str	r2, [r7, #4]
 8009c48:	603b      	str	r3, [r7, #0]
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	687a      	ldr	r2, [r7, #4]
 8009c4e:	68b9      	ldr	r1, [r7, #8]
 8009c50:	68f8      	ldr	r0, [r7, #12]
 8009c52:	f7ff fce7 	bl	8009624 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>

  SafeBuiltinDataAllocator safe_allocator(allocator);
 8009c56:	f107 0318 	add.w	r3, r7, #24
 8009c5a:	6879      	ldr	r1, [r7, #4]
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	f7ff fcd2 	bl	8009606 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocatorC1EPNS_20BuiltinDataAllocatorE>
  std::unique_ptr<TfLitePoolParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLitePoolParams>();
 8009c62:	f107 0310 	add.w	r3, r7, #16
 8009c66:	f107 0218 	add.w	r2, r7, #24
 8009c6a:	4611      	mov	r1, r2
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	f000 fc61 	bl	800a534 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI16TfLitePoolParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>
  TF_LITE_ENSURE(error_reporter, params != nullptr);
 8009c72:	f107 0310 	add.w	r3, r7, #16
 8009c76:	2100      	movs	r1, #0
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f000 fc9b 	bl	800a5b4 <_ZStneI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	f083 0301 	eor.w	r3, r3, #1
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d00c      	beq.n	8009ca4 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 8009c8a:	4b39      	ldr	r3, [pc, #228]	@ (8009d70 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x134>)
 8009c8c:	9301      	str	r3, [sp, #4]
 8009c8e:	f240 73a1 	movw	r3, #1953	@ 0x7a1
 8009c92:	9300      	str	r3, [sp, #0]
 8009c94:	4b37      	ldr	r3, [pc, #220]	@ (8009d74 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x138>)
 8009c96:	4a38      	ldr	r2, [pc, #224]	@ (8009d78 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x13c>)
 8009c98:	68b9      	ldr	r1, [r7, #8]
 8009c9a:	68b8      	ldr	r0, [r7, #8]
 8009c9c:	f7ff f8cf 	bl	8008e3e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 8009ca0:	2401      	movs	r4, #1
 8009ca2:	e05b      	b.n	8009d5c <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x120>

  const Pool2DOptions* schema_params = op->builtin_options_as_Pool2DOptions();
 8009ca4:	68f8      	ldr	r0, [r7, #12]
 8009ca6:	f7ff fbd8 	bl	800945a <_ZNK6tflite8Operator32builtin_options_as_Pool2DOptionsEv>
 8009caa:	61f8      	str	r0, [r7, #28]

  if (schema_params != nullptr) {
 8009cac:	69fb      	ldr	r3, [r7, #28]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d04b      	beq.n	8009d4a <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10e>
    params->padding = ConvertPadding(schema_params->padding());
 8009cb2:	69f8      	ldr	r0, [r7, #28]
 8009cb4:	f7ff fa0c 	bl	80090d0 <_ZNK6tflite13Pool2DOptions7paddingEv>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	461d      	mov	r5, r3
 8009cbc:	f107 0310 	add.w	r3, r7, #16
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f000 fc84 	bl	800a5ce <_ZNKSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009cc6:	4604      	mov	r4, r0
 8009cc8:	4628      	mov	r0, r5
 8009cca:	f7ff fcf7 	bl	80096bc <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>
 8009cce:	4603      	mov	r3, r0
 8009cd0:	7023      	strb	r3, [r4, #0]
    params->stride_width = schema_params->stride_w();
 8009cd2:	f107 0310 	add.w	r3, r7, #16
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f000 fc79 	bl	800a5ce <_ZNKSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009cdc:	4604      	mov	r4, r0
 8009cde:	69f8      	ldr	r0, [r7, #28]
 8009ce0:	f7ff fa05 	bl	80090ee <_ZNK6tflite13Pool2DOptions8stride_wEv>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	6063      	str	r3, [r4, #4]
    params->stride_height = schema_params->stride_h();
 8009ce8:	f107 0310 	add.w	r3, r7, #16
 8009cec:	4618      	mov	r0, r3
 8009cee:	f000 fc6e 	bl	800a5ce <_ZNKSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009cf2:	4604      	mov	r4, r0
 8009cf4:	69f8      	ldr	r0, [r7, #28]
 8009cf6:	f7ff fa09 	bl	800910c <_ZNK6tflite13Pool2DOptions8stride_hEv>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	60a3      	str	r3, [r4, #8]
    params->filter_width = schema_params->filter_width();
 8009cfe:	f107 0310 	add.w	r3, r7, #16
 8009d02:	4618      	mov	r0, r3
 8009d04:	f000 fc63 	bl	800a5ce <_ZNKSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009d08:	4604      	mov	r4, r0
 8009d0a:	69f8      	ldr	r0, [r7, #28]
 8009d0c:	f7ff fa0d 	bl	800912a <_ZNK6tflite13Pool2DOptions12filter_widthEv>
 8009d10:	4603      	mov	r3, r0
 8009d12:	60e3      	str	r3, [r4, #12]
    params->filter_height = schema_params->filter_height();
 8009d14:	f107 0310 	add.w	r3, r7, #16
 8009d18:	4618      	mov	r0, r3
 8009d1a:	f000 fc58 	bl	800a5ce <_ZNKSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009d1e:	4604      	mov	r4, r0
 8009d20:	69f8      	ldr	r0, [r7, #28]
 8009d22:	f7ff fa11 	bl	8009148 <_ZNK6tflite13Pool2DOptions13filter_heightEv>
 8009d26:	4603      	mov	r3, r0
 8009d28:	6123      	str	r3, [r4, #16]
    params->activation =
        ConvertActivation(schema_params->fused_activation_function());
 8009d2a:	69f8      	ldr	r0, [r7, #28]
 8009d2c:	f7ff fa1b 	bl	8009166 <_ZNK6tflite13Pool2DOptions25fused_activation_functionEv>
 8009d30:	4603      	mov	r3, r0
 8009d32:	461d      	mov	r5, r3
    params->activation =
 8009d34:	f107 0310 	add.w	r3, r7, #16
 8009d38:	4618      	mov	r0, r3
 8009d3a:	f000 fc48 	bl	800a5ce <_ZNKSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009d3e:	4604      	mov	r4, r0
        ConvertActivation(schema_params->fused_activation_function());
 8009d40:	4628      	mov	r0, r5
 8009d42:	f7ff fc8f 	bl	8009664 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
 8009d46:	4603      	mov	r3, r0
    params->activation =
 8009d48:	7523      	strb	r3, [r4, #20]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8009d4a:	f107 0310 	add.w	r3, r7, #16
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f000 fc49 	bl	800a5e6 <_ZNSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 8009d54:	4602      	mov	r2, r0
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 8009d5a:	2400      	movs	r4, #0
}
 8009d5c:	f107 0310 	add.w	r3, r7, #16
 8009d60:	4618      	mov	r0, r3
 8009d62:	f000 fc05 	bl	800a570 <_ZNSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>
 8009d66:	4623      	mov	r3, r4
 8009d68:	4618      	mov	r0, r3
 8009d6a:	3720      	adds	r7, #32
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bdb0      	pop	{r4, r5, r7, pc}
 8009d70:	0801d74c 	.word	0x0801d74c
 8009d74:	0801d6d8 	.word	0x0801d6d8
 8009d78:	0801d734 	.word	0x0801d734

08009d7c <_ZN6tflite13ParseQuantizeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:

// We have this parse function instead of directly returning kTfLiteOk from the
// switch-case in ParseOpData because this function is used as part of the
// selective registration for the OpResolver implementation in micro.
TfLiteStatus ParseQuantize(const Operator*, ErrorReporter*,
                           BuiltinDataAllocator*, void**) {
 8009d7c:	b480      	push	{r7}
 8009d7e:	b085      	sub	sp, #20
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	60f8      	str	r0, [r7, #12]
 8009d84:	60b9      	str	r1, [r7, #8]
 8009d86:	607a      	str	r2, [r7, #4]
 8009d88:	603b      	str	r3, [r7, #0]
  return kTfLiteOk;
 8009d8a:	2300      	movs	r3, #0
}
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	3714      	adds	r7, #20
 8009d90:	46bd      	mov	sp, r7
 8009d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d96:	4770      	bx	lr

08009d98 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseReshape(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
 8009d98:	b590      	push	{r4, r7, lr}
 8009d9a:	b08d      	sub	sp, #52	@ 0x34
 8009d9c:	af02      	add	r7, sp, #8
 8009d9e:	60f8      	str	r0, [r7, #12]
 8009da0:	60b9      	str	r1, [r7, #8]
 8009da2:	607a      	str	r2, [r7, #4]
 8009da4:	603b      	str	r3, [r7, #0]
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	687a      	ldr	r2, [r7, #4]
 8009daa:	68b9      	ldr	r1, [r7, #8]
 8009dac:	68f8      	ldr	r0, [r7, #12]
 8009dae:	f7ff fc39 	bl	8009624 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>

  SafeBuiltinDataAllocator safe_allocator(allocator);
 8009db2:	f107 0318 	add.w	r3, r7, #24
 8009db6:	6879      	ldr	r1, [r7, #4]
 8009db8:	4618      	mov	r0, r3
 8009dba:	f7ff fc24 	bl	8009606 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocatorC1EPNS_20BuiltinDataAllocatorE>

  std::unique_ptr<TfLiteReshapeParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteReshapeParams>();
 8009dbe:	f107 0310 	add.w	r3, r7, #16
 8009dc2:	f107 0218 	add.w	r2, r7, #24
 8009dc6:	4611      	mov	r1, r2
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f000 fc19 	bl	800a600 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI19TfLiteReshapeParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>
  TF_LITE_ENSURE(error_reporter, params != nullptr);
 8009dce:	f107 0310 	add.w	r3, r7, #16
 8009dd2:	2100      	movs	r1, #0
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f000 fc53 	bl	800a680 <_ZStneI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	f083 0301 	eor.w	r3, r3, #1
 8009de0:	b2db      	uxtb	r3, r3
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d00c      	beq.n	8009e00 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 8009de6:	4b27      	ldr	r3, [pc, #156]	@ (8009e84 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xec>)
 8009de8:	9301      	str	r3, [sp, #4]
 8009dea:	f640 030b 	movw	r3, #2059	@ 0x80b
 8009dee:	9300      	str	r3, [sp, #0]
 8009df0:	4b25      	ldr	r3, [pc, #148]	@ (8009e88 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf0>)
 8009df2:	4a26      	ldr	r2, [pc, #152]	@ (8009e8c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf4>)
 8009df4:	68b9      	ldr	r1, [r7, #8]
 8009df6:	68b8      	ldr	r0, [r7, #8]
 8009df8:	f7ff f821 	bl	8008e3e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 8009dfc:	2401      	movs	r4, #1
 8009dfe:	e037      	b.n	8009e70 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd8>

  const ReshapeOptions* schema_params = op->builtin_options_as_ReshapeOptions();
 8009e00:	68f8      	ldr	r0, [r7, #12]
 8009e02:	f7ff fb52 	bl	80094aa <_ZNK6tflite8Operator33builtin_options_as_ReshapeOptionsEv>
 8009e06:	6278      	str	r0, [r7, #36]	@ 0x24

  if (schema_params != nullptr) {
 8009e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d027      	beq.n	8009e5e <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
    const flatbuffers::Vector<int32_t>* new_shape = schema_params->new_shape();
 8009e0e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009e10:	f7ff fa0d 	bl	800922e <_ZNK6tflite14ReshapeOptions9new_shapeEv>
 8009e14:	6238      	str	r0, [r7, #32]
    if (new_shape != nullptr) {
 8009e16:	6a3b      	ldr	r3, [r7, #32]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d020      	beq.n	8009e5e <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
      TF_LITE_ENSURE_STATUS(
 8009e1c:	f107 0310 	add.w	r3, r7, #16
 8009e20:	4618      	mov	r0, r3
 8009e22:	f000 fc3a 	bl	800a69a <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009e26:	4603      	mov	r3, r0
 8009e28:	461a      	mov	r2, r3
 8009e2a:	4b19      	ldr	r3, [pc, #100]	@ (8009e90 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf8>)
 8009e2c:	9300      	str	r3, [sp, #0]
 8009e2e:	68bb      	ldr	r3, [r7, #8]
 8009e30:	6a39      	ldr	r1, [r7, #32]
 8009e32:	2020      	movs	r0, #32
 8009e34:	f000 fc3e 	bl	800a6b4 <_ZN6tflite12_GLOBAL__N_1L26FlatBufferIntVectorToArrayIlEE12TfLiteStatusiPKN11flatbuffers6VectorIT_mEEPS5_PNS_13ErrorReporterEPKc>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	77fb      	strb	r3, [r7, #31]
 8009e3c:	7ffb      	ldrb	r3, [r7, #31]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d001      	beq.n	8009e46 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xae>
 8009e42:	7ffc      	ldrb	r4, [r7, #31]
 8009e44:	e014      	b.n	8009e70 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd8>
          FlatBufferIntVectorToArray(sizeof(params->shape), new_shape,
                                     params->shape, error_reporter, "reshape"));
      params->num_dimensions = new_shape->size();
 8009e46:	6a38      	ldr	r0, [r7, #32]
 8009e48:	f000 fa0e 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 8009e4c:	4604      	mov	r4, r0
 8009e4e:	f107 0310 	add.w	r3, r7, #16
 8009e52:	4618      	mov	r0, r3
 8009e54:	f000 fc21 	bl	800a69a <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	4622      	mov	r2, r4
 8009e5c:	621a      	str	r2, [r3, #32]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8009e5e:	f107 0310 	add.w	r3, r7, #16
 8009e62:	4618      	mov	r0, r3
 8009e64:	f000 fc64 	bl	800a730 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 8009e68:	4602      	mov	r2, r0
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 8009e6e:	2400      	movs	r4, #0
}
 8009e70:	f107 0310 	add.w	r3, r7, #16
 8009e74:	4618      	mov	r0, r3
 8009e76:	f000 fbe1 	bl	800a63c <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>
 8009e7a:	4623      	mov	r3, r4
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	372c      	adds	r7, #44	@ 0x2c
 8009e80:	46bd      	mov	sp, r7
 8009e82:	bd90      	pop	{r4, r7, pc}
 8009e84:	0801d74c 	.word	0x0801d74c
 8009e88:	0801d6d8 	.word	0x0801d6d8
 8009e8c:	0801d734 	.word	0x0801d734
 8009e90:	0801d898 	.word	0x0801d898

08009e94 <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                           BuiltinDataAllocator*, void**) {
  return kTfLiteOk;
}

TfLiteStatus ParseShape(const Operator* op, ErrorReporter* error_reporter,
                        BuiltinDataAllocator* allocator, void** builtin_data) {
 8009e94:	b590      	push	{r4, r7, lr}
 8009e96:	b08d      	sub	sp, #52	@ 0x34
 8009e98:	af02      	add	r7, sp, #8
 8009e9a:	60f8      	str	r0, [r7, #12]
 8009e9c:	60b9      	str	r1, [r7, #8]
 8009e9e:	607a      	str	r2, [r7, #4]
 8009ea0:	603b      	str	r3, [r7, #0]
  SafeBuiltinDataAllocator safe_allocator(allocator);
 8009ea2:	f107 031c 	add.w	r3, r7, #28
 8009ea6:	6879      	ldr	r1, [r7, #4]
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f7ff fbac 	bl	8009606 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocatorC1EPNS_20BuiltinDataAllocatorE>
  std::unique_ptr<TfLiteShapeParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteShapeParams>();
 8009eae:	f107 0314 	add.w	r3, r7, #20
 8009eb2:	f107 021c 	add.w	r2, r7, #28
 8009eb6:	4611      	mov	r1, r2
 8009eb8:	4618      	mov	r0, r3
 8009eba:	f000 fc52 	bl	800a762 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI17TfLiteShapeParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>
  TF_LITE_ENSURE(error_reporter, params != nullptr);
 8009ebe:	f107 0314 	add.w	r3, r7, #20
 8009ec2:	2100      	movs	r1, #0
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	f000 fc8c 	bl	800a7e2 <_ZStneI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>
 8009eca:	4603      	mov	r3, r0
 8009ecc:	f083 0301 	eor.w	r3, r3, #1
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d00c      	beq.n	8009ef0 <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
 8009ed6:	4b20      	ldr	r3, [pc, #128]	@ (8009f58 <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc4>)
 8009ed8:	9301      	str	r3, [sp, #4]
 8009eda:	f640 13de 	movw	r3, #2526	@ 0x9de
 8009ede:	9300      	str	r3, [sp, #0]
 8009ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8009f5c <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc8>)
 8009ee2:	4a1f      	ldr	r2, [pc, #124]	@ (8009f60 <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xcc>)
 8009ee4:	68b9      	ldr	r1, [r7, #8]
 8009ee6:	68b8      	ldr	r0, [r7, #8]
 8009ee8:	f7fe ffa9 	bl	8008e3e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 8009eec:	2401      	movs	r4, #1
 8009eee:	e029      	b.n	8009f44 <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb0>

  const ShapeOptions* schema_params = op->builtin_options_as_ShapeOptions();
 8009ef0:	68f8      	ldr	r0, [r7, #12]
 8009ef2:	f7ff fb02 	bl	80094fa <_ZNK6tflite8Operator31builtin_options_as_ShapeOptionsEv>
 8009ef6:	6278      	str	r0, [r7, #36]	@ 0x24

  if (schema_params != nullptr) {
 8009ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d019      	beq.n	8009f32 <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9e>
    TF_LITE_ENSURE_STATUS(ConvertTensorType(schema_params->out_type(),
 8009efe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009f00:	f7ff fa02 	bl	8009308 <_ZNK6tflite12ShapeOptions8out_typeEv>
 8009f04:	4603      	mov	r3, r0
 8009f06:	461c      	mov	r4, r3
 8009f08:	f107 0314 	add.w	r3, r7, #20
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f000 fc75 	bl	800a7fc <_ZNKSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009f12:	4603      	mov	r3, r0
 8009f14:	68ba      	ldr	r2, [r7, #8]
 8009f16:	4619      	mov	r1, r3
 8009f18:	4620      	mov	r0, r4
 8009f1a:	f7ff fbe7 	bl	80096ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f24:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d002      	beq.n	8009f32 <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x9e>
 8009f2c:	f897 4023 	ldrb.w	r4, [r7, #35]	@ 0x23
 8009f30:	e008      	b.n	8009f44 <_ZN6tflite10ParseShapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb0>
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8009f32:	f107 0314 	add.w	r3, r7, #20
 8009f36:	4618      	mov	r0, r3
 8009f38:	f000 fc6c 	bl	800a814 <_ZNSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 8009f3c:	4602      	mov	r2, r0
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 8009f42:	2400      	movs	r4, #0
}
 8009f44:	f107 0314 	add.w	r3, r7, #20
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f000 fc28 	bl	800a79e <_ZNSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>
 8009f4e:	4623      	mov	r3, r4
 8009f50:	4618      	mov	r0, r3
 8009f52:	372c      	adds	r7, #44	@ 0x2c
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd90      	pop	{r4, r7, pc}
 8009f58:	0801d74c 	.word	0x0801d74c
 8009f5c:	0801d6d8 	.word	0x0801d6d8
 8009f60:	0801d734 	.word	0x0801d734

08009f64 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

TfLiteStatus ParseStridedSlice(const Operator* op,
                               ErrorReporter* error_reporter,
                               BuiltinDataAllocator* allocator,
                               void** builtin_data) {
 8009f64:	b590      	push	{r4, r7, lr}
 8009f66:	b08b      	sub	sp, #44	@ 0x2c
 8009f68:	af02      	add	r7, sp, #8
 8009f6a:	60f8      	str	r0, [r7, #12]
 8009f6c:	60b9      	str	r1, [r7, #8]
 8009f6e:	607a      	str	r2, [r7, #4]
 8009f70:	603b      	str	r3, [r7, #0]
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	687a      	ldr	r2, [r7, #4]
 8009f76:	68b9      	ldr	r1, [r7, #8]
 8009f78:	68f8      	ldr	r0, [r7, #12]
 8009f7a:	f7ff fb53 	bl	8009624 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>

  SafeBuiltinDataAllocator safe_allocator(allocator);
 8009f7e:	f107 0318 	add.w	r3, r7, #24
 8009f82:	6879      	ldr	r1, [r7, #4]
 8009f84:	4618      	mov	r0, r3
 8009f86:	f7ff fb3e 	bl	8009606 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocatorC1EPNS_20BuiltinDataAllocatorE>
  std::unique_ptr<TfLiteStridedSliceParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteStridedSliceParams>();
 8009f8a:	f107 0310 	add.w	r3, r7, #16
 8009f8e:	f107 0218 	add.w	r2, r7, #24
 8009f92:	4611      	mov	r1, r2
 8009f94:	4618      	mov	r0, r3
 8009f96:	f000 fc4a 	bl	800a82e <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI24TfLiteStridedSliceParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>
  TF_LITE_ENSURE(error_reporter, params != nullptr);
 8009f9a:	f107 0310 	add.w	r3, r7, #16
 8009f9e:	2100      	movs	r1, #0
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f000 fc84 	bl	800a8ae <_ZStneI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	f083 0301 	eor.w	r3, r3, #1
 8009fac:	b2db      	uxtb	r3, r3
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d00c      	beq.n	8009fcc <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 8009fb2:	4b34      	ldr	r3, [pc, #208]	@ (800a084 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x120>)
 8009fb4:	9301      	str	r3, [sp, #4]
 8009fb6:	f640 23c5 	movw	r3, #2757	@ 0xac5
 8009fba:	9300      	str	r3, [sp, #0]
 8009fbc:	4b32      	ldr	r3, [pc, #200]	@ (800a088 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x124>)
 8009fbe:	4a33      	ldr	r2, [pc, #204]	@ (800a08c <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x128>)
 8009fc0:	68b9      	ldr	r1, [r7, #8]
 8009fc2:	68b8      	ldr	r0, [r7, #8]
 8009fc4:	f7fe ff3b 	bl	8008e3e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 8009fc8:	2401      	movs	r4, #1
 8009fca:	e051      	b.n	800a070 <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x10c>

  const StridedSliceOptions* schema_params =
      op->builtin_options_as_StridedSliceOptions();
 8009fcc:	68f8      	ldr	r0, [r7, #12]
 8009fce:	f7ff fa80 	bl	80094d2 <_ZNK6tflite8Operator38builtin_options_as_StridedSliceOptionsEv>
 8009fd2:	61f8      	str	r0, [r7, #28]

  if (schema_params != nullptr) {
 8009fd4:	69fb      	ldr	r3, [r7, #28]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d041      	beq.n	800a05e <_ZN6tflite17ParseStridedSliceEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfa>
    params->begin_mask = schema_params->begin_mask();
 8009fda:	f107 0310 	add.w	r3, r7, #16
 8009fde:	4618      	mov	r0, r3
 8009fe0:	f000 fc72 	bl	800a8c8 <_ZNKSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009fe4:	4604      	mov	r4, r0
 8009fe6:	69f8      	ldr	r0, [r7, #28]
 8009fe8:	f7ff f92f 	bl	800924a <_ZNK6tflite19StridedSliceOptions10begin_maskEv>
 8009fec:	4603      	mov	r3, r0
 8009fee:	6023      	str	r3, [r4, #0]
    params->end_mask = schema_params->end_mask();
 8009ff0:	f107 0310 	add.w	r3, r7, #16
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f000 fc67 	bl	800a8c8 <_ZNKSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8009ffa:	4604      	mov	r4, r0
 8009ffc:	69f8      	ldr	r0, [r7, #28]
 8009ffe:	f7ff f933 	bl	8009268 <_ZNK6tflite19StridedSliceOptions8end_maskEv>
 800a002:	4603      	mov	r3, r0
 800a004:	6063      	str	r3, [r4, #4]
    params->ellipsis_mask = schema_params->ellipsis_mask();
 800a006:	f107 0310 	add.w	r3, r7, #16
 800a00a:	4618      	mov	r0, r3
 800a00c:	f000 fc5c 	bl	800a8c8 <_ZNKSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 800a010:	4604      	mov	r4, r0
 800a012:	69f8      	ldr	r0, [r7, #28]
 800a014:	f7ff f937 	bl	8009286 <_ZNK6tflite19StridedSliceOptions13ellipsis_maskEv>
 800a018:	4603      	mov	r3, r0
 800a01a:	60a3      	str	r3, [r4, #8]
    params->new_axis_mask = schema_params->new_axis_mask();
 800a01c:	f107 0310 	add.w	r3, r7, #16
 800a020:	4618      	mov	r0, r3
 800a022:	f000 fc51 	bl	800a8c8 <_ZNKSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 800a026:	4604      	mov	r4, r0
 800a028:	69f8      	ldr	r0, [r7, #28]
 800a02a:	f7ff f93b 	bl	80092a4 <_ZNK6tflite19StridedSliceOptions13new_axis_maskEv>
 800a02e:	4603      	mov	r3, r0
 800a030:	60e3      	str	r3, [r4, #12]
    params->shrink_axis_mask = schema_params->shrink_axis_mask();
 800a032:	f107 0310 	add.w	r3, r7, #16
 800a036:	4618      	mov	r0, r3
 800a038:	f000 fc46 	bl	800a8c8 <_ZNKSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 800a03c:	4604      	mov	r4, r0
 800a03e:	69f8      	ldr	r0, [r7, #28]
 800a040:	f7ff f93f 	bl	80092c2 <_ZNK6tflite19StridedSliceOptions16shrink_axis_maskEv>
 800a044:	4603      	mov	r3, r0
 800a046:	6123      	str	r3, [r4, #16]
    params->offset = schema_params->offset();
 800a048:	f107 0310 	add.w	r3, r7, #16
 800a04c:	4618      	mov	r0, r3
 800a04e:	f000 fc3b 	bl	800a8c8 <_ZNKSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 800a052:	4604      	mov	r4, r0
 800a054:	69f8      	ldr	r0, [r7, #28]
 800a056:	f7ff f943 	bl	80092e0 <_ZNK6tflite19StridedSliceOptions6offsetEv>
 800a05a:	4603      	mov	r3, r0
 800a05c:	7523      	strb	r3, [r4, #20]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 800a05e:	f107 0310 	add.w	r3, r7, #16
 800a062:	4618      	mov	r0, r3
 800a064:	f000 fc3c 	bl	800a8e0 <_ZNSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 800a068:	4602      	mov	r2, r0
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 800a06e:	2400      	movs	r4, #0
}
 800a070:	f107 0310 	add.w	r3, r7, #16
 800a074:	4618      	mov	r0, r3
 800a076:	f000 fbf8 	bl	800a86a <_ZNSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>
 800a07a:	4623      	mov	r3, r4
 800a07c:	4618      	mov	r0, r3
 800a07e:	3724      	adds	r7, #36	@ 0x24
 800a080:	46bd      	mov	sp, r7
 800a082:	bd90      	pop	{r4, r7, pc}
 800a084:	0801d74c 	.word	0x0801d74c
 800a088:	0801d6d8 	.word	0x0801d6d8
 800a08c:	0801d734 	.word	0x0801d734

0800a090 <_ZNK11flatbuffers6VectorIcmE4DataEv>:
    FLATBUFFERS_ASSERT(i < size());
    return const_cast<mutable_return_type>(IndirectHelper<T>::Read(Data(), i));
  }

  // The raw data in little endian format. Use with care.
  const uint8_t* Data() const {
 800a090:	b480      	push	{r7}
 800a092:	b083      	sub	sp, #12
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t*>(&length_ + 1);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	3304      	adds	r3, #4
  }
 800a09c:	4618      	mov	r0, r3
 800a09e:	370c      	adds	r7, #12
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a6:	4770      	bx	lr

0800a0a8 <_ZN11flatbuffers10ReadScalarIhEET_PKv>:
T ReadScalar(const void *p) {
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b082      	sub	sp, #8
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
  return EndianScalar(*reinterpret_cast<const T *>(p));
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	781b      	ldrb	r3, [r3, #0]
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	f000 fc20 	bl	800a8fa <_ZN11flatbuffers12EndianScalarIhEET_S1_>
 800a0ba:	4603      	mov	r3, r0
}
 800a0bc:	4618      	mov	r0, r3
 800a0be:	3708      	adds	r7, #8
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bd80      	pop	{r7, pc}

0800a0c4 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIhmEEmEET_t>:
    auto p = data_ + field_offset;
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
                        : nullptr;
  }
  template <typename P, typename OffsetSize = uoffset_t>
  P GetPointer(voffset_t field) const {
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b082      	sub	sp, #8
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	807b      	strh	r3, [r7, #2]
    return const_cast<Table*>(this)->GetPointer<P, OffsetSize>(field);
 800a0d0:	887b      	ldrh	r3, [r7, #2]
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f000 fc1c 	bl	800a912 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIhmEEmEET_t>
 800a0da:	4603      	mov	r3, r0
  }
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3708      	adds	r7, #8
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIfmEEmEET_t>:
  P GetPointer(voffset_t field) const {
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b082      	sub	sp, #8
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	460b      	mov	r3, r1
 800a0ee:	807b      	strh	r3, [r7, #2]
    return const_cast<Table*>(this)->GetPointer<P, OffsetSize>(field);
 800a0f0:	887b      	ldrh	r3, [r7, #2]
 800a0f2:	4619      	mov	r1, r3
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f000 fc2c 	bl	800a952 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIfmEEmEET_t>
 800a0fa:	4603      	mov	r3, r0
  }
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	3708      	adds	r7, #8
 800a100:	46bd      	mov	sp, r7
 800a102:	bd80      	pop	{r7, pc}

0800a104 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIxmEEmEET_t>:
  P GetPointer(voffset_t field) const {
 800a104:	b580      	push	{r7, lr}
 800a106:	b082      	sub	sp, #8
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
 800a10c:	460b      	mov	r3, r1
 800a10e:	807b      	strh	r3, [r7, #2]
    return const_cast<Table*>(this)->GetPointer<P, OffsetSize>(field);
 800a110:	887b      	ldrh	r3, [r7, #2]
 800a112:	4619      	mov	r1, r3
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f000 fc3c 	bl	800a992 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIxmEEmEET_t>
 800a11a:	4603      	mov	r3, r0
  }
 800a11c:	4618      	mov	r0, r3
 800a11e:	3708      	adds	r7, #8
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}

0800a124 <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>:
  T GetField(voffset_t field, T defaultval) const {
 800a124:	b580      	push	{r7, lr}
 800a126:	b084      	sub	sp, #16
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
 800a12c:	460b      	mov	r3, r1
 800a12e:	807b      	strh	r3, [r7, #2]
 800a130:	4613      	mov	r3, r2
 800a132:	707b      	strb	r3, [r7, #1]
    auto field_offset = GetOptionalFieldOffset(field);
 800a134:	887b      	ldrh	r3, [r7, #2]
 800a136:	4619      	mov	r1, r3
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f7f6 ffe9 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a13e:	4603      	mov	r3, r0
 800a140:	81fb      	strh	r3, [r7, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800a142:	89fb      	ldrh	r3, [r7, #14]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d007      	beq.n	800a158 <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_+0x34>
 800a148:	687a      	ldr	r2, [r7, #4]
 800a14a:	89fb      	ldrh	r3, [r7, #14]
 800a14c:	4413      	add	r3, r2
 800a14e:	4618      	mov	r0, r3
 800a150:	f7ff ffaa 	bl	800a0a8 <_ZN11flatbuffers10ReadScalarIhEET_PKv>
 800a154:	4603      	mov	r3, r0
 800a156:	e000      	b.n	800a15a <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_+0x36>
 800a158:	787b      	ldrb	r3, [r7, #1]
  }
 800a15a:	4618      	mov	r0, r3
 800a15c:	3710      	adds	r7, #16
 800a15e:	46bd      	mov	sp, r7
 800a160:	bd80      	pop	{r7, pc}

0800a162 <_ZNK11flatbuffers5Table10GetPointerIPKvmEET_t>:
  P GetPointer(voffset_t field) const {
 800a162:	b580      	push	{r7, lr}
 800a164:	b082      	sub	sp, #8
 800a166:	af00      	add	r7, sp, #0
 800a168:	6078      	str	r0, [r7, #4]
 800a16a:	460b      	mov	r3, r1
 800a16c:	807b      	strh	r3, [r7, #2]
    return const_cast<Table*>(this)->GetPointer<P, OffsetSize>(field);
 800a16e:	887b      	ldrh	r3, [r7, #2]
 800a170:	4619      	mov	r1, r3
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f000 fc2d 	bl	800a9d2 <_ZN11flatbuffers5Table10GetPointerIPKvmEET_t>
 800a178:	4603      	mov	r3, r0
  }
 800a17a:	4618      	mov	r0, r3
 800a17c:	3708      	adds	r7, #8
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}

0800a182 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlmEEmEET_t>:
  P GetPointer(voffset_t field) const {
 800a182:	b580      	push	{r7, lr}
 800a184:	b082      	sub	sp, #8
 800a186:	af00      	add	r7, sp, #0
 800a188:	6078      	str	r0, [r7, #4]
 800a18a:	460b      	mov	r3, r1
 800a18c:	807b      	strh	r3, [r7, #2]
    return const_cast<Table*>(this)->GetPointer<P, OffsetSize>(field);
 800a18e:	887b      	ldrh	r3, [r7, #2]
 800a190:	4619      	mov	r1, r3
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f000 fc3d 	bl	800aa12 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlmEEmEET_t>
 800a198:	4603      	mov	r3, r0
  }
 800a19a:	4618      	mov	r0, r3
 800a19c:	3708      	adds	r7, #8
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	bd80      	pop	{r7, pc}

0800a1a2 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6StringEmEET_t>:
  P GetPointer(voffset_t field) const {
 800a1a2:	b580      	push	{r7, lr}
 800a1a4:	b082      	sub	sp, #8
 800a1a6:	af00      	add	r7, sp, #0
 800a1a8:	6078      	str	r0, [r7, #4]
 800a1aa:	460b      	mov	r3, r1
 800a1ac:	807b      	strh	r3, [r7, #2]
    return const_cast<Table*>(this)->GetPointer<P, OffsetSize>(field);
 800a1ae:	887b      	ldrh	r3, [r7, #2]
 800a1b0:	4619      	mov	r1, r3
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f000 fc4d 	bl	800aa52 <_ZN11flatbuffers5Table10GetPointerIPKNS_6StringEmEET_t>
 800a1b8:	4603      	mov	r3, r0
  }
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	3708      	adds	r7, #8
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}

0800a1c2 <_ZNK11flatbuffers6VectorIhmE4sizeEv>:
  SizeT size() const { return EndianScalar(length_); }
 800a1c2:	b580      	push	{r7, lr}
 800a1c4:	b082      	sub	sp, #8
 800a1c6:	af00      	add	r7, sp, #0
 800a1c8:	6078      	str	r0, [r7, #4]
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	f7f7 fb82 	bl	80018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3708      	adds	r7, #8
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}

0800a1de <_ZNK11flatbuffers6VectorIfmE4sizeEv>:
 800a1de:	b580      	push	{r7, lr}
 800a1e0:	b082      	sub	sp, #8
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f7f7 fb74 	bl	80018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	3708      	adds	r7, #8
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}

0800a1fa <_ZNK11flatbuffers6VectorIxmE4sizeEv>:
 800a1fa:	b580      	push	{r7, lr}
 800a1fc:	b082      	sub	sp, #8
 800a1fe:	af00      	add	r7, sp, #0
 800a200:	6078      	str	r0, [r7, #4]
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4618      	mov	r0, r3
 800a208:	f7f7 fb66 	bl	80018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800a20c:	4603      	mov	r3, r0
 800a20e:	4618      	mov	r0, r3
 800a210:	3708      	adds	r7, #8
 800a212:	46bd      	mov	sp, r7
 800a214:	bd80      	pop	{r7, pc}
	...

0800a218 <_ZNK11flatbuffers6VectorIxmE3GetEm>:
  return_type Get(SizeT i) const {
 800a218:	b580      	push	{r7, lr}
 800a21a:	b082      	sub	sp, #8
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
 800a220:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f7ff ffe9 	bl	800a1fa <_ZNK11flatbuffers6VectorIxmE4sizeEv>
 800a228:	4602      	mov	r2, r0
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	4293      	cmp	r3, r2
 800a22e:	d305      	bcc.n	800a23c <_ZNK11flatbuffers6VectorIxmE3GetEm+0x24>
 800a230:	4b0a      	ldr	r3, [pc, #40]	@ (800a25c <_ZNK11flatbuffers6VectorIxmE3GetEm+0x44>)
 800a232:	4a0b      	ldr	r2, [pc, #44]	@ (800a260 <_ZNK11flatbuffers6VectorIxmE3GetEm+0x48>)
 800a234:	21c3      	movs	r1, #195	@ 0xc3
 800a236:	480b      	ldr	r0, [pc, #44]	@ (800a264 <_ZNK11flatbuffers6VectorIxmE3GetEm+0x4c>)
 800a238:	f011 fe3c 	bl	801beb4 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f000 fc40 	bl	800aac2 <_ZNK11flatbuffers6VectorIxmE4DataEv>
 800a242:	4603      	mov	r3, r0
 800a244:	6839      	ldr	r1, [r7, #0]
 800a246:	4618      	mov	r0, r3
 800a248:	f000 fc47 	bl	800aada <_ZN11flatbuffers14IndirectHelperIxvE4ReadEPKhj>
 800a24c:	4602      	mov	r2, r0
 800a24e:	460b      	mov	r3, r1
  }
 800a250:	4610      	mov	r0, r2
 800a252:	4619      	mov	r1, r3
 800a254:	3708      	adds	r7, #8
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}
 800a25a:	bf00      	nop
 800a25c:	0801dbb4 	.word	0x0801dbb4
 800a260:	0801dbc0 	.word	0x0801dbc0
 800a264:	0801dc6c 	.word	0x0801dc6c

0800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>:
  SizeT size() const { return EndianScalar(length_); }
 800a268:	b580      	push	{r7, lr}
 800a26a:	b082      	sub	sp, #8
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	4618      	mov	r0, r3
 800a276:	f7f7 fb2f 	bl	80018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800a27a:	4603      	mov	r3, r0
 800a27c:	4618      	mov	r0, r3
 800a27e:	3708      	adds	r7, #8
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}

0800a284 <_ZNK11flatbuffers6VectorIlmE3GetEm>:
  return_type Get(SizeT i) const {
 800a284:	b580      	push	{r7, lr}
 800a286:	b082      	sub	sp, #8
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
 800a28c:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f7ff ffea 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 800a294:	4602      	mov	r2, r0
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	4293      	cmp	r3, r2
 800a29a:	d305      	bcc.n	800a2a8 <_ZNK11flatbuffers6VectorIlmE3GetEm+0x24>
 800a29c:	4b09      	ldr	r3, [pc, #36]	@ (800a2c4 <_ZNK11flatbuffers6VectorIlmE3GetEm+0x40>)
 800a29e:	4a0a      	ldr	r2, [pc, #40]	@ (800a2c8 <_ZNK11flatbuffers6VectorIlmE3GetEm+0x44>)
 800a2a0:	21c3      	movs	r1, #195	@ 0xc3
 800a2a2:	480a      	ldr	r0, [pc, #40]	@ (800a2cc <_ZNK11flatbuffers6VectorIlmE3GetEm+0x48>)
 800a2a4:	f011 fe06 	bl	801beb4 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f000 fc2c 	bl	800ab06 <_ZNK11flatbuffers6VectorIlmE4DataEv>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	6839      	ldr	r1, [r7, #0]
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	f000 fc33 	bl	800ab1e <_ZN11flatbuffers14IndirectHelperIlvE4ReadEPKhj>
 800a2b8:	4603      	mov	r3, r0
  }
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	3708      	adds	r7, #8
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}
 800a2c2:	bf00      	nop
 800a2c4:	0801dbb4 	.word	0x0801dbb4
 800a2c8:	0801dcc8 	.word	0x0801dcc8
 800a2cc:	0801dc6c 	.word	0x0801dc6c

0800a2d0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI16TfLiteConvParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>:
  BuiltinDataPtr<T> Allocate() {
 800a2d0:	b590      	push	{r4, r7, lr}
 800a2d2:	b085      	sub	sp, #20
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	6039      	str	r1, [r7, #0]
    return BuiltinDataPtr<T>(allocator_->AllocatePOD<T>(),
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	681b      	ldr	r3, [r3, #0]
                             BuiltinDataDeleter(allocator_));
 800a2de:	4618      	mov	r0, r3
 800a2e0:	f000 fc2f 	bl	800ab42 <_ZN6tflite20BuiltinDataAllocator11AllocatePODI16TfLiteConvParamsEEPT_v>
 800a2e4:	4604      	mov	r4, r0
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	681a      	ldr	r2, [r3, #0]
 800a2ea:	f107 030c 	add.w	r3, r7, #12
 800a2ee:	4611      	mov	r1, r2
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f7ff f966 	bl	80095c2 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterC1EPNS_20BuiltinDataAllocatorE>
 800a2f6:	f107 030c 	add.w	r3, r7, #12
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	4621      	mov	r1, r4
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f000 fc50 	bl	800aba4 <_ZNSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>
  }
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	3714      	adds	r7, #20
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd90      	pop	{r4, r7, pc}

0800a30c <_ZNSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>:

      /// Destructor, invokes the deleter if the stored pointer is not null.
#if __cplusplus > 202002L && __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~unique_ptr() noexcept
 800a30c:	b590      	push	{r4, r7, lr}
 800a30e:	b085      	sub	sp, #20
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
      {
	static_assert(__is_invocable<deleter_type&, pointer>::value,
		      "unique_ptr's deleter must be invocable with a pointer");
	auto& __ptr = _M_t._M_ptr();
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	4618      	mov	r0, r3
 800a318:	f000 fc59 	bl	800abce <_ZNSt15__uniq_ptr_implI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800a31c:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d00c      	beq.n	800a340 <_ZNSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	f000 fc5e 	bl	800abe8 <_ZNSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>
 800a32c:	4604      	mov	r4, r0
 800a32e:	68f8      	ldr	r0, [r7, #12]
 800a330:	f000 fc67 	bl	800ac02 <_ZSt4moveIRP16TfLiteConvParamsEONSt16remove_referenceIT_E4typeEOS4_>
 800a334:	4603      	mov	r3, r0
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	4619      	mov	r1, r3
 800a33a:	4620      	mov	r0, r4
 800a33c:	f7ff f950 	bl	80095e0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv>
	__ptr = pointer();
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	2200      	movs	r2, #0
 800a344:	601a      	str	r2, [r3, #0]
      }
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	4618      	mov	r0, r3
 800a34a:	3714      	adds	r7, #20
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bd90      	pop	{r4, r7, pc}

0800a350 <_ZStneI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>:

  /// unique_ptr comparison with nullptr
  template<typename _Tp, typename _Dp>
    _GLIBCXX_NODISCARD
    inline bool
    operator!=(const unique_ptr<_Tp, _Dp>& __x, nullptr_t) noexcept
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
    { return (bool)__x; }
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f000 fc5c 	bl	800ac18 <_ZNKSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>
 800a360:	4603      	mov	r3, r0
 800a362:	4618      	mov	r0, r3
 800a364:	3708      	adds	r7, #8
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}

0800a36a <_ZNKSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>:
      operator->() const noexcept
 800a36a:	b580      	push	{r7, lr}
 800a36c:	b082      	sub	sp, #8
 800a36e:	af00      	add	r7, sp, #0
 800a370:	6078      	str	r0, [r7, #4]
	return get();
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f000 fc61 	bl	800ac3a <_ZNKSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800a378:	4603      	mov	r3, r0
      }
 800a37a:	4618      	mov	r0, r3
 800a37c:	3708      	adds	r7, #8
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}

0800a382 <_ZNSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      release() noexcept
 800a382:	b580      	push	{r7, lr}
 800a384:	b082      	sub	sp, #8
 800a386:	af00      	add	r7, sp, #0
 800a388:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	4618      	mov	r0, r3
 800a38e:	f000 fc61 	bl	800ac54 <_ZNSt15__uniq_ptr_implI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 800a392:	4603      	mov	r3, r0
 800a394:	4618      	mov	r0, r3
 800a396:	3708      	adds	r7, #8
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}

0800a39c <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI26TfLiteFullyConnectedParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>:
  BuiltinDataPtr<T> Allocate() {
 800a39c:	b590      	push	{r4, r7, lr}
 800a39e:	b085      	sub	sp, #20
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
 800a3a4:	6039      	str	r1, [r7, #0]
    return BuiltinDataPtr<T>(allocator_->AllocatePOD<T>(),
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	681b      	ldr	r3, [r3, #0]
                             BuiltinDataDeleter(allocator_));
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f000 fc67 	bl	800ac7e <_ZN6tflite20BuiltinDataAllocator11AllocatePODI26TfLiteFullyConnectedParamsEEPT_v>
 800a3b0:	4604      	mov	r4, r0
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	681a      	ldr	r2, [r3, #0]
 800a3b6:	f107 030c 	add.w	r3, r7, #12
 800a3ba:	4611      	mov	r1, r2
 800a3bc:	4618      	mov	r0, r3
 800a3be:	f7ff f900 	bl	80095c2 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterC1EPNS_20BuiltinDataAllocatorE>
 800a3c2:	f107 030c 	add.w	r3, r7, #12
 800a3c6:	461a      	mov	r2, r3
 800a3c8:	4621      	mov	r1, r4
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f000 fc83 	bl	800acd6 <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>
  }
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	3714      	adds	r7, #20
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	bd90      	pop	{r4, r7, pc}

0800a3d8 <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>:
      ~unique_ptr() noexcept
 800a3d8:	b590      	push	{r4, r7, lr}
 800a3da:	b085      	sub	sp, #20
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f000 fc8c 	bl	800ad00 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800a3e8:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d00c      	beq.n	800a40c <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f000 fc91 	bl	800ad1a <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	68f8      	ldr	r0, [r7, #12]
 800a3fc:	f000 fc9a 	bl	800ad34 <_ZSt4moveIRP26TfLiteFullyConnectedParamsEONSt16remove_referenceIT_E4typeEOS4_>
 800a400:	4603      	mov	r3, r0
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	4619      	mov	r1, r3
 800a406:	4620      	mov	r0, r4
 800a408:	f7ff f8ea 	bl	80095e0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv>
	__ptr = pointer();
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	2200      	movs	r2, #0
 800a410:	601a      	str	r2, [r3, #0]
      }
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	4618      	mov	r0, r3
 800a416:	3714      	adds	r7, #20
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd90      	pop	{r4, r7, pc}

0800a41c <_ZStneI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>:
    operator!=(const unique_ptr<_Tp, _Dp>& __x, nullptr_t) noexcept
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b082      	sub	sp, #8
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	6039      	str	r1, [r7, #0]
    { return (bool)__x; }
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f000 fc8f 	bl	800ad4a <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>
 800a42c:	4603      	mov	r3, r0
 800a42e:	4618      	mov	r0, r3
 800a430:	3708      	adds	r7, #8
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}

0800a436 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>:
      operator->() const noexcept
 800a436:	b580      	push	{r7, lr}
 800a438:	b082      	sub	sp, #8
 800a43a:	af00      	add	r7, sp, #0
 800a43c:	6078      	str	r0, [r7, #4]
	return get();
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	f000 fc94 	bl	800ad6c <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800a444:	4603      	mov	r3, r0
      }
 800a446:	4618      	mov	r0, r3
 800a448:	3708      	adds	r7, #8
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}

0800a44e <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      release() noexcept
 800a44e:	b580      	push	{r7, lr}
 800a450:	b082      	sub	sp, #8
 800a452:	af00      	add	r7, sp, #0
 800a454:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	4618      	mov	r0, r3
 800a45a:	f000 fc94 	bl	800ad86 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 800a45e:	4603      	mov	r3, r0
 800a460:	4618      	mov	r0, r3
 800a462:	3708      	adds	r7, #8
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}

0800a468 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI16TfLitePackParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>:
  BuiltinDataPtr<T> Allocate() {
 800a468:	b590      	push	{r4, r7, lr}
 800a46a:	b085      	sub	sp, #20
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	6039      	str	r1, [r7, #0]
    return BuiltinDataPtr<T>(allocator_->AllocatePOD<T>(),
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	681b      	ldr	r3, [r3, #0]
                             BuiltinDataDeleter(allocator_));
 800a476:	4618      	mov	r0, r3
 800a478:	f000 fc9a 	bl	800adb0 <_ZN6tflite20BuiltinDataAllocator11AllocatePODI16TfLitePackParamsEEPT_v>
 800a47c:	4604      	mov	r4, r0
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	681a      	ldr	r2, [r3, #0]
 800a482:	f107 030c 	add.w	r3, r7, #12
 800a486:	4611      	mov	r1, r2
 800a488:	4618      	mov	r0, r3
 800a48a:	f7ff f89a 	bl	80095c2 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterC1EPNS_20BuiltinDataAllocatorE>
 800a48e:	f107 030c 	add.w	r3, r7, #12
 800a492:	461a      	mov	r2, r3
 800a494:	4621      	mov	r1, r4
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f000 fcb5 	bl	800ae06 <_ZNSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>
  }
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	3714      	adds	r7, #20
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd90      	pop	{r4, r7, pc}

0800a4a4 <_ZNSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>:
      ~unique_ptr() noexcept
 800a4a4:	b590      	push	{r4, r7, lr}
 800a4a6:	b085      	sub	sp, #20
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	f000 fcbe 	bl	800ae30 <_ZNSt15__uniq_ptr_implI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800a4b4:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d00c      	beq.n	800a4d8 <_ZNSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f000 fcc3 	bl	800ae4a <_ZNSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>
 800a4c4:	4604      	mov	r4, r0
 800a4c6:	68f8      	ldr	r0, [r7, #12]
 800a4c8:	f000 fccc 	bl	800ae64 <_ZSt4moveIRP16TfLitePackParamsEONSt16remove_referenceIT_E4typeEOS4_>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4619      	mov	r1, r3
 800a4d2:	4620      	mov	r0, r4
 800a4d4:	f7ff f884 	bl	80095e0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv>
	__ptr = pointer();
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	2200      	movs	r2, #0
 800a4dc:	601a      	str	r2, [r3, #0]
      }
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	3714      	adds	r7, #20
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd90      	pop	{r4, r7, pc}

0800a4e8 <_ZStneI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>:
    operator!=(const unique_ptr<_Tp, _Dp>& __x, nullptr_t) noexcept
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b082      	sub	sp, #8
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
 800a4f0:	6039      	str	r1, [r7, #0]
    { return (bool)__x; }
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f000 fcc1 	bl	800ae7a <_ZNKSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3708      	adds	r7, #8
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}

0800a502 <_ZNKSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>:
      operator->() const noexcept
 800a502:	b580      	push	{r7, lr}
 800a504:	b082      	sub	sp, #8
 800a506:	af00      	add	r7, sp, #0
 800a508:	6078      	str	r0, [r7, #4]
	return get();
 800a50a:	6878      	ldr	r0, [r7, #4]
 800a50c:	f000 fcc6 	bl	800ae9c <_ZNKSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800a510:	4603      	mov	r3, r0
      }
 800a512:	4618      	mov	r0, r3
 800a514:	3708      	adds	r7, #8
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}

0800a51a <_ZNSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      release() noexcept
 800a51a:	b580      	push	{r7, lr}
 800a51c:	b082      	sub	sp, #8
 800a51e:	af00      	add	r7, sp, #0
 800a520:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	4618      	mov	r0, r3
 800a526:	f000 fcc6 	bl	800aeb6 <_ZNSt15__uniq_ptr_implI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 800a52a:	4603      	mov	r3, r0
 800a52c:	4618      	mov	r0, r3
 800a52e:	3708      	adds	r7, #8
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}

0800a534 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI16TfLitePoolParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>:
  BuiltinDataPtr<T> Allocate() {
 800a534:	b590      	push	{r4, r7, lr}
 800a536:	b085      	sub	sp, #20
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
 800a53c:	6039      	str	r1, [r7, #0]
    return BuiltinDataPtr<T>(allocator_->AllocatePOD<T>(),
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	681b      	ldr	r3, [r3, #0]
                             BuiltinDataDeleter(allocator_));
 800a542:	4618      	mov	r0, r3
 800a544:	f000 fccc 	bl	800aee0 <_ZN6tflite20BuiltinDataAllocator11AllocatePODI16TfLitePoolParamsEEPT_v>
 800a548:	4604      	mov	r4, r0
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	681a      	ldr	r2, [r3, #0]
 800a54e:	f107 030c 	add.w	r3, r7, #12
 800a552:	4611      	mov	r1, r2
 800a554:	4618      	mov	r0, r3
 800a556:	f7ff f834 	bl	80095c2 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterC1EPNS_20BuiltinDataAllocatorE>
 800a55a:	f107 030c 	add.w	r3, r7, #12
 800a55e:	461a      	mov	r2, r3
 800a560:	4621      	mov	r1, r4
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f000 fcea 	bl	800af3c <_ZNSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>
  }
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	3714      	adds	r7, #20
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd90      	pop	{r4, r7, pc}

0800a570 <_ZNSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>:
      ~unique_ptr() noexcept
 800a570:	b590      	push	{r4, r7, lr}
 800a572:	b085      	sub	sp, #20
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	4618      	mov	r0, r3
 800a57c:	f000 fcf3 	bl	800af66 <_ZNSt15__uniq_ptr_implI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800a580:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d00c      	beq.n	800a5a4 <_ZNSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f000 fcf8 	bl	800af80 <_ZNSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>
 800a590:	4604      	mov	r4, r0
 800a592:	68f8      	ldr	r0, [r7, #12]
 800a594:	f000 fd01 	bl	800af9a <_ZSt4moveIRP16TfLitePoolParamsEONSt16remove_referenceIT_E4typeEOS4_>
 800a598:	4603      	mov	r3, r0
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	4619      	mov	r1, r3
 800a59e:	4620      	mov	r0, r4
 800a5a0:	f7ff f81e 	bl	80095e0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv>
	__ptr = pointer();
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	601a      	str	r2, [r3, #0]
      }
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	3714      	adds	r7, #20
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	bd90      	pop	{r4, r7, pc}

0800a5b4 <_ZStneI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>:
    operator!=(const unique_ptr<_Tp, _Dp>& __x, nullptr_t) noexcept
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b082      	sub	sp, #8
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
 800a5bc:	6039      	str	r1, [r7, #0]
    { return (bool)__x; }
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f000 fcf6 	bl	800afb0 <_ZNKSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3708      	adds	r7, #8
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}

0800a5ce <_ZNKSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>:
      operator->() const noexcept
 800a5ce:	b580      	push	{r7, lr}
 800a5d0:	b082      	sub	sp, #8
 800a5d2:	af00      	add	r7, sp, #0
 800a5d4:	6078      	str	r0, [r7, #4]
	return get();
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f000 fcfb 	bl	800afd2 <_ZNKSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800a5dc:	4603      	mov	r3, r0
      }
 800a5de:	4618      	mov	r0, r3
 800a5e0:	3708      	adds	r7, #8
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}

0800a5e6 <_ZNSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      release() noexcept
 800a5e6:	b580      	push	{r7, lr}
 800a5e8:	b082      	sub	sp, #8
 800a5ea:	af00      	add	r7, sp, #0
 800a5ec:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	f000 fcfb 	bl	800afec <_ZNSt15__uniq_ptr_implI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	3708      	adds	r7, #8
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	bd80      	pop	{r7, pc}

0800a600 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI19TfLiteReshapeParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>:
  BuiltinDataPtr<T> Allocate() {
 800a600:	b590      	push	{r4, r7, lr}
 800a602:	b085      	sub	sp, #20
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
 800a608:	6039      	str	r1, [r7, #0]
    return BuiltinDataPtr<T>(allocator_->AllocatePOD<T>(),
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	681b      	ldr	r3, [r3, #0]
                             BuiltinDataDeleter(allocator_));
 800a60e:	4618      	mov	r0, r3
 800a610:	f000 fd01 	bl	800b016 <_ZN6tflite20BuiltinDataAllocator11AllocatePODI19TfLiteReshapeParamsEEPT_v>
 800a614:	4604      	mov	r4, r0
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	681a      	ldr	r2, [r3, #0]
 800a61a:	f107 030c 	add.w	r3, r7, #12
 800a61e:	4611      	mov	r1, r2
 800a620:	4618      	mov	r0, r3
 800a622:	f7fe ffce 	bl	80095c2 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterC1EPNS_20BuiltinDataAllocatorE>
 800a626:	f107 030c 	add.w	r3, r7, #12
 800a62a:	461a      	mov	r2, r3
 800a62c:	4621      	mov	r1, r4
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 fd1f 	bl	800b072 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>
  }
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	3714      	adds	r7, #20
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd90      	pop	{r4, r7, pc}

0800a63c <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>:
      ~unique_ptr() noexcept
 800a63c:	b590      	push	{r4, r7, lr}
 800a63e:	b085      	sub	sp, #20
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	4618      	mov	r0, r3
 800a648:	f000 fd28 	bl	800b09c <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800a64c:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d00c      	beq.n	800a670 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 fd2d 	bl	800b0b6 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>
 800a65c:	4604      	mov	r4, r0
 800a65e:	68f8      	ldr	r0, [r7, #12]
 800a660:	f000 fd36 	bl	800b0d0 <_ZSt4moveIRP19TfLiteReshapeParamsEONSt16remove_referenceIT_E4typeEOS4_>
 800a664:	4603      	mov	r3, r0
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	4619      	mov	r1, r3
 800a66a:	4620      	mov	r0, r4
 800a66c:	f7fe ffb8 	bl	80095e0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv>
	__ptr = pointer();
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	2200      	movs	r2, #0
 800a674:	601a      	str	r2, [r3, #0]
      }
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	4618      	mov	r0, r3
 800a67a:	3714      	adds	r7, #20
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd90      	pop	{r4, r7, pc}

0800a680 <_ZStneI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>:
    operator!=(const unique_ptr<_Tp, _Dp>& __x, nullptr_t) noexcept
 800a680:	b580      	push	{r7, lr}
 800a682:	b082      	sub	sp, #8
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
 800a688:	6039      	str	r1, [r7, #0]
    { return (bool)__x; }
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f000 fd2b 	bl	800b0e6 <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>
 800a690:	4603      	mov	r3, r0
 800a692:	4618      	mov	r0, r3
 800a694:	3708      	adds	r7, #8
 800a696:	46bd      	mov	sp, r7
 800a698:	bd80      	pop	{r7, pc}

0800a69a <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>:
      operator->() const noexcept
 800a69a:	b580      	push	{r7, lr}
 800a69c:	b082      	sub	sp, #8
 800a69e:	af00      	add	r7, sp, #0
 800a6a0:	6078      	str	r0, [r7, #4]
	return get();
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f000 fd30 	bl	800b108 <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800a6a8:	4603      	mov	r3, r0
      }
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3708      	adds	r7, #8
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}
	...

0800a6b4 <_ZN6tflite12_GLOBAL__N_1L26FlatBufferIntVectorToArrayIlEE12TfLiteStatusiPKN11flatbuffers6VectorIT_mEEPS5_PNS_13ErrorReporterEPKc>:
static TfLiteStatus FlatBufferIntVectorToArray(
 800a6b4:	b590      	push	{r4, r7, lr}
 800a6b6:	b087      	sub	sp, #28
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	60f8      	str	r0, [r7, #12]
 800a6bc:	60b9      	str	r1, [r7, #8]
 800a6be:	607a      	str	r2, [r7, #4]
 800a6c0:	603b      	str	r3, [r7, #0]
  if (!flat_vector) {
 800a6c2:	68bb      	ldr	r3, [r7, #8]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d106      	bne.n	800a6d6 <_ZN6tflite12_GLOBAL__N_1L26FlatBufferIntVectorToArrayIlEE12TfLiteStatusiPKN11flatbuffers6VectorIT_mEEPS5_PNS_13ErrorReporterEPKc+0x22>
    TF_LITE_REPORT_ERROR(error_reporter,
 800a6c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a6ca:	4917      	ldr	r1, [pc, #92]	@ (800a728 <_ZN6tflite12_GLOBAL__N_1L26FlatBufferIntVectorToArrayIlEE12TfLiteStatusiPKN11flatbuffers6VectorIT_mEEPS5_PNS_13ErrorReporterEPKc+0x74>)
 800a6cc:	6838      	ldr	r0, [r7, #0]
 800a6ce:	f7fe fb9d 	bl	8008e0c <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	e024      	b.n	800a720 <_ZN6tflite12_GLOBAL__N_1L26FlatBufferIntVectorToArrayIlEE12TfLiteStatusiPKN11flatbuffers6VectorIT_mEEPS5_PNS_13ErrorReporterEPKc+0x6c>
    size_t num_dimensions = flat_vector->size();
 800a6d6:	68b8      	ldr	r0, [r7, #8]
 800a6d8:	f7ff fdc6 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 800a6dc:	6138      	str	r0, [r7, #16]
    if (num_dimensions > max_size_of_buffer / sizeof(DataType)) {
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	089b      	lsrs	r3, r3, #2
 800a6e2:	693a      	ldr	r2, [r7, #16]
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	d906      	bls.n	800a6f6 <_ZN6tflite12_GLOBAL__N_1L26FlatBufferIntVectorToArrayIlEE12TfLiteStatusiPKN11flatbuffers6VectorIT_mEEPS5_PNS_13ErrorReporterEPKc+0x42>
      TF_LITE_REPORT_ERROR(
 800a6e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a6ea:	4910      	ldr	r1, [pc, #64]	@ (800a72c <_ZN6tflite12_GLOBAL__N_1L26FlatBufferIntVectorToArrayIlEE12TfLiteStatusiPKN11flatbuffers6VectorIT_mEEPS5_PNS_13ErrorReporterEPKc+0x78>)
 800a6ec:	6838      	ldr	r0, [r7, #0]
 800a6ee:	f7fe fb8d 	bl	8008e0c <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
 800a6f2:	2301      	movs	r3, #1
 800a6f4:	e014      	b.n	800a720 <_ZN6tflite12_GLOBAL__N_1L26FlatBufferIntVectorToArrayIlEE12TfLiteStatusiPKN11flatbuffers6VectorIT_mEEPS5_PNS_13ErrorReporterEPKc+0x6c>
      for (size_t i = 0; i < num_dimensions; ++i) {
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	617b      	str	r3, [r7, #20]
 800a6fa:	e00c      	b.n	800a716 <_ZN6tflite12_GLOBAL__N_1L26FlatBufferIntVectorToArrayIlEE12TfLiteStatusiPKN11flatbuffers6VectorIT_mEEPS5_PNS_13ErrorReporterEPKc+0x62>
        buffer[i] = flat_vector->Get(i);
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	009b      	lsls	r3, r3, #2
 800a700:	687a      	ldr	r2, [r7, #4]
 800a702:	18d4      	adds	r4, r2, r3
 800a704:	6979      	ldr	r1, [r7, #20]
 800a706:	68b8      	ldr	r0, [r7, #8]
 800a708:	f7ff fdbc 	bl	800a284 <_ZNK11flatbuffers6VectorIlmE3GetEm>
 800a70c:	4603      	mov	r3, r0
 800a70e:	6023      	str	r3, [r4, #0]
      for (size_t i = 0; i < num_dimensions; ++i) {
 800a710:	697b      	ldr	r3, [r7, #20]
 800a712:	3301      	adds	r3, #1
 800a714:	617b      	str	r3, [r7, #20]
 800a716:	697a      	ldr	r2, [r7, #20]
 800a718:	693b      	ldr	r3, [r7, #16]
 800a71a:	429a      	cmp	r2, r3
 800a71c:	d3ee      	bcc.n	800a6fc <_ZN6tflite12_GLOBAL__N_1L26FlatBufferIntVectorToArrayIlEE12TfLiteStatusiPKN11flatbuffers6VectorIT_mEEPS5_PNS_13ErrorReporterEPKc+0x48>
  return kTfLiteOk;
 800a71e:	2300      	movs	r3, #0
}
 800a720:	4618      	mov	r0, r3
 800a722:	371c      	adds	r7, #28
 800a724:	46bd      	mov	sp, r7
 800a726:	bd90      	pop	{r4, r7, pc}
 800a728:	0801dd6c 	.word	0x0801dd6c
 800a72c:	0801dd9c 	.word	0x0801dd9c

0800a730 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      release() noexcept
 800a730:	b580      	push	{r7, lr}
 800a732:	b082      	sub	sp, #8
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	4618      	mov	r0, r3
 800a73c:	f000 fcf1 	bl	800b122 <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 800a740:	4603      	mov	r3, r0
 800a742:	4618      	mov	r0, r3
 800a744:	3708      	adds	r7, #8
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}

0800a74a <_ZNK11flatbuffers6VectorIhmE4dataEv>:

  uint8_t* Data() { return reinterpret_cast<uint8_t*>(&length_ + 1); }

  // Similarly, but typed, much like std::vector::data
  const T* data() const { return reinterpret_cast<const T*>(Data()); }
 800a74a:	b580      	push	{r7, lr}
 800a74c:	b082      	sub	sp, #8
 800a74e:	af00      	add	r7, sp, #0
 800a750:	6078      	str	r0, [r7, #4]
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f000 f99d 	bl	800aa92 <_ZNK11flatbuffers6VectorIhmE4DataEv>
 800a758:	4603      	mov	r3, r0
 800a75a:	4618      	mov	r0, r3
 800a75c:	3708      	adds	r7, #8
 800a75e:	46bd      	mov	sp, r7
 800a760:	bd80      	pop	{r7, pc}

0800a762 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI17TfLiteShapeParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>:
  BuiltinDataPtr<T> Allocate() {
 800a762:	b590      	push	{r4, r7, lr}
 800a764:	b085      	sub	sp, #20
 800a766:	af00      	add	r7, sp, #0
 800a768:	6078      	str	r0, [r7, #4]
 800a76a:	6039      	str	r1, [r7, #0]
    return BuiltinDataPtr<T>(allocator_->AllocatePOD<T>(),
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	681b      	ldr	r3, [r3, #0]
                             BuiltinDataDeleter(allocator_));
 800a770:	4618      	mov	r0, r3
 800a772:	f000 fceb 	bl	800b14c <_ZN6tflite20BuiltinDataAllocator11AllocatePODI17TfLiteShapeParamsEEPT_v>
 800a776:	4604      	mov	r4, r0
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	681a      	ldr	r2, [r3, #0]
 800a77c:	f107 030c 	add.w	r3, r7, #12
 800a780:	4611      	mov	r1, r2
 800a782:	4618      	mov	r0, r3
 800a784:	f7fe ff1d 	bl	80095c2 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterC1EPNS_20BuiltinDataAllocatorE>
 800a788:	f107 030c 	add.w	r3, r7, #12
 800a78c:	461a      	mov	r2, r3
 800a78e:	4621      	mov	r1, r4
 800a790:	6878      	ldr	r0, [r7, #4]
 800a792:	f000 fd04 	bl	800b19e <_ZNSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>
  }
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	3714      	adds	r7, #20
 800a79a:	46bd      	mov	sp, r7
 800a79c:	bd90      	pop	{r4, r7, pc}

0800a79e <_ZNSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>:
      ~unique_ptr() noexcept
 800a79e:	b590      	push	{r4, r7, lr}
 800a7a0:	b085      	sub	sp, #20
 800a7a2:	af00      	add	r7, sp, #0
 800a7a4:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	f000 fd0d 	bl	800b1c8 <_ZNSt15__uniq_ptr_implI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800a7ae:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d00c      	beq.n	800a7d2 <_ZNSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f000 fd12 	bl	800b1e2 <_ZNSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>
 800a7be:	4604      	mov	r4, r0
 800a7c0:	68f8      	ldr	r0, [r7, #12]
 800a7c2:	f000 fd1b 	bl	800b1fc <_ZSt4moveIRP17TfLiteShapeParamsEONSt16remove_referenceIT_E4typeEOS4_>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	4619      	mov	r1, r3
 800a7cc:	4620      	mov	r0, r4
 800a7ce:	f7fe ff07 	bl	80095e0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv>
	__ptr = pointer();
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	601a      	str	r2, [r3, #0]
      }
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	4618      	mov	r0, r3
 800a7dc:	3714      	adds	r7, #20
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd90      	pop	{r4, r7, pc}

0800a7e2 <_ZStneI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>:
    operator!=(const unique_ptr<_Tp, _Dp>& __x, nullptr_t) noexcept
 800a7e2:	b580      	push	{r7, lr}
 800a7e4:	b082      	sub	sp, #8
 800a7e6:	af00      	add	r7, sp, #0
 800a7e8:	6078      	str	r0, [r7, #4]
 800a7ea:	6039      	str	r1, [r7, #0]
    { return (bool)__x; }
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f000 fd10 	bl	800b212 <_ZNKSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	3708      	adds	r7, #8
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}

0800a7fc <_ZNKSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>:
      operator->() const noexcept
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
	return get();
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f000 fd15 	bl	800b234 <_ZNKSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800a80a:	4603      	mov	r3, r0
      }
 800a80c:	4618      	mov	r0, r3
 800a80e:	3708      	adds	r7, #8
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}

0800a814 <_ZNSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      release() noexcept
 800a814:	b580      	push	{r7, lr}
 800a816:	b082      	sub	sp, #8
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	4618      	mov	r0, r3
 800a820:	f000 fd15 	bl	800b24e <_ZNSt15__uniq_ptr_implI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 800a824:	4603      	mov	r3, r0
 800a826:	4618      	mov	r0, r3
 800a828:	3708      	adds	r7, #8
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}

0800a82e <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI24TfLiteStridedSliceParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>:
  BuiltinDataPtr<T> Allocate() {
 800a82e:	b590      	push	{r4, r7, lr}
 800a830:	b085      	sub	sp, #20
 800a832:	af00      	add	r7, sp, #0
 800a834:	6078      	str	r0, [r7, #4]
 800a836:	6039      	str	r1, [r7, #0]
    return BuiltinDataPtr<T>(allocator_->AllocatePOD<T>(),
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	681b      	ldr	r3, [r3, #0]
                             BuiltinDataDeleter(allocator_));
 800a83c:	4618      	mov	r0, r3
 800a83e:	f000 fd1b 	bl	800b278 <_ZN6tflite20BuiltinDataAllocator11AllocatePODI24TfLiteStridedSliceParamsEEPT_v>
 800a842:	4604      	mov	r4, r0
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	681a      	ldr	r2, [r3, #0]
 800a848:	f107 030c 	add.w	r3, r7, #12
 800a84c:	4611      	mov	r1, r2
 800a84e:	4618      	mov	r0, r3
 800a850:	f7fe feb7 	bl	80095c2 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterC1EPNS_20BuiltinDataAllocatorE>
 800a854:	f107 030c 	add.w	r3, r7, #12
 800a858:	461a      	mov	r2, r3
 800a85a:	4621      	mov	r1, r4
 800a85c:	6878      	ldr	r0, [r7, #4]
 800a85e:	f000 fd3b 	bl	800b2d8 <_ZNSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>
  }
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	3714      	adds	r7, #20
 800a866:	46bd      	mov	sp, r7
 800a868:	bd90      	pop	{r4, r7, pc}

0800a86a <_ZNSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>:
      ~unique_ptr() noexcept
 800a86a:	b590      	push	{r4, r7, lr}
 800a86c:	b085      	sub	sp, #20
 800a86e:	af00      	add	r7, sp, #0
 800a870:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	4618      	mov	r0, r3
 800a876:	f000 fd44 	bl	800b302 <_ZNSt15__uniq_ptr_implI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800a87a:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d00c      	beq.n	800a89e <_ZNSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 fd49 	bl	800b31c <_ZNSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>
 800a88a:	4604      	mov	r4, r0
 800a88c:	68f8      	ldr	r0, [r7, #12]
 800a88e:	f000 fd52 	bl	800b336 <_ZSt4moveIRP24TfLiteStridedSliceParamsEONSt16remove_referenceIT_E4typeEOS4_>
 800a892:	4603      	mov	r3, r0
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	4619      	mov	r1, r3
 800a898:	4620      	mov	r0, r4
 800a89a:	f7fe fea1 	bl	80095e0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv>
	__ptr = pointer();
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	601a      	str	r2, [r3, #0]
      }
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	3714      	adds	r7, #20
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd90      	pop	{r4, r7, pc}

0800a8ae <_ZStneI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>:
    operator!=(const unique_ptr<_Tp, _Dp>& __x, nullptr_t) noexcept
 800a8ae:	b580      	push	{r7, lr}
 800a8b0:	b082      	sub	sp, #8
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	6078      	str	r0, [r7, #4]
 800a8b6:	6039      	str	r1, [r7, #0]
    { return (bool)__x; }
 800a8b8:	6878      	ldr	r0, [r7, #4]
 800a8ba:	f000 fd47 	bl	800b34c <_ZNKSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	3708      	adds	r7, #8
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	bd80      	pop	{r7, pc}

0800a8c8 <_ZNKSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>:
      operator->() const noexcept
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b082      	sub	sp, #8
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
	return get();
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f000 fd4c 	bl	800b36e <_ZNKSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800a8d6:	4603      	mov	r3, r0
      }
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3708      	adds	r7, #8
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <_ZNSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      release() noexcept
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b082      	sub	sp, #8
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f000 fd4c 	bl	800b388 <_ZNSt15__uniq_ptr_implI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3708      	adds	r7, #8
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}

0800a8fa <_ZN11flatbuffers12EndianScalarIhEET_S1_>:
template<typename T> T EndianScalar(T t) {
 800a8fa:	b480      	push	{r7}
 800a8fc:	b083      	sub	sp, #12
 800a8fe:	af00      	add	r7, sp, #0
 800a900:	4603      	mov	r3, r0
 800a902:	71fb      	strb	r3, [r7, #7]
    return t;
 800a904:	79fb      	ldrb	r3, [r7, #7]
}
 800a906:	4618      	mov	r0, r3
 800a908:	370c      	adds	r7, #12
 800a90a:	46bd      	mov	sp, r7
 800a90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a910:	4770      	bx	lr

0800a912 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIhmEEmEET_t>:
  P GetPointer(voffset_t field) {
 800a912:	b580      	push	{r7, lr}
 800a914:	b084      	sub	sp, #16
 800a916:	af00      	add	r7, sp, #0
 800a918:	6078      	str	r0, [r7, #4]
 800a91a:	460b      	mov	r3, r1
 800a91c:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a91e:	887b      	ldrh	r3, [r7, #2]
 800a920:	4619      	mov	r1, r3
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f7f6 fbf4 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a928:	4603      	mov	r3, r0
 800a92a:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a92c:	687a      	ldr	r2, [r7, #4]
 800a92e:	89fb      	ldrh	r3, [r7, #14]
 800a930:	4413      	add	r3, r2
 800a932:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800a934:	89fb      	ldrh	r3, [r7, #14]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d006      	beq.n	800a948 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIhmEEmEET_t+0x36>
 800a93a:	68b8      	ldr	r0, [r7, #8]
 800a93c:	f7f6 fff3 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a940:	4602      	mov	r2, r0
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	4413      	add	r3, r2
                        : nullptr;
 800a946:	e000      	b.n	800a94a <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIhmEEmEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800a948:	2300      	movs	r3, #0
  }
 800a94a:	4618      	mov	r0, r3
 800a94c:	3710      	adds	r7, #16
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}

0800a952 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIfmEEmEET_t>:
  P GetPointer(voffset_t field) {
 800a952:	b580      	push	{r7, lr}
 800a954:	b084      	sub	sp, #16
 800a956:	af00      	add	r7, sp, #0
 800a958:	6078      	str	r0, [r7, #4]
 800a95a:	460b      	mov	r3, r1
 800a95c:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a95e:	887b      	ldrh	r3, [r7, #2]
 800a960:	4619      	mov	r1, r3
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f7f6 fbd4 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a968:	4603      	mov	r3, r0
 800a96a:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a96c:	687a      	ldr	r2, [r7, #4]
 800a96e:	89fb      	ldrh	r3, [r7, #14]
 800a970:	4413      	add	r3, r2
 800a972:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800a974:	89fb      	ldrh	r3, [r7, #14]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d006      	beq.n	800a988 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIfmEEmEET_t+0x36>
 800a97a:	68b8      	ldr	r0, [r7, #8]
 800a97c:	f7f6 ffd3 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a980:	4602      	mov	r2, r0
 800a982:	68bb      	ldr	r3, [r7, #8]
 800a984:	4413      	add	r3, r2
                        : nullptr;
 800a986:	e000      	b.n	800a98a <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIfmEEmEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800a988:	2300      	movs	r3, #0
  }
 800a98a:	4618      	mov	r0, r3
 800a98c:	3710      	adds	r7, #16
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}

0800a992 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIxmEEmEET_t>:
  P GetPointer(voffset_t field) {
 800a992:	b580      	push	{r7, lr}
 800a994:	b084      	sub	sp, #16
 800a996:	af00      	add	r7, sp, #0
 800a998:	6078      	str	r0, [r7, #4]
 800a99a:	460b      	mov	r3, r1
 800a99c:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a99e:	887b      	ldrh	r3, [r7, #2]
 800a9a0:	4619      	mov	r1, r3
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f7f6 fbb4 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a9ac:	687a      	ldr	r2, [r7, #4]
 800a9ae:	89fb      	ldrh	r3, [r7, #14]
 800a9b0:	4413      	add	r3, r2
 800a9b2:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800a9b4:	89fb      	ldrh	r3, [r7, #14]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d006      	beq.n	800a9c8 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIxmEEmEET_t+0x36>
 800a9ba:	68b8      	ldr	r0, [r7, #8]
 800a9bc:	f7f6 ffb3 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a9c0:	4602      	mov	r2, r0
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	4413      	add	r3, r2
                        : nullptr;
 800a9c6:	e000      	b.n	800a9ca <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIxmEEmEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800a9c8:	2300      	movs	r3, #0
  }
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3710      	adds	r7, #16
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}

0800a9d2 <_ZN11flatbuffers5Table10GetPointerIPKvmEET_t>:
  P GetPointer(voffset_t field) {
 800a9d2:	b580      	push	{r7, lr}
 800a9d4:	b084      	sub	sp, #16
 800a9d6:	af00      	add	r7, sp, #0
 800a9d8:	6078      	str	r0, [r7, #4]
 800a9da:	460b      	mov	r3, r1
 800a9dc:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a9de:	887b      	ldrh	r3, [r7, #2]
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f7f6 fb94 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a9ec:	687a      	ldr	r2, [r7, #4]
 800a9ee:	89fb      	ldrh	r3, [r7, #14]
 800a9f0:	4413      	add	r3, r2
 800a9f2:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800a9f4:	89fb      	ldrh	r3, [r7, #14]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d006      	beq.n	800aa08 <_ZN11flatbuffers5Table10GetPointerIPKvmEET_t+0x36>
 800a9fa:	68b8      	ldr	r0, [r7, #8]
 800a9fc:	f7f6 ff93 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800aa00:	4602      	mov	r2, r0
 800aa02:	68bb      	ldr	r3, [r7, #8]
 800aa04:	4413      	add	r3, r2
                        : nullptr;
 800aa06:	e000      	b.n	800aa0a <_ZN11flatbuffers5Table10GetPointerIPKvmEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800aa08:	2300      	movs	r3, #0
  }
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	3710      	adds	r7, #16
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bd80      	pop	{r7, pc}

0800aa12 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlmEEmEET_t>:
  P GetPointer(voffset_t field) {
 800aa12:	b580      	push	{r7, lr}
 800aa14:	b084      	sub	sp, #16
 800aa16:	af00      	add	r7, sp, #0
 800aa18:	6078      	str	r0, [r7, #4]
 800aa1a:	460b      	mov	r3, r1
 800aa1c:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800aa1e:	887b      	ldrh	r3, [r7, #2]
 800aa20:	4619      	mov	r1, r3
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f7f6 fb74 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800aa2c:	687a      	ldr	r2, [r7, #4]
 800aa2e:	89fb      	ldrh	r3, [r7, #14]
 800aa30:	4413      	add	r3, r2
 800aa32:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800aa34:	89fb      	ldrh	r3, [r7, #14]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d006      	beq.n	800aa48 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlmEEmEET_t+0x36>
 800aa3a:	68b8      	ldr	r0, [r7, #8]
 800aa3c:	f7f6 ff73 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800aa40:	4602      	mov	r2, r0
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	4413      	add	r3, r2
                        : nullptr;
 800aa46:	e000      	b.n	800aa4a <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlmEEmEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800aa48:	2300      	movs	r3, #0
  }
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3710      	adds	r7, #16
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}

0800aa52 <_ZN11flatbuffers5Table10GetPointerIPKNS_6StringEmEET_t>:
  P GetPointer(voffset_t field) {
 800aa52:	b580      	push	{r7, lr}
 800aa54:	b084      	sub	sp, #16
 800aa56:	af00      	add	r7, sp, #0
 800aa58:	6078      	str	r0, [r7, #4]
 800aa5a:	460b      	mov	r3, r1
 800aa5c:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800aa5e:	887b      	ldrh	r3, [r7, #2]
 800aa60:	4619      	mov	r1, r3
 800aa62:	6878      	ldr	r0, [r7, #4]
 800aa64:	f7f6 fb54 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800aa6c:	687a      	ldr	r2, [r7, #4]
 800aa6e:	89fb      	ldrh	r3, [r7, #14]
 800aa70:	4413      	add	r3, r2
 800aa72:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800aa74:	89fb      	ldrh	r3, [r7, #14]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d006      	beq.n	800aa88 <_ZN11flatbuffers5Table10GetPointerIPKNS_6StringEmEET_t+0x36>
 800aa7a:	68b8      	ldr	r0, [r7, #8]
 800aa7c:	f7f6 ff53 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800aa80:	4602      	mov	r2, r0
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	4413      	add	r3, r2
                        : nullptr;
 800aa86:	e000      	b.n	800aa8a <_ZN11flatbuffers5Table10GetPointerIPKNS_6StringEmEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800aa88:	2300      	movs	r3, #0
  }
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	3710      	adds	r7, #16
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	bd80      	pop	{r7, pc}

0800aa92 <_ZNK11flatbuffers6VectorIhmE4DataEv>:
  const uint8_t* Data() const {
 800aa92:	b480      	push	{r7}
 800aa94:	b083      	sub	sp, #12
 800aa96:	af00      	add	r7, sp, #0
 800aa98:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t*>(&length_ + 1);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	3304      	adds	r3, #4
  }
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	370c      	adds	r7, #12
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa8:	4770      	bx	lr

0800aaaa <_ZNK11flatbuffers6VectorIfmE4DataEv>:
  const uint8_t* Data() const {
 800aaaa:	b480      	push	{r7}
 800aaac:	b083      	sub	sp, #12
 800aaae:	af00      	add	r7, sp, #0
 800aab0:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t*>(&length_ + 1);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	3304      	adds	r3, #4
  }
 800aab6:	4618      	mov	r0, r3
 800aab8:	370c      	adds	r7, #12
 800aaba:	46bd      	mov	sp, r7
 800aabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac0:	4770      	bx	lr

0800aac2 <_ZNK11flatbuffers6VectorIxmE4DataEv>:
  const uint8_t* Data() const {
 800aac2:	b480      	push	{r7}
 800aac4:	b083      	sub	sp, #12
 800aac6:	af00      	add	r7, sp, #0
 800aac8:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t*>(&length_ + 1);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	3304      	adds	r3, #4
  }
 800aace:	4618      	mov	r0, r3
 800aad0:	370c      	adds	r7, #12
 800aad2:	46bd      	mov	sp, r7
 800aad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad8:	4770      	bx	lr

0800aada <_ZN11flatbuffers14IndirectHelperIxvE4ReadEPKhj>:
  static return_type Read(const uint8_t* p, const size_t i) {
 800aada:	b580      	push	{r7, lr}
 800aadc:	b082      	sub	sp, #8
 800aade:	af00      	add	r7, sp, #0
 800aae0:	6078      	str	r0, [r7, #4]
 800aae2:	6039      	str	r1, [r7, #0]
    return EndianScalar((reinterpret_cast<const T*>(p))[i]);
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	00db      	lsls	r3, r3, #3
 800aae8:	687a      	ldr	r2, [r7, #4]
 800aaea:	4413      	add	r3, r2
 800aaec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf0:	4610      	mov	r0, r2
 800aaf2:	4619      	mov	r1, r3
 800aaf4:	f000 fc5d 	bl	800b3b2 <_ZN11flatbuffers12EndianScalarIxEET_S1_>
 800aaf8:	4602      	mov	r2, r0
 800aafa:	460b      	mov	r3, r1
  }
 800aafc:	4610      	mov	r0, r2
 800aafe:	4619      	mov	r1, r3
 800ab00:	3708      	adds	r7, #8
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bd80      	pop	{r7, pc}

0800ab06 <_ZNK11flatbuffers6VectorIlmE4DataEv>:
  const uint8_t* Data() const {
 800ab06:	b480      	push	{r7}
 800ab08:	b083      	sub	sp, #12
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t*>(&length_ + 1);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	3304      	adds	r3, #4
  }
 800ab12:	4618      	mov	r0, r3
 800ab14:	370c      	adds	r7, #12
 800ab16:	46bd      	mov	sp, r7
 800ab18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1c:	4770      	bx	lr

0800ab1e <_ZN11flatbuffers14IndirectHelperIlvE4ReadEPKhj>:
  static return_type Read(const uint8_t* p, const size_t i) {
 800ab1e:	b580      	push	{r7, lr}
 800ab20:	b082      	sub	sp, #8
 800ab22:	af00      	add	r7, sp, #0
 800ab24:	6078      	str	r0, [r7, #4]
 800ab26:	6039      	str	r1, [r7, #0]
    return EndianScalar((reinterpret_cast<const T*>(p))[i]);
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	009b      	lsls	r3, r3, #2
 800ab2c:	687a      	ldr	r2, [r7, #4]
 800ab2e:	4413      	add	r3, r2
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	4618      	mov	r0, r3
 800ab34:	f7f7 f87c 	bl	8001c30 <_ZN11flatbuffers12EndianScalarIlEET_S1_>
 800ab38:	4603      	mov	r3, r0
  }
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	3708      	adds	r7, #8
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}

0800ab42 <_ZN6tflite20BuiltinDataAllocator11AllocatePODI16TfLiteConvParamsEEPT_v>:
  // Allocate a structure, but make sure it is a POD structure that doesn't
  // require constructors to run. The reason we do this, is that Interpreter's C
  // extension part will take ownership so destructors  will not be run during
  // deallocation.
  template <typename T>
  T* AllocatePOD() {
 800ab42:	b580      	push	{r7, lr}
 800ab44:	b084      	sub	sp, #16
 800ab46:	af00      	add	r7, sp, #0
 800ab48:	6078      	str	r0, [r7, #4]
    static_assert(std::is_trivially_destructible<T>::value,
                  "Builtin data structure must be POD.");
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	2204      	movs	r2, #4
 800ab52:	211c      	movs	r1, #28
 800ab54:	6878      	ldr	r0, [r7, #4]
 800ab56:	4798      	blx	r3
 800ab58:	60f8      	str	r0, [r7, #12]
    return new (allocated_memory) T();
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	201c      	movs	r0, #28
 800ab60:	f7fe fa34 	bl	8008fcc <_ZnwjPv>
 800ab64:	4601      	mov	r1, r0
 800ab66:	460a      	mov	r2, r1
 800ab68:	2300      	movs	r3, #0
 800ab6a:	6013      	str	r3, [r2, #0]
 800ab6c:	6053      	str	r3, [r2, #4]
 800ab6e:	6093      	str	r3, [r2, #8]
 800ab70:	60d3      	str	r3, [r2, #12]
 800ab72:	6113      	str	r3, [r2, #16]
 800ab74:	6153      	str	r3, [r2, #20]
 800ab76:	6193      	str	r3, [r2, #24]
 800ab78:	460b      	mov	r3, r1
  }
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3710      	adds	r7, #16
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}

0800ab82 <_ZNSt15__uniq_ptr_dataI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 800ab82:	b580      	push	{r7, lr}
 800ab84:	b084      	sub	sp, #16
 800ab86:	af00      	add	r7, sp, #0
 800ab88:	60f8      	str	r0, [r7, #12]
 800ab8a:	60b9      	str	r1, [r7, #8]
 800ab8c:	607a      	str	r2, [r7, #4]
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	68b9      	ldr	r1, [r7, #8]
 800ab92:	687a      	ldr	r2, [r7, #4]
 800ab94:	4618      	mov	r0, r3
 800ab96:	f000 fc34 	bl	800b402 <_ZNSt15__uniq_ptr_implI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	3710      	adds	r7, #16
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd80      	pop	{r7, pc}

0800aba4 <_ZNSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>:
	unique_ptr(pointer __p,
 800aba4:	b590      	push	{r4, r7, lr}
 800aba6:	b085      	sub	sp, #20
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	60f8      	str	r0, [r7, #12]
 800abac:	60b9      	str	r1, [r7, #8]
 800abae:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::move(__d))
 800abb0:	68fc      	ldr	r4, [r7, #12]
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f000 fc1a 	bl	800b3ec <_ZSt4moveIRN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEONSt16remove_referenceIT_E4typeEOS6_>
 800abb8:	4603      	mov	r3, r0
 800abba:	461a      	mov	r2, r3
 800abbc:	68b9      	ldr	r1, [r7, #8]
 800abbe:	4620      	mov	r0, r4
 800abc0:	f7ff ffdf 	bl	800ab82 <_ZNSt15__uniq_ptr_dataI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>
	{ }
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	4618      	mov	r0, r3
 800abc8:	3714      	adds	r7, #20
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd90      	pop	{r4, r7, pc}

0800abce <_ZNSt15__uniq_ptr_implI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 800abce:	b580      	push	{r7, lr}
 800abd0:	b082      	sub	sp, #8
 800abd2:	af00      	add	r7, sp, #0
 800abd4:	6078      	str	r0, [r7, #4]
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	4618      	mov	r0, r3
 800abda:	f000 fc28 	bl	800b42e <_ZSt3getILj0EJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800abde:	4603      	mov	r3, r0
 800abe0:	4618      	mov	r0, r3
 800abe2:	3708      	adds	r7, #8
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}

0800abe8 <_ZNSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>:
      get_deleter() noexcept
 800abe8:	b580      	push	{r7, lr}
 800abea:	b082      	sub	sp, #8
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	4618      	mov	r0, r3
 800abf4:	f000 fc28 	bl	800b448 <_ZNSt15__uniq_ptr_implI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>
 800abf8:	4603      	mov	r3, r0
 800abfa:	4618      	mov	r0, r3
 800abfc:	3708      	adds	r7, #8
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}

0800ac02 <_ZSt4moveIRP16TfLiteConvParamsEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 800ac02:	b480      	push	{r7}
 800ac04:	b083      	sub	sp, #12
 800ac06:	af00      	add	r7, sp, #0
 800ac08:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	370c      	adds	r7, #12
 800ac10:	46bd      	mov	sp, r7
 800ac12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac16:	4770      	bx	lr

0800ac18 <_ZNKSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>:
      explicit operator bool() const noexcept
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b082      	sub	sp, #8
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f000 f80a 	bl	800ac3a <_ZNKSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800ac26:	4603      	mov	r3, r0
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	bf14      	ite	ne
 800ac2c:	2301      	movne	r3, #1
 800ac2e:	2300      	moveq	r3, #0
 800ac30:	b2db      	uxtb	r3, r3
 800ac32:	4618      	mov	r0, r3
 800ac34:	3708      	adds	r7, #8
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}

0800ac3a <_ZNKSt10unique_ptrI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>:
      get() const noexcept
 800ac3a:	b580      	push	{r7, lr}
 800ac3c:	b082      	sub	sp, #8
 800ac3e:	af00      	add	r7, sp, #0
 800ac40:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	4618      	mov	r0, r3
 800ac46:	f000 fc0c 	bl	800b462 <_ZNKSt15__uniq_ptr_implI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	3708      	adds	r7, #8
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}

0800ac54 <_ZNSt15__uniq_ptr_implI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      pointer release() noexcept
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b084      	sub	sp, #16
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 800ac5c:	6878      	ldr	r0, [r7, #4]
 800ac5e:	f7ff ffb6 	bl	800abce <_ZNSt15__uniq_ptr_implI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800ac62:	4603      	mov	r3, r0
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f7ff ffb0 	bl	800abce <_ZNSt15__uniq_ptr_implI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800ac6e:	4603      	mov	r3, r0
 800ac70:	2200      	movs	r2, #0
 800ac72:	601a      	str	r2, [r3, #0]
	return __p;
 800ac74:	68fb      	ldr	r3, [r7, #12]
      }
 800ac76:	4618      	mov	r0, r3
 800ac78:	3710      	adds	r7, #16
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	bd80      	pop	{r7, pc}

0800ac7e <_ZN6tflite20BuiltinDataAllocator11AllocatePODI26TfLiteFullyConnectedParamsEEPT_v>:
  T* AllocatePOD() {
 800ac7e:	b580      	push	{r7, lr}
 800ac80:	b084      	sub	sp, #16
 800ac82:	af00      	add	r7, sp, #0
 800ac84:	6078      	str	r0, [r7, #4]
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	2201      	movs	r2, #1
 800ac8e:	2105      	movs	r1, #5
 800ac90:	6878      	ldr	r0, [r7, #4]
 800ac92:	4798      	blx	r3
 800ac94:	60f8      	str	r0, [r7, #12]
    return new (allocated_memory) T();
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	4619      	mov	r1, r3
 800ac9a:	2005      	movs	r0, #5
 800ac9c:	f7fe f996 	bl	8008fcc <_ZnwjPv>
 800aca0:	4601      	mov	r1, r0
 800aca2:	460b      	mov	r3, r1
 800aca4:	2200      	movs	r2, #0
 800aca6:	601a      	str	r2, [r3, #0]
 800aca8:	711a      	strb	r2, [r3, #4]
 800acaa:	460b      	mov	r3, r1
  }
 800acac:	4618      	mov	r0, r3
 800acae:	3710      	adds	r7, #16
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}

0800acb4 <_ZNSt15__uniq_ptr_dataI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b084      	sub	sp, #16
 800acb8:	af00      	add	r7, sp, #0
 800acba:	60f8      	str	r0, [r7, #12]
 800acbc:	60b9      	str	r1, [r7, #8]
 800acbe:	607a      	str	r2, [r7, #4]
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	68b9      	ldr	r1, [r7, #8]
 800acc4:	687a      	ldr	r2, [r7, #4]
 800acc6:	4618      	mov	r0, r3
 800acc8:	f000 fbd9 	bl	800b47e <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	4618      	mov	r0, r3
 800acd0:	3710      	adds	r7, #16
 800acd2:	46bd      	mov	sp, r7
 800acd4:	bd80      	pop	{r7, pc}

0800acd6 <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>:
	unique_ptr(pointer __p,
 800acd6:	b590      	push	{r4, r7, lr}
 800acd8:	b085      	sub	sp, #20
 800acda:	af00      	add	r7, sp, #0
 800acdc:	60f8      	str	r0, [r7, #12]
 800acde:	60b9      	str	r1, [r7, #8]
 800ace0:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::move(__d))
 800ace2:	68fc      	ldr	r4, [r7, #12]
 800ace4:	6878      	ldr	r0, [r7, #4]
 800ace6:	f000 fb81 	bl	800b3ec <_ZSt4moveIRN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEONSt16remove_referenceIT_E4typeEOS6_>
 800acea:	4603      	mov	r3, r0
 800acec:	461a      	mov	r2, r3
 800acee:	68b9      	ldr	r1, [r7, #8]
 800acf0:	4620      	mov	r0, r4
 800acf2:	f7ff ffdf 	bl	800acb4 <_ZNSt15__uniq_ptr_dataI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>
	{ }
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	4618      	mov	r0, r3
 800acfa:	3714      	adds	r7, #20
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd90      	pop	{r4, r7, pc}

0800ad00 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b082      	sub	sp, #8
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	f000 fbcd 	bl	800b4aa <_ZSt3getILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800ad10:	4603      	mov	r3, r0
 800ad12:	4618      	mov	r0, r3
 800ad14:	3708      	adds	r7, #8
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}

0800ad1a <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>:
      get_deleter() noexcept
 800ad1a:	b580      	push	{r7, lr}
 800ad1c:	b082      	sub	sp, #8
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	4618      	mov	r0, r3
 800ad26:	f000 fbcd 	bl	800b4c4 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	3708      	adds	r7, #8
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}

0800ad34 <_ZSt4moveIRP26TfLiteFullyConnectedParamsEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 800ad34:	b480      	push	{r7}
 800ad36:	b083      	sub	sp, #12
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	4618      	mov	r0, r3
 800ad40:	370c      	adds	r7, #12
 800ad42:	46bd      	mov	sp, r7
 800ad44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad48:	4770      	bx	lr

0800ad4a <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>:
      explicit operator bool() const noexcept
 800ad4a:	b580      	push	{r7, lr}
 800ad4c:	b082      	sub	sp, #8
 800ad4e:	af00      	add	r7, sp, #0
 800ad50:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f000 f80a 	bl	800ad6c <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800ad58:	4603      	mov	r3, r0
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	bf14      	ite	ne
 800ad5e:	2301      	movne	r3, #1
 800ad60:	2300      	moveq	r3, #0
 800ad62:	b2db      	uxtb	r3, r3
 800ad64:	4618      	mov	r0, r3
 800ad66:	3708      	adds	r7, #8
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}

0800ad6c <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>:
      get() const noexcept
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b082      	sub	sp, #8
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	4618      	mov	r0, r3
 800ad78:	f000 fbb1 	bl	800b4de <_ZNKSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	4618      	mov	r0, r3
 800ad80:	3708      	adds	r7, #8
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bd80      	pop	{r7, pc}

0800ad86 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      pointer release() noexcept
 800ad86:	b580      	push	{r7, lr}
 800ad88:	b084      	sub	sp, #16
 800ad8a:	af00      	add	r7, sp, #0
 800ad8c:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f7ff ffb6 	bl	800ad00 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800ad94:	4603      	mov	r3, r0
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 800ad9a:	6878      	ldr	r0, [r7, #4]
 800ad9c:	f7ff ffb0 	bl	800ad00 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800ada0:	4603      	mov	r3, r0
 800ada2:	2200      	movs	r2, #0
 800ada4:	601a      	str	r2, [r3, #0]
	return __p;
 800ada6:	68fb      	ldr	r3, [r7, #12]
      }
 800ada8:	4618      	mov	r0, r3
 800adaa:	3710      	adds	r7, #16
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}

0800adb0 <_ZN6tflite20BuiltinDataAllocator11AllocatePODI16TfLitePackParamsEEPT_v>:
  T* AllocatePOD() {
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b084      	sub	sp, #16
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	2204      	movs	r2, #4
 800adc0:	2108      	movs	r1, #8
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	4798      	blx	r3
 800adc6:	60f8      	str	r0, [r7, #12]
    return new (allocated_memory) T();
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	4619      	mov	r1, r3
 800adcc:	2008      	movs	r0, #8
 800adce:	f7fe f8fd 	bl	8008fcc <_ZnwjPv>
 800add2:	4603      	mov	r3, r0
 800add4:	2200      	movs	r2, #0
 800add6:	601a      	str	r2, [r3, #0]
 800add8:	2200      	movs	r2, #0
 800adda:	605a      	str	r2, [r3, #4]
  }
 800addc:	4618      	mov	r0, r3
 800adde:	3710      	adds	r7, #16
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bd80      	pop	{r7, pc}

0800ade4 <_ZNSt15__uniq_ptr_dataI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b084      	sub	sp, #16
 800ade8:	af00      	add	r7, sp, #0
 800adea:	60f8      	str	r0, [r7, #12]
 800adec:	60b9      	str	r1, [r7, #8]
 800adee:	607a      	str	r2, [r7, #4]
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	68b9      	ldr	r1, [r7, #8]
 800adf4:	687a      	ldr	r2, [r7, #4]
 800adf6:	4618      	mov	r0, r3
 800adf8:	f000 fb7f 	bl	800b4fa <_ZNSt15__uniq_ptr_implI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	4618      	mov	r0, r3
 800ae00:	3710      	adds	r7, #16
 800ae02:	46bd      	mov	sp, r7
 800ae04:	bd80      	pop	{r7, pc}

0800ae06 <_ZNSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>:
	unique_ptr(pointer __p,
 800ae06:	b590      	push	{r4, r7, lr}
 800ae08:	b085      	sub	sp, #20
 800ae0a:	af00      	add	r7, sp, #0
 800ae0c:	60f8      	str	r0, [r7, #12]
 800ae0e:	60b9      	str	r1, [r7, #8]
 800ae10:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::move(__d))
 800ae12:	68fc      	ldr	r4, [r7, #12]
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	f000 fae9 	bl	800b3ec <_ZSt4moveIRN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEONSt16remove_referenceIT_E4typeEOS6_>
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	461a      	mov	r2, r3
 800ae1e:	68b9      	ldr	r1, [r7, #8]
 800ae20:	4620      	mov	r0, r4
 800ae22:	f7ff ffdf 	bl	800ade4 <_ZNSt15__uniq_ptr_dataI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>
	{ }
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	4618      	mov	r0, r3
 800ae2a:	3714      	adds	r7, #20
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	bd90      	pop	{r4, r7, pc}

0800ae30 <_ZNSt15__uniq_ptr_implI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b082      	sub	sp, #8
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	f000 fb73 	bl	800b526 <_ZSt3getILj0EJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800ae40:	4603      	mov	r3, r0
 800ae42:	4618      	mov	r0, r3
 800ae44:	3708      	adds	r7, #8
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}

0800ae4a <_ZNSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>:
      get_deleter() noexcept
 800ae4a:	b580      	push	{r7, lr}
 800ae4c:	b082      	sub	sp, #8
 800ae4e:	af00      	add	r7, sp, #0
 800ae50:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	4618      	mov	r0, r3
 800ae56:	f000 fb73 	bl	800b540 <_ZNSt15__uniq_ptr_implI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	3708      	adds	r7, #8
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}

0800ae64 <_ZSt4moveIRP16TfLitePackParamsEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 800ae64:	b480      	push	{r7}
 800ae66:	b083      	sub	sp, #12
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	4618      	mov	r0, r3
 800ae70:	370c      	adds	r7, #12
 800ae72:	46bd      	mov	sp, r7
 800ae74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae78:	4770      	bx	lr

0800ae7a <_ZNKSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>:
      explicit operator bool() const noexcept
 800ae7a:	b580      	push	{r7, lr}
 800ae7c:	b082      	sub	sp, #8
 800ae7e:	af00      	add	r7, sp, #0
 800ae80:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	f000 f80a 	bl	800ae9c <_ZNKSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	bf14      	ite	ne
 800ae8e:	2301      	movne	r3, #1
 800ae90:	2300      	moveq	r3, #0
 800ae92:	b2db      	uxtb	r3, r3
 800ae94:	4618      	mov	r0, r3
 800ae96:	3708      	adds	r7, #8
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <_ZNKSt10unique_ptrI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>:
      get() const noexcept
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b082      	sub	sp, #8
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	4618      	mov	r0, r3
 800aea8:	f000 fb57 	bl	800b55a <_ZNKSt15__uniq_ptr_implI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800aeac:	4603      	mov	r3, r0
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3708      	adds	r7, #8
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}

0800aeb6 <_ZNSt15__uniq_ptr_implI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      pointer release() noexcept
 800aeb6:	b580      	push	{r7, lr}
 800aeb8:	b084      	sub	sp, #16
 800aeba:	af00      	add	r7, sp, #0
 800aebc:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f7ff ffb6 	bl	800ae30 <_ZNSt15__uniq_ptr_implI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800aec4:	4603      	mov	r3, r0
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 800aeca:	6878      	ldr	r0, [r7, #4]
 800aecc:	f7ff ffb0 	bl	800ae30 <_ZNSt15__uniq_ptr_implI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800aed0:	4603      	mov	r3, r0
 800aed2:	2200      	movs	r2, #0
 800aed4:	601a      	str	r2, [r3, #0]
	return __p;
 800aed6:	68fb      	ldr	r3, [r7, #12]
      }
 800aed8:	4618      	mov	r0, r3
 800aeda:	3710      	adds	r7, #16
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}

0800aee0 <_ZN6tflite20BuiltinDataAllocator11AllocatePODI16TfLitePoolParamsEEPT_v>:
  T* AllocatePOD() {
 800aee0:	b590      	push	{r4, r7, lr}
 800aee2:	b085      	sub	sp, #20
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	2204      	movs	r2, #4
 800aef0:	2128      	movs	r1, #40	@ 0x28
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	4798      	blx	r3
 800aef6:	60f8      	str	r0, [r7, #12]
    return new (allocated_memory) T();
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	4619      	mov	r1, r3
 800aefc:	2028      	movs	r0, #40	@ 0x28
 800aefe:	f7fe f865 	bl	8008fcc <_ZnwjPv>
 800af02:	4604      	mov	r4, r0
 800af04:	4620      	mov	r0, r4
 800af06:	2328      	movs	r3, #40	@ 0x28
 800af08:	461a      	mov	r2, r3
 800af0a:	2100      	movs	r1, #0
 800af0c:	f011 fbe2 	bl	801c6d4 <memset>
 800af10:	4623      	mov	r3, r4
  }
 800af12:	4618      	mov	r0, r3
 800af14:	3714      	adds	r7, #20
 800af16:	46bd      	mov	sp, r7
 800af18:	bd90      	pop	{r4, r7, pc}

0800af1a <_ZNSt15__uniq_ptr_dataI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 800af1a:	b580      	push	{r7, lr}
 800af1c:	b084      	sub	sp, #16
 800af1e:	af00      	add	r7, sp, #0
 800af20:	60f8      	str	r0, [r7, #12]
 800af22:	60b9      	str	r1, [r7, #8]
 800af24:	607a      	str	r2, [r7, #4]
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	68b9      	ldr	r1, [r7, #8]
 800af2a:	687a      	ldr	r2, [r7, #4]
 800af2c:	4618      	mov	r0, r3
 800af2e:	f000 fb22 	bl	800b576 <_ZNSt15__uniq_ptr_implI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	4618      	mov	r0, r3
 800af36:	3710      	adds	r7, #16
 800af38:	46bd      	mov	sp, r7
 800af3a:	bd80      	pop	{r7, pc}

0800af3c <_ZNSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>:
	unique_ptr(pointer __p,
 800af3c:	b590      	push	{r4, r7, lr}
 800af3e:	b085      	sub	sp, #20
 800af40:	af00      	add	r7, sp, #0
 800af42:	60f8      	str	r0, [r7, #12]
 800af44:	60b9      	str	r1, [r7, #8]
 800af46:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::move(__d))
 800af48:	68fc      	ldr	r4, [r7, #12]
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	f000 fa4e 	bl	800b3ec <_ZSt4moveIRN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEONSt16remove_referenceIT_E4typeEOS6_>
 800af50:	4603      	mov	r3, r0
 800af52:	461a      	mov	r2, r3
 800af54:	68b9      	ldr	r1, [r7, #8]
 800af56:	4620      	mov	r0, r4
 800af58:	f7ff ffdf 	bl	800af1a <_ZNSt15__uniq_ptr_dataI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>
	{ }
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	4618      	mov	r0, r3
 800af60:	3714      	adds	r7, #20
 800af62:	46bd      	mov	sp, r7
 800af64:	bd90      	pop	{r4, r7, pc}

0800af66 <_ZNSt15__uniq_ptr_implI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 800af66:	b580      	push	{r7, lr}
 800af68:	b082      	sub	sp, #8
 800af6a:	af00      	add	r7, sp, #0
 800af6c:	6078      	str	r0, [r7, #4]
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	4618      	mov	r0, r3
 800af72:	f000 fb16 	bl	800b5a2 <_ZSt3getILj0EJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800af76:	4603      	mov	r3, r0
 800af78:	4618      	mov	r0, r3
 800af7a:	3708      	adds	r7, #8
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd80      	pop	{r7, pc}

0800af80 <_ZNSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>:
      get_deleter() noexcept
 800af80:	b580      	push	{r7, lr}
 800af82:	b082      	sub	sp, #8
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	4618      	mov	r0, r3
 800af8c:	f000 fb16 	bl	800b5bc <_ZNSt15__uniq_ptr_implI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>
 800af90:	4603      	mov	r3, r0
 800af92:	4618      	mov	r0, r3
 800af94:	3708      	adds	r7, #8
 800af96:	46bd      	mov	sp, r7
 800af98:	bd80      	pop	{r7, pc}

0800af9a <_ZSt4moveIRP16TfLitePoolParamsEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 800af9a:	b480      	push	{r7}
 800af9c:	b083      	sub	sp, #12
 800af9e:	af00      	add	r7, sp, #0
 800afa0:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	4618      	mov	r0, r3
 800afa6:	370c      	adds	r7, #12
 800afa8:	46bd      	mov	sp, r7
 800afaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afae:	4770      	bx	lr

0800afb0 <_ZNKSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>:
      explicit operator bool() const noexcept
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b082      	sub	sp, #8
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 800afb8:	6878      	ldr	r0, [r7, #4]
 800afba:	f000 f80a 	bl	800afd2 <_ZNKSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800afbe:	4603      	mov	r3, r0
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	bf14      	ite	ne
 800afc4:	2301      	movne	r3, #1
 800afc6:	2300      	moveq	r3, #0
 800afc8:	b2db      	uxtb	r3, r3
 800afca:	4618      	mov	r0, r3
 800afcc:	3708      	adds	r7, #8
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}

0800afd2 <_ZNKSt10unique_ptrI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>:
      get() const noexcept
 800afd2:	b580      	push	{r7, lr}
 800afd4:	b082      	sub	sp, #8
 800afd6:	af00      	add	r7, sp, #0
 800afd8:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	4618      	mov	r0, r3
 800afde:	f000 fafa 	bl	800b5d6 <_ZNKSt15__uniq_ptr_implI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800afe2:	4603      	mov	r3, r0
 800afe4:	4618      	mov	r0, r3
 800afe6:	3708      	adds	r7, #8
 800afe8:	46bd      	mov	sp, r7
 800afea:	bd80      	pop	{r7, pc}

0800afec <_ZNSt15__uniq_ptr_implI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      pointer release() noexcept
 800afec:	b580      	push	{r7, lr}
 800afee:	b084      	sub	sp, #16
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f7ff ffb6 	bl	800af66 <_ZNSt15__uniq_ptr_implI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800affa:	4603      	mov	r3, r0
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	f7ff ffb0 	bl	800af66 <_ZNSt15__uniq_ptr_implI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800b006:	4603      	mov	r3, r0
 800b008:	2200      	movs	r2, #0
 800b00a:	601a      	str	r2, [r3, #0]
	return __p;
 800b00c:	68fb      	ldr	r3, [r7, #12]
      }
 800b00e:	4618      	mov	r0, r3
 800b010:	3710      	adds	r7, #16
 800b012:	46bd      	mov	sp, r7
 800b014:	bd80      	pop	{r7, pc}

0800b016 <_ZN6tflite20BuiltinDataAllocator11AllocatePODI19TfLiteReshapeParamsEEPT_v>:
  T* AllocatePOD() {
 800b016:	b590      	push	{r4, r7, lr}
 800b018:	b085      	sub	sp, #20
 800b01a:	af00      	add	r7, sp, #0
 800b01c:	6078      	str	r0, [r7, #4]
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	2204      	movs	r2, #4
 800b026:	2124      	movs	r1, #36	@ 0x24
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	4798      	blx	r3
 800b02c:	60f8      	str	r0, [r7, #12]
    return new (allocated_memory) T();
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	4619      	mov	r1, r3
 800b032:	2024      	movs	r0, #36	@ 0x24
 800b034:	f7fd ffca 	bl	8008fcc <_ZnwjPv>
 800b038:	4604      	mov	r4, r0
 800b03a:	4620      	mov	r0, r4
 800b03c:	2324      	movs	r3, #36	@ 0x24
 800b03e:	461a      	mov	r2, r3
 800b040:	2100      	movs	r1, #0
 800b042:	f011 fb47 	bl	801c6d4 <memset>
 800b046:	4623      	mov	r3, r4
  }
 800b048:	4618      	mov	r0, r3
 800b04a:	3714      	adds	r7, #20
 800b04c:	46bd      	mov	sp, r7
 800b04e:	bd90      	pop	{r4, r7, pc}

0800b050 <_ZNSt15__uniq_ptr_dataI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 800b050:	b580      	push	{r7, lr}
 800b052:	b084      	sub	sp, #16
 800b054:	af00      	add	r7, sp, #0
 800b056:	60f8      	str	r0, [r7, #12]
 800b058:	60b9      	str	r1, [r7, #8]
 800b05a:	607a      	str	r2, [r7, #4]
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	68b9      	ldr	r1, [r7, #8]
 800b060:	687a      	ldr	r2, [r7, #4]
 800b062:	4618      	mov	r0, r3
 800b064:	f000 fac5 	bl	800b5f2 <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	4618      	mov	r0, r3
 800b06c:	3710      	adds	r7, #16
 800b06e:	46bd      	mov	sp, r7
 800b070:	bd80      	pop	{r7, pc}

0800b072 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>:
	unique_ptr(pointer __p,
 800b072:	b590      	push	{r4, r7, lr}
 800b074:	b085      	sub	sp, #20
 800b076:	af00      	add	r7, sp, #0
 800b078:	60f8      	str	r0, [r7, #12]
 800b07a:	60b9      	str	r1, [r7, #8]
 800b07c:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::move(__d))
 800b07e:	68fc      	ldr	r4, [r7, #12]
 800b080:	6878      	ldr	r0, [r7, #4]
 800b082:	f000 f9b3 	bl	800b3ec <_ZSt4moveIRN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEONSt16remove_referenceIT_E4typeEOS6_>
 800b086:	4603      	mov	r3, r0
 800b088:	461a      	mov	r2, r3
 800b08a:	68b9      	ldr	r1, [r7, #8]
 800b08c:	4620      	mov	r0, r4
 800b08e:	f7ff ffdf 	bl	800b050 <_ZNSt15__uniq_ptr_dataI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>
	{ }
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	4618      	mov	r0, r3
 800b096:	3714      	adds	r7, #20
 800b098:	46bd      	mov	sp, r7
 800b09a:	bd90      	pop	{r4, r7, pc}

0800b09c <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b082      	sub	sp, #8
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	f000 fab9 	bl	800b61e <_ZSt3getILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800b0ac:	4603      	mov	r3, r0
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	3708      	adds	r7, #8
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bd80      	pop	{r7, pc}

0800b0b6 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>:
      get_deleter() noexcept
 800b0b6:	b580      	push	{r7, lr}
 800b0b8:	b082      	sub	sp, #8
 800b0ba:	af00      	add	r7, sp, #0
 800b0bc:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	f000 fab9 	bl	800b638 <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>
 800b0c6:	4603      	mov	r3, r0
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	3708      	adds	r7, #8
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}

0800b0d0 <_ZSt4moveIRP19TfLiteReshapeParamsEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 800b0d0:	b480      	push	{r7}
 800b0d2:	b083      	sub	sp, #12
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	4618      	mov	r0, r3
 800b0dc:	370c      	adds	r7, #12
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e4:	4770      	bx	lr

0800b0e6 <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>:
      explicit operator bool() const noexcept
 800b0e6:	b580      	push	{r7, lr}
 800b0e8:	b082      	sub	sp, #8
 800b0ea:	af00      	add	r7, sp, #0
 800b0ec:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f000 f80a 	bl	800b108 <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800b0f4:	4603      	mov	r3, r0
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	bf14      	ite	ne
 800b0fa:	2301      	movne	r3, #1
 800b0fc:	2300      	moveq	r3, #0
 800b0fe:	b2db      	uxtb	r3, r3
 800b100:	4618      	mov	r0, r3
 800b102:	3708      	adds	r7, #8
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}

0800b108 <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>:
      get() const noexcept
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	4618      	mov	r0, r3
 800b114:	f000 fa9d 	bl	800b652 <_ZNKSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800b118:	4603      	mov	r3, r0
 800b11a:	4618      	mov	r0, r3
 800b11c:	3708      	adds	r7, #8
 800b11e:	46bd      	mov	sp, r7
 800b120:	bd80      	pop	{r7, pc}

0800b122 <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      pointer release() noexcept
 800b122:	b580      	push	{r7, lr}
 800b124:	b084      	sub	sp, #16
 800b126:	af00      	add	r7, sp, #0
 800b128:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 800b12a:	6878      	ldr	r0, [r7, #4]
 800b12c:	f7ff ffb6 	bl	800b09c <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800b130:	4603      	mov	r3, r0
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f7ff ffb0 	bl	800b09c <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800b13c:	4603      	mov	r3, r0
 800b13e:	2200      	movs	r2, #0
 800b140:	601a      	str	r2, [r3, #0]
	return __p;
 800b142:	68fb      	ldr	r3, [r7, #12]
      }
 800b144:	4618      	mov	r0, r3
 800b146:	3710      	adds	r7, #16
 800b148:	46bd      	mov	sp, r7
 800b14a:	bd80      	pop	{r7, pc}

0800b14c <_ZN6tflite20BuiltinDataAllocator11AllocatePODI17TfLiteShapeParamsEEPT_v>:
  T* AllocatePOD() {
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b084      	sub	sp, #16
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	2201      	movs	r2, #1
 800b15c:	2101      	movs	r1, #1
 800b15e:	6878      	ldr	r0, [r7, #4]
 800b160:	4798      	blx	r3
 800b162:	60f8      	str	r0, [r7, #12]
    return new (allocated_memory) T();
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	4619      	mov	r1, r3
 800b168:	2001      	movs	r0, #1
 800b16a:	f7fd ff2f 	bl	8008fcc <_ZnwjPv>
 800b16e:	4603      	mov	r3, r0
 800b170:	2200      	movs	r2, #0
 800b172:	701a      	strb	r2, [r3, #0]
  }
 800b174:	4618      	mov	r0, r3
 800b176:	3710      	adds	r7, #16
 800b178:	46bd      	mov	sp, r7
 800b17a:	bd80      	pop	{r7, pc}

0800b17c <_ZNSt15__uniq_ptr_dataI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b084      	sub	sp, #16
 800b180:	af00      	add	r7, sp, #0
 800b182:	60f8      	str	r0, [r7, #12]
 800b184:	60b9      	str	r1, [r7, #8]
 800b186:	607a      	str	r2, [r7, #4]
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	68b9      	ldr	r1, [r7, #8]
 800b18c:	687a      	ldr	r2, [r7, #4]
 800b18e:	4618      	mov	r0, r3
 800b190:	f000 fa6d 	bl	800b66e <_ZNSt15__uniq_ptr_implI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	4618      	mov	r0, r3
 800b198:	3710      	adds	r7, #16
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}

0800b19e <_ZNSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>:
	unique_ptr(pointer __p,
 800b19e:	b590      	push	{r4, r7, lr}
 800b1a0:	b085      	sub	sp, #20
 800b1a2:	af00      	add	r7, sp, #0
 800b1a4:	60f8      	str	r0, [r7, #12]
 800b1a6:	60b9      	str	r1, [r7, #8]
 800b1a8:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::move(__d))
 800b1aa:	68fc      	ldr	r4, [r7, #12]
 800b1ac:	6878      	ldr	r0, [r7, #4]
 800b1ae:	f000 f91d 	bl	800b3ec <_ZSt4moveIRN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEONSt16remove_referenceIT_E4typeEOS6_>
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	461a      	mov	r2, r3
 800b1b6:	68b9      	ldr	r1, [r7, #8]
 800b1b8:	4620      	mov	r0, r4
 800b1ba:	f7ff ffdf 	bl	800b17c <_ZNSt15__uniq_ptr_dataI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>
	{ }
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	3714      	adds	r7, #20
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd90      	pop	{r4, r7, pc}

0800b1c8 <_ZNSt15__uniq_ptr_implI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b082      	sub	sp, #8
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	f000 fa61 	bl	800b69a <_ZSt3getILj0EJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800b1d8:	4603      	mov	r3, r0
 800b1da:	4618      	mov	r0, r3
 800b1dc:	3708      	adds	r7, #8
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bd80      	pop	{r7, pc}

0800b1e2 <_ZNSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>:
      get_deleter() noexcept
 800b1e2:	b580      	push	{r7, lr}
 800b1e4:	b082      	sub	sp, #8
 800b1e6:	af00      	add	r7, sp, #0
 800b1e8:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	f000 fa61 	bl	800b6b4 <_ZNSt15__uniq_ptr_implI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	3708      	adds	r7, #8
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bd80      	pop	{r7, pc}

0800b1fc <_ZSt4moveIRP17TfLiteShapeParamsEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 800b1fc:	b480      	push	{r7}
 800b1fe:	b083      	sub	sp, #12
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	4618      	mov	r0, r3
 800b208:	370c      	adds	r7, #12
 800b20a:	46bd      	mov	sp, r7
 800b20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b210:	4770      	bx	lr

0800b212 <_ZNKSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>:
      explicit operator bool() const noexcept
 800b212:	b580      	push	{r7, lr}
 800b214:	b082      	sub	sp, #8
 800b216:	af00      	add	r7, sp, #0
 800b218:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 800b21a:	6878      	ldr	r0, [r7, #4]
 800b21c:	f000 f80a 	bl	800b234 <_ZNKSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800b220:	4603      	mov	r3, r0
 800b222:	2b00      	cmp	r3, #0
 800b224:	bf14      	ite	ne
 800b226:	2301      	movne	r3, #1
 800b228:	2300      	moveq	r3, #0
 800b22a:	b2db      	uxtb	r3, r3
 800b22c:	4618      	mov	r0, r3
 800b22e:	3708      	adds	r7, #8
 800b230:	46bd      	mov	sp, r7
 800b232:	bd80      	pop	{r7, pc}

0800b234 <_ZNKSt10unique_ptrI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>:
      get() const noexcept
 800b234:	b580      	push	{r7, lr}
 800b236:	b082      	sub	sp, #8
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	4618      	mov	r0, r3
 800b240:	f000 fa45 	bl	800b6ce <_ZNKSt15__uniq_ptr_implI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800b244:	4603      	mov	r3, r0
 800b246:	4618      	mov	r0, r3
 800b248:	3708      	adds	r7, #8
 800b24a:	46bd      	mov	sp, r7
 800b24c:	bd80      	pop	{r7, pc}

0800b24e <_ZNSt15__uniq_ptr_implI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      pointer release() noexcept
 800b24e:	b580      	push	{r7, lr}
 800b250:	b084      	sub	sp, #16
 800b252:	af00      	add	r7, sp, #0
 800b254:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 800b256:	6878      	ldr	r0, [r7, #4]
 800b258:	f7ff ffb6 	bl	800b1c8 <_ZNSt15__uniq_ptr_implI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800b25c:	4603      	mov	r3, r0
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 800b262:	6878      	ldr	r0, [r7, #4]
 800b264:	f7ff ffb0 	bl	800b1c8 <_ZNSt15__uniq_ptr_implI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800b268:	4603      	mov	r3, r0
 800b26a:	2200      	movs	r2, #0
 800b26c:	601a      	str	r2, [r3, #0]
	return __p;
 800b26e:	68fb      	ldr	r3, [r7, #12]
      }
 800b270:	4618      	mov	r0, r3
 800b272:	3710      	adds	r7, #16
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}

0800b278 <_ZN6tflite20BuiltinDataAllocator11AllocatePODI24TfLiteStridedSliceParamsEEPT_v>:
  T* AllocatePOD() {
 800b278:	b580      	push	{r7, lr}
 800b27a:	b084      	sub	sp, #16
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	2204      	movs	r2, #4
 800b288:	2118      	movs	r1, #24
 800b28a:	6878      	ldr	r0, [r7, #4]
 800b28c:	4798      	blx	r3
 800b28e:	60f8      	str	r0, [r7, #12]
    return new (allocated_memory) T();
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	4619      	mov	r1, r3
 800b294:	2018      	movs	r0, #24
 800b296:	f7fd fe99 	bl	8008fcc <_ZnwjPv>
 800b29a:	4601      	mov	r1, r0
 800b29c:	460a      	mov	r2, r1
 800b29e:	2300      	movs	r3, #0
 800b2a0:	6013      	str	r3, [r2, #0]
 800b2a2:	6053      	str	r3, [r2, #4]
 800b2a4:	6093      	str	r3, [r2, #8]
 800b2a6:	60d3      	str	r3, [r2, #12]
 800b2a8:	6113      	str	r3, [r2, #16]
 800b2aa:	6153      	str	r3, [r2, #20]
 800b2ac:	460b      	mov	r3, r1
  }
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	3710      	adds	r7, #16
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}

0800b2b6 <_ZNSt15__uniq_ptr_dataI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 800b2b6:	b580      	push	{r7, lr}
 800b2b8:	b084      	sub	sp, #16
 800b2ba:	af00      	add	r7, sp, #0
 800b2bc:	60f8      	str	r0, [r7, #12]
 800b2be:	60b9      	str	r1, [r7, #8]
 800b2c0:	607a      	str	r2, [r7, #4]
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	68b9      	ldr	r1, [r7, #8]
 800b2c6:	687a      	ldr	r2, [r7, #4]
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f000 fa0e 	bl	800b6ea <_ZNSt15__uniq_ptr_implI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	3710      	adds	r7, #16
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}

0800b2d8 <_ZNSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_vEEPS0_NSt9enable_ifIXntsrSt19is_lvalue_referenceIT_E5valueEOSA_E4typeE>:
	unique_ptr(pointer __p,
 800b2d8:	b590      	push	{r4, r7, lr}
 800b2da:	b085      	sub	sp, #20
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	60f8      	str	r0, [r7, #12]
 800b2e0:	60b9      	str	r1, [r7, #8]
 800b2e2:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::move(__d))
 800b2e4:	68fc      	ldr	r4, [r7, #12]
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	f000 f880 	bl	800b3ec <_ZSt4moveIRN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEONSt16remove_referenceIT_E4typeEOS6_>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	461a      	mov	r2, r3
 800b2f0:	68b9      	ldr	r1, [r7, #8]
 800b2f2:	4620      	mov	r0, r4
 800b2f4:	f7ff ffdf 	bl	800b2b6 <_ZNSt15__uniq_ptr_dataI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb1ELb1EECI1St15__uniq_ptr_implIS0_S4_EIS4_EEPS0_OT_>
	{ }
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	3714      	adds	r7, #20
 800b2fe:	46bd      	mov	sp, r7
 800b300:	bd90      	pop	{r4, r7, pc}

0800b302 <_ZNSt15__uniq_ptr_implI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 800b302:	b580      	push	{r7, lr}
 800b304:	b082      	sub	sp, #8
 800b306:	af00      	add	r7, sp, #0
 800b308:	6078      	str	r0, [r7, #4]
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	4618      	mov	r0, r3
 800b30e:	f000 fa02 	bl	800b716 <_ZSt3getILj0EJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800b312:	4603      	mov	r3, r0
 800b314:	4618      	mov	r0, r3
 800b316:	3708      	adds	r7, #8
 800b318:	46bd      	mov	sp, r7
 800b31a:	bd80      	pop	{r7, pc}

0800b31c <_ZNSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>:
      get_deleter() noexcept
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b082      	sub	sp, #8
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	4618      	mov	r0, r3
 800b328:	f000 fa02 	bl	800b730 <_ZNSt15__uniq_ptr_implI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>
 800b32c:	4603      	mov	r3, r0
 800b32e:	4618      	mov	r0, r3
 800b330:	3708      	adds	r7, #8
 800b332:	46bd      	mov	sp, r7
 800b334:	bd80      	pop	{r7, pc}

0800b336 <_ZSt4moveIRP24TfLiteStridedSliceParamsEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 800b336:	b480      	push	{r7}
 800b338:	b083      	sub	sp, #12
 800b33a:	af00      	add	r7, sp, #0
 800b33c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	4618      	mov	r0, r3
 800b342:	370c      	adds	r7, #12
 800b344:	46bd      	mov	sp, r7
 800b346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34a:	4770      	bx	lr

0800b34c <_ZNKSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>:
      explicit operator bool() const noexcept
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b082      	sub	sp, #8
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f000 f80a 	bl	800b36e <_ZNKSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 800b35a:	4603      	mov	r3, r0
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	bf14      	ite	ne
 800b360:	2301      	movne	r3, #1
 800b362:	2300      	moveq	r3, #0
 800b364:	b2db      	uxtb	r3, r3
 800b366:	4618      	mov	r0, r3
 800b368:	3708      	adds	r7, #8
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}

0800b36e <_ZNKSt10unique_ptrI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>:
      get() const noexcept
 800b36e:	b580      	push	{r7, lr}
 800b370:	b082      	sub	sp, #8
 800b372:	af00      	add	r7, sp, #0
 800b374:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	4618      	mov	r0, r3
 800b37a:	f000 f9e6 	bl	800b74a <_ZNKSt15__uniq_ptr_implI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800b37e:	4603      	mov	r3, r0
 800b380:	4618      	mov	r0, r3
 800b382:	3708      	adds	r7, #8
 800b384:	46bd      	mov	sp, r7
 800b386:	bd80      	pop	{r7, pc}

0800b388 <_ZNSt15__uniq_ptr_implI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      pointer release() noexcept
 800b388:	b580      	push	{r7, lr}
 800b38a:	b084      	sub	sp, #16
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 800b390:	6878      	ldr	r0, [r7, #4]
 800b392:	f7ff ffb6 	bl	800b302 <_ZNSt15__uniq_ptr_implI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800b396:	4603      	mov	r3, r0
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 800b39c:	6878      	ldr	r0, [r7, #4]
 800b39e:	f7ff ffb0 	bl	800b302 <_ZNSt15__uniq_ptr_implI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 800b3a2:	4603      	mov	r3, r0
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	601a      	str	r2, [r3, #0]
	return __p;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
      }
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3710      	adds	r7, #16
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}

0800b3b2 <_ZN11flatbuffers12EndianScalarIxEET_S1_>:
template<typename T> T EndianScalar(T t) {
 800b3b2:	b480      	push	{r7}
 800b3b4:	b083      	sub	sp, #12
 800b3b6:	af00      	add	r7, sp, #0
 800b3b8:	e9c7 0100 	strd	r0, r1, [r7]
    return t;
 800b3bc:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800b3c0:	4610      	mov	r0, r2
 800b3c2:	4619      	mov	r1, r3
 800b3c4:	370c      	adds	r7, #12
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3cc:	4770      	bx	lr

0800b3ce <_ZN11flatbuffers12EndianScalarIfEET_S1_>:
template<typename T> T EndianScalar(T t) {
 800b3ce:	b480      	push	{r7}
 800b3d0:	b083      	sub	sp, #12
 800b3d2:	af00      	add	r7, sp, #0
 800b3d4:	ed87 0a01 	vstr	s0, [r7, #4]
    return t;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	ee07 3a90 	vmov	s15, r3
}
 800b3de:	eeb0 0a67 	vmov.f32	s0, s15
 800b3e2:	370c      	adds	r7, #12
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ea:	4770      	bx	lr

0800b3ec <_ZSt4moveIRN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEONSt16remove_referenceIT_E4typeEOS6_>:
    move(_Tp&& __t) noexcept
 800b3ec:	b480      	push	{r7}
 800b3ee:	b083      	sub	sp, #12
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	370c      	adds	r7, #12
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b400:	4770      	bx	lr

0800b402 <_ZNSt15__uniq_ptr_implI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>:
	__uniq_ptr_impl(pointer __p, _Del&& __d)
 800b402:	b590      	push	{r4, r7, lr}
 800b404:	b085      	sub	sp, #20
 800b406:	af00      	add	r7, sp, #0
 800b408:	60f8      	str	r0, [r7, #12]
 800b40a:	60b9      	str	r1, [r7, #8]
 800b40c:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::forward<_Del>(__d)) { }
 800b40e:	68fc      	ldr	r4, [r7, #12]
 800b410:	6878      	ldr	r0, [r7, #4]
 800b412:	f000 f9a8 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800b416:	4602      	mov	r2, r0
 800b418:	f107 0308 	add.w	r3, r7, #8
 800b41c:	4619      	mov	r1, r3
 800b41e:	4620      	mov	r0, r4
 800b420:	f000 f9ac 	bl	800b77c <_ZNSt5tupleIJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	4618      	mov	r0, r3
 800b428:	3714      	adds	r7, #20
 800b42a:	46bd      	mov	sp, r7
 800b42c:	bd90      	pop	{r4, r7, pc}

0800b42e <_ZSt3getILj0EJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    __get_helper(const tuple<_Types...>&) = delete;

  /// Return a reference to the ith element of a tuple.
  template<size_t __i, typename... _Elements>
    constexpr __tuple_element_t<__i, tuple<_Elements...>>&
    get(tuple<_Elements...>& __t) noexcept
 800b42e:	b580      	push	{r7, lr}
 800b430:	b082      	sub	sp, #8
 800b432:	af00      	add	r7, sp, #0
 800b434:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	4618      	mov	r0, r3
 800b43a:	f000 f9b8 	bl	800b7ae <_ZSt12__get_helperILj0EP16TfLiteConvParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800b43e:	4603      	mov	r3, r0
 800b440:	4618      	mov	r0, r3
 800b442:	3708      	adds	r7, #8
 800b444:	46bd      	mov	sp, r7
 800b446:	bd80      	pop	{r7, pc}

0800b448 <_ZNSt15__uniq_ptr_implI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 800b448:	b580      	push	{r7, lr}
 800b44a:	b082      	sub	sp, #8
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	4618      	mov	r0, r3
 800b454:	f000 f9b7 	bl	800b7c6 <_ZSt3getILj1EJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800b458:	4603      	mov	r3, r0
 800b45a:	4618      	mov	r0, r3
 800b45c:	3708      	adds	r7, #8
 800b45e:	46bd      	mov	sp, r7
 800b460:	bd80      	pop	{r7, pc}

0800b462 <_ZNKSt15__uniq_ptr_implI16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 800b462:	b580      	push	{r7, lr}
 800b464:	b082      	sub	sp, #8
 800b466:	af00      	add	r7, sp, #0
 800b468:	6078      	str	r0, [r7, #4]
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	4618      	mov	r0, r3
 800b46e:	f000 f9b7 	bl	800b7e0 <_ZSt3getILj0EJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
 800b472:	4603      	mov	r3, r0
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	4618      	mov	r0, r3
 800b478:	3708      	adds	r7, #8
 800b47a:	46bd      	mov	sp, r7
 800b47c:	bd80      	pop	{r7, pc}

0800b47e <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>:
	__uniq_ptr_impl(pointer __p, _Del&& __d)
 800b47e:	b590      	push	{r4, r7, lr}
 800b480:	b085      	sub	sp, #20
 800b482:	af00      	add	r7, sp, #0
 800b484:	60f8      	str	r0, [r7, #12]
 800b486:	60b9      	str	r1, [r7, #8]
 800b488:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::forward<_Del>(__d)) { }
 800b48a:	68fc      	ldr	r4, [r7, #12]
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	f000 f96a 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800b492:	4602      	mov	r2, r0
 800b494:	f107 0308 	add.w	r3, r7, #8
 800b498:	4619      	mov	r1, r3
 800b49a:	4620      	mov	r0, r4
 800b49c:	f000 f9ad 	bl	800b7fa <_ZNSt5tupleIJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3714      	adds	r7, #20
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	bd90      	pop	{r4, r7, pc}

0800b4aa <_ZSt3getILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800b4aa:	b580      	push	{r7, lr}
 800b4ac:	b082      	sub	sp, #8
 800b4ae:	af00      	add	r7, sp, #0
 800b4b0:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	f000 f9b9 	bl	800b82c <_ZSt12__get_helperILj0EP26TfLiteFullyConnectedParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3708      	adds	r7, #8
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}

0800b4c4 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b082      	sub	sp, #8
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f000 f9b8 	bl	800b844 <_ZSt3getILj1EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800b4d4:	4603      	mov	r3, r0
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3708      	adds	r7, #8
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd80      	pop	{r7, pc}

0800b4de <_ZNKSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 800b4de:	b580      	push	{r7, lr}
 800b4e0:	b082      	sub	sp, #8
 800b4e2:	af00      	add	r7, sp, #0
 800b4e4:	6078      	str	r0, [r7, #4]
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	f000 f9b8 	bl	800b85e <_ZSt3getILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3708      	adds	r7, #8
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}

0800b4fa <_ZNSt15__uniq_ptr_implI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>:
	__uniq_ptr_impl(pointer __p, _Del&& __d)
 800b4fa:	b590      	push	{r4, r7, lr}
 800b4fc:	b085      	sub	sp, #20
 800b4fe:	af00      	add	r7, sp, #0
 800b500:	60f8      	str	r0, [r7, #12]
 800b502:	60b9      	str	r1, [r7, #8]
 800b504:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::forward<_Del>(__d)) { }
 800b506:	68fc      	ldr	r4, [r7, #12]
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f000 f92c 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800b50e:	4602      	mov	r2, r0
 800b510:	f107 0308 	add.w	r3, r7, #8
 800b514:	4619      	mov	r1, r3
 800b516:	4620      	mov	r0, r4
 800b518:	f000 f9ae 	bl	800b878 <_ZNSt5tupleIJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	4618      	mov	r0, r3
 800b520:	3714      	adds	r7, #20
 800b522:	46bd      	mov	sp, r7
 800b524:	bd90      	pop	{r4, r7, pc}

0800b526 <_ZSt3getILj0EJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800b526:	b580      	push	{r7, lr}
 800b528:	b082      	sub	sp, #8
 800b52a:	af00      	add	r7, sp, #0
 800b52c:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	4618      	mov	r0, r3
 800b532:	f000 f9ba 	bl	800b8aa <_ZSt12__get_helperILj0EP16TfLitePackParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800b536:	4603      	mov	r3, r0
 800b538:	4618      	mov	r0, r3
 800b53a:	3708      	adds	r7, #8
 800b53c:	46bd      	mov	sp, r7
 800b53e:	bd80      	pop	{r7, pc}

0800b540 <_ZNSt15__uniq_ptr_implI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 800b540:	b580      	push	{r7, lr}
 800b542:	b082      	sub	sp, #8
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	4618      	mov	r0, r3
 800b54c:	f000 f9b9 	bl	800b8c2 <_ZSt3getILj1EJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800b550:	4603      	mov	r3, r0
 800b552:	4618      	mov	r0, r3
 800b554:	3708      	adds	r7, #8
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}

0800b55a <_ZNKSt15__uniq_ptr_implI16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 800b55a:	b580      	push	{r7, lr}
 800b55c:	b082      	sub	sp, #8
 800b55e:	af00      	add	r7, sp, #0
 800b560:	6078      	str	r0, [r7, #4]
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	4618      	mov	r0, r3
 800b566:	f000 f9b9 	bl	800b8dc <_ZSt3getILj0EJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
 800b56a:	4603      	mov	r3, r0
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4618      	mov	r0, r3
 800b570:	3708      	adds	r7, #8
 800b572:	46bd      	mov	sp, r7
 800b574:	bd80      	pop	{r7, pc}

0800b576 <_ZNSt15__uniq_ptr_implI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>:
	__uniq_ptr_impl(pointer __p, _Del&& __d)
 800b576:	b590      	push	{r4, r7, lr}
 800b578:	b085      	sub	sp, #20
 800b57a:	af00      	add	r7, sp, #0
 800b57c:	60f8      	str	r0, [r7, #12]
 800b57e:	60b9      	str	r1, [r7, #8]
 800b580:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::forward<_Del>(__d)) { }
 800b582:	68fc      	ldr	r4, [r7, #12]
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f000 f8ee 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800b58a:	4602      	mov	r2, r0
 800b58c:	f107 0308 	add.w	r3, r7, #8
 800b590:	4619      	mov	r1, r3
 800b592:	4620      	mov	r0, r4
 800b594:	f000 f9af 	bl	800b8f6 <_ZNSt5tupleIJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	4618      	mov	r0, r3
 800b59c:	3714      	adds	r7, #20
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd90      	pop	{r4, r7, pc}

0800b5a2 <_ZSt3getILj0EJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800b5a2:	b580      	push	{r7, lr}
 800b5a4:	b082      	sub	sp, #8
 800b5a6:	af00      	add	r7, sp, #0
 800b5a8:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	f000 f9bb 	bl	800b928 <_ZSt12__get_helperILj0EP16TfLitePoolParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3708      	adds	r7, #8
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}

0800b5bc <_ZNSt15__uniq_ptr_implI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b082      	sub	sp, #8
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f000 f9ba 	bl	800b940 <_ZSt3getILj1EJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3708      	adds	r7, #8
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}

0800b5d6 <_ZNKSt15__uniq_ptr_implI16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 800b5d6:	b580      	push	{r7, lr}
 800b5d8:	b082      	sub	sp, #8
 800b5da:	af00      	add	r7, sp, #0
 800b5dc:	6078      	str	r0, [r7, #4]
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f000 f9ba 	bl	800b95a <_ZSt3getILj0EJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	3708      	adds	r7, #8
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	bd80      	pop	{r7, pc}

0800b5f2 <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>:
	__uniq_ptr_impl(pointer __p, _Del&& __d)
 800b5f2:	b590      	push	{r4, r7, lr}
 800b5f4:	b085      	sub	sp, #20
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	60f8      	str	r0, [r7, #12]
 800b5fa:	60b9      	str	r1, [r7, #8]
 800b5fc:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::forward<_Del>(__d)) { }
 800b5fe:	68fc      	ldr	r4, [r7, #12]
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f000 f8b0 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800b606:	4602      	mov	r2, r0
 800b608:	f107 0308 	add.w	r3, r7, #8
 800b60c:	4619      	mov	r1, r3
 800b60e:	4620      	mov	r0, r4
 800b610:	f000 f9b0 	bl	800b974 <_ZNSt5tupleIJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	4618      	mov	r0, r3
 800b618:	3714      	adds	r7, #20
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd90      	pop	{r4, r7, pc}

0800b61e <_ZSt3getILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800b61e:	b580      	push	{r7, lr}
 800b620:	b082      	sub	sp, #8
 800b622:	af00      	add	r7, sp, #0
 800b624:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	4618      	mov	r0, r3
 800b62a:	f000 f9bc 	bl	800b9a6 <_ZSt12__get_helperILj0EP19TfLiteReshapeParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800b62e:	4603      	mov	r3, r0
 800b630:	4618      	mov	r0, r3
 800b632:	3708      	adds	r7, #8
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}

0800b638 <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 800b638:	b580      	push	{r7, lr}
 800b63a:	b082      	sub	sp, #8
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	4618      	mov	r0, r3
 800b644:	f000 f9bb 	bl	800b9be <_ZSt3getILj1EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800b648:	4603      	mov	r3, r0
 800b64a:	4618      	mov	r0, r3
 800b64c:	3708      	adds	r7, #8
 800b64e:	46bd      	mov	sp, r7
 800b650:	bd80      	pop	{r7, pc}

0800b652 <_ZNKSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 800b652:	b580      	push	{r7, lr}
 800b654:	b082      	sub	sp, #8
 800b656:	af00      	add	r7, sp, #0
 800b658:	6078      	str	r0, [r7, #4]
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	4618      	mov	r0, r3
 800b65e:	f000 f9bb 	bl	800b9d8 <_ZSt3getILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
 800b662:	4603      	mov	r3, r0
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	4618      	mov	r0, r3
 800b668:	3708      	adds	r7, #8
 800b66a:	46bd      	mov	sp, r7
 800b66c:	bd80      	pop	{r7, pc}

0800b66e <_ZNSt15__uniq_ptr_implI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>:
	__uniq_ptr_impl(pointer __p, _Del&& __d)
 800b66e:	b590      	push	{r4, r7, lr}
 800b670:	b085      	sub	sp, #20
 800b672:	af00      	add	r7, sp, #0
 800b674:	60f8      	str	r0, [r7, #12]
 800b676:	60b9      	str	r1, [r7, #8]
 800b678:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::forward<_Del>(__d)) { }
 800b67a:	68fc      	ldr	r4, [r7, #12]
 800b67c:	6878      	ldr	r0, [r7, #4]
 800b67e:	f000 f872 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800b682:	4602      	mov	r2, r0
 800b684:	f107 0308 	add.w	r3, r7, #8
 800b688:	4619      	mov	r1, r3
 800b68a:	4620      	mov	r0, r4
 800b68c:	f000 f9b1 	bl	800b9f2 <_ZNSt5tupleIJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	4618      	mov	r0, r3
 800b694:	3714      	adds	r7, #20
 800b696:	46bd      	mov	sp, r7
 800b698:	bd90      	pop	{r4, r7, pc}

0800b69a <_ZSt3getILj0EJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800b69a:	b580      	push	{r7, lr}
 800b69c:	b082      	sub	sp, #8
 800b69e:	af00      	add	r7, sp, #0
 800b6a0:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	f000 f9bd 	bl	800ba24 <_ZSt12__get_helperILj0EP17TfLiteShapeParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	3708      	adds	r7, #8
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	bd80      	pop	{r7, pc}

0800b6b4 <_ZNSt15__uniq_ptr_implI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b082      	sub	sp, #8
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f000 f9bc 	bl	800ba3c <_ZSt3getILj1EJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3708      	adds	r7, #8
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}

0800b6ce <_ZNKSt15__uniq_ptr_implI17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 800b6ce:	b580      	push	{r7, lr}
 800b6d0:	b082      	sub	sp, #8
 800b6d2:	af00      	add	r7, sp, #0
 800b6d4:	6078      	str	r0, [r7, #4]
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	4618      	mov	r0, r3
 800b6da:	f000 f9bc 	bl	800ba56 <_ZSt3getILj0EJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
 800b6de:	4603      	mov	r3, r0
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	3708      	adds	r7, #8
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	bd80      	pop	{r7, pc}

0800b6ea <_ZNSt15__uniq_ptr_implI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC2IS4_EEPS0_OT_>:
	__uniq_ptr_impl(pointer __p, _Del&& __d)
 800b6ea:	b590      	push	{r4, r7, lr}
 800b6ec:	b085      	sub	sp, #20
 800b6ee:	af00      	add	r7, sp, #0
 800b6f0:	60f8      	str	r0, [r7, #12]
 800b6f2:	60b9      	str	r1, [r7, #8]
 800b6f4:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::forward<_Del>(__d)) { }
 800b6f6:	68fc      	ldr	r4, [r7, #12]
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f000 f834 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800b6fe:	4602      	mov	r2, r0
 800b700:	f107 0308 	add.w	r3, r7, #8
 800b704:	4619      	mov	r1, r3
 800b706:	4620      	mov	r0, r4
 800b708:	f000 f9b2 	bl	800ba70 <_ZNSt5tupleIJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	4618      	mov	r0, r3
 800b710:	3714      	adds	r7, #20
 800b712:	46bd      	mov	sp, r7
 800b714:	bd90      	pop	{r4, r7, pc}

0800b716 <_ZSt3getILj0EJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800b716:	b580      	push	{r7, lr}
 800b718:	b082      	sub	sp, #8
 800b71a:	af00      	add	r7, sp, #0
 800b71c:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	4618      	mov	r0, r3
 800b722:	f000 f9be 	bl	800baa2 <_ZSt12__get_helperILj0EP24TfLiteStridedSliceParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800b726:	4603      	mov	r3, r0
 800b728:	4618      	mov	r0, r3
 800b72a:	3708      	adds	r7, #8
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}

0800b730 <_ZNSt15__uniq_ptr_implI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 800b730:	b580      	push	{r7, lr}
 800b732:	b082      	sub	sp, #8
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	4618      	mov	r0, r3
 800b73c:	f000 f9bd 	bl	800baba <_ZSt3getILj1EJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800b740:	4603      	mov	r3, r0
 800b742:	4618      	mov	r0, r3
 800b744:	3708      	adds	r7, #8
 800b746:	46bd      	mov	sp, r7
 800b748:	bd80      	pop	{r7, pc}

0800b74a <_ZNKSt15__uniq_ptr_implI24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 800b74a:	b580      	push	{r7, lr}
 800b74c:	b082      	sub	sp, #8
 800b74e:	af00      	add	r7, sp, #0
 800b750:	6078      	str	r0, [r7, #4]
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	4618      	mov	r0, r3
 800b756:	f000 f9bd 	bl	800bad4 <_ZSt3getILj0EJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
 800b75a:	4603      	mov	r3, r0
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	4618      	mov	r0, r3
 800b760:	3708      	adds	r7, #8
 800b762:	46bd      	mov	sp, r7
 800b764:	bd80      	pop	{r7, pc}

0800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800b766:	b480      	push	{r7}
 800b768:	b083      	sub	sp, #12
 800b76a:	af00      	add	r7, sp, #0
 800b76c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	4618      	mov	r0, r3
 800b772:	370c      	adds	r7, #12
 800b774:	46bd      	mov	sp, r7
 800b776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77a:	4770      	bx	lr

0800b77c <_ZNSt5tupleIJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>:
	tuple(_U1&& __a1, _U2&& __a2)
 800b77c:	b5b0      	push	{r4, r5, r7, lr}
 800b77e:	b084      	sub	sp, #16
 800b780:	af00      	add	r7, sp, #0
 800b782:	60f8      	str	r0, [r7, #12]
 800b784:	60b9      	str	r1, [r7, #8]
 800b786:	607a      	str	r2, [r7, #4]
	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 800b788:	68fc      	ldr	r4, [r7, #12]
 800b78a:	68b8      	ldr	r0, [r7, #8]
 800b78c:	f000 f9bb 	bl	800bb06 <_ZSt7forwardIRP16TfLiteConvParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800b790:	4605      	mov	r5, r0
 800b792:	6878      	ldr	r0, [r7, #4]
 800b794:	f7ff ffe7 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800b798:	4603      	mov	r3, r0
 800b79a:	461a      	mov	r2, r3
 800b79c:	4629      	mov	r1, r5
 800b79e:	4620      	mov	r0, r4
 800b7a0:	f000 f9bc 	bl	800bb1c <_ZNSt11_Tuple_implILj0EJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	3710      	adds	r7, #16
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bdb0      	pop	{r4, r5, r7, pc}

0800b7ae <_ZSt12__get_helperILj0EP16TfLiteConvParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800b7ae:	b580      	push	{r7, lr}
 800b7b0:	b082      	sub	sp, #8
 800b7b2:	af00      	add	r7, sp, #0
 800b7b4:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800b7b6:	6878      	ldr	r0, [r7, #4]
 800b7b8:	f000 f9ce 	bl	800bb58 <_ZNSt11_Tuple_implILj0EJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>
 800b7bc:	4603      	mov	r3, r0
 800b7be:	4618      	mov	r0, r3
 800b7c0:	3708      	adds	r7, #8
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	bd80      	pop	{r7, pc}

0800b7c6 <_ZSt3getILj1EJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800b7c6:	b580      	push	{r7, lr}
 800b7c8:	b082      	sub	sp, #8
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	f000 f98c 	bl	800baee <_ZSt12__get_helperILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800b7d6:	4603      	mov	r3, r0
 800b7d8:	4618      	mov	r0, r3
 800b7da:	3708      	adds	r7, #8
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bd80      	pop	{r7, pc}

0800b7e0 <_ZSt3getILj0EJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:

  /// Return a const reference to the ith element of a const tuple.
  template<size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b082      	sub	sp, #8
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	f000 f9c2 	bl	800bb74 <_ZSt12__get_helperILj0EP16TfLiteConvParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	3708      	adds	r7, #8
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	bd80      	pop	{r7, pc}

0800b7fa <_ZNSt5tupleIJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>:
	tuple(_U1&& __a1, _U2&& __a2)
 800b7fa:	b5b0      	push	{r4, r5, r7, lr}
 800b7fc:	b084      	sub	sp, #16
 800b7fe:	af00      	add	r7, sp, #0
 800b800:	60f8      	str	r0, [r7, #12]
 800b802:	60b9      	str	r1, [r7, #8]
 800b804:	607a      	str	r2, [r7, #4]
	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 800b806:	68fc      	ldr	r4, [r7, #12]
 800b808:	68b8      	ldr	r0, [r7, #8]
 800b80a:	f000 f9bf 	bl	800bb8c <_ZSt7forwardIRP26TfLiteFullyConnectedParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800b80e:	4605      	mov	r5, r0
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f7ff ffa8 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800b816:	4603      	mov	r3, r0
 800b818:	461a      	mov	r2, r3
 800b81a:	4629      	mov	r1, r5
 800b81c:	4620      	mov	r0, r4
 800b81e:	f000 f9c0 	bl	800bba2 <_ZNSt11_Tuple_implILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	4618      	mov	r0, r3
 800b826:	3710      	adds	r7, #16
 800b828:	46bd      	mov	sp, r7
 800b82a:	bdb0      	pop	{r4, r5, r7, pc}

0800b82c <_ZSt12__get_helperILj0EP26TfLiteFullyConnectedParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b082      	sub	sp, #8
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800b834:	6878      	ldr	r0, [r7, #4]
 800b836:	f000 f9d2 	bl	800bbde <_ZNSt11_Tuple_implILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>
 800b83a:	4603      	mov	r3, r0
 800b83c:	4618      	mov	r0, r3
 800b83e:	3708      	adds	r7, #8
 800b840:	46bd      	mov	sp, r7
 800b842:	bd80      	pop	{r7, pc}

0800b844 <_ZSt3getILj1EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800b844:	b580      	push	{r7, lr}
 800b846:	b082      	sub	sp, #8
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	4618      	mov	r0, r3
 800b850:	f000 f94d 	bl	800baee <_ZSt12__get_helperILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800b854:	4603      	mov	r3, r0
 800b856:	4618      	mov	r0, r3
 800b858:	3708      	adds	r7, #8
 800b85a:	46bd      	mov	sp, r7
 800b85c:	bd80      	pop	{r7, pc}

0800b85e <_ZSt3getILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
    get(const tuple<_Elements...>& __t) noexcept
 800b85e:	b580      	push	{r7, lr}
 800b860:	b082      	sub	sp, #8
 800b862:	af00      	add	r7, sp, #0
 800b864:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	4618      	mov	r0, r3
 800b86a:	f000 f9c6 	bl	800bbfa <_ZSt12__get_helperILj0EP26TfLiteFullyConnectedParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800b86e:	4603      	mov	r3, r0
 800b870:	4618      	mov	r0, r3
 800b872:	3708      	adds	r7, #8
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}

0800b878 <_ZNSt5tupleIJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>:
	tuple(_U1&& __a1, _U2&& __a2)
 800b878:	b5b0      	push	{r4, r5, r7, lr}
 800b87a:	b084      	sub	sp, #16
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	60f8      	str	r0, [r7, #12]
 800b880:	60b9      	str	r1, [r7, #8]
 800b882:	607a      	str	r2, [r7, #4]
	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 800b884:	68fc      	ldr	r4, [r7, #12]
 800b886:	68b8      	ldr	r0, [r7, #8]
 800b888:	f000 f9c3 	bl	800bc12 <_ZSt7forwardIRP16TfLitePackParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800b88c:	4605      	mov	r5, r0
 800b88e:	6878      	ldr	r0, [r7, #4]
 800b890:	f7ff ff69 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800b894:	4603      	mov	r3, r0
 800b896:	461a      	mov	r2, r3
 800b898:	4629      	mov	r1, r5
 800b89a:	4620      	mov	r0, r4
 800b89c:	f000 f9c4 	bl	800bc28 <_ZNSt11_Tuple_implILj0EJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	3710      	adds	r7, #16
 800b8a6:	46bd      	mov	sp, r7
 800b8a8:	bdb0      	pop	{r4, r5, r7, pc}

0800b8aa <_ZSt12__get_helperILj0EP16TfLitePackParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800b8aa:	b580      	push	{r7, lr}
 800b8ac:	b082      	sub	sp, #8
 800b8ae:	af00      	add	r7, sp, #0
 800b8b0:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800b8b2:	6878      	ldr	r0, [r7, #4]
 800b8b4:	f000 f9d6 	bl	800bc64 <_ZNSt11_Tuple_implILj0EJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3708      	adds	r7, #8
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}

0800b8c2 <_ZSt3getILj1EJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800b8c2:	b580      	push	{r7, lr}
 800b8c4:	b082      	sub	sp, #8
 800b8c6:	af00      	add	r7, sp, #0
 800b8c8:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	f000 f90e 	bl	800baee <_ZSt12__get_helperILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800b8d2:	4603      	mov	r3, r0
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	3708      	adds	r7, #8
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}

0800b8dc <_ZSt3getILj0EJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
    get(const tuple<_Elements...>& __t) noexcept
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b082      	sub	sp, #8
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	f000 f9ca 	bl	800bc80 <_ZSt12__get_helperILj0EP16TfLitePackParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	3708      	adds	r7, #8
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	bd80      	pop	{r7, pc}

0800b8f6 <_ZNSt5tupleIJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>:
	tuple(_U1&& __a1, _U2&& __a2)
 800b8f6:	b5b0      	push	{r4, r5, r7, lr}
 800b8f8:	b084      	sub	sp, #16
 800b8fa:	af00      	add	r7, sp, #0
 800b8fc:	60f8      	str	r0, [r7, #12]
 800b8fe:	60b9      	str	r1, [r7, #8]
 800b900:	607a      	str	r2, [r7, #4]
	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 800b902:	68fc      	ldr	r4, [r7, #12]
 800b904:	68b8      	ldr	r0, [r7, #8]
 800b906:	f000 f9c7 	bl	800bc98 <_ZSt7forwardIRP16TfLitePoolParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800b90a:	4605      	mov	r5, r0
 800b90c:	6878      	ldr	r0, [r7, #4]
 800b90e:	f7ff ff2a 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800b912:	4603      	mov	r3, r0
 800b914:	461a      	mov	r2, r3
 800b916:	4629      	mov	r1, r5
 800b918:	4620      	mov	r0, r4
 800b91a:	f000 f9c8 	bl	800bcae <_ZNSt11_Tuple_implILj0EJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	4618      	mov	r0, r3
 800b922:	3710      	adds	r7, #16
 800b924:	46bd      	mov	sp, r7
 800b926:	bdb0      	pop	{r4, r5, r7, pc}

0800b928 <_ZSt12__get_helperILj0EP16TfLitePoolParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800b928:	b580      	push	{r7, lr}
 800b92a:	b082      	sub	sp, #8
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800b930:	6878      	ldr	r0, [r7, #4]
 800b932:	f000 f9da 	bl	800bcea <_ZNSt11_Tuple_implILj0EJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>
 800b936:	4603      	mov	r3, r0
 800b938:	4618      	mov	r0, r3
 800b93a:	3708      	adds	r7, #8
 800b93c:	46bd      	mov	sp, r7
 800b93e:	bd80      	pop	{r7, pc}

0800b940 <_ZSt3getILj1EJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800b940:	b580      	push	{r7, lr}
 800b942:	b082      	sub	sp, #8
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	4618      	mov	r0, r3
 800b94c:	f000 f8cf 	bl	800baee <_ZSt12__get_helperILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800b950:	4603      	mov	r3, r0
 800b952:	4618      	mov	r0, r3
 800b954:	3708      	adds	r7, #8
 800b956:	46bd      	mov	sp, r7
 800b958:	bd80      	pop	{r7, pc}

0800b95a <_ZSt3getILj0EJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
    get(const tuple<_Elements...>& __t) noexcept
 800b95a:	b580      	push	{r7, lr}
 800b95c:	b082      	sub	sp, #8
 800b95e:	af00      	add	r7, sp, #0
 800b960:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	4618      	mov	r0, r3
 800b966:	f000 f9ce 	bl	800bd06 <_ZSt12__get_helperILj0EP16TfLitePoolParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800b96a:	4603      	mov	r3, r0
 800b96c:	4618      	mov	r0, r3
 800b96e:	3708      	adds	r7, #8
 800b970:	46bd      	mov	sp, r7
 800b972:	bd80      	pop	{r7, pc}

0800b974 <_ZNSt5tupleIJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>:
	tuple(_U1&& __a1, _U2&& __a2)
 800b974:	b5b0      	push	{r4, r5, r7, lr}
 800b976:	b084      	sub	sp, #16
 800b978:	af00      	add	r7, sp, #0
 800b97a:	60f8      	str	r0, [r7, #12]
 800b97c:	60b9      	str	r1, [r7, #8]
 800b97e:	607a      	str	r2, [r7, #4]
	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 800b980:	68fc      	ldr	r4, [r7, #12]
 800b982:	68b8      	ldr	r0, [r7, #8]
 800b984:	f000 f9cb 	bl	800bd1e <_ZSt7forwardIRP19TfLiteReshapeParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800b988:	4605      	mov	r5, r0
 800b98a:	6878      	ldr	r0, [r7, #4]
 800b98c:	f7ff feeb 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800b990:	4603      	mov	r3, r0
 800b992:	461a      	mov	r2, r3
 800b994:	4629      	mov	r1, r5
 800b996:	4620      	mov	r0, r4
 800b998:	f000 f9cc 	bl	800bd34 <_ZNSt11_Tuple_implILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	4618      	mov	r0, r3
 800b9a0:	3710      	adds	r7, #16
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bdb0      	pop	{r4, r5, r7, pc}

0800b9a6 <_ZSt12__get_helperILj0EP19TfLiteReshapeParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800b9a6:	b580      	push	{r7, lr}
 800b9a8:	b082      	sub	sp, #8
 800b9aa:	af00      	add	r7, sp, #0
 800b9ac:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800b9ae:	6878      	ldr	r0, [r7, #4]
 800b9b0:	f000 f9de 	bl	800bd70 <_ZNSt11_Tuple_implILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	3708      	adds	r7, #8
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	bd80      	pop	{r7, pc}

0800b9be <_ZSt3getILj1EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800b9be:	b580      	push	{r7, lr}
 800b9c0:	b082      	sub	sp, #8
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	f000 f890 	bl	800baee <_ZSt12__get_helperILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	3708      	adds	r7, #8
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bd80      	pop	{r7, pc}

0800b9d8 <_ZSt3getILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
    get(const tuple<_Elements...>& __t) noexcept
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b082      	sub	sp, #8
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	f000 f9d2 	bl	800bd8c <_ZSt12__get_helperILj0EP19TfLiteReshapeParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	3708      	adds	r7, #8
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	bd80      	pop	{r7, pc}

0800b9f2 <_ZNSt5tupleIJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>:
	tuple(_U1&& __a1, _U2&& __a2)
 800b9f2:	b5b0      	push	{r4, r5, r7, lr}
 800b9f4:	b084      	sub	sp, #16
 800b9f6:	af00      	add	r7, sp, #0
 800b9f8:	60f8      	str	r0, [r7, #12]
 800b9fa:	60b9      	str	r1, [r7, #8]
 800b9fc:	607a      	str	r2, [r7, #4]
	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 800b9fe:	68fc      	ldr	r4, [r7, #12]
 800ba00:	68b8      	ldr	r0, [r7, #8]
 800ba02:	f000 f9cf 	bl	800bda4 <_ZSt7forwardIRP17TfLiteShapeParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800ba06:	4605      	mov	r5, r0
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f7ff feac 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800ba0e:	4603      	mov	r3, r0
 800ba10:	461a      	mov	r2, r3
 800ba12:	4629      	mov	r1, r5
 800ba14:	4620      	mov	r0, r4
 800ba16:	f000 f9d0 	bl	800bdba <_ZNSt11_Tuple_implILj0EJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	4618      	mov	r0, r3
 800ba1e:	3710      	adds	r7, #16
 800ba20:	46bd      	mov	sp, r7
 800ba22:	bdb0      	pop	{r4, r5, r7, pc}

0800ba24 <_ZSt12__get_helperILj0EP17TfLiteShapeParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b082      	sub	sp, #8
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800ba2c:	6878      	ldr	r0, [r7, #4]
 800ba2e:	f000 f9e2 	bl	800bdf6 <_ZNSt11_Tuple_implILj0EJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>
 800ba32:	4603      	mov	r3, r0
 800ba34:	4618      	mov	r0, r3
 800ba36:	3708      	adds	r7, #8
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	bd80      	pop	{r7, pc}

0800ba3c <_ZSt3getILj1EJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b082      	sub	sp, #8
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	4618      	mov	r0, r3
 800ba48:	f000 f851 	bl	800baee <_ZSt12__get_helperILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	4618      	mov	r0, r3
 800ba50:	3708      	adds	r7, #8
 800ba52:	46bd      	mov	sp, r7
 800ba54:	bd80      	pop	{r7, pc}

0800ba56 <_ZSt3getILj0EJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
    get(const tuple<_Elements...>& __t) noexcept
 800ba56:	b580      	push	{r7, lr}
 800ba58:	b082      	sub	sp, #8
 800ba5a:	af00      	add	r7, sp, #0
 800ba5c:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	4618      	mov	r0, r3
 800ba62:	f000 f9d6 	bl	800be12 <_ZSt12__get_helperILj0EP17TfLiteShapeParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800ba66:	4603      	mov	r3, r0
 800ba68:	4618      	mov	r0, r3
 800ba6a:	3708      	adds	r7, #8
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	bd80      	pop	{r7, pc}

0800ba70 <_ZNSt5tupleIJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>:
	tuple(_U1&& __a1, _U2&& __a2)
 800ba70:	b5b0      	push	{r4, r5, r7, lr}
 800ba72:	b084      	sub	sp, #16
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	60f8      	str	r0, [r7, #12]
 800ba78:	60b9      	str	r1, [r7, #8]
 800ba7a:	607a      	str	r2, [r7, #4]
	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 800ba7c:	68fc      	ldr	r4, [r7, #12]
 800ba7e:	68b8      	ldr	r0, [r7, #8]
 800ba80:	f000 f9d3 	bl	800be2a <_ZSt7forwardIRP24TfLiteStridedSliceParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800ba84:	4605      	mov	r5, r0
 800ba86:	6878      	ldr	r0, [r7, #4]
 800ba88:	f7ff fe6d 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	461a      	mov	r2, r3
 800ba90:	4629      	mov	r1, r5
 800ba92:	4620      	mov	r0, r4
 800ba94:	f000 f9d4 	bl	800be40 <_ZNSt11_Tuple_implILj0EJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	3710      	adds	r7, #16
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	bdb0      	pop	{r4, r5, r7, pc}

0800baa2 <_ZSt12__get_helperILj0EP24TfLiteStridedSliceParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800baa2:	b580      	push	{r7, lr}
 800baa4:	b082      	sub	sp, #8
 800baa6:	af00      	add	r7, sp, #0
 800baa8:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f000 f9e6 	bl	800be7c <_ZNSt11_Tuple_implILj0EJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>
 800bab0:	4603      	mov	r3, r0
 800bab2:	4618      	mov	r0, r3
 800bab4:	3708      	adds	r7, #8
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}

0800baba <_ZSt3getILj1EJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800baba:	b580      	push	{r7, lr}
 800babc:	b082      	sub	sp, #8
 800babe:	af00      	add	r7, sp, #0
 800bac0:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	4618      	mov	r0, r3
 800bac6:	f000 f812 	bl	800baee <_ZSt12__get_helperILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800baca:	4603      	mov	r3, r0
 800bacc:	4618      	mov	r0, r3
 800bace:	3708      	adds	r7, #8
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}

0800bad4 <_ZSt3getILj0EJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
    get(const tuple<_Elements...>& __t) noexcept
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b082      	sub	sp, #8
 800bad8:	af00      	add	r7, sp, #0
 800bada:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	4618      	mov	r0, r3
 800bae0:	f000 f9da 	bl	800be98 <_ZSt12__get_helperILj0EP24TfLiteStridedSliceParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800bae4:	4603      	mov	r3, r0
 800bae6:	4618      	mov	r0, r3
 800bae8:	3708      	adds	r7, #8
 800baea:	46bd      	mov	sp, r7
 800baec:	bd80      	pop	{r7, pc}

0800baee <_ZSt12__get_helperILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800baee:	b580      	push	{r7, lr}
 800baf0:	b082      	sub	sp, #8
 800baf2:	af00      	add	r7, sp, #0
 800baf4:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f000 f9ed 	bl	800bed6 <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS4_>
 800bafc:	4603      	mov	r3, r0
 800bafe:	4618      	mov	r0, r3
 800bb00:	3708      	adds	r7, #8
 800bb02:	46bd      	mov	sp, r7
 800bb04:	bd80      	pop	{r7, pc}

0800bb06 <_ZSt7forwardIRP16TfLiteConvParamsEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800bb06:	b480      	push	{r7}
 800bb08:	b083      	sub	sp, #12
 800bb0a:	af00      	add	r7, sp, #0
 800bb0c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	4618      	mov	r0, r3
 800bb12:	370c      	adds	r7, #12
 800bb14:	46bd      	mov	sp, r7
 800bb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1a:	4770      	bx	lr

0800bb1c <_ZNSt11_Tuple_implILj0EJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>:
	_Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 800bb1c:	b590      	push	{r4, r7, lr}
 800bb1e:	b085      	sub	sp, #20
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	60f8      	str	r0, [r7, #12]
 800bb24:	60b9      	str	r1, [r7, #8]
 800bb26:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head))
 800bb28:	68fc      	ldr	r4, [r7, #12]
 800bb2a:	6878      	ldr	r0, [r7, #4]
 800bb2c:	f7ff fe1b 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800bb30:	4603      	mov	r3, r0
 800bb32:	4619      	mov	r1, r3
 800bb34:	4620      	mov	r0, r4
 800bb36:	f000 f9bb 	bl	800beb0 <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IS3_EEOT_>
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	1d1c      	adds	r4, r3, #4
 800bb3e:	68b8      	ldr	r0, [r7, #8]
 800bb40:	f7ff ffe1 	bl	800bb06 <_ZSt7forwardIRP16TfLiteConvParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800bb44:	4603      	mov	r3, r0
 800bb46:	4619      	mov	r1, r3
 800bb48:	4620      	mov	r0, r4
 800bb4a:	f000 f9d1 	bl	800bef0 <_ZNSt10_Head_baseILj0EP16TfLiteConvParamsLb0EEC1IRS1_EEOT_>
	{ }
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	4618      	mov	r0, r3
 800bb52:	3714      	adds	r7, #20
 800bb54:	46bd      	mov	sp, r7
 800bb56:	bd90      	pop	{r4, r7, pc}

0800bb58 <_ZNSt11_Tuple_implILj0EJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b082      	sub	sp, #8
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	3304      	adds	r3, #4
 800bb64:	4618      	mov	r0, r3
 800bb66:	f000 f9d4 	bl	800bf12 <_ZNSt10_Head_baseILj0EP16TfLiteConvParamsLb0EE7_M_headERS2_>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3708      	adds	r7, #8
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <_ZSt12__get_helperILj0EP16TfLiteConvParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b082      	sub	sp, #8
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800bb7c:	6878      	ldr	r0, [r7, #4]
 800bb7e:	f000 f9d3 	bl	800bf28 <_ZNSt11_Tuple_implILj0EJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>
 800bb82:	4603      	mov	r3, r0
 800bb84:	4618      	mov	r0, r3
 800bb86:	3708      	adds	r7, #8
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bd80      	pop	{r7, pc}

0800bb8c <_ZSt7forwardIRP26TfLiteFullyConnectedParamsEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800bb8c:	b480      	push	{r7}
 800bb8e:	b083      	sub	sp, #12
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	4618      	mov	r0, r3
 800bb98:	370c      	adds	r7, #12
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba0:	4770      	bx	lr

0800bba2 <_ZNSt11_Tuple_implILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>:
	_Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 800bba2:	b590      	push	{r4, r7, lr}
 800bba4:	b085      	sub	sp, #20
 800bba6:	af00      	add	r7, sp, #0
 800bba8:	60f8      	str	r0, [r7, #12]
 800bbaa:	60b9      	str	r1, [r7, #8]
 800bbac:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head))
 800bbae:	68fc      	ldr	r4, [r7, #12]
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	f7ff fdd8 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	4619      	mov	r1, r3
 800bbba:	4620      	mov	r0, r4
 800bbbc:	f000 f978 	bl	800beb0 <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IS3_EEOT_>
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	1d1c      	adds	r4, r3, #4
 800bbc4:	68b8      	ldr	r0, [r7, #8]
 800bbc6:	f7ff ffe1 	bl	800bb8c <_ZSt7forwardIRP26TfLiteFullyConnectedParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800bbca:	4603      	mov	r3, r0
 800bbcc:	4619      	mov	r1, r3
 800bbce:	4620      	mov	r0, r4
 800bbd0:	f000 f9b8 	bl	800bf44 <_ZNSt10_Head_baseILj0EP26TfLiteFullyConnectedParamsLb0EEC1IRS1_EEOT_>
	{ }
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	3714      	adds	r7, #20
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd90      	pop	{r4, r7, pc}

0800bbde <_ZNSt11_Tuple_implILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800bbde:	b580      	push	{r7, lr}
 800bbe0:	b082      	sub	sp, #8
 800bbe2:	af00      	add	r7, sp, #0
 800bbe4:	6078      	str	r0, [r7, #4]
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	3304      	adds	r3, #4
 800bbea:	4618      	mov	r0, r3
 800bbec:	f000 f9bb 	bl	800bf66 <_ZNSt10_Head_baseILj0EP26TfLiteFullyConnectedParamsLb0EE7_M_headERS2_>
 800bbf0:	4603      	mov	r3, r0
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	3708      	adds	r7, #8
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	bd80      	pop	{r7, pc}

0800bbfa <_ZSt12__get_helperILj0EP26TfLiteFullyConnectedParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800bbfa:	b580      	push	{r7, lr}
 800bbfc:	b082      	sub	sp, #8
 800bbfe:	af00      	add	r7, sp, #0
 800bc00:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800bc02:	6878      	ldr	r0, [r7, #4]
 800bc04:	f000 f9ba 	bl	800bf7c <_ZNSt11_Tuple_implILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	3708      	adds	r7, #8
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bd80      	pop	{r7, pc}

0800bc12 <_ZSt7forwardIRP16TfLitePackParamsEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800bc12:	b480      	push	{r7}
 800bc14:	b083      	sub	sp, #12
 800bc16:	af00      	add	r7, sp, #0
 800bc18:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	370c      	adds	r7, #12
 800bc20:	46bd      	mov	sp, r7
 800bc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc26:	4770      	bx	lr

0800bc28 <_ZNSt11_Tuple_implILj0EJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>:
	_Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 800bc28:	b590      	push	{r4, r7, lr}
 800bc2a:	b085      	sub	sp, #20
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	60f8      	str	r0, [r7, #12]
 800bc30:	60b9      	str	r1, [r7, #8]
 800bc32:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head))
 800bc34:	68fc      	ldr	r4, [r7, #12]
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f7ff fd95 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	4619      	mov	r1, r3
 800bc40:	4620      	mov	r0, r4
 800bc42:	f000 f935 	bl	800beb0 <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IS3_EEOT_>
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	1d1c      	adds	r4, r3, #4
 800bc4a:	68b8      	ldr	r0, [r7, #8]
 800bc4c:	f7ff ffe1 	bl	800bc12 <_ZSt7forwardIRP16TfLitePackParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800bc50:	4603      	mov	r3, r0
 800bc52:	4619      	mov	r1, r3
 800bc54:	4620      	mov	r0, r4
 800bc56:	f000 f99f 	bl	800bf98 <_ZNSt10_Head_baseILj0EP16TfLitePackParamsLb0EEC1IRS1_EEOT_>
	{ }
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	3714      	adds	r7, #20
 800bc60:	46bd      	mov	sp, r7
 800bc62:	bd90      	pop	{r4, r7, pc}

0800bc64 <_ZNSt11_Tuple_implILj0EJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b082      	sub	sp, #8
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	3304      	adds	r3, #4
 800bc70:	4618      	mov	r0, r3
 800bc72:	f000 f9a2 	bl	800bfba <_ZNSt10_Head_baseILj0EP16TfLitePackParamsLb0EE7_M_headERS2_>
 800bc76:	4603      	mov	r3, r0
 800bc78:	4618      	mov	r0, r3
 800bc7a:	3708      	adds	r7, #8
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	bd80      	pop	{r7, pc}

0800bc80 <_ZSt12__get_helperILj0EP16TfLitePackParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b082      	sub	sp, #8
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800bc88:	6878      	ldr	r0, [r7, #4]
 800bc8a:	f000 f9a1 	bl	800bfd0 <_ZNSt11_Tuple_implILj0EJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>
 800bc8e:	4603      	mov	r3, r0
 800bc90:	4618      	mov	r0, r3
 800bc92:	3708      	adds	r7, #8
 800bc94:	46bd      	mov	sp, r7
 800bc96:	bd80      	pop	{r7, pc}

0800bc98 <_ZSt7forwardIRP16TfLitePoolParamsEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800bc98:	b480      	push	{r7}
 800bc9a:	b083      	sub	sp, #12
 800bc9c:	af00      	add	r7, sp, #0
 800bc9e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	4618      	mov	r0, r3
 800bca4:	370c      	adds	r7, #12
 800bca6:	46bd      	mov	sp, r7
 800bca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcac:	4770      	bx	lr

0800bcae <_ZNSt11_Tuple_implILj0EJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>:
	_Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 800bcae:	b590      	push	{r4, r7, lr}
 800bcb0:	b085      	sub	sp, #20
 800bcb2:	af00      	add	r7, sp, #0
 800bcb4:	60f8      	str	r0, [r7, #12]
 800bcb6:	60b9      	str	r1, [r7, #8]
 800bcb8:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head))
 800bcba:	68fc      	ldr	r4, [r7, #12]
 800bcbc:	6878      	ldr	r0, [r7, #4]
 800bcbe:	f7ff fd52 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800bcc2:	4603      	mov	r3, r0
 800bcc4:	4619      	mov	r1, r3
 800bcc6:	4620      	mov	r0, r4
 800bcc8:	f000 f8f2 	bl	800beb0 <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IS3_EEOT_>
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	1d1c      	adds	r4, r3, #4
 800bcd0:	68b8      	ldr	r0, [r7, #8]
 800bcd2:	f7ff ffe1 	bl	800bc98 <_ZSt7forwardIRP16TfLitePoolParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	4619      	mov	r1, r3
 800bcda:	4620      	mov	r0, r4
 800bcdc:	f000 f986 	bl	800bfec <_ZNSt10_Head_baseILj0EP16TfLitePoolParamsLb0EEC1IRS1_EEOT_>
	{ }
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	4618      	mov	r0, r3
 800bce4:	3714      	adds	r7, #20
 800bce6:	46bd      	mov	sp, r7
 800bce8:	bd90      	pop	{r4, r7, pc}

0800bcea <_ZNSt11_Tuple_implILj0EJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800bcea:	b580      	push	{r7, lr}
 800bcec:	b082      	sub	sp, #8
 800bcee:	af00      	add	r7, sp, #0
 800bcf0:	6078      	str	r0, [r7, #4]
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	3304      	adds	r3, #4
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	f000 f989 	bl	800c00e <_ZNSt10_Head_baseILj0EP16TfLitePoolParamsLb0EE7_M_headERS2_>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	4618      	mov	r0, r3
 800bd00:	3708      	adds	r7, #8
 800bd02:	46bd      	mov	sp, r7
 800bd04:	bd80      	pop	{r7, pc}

0800bd06 <_ZSt12__get_helperILj0EP16TfLitePoolParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800bd06:	b580      	push	{r7, lr}
 800bd08:	b082      	sub	sp, #8
 800bd0a:	af00      	add	r7, sp, #0
 800bd0c:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f000 f988 	bl	800c024 <_ZNSt11_Tuple_implILj0EJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>
 800bd14:	4603      	mov	r3, r0
 800bd16:	4618      	mov	r0, r3
 800bd18:	3708      	adds	r7, #8
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	bd80      	pop	{r7, pc}

0800bd1e <_ZSt7forwardIRP19TfLiteReshapeParamsEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800bd1e:	b480      	push	{r7}
 800bd20:	b083      	sub	sp, #12
 800bd22:	af00      	add	r7, sp, #0
 800bd24:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	4618      	mov	r0, r3
 800bd2a:	370c      	adds	r7, #12
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd32:	4770      	bx	lr

0800bd34 <_ZNSt11_Tuple_implILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>:
	_Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 800bd34:	b590      	push	{r4, r7, lr}
 800bd36:	b085      	sub	sp, #20
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	60f8      	str	r0, [r7, #12]
 800bd3c:	60b9      	str	r1, [r7, #8]
 800bd3e:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head))
 800bd40:	68fc      	ldr	r4, [r7, #12]
 800bd42:	6878      	ldr	r0, [r7, #4]
 800bd44:	f7ff fd0f 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	4619      	mov	r1, r3
 800bd4c:	4620      	mov	r0, r4
 800bd4e:	f000 f8af 	bl	800beb0 <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IS3_EEOT_>
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	1d1c      	adds	r4, r3, #4
 800bd56:	68b8      	ldr	r0, [r7, #8]
 800bd58:	f7ff ffe1 	bl	800bd1e <_ZSt7forwardIRP19TfLiteReshapeParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	4619      	mov	r1, r3
 800bd60:	4620      	mov	r0, r4
 800bd62:	f000 f96d 	bl	800c040 <_ZNSt10_Head_baseILj0EP19TfLiteReshapeParamsLb0EEC1IRS1_EEOT_>
	{ }
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	4618      	mov	r0, r3
 800bd6a:	3714      	adds	r7, #20
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	bd90      	pop	{r4, r7, pc}

0800bd70 <_ZNSt11_Tuple_implILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b082      	sub	sp, #8
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	6078      	str	r0, [r7, #4]
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	3304      	adds	r3, #4
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	f000 f970 	bl	800c062 <_ZNSt10_Head_baseILj0EP19TfLiteReshapeParamsLb0EE7_M_headERS2_>
 800bd82:	4603      	mov	r3, r0
 800bd84:	4618      	mov	r0, r3
 800bd86:	3708      	adds	r7, #8
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}

0800bd8c <_ZSt12__get_helperILj0EP19TfLiteReshapeParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b082      	sub	sp, #8
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	f000 f96f 	bl	800c078 <_ZNSt11_Tuple_implILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	3708      	adds	r7, #8
 800bda0:	46bd      	mov	sp, r7
 800bda2:	bd80      	pop	{r7, pc}

0800bda4 <_ZSt7forwardIRP17TfLiteShapeParamsEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800bda4:	b480      	push	{r7}
 800bda6:	b083      	sub	sp, #12
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	4618      	mov	r0, r3
 800bdb0:	370c      	adds	r7, #12
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb8:	4770      	bx	lr

0800bdba <_ZNSt11_Tuple_implILj0EJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>:
	_Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 800bdba:	b590      	push	{r4, r7, lr}
 800bdbc:	b085      	sub	sp, #20
 800bdbe:	af00      	add	r7, sp, #0
 800bdc0:	60f8      	str	r0, [r7, #12]
 800bdc2:	60b9      	str	r1, [r7, #8]
 800bdc4:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head))
 800bdc6:	68fc      	ldr	r4, [r7, #12]
 800bdc8:	6878      	ldr	r0, [r7, #4]
 800bdca:	f7ff fccc 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800bdce:	4603      	mov	r3, r0
 800bdd0:	4619      	mov	r1, r3
 800bdd2:	4620      	mov	r0, r4
 800bdd4:	f000 f86c 	bl	800beb0 <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IS3_EEOT_>
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	1d1c      	adds	r4, r3, #4
 800bddc:	68b8      	ldr	r0, [r7, #8]
 800bdde:	f7ff ffe1 	bl	800bda4 <_ZSt7forwardIRP17TfLiteShapeParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800bde2:	4603      	mov	r3, r0
 800bde4:	4619      	mov	r1, r3
 800bde6:	4620      	mov	r0, r4
 800bde8:	f000 f954 	bl	800c094 <_ZNSt10_Head_baseILj0EP17TfLiteShapeParamsLb0EEC1IRS1_EEOT_>
	{ }
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	4618      	mov	r0, r3
 800bdf0:	3714      	adds	r7, #20
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	bd90      	pop	{r4, r7, pc}

0800bdf6 <_ZNSt11_Tuple_implILj0EJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800bdf6:	b580      	push	{r7, lr}
 800bdf8:	b082      	sub	sp, #8
 800bdfa:	af00      	add	r7, sp, #0
 800bdfc:	6078      	str	r0, [r7, #4]
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	3304      	adds	r3, #4
 800be02:	4618      	mov	r0, r3
 800be04:	f000 f957 	bl	800c0b6 <_ZNSt10_Head_baseILj0EP17TfLiteShapeParamsLb0EE7_M_headERS2_>
 800be08:	4603      	mov	r3, r0
 800be0a:	4618      	mov	r0, r3
 800be0c:	3708      	adds	r7, #8
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}

0800be12 <_ZSt12__get_helperILj0EP17TfLiteShapeParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800be12:	b580      	push	{r7, lr}
 800be14:	b082      	sub	sp, #8
 800be16:	af00      	add	r7, sp, #0
 800be18:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f000 f956 	bl	800c0cc <_ZNSt11_Tuple_implILj0EJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>
 800be20:	4603      	mov	r3, r0
 800be22:	4618      	mov	r0, r3
 800be24:	3708      	adds	r7, #8
 800be26:	46bd      	mov	sp, r7
 800be28:	bd80      	pop	{r7, pc}

0800be2a <_ZSt7forwardIRP24TfLiteStridedSliceParamsEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800be2a:	b480      	push	{r7}
 800be2c:	b083      	sub	sp, #12
 800be2e:	af00      	add	r7, sp, #0
 800be30:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	4618      	mov	r0, r3
 800be36:	370c      	adds	r7, #12
 800be38:	46bd      	mov	sp, r7
 800be3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3e:	4770      	bx	lr

0800be40 <_ZNSt11_Tuple_implILj0EJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>:
	_Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 800be40:	b590      	push	{r4, r7, lr}
 800be42:	b085      	sub	sp, #20
 800be44:	af00      	add	r7, sp, #0
 800be46:	60f8      	str	r0, [r7, #12]
 800be48:	60b9      	str	r1, [r7, #8]
 800be4a:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head))
 800be4c:	68fc      	ldr	r4, [r7, #12]
 800be4e:	6878      	ldr	r0, [r7, #4]
 800be50:	f7ff fc89 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800be54:	4603      	mov	r3, r0
 800be56:	4619      	mov	r1, r3
 800be58:	4620      	mov	r0, r4
 800be5a:	f000 f829 	bl	800beb0 <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IS3_EEOT_>
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	1d1c      	adds	r4, r3, #4
 800be62:	68b8      	ldr	r0, [r7, #8]
 800be64:	f7ff ffe1 	bl	800be2a <_ZSt7forwardIRP24TfLiteStridedSliceParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800be68:	4603      	mov	r3, r0
 800be6a:	4619      	mov	r1, r3
 800be6c:	4620      	mov	r0, r4
 800be6e:	f000 f93b 	bl	800c0e8 <_ZNSt10_Head_baseILj0EP24TfLiteStridedSliceParamsLb0EEC1IRS1_EEOT_>
	{ }
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	4618      	mov	r0, r3
 800be76:	3714      	adds	r7, #20
 800be78:	46bd      	mov	sp, r7
 800be7a:	bd90      	pop	{r4, r7, pc}

0800be7c <_ZNSt11_Tuple_implILj0EJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b082      	sub	sp, #8
 800be80:	af00      	add	r7, sp, #0
 800be82:	6078      	str	r0, [r7, #4]
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	3304      	adds	r3, #4
 800be88:	4618      	mov	r0, r3
 800be8a:	f000 f93e 	bl	800c10a <_ZNSt10_Head_baseILj0EP24TfLiteStridedSliceParamsLb0EE7_M_headERS2_>
 800be8e:	4603      	mov	r3, r0
 800be90:	4618      	mov	r0, r3
 800be92:	3708      	adds	r7, #8
 800be94:	46bd      	mov	sp, r7
 800be96:	bd80      	pop	{r7, pc}

0800be98 <_ZSt12__get_helperILj0EP24TfLiteStridedSliceParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800be98:	b580      	push	{r7, lr}
 800be9a:	b082      	sub	sp, #8
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800bea0:	6878      	ldr	r0, [r7, #4]
 800bea2:	f000 f93d 	bl	800c120 <_ZNSt11_Tuple_implILj0EJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>
 800bea6:	4603      	mov	r3, r0
 800bea8:	4618      	mov	r0, r3
 800beaa:	3708      	adds	r7, #8
 800beac:	46bd      	mov	sp, r7
 800beae:	bd80      	pop	{r7, pc}

0800beb0 <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IS3_EEOT_>:
	_Tuple_impl(_UHead&& __head)
 800beb0:	b590      	push	{r4, r7, lr}
 800beb2:	b083      	sub	sp, #12
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
 800beb8:	6039      	str	r1, [r7, #0]
	: _Base(std::forward<_UHead>(__head))
 800beba:	687c      	ldr	r4, [r7, #4]
 800bebc:	6838      	ldr	r0, [r7, #0]
 800bebe:	f7ff fc52 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800bec2:	4603      	mov	r3, r0
 800bec4:	4619      	mov	r1, r3
 800bec6:	4620      	mov	r0, r4
 800bec8:	f000 f938 	bl	800c13c <_ZNSt10_Head_baseILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb0EEC2IS3_EEOT_>
	{ }
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	4618      	mov	r0, r3
 800bed0:	370c      	adds	r7, #12
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd90      	pop	{r4, r7, pc}

0800bed6 <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800bed6:	b580      	push	{r7, lr}
 800bed8:	b082      	sub	sp, #8
 800beda:	af00      	add	r7, sp, #0
 800bedc:	6078      	str	r0, [r7, #4]
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	4618      	mov	r0, r3
 800bee2:	f000 f93c 	bl	800c15e <_ZNSt10_Head_baseILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb0EE7_M_headERS4_>
 800bee6:	4603      	mov	r3, r0
 800bee8:	4618      	mov	r0, r3
 800beea:	3708      	adds	r7, #8
 800beec:	46bd      	mov	sp, r7
 800beee:	bd80      	pop	{r7, pc}

0800bef0 <_ZNSt10_Head_baseILj0EP16TfLiteConvParamsLb0EEC1IRS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b082      	sub	sp, #8
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
 800bef8:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 800befa:	6838      	ldr	r0, [r7, #0]
 800befc:	f7ff fe03 	bl	800bb06 <_ZSt7forwardIRP16TfLiteConvParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800bf00:	4603      	mov	r3, r0
 800bf02:	681a      	ldr	r2, [r3, #0]
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	601a      	str	r2, [r3, #0]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3708      	adds	r7, #8
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}

0800bf12 <_ZNSt10_Head_baseILj0EP16TfLiteConvParamsLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800bf12:	b480      	push	{r7}
 800bf14:	b083      	sub	sp, #12
 800bf16:	af00      	add	r7, sp, #0
 800bf18:	6078      	str	r0, [r7, #4]
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	370c      	adds	r7, #12
 800bf20:	46bd      	mov	sp, r7
 800bf22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf26:	4770      	bx	lr

0800bf28 <_ZNSt11_Tuple_implILj0EJP16TfLiteConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b082      	sub	sp, #8
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	3304      	adds	r3, #4
 800bf34:	4618      	mov	r0, r3
 800bf36:	f000 f91d 	bl	800c174 <_ZNSt10_Head_baseILj0EP16TfLiteConvParamsLb0EE7_M_headERKS2_>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	3708      	adds	r7, #8
 800bf40:	46bd      	mov	sp, r7
 800bf42:	bd80      	pop	{r7, pc}

0800bf44 <_ZNSt10_Head_baseILj0EP26TfLiteFullyConnectedParamsLb0EEC1IRS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b082      	sub	sp, #8
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
 800bf4c:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 800bf4e:	6838      	ldr	r0, [r7, #0]
 800bf50:	f7ff fe1c 	bl	800bb8c <_ZSt7forwardIRP26TfLiteFullyConnectedParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800bf54:	4603      	mov	r3, r0
 800bf56:	681a      	ldr	r2, [r3, #0]
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	601a      	str	r2, [r3, #0]
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3708      	adds	r7, #8
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}

0800bf66 <_ZNSt10_Head_baseILj0EP26TfLiteFullyConnectedParamsLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800bf66:	b480      	push	{r7}
 800bf68:	b083      	sub	sp, #12
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	6078      	str	r0, [r7, #4]
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	4618      	mov	r0, r3
 800bf72:	370c      	adds	r7, #12
 800bf74:	46bd      	mov	sp, r7
 800bf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7a:	4770      	bx	lr

0800bf7c <_ZNSt11_Tuple_implILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	b082      	sub	sp, #8
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	6078      	str	r0, [r7, #4]
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	3304      	adds	r3, #4
 800bf88:	4618      	mov	r0, r3
 800bf8a:	f000 f8fe 	bl	800c18a <_ZNSt10_Head_baseILj0EP26TfLiteFullyConnectedParamsLb0EE7_M_headERKS2_>
 800bf8e:	4603      	mov	r3, r0
 800bf90:	4618      	mov	r0, r3
 800bf92:	3708      	adds	r7, #8
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bd80      	pop	{r7, pc}

0800bf98 <_ZNSt10_Head_baseILj0EP16TfLitePackParamsLb0EEC1IRS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b082      	sub	sp, #8
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	6078      	str	r0, [r7, #4]
 800bfa0:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 800bfa2:	6838      	ldr	r0, [r7, #0]
 800bfa4:	f7ff fe35 	bl	800bc12 <_ZSt7forwardIRP16TfLitePackParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800bfa8:	4603      	mov	r3, r0
 800bfaa:	681a      	ldr	r2, [r3, #0]
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	601a      	str	r2, [r3, #0]
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	3708      	adds	r7, #8
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}

0800bfba <_ZNSt10_Head_baseILj0EP16TfLitePackParamsLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800bfba:	b480      	push	{r7}
 800bfbc:	b083      	sub	sp, #12
 800bfbe:	af00      	add	r7, sp, #0
 800bfc0:	6078      	str	r0, [r7, #4]
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	370c      	adds	r7, #12
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfce:	4770      	bx	lr

0800bfd0 <_ZNSt11_Tuple_implILj0EJP16TfLitePackParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b082      	sub	sp, #8
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	3304      	adds	r3, #4
 800bfdc:	4618      	mov	r0, r3
 800bfde:	f000 f8df 	bl	800c1a0 <_ZNSt10_Head_baseILj0EP16TfLitePackParamsLb0EE7_M_headERKS2_>
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	3708      	adds	r7, #8
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	bd80      	pop	{r7, pc}

0800bfec <_ZNSt10_Head_baseILj0EP16TfLitePoolParamsLb0EEC1IRS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b082      	sub	sp, #8
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
 800bff4:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 800bff6:	6838      	ldr	r0, [r7, #0]
 800bff8:	f7ff fe4e 	bl	800bc98 <_ZSt7forwardIRP16TfLitePoolParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800bffc:	4603      	mov	r3, r0
 800bffe:	681a      	ldr	r2, [r3, #0]
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	601a      	str	r2, [r3, #0]
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	4618      	mov	r0, r3
 800c008:	3708      	adds	r7, #8
 800c00a:	46bd      	mov	sp, r7
 800c00c:	bd80      	pop	{r7, pc}

0800c00e <_ZNSt10_Head_baseILj0EP16TfLitePoolParamsLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800c00e:	b480      	push	{r7}
 800c010:	b083      	sub	sp, #12
 800c012:	af00      	add	r7, sp, #0
 800c014:	6078      	str	r0, [r7, #4]
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	4618      	mov	r0, r3
 800c01a:	370c      	adds	r7, #12
 800c01c:	46bd      	mov	sp, r7
 800c01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c022:	4770      	bx	lr

0800c024 <_ZNSt11_Tuple_implILj0EJP16TfLitePoolParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800c024:	b580      	push	{r7, lr}
 800c026:	b082      	sub	sp, #8
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	3304      	adds	r3, #4
 800c030:	4618      	mov	r0, r3
 800c032:	f000 f8c0 	bl	800c1b6 <_ZNSt10_Head_baseILj0EP16TfLitePoolParamsLb0EE7_M_headERKS2_>
 800c036:	4603      	mov	r3, r0
 800c038:	4618      	mov	r0, r3
 800c03a:	3708      	adds	r7, #8
 800c03c:	46bd      	mov	sp, r7
 800c03e:	bd80      	pop	{r7, pc}

0800c040 <_ZNSt10_Head_baseILj0EP19TfLiteReshapeParamsLb0EEC1IRS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 800c040:	b580      	push	{r7, lr}
 800c042:	b082      	sub	sp, #8
 800c044:	af00      	add	r7, sp, #0
 800c046:	6078      	str	r0, [r7, #4]
 800c048:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 800c04a:	6838      	ldr	r0, [r7, #0]
 800c04c:	f7ff fe67 	bl	800bd1e <_ZSt7forwardIRP19TfLiteReshapeParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800c050:	4603      	mov	r3, r0
 800c052:	681a      	ldr	r2, [r3, #0]
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	601a      	str	r2, [r3, #0]
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	4618      	mov	r0, r3
 800c05c:	3708      	adds	r7, #8
 800c05e:	46bd      	mov	sp, r7
 800c060:	bd80      	pop	{r7, pc}

0800c062 <_ZNSt10_Head_baseILj0EP19TfLiteReshapeParamsLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800c062:	b480      	push	{r7}
 800c064:	b083      	sub	sp, #12
 800c066:	af00      	add	r7, sp, #0
 800c068:	6078      	str	r0, [r7, #4]
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	4618      	mov	r0, r3
 800c06e:	370c      	adds	r7, #12
 800c070:	46bd      	mov	sp, r7
 800c072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c076:	4770      	bx	lr

0800c078 <_ZNSt11_Tuple_implILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800c078:	b580      	push	{r7, lr}
 800c07a:	b082      	sub	sp, #8
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	3304      	adds	r3, #4
 800c084:	4618      	mov	r0, r3
 800c086:	f000 f8a1 	bl	800c1cc <_ZNSt10_Head_baseILj0EP19TfLiteReshapeParamsLb0EE7_M_headERKS2_>
 800c08a:	4603      	mov	r3, r0
 800c08c:	4618      	mov	r0, r3
 800c08e:	3708      	adds	r7, #8
 800c090:	46bd      	mov	sp, r7
 800c092:	bd80      	pop	{r7, pc}

0800c094 <_ZNSt10_Head_baseILj0EP17TfLiteShapeParamsLb0EEC1IRS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 800c094:	b580      	push	{r7, lr}
 800c096:	b082      	sub	sp, #8
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
 800c09c:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 800c09e:	6838      	ldr	r0, [r7, #0]
 800c0a0:	f7ff fe80 	bl	800bda4 <_ZSt7forwardIRP17TfLiteShapeParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800c0a4:	4603      	mov	r3, r0
 800c0a6:	681a      	ldr	r2, [r3, #0]
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	601a      	str	r2, [r3, #0]
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	3708      	adds	r7, #8
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bd80      	pop	{r7, pc}

0800c0b6 <_ZNSt10_Head_baseILj0EP17TfLiteShapeParamsLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800c0b6:	b480      	push	{r7}
 800c0b8:	b083      	sub	sp, #12
 800c0ba:	af00      	add	r7, sp, #0
 800c0bc:	6078      	str	r0, [r7, #4]
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	370c      	adds	r7, #12
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ca:	4770      	bx	lr

0800c0cc <_ZNSt11_Tuple_implILj0EJP17TfLiteShapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b082      	sub	sp, #8
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	6078      	str	r0, [r7, #4]
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	3304      	adds	r3, #4
 800c0d8:	4618      	mov	r0, r3
 800c0da:	f000 f882 	bl	800c1e2 <_ZNSt10_Head_baseILj0EP17TfLiteShapeParamsLb0EE7_M_headERKS2_>
 800c0de:	4603      	mov	r3, r0
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	3708      	adds	r7, #8
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}

0800c0e8 <_ZNSt10_Head_baseILj0EP24TfLiteStridedSliceParamsLb0EEC1IRS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b082      	sub	sp, #8
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
 800c0f0:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 800c0f2:	6838      	ldr	r0, [r7, #0]
 800c0f4:	f7ff fe99 	bl	800be2a <_ZSt7forwardIRP24TfLiteStridedSliceParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800c0f8:	4603      	mov	r3, r0
 800c0fa:	681a      	ldr	r2, [r3, #0]
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	601a      	str	r2, [r3, #0]
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	4618      	mov	r0, r3
 800c104:	3708      	adds	r7, #8
 800c106:	46bd      	mov	sp, r7
 800c108:	bd80      	pop	{r7, pc}

0800c10a <_ZNSt10_Head_baseILj0EP24TfLiteStridedSliceParamsLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800c10a:	b480      	push	{r7}
 800c10c:	b083      	sub	sp, #12
 800c10e:	af00      	add	r7, sp, #0
 800c110:	6078      	str	r0, [r7, #4]
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	4618      	mov	r0, r3
 800c116:	370c      	adds	r7, #12
 800c118:	46bd      	mov	sp, r7
 800c11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11e:	4770      	bx	lr

0800c120 <_ZNSt11_Tuple_implILj0EJP24TfLiteStridedSliceParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800c120:	b580      	push	{r7, lr}
 800c122:	b082      	sub	sp, #8
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	3304      	adds	r3, #4
 800c12c:	4618      	mov	r0, r3
 800c12e:	f000 f863 	bl	800c1f8 <_ZNSt10_Head_baseILj0EP24TfLiteStridedSliceParamsLb0EE7_M_headERKS2_>
 800c132:	4603      	mov	r3, r0
 800c134:	4618      	mov	r0, r3
 800c136:	3708      	adds	r7, #8
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}

0800c13c <_ZNSt10_Head_baseILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb0EEC2IS3_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b082      	sub	sp, #8
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
 800c144:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 800c146:	6838      	ldr	r0, [r7, #0]
 800c148:	f7ff fb0d 	bl	800b766 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800c14c:	4602      	mov	r2, r0
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	6812      	ldr	r2, [r2, #0]
 800c152:	601a      	str	r2, [r3, #0]
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	4618      	mov	r0, r3
 800c158:	3708      	adds	r7, #8
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}

0800c15e <_ZNSt10_Head_baseILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb0EE7_M_headERS4_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800c15e:	b480      	push	{r7}
 800c160:	b083      	sub	sp, #12
 800c162:	af00      	add	r7, sp, #0
 800c164:	6078      	str	r0, [r7, #4]
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	4618      	mov	r0, r3
 800c16a:	370c      	adds	r7, #12
 800c16c:	46bd      	mov	sp, r7
 800c16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c172:	4770      	bx	lr

0800c174 <_ZNSt10_Head_baseILj0EP16TfLiteConvParamsLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 800c174:	b480      	push	{r7}
 800c176:	b083      	sub	sp, #12
 800c178:	af00      	add	r7, sp, #0
 800c17a:	6078      	str	r0, [r7, #4]
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	4618      	mov	r0, r3
 800c180:	370c      	adds	r7, #12
 800c182:	46bd      	mov	sp, r7
 800c184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c188:	4770      	bx	lr

0800c18a <_ZNSt10_Head_baseILj0EP26TfLiteFullyConnectedParamsLb0EE7_M_headERKS2_>:
 800c18a:	b480      	push	{r7}
 800c18c:	b083      	sub	sp, #12
 800c18e:	af00      	add	r7, sp, #0
 800c190:	6078      	str	r0, [r7, #4]
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	4618      	mov	r0, r3
 800c196:	370c      	adds	r7, #12
 800c198:	46bd      	mov	sp, r7
 800c19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19e:	4770      	bx	lr

0800c1a0 <_ZNSt10_Head_baseILj0EP16TfLitePackParamsLb0EE7_M_headERKS2_>:
 800c1a0:	b480      	push	{r7}
 800c1a2:	b083      	sub	sp, #12
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	6078      	str	r0, [r7, #4]
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	370c      	adds	r7, #12
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b4:	4770      	bx	lr

0800c1b6 <_ZNSt10_Head_baseILj0EP16TfLitePoolParamsLb0EE7_M_headERKS2_>:
 800c1b6:	b480      	push	{r7}
 800c1b8:	b083      	sub	sp, #12
 800c1ba:	af00      	add	r7, sp, #0
 800c1bc:	6078      	str	r0, [r7, #4]
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	370c      	adds	r7, #12
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ca:	4770      	bx	lr

0800c1cc <_ZNSt10_Head_baseILj0EP19TfLiteReshapeParamsLb0EE7_M_headERKS2_>:
 800c1cc:	b480      	push	{r7}
 800c1ce:	b083      	sub	sp, #12
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	370c      	adds	r7, #12
 800c1da:	46bd      	mov	sp, r7
 800c1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e0:	4770      	bx	lr

0800c1e2 <_ZNSt10_Head_baseILj0EP17TfLiteShapeParamsLb0EE7_M_headERKS2_>:
 800c1e2:	b480      	push	{r7}
 800c1e4:	b083      	sub	sp, #12
 800c1e6:	af00      	add	r7, sp, #0
 800c1e8:	6078      	str	r0, [r7, #4]
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	370c      	adds	r7, #12
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f6:	4770      	bx	lr

0800c1f8 <_ZNSt10_Head_baseILj0EP24TfLiteStridedSliceParamsLb0EE7_M_headERKS2_>:
 800c1f8:	b480      	push	{r7}
 800c1fa:	b083      	sub	sp, #12
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	4618      	mov	r0, r3
 800c204:	370c      	adds	r7, #12
 800c206:	46bd      	mov	sp, r7
 800c208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20c:	4770      	bx	lr
	...

0800c210 <_ZN6tflite24EnumNamesBuiltinOperatorEv>:
inline const char * const *EnumNamesBuiltinOperator() {
 800c210:	b480      	push	{r7}
 800c212:	af00      	add	r7, sp, #0
  return names;
 800c214:	4b02      	ldr	r3, [pc, #8]	@ (800c220 <_ZN6tflite24EnumNamesBuiltinOperatorEv+0x10>)
}
 800c216:	4618      	mov	r0, r3
 800c218:	46bd      	mov	sp, r7
 800c21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c21e:	4770      	bx	lr
 800c220:	08036e7c 	.word	0x08036e7c

0800c224 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>:
inline const char *EnumNameBuiltinOperator(BuiltinOperator e) {
 800c224:	b580      	push	{r7, lr}
 800c226:	b086      	sub	sp, #24
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800c22c:	2300      	movs	r3, #0
 800c22e:	60fb      	str	r3, [r7, #12]
 800c230:	23d1      	movs	r3, #209	@ 0xd1
 800c232:	613b      	str	r3, [r7, #16]
 800c234:	f107 0210 	add.w	r2, r7, #16
 800c238:	f107 010c 	add.w	r1, r7, #12
 800c23c:	1d3b      	adds	r3, r7, #4
 800c23e:	4618      	mov	r0, r3
 800c240:	f000 f814 	bl	800c26c <_ZN11flatbuffers10IsOutRangeIN6tflite15BuiltinOperatorEEEbRKT_S5_S5_>
 800c244:	4603      	mov	r3, r0
 800c246:	2b00      	cmp	r3, #0
 800c248:	d001      	beq.n	800c24e <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE+0x2a>
 800c24a:	4b07      	ldr	r3, [pc, #28]	@ (800c268 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE+0x44>)
 800c24c:	e008      	b.n	800c260 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE+0x3c>
  const size_t index = static_cast<size_t>(e);
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	617b      	str	r3, [r7, #20]
  return EnumNamesBuiltinOperator()[index];
 800c252:	f7ff ffdd 	bl	800c210 <_ZN6tflite24EnumNamesBuiltinOperatorEv>
 800c256:	4602      	mov	r2, r0
 800c258:	697b      	ldr	r3, [r7, #20]
 800c25a:	009b      	lsls	r3, r3, #2
 800c25c:	4413      	add	r3, r2
 800c25e:	681b      	ldr	r3, [r3, #0]
}
 800c260:	4618      	mov	r0, r3
 800c262:	3718      	adds	r7, #24
 800c264:	46bd      	mov	sp, r7
 800c266:	bd80      	pop	{r7, pc}
 800c268:	0801e954 	.word	0x0801e954

0800c26c <_ZN11flatbuffers10IsOutRangeIN6tflite15BuiltinOperatorEEEbRKT_S5_S5_>:

// Check 'v' is out of closed range [low; high].
// Workaround for GCC warning [-Werror=type-limits]:
// comparison is always true due to limited range of data type.
template<typename T>
inline bool IsOutRange(const T &v, const T &low, const T &high) {
 800c26c:	b480      	push	{r7}
 800c26e:	b085      	sub	sp, #20
 800c270:	af00      	add	r7, sp, #0
 800c272:	60f8      	str	r0, [r7, #12]
 800c274:	60b9      	str	r1, [r7, #8]
 800c276:	607a      	str	r2, [r7, #4]
  return (v < low) || (high < v);
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	681a      	ldr	r2, [r3, #0]
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	429a      	cmp	r2, r3
 800c282:	db05      	blt.n	800c290 <_ZN11flatbuffers10IsOutRangeIN6tflite15BuiltinOperatorEEEbRKT_S5_S5_+0x24>
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681a      	ldr	r2, [r3, #0]
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	429a      	cmp	r2, r3
 800c28e:	da01      	bge.n	800c294 <_ZN11flatbuffers10IsOutRangeIN6tflite15BuiltinOperatorEEEbRKT_S5_S5_+0x28>
 800c290:	2301      	movs	r3, #1
 800c292:	e000      	b.n	800c296 <_ZN11flatbuffers10IsOutRangeIN6tflite15BuiltinOperatorEEEbRKT_S5_S5_+0x2a>
 800c294:	2300      	movs	r3, #0
}
 800c296:	4618      	mov	r0, r3
 800c298:	3714      	adds	r7, #20
 800c29a:	46bd      	mov	sp, r7
 800c29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a0:	4770      	bx	lr

0800c2a2 <TfLiteIntArrayGetSizeInBytes>:

#endif  // TF_LITE_STATIC_MEMORY

extern "C" {

size_t TfLiteIntArrayGetSizeInBytes(int size) {
 800c2a2:	b580      	push	{r7, lr}
 800c2a4:	b082      	sub	sp, #8
 800c2a6:	af00      	add	r7, sp, #0
 800c2a8:	6078      	str	r0, [r7, #4]
  return TfLiteVarArrayGetSizeInBytes<TfLiteIntArray>(size);
 800c2aa:	6878      	ldr	r0, [r7, #4]
 800c2ac:	f000 f89a 	bl	800c3e4 <_ZN12_GLOBAL__N_128TfLiteVarArrayGetSizeInBytesI14TfLiteIntArrayEEji>
 800c2b0:	4603      	mov	r3, r0
}
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	3708      	adds	r7, #8
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	bd80      	pop	{r7, pc}
	...

0800c2bc <TfLiteTypeGetName>:
    return t->dims;
  }
}
#endif  // TF_LITE_STATIC_MEMORY

const char* TfLiteTypeGetName(TfLiteType type) {
 800c2bc:	b480      	push	{r7}
 800c2be:	b083      	sub	sp, #12
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	4603      	mov	r3, r0
 800c2c4:	71fb      	strb	r3, [r7, #7]
  switch (type) {
 800c2c6:	79fb      	ldrb	r3, [r7, #7]
 800c2c8:	2b14      	cmp	r3, #20
 800c2ca:	d857      	bhi.n	800c37c <TfLiteTypeGetName+0xc0>
 800c2cc:	a201      	add	r2, pc, #4	@ (adr r2, 800c2d4 <TfLiteTypeGetName+0x18>)
 800c2ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2d2:	bf00      	nop
 800c2d4:	0800c329 	.word	0x0800c329
 800c2d8:	0800c32d 	.word	0x0800c32d
 800c2dc:	0800c339 	.word	0x0800c339
 800c2e0:	0800c341 	.word	0x0800c341
 800c2e4:	0800c349 	.word	0x0800c349
 800c2e8:	0800c35d 	.word	0x0800c35d
 800c2ec:	0800c351 	.word	0x0800c351
 800c2f0:	0800c335 	.word	0x0800c335
 800c2f4:	0800c355 	.word	0x0800c355
 800c2f8:	0800c345 	.word	0x0800c345
 800c2fc:	0800c361 	.word	0x0800c361
 800c300:	0800c369 	.word	0x0800c369
 800c304:	0800c359 	.word	0x0800c359
 800c308:	0800c34d 	.word	0x0800c34d
 800c30c:	0800c36d 	.word	0x0800c36d
 800c310:	0800c371 	.word	0x0800c371
 800c314:	0800c33d 	.word	0x0800c33d
 800c318:	0800c331 	.word	0x0800c331
 800c31c:	0800c375 	.word	0x0800c375
 800c320:	0800c365 	.word	0x0800c365
 800c324:	0800c379 	.word	0x0800c379
    case kTfLiteNoType:
      return "NOTYPE";
 800c328:	4b18      	ldr	r3, [pc, #96]	@ (800c38c <TfLiteTypeGetName+0xd0>)
 800c32a:	e028      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteFloat32:
      return "FLOAT32";
 800c32c:	4b18      	ldr	r3, [pc, #96]	@ (800c390 <TfLiteTypeGetName+0xd4>)
 800c32e:	e026      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteUInt16:
      return "UINT16";
 800c330:	4b18      	ldr	r3, [pc, #96]	@ (800c394 <TfLiteTypeGetName+0xd8>)
 800c332:	e024      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteInt16:
      return "INT16";
 800c334:	4b18      	ldr	r3, [pc, #96]	@ (800c398 <TfLiteTypeGetName+0xdc>)
 800c336:	e022      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteInt32:
      return "INT32";
 800c338:	4b18      	ldr	r3, [pc, #96]	@ (800c39c <TfLiteTypeGetName+0xe0>)
 800c33a:	e020      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteUInt32:
      return "UINT32";
 800c33c:	4b18      	ldr	r3, [pc, #96]	@ (800c3a0 <TfLiteTypeGetName+0xe4>)
 800c33e:	e01e      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteUInt8:
      return "UINT8";
 800c340:	4b18      	ldr	r3, [pc, #96]	@ (800c3a4 <TfLiteTypeGetName+0xe8>)
 800c342:	e01c      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteInt8:
      return "INT8";
 800c344:	4b18      	ldr	r3, [pc, #96]	@ (800c3a8 <TfLiteTypeGetName+0xec>)
 800c346:	e01a      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteInt64:
      return "INT64";
 800c348:	4b18      	ldr	r3, [pc, #96]	@ (800c3ac <TfLiteTypeGetName+0xf0>)
 800c34a:	e018      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteUInt64:
      return "UINT64";
 800c34c:	4b18      	ldr	r3, [pc, #96]	@ (800c3b0 <TfLiteTypeGetName+0xf4>)
 800c34e:	e016      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteBool:
      return "BOOL";
 800c350:	4b18      	ldr	r3, [pc, #96]	@ (800c3b4 <TfLiteTypeGetName+0xf8>)
 800c352:	e014      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteComplex64:
      return "COMPLEX64";
 800c354:	4b18      	ldr	r3, [pc, #96]	@ (800c3b8 <TfLiteTypeGetName+0xfc>)
 800c356:	e012      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteComplex128:
      return "COMPLEX128";
 800c358:	4b18      	ldr	r3, [pc, #96]	@ (800c3bc <TfLiteTypeGetName+0x100>)
 800c35a:	e010      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteString:
      return "STRING";
 800c35c:	4b18      	ldr	r3, [pc, #96]	@ (800c3c0 <TfLiteTypeGetName+0x104>)
 800c35e:	e00e      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteFloat16:
      return "FLOAT16";
 800c360:	4b18      	ldr	r3, [pc, #96]	@ (800c3c4 <TfLiteTypeGetName+0x108>)
 800c362:	e00c      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteBFloat16:
      return "BFLOAT16";
 800c364:	4b18      	ldr	r3, [pc, #96]	@ (800c3c8 <TfLiteTypeGetName+0x10c>)
 800c366:	e00a      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteFloat64:
      return "FLOAT64";
 800c368:	4b18      	ldr	r3, [pc, #96]	@ (800c3cc <TfLiteTypeGetName+0x110>)
 800c36a:	e008      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteResource:
      return "RESOURCE";
 800c36c:	4b18      	ldr	r3, [pc, #96]	@ (800c3d0 <TfLiteTypeGetName+0x114>)
 800c36e:	e006      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteVariant:
      return "VARIANT";
 800c370:	4b18      	ldr	r3, [pc, #96]	@ (800c3d4 <TfLiteTypeGetName+0x118>)
 800c372:	e004      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteInt4:
      return "INT4";
 800c374:	4b18      	ldr	r3, [pc, #96]	@ (800c3d8 <TfLiteTypeGetName+0x11c>)
 800c376:	e002      	b.n	800c37e <TfLiteTypeGetName+0xc2>
    case kTfLiteInt2:
      return "INT2";
 800c378:	4b18      	ldr	r3, [pc, #96]	@ (800c3dc <TfLiteTypeGetName+0x120>)
 800c37a:	e000      	b.n	800c37e <TfLiteTypeGetName+0xc2>
  }
  return "Unknown type";
 800c37c:	4b18      	ldr	r3, [pc, #96]	@ (800c3e0 <TfLiteTypeGetName+0x124>)
}
 800c37e:	4618      	mov	r0, r3
 800c380:	370c      	adds	r7, #12
 800c382:	46bd      	mov	sp, r7
 800c384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c388:	4770      	bx	lr
 800c38a:	bf00      	nop
 800c38c:	0801ea88 	.word	0x0801ea88
 800c390:	0801ea90 	.word	0x0801ea90
 800c394:	0801ea98 	.word	0x0801ea98
 800c398:	0801eaa0 	.word	0x0801eaa0
 800c39c:	0801eaa8 	.word	0x0801eaa8
 800c3a0:	0801eab0 	.word	0x0801eab0
 800c3a4:	0801eab8 	.word	0x0801eab8
 800c3a8:	0801eac0 	.word	0x0801eac0
 800c3ac:	0801eac8 	.word	0x0801eac8
 800c3b0:	0801ead0 	.word	0x0801ead0
 800c3b4:	0801ead8 	.word	0x0801ead8
 800c3b8:	0801eae0 	.word	0x0801eae0
 800c3bc:	0801eaec 	.word	0x0801eaec
 800c3c0:	0801eaf8 	.word	0x0801eaf8
 800c3c4:	0801eb00 	.word	0x0801eb00
 800c3c8:	0801eb08 	.word	0x0801eb08
 800c3cc:	0801eb14 	.word	0x0801eb14
 800c3d0:	0801eb1c 	.word	0x0801eb1c
 800c3d4:	0801eb28 	.word	0x0801eb28
 800c3d8:	0801eb30 	.word	0x0801eb30
 800c3dc:	0801eb38 	.word	0x0801eb38
 800c3e0:	0801eb40 	.word	0x0801eb40

0800c3e4 <_ZN12_GLOBAL__N_128TfLiteVarArrayGetSizeInBytesI14TfLiteIntArrayEEji>:
size_t TfLiteVarArrayGetSizeInBytes(const int size) {
 800c3e4:	b480      	push	{r7}
 800c3e6:	b085      	sub	sp, #20
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
  constexpr size_t data_size = sizeof(std::declval<T>().data[0]);
 800c3ec:	2304      	movs	r3, #4
 800c3ee:	60fb      	str	r3, [r7, #12]
  size_t computed_size = sizeof(T) + data_size * size;
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	3301      	adds	r3, #1
 800c3f4:	009b      	lsls	r3, r3, #2
 800c3f6:	60bb      	str	r3, [r7, #8]
  return computed_size;
 800c3f8:	68bb      	ldr	r3, [r7, #8]
}
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	3714      	adds	r7, #20
 800c3fe:	46bd      	mov	sp, r7
 800c400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c404:	4770      	bx	lr

0800c406 <_ZNSt14numeric_limitsIlE3minEv>:
    struct numeric_limits<long>
    {
      static _GLIBCXX_USE_CONSTEXPR bool is_specialized = true;

      static _GLIBCXX_CONSTEXPR long
      min() _GLIBCXX_USE_NOEXCEPT { return -__LONG_MAX__ - 1; }
 800c406:	b480      	push	{r7}
 800c408:	af00      	add	r7, sp, #0
 800c40a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c40e:	4618      	mov	r0, r3
 800c410:	46bd      	mov	sp, r7
 800c412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c416:	4770      	bx	lr

0800c418 <_ZNSt14numeric_limitsIlE3maxEv>:

      static _GLIBCXX_CONSTEXPR long
      max() _GLIBCXX_USE_NOEXCEPT { return __LONG_MAX__; }
 800c418:	b480      	push	{r7}
 800c41a:	af00      	add	r7, sp, #0
 800c41c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800c420:	4618      	mov	r0, r3
 800c422:	46bd      	mov	sp, r7
 800c424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c428:	4770      	bx	lr
	...

0800c42c <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>:

// This function implements the same computation as the ARMv7 NEON VQRDMULH
// instruction.
template <>
inline std::int32_t SaturatingRoundingDoublingHighMul(std::int32_t a,
                                                      std::int32_t b) {
 800c42c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c430:	b092      	sub	sp, #72	@ 0x48
 800c432:	af00      	add	r7, sp, #0
 800c434:	61f8      	str	r0, [r7, #28]
 800c436:	61b9      	str	r1, [r7, #24]
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 800c438:	69fa      	ldr	r2, [r7, #28]
 800c43a:	69bb      	ldr	r3, [r7, #24]
 800c43c:	429a      	cmp	r2, r3
 800c43e:	d107      	bne.n	800c450 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x24>
 800c440:	f7ff ffe1 	bl	800c406 <_ZNSt14numeric_limitsIlE3minEv>
 800c444:	4602      	mov	r2, r0
 800c446:	69fb      	ldr	r3, [r7, #28]
 800c448:	4293      	cmp	r3, r2
 800c44a:	d101      	bne.n	800c450 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x24>
 800c44c:	2301      	movs	r3, #1
 800c44e:	e000      	b.n	800c452 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x26>
 800c450:	2300      	movs	r3, #0
 800c452:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  std::int64_t a_64(a);
 800c456:	69fb      	ldr	r3, [r7, #28]
 800c458:	17da      	asrs	r2, r3, #31
 800c45a:	60bb      	str	r3, [r7, #8]
 800c45c:	60fa      	str	r2, [r7, #12]
 800c45e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c462:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
  std::int64_t b_64(b);
 800c466:	69bb      	ldr	r3, [r7, #24]
 800c468:	17da      	asrs	r2, r3, #31
 800c46a:	603b      	str	r3, [r7, #0]
 800c46c:	607a      	str	r2, [r7, #4]
 800c46e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c472:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
  std::int64_t ab_64 = a_64 * b_64;
 800c476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c478:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c47a:	fb03 f202 	mul.w	r2, r3, r2
 800c47e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c480:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c482:	fb01 f303 	mul.w	r3, r1, r3
 800c486:	4413      	add	r3, r2
 800c488:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c48a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c48c:	fba1 4502 	umull	r4, r5, r1, r2
 800c490:	442b      	add	r3, r5
 800c492:	461d      	mov	r5, r3
 800c494:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
 800c498:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800c49c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	db02      	blt.n	800c4aa <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x7e>
 800c4a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c4a8:	e000      	b.n	800c4ac <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x80>
 800c4aa:	4b1a      	ldr	r3, [pc, #104]	@ (800c514 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0xe8>)
 800c4ac:	627b      	str	r3, [r7, #36]	@ 0x24
  std::int32_t ab_x2_high32 =
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800c4ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4b0:	17da      	asrs	r2, r3, #31
 800c4b2:	4698      	mov	r8, r3
 800c4b4:	4691      	mov	r9, r2
 800c4b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800c4ba:	eb18 0102 	adds.w	r1, r8, r2
 800c4be:	6139      	str	r1, [r7, #16]
 800c4c0:	eb49 0303 	adc.w	r3, r9, r3
 800c4c4:	617b      	str	r3, [r7, #20]
 800c4c6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	da07      	bge.n	800c4de <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0xb2>
 800c4ce:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c4d2:	eb12 0a01 	adds.w	sl, r2, r1
 800c4d6:	f143 0b00 	adc.w	fp, r3, #0
 800c4da:	4652      	mov	r2, sl
 800c4dc:	465b      	mov	r3, fp
 800c4de:	f04f 0000 	mov.w	r0, #0
 800c4e2:	f04f 0100 	mov.w	r1, #0
 800c4e6:	0fd0      	lsrs	r0, r2, #31
 800c4e8:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 800c4ec:	17d9      	asrs	r1, r3, #31
 800c4ee:	4602      	mov	r2, r0
 800c4f0:	460b      	mov	r3, r1
  std::int32_t ab_x2_high32 =
 800c4f2:	4613      	mov	r3, r2
 800c4f4:	623b      	str	r3, [r7, #32]
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800c4f6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d003      	beq.n	800c506 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0xda>
 800c4fe:	f7ff ff8b 	bl	800c418 <_ZNSt14numeric_limitsIlE3maxEv>
 800c502:	4603      	mov	r3, r0
 800c504:	e000      	b.n	800c508 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0xdc>
 800c506:	6a3b      	ldr	r3, [r7, #32]
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3748      	adds	r7, #72	@ 0x48
 800c50c:	46bd      	mov	sp, r7
 800c50e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c512:	bf00      	nop
 800c514:	c0000001 	.word	0xc0000001

0800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>:
  return static_cast<int32_t>(result);
}
// Double-rounding MultiplyByQuantizedMultiplier
#else
int32_t MultiplyByQuantizedMultiplier(int32_t x, int32_t quantized_multiplier,
                                      int shift) {
 800c518:	b580      	push	{r7, lr}
 800c51a:	b086      	sub	sp, #24
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	60f8      	str	r0, [r7, #12]
 800c520:	60b9      	str	r1, [r7, #8]
 800c522:	607a      	str	r2, [r7, #4]
  using gemmlowp::RoundingDivideByPOT;
  using gemmlowp::SaturatingRoundingDoublingHighMul;
  int left_shift = shift > 0 ? shift : 0;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c52a:	617b      	str	r3, [r7, #20]
  int right_shift = shift > 0 ? 0 : -shift;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	425b      	negs	r3, r3
 800c530:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c534:	613b      	str	r3, [r7, #16]
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
 800c536:	68fa      	ldr	r2, [r7, #12]
 800c538:	697b      	ldr	r3, [r7, #20]
 800c53a:	fa02 f303 	lsl.w	r3, r2, r3
 800c53e:	68b9      	ldr	r1, [r7, #8]
 800c540:	4618      	mov	r0, r3
 800c542:	f7ff ff73 	bl	800c42c <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>
 800c546:	4603      	mov	r3, r0
 800c548:	6939      	ldr	r1, [r7, #16]
 800c54a:	4618      	mov	r0, r3
 800c54c:	f000 f8a2 	bl	800c694 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_>
 800c550:	4603      	mov	r3, r0
                                 x * (1 << left_shift), quantized_multiplier),
                             right_shift);
}
 800c552:	4618      	mov	r0, r3
 800c554:	3718      	adds	r7, #24
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}
	...

0800c55c <_ZN6tflite29MultiplyByQuantizedMultiplierExli>:

int32_t MultiplyByQuantizedMultiplier(int64_t x, int32_t quantized_multiplier,
                                      int shift) {
 800c55c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c560:	b08d      	sub	sp, #52	@ 0x34
 800c562:	af00      	add	r7, sp, #0
 800c564:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800c568:	617a      	str	r2, [r7, #20]
 800c56a:	613b      	str	r3, [r7, #16]
  //
  // Assumptions: The following input ranges are assumed
  // - quantize_scale>=0  (the usual range is (1<<30) to (1>>31)-1)
  // - scaling is chosen so final scaled result fits in int32_t
  // - input x is in the range -(1<<47) <= x < (1<<47)
  assert(quantized_multiplier >= 0);
 800c56c:	697b      	ldr	r3, [r7, #20]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	da05      	bge.n	800c57e <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x22>
 800c572:	4b42      	ldr	r3, [pc, #264]	@ (800c67c <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x120>)
 800c574:	4a42      	ldr	r2, [pc, #264]	@ (800c680 <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x124>)
 800c576:	2158      	movs	r1, #88	@ 0x58
 800c578:	4842      	ldr	r0, [pc, #264]	@ (800c684 <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x128>)
 800c57a:	f00f fc9b 	bl	801beb4 <__assert_func>
  assert(shift >= -31 && shift < 8);
 800c57e:	693b      	ldr	r3, [r7, #16]
 800c580:	f113 0f1f 	cmn.w	r3, #31
 800c584:	db02      	blt.n	800c58c <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x30>
 800c586:	693b      	ldr	r3, [r7, #16]
 800c588:	2b07      	cmp	r3, #7
 800c58a:	dd05      	ble.n	800c598 <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x3c>
 800c58c:	4b3e      	ldr	r3, [pc, #248]	@ (800c688 <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x12c>)
 800c58e:	4a3c      	ldr	r2, [pc, #240]	@ (800c680 <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x124>)
 800c590:	2159      	movs	r1, #89	@ 0x59
 800c592:	483c      	ldr	r0, [pc, #240]	@ (800c684 <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x128>)
 800c594:	f00f fc8e 	bl	801beb4 <__assert_func>
  assert(x >= -(static_cast<int64_t>(1) << 47) &&
 800c598:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c59c:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 800c5a0:	db04      	blt.n	800c5ac <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x50>
 800c5a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c5a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c5aa:	db05      	blt.n	800c5b8 <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x5c>
 800c5ac:	4b37      	ldr	r3, [pc, #220]	@ (800c68c <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x130>)
 800c5ae:	4a34      	ldr	r2, [pc, #208]	@ (800c680 <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x124>)
 800c5b0:	215a      	movs	r1, #90	@ 0x5a
 800c5b2:	4834      	ldr	r0, [pc, #208]	@ (800c684 <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x128>)
 800c5b4:	f00f fc7e 	bl	801beb4 <__assert_func>
         x < (static_cast<int64_t>(1) << 47));

  int32_t reduced_multiplier = (quantized_multiplier < 0x7FFF0000)
                                   ? ((quantized_multiplier + (1 << 15)) >> 16)
 800c5b8:	697b      	ldr	r3, [r7, #20]
 800c5ba:	4a35      	ldr	r2, [pc, #212]	@ (800c690 <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x134>)
 800c5bc:	4293      	cmp	r3, r2
 800c5be:	dc04      	bgt.n	800c5ca <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x6e>
 800c5c0:	697b      	ldr	r3, [r7, #20]
 800c5c2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800c5c6:	141b      	asrs	r3, r3, #16
 800c5c8:	e001      	b.n	800c5ce <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x72>
 800c5ca:	f647 73ff 	movw	r3, #32767	@ 0x7fff
  int32_t reduced_multiplier = (quantized_multiplier < 0x7FFF0000)
 800c5ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   : 0x7FFF;
  int total_shift = 15 - shift;
 800c5d0:	693b      	ldr	r3, [r7, #16]
 800c5d2:	f1c3 030f 	rsb	r3, r3, #15
 800c5d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  x = (x * (int64_t)reduced_multiplier) + ((int64_t)1 << (total_shift - 1));
 800c5d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5da:	17da      	asrs	r2, r3, #31
 800c5dc:	60bb      	str	r3, [r7, #8]
 800c5de:	60fa      	str	r2, [r7, #12]
 800c5e0:	69bb      	ldr	r3, [r7, #24]
 800c5e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c5e6:	460a      	mov	r2, r1
 800c5e8:	fb02 f203 	mul.w	r2, r2, r3
 800c5ec:	69fb      	ldr	r3, [r7, #28]
 800c5ee:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800c5f2:	4601      	mov	r1, r0
 800c5f4:	fb01 f303 	mul.w	r3, r1, r3
 800c5f8:	4413      	add	r3, r2
 800c5fa:	69ba      	ldr	r2, [r7, #24]
 800c5fc:	68b9      	ldr	r1, [r7, #8]
 800c5fe:	fba2 8901 	umull	r8, r9, r2, r1
 800c602:	444b      	add	r3, r9
 800c604:	4699      	mov	r9, r3
 800c606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c608:	1e59      	subs	r1, r3, #1
 800c60a:	f04f 0201 	mov.w	r2, #1
 800c60e:	f04f 0300 	mov.w	r3, #0
 800c612:	f1a1 0620 	sub.w	r6, r1, #32
 800c616:	f1c1 0020 	rsb	r0, r1, #32
 800c61a:	fa03 f501 	lsl.w	r5, r3, r1
 800c61e:	fa02 f606 	lsl.w	r6, r2, r6
 800c622:	4335      	orrs	r5, r6
 800c624:	fa22 f000 	lsr.w	r0, r2, r0
 800c628:	4305      	orrs	r5, r0
 800c62a:	fa02 f401 	lsl.w	r4, r2, r1
 800c62e:	eb18 0304 	adds.w	r3, r8, r4
 800c632:	603b      	str	r3, [r7, #0]
 800c634:	eb49 0305 	adc.w	r3, r9, r5
 800c638:	607b      	str	r3, [r7, #4]
 800c63a:	e9d7 3400 	ldrd	r3, r4, [r7]
 800c63e:	e9c7 3406 	strd	r3, r4, [r7, #24]
  int32_t result = x >> total_shift;
 800c642:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c646:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c648:	f1c1 0420 	rsb	r4, r1, #32
 800c64c:	f1b1 0020 	subs.w	r0, r1, #32
 800c650:	fa22 fa01 	lsr.w	sl, r2, r1
 800c654:	fa03 f404 	lsl.w	r4, r3, r4
 800c658:	ea4a 0a04 	orr.w	sl, sl, r4
 800c65c:	d403      	bmi.n	800c666 <_ZN6tflite29MultiplyByQuantizedMultiplierExli+0x10a>
 800c65e:	fa43 f000 	asr.w	r0, r3, r0
 800c662:	ea4a 0a00 	orr.w	sl, sl, r0
 800c666:	fa43 fb01 	asr.w	fp, r3, r1
 800c66a:	4653      	mov	r3, sl
 800c66c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800c66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c670:	4618      	mov	r0, r3
 800c672:	3734      	adds	r7, #52	@ 0x34
 800c674:	46bd      	mov	sp, r7
 800c676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c67a:	bf00      	nop
 800c67c:	0801eb50 	.word	0x0801eb50
 800c680:	0801eb6c 	.word	0x0801eb6c
 800c684:	0801ebb4 	.word	0x0801ebb4
 800c688:	0801ec08 	.word	0x0801ec08
 800c68c:	0801ec24 	.word	0x0801ec24
 800c690:	7ffeffff 	.word	0x7ffeffff

0800c694 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_>:
}

// Correctly-rounded-to-nearest division by a power-of-two.
// Also known as a rounding arithmetic right shift.
template <typename IntegerType, typename ExponentType>
inline IntegerType RoundingDivideByPOT(IntegerType x, ExponentType exponent) {
 800c694:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c696:	b089      	sub	sp, #36	@ 0x24
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
 800c69c:	6039      	str	r1, [r7, #0]
  assert(exponent >= 0);
 800c69e:	6839      	ldr	r1, [r7, #0]
 800c6a0:	2900      	cmp	r1, #0
 800c6a2:	da06      	bge.n	800c6b2 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0x1e>
 800c6a4:	4b31      	ldr	r3, [pc, #196]	@ (800c76c <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0xd8>)
 800c6a6:	4a32      	ldr	r2, [pc, #200]	@ (800c770 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0xdc>)
 800c6a8:	f240 1171 	movw	r1, #369	@ 0x171
 800c6ac:	4831      	ldr	r0, [pc, #196]	@ (800c774 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0xe0>)
 800c6ae:	f00f fc01 	bl	801beb4 <__assert_func>
  assert(exponent <= 31);
 800c6b2:	6839      	ldr	r1, [r7, #0]
 800c6b4:	291f      	cmp	r1, #31
 800c6b6:	dd06      	ble.n	800c6c6 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0x32>
 800c6b8:	4b2f      	ldr	r3, [pc, #188]	@ (800c778 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0xe4>)
 800c6ba:	4a2d      	ldr	r2, [pc, #180]	@ (800c770 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0xdc>)
 800c6bc:	f44f 71b9 	mov.w	r1, #370	@ 0x172
 800c6c0:	482c      	ldr	r0, [pc, #176]	@ (800c774 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0xe0>)
 800c6c2:	f00f fbf7 	bl	801beb4 <__assert_func>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800c6c6:	f04f 0001 	mov.w	r0, #1
 800c6ca:	f04f 0100 	mov.w	r1, #0
 800c6ce:	683c      	ldr	r4, [r7, #0]
 800c6d0:	f1a4 0620 	sub.w	r6, r4, #32
 800c6d4:	f1c4 0520 	rsb	r5, r4, #32
 800c6d8:	fa01 f304 	lsl.w	r3, r1, r4
 800c6dc:	fa00 f606 	lsl.w	r6, r0, r6
 800c6e0:	4333      	orrs	r3, r6
 800c6e2:	fa20 f505 	lsr.w	r5, r0, r5
 800c6e6:	432b      	orrs	r3, r5
 800c6e8:	fa00 f204 	lsl.w	r2, r0, r4
 800c6ec:	4613      	mov	r3, r2
 800c6ee:	3b01      	subs	r3, #1
 800c6f0:	4618      	mov	r0, r3
 800c6f2:	f000 f843 	bl	800c77c <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800c6f6:	61f8      	str	r0, [r7, #28]
  const IntegerType zero = Dup<IntegerType>(0);
 800c6f8:	2000      	movs	r0, #0
 800c6fa:	f000 f83f 	bl	800c77c <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800c6fe:	61b8      	str	r0, [r7, #24]
  const IntegerType one = Dup<IntegerType>(1);
 800c700:	2001      	movs	r0, #1
 800c702:	f000 f83b 	bl	800c77c <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800c706:	6178      	str	r0, [r7, #20]
  const IntegerType remainder = BitAnd(x, mask);
 800c708:	69f9      	ldr	r1, [r7, #28]
 800c70a:	6878      	ldr	r0, [r7, #4]
 800c70c:	f000 f841 	bl	800c792 <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800c710:	6138      	str	r0, [r7, #16]
  const IntegerType threshold =
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
 800c712:	2101      	movs	r1, #1
 800c714:	69f8      	ldr	r0, [r7, #28]
 800c716:	f000 f84a 	bl	800c7ae <_ZN8gemmlowp10ShiftRightIlEET_S1_i>
 800c71a:	4604      	mov	r4, r0
 800c71c:	69b9      	ldr	r1, [r7, #24]
 800c71e:	6878      	ldr	r0, [r7, #4]
 800c720:	f000 f854 	bl	800c7cc <_ZN8gemmlowp14MaskIfLessThanIlEET_S1_S1_>
 800c724:	4603      	mov	r3, r0
 800c726:	6979      	ldr	r1, [r7, #20]
 800c728:	4618      	mov	r0, r3
 800c72a:	f000 f832 	bl	800c792 <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800c72e:	4603      	mov	r3, r0
 800c730:	4619      	mov	r1, r3
 800c732:	4620      	mov	r0, r4
 800c734:	f000 f85e 	bl	800c7f4 <_ZN8gemmlowp3AddIlEET_S1_S1_>
 800c738:	60f8      	str	r0, [r7, #12]
  return Add(ShiftRight(x, exponent),
 800c73a:	6839      	ldr	r1, [r7, #0]
 800c73c:	6878      	ldr	r0, [r7, #4]
 800c73e:	f000 f836 	bl	800c7ae <_ZN8gemmlowp10ShiftRightIlEET_S1_i>
 800c742:	4604      	mov	r4, r0
 800c744:	68f9      	ldr	r1, [r7, #12]
 800c746:	6938      	ldr	r0, [r7, #16]
 800c748:	f000 f862 	bl	800c810 <_ZN8gemmlowp17MaskIfGreaterThanIlEET_S1_S1_>
 800c74c:	4603      	mov	r3, r0
 800c74e:	6979      	ldr	r1, [r7, #20]
 800c750:	4618      	mov	r0, r3
 800c752:	f000 f81e 	bl	800c792 <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800c756:	4603      	mov	r3, r0
 800c758:	4619      	mov	r1, r3
 800c75a:	4620      	mov	r0, r4
 800c75c:	f000 f84a 	bl	800c7f4 <_ZN8gemmlowp3AddIlEET_S1_S1_>
 800c760:	4603      	mov	r3, r0
             BitAnd(MaskIfGreaterThan(remainder, threshold), one));
}
 800c762:	4618      	mov	r0, r3
 800c764:	3724      	adds	r7, #36	@ 0x24
 800c766:	46bd      	mov	sp, r7
 800c768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c76a:	bf00      	nop
 800c76c:	0801ec74 	.word	0x0801ec74
 800c770:	0801ec84 	.word	0x0801ec84
 800c774:	0801ecfc 	.word	0x0801ecfc
 800c778:	0801ed44 	.word	0x0801ed44

0800c77c <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>:
tRawType Dup(typename FixedPointRawTypeTraits<tRawType>::ScalarRawType x) {
 800c77c:	b480      	push	{r7}
 800c77e:	b083      	sub	sp, #12
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
  return x;
 800c784:	687b      	ldr	r3, [r7, #4]
}
 800c786:	4618      	mov	r0, r3
 800c788:	370c      	adds	r7, #12
 800c78a:	46bd      	mov	sp, r7
 800c78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c790:	4770      	bx	lr

0800c792 <_ZN8gemmlowp6BitAndIlEET_S1_S1_>:
tIntegerType BitAnd(tIntegerType a, tIntegerType b) {
 800c792:	b480      	push	{r7}
 800c794:	b083      	sub	sp, #12
 800c796:	af00      	add	r7, sp, #0
 800c798:	6078      	str	r0, [r7, #4]
 800c79a:	6039      	str	r1, [r7, #0]
  return a & b;
 800c79c:	687a      	ldr	r2, [r7, #4]
 800c79e:	683b      	ldr	r3, [r7, #0]
 800c7a0:	4013      	ands	r3, r2
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	370c      	adds	r7, #12
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ac:	4770      	bx	lr

0800c7ae <_ZN8gemmlowp10ShiftRightIlEET_S1_i>:
tIntegerType ShiftRight(tIntegerType a, int offset) {
 800c7ae:	b480      	push	{r7}
 800c7b0:	b083      	sub	sp, #12
 800c7b2:	af00      	add	r7, sp, #0
 800c7b4:	6078      	str	r0, [r7, #4]
 800c7b6:	6039      	str	r1, [r7, #0]
  return a >> offset;
 800c7b8:	687a      	ldr	r2, [r7, #4]
 800c7ba:	683b      	ldr	r3, [r7, #0]
 800c7bc:	fa42 f303 	asr.w	r3, r2, r3
}
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	370c      	adds	r7, #12
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ca:	4770      	bx	lr

0800c7cc <_ZN8gemmlowp14MaskIfLessThanIlEET_S1_S1_>:
tIntegerType MaskIfLessThan(tIntegerType a, tIntegerType b) {
 800c7cc:	b580      	push	{r7, lr}
 800c7ce:	b082      	sub	sp, #8
 800c7d0:	af00      	add	r7, sp, #0
 800c7d2:	6078      	str	r0, [r7, #4]
 800c7d4:	6039      	str	r1, [r7, #0]
  return MaskIfNonZero<tIntegerType>(a < b);
 800c7d6:	687a      	ldr	r2, [r7, #4]
 800c7d8:	683b      	ldr	r3, [r7, #0]
 800c7da:	429a      	cmp	r2, r3
 800c7dc:	bfb4      	ite	lt
 800c7de:	2301      	movlt	r3, #1
 800c7e0:	2300      	movge	r3, #0
 800c7e2:	b2db      	uxtb	r3, r3
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	f000 f827 	bl	800c838 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 800c7ea:	4603      	mov	r3, r0
}
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	3708      	adds	r7, #8
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	bd80      	pop	{r7, pc}

0800c7f4 <_ZN8gemmlowp3AddIlEET_S1_S1_>:
tIntegerType Add(tIntegerType a, tIntegerType b) {
 800c7f4:	b480      	push	{r7}
 800c7f6:	b083      	sub	sp, #12
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	6078      	str	r0, [r7, #4]
 800c7fc:	6039      	str	r1, [r7, #0]
  return a + b;
 800c7fe:	687a      	ldr	r2, [r7, #4]
 800c800:	683b      	ldr	r3, [r7, #0]
 800c802:	4413      	add	r3, r2
}
 800c804:	4618      	mov	r0, r3
 800c806:	370c      	adds	r7, #12
 800c808:	46bd      	mov	sp, r7
 800c80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80e:	4770      	bx	lr

0800c810 <_ZN8gemmlowp17MaskIfGreaterThanIlEET_S1_S1_>:
tIntegerType MaskIfGreaterThan(tIntegerType a, tIntegerType b) {
 800c810:	b580      	push	{r7, lr}
 800c812:	b082      	sub	sp, #8
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]
 800c818:	6039      	str	r1, [r7, #0]
  return MaskIfNonZero<tIntegerType>(a > b);
 800c81a:	687a      	ldr	r2, [r7, #4]
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	429a      	cmp	r2, r3
 800c820:	bfcc      	ite	gt
 800c822:	2301      	movgt	r3, #1
 800c824:	2300      	movle	r3, #0
 800c826:	b2db      	uxtb	r3, r3
 800c828:	4618      	mov	r0, r3
 800c82a:	f000 f805 	bl	800c838 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 800c82e:	4603      	mov	r3, r0
}
 800c830:	4618      	mov	r0, r3
 800c832:	3708      	adds	r7, #8
 800c834:	46bd      	mov	sp, r7
 800c836:	bd80      	pop	{r7, pc}

0800c838 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>:
tIntegerType MaskIfNonZero(tIntegerType a) {
 800c838:	b580      	push	{r7, lr}
 800c83a:	b082      	sub	sp, #8
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
  return a ? BitNot(zero) : zero;
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d004      	beq.n	800c850 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_+0x18>
 800c846:	2000      	movs	r0, #0
 800c848:	f000 f807 	bl	800c85a <_ZN8gemmlowp6BitNotIlEET_S1_>
 800c84c:	4603      	mov	r3, r0
 800c84e:	e000      	b.n	800c852 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_+0x1a>
 800c850:	2300      	movs	r3, #0
}
 800c852:	4618      	mov	r0, r3
 800c854:	3708      	adds	r7, #8
 800c856:	46bd      	mov	sp, r7
 800c858:	bd80      	pop	{r7, pc}

0800c85a <_ZN8gemmlowp6BitNotIlEET_S1_>:
tIntegerType BitNot(tIntegerType a) {
 800c85a:	b480      	push	{r7}
 800c85c:	b083      	sub	sp, #12
 800c85e:	af00      	add	r7, sp, #0
 800c860:	6078      	str	r0, [r7, #4]
  return ~a;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	43db      	mvns	r3, r3
}
 800c866:	4618      	mov	r0, r3
 800c868:	370c      	adds	r7, #12
 800c86a:	46bd      	mov	sp, r7
 800c86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c870:	4770      	bx	lr

0800c872 <_ZSt3maxIfERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 800c872:	b480      	push	{r7}
 800c874:	b083      	sub	sp, #12
 800c876:	af00      	add	r7, sp, #0
 800c878:	6078      	str	r0, [r7, #4]
 800c87a:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	ed93 7a00 	vldr	s14, [r3]
 800c882:	683b      	ldr	r3, [r7, #0]
 800c884:	edd3 7a00 	vldr	s15, [r3]
 800c888:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c88c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c890:	d501      	bpl.n	800c896 <_ZSt3maxIfERKT_S2_S2_+0x24>
	return __b;
 800c892:	683b      	ldr	r3, [r7, #0]
 800c894:	e000      	b.n	800c898 <_ZSt3maxIfERKT_S2_S2_+0x26>
      return __a;
 800c896:	687b      	ldr	r3, [r7, #4]
    }
 800c898:	4618      	mov	r0, r3
 800c89a:	370c      	adds	r7, #12
 800c89c:	46bd      	mov	sp, r7
 800c89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a2:	4770      	bx	lr

0800c8a4 <_ZSt3minIfERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 800c8a4:	b480      	push	{r7}
 800c8a6:	b083      	sub	sp, #12
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
 800c8ac:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800c8ae:	683b      	ldr	r3, [r7, #0]
 800c8b0:	ed93 7a00 	vldr	s14, [r3]
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	edd3 7a00 	vldr	s15, [r3]
 800c8ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8c2:	d501      	bpl.n	800c8c8 <_ZSt3minIfERKT_S2_S2_+0x24>
	return __b;
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	e000      	b.n	800c8ca <_ZSt3minIfERKT_S2_S2_+0x26>
      return __a;
 800c8c8:	687b      	ldr	r3, [r7, #4]
    }
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	370c      	adds	r7, #12
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d4:	4770      	bx	lr

0800c8d6 <_ZSt5roundf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 800c8d6:	b480      	push	{r7}
 800c8d8:	b083      	sub	sp, #12
 800c8da:	af00      	add	r7, sp, #0
 800c8dc:	ed87 0a01 	vstr	s0, [r7, #4]
 800c8e0:	edd7 7a01 	vldr	s15, [r7, #4]
 800c8e4:	fef8 7a67 	vrinta.f32	s15, s15
 800c8e8:	eeb0 0a67 	vmov.f32	s0, s15
 800c8ec:	370c      	adds	r7, #12
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f4:	4770      	bx	lr

0800c8f6 <_ZNSt14numeric_limitsIiE3maxEv>:
      max() _GLIBCXX_USE_NOEXCEPT { return __INT_MAX__; }
 800c8f6:	b480      	push	{r7}
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800c8fe:	4618      	mov	r0, r3
 800c900:	46bd      	mov	sp, r7
 800c902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c906:	4770      	bx	lr

0800c908 <_ZN6tflite18QuantizeMultiplierEdPlPi>:
constexpr uint32_t kFractionRoundingMask = 0x003fffff;
constexpr uint32_t kFractionRoundingThreshold = 0x00200000;
}  // namespace

void QuantizeMultiplier(double double_multiplier, int32_t* quantized_multiplier,
                        int* shift) {
 800c908:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c90c:	b088      	sub	sp, #32
 800c90e:	af00      	add	r7, sp, #0
 800c910:	ed87 0b02 	vstr	d0, [r7, #8]
 800c914:	6078      	str	r0, [r7, #4]
 800c916:	6039      	str	r1, [r7, #0]
#if TFLITE_SINGLE_ROUNDING
  // Single-rounding MultiplyByQuantizedMultiplier only supports positive
  // multipliers.
  // TFLITE_DCHECK(double_multiplier >= 0);
#endif
  if (double_multiplier == 0.) {
 800c918:	f04f 0200 	mov.w	r2, #0
 800c91c:	f04f 0300 	mov.w	r3, #0
 800c920:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c924:	f7f4 f900 	bl	8000b28 <__aeabi_dcmpeq>
 800c928:	4603      	mov	r3, r0
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d006      	beq.n	800c93c <_ZN6tflite18QuantizeMultiplierEdPlPi+0x34>
    *quantized_multiplier = 0;
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	2200      	movs	r2, #0
 800c932:	601a      	str	r2, [r3, #0]
    *shift = 0;
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	2200      	movs	r2, #0
 800c938:	601a      	str	r2, [r3, #0]
    return;
 800c93a:	e068      	b.n	800ca0e <_ZN6tflite18QuantizeMultiplierEdPlPi+0x106>
  // example on microcontrollers) then use an alternative implementation
  // that only requires integer and bitwise operations. To enable this, you
  // need to set the define during the build process for your platform.
  int64_t q_fixed = IntegerFrExp(double_multiplier, shift);
#else   // TFLITE_EMULATE_FLOAT
  const double q = std::frexp(double_multiplier, shift);
 800c93c:	6838      	ldr	r0, [r7, #0]
 800c93e:	ed97 0b02 	vldr	d0, [r7, #8]
 800c942:	f00f fa35 	bl	801bdb0 <frexp>
 800c946:	ed87 0b04 	vstr	d0, [r7, #16]
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1LL << 31)));
 800c94a:	f04f 0200 	mov.w	r2, #0
 800c94e:	4b32      	ldr	r3, [pc, #200]	@ (800ca18 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x110>)
 800c950:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c954:	f7f3 fe80 	bl	8000658 <__aeabi_dmul>
 800c958:	4602      	mov	r2, r0
 800c95a:	460b      	mov	r3, r1
 800c95c:	ec43 2b17 	vmov	d7, r2, r3
 800c960:	eeb0 0a47 	vmov.f32	s0, s14
 800c964:	eef0 0a67 	vmov.f32	s1, s15
 800c968:	f000 f85a 	bl	800ca20 <_ZN6tflite11TfLiteRoundIdEET_S1_>
 800c96c:	ec53 2b10 	vmov	r2, r3, d0
 800c970:	4610      	mov	r0, r2
 800c972:	4619      	mov	r1, r3
 800c974:	f7f4 f9e2 	bl	8000d3c <__aeabi_d2lz>
 800c978:	4602      	mov	r2, r0
 800c97a:	460b      	mov	r3, r1
 800c97c:	e9c7 2306 	strd	r2, r3, [r7, #24]
#endif  // TFLITE_EMULATE_FLOAT
  TFLITE_CHECK(q_fixed <= (1LL << 31));
 800c980:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c984:	4925      	ldr	r1, [pc, #148]	@ (800ca1c <_ZN6tflite18QuantizeMultiplierEdPlPi+0x114>)
 800c986:	428a      	cmp	r2, r1
 800c988:	f173 0300 	sbcs.w	r3, r3, #0
 800c98c:	db01      	blt.n	800c992 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x8a>
 800c98e:	f00f fa89 	bl	801bea4 <abort>
  if (q_fixed == (1LL << 31)) {
 800c992:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c996:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 800c99a:	430b      	orrs	r3, r1
 800c99c:	d118      	bne.n	800c9d0 <_ZN6tflite18QuantizeMultiplierEdPlPi+0xc8>
    q_fixed /= 2;
 800c99e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	da05      	bge.n	800c9b2 <_ZN6tflite18QuantizeMultiplierEdPlPi+0xaa>
 800c9a6:	f112 0801 	adds.w	r8, r2, #1
 800c9aa:	f143 0900 	adc.w	r9, r3, #0
 800c9ae:	4642      	mov	r2, r8
 800c9b0:	464b      	mov	r3, r9
 800c9b2:	f04f 0000 	mov.w	r0, #0
 800c9b6:	f04f 0100 	mov.w	r1, #0
 800c9ba:	0850      	lsrs	r0, r2, #1
 800c9bc:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
 800c9c0:	1059      	asrs	r1, r3, #1
 800c9c2:	e9c7 0106 	strd	r0, r1, [r7, #24]
    ++*shift;
 800c9c6:	683b      	ldr	r3, [r7, #0]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	1c5a      	adds	r2, r3, #1
 800c9cc:	683b      	ldr	r3, [r7, #0]
 800c9ce:	601a      	str	r2, [r3, #0]
  }
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
 800c9d0:	f7ff fd22 	bl	800c418 <_ZNSt14numeric_limitsIlE3maxEv>
 800c9d4:	4603      	mov	r3, r0
 800c9d6:	17da      	asrs	r2, r3, #31
 800c9d8:	461c      	mov	r4, r3
 800c9da:	4615      	mov	r5, r2
 800c9dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c9e0:	4294      	cmp	r4, r2
 800c9e2:	eb75 0303 	sbcs.w	r3, r5, r3
 800c9e6:	da01      	bge.n	800c9ec <_ZN6tflite18QuantizeMultiplierEdPlPi+0xe4>
 800c9e8:	f00f fa5c 	bl	801bea4 <abort>
  // that we're effectively flushing tiny double_multiplier's to zero.
  // We could conceivably handle values in the range (roughly) [32, 63]
  // as 'denormals' i.e. (shift==0, q_fixed < 2^30). In that point of view
  // the present handling is just doing 'flush denormals to zero'. We could
  // reconsider and actually generate nonzero denormals if a need arises.
  if (*shift < -31) {
 800c9ec:	683b      	ldr	r3, [r7, #0]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	f113 0f1f 	cmn.w	r3, #31
 800c9f4:	da08      	bge.n	800ca08 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x100>
    *shift = 0;
 800c9f6:	683b      	ldr	r3, [r7, #0]
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	601a      	str	r2, [r3, #0]
    q_fixed = 0;
 800c9fc:	f04f 0200 	mov.w	r2, #0
 800ca00:	f04f 0300 	mov.w	r3, #0
 800ca04:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (*shift > 30) {
    *shift = 30;
    q_fixed = (1LL << 31) - 1;
  }
#endif
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
 800ca08:	69ba      	ldr	r2, [r7, #24]
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	601a      	str	r2, [r3, #0]
}
 800ca0e:	3720      	adds	r7, #32
 800ca10:	46bd      	mov	sp, r7
 800ca12:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800ca16:	bf00      	nop
 800ca18:	41e00000 	.word	0x41e00000
 800ca1c:	80000001 	.word	0x80000001

0800ca20 <_ZN6tflite11TfLiteRoundIdEET_S1_>:
  template <class T>                                  \
  inline T tf_name(const T x) {                       \
    return TF_LITE_GLOBAL_STD_PREFIX::std_name(x);    \
  }

DECLARE_STD_GLOBAL_SWITCH1(TfLiteRound, round)
 800ca20:	b580      	push	{r7, lr}
 800ca22:	b082      	sub	sp, #8
 800ca24:	af00      	add	r7, sp, #0
 800ca26:	ed87 0b00 	vstr	d0, [r7]
 800ca2a:	ed97 0b00 	vldr	d0, [r7]
 800ca2e:	f00f f9f3 	bl	801be18 <round>
 800ca32:	eeb0 7a40 	vmov.f32	s14, s0
 800ca36:	eef0 7a60 	vmov.f32	s15, s1
 800ca3a:	eeb0 0a47 	vmov.f32	s0, s14
 800ca3e:	eef0 0a67 	vmov.f32	s1, s15
 800ca42:	3708      	adds	r7, #8
 800ca44:	46bd      	mov	sp, r7
 800ca46:	bd80      	pop	{r7, pc}

0800ca48 <_ZN6tflite11TfLiteRoundIfEET_S1_>:
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b082      	sub	sp, #8
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	ed87 0a01 	vstr	s0, [r7, #4]
 800ca52:	ed97 0a01 	vldr	s0, [r7, #4]
 800ca56:	f7ff ff3e 	bl	800c8d6 <_ZSt5roundf>
 800ca5a:	eef0 7a40 	vmov.f32	s15, s0
 800ca5e:	eeb0 0a67 	vmov.f32	s0, s15
 800ca62:	3708      	adds	r7, #8
 800ca64:	46bd      	mov	sp, r7
 800ca66:	bd80      	pop	{r7, pc}

0800ca68 <_ZN6tflite12RuntimeShapeC1Ev>:
  // RuntimeShape in TFLM supports up to 6 dimensions.
  // The name kMaxSmallSize comes from the same file of the upstream
  // tensorflow lite repo and need to be kept the same for max reuse.
  static constexpr int kMaxSmallSize = 6;

  RuntimeShape() : size_(0) {}
 800ca68:	b480      	push	{r7}
 800ca6a:	b083      	sub	sp, #12
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	6078      	str	r0, [r7, #4]
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2200      	movs	r2, #0
 800ca74:	601a      	str	r2, [r3, #0]
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	4618      	mov	r0, r3
 800ca7a:	370c      	adds	r7, #12
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca82:	4770      	bx	lr

0800ca84 <_ZN6tflite12RuntimeShapeC1EiPKl>:
    for (int i = 0; i < shape_size; ++i) {
      SetDim(i, value);
    }
  }

  RuntimeShape(int dimensions_count, const int32_t* dims_data)
 800ca84:	b580      	push	{r7, lr}
 800ca86:	b084      	sub	sp, #16
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	60f8      	str	r0, [r7, #12]
 800ca8c:	60b9      	str	r1, [r7, #8]
 800ca8e:	607a      	str	r2, [r7, #4]
      : size_(dimensions_count) {
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	68ba      	ldr	r2, [r7, #8]
 800ca94:	601a      	str	r2, [r3, #0]
    // check of dimensions_count handled by ReplaceWith()
    ReplaceWith(dimensions_count, dims_data);
 800ca96:	687a      	ldr	r2, [r7, #4]
 800ca98:	68b9      	ldr	r1, [r7, #8]
 800ca9a:	68f8      	ldr	r0, [r7, #12]
 800ca9c:	f000 f811 	bl	800cac2 <_ZN6tflite12RuntimeShape11ReplaceWithEiPKl>
  }
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	4618      	mov	r0, r3
 800caa4:	3710      	adds	r7, #16
 800caa6:	46bd      	mov	sp, r7
 800caa8:	bd80      	pop	{r7, pc}

0800caaa <_ZN6tflite12RuntimeShape8DimsDataEv>:
  static RuntimeShape ExtendedShape(int new_shape_size,
                                    const RuntimeShape& shape) {
    TFLITE_DCHECK_LE(new_shape_size, kMaxSmallSize);
    return RuntimeShape(new_shape_size, shape, 1);
  }
  int32_t* DimsData() { return dims_; }
 800caaa:	b480      	push	{r7}
 800caac:	b083      	sub	sp, #12
 800caae:	af00      	add	r7, sp, #0
 800cab0:	6078      	str	r0, [r7, #4]
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	3304      	adds	r3, #4
 800cab6:	4618      	mov	r0, r3
 800cab8:	370c      	adds	r7, #12
 800caba:	46bd      	mov	sp, r7
 800cabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac0:	4770      	bx	lr

0800cac2 <_ZN6tflite12RuntimeShape11ReplaceWithEiPKl>:
  const int32_t* DimsData() const { return dims_; }
  const int32_t* DimsDataUpTo5D() const { return dims_; }

  void ReplaceWith(int dimensions_count, const int32_t* dims_data) {
 800cac2:	b580      	push	{r7, lr}
 800cac4:	b086      	sub	sp, #24
 800cac6:	af00      	add	r7, sp, #0
 800cac8:	60f8      	str	r0, [r7, #12]
 800caca:	60b9      	str	r1, [r7, #8]
 800cacc:	607a      	str	r2, [r7, #4]
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 800cace:	68bb      	ldr	r3, [r7, #8]
 800cad0:	2b06      	cmp	r3, #6
 800cad2:	dd01      	ble.n	800cad8 <_ZN6tflite12RuntimeShape11ReplaceWithEiPKl+0x16>
 800cad4:	f00f f9e6 	bl	801bea4 <abort>
    size_ = dimensions_count;
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	68ba      	ldr	r2, [r7, #8]
 800cadc:	601a      	str	r2, [r3, #0]
    int32_t* dst_dims = DimsData();
 800cade:	68f8      	ldr	r0, [r7, #12]
 800cae0:	f7ff ffe3 	bl	800caaa <_ZN6tflite12RuntimeShape8DimsDataEv>
 800cae4:	6178      	str	r0, [r7, #20]
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	009b      	lsls	r3, r3, #2
 800caea:	461a      	mov	r2, r3
 800caec:	6879      	ldr	r1, [r7, #4]
 800caee:	6978      	ldr	r0, [r7, #20]
 800caf0:	f00f fed1 	bl	801c896 <memcpy>
  }
 800caf4:	bf00      	nop
 800caf6:	3718      	adds	r7, #24
 800caf8:	46bd      	mov	sp, r7
 800cafa:	bd80      	pop	{r7, pc}

0800cafc <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>:

#include <vector>

namespace tflite {

RuntimeShape GetTensorShape(const TfLiteTensor* tensor) {
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b086      	sub	sp, #24
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
 800cb04:	6039      	str	r1, [r7, #0]
  if (tensor == nullptr) {
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d103      	bne.n	800cb14 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor+0x18>
    return RuntimeShape();
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	f7ff ffab 	bl	800ca68 <_ZN6tflite12RuntimeShapeC1Ev>
 800cb12:	e00d      	b.n	800cb30 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor+0x34>
  }

  TfLiteIntArray* dims = tensor->dims;
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	689b      	ldr	r3, [r3, #8]
 800cb18:	617b      	str	r3, [r7, #20]
  const int dims_size = dims->size;
 800cb1a:	697b      	ldr	r3, [r7, #20]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	613b      	str	r3, [r7, #16]
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
 800cb20:	697b      	ldr	r3, [r7, #20]
 800cb22:	3304      	adds	r3, #4
 800cb24:	60fb      	str	r3, [r7, #12]
  return RuntimeShape(dims_size, dims_data);
 800cb26:	68fa      	ldr	r2, [r7, #12]
 800cb28:	6939      	ldr	r1, [r7, #16]
 800cb2a:	6878      	ldr	r0, [r7, #4]
 800cb2c:	f7ff ffaa 	bl	800ca84 <_ZN6tflite12RuntimeShapeC1EiPKl>
}
 800cb30:	6878      	ldr	r0, [r7, #4]
 800cb32:	3718      	adds	r7, #24
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}

0800cb38 <_ZSt3minIaERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 800cb38:	b480      	push	{r7}
 800cb3a:	b083      	sub	sp, #12
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	6078      	str	r0, [r7, #4]
 800cb40:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800cb42:	683b      	ldr	r3, [r7, #0]
 800cb44:	f993 2000 	ldrsb.w	r2, [r3]
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f993 3000 	ldrsb.w	r3, [r3]
 800cb4e:	429a      	cmp	r2, r3
 800cb50:	da01      	bge.n	800cb56 <_ZSt3minIaERKT_S2_S2_+0x1e>
	return __b;
 800cb52:	683b      	ldr	r3, [r7, #0]
 800cb54:	e000      	b.n	800cb58 <_ZSt3minIaERKT_S2_S2_+0x20>
      return __a;
 800cb56:	687b      	ldr	r3, [r7, #4]
    }
 800cb58:	4618      	mov	r0, r3
 800cb5a:	370c      	adds	r7, #12
 800cb5c:	46bd      	mov	sp, r7
 800cb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb62:	4770      	bx	lr

0800cb64 <_ZSt3maxIaERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 800cb64:	b480      	push	{r7}
 800cb66:	b083      	sub	sp, #12
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
 800cb6c:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	f993 2000 	ldrsb.w	r2, [r3]
 800cb74:	683b      	ldr	r3, [r7, #0]
 800cb76:	f993 3000 	ldrsb.w	r3, [r3]
 800cb7a:	429a      	cmp	r2, r3
 800cb7c:	da01      	bge.n	800cb82 <_ZSt3maxIaERKT_S2_S2_+0x1e>
	return __b;
 800cb7e:	683b      	ldr	r3, [r7, #0]
 800cb80:	e000      	b.n	800cb84 <_ZSt3maxIaERKT_S2_S2_+0x20>
      return __a;
 800cb82:	687b      	ldr	r3, [r7, #4]
    }
 800cb84:	4618      	mov	r0, r3
 800cb86:	370c      	adds	r7, #12
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb8e:	4770      	bx	lr

0800cb90 <_ZN6tflite12RuntimeShapeD1Ev>:
  ~RuntimeShape() {}
 800cb90:	b480      	push	{r7}
 800cb92:	b083      	sub	sp, #12
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	370c      	adds	r7, #12
 800cb9e:	46bd      	mov	sp, r7
 800cba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba4:	4770      	bx	lr

0800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>:
  int32_t DimensionsCount() const { return size_; }
 800cba6:	b480      	push	{r7}
 800cba8:	b083      	sub	sp, #12
 800cbaa:	af00      	add	r7, sp, #0
 800cbac:	6078      	str	r0, [r7, #4]
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	370c      	adds	r7, #12
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbbc:	4770      	bx	lr

0800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>:
  int32_t Dims(int i) const {
 800cbbe:	b580      	push	{r7, lr}
 800cbc0:	b082      	sub	sp, #8
 800cbc2:	af00      	add	r7, sp, #0
 800cbc4:	6078      	str	r0, [r7, #4]
 800cbc6:	6039      	str	r1, [r7, #0]
    TFLITE_DCHECK_GE(i, 0);
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	da01      	bge.n	800cbd2 <_ZNK6tflite12RuntimeShape4DimsEi+0x14>
 800cbce:	f00f f969 	bl	801bea4 <abort>
    TFLITE_DCHECK_LT(i, size_);
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	683a      	ldr	r2, [r7, #0]
 800cbd8:	429a      	cmp	r2, r3
 800cbda:	db01      	blt.n	800cbe0 <_ZNK6tflite12RuntimeShape4DimsEi+0x22>
 800cbdc:	f00f f962 	bl	801bea4 <abort>
    return dims_[i];
 800cbe0:	687a      	ldr	r2, [r7, #4]
 800cbe2:	683b      	ldr	r3, [r7, #0]
 800cbe4:	009b      	lsls	r3, r3, #2
 800cbe6:	4413      	add	r3, r2
 800cbe8:	685b      	ldr	r3, [r3, #4]
  }
 800cbea:	4618      	mov	r0, r3
 800cbec:	3708      	adds	r7, #8
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	bd80      	pop	{r7, pc}

0800cbf2 <_ZN6tflite12RuntimeShape6SetDimEil>:
  void SetDim(int i, int32_t val) {
 800cbf2:	b580      	push	{r7, lr}
 800cbf4:	b084      	sub	sp, #16
 800cbf6:	af00      	add	r7, sp, #0
 800cbf8:	60f8      	str	r0, [r7, #12]
 800cbfa:	60b9      	str	r1, [r7, #8]
 800cbfc:	607a      	str	r2, [r7, #4]
    TFLITE_DCHECK_GE(i, 0);
 800cbfe:	68bb      	ldr	r3, [r7, #8]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	da01      	bge.n	800cc08 <_ZN6tflite12RuntimeShape6SetDimEil+0x16>
 800cc04:	f00f f94e 	bl	801bea4 <abort>
    TFLITE_DCHECK_LT(i, size_);
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	68ba      	ldr	r2, [r7, #8]
 800cc0e:	429a      	cmp	r2, r3
 800cc10:	db01      	blt.n	800cc16 <_ZN6tflite12RuntimeShape6SetDimEil+0x24>
 800cc12:	f00f f947 	bl	801bea4 <abort>
    dims_[i] = val;
 800cc16:	68fa      	ldr	r2, [r7, #12]
 800cc18:	68bb      	ldr	r3, [r7, #8]
 800cc1a:	009b      	lsls	r3, r3, #2
 800cc1c:	4413      	add	r3, r2
 800cc1e:	687a      	ldr	r2, [r7, #4]
 800cc20:	605a      	str	r2, [r3, #4]
  }
 800cc22:	bf00      	nop
 800cc24:	3710      	adds	r7, #16
 800cc26:	46bd      	mov	sp, r7
 800cc28:	bd80      	pop	{r7, pc}

0800cc2a <_ZN6tflite12RuntimeShape13ExtendedShapeEiRKS0_>:
  static RuntimeShape ExtendedShape(int new_shape_size,
 800cc2a:	b580      	push	{r7, lr}
 800cc2c:	b084      	sub	sp, #16
 800cc2e:	af00      	add	r7, sp, #0
 800cc30:	60f8      	str	r0, [r7, #12]
 800cc32:	60b9      	str	r1, [r7, #8]
 800cc34:	607a      	str	r2, [r7, #4]
    TFLITE_DCHECK_LE(new_shape_size, kMaxSmallSize);
 800cc36:	68bb      	ldr	r3, [r7, #8]
 800cc38:	2b06      	cmp	r3, #6
 800cc3a:	dd01      	ble.n	800cc40 <_ZN6tflite12RuntimeShape13ExtendedShapeEiRKS0_+0x16>
 800cc3c:	f00f f932 	bl	801bea4 <abort>
    return RuntimeShape(new_shape_size, shape, 1);
 800cc40:	2301      	movs	r3, #1
 800cc42:	687a      	ldr	r2, [r7, #4]
 800cc44:	68b9      	ldr	r1, [r7, #8]
 800cc46:	68f8      	ldr	r0, [r7, #12]
 800cc48:	f000 f810 	bl	800cc6c <_ZN6tflite12RuntimeShapeC1EiRKS0_i>
  }
 800cc4c:	68f8      	ldr	r0, [r7, #12]
 800cc4e:	3710      	adds	r7, #16
 800cc50:	46bd      	mov	sp, r7
 800cc52:	bd80      	pop	{r7, pc}

0800cc54 <_ZNK6tflite12RuntimeShape8DimsDataEv>:
  const int32_t* DimsData() const { return dims_; }
 800cc54:	b480      	push	{r7}
 800cc56:	b083      	sub	sp, #12
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	3304      	adds	r3, #4
 800cc60:	4618      	mov	r0, r3
 800cc62:	370c      	adds	r7, #12
 800cc64:	46bd      	mov	sp, r7
 800cc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6a:	4770      	bx	lr

0800cc6c <_ZN6tflite12RuntimeShapeC1EiRKS0_i>:

 private:
  // For use only by ExtendedShape(), written to guarantee (return-value) copy
  // elision in C++17.
  // This creates a shape padded to the desired size with the specified value.
  RuntimeShape(int new_shape_size, const RuntimeShape& shape, int pad_value)
 800cc6c:	b5b0      	push	{r4, r5, r7, lr}
 800cc6e:	b086      	sub	sp, #24
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	60f8      	str	r0, [r7, #12]
 800cc74:	60b9      	str	r1, [r7, #8]
 800cc76:	607a      	str	r2, [r7, #4]
 800cc78:	603b      	str	r3, [r7, #0]
      : size_(new_shape_size) {
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	68ba      	ldr	r2, [r7, #8]
 800cc7e:	601a      	str	r2, [r3, #0]
    // If the following check fails, it is likely because a 4D-only kernel is
    // being used with an array of larger dimension count.
    TFLITE_CHECK_GE(new_shape_size, shape.DimensionsCount());
 800cc80:	6878      	ldr	r0, [r7, #4]
 800cc82:	f7ff ff90 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 800cc86:	4602      	mov	r2, r0
 800cc88:	68bb      	ldr	r3, [r7, #8]
 800cc8a:	4293      	cmp	r3, r2
 800cc8c:	da01      	bge.n	800cc92 <_ZN6tflite12RuntimeShapeC1EiRKS0_i+0x26>
 800cc8e:	f00f f909 	bl	801bea4 <abort>
    const int size_increase = new_shape_size - shape.DimensionsCount();
 800cc92:	6878      	ldr	r0, [r7, #4]
 800cc94:	f7ff ff87 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 800cc98:	4602      	mov	r2, r0
 800cc9a:	68bb      	ldr	r3, [r7, #8]
 800cc9c:	1a9b      	subs	r3, r3, r2
 800cc9e:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < size_increase; ++i) {
 800cca0:	2300      	movs	r3, #0
 800cca2:	617b      	str	r3, [r7, #20]
 800cca4:	e007      	b.n	800ccb6 <_ZN6tflite12RuntimeShapeC1EiRKS0_i+0x4a>
      SetDim(i, pad_value);
 800cca6:	683a      	ldr	r2, [r7, #0]
 800cca8:	6979      	ldr	r1, [r7, #20]
 800ccaa:	68f8      	ldr	r0, [r7, #12]
 800ccac:	f7ff ffa1 	bl	800cbf2 <_ZN6tflite12RuntimeShape6SetDimEil>
    for (int i = 0; i < size_increase; ++i) {
 800ccb0:	697b      	ldr	r3, [r7, #20]
 800ccb2:	3301      	adds	r3, #1
 800ccb4:	617b      	str	r3, [r7, #20]
 800ccb6:	697a      	ldr	r2, [r7, #20]
 800ccb8:	693b      	ldr	r3, [r7, #16]
 800ccba:	429a      	cmp	r2, r3
 800ccbc:	dbf3      	blt.n	800cca6 <_ZN6tflite12RuntimeShapeC1EiRKS0_i+0x3a>
    }
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 800ccbe:	68f8      	ldr	r0, [r7, #12]
 800ccc0:	f7ff fef3 	bl	800caaa <_ZN6tflite12RuntimeShape8DimsDataEv>
 800ccc4:	4602      	mov	r2, r0
 800ccc6:	693b      	ldr	r3, [r7, #16]
 800ccc8:	009b      	lsls	r3, r3, #2
 800ccca:	18d4      	adds	r4, r2, r3
 800cccc:	6878      	ldr	r0, [r7, #4]
 800ccce:	f7ff ffc1 	bl	800cc54 <_ZNK6tflite12RuntimeShape8DimsDataEv>
 800ccd2:	4605      	mov	r5, r0
                sizeof(int32_t) * shape.DimensionsCount());
 800ccd4:	6878      	ldr	r0, [r7, #4]
 800ccd6:	f7ff ff66 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 800ccda:	4603      	mov	r3, r0
 800ccdc:	009b      	lsls	r3, r3, #2
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 800ccde:	461a      	mov	r2, r3
 800cce0:	4629      	mov	r1, r5
 800cce2:	4620      	mov	r0, r4
 800cce4:	f00f fdd7 	bl	801c896 <memcpy>
  }
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	4618      	mov	r0, r3
 800ccec:	3718      	adds	r7, #24
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	bdb0      	pop	{r4, r5, r7, pc}

0800ccf2 <_ZSt3absd>:
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 800ccf2:	b480      	push	{r7}
 800ccf4:	b083      	sub	sp, #12
 800ccf6:	af00      	add	r7, sp, #0
 800ccf8:	ed87 0b00 	vstr	d0, [r7]
 800ccfc:	683a      	ldr	r2, [r7, #0]
 800ccfe:	6879      	ldr	r1, [r7, #4]
 800cd00:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800cd04:	ec43 2b17 	vmov	d7, r2, r3
 800cd08:	eeb0 0a47 	vmov.f32	s0, s14
 800cd0c:	eef0 0a67 	vmov.f32	s1, s15
 800cd10:	370c      	adds	r7, #12
 800cd12:	46bd      	mov	sp, r7
 800cd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd18:	4770      	bx	lr
	...

0800cd1c <_ZNSt14numeric_limitsIsE3minEv>:
      min() _GLIBCXX_USE_NOEXCEPT { return -__SHRT_MAX__ - 1; }
 800cd1c:	b480      	push	{r7}
 800cd1e:	af00      	add	r7, sp, #0
 800cd20:	4b02      	ldr	r3, [pc, #8]	@ (800cd2c <_ZNSt14numeric_limitsIsE3minEv+0x10>)
 800cd22:	4618      	mov	r0, r3
 800cd24:	46bd      	mov	sp, r7
 800cd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2a:	4770      	bx	lr
 800cd2c:	ffff8000 	.word	0xffff8000

0800cd30 <_ZNSt14numeric_limitsIsE3maxEv>:
      max() _GLIBCXX_USE_NOEXCEPT { return __SHRT_MAX__; }
 800cd30:	b480      	push	{r7}
 800cd32:	af00      	add	r7, sp, #0
 800cd34:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800cd38:	4618      	mov	r0, r3
 800cd3a:	46bd      	mov	sp, r7
 800cd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd40:	4770      	bx	lr

0800cd42 <_ZSt3maxIlERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 800cd42:	b480      	push	{r7}
 800cd44:	b083      	sub	sp, #12
 800cd46:	af00      	add	r7, sp, #0
 800cd48:	6078      	str	r0, [r7, #4]
 800cd4a:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681a      	ldr	r2, [r3, #0]
 800cd50:	683b      	ldr	r3, [r7, #0]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	429a      	cmp	r2, r3
 800cd56:	da01      	bge.n	800cd5c <_ZSt3maxIlERKT_S2_S2_+0x1a>
	return __b;
 800cd58:	683b      	ldr	r3, [r7, #0]
 800cd5a:	e000      	b.n	800cd5e <_ZSt3maxIlERKT_S2_S2_+0x1c>
      return __a;
 800cd5c:	687b      	ldr	r3, [r7, #4]
    }
 800cd5e:	4618      	mov	r0, r3
 800cd60:	370c      	adds	r7, #12
 800cd62:	46bd      	mov	sp, r7
 800cd64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd68:	4770      	bx	lr

0800cd6a <_ZSt3minIlERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 800cd6a:	b480      	push	{r7}
 800cd6c:	b083      	sub	sp, #12
 800cd6e:	af00      	add	r7, sp, #0
 800cd70:	6078      	str	r0, [r7, #4]
 800cd72:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	681a      	ldr	r2, [r3, #0]
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	da01      	bge.n	800cd84 <_ZSt3minIlERKT_S2_S2_+0x1a>
	return __b;
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	e000      	b.n	800cd86 <_ZSt3minIlERKT_S2_S2_+0x1c>
      return __a;
 800cd84:	687b      	ldr	r3, [r7, #4]
    }
 800cd86:	4618      	mov	r0, r3
 800cd88:	370c      	adds	r7, #12
 800cd8a:	46bd      	mov	sp, r7
 800cd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd90:	4770      	bx	lr

0800cd92 <_ZNSt14numeric_limitsIaE3minEv>:
      min() _GLIBCXX_USE_NOEXCEPT { return -__SCHAR_MAX__ - 1; }
 800cd92:	b480      	push	{r7}
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda2:	4770      	bx	lr

0800cda4 <_ZNSt14numeric_limitsIaE3maxEv>:
      max() _GLIBCXX_USE_NOEXCEPT { return __SCHAR_MAX__; }
 800cda4:	b480      	push	{r7}
 800cda6:	af00      	add	r7, sp, #0
 800cda8:	237f      	movs	r3, #127	@ 0x7f
 800cdaa:	4618      	mov	r0, r3
 800cdac:	46bd      	mov	sp, r7
 800cdae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb2:	4770      	bx	lr

0800cdb4 <_ZNSt14numeric_limitsIhE3minEv>:
      min() _GLIBCXX_USE_NOEXCEPT { return 0; }
 800cdb4:	b480      	push	{r7}
 800cdb6:	af00      	add	r7, sp, #0
 800cdb8:	2300      	movs	r3, #0
 800cdba:	4618      	mov	r0, r3
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc2:	4770      	bx	lr

0800cdc4 <_ZNSt14numeric_limitsIhE3maxEv>:
      max() _GLIBCXX_USE_NOEXCEPT { return __SCHAR_MAX__ * 2U + 1; }
 800cdc4:	b480      	push	{r7}
 800cdc6:	af00      	add	r7, sp, #0
 800cdc8:	23ff      	movs	r3, #255	@ 0xff
 800cdca:	4618      	mov	r0, r3
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd2:	4770      	bx	lr

0800cdd4 <_ZN6tflite13NumDimensionsEPK12TfLiteTensor>:
TfLiteStatus GetIntermediatesSafe(const TfLiteContext* context,
                                  const TfLiteNode* node, int index,
                                  TfLiteTensor** tensor);
#endif  // TF_LITE_STATIC_MEMORY

inline int NumDimensions(const TfLiteTensor* t) { return t->dims->size; }
 800cdd4:	b480      	push	{r7}
 800cdd6:	b083      	sub	sp, #12
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	689b      	ldr	r3, [r3, #8]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	4618      	mov	r0, r3
 800cde4:	370c      	adds	r7, #12
 800cde6:	46bd      	mov	sp, r7
 800cde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdec:	4770      	bx	lr

0800cdee <_ZN6tflite15SizeOfDimensionEPK12TfLiteTensori>:
inline int SizeOfDimension(const TfLiteTensor* t, int dim) {
 800cdee:	b480      	push	{r7}
 800cdf0:	b083      	sub	sp, #12
 800cdf2:	af00      	add	r7, sp, #0
 800cdf4:	6078      	str	r0, [r7, #4]
 800cdf6:	6039      	str	r1, [r7, #0]
  return t->dims->data[dim];
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	689a      	ldr	r2, [r3, #8]
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	009b      	lsls	r3, r3, #2
 800ce00:	4413      	add	r3, r2
 800ce02:	685b      	ldr	r3, [r3, #4]
}
 800ce04:	4618      	mov	r0, r3
 800ce06:	370c      	adds	r7, #12
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0e:	4770      	bx	lr

0800ce10 <_ZSt3minIiERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 800ce10:	b480      	push	{r7}
 800ce12:	b083      	sub	sp, #12
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	6078      	str	r0, [r7, #4]
 800ce18:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800ce1a:	683b      	ldr	r3, [r7, #0]
 800ce1c:	681a      	ldr	r2, [r3, #0]
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	429a      	cmp	r2, r3
 800ce24:	da01      	bge.n	800ce2a <_ZSt3minIiERKT_S2_S2_+0x1a>
	return __b;
 800ce26:	683b      	ldr	r3, [r7, #0]
 800ce28:	e000      	b.n	800ce2c <_ZSt3minIiERKT_S2_S2_+0x1c>
      return __a;
 800ce2a:	687b      	ldr	r3, [r7, #4]
    }
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	370c      	adds	r7, #12
 800ce30:	46bd      	mov	sp, r7
 800ce32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce36:	4770      	bx	lr

0800ce38 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i>:
    TfLiteContext* context, const TfLiteTensor* input,
    const TfLiteTensor* filter, const TfLiteTensor* bias, TfLiteTensor* output,
    const TfLiteFusedActivation& activation, int32_t* multiplier, int* shift,
    int32_t* output_activation_min, int32_t* output_activation_max,
    int32_t* per_channel_multiplier, int32_t* per_channel_shift,
    int num_channels) {
 800ce38:	b5b0      	push	{r4, r5, r7, lr}
 800ce3a:	b09a      	sub	sp, #104	@ 0x68
 800ce3c:	af04      	add	r7, sp, #16
 800ce3e:	60f8      	str	r0, [r7, #12]
 800ce40:	60b9      	str	r1, [r7, #8]
 800ce42:	607a      	str	r2, [r7, #4]
 800ce44:	603b      	str	r3, [r7, #0]
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
 800ce46:	68bb      	ldr	r3, [r7, #8]
 800ce48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce4a:	2b01      	cmp	r3, #1
 800ce4c:	d011      	beq.n	800ce72 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x3a>
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	695c      	ldr	r4, [r3, #20]
 800ce52:	68bb      	ldr	r3, [r7, #8]
 800ce54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce56:	2201      	movs	r2, #1
 800ce58:	9203      	str	r2, [sp, #12]
 800ce5a:	9302      	str	r3, [sp, #8]
 800ce5c:	4b94      	ldr	r3, [pc, #592]	@ (800d0b0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x278>)
 800ce5e:	9301      	str	r3, [sp, #4]
 800ce60:	4b94      	ldr	r3, [pc, #592]	@ (800d0b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x27c>)
 800ce62:	9300      	str	r3, [sp, #0]
 800ce64:	23de      	movs	r3, #222	@ 0xde
 800ce66:	4a94      	ldr	r2, [pc, #592]	@ (800d0b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x280>)
 800ce68:	4994      	ldr	r1, [pc, #592]	@ (800d0bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x284>)
 800ce6a:	68f8      	ldr	r0, [r7, #12]
 800ce6c:	47a0      	blx	r4
 800ce6e:	2301      	movs	r3, #1
 800ce70:	e168      	b.n	800d144 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x30c>
                    kTfLiteAffineQuantization);
  TF_LITE_ENSURE_EQ(context, filter->quantization.type,
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce76:	2b01      	cmp	r3, #1
 800ce78:	d011      	beq.n	800ce9e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x66>
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	695c      	ldr	r4, [r3, #20]
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce82:	2201      	movs	r2, #1
 800ce84:	9203      	str	r2, [sp, #12]
 800ce86:	9302      	str	r3, [sp, #8]
 800ce88:	4b89      	ldr	r3, [pc, #548]	@ (800d0b0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x278>)
 800ce8a:	9301      	str	r3, [sp, #4]
 800ce8c:	4b8c      	ldr	r3, [pc, #560]	@ (800d0c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x288>)
 800ce8e:	9300      	str	r3, [sp, #0]
 800ce90:	23e0      	movs	r3, #224	@ 0xe0
 800ce92:	4a89      	ldr	r2, [pc, #548]	@ (800d0b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x280>)
 800ce94:	4989      	ldr	r1, [pc, #548]	@ (800d0bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x284>)
 800ce96:	68f8      	ldr	r0, [r7, #12]
 800ce98:	47a0      	blx	r4
 800ce9a:	2301      	movs	r3, #1
 800ce9c:	e152      	b.n	800d144 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x30c>
  // quantization is properly populated.
  // TF_LITE_ENSURE_EQ(context, bias->quantization.type,
  // kTfLiteAffineQuantization);

  // Check data type.
  const auto* affine_quantization =
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cea2:	653b      	str	r3, [r7, #80]	@ 0x50
      reinterpret_cast<TfLiteAffineQuantization*>(filter->quantization.params);
  TF_LITE_ENSURE(context, affine_quantization);
 800cea4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d10a      	bne.n	800cec0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x88>
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	695c      	ldr	r4, [r3, #20]
 800ceae:	4b85      	ldr	r3, [pc, #532]	@ (800d0c4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x28c>)
 800ceb0:	9300      	str	r3, [sp, #0]
 800ceb2:	23eb      	movs	r3, #235	@ 0xeb
 800ceb4:	4a80      	ldr	r2, [pc, #512]	@ (800d0b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x280>)
 800ceb6:	4984      	ldr	r1, [pc, #528]	@ (800d0c8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x290>)
 800ceb8:	68f8      	ldr	r0, [r7, #12]
 800ceba:	47a0      	blx	r4
 800cebc:	2301      	movs	r3, #1
 800cebe:	e141      	b.n	800d144 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x30c>
  TF_LITE_ENSURE(context, affine_quantization->scale);
 800cec0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d10a      	bne.n	800cede <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0xa6>
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	695c      	ldr	r4, [r3, #20]
 800cecc:	4b7f      	ldr	r3, [pc, #508]	@ (800d0cc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x294>)
 800cece:	9300      	str	r3, [sp, #0]
 800ced0:	23ec      	movs	r3, #236	@ 0xec
 800ced2:	4a79      	ldr	r2, [pc, #484]	@ (800d0b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x280>)
 800ced4:	497c      	ldr	r1, [pc, #496]	@ (800d0c8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x290>)
 800ced6:	68f8      	ldr	r0, [r7, #12]
 800ced8:	47a0      	blx	r4
 800ceda:	2301      	movs	r3, #1
 800cedc:	e132      	b.n	800d144 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x30c>
  const bool is_per_channel = affine_quantization->scale->size > 1;
 800cede:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	2b01      	cmp	r3, #1
 800cee6:	bfcc      	ite	gt
 800cee8:	2301      	movgt	r3, #1
 800ceea:	2300      	movle	r3, #0
 800ceec:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  if (is_per_channel) {
 800cef0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d063      	beq.n	800cfc0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x188>
    //  Currently only Int8/Int16 is supported for per channel quantization.
    TF_LITE_ENSURE(context,
 800cef8:	68bb      	ldr	r3, [r7, #8]
 800cefa:	781b      	ldrb	r3, [r3, #0]
 800cefc:	2b09      	cmp	r3, #9
 800cefe:	d00e      	beq.n	800cf1e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0xe6>
 800cf00:	68bb      	ldr	r3, [r7, #8]
 800cf02:	781b      	ldrb	r3, [r3, #0]
 800cf04:	2b07      	cmp	r3, #7
 800cf06:	d00a      	beq.n	800cf1e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0xe6>
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	695c      	ldr	r4, [r3, #20]
 800cf0c:	4b70      	ldr	r3, [pc, #448]	@ (800d0d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x298>)
 800cf0e:	9300      	str	r3, [sp, #0]
 800cf10:	23f0      	movs	r3, #240	@ 0xf0
 800cf12:	4a69      	ldr	r2, [pc, #420]	@ (800d0b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x280>)
 800cf14:	496c      	ldr	r1, [pc, #432]	@ (800d0c8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x290>)
 800cf16:	68f8      	ldr	r0, [r7, #12]
 800cf18:	47a0      	blx	r4
 800cf1a:	2301      	movs	r3, #1
 800cf1c:	e112      	b.n	800d144 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x30c>
                   input->type == kTfLiteInt8 || input->type == kTfLiteInt16);
    TF_LITE_ENSURE(context,
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	781b      	ldrb	r3, [r3, #0]
 800cf22:	2b09      	cmp	r3, #9
 800cf24:	d00e      	beq.n	800cf44 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x10c>
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	781b      	ldrb	r3, [r3, #0]
 800cf2a:	2b12      	cmp	r3, #18
 800cf2c:	d00a      	beq.n	800cf44 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x10c>
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	695c      	ldr	r4, [r3, #20]
 800cf32:	4b68      	ldr	r3, [pc, #416]	@ (800d0d4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x29c>)
 800cf34:	9300      	str	r3, [sp, #0]
 800cf36:	23f2      	movs	r3, #242	@ 0xf2
 800cf38:	4a5f      	ldr	r2, [pc, #380]	@ (800d0b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x280>)
 800cf3a:	4963      	ldr	r1, [pc, #396]	@ (800d0c8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x290>)
 800cf3c:	68f8      	ldr	r0, [r7, #12]
 800cf3e:	47a0      	blx	r4
 800cf40:	2301      	movs	r3, #1
 800cf42:	e0ff      	b.n	800d144 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x30c>
                   filter->type == kTfLiteInt8 || filter->type == kTfLiteInt4);
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size, num_channels);
 800cf44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800cf4e:	429a      	cmp	r2, r3
 800cf50:	d013      	beq.n	800cf7a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x142>
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	695c      	ldr	r4, [r3, #20]
 800cf56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800cf60:	9203      	str	r2, [sp, #12]
 800cf62:	9302      	str	r3, [sp, #8]
 800cf64:	4b5c      	ldr	r3, [pc, #368]	@ (800d0d8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2a0>)
 800cf66:	9301      	str	r3, [sp, #4]
 800cf68:	4b5c      	ldr	r3, [pc, #368]	@ (800d0dc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2a4>)
 800cf6a:	9300      	str	r3, [sp, #0]
 800cf6c:	23f4      	movs	r3, #244	@ 0xf4
 800cf6e:	4a52      	ldr	r2, [pc, #328]	@ (800d0b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x280>)
 800cf70:	4952      	ldr	r1, [pc, #328]	@ (800d0bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x284>)
 800cf72:	68f8      	ldr	r0, [r7, #12]
 800cf74:	47a0      	blx	r4
 800cf76:	2301      	movs	r3, #1
 800cf78:	e0e4      	b.n	800d144 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x30c>
    TF_LITE_ENSURE_EQ(
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	689a      	ldr	r2, [r3, #8]
 800cf7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf80:	689b      	ldr	r3, [r3, #8]
 800cf82:	009b      	lsls	r3, r3, #2
 800cf84:	4413      	add	r3, r2
 800cf86:	685b      	ldr	r3, [r3, #4]
 800cf88:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800cf8c:	429a      	cmp	r2, r3
 800cf8e:	d017      	beq.n	800cfc0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x188>
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	695c      	ldr	r4, [r3, #20]
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	689a      	ldr	r2, [r3, #8]
 800cf98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf9a:	689b      	ldr	r3, [r3, #8]
 800cf9c:	009b      	lsls	r3, r3, #2
 800cf9e:	4413      	add	r3, r2
 800cfa0:	685b      	ldr	r3, [r3, #4]
 800cfa2:	9303      	str	r3, [sp, #12]
 800cfa4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cfa8:	9302      	str	r3, [sp, #8]
 800cfaa:	4b4d      	ldr	r3, [pc, #308]	@ (800d0e0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2a8>)
 800cfac:	9301      	str	r3, [sp, #4]
 800cfae:	4b4a      	ldr	r3, [pc, #296]	@ (800d0d8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2a0>)
 800cfb0:	9300      	str	r3, [sp, #0]
 800cfb2:	23f5      	movs	r3, #245	@ 0xf5
 800cfb4:	4a40      	ldr	r2, [pc, #256]	@ (800d0b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x280>)
 800cfb6:	4941      	ldr	r1, [pc, #260]	@ (800d0bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x284>)
 800cfb8:	68f8      	ldr	r0, [r7, #12]
 800cfba:	47a0      	blx	r4
 800cfbc:	2301      	movs	r3, #1
 800cfbe:	e0c1      	b.n	800d144 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x30c>
        context, num_channels,
        filter->dims->data[affine_quantization->quantized_dimension]);
  }

  // Populate multiplier and shift using affine quantization.
  const float input_scale = input->params.scale;
 800cfc0:	68bb      	ldr	r3, [r7, #8]
 800cfc2:	68db      	ldr	r3, [r3, #12]
 800cfc4:	64bb      	str	r3, [r7, #72]	@ 0x48
  const float output_scale = output->params.scale;
 800cfc6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cfc8:	68db      	ldr	r3, [r3, #12]
 800cfca:	647b      	str	r3, [r7, #68]	@ 0x44
  const float* filter_scales = affine_quantization->scale->data;
 800cfcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	3304      	adds	r3, #4
 800cfd2:	643b      	str	r3, [r7, #64]	@ 0x40
  for (int i = 0; i < num_channels; ++i) {
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	657b      	str	r3, [r7, #84]	@ 0x54
 800cfd8:	e046      	b.n	800d068 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x230>
    // If per-tensor quantization parameter is specified, broadcast it along the
    // quantization dimension (channels_out).
    const float scale = is_per_channel ? filter_scales[i] : filter_scales[0];
 800cfda:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d005      	beq.n	800cfee <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x1b6>
 800cfe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cfe4:	009b      	lsls	r3, r3, #2
 800cfe6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cfe8:	4413      	add	r3, r2
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	e001      	b.n	800cff2 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x1ba>
 800cfee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	63bb      	str	r3, [r7, #56]	@ 0x38
    const double filter_scale = static_cast<double>(scale);
 800cff4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cff6:	f7f3 fad7 	bl	80005a8 <__aeabi_f2d>
 800cffa:	4602      	mov	r2, r0
 800cffc:	460b      	mov	r3, r1
 800cffe:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    const double effective_output_scale = static_cast<double>(input_scale) *
 800d002:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d004:	f7f3 fad0 	bl	80005a8 <__aeabi_f2d>
 800d008:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800d00c:	f7f3 fb24 	bl	8000658 <__aeabi_dmul>
 800d010:	4602      	mov	r2, r0
 800d012:	460b      	mov	r3, r1
 800d014:	4614      	mov	r4, r2
 800d016:	461d      	mov	r5, r3
                                          filter_scale /
                                          static_cast<double>(output_scale);
 800d018:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800d01a:	f7f3 fac5 	bl	80005a8 <__aeabi_f2d>
 800d01e:	4602      	mov	r2, r0
 800d020:	460b      	mov	r3, r1
    const double effective_output_scale = static_cast<double>(input_scale) *
 800d022:	4620      	mov	r0, r4
 800d024:	4629      	mov	r1, r5
 800d026:	f7f3 fc41 	bl	80008ac <__aeabi_ddiv>
 800d02a:	4602      	mov	r2, r0
 800d02c:	460b      	mov	r3, r1
 800d02e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    int32_t significand;
    int channel_shift;
    QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
 800d032:	f107 0220 	add.w	r2, r7, #32
 800d036:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d03a:	4611      	mov	r1, r2
 800d03c:	4618      	mov	r0, r3
 800d03e:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 800d042:	f7ff fc61 	bl	800c908 <_ZN6tflite18QuantizeMultiplierEdPlPi>
    per_channel_multiplier[i] = significand;
 800d046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d048:	009b      	lsls	r3, r3, #2
 800d04a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d04e:	4413      	add	r3, r2
 800d050:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d052:	601a      	str	r2, [r3, #0]
    per_channel_shift[i] = channel_shift;
 800d054:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d056:	009b      	lsls	r3, r3, #2
 800d058:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d05c:	4413      	add	r3, r2
 800d05e:	6a3a      	ldr	r2, [r7, #32]
 800d060:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < num_channels; ++i) {
 800d062:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d064:	3301      	adds	r3, #1
 800d066:	657b      	str	r3, [r7, #84]	@ 0x54
 800d068:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d06a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d06e:	429a      	cmp	r2, r3
 800d070:	dbb3      	blt.n	800cfda <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x1a2>
  }

  // Populate scalar quantization parameters.
  // This check on legacy quantization parameters is kept only for backward
  // compatibility.
  if (input->type == kTfLiteUInt8) {
 800d072:	68bb      	ldr	r3, [r7, #8]
 800d074:	781b      	ldrb	r3, [r3, #0]
 800d076:	2b03      	cmp	r3, #3
 800d078:	d144      	bne.n	800d104 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2cc>
    // Check bias scale == input scale * filter scale.
    double real_multiplier = 0.0;
 800d07a:	f04f 0200 	mov.w	r2, #0
 800d07e:	f04f 0300 	mov.w	r3, #0
 800d082:	e9c7 2306 	strd	r2, r3, [r7, #24]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 800d086:	f107 0318 	add.w	r3, r7, #24
 800d08a:	9301      	str	r3, [sp, #4]
 800d08c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d08e:	9300      	str	r3, [sp, #0]
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	687a      	ldr	r2, [r7, #4]
 800d094:	68b9      	ldr	r1, [r7, #8]
 800d096:	68f8      	ldr	r0, [r7, #12]
 800d098:	f000 f85a 	bl	800d150 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
 800d09c:	4603      	mov	r3, r0
 800d09e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800d0a2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d01c      	beq.n	800d0e4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2ac>
 800d0aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d0ae:	e049      	b.n	800d144 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x30c>
 800d0b0:	0801ee20 	.word	0x0801ee20
 800d0b4:	0801ee3c 	.word	0x0801ee3c
 800d0b8:	0801edb4 	.word	0x0801edb4
 800d0bc:	0801ee04 	.word	0x0801ee04
 800d0c0:	0801ee58 	.word	0x0801ee58
 800d0c4:	0801ee8c 	.word	0x0801ee8c
 800d0c8:	0801ee74 	.word	0x0801ee74
 800d0cc:	0801eea0 	.word	0x0801eea0
 800d0d0:	0801eebc 	.word	0x0801eebc
 800d0d4:	0801eef8 	.word	0x0801eef8
 800d0d8:	0801ef34 	.word	0x0801ef34
 800d0dc:	0801ef44 	.word	0x0801ef44
 800d0e0:	0801ef68 	.word	0x0801ef68
        context, input, filter, bias, output, &real_multiplier));
    int exponent;

    // Populate quantization parameters with multiplier and shift.
    QuantizeMultiplier(real_multiplier, multiplier, &exponent);
 800d0e4:	ed97 7b06 	vldr	d7, [r7, #24]
 800d0e8:	f107 0314 	add.w	r3, r7, #20
 800d0ec:	4619      	mov	r1, r3
 800d0ee:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800d0f0:	eeb0 0a47 	vmov.f32	s0, s14
 800d0f4:	eef0 0a67 	vmov.f32	s1, s15
 800d0f8:	f7ff fc06 	bl	800c908 <_ZN6tflite18QuantizeMultiplierEdPlPi>
    *shift = -exponent;
 800d0fc:	697b      	ldr	r3, [r7, #20]
 800d0fe:	425a      	negs	r2, r3
 800d100:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d102:	601a      	str	r2, [r3, #0]
  }
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
 800d104:	68bb      	ldr	r3, [r7, #8]
 800d106:	781b      	ldrb	r3, [r3, #0]
 800d108:	2b09      	cmp	r3, #9
 800d10a:	d007      	beq.n	800d11c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2e4>
 800d10c:	68bb      	ldr	r3, [r7, #8]
 800d10e:	781b      	ldrb	r3, [r3, #0]
 800d110:	2b03      	cmp	r3, #3
 800d112:	d003      	beq.n	800d11c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x2e4>
      input->type == kTfLiteInt16) {
 800d114:	68bb      	ldr	r3, [r7, #8]
 800d116:	781b      	ldrb	r3, [r3, #0]
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
 800d118:	2b07      	cmp	r3, #7
 800d11a:	d112      	bne.n	800d142 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x30a>
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
 800d11c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d11e:	7819      	ldrb	r1, [r3, #0]
 800d120:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d122:	9300      	str	r3, [sp, #0]
 800d124:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d126:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d128:	68f8      	ldr	r0, [r7, #12]
 800d12a:	f000 fa03 	bl	800d534 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
 800d12e:	4603      	mov	r3, r0
 800d130:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800d134:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d002      	beq.n	800d142 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x30a>
 800d13c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800d140:	e000      	b.n	800d144 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i+0x30c>
        context, activation, output, output_activation_min,
        output_activation_max));
  }
  return kTfLiteOk;
 800d142:	2300      	movs	r3, #0
}
 800d144:	4618      	mov	r0, r3
 800d146:	3758      	adds	r7, #88	@ 0x58
 800d148:	46bd      	mov	sp, r7
 800d14a:	bdb0      	pop	{r4, r5, r7, pc}
 800d14c:	0000      	movs	r0, r0
	...

0800d150 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>:
TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              const TfLiteTensor* bias,
                                              TfLiteTensor* output,
                                              double* multiplier) {
 800d150:	b5b0      	push	{r4, r5, r7, lr}
 800d152:	b08e      	sub	sp, #56	@ 0x38
 800d154:	af02      	add	r7, sp, #8
 800d156:	60f8      	str	r0, [r7, #12]
 800d158:	60b9      	str	r1, [r7, #8]
 800d15a:	607a      	str	r2, [r7, #4]
 800d15c:	603b      	str	r3, [r7, #0]
  const double input_product_scale = static_cast<double>(input->params.scale) *
 800d15e:	68bb      	ldr	r3, [r7, #8]
 800d160:	68db      	ldr	r3, [r3, #12]
 800d162:	4618      	mov	r0, r3
 800d164:	f7f3 fa20 	bl	80005a8 <__aeabi_f2d>
 800d168:	4604      	mov	r4, r0
 800d16a:	460d      	mov	r5, r1
                                     static_cast<double>(filter->params.scale);
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	68db      	ldr	r3, [r3, #12]
 800d170:	4618      	mov	r0, r3
 800d172:	f7f3 fa19 	bl	80005a8 <__aeabi_f2d>
 800d176:	4602      	mov	r2, r0
 800d178:	460b      	mov	r3, r1
  const double input_product_scale = static_cast<double>(input->params.scale) *
 800d17a:	4620      	mov	r0, r4
 800d17c:	4629      	mov	r1, r5
 800d17e:	f7f3 fa6b 	bl	8000658 <__aeabi_dmul>
 800d182:	4602      	mov	r2, r0
 800d184:	460b      	mov	r3, r1
 800d186:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
  // The following conditions must be guaranteed by the training pipeline.
  if (bias) {
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d04b      	beq.n	800d228 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xd8>
    const double bias_scale = static_cast<double>(bias->params.scale);
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	68db      	ldr	r3, [r3, #12]
 800d194:	4618      	mov	r0, r3
 800d196:	f7f3 fa07 	bl	80005a8 <__aeabi_f2d>
 800d19a:	4602      	mov	r2, r0
 800d19c:	460b      	mov	r3, r1
 800d19e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    // bias * (bias_scale - input_product_scale) / output_scale should be
    // a small number for an integer.
    // Since normally bias should be within a small range.
    // We should expect (bias_scale - input_product_scale) / output_scale to
    // be a small number like 0.02.
    const double scale_diff = std::abs(input_product_scale - bias_scale);
 800d1a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d1a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800d1aa:	f7f3 f89d 	bl	80002e8 <__aeabi_dsub>
 800d1ae:	4602      	mov	r2, r0
 800d1b0:	460b      	mov	r3, r1
 800d1b2:	ec43 2b17 	vmov	d7, r2, r3
 800d1b6:	eeb0 0a47 	vmov.f32	s0, s14
 800d1ba:	eef0 0a67 	vmov.f32	s1, s15
 800d1be:	f7ff fd98 	bl	800ccf2 <_ZSt3absd>
 800d1c2:	ed87 0b06 	vstr	d0, [r7, #24]
    const double output_scale = static_cast<double>(output->params.scale);
 800d1c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1c8:	68db      	ldr	r3, [r3, #12]
 800d1ca:	4618      	mov	r0, r3
 800d1cc:	f7f3 f9ec 	bl	80005a8 <__aeabi_f2d>
 800d1d0:	4602      	mov	r2, r0
 800d1d2:	460b      	mov	r3, r1
 800d1d4:	e9c7 2304 	strd	r2, r3, [r7, #16]

    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 800d1d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d1dc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800d1e0:	f7f3 fb64 	bl	80008ac <__aeabi_ddiv>
 800d1e4:	4602      	mov	r2, r0
 800d1e6:	460b      	mov	r3, r1
 800d1e8:	4610      	mov	r0, r2
 800d1ea:	4619      	mov	r1, r3
 800d1ec:	2301      	movs	r3, #1
 800d1ee:	461c      	mov	r4, r3
 800d1f0:	a318      	add	r3, pc, #96	@ (adr r3, 800d254 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x104>)
 800d1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1f6:	f7f3 fcab 	bl	8000b50 <__aeabi_dcmple>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d101      	bne.n	800d204 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xb4>
 800d200:	2300      	movs	r3, #0
 800d202:	461c      	mov	r4, r3
 800d204:	b2e3      	uxtb	r3, r4
 800d206:	f083 0301 	eor.w	r3, r3, #1
 800d20a:	b2db      	uxtb	r3, r3
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d00b      	beq.n	800d228 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xd8>
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	695c      	ldr	r4, [r3, #20]
 800d214:	4b0c      	ldr	r3, [pc, #48]	@ (800d248 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xf8>)
 800d216:	9300      	str	r3, [sp, #0]
 800d218:	f240 1343 	movw	r3, #323	@ 0x143
 800d21c:	4a0b      	ldr	r2, [pc, #44]	@ (800d24c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xfc>)
 800d21e:	490c      	ldr	r1, [pc, #48]	@ (800d250 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x100>)
 800d220:	68f8      	ldr	r0, [r7, #12]
 800d222:	47a0      	blx	r4
 800d224:	2301      	movs	r3, #1
 800d226:	e009      	b.n	800d23c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xec>
  }
  return GetQuantizedConvolutionMultipler(context, input, filter, output,
 800d228:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d22a:	9300      	str	r3, [sp, #0]
 800d22c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d22e:	687a      	ldr	r2, [r7, #4]
 800d230:	68b9      	ldr	r1, [r7, #8]
 800d232:	68f8      	ldr	r0, [r7, #12]
 800d234:	f000 f812 	bl	800d25c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>
 800d238:	4603      	mov	r3, r0
                                          multiplier);
 800d23a:	bf00      	nop
}
 800d23c:	4618      	mov	r0, r3
 800d23e:	3730      	adds	r7, #48	@ 0x30
 800d240:	46bd      	mov	sp, r7
 800d242:	bdb0      	pop	{r4, r5, r7, pc}
 800d244:	f3af 8000 	nop.w
 800d248:	0801efa8 	.word	0x0801efa8
 800d24c:	0801edb4 	.word	0x0801edb4
 800d250:	0801ee74 	.word	0x0801ee74
 800d254:	47ae147b 	.word	0x47ae147b
 800d258:	3f947ae1 	.word	0x3f947ae1

0800d25c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>:

TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              TfLiteTensor* output,
                                              double* multiplier) {
 800d25c:	b590      	push	{r4, r7, lr}
 800d25e:	b089      	sub	sp, #36	@ 0x24
 800d260:	af02      	add	r7, sp, #8
 800d262:	60f8      	str	r0, [r7, #12]
 800d264:	60b9      	str	r1, [r7, #8]
 800d266:	607a      	str	r2, [r7, #4]
 800d268:	603b      	str	r3, [r7, #0]
  const double input_product_scale =
      static_cast<double>(input->params.scale * filter->params.scale);
 800d26a:	68bb      	ldr	r3, [r7, #8]
 800d26c:	ed93 7a03 	vldr	s14, [r3, #12]
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	edd3 7a03 	vldr	s15, [r3, #12]
 800d276:	ee67 7a27 	vmul.f32	s15, s14, s15
  const double input_product_scale =
 800d27a:	ee17 0a90 	vmov	r0, s15
 800d27e:	f7f3 f993 	bl	80005a8 <__aeabi_f2d>
 800d282:	4602      	mov	r2, r0
 800d284:	460b      	mov	r3, r1
 800d286:	e9c7 2304 	strd	r2, r3, [r7, #16]
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 800d28a:	2301      	movs	r3, #1
 800d28c:	461c      	mov	r4, r3
 800d28e:	f04f 0200 	mov.w	r2, #0
 800d292:	f04f 0300 	mov.w	r3, #0
 800d296:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800d29a:	f7f3 fc63 	bl	8000b64 <__aeabi_dcmpge>
 800d29e:	4603      	mov	r3, r0
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d101      	bne.n	800d2a8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x4c>
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	461c      	mov	r4, r3
 800d2a8:	b2e3      	uxtb	r3, r4
 800d2aa:	f083 0301 	eor.w	r3, r3, #1
 800d2ae:	b2db      	uxtb	r3, r3
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d00b      	beq.n	800d2cc <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x70>
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	695c      	ldr	r4, [r3, #20]
 800d2b8:	4b0f      	ldr	r3, [pc, #60]	@ (800d2f8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x9c>)
 800d2ba:	9300      	str	r3, [sp, #0]
 800d2bc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800d2c0:	4a0e      	ldr	r2, [pc, #56]	@ (800d2fc <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0xa0>)
 800d2c2:	490f      	ldr	r1, [pc, #60]	@ (800d300 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0xa4>)
 800d2c4:	68f8      	ldr	r0, [r7, #12]
 800d2c6:	47a0      	blx	r4
 800d2c8:	2301      	movs	r3, #1
 800d2ca:	e010      	b.n	800d2ee <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x92>
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 800d2cc:	683b      	ldr	r3, [r7, #0]
 800d2ce:	68db      	ldr	r3, [r3, #12]
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	f7f3 f969 	bl	80005a8 <__aeabi_f2d>
 800d2d6:	4602      	mov	r2, r0
 800d2d8:	460b      	mov	r3, r1
 800d2da:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800d2de:	f7f3 fae5 	bl	80008ac <__aeabi_ddiv>
 800d2e2:	4602      	mov	r2, r0
 800d2e4:	460b      	mov	r3, r1
 800d2e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d2e8:	e9c1 2300 	strd	r2, r3, [r1]

  return kTfLiteOk;
 800d2ec:	2300      	movs	r3, #0
}
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	371c      	adds	r7, #28
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	bd90      	pop	{r4, r7, pc}
 800d2f6:	bf00      	nop
 800d2f8:	0801efcc 	.word	0x0801efcc
 800d2fc:	0801edb4 	.word	0x0801edb4
 800d300:	0801ee74 	.word	0x0801ee74

0800d304 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl>:

namespace {

inline TfLiteStatus Quantize(TfLiteContext* context, float scale,
                             int32_t zero_point, float f, int32_t& q) {
 800d304:	b590      	push	{r4, r7, lr}
 800d306:	b08b      	sub	sp, #44	@ 0x2c
 800d308:	af02      	add	r7, sp, #8
 800d30a:	6178      	str	r0, [r7, #20]
 800d30c:	ed87 0a04 	vstr	s0, [r7, #16]
 800d310:	60f9      	str	r1, [r7, #12]
 800d312:	edc7 0a02 	vstr	s1, [r7, #8]
 800d316:	607a      	str	r2, [r7, #4]
  const float tmp = TfLiteRound(f / scale);
 800d318:	ed97 7a02 	vldr	s14, [r7, #8]
 800d31c:	edd7 7a04 	vldr	s15, [r7, #16]
 800d320:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800d324:	eeb0 0a66 	vmov.f32	s0, s13
 800d328:	f7ff fb8e 	bl	800ca48 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 800d32c:	ed87 0a07 	vstr	s0, [r7, #28]
  const bool no_integer_overflow_from_quantization =
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800d330:	f7ff f869 	bl	800c406 <_ZNSt14numeric_limitsIlE3minEv>
 800d334:	ee07 0a90 	vmov	s15, r0
 800d338:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d33c:	ed97 7a07 	vldr	s14, [r7, #28]
 800d340:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d348:	db0e      	blt.n	800d368 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0x64>
       tmp <= static_cast<float>(std::numeric_limits<int32_t>::max()));
 800d34a:	f7ff f865 	bl	800c418 <_ZNSt14numeric_limitsIlE3maxEv>
 800d34e:	ee07 0a90 	vmov	s15, r0
 800d352:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800d356:	ed97 7a07 	vldr	s14, [r7, #28]
 800d35a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d35e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d362:	d801      	bhi.n	800d368 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0x64>
 800d364:	2301      	movs	r3, #1
 800d366:	e000      	b.n	800d36a <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0x66>
 800d368:	2300      	movs	r3, #0
       tmp <= static_cast<float>(std::numeric_limits<int32_t>::max()));
 800d36a:	76fb      	strb	r3, [r7, #27]
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
 800d36c:	7efb      	ldrb	r3, [r7, #27]
 800d36e:	f083 0301 	eor.w	r3, r3, #1
 800d372:	b2db      	uxtb	r3, r3
 800d374:	2b00      	cmp	r3, #0
 800d376:	d00b      	beq.n	800d390 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0x8c>
 800d378:	697b      	ldr	r3, [r7, #20]
 800d37a:	695c      	ldr	r4, [r3, #20]
 800d37c:	4b0c      	ldr	r3, [pc, #48]	@ (800d3b0 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0xac>)
 800d37e:	9300      	str	r3, [sp, #0]
 800d380:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 800d384:	4a0b      	ldr	r2, [pc, #44]	@ (800d3b4 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0xb0>)
 800d386:	490c      	ldr	r1, [pc, #48]	@ (800d3b8 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0xb4>)
 800d388:	6978      	ldr	r0, [r7, #20]
 800d38a:	47a0      	blx	r4
 800d38c:	2301      	movs	r3, #1
 800d38e:	e00a      	b.n	800d3a6 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl+0xa2>
  q = zero_point + static_cast<int32_t>(tmp);
 800d390:	edd7 7a07 	vldr	s15, [r7, #28]
 800d394:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d398:	ee17 2a90 	vmov	r2, s15
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	441a      	add	r2, r3
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 800d3a4:	2300      	movs	r3, #0
}
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	3724      	adds	r7, #36	@ 0x24
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd90      	pop	{r4, r7, pc}
 800d3ae:	bf00      	nop
 800d3b0:	0801efe8 	.word	0x0801efe8
 800d3b4:	0801edb4 	.word	0x0801edb4
 800d3b8:	0801ee74 	.word	0x0801ee74

0800d3bc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_>:

TfLiteStatus CalculateActivationRangeQuantizedImpl(
    TfLiteContext* context, TfLiteFusedActivation activation, int32_t qmin,
    int32_t qmax, TfLiteTensor* output, int32_t* act_min, int32_t* act_max) {
 800d3bc:	b580      	push	{r7, lr}
 800d3be:	b08a      	sub	sp, #40	@ 0x28
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	60f8      	str	r0, [r7, #12]
 800d3c4:	607a      	str	r2, [r7, #4]
 800d3c6:	603b      	str	r3, [r7, #0]
 800d3c8:	460b      	mov	r3, r1
 800d3ca:	72fb      	strb	r3, [r7, #11]
  const auto scale = output->params.scale;
 800d3cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3ce:	68db      	ldr	r3, [r3, #12]
 800d3d0:	627b      	str	r3, [r7, #36]	@ 0x24
  const auto zero_point = output->params.zero_point;
 800d3d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3d4:	691b      	ldr	r3, [r3, #16]
 800d3d6:	623b      	str	r3, [r7, #32]

  int32_t tmp_q;
  if (activation == kTfLiteActRelu) {
 800d3d8:	7afb      	ldrb	r3, [r7, #11]
 800d3da:	2b01      	cmp	r3, #1
 800d3dc:	d120      	bne.n	800d420 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x64>
    TF_LITE_ENSURE_OK(context,
 800d3de:	f107 0314 	add.w	r3, r7, #20
 800d3e2:	461a      	mov	r2, r3
 800d3e4:	eddf 0a52 	vldr	s1, [pc, #328]	@ 800d530 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x174>
 800d3e8:	6a39      	ldr	r1, [r7, #32]
 800d3ea:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800d3ee:	68f8      	ldr	r0, [r7, #12]
 800d3f0:	f7ff ff88 	bl	800d304 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl>
 800d3f4:	4603      	mov	r3, r0
 800d3f6:	76fb      	strb	r3, [r7, #27]
 800d3f8:	7efb      	ldrb	r3, [r7, #27]
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d001      	beq.n	800d402 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x46>
 800d3fe:	7efb      	ldrb	r3, [r7, #27]
 800d400:	e091      	b.n	800d526 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x16a>
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
 800d402:	f107 0214 	add.w	r2, r7, #20
 800d406:	1d3b      	adds	r3, r7, #4
 800d408:	4611      	mov	r1, r2
 800d40a:	4618      	mov	r0, r3
 800d40c:	f7ff fc99 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 800d410:	4603      	mov	r3, r0
 800d412:	681a      	ldr	r2, [r3, #0]
 800d414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d416:	601a      	str	r2, [r3, #0]
    *act_max = qmax;
 800d418:	683a      	ldr	r2, [r7, #0]
 800d41a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d41c:	601a      	str	r2, [r3, #0]
 800d41e:	e081      	b.n	800d524 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x168>
  } else if (activation == kTfLiteActRelu6) {
 800d420:	7afb      	ldrb	r3, [r7, #11]
 800d422:	2b03      	cmp	r3, #3
 800d424:	d13a      	bne.n	800d49c <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0xe0>
    TF_LITE_ENSURE_OK(context,
 800d426:	f107 0314 	add.w	r3, r7, #20
 800d42a:	461a      	mov	r2, r3
 800d42c:	eddf 0a40 	vldr	s1, [pc, #256]	@ 800d530 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x174>
 800d430:	6a39      	ldr	r1, [r7, #32]
 800d432:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800d436:	68f8      	ldr	r0, [r7, #12]
 800d438:	f7ff ff64 	bl	800d304 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl>
 800d43c:	4603      	mov	r3, r0
 800d43e:	777b      	strb	r3, [r7, #29]
 800d440:	7f7b      	ldrb	r3, [r7, #29]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d001      	beq.n	800d44a <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x8e>
 800d446:	7f7b      	ldrb	r3, [r7, #29]
 800d448:	e06d      	b.n	800d526 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x16a>
                      Quantize(context, scale, zero_point, 0.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
 800d44a:	f107 0214 	add.w	r2, r7, #20
 800d44e:	1d3b      	adds	r3, r7, #4
 800d450:	4611      	mov	r1, r2
 800d452:	4618      	mov	r0, r3
 800d454:	f7ff fc75 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 800d458:	4603      	mov	r3, r0
 800d45a:	681a      	ldr	r2, [r3, #0]
 800d45c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d45e:	601a      	str	r2, [r3, #0]
    TF_LITE_ENSURE_OK(context,
 800d460:	f107 0314 	add.w	r3, r7, #20
 800d464:	461a      	mov	r2, r3
 800d466:	eef1 0a08 	vmov.f32	s1, #24	@ 0x40c00000  6.0
 800d46a:	6a39      	ldr	r1, [r7, #32]
 800d46c:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800d470:	68f8      	ldr	r0, [r7, #12]
 800d472:	f7ff ff47 	bl	800d304 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl>
 800d476:	4603      	mov	r3, r0
 800d478:	773b      	strb	r3, [r7, #28]
 800d47a:	7f3b      	ldrb	r3, [r7, #28]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d001      	beq.n	800d484 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0xc8>
 800d480:	7f3b      	ldrb	r3, [r7, #28]
 800d482:	e050      	b.n	800d526 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x16a>
                      Quantize(context, scale, zero_point, 6.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
 800d484:	f107 0214 	add.w	r2, r7, #20
 800d488:	463b      	mov	r3, r7
 800d48a:	4611      	mov	r1, r2
 800d48c:	4618      	mov	r0, r3
 800d48e:	f7ff fc6c 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 800d492:	4603      	mov	r3, r0
 800d494:	681a      	ldr	r2, [r3, #0]
 800d496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d498:	601a      	str	r2, [r3, #0]
 800d49a:	e043      	b.n	800d524 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x168>
  } else if (activation == kTfLiteActReluN1To1) {
 800d49c:	7afb      	ldrb	r3, [r7, #11]
 800d49e:	2b02      	cmp	r3, #2
 800d4a0:	d13a      	bne.n	800d518 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x15c>
    TF_LITE_ENSURE_OK(context,
 800d4a2:	f107 0314 	add.w	r3, r7, #20
 800d4a6:	461a      	mov	r2, r3
 800d4a8:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 800d4ac:	6a39      	ldr	r1, [r7, #32]
 800d4ae:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800d4b2:	68f8      	ldr	r0, [r7, #12]
 800d4b4:	f7ff ff26 	bl	800d304 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl>
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	77fb      	strb	r3, [r7, #31]
 800d4bc:	7ffb      	ldrb	r3, [r7, #31]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d001      	beq.n	800d4c6 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x10a>
 800d4c2:	7ffb      	ldrb	r3, [r7, #31]
 800d4c4:	e02f      	b.n	800d526 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x16a>
                      Quantize(context, scale, zero_point, -1.0, tmp_q));
    *act_min = std::max(qmin, tmp_q);
 800d4c6:	f107 0214 	add.w	r2, r7, #20
 800d4ca:	1d3b      	adds	r3, r7, #4
 800d4cc:	4611      	mov	r1, r2
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	f7ff fc37 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 800d4d4:	4603      	mov	r3, r0
 800d4d6:	681a      	ldr	r2, [r3, #0]
 800d4d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4da:	601a      	str	r2, [r3, #0]
    TF_LITE_ENSURE_OK(context,
 800d4dc:	f107 0314 	add.w	r3, r7, #20
 800d4e0:	461a      	mov	r2, r3
 800d4e2:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800d4e6:	6a39      	ldr	r1, [r7, #32]
 800d4e8:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800d4ec:	68f8      	ldr	r0, [r7, #12]
 800d4ee:	f7ff ff09 	bl	800d304 <_ZN6tflite12_GLOBAL__N_18QuantizeEP13TfLiteContextflfRl>
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	77bb      	strb	r3, [r7, #30]
 800d4f6:	7fbb      	ldrb	r3, [r7, #30]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d001      	beq.n	800d500 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x144>
 800d4fc:	7fbb      	ldrb	r3, [r7, #30]
 800d4fe:	e012      	b.n	800d526 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x16a>
                      Quantize(context, scale, zero_point, 1.0, tmp_q));
    *act_max = std::min(qmax, tmp_q);
 800d500:	f107 0214 	add.w	r2, r7, #20
 800d504:	463b      	mov	r3, r7
 800d506:	4611      	mov	r1, r2
 800d508:	4618      	mov	r0, r3
 800d50a:	f7ff fc2e 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 800d50e:	4603      	mov	r3, r0
 800d510:	681a      	ldr	r2, [r3, #0]
 800d512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d514:	601a      	str	r2, [r3, #0]
 800d516:	e005      	b.n	800d524 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_+0x168>
  } else {
    *act_min = qmin;
 800d518:	687a      	ldr	r2, [r7, #4]
 800d51a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d51c:	601a      	str	r2, [r3, #0]
    *act_max = qmax;
 800d51e:	683a      	ldr	r2, [r7, #0]
 800d520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d522:	601a      	str	r2, [r3, #0]
  }
  return kTfLiteOk;
 800d524:	2300      	movs	r3, #0
}
 800d526:	4618      	mov	r0, r3
 800d528:	3728      	adds	r7, #40	@ 0x28
 800d52a:	46bd      	mov	sp, r7
 800d52c:	bd80      	pop	{r7, pc}
 800d52e:	bf00      	nop
 800d530:	00000000 	.word	0x00000000

0800d534 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>:

TfLiteStatus CalculateActivationRangeQuantized(TfLiteContext* context,
                                               TfLiteFusedActivation activation,
                                               TfLiteTensor* output,
                                               int32_t* act_min,
                                               int32_t* act_max) {
 800d534:	b590      	push	{r4, r7, lr}
 800d536:	b08b      	sub	sp, #44	@ 0x2c
 800d538:	af04      	add	r7, sp, #16
 800d53a:	60f8      	str	r0, [r7, #12]
 800d53c:	607a      	str	r2, [r7, #4]
 800d53e:	603b      	str	r3, [r7, #0]
 800d540:	460b      	mov	r3, r1
 800d542:	72fb      	strb	r3, [r7, #11]
  int32_t qmin = 0;
 800d544:	2300      	movs	r3, #0
 800d546:	617b      	str	r3, [r7, #20]
  int32_t qmax = 0;
 800d548:	2300      	movs	r3, #0
 800d54a:	613b      	str	r3, [r7, #16]
  if (output->type == kTfLiteUInt8) {
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	781b      	ldrb	r3, [r3, #0]
 800d550:	2b03      	cmp	r3, #3
 800d552:	d108      	bne.n	800d566 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x32>
    qmin = std::numeric_limits<uint8_t>::min();
 800d554:	f7ff fc2e 	bl	800cdb4 <_ZNSt14numeric_limitsIhE3minEv>
 800d558:	4603      	mov	r3, r0
 800d55a:	617b      	str	r3, [r7, #20]
    qmax = std::numeric_limits<uint8_t>::max();
 800d55c:	f7ff fc32 	bl	800cdc4 <_ZNSt14numeric_limitsIhE3maxEv>
 800d560:	4603      	mov	r3, r0
 800d562:	613b      	str	r3, [r7, #16]
 800d564:	e025      	b.n	800d5b2 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x7e>
  } else if (output->type == kTfLiteInt8) {
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	781b      	ldrb	r3, [r3, #0]
 800d56a:	2b09      	cmp	r3, #9
 800d56c:	d108      	bne.n	800d580 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x4c>
    qmin = std::numeric_limits<int8_t>::min();
 800d56e:	f7ff fc10 	bl	800cd92 <_ZNSt14numeric_limitsIaE3minEv>
 800d572:	4603      	mov	r3, r0
 800d574:	617b      	str	r3, [r7, #20]
    qmax = std::numeric_limits<int8_t>::max();
 800d576:	f7ff fc15 	bl	800cda4 <_ZNSt14numeric_limitsIaE3maxEv>
 800d57a:	4603      	mov	r3, r0
 800d57c:	613b      	str	r3, [r7, #16]
 800d57e:	e018      	b.n	800d5b2 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x7e>
  } else if (output->type == kTfLiteInt16) {
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	781b      	ldrb	r3, [r3, #0]
 800d584:	2b07      	cmp	r3, #7
 800d586:	d108      	bne.n	800d59a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x66>
    qmin = std::numeric_limits<int16_t>::min();
 800d588:	f7ff fbc8 	bl	800cd1c <_ZNSt14numeric_limitsIsE3minEv>
 800d58c:	4603      	mov	r3, r0
 800d58e:	617b      	str	r3, [r7, #20]
    qmax = std::numeric_limits<int16_t>::max();
 800d590:	f7ff fbce 	bl	800cd30 <_ZNSt14numeric_limitsIsE3maxEv>
 800d594:	4603      	mov	r3, r0
 800d596:	613b      	str	r3, [r7, #16]
 800d598:	e00b      	b.n	800d5b2 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x7e>
  } else {
    TF_LITE_ENSURE(context, false);
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	695c      	ldr	r4, [r3, #20]
 800d59e:	4b0e      	ldr	r3, [pc, #56]	@ (800d5d8 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xa4>)
 800d5a0:	9300      	str	r3, [sp, #0]
 800d5a2:	f44f 73cb 	mov.w	r3, #406	@ 0x196
 800d5a6:	4a0d      	ldr	r2, [pc, #52]	@ (800d5dc <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xa8>)
 800d5a8:	490d      	ldr	r1, [pc, #52]	@ (800d5e0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xac>)
 800d5aa:	68f8      	ldr	r0, [r7, #12]
 800d5ac:	47a0      	blx	r4
 800d5ae:	2301      	movs	r3, #1
 800d5b0:	e00d      	b.n	800d5ce <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x9a>
  }

  return CalculateActivationRangeQuantizedImpl(context, activation, qmin, qmax,
 800d5b2:	7af9      	ldrb	r1, [r7, #11]
 800d5b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5b6:	9302      	str	r3, [sp, #8]
 800d5b8:	683b      	ldr	r3, [r7, #0]
 800d5ba:	9301      	str	r3, [sp, #4]
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	9300      	str	r3, [sp, #0]
 800d5c0:	693b      	ldr	r3, [r7, #16]
 800d5c2:	697a      	ldr	r2, [r7, #20]
 800d5c4:	68f8      	ldr	r0, [r7, #12]
 800d5c6:	f7ff fef9 	bl	800d3bc <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplEP13TfLiteContext21TfLiteFusedActivationllP12TfLiteTensorPlS6_>
 800d5ca:	4603      	mov	r3, r0
                                               output, act_min, act_max);
 800d5cc:	bf00      	nop
}
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	371c      	adds	r7, #28
 800d5d2:	46bd      	mov	sp, r7
 800d5d4:	bd90      	pop	{r4, r7, pc}
 800d5d6:	bf00      	nop
 800d5d8:	0801f010 	.word	0x0801f010
 800d5dc:	0801edb4 	.word	0x0801edb4
 800d5e0:	0801ee74 	.word	0x0801ee74

0800d5e4 <_ZSt3maxIiERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 800d5e4:	b480      	push	{r7}
 800d5e6:	b083      	sub	sp, #12
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
 800d5ec:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	681a      	ldr	r2, [r3, #0]
 800d5f2:	683b      	ldr	r3, [r7, #0]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	429a      	cmp	r2, r3
 800d5f8:	da01      	bge.n	800d5fe <_ZSt3maxIiERKT_S2_S2_+0x1a>
	return __b;
 800d5fa:	683b      	ldr	r3, [r7, #0]
 800d5fc:	e000      	b.n	800d600 <_ZSt3maxIiERKT_S2_S2_+0x1c>
      return __a;
 800d5fe:	687b      	ldr	r3, [r7, #4]
    }
 800d600:	4618      	mov	r0, r3
 800d602:	370c      	adds	r7, #12
 800d604:	46bd      	mov	sp, r7
 800d606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60a:	4770      	bx	lr

0800d60c <DebugLog>:
#include "main.h"
#include <string.h>

extern UART_HandleTypeDef huart1;

extern "C" void DebugLog(const char* s) {
 800d60c:	b580      	push	{r7, lr}
 800d60e:	b082      	sub	sp, #8
 800d610:	af00      	add	r7, sp, #0
 800d612:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
 800d614:	6878      	ldr	r0, [r7, #4]
 800d616:	f7f2 fe5b 	bl	80002d0 <strlen>
 800d61a:	4603      	mov	r3, r0
 800d61c:	b29a      	uxth	r2, r3
 800d61e:	f04f 33ff 	mov.w	r3, #4294967295
 800d622:	6879      	ldr	r1, [r7, #4]
 800d624:	4806      	ldr	r0, [pc, #24]	@ (800d640 <DebugLog+0x34>)
 800d626:	f7f9 fa33 	bl	8006a90 <HAL_UART_Transmit>

#ifndef TF_LITE_STRIP_ERROR_STRINGS
  // Reusing TF_LITE_STRIP_ERROR_STRINGS to disable DebugLog completely to get
  // maximum reduction in binary size. This is because we have DebugLog calls
  // via TF_LITE_CHECK that are not stubbed out by TF_LITE_REPORT_ERROR.
  fprintf(stderr, "%s", s);
 800d62a:	4b06      	ldr	r3, [pc, #24]	@ (800d644 <DebugLog+0x38>)
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	68db      	ldr	r3, [r3, #12]
 800d630:	4619      	mov	r1, r3
 800d632:	6878      	ldr	r0, [r7, #4]
 800d634:	f00e ff00 	bl	801c438 <fputs>
#endif
}
 800d638:	bf00      	nop
 800d63a:	3708      	adds	r7, #8
 800d63c:	46bd      	mov	sp, r7
 800d63e:	bd80      	pop	{r7, pc}
 800d640:	20020460 	.word	0x20020460
 800d644:	2000001c 	.word	0x2000001c

0800d648 <_ZNK6tflite8SubGraph9operatorsEv>:
  const ::flatbuffers::Vector<::flatbuffers::Offset<tflite::Operator>> *operators() const {
 800d648:	b580      	push	{r7, lr}
 800d64a:	b082      	sub	sp, #8
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<::flatbuffers::Offset<tflite::Operator>> *>(VT_OPERATORS);
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	210a      	movs	r1, #10
 800d654:	4618      	mov	r0, r3
 800d656:	f000 f85d 	bl	800d714 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8OperatorEEEmEEmEET_t>
 800d65a:	4603      	mov	r3, r0
  }
 800d65c:	4618      	mov	r0, r3
 800d65e:	3708      	adds	r7, #8
 800d660:	46bd      	mov	sp, r7
 800d662:	bd80      	pop	{r7, pc}

0800d664 <_ZNK6tflite5Model9subgraphsEv>:
  const ::flatbuffers::Vector<::flatbuffers::Offset<tflite::SubGraph>> *subgraphs() const {
 800d664:	b580      	push	{r7, lr}
 800d666:	b082      	sub	sp, #8
 800d668:	af00      	add	r7, sp, #0
 800d66a:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<::flatbuffers::Offset<tflite::SubGraph>> *>(VT_SUBGRAPHS);
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2108      	movs	r1, #8
 800d670:	4618      	mov	r0, r3
 800d672:	f000 f85f 	bl	800d734 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8SubGraphEEEmEEmEET_t>
 800d676:	4603      	mov	r3, r0
  }
 800d678:	4618      	mov	r0, r3
 800d67a:	3708      	adds	r7, #8
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bd80      	pop	{r7, pc}

0800d680 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>:
float FlexbufferWrapper::ElementAsFloat(size_t i) const {
  return static_cast<float>(FlexbufferWrapper::ElementAsDouble(i));
}

// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const SubGraph* subgraph) {
 800d680:	b580      	push	{r7, lr}
 800d682:	b082      	sub	sp, #8
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
  if (subgraph->operators() != nullptr) {
 800d688:	6878      	ldr	r0, [r7, #4]
 800d68a:	f7ff ffdd 	bl	800d648 <_ZNK6tflite8SubGraph9operatorsEv>
 800d68e:	4603      	mov	r3, r0
 800d690:	2b00      	cmp	r3, #0
 800d692:	bf14      	ite	ne
 800d694:	2301      	movne	r3, #1
 800d696:	2300      	moveq	r3, #0
 800d698:	b2db      	uxtb	r3, r3
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d008      	beq.n	800d6b0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x30>
    return subgraph->operators()->size();
 800d69e:	6878      	ldr	r0, [r7, #4]
 800d6a0:	f7ff ffd2 	bl	800d648 <_ZNK6tflite8SubGraph9operatorsEv>
 800d6a4:	4603      	mov	r3, r0
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	f000 f854 	bl	800d754 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEmE4sizeEv>
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	e000      	b.n	800d6b2 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x32>
  } else {
    return 0;
 800d6b0:	2300      	movs	r3, #0
  }
}
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	3708      	adds	r7, #8
 800d6b6:	46bd      	mov	sp, r7
 800d6b8:	bd80      	pop	{r7, pc}

0800d6ba <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>:
// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const Model* model, int subgraph_idx) {
 800d6ba:	b580      	push	{r7, lr}
 800d6bc:	b084      	sub	sp, #16
 800d6be:	af00      	add	r7, sp, #0
 800d6c0:	6078      	str	r0, [r7, #4]
 800d6c2:	6039      	str	r1, [r7, #0]
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
 800d6c4:	6878      	ldr	r0, [r7, #4]
 800d6c6:	f7ff ffcd 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800d6ca:	4602      	mov	r2, r0
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	4619      	mov	r1, r3
 800d6d0:	4610      	mov	r0, r2
 800d6d2:	f000 f85b 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 800d6d6:	60f8      	str	r0, [r7, #12]
  return NumSubgraphOperators(subgraph);
 800d6d8:	68f8      	ldr	r0, [r7, #12]
 800d6da:	f7ff ffd1 	bl	800d680 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
 800d6de:	4603      	mov	r3, r0
}
 800d6e0:	4618      	mov	r0, r3
 800d6e2:	3710      	adds	r7, #16
 800d6e4:	46bd      	mov	sp, r7
 800d6e6:	bd80      	pop	{r7, pc}

0800d6e8 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>:

TfLiteIntArray* FlatBufferVectorToTfLiteTypeArray(
    const flatbuffers::Vector<int32_t>* flatbuffer_array) {
 800d6e8:	b480      	push	{r7}
 800d6ea:	b083      	sub	sp, #12
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	6078      	str	r0, [r7, #4]
  // On little-endian machines, TfLiteIntArray happens to have the same memory
  // layout as flatbuffers:Vector<int32_t>, so we can reinterpret_cast the
  // flatbuffer vector and avoid a copy and malloc.
  // TODO(b/188459715): audit this usage of const_cast.
  return const_cast<TfLiteIntArray*>(
      reinterpret_cast<const TfLiteIntArray*>(flatbuffer_array));
 800d6f0:	687b      	ldr	r3, [r7, #4]
}
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	370c      	adds	r7, #12
 800d6f6:	46bd      	mov	sp, r7
 800d6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fc:	4770      	bx	lr

0800d6fe <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIfmEE>:

TfLiteFloatArray* FlatBufferVectorToTfLiteTypeArray(
    const flatbuffers::Vector<float>* flatbuffer_array) {
 800d6fe:	b480      	push	{r7}
 800d700:	b083      	sub	sp, #12
 800d702:	af00      	add	r7, sp, #0
 800d704:	6078      	str	r0, [r7, #4]
  // On little-endian machines, TfLiteFloatArray happens to have the same memory
  // layout as flatbuffers:Vector<float>, so we can reinterpret_cast the
  // flatbuffer vector and avoid a copy and malloc.
  // TODO(b/188459715): audit this usage of const_cast.
  return const_cast<TfLiteFloatArray*>(
      reinterpret_cast<const TfLiteFloatArray*>(flatbuffer_array));
 800d706:	687b      	ldr	r3, [r7, #4]
}
 800d708:	4618      	mov	r0, r3
 800d70a:	370c      	adds	r7, #12
 800d70c:	46bd      	mov	sp, r7
 800d70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d712:	4770      	bx	lr

0800d714 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8OperatorEEEmEEmEET_t>:
  P GetPointer(voffset_t field) const {
 800d714:	b580      	push	{r7, lr}
 800d716:	b082      	sub	sp, #8
 800d718:	af00      	add	r7, sp, #0
 800d71a:	6078      	str	r0, [r7, #4]
 800d71c:	460b      	mov	r3, r1
 800d71e:	807b      	strh	r3, [r7, #2]
    return const_cast<Table*>(this)->GetPointer<P, OffsetSize>(field);
 800d720:	887b      	ldrh	r3, [r7, #2]
 800d722:	4619      	mov	r1, r3
 800d724:	6878      	ldr	r0, [r7, #4]
 800d726:	f000 f857 	bl	800d7d8 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8OperatorEEEmEEmEET_t>
 800d72a:	4603      	mov	r3, r0
  }
 800d72c:	4618      	mov	r0, r3
 800d72e:	3708      	adds	r7, #8
 800d730:	46bd      	mov	sp, r7
 800d732:	bd80      	pop	{r7, pc}

0800d734 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8SubGraphEEEmEEmEET_t>:
  P GetPointer(voffset_t field) const {
 800d734:	b580      	push	{r7, lr}
 800d736:	b082      	sub	sp, #8
 800d738:	af00      	add	r7, sp, #0
 800d73a:	6078      	str	r0, [r7, #4]
 800d73c:	460b      	mov	r3, r1
 800d73e:	807b      	strh	r3, [r7, #2]
    return const_cast<Table*>(this)->GetPointer<P, OffsetSize>(field);
 800d740:	887b      	ldrh	r3, [r7, #2]
 800d742:	4619      	mov	r1, r3
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	f000 f867 	bl	800d818 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8SubGraphEEEmEEmEET_t>
 800d74a:	4603      	mov	r3, r0
  }
 800d74c:	4618      	mov	r0, r3
 800d74e:	3708      	adds	r7, #8
 800d750:	46bd      	mov	sp, r7
 800d752:	bd80      	pop	{r7, pc}

0800d754 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEmE4sizeEv>:
  SizeT size() const { return EndianScalar(length_); }
 800d754:	b580      	push	{r7, lr}
 800d756:	b082      	sub	sp, #8
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	4618      	mov	r0, r3
 800d762:	f7f4 f8b9 	bl	80018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800d766:	4603      	mov	r3, r0
 800d768:	4618      	mov	r0, r3
 800d76a:	3708      	adds	r7, #8
 800d76c:	46bd      	mov	sp, r7
 800d76e:	bd80      	pop	{r7, pc}

0800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>:
 800d770:	b580      	push	{r7, lr}
 800d772:	b082      	sub	sp, #8
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	4618      	mov	r0, r3
 800d77e:	f7f4 f8ab 	bl	80018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800d782:	4603      	mov	r3, r0
 800d784:	4618      	mov	r0, r3
 800d786:	3708      	adds	r7, #8
 800d788:	46bd      	mov	sp, r7
 800d78a:	bd80      	pop	{r7, pc}

0800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>:
  return_type Get(SizeT i) const {
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b082      	sub	sp, #8
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
 800d794:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800d796:	6878      	ldr	r0, [r7, #4]
 800d798:	f7ff ffea 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 800d79c:	4602      	mov	r2, r0
 800d79e:	683b      	ldr	r3, [r7, #0]
 800d7a0:	4293      	cmp	r3, r2
 800d7a2:	d305      	bcc.n	800d7b0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm+0x24>
 800d7a4:	4b09      	ldr	r3, [pc, #36]	@ (800d7cc <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm+0x40>)
 800d7a6:	4a0a      	ldr	r2, [pc, #40]	@ (800d7d0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm+0x44>)
 800d7a8:	21c3      	movs	r1, #195	@ 0xc3
 800d7aa:	480a      	ldr	r0, [pc, #40]	@ (800d7d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm+0x48>)
 800d7ac:	f00e fb82 	bl	801beb4 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800d7b0:	6878      	ldr	r0, [r7, #4]
 800d7b2:	f000 f851 	bl	800d858 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4DataEv>
 800d7b6:	4603      	mov	r3, r0
 800d7b8:	6839      	ldr	r1, [r7, #0]
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	f000 f858 	bl	800d870 <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite8SubGraphEEEvE4ReadEPKhm>
 800d7c0:	4603      	mov	r3, r0
  }
 800d7c2:	4618      	mov	r0, r3
 800d7c4:	3708      	adds	r7, #8
 800d7c6:	46bd      	mov	sp, r7
 800d7c8:	bd80      	pop	{r7, pc}
 800d7ca:	bf00      	nop
 800d7cc:	0801f1b0 	.word	0x0801f1b0
 800d7d0:	0801f1bc 	.word	0x0801f1bc
 800d7d4:	0801f28c 	.word	0x0801f28c

0800d7d8 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8OperatorEEEmEEmEET_t>:
  P GetPointer(voffset_t field) {
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b084      	sub	sp, #16
 800d7dc:	af00      	add	r7, sp, #0
 800d7de:	6078      	str	r0, [r7, #4]
 800d7e0:	460b      	mov	r3, r1
 800d7e2:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800d7e4:	887b      	ldrh	r3, [r7, #2]
 800d7e6:	4619      	mov	r1, r3
 800d7e8:	6878      	ldr	r0, [r7, #4]
 800d7ea:	f7f3 fc91 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800d7ee:	4603      	mov	r3, r0
 800d7f0:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800d7f2:	687a      	ldr	r2, [r7, #4]
 800d7f4:	89fb      	ldrh	r3, [r7, #14]
 800d7f6:	4413      	add	r3, r2
 800d7f8:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d7fa:	89fb      	ldrh	r3, [r7, #14]
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d006      	beq.n	800d80e <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8OperatorEEEmEEmEET_t+0x36>
 800d800:	68b8      	ldr	r0, [r7, #8]
 800d802:	f7f4 f890 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800d806:	4602      	mov	r2, r0
 800d808:	68bb      	ldr	r3, [r7, #8]
 800d80a:	4413      	add	r3, r2
                        : nullptr;
 800d80c:	e000      	b.n	800d810 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8OperatorEEEmEEmEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d80e:	2300      	movs	r3, #0
  }
 800d810:	4618      	mov	r0, r3
 800d812:	3710      	adds	r7, #16
 800d814:	46bd      	mov	sp, r7
 800d816:	bd80      	pop	{r7, pc}

0800d818 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8SubGraphEEEmEEmEET_t>:
  P GetPointer(voffset_t field) {
 800d818:	b580      	push	{r7, lr}
 800d81a:	b084      	sub	sp, #16
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	6078      	str	r0, [r7, #4]
 800d820:	460b      	mov	r3, r1
 800d822:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800d824:	887b      	ldrh	r3, [r7, #2]
 800d826:	4619      	mov	r1, r3
 800d828:	6878      	ldr	r0, [r7, #4]
 800d82a:	f7f3 fc71 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800d82e:	4603      	mov	r3, r0
 800d830:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800d832:	687a      	ldr	r2, [r7, #4]
 800d834:	89fb      	ldrh	r3, [r7, #14]
 800d836:	4413      	add	r3, r2
 800d838:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d83a:	89fb      	ldrh	r3, [r7, #14]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d006      	beq.n	800d84e <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8SubGraphEEEmEEmEET_t+0x36>
 800d840:	68b8      	ldr	r0, [r7, #8]
 800d842:	f7f4 f870 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800d846:	4602      	mov	r2, r0
 800d848:	68bb      	ldr	r3, [r7, #8]
 800d84a:	4413      	add	r3, r2
                        : nullptr;
 800d84c:	e000      	b.n	800d850 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8SubGraphEEEmEEmEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d84e:	2300      	movs	r3, #0
  }
 800d850:	4618      	mov	r0, r3
 800d852:	3710      	adds	r7, #16
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}

0800d858 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4DataEv>:
  const uint8_t* Data() const {
 800d858:	b480      	push	{r7}
 800d85a:	b083      	sub	sp, #12
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t*>(&length_ + 1);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	3304      	adds	r3, #4
  }
 800d864:	4618      	mov	r0, r3
 800d866:	370c      	adds	r7, #12
 800d868:	46bd      	mov	sp, r7
 800d86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d86e:	4770      	bx	lr

0800d870 <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite8SubGraphEEEvE4ReadEPKhm>:
  static return_type Read(const uint8_t* const p, const offset_type i) {
 800d870:	b580      	push	{r7, lr}
 800d872:	b084      	sub	sp, #16
 800d874:	af00      	add	r7, sp, #0
 800d876:	6078      	str	r0, [r7, #4]
 800d878:	6039      	str	r1, [r7, #0]
    const uint8_t* const offset_location = p + i * element_stride;
 800d87a:	683b      	ldr	r3, [r7, #0]
 800d87c:	009b      	lsls	r3, r3, #2
 800d87e:	687a      	ldr	r2, [r7, #4]
 800d880:	4413      	add	r3, r2
 800d882:	60fb      	str	r3, [r7, #12]
        offset_location + ReadScalar<offset_type>(offset_location));
 800d884:	68f8      	ldr	r0, [r7, #12]
 800d886:	f7f4 f84e 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800d88a:	4602      	mov	r2, r0
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	4413      	add	r3, r2
  }
 800d890:	4618      	mov	r0, r3
 800d892:	3710      	adds	r7, #16
 800d894:	46bd      	mov	sp, r7
 800d896:	bd80      	pop	{r7, pc}

0800d898 <_ZNK6tflite6Tensor5shapeEv>:
  const ::flatbuffers::Vector<int32_t> *shape() const {
 800d898:	b580      	push	{r7, lr}
 800d89a:	b082      	sub	sp, #8
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<int32_t> *>(VT_SHAPE);
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2104      	movs	r1, #4
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	f7fc fc6c 	bl	800a182 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlmEEmEET_t>
 800d8aa:	4603      	mov	r3, r0
  }
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	3708      	adds	r7, #8
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	bd80      	pop	{r7, pc}

0800d8b4 <_ZNK6tflite6Tensor4typeEv>:
  tflite::TensorType type() const {
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b082      	sub	sp, #8
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::TensorType>(GetField<int8_t>(VT_TYPE, 0));
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	2200      	movs	r2, #0
 800d8c0:	2106      	movs	r1, #6
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	f7fb fb32 	bl	8008f2c <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 800d8c8:	4603      	mov	r3, r0
  }
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	3708      	adds	r7, #8
 800d8ce:	46bd      	mov	sp, r7
 800d8d0:	bd80      	pop	{r7, pc}

0800d8d2 <_ZN6tflite14AlignPointerUpEPhj>:
#include "tensorflow/lite/micro/micro_error_reporter.h"
#include "tensorflow/lite/schema/schema_generated.h"

namespace tflite {

uint8_t* AlignPointerUp(uint8_t* data, size_t alignment) {
 800d8d2:	b480      	push	{r7}
 800d8d4:	b085      	sub	sp, #20
 800d8d6:	af00      	add	r7, sp, #0
 800d8d8:	6078      	str	r0, [r7, #4]
 800d8da:	6039      	str	r1, [r7, #0]
  std::uintptr_t data_as_uintptr_t = reinterpret_cast<std::uintptr_t>(data);
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	60fb      	str	r3, [r7, #12]
  uint8_t* aligned_result = reinterpret_cast<uint8_t*>(
      ((data_as_uintptr_t + (alignment - 1)) / alignment) * alignment);
 800d8e0:	683a      	ldr	r2, [r7, #0]
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	4413      	add	r3, r2
 800d8e6:	1e5a      	subs	r2, r3, #1
 800d8e8:	683b      	ldr	r3, [r7, #0]
 800d8ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800d8ee:	683a      	ldr	r2, [r7, #0]
 800d8f0:	fb02 f303 	mul.w	r3, r2, r3
  uint8_t* aligned_result = reinterpret_cast<uint8_t*>(
 800d8f4:	60bb      	str	r3, [r7, #8]
  return aligned_result;
 800d8f6:	68bb      	ldr	r3, [r7, #8]
}
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	3714      	adds	r7, #20
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d902:	4770      	bx	lr

0800d904 <_ZN6tflite16AlignPointerDownEPhj>:

uint8_t* AlignPointerDown(uint8_t* data, size_t alignment) {
 800d904:	b480      	push	{r7}
 800d906:	b085      	sub	sp, #20
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
 800d90c:	6039      	str	r1, [r7, #0]
  std::uintptr_t data_as_uintptr_t = reinterpret_cast<std::uintptr_t>(data);
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	60fb      	str	r3, [r7, #12]
  uint8_t* aligned_result =
      reinterpret_cast<uint8_t*>((data_as_uintptr_t / alignment) * alignment);
 800d912:	68fa      	ldr	r2, [r7, #12]
 800d914:	683b      	ldr	r3, [r7, #0]
 800d916:	fbb2 f3f3 	udiv	r3, r2, r3
 800d91a:	683a      	ldr	r2, [r7, #0]
 800d91c:	fb02 f303 	mul.w	r3, r2, r3
  uint8_t* aligned_result =
 800d920:	60bb      	str	r3, [r7, #8]
  return aligned_result;
 800d922:	68bb      	ldr	r3, [r7, #8]
}
 800d924:	4618      	mov	r0, r3
 800d926:	3714      	adds	r7, #20
 800d928:	46bd      	mov	sp, r7
 800d92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92e:	4770      	bx	lr

0800d930 <_ZN6tflite11AlignSizeUpEjj>:

size_t AlignSizeUp(size_t size, size_t alignment) {
 800d930:	b480      	push	{r7}
 800d932:	b085      	sub	sp, #20
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
 800d938:	6039      	str	r1, [r7, #0]
  size_t aligned_size = (((size + (alignment - 1)) / alignment) * alignment);
 800d93a:	683a      	ldr	r2, [r7, #0]
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	4413      	add	r3, r2
 800d940:	1e5a      	subs	r2, r3, #1
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	fbb2 f2f3 	udiv	r2, r2, r3
 800d948:	683b      	ldr	r3, [r7, #0]
 800d94a:	fb02 f303 	mul.w	r3, r2, r3
 800d94e:	60fb      	str	r3, [r7, #12]
  return aligned_size;
 800d950:	68fb      	ldr	r3, [r7, #12]
}
 800d952:	4618      	mov	r0, r3
 800d954:	3714      	adds	r7, #20
 800d956:	46bd      	mov	sp, r7
 800d958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d95c:	4770      	bx	lr
	...

0800d960 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>:

TfLiteStatus TfLiteTypeSizeOf(TfLiteType type, size_t* size) {
 800d960:	b480      	push	{r7}
 800d962:	b083      	sub	sp, #12
 800d964:	af00      	add	r7, sp, #0
 800d966:	4603      	mov	r3, r0
 800d968:	6039      	str	r1, [r7, #0]
 800d96a:	71fb      	strb	r3, [r7, #7]
  switch (type) {
 800d96c:	79fb      	ldrb	r3, [r7, #7]
 800d96e:	3b01      	subs	r3, #1
 800d970:	2b11      	cmp	r3, #17
 800d972:	d863      	bhi.n	800da3c <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xdc>
 800d974:	a201      	add	r2, pc, #4	@ (adr r2, 800d97c <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x1c>)
 800d976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d97a:	bf00      	nop
 800d97c:	0800d9cd 	.word	0x0800d9cd
 800d980:	0800d9e5 	.word	0x0800d9e5
 800d984:	0800d9f5 	.word	0x0800d9f5
 800d988:	0800da05 	.word	0x0800da05
 800d98c:	0800da3d 	.word	0x0800da3d
 800d990:	0800da15 	.word	0x0800da15
 800d994:	0800d9dd 	.word	0x0800d9dd
 800d998:	0800da25 	.word	0x0800da25
 800d99c:	0800d9fd 	.word	0x0800d9fd
 800d9a0:	0800d9c5 	.word	0x0800d9c5
 800d9a4:	0800d9d5 	.word	0x0800d9d5
 800d9a8:	0800da2d 	.word	0x0800da2d
 800d9ac:	0800da0d 	.word	0x0800da0d
 800d9b0:	0800da1d 	.word	0x0800da1d
 800d9b4:	0800da3d 	.word	0x0800da3d
 800d9b8:	0800d9ed 	.word	0x0800d9ed
 800d9bc:	0800da3d 	.word	0x0800da3d
 800d9c0:	0800da35 	.word	0x0800da35
    case kTfLiteFloat16:
      *size = sizeof(int16_t);
 800d9c4:	683b      	ldr	r3, [r7, #0]
 800d9c6:	2202      	movs	r2, #2
 800d9c8:	601a      	str	r2, [r3, #0]
      break;
 800d9ca:	e039      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteFloat32:
      *size = sizeof(float);
 800d9cc:	683b      	ldr	r3, [r7, #0]
 800d9ce:	2204      	movs	r2, #4
 800d9d0:	601a      	str	r2, [r3, #0]
      break;
 800d9d2:	e035      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteFloat64:
      *size = sizeof(double);
 800d9d4:	683b      	ldr	r3, [r7, #0]
 800d9d6:	2208      	movs	r2, #8
 800d9d8:	601a      	str	r2, [r3, #0]
      break;
 800d9da:	e031      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteInt16:
      *size = sizeof(int16_t);
 800d9dc:	683b      	ldr	r3, [r7, #0]
 800d9de:	2202      	movs	r2, #2
 800d9e0:	601a      	str	r2, [r3, #0]
      break;
 800d9e2:	e02d      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteInt32:
      *size = sizeof(int32_t);
 800d9e4:	683b      	ldr	r3, [r7, #0]
 800d9e6:	2204      	movs	r2, #4
 800d9e8:	601a      	str	r2, [r3, #0]
      break;
 800d9ea:	e029      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteUInt32:
      *size = sizeof(uint32_t);
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	2204      	movs	r2, #4
 800d9f0:	601a      	str	r2, [r3, #0]
      break;
 800d9f2:	e025      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteUInt8:
      *size = sizeof(uint8_t);
 800d9f4:	683b      	ldr	r3, [r7, #0]
 800d9f6:	2201      	movs	r2, #1
 800d9f8:	601a      	str	r2, [r3, #0]
      break;
 800d9fa:	e021      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteInt8:
      *size = sizeof(int8_t);
 800d9fc:	683b      	ldr	r3, [r7, #0]
 800d9fe:	2201      	movs	r2, #1
 800da00:	601a      	str	r2, [r3, #0]
      break;
 800da02:	e01d      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteInt64:
      *size = sizeof(int64_t);
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	2208      	movs	r2, #8
 800da08:	601a      	str	r2, [r3, #0]
      break;
 800da0a:	e019      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteUInt64:
      *size = sizeof(uint64_t);
 800da0c:	683b      	ldr	r3, [r7, #0]
 800da0e:	2208      	movs	r2, #8
 800da10:	601a      	str	r2, [r3, #0]
      break;
 800da12:	e015      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteBool:
      *size = sizeof(bool);
 800da14:	683b      	ldr	r3, [r7, #0]
 800da16:	2201      	movs	r2, #1
 800da18:	601a      	str	r2, [r3, #0]
      break;
 800da1a:	e011      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteResource:
      *size = sizeof(int32_t);
 800da1c:	683b      	ldr	r3, [r7, #0]
 800da1e:	2204      	movs	r2, #4
 800da20:	601a      	str	r2, [r3, #0]
      break;
 800da22:	e00d      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteComplex64:
      *size = sizeof(float) * 2;
 800da24:	683b      	ldr	r3, [r7, #0]
 800da26:	2208      	movs	r2, #8
 800da28:	601a      	str	r2, [r3, #0]
      break;
 800da2a:	e009      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteComplex128:
      *size = sizeof(double) * 2;
 800da2c:	683b      	ldr	r3, [r7, #0]
 800da2e:	2210      	movs	r2, #16
 800da30:	601a      	str	r2, [r3, #0]
      break;
 800da32:	e005      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    case kTfLiteInt4:
      *size = sizeof(int8_t);
 800da34:	683b      	ldr	r3, [r7, #0]
 800da36:	2201      	movs	r2, #1
 800da38:	601a      	str	r2, [r3, #0]
      break;
 800da3a:	e001      	b.n	800da40 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe0>
    default:
      return kTfLiteError;
 800da3c:	2301      	movs	r3, #1
 800da3e:	e000      	b.n	800da42 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xe2>
  }
  return kTfLiteOk;
 800da40:	2300      	movs	r3, #0
}
 800da42:	4618      	mov	r0, r3
 800da44:	370c      	adds	r7, #12
 800da46:	46bd      	mov	sp, r7
 800da48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4c:	4770      	bx	lr
 800da4e:	bf00      	nop

0800da50 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_>:

TfLiteStatus BytesRequiredForTensor(const tflite::Tensor& flatbuffer_tensor,
                                    size_t* bytes, size_t* type_size) {
 800da50:	b590      	push	{r4, r7, lr}
 800da52:	b089      	sub	sp, #36	@ 0x24
 800da54:	af00      	add	r7, sp, #0
 800da56:	60f8      	str	r0, [r7, #12]
 800da58:	60b9      	str	r1, [r7, #8]
 800da5a:	607a      	str	r2, [r7, #4]
  int element_count = 1;
 800da5c:	2301      	movs	r3, #1
 800da5e:	61fb      	str	r3, [r7, #28]
  // If flatbuffer_tensor.shape == nullptr, then flatbuffer_tensor is a scalar
  // so has 1 element.
  if (flatbuffer_tensor.shape() != nullptr) {
 800da60:	68f8      	ldr	r0, [r7, #12]
 800da62:	f7ff ff19 	bl	800d898 <_ZNK6tflite6Tensor5shapeEv>
 800da66:	4603      	mov	r3, r0
 800da68:	2b00      	cmp	r3, #0
 800da6a:	bf14      	ite	ne
 800da6c:	2301      	movne	r3, #1
 800da6e:	2300      	moveq	r3, #0
 800da70:	b2db      	uxtb	r3, r3
 800da72:	2b00      	cmp	r3, #0
 800da74:	d022      	beq.n	800dabc <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x6c>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
 800da76:	2300      	movs	r3, #0
 800da78:	61bb      	str	r3, [r7, #24]
 800da7a:	e00f      	b.n	800da9c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x4c>
      element_count *= flatbuffer_tensor.shape()->Get(n);
 800da7c:	68f8      	ldr	r0, [r7, #12]
 800da7e:	f7ff ff0b 	bl	800d898 <_ZNK6tflite6Tensor5shapeEv>
 800da82:	4603      	mov	r3, r0
 800da84:	69b9      	ldr	r1, [r7, #24]
 800da86:	4618      	mov	r0, r3
 800da88:	f7fc fbfc 	bl	800a284 <_ZNK11flatbuffers6VectorIlmE3GetEm>
 800da8c:	4602      	mov	r2, r0
 800da8e:	69fb      	ldr	r3, [r7, #28]
 800da90:	fb02 f303 	mul.w	r3, r2, r3
 800da94:	61fb      	str	r3, [r7, #28]
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
 800da96:	69bb      	ldr	r3, [r7, #24]
 800da98:	3301      	adds	r3, #1
 800da9a:	61bb      	str	r3, [r7, #24]
 800da9c:	68f8      	ldr	r0, [r7, #12]
 800da9e:	f7ff fefb 	bl	800d898 <_ZNK6tflite6Tensor5shapeEv>
 800daa2:	4603      	mov	r3, r0
 800daa4:	4618      	mov	r0, r3
 800daa6:	f000 f876 	bl	800db96 <_ZNK11flatbuffers6VectorIlmE6LengthEv>
 800daaa:	4602      	mov	r2, r0
 800daac:	69bb      	ldr	r3, [r7, #24]
 800daae:	4293      	cmp	r3, r2
 800dab0:	bf34      	ite	cc
 800dab2:	2301      	movcc	r3, #1
 800dab4:	2300      	movcs	r3, #0
 800dab6:	b2db      	uxtb	r3, r3
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d1df      	bne.n	800da7c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x2c>
    }
  }

  TfLiteType tf_lite_type;
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
 800dabc:	68f8      	ldr	r0, [r7, #12]
 800dabe:	f7ff fef9 	bl	800d8b4 <_ZNK6tflite6Tensor4typeEv>
 800dac2:	4603      	mov	r3, r0
 800dac4:	461c      	mov	r4, r3
 800dac6:	f002 fc85 	bl	80103d4 <_ZN6tflite21GetMicroErrorReporterEv>
 800daca:	4602      	mov	r2, r0
 800dacc:	f107 0315 	add.w	r3, r7, #21
 800dad0:	4619      	mov	r1, r3
 800dad2:	4620      	mov	r0, r4
 800dad4:	f7fb fe0a 	bl	80096ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 800dad8:	4603      	mov	r3, r0
 800dada:	75fb      	strb	r3, [r7, #23]
 800dadc:	7dfb      	ldrb	r3, [r7, #23]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d001      	beq.n	800dae6 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x96>
 800dae2:	7dfb      	ldrb	r3, [r7, #23]
 800dae4:	e013      	b.n	800db0e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0xbe>
                                          &tf_lite_type,
                                          tflite::GetMicroErrorReporter()));
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
 800dae6:	7d7b      	ldrb	r3, [r7, #21]
 800dae8:	6879      	ldr	r1, [r7, #4]
 800daea:	4618      	mov	r0, r3
 800daec:	f7ff ff38 	bl	800d960 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
 800daf0:	4603      	mov	r3, r0
 800daf2:	75bb      	strb	r3, [r7, #22]
 800daf4:	7dbb      	ldrb	r3, [r7, #22]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d001      	beq.n	800dafe <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0xae>
 800dafa:	7dbb      	ldrb	r3, [r7, #22]
 800dafc:	e007      	b.n	800db0e <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0xbe>
  *bytes = element_count * (*type_size);
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	69fa      	ldr	r2, [r7, #28]
 800db04:	fb03 f202 	mul.w	r2, r3, r2
 800db08:	68bb      	ldr	r3, [r7, #8]
 800db0a:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 800db0c:	2300      	movs	r3, #0
}
 800db0e:	4618      	mov	r0, r3
 800db10:	3724      	adds	r7, #36	@ 0x24
 800db12:	46bd      	mov	sp, r7
 800db14:	bd90      	pop	{r4, r7, pc}

0800db16 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>:

TfLiteStatus TfLiteEvalTensorByteLength(const TfLiteEvalTensor* eval_tensor,
                                        size_t* out_bytes) {
 800db16:	b580      	push	{r7, lr}
 800db18:	b086      	sub	sp, #24
 800db1a:	af00      	add	r7, sp, #0
 800db1c:	6078      	str	r0, [r7, #4]
 800db1e:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(out_bytes != nullptr);
 800db20:	683b      	ldr	r3, [r7, #0]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d101      	bne.n	800db2a <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x14>
 800db26:	f00e f9bd 	bl	801bea4 <abort>

  int element_count = 1;
 800db2a:	2301      	movs	r3, #1
 800db2c:	617b      	str	r3, [r7, #20]
  // If eval_tensor->dims == nullptr, then tensor is a scalar so has 1 element.
  if (eval_tensor->dims != nullptr) {
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	685b      	ldr	r3, [r3, #4]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d015      	beq.n	800db62 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x4c>
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 800db36:	2300      	movs	r3, #0
 800db38:	613b      	str	r3, [r7, #16]
 800db3a:	e00c      	b.n	800db56 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x40>
      element_count *= eval_tensor->dims->data[n];
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	685a      	ldr	r2, [r3, #4]
 800db40:	693b      	ldr	r3, [r7, #16]
 800db42:	009b      	lsls	r3, r3, #2
 800db44:	4413      	add	r3, r2
 800db46:	685a      	ldr	r2, [r3, #4]
 800db48:	697b      	ldr	r3, [r7, #20]
 800db4a:	fb02 f303 	mul.w	r3, r2, r3
 800db4e:	617b      	str	r3, [r7, #20]
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 800db50:	693b      	ldr	r3, [r7, #16]
 800db52:	3301      	adds	r3, #1
 800db54:	613b      	str	r3, [r7, #16]
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	685b      	ldr	r3, [r3, #4]
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	693a      	ldr	r2, [r7, #16]
 800db5e:	429a      	cmp	r2, r3
 800db60:	dbec      	blt.n	800db3c <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x26>
    }
  }
  size_t type_size;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(eval_tensor->type, &type_size));
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	7a1b      	ldrb	r3, [r3, #8]
 800db66:	f107 0208 	add.w	r2, r7, #8
 800db6a:	4611      	mov	r1, r2
 800db6c:	4618      	mov	r0, r3
 800db6e:	f7ff fef7 	bl	800d960 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
 800db72:	4603      	mov	r3, r0
 800db74:	73fb      	strb	r3, [r7, #15]
 800db76:	7bfb      	ldrb	r3, [r7, #15]
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d001      	beq.n	800db80 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x6a>
 800db7c:	7bfb      	ldrb	r3, [r7, #15]
 800db7e:	e006      	b.n	800db8e <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x78>
  *out_bytes = element_count * type_size;
 800db80:	697b      	ldr	r3, [r7, #20]
 800db82:	68ba      	ldr	r2, [r7, #8]
 800db84:	fb03 f202 	mul.w	r2, r3, r2
 800db88:	683b      	ldr	r3, [r7, #0]
 800db8a:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 800db8c:	2300      	movs	r3, #0
}
 800db8e:	4618      	mov	r0, r3
 800db90:	3718      	adds	r7, #24
 800db92:	46bd      	mov	sp, r7
 800db94:	bd80      	pop	{r7, pc}

0800db96 <_ZNK11flatbuffers6VectorIlmE6LengthEv>:
  SizeT Length() const { return size(); }
 800db96:	b580      	push	{r7, lr}
 800db98:	b082      	sub	sp, #8
 800db9a:	af00      	add	r7, sp, #0
 800db9c:	6078      	str	r0, [r7, #4]
 800db9e:	6878      	ldr	r0, [r7, #4]
 800dba0:	f7fc fb62 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 800dba4:	4603      	mov	r3, r0
 800dba6:	4618      	mov	r0, r3
 800dba8:	3708      	adds	r7, #8
 800dbaa:	46bd      	mov	sp, r7
 800dbac:	bd80      	pop	{r7, pc}

0800dbae <_ZNK6tflite6Tensor11is_variableEv>:
  bool is_variable() const {
 800dbae:	b580      	push	{r7, lr}
 800dbb0:	b082      	sub	sp, #8
 800dbb2:	af00      	add	r7, sp, #0
 800dbb4:	6078      	str	r0, [r7, #4]
    return GetField<uint8_t>(VT_IS_VARIABLE, 0) != 0;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	2200      	movs	r2, #0
 800dbba:	210e      	movs	r1, #14
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	f7fc fab1 	bl	800a124 <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	bf14      	ite	ne
 800dbc8:	2301      	movne	r3, #1
 800dbca:	2300      	moveq	r3, #0
 800dbcc:	b2db      	uxtb	r3, r3
  }
 800dbce:	4618      	mov	r0, r3
 800dbd0:	3708      	adds	r7, #8
 800dbd2:	46bd      	mov	sp, r7
 800dbd4:	bd80      	pop	{r7, pc}

0800dbd6 <_ZNK6tflite8Operator12opcode_indexEv>:
  uint32_t opcode_index() const {
 800dbd6:	b580      	push	{r7, lr}
 800dbd8:	b082      	sub	sp, #8
 800dbda:	af00      	add	r7, sp, #0
 800dbdc:	6078      	str	r0, [r7, #4]
    return GetField<uint32_t>(VT_OPCODE_INDEX, 0);
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	2104      	movs	r1, #4
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	f7f3 feac 	bl	8001942 <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_>
 800dbea:	4603      	mov	r3, r0
  }
 800dbec:	4618      	mov	r0, r3
 800dbee:	3708      	adds	r7, #8
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	bd80      	pop	{r7, pc}

0800dbf4 <_ZNK6tflite8Operator6inputsEv>:
  const ::flatbuffers::Vector<int32_t> *inputs() const {
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b082      	sub	sp, #8
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<int32_t> *>(VT_INPUTS);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	2106      	movs	r1, #6
 800dc00:	4618      	mov	r0, r3
 800dc02:	f7fc fabe 	bl	800a182 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlmEEmEET_t>
 800dc06:	4603      	mov	r3, r0
  }
 800dc08:	4618      	mov	r0, r3
 800dc0a:	3708      	adds	r7, #8
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	bd80      	pop	{r7, pc}

0800dc10 <_ZNK6tflite8Operator7outputsEv>:
  const ::flatbuffers::Vector<int32_t> *outputs() const {
 800dc10:	b580      	push	{r7, lr}
 800dc12:	b082      	sub	sp, #8
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<int32_t> *>(VT_OUTPUTS);
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	2108      	movs	r1, #8
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	f7fc fab0 	bl	800a182 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlmEEmEET_t>
 800dc22:	4603      	mov	r3, r0
  }
 800dc24:	4618      	mov	r0, r3
 800dc26:	3708      	adds	r7, #8
 800dc28:	46bd      	mov	sp, r7
 800dc2a:	bd80      	pop	{r7, pc}

0800dc2c <_ZNK6tflite8Operator13intermediatesEv>:
  const ::flatbuffers::Vector<int32_t> *intermediates() const {
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b082      	sub	sp, #8
 800dc30:	af00      	add	r7, sp, #0
 800dc32:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<int32_t> *>(VT_INTERMEDIATES);
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	2114      	movs	r1, #20
 800dc38:	4618      	mov	r0, r3
 800dc3a:	f7fc faa2 	bl	800a182 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlmEEmEET_t>
 800dc3e:	4603      	mov	r3, r0
  }
 800dc40:	4618      	mov	r0, r3
 800dc42:	3708      	adds	r7, #8
 800dc44:	46bd      	mov	sp, r7
 800dc46:	bd80      	pop	{r7, pc}

0800dc48 <_ZNK6tflite8SubGraph7tensorsEv>:
  const ::flatbuffers::Vector<::flatbuffers::Offset<tflite::Tensor>> *tensors() const {
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b082      	sub	sp, #8
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<::flatbuffers::Offset<tflite::Tensor>> *>(VT_TENSORS);
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	2104      	movs	r1, #4
 800dc54:	4618      	mov	r0, r3
 800dc56:	f000 fdef 	bl	800e838 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6TensorEEEmEEmEET_t>
 800dc5a:	4603      	mov	r3, r0
  }
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	3708      	adds	r7, #8
 800dc60:	46bd      	mov	sp, r7
 800dc62:	bd80      	pop	{r7, pc}

0800dc64 <_ZNK6tflite8SubGraph6inputsEv>:
  const ::flatbuffers::Vector<int32_t> *inputs() const {
 800dc64:	b580      	push	{r7, lr}
 800dc66:	b082      	sub	sp, #8
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<int32_t> *>(VT_INPUTS);
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2106      	movs	r1, #6
 800dc70:	4618      	mov	r0, r3
 800dc72:	f7fc fa86 	bl	800a182 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlmEEmEET_t>
 800dc76:	4603      	mov	r3, r0
  }
 800dc78:	4618      	mov	r0, r3
 800dc7a:	3708      	adds	r7, #8
 800dc7c:	46bd      	mov	sp, r7
 800dc7e:	bd80      	pop	{r7, pc}

0800dc80 <_ZNK6tflite8SubGraph7outputsEv>:
  const ::flatbuffers::Vector<int32_t> *outputs() const {
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b082      	sub	sp, #8
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<int32_t> *>(VT_OUTPUTS);
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	2108      	movs	r1, #8
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	f7fc fa78 	bl	800a182 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlmEEmEET_t>
 800dc92:	4603      	mov	r3, r0
  }
 800dc94:	4618      	mov	r0, r3
 800dc96:	3708      	adds	r7, #8
 800dc98:	46bd      	mov	sp, r7
 800dc9a:	bd80      	pop	{r7, pc}

0800dc9c <_ZNK6tflite6Buffer4dataEv>:
  const ::flatbuffers::Vector<uint8_t> *data() const {
 800dc9c:	b580      	push	{r7, lr}
 800dc9e:	b082      	sub	sp, #8
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<uint8_t> *>(VT_DATA);
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	2104      	movs	r1, #4
 800dca8:	4618      	mov	r0, r3
 800dcaa:	f7fc fa0b 	bl	800a0c4 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIhmEEmEET_t>
 800dcae:	4603      	mov	r3, r0
  }
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	3708      	adds	r7, #8
 800dcb4:	46bd      	mov	sp, r7
 800dcb6:	bd80      	pop	{r7, pc}

0800dcb8 <_ZNK6tflite8Metadata4nameEv>:
  const ::flatbuffers::String *name() const {
 800dcb8:	b580      	push	{r7, lr}
 800dcba:	b082      	sub	sp, #8
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::String *>(VT_NAME);
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	2104      	movs	r1, #4
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	f7fc fa6c 	bl	800a1a2 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6StringEmEET_t>
 800dcca:	4603      	mov	r3, r0
  }
 800dccc:	4618      	mov	r0, r3
 800dcce:	3708      	adds	r7, #8
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	bd80      	pop	{r7, pc}

0800dcd4 <_ZNK6tflite8Metadata6bufferEv>:
  uint32_t buffer() const {
 800dcd4:	b580      	push	{r7, lr}
 800dcd6:	b082      	sub	sp, #8
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	6078      	str	r0, [r7, #4]
    return GetField<uint32_t>(VT_BUFFER, 0);
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	2200      	movs	r2, #0
 800dce0:	2106      	movs	r1, #6
 800dce2:	4618      	mov	r0, r3
 800dce4:	f7f3 fe2d 	bl	8001942 <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_>
 800dce8:	4603      	mov	r3, r0
  }
 800dcea:	4618      	mov	r0, r3
 800dcec:	3708      	adds	r7, #8
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	bd80      	pop	{r7, pc}

0800dcf2 <_ZNK6tflite5Model14operator_codesEv>:
  const ::flatbuffers::Vector<::flatbuffers::Offset<tflite::OperatorCode>> *operator_codes() const {
 800dcf2:	b580      	push	{r7, lr}
 800dcf4:	b082      	sub	sp, #8
 800dcf6:	af00      	add	r7, sp, #0
 800dcf8:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<::flatbuffers::Offset<tflite::OperatorCode>> *>(VT_OPERATOR_CODES);
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	2106      	movs	r1, #6
 800dcfe:	4618      	mov	r0, r3
 800dd00:	f000 fdaa 	bl	800e858 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmEEmEET_t>
 800dd04:	4603      	mov	r3, r0
  }
 800dd06:	4618      	mov	r0, r3
 800dd08:	3708      	adds	r7, #8
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	bd80      	pop	{r7, pc}

0800dd0e <_ZNK6tflite5Model7buffersEv>:
  const ::flatbuffers::Vector<::flatbuffers::Offset<tflite::Buffer>> *buffers() const {
 800dd0e:	b580      	push	{r7, lr}
 800dd10:	b082      	sub	sp, #8
 800dd12:	af00      	add	r7, sp, #0
 800dd14:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<::flatbuffers::Offset<tflite::Buffer>> *>(VT_BUFFERS);
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	210c      	movs	r1, #12
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	f000 fdac 	bl	800e878 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6BufferEEEmEEmEET_t>
 800dd20:	4603      	mov	r3, r0
  }
 800dd22:	4618      	mov	r0, r3
 800dd24:	3708      	adds	r7, #8
 800dd26:	46bd      	mov	sp, r7
 800dd28:	bd80      	pop	{r7, pc}

0800dd2a <_ZNK6tflite5Model8metadataEv>:
  const ::flatbuffers::Vector<::flatbuffers::Offset<tflite::Metadata>> *metadata() const {
 800dd2a:	b580      	push	{r7, lr}
 800dd2c:	b082      	sub	sp, #8
 800dd2e:	af00      	add	r7, sp, #0
 800dd30:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<::flatbuffers::Offset<tflite::Metadata>> *>(VT_METADATA);
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	2110      	movs	r1, #16
 800dd36:	4618      	mov	r0, r3
 800dd38:	f000 fdae 	bl	800e898 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8MetadataEEEmEEmEET_t>
 800dd3c:	4603      	mov	r3, r0
  }
 800dd3e:	4618      	mov	r0, r3
 800dd40:	3708      	adds	r7, #8
 800dd42:	46bd      	mov	sp, r7
 800dd44:	bd80      	pop	{r7, pc}

0800dd46 <_ZN6tflite21AllocationInfoBuilder18UpdateFirstCreatedEPNS_14AllocationInfoEi>:

// Mark the given Allocation info as first created at the specified allocation
// scope count. Only the first creation must be recorded since the allocation
// scope count monotonically increases throughout the lifetime marking process.
void AllocationInfoBuilder::UpdateFirstCreated(AllocationInfo* current,
                                               int allocation_scope_count) {
 800dd46:	b580      	push	{r7, lr}
 800dd48:	b084      	sub	sp, #16
 800dd4a:	af00      	add	r7, sp, #0
 800dd4c:	60f8      	str	r0, [r7, #12]
 800dd4e:	60b9      	str	r1, [r7, #8]
 800dd50:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 800dd52:	68bb      	ldr	r3, [r7, #8]
 800dd54:	689b      	ldr	r3, [r3, #8]
 800dd56:	687a      	ldr	r2, [r7, #4]
 800dd58:	429a      	cmp	r2, r3
 800dd5a:	da01      	bge.n	800dd60 <_ZN6tflite21AllocationInfoBuilder18UpdateFirstCreatedEPNS_14AllocationInfoEi+0x1a>
 800dd5c:	f00e f8a2 	bl	801bea4 <abort>
  if (current->first_created == kUninitializedLifetime) {
 800dd60:	68bb      	ldr	r3, [r7, #8]
 800dd62:	689b      	ldr	r3, [r3, #8]
 800dd64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd68:	d102      	bne.n	800dd70 <_ZN6tflite21AllocationInfoBuilder18UpdateFirstCreatedEPNS_14AllocationInfoEi+0x2a>
    current->first_created = allocation_scope_count;
 800dd6a:	68bb      	ldr	r3, [r7, #8]
 800dd6c:	687a      	ldr	r2, [r7, #4]
 800dd6e:	609a      	str	r2, [r3, #8]
  }
}
 800dd70:	bf00      	nop
 800dd72:	3710      	adds	r7, #16
 800dd74:	46bd      	mov	sp, r7
 800dd76:	bd80      	pop	{r7, pc}

0800dd78 <_ZN6tflite21AllocationInfoBuilder14UpdateLastUsedEPNS_14AllocationInfoEi>:

// Mark the given AllocationInfo as last used at the specified allocation scope
// count. Update the last used marker every time, since the allocation scope
// count monotonically increases through the lifetime marking process.
void AllocationInfoBuilder::UpdateLastUsed(AllocationInfo* current,
                                           int allocation_scope_count) {
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b084      	sub	sp, #16
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	60f8      	str	r0, [r7, #12]
 800dd80:	60b9      	str	r1, [r7, #8]
 800dd82:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800dd84:	68bb      	ldr	r3, [r7, #8]
 800dd86:	68db      	ldr	r3, [r3, #12]
 800dd88:	687a      	ldr	r2, [r7, #4]
 800dd8a:	429a      	cmp	r2, r3
 800dd8c:	da01      	bge.n	800dd92 <_ZN6tflite21AllocationInfoBuilder14UpdateLastUsedEPNS_14AllocationInfoEi+0x1a>
 800dd8e:	f00e f889 	bl	801bea4 <abort>
  current->last_used = allocation_scope_count;
 800dd92:	68bb      	ldr	r3, [r7, #8]
 800dd94:	687a      	ldr	r2, [r7, #4]
 800dd96:	60da      	str	r2, [r3, #12]
}
 800dd98:	bf00      	nop
 800dd9a:	3710      	adds	r7, #16
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	bd80      	pop	{r7, pc}

0800dda0 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>:

TfLiteStatus AllocationInfoBuilder::MarkSubgraphLifetimesIfNecessary(
    const Operator* op, internal::ScratchBufferRequest* scratch_buffer_requests,
    ScratchBufferHandle* scratch_buffer_handles,
    SubgraphAllocations* allocations) {
 800dda0:	b590      	push	{r4, r7, lr}
 800dda2:	b08b      	sub	sp, #44	@ 0x2c
 800dda4:	af02      	add	r7, sp, #8
 800dda6:	60f8      	str	r0, [r7, #12]
 800dda8:	60b9      	str	r1, [r7, #8]
 800ddaa:	607a      	str	r2, [r7, #4]
 800ddac:	603b      	str	r3, [r7, #0]
  int first_subgraph_index = -1;
 800ddae:	f04f 33ff 	mov.w	r3, #4294967295
 800ddb2:	61fb      	str	r3, [r7, #28]
  int second_subgraph_index = -1;
 800ddb4:	f04f 33ff 	mov.w	r3, #4294967295
 800ddb8:	61bb      	str	r3, [r7, #24]
  const OperatorCode* opcode =
      model_->operator_codes()->Get(op->opcode_index());
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	f7ff ff97 	bl	800dcf2 <_ZNK6tflite5Model14operator_codesEv>
 800ddc4:	4604      	mov	r4, r0
 800ddc6:	68b8      	ldr	r0, [r7, #8]
 800ddc8:	f7ff ff05 	bl	800dbd6 <_ZNK6tflite8Operator12opcode_indexEv>
 800ddcc:	4603      	mov	r3, r0
 800ddce:	4619      	mov	r1, r3
 800ddd0:	4620      	mov	r0, r4
 800ddd2:	f000 fdd9 	bl	800e988 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmE3GetEm>
 800ddd6:	6178      	str	r0, [r7, #20]
  switch (opcode->builtin_code()) {
 800ddd8:	6978      	ldr	r0, [r7, #20]
 800ddda:	f7fb f859 	bl	8008e90 <_ZNK6tflite12OperatorCode12builtin_codeEv>
 800ddde:	4603      	mov	r3, r0
 800dde0:	2b81      	cmp	r3, #129	@ 0x81
 800dde2:	d017      	beq.n	800de14 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x74>
 800dde4:	2b81      	cmp	r3, #129	@ 0x81
 800dde6:	dc2f      	bgt.n	800de48 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xa8>
 800dde8:	2b76      	cmp	r3, #118	@ 0x76
 800ddea:	d002      	beq.n	800ddf2 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x52>
 800ddec:	2b77      	cmp	r3, #119	@ 0x77
 800ddee:	d01a      	beq.n	800de26 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x86>
      second_subgraph_index =
          op->builtin_options_as_WhileOptions()->body_subgraph_index();
      break;
    }
    default: {
      break;
 800ddf0:	e02a      	b.n	800de48 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xa8>
          op->builtin_options_as_IfOptions()->then_subgraph_index();
 800ddf2:	68b8      	ldr	r0, [r7, #8]
 800ddf4:	f7fb fba9 	bl	800954a <_ZNK6tflite8Operator28builtin_options_as_IfOptionsEv>
 800ddf8:	4603      	mov	r3, r0
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	f7fb fab1 	bl	8009362 <_ZNK6tflite9IfOptions19then_subgraph_indexEv>
 800de00:	61f8      	str	r0, [r7, #28]
          op->builtin_options_as_IfOptions()->else_subgraph_index();
 800de02:	68b8      	ldr	r0, [r7, #8]
 800de04:	f7fb fba1 	bl	800954a <_ZNK6tflite8Operator28builtin_options_as_IfOptionsEv>
 800de08:	4603      	mov	r3, r0
 800de0a:	4618      	mov	r0, r3
 800de0c:	f7fb fab8 	bl	8009380 <_ZNK6tflite9IfOptions19else_subgraph_indexEv>
 800de10:	61b8      	str	r0, [r7, #24]
      break;
 800de12:	e01a      	b.n	800de4a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xaa>
          op->builtin_options_as_CallOnceOptions()->init_subgraph_index();
 800de14:	68b8      	ldr	r0, [r7, #8]
 800de16:	f7fb fbc0 	bl	800959a <_ZNK6tflite8Operator34builtin_options_as_CallOnceOptionsEv>
 800de1a:	4603      	mov	r3, r0
 800de1c:	4618      	mov	r0, r3
 800de1e:	f7fb fabe 	bl	800939e <_ZNK6tflite15CallOnceOptions19init_subgraph_indexEv>
 800de22:	61f8      	str	r0, [r7, #28]
      break;
 800de24:	e011      	b.n	800de4a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xaa>
          op->builtin_options_as_WhileOptions()->cond_subgraph_index();
 800de26:	68b8      	ldr	r0, [r7, #8]
 800de28:	f7fb fba3 	bl	8009572 <_ZNK6tflite8Operator31builtin_options_as_WhileOptionsEv>
 800de2c:	4603      	mov	r3, r0
 800de2e:	4618      	mov	r0, r3
 800de30:	f7fb fac4 	bl	80093bc <_ZNK6tflite12WhileOptions19cond_subgraph_indexEv>
 800de34:	61f8      	str	r0, [r7, #28]
          op->builtin_options_as_WhileOptions()->body_subgraph_index();
 800de36:	68b8      	ldr	r0, [r7, #8]
 800de38:	f7fb fb9b 	bl	8009572 <_ZNK6tflite8Operator31builtin_options_as_WhileOptionsEv>
 800de3c:	4603      	mov	r3, r0
 800de3e:	4618      	mov	r0, r3
 800de40:	f7fb facb 	bl	80093da <_ZNK6tflite12WhileOptions19body_subgraph_indexEv>
 800de44:	61b8      	str	r0, [r7, #24]
      break;
 800de46:	e000      	b.n	800de4a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xaa>
      break;
 800de48:	bf00      	nop
    }
  }
  if (first_subgraph_index != -1) {
 800de4a:	69fb      	ldr	r3, [r7, #28]
 800de4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de50:	d013      	beq.n	800de7a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xda>
    // Enter a new allocation scope for each subgraph.
    allocation_scope_count_++;
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	6a1b      	ldr	r3, [r3, #32]
 800de56:	1c5a      	adds	r2, r3, #1
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	621a      	str	r2, [r3, #32]
    TF_LITE_ENSURE_STATUS(
 800de5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de5e:	9300      	str	r3, [sp, #0]
 800de60:	683b      	ldr	r3, [r7, #0]
 800de62:	687a      	ldr	r2, [r7, #4]
 800de64:	69f9      	ldr	r1, [r7, #28]
 800de66:	68f8      	ldr	r0, [r7, #12]
 800de68:	f000 fa5d 	bl	800e326 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800de6c:	4603      	mov	r3, r0
 800de6e:	74fb      	strb	r3, [r7, #19]
 800de70:	7cfb      	ldrb	r3, [r7, #19]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d001      	beq.n	800de7a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xda>
 800de76:	7cfb      	ldrb	r3, [r7, #19]
 800de78:	e018      	b.n	800deac <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x10c>
        MarkAllocationLifetimes(first_subgraph_index, scratch_buffer_requests,
                                scratch_buffer_handles, allocations));
  }
  if (second_subgraph_index != -1) {
 800de7a:	69bb      	ldr	r3, [r7, #24]
 800de7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de80:	d013      	beq.n	800deaa <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x10a>
    // Enter a new allocation scope for each subgraph.
    allocation_scope_count_++;
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	6a1b      	ldr	r3, [r3, #32]
 800de86:	1c5a      	adds	r2, r3, #1
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	621a      	str	r2, [r3, #32]
    TF_LITE_ENSURE_STATUS(
 800de8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de8e:	9300      	str	r3, [sp, #0]
 800de90:	683b      	ldr	r3, [r7, #0]
 800de92:	687a      	ldr	r2, [r7, #4]
 800de94:	69b9      	ldr	r1, [r7, #24]
 800de96:	68f8      	ldr	r0, [r7, #12]
 800de98:	f000 fa45 	bl	800e326 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800de9c:	4603      	mov	r3, r0
 800de9e:	74bb      	strb	r3, [r7, #18]
 800dea0:	7cbb      	ldrb	r3, [r7, #18]
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d001      	beq.n	800deaa <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x10a>
 800dea6:	7cbb      	ldrb	r3, [r7, #18]
 800dea8:	e000      	b.n	800deac <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x10c>
        MarkAllocationLifetimes(second_subgraph_index, scratch_buffer_requests,
                                scratch_buffer_handles, allocations));
  }
  return kTfLiteOk;
 800deaa:	2300      	movs	r3, #0
}
 800deac:	4618      	mov	r0, r3
 800deae:	3724      	adds	r7, #36	@ 0x24
 800deb0:	46bd      	mov	sp, r7
 800deb2:	bd90      	pop	{r4, r7, pc}

0800deb4 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi>:

TfLiteStatus AllocationInfoBuilder::CreateAllocationInfo(
    int scratch_buffer_request_count) {
 800deb4:	b580      	push	{r7, lr}
 800deb6:	b086      	sub	sp, #24
 800deb8:	af00      	add	r7, sp, #0
 800deba:	6078      	str	r0, [r7, #4]
 800debc:	6039      	str	r1, [r7, #0]
  size_t subgraph_offsets_length = model_->subgraphs()->size() * sizeof(size_t);
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	4618      	mov	r0, r3
 800dec4:	f7ff fbce 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800dec8:	4603      	mov	r3, r0
 800deca:	4618      	mov	r0, r3
 800decc:	f7ff fc50 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 800ded0:	4603      	mov	r3, r0
 800ded2:	009b      	lsls	r3, r3, #2
 800ded4:	60fb      	str	r3, [r7, #12]
  info_.subgraph_offsets =
      reinterpret_cast<size_t*>(non_persistent_allocator_->AllocateTemp(
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	6858      	ldr	r0, [r3, #4]
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	685b      	ldr	r3, [r3, #4]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	3308      	adds	r3, #8
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	2204      	movs	r2, #4
 800dee6:	68f9      	ldr	r1, [r7, #12]
 800dee8:	4798      	blx	r3
 800deea:	4602      	mov	r2, r0
  info_.subgraph_offsets =
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	611a      	str	r2, [r3, #16]
          subgraph_offsets_length, alignof(size_t)));
  if (info_.subgraph_offsets == nullptr) {
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	691b      	ldr	r3, [r3, #16]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d105      	bne.n	800df04 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x50>
    MicroPrintf(
 800def8:	68f9      	ldr	r1, [r7, #12]
 800defa:	4836      	ldr	r0, [pc, #216]	@ (800dfd4 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x120>)
 800defc:	f003 fb8c 	bl	8011618 <_Z11MicroPrintfPKcz>
        "Failed to allocate memory for memory planning, %d bytes required",
        subgraph_offsets_length);
    return kTfLiteError;
 800df00:	2301      	movs	r3, #1
 800df02:	e063      	b.n	800dfcc <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x118>
  }
  size_t tensor_count = 0;
 800df04:	2300      	movs	r3, #0
 800df06:	617b      	str	r3, [r7, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800df08:	2300      	movs	r3, #0
 800df0a:	613b      	str	r3, [r7, #16]
 800df0c:	e01f      	b.n	800df4e <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x9a>
       subgraph_idx++) {
    // Add all tensors in each subgraph to the AllocationInfo array. Even weight
    // tensors are added but marked with needs_allocating = false. Including all
    // tensors in the graph here simplifies logic.
    info_.subgraph_offsets[subgraph_idx] = tensor_count;
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	691a      	ldr	r2, [r3, #16]
 800df12:	693b      	ldr	r3, [r7, #16]
 800df14:	009b      	lsls	r3, r3, #2
 800df16:	4413      	add	r3, r2
 800df18:	697a      	ldr	r2, [r7, #20]
 800df1a:	601a      	str	r2, [r3, #0]
    tensor_count += model_->subgraphs()->Get(subgraph_idx)->tensors()->size();
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	4618      	mov	r0, r3
 800df22:	f7ff fb9f 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800df26:	4603      	mov	r3, r0
 800df28:	6939      	ldr	r1, [r7, #16]
 800df2a:	4618      	mov	r0, r3
 800df2c:	f7ff fc2e 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 800df30:	4603      	mov	r3, r0
 800df32:	4618      	mov	r0, r3
 800df34:	f7ff fe88 	bl	800dc48 <_ZNK6tflite8SubGraph7tensorsEv>
 800df38:	4603      	mov	r3, r0
 800df3a:	4618      	mov	r0, r3
 800df3c:	f000 fcbc 	bl	800e8b8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE4sizeEv>
 800df40:	4602      	mov	r2, r0
 800df42:	697b      	ldr	r3, [r7, #20]
 800df44:	4413      	add	r3, r2
 800df46:	617b      	str	r3, [r7, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800df48:	693b      	ldr	r3, [r7, #16]
 800df4a:	3301      	adds	r3, #1
 800df4c:	613b      	str	r3, [r7, #16]
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	4618      	mov	r0, r3
 800df54:	f7ff fb86 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800df58:	4603      	mov	r3, r0
 800df5a:	4618      	mov	r0, r3
 800df5c:	f7ff fc08 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 800df60:	4602      	mov	r2, r0
 800df62:	693b      	ldr	r3, [r7, #16]
 800df64:	4293      	cmp	r3, r2
 800df66:	bf34      	ite	cc
 800df68:	2301      	movcc	r3, #1
 800df6a:	2300      	movcs	r3, #0
 800df6c:	b2db      	uxtb	r3, r3
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d1cd      	bne.n	800df0e <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x5a>
  }
  info_.tensor_count = tensor_count;
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	697a      	ldr	r2, [r7, #20]
 800df76:	619a      	str	r2, [r3, #24]

  // Scratch buffer allocations follow tensor allocations, so the scratch offset
  // is equal to the number of tensor allocations.
  info_.scratch_offset = tensor_count;
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	697a      	ldr	r2, [r7, #20]
 800df7c:	615a      	str	r2, [r3, #20]
  info_.allocation_info_count = tensor_count + scratch_buffer_request_count;
 800df7e:	683a      	ldr	r2, [r7, #0]
 800df80:	697b      	ldr	r3, [r7, #20]
 800df82:	441a      	add	r2, r3
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	60da      	str	r2, [r3, #12]
  info_.scratch_buffer_count = scratch_buffer_request_count;
 800df88:	683a      	ldr	r2, [r7, #0]
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	61da      	str	r2, [r3, #28]
  size_t bytes = sizeof(AllocationInfo) * info_.allocation_info_count;
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	68da      	ldr	r2, [r3, #12]
 800df92:	4613      	mov	r3, r2
 800df94:	005b      	lsls	r3, r3, #1
 800df96:	4413      	add	r3, r2
 800df98:	00db      	lsls	r3, r3, #3
 800df9a:	60bb      	str	r3, [r7, #8]

  // Allocate an array of AllocationInfo structs from the temp section. This
  // struct will be used by AllocationInfoBuilder to find buffer usage.
  info_.allocation_info = reinterpret_cast<AllocationInfo*>(
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	6858      	ldr	r0, [r3, #4]
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	685b      	ldr	r3, [r3, #4]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	3308      	adds	r3, #8
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	2204      	movs	r2, #4
 800dfac:	68b9      	ldr	r1, [r7, #8]
 800dfae:	4798      	blx	r3
 800dfb0:	4602      	mov	r2, r0
  info_.allocation_info = reinterpret_cast<AllocationInfo*>(
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	609a      	str	r2, [r3, #8]
  if (info_.allocation_info == nullptr) {
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	689b      	ldr	r3, [r3, #8]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d105      	bne.n	800dfca <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x116>
    MicroPrintf(
 800dfbe:	68b9      	ldr	r1, [r7, #8]
 800dfc0:	4804      	ldr	r0, [pc, #16]	@ (800dfd4 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x120>)
 800dfc2:	f003 fb29 	bl	8011618 <_Z11MicroPrintfPKcz>
        "Failed to allocate memory for memory planning, %d bytes required",
        bytes);
    return kTfLiteError;
 800dfc6:	2301      	movs	r3, #1
 800dfc8:	e000      	b.n	800dfcc <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x118>
  }
  return kTfLiteOk;
 800dfca:	2300      	movs	r3, #0
}
 800dfcc:	4618      	mov	r0, r3
 800dfce:	3718      	adds	r7, #24
 800dfd0:	46bd      	mov	sp, r7
 800dfd2:	bd80      	pop	{r7, pc}
 800dfd4:	0801f2e8 	.word	0x0801f2e8

0800dfd8 <_ZN6tflite21AllocationInfoBuilder18FreeAllocationInfoEv>:

TfLiteStatus AllocationInfoBuilder::FreeAllocationInfo() {
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b082      	sub	sp, #8
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
  non_persistent_allocator_->DeallocateTemp(
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	6858      	ldr	r0, [r3, #4]
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	685b      	ldr	r3, [r3, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	330c      	adds	r3, #12
 800dfec:	681b      	ldr	r3, [r3, #0]
      reinterpret_cast<uint8_t*>(info_.allocation_info));
 800dfee:	687a      	ldr	r2, [r7, #4]
 800dff0:	6892      	ldr	r2, [r2, #8]
  non_persistent_allocator_->DeallocateTemp(
 800dff2:	4611      	mov	r1, r2
 800dff4:	4798      	blx	r3
  non_persistent_allocator_->DeallocateTemp(
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	6858      	ldr	r0, [r3, #4]
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	685b      	ldr	r3, [r3, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	330c      	adds	r3, #12
 800e002:	681b      	ldr	r3, [r3, #0]
      reinterpret_cast<uint8_t*>(info_.subgraph_offsets));
 800e004:	687a      	ldr	r2, [r7, #4]
 800e006:	6912      	ldr	r2, [r2, #16]
  non_persistent_allocator_->DeallocateTemp(
 800e008:	4611      	mov	r1, r2
 800e00a:	4798      	blx	r3
  return kTfLiteOk;
 800e00c:	2300      	movs	r3, #0
}
 800e00e:	4618      	mov	r0, r3
 800e010:	3708      	adds	r7, #8
 800e012:	46bd      	mov	sp, r7
 800e014:	bd80      	pop	{r7, pc}
	...

0800e018 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor>:

TfLiteStatus AllocationInfoBuilder::ValidateSubgraph(
    const SubGraph* subgraph, TfLiteEvalTensor* eval_tensors) {
 800e018:	b580      	push	{r7, lr}
 800e01a:	b08c      	sub	sp, #48	@ 0x30
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	60f8      	str	r0, [r7, #12]
 800e020:	60b9      	str	r1, [r7, #8]
 800e022:	607a      	str	r2, [r7, #4]
  uint32_t operators_size = NumSubgraphOperators(subgraph);
 800e024:	68b8      	ldr	r0, [r7, #8]
 800e026:	f7ff fb2b 	bl	800d680 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
 800e02a:	6278      	str	r0, [r7, #36]	@ 0x24

  for (uint32_t i = 0; i < operators_size; i++) {
 800e02c:	2300      	movs	r3, #0
 800e02e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e030:	e052      	b.n	800e0d8 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xc0>
    const auto op = subgraph->operators()->Get(i);
 800e032:	68b8      	ldr	r0, [r7, #8]
 800e034:	f7ff fb08 	bl	800d648 <_ZNK6tflite8SubGraph9operatorsEv>
 800e038:	4603      	mov	r3, r0
 800e03a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e03c:	4618      	mov	r0, r3
 800e03e:	f000 fc6f 	bl	800e920 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEmE3GetEm>
 800e042:	6238      	str	r0, [r7, #32]
    for (size_t n = 0;
 800e044:	2300      	movs	r3, #0
 800e046:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e048:	e02d      	b.n	800e0a6 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x8e>
         op->intermediates() != nullptr && n < op->intermediates()->size();
         n++) {
      const int tensor_index = op->intermediates()->Get(n);
 800e04a:	6a38      	ldr	r0, [r7, #32]
 800e04c:	f7ff fdee 	bl	800dc2c <_ZNK6tflite8Operator13intermediatesEv>
 800e050:	4603      	mov	r3, r0
 800e052:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e054:	4618      	mov	r0, r3
 800e056:	f7fc f915 	bl	800a284 <_ZNK11flatbuffers6VectorIlmE3GetEm>
 800e05a:	61f8      	str	r0, [r7, #28]
      size_t tensor_size = -1;
 800e05c:	f04f 33ff 	mov.w	r3, #4294967295
 800e060:	617b      	str	r3, [r7, #20]
      TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 800e062:	69fa      	ldr	r2, [r7, #28]
 800e064:	4613      	mov	r3, r2
 800e066:	005b      	lsls	r3, r3, #1
 800e068:	4413      	add	r3, r2
 800e06a:	009b      	lsls	r3, r3, #2
 800e06c:	461a      	mov	r2, r3
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	4413      	add	r3, r2
 800e072:	f107 0214 	add.w	r2, r7, #20
 800e076:	4611      	mov	r1, r2
 800e078:	4618      	mov	r0, r3
 800e07a:	f7ff fd4c 	bl	800db16 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800e07e:	4603      	mov	r3, r0
 800e080:	76fb      	strb	r3, [r7, #27]
 800e082:	7efb      	ldrb	r3, [r7, #27]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d001      	beq.n	800e08c <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x74>
 800e088:	7efb      	ldrb	r3, [r7, #27]
 800e08a:	e02a      	b.n	800e0e2 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xca>
          &eval_tensors[tensor_index], &tensor_size));
      if (tensor_size != 0) {
 800e08c:	697b      	ldr	r3, [r7, #20]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d006      	beq.n	800e0a0 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x88>
        MicroPrintf(
 800e092:	697b      	ldr	r3, [r7, #20]
 800e094:	4619      	mov	r1, r3
 800e096:	4815      	ldr	r0, [pc, #84]	@ (800e0ec <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd4>)
 800e098:	f003 fabe 	bl	8011618 <_Z11MicroPrintfPKcz>
            "Does not support intermediate tensor with non-zero size: %d",
            tensor_size);
        return kTfLiteError;
 800e09c:	2301      	movs	r3, #1
 800e09e:	e020      	b.n	800e0e2 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xca>
    for (size_t n = 0;
 800e0a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0a2:	3301      	adds	r3, #1
 800e0a4:	62bb      	str	r3, [r7, #40]	@ 0x28
         op->intermediates() != nullptr && n < op->intermediates()->size();
 800e0a6:	6a38      	ldr	r0, [r7, #32]
 800e0a8:	f7ff fdc0 	bl	800dc2c <_ZNK6tflite8Operator13intermediatesEv>
 800e0ac:	4603      	mov	r3, r0
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d00c      	beq.n	800e0cc <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xb4>
 800e0b2:	6a38      	ldr	r0, [r7, #32]
 800e0b4:	f7ff fdba 	bl	800dc2c <_ZNK6tflite8Operator13intermediatesEv>
 800e0b8:	4603      	mov	r3, r0
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	f7fc f8d4 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 800e0c0:	4602      	mov	r2, r0
 800e0c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0c4:	4293      	cmp	r3, r2
 800e0c6:	d201      	bcs.n	800e0cc <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xb4>
 800e0c8:	2301      	movs	r3, #1
 800e0ca:	e000      	b.n	800e0ce <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xb6>
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d1bb      	bne.n	800e04a <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x32>
  for (uint32_t i = 0; i < operators_size; i++) {
 800e0d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0d4:	3301      	adds	r3, #1
 800e0d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e0d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e0da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0dc:	429a      	cmp	r2, r3
 800e0de:	d3a8      	bcc.n	800e032 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x1a>
      }
    }
  }
  return kTfLiteOk;
 800e0e0:	2300      	movs	r3, #0
}
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	3730      	adds	r7, #48	@ 0x30
 800e0e6:	46bd      	mov	sp, r7
 800e0e8:	bd80      	pop	{r7, pc}
 800e0ea:	bf00      	nop
 800e0ec:	0801f32c 	.word	0x0801f32c

0800e0f0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE>:

TfLiteStatus AllocationInfoBuilder::InitializeAllocationInfo(
    const int32_t* offline_offsets, SubgraphAllocations* allocations) {
 800e0f0:	b580      	push	{r7, lr}
 800e0f2:	b092      	sub	sp, #72	@ 0x48
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	60f8      	str	r0, [r7, #12]
 800e0f8:	60b9      	str	r1, [r7, #8]
 800e0fa:	607a      	str	r2, [r7, #4]
  AllocationInfo* allocation_info = info_.allocation_info;
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	689b      	ldr	r3, [r3, #8]
 800e100:	637b      	str	r3, [r7, #52]	@ 0x34
  // Initialize allocation info for every tensor in every subgraph.
  int offline_index = 0;
 800e102:	2300      	movs	r3, #0
 800e104:	647b      	str	r3, [r7, #68]	@ 0x44
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800e106:	2300      	movs	r3, #0
 800e108:	643b      	str	r3, [r7, #64]	@ 0x40
 800e10a:	e0c7      	b.n	800e29c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1ac>
       subgraph_idx++) {
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	4618      	mov	r0, r3
 800e112:	f7ff faa7 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800e116:	4603      	mov	r3, r0
 800e118:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e11a:	4618      	mov	r0, r3
 800e11c:	f7ff fb36 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 800e120:	62b8      	str	r0, [r7, #40]	@ 0x28
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 800e122:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e124:	00db      	lsls	r3, r3, #3
 800e126:	687a      	ldr	r2, [r7, #4]
 800e128:	4413      	add	r3, r2
 800e12a:	685b      	ldr	r3, [r3, #4]
 800e12c:	627b      	str	r3, [r7, #36]	@ 0x24
    AllocationInfo* subgraph_allocation_info =
        &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	691a      	ldr	r2, [r3, #16]
 800e132:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e134:	009b      	lsls	r3, r3, #2
 800e136:	4413      	add	r3, r2
 800e138:	681a      	ldr	r2, [r3, #0]
 800e13a:	4613      	mov	r3, r2
 800e13c:	005b      	lsls	r3, r3, #1
 800e13e:	4413      	add	r3, r2
 800e140:	00db      	lsls	r3, r3, #3
 800e142:	461a      	mov	r2, r3
    AllocationInfo* subgraph_allocation_info =
 800e144:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e146:	4413      	add	r3, r2
 800e148:	623b      	str	r3, [r7, #32]

    // Ensure constraints are met.
    TF_LITE_ENSURE_STATUS(ValidateSubgraph(subgraph, eval_tensors));
 800e14a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e14c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e14e:	68f8      	ldr	r0, [r7, #12]
 800e150:	f7ff ff62 	bl	800e018 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor>
 800e154:	4603      	mov	r3, r0
 800e156:	77fb      	strb	r3, [r7, #31]
 800e158:	7ffb      	ldrb	r3, [r7, #31]
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d001      	beq.n	800e162 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x72>
 800e15e:	7ffb      	ldrb	r3, [r7, #31]
 800e160:	e0dd      	b.n	800e31e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x22e>

    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800e162:	2300      	movs	r3, #0
 800e164:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e166:	e085      	b.n	800e274 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x184>
      AllocationInfo* current = &subgraph_allocation_info[i];
 800e168:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e16a:	4613      	mov	r3, r2
 800e16c:	005b      	lsls	r3, r3, #1
 800e16e:	4413      	add	r3, r2
 800e170:	00db      	lsls	r3, r3, #3
 800e172:	461a      	mov	r2, r3
 800e174:	6a3b      	ldr	r3, [r7, #32]
 800e176:	4413      	add	r3, r2
 800e178:	61bb      	str	r3, [r7, #24]
      current->output_ptr = &(eval_tensors[i].data.data);
 800e17a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e17c:	4613      	mov	r3, r2
 800e17e:	005b      	lsls	r3, r3, #1
 800e180:	4413      	add	r3, r2
 800e182:	009b      	lsls	r3, r3, #2
 800e184:	461a      	mov	r2, r3
 800e186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e188:	4413      	add	r3, r2
 800e18a:	461a      	mov	r2, r3
 800e18c:	69bb      	ldr	r3, [r7, #24]
 800e18e:	605a      	str	r2, [r3, #4]

      TF_LITE_ENSURE_STATUS(
 800e190:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e192:	4613      	mov	r3, r2
 800e194:	005b      	lsls	r3, r3, #1
 800e196:	4413      	add	r3, r2
 800e198:	009b      	lsls	r3, r3, #2
 800e19a:	461a      	mov	r2, r3
 800e19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e19e:	4413      	add	r3, r2
 800e1a0:	69ba      	ldr	r2, [r7, #24]
 800e1a2:	4611      	mov	r1, r2
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	f7ff fcb6 	bl	800db16 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800e1aa:	4603      	mov	r3, r0
 800e1ac:	75fb      	strb	r3, [r7, #23]
 800e1ae:	7dfb      	ldrb	r3, [r7, #23]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d001      	beq.n	800e1b8 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xc8>
 800e1b4:	7dfb      	ldrb	r3, [r7, #23]
 800e1b6:	e0b2      	b.n	800e31e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x22e>
          TfLiteEvalTensorByteLength(&eval_tensors[i], &current->bytes));

      current->first_created = kUninitializedLifetime;
 800e1b8:	69bb      	ldr	r3, [r7, #24]
 800e1ba:	f04f 32ff 	mov.w	r2, #4294967295
 800e1be:	609a      	str	r2, [r3, #8]
      current->last_used = kUninitializedLifetime;
 800e1c0:	69bb      	ldr	r3, [r7, #24]
 800e1c2:	f04f 32ff 	mov.w	r2, #4294967295
 800e1c6:	60da      	str	r2, [r3, #12]
      current->needs_allocating =
          (eval_tensors[i].data.data == nullptr) &&
 800e1c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e1ca:	4613      	mov	r3, r2
 800e1cc:	005b      	lsls	r3, r3, #1
 800e1ce:	4413      	add	r3, r2
 800e1d0:	009b      	lsls	r3, r3, #2
 800e1d2:	461a      	mov	r2, r3
 800e1d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1d6:	4413      	add	r3, r2
 800e1d8:	681b      	ldr	r3, [r3, #0]
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d117      	bne.n	800e20e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x11e>
 800e1de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e1e0:	f7ff fd32 	bl	800dc48 <_ZNK6tflite8SubGraph7tensorsEv>
 800e1e4:	4603      	mov	r3, r0
 800e1e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	f000 fb73 	bl	800e8d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE3GetEm>
 800e1ee:	4603      	mov	r3, r0
 800e1f0:	4618      	mov	r0, r3
 800e1f2:	f7ff fcdc 	bl	800dbae <_ZNK6tflite6Tensor11is_variableEv>
 800e1f6:	4603      	mov	r3, r0
 800e1f8:	f083 0301 	eor.w	r3, r3, #1
 800e1fc:	b2db      	uxtb	r3, r3
          (eval_tensors[i].data.data == nullptr) &&
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d005      	beq.n	800e20e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x11e>
          (current->bytes != 0);
 800e202:	69bb      	ldr	r3, [r7, #24]
 800e204:	681b      	ldr	r3, [r3, #0]
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800e206:	2b00      	cmp	r3, #0
 800e208:	d001      	beq.n	800e20e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x11e>
 800e20a:	2201      	movs	r2, #1
 800e20c:	e000      	b.n	800e210 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x120>
 800e20e:	2200      	movs	r2, #0
      current->needs_allocating =
 800e210:	69bb      	ldr	r3, [r7, #24]
 800e212:	751a      	strb	r2, [r3, #20]
      if (offline_offsets) {
 800e214:	68bb      	ldr	r3, [r7, #8]
 800e216:	2b00      	cmp	r3, #0
 800e218:	d025      	beq.n	800e266 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x176>
        current->offline_offset = offline_offsets[offline_index++];
 800e21a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e21c:	1c5a      	adds	r2, r3, #1
 800e21e:	647a      	str	r2, [r7, #68]	@ 0x44
 800e220:	009b      	lsls	r3, r3, #2
 800e222:	68ba      	ldr	r2, [r7, #8]
 800e224:	4413      	add	r3, r2
 800e226:	681a      	ldr	r2, [r3, #0]
 800e228:	69bb      	ldr	r3, [r7, #24]
 800e22a:	611a      	str	r2, [r3, #16]

        // Mark offline planned variable tensors so they can get an offline
        // offset and be handled offline.
        if (subgraph->tensors()->Get(i)->is_variable() &&
 800e22c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e22e:	f7ff fd0b 	bl	800dc48 <_ZNK6tflite8SubGraph7tensorsEv>
 800e232:	4603      	mov	r3, r0
 800e234:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e236:	4618      	mov	r0, r3
 800e238:	f000 fb4c 	bl	800e8d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE3GetEm>
 800e23c:	4603      	mov	r3, r0
 800e23e:	4618      	mov	r0, r3
 800e240:	f7ff fcb5 	bl	800dbae <_ZNK6tflite6Tensor11is_variableEv>
 800e244:	4603      	mov	r3, r0
 800e246:	2b00      	cmp	r3, #0
 800e248:	d006      	beq.n	800e258 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
            current->offline_offset != kOnlinePlannedBuffer) {
 800e24a:	69bb      	ldr	r3, [r7, #24]
 800e24c:	691b      	ldr	r3, [r3, #16]
        if (subgraph->tensors()->Get(i)->is_variable() &&
 800e24e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e252:	d001      	beq.n	800e258 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800e254:	2301      	movs	r3, #1
 800e256:	e000      	b.n	800e25a <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x16a>
 800e258:	2300      	movs	r3, #0
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d007      	beq.n	800e26e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x17e>
          current->needs_allocating = true;
 800e25e:	69bb      	ldr	r3, [r7, #24]
 800e260:	2201      	movs	r2, #1
 800e262:	751a      	strb	r2, [r3, #20]
 800e264:	e003      	b.n	800e26e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x17e>
        }
      } else {
        current->offline_offset = kOnlinePlannedBuffer;
 800e266:	69bb      	ldr	r3, [r7, #24]
 800e268:	f04f 32ff 	mov.w	r2, #4294967295
 800e26c:	611a      	str	r2, [r3, #16]
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800e26e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e270:	3301      	adds	r3, #1
 800e272:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e274:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e276:	f7ff fce7 	bl	800dc48 <_ZNK6tflite8SubGraph7tensorsEv>
 800e27a:	4603      	mov	r3, r0
 800e27c:	4618      	mov	r0, r3
 800e27e:	f000 fb1b 	bl	800e8b8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE4sizeEv>
 800e282:	4602      	mov	r2, r0
 800e284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e286:	4293      	cmp	r3, r2
 800e288:	bf34      	ite	cc
 800e28a:	2301      	movcc	r3, #1
 800e28c:	2300      	movcs	r3, #0
 800e28e:	b2db      	uxtb	r3, r3
 800e290:	2b00      	cmp	r3, #0
 800e292:	f47f af69 	bne.w	800e168 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x78>
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800e296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e298:	3301      	adds	r3, #1
 800e29a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	f7ff f9df 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800e2a6:	4603      	mov	r3, r0
 800e2a8:	4618      	mov	r0, r3
 800e2aa:	f7ff fa61 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 800e2ae:	4602      	mov	r2, r0
 800e2b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2b2:	4293      	cmp	r3, r2
 800e2b4:	bf34      	ite	cc
 800e2b6:	2301      	movcc	r3, #1
 800e2b8:	2300      	movcs	r3, #0
 800e2ba:	b2db      	uxtb	r3, r3
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	f47f af25 	bne.w	800e10c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1c>
      }
    }
  }
  // Initialize allocation info for every scratch buffer.
  AllocationInfo* scratch_allocation_info =
      &allocation_info[info_.scratch_offset];
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	695a      	ldr	r2, [r3, #20]
 800e2c6:	4613      	mov	r3, r2
 800e2c8:	005b      	lsls	r3, r3, #1
 800e2ca:	4413      	add	r3, r2
 800e2cc:	00db      	lsls	r3, r3, #3
 800e2ce:	461a      	mov	r2, r3
  AllocationInfo* scratch_allocation_info =
 800e2d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2d2:	4413      	add	r3, r2
 800e2d4:	633b      	str	r3, [r7, #48]	@ 0x30
  for (size_t i = 0; i < info_.scratch_buffer_count; i++) {
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e2da:	e01a      	b.n	800e312 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x222>
    AllocationInfo* current = &scratch_allocation_info[i];
 800e2dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e2de:	4613      	mov	r3, r2
 800e2e0:	005b      	lsls	r3, r3, #1
 800e2e2:	4413      	add	r3, r2
 800e2e4:	00db      	lsls	r3, r3, #3
 800e2e6:	461a      	mov	r2, r3
 800e2e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2ea:	4413      	add	r3, r2
 800e2ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    current->first_created = kUninitializedLifetime;
 800e2ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2f0:	f04f 32ff 	mov.w	r2, #4294967295
 800e2f4:	609a      	str	r2, [r3, #8]
    current->last_used = kUninitializedLifetime;
 800e2f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2f8:	f04f 32ff 	mov.w	r2, #4294967295
 800e2fc:	60da      	str	r2, [r3, #12]
    current->needs_allocating = true;
 800e2fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e300:	2201      	movs	r2, #1
 800e302:	751a      	strb	r2, [r3, #20]
    current->offline_offset = kOnlinePlannedBuffer;
 800e304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e306:	f04f 32ff 	mov.w	r2, #4294967295
 800e30a:	611a      	str	r2, [r3, #16]
  for (size_t i = 0; i < info_.scratch_buffer_count; i++) {
 800e30c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e30e:	3301      	adds	r3, #1
 800e310:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	69db      	ldr	r3, [r3, #28]
 800e316:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e318:	429a      	cmp	r2, r3
 800e31a:	d3df      	bcc.n	800e2dc <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1ec>
  }
  return kTfLiteOk;
 800e31c:	2300      	movs	r3, #0
}
 800e31e:	4618      	mov	r0, r3
 800e320:	3748      	adds	r7, #72	@ 0x48
 800e322:	46bd      	mov	sp, r7
 800e324:	bd80      	pop	{r7, pc}

0800e326 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>:

TfLiteStatus AllocationInfoBuilder::MarkAllocationLifetimes(
    int subgraph_idx, internal::ScratchBufferRequest* scratch_buffer_requests,
    ScratchBufferHandle* scratch_buffer_handles,
    SubgraphAllocations* allocations) {
 800e326:	b580      	push	{r7, lr}
 800e328:	b0a4      	sub	sp, #144	@ 0x90
 800e32a:	af02      	add	r7, sp, #8
 800e32c:	60f8      	str	r0, [r7, #12]
 800e32e:	60b9      	str	r1, [r7, #8]
 800e330:	607a      	str	r2, [r7, #4]
 800e332:	603b      	str	r3, [r7, #0]
  const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	4618      	mov	r0, r3
 800e33a:	f7ff f993 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800e33e:	4602      	mov	r2, r0
 800e340:	68bb      	ldr	r3, [r7, #8]
 800e342:	4619      	mov	r1, r3
 800e344:	4610      	mov	r0, r2
 800e346:	f7ff fa21 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 800e34a:	66b8      	str	r0, [r7, #104]	@ 0x68

  AllocationInfo* allocation_info = info_.allocation_info;
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	689b      	ldr	r3, [r3, #8]
 800e350:	667b      	str	r3, [r7, #100]	@ 0x64
  // Each subgraph's tensor allocations are in a contiguous block starting at
  // subgraph_offsets_[subgraph index] with one entry per tensor.
  AllocationInfo* subgraph_allocation_info =
      &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	691a      	ldr	r2, [r3, #16]
 800e356:	68bb      	ldr	r3, [r7, #8]
 800e358:	009b      	lsls	r3, r3, #2
 800e35a:	4413      	add	r3, r2
 800e35c:	681a      	ldr	r2, [r3, #0]
 800e35e:	4613      	mov	r3, r2
 800e360:	005b      	lsls	r3, r3, #1
 800e362:	4413      	add	r3, r2
 800e364:	00db      	lsls	r3, r3, #3
 800e366:	461a      	mov	r2, r3
  AllocationInfo* subgraph_allocation_info =
 800e368:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e36a:	4413      	add	r3, r2
 800e36c:	663b      	str	r3, [r7, #96]	@ 0x60

  uint32_t operators_size = NumSubgraphOperators(subgraph);
 800e36e:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800e370:	f7ff f986 	bl	800d680 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
 800e374:	65f8      	str	r0, [r7, #92]	@ 0x5c
  // Mark all inputs as created at the start of the subgraph invocation.
  for (size_t i = 0;
 800e376:	2300      	movs	r3, #0
 800e378:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e37c:	e025      	b.n	800e3ca <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xa4>
       subgraph->inputs() != nullptr && i < subgraph->inputs()->size(); ++i) {
    const int tensor_index = subgraph->inputs()->Get(i);
 800e37e:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800e380:	f7ff fc70 	bl	800dc64 <_ZNK6tflite8SubGraph6inputsEv>
 800e384:	4603      	mov	r3, r0
 800e386:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800e38a:	4618      	mov	r0, r3
 800e38c:	f7fb ff7a 	bl	800a284 <_ZNK11flatbuffers6VectorIlmE3GetEm>
 800e390:	6278      	str	r0, [r7, #36]	@ 0x24
    AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800e392:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e394:	4613      	mov	r3, r2
 800e396:	005b      	lsls	r3, r3, #1
 800e398:	4413      	add	r3, r2
 800e39a:	00db      	lsls	r3, r3, #3
 800e39c:	461a      	mov	r2, r3
 800e39e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e3a0:	4413      	add	r3, r2
 800e3a2:	623b      	str	r3, [r7, #32]
    UpdateFirstCreated(current, allocation_scope_count_);
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	6a1b      	ldr	r3, [r3, #32]
 800e3a8:	461a      	mov	r2, r3
 800e3aa:	6a39      	ldr	r1, [r7, #32]
 800e3ac:	68f8      	ldr	r0, [r7, #12]
 800e3ae:	f7ff fcca 	bl	800dd46 <_ZN6tflite21AllocationInfoBuilder18UpdateFirstCreatedEPNS_14AllocationInfoEi>
    // This will ensure that the tensors that are inputs to the subgraphs
    // but not used in any ops also have a reasonable lifetime.
    UpdateLastUsed(current, allocation_scope_count_);
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	6a1b      	ldr	r3, [r3, #32]
 800e3b6:	461a      	mov	r2, r3
 800e3b8:	6a39      	ldr	r1, [r7, #32]
 800e3ba:	68f8      	ldr	r0, [r7, #12]
 800e3bc:	f7ff fcdc 	bl	800dd78 <_ZN6tflite21AllocationInfoBuilder14UpdateLastUsedEPNS_14AllocationInfoEi>
  for (size_t i = 0;
 800e3c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e3c4:	3301      	adds	r3, #1
 800e3c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
       subgraph->inputs() != nullptr && i < subgraph->inputs()->size(); ++i) {
 800e3ca:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800e3cc:	f7ff fc4a 	bl	800dc64 <_ZNK6tflite8SubGraph6inputsEv>
 800e3d0:	4603      	mov	r3, r0
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d00d      	beq.n	800e3f2 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xcc>
 800e3d6:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800e3d8:	f7ff fc44 	bl	800dc64 <_ZNK6tflite8SubGraph6inputsEv>
 800e3dc:	4603      	mov	r3, r0
 800e3de:	4618      	mov	r0, r3
 800e3e0:	f7fb ff42 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 800e3e4:	4602      	mov	r2, r0
 800e3e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e3ea:	4293      	cmp	r3, r2
 800e3ec:	d201      	bcs.n	800e3f2 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xcc>
 800e3ee:	2301      	movs	r3, #1
 800e3f0:	e000      	b.n	800e3f4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xce>
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d1c2      	bne.n	800e37e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x58>
  }

  for (uint32_t i = 0; i < operators_size; i++) {
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e3fe:	e10c      	b.n	800e61a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2f4>
    // Each operator has a new allocation scope.
    allocation_scope_count_++;
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	6a1b      	ldr	r3, [r3, #32]
 800e404:	1c5a      	adds	r2, r3, #1
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	621a      	str	r2, [r3, #32]
    const auto* op = subgraph->operators()->Get(i);
 800e40a:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800e40c:	f7ff f91c 	bl	800d648 <_ZNK6tflite8SubGraph9operatorsEv>
 800e410:	4603      	mov	r3, r0
 800e412:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800e416:	4618      	mov	r0, r3
 800e418:	f000 fa82 	bl	800e920 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEmE3GetEm>
 800e41c:	6538      	str	r0, [r7, #80]	@ 0x50
    // Figure out when the first creation and use of each tensor is.
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800e41e:	2300      	movs	r3, #0
 800e420:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e422:	e01b      	b.n	800e45c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x136>
         ++n) {
      const int tensor_index = op->outputs()->Get(n);
 800e424:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800e426:	f7ff fbf3 	bl	800dc10 <_ZNK6tflite8Operator7outputsEv>
 800e42a:	4603      	mov	r3, r0
 800e42c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e42e:	4618      	mov	r0, r3
 800e430:	f7fb ff28 	bl	800a284 <_ZNK11flatbuffers6VectorIlmE3GetEm>
 800e434:	62f8      	str	r0, [r7, #44]	@ 0x2c
      AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800e436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e438:	4613      	mov	r3, r2
 800e43a:	005b      	lsls	r3, r3, #1
 800e43c:	4413      	add	r3, r2
 800e43e:	00db      	lsls	r3, r3, #3
 800e440:	461a      	mov	r2, r3
 800e442:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e444:	4413      	add	r3, r2
 800e446:	62bb      	str	r3, [r7, #40]	@ 0x28
      UpdateFirstCreated(current, allocation_scope_count_);
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	6a1b      	ldr	r3, [r3, #32]
 800e44c:	461a      	mov	r2, r3
 800e44e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e450:	68f8      	ldr	r0, [r7, #12]
 800e452:	f7ff fc78 	bl	800dd46 <_ZN6tflite21AllocationInfoBuilder18UpdateFirstCreatedEPNS_14AllocationInfoEi>
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800e456:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e458:	3301      	adds	r3, #1
 800e45a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e45c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800e45e:	f7ff fbd7 	bl	800dc10 <_ZNK6tflite8Operator7outputsEv>
 800e462:	4603      	mov	r3, r0
 800e464:	2b00      	cmp	r3, #0
 800e466:	d00c      	beq.n	800e482 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x15c>
 800e468:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800e46a:	f7ff fbd1 	bl	800dc10 <_ZNK6tflite8Operator7outputsEv>
 800e46e:	4603      	mov	r3, r0
 800e470:	4618      	mov	r0, r3
 800e472:	f7fb fef9 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 800e476:	4602      	mov	r2, r0
 800e478:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e47a:	4293      	cmp	r3, r2
 800e47c:	d201      	bcs.n	800e482 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x15c>
 800e47e:	2301      	movs	r3, #1
 800e480:	e000      	b.n	800e484 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x15e>
 800e482:	2300      	movs	r3, #0
 800e484:	2b00      	cmp	r3, #0
 800e486:	d1cd      	bne.n	800e424 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xfe>
    }

    // Keep track of scope count before any subgraphs, so that scratch buffers'
    // lifetime within a control flow op properly overlaps with all subgraphs.
    int start_allocation_scope_count = allocation_scope_count_;
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	6a1b      	ldr	r3, [r3, #32]
 800e48c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Control flow operators can invoke subgraphs. Plan these subgraphs
    // before continuing on to the rest of the graph.
    MarkSubgraphLifetimesIfNecessary(op, scratch_buffer_requests,
 800e48e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e492:	9300      	str	r3, [sp, #0]
 800e494:	683b      	ldr	r3, [r7, #0]
 800e496:	687a      	ldr	r2, [r7, #4]
 800e498:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e49a:	68f8      	ldr	r0, [r7, #12]
 800e49c:	f7ff fc80 	bl	800dda0 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
                                     scratch_buffer_handles, allocations);

    // Figure out when the last use of each tensor is.
    for (size_t n = 0; op->inputs() != nullptr && n < op->inputs()->size();
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e4a4:	e01e      	b.n	800e4e4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1be>
         ++n) {
      const int tensor_index = op->inputs()->Get(n);
 800e4a6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800e4a8:	f7ff fba4 	bl	800dbf4 <_ZNK6tflite8Operator6inputsEv>
 800e4ac:	4603      	mov	r3, r0
 800e4ae:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800e4b0:	4618      	mov	r0, r3
 800e4b2:	f7fb fee7 	bl	800a284 <_ZNK11flatbuffers6VectorIlmE3GetEm>
 800e4b6:	6378      	str	r0, [r7, #52]	@ 0x34
      // Optional bias tensors can have an index of -1 when they are omitted.
      if (tensor_index >= 0) {
 800e4b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	db0f      	blt.n	800e4de <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1b8>
        AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800e4be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e4c0:	4613      	mov	r3, r2
 800e4c2:	005b      	lsls	r3, r3, #1
 800e4c4:	4413      	add	r3, r2
 800e4c6:	00db      	lsls	r3, r3, #3
 800e4c8:	461a      	mov	r2, r3
 800e4ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e4cc:	4413      	add	r3, r2
 800e4ce:	633b      	str	r3, [r7, #48]	@ 0x30
        // No need to update creation since it is either marked by the subgraph
        // or producer op, or it is not part of the memory plan (weight, bias
        // tensor).
        UpdateLastUsed(current, allocation_scope_count_);
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	6a1b      	ldr	r3, [r3, #32]
 800e4d4:	461a      	mov	r2, r3
 800e4d6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e4d8:	68f8      	ldr	r0, [r7, #12]
 800e4da:	f7ff fc4d 	bl	800dd78 <_ZN6tflite21AllocationInfoBuilder14UpdateLastUsedEPNS_14AllocationInfoEi>
    for (size_t n = 0; op->inputs() != nullptr && n < op->inputs()->size();
 800e4de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e4e0:	3301      	adds	r3, #1
 800e4e2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e4e4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800e4e6:	f7ff fb85 	bl	800dbf4 <_ZNK6tflite8Operator6inputsEv>
 800e4ea:	4603      	mov	r3, r0
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d00c      	beq.n	800e50a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1e4>
 800e4f0:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800e4f2:	f7ff fb7f 	bl	800dbf4 <_ZNK6tflite8Operator6inputsEv>
 800e4f6:	4603      	mov	r3, r0
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	f7fb feb5 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 800e4fe:	4602      	mov	r2, r0
 800e500:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e502:	4293      	cmp	r3, r2
 800e504:	d201      	bcs.n	800e50a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1e4>
 800e506:	2301      	movs	r3, #1
 800e508:	e000      	b.n	800e50c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1e6>
 800e50a:	2300      	movs	r3, #0
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d1ca      	bne.n	800e4a6 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x180>
      }
    }
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800e510:	2300      	movs	r3, #0
 800e512:	677b      	str	r3, [r7, #116]	@ 0x74
 800e514:	e01b      	b.n	800e54e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x228>
         ++n) {
      const int tensor_index = op->outputs()->Get(n);
 800e516:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800e518:	f7ff fb7a 	bl	800dc10 <_ZNK6tflite8Operator7outputsEv>
 800e51c:	4603      	mov	r3, r0
 800e51e:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800e520:	4618      	mov	r0, r3
 800e522:	f7fb feaf 	bl	800a284 <_ZNK11flatbuffers6VectorIlmE3GetEm>
 800e526:	63f8      	str	r0, [r7, #60]	@ 0x3c
      AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800e528:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e52a:	4613      	mov	r3, r2
 800e52c:	005b      	lsls	r3, r3, #1
 800e52e:	4413      	add	r3, r2
 800e530:	00db      	lsls	r3, r3, #3
 800e532:	461a      	mov	r2, r3
 800e534:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e536:	4413      	add	r3, r2
 800e538:	63bb      	str	r3, [r7, #56]	@ 0x38
      UpdateLastUsed(current, allocation_scope_count_);
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	6a1b      	ldr	r3, [r3, #32]
 800e53e:	461a      	mov	r2, r3
 800e540:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e542:	68f8      	ldr	r0, [r7, #12]
 800e544:	f7ff fc18 	bl	800dd78 <_ZN6tflite21AllocationInfoBuilder14UpdateLastUsedEPNS_14AllocationInfoEi>
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800e548:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e54a:	3301      	adds	r3, #1
 800e54c:	677b      	str	r3, [r7, #116]	@ 0x74
 800e54e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800e550:	f7ff fb5e 	bl	800dc10 <_ZNK6tflite8Operator7outputsEv>
 800e554:	4603      	mov	r3, r0
 800e556:	2b00      	cmp	r3, #0
 800e558:	d00c      	beq.n	800e574 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x24e>
 800e55a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800e55c:	f7ff fb58 	bl	800dc10 <_ZNK6tflite8Operator7outputsEv>
 800e560:	4603      	mov	r3, r0
 800e562:	4618      	mov	r0, r3
 800e564:	f7fb fe80 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 800e568:	4602      	mov	r2, r0
 800e56a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e56c:	4293      	cmp	r3, r2
 800e56e:	d201      	bcs.n	800e574 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x24e>
 800e570:	2301      	movs	r3, #1
 800e572:	e000      	b.n	800e576 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x250>
 800e574:	2300      	movs	r3, #0
 800e576:	2b00      	cmp	r3, #0
 800e578:	d1cd      	bne.n	800e516 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1f0>
    // Mark thse lifetime of scratch buffers belonging to the current node. This
    // operation is O(N * M) where N is the total number of visited nodes and M
    // is the total number of scratch buffers.
    // TODO(b/217794030): Optimize this memory planning code.
    AllocationInfo* scratch_allocation_info =
        &allocation_info[info_.scratch_offset];
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	695a      	ldr	r2, [r3, #20]
 800e57e:	4613      	mov	r3, r2
 800e580:	005b      	lsls	r3, r3, #1
 800e582:	4413      	add	r3, r2
 800e584:	00db      	lsls	r3, r3, #3
 800e586:	461a      	mov	r2, r3
    AllocationInfo* scratch_allocation_info =
 800e588:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e58a:	4413      	add	r3, r2
 800e58c:	64bb      	str	r3, [r7, #72]	@ 0x48
    for (size_t scratch_idx = 0; scratch_idx < info_.scratch_buffer_count;
 800e58e:	2300      	movs	r3, #0
 800e590:	673b      	str	r3, [r7, #112]	@ 0x70
 800e592:	e038      	b.n	800e606 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2e0>
         scratch_idx++) {
      internal::ScratchBufferRequest request =
          scratch_buffer_requests[scratch_idx];
 800e594:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800e596:	4613      	mov	r3, r2
 800e598:	005b      	lsls	r3, r3, #1
 800e59a:	4413      	add	r3, r2
 800e59c:	009b      	lsls	r3, r3, #2
 800e59e:	461a      	mov	r2, r3
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	441a      	add	r2, r3
      internal::ScratchBufferRequest request =
 800e5a4:	f107 0314 	add.w	r3, r7, #20
 800e5a8:	ca07      	ldmia	r2, {r0, r1, r2}
 800e5aa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
      AllocationInfo* current = &scratch_allocation_info[scratch_idx];
 800e5ae:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800e5b0:	4613      	mov	r3, r2
 800e5b2:	005b      	lsls	r3, r3, #1
 800e5b4:	4413      	add	r3, r2
 800e5b6:	00db      	lsls	r3, r3, #3
 800e5b8:	461a      	mov	r2, r3
 800e5ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e5bc:	4413      	add	r3, r2
 800e5be:	647b      	str	r3, [r7, #68]	@ 0x44
      if (request.node_idx == static_cast<int>(i) &&
 800e5c0:	69ba      	ldr	r2, [r7, #24]
 800e5c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e5c6:	429a      	cmp	r2, r3
 800e5c8:	d11a      	bne.n	800e600 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2da>
          request.subgraph_idx == static_cast<int>(subgraph_idx)) {
 800e5ca:	69fb      	ldr	r3, [r7, #28]
      if (request.node_idx == static_cast<int>(i) &&
 800e5cc:	68ba      	ldr	r2, [r7, #8]
 800e5ce:	429a      	cmp	r2, r3
 800e5d0:	d116      	bne.n	800e600 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2da>
        ScratchBufferHandle* current_handle =
            &(scratch_buffer_handles[scratch_idx]);
 800e5d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e5d4:	009b      	lsls	r3, r3, #2
        ScratchBufferHandle* current_handle =
 800e5d6:	683a      	ldr	r2, [r7, #0]
 800e5d8:	4413      	add	r3, r2
 800e5da:	643b      	str	r3, [r7, #64]	@ 0x40
        current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
 800e5dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e5de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5e0:	605a      	str	r2, [r3, #4]
        current->bytes = request.bytes;
 800e5e2:	697a      	ldr	r2, [r7, #20]
 800e5e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5e6:	601a      	str	r2, [r3, #0]
        UpdateFirstCreated(current, start_allocation_scope_count);
 800e5e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e5ea:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e5ec:	68f8      	ldr	r0, [r7, #12]
 800e5ee:	f7ff fbaa 	bl	800dd46 <_ZN6tflite21AllocationInfoBuilder18UpdateFirstCreatedEPNS_14AllocationInfoEi>
        UpdateLastUsed(current, allocation_scope_count_);
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	6a1b      	ldr	r3, [r3, #32]
 800e5f6:	461a      	mov	r2, r3
 800e5f8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e5fa:	68f8      	ldr	r0, [r7, #12]
 800e5fc:	f7ff fbbc 	bl	800dd78 <_ZN6tflite21AllocationInfoBuilder14UpdateLastUsedEPNS_14AllocationInfoEi>
    for (size_t scratch_idx = 0; scratch_idx < info_.scratch_buffer_count;
 800e600:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e602:	3301      	adds	r3, #1
 800e604:	673b      	str	r3, [r7, #112]	@ 0x70
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	69db      	ldr	r3, [r3, #28]
 800e60a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800e60c:	429a      	cmp	r2, r3
 800e60e:	d3c1      	bcc.n	800e594 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x26e>
  for (uint32_t i = 0; i < operators_size; i++) {
 800e610:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e614:	3301      	adds	r3, #1
 800e616:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e61a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e61e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e620:	429a      	cmp	r2, r3
 800e622:	f4ff aeed 	bcc.w	800e400 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xda>
      }
    }
  }

  // Mark all outputs as persistent to the end of the subgraph invocation.
  for (size_t i = 0;
 800e626:	2300      	movs	r3, #0
 800e628:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e62a:	e022      	b.n	800e672 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x34c>
       subgraph->outputs() != nullptr && i < subgraph->outputs()->size(); ++i) {
    const int tensor_index = subgraph->outputs()->Get(i);
 800e62c:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800e62e:	f7ff fb27 	bl	800dc80 <_ZNK6tflite8SubGraph7outputsEv>
 800e632:	4603      	mov	r3, r0
 800e634:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800e636:	4618      	mov	r0, r3
 800e638:	f7fb fe24 	bl	800a284 <_ZNK11flatbuffers6VectorIlmE3GetEm>
 800e63c:	65b8      	str	r0, [r7, #88]	@ 0x58
    AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800e63e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e640:	4613      	mov	r3, r2
 800e642:	005b      	lsls	r3, r3, #1
 800e644:	4413      	add	r3, r2
 800e646:	00db      	lsls	r3, r3, #3
 800e648:	461a      	mov	r2, r3
 800e64a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e64c:	4413      	add	r3, r2
 800e64e:	657b      	str	r3, [r7, #84]	@ 0x54
    // Make sure to assign the First created value of the subgraph output
    // This will handle the case where the subgraph is empty. This helps
    // ensure all tensors have valid lifetimes before those are used by the
    // memory planner.
    UpdateFirstCreated(current, allocation_scope_count_);
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	6a1b      	ldr	r3, [r3, #32]
 800e654:	461a      	mov	r2, r3
 800e656:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e658:	68f8      	ldr	r0, [r7, #12]
 800e65a:	f7ff fb74 	bl	800dd46 <_ZN6tflite21AllocationInfoBuilder18UpdateFirstCreatedEPNS_14AllocationInfoEi>
    UpdateLastUsed(current, allocation_scope_count_);
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	6a1b      	ldr	r3, [r3, #32]
 800e662:	461a      	mov	r2, r3
 800e664:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e666:	68f8      	ldr	r0, [r7, #12]
 800e668:	f7ff fb86 	bl	800dd78 <_ZN6tflite21AllocationInfoBuilder14UpdateLastUsedEPNS_14AllocationInfoEi>
  for (size_t i = 0;
 800e66c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e66e:	3301      	adds	r3, #1
 800e670:	66fb      	str	r3, [r7, #108]	@ 0x6c
       subgraph->outputs() != nullptr && i < subgraph->outputs()->size(); ++i) {
 800e672:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800e674:	f7ff fb04 	bl	800dc80 <_ZNK6tflite8SubGraph7outputsEv>
 800e678:	4603      	mov	r3, r0
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d00c      	beq.n	800e698 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x372>
 800e67e:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800e680:	f7ff fafe 	bl	800dc80 <_ZNK6tflite8SubGraph7outputsEv>
 800e684:	4603      	mov	r3, r0
 800e686:	4618      	mov	r0, r3
 800e688:	f7fb fdee 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 800e68c:	4602      	mov	r2, r0
 800e68e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e690:	4293      	cmp	r3, r2
 800e692:	d201      	bcs.n	800e698 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x372>
 800e694:	2301      	movs	r3, #1
 800e696:	e000      	b.n	800e69a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x374>
 800e698:	2300      	movs	r3, #0
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d1c6      	bne.n	800e62c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x306>
  }
  return kTfLiteOk;
 800e69e:	2300      	movs	r3, #0
}
 800e6a0:	4618      	mov	r0, r3
 800e6a2:	3788      	adds	r7, #136	@ 0x88
 800e6a4:	46bd      	mov	sp, r7
 800e6a6:	bd80      	pop	{r7, pc}

0800e6a8 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 800e6a8:	b480      	push	{r7}
 800e6aa:	b083      	sub	sp, #12
 800e6ac:	af00      	add	r7, sp, #0
 800e6ae:	6078      	str	r0, [r7, #4]
 800e6b0:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800e6b2:	683b      	ldr	r3, [r7, #0]
 800e6b4:	681a      	ldr	r2, [r3, #0]
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	429a      	cmp	r2, r3
 800e6bc:	d201      	bcs.n	800e6c2 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 800e6be:	683b      	ldr	r3, [r7, #0]
 800e6c0:	e000      	b.n	800e6c4 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 800e6c2:	687b      	ldr	r3, [r7, #4]
    }
 800e6c4:	4618      	mov	r0, r3
 800e6c6:	370c      	adds	r7, #12
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ce:	4770      	bx	lr

0800e6d0 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl>:

// Get offline tensors allocation plan. See
// micro/docs/memory_management.md for more info.
TfLiteStatus AllocationInfoBuilder::GetOfflinePlannedOffsets(
    const int32_t** offline_planner_offsets) {
 800e6d0:	b590      	push	{r4, r7, lr}
 800e6d2:	b08d      	sub	sp, #52	@ 0x34
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	6078      	str	r0, [r7, #4]
 800e6d8:	6039      	str	r1, [r7, #0]
  if (model_->metadata()) {
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	4618      	mov	r0, r3
 800e6e0:	f7ff fb23 	bl	800dd2a <_ZNK6tflite5Model8metadataEv>
 800e6e4:	4603      	mov	r3, r0
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	bf14      	ite	ne
 800e6ea:	2301      	movne	r3, #1
 800e6ec:	2300      	moveq	r3, #0
 800e6ee:	b2db      	uxtb	r3, r3
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	f000 808a 	beq.w	800e80a <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x13a>
    for (size_t i = 0; i < model_->metadata()->size(); ++i) {
 800e6f6:	2300      	movs	r3, #0
 800e6f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e6fa:	e073      	b.n	800e7e4 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x114>
      auto metadata = model_->metadata()->Get(i);
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	4618      	mov	r0, r3
 800e702:	f7ff fb12 	bl	800dd2a <_ZNK6tflite5Model8metadataEv>
 800e706:	4603      	mov	r3, r0
 800e708:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e70a:	4618      	mov	r0, r3
 800e70c:	f000 f9a4 	bl	800ea58 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEmE3GetEm>
 800e710:	62b8      	str	r0, [r7, #40]	@ 0x28

      if (metadata->name()) {
 800e712:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e714:	f7ff fad0 	bl	800dcb8 <_ZNK6tflite8Metadata4nameEv>
 800e718:	4603      	mov	r3, r0
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	bf14      	ite	ne
 800e71e:	2301      	movne	r3, #1
 800e720:	2300      	moveq	r3, #0
 800e722:	b2db      	uxtb	r3, r3
 800e724:	2b00      	cmp	r3, #0
 800e726:	d05a      	beq.n	800e7de <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x10e>
        const size_t metadata_name_size = metadata->name()->size();
 800e728:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e72a:	f7ff fac5 	bl	800dcb8 <_ZNK6tflite8Metadata4nameEv>
 800e72e:	4603      	mov	r3, r0
 800e730:	4618      	mov	r0, r3
 800e732:	f000 f873 	bl	800e81c <_ZNK11flatbuffers6VectorIcmE4sizeEv>
 800e736:	4603      	mov	r3, r0
 800e738:	60fb      	str	r3, [r7, #12]

        if ((strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
 800e73a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e73c:	f7ff fabc 	bl	800dcb8 <_ZNK6tflite8Metadata4nameEv>
 800e740:	4603      	mov	r3, r0
 800e742:	4618      	mov	r0, r3
 800e744:	f7fa fc4e 	bl	8008fe4 <_ZNK11flatbuffers6String5c_strEv>
 800e748:	4604      	mov	r4, r0
                     std::min(metadata_name_size,
                              strlen(kOfflineMemAllocMetadata))) == 0) &&
 800e74a:	2317      	movs	r3, #23
 800e74c:	613b      	str	r3, [r7, #16]
                     std::min(metadata_name_size,
 800e74e:	f107 0210 	add.w	r2, r7, #16
 800e752:	f107 030c 	add.w	r3, r7, #12
 800e756:	4611      	mov	r1, r2
 800e758:	4618      	mov	r0, r3
 800e75a:	f7ff ffa5 	bl	800e6a8 <_ZSt3minIjERKT_S2_S2_>
 800e75e:	4603      	mov	r3, r0
        if ((strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	461a      	mov	r2, r3
 800e764:	492b      	ldr	r1, [pc, #172]	@ (800e814 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x144>)
 800e766:	4620      	mov	r0, r4
 800e768:	f00d ffbc 	bl	801c6e4 <strncmp>
 800e76c:	4603      	mov	r3, r0
                              strlen(kOfflineMemAllocMetadata))) == 0) &&
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d104      	bne.n	800e77c <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xac>
            metadata_name_size == strlen(kOfflineMemAllocMetadata)) {
 800e772:	68fb      	ldr	r3, [r7, #12]
                              strlen(kOfflineMemAllocMetadata))) == 0) &&
 800e774:	2b17      	cmp	r3, #23
 800e776:	d101      	bne.n	800e77c <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xac>
 800e778:	2301      	movs	r3, #1
 800e77a:	e000      	b.n	800e77e <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xae>
 800e77c:	2300      	movs	r3, #0
        if ((strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d02d      	beq.n	800e7de <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x10e>
          const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers =
              model_->buffers();
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	4618      	mov	r0, r3
 800e788:	f7ff fac1 	bl	800dd0e <_ZNK6tflite5Model7buffersEv>
 800e78c:	6278      	str	r0, [r7, #36]	@ 0x24
          auto* buffer = (*buffers)[metadata->buffer()];
 800e78e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e790:	f7ff faa0 	bl	800dcd4 <_ZNK6tflite8Metadata6bufferEv>
 800e794:	4603      	mov	r3, r0
 800e796:	4619      	mov	r1, r3
 800e798:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e79a:	f000 f983 	bl	800eaa4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEmEixEm>
 800e79e:	6238      	str	r0, [r7, #32]
          auto* array = buffer->data();
 800e7a0:	6a38      	ldr	r0, [r7, #32]
 800e7a2:	f7ff fa7b 	bl	800dc9c <_ZNK6tflite6Buffer4dataEv>
 800e7a6:	61f8      	str	r0, [r7, #28]
          const uint32_t* metadata_buffer =
              reinterpret_cast<const uint32_t*>(array->data());
 800e7a8:	69f8      	ldr	r0, [r7, #28]
 800e7aa:	f7fb ffce 	bl	800a74a <_ZNK11flatbuffers6VectorIhmE4dataEv>
 800e7ae:	61b8      	str	r0, [r7, #24]
          const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
 800e7b0:	69bb      	ldr	r3, [r7, #24]
 800e7b2:	3308      	adds	r3, #8
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	617b      	str	r3, [r7, #20]
          *offline_planner_offsets =
              reinterpret_cast<const int32_t*>(&metadata_buffer[3]);
 800e7b8:	69bb      	ldr	r3, [r7, #24]
 800e7ba:	f103 020c 	add.w	r2, r3, #12
          *offline_planner_offsets =
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	601a      	str	r2, [r3, #0]

          if (info_.tensor_count != nbr_tensors) {
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	699b      	ldr	r3, [r3, #24]
 800e7c6:	697a      	ldr	r2, [r7, #20]
 800e7c8:	429a      	cmp	r2, r3
 800e7ca:	d008      	beq.n	800e7de <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x10e>
            MicroPrintf(
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	699b      	ldr	r3, [r3, #24]
 800e7d0:	461a      	mov	r2, r3
 800e7d2:	6979      	ldr	r1, [r7, #20]
 800e7d4:	4810      	ldr	r0, [pc, #64]	@ (800e818 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x148>)
 800e7d6:	f002 ff1f 	bl	8011618 <_Z11MicroPrintfPKcz>
                "Nbr of offline buffer offsets (%d) in metadata "
                "not equal nbr tensors (%d)\n",
                nbr_tensors, info_.tensor_count);
            return kTfLiteError;
 800e7da:	2301      	movs	r3, #1
 800e7dc:	e016      	b.n	800e80c <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x13c>
    for (size_t i = 0; i < model_->metadata()->size(); ++i) {
 800e7de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7e0:	3301      	adds	r3, #1
 800e7e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	f7ff fa9e 	bl	800dd2a <_ZNK6tflite5Model8metadataEv>
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	f000 f923 	bl	800ea3c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEmE4sizeEv>
 800e7f6:	4602      	mov	r2, r0
 800e7f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7fa:	4293      	cmp	r3, r2
 800e7fc:	bf34      	ite	cc
 800e7fe:	2301      	movcc	r3, #1
 800e800:	2300      	movcs	r3, #0
 800e802:	b2db      	uxtb	r3, r3
 800e804:	2b00      	cmp	r3, #0
 800e806:	f47f af79 	bne.w	800e6fc <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x2c>
          }
        }
      }
    }
  }
  return kTfLiteOk;
 800e80a:	2300      	movs	r3, #0
}
 800e80c:	4618      	mov	r0, r3
 800e80e:	3734      	adds	r7, #52	@ 0x34
 800e810:	46bd      	mov	sp, r7
 800e812:	bd90      	pop	{r4, r7, pc}
 800e814:	080371c8 	.word	0x080371c8
 800e818:	0801f368 	.word	0x0801f368

0800e81c <_ZNK11flatbuffers6VectorIcmE4sizeEv>:
  SizeT size() const { return EndianScalar(length_); }
 800e81c:	b580      	push	{r7, lr}
 800e81e:	b082      	sub	sp, #8
 800e820:	af00      	add	r7, sp, #0
 800e822:	6078      	str	r0, [r7, #4]
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	4618      	mov	r0, r3
 800e82a:	f7f3 f855 	bl	80018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800e82e:	4603      	mov	r3, r0
 800e830:	4618      	mov	r0, r3
 800e832:	3708      	adds	r7, #8
 800e834:	46bd      	mov	sp, r7
 800e836:	bd80      	pop	{r7, pc}

0800e838 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6TensorEEEmEEmEET_t>:
  P GetPointer(voffset_t field) const {
 800e838:	b580      	push	{r7, lr}
 800e83a:	b082      	sub	sp, #8
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	6078      	str	r0, [r7, #4]
 800e840:	460b      	mov	r3, r1
 800e842:	807b      	strh	r3, [r7, #2]
    return const_cast<Table*>(this)->GetPointer<P, OffsetSize>(field);
 800e844:	887b      	ldrh	r3, [r7, #2]
 800e846:	4619      	mov	r1, r3
 800e848:	6878      	ldr	r0, [r7, #4]
 800e84a:	f000 f939 	bl	800eac0 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6TensorEEEmEEmEET_t>
 800e84e:	4603      	mov	r3, r0
  }
 800e850:	4618      	mov	r0, r3
 800e852:	3708      	adds	r7, #8
 800e854:	46bd      	mov	sp, r7
 800e856:	bd80      	pop	{r7, pc}

0800e858 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmEEmEET_t>:
  P GetPointer(voffset_t field) const {
 800e858:	b580      	push	{r7, lr}
 800e85a:	b082      	sub	sp, #8
 800e85c:	af00      	add	r7, sp, #0
 800e85e:	6078      	str	r0, [r7, #4]
 800e860:	460b      	mov	r3, r1
 800e862:	807b      	strh	r3, [r7, #2]
    return const_cast<Table*>(this)->GetPointer<P, OffsetSize>(field);
 800e864:	887b      	ldrh	r3, [r7, #2]
 800e866:	4619      	mov	r1, r3
 800e868:	6878      	ldr	r0, [r7, #4]
 800e86a:	f000 f949 	bl	800eb00 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmEEmEET_t>
 800e86e:	4603      	mov	r3, r0
  }
 800e870:	4618      	mov	r0, r3
 800e872:	3708      	adds	r7, #8
 800e874:	46bd      	mov	sp, r7
 800e876:	bd80      	pop	{r7, pc}

0800e878 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6BufferEEEmEEmEET_t>:
  P GetPointer(voffset_t field) const {
 800e878:	b580      	push	{r7, lr}
 800e87a:	b082      	sub	sp, #8
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]
 800e880:	460b      	mov	r3, r1
 800e882:	807b      	strh	r3, [r7, #2]
    return const_cast<Table*>(this)->GetPointer<P, OffsetSize>(field);
 800e884:	887b      	ldrh	r3, [r7, #2]
 800e886:	4619      	mov	r1, r3
 800e888:	6878      	ldr	r0, [r7, #4]
 800e88a:	f000 f959 	bl	800eb40 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6BufferEEEmEEmEET_t>
 800e88e:	4603      	mov	r3, r0
  }
 800e890:	4618      	mov	r0, r3
 800e892:	3708      	adds	r7, #8
 800e894:	46bd      	mov	sp, r7
 800e896:	bd80      	pop	{r7, pc}

0800e898 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8MetadataEEEmEEmEET_t>:
  P GetPointer(voffset_t field) const {
 800e898:	b580      	push	{r7, lr}
 800e89a:	b082      	sub	sp, #8
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
 800e8a0:	460b      	mov	r3, r1
 800e8a2:	807b      	strh	r3, [r7, #2]
    return const_cast<Table*>(this)->GetPointer<P, OffsetSize>(field);
 800e8a4:	887b      	ldrh	r3, [r7, #2]
 800e8a6:	4619      	mov	r1, r3
 800e8a8:	6878      	ldr	r0, [r7, #4]
 800e8aa:	f000 f969 	bl	800eb80 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8MetadataEEEmEEmEET_t>
 800e8ae:	4603      	mov	r3, r0
  }
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	3708      	adds	r7, #8
 800e8b4:	46bd      	mov	sp, r7
 800e8b6:	bd80      	pop	{r7, pc}

0800e8b8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE4sizeEv>:
 800e8b8:	b580      	push	{r7, lr}
 800e8ba:	b082      	sub	sp, #8
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	6078      	str	r0, [r7, #4]
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	4618      	mov	r0, r3
 800e8c6:	f7f3 f807 	bl	80018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800e8ca:	4603      	mov	r3, r0
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	3708      	adds	r7, #8
 800e8d0:	46bd      	mov	sp, r7
 800e8d2:	bd80      	pop	{r7, pc}

0800e8d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE3GetEm>:
  return_type Get(SizeT i) const {
 800e8d4:	b580      	push	{r7, lr}
 800e8d6:	b082      	sub	sp, #8
 800e8d8:	af00      	add	r7, sp, #0
 800e8da:	6078      	str	r0, [r7, #4]
 800e8dc:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800e8de:	6878      	ldr	r0, [r7, #4]
 800e8e0:	f7ff ffea 	bl	800e8b8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE4sizeEv>
 800e8e4:	4602      	mov	r2, r0
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	4293      	cmp	r3, r2
 800e8ea:	d305      	bcc.n	800e8f8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE3GetEm+0x24>
 800e8ec:	4b09      	ldr	r3, [pc, #36]	@ (800e914 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE3GetEm+0x40>)
 800e8ee:	4a0a      	ldr	r2, [pc, #40]	@ (800e918 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE3GetEm+0x44>)
 800e8f0:	21c3      	movs	r1, #195	@ 0xc3
 800e8f2:	480a      	ldr	r0, [pc, #40]	@ (800e91c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE3GetEm+0x48>)
 800e8f4:	f00d fade 	bl	801beb4 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800e8f8:	6878      	ldr	r0, [r7, #4]
 800e8fa:	f000 f961 	bl	800ebc0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE4DataEv>
 800e8fe:	4603      	mov	r3, r0
 800e900:	6839      	ldr	r1, [r7, #0]
 800e902:	4618      	mov	r0, r3
 800e904:	f000 f968 	bl	800ebd8 <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite6TensorEEEvE4ReadEPKhm>
 800e908:	4603      	mov	r3, r0
  }
 800e90a:	4618      	mov	r0, r3
 800e90c:	3708      	adds	r7, #8
 800e90e:	46bd      	mov	sp, r7
 800e910:	bd80      	pop	{r7, pc}
 800e912:	bf00      	nop
 800e914:	0801f3b4 	.word	0x0801f3b4
 800e918:	0801f4c0 	.word	0x0801f4c0
 800e91c:	0801f464 	.word	0x0801f464

0800e920 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEmE3GetEm>:
  return_type Get(SizeT i) const {
 800e920:	b580      	push	{r7, lr}
 800e922:	b082      	sub	sp, #8
 800e924:	af00      	add	r7, sp, #0
 800e926:	6078      	str	r0, [r7, #4]
 800e928:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800e92a:	6878      	ldr	r0, [r7, #4]
 800e92c:	f7fe ff12 	bl	800d754 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEmE4sizeEv>
 800e930:	4602      	mov	r2, r0
 800e932:	683b      	ldr	r3, [r7, #0]
 800e934:	4293      	cmp	r3, r2
 800e936:	d305      	bcc.n	800e944 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEmE3GetEm+0x24>
 800e938:	4b09      	ldr	r3, [pc, #36]	@ (800e960 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEmE3GetEm+0x40>)
 800e93a:	4a0a      	ldr	r2, [pc, #40]	@ (800e964 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEmE3GetEm+0x44>)
 800e93c:	21c3      	movs	r1, #195	@ 0xc3
 800e93e:	480a      	ldr	r0, [pc, #40]	@ (800e968 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEmE3GetEm+0x48>)
 800e940:	f00d fab8 	bl	801beb4 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800e944:	6878      	ldr	r0, [r7, #4]
 800e946:	f000 f95b 	bl	800ec00 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEmE4DataEv>
 800e94a:	4603      	mov	r3, r0
 800e94c:	6839      	ldr	r1, [r7, #0]
 800e94e:	4618      	mov	r0, r3
 800e950:	f000 f962 	bl	800ec18 <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite8OperatorEEEvE4ReadEPKhm>
 800e954:	4603      	mov	r3, r0
  }
 800e956:	4618      	mov	r0, r3
 800e958:	3708      	adds	r7, #8
 800e95a:	46bd      	mov	sp, r7
 800e95c:	bd80      	pop	{r7, pc}
 800e95e:	bf00      	nop
 800e960:	0801f3b4 	.word	0x0801f3b4
 800e964:	0801f58c 	.word	0x0801f58c
 800e968:	0801f464 	.word	0x0801f464

0800e96c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmE4sizeEv>:
  SizeT size() const { return EndianScalar(length_); }
 800e96c:	b580      	push	{r7, lr}
 800e96e:	b082      	sub	sp, #8
 800e970:	af00      	add	r7, sp, #0
 800e972:	6078      	str	r0, [r7, #4]
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	4618      	mov	r0, r3
 800e97a:	f7f2 ffad 	bl	80018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800e97e:	4603      	mov	r3, r0
 800e980:	4618      	mov	r0, r3
 800e982:	3708      	adds	r7, #8
 800e984:	46bd      	mov	sp, r7
 800e986:	bd80      	pop	{r7, pc}

0800e988 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmE3GetEm>:
  return_type Get(SizeT i) const {
 800e988:	b580      	push	{r7, lr}
 800e98a:	b082      	sub	sp, #8
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	6078      	str	r0, [r7, #4]
 800e990:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800e992:	6878      	ldr	r0, [r7, #4]
 800e994:	f7ff ffea 	bl	800e96c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmE4sizeEv>
 800e998:	4602      	mov	r2, r0
 800e99a:	683b      	ldr	r3, [r7, #0]
 800e99c:	4293      	cmp	r3, r2
 800e99e:	d305      	bcc.n	800e9ac <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmE3GetEm+0x24>
 800e9a0:	4b09      	ldr	r3, [pc, #36]	@ (800e9c8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmE3GetEm+0x40>)
 800e9a2:	4a0a      	ldr	r2, [pc, #40]	@ (800e9cc <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmE3GetEm+0x44>)
 800e9a4:	21c3      	movs	r1, #195	@ 0xc3
 800e9a6:	480a      	ldr	r0, [pc, #40]	@ (800e9d0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmE3GetEm+0x48>)
 800e9a8:	f00d fa84 	bl	801beb4 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800e9ac:	6878      	ldr	r0, [r7, #4]
 800e9ae:	f000 f947 	bl	800ec40 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmE4DataEv>
 800e9b2:	4603      	mov	r3, r0
 800e9b4:	6839      	ldr	r1, [r7, #0]
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	f000 f94e 	bl	800ec58 <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite12OperatorCodeEEEvE4ReadEPKhm>
 800e9bc:	4603      	mov	r3, r0
  }
 800e9be:	4618      	mov	r0, r3
 800e9c0:	3708      	adds	r7, #8
 800e9c2:	46bd      	mov	sp, r7
 800e9c4:	bd80      	pop	{r7, pc}
 800e9c6:	bf00      	nop
 800e9c8:	0801f3b4 	.word	0x0801f3b4
 800e9cc:	0801f65c 	.word	0x0801f65c
 800e9d0:	0801f464 	.word	0x0801f464

0800e9d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEmE4sizeEv>:
  SizeT size() const { return EndianScalar(length_); }
 800e9d4:	b580      	push	{r7, lr}
 800e9d6:	b082      	sub	sp, #8
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	6078      	str	r0, [r7, #4]
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	f7f2 ff79 	bl	80018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800e9e6:	4603      	mov	r3, r0
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	3708      	adds	r7, #8
 800e9ec:	46bd      	mov	sp, r7
 800e9ee:	bd80      	pop	{r7, pc}

0800e9f0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEmE3GetEm>:
  return_type Get(SizeT i) const {
 800e9f0:	b580      	push	{r7, lr}
 800e9f2:	b082      	sub	sp, #8
 800e9f4:	af00      	add	r7, sp, #0
 800e9f6:	6078      	str	r0, [r7, #4]
 800e9f8:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800e9fa:	6878      	ldr	r0, [r7, #4]
 800e9fc:	f7ff ffea 	bl	800e9d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEmE4sizeEv>
 800ea00:	4602      	mov	r2, r0
 800ea02:	683b      	ldr	r3, [r7, #0]
 800ea04:	4293      	cmp	r3, r2
 800ea06:	d305      	bcc.n	800ea14 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEmE3GetEm+0x24>
 800ea08:	4b09      	ldr	r3, [pc, #36]	@ (800ea30 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEmE3GetEm+0x40>)
 800ea0a:	4a0a      	ldr	r2, [pc, #40]	@ (800ea34 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEmE3GetEm+0x44>)
 800ea0c:	21c3      	movs	r1, #195	@ 0xc3
 800ea0e:	480a      	ldr	r0, [pc, #40]	@ (800ea38 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEmE3GetEm+0x48>)
 800ea10:	f00d fa50 	bl	801beb4 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800ea14:	6878      	ldr	r0, [r7, #4]
 800ea16:	f000 f933 	bl	800ec80 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEmE4DataEv>
 800ea1a:	4603      	mov	r3, r0
 800ea1c:	6839      	ldr	r1, [r7, #0]
 800ea1e:	4618      	mov	r0, r3
 800ea20:	f000 f93a 	bl	800ec98 <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite6BufferEEEvE4ReadEPKhm>
 800ea24:	4603      	mov	r3, r0
  }
 800ea26:	4618      	mov	r0, r3
 800ea28:	3708      	adds	r7, #8
 800ea2a:	46bd      	mov	sp, r7
 800ea2c:	bd80      	pop	{r7, pc}
 800ea2e:	bf00      	nop
 800ea30:	0801f3b4 	.word	0x0801f3b4
 800ea34:	0801f804 	.word	0x0801f804
 800ea38:	0801f464 	.word	0x0801f464

0800ea3c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEmE4sizeEv>:
  SizeT size() const { return EndianScalar(length_); }
 800ea3c:	b580      	push	{r7, lr}
 800ea3e:	b082      	sub	sp, #8
 800ea40:	af00      	add	r7, sp, #0
 800ea42:	6078      	str	r0, [r7, #4]
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	4618      	mov	r0, r3
 800ea4a:	f7f2 ff45 	bl	80018d8 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800ea4e:	4603      	mov	r3, r0
 800ea50:	4618      	mov	r0, r3
 800ea52:	3708      	adds	r7, #8
 800ea54:	46bd      	mov	sp, r7
 800ea56:	bd80      	pop	{r7, pc}

0800ea58 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEmE3GetEm>:
  return_type Get(SizeT i) const {
 800ea58:	b580      	push	{r7, lr}
 800ea5a:	b082      	sub	sp, #8
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	6078      	str	r0, [r7, #4]
 800ea60:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800ea62:	6878      	ldr	r0, [r7, #4]
 800ea64:	f7ff ffea 	bl	800ea3c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEmE4sizeEv>
 800ea68:	4602      	mov	r2, r0
 800ea6a:	683b      	ldr	r3, [r7, #0]
 800ea6c:	4293      	cmp	r3, r2
 800ea6e:	d305      	bcc.n	800ea7c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEmE3GetEm+0x24>
 800ea70:	4b09      	ldr	r3, [pc, #36]	@ (800ea98 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEmE3GetEm+0x40>)
 800ea72:	4a0a      	ldr	r2, [pc, #40]	@ (800ea9c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEmE3GetEm+0x44>)
 800ea74:	21c3      	movs	r1, #195	@ 0xc3
 800ea76:	480a      	ldr	r0, [pc, #40]	@ (800eaa0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEmE3GetEm+0x48>)
 800ea78:	f00d fa1c 	bl	801beb4 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800ea7c:	6878      	ldr	r0, [r7, #4]
 800ea7e:	f000 f91f 	bl	800ecc0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEmE4DataEv>
 800ea82:	4603      	mov	r3, r0
 800ea84:	6839      	ldr	r1, [r7, #0]
 800ea86:	4618      	mov	r0, r3
 800ea88:	f000 f926 	bl	800ecd8 <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite8MetadataEEEvE4ReadEPKhm>
 800ea8c:	4603      	mov	r3, r0
  }
 800ea8e:	4618      	mov	r0, r3
 800ea90:	3708      	adds	r7, #8
 800ea92:	46bd      	mov	sp, r7
 800ea94:	bd80      	pop	{r7, pc}
 800ea96:	bf00      	nop
 800ea98:	0801f3b4 	.word	0x0801f3b4
 800ea9c:	0801f8d0 	.word	0x0801f8d0
 800eaa0:	0801f464 	.word	0x0801f464

0800eaa4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEmEixEm>:
  return_type operator[](SizeT i) const { return Get(i); }
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	b082      	sub	sp, #8
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
 800eaac:	6039      	str	r1, [r7, #0]
 800eaae:	6839      	ldr	r1, [r7, #0]
 800eab0:	6878      	ldr	r0, [r7, #4]
 800eab2:	f7ff ff9d 	bl	800e9f0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEmE3GetEm>
 800eab6:	4603      	mov	r3, r0
 800eab8:	4618      	mov	r0, r3
 800eaba:	3708      	adds	r7, #8
 800eabc:	46bd      	mov	sp, r7
 800eabe:	bd80      	pop	{r7, pc}

0800eac0 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6TensorEEEmEEmEET_t>:
  P GetPointer(voffset_t field) {
 800eac0:	b580      	push	{r7, lr}
 800eac2:	b084      	sub	sp, #16
 800eac4:	af00      	add	r7, sp, #0
 800eac6:	6078      	str	r0, [r7, #4]
 800eac8:	460b      	mov	r3, r1
 800eaca:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800eacc:	887b      	ldrh	r3, [r7, #2]
 800eace:	4619      	mov	r1, r3
 800ead0:	6878      	ldr	r0, [r7, #4]
 800ead2:	f7f2 fb1d 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800ead6:	4603      	mov	r3, r0
 800ead8:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800eada:	687a      	ldr	r2, [r7, #4]
 800eadc:	89fb      	ldrh	r3, [r7, #14]
 800eade:	4413      	add	r3, r2
 800eae0:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800eae2:	89fb      	ldrh	r3, [r7, #14]
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d006      	beq.n	800eaf6 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6TensorEEEmEEmEET_t+0x36>
 800eae8:	68b8      	ldr	r0, [r7, #8]
 800eaea:	f7f2 ff1c 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800eaee:	4602      	mov	r2, r0
 800eaf0:	68bb      	ldr	r3, [r7, #8]
 800eaf2:	4413      	add	r3, r2
                        : nullptr;
 800eaf4:	e000      	b.n	800eaf8 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6TensorEEEmEEmEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800eaf6:	2300      	movs	r3, #0
  }
 800eaf8:	4618      	mov	r0, r3
 800eafa:	3710      	adds	r7, #16
 800eafc:	46bd      	mov	sp, r7
 800eafe:	bd80      	pop	{r7, pc}

0800eb00 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmEEmEET_t>:
  P GetPointer(voffset_t field) {
 800eb00:	b580      	push	{r7, lr}
 800eb02:	b084      	sub	sp, #16
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	6078      	str	r0, [r7, #4]
 800eb08:	460b      	mov	r3, r1
 800eb0a:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800eb0c:	887b      	ldrh	r3, [r7, #2]
 800eb0e:	4619      	mov	r1, r3
 800eb10:	6878      	ldr	r0, [r7, #4]
 800eb12:	f7f2 fafd 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800eb16:	4603      	mov	r3, r0
 800eb18:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800eb1a:	687a      	ldr	r2, [r7, #4]
 800eb1c:	89fb      	ldrh	r3, [r7, #14]
 800eb1e:	4413      	add	r3, r2
 800eb20:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800eb22:	89fb      	ldrh	r3, [r7, #14]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d006      	beq.n	800eb36 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmEEmEET_t+0x36>
 800eb28:	68b8      	ldr	r0, [r7, #8]
 800eb2a:	f7f2 fefc 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800eb2e:	4602      	mov	r2, r0
 800eb30:	68bb      	ldr	r3, [r7, #8]
 800eb32:	4413      	add	r3, r2
                        : nullptr;
 800eb34:	e000      	b.n	800eb38 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmEEmEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800eb36:	2300      	movs	r3, #0
  }
 800eb38:	4618      	mov	r0, r3
 800eb3a:	3710      	adds	r7, #16
 800eb3c:	46bd      	mov	sp, r7
 800eb3e:	bd80      	pop	{r7, pc}

0800eb40 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6BufferEEEmEEmEET_t>:
  P GetPointer(voffset_t field) {
 800eb40:	b580      	push	{r7, lr}
 800eb42:	b084      	sub	sp, #16
 800eb44:	af00      	add	r7, sp, #0
 800eb46:	6078      	str	r0, [r7, #4]
 800eb48:	460b      	mov	r3, r1
 800eb4a:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800eb4c:	887b      	ldrh	r3, [r7, #2]
 800eb4e:	4619      	mov	r1, r3
 800eb50:	6878      	ldr	r0, [r7, #4]
 800eb52:	f7f2 fadd 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800eb56:	4603      	mov	r3, r0
 800eb58:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800eb5a:	687a      	ldr	r2, [r7, #4]
 800eb5c:	89fb      	ldrh	r3, [r7, #14]
 800eb5e:	4413      	add	r3, r2
 800eb60:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800eb62:	89fb      	ldrh	r3, [r7, #14]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d006      	beq.n	800eb76 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6BufferEEEmEEmEET_t+0x36>
 800eb68:	68b8      	ldr	r0, [r7, #8]
 800eb6a:	f7f2 fedc 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800eb6e:	4602      	mov	r2, r0
 800eb70:	68bb      	ldr	r3, [r7, #8]
 800eb72:	4413      	add	r3, r2
                        : nullptr;
 800eb74:	e000      	b.n	800eb78 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6BufferEEEmEEmEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800eb76:	2300      	movs	r3, #0
  }
 800eb78:	4618      	mov	r0, r3
 800eb7a:	3710      	adds	r7, #16
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	bd80      	pop	{r7, pc}

0800eb80 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8MetadataEEEmEEmEET_t>:
  P GetPointer(voffset_t field) {
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b084      	sub	sp, #16
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]
 800eb88:	460b      	mov	r3, r1
 800eb8a:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800eb8c:	887b      	ldrh	r3, [r7, #2]
 800eb8e:	4619      	mov	r1, r3
 800eb90:	6878      	ldr	r0, [r7, #4]
 800eb92:	f7f2 fabd 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800eb96:	4603      	mov	r3, r0
 800eb98:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800eb9a:	687a      	ldr	r2, [r7, #4]
 800eb9c:	89fb      	ldrh	r3, [r7, #14]
 800eb9e:	4413      	add	r3, r2
 800eba0:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800eba2:	89fb      	ldrh	r3, [r7, #14]
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d006      	beq.n	800ebb6 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8MetadataEEEmEEmEET_t+0x36>
 800eba8:	68b8      	ldr	r0, [r7, #8]
 800ebaa:	f7f2 febc 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800ebae:	4602      	mov	r2, r0
 800ebb0:	68bb      	ldr	r3, [r7, #8]
 800ebb2:	4413      	add	r3, r2
                        : nullptr;
 800ebb4:	e000      	b.n	800ebb8 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8MetadataEEEmEEmEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ebb6:	2300      	movs	r3, #0
  }
 800ebb8:	4618      	mov	r0, r3
 800ebba:	3710      	adds	r7, #16
 800ebbc:	46bd      	mov	sp, r7
 800ebbe:	bd80      	pop	{r7, pc}

0800ebc0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE4DataEv>:
  const uint8_t* Data() const {
 800ebc0:	b480      	push	{r7}
 800ebc2:	b083      	sub	sp, #12
 800ebc4:	af00      	add	r7, sp, #0
 800ebc6:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t*>(&length_ + 1);
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	3304      	adds	r3, #4
  }
 800ebcc:	4618      	mov	r0, r3
 800ebce:	370c      	adds	r7, #12
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd6:	4770      	bx	lr

0800ebd8 <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite6TensorEEEvE4ReadEPKhm>:
  static return_type Read(const uint8_t* const p, const offset_type i) {
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b084      	sub	sp, #16
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	6078      	str	r0, [r7, #4]
 800ebe0:	6039      	str	r1, [r7, #0]
    const uint8_t* const offset_location = p + i * element_stride;
 800ebe2:	683b      	ldr	r3, [r7, #0]
 800ebe4:	009b      	lsls	r3, r3, #2
 800ebe6:	687a      	ldr	r2, [r7, #4]
 800ebe8:	4413      	add	r3, r2
 800ebea:	60fb      	str	r3, [r7, #12]
        offset_location + ReadScalar<offset_type>(offset_location));
 800ebec:	68f8      	ldr	r0, [r7, #12]
 800ebee:	f7f2 fe9a 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800ebf2:	4602      	mov	r2, r0
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	4413      	add	r3, r2
  }
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	3710      	adds	r7, #16
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bd80      	pop	{r7, pc}

0800ec00 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEmE4DataEv>:
  const uint8_t* Data() const {
 800ec00:	b480      	push	{r7}
 800ec02:	b083      	sub	sp, #12
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t*>(&length_ + 1);
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	3304      	adds	r3, #4
  }
 800ec0c:	4618      	mov	r0, r3
 800ec0e:	370c      	adds	r7, #12
 800ec10:	46bd      	mov	sp, r7
 800ec12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec16:	4770      	bx	lr

0800ec18 <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite8OperatorEEEvE4ReadEPKhm>:
  static return_type Read(const uint8_t* const p, const offset_type i) {
 800ec18:	b580      	push	{r7, lr}
 800ec1a:	b084      	sub	sp, #16
 800ec1c:	af00      	add	r7, sp, #0
 800ec1e:	6078      	str	r0, [r7, #4]
 800ec20:	6039      	str	r1, [r7, #0]
    const uint8_t* const offset_location = p + i * element_stride;
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	009b      	lsls	r3, r3, #2
 800ec26:	687a      	ldr	r2, [r7, #4]
 800ec28:	4413      	add	r3, r2
 800ec2a:	60fb      	str	r3, [r7, #12]
        offset_location + ReadScalar<offset_type>(offset_location));
 800ec2c:	68f8      	ldr	r0, [r7, #12]
 800ec2e:	f7f2 fe7a 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800ec32:	4602      	mov	r2, r0
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	4413      	add	r3, r2
  }
 800ec38:	4618      	mov	r0, r3
 800ec3a:	3710      	adds	r7, #16
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	bd80      	pop	{r7, pc}

0800ec40 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmE4DataEv>:
  const uint8_t* Data() const {
 800ec40:	b480      	push	{r7}
 800ec42:	b083      	sub	sp, #12
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t*>(&length_ + 1);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	3304      	adds	r3, #4
  }
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	370c      	adds	r7, #12
 800ec50:	46bd      	mov	sp, r7
 800ec52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec56:	4770      	bx	lr

0800ec58 <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite12OperatorCodeEEEvE4ReadEPKhm>:
  static return_type Read(const uint8_t* const p, const offset_type i) {
 800ec58:	b580      	push	{r7, lr}
 800ec5a:	b084      	sub	sp, #16
 800ec5c:	af00      	add	r7, sp, #0
 800ec5e:	6078      	str	r0, [r7, #4]
 800ec60:	6039      	str	r1, [r7, #0]
    const uint8_t* const offset_location = p + i * element_stride;
 800ec62:	683b      	ldr	r3, [r7, #0]
 800ec64:	009b      	lsls	r3, r3, #2
 800ec66:	687a      	ldr	r2, [r7, #4]
 800ec68:	4413      	add	r3, r2
 800ec6a:	60fb      	str	r3, [r7, #12]
        offset_location + ReadScalar<offset_type>(offset_location));
 800ec6c:	68f8      	ldr	r0, [r7, #12]
 800ec6e:	f7f2 fe5a 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800ec72:	4602      	mov	r2, r0
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	4413      	add	r3, r2
  }
 800ec78:	4618      	mov	r0, r3
 800ec7a:	3710      	adds	r7, #16
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	bd80      	pop	{r7, pc}

0800ec80 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEmE4DataEv>:
  const uint8_t* Data() const {
 800ec80:	b480      	push	{r7}
 800ec82:	b083      	sub	sp, #12
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t*>(&length_ + 1);
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	3304      	adds	r3, #4
  }
 800ec8c:	4618      	mov	r0, r3
 800ec8e:	370c      	adds	r7, #12
 800ec90:	46bd      	mov	sp, r7
 800ec92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec96:	4770      	bx	lr

0800ec98 <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite6BufferEEEvE4ReadEPKhm>:
  static return_type Read(const uint8_t* const p, const offset_type i) {
 800ec98:	b580      	push	{r7, lr}
 800ec9a:	b084      	sub	sp, #16
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	6078      	str	r0, [r7, #4]
 800eca0:	6039      	str	r1, [r7, #0]
    const uint8_t* const offset_location = p + i * element_stride;
 800eca2:	683b      	ldr	r3, [r7, #0]
 800eca4:	009b      	lsls	r3, r3, #2
 800eca6:	687a      	ldr	r2, [r7, #4]
 800eca8:	4413      	add	r3, r2
 800ecaa:	60fb      	str	r3, [r7, #12]
        offset_location + ReadScalar<offset_type>(offset_location));
 800ecac:	68f8      	ldr	r0, [r7, #12]
 800ecae:	f7f2 fe3a 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800ecb2:	4602      	mov	r2, r0
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	4413      	add	r3, r2
  }
 800ecb8:	4618      	mov	r0, r3
 800ecba:	3710      	adds	r7, #16
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	bd80      	pop	{r7, pc}

0800ecc0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEmE4DataEv>:
  const uint8_t* Data() const {
 800ecc0:	b480      	push	{r7}
 800ecc2:	b083      	sub	sp, #12
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t*>(&length_ + 1);
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	3304      	adds	r3, #4
  }
 800eccc:	4618      	mov	r0, r3
 800ecce:	370c      	adds	r7, #12
 800ecd0:	46bd      	mov	sp, r7
 800ecd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd6:	4770      	bx	lr

0800ecd8 <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite8MetadataEEEvE4ReadEPKhm>:
  static return_type Read(const uint8_t* const p, const offset_type i) {
 800ecd8:	b580      	push	{r7, lr}
 800ecda:	b084      	sub	sp, #16
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	6078      	str	r0, [r7, #4]
 800ece0:	6039      	str	r1, [r7, #0]
    const uint8_t* const offset_location = p + i * element_stride;
 800ece2:	683b      	ldr	r3, [r7, #0]
 800ece4:	009b      	lsls	r3, r3, #2
 800ece6:	687a      	ldr	r2, [r7, #4]
 800ece8:	4413      	add	r3, r2
 800ecea:	60fb      	str	r3, [r7, #12]
        offset_location + ReadScalar<offset_type>(offset_location));
 800ecec:	68f8      	ldr	r0, [r7, #12]
 800ecee:	f7f2 fe1a 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800ecf2:	4602      	mov	r2, r0
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	4413      	add	r3, r2
  }
 800ecf8:	4618      	mov	r0, r3
 800ecfa:	3710      	adds	r7, #16
 800ecfc:	46bd      	mov	sp, r7
 800ecfe:	bd80      	pop	{r7, pc}

0800ed00 <_ZNK6tflite22QuantizationParameters5scaleEv>:
  const ::flatbuffers::Vector<float> *scale() const {
 800ed00:	b580      	push	{r7, lr}
 800ed02:	b082      	sub	sp, #8
 800ed04:	af00      	add	r7, sp, #0
 800ed06:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<float> *>(VT_SCALE);
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	2108      	movs	r1, #8
 800ed0c:	4618      	mov	r0, r3
 800ed0e:	f7fb f9e9 	bl	800a0e4 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIfmEEmEET_t>
 800ed12:	4603      	mov	r3, r0
  }
 800ed14:	4618      	mov	r0, r3
 800ed16:	3708      	adds	r7, #8
 800ed18:	46bd      	mov	sp, r7
 800ed1a:	bd80      	pop	{r7, pc}

0800ed1c <_ZNK6tflite22QuantizationParameters10zero_pointEv>:
  const ::flatbuffers::Vector<int64_t> *zero_point() const {
 800ed1c:	b580      	push	{r7, lr}
 800ed1e:	b082      	sub	sp, #8
 800ed20:	af00      	add	r7, sp, #0
 800ed22:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<int64_t> *>(VT_ZERO_POINT);
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	210a      	movs	r1, #10
 800ed28:	4618      	mov	r0, r3
 800ed2a:	f7fb f9eb 	bl	800a104 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIxmEEmEET_t>
 800ed2e:	4603      	mov	r3, r0
  }
 800ed30:	4618      	mov	r0, r3
 800ed32:	3708      	adds	r7, #8
 800ed34:	46bd      	mov	sp, r7
 800ed36:	bd80      	pop	{r7, pc}

0800ed38 <_ZNK6tflite22QuantizationParameters19quantized_dimensionEv>:
  int32_t quantized_dimension() const {
 800ed38:	b580      	push	{r7, lr}
 800ed3a:	b082      	sub	sp, #8
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_QUANTIZED_DIMENSION, 0);
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	2200      	movs	r2, #0
 800ed44:	2110      	movs	r1, #16
 800ed46:	4618      	mov	r0, r3
 800ed48:	f7fa f8d2 	bl	8008ef0 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 800ed4c:	4603      	mov	r3, r0
  }
 800ed4e:	4618      	mov	r0, r3
 800ed50:	3708      	adds	r7, #8
 800ed52:	46bd      	mov	sp, r7
 800ed54:	bd80      	pop	{r7, pc}

0800ed56 <_ZNK6tflite6Tensor6bufferEv>:
  uint32_t buffer() const {
 800ed56:	b580      	push	{r7, lr}
 800ed58:	b082      	sub	sp, #8
 800ed5a:	af00      	add	r7, sp, #0
 800ed5c:	6078      	str	r0, [r7, #4]
    return GetField<uint32_t>(VT_BUFFER, 0);
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	2200      	movs	r2, #0
 800ed62:	2108      	movs	r1, #8
 800ed64:	4618      	mov	r0, r3
 800ed66:	f7f2 fdec 	bl	8001942 <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_>
 800ed6a:	4603      	mov	r3, r0
  }
 800ed6c:	4618      	mov	r0, r3
 800ed6e:	3708      	adds	r7, #8
 800ed70:	46bd      	mov	sp, r7
 800ed72:	bd80      	pop	{r7, pc}

0800ed74 <_ZNK6tflite6Tensor12quantizationEv>:
  const tflite::QuantizationParameters *quantization() const {
 800ed74:	b580      	push	{r7, lr}
 800ed76:	b082      	sub	sp, #8
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	6078      	str	r0, [r7, #4]
    return GetPointer<const tflite::QuantizationParameters *>(VT_QUANTIZATION);
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	210c      	movs	r1, #12
 800ed80:	4618      	mov	r0, r3
 800ed82:	f001 f9b9 	bl	80100f8 <_ZNK11flatbuffers5Table10GetPointerIPKN6tflite22QuantizationParametersEmEET_t>
 800ed86:	4603      	mov	r3, r0
  }
 800ed88:	4618      	mov	r0, r3
 800ed8a:	3708      	adds	r7, #8
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	bd80      	pop	{r7, pc}

0800ed90 <_ZN6tflite20BuiltinDataAllocatorD1Ev>:

  virtual ~BuiltinDataAllocator() {}
 800ed90:	b480      	push	{r7}
 800ed92:	b083      	sub	sp, #12
 800ed94:	af00      	add	r7, sp, #0
 800ed96:	6078      	str	r0, [r7, #4]
 800ed98:	4a04      	ldr	r2, [pc, #16]	@ (800edac <_ZN6tflite20BuiltinDataAllocatorD1Ev+0x1c>)
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	601a      	str	r2, [r3, #0]
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	4618      	mov	r0, r3
 800eda2:	370c      	adds	r7, #12
 800eda4:	46bd      	mov	sp, r7
 800eda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edaa:	4770      	bx	lr
 800edac:	08037260 	.word	0x08037260

0800edb0 <_ZN6tflite20BuiltinDataAllocatorD0Ev>:
 800edb0:	b580      	push	{r7, lr}
 800edb2:	b082      	sub	sp, #8
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	6078      	str	r0, [r7, #4]
 800edb8:	6878      	ldr	r0, [r7, #4]
 800edba:	f7ff ffe9 	bl	800ed90 <_ZN6tflite20BuiltinDataAllocatorD1Ev>
 800edbe:	2104      	movs	r1, #4
 800edc0:	6878      	ldr	r0, [r7, #4]
 800edc2:	f00c ffe1 	bl	801bd88 <_ZdlPvj>
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	4618      	mov	r0, r3
 800edca:	3708      	adds	r7, #8
 800edcc:	46bd      	mov	sp, r7
 800edce:	bd80      	pop	{r7, pc}

0800edd0 <_ZN6tflite21AllocationInfoBuilderC1EPKNS_5ModelEPNS_29INonPersistentBufferAllocatorE>:
// lifetime of tensors / scratch_buffer and will be used to calculate the memory
// plan. Methods need to be called in order from `Create`, Init`, `Add*`, to
// `Finish`.
class AllocationInfoBuilder {
 public:
  AllocationInfoBuilder(const Model* model,
 800edd0:	b480      	push	{r7}
 800edd2:	b085      	sub	sp, #20
 800edd4:	af00      	add	r7, sp, #0
 800edd6:	60f8      	str	r0, [r7, #12]
 800edd8:	60b9      	str	r1, [r7, #8]
 800edda:	607a      	str	r2, [r7, #4]
                        INonPersistentBufferAllocator* non_persistent_allocator)
      : model_(model), non_persistent_allocator_(non_persistent_allocator) {}
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	68ba      	ldr	r2, [r7, #8]
 800ede0:	601a      	str	r2, [r3, #0]
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	687a      	ldr	r2, [r7, #4]
 800ede6:	605a      	str	r2, [r3, #4]
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	3308      	adds	r3, #8
 800edec:	2200      	movs	r2, #0
 800edee:	601a      	str	r2, [r3, #0]
 800edf0:	605a      	str	r2, [r3, #4]
 800edf2:	609a      	str	r2, [r3, #8]
 800edf4:	60da      	str	r2, [r3, #12]
 800edf6:	611a      	str	r2, [r3, #16]
 800edf8:	615a      	str	r2, [r3, #20]
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	2200      	movs	r2, #0
 800edfe:	621a      	str	r2, [r3, #32]
 800ee00:	68fb      	ldr	r3, [r7, #12]
 800ee02:	4618      	mov	r0, r3
 800ee04:	3714      	adds	r7, #20
 800ee06:	46bd      	mov	sp, r7
 800ee08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee0c:	4770      	bx	lr

0800ee0e <_ZNK6tflite21AllocationInfoBuilder15AllocationCountEv>:
      internal::ScratchBufferRequest* scratch_buffer_requests,
      ScratchBufferHandle* scratch_buffer_handles,
      SubgraphAllocations* allocations);

  // Returns the number of allocations.
  int AllocationCount() const { return info_.allocation_info_count; }
 800ee0e:	b480      	push	{r7}
 800ee10:	b083      	sub	sp, #12
 800ee12:	af00      	add	r7, sp, #0
 800ee14:	6078      	str	r0, [r7, #4]
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	68db      	ldr	r3, [r3, #12]
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	370c      	adds	r7, #12
 800ee1e:	46bd      	mov	sp, r7
 800ee20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee24:	4770      	bx	lr

0800ee26 <_ZNK6tflite21AllocationInfoBuilder6FinishEv>:

  // Returns a pointer to the built AllocationInfo array.
  AllocationInfo* Finish() const { return info_.allocation_info; }
 800ee26:	b480      	push	{r7}
 800ee28:	b083      	sub	sp, #12
 800ee2a:	af00      	add	r7, sp, #0
 800ee2c:	6078      	str	r0, [r7, #4]
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	689b      	ldr	r3, [r3, #8]
 800ee32:	4618      	mov	r0, r3
 800ee34:	370c      	adds	r7, #12
 800ee36:	46bd      	mov	sp, r7
 800ee38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee3c:	4770      	bx	lr

0800ee3e <_ZN6tflite25MicroArenaBufferAlignmentEv>:
namespace tflite {

// The default buffer alignment requirement.
// We align tensor buffers to 16-byte boundaries, since this is a common
// requirement for SIMD extensions.
constexpr int MicroArenaBufferAlignment() { return 16; }
 800ee3e:	b480      	push	{r7}
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	2310      	movs	r3, #16
 800ee44:	4618      	mov	r0, r3
 800ee46:	46bd      	mov	sp, r7
 800ee48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee4c:	4770      	bx	lr
	...

0800ee50 <_ZN6tflite20BuiltinDataAllocatorC1Ev>:
class BuiltinDataAllocator {
 800ee50:	b480      	push	{r7}
 800ee52:	b083      	sub	sp, #12
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	6078      	str	r0, [r7, #4]
 800ee58:	4a04      	ldr	r2, [pc, #16]	@ (800ee6c <_ZN6tflite20BuiltinDataAllocatorC1Ev+0x1c>)
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	601a      	str	r2, [r3, #0]
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	4618      	mov	r0, r3
 800ee62:	370c      	adds	r7, #12
 800ee64:	46bd      	mov	sp, r7
 800ee66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee6a:	4770      	bx	lr
 800ee6c:	08037260 	.word	0x08037260

0800ee70 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorC1EPNS_26IPersistentBufferAllocatorE>:

const TfLiteIntArray kZeroLengthIntArray = {};

class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
 public:
  explicit MicroBuiltinDataAllocator(
 800ee70:	b580      	push	{r7, lr}
 800ee72:	b082      	sub	sp, #8
 800ee74:	af00      	add	r7, sp, #0
 800ee76:	6078      	str	r0, [r7, #4]
 800ee78:	6039      	str	r1, [r7, #0]
      IPersistentBufferAllocator* persistent_allocator)
      : persistent_allocator_(persistent_allocator) {}
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	4618      	mov	r0, r3
 800ee7e:	f7ff ffe7 	bl	800ee50 <_ZN6tflite20BuiltinDataAllocatorC1Ev>
 800ee82:	4a05      	ldr	r2, [pc, #20]	@ (800ee98 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorC1EPNS_26IPersistentBufferAllocatorE+0x28>)
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	601a      	str	r2, [r3, #0]
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	683a      	ldr	r2, [r7, #0]
 800ee8c:	605a      	str	r2, [r3, #4]
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	4618      	mov	r0, r3
 800ee92:	3708      	adds	r7, #8
 800ee94:	46bd      	mov	sp, r7
 800ee96:	bd80      	pop	{r7, pc}
 800ee98:	080371ec 	.word	0x080371ec

0800ee9c <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator8AllocateEjj>:

  void* Allocate(size_t size, size_t alignment_hint) override {
 800ee9c:	b580      	push	{r7, lr}
 800ee9e:	b084      	sub	sp, #16
 800eea0:	af00      	add	r7, sp, #0
 800eea2:	60f8      	str	r0, [r7, #12]
 800eea4:	60b9      	str	r1, [r7, #8]
 800eea6:	607a      	str	r2, [r7, #4]
    return persistent_allocator_->AllocatePersistentBuffer(size,
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	6858      	ldr	r0, [r3, #4]
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	685b      	ldr	r3, [r3, #4]
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	3308      	adds	r3, #8
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	687a      	ldr	r2, [r7, #4]
 800eeb8:	68b9      	ldr	r1, [r7, #8]
 800eeba:	4798      	blx	r3
 800eebc:	4603      	mov	r3, r0
                                                           alignment_hint);
  }
 800eebe:	4618      	mov	r0, r3
 800eec0:	3710      	adds	r7, #16
 800eec2:	46bd      	mov	sp, r7
 800eec4:	bd80      	pop	{r7, pc}

0800eec6 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator10DeallocateEPv>:
  void Deallocate(void* data) override {
 800eec6:	b480      	push	{r7}
 800eec8:	b083      	sub	sp, #12
 800eeca:	af00      	add	r7, sp, #0
 800eecc:	6078      	str	r0, [r7, #4]
 800eece:	6039      	str	r1, [r7, #0]
    // Do not deallocate, builtin data needs to be available for the life time
    // of the model.
  }
 800eed0:	bf00      	nop
 800eed2:	370c      	adds	r7, #12
 800eed4:	46bd      	mov	sp, r7
 800eed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeda:	4770      	bx	lr

0800eedc <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_18MicroMemoryPlannerEPKNS_14AllocationInfoEj>:
  IPersistentBufferAllocator* persistent_allocator_;
};

TfLiteStatus CreatePlan(MicroMemoryPlanner* planner,
                        const AllocationInfo* allocation_info,
                        size_t allocation_info_size) {
 800eedc:	b590      	push	{r4, r7, lr}
 800eede:	b08b      	sub	sp, #44	@ 0x2c
 800eee0:	af02      	add	r7, sp, #8
 800eee2:	60f8      	str	r0, [r7, #12]
 800eee4:	60b9      	str	r1, [r7, #8]
 800eee6:	607a      	str	r2, [r7, #4]
  // Add the tensors to our allocation plan.
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800eee8:	2300      	movs	r3, #0
 800eeea:	61fb      	str	r3, [r7, #28]
 800eeec:	e046      	b.n	800ef7c <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_18MicroMemoryPlannerEPKNS_14AllocationInfoEj+0xa0>
    const AllocationInfo* current = &allocation_info[i];
 800eeee:	69fa      	ldr	r2, [r7, #28]
 800eef0:	4613      	mov	r3, r2
 800eef2:	005b      	lsls	r3, r3, #1
 800eef4:	4413      	add	r3, r2
 800eef6:	00db      	lsls	r3, r3, #3
 800eef8:	461a      	mov	r2, r3
 800eefa:	68bb      	ldr	r3, [r7, #8]
 800eefc:	4413      	add	r3, r2
 800eefe:	61bb      	str	r3, [r7, #24]
    if (current->needs_allocating) {
 800ef00:	69bb      	ldr	r3, [r7, #24]
 800ef02:	7d1b      	ldrb	r3, [r3, #20]
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d036      	beq.n	800ef76 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_18MicroMemoryPlannerEPKNS_14AllocationInfoEj+0x9a>
      size_t aligned_bytes_required =
          AlignSizeUp(current->bytes, MicroArenaBufferAlignment());
 800ef08:	69bb      	ldr	r3, [r7, #24]
 800ef0a:	681c      	ldr	r4, [r3, #0]
 800ef0c:	f7ff ff97 	bl	800ee3e <_ZN6tflite25MicroArenaBufferAlignmentEv>
 800ef10:	4603      	mov	r3, r0
 800ef12:	4619      	mov	r1, r3
 800ef14:	4620      	mov	r0, r4
 800ef16:	f7fe fd0b 	bl	800d930 <_ZN6tflite11AlignSizeUpEjj>
 800ef1a:	6178      	str	r0, [r7, #20]
      if (current->offline_offset == kOnlinePlannedBuffer) {
 800ef1c:	69bb      	ldr	r3, [r7, #24]
 800ef1e:	691b      	ldr	r3, [r3, #16]
 800ef20:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef24:	d111      	bne.n	800ef4a <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_18MicroMemoryPlannerEPKNS_14AllocationInfoEj+0x6e>
        TF_LITE_ENSURE_STATUS(planner->AddBuffer(aligned_bytes_required,
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	3308      	adds	r3, #8
 800ef2c:	681c      	ldr	r4, [r3, #0]
 800ef2e:	6979      	ldr	r1, [r7, #20]
 800ef30:	69bb      	ldr	r3, [r7, #24]
 800ef32:	689a      	ldr	r2, [r3, #8]
 800ef34:	69bb      	ldr	r3, [r7, #24]
 800ef36:	68db      	ldr	r3, [r3, #12]
 800ef38:	68f8      	ldr	r0, [r7, #12]
 800ef3a:	47a0      	blx	r4
 800ef3c:	4603      	mov	r3, r0
 800ef3e:	74bb      	strb	r3, [r7, #18]
 800ef40:	7cbb      	ldrb	r3, [r7, #18]
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d017      	beq.n	800ef76 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_18MicroMemoryPlannerEPKNS_14AllocationInfoEj+0x9a>
 800ef46:	7cbb      	ldrb	r3, [r7, #18]
 800ef48:	e01d      	b.n	800ef86 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_18MicroMemoryPlannerEPKNS_14AllocationInfoEj+0xaa>
                                                 current->first_created,
                                                 current->last_used));
      } else {
        TF_LITE_ENSURE_STATUS(
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	330c      	adds	r3, #12
 800ef50:	681c      	ldr	r4, [r3, #0]
 800ef52:	6979      	ldr	r1, [r7, #20]
 800ef54:	69bb      	ldr	r3, [r7, #24]
 800ef56:	689a      	ldr	r2, [r3, #8]
 800ef58:	69bb      	ldr	r3, [r7, #24]
 800ef5a:	68d8      	ldr	r0, [r3, #12]
 800ef5c:	69bb      	ldr	r3, [r7, #24]
 800ef5e:	691b      	ldr	r3, [r3, #16]
 800ef60:	9300      	str	r3, [sp, #0]
 800ef62:	4603      	mov	r3, r0
 800ef64:	68f8      	ldr	r0, [r7, #12]
 800ef66:	47a0      	blx	r4
 800ef68:	4603      	mov	r3, r0
 800ef6a:	74fb      	strb	r3, [r7, #19]
 800ef6c:	7cfb      	ldrb	r3, [r7, #19]
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d001      	beq.n	800ef76 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_18MicroMemoryPlannerEPKNS_14AllocationInfoEj+0x9a>
 800ef72:	7cfb      	ldrb	r3, [r7, #19]
 800ef74:	e007      	b.n	800ef86 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_18MicroMemoryPlannerEPKNS_14AllocationInfoEj+0xaa>
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800ef76:	69fb      	ldr	r3, [r7, #28]
 800ef78:	3301      	adds	r3, #1
 800ef7a:	61fb      	str	r3, [r7, #28]
 800ef7c:	69fa      	ldr	r2, [r7, #28]
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	429a      	cmp	r2, r3
 800ef82:	d3b4      	bcc.n	800eeee <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_18MicroMemoryPlannerEPKNS_14AllocationInfoEj+0x12>
            planner->AddBuffer(aligned_bytes_required, current->first_created,
                               current->last_used, current->offline_offset));
      }
    }
  }
  return kTfLiteOk;
 800ef84:	2300      	movs	r3, #0
}
 800ef86:	4618      	mov	r0, r3
 800ef88:	3724      	adds	r7, #36	@ 0x24
 800ef8a:	46bd      	mov	sp, r7
 800ef8c:	bd90      	pop	{r4, r7, pc}

0800ef8e <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_18MicroMemoryPlannerEPhPKNS_14AllocationInfoEj>:

TfLiteStatus CommitPlan(MicroMemoryPlanner* planner, uint8_t* starting_point,
                        const AllocationInfo* allocation_info,
                        size_t allocation_info_size) {
 800ef8e:	b580      	push	{r7, lr}
 800ef90:	b08a      	sub	sp, #40	@ 0x28
 800ef92:	af00      	add	r7, sp, #0
 800ef94:	60f8      	str	r0, [r7, #12]
 800ef96:	60b9      	str	r1, [r7, #8]
 800ef98:	607a      	str	r2, [r7, #4]
 800ef9a:	603b      	str	r3, [r7, #0]
  // Figure out the actual memory addresses for each buffer, based on the plan.
  int planner_index = 0;
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800efa0:	2300      	movs	r3, #0
 800efa2:	623b      	str	r3, [r7, #32]
 800efa4:	e02c      	b.n	800f000 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_18MicroMemoryPlannerEPhPKNS_14AllocationInfoEj+0x72>
    const AllocationInfo* current = &allocation_info[i];
 800efa6:	6a3a      	ldr	r2, [r7, #32]
 800efa8:	4613      	mov	r3, r2
 800efaa:	005b      	lsls	r3, r3, #1
 800efac:	4413      	add	r3, r2
 800efae:	00db      	lsls	r3, r3, #3
 800efb0:	461a      	mov	r2, r3
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	4413      	add	r3, r2
 800efb6:	61fb      	str	r3, [r7, #28]
    if (current->needs_allocating) {
 800efb8:	69fb      	ldr	r3, [r7, #28]
 800efba:	7d1b      	ldrb	r3, [r3, #20]
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d01c      	beq.n	800effa <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_18MicroMemoryPlannerEPhPKNS_14AllocationInfoEj+0x6c>
      int offset = -1;
 800efc0:	f04f 33ff 	mov.w	r3, #4294967295
 800efc4:	617b      	str	r3, [r7, #20]
      TF_LITE_ENSURE_STATUS(
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	3318      	adds	r3, #24
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	f107 0214 	add.w	r2, r7, #20
 800efd2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800efd4:	68f8      	ldr	r0, [r7, #12]
 800efd6:	4798      	blx	r3
 800efd8:	4603      	mov	r3, r0
 800efda:	76fb      	strb	r3, [r7, #27]
 800efdc:	7efb      	ldrb	r3, [r7, #27]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d001      	beq.n	800efe6 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_18MicroMemoryPlannerEPhPKNS_14AllocationInfoEj+0x58>
 800efe2:	7efb      	ldrb	r3, [r7, #27]
 800efe4:	e011      	b.n	800f00a <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_18MicroMemoryPlannerEPhPKNS_14AllocationInfoEj+0x7c>
          planner->GetOffsetForBuffer(planner_index, &offset));
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
 800efe6:	697b      	ldr	r3, [r7, #20]
 800efe8:	4619      	mov	r1, r3
 800efea:	69fb      	ldr	r3, [r7, #28]
 800efec:	685b      	ldr	r3, [r3, #4]
 800efee:	68ba      	ldr	r2, [r7, #8]
 800eff0:	440a      	add	r2, r1
 800eff2:	601a      	str	r2, [r3, #0]
      ++planner_index;
 800eff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eff6:	3301      	adds	r3, #1
 800eff8:	627b      	str	r3, [r7, #36]	@ 0x24
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800effa:	6a3b      	ldr	r3, [r7, #32]
 800effc:	3301      	adds	r3, #1
 800effe:	623b      	str	r3, [r7, #32]
 800f000:	6a3a      	ldr	r2, [r7, #32]
 800f002:	683b      	ldr	r3, [r7, #0]
 800f004:	429a      	cmp	r2, r3
 800f006:	d3ce      	bcc.n	800efa6 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_18MicroMemoryPlannerEPhPKNS_14AllocationInfoEj+0x18>
    }
  }
  return kTfLiteOk;
 800f008:	2300      	movs	r3, #0
}
 800f00a:	4618      	mov	r0, r3
 800f00c:	3728      	adds	r7, #40	@ 0x28
 800f00e:	46bd      	mov	sp, r7
 800f010:	bd80      	pop	{r7, pc}
	...

0800f014 <_ZN6tflite26IPersistentBufferAllocatorC1ERKS0_>:
// the TFLM framework. Non-persist buffers can be allocated and deallocated by
// the TFLM framework. This file defines two interfaces classes that TFLM
// framework will rely on to manage these buffers.

// Interface class for managing persistent buffers.
class IPersistentBufferAllocator {
 800f014:	b480      	push	{r7}
 800f016:	b083      	sub	sp, #12
 800f018:	af00      	add	r7, sp, #0
 800f01a:	6078      	str	r0, [r7, #4]
 800f01c:	6039      	str	r1, [r7, #0]
 800f01e:	4a05      	ldr	r2, [pc, #20]	@ (800f034 <_ZN6tflite26IPersistentBufferAllocatorC1ERKS0_+0x20>)
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	601a      	str	r2, [r3, #0]
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	4618      	mov	r0, r3
 800f028:	370c      	adds	r7, #12
 800f02a:	46bd      	mov	sp, r7
 800f02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f030:	4770      	bx	lr
 800f032:	bf00      	nop
 800f034:	08037248 	.word	0x08037248

0800f038 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE>:

// Returns a pointer to any buffer associated with the flatbuffer tensor. Can
// return nullptr if no buffer is found.
void* GetFlatbufferTensorBuffer(
    const tflite::Tensor& flatbuffer_tensor,
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers) {
 800f038:	b580      	push	{r7, lr}
 800f03a:	b086      	sub	sp, #24
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
 800f040:	6039      	str	r1, [r7, #0]
  // the same as a constant op in TensorFlow) associated with this tensor first,
  // and if there is update the runtime structure to point to its location in
  // memory.
  // First see if there's any buffer information in the serialized tensor.
  // TODO(b/170379532): Add better unit tests to validate flatbuffer values.
  void* out_buffer = nullptr;
 800f042:	2300      	movs	r3, #0
 800f044:	617b      	str	r3, [r7, #20]
  if (auto* buffer = (*buffers)[flatbuffer_tensor.buffer()]) {
 800f046:	6878      	ldr	r0, [r7, #4]
 800f048:	f7ff fe85 	bl	800ed56 <_ZNK6tflite6Tensor6bufferEv>
 800f04c:	4603      	mov	r3, r0
 800f04e:	4619      	mov	r1, r3
 800f050:	6838      	ldr	r0, [r7, #0]
 800f052:	f7ff fd27 	bl	800eaa4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEmEixEm>
 800f056:	6138      	str	r0, [r7, #16]
 800f058:	693b      	ldr	r3, [r7, #16]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d015      	beq.n	800f08a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x52>
    // If we've found a buffer, does it have any data?
    if (auto* array = buffer->data()) {
 800f05e:	6938      	ldr	r0, [r7, #16]
 800f060:	f7fe fe1c 	bl	800dc9c <_ZNK6tflite6Buffer4dataEv>
 800f064:	60f8      	str	r0, [r7, #12]
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d00e      	beq.n	800f08a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x52>
      // If it has any data, is the data size larger than zero?
      if (array->size()) {
 800f06c:	68f8      	ldr	r0, [r7, #12]
 800f06e:	f7fb f8a8 	bl	800a1c2 <_ZNK11flatbuffers6VectorIhmE4sizeEv>
 800f072:	4603      	mov	r3, r0
 800f074:	2b00      	cmp	r3, #0
 800f076:	bf14      	ite	ne
 800f078:	2301      	movne	r3, #1
 800f07a:	2300      	moveq	r3, #0
 800f07c:	b2db      	uxtb	r3, r3
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d003      	beq.n	800f08a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x52>
        // We've found a buffer with valid data, so update the runtime tensor
        // data structure to point to it.
        out_buffer = const_cast<void*>(static_cast<const void*>(array->data()));
 800f082:	68f8      	ldr	r0, [r7, #12]
 800f084:	f7fb fb61 	bl	800a74a <_ZNK11flatbuffers6VectorIhmE4dataEv>
 800f088:	6178      	str	r0, [r7, #20]
    // buffer in the serialized tensor, but it doesn't have any data in it. Is
    // that a validly-generated file, and if so what does it mean, or is it an
    // error condition? It would be good to tighten up the specification to make
    // it less ambiguous.
  }
  return out_buffer;
 800f08a:	697b      	ldr	r3, [r7, #20]
}
 800f08c:	4618      	mov	r0, r3
 800f08e:	3718      	adds	r7, #24
 800f090:	46bd      	mov	sp, r7
 800f092:	bd80      	pop	{r7, pc}

0800f094 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor>:
TfLiteStatus InitializeTfLiteTensorFromFlatbuffer(
    IPersistentBufferAllocator* persistent_buffer_allocator,
    INonPersistentBufferAllocator* non_persistent_buffer_allocator,
    bool allocate_temp, const tflite::Tensor& flatbuffer_tensor,
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers,
    TfLiteTensor* result) {
 800f094:	b5b0      	push	{r4, r5, r7, lr}
 800f096:	b08c      	sub	sp, #48	@ 0x30
 800f098:	af00      	add	r7, sp, #0
 800f09a:	60f8      	str	r0, [r7, #12]
 800f09c:	60b9      	str	r1, [r7, #8]
 800f09e:	603b      	str	r3, [r7, #0]
 800f0a0:	4613      	mov	r3, r2
 800f0a2:	71fb      	strb	r3, [r7, #7]
  TFLITE_DCHECK(result != nullptr);
 800f0a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d101      	bne.n	800f0ae <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1a>
 800f0aa:	f00c fefb 	bl	801bea4 <abort>

  *result = {};
 800f0ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f0b0:	4618      	mov	r0, r3
 800f0b2:	2340      	movs	r3, #64	@ 0x40
 800f0b4:	461a      	mov	r2, r3
 800f0b6:	2100      	movs	r1, #0
 800f0b8:	f00d fb0c 	bl	801c6d4 <memset>
  // Make sure the serialized type is one we know how to deal with, and convert
  // it from a flatbuffer enum into a constant used by the kernel C API.
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
 800f0bc:	6838      	ldr	r0, [r7, #0]
 800f0be:	f7fe fbf9 	bl	800d8b4 <_ZNK6tflite6Tensor4typeEv>
 800f0c2:	4603      	mov	r3, r0
 800f0c4:	461d      	mov	r5, r3
 800f0c6:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800f0c8:	f001 f984 	bl	80103d4 <_ZN6tflite21GetMicroErrorReporterEv>
 800f0cc:	4603      	mov	r3, r0
 800f0ce:	461a      	mov	r2, r3
 800f0d0:	4621      	mov	r1, r4
 800f0d2:	4628      	mov	r0, r5
 800f0d4:	f7fa fb0a 	bl	80096ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 800f0d8:	4603      	mov	r3, r0
 800f0da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f0de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d002      	beq.n	800f0ec <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x58>
 800f0e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f0ea:	e135      	b.n	800f358 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2c4>
                                          &result->type,
                                          tflite::GetMicroErrorReporter()));
  // Make sure we remember if the serialized tensor is designated as a variable.
  result->is_variable = flatbuffer_tensor.is_variable();
 800f0ec:	6838      	ldr	r0, [r7, #0]
 800f0ee:	f7fe fd5e 	bl	800dbae <_ZNK6tflite6Tensor11is_variableEv>
 800f0f2:	4603      	mov	r3, r0
 800f0f4:	461a      	mov	r2, r3
 800f0f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f0f8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 800f0fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f0fe:	6838      	ldr	r0, [r7, #0]
 800f100:	f7ff ff9a 	bl	800f038 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE>
 800f104:	4602      	mov	r2, r0
 800f106:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f108:	605a      	str	r2, [r3, #4]

  // TODO(petewarden): Some of these paths aren't getting enough testing
  // coverage, so we should figure out some tests that exercise them.
  if (result->data.data == nullptr) {
 800f10a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f10c:	685b      	ldr	r3, [r3, #4]
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d103      	bne.n	800f11a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x86>
    // The tensor contents haven't been set from a serialized buffer, so
    // make a note that they will be allocated from memory. The actual
    // allocation won't happen until later.
    result->allocation_type = kTfLiteArenaRw;
 800f112:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f114:	2202      	movs	r2, #2
 800f116:	751a      	strb	r2, [r3, #20]
 800f118:	e002      	b.n	800f120 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x8c>
  } else {
    // We set the data from a serialized buffer, so record tha.
    result->allocation_type = kTfLiteMmapRo;
 800f11a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f11c:	2201      	movs	r2, #1
 800f11e:	751a      	strb	r2, [r3, #20]
  }

  // Figure out what the size in bytes of the buffer is and store it.
  size_t type_size;
  TF_LITE_ENSURE_STATUS(
 800f120:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f122:	3318      	adds	r3, #24
 800f124:	f107 0214 	add.w	r2, r7, #20
 800f128:	4619      	mov	r1, r3
 800f12a:	6838      	ldr	r0, [r7, #0]
 800f12c:	f7fe fc90 	bl	800da50 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_>
 800f130:	4603      	mov	r3, r0
 800f132:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f136:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d002      	beq.n	800f144 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0xb0>
 800f13e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800f142:	e109      	b.n	800f358 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2c4>
      BytesRequiredForTensor(flatbuffer_tensor, &result->bytes, &type_size));

  if (flatbuffer_tensor.shape() == nullptr) {
 800f144:	6838      	ldr	r0, [r7, #0]
 800f146:	f7fe fba7 	bl	800d898 <_ZNK6tflite6Tensor5shapeEv>
 800f14a:	4603      	mov	r3, r0
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	bf0c      	ite	eq
 800f150:	2301      	moveq	r3, #1
 800f152:	2300      	movne	r3, #0
 800f154:	b2db      	uxtb	r3, r3
 800f156:	2b00      	cmp	r3, #0
 800f158:	d003      	beq.n	800f162 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0xce>
    // flatbuffer_tensor.shape() can return a nullptr in the case of a scalar
    // tensor.
    // TODO(b/188459715): figure out why const_cast is required here.
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 800f15a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f15c:	4a80      	ldr	r2, [pc, #512]	@ (800f360 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2cc>)
 800f15e:	609a      	str	r2, [r3, #8]
 800f160:	e009      	b.n	800f176 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0xe2>
  } else {
    // TFLM doesn't allow reshaping the tensor which requires dynamic memory
    // allocation so it is safe to drop the const qualifier. In the future, if
    // we really want to update the tensor shape, we can always pass in a new
    // TfLiteIntArray - especially we have to do so if the dimension is
    result->dims = FlatBufferVectorToTfLiteTypeArray(flatbuffer_tensor.shape());
 800f162:	6838      	ldr	r0, [r7, #0]
 800f164:	f7fe fb98 	bl	800d898 <_ZNK6tflite6Tensor5shapeEv>
 800f168:	4603      	mov	r3, r0
 800f16a:	4618      	mov	r0, r3
 800f16c:	f7fe fabc 	bl	800d6e8 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
 800f170:	4602      	mov	r2, r0
 800f172:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f174:	609a      	str	r2, [r3, #8]
  }

  // Copy the quantization information from the serialized data.
  const auto* src_quantization = flatbuffer_tensor.quantization();
 800f176:	6838      	ldr	r0, [r7, #0]
 800f178:	f7ff fdfc 	bl	800ed74 <_ZNK6tflite6Tensor12quantizationEv>
 800f17c:	6278      	str	r0, [r7, #36]	@ 0x24
  if (src_quantization && src_quantization->scale() &&
      (src_quantization->scale()->size() > 0) &&
      src_quantization->zero_point() &&
 800f17e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f180:	2b00      	cmp	r3, #0
 800f182:	d021      	beq.n	800f1c8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x134>
  if (src_quantization && src_quantization->scale() &&
 800f184:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f186:	f7ff fdbb 	bl	800ed00 <_ZNK6tflite22QuantizationParameters5scaleEv>
 800f18a:	4603      	mov	r3, r0
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d01b      	beq.n	800f1c8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x134>
      (src_quantization->scale()->size() > 0) &&
 800f190:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f192:	f7ff fdb5 	bl	800ed00 <_ZNK6tflite22QuantizationParameters5scaleEv>
 800f196:	4603      	mov	r3, r0
 800f198:	4618      	mov	r0, r3
 800f19a:	f7fb f820 	bl	800a1de <_ZNK11flatbuffers6VectorIfmE4sizeEv>
 800f19e:	4603      	mov	r3, r0
  if (src_quantization && src_quantization->scale() &&
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d011      	beq.n	800f1c8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x134>
      src_quantization->zero_point() &&
 800f1a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f1a6:	f7ff fdb9 	bl	800ed1c <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 800f1aa:	4603      	mov	r3, r0
      (src_quantization->scale()->size() > 0) &&
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d00b      	beq.n	800f1c8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x134>
      (src_quantization->zero_point()->size() > 0)) {
 800f1b0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f1b2:	f7ff fdb3 	bl	800ed1c <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 800f1b6:	4603      	mov	r3, r0
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	f7fb f81e 	bl	800a1fa <_ZNK11flatbuffers6VectorIxmE4sizeEv>
 800f1be:	4603      	mov	r3, r0
      src_quantization->zero_point() &&
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d001      	beq.n	800f1c8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x134>
 800f1c4:	2301      	movs	r3, #1
 800f1c6:	e000      	b.n	800f1ca <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x136>
 800f1c8:	2300      	movs	r3, #0
  if (src_quantization && src_quantization->scale() &&
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	f000 80c3 	beq.w	800f356 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2c2>
    // Always populate the TfLiteTensor.params field, even if there are
    // per-channel quantization parameters.
    result->params.scale = src_quantization->scale()->Get(0);
 800f1d0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f1d2:	f7ff fd95 	bl	800ed00 <_ZNK6tflite22QuantizationParameters5scaleEv>
 800f1d6:	4603      	mov	r3, r0
 800f1d8:	2100      	movs	r1, #0
 800f1da:	4618      	mov	r0, r3
 800f1dc:	f000 ff9c 	bl	8010118 <_ZNK11flatbuffers6VectorIfmE3GetEm>
 800f1e0:	eef0 7a40 	vmov.f32	s15, s0
 800f1e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1e6:	edc3 7a03 	vstr	s15, [r3, #12]
    // Note that the zero_point field in the FlatBuffers schema is a 64-bit
    // integer, but the zero_point field in the TfLiteQuantizationParams struct
    // is a 32-bit integer.
    result->params.zero_point =
        static_cast<int32_t>(src_quantization->zero_point()->Get(0));
 800f1ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f1ec:	f7ff fd96 	bl	800ed1c <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 800f1f0:	4603      	mov	r3, r0
 800f1f2:	2100      	movs	r1, #0
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	f7fb f80f 	bl	800a218 <_ZNK11flatbuffers6VectorIxmE3GetEm>
 800f1fa:	4602      	mov	r2, r0
 800f1fc:	460b      	mov	r3, r1
    result->params.zero_point =
 800f1fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f200:	611a      	str	r2, [r3, #16]

    // Populate per-channel quantization params.
    int channels = src_quantization->scale()->size();
 800f202:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f204:	f7ff fd7c 	bl	800ed00 <_ZNK6tflite22QuantizationParameters5scaleEv>
 800f208:	4603      	mov	r3, r0
 800f20a:	4618      	mov	r0, r3
 800f20c:	f7fa ffe7 	bl	800a1de <_ZNK11flatbuffers6VectorIfmE4sizeEv>
 800f210:	4603      	mov	r3, r0
 800f212:	623b      	str	r3, [r7, #32]
    TfLiteAffineQuantization* quantization =
        allocate_temp
            ? reinterpret_cast<TfLiteAffineQuantization*>(
 800f214:	79fb      	ldrb	r3, [r7, #7]
 800f216:	2b00      	cmp	r3, #0
 800f218:	d009      	beq.n	800f22e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x19a>
                  non_persistent_buffer_allocator->AllocateTemp(
 800f21a:	68bb      	ldr	r3, [r7, #8]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	3308      	adds	r3, #8
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	2204      	movs	r2, #4
 800f224:	210c      	movs	r1, #12
 800f226:	68b8      	ldr	r0, [r7, #8]
 800f228:	4798      	blx	r3
 800f22a:	4603      	mov	r3, r0
 800f22c:	e008      	b.n	800f240 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1ac>
                      sizeof(TfLiteAffineQuantization),
                      alignof(TfLiteAffineQuantization)))
            : reinterpret_cast<TfLiteAffineQuantization*>(
                  persistent_buffer_allocator->AllocatePersistentBuffer(
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	3308      	adds	r3, #8
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	2204      	movs	r2, #4
 800f238:	210c      	movs	r1, #12
 800f23a:	68f8      	ldr	r0, [r7, #12]
 800f23c:	4798      	blx	r3
 800f23e:	4603      	mov	r3, r0
                      sizeof(TfLiteAffineQuantization),
                      alignof(TfLiteAffineQuantization)));
 800f240:	61fb      	str	r3, [r7, #28]
    if (quantization == nullptr) {
 800f242:	69fb      	ldr	r3, [r7, #28]
 800f244:	2b00      	cmp	r3, #0
 800f246:	d104      	bne.n	800f252 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1be>
      MicroPrintf("Unable to allocate TfLiteAffineQuantization.\n");
 800f248:	4846      	ldr	r0, [pc, #280]	@ (800f364 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2d0>)
 800f24a:	f002 f9e5 	bl	8011618 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800f24e:	2301      	movs	r3, #1
 800f250:	e082      	b.n	800f358 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2c4>
    // TODO(b/153688719): Reduce tail allocation by using a global zero-point
    // buffer. This value can not be reused from the flatbuffer since the
    // zero_point is stored as a int64_t.
    quantization->zero_point =
        allocate_temp
            ? reinterpret_cast<TfLiteIntArray*>(
 800f252:	79fb      	ldrb	r3, [r7, #7]
 800f254:	2b00      	cmp	r3, #0
 800f256:	d00e      	beq.n	800f276 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1e2>
                  non_persistent_buffer_allocator->AllocateTemp(
 800f258:	68bd      	ldr	r5, [r7, #8]
 800f25a:	68bb      	ldr	r3, [r7, #8]
 800f25c:	681b      	ldr	r3, [r3, #0]
 800f25e:	3308      	adds	r3, #8
 800f260:	681c      	ldr	r4, [r3, #0]
 800f262:	6a38      	ldr	r0, [r7, #32]
 800f264:	f7fd f81d 	bl	800c2a2 <TfLiteIntArrayGetSizeInBytes>
 800f268:	4603      	mov	r3, r0
 800f26a:	2204      	movs	r2, #4
 800f26c:	4619      	mov	r1, r3
 800f26e:	4628      	mov	r0, r5
 800f270:	47a0      	blx	r4
 800f272:	4603      	mov	r3, r0
 800f274:	e00d      	b.n	800f292 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1fe>
                      TfLiteIntArrayGetSizeInBytes(channels),
                      alignof(TfLiteIntArray)))
            : reinterpret_cast<TfLiteIntArray*>(
                  persistent_buffer_allocator->AllocatePersistentBuffer(
 800f276:	68fd      	ldr	r5, [r7, #12]
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	3308      	adds	r3, #8
 800f27e:	681c      	ldr	r4, [r3, #0]
 800f280:	6a38      	ldr	r0, [r7, #32]
 800f282:	f7fd f80e 	bl	800c2a2 <TfLiteIntArrayGetSizeInBytes>
 800f286:	4603      	mov	r3, r0
 800f288:	2204      	movs	r2, #4
 800f28a:	4619      	mov	r1, r3
 800f28c:	4628      	mov	r0, r5
 800f28e:	47a0      	blx	r4
 800f290:	4603      	mov	r3, r0
    quantization->zero_point =
 800f292:	69fa      	ldr	r2, [r7, #28]
 800f294:	6053      	str	r3, [r2, #4]
                      TfLiteIntArrayGetSizeInBytes(channels),
                      alignof(TfLiteIntArray)));
    if (quantization->zero_point == nullptr) {
 800f296:	69fb      	ldr	r3, [r7, #28]
 800f298:	685b      	ldr	r3, [r3, #4]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d104      	bne.n	800f2a8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x214>
      MicroPrintf("Unable to allocate quantization->zero_point.\n");
 800f29e:	4832      	ldr	r0, [pc, #200]	@ (800f368 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2d4>)
 800f2a0:	f002 f9ba 	bl	8011618 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800f2a4:	2301      	movs	r3, #1
 800f2a6:	e057      	b.n	800f358 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2c4>
    }

    quantization->scale =
        FlatBufferVectorToTfLiteTypeArray(src_quantization->scale());
 800f2a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f2aa:	f7ff fd29 	bl	800ed00 <_ZNK6tflite22QuantizationParameters5scaleEv>
 800f2ae:	4603      	mov	r3, r0
 800f2b0:	4618      	mov	r0, r3
 800f2b2:	f7fe fa24 	bl	800d6fe <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIfmEE>
 800f2b6:	4602      	mov	r2, r0
    quantization->scale =
 800f2b8:	69fb      	ldr	r3, [r7, #28]
 800f2ba:	601a      	str	r2, [r3, #0]

    quantization->zero_point->size = channels;
 800f2bc:	69fb      	ldr	r3, [r7, #28]
 800f2be:	685b      	ldr	r3, [r3, #4]
 800f2c0:	6a3a      	ldr	r2, [r7, #32]
 800f2c2:	601a      	str	r2, [r3, #0]
    int* zero_point_data = quantization->zero_point->data;
 800f2c4:	69fb      	ldr	r3, [r7, #28]
 800f2c6:	685b      	ldr	r3, [r3, #4]
 800f2c8:	3304      	adds	r3, #4
 800f2ca:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < channels; i++) {
 800f2cc:	2300      	movs	r3, #0
 800f2ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f2d0:	e031      	b.n	800f336 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2a2>
      // As a space-saving optimization, zero point arrays for weights can be
      // reduced to a single value, since all zero points for weights are 0.
      zero_point_data[i] = src_quantization->zero_point()->size() ==
 800f2d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f2d4:	f7ff fd22 	bl	800ed1c <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 800f2d8:	4603      	mov	r3, r0
 800f2da:	4618      	mov	r0, r3
 800f2dc:	f7fa ff8d 	bl	800a1fa <_ZNK11flatbuffers6VectorIxmE4sizeEv>
 800f2e0:	4604      	mov	r4, r0
                                   src_quantization->scale()->size()
 800f2e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f2e4:	f7ff fd0c 	bl	800ed00 <_ZNK6tflite22QuantizationParameters5scaleEv>
 800f2e8:	4603      	mov	r3, r0
 800f2ea:	4618      	mov	r0, r3
 800f2ec:	f7fa ff77 	bl	800a1de <_ZNK11flatbuffers6VectorIfmE4sizeEv>
 800f2f0:	4603      	mov	r3, r0
      zero_point_data[i] = src_quantization->zero_point()->size() ==
 800f2f2:	429c      	cmp	r4, r3
 800f2f4:	d10c      	bne.n	800f310 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x27c>
                               ? src_quantization->zero_point()->Get(i)
 800f2f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f2f8:	f7ff fd10 	bl	800ed1c <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 800f2fc:	4602      	mov	r2, r0
 800f2fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f300:	4619      	mov	r1, r3
 800f302:	4610      	mov	r0, r2
 800f304:	f7fa ff88 	bl	800a218 <_ZNK11flatbuffers6VectorIxmE3GetEm>
 800f308:	4602      	mov	r2, r0
 800f30a:	460b      	mov	r3, r1
      zero_point_data[i] = src_quantization->zero_point()->size() ==
 800f30c:	4611      	mov	r1, r2
 800f30e:	e00a      	b.n	800f326 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x292>
                               : src_quantization->zero_point()->Get(0);
 800f310:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f312:	f7ff fd03 	bl	800ed1c <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 800f316:	4603      	mov	r3, r0
 800f318:	2100      	movs	r1, #0
 800f31a:	4618      	mov	r0, r3
 800f31c:	f7fa ff7c 	bl	800a218 <_ZNK11flatbuffers6VectorIxmE3GetEm>
 800f320:	4602      	mov	r2, r0
 800f322:	460b      	mov	r3, r1
      zero_point_data[i] = src_quantization->zero_point()->size() ==
 800f324:	4611      	mov	r1, r2
 800f326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f328:	009b      	lsls	r3, r3, #2
 800f32a:	69ba      	ldr	r2, [r7, #24]
 800f32c:	4413      	add	r3, r2
 800f32e:	6019      	str	r1, [r3, #0]
    for (int i = 0; i < channels; i++) {
 800f330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f332:	3301      	adds	r3, #1
 800f334:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f336:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f338:	6a3b      	ldr	r3, [r7, #32]
 800f33a:	429a      	cmp	r2, r3
 800f33c:	dbc9      	blt.n	800f2d2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x23e>
    }
    // TODO(rocky): Need to add a micro_allocator test case that fails when
    // this is not copied:
    quantization->quantized_dimension = src_quantization->quantized_dimension();
 800f33e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f340:	f7ff fcfa 	bl	800ed38 <_ZNK6tflite22QuantizationParameters19quantized_dimensionEv>
 800f344:	4602      	mov	r2, r0
 800f346:	69fb      	ldr	r3, [r7, #28]
 800f348:	609a      	str	r2, [r3, #8]

    result->quantization = {kTfLiteAffineQuantization, quantization};
 800f34a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f34c:	2201      	movs	r2, #1
 800f34e:	631a      	str	r2, [r3, #48]	@ 0x30
 800f350:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f352:	69fa      	ldr	r2, [r7, #28]
 800f354:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  return kTfLiteOk;
 800f356:	2300      	movs	r3, #0
}
 800f358:	4618      	mov	r0, r3
 800f35a:	3730      	adds	r7, #48	@ 0x30
 800f35c:	46bd      	mov	sp, r7
 800f35e:	bdb0      	pop	{r4, r5, r7, pc}
 800f360:	080371e0 	.word	0x080371e0
 800f364:	0801f9a0 	.word	0x0801f9a0
 800f368:	0801f9d0 	.word	0x0801f9d0

0800f36c <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEEP16TfLiteEvalTensor>:

TfLiteStatus InitializeTfLiteEvalTensorFromFlatbuffer(
    const tflite::Tensor& flatbuffer_tensor,
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers,
    TfLiteEvalTensor* result) {
 800f36c:	b5b0      	push	{r4, r5, r7, lr}
 800f36e:	b086      	sub	sp, #24
 800f370:	af00      	add	r7, sp, #0
 800f372:	60f8      	str	r0, [r7, #12]
 800f374:	60b9      	str	r1, [r7, #8]
 800f376:	607a      	str	r2, [r7, #4]
  *result = {};
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	461a      	mov	r2, r3
 800f37c:	2300      	movs	r3, #0
 800f37e:	6013      	str	r3, [r2, #0]
 800f380:	6053      	str	r3, [r2, #4]
 800f382:	6093      	str	r3, [r2, #8]
  // Make sure the serialized type is one we know how to deal with, and convert
  // it from a flatbuffer enum into a constant used by the kernel C API.
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
 800f384:	68f8      	ldr	r0, [r7, #12]
 800f386:	f7fe fa95 	bl	800d8b4 <_ZNK6tflite6Tensor4typeEv>
 800f38a:	4603      	mov	r3, r0
 800f38c:	461d      	mov	r5, r3
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f103 0408 	add.w	r4, r3, #8
 800f394:	f001 f81e 	bl	80103d4 <_ZN6tflite21GetMicroErrorReporterEv>
 800f398:	4603      	mov	r3, r0
 800f39a:	461a      	mov	r2, r3
 800f39c:	4621      	mov	r1, r4
 800f39e:	4628      	mov	r0, r5
 800f3a0:	f7fa f9a4 	bl	80096ec <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 800f3a4:	4603      	mov	r3, r0
 800f3a6:	75fb      	strb	r3, [r7, #23]
 800f3a8:	7dfb      	ldrb	r3, [r7, #23]
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d001      	beq.n	800f3b2 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEEP16TfLiteEvalTensor+0x46>
 800f3ae:	7dfb      	ldrb	r3, [r7, #23]
 800f3b0:	e020      	b.n	800f3f4 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEEP16TfLiteEvalTensor+0x88>
                                          &result->type,
                                          tflite::GetMicroErrorReporter()));

  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 800f3b2:	68b9      	ldr	r1, [r7, #8]
 800f3b4:	68f8      	ldr	r0, [r7, #12]
 800f3b6:	f7ff fe3f 	bl	800f038 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE>
 800f3ba:	4602      	mov	r2, r0
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	601a      	str	r2, [r3, #0]

  if (flatbuffer_tensor.shape() == nullptr) {
 800f3c0:	68f8      	ldr	r0, [r7, #12]
 800f3c2:	f7fe fa69 	bl	800d898 <_ZNK6tflite6Tensor5shapeEv>
 800f3c6:	4603      	mov	r3, r0
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	bf0c      	ite	eq
 800f3cc:	2301      	moveq	r3, #1
 800f3ce:	2300      	movne	r3, #0
 800f3d0:	b2db      	uxtb	r3, r3
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d003      	beq.n	800f3de <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEEP16TfLiteEvalTensor+0x72>
    // flatbuffer_tensor.shape() can return a nullptr in the case of a scalar
    // tensor.
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	4a08      	ldr	r2, [pc, #32]	@ (800f3fc <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEEP16TfLiteEvalTensor+0x90>)
 800f3da:	605a      	str	r2, [r3, #4]
 800f3dc:	e009      	b.n	800f3f2 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEEP16TfLiteEvalTensor+0x86>
  } else {
    result->dims = FlatBufferVectorToTfLiteTypeArray(flatbuffer_tensor.shape());
 800f3de:	68f8      	ldr	r0, [r7, #12]
 800f3e0:	f7fe fa5a 	bl	800d898 <_ZNK6tflite6Tensor5shapeEv>
 800f3e4:	4603      	mov	r3, r0
 800f3e6:	4618      	mov	r0, r3
 800f3e8:	f7fe f97e 	bl	800d6e8 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
 800f3ec:	4602      	mov	r2, r0
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	605a      	str	r2, [r3, #4]
  }
  return kTfLiteOk;
 800f3f2:	2300      	movs	r3, #0
}
 800f3f4:	4618      	mov	r0, r3
 800f3f6:	3718      	adds	r7, #24
 800f3f8:	46bd      	mov	sp, r7
 800f3fa:	bdb0      	pop	{r4, r5, r7, pc}
 800f3fc:	080371e0 	.word	0x080371e0

0800f400 <_ZN6tflite14MicroAllocatorC1EPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEPNS_18MicroMemoryPlannerE>:
    : non_persistent_buffer_allocator_(memory_allocator),
      persistent_buffer_allocator_(memory_allocator),
      memory_planner_(memory_planner),
      model_is_allocating_(false) {}

MicroAllocator::MicroAllocator(
 800f400:	b480      	push	{r7}
 800f402:	b085      	sub	sp, #20
 800f404:	af00      	add	r7, sp, #0
 800f406:	60f8      	str	r0, [r7, #12]
 800f408:	60b9      	str	r1, [r7, #8]
 800f40a:	607a      	str	r2, [r7, #4]
 800f40c:	603b      	str	r3, [r7, #0]
    INonPersistentBufferAllocator* non_persistent_buffer_allocator,
    MicroMemoryPlanner* memory_planner)
    : non_persistent_buffer_allocator_(non_persistent_buffer_allocator),
      persistent_buffer_allocator_(persistent_buffer_allocator),
      memory_planner_(memory_planner),
      model_is_allocating_(false) {}
 800f40e:	4a0f      	ldr	r2, [pc, #60]	@ (800f44c <_ZN6tflite14MicroAllocatorC1EPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEPNS_18MicroMemoryPlannerE+0x4c>)
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	601a      	str	r2, [r3, #0]
    : non_persistent_buffer_allocator_(non_persistent_buffer_allocator),
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	687a      	ldr	r2, [r7, #4]
 800f418:	605a      	str	r2, [r3, #4]
      persistent_buffer_allocator_(persistent_buffer_allocator),
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	68ba      	ldr	r2, [r7, #8]
 800f41e:	609a      	str	r2, [r3, #8]
      memory_planner_(memory_planner),
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	683a      	ldr	r2, [r7, #0]
 800f424:	611a      	str	r2, [r3, #16]
      model_is_allocating_(false) {}
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	2200      	movs	r2, #0
 800f42a:	751a      	strb	r2, [r3, #20]
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	2200      	movs	r2, #0
 800f430:	619a      	str	r2, [r3, #24]
 800f432:	68fb      	ldr	r3, [r7, #12]
 800f434:	2200      	movs	r2, #0
 800f436:	61da      	str	r2, [r3, #28]
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	2200      	movs	r2, #0
 800f43c:	621a      	str	r2, [r3, #32]
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	4618      	mov	r0, r3
 800f442:	3714      	adds	r7, #20
 800f444:	46bd      	mov	sp, r7
 800f446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f44a:	4770      	bx	lr
 800f44c:	08037204 	.word	0x08037204

0800f450 <_ZN6tflite14MicroAllocatorD1Ev>:

MicroAllocator::~MicroAllocator() {}
 800f450:	b480      	push	{r7}
 800f452:	b083      	sub	sp, #12
 800f454:	af00      	add	r7, sp, #0
 800f456:	6078      	str	r0, [r7, #4]
 800f458:	4a04      	ldr	r2, [pc, #16]	@ (800f46c <_ZN6tflite14MicroAllocatorD1Ev+0x1c>)
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	601a      	str	r2, [r3, #0]
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	4618      	mov	r0, r3
 800f462:	370c      	adds	r7, #12
 800f464:	46bd      	mov	sp, r7
 800f466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f46a:	4770      	bx	lr
 800f46c:	08037204 	.word	0x08037204

0800f470 <_ZN6tflite14MicroAllocatorD0Ev>:
 800f470:	b580      	push	{r7, lr}
 800f472:	b082      	sub	sp, #8
 800f474:	af00      	add	r7, sp, #0
 800f476:	6078      	str	r0, [r7, #4]
 800f478:	6878      	ldr	r0, [r7, #4]
 800f47a:	f7ff ffe9 	bl	800f450 <_ZN6tflite14MicroAllocatorD1Ev>
 800f47e:	2124      	movs	r1, #36	@ 0x24
 800f480:	6878      	ldr	r0, [r7, #4]
 800f482:	f00c fc81 	bl	801bd88 <_ZdlPvj>
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	4618      	mov	r0, r3
 800f48a:	3708      	adds	r7, #8
 800f48c:	46bd      	mov	sp, r7
 800f48e:	bd80      	pop	{r7, pc}

0800f490 <_ZN6tflite14MicroAllocator6CreateEPhj>:

  return Create(memory_allocator, memory_planner);
}

MicroAllocator* MicroAllocator::Create(uint8_t* tensor_arena,
                                       size_t arena_size) {
 800f490:	b590      	push	{r4, r7, lr}
 800f492:	b089      	sub	sp, #36	@ 0x24
 800f494:	af00      	add	r7, sp, #0
 800f496:	6078      	str	r0, [r7, #4]
 800f498:	6039      	str	r1, [r7, #0]
  uint8_t* aligned_arena =
      AlignPointerUp(tensor_arena, MicroArenaBufferAlignment());
 800f49a:	f7ff fcd0 	bl	800ee3e <_ZN6tflite25MicroArenaBufferAlignmentEv>
 800f49e:	4603      	mov	r3, r0
 800f4a0:	4619      	mov	r1, r3
 800f4a2:	6878      	ldr	r0, [r7, #4]
 800f4a4:	f7fe fa15 	bl	800d8d2 <_ZN6tflite14AlignPointerUpEPhj>
 800f4a8:	61f8      	str	r0, [r7, #28]
  size_t aligned_arena_size = tensor_arena + arena_size - aligned_arena;
 800f4aa:	687a      	ldr	r2, [r7, #4]
 800f4ac:	683b      	ldr	r3, [r7, #0]
 800f4ae:	441a      	add	r2, r3
 800f4b0:	69fb      	ldr	r3, [r7, #28]
 800f4b2:	1ad3      	subs	r3, r2, r3
 800f4b4:	61bb      	str	r3, [r7, #24]
  SingleArenaBufferAllocator* memory_allocator =
      SingleArenaBufferAllocator::Create(aligned_arena, aligned_arena_size);
 800f4b6:	69b9      	ldr	r1, [r7, #24]
 800f4b8:	69f8      	ldr	r0, [r7, #28]
 800f4ba:	f002 fd88 	bl	8011fce <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj>
 800f4be:	6178      	str	r0, [r7, #20]

  // By default create GreedyMemoryPlanner.
  // If a different MemoryPlanner is needed, use the other api.
  uint8_t* memory_planner_buffer = memory_allocator->AllocatePersistentBuffer(
 800f4c0:	697b      	ldr	r3, [r7, #20]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	3334      	adds	r3, #52	@ 0x34
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	2204      	movs	r2, #4
 800f4ca:	212c      	movs	r1, #44	@ 0x2c
 800f4cc:	6978      	ldr	r0, [r7, #20]
 800f4ce:	4798      	blx	r3
 800f4d0:	6138      	str	r0, [r7, #16]
      sizeof(GreedyMemoryPlanner), alignof(GreedyMemoryPlanner));
  GreedyMemoryPlanner* memory_planner =
      new (memory_planner_buffer) GreedyMemoryPlanner();
 800f4d2:	693b      	ldr	r3, [r7, #16]
 800f4d4:	4619      	mov	r1, r3
 800f4d6:	202c      	movs	r0, #44	@ 0x2c
 800f4d8:	f7f9 fd78 	bl	8008fcc <_ZnwjPv>
 800f4dc:	4604      	mov	r4, r0
 800f4de:	4620      	mov	r0, r4
 800f4e0:	f00b ff04 	bl	801b2ec <_ZN6tflite19GreedyMemoryPlannerC1Ev>
 800f4e4:	60fc      	str	r4, [r7, #12]

  return Create(memory_allocator, memory_planner);
 800f4e6:	68f9      	ldr	r1, [r7, #12]
 800f4e8:	6978      	ldr	r0, [r7, #20]
 800f4ea:	f000 f805 	bl	800f4f8 <_ZN6tflite14MicroAllocator6CreateEPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE>
 800f4ee:	4603      	mov	r3, r0
}
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	3724      	adds	r7, #36	@ 0x24
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd90      	pop	{r4, r7, pc}

0800f4f8 <_ZN6tflite14MicroAllocator6CreateEPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE>:

MicroAllocator* MicroAllocator::Create(
    SingleArenaBufferAllocator* memory_allocator,
    MicroMemoryPlanner* memory_planner) {
 800f4f8:	b590      	push	{r4, r7, lr}
 800f4fa:	b085      	sub	sp, #20
 800f4fc:	af00      	add	r7, sp, #0
 800f4fe:	6078      	str	r0, [r7, #4]
 800f500:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(memory_allocator != nullptr);
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	2b00      	cmp	r3, #0
 800f506:	d101      	bne.n	800f50c <_ZN6tflite14MicroAllocator6CreateEPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE+0x14>
 800f508:	f00c fccc 	bl	801bea4 <abort>
  TFLITE_DCHECK(memory_planner != nullptr);
 800f50c:	683b      	ldr	r3, [r7, #0]
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d101      	bne.n	800f516 <_ZN6tflite14MicroAllocator6CreateEPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE+0x1e>
 800f512:	f00c fcc7 	bl	801bea4 <abort>

  uint8_t* allocator_buffer = memory_allocator->AllocatePersistentBuffer(
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	3334      	adds	r3, #52	@ 0x34
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	2204      	movs	r2, #4
 800f520:	2124      	movs	r1, #36	@ 0x24
 800f522:	6878      	ldr	r0, [r7, #4]
 800f524:	4798      	blx	r3
 800f526:	60f8      	str	r0, [r7, #12]
      sizeof(MicroAllocator), alignof(MicroAllocator));
  MicroAllocator* allocator = new (allocator_buffer)
      MicroAllocator(memory_allocator, memory_allocator, memory_planner);
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	4619      	mov	r1, r3
 800f52c:	2024      	movs	r0, #36	@ 0x24
 800f52e:	f7f9 fd4d 	bl	8008fcc <_ZnwjPv>
 800f532:	4604      	mov	r4, r0
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	2b00      	cmp	r3, #0
 800f538:	d002      	beq.n	800f540 <_ZN6tflite14MicroAllocator6CreateEPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE+0x48>
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	1d19      	adds	r1, r3, #4
 800f53e:	e000      	b.n	800f542 <_ZN6tflite14MicroAllocator6CreateEPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE+0x4a>
 800f540:	2100      	movs	r1, #0
 800f542:	683b      	ldr	r3, [r7, #0]
 800f544:	687a      	ldr	r2, [r7, #4]
 800f546:	4620      	mov	r0, r4
 800f548:	f7ff ff5a 	bl	800f400 <_ZN6tflite14MicroAllocatorC1EPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEPNS_18MicroMemoryPlannerE>
 800f54c:	60bc      	str	r4, [r7, #8]
  return allocator;
 800f54e:	68bb      	ldr	r3, [r7, #8]
}
 800f550:	4618      	mov	r0, r3
 800f552:	3714      	adds	r7, #20
 800f554:	46bd      	mov	sp, r7
 800f556:	bd90      	pop	{r4, r7, pc}

0800f558 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>:
      MicroAllocator(persistent_buffer_allocator,
                     non_persistent_buffer_allocator, memory_planner);
  return allocator;
}

SubgraphAllocations* MicroAllocator::StartModelAllocation(const Model* model) {
 800f558:	b5b0      	push	{r4, r5, r7, lr}
 800f55a:	b084      	sub	sp, #16
 800f55c:	af00      	add	r7, sp, #0
 800f55e:	6078      	str	r0, [r7, #4]
 800f560:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(model != nullptr);
 800f562:	683b      	ldr	r3, [r7, #0]
 800f564:	2b00      	cmp	r3, #0
 800f566:	d101      	bne.n	800f56c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x14>
 800f568:	f00c fc9c 	bl	801bea4 <abort>

  if (model_is_allocating_) {
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	7d1b      	ldrb	r3, [r3, #20]
 800f570:	2b00      	cmp	r3, #0
 800f572:	d004      	beq.n	800f57e <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x26>
    MicroPrintf(
 800f574:	4836      	ldr	r0, [pc, #216]	@ (800f650 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xf8>)
 800f576:	f002 f84f 	bl	8011618 <_Z11MicroPrintfPKcz>
        "MicroAllocator: Model allocation started before "
        "finishing previously allocated model");
    return nullptr;
 800f57a:	2300      	movs	r3, #0
 800f57c:	e063      	b.n	800f646 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xee>
  }

  model_is_allocating_ = true;
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	2201      	movs	r2, #1
 800f582:	751a      	strb	r2, [r3, #20]

  uint8_t* data_allocator_buffer =
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	6898      	ldr	r0, [r3, #8]
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	689b      	ldr	r3, [r3, #8]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	3308      	adds	r3, #8
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	2204      	movs	r2, #4
 800f594:	2108      	movs	r1, #8
 800f596:	4798      	blx	r3
 800f598:	60f8      	str	r0, [r7, #12]
          sizeof(MicroBuiltinDataAllocator),
          alignof(MicroBuiltinDataAllocator));
  builtin_data_allocator_ = new (data_allocator_buffer)
 800f59a:	68fb      	ldr	r3, [r7, #12]
      MicroBuiltinDataAllocator(persistent_buffer_allocator_);
 800f59c:	4619      	mov	r1, r3
 800f59e:	2008      	movs	r0, #8
 800f5a0:	f7f9 fd14 	bl	8008fcc <_ZnwjPv>
 800f5a4:	4604      	mov	r4, r0
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	689b      	ldr	r3, [r3, #8]
 800f5aa:	4619      	mov	r1, r3
 800f5ac:	4620      	mov	r0, r4
 800f5ae:	f7ff fc5f 	bl	800ee70 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorC1EPNS_26IPersistentBufferAllocatorE>
  builtin_data_allocator_ = new (data_allocator_buffer)
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	60dc      	str	r4, [r3, #12]

  if (InitScratchBufferData() != kTfLiteOk) {
 800f5b6:	6878      	ldr	r0, [r7, #4]
 800f5b8:	f000 fd64 	bl	8010084 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>
 800f5bc:	4603      	mov	r3, r0
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	bf14      	ite	ne
 800f5c2:	2301      	movne	r3, #1
 800f5c4:	2300      	moveq	r3, #0
 800f5c6:	b2db      	uxtb	r3, r3
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d001      	beq.n	800f5d0 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x78>
    return nullptr;
 800f5cc:	2300      	movs	r3, #0
 800f5ce:	e03a      	b.n	800f646 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xee>
  }

  // Allocate struct to store eval tensors, nodes and registrations.
  SubgraphAllocations* output = reinterpret_cast<SubgraphAllocations*>(
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	689d      	ldr	r5, [r3, #8]
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	689b      	ldr	r3, [r3, #8]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	3308      	adds	r3, #8
 800f5dc:	681c      	ldr	r4, [r3, #0]
          sizeof(SubgraphAllocations) * model->subgraphs()->size(),
 800f5de:	6838      	ldr	r0, [r7, #0]
 800f5e0:	f7fe f840 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800f5e4:	4603      	mov	r3, r0
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	f7fe f8c2 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 800f5ec:	4603      	mov	r3, r0
 800f5ee:	00db      	lsls	r3, r3, #3
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800f5f0:	2204      	movs	r2, #4
 800f5f2:	4619      	mov	r1, r3
 800f5f4:	4628      	mov	r0, r5
 800f5f6:	47a0      	blx	r4
 800f5f8:	60b8      	str	r0, [r7, #8]
          alignof(SubgraphAllocations)));
  if (output == nullptr) {
 800f5fa:	68bb      	ldr	r3, [r7, #8]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d104      	bne.n	800f60a <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xb2>
    MicroPrintf("Failed to allocate memory for model metadata.");
 800f600:	4814      	ldr	r0, [pc, #80]	@ (800f654 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xfc>)
 800f602:	f002 f809 	bl	8011618 <_Z11MicroPrintfPKcz>
    return nullptr;
 800f606:	2300      	movs	r3, #0
 800f608:	e01d      	b.n	800f646 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xee>
  }

  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	3324      	adds	r3, #36	@ 0x24
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	68ba      	ldr	r2, [r7, #8]
 800f614:	6839      	ldr	r1, [r7, #0]
 800f616:	6878      	ldr	r0, [r7, #4]
 800f618:	4798      	blx	r3
 800f61a:	4603      	mov	r3, r0
 800f61c:	2b00      	cmp	r3, #0
 800f61e:	d10a      	bne.n	800f636 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xde>
      AllocateNodeAndRegistrations(model, output) != kTfLiteOk) {
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	681b      	ldr	r3, [r3, #0]
 800f624:	3320      	adds	r3, #32
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	68ba      	ldr	r2, [r7, #8]
 800f62a:	6839      	ldr	r1, [r7, #0]
 800f62c:	6878      	ldr	r0, [r7, #4]
 800f62e:	4798      	blx	r3
 800f630:	4603      	mov	r3, r0
  if (AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
 800f632:	2b00      	cmp	r3, #0
 800f634:	d001      	beq.n	800f63a <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xe2>
 800f636:	2301      	movs	r3, #1
 800f638:	e000      	b.n	800f63c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xe4>
 800f63a:	2300      	movs	r3, #0
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d001      	beq.n	800f644 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xec>
    return nullptr;
 800f640:	2300      	movs	r3, #0
 800f642:	e000      	b.n	800f646 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xee>
  }
  return output;
 800f644:	68bb      	ldr	r3, [r7, #8]
}
 800f646:	4618      	mov	r0, r3
 800f648:	3710      	adds	r7, #16
 800f64a:	46bd      	mov	sp, r7
 800f64c:	bdb0      	pop	{r4, r5, r7, pc}
 800f64e:	bf00      	nop
 800f650:	0801fa00 	.word	0x0801fa00
 800f654:	0801fa58 	.word	0x0801fa58

0800f658 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>:

TfLiteStatus MicroAllocator::FinishModelAllocation(
    const Model* model, SubgraphAllocations* subgraph_allocations,
    ScratchBufferHandle** scratch_buffer_handles) {
 800f658:	b590      	push	{r4, r7, lr}
 800f65a:	b089      	sub	sp, #36	@ 0x24
 800f65c:	af00      	add	r7, sp, #0
 800f65e:	60f8      	str	r0, [r7, #12]
 800f660:	60b9      	str	r1, [r7, #8]
 800f662:	607a      	str	r2, [r7, #4]
 800f664:	603b      	str	r3, [r7, #0]
  if (!model_is_allocating_) {
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	7d1b      	ldrb	r3, [r3, #20]
 800f66a:	f083 0301 	eor.w	r3, r3, #1
 800f66e:	b2db      	uxtb	r3, r3
 800f670:	2b00      	cmp	r3, #0
 800f672:	d004      	beq.n	800f67e <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x26>
    MicroPrintf(
 800f674:	4832      	ldr	r0, [pc, #200]	@ (800f740 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xe8>)
 800f676:	f001 ffcf 	bl	8011618 <_Z11MicroPrintfPKcz>
        "MicroAllocator: Model allocation finished before "
        "starting allocating model");
    return kTfLiteError;
 800f67a:	2301      	movs	r3, #1
 800f67c:	e05b      	b.n	800f736 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xde>
  }

  // Allocate scratch buffer metadata.
  TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	3338      	adds	r3, #56	@ 0x38
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	68fa      	ldr	r2, [r7, #12]
 800f688:	6992      	ldr	r2, [r2, #24]
 800f68a:	6839      	ldr	r1, [r7, #0]
 800f68c:	68f8      	ldr	r0, [r7, #12]
 800f68e:	4798      	blx	r3
 800f690:	4603      	mov	r3, r0
 800f692:	76fb      	strb	r3, [r7, #27]
 800f694:	7efb      	ldrb	r3, [r7, #27]
 800f696:	2b00      	cmp	r3, #0
 800f698:	d001      	beq.n	800f69e <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x46>
 800f69a:	7efb      	ldrb	r3, [r7, #27]
 800f69c:	e04b      	b.n	800f736 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xde>
      scratch_buffer_handles, scratch_buffer_request_count_));

  // Allocate buffers for variable tensors.
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800f69e:	2300      	movs	r3, #0
 800f6a0:	61fb      	str	r3, [r7, #28]
 800f6a2:	e023      	b.n	800f6ec <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x94>
       subgraph_idx++) {
    const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
 800f6a4:	68b8      	ldr	r0, [r7, #8]
 800f6a6:	f7fd ffdd 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800f6aa:	4603      	mov	r3, r0
 800f6ac:	69f9      	ldr	r1, [r7, #28]
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f7fe f86c 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 800f6b4:	6178      	str	r0, [r7, #20]
    TFLITE_DCHECK(subgraph != nullptr);
 800f6b6:	697b      	ldr	r3, [r7, #20]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d101      	bne.n	800f6c0 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x68>
 800f6bc:	f00c fbf2 	bl	801bea4 <abort>
    TF_LITE_ENSURE_STATUS(AllocateVariables(
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	3328      	adds	r3, #40	@ 0x28
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	69fa      	ldr	r2, [r7, #28]
 800f6ca:	00d2      	lsls	r2, r2, #3
 800f6cc:	6879      	ldr	r1, [r7, #4]
 800f6ce:	440a      	add	r2, r1
 800f6d0:	6852      	ldr	r2, [r2, #4]
 800f6d2:	6979      	ldr	r1, [r7, #20]
 800f6d4:	68f8      	ldr	r0, [r7, #12]
 800f6d6:	4798      	blx	r3
 800f6d8:	4603      	mov	r3, r0
 800f6da:	74fb      	strb	r3, [r7, #19]
 800f6dc:	7cfb      	ldrb	r3, [r7, #19]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d001      	beq.n	800f6e6 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x8e>
 800f6e2:	7cfb      	ldrb	r3, [r7, #19]
 800f6e4:	e027      	b.n	800f736 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xde>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800f6e6:	69fb      	ldr	r3, [r7, #28]
 800f6e8:	3301      	adds	r3, #1
 800f6ea:	61fb      	str	r3, [r7, #28]
 800f6ec:	68b8      	ldr	r0, [r7, #8]
 800f6ee:	f7fd ffb9 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800f6f2:	4603      	mov	r3, r0
 800f6f4:	4618      	mov	r0, r3
 800f6f6:	f7fe f83b 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 800f6fa:	4602      	mov	r2, r0
 800f6fc:	69fb      	ldr	r3, [r7, #28]
 800f6fe:	4293      	cmp	r3, r2
 800f700:	bf34      	ite	cc
 800f702:	2301      	movcc	r3, #1
 800f704:	2300      	movcs	r3, #0
 800f706:	b2db      	uxtb	r3, r3
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d1cb      	bne.n	800f6a4 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x4c>
        subgraph, subgraph_allocations[subgraph_idx].tensors));
  }

  // Plan all subgraphs and scratch buffers together.
  TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(model, subgraph_allocations,
 800f70c:	68fb      	ldr	r3, [r7, #12]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	3334      	adds	r3, #52	@ 0x34
 800f712:	681c      	ldr	r4, [r3, #0]
 800f714:	683b      	ldr	r3, [r7, #0]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	687a      	ldr	r2, [r7, #4]
 800f71a:	68b9      	ldr	r1, [r7, #8]
 800f71c:	68f8      	ldr	r0, [r7, #12]
 800f71e:	47a0      	blx	r4
 800f720:	4603      	mov	r3, r0
 800f722:	76bb      	strb	r3, [r7, #26]
 800f724:	7ebb      	ldrb	r3, [r7, #26]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d001      	beq.n	800f72e <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xd6>
 800f72a:	7ebb      	ldrb	r3, [r7, #26]
 800f72c:	e003      	b.n	800f736 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0xde>
                                               *scratch_buffer_handles));
  model_is_allocating_ = false;
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	2200      	movs	r2, #0
 800f732:	751a      	strb	r2, [r3, #20]
  return kTfLiteOk;
 800f734:	2300      	movs	r3, #0
}
 800f736:	4618      	mov	r0, r3
 800f738:	3724      	adds	r7, #36	@ 0x24
 800f73a:	46bd      	mov	sp, r7
 800f73c:	bd90      	pop	{r4, r7, pc}
 800f73e:	bf00      	nop
 800f740:	0801fa88 	.word	0x0801fa88

0800f744 <_ZN6tflite14MicroAllocator24AllocatePersistentBufferEj>:

void* MicroAllocator::AllocatePersistentBuffer(size_t bytes) {
 800f744:	b5b0      	push	{r4, r5, r7, lr}
 800f746:	b082      	sub	sp, #8
 800f748:	af00      	add	r7, sp, #0
 800f74a:	6078      	str	r0, [r7, #4]
 800f74c:	6039      	str	r1, [r7, #0]
  return persistent_buffer_allocator_->AllocatePersistentBuffer(
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	689d      	ldr	r5, [r3, #8]
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	689b      	ldr	r3, [r3, #8]
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	3308      	adds	r3, #8
 800f75a:	681c      	ldr	r4, [r3, #0]
      bytes, MicroArenaBufferAlignment());
 800f75c:	f7ff fb6f 	bl	800ee3e <_ZN6tflite25MicroArenaBufferAlignmentEv>
 800f760:	4603      	mov	r3, r0
  return persistent_buffer_allocator_->AllocatePersistentBuffer(
 800f762:	461a      	mov	r2, r3
 800f764:	6839      	ldr	r1, [r7, #0]
 800f766:	4628      	mov	r0, r5
 800f768:	47a0      	blx	r4
 800f76a:	4603      	mov	r3, r0
}
 800f76c:	4618      	mov	r0, r3
 800f76e:	3708      	adds	r7, #8
 800f770:	46bd      	mov	sp, r7
 800f772:	bdb0      	pop	{r4, r5, r7, pc}

0800f774 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>:
  // Bump the request count to prepare for the next request:
  ++scratch_buffer_request_count_;
  return kTfLiteOk;
}

TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
 800f774:	b590      	push	{r4, r7, lr}
 800f776:	b087      	sub	sp, #28
 800f778:	af00      	add	r7, sp, #0
 800f77a:	6078      	str	r0, [r7, #4]
 800f77c:	6039      	str	r1, [r7, #0]
  // When a node has finished preparing, all temp allocations performed by the
  // kernel should be cleaned up:
  TF_LITE_ENSURE_STATUS(ResetTempAllocations());
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	330c      	adds	r3, #12
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	6878      	ldr	r0, [r7, #4]
 800f788:	4798      	blx	r3
 800f78a:	4603      	mov	r3, r0
 800f78c:	74fb      	strb	r3, [r7, #19]
 800f78e:	7cfb      	ldrb	r3, [r7, #19]
 800f790:	2b00      	cmp	r3, #0
 800f792:	d001      	beq.n	800f798 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x24>
 800f794:	7cfb      	ldrb	r3, [r7, #19]
 800f796:	e03f      	b.n	800f818 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0xa4>

  // Find and update any new scratch buffer requests for the current node:
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
 800f798:	6878      	ldr	r0, [r7, #4]
 800f79a:	f000 fc92 	bl	80100c2 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
 800f79e:	60f8      	str	r0, [r7, #12]

  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800f7a0:	2300      	movs	r3, #0
 800f7a2:	617b      	str	r3, [r7, #20]
 800f7a4:	e018      	b.n	800f7d8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x64>
    // A request with a node_idx of -1 is a sentinel value used to indicate this
    // was a new request for the current node. The allocator finally knows the
    // node index at this point. Assign the value and update the list of new
    // requests so the head section can be adjusted to allow for the next kernel
    // to allocate at most kMaxScratchBuffersPerOp requests:
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 800f7a6:	697a      	ldr	r2, [r7, #20]
 800f7a8:	4613      	mov	r3, r2
 800f7aa:	005b      	lsls	r3, r3, #1
 800f7ac:	4413      	add	r3, r2
 800f7ae:	009b      	lsls	r3, r3, #2
 800f7b0:	461a      	mov	r2, r3
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	4413      	add	r3, r2
 800f7b6:	685b      	ldr	r3, [r3, #4]
 800f7b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7bc:	d109      	bne.n	800f7d2 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x5e>
      requests[i].node_idx = node_id;
 800f7be:	697a      	ldr	r2, [r7, #20]
 800f7c0:	4613      	mov	r3, r2
 800f7c2:	005b      	lsls	r3, r3, #1
 800f7c4:	4413      	add	r3, r2
 800f7c6:	009b      	lsls	r3, r3, #2
 800f7c8:	461a      	mov	r2, r3
 800f7ca:	68fb      	ldr	r3, [r7, #12]
 800f7cc:	4413      	add	r3, r2
 800f7ce:	683a      	ldr	r2, [r7, #0]
 800f7d0:	605a      	str	r2, [r3, #4]
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800f7d2:	697b      	ldr	r3, [r7, #20]
 800f7d4:	3301      	adds	r3, #1
 800f7d6:	617b      	str	r3, [r7, #20]
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	699b      	ldr	r3, [r3, #24]
 800f7dc:	697a      	ldr	r2, [r7, #20]
 800f7de:	429a      	cmp	r2, r3
 800f7e0:	d3e1      	bcc.n	800f7a6 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x32>
    }
  }

  // Ensure that the head is re-adjusted to allow for another at-most
  // kMaxScratchBuffersPerOp scratch buffer requests in the next operator:
  TF_LITE_ENSURE_STATUS(non_persistent_buffer_allocator_->ResizeBuffer(
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	6858      	ldr	r0, [r3, #4]
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	685b      	ldr	r3, [r3, #4]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	331c      	adds	r3, #28
 800f7ee:	681c      	ldr	r4, [r3, #0]
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	69d9      	ldr	r1, [r3, #28]
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	699a      	ldr	r2, [r3, #24]
 800f7f8:	4613      	mov	r3, r2
 800f7fa:	005b      	lsls	r3, r3, #1
 800f7fc:	4413      	add	r3, r2
 800f7fe:	009b      	lsls	r3, r3, #2
 800f800:	f103 0290 	add.w	r2, r3, #144	@ 0x90
 800f804:	2304      	movs	r3, #4
 800f806:	47a0      	blx	r4
 800f808:	4603      	mov	r3, r0
 800f80a:	72fb      	strb	r3, [r7, #11]
 800f80c:	7afb      	ldrb	r3, [r7, #11]
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d001      	beq.n	800f816 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0xa2>
 800f812:	7afb      	ldrb	r3, [r7, #11]
 800f814:	e000      	b.n	800f818 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0xa4>
      scratch_buffer_head_,
      sizeof(internal::ScratchBufferRequest) *
          (scratch_buffer_request_count_ + kMaxScratchBuffersPerOp),
      alignof(internal::ScratchBufferRequest)));

  return kTfLiteOk;
 800f816:	2300      	movs	r3, #0
}
 800f818:	4618      	mov	r0, r3
 800f81a:	371c      	adds	r7, #28
 800f81c:	46bd      	mov	sp, r7
 800f81e:	bd90      	pop	{r4, r7, pc}

0800f820 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
  return non_persistent_buffer_allocator_->GetNonPersistentUsedBytes() +
         persistent_buffer_allocator_->GetPersistentUsedBytes();
}

TfLiteStatus MicroAllocator::AllocateNodeAndRegistrations(
    const Model* model, SubgraphAllocations* subgraph_allocations) {
 800f820:	b580      	push	{r7, lr}
 800f822:	b088      	sub	sp, #32
 800f824:	af00      	add	r7, sp, #0
 800f826:	60f8      	str	r0, [r7, #12]
 800f828:	60b9      	str	r1, [r7, #8]
 800f82a:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(subgraph_allocations != nullptr);
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d101      	bne.n	800f836 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x16>
 800f832:	f00c fb37 	bl	801bea4 <abort>

  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800f836:	2300      	movs	r3, #0
 800f838:	61fb      	str	r3, [r7, #28]
 800f83a:	e030      	b.n	800f89e <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x7e>
       subgraph_idx++) {
    const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
 800f83c:	68b8      	ldr	r0, [r7, #8]
 800f83e:	f7fd ff11 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800f842:	4603      	mov	r3, r0
 800f844:	69f9      	ldr	r1, [r7, #28]
 800f846:	4618      	mov	r0, r3
 800f848:	f7fd ffa0 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 800f84c:	61b8      	str	r0, [r7, #24]
    TFLITE_DCHECK(subgraph != nullptr);
 800f84e:	69bb      	ldr	r3, [r7, #24]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d101      	bne.n	800f858 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x38>
 800f854:	f00c fb26 	bl	801bea4 <abort>

    uint32_t operators_size = NumSubgraphOperators(subgraph);
 800f858:	69b8      	ldr	r0, [r7, #24]
 800f85a:	f7fd ff11 	bl	800d680 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
 800f85e:	6178      	str	r0, [r7, #20]

    // Initialize NodeAndRegistrations for the subgraph.
    NodeAndRegistration* output = reinterpret_cast<NodeAndRegistration*>(
        persistent_buffer_allocator_->AllocatePersistentBuffer(
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	6898      	ldr	r0, [r3, #8]
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	689b      	ldr	r3, [r3, #8]
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	3308      	adds	r3, #8
 800f86c:	681b      	ldr	r3, [r3, #0]
            sizeof(NodeAndRegistration) * operators_size,
 800f86e:	697a      	ldr	r2, [r7, #20]
 800f870:	212c      	movs	r1, #44	@ 0x2c
 800f872:	fb02 f101 	mul.w	r1, r2, r1
        persistent_buffer_allocator_->AllocatePersistentBuffer(
 800f876:	2204      	movs	r2, #4
 800f878:	4798      	blx	r3
 800f87a:	6138      	str	r0, [r7, #16]
            alignof(NodeAndRegistration)));
    if (output == nullptr) {
 800f87c:	693b      	ldr	r3, [r7, #16]
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d104      	bne.n	800f88c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x6c>
      MicroPrintf("Failed to allocate memory for node_and_registrations.");
 800f882:	4811      	ldr	r0, [pc, #68]	@ (800f8c8 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa8>)
 800f884:	f001 fec8 	bl	8011618 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800f888:	2301      	movs	r3, #1
 800f88a:	e019      	b.n	800f8c0 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa0>
    }
    subgraph_allocations[subgraph_idx].node_and_registrations = output;
 800f88c:	69fb      	ldr	r3, [r7, #28]
 800f88e:	00db      	lsls	r3, r3, #3
 800f890:	687a      	ldr	r2, [r7, #4]
 800f892:	4413      	add	r3, r2
 800f894:	693a      	ldr	r2, [r7, #16]
 800f896:	601a      	str	r2, [r3, #0]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800f898:	69fb      	ldr	r3, [r7, #28]
 800f89a:	3301      	adds	r3, #1
 800f89c:	61fb      	str	r3, [r7, #28]
 800f89e:	68b8      	ldr	r0, [r7, #8]
 800f8a0:	f7fd fee0 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800f8a4:	4603      	mov	r3, r0
 800f8a6:	4618      	mov	r0, r3
 800f8a8:	f7fd ff62 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 800f8ac:	4602      	mov	r2, r0
 800f8ae:	69fb      	ldr	r3, [r7, #28]
 800f8b0:	4293      	cmp	r3, r2
 800f8b2:	bf34      	ite	cc
 800f8b4:	2301      	movcc	r3, #1
 800f8b6:	2300      	movcs	r3, #0
 800f8b8:	b2db      	uxtb	r3, r3
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d1be      	bne.n	800f83c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c>
  }
  return kTfLiteOk;
 800f8be:	2300      	movs	r3, #0
}
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	3720      	adds	r7, #32
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	bd80      	pop	{r7, pc}
 800f8c8:	0801fb0c 	.word	0x0801fb0c

0800f8cc <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:

TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
 800f8cc:	b590      	push	{r4, r7, lr}
 800f8ce:	b089      	sub	sp, #36	@ 0x24
 800f8d0:	af02      	add	r7, sp, #8
 800f8d2:	60f8      	str	r0, [r7, #12]
 800f8d4:	60b9      	str	r1, [r7, #8]
 800f8d6:	607a      	str	r2, [r7, #4]
 800f8d8:	603b      	str	r3, [r7, #0]
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
 800f8da:	68b8      	ldr	r0, [r7, #8]
 800f8dc:	f7fd fec2 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800f8e0:	4602      	mov	r2, r0
 800f8e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8e4:	4619      	mov	r1, r3
 800f8e6:	4610      	mov	r0, r2
 800f8e8:	f7fd ff50 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 800f8ec:	6178      	str	r0, [r7, #20]
  TFLITE_DCHECK(subgraph != nullptr);
 800f8ee:	697b      	ldr	r3, [r7, #20]
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d101      	bne.n	800f8f8 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
 800f8f4:	f00c fad6 	bl	801bea4 <abort>

  // This value is allocated from persistent arena space. It is guaranteed to be
  // around for the lifetime of the application.
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
 800f8f8:	68fb      	ldr	r3, [r7, #12]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	332c      	adds	r3, #44	@ 0x2c
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	68f8      	ldr	r0, [r7, #12]
 800f902:	4798      	blx	r3
 800f904:	6138      	str	r0, [r7, #16]

  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the persistent section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	3330      	adds	r3, #48	@ 0x30
 800f90c:	681c      	ldr	r4, [r3, #0]
 800f90e:	2300      	movs	r3, #0
 800f910:	9301      	str	r3, [sp, #4]
 800f912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f914:	9300      	str	r3, [sp, #0]
 800f916:	683b      	ldr	r3, [r7, #0]
 800f918:	693a      	ldr	r2, [r7, #16]
 800f91a:	68b9      	ldr	r1, [r7, #8]
 800f91c:	68f8      	ldr	r0, [r7, #12]
 800f91e:	47a0      	blx	r4
 800f920:	4603      	mov	r3, r0
          model, tensor, tensor_index, subgraph_index,
          /*allocate_temp=*/false) != kTfLiteOk) {
 800f922:	2b00      	cmp	r3, #0
 800f924:	bf14      	ite	ne
 800f926:	2301      	movne	r3, #1
 800f928:	2300      	moveq	r3, #0
 800f92a:	b2db      	uxtb	r3, r3
  if (PopulateTfLiteTensorFromFlatbuffer(
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d004      	beq.n	800f93a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x6e>
    MicroPrintf(
 800f930:	4814      	ldr	r0, [pc, #80]	@ (800f984 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb8>)
 800f932:	f001 fe71 	bl	8011618 <_Z11MicroPrintfPKcz>
        "Failed to populate a persistent TfLiteTensor struct "
        "from flatbuffer data!");
    return nullptr;
 800f936:	2300      	movs	r3, #0
 800f938:	e01f      	b.n	800f97a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xae>
  }

  if (subgraph_allocations != nullptr) {
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d01b      	beq.n	800f978 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xac>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
 800f940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f942:	00db      	lsls	r3, r3, #3
 800f944:	687a      	ldr	r2, [r7, #4]
 800f946:	4413      	add	r3, r2
 800f948:	6859      	ldr	r1, [r3, #4]
 800f94a:	683a      	ldr	r2, [r7, #0]
 800f94c:	4613      	mov	r3, r2
 800f94e:	005b      	lsls	r3, r3, #1
 800f950:	4413      	add	r3, r2
 800f952:	009b      	lsls	r3, r3, #2
 800f954:	440b      	add	r3, r1
 800f956:	681a      	ldr	r2, [r3, #0]
    tensor->data.data =
 800f958:	693b      	ldr	r3, [r7, #16]
 800f95a:	605a      	str	r2, [r3, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
 800f95c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f95e:	00db      	lsls	r3, r3, #3
 800f960:	687a      	ldr	r2, [r7, #4]
 800f962:	4413      	add	r3, r2
 800f964:	6859      	ldr	r1, [r3, #4]
 800f966:	683a      	ldr	r2, [r7, #0]
 800f968:	4613      	mov	r3, r2
 800f96a:	005b      	lsls	r3, r3, #1
 800f96c:	4413      	add	r3, r2
 800f96e:	009b      	lsls	r3, r3, #2
 800f970:	440b      	add	r3, r1
 800f972:	685a      	ldr	r2, [r3, #4]
    tensor->dims =
 800f974:	693b      	ldr	r3, [r7, #16]
 800f976:	609a      	str	r2, [r3, #8]
  }
  return tensor;
 800f978:	693b      	ldr	r3, [r7, #16]
}
 800f97a:	4618      	mov	r0, r3
 800f97c:	371c      	adds	r7, #28
 800f97e:	46bd      	mov	sp, r7
 800f980:	bd90      	pop	{r4, r7, pc}
 800f982:	bf00      	nop
 800f984:	0801fb44 	.word	0x0801fb44

0800f988 <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor>:

void MicroAllocator::DeallocateTempTfLiteTensor(TfLiteTensor* tensor) {
 800f988:	b580      	push	{r7, lr}
 800f98a:	b084      	sub	sp, #16
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	6078      	str	r0, [r7, #4]
 800f990:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(tensor != nullptr);
 800f992:	683b      	ldr	r3, [r7, #0]
 800f994:	2b00      	cmp	r3, #0
 800f996:	d101      	bne.n	800f99c <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0x14>
 800f998:	f00c fa84 	bl	801bea4 <abort>

  if (tensor->quantization.type == kTfLiteAffineQuantization) {
 800f99c:	683b      	ldr	r3, [r7, #0]
 800f99e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f9a0:	2b01      	cmp	r3, #1
 800f9a2:	d11d      	bne.n	800f9e0 <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0x58>
    TFLITE_DCHECK(tensor->quantization.params != nullptr);
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d101      	bne.n	800f9b0 <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0x28>
 800f9ac:	f00c fa7a 	bl	801bea4 <abort>
    TfLiteAffineQuantization* quantization =
 800f9b0:	683b      	ldr	r3, [r7, #0]
 800f9b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f9b4:	60fb      	str	r3, [r7, #12]
        reinterpret_cast<TfLiteAffineQuantization*>(
            tensor->quantization.params);

    non_persistent_buffer_allocator_->DeallocateTemp(
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	6858      	ldr	r0, [r3, #4]
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	685b      	ldr	r3, [r3, #4]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	330c      	adds	r3, #12
 800f9c2:	681b      	ldr	r3, [r3, #0]
        reinterpret_cast<uint8_t*>(quantization->zero_point));
 800f9c4:	68fa      	ldr	r2, [r7, #12]
 800f9c6:	6852      	ldr	r2, [r2, #4]
    non_persistent_buffer_allocator_->DeallocateTemp(
 800f9c8:	4611      	mov	r1, r2
 800f9ca:	4798      	blx	r3
    non_persistent_buffer_allocator_->DeallocateTemp(
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	685a      	ldr	r2, [r3, #4]
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	685b      	ldr	r3, [r3, #4]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	330c      	adds	r3, #12
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	68f9      	ldr	r1, [r7, #12]
 800f9dc:	4610      	mov	r0, r2
 800f9de:	4798      	blx	r3
        reinterpret_cast<uint8_t*>(quantization));
  }

  // Clear the data in case someone still access tensor arena by mistake
  tensor->quantization.type = kTfLiteNoQuantization;
 800f9e0:	683b      	ldr	r3, [r7, #0]
 800f9e2:	2200      	movs	r2, #0
 800f9e4:	631a      	str	r2, [r3, #48]	@ 0x30
  tensor->quantization.params = nullptr;
 800f9e6:	683b      	ldr	r3, [r7, #0]
 800f9e8:	2200      	movs	r2, #0
 800f9ea:	635a      	str	r2, [r3, #52]	@ 0x34
  tensor->data.data = nullptr;
 800f9ec:	683b      	ldr	r3, [r7, #0]
 800f9ee:	2200      	movs	r2, #0
 800f9f0:	605a      	str	r2, [r3, #4]
  tensor->dims = nullptr;
 800f9f2:	683b      	ldr	r3, [r7, #0]
 800f9f4:	2200      	movs	r2, #0
 800f9f6:	609a      	str	r2, [r3, #8]
  non_persistent_buffer_allocator_->DeallocateTemp(
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	685a      	ldr	r2, [r3, #4]
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	685b      	ldr	r3, [r3, #4]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	330c      	adds	r3, #12
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	6839      	ldr	r1, [r7, #0]
 800fa08:	4610      	mov	r0, r2
 800fa0a:	4798      	blx	r3
      reinterpret_cast<uint8_t*>(tensor));
}
 800fa0c:	bf00      	nop
 800fa0e:	3710      	adds	r7, #16
 800fa10:	46bd      	mov	sp, r7
 800fa12:	bd80      	pop	{r7, pc}

0800fa14 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:

TfLiteTensor* MicroAllocator::AllocateTempTfLiteTensor(
    const Model* model, const SubgraphAllocations* subgraph_allocations,
    int tensor_index, int subgraph_index) {
 800fa14:	b590      	push	{r4, r7, lr}
 800fa16:	b089      	sub	sp, #36	@ 0x24
 800fa18:	af02      	add	r7, sp, #8
 800fa1a:	60f8      	str	r0, [r7, #12]
 800fa1c:	60b9      	str	r1, [r7, #8]
 800fa1e:	607a      	str	r2, [r7, #4]
 800fa20:	603b      	str	r3, [r7, #0]
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_index);
 800fa22:	68b8      	ldr	r0, [r7, #8]
 800fa24:	f7fd fe1e 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800fa28:	4602      	mov	r2, r0
 800fa2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa2c:	4619      	mov	r1, r3
 800fa2e:	4610      	mov	r0, r2
 800fa30:	f7fd feac 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 800fa34:	6178      	str	r0, [r7, #20]
  TFLITE_DCHECK(subgraph != nullptr);
 800fa36:	697b      	ldr	r3, [r7, #20]
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d101      	bne.n	800fa40 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x2c>
 800fa3c:	f00c fa32 	bl	801bea4 <abort>

  // This value is allocated from temporary arena space. It is guaranteed to be
  // around for at least the scope of the calling function. Since this struct
  // allocation takes place in temp space, no need to own or cleanup.
  TfLiteTensor* tensor = reinterpret_cast<TfLiteTensor*>(
      non_persistent_buffer_allocator_->AllocateTemp(sizeof(TfLiteTensor),
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	6858      	ldr	r0, [r3, #4]
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	685b      	ldr	r3, [r3, #4]
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	3308      	adds	r3, #8
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	2204      	movs	r2, #4
 800fa50:	2140      	movs	r1, #64	@ 0x40
 800fa52:	4798      	blx	r3
 800fa54:	6138      	str	r0, [r7, #16]
                                                     alignof(TfLiteTensor)));

  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the temp section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	3330      	adds	r3, #48	@ 0x30
 800fa5c:	681c      	ldr	r4, [r3, #0]
 800fa5e:	2301      	movs	r3, #1
 800fa60:	9301      	str	r3, [sp, #4]
 800fa62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa64:	9300      	str	r3, [sp, #0]
 800fa66:	683b      	ldr	r3, [r7, #0]
 800fa68:	693a      	ldr	r2, [r7, #16]
 800fa6a:	68b9      	ldr	r1, [r7, #8]
 800fa6c:	68f8      	ldr	r0, [r7, #12]
 800fa6e:	47a0      	blx	r4
 800fa70:	4603      	mov	r3, r0
                                         subgraph_index,
                                         /*allocate_temp=*/true) != kTfLiteOk) {
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	bf14      	ite	ne
 800fa76:	2301      	movne	r3, #1
 800fa78:	2300      	moveq	r3, #0
 800fa7a:	b2db      	uxtb	r3, r3
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d004      	beq.n	800fa8a <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x76>
    MicroPrintf(
 800fa80:	4814      	ldr	r0, [pc, #80]	@ (800fad4 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xc0>)
 800fa82:	f001 fdc9 	bl	8011618 <_Z11MicroPrintfPKcz>
        "Failed to populate a temp TfLiteTensor struct from flatbuffer data!");
    return nullptr;
 800fa86:	2300      	movs	r3, #0
 800fa88:	e01f      	b.n	800faca <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb6>
  }

  if (subgraph_allocations != nullptr) {
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d01b      	beq.n	800fac8 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb4>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data =
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
 800fa90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa92:	00db      	lsls	r3, r3, #3
 800fa94:	687a      	ldr	r2, [r7, #4]
 800fa96:	4413      	add	r3, r2
 800fa98:	6859      	ldr	r1, [r3, #4]
 800fa9a:	683a      	ldr	r2, [r7, #0]
 800fa9c:	4613      	mov	r3, r2
 800fa9e:	005b      	lsls	r3, r3, #1
 800faa0:	4413      	add	r3, r2
 800faa2:	009b      	lsls	r3, r3, #2
 800faa4:	440b      	add	r3, r1
 800faa6:	681a      	ldr	r2, [r3, #0]
    tensor->data.data =
 800faa8:	693b      	ldr	r3, [r7, #16]
 800faaa:	605a      	str	r2, [r3, #4]
    // TfLiteEvalTensor structs must also be the source of truth for the
    // TfLiteTensor dims.
    tensor->dims =
        subgraph_allocations[subgraph_index].tensors[tensor_index].dims;
 800faac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800faae:	00db      	lsls	r3, r3, #3
 800fab0:	687a      	ldr	r2, [r7, #4]
 800fab2:	4413      	add	r3, r2
 800fab4:	6859      	ldr	r1, [r3, #4]
 800fab6:	683a      	ldr	r2, [r7, #0]
 800fab8:	4613      	mov	r3, r2
 800faba:	005b      	lsls	r3, r3, #1
 800fabc:	4413      	add	r3, r2
 800fabe:	009b      	lsls	r3, r3, #2
 800fac0:	440b      	add	r3, r1
 800fac2:	685a      	ldr	r2, [r3, #4]
    tensor->dims =
 800fac4:	693b      	ldr	r3, [r7, #16]
 800fac6:	609a      	str	r2, [r3, #8]
  }
  return tensor;
 800fac8:	693b      	ldr	r3, [r7, #16]
}
 800faca:	4618      	mov	r0, r3
 800facc:	371c      	adds	r7, #28
 800face:	46bd      	mov	sp, r7
 800fad0:	bd90      	pop	{r4, r7, pc}
 800fad2:	bf00      	nop
 800fad4:	0801fb90 	.word	0x0801fb90

0800fad8 <_ZN6tflite14MicroAllocator20ResetTempAllocationsEv>:

TfLiteStatus MicroAllocator::ResetTempAllocations() {
 800fad8:	b580      	push	{r7, lr}
 800fada:	b082      	sub	sp, #8
 800fadc:	af00      	add	r7, sp, #0
 800fade:	6078      	str	r0, [r7, #4]
  return non_persistent_buffer_allocator_->ResetTempAllocations();
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	685a      	ldr	r2, [r3, #4]
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	685b      	ldr	r3, [r3, #4]
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	3314      	adds	r3, #20
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	4610      	mov	r0, r2
 800faf0:	4798      	blx	r3
 800faf2:	4603      	mov	r3, r0
}
 800faf4:	4618      	mov	r0, r3
 800faf6:	3708      	adds	r7, #8
 800faf8:	46bd      	mov	sp, r7
 800fafa:	bd80      	pop	{r7, pc}

0800fafc <_ZN6tflite14MicroAllocator20IsAllTempDeallocatedEv>:

bool MicroAllocator::IsAllTempDeallocated() {
 800fafc:	b580      	push	{r7, lr}
 800fafe:	b082      	sub	sp, #8
 800fb00:	af00      	add	r7, sp, #0
 800fb02:	6078      	str	r0, [r7, #4]
  return non_persistent_buffer_allocator_->IsAllTempDeallocated();
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	685a      	ldr	r2, [r3, #4]
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	685b      	ldr	r3, [r3, #4]
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	3310      	adds	r3, #16
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	4610      	mov	r0, r2
 800fb14:	4798      	blx	r3
 800fb16:	4603      	mov	r3, r0
}
 800fb18:	4618      	mov	r0, r3
 800fb1a:	3708      	adds	r7, #8
 800fb1c:	46bd      	mov	sp, r7
 800fb1e:	bd80      	pop	{r7, pc}

0800fb20 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:

TfLiteStatus MicroAllocator::AllocateTfLiteEvalTensors(
    const Model* model, SubgraphAllocations* subgraph_allocations) {
 800fb20:	b590      	push	{r4, r7, lr}
 800fb22:	b08b      	sub	sp, #44	@ 0x2c
 800fb24:	af00      	add	r7, sp, #0
 800fb26:	60f8      	str	r0, [r7, #12]
 800fb28:	60b9      	str	r1, [r7, #8]
 800fb2a:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(subgraph_allocations != nullptr);
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d101      	bne.n	800fb36 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x16>
 800fb32:	f00c f9b7 	bl	801bea4 <abort>

  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800fb36:	2300      	movs	r3, #0
 800fb38:	627b      	str	r3, [r7, #36]	@ 0x24
 800fb3a:	e06a      	b.n	800fc12 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xf2>
       subgraph_idx++) {
    const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
 800fb3c:	68b8      	ldr	r0, [r7, #8]
 800fb3e:	f7fd fd91 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800fb42:	4603      	mov	r3, r0
 800fb44:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fb46:	4618      	mov	r0, r3
 800fb48:	f7fd fe20 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 800fb4c:	61f8      	str	r0, [r7, #28]
    TFLITE_DCHECK(subgraph != nullptr);
 800fb4e:	69fb      	ldr	r3, [r7, #28]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d101      	bne.n	800fb58 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x38>
 800fb54:	f00c f9a6 	bl	801bea4 <abort>

    size_t alloc_count = subgraph->tensors()->size();
 800fb58:	69f8      	ldr	r0, [r7, #28]
 800fb5a:	f7fe f875 	bl	800dc48 <_ZNK6tflite8SubGraph7tensorsEv>
 800fb5e:	4603      	mov	r3, r0
 800fb60:	4618      	mov	r0, r3
 800fb62:	f7fe fea9 	bl	800e8b8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE4sizeEv>
 800fb66:	61b8      	str	r0, [r7, #24]
    TfLiteEvalTensor* tensors = reinterpret_cast<TfLiteEvalTensor*>(
        persistent_buffer_allocator_->AllocatePersistentBuffer(
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	6898      	ldr	r0, [r3, #8]
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	689b      	ldr	r3, [r3, #8]
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	3308      	adds	r3, #8
 800fb74:	681c      	ldr	r4, [r3, #0]
 800fb76:	69ba      	ldr	r2, [r7, #24]
 800fb78:	4613      	mov	r3, r2
 800fb7a:	005b      	lsls	r3, r3, #1
 800fb7c:	4413      	add	r3, r2
 800fb7e:	009b      	lsls	r3, r3, #2
 800fb80:	2204      	movs	r2, #4
 800fb82:	4619      	mov	r1, r3
 800fb84:	47a0      	blx	r4
 800fb86:	6178      	str	r0, [r7, #20]
            sizeof(TfLiteEvalTensor) * alloc_count, alignof(TfLiteEvalTensor)));
    if (tensors == nullptr) {
 800fb88:	697b      	ldr	r3, [r7, #20]
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d10a      	bne.n	800fba4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x84>
      MicroPrintf(
 800fb8e:	69ba      	ldr	r2, [r7, #24]
 800fb90:	4613      	mov	r3, r2
 800fb92:	005b      	lsls	r3, r3, #1
 800fb94:	4413      	add	r3, r2
 800fb96:	009b      	lsls	r3, r3, #2
 800fb98:	4619      	mov	r1, r3
 800fb9a:	4828      	ldr	r0, [pc, #160]	@ (800fc3c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x11c>)
 800fb9c:	f001 fd3c 	bl	8011618 <_Z11MicroPrintfPKcz>
          "Failed to allocate memory for context->eval_tensors, "
          "%d bytes required",
          sizeof(TfLiteEvalTensor) * alloc_count);
      return kTfLiteError;
 800fba0:	2301      	movs	r3, #1
 800fba2:	e047      	b.n	800fc34 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x114>
    }

    for (size_t i = 0; i < alloc_count; ++i) {
 800fba4:	2300      	movs	r3, #0
 800fba6:	623b      	str	r3, [r7, #32]
 800fba8:	e026      	b.n	800fbf8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd8>
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
          *subgraph->tensors()->Get(i), model->buffers(), &tensors[i]);
 800fbaa:	69f8      	ldr	r0, [r7, #28]
 800fbac:	f7fe f84c 	bl	800dc48 <_ZNK6tflite8SubGraph7tensorsEv>
 800fbb0:	4603      	mov	r3, r0
 800fbb2:	6a39      	ldr	r1, [r7, #32]
 800fbb4:	4618      	mov	r0, r3
 800fbb6:	f7fe fe8d 	bl	800e8d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE3GetEm>
 800fbba:	4604      	mov	r4, r0
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
 800fbbc:	68b8      	ldr	r0, [r7, #8]
 800fbbe:	f7fe f8a6 	bl	800dd0e <_ZNK6tflite5Model7buffersEv>
 800fbc2:	4601      	mov	r1, r0
          *subgraph->tensors()->Get(i), model->buffers(), &tensors[i]);
 800fbc4:	6a3a      	ldr	r2, [r7, #32]
 800fbc6:	4613      	mov	r3, r2
 800fbc8:	005b      	lsls	r3, r3, #1
 800fbca:	4413      	add	r3, r2
 800fbcc:	009b      	lsls	r3, r3, #2
 800fbce:	461a      	mov	r2, r3
      TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
 800fbd0:	697b      	ldr	r3, [r7, #20]
 800fbd2:	4413      	add	r3, r2
 800fbd4:	461a      	mov	r2, r3
 800fbd6:	4620      	mov	r0, r4
 800fbd8:	f7ff fbc8 	bl	800f36c <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEEP16TfLiteEvalTensor>
 800fbdc:	4603      	mov	r3, r0
 800fbde:	74fb      	strb	r3, [r7, #19]
      if (status != kTfLiteOk) {
 800fbe0:	7cfb      	ldrb	r3, [r7, #19]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d005      	beq.n	800fbf2 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xd2>
        MicroPrintf("Failed to initialize tensor %d", i);
 800fbe6:	6a39      	ldr	r1, [r7, #32]
 800fbe8:	4815      	ldr	r0, [pc, #84]	@ (800fc40 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x120>)
 800fbea:	f001 fd15 	bl	8011618 <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 800fbee:	2301      	movs	r3, #1
 800fbf0:	e020      	b.n	800fc34 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x114>
    for (size_t i = 0; i < alloc_count; ++i) {
 800fbf2:	6a3b      	ldr	r3, [r7, #32]
 800fbf4:	3301      	adds	r3, #1
 800fbf6:	623b      	str	r3, [r7, #32]
 800fbf8:	6a3a      	ldr	r2, [r7, #32]
 800fbfa:	69bb      	ldr	r3, [r7, #24]
 800fbfc:	429a      	cmp	r2, r3
 800fbfe:	d3d4      	bcc.n	800fbaa <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x8a>
      }
    }
    subgraph_allocations[subgraph_idx].tensors = tensors;
 800fc00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc02:	00db      	lsls	r3, r3, #3
 800fc04:	687a      	ldr	r2, [r7, #4]
 800fc06:	4413      	add	r3, r2
 800fc08:	697a      	ldr	r2, [r7, #20]
 800fc0a:	605a      	str	r2, [r3, #4]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800fc0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc0e:	3301      	adds	r3, #1
 800fc10:	627b      	str	r3, [r7, #36]	@ 0x24
 800fc12:	68b8      	ldr	r0, [r7, #8]
 800fc14:	f7fd fd26 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800fc18:	4603      	mov	r3, r0
 800fc1a:	4618      	mov	r0, r3
 800fc1c:	f7fd fda8 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 800fc20:	4602      	mov	r2, r0
 800fc22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc24:	4293      	cmp	r3, r2
 800fc26:	bf34      	ite	cc
 800fc28:	2301      	movcc	r3, #1
 800fc2a:	2300      	movcs	r3, #0
 800fc2c:	b2db      	uxtb	r3, r3
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d184      	bne.n	800fb3c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c>
  }
  return kTfLiteOk;
 800fc32:	2300      	movs	r3, #0
}
 800fc34:	4618      	mov	r0, r3
 800fc36:	372c      	adds	r7, #44	@ 0x2c
 800fc38:	46bd      	mov	sp, r7
 800fc3a:	bd90      	pop	{r4, r7, pc}
 800fc3c:	0801fbd4 	.word	0x0801fbd4
 800fc40:	0801fc1c 	.word	0x0801fc1c

0800fc44 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor>:

TfLiteStatus MicroAllocator::AllocateVariables(const SubGraph* subgraph,
                                               TfLiteEvalTensor* eval_tensors) {
 800fc44:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fc46:	b089      	sub	sp, #36	@ 0x24
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	60f8      	str	r0, [r7, #12]
 800fc4c:	60b9      	str	r1, [r7, #8]
 800fc4e:	607a      	str	r2, [r7, #4]
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800fc50:	2300      	movs	r3, #0
 800fc52:	61fb      	str	r3, [r7, #28]
 800fc54:	e053      	b.n	800fcfe <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xba>
    auto* tensor = subgraph->tensors()->Get(i);
 800fc56:	68b8      	ldr	r0, [r7, #8]
 800fc58:	f7fd fff6 	bl	800dc48 <_ZNK6tflite8SubGraph7tensorsEv>
 800fc5c:	4603      	mov	r3, r0
 800fc5e:	69f9      	ldr	r1, [r7, #28]
 800fc60:	4618      	mov	r0, r3
 800fc62:	f7fe fe37 	bl	800e8d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE3GetEm>
 800fc66:	61b8      	str	r0, [r7, #24]
    if (tensor->is_variable()) {
 800fc68:	69b8      	ldr	r0, [r7, #24]
 800fc6a:	f7fd ffa0 	bl	800dbae <_ZNK6tflite6Tensor11is_variableEv>
 800fc6e:	4603      	mov	r3, r0
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d041      	beq.n	800fcf8 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xb4>
      size_t buffer_size;
      TF_LITE_ENSURE_STATUS(
 800fc74:	69fa      	ldr	r2, [r7, #28]
 800fc76:	4613      	mov	r3, r2
 800fc78:	005b      	lsls	r3, r3, #1
 800fc7a:	4413      	add	r3, r2
 800fc7c:	009b      	lsls	r3, r3, #2
 800fc7e:	461a      	mov	r2, r3
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	4413      	add	r3, r2
 800fc84:	f107 0210 	add.w	r2, r7, #16
 800fc88:	4611      	mov	r1, r2
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	f7fd ff43 	bl	800db16 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800fc90:	4603      	mov	r3, r0
 800fc92:	75fb      	strb	r3, [r7, #23]
 800fc94:	7dfb      	ldrb	r3, [r7, #23]
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d001      	beq.n	800fc9e <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x5a>
 800fc9a:	7dfb      	ldrb	r3, [r7, #23]
 800fc9c:	e040      	b.n	800fd20 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xdc>
          TfLiteEvalTensorByteLength(&eval_tensors[i], &buffer_size));

      eval_tensors[i].data.data =
          persistent_buffer_allocator_->AllocatePersistentBuffer(
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	689e      	ldr	r6, [r3, #8]
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	689b      	ldr	r3, [r3, #8]
 800fca6:	681b      	ldr	r3, [r3, #0]
 800fca8:	3308      	adds	r3, #8
 800fcaa:	681d      	ldr	r5, [r3, #0]
 800fcac:	693b      	ldr	r3, [r7, #16]
 800fcae:	603b      	str	r3, [r7, #0]
              buffer_size, MicroArenaBufferAlignment());
 800fcb0:	f7ff f8c5 	bl	800ee3e <_ZN6tflite25MicroArenaBufferAlignmentEv>
 800fcb4:	4603      	mov	r3, r0
          persistent_buffer_allocator_->AllocatePersistentBuffer(
 800fcb6:	4619      	mov	r1, r3
      eval_tensors[i].data.data =
 800fcb8:	69fa      	ldr	r2, [r7, #28]
 800fcba:	4613      	mov	r3, r2
 800fcbc:	005b      	lsls	r3, r3, #1
 800fcbe:	4413      	add	r3, r2
 800fcc0:	009b      	lsls	r3, r3, #2
 800fcc2:	461a      	mov	r2, r3
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	189c      	adds	r4, r3, r2
          persistent_buffer_allocator_->AllocatePersistentBuffer(
 800fcc8:	460a      	mov	r2, r1
 800fcca:	6839      	ldr	r1, [r7, #0]
 800fccc:	4630      	mov	r0, r6
 800fcce:	47a8      	blx	r5
 800fcd0:	4603      	mov	r3, r0
      eval_tensors[i].data.data =
 800fcd2:	6023      	str	r3, [r4, #0]

      if (eval_tensors[i].data.data == nullptr) {
 800fcd4:	69fa      	ldr	r2, [r7, #28]
 800fcd6:	4613      	mov	r3, r2
 800fcd8:	005b      	lsls	r3, r3, #1
 800fcda:	4413      	add	r3, r2
 800fcdc:	009b      	lsls	r3, r3, #2
 800fcde:	461a      	mov	r2, r3
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	4413      	add	r3, r2
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d106      	bne.n	800fcf8 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xb4>
        MicroPrintf("Failed to allocate variable tensor of size %d",
 800fcea:	693b      	ldr	r3, [r7, #16]
 800fcec:	4619      	mov	r1, r3
 800fcee:	480e      	ldr	r0, [pc, #56]	@ (800fd28 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xe4>)
 800fcf0:	f001 fc92 	bl	8011618 <_Z11MicroPrintfPKcz>
                    buffer_size);
        return kTfLiteError;
 800fcf4:	2301      	movs	r3, #1
 800fcf6:	e013      	b.n	800fd20 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xdc>
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800fcf8:	69fb      	ldr	r3, [r7, #28]
 800fcfa:	3301      	adds	r3, #1
 800fcfc:	61fb      	str	r3, [r7, #28]
 800fcfe:	68b8      	ldr	r0, [r7, #8]
 800fd00:	f7fd ffa2 	bl	800dc48 <_ZNK6tflite8SubGraph7tensorsEv>
 800fd04:	4603      	mov	r3, r0
 800fd06:	4618      	mov	r0, r3
 800fd08:	f7fe fdd6 	bl	800e8b8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE4sizeEv>
 800fd0c:	4602      	mov	r2, r0
 800fd0e:	69fb      	ldr	r3, [r7, #28]
 800fd10:	4293      	cmp	r3, r2
 800fd12:	bf34      	ite	cc
 800fd14:	2301      	movcc	r3, #1
 800fd16:	2300      	movcs	r3, #0
 800fd18:	b2db      	uxtb	r3, r3
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d19b      	bne.n	800fc56 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x12>
      }
    }
  }
  return kTfLiteOk;
 800fd1e:	2300      	movs	r3, #0
}
 800fd20:	4618      	mov	r0, r3
 800fd22:	3724      	adds	r7, #36	@ 0x24
 800fd24:	46bd      	mov	sp, r7
 800fd26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd28:	0801fc3c 	.word	0x0801fc3c

0800fd2c <_ZN6tflite14MicroAllocator38AllocatePersistentTfLiteTensorInternalEv>:

TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensorInternal() {
 800fd2c:	b580      	push	{r7, lr}
 800fd2e:	b082      	sub	sp, #8
 800fd30:	af00      	add	r7, sp, #0
 800fd32:	6078      	str	r0, [r7, #4]
  return reinterpret_cast<TfLiteTensor*>(
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	6898      	ldr	r0, [r3, #8]
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	689b      	ldr	r3, [r3, #8]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	3308      	adds	r3, #8
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	2204      	movs	r2, #4
 800fd44:	2140      	movs	r1, #64	@ 0x40
 800fd46:	4798      	blx	r3
 800fd48:	4603      	mov	r3, r0
          sizeof(TfLiteTensor), alignof(TfLiteTensor)));
}
 800fd4a:	4618      	mov	r0, r3
 800fd4c:	3708      	adds	r7, #8
 800fd4e:	46bd      	mov	sp, r7
 800fd50:	bd80      	pop	{r7, pc}

0800fd52 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib>:

TfLiteStatus MicroAllocator::PopulateTfLiteTensorFromFlatbuffer(
    const Model* model, TfLiteTensor* tensor, int tensor_index,
    int subgraph_idx, bool allocate_temp) {
 800fd52:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fd54:	b087      	sub	sp, #28
 800fd56:	af02      	add	r7, sp, #8
 800fd58:	60f8      	str	r0, [r7, #12]
 800fd5a:	60b9      	str	r1, [r7, #8]
 800fd5c:	607a      	str	r2, [r7, #4]
 800fd5e:	603b      	str	r3, [r7, #0]
  // TODO(b/162311891): This method serves as a stub to ensure quantized
  // allocations in the tail can be recorded. Once the interpreter has APIs for
  // accessing buffers on TfLiteEvalTensor this method can be dropped.
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	689c      	ldr	r4, [r3, #8]
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	685d      	ldr	r5, [r3, #4]
      persistent_buffer_allocator_, non_persistent_buffer_allocator_,
      allocate_temp,
      *model->subgraphs()->Get(subgraph_idx)->tensors()->Get(tensor_index),
 800fd68:	68b8      	ldr	r0, [r7, #8]
 800fd6a:	f7fd fc7b 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 800fd6e:	4602      	mov	r2, r0
 800fd70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd72:	4619      	mov	r1, r3
 800fd74:	4610      	mov	r0, r2
 800fd76:	f7fd fd09 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 800fd7a:	4603      	mov	r3, r0
 800fd7c:	4618      	mov	r0, r3
 800fd7e:	f7fd ff63 	bl	800dc48 <_ZNK6tflite8SubGraph7tensorsEv>
 800fd82:	4602      	mov	r2, r0
 800fd84:	683b      	ldr	r3, [r7, #0]
 800fd86:	4619      	mov	r1, r3
 800fd88:	4610      	mov	r0, r2
 800fd8a:	f7fe fda3 	bl	800e8d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE3GetEm>
 800fd8e:	4606      	mov	r6, r0
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 800fd90:	68b8      	ldr	r0, [r7, #8]
 800fd92:	f7fd ffbc 	bl	800dd0e <_ZNK6tflite5Model7buffersEv>
 800fd96:	4601      	mov	r1, r0
 800fd98:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	9301      	str	r3, [sp, #4]
 800fda0:	9100      	str	r1, [sp, #0]
 800fda2:	4633      	mov	r3, r6
 800fda4:	4629      	mov	r1, r5
 800fda6:	4620      	mov	r0, r4
 800fda8:	f7ff f974 	bl	800f094 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor>
 800fdac:	4603      	mov	r3, r0
      model->buffers(), tensor);
}
 800fdae:	4618      	mov	r0, r3
 800fdb0:	3714      	adds	r7, #20
 800fdb2:	46bd      	mov	sp, r7
 800fdb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800fdb8 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE>:

TfLiteStatus MicroAllocator::CommitStaticMemoryPlan(
    const Model* model, SubgraphAllocations* allocations,
    ScratchBufferHandle* scratch_buffer_handles) {
 800fdb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fdba:	b09b      	sub	sp, #108	@ 0x6c
 800fdbc:	af02      	add	r7, sp, #8
 800fdbe:	60f8      	str	r0, [r7, #12]
 800fdc0:	60b9      	str	r1, [r7, #8]
 800fdc2:	607a      	str	r2, [r7, #4]
 800fdc4:	603b      	str	r3, [r7, #0]
  size_t head_usage = 0;
 800fdc6:	2300      	movs	r3, #0
 800fdc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  // allocated from the temp section and cleaned up at the bottom of this
  // function.

  // Use the AllocationInfoBuilder class to help determine where buffers are
  // used in the subgraph.
  AllocationInfoBuilder builder(model, non_persistent_buffer_allocator_);
 800fdca:	68fb      	ldr	r3, [r7, #12]
 800fdcc:	685a      	ldr	r2, [r3, #4]
 800fdce:	f107 0314 	add.w	r3, r7, #20
 800fdd2:	68b9      	ldr	r1, [r7, #8]
 800fdd4:	4618      	mov	r0, r3
 800fdd6:	f7fe fffb 	bl	800edd0 <_ZN6tflite21AllocationInfoBuilderC1EPKNS_5ModelEPNS_29INonPersistentBufferAllocatorE>
  TF_LITE_ENSURE_STATUS(
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	699b      	ldr	r3, [r3, #24]
 800fdde:	461a      	mov	r2, r3
 800fde0:	f107 0314 	add.w	r3, r7, #20
 800fde4:	4611      	mov	r1, r2
 800fde6:	4618      	mov	r0, r3
 800fde8:	f7fe f864 	bl	800deb4 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi>
 800fdec:	4603      	mov	r3, r0
 800fdee:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800fdf2:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d002      	beq.n	800fe00 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x48>
 800fdfa:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800fdfe:	e113      	b.n	8010028 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x270>
      builder.CreateAllocationInfo(scratch_buffer_request_count_));

  const int32_t* offline_planner_offsets = nullptr;
 800fe00:	2300      	movs	r3, #0
 800fe02:	613b      	str	r3, [r7, #16]
  TF_LITE_ENSURE_STATUS(
 800fe04:	f107 0210 	add.w	r2, r7, #16
 800fe08:	f107 0314 	add.w	r3, r7, #20
 800fe0c:	4611      	mov	r1, r2
 800fe0e:	4618      	mov	r0, r3
 800fe10:	f7fe fc5e 	bl	800e6d0 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl>
 800fe14:	4603      	mov	r3, r0
 800fe16:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 800fe1a:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d002      	beq.n	800fe28 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x70>
 800fe22:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 800fe26:	e0ff      	b.n	8010028 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x270>
      builder.GetOfflinePlannedOffsets(&offline_planner_offsets));
  TF_LITE_ENSURE_STATUS(
 800fe28:	6939      	ldr	r1, [r7, #16]
 800fe2a:	f107 0314 	add.w	r3, r7, #20
 800fe2e:	687a      	ldr	r2, [r7, #4]
 800fe30:	4618      	mov	r0, r3
 800fe32:	f7fe f95d 	bl	800e0f0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE>
 800fe36:	4603      	mov	r3, r0
 800fe38:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
 800fe3c:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d002      	beq.n	800fe4a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x92>
 800fe44:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 800fe48:	e0ee      	b.n	8010028 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x270>
      builder.InitializeAllocationInfo(offline_planner_offsets, allocations));

  internal::ScratchBufferRequest* scratch_buffer_requests =
      GetScratchBufferRequests();
 800fe4a:	68f8      	ldr	r0, [r7, #12]
 800fe4c:	f000 f939 	bl	80100c2 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
 800fe50:	6578      	str	r0, [r7, #84]	@ 0x54
  TF_LITE_ENSURE_STATUS(builder.MarkAllocationLifetimes(
 800fe52:	f107 0014 	add.w	r0, r7, #20
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	9300      	str	r3, [sp, #0]
 800fe5a:	683b      	ldr	r3, [r7, #0]
 800fe5c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fe5e:	2100      	movs	r1, #0
 800fe60:	f7fe fa61 	bl	800e326 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800fe64:	4603      	mov	r3, r0
 800fe66:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800fe6a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d002      	beq.n	800fe78 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0xc0>
 800fe72:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800fe76:	e0d7      	b.n	8010028 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x270>
      0, scratch_buffer_requests, scratch_buffer_handles, allocations));
  int allocation_info_count = builder.AllocationCount();
 800fe78:	f107 0314 	add.w	r3, r7, #20
 800fe7c:	4618      	mov	r0, r3
 800fe7e:	f7fe ffc6 	bl	800ee0e <_ZNK6tflite21AllocationInfoBuilder15AllocationCountEv>
 800fe82:	64f8      	str	r0, [r7, #76]	@ 0x4c
  AllocationInfo* allocation_info = builder.Finish();
 800fe84:	f107 0314 	add.w	r3, r7, #20
 800fe88:	4618      	mov	r0, r3
 800fe8a:	f7fe ffcc 	bl	800ee26 <_ZNK6tflite21AllocationInfoBuilder6FinishEv>
 800fe8e:	64b8      	str	r0, [r7, #72]	@ 0x48

  // Remaining arena size that memory planner can use for calculating offsets.
  size_t remaining_arena_size =
      non_persistent_buffer_allocator_->GetAvailableMemory(
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	685d      	ldr	r5, [r3, #4]
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	685b      	ldr	r3, [r3, #4]
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	3330      	adds	r3, #48	@ 0x30
 800fe9c:	681c      	ldr	r4, [r3, #0]
          MicroArenaBufferAlignment());
 800fe9e:	f7fe ffce 	bl	800ee3e <_ZN6tflite25MicroArenaBufferAlignmentEv>
 800fea2:	4603      	mov	r3, r0
      non_persistent_buffer_allocator_->GetAvailableMemory(
 800fea4:	4619      	mov	r1, r3
 800fea6:	4628      	mov	r0, r5
 800fea8:	47a0      	blx	r4
 800feaa:	6478      	str	r0, [r7, #68]	@ 0x44
  uint8_t* planner_arena = non_persistent_buffer_allocator_->AllocateTemp(
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	685d      	ldr	r5, [r3, #4]
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	685b      	ldr	r3, [r3, #4]
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	3308      	adds	r3, #8
 800feb8:	681c      	ldr	r4, [r3, #0]
      remaining_arena_size, MicroArenaBufferAlignment());
 800feba:	f7fe ffc0 	bl	800ee3e <_ZN6tflite25MicroArenaBufferAlignmentEv>
 800febe:	4603      	mov	r3, r0
  uint8_t* planner_arena = non_persistent_buffer_allocator_->AllocateTemp(
 800fec0:	461a      	mov	r2, r3
 800fec2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fec4:	4628      	mov	r0, r5
 800fec6:	47a0      	blx	r4
 800fec8:	6438      	str	r0, [r7, #64]	@ 0x40
  TF_LITE_ENSURE(tflite::GetMicroErrorReporter(), planner_arena != nullptr);
 800feca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d111      	bne.n	800fef4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x13c>
 800fed0:	f000 fa80 	bl	80103d4 <_ZN6tflite21GetMicroErrorReporterEv>
 800fed4:	4604      	mov	r4, r0
 800fed6:	f000 fa7d 	bl	80103d4 <_ZN6tflite21GetMicroErrorReporterEv>
 800feda:	4601      	mov	r1, r0
 800fedc:	4b54      	ldr	r3, [pc, #336]	@ (8010030 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x278>)
 800fede:	9301      	str	r3, [sp, #4]
 800fee0:	f44f 7353 	mov.w	r3, #844	@ 0x34c
 800fee4:	9300      	str	r3, [sp, #0]
 800fee6:	4b53      	ldr	r3, [pc, #332]	@ (8010034 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x27c>)
 800fee8:	4a53      	ldr	r2, [pc, #332]	@ (8010038 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x280>)
 800feea:	4620      	mov	r0, r4
 800feec:	f7f8 ffa7 	bl	8008e3e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 800fef0:	2301      	movs	r3, #1
 800fef2:	e099      	b.n	8010028 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x270>
  memory_planner_->Init(planner_arena, remaining_arena_size);
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	6918      	ldr	r0, [r3, #16]
 800fef8:	68fb      	ldr	r3, [r7, #12]
 800fefa:	691b      	ldr	r3, [r3, #16]
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	331c      	adds	r3, #28
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ff04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ff06:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	691b      	ldr	r3, [r3, #16]
 800ff0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ff0e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800ff10:	4618      	mov	r0, r3
 800ff12:	f7fe ffe3 	bl	800eedc <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_18MicroMemoryPlannerEPKNS_14AllocationInfoEj>
 800ff16:	4603      	mov	r3, r0
 800ff18:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ff1c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d002      	beq.n	800ff2a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x172>
 800ff24:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ff28:	e07e      	b.n	8010028 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x270>
      CreatePlan(memory_planner_, allocation_info, allocation_info_count));

  // Commit the plan.
  TF_LITE_ENSURE_STATUS(
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	691c      	ldr	r4, [r3, #16]
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	685a      	ldr	r2, [r3, #4]
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	685b      	ldr	r3, [r3, #4]
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	3324      	adds	r3, #36	@ 0x24
 800ff3a:	681b      	ldr	r3, [r3, #0]
 800ff3c:	4610      	mov	r0, r2
 800ff3e:	4798      	blx	r3
 800ff40:	4601      	mov	r1, r0
 800ff42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ff44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ff46:	4620      	mov	r0, r4
 800ff48:	f7ff f821 	bl	800ef8e <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_18MicroMemoryPlannerEPhPKNS_14AllocationInfoEj>
 800ff4c:	4603      	mov	r3, r0
 800ff4e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800ff52:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d002      	beq.n	800ff60 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x1a8>
 800ff5a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ff5e:	e063      	b.n	8010028 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x270>
      CommitPlan(memory_planner_,
                 non_persistent_buffer_allocator_->GetOverlayMemoryAddress(),
                 allocation_info, allocation_info_count));

  // Reset all temp allocations used above:
  builder.FreeAllocationInfo();
 800ff60:	f107 0314 	add.w	r3, r7, #20
 800ff64:	4618      	mov	r0, r3
 800ff66:	f7fe f837 	bl	800dfd8 <_ZN6tflite21AllocationInfoBuilder18FreeAllocationInfoEv>
  non_persistent_buffer_allocator_->DeallocateTemp(planner_arena);
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	685a      	ldr	r2, [r3, #4]
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	685b      	ldr	r3, [r3, #4]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	330c      	adds	r3, #12
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ff7a:	4610      	mov	r0, r2
 800ff7c:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	685a      	ldr	r2, [r3, #4]
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	685b      	ldr	r3, [r3, #4]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	3314      	adds	r3, #20
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	4610      	mov	r0, r2
 800ff8e:	4798      	blx	r3
 800ff90:	4603      	mov	r3, r0
 800ff92:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 800ff96:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d002      	beq.n	800ffa4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x1ec>
 800ff9e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800ffa2:	e041      	b.n	8010028 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x270>
      non_persistent_buffer_allocator_->ResetTempAllocations());
  TF_LITE_ENSURE_STATUS(
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	6858      	ldr	r0, [r3, #4]
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	685b      	ldr	r3, [r3, #4]
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	3320      	adds	r3, #32
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	68fa      	ldr	r2, [r7, #12]
 800ffb4:	69d2      	ldr	r2, [r2, #28]
 800ffb6:	4611      	mov	r1, r2
 800ffb8:	4798      	blx	r3
 800ffba:	4603      	mov	r3, r0
 800ffbc:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 800ffc0:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d002      	beq.n	800ffce <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x216>
 800ffc8:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800ffcc:	e02c      	b.n	8010028 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x270>
          scratch_buffer_head_));

#ifdef TF_LITE_SHOW_MEMORY_USE
  memory_planner_->PrintMemoryPlan();
#endif
  head_usage = memory_planner_->GetMaximumMemorySize();
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	691a      	ldr	r2, [r3, #16]
 800ffd2:	68fb      	ldr	r3, [r7, #12]
 800ffd4:	691b      	ldr	r3, [r3, #16]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	3310      	adds	r3, #16
 800ffda:	681b      	ldr	r3, [r3, #0]
 800ffdc:	4610      	mov	r0, r2
 800ffde:	4798      	blx	r3
 800ffe0:	65f8      	str	r0, [r7, #92]	@ 0x5c
  // The head is used to store memory plans for one model at a time during the
  // model preparation stage, and is re-purposed to store scratch buffer handles
  // during model invocation. The head must be as large as the greater of the
  // largest model memory plan's size and the total space required for all
  // scratch buffer handles.
  if (max_head_buffer_usage_ < head_usage) {
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	6a1b      	ldr	r3, [r3, #32]
 800ffe6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ffe8:	429a      	cmp	r2, r3
 800ffea:	d902      	bls.n	800fff2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x23a>
    max_head_buffer_usage_ = head_usage;
 800ffec:	68fb      	ldr	r3, [r7, #12]
 800ffee:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800fff0:	621a      	str	r2, [r3, #32]
  }

  // The head is used for storing scratch buffer allocations before finalizing a
  // memory plan in this function. Ensure that the head is set to the largest
  // memory plan sent through the allocator:
  TF_LITE_ENSURE_STATUS(
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	685d      	ldr	r5, [r3, #4]
 800fff6:	68fb      	ldr	r3, [r7, #12]
 800fff8:	685b      	ldr	r3, [r3, #4]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	3328      	adds	r3, #40	@ 0x28
 800fffe:	681c      	ldr	r4, [r3, #0]
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	6a1e      	ldr	r6, [r3, #32]
 8010004:	f7fe ff1b 	bl	800ee3e <_ZN6tflite25MicroArenaBufferAlignmentEv>
 8010008:	4603      	mov	r3, r0
 801000a:	461a      	mov	r2, r3
 801000c:	4631      	mov	r1, r6
 801000e:	4628      	mov	r0, r5
 8010010:	47a0      	blx	r4
 8010012:	4603      	mov	r3, r0
 8010014:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8010018:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801001c:	2b00      	cmp	r3, #0
 801001e:	d002      	beq.n	8010026 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x26e>
 8010020:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010024:	e000      	b.n	8010028 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x270>
      non_persistent_buffer_allocator_->ReserveNonPersistentOverlayMemory(
          max_head_buffer_usage_, MicroArenaBufferAlignment()));
  return kTfLiteOk;
 8010026:	2300      	movs	r3, #0
}
 8010028:	4618      	mov	r0, r3
 801002a:	3764      	adds	r7, #100	@ 0x64
 801002c:	46bd      	mov	sp, r7
 801002e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010030:	0801fcd4 	.word	0x0801fcd4
 8010034:	0801fc6c 	.word	0x0801fc6c
 8010038:	0801fcbc 	.word	0x0801fcbc

0801003c <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj>:

TfLiteStatus MicroAllocator::AllocateScratchBufferHandles(
    ScratchBufferHandle** scratch_buffer_handles, size_t handle_count) {
 801003c:	b580      	push	{r7, lr}
 801003e:	b084      	sub	sp, #16
 8010040:	af00      	add	r7, sp, #0
 8010042:	60f8      	str	r0, [r7, #12]
 8010044:	60b9      	str	r1, [r7, #8]
 8010046:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 8010048:	68bb      	ldr	r3, [r7, #8]
 801004a:	2b00      	cmp	r3, #0
 801004c:	d101      	bne.n	8010052 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x16>
 801004e:	f00b ff29 	bl	801bea4 <abort>

  if (scratch_buffer_request_count_ == 0) {
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	699b      	ldr	r3, [r3, #24]
 8010056:	2b00      	cmp	r3, #0
 8010058:	d101      	bne.n	801005e <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x22>
    // No scratch buffer requests were requested during model allocation.
    return kTfLiteOk;
 801005a:	2300      	movs	r3, #0
 801005c:	e00e      	b.n	801007c <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x40>
  }

  // Allocate a consecutive block of memory store the scratch buffer handles.
  // This alignment ensures quick lookup during inference time for the model:
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	6898      	ldr	r0, [r3, #8]
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	689b      	ldr	r3, [r3, #8]
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	3308      	adds	r3, #8
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	687a      	ldr	r2, [r7, #4]
 801006e:	0091      	lsls	r1, r2, #2
 8010070:	2204      	movs	r2, #4
 8010072:	4798      	blx	r3
 8010074:	4602      	mov	r2, r0
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
 8010076:	68bb      	ldr	r3, [r7, #8]
 8010078:	601a      	str	r2, [r3, #0]
          sizeof(ScratchBufferHandle) * handle_count,
          alignof(ScratchBufferHandle)));

  return kTfLiteOk;
 801007a:	2300      	movs	r3, #0
}
 801007c:	4618      	mov	r0, r3
 801007e:	3710      	adds	r7, #16
 8010080:	46bd      	mov	sp, r7
 8010082:	bd80      	pop	{r7, pc}

08010084 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>:

TfLiteStatus MicroAllocator::InitScratchBufferData() {
 8010084:	b580      	push	{r7, lr}
 8010086:	b082      	sub	sp, #8
 8010088:	af00      	add	r7, sp, #0
 801008a:	6078      	str	r0, [r7, #4]
  // A model is preparing to allocate resources, ensure that scratch buffer
  // request counter is cleared:
  scratch_buffer_request_count_ = 0;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	2200      	movs	r2, #0
 8010090:	619a      	str	r2, [r3, #24]

  // All requests will be stored in the head section. Each kernel is allowed at
  // most kMaxScratchBuffersPerOp requests. Adjust the head to reserve at most
  // that many requests to begin:
  scratch_buffer_head_ =
      non_persistent_buffer_allocator_->AllocateResizableBuffer(
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	6858      	ldr	r0, [r3, #4]
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	685b      	ldr	r3, [r3, #4]
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	3318      	adds	r3, #24
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	2204      	movs	r2, #4
 80100a2:	2190      	movs	r1, #144	@ 0x90
 80100a4:	4798      	blx	r3
 80100a6:	4602      	mov	r2, r0
  scratch_buffer_head_ =
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	61da      	str	r2, [r3, #28]
          sizeof(internal::ScratchBufferRequest) * kMaxScratchBuffersPerOp,
          alignof(internal::ScratchBufferRequest));
  if (scratch_buffer_head_ == nullptr) {
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	69db      	ldr	r3, [r3, #28]
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d101      	bne.n	80100b8 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv+0x34>
    return kTfLiteError;
 80100b4:	2301      	movs	r3, #1
 80100b6:	e000      	b.n	80100ba <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv+0x36>
  }

  return kTfLiteOk;
 80100b8:	2300      	movs	r3, #0
}
 80100ba:	4618      	mov	r0, r3
 80100bc:	3708      	adds	r7, #8
 80100be:	46bd      	mov	sp, r7
 80100c0:	bd80      	pop	{r7, pc}

080100c2 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>:

internal::ScratchBufferRequest* MicroAllocator::GetScratchBufferRequests() {
 80100c2:	b580      	push	{r7, lr}
 80100c4:	b082      	sub	sp, #8
 80100c6:	af00      	add	r7, sp, #0
 80100c8:	6078      	str	r0, [r7, #4]
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	69db      	ldr	r3, [r3, #28]
 80100ce:	2104      	movs	r1, #4
 80100d0:	4618      	mov	r0, r3
 80100d2:	f7fd fbfe 	bl	800d8d2 <_ZN6tflite14AlignPointerUpEPhj>
 80100d6:	4603      	mov	r3, r0
      scratch_buffer_head_, alignof(internal::ScratchBufferRequest)));
}
 80100d8:	4618      	mov	r0, r3
 80100da:	3708      	adds	r7, #8
 80100dc:	46bd      	mov	sp, r7
 80100de:	bd80      	pop	{r7, pc}

080100e0 <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>:

BuiltinDataAllocator* MicroAllocator::GetBuiltinDataAllocator() {
 80100e0:	b480      	push	{r7}
 80100e2:	b083      	sub	sp, #12
 80100e4:	af00      	add	r7, sp, #0
 80100e6:	6078      	str	r0, [r7, #4]
  return builtin_data_allocator_;
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	68db      	ldr	r3, [r3, #12]
}
 80100ec:	4618      	mov	r0, r3
 80100ee:	370c      	adds	r7, #12
 80100f0:	46bd      	mov	sp, r7
 80100f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f6:	4770      	bx	lr

080100f8 <_ZNK11flatbuffers5Table10GetPointerIPKN6tflite22QuantizationParametersEmEET_t>:
  P GetPointer(voffset_t field) const {
 80100f8:	b580      	push	{r7, lr}
 80100fa:	b082      	sub	sp, #8
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	6078      	str	r0, [r7, #4]
 8010100:	460b      	mov	r3, r1
 8010102:	807b      	strh	r3, [r7, #2]
    return const_cast<Table*>(this)->GetPointer<P, OffsetSize>(field);
 8010104:	887b      	ldrh	r3, [r7, #2]
 8010106:	4619      	mov	r1, r3
 8010108:	6878      	ldr	r0, [r7, #4]
 801010a:	f000 f82d 	bl	8010168 <_ZN11flatbuffers5Table10GetPointerIPKN6tflite22QuantizationParametersEmEET_t>
 801010e:	4603      	mov	r3, r0
  }
 8010110:	4618      	mov	r0, r3
 8010112:	3708      	adds	r7, #8
 8010114:	46bd      	mov	sp, r7
 8010116:	bd80      	pop	{r7, pc}

08010118 <_ZNK11flatbuffers6VectorIfmE3GetEm>:
  return_type Get(SizeT i) const {
 8010118:	b580      	push	{r7, lr}
 801011a:	b082      	sub	sp, #8
 801011c:	af00      	add	r7, sp, #0
 801011e:	6078      	str	r0, [r7, #4]
 8010120:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 8010122:	6878      	ldr	r0, [r7, #4]
 8010124:	f7fa f85b 	bl	800a1de <_ZNK11flatbuffers6VectorIfmE4sizeEv>
 8010128:	4602      	mov	r2, r0
 801012a:	683b      	ldr	r3, [r7, #0]
 801012c:	4293      	cmp	r3, r2
 801012e:	d305      	bcc.n	801013c <_ZNK11flatbuffers6VectorIfmE3GetEm+0x24>
 8010130:	4b0a      	ldr	r3, [pc, #40]	@ (801015c <_ZNK11flatbuffers6VectorIfmE3GetEm+0x44>)
 8010132:	4a0b      	ldr	r2, [pc, #44]	@ (8010160 <_ZNK11flatbuffers6VectorIfmE3GetEm+0x48>)
 8010134:	21c3      	movs	r1, #195	@ 0xc3
 8010136:	480b      	ldr	r0, [pc, #44]	@ (8010164 <_ZNK11flatbuffers6VectorIfmE3GetEm+0x4c>)
 8010138:	f00b febc 	bl	801beb4 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 801013c:	6878      	ldr	r0, [r7, #4]
 801013e:	f7fa fcb4 	bl	800aaaa <_ZNK11flatbuffers6VectorIfmE4DataEv>
 8010142:	4603      	mov	r3, r0
 8010144:	6839      	ldr	r1, [r7, #0]
 8010146:	4618      	mov	r0, r3
 8010148:	f000 f82e 	bl	80101a8 <_ZN11flatbuffers14IndirectHelperIfvE4ReadEPKhj>
 801014c:	eef0 7a40 	vmov.f32	s15, s0
  }
 8010150:	eeb0 0a67 	vmov.f32	s0, s15
 8010154:	3708      	adds	r7, #8
 8010156:	46bd      	mov	sp, r7
 8010158:	bd80      	pop	{r7, pc}
 801015a:	bf00      	nop
 801015c:	0801fcf0 	.word	0x0801fcf0
 8010160:	0801fcfc 	.word	0x0801fcfc
 8010164:	0801fd98 	.word	0x0801fd98

08010168 <_ZN11flatbuffers5Table10GetPointerIPKN6tflite22QuantizationParametersEmEET_t>:
  P GetPointer(voffset_t field) {
 8010168:	b580      	push	{r7, lr}
 801016a:	b084      	sub	sp, #16
 801016c:	af00      	add	r7, sp, #0
 801016e:	6078      	str	r0, [r7, #4]
 8010170:	460b      	mov	r3, r1
 8010172:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 8010174:	887b      	ldrh	r3, [r7, #2]
 8010176:	4619      	mov	r1, r3
 8010178:	6878      	ldr	r0, [r7, #4]
 801017a:	f7f0 ffc9 	bl	8001110 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 801017e:	4603      	mov	r3, r0
 8010180:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 8010182:	687a      	ldr	r2, [r7, #4]
 8010184:	89fb      	ldrh	r3, [r7, #14]
 8010186:	4413      	add	r3, r2
 8010188:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 801018a:	89fb      	ldrh	r3, [r7, #14]
 801018c:	2b00      	cmp	r3, #0
 801018e:	d006      	beq.n	801019e <_ZN11flatbuffers5Table10GetPointerIPKN6tflite22QuantizationParametersEmEET_t+0x36>
 8010190:	68b8      	ldr	r0, [r7, #8]
 8010192:	f7f1 fbc8 	bl	8001926 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 8010196:	4602      	mov	r2, r0
 8010198:	68bb      	ldr	r3, [r7, #8]
 801019a:	4413      	add	r3, r2
                        : nullptr;
 801019c:	e000      	b.n	80101a0 <_ZN11flatbuffers5Table10GetPointerIPKN6tflite22QuantizationParametersEmEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 801019e:	2300      	movs	r3, #0
  }
 80101a0:	4618      	mov	r0, r3
 80101a2:	3710      	adds	r7, #16
 80101a4:	46bd      	mov	sp, r7
 80101a6:	bd80      	pop	{r7, pc}

080101a8 <_ZN11flatbuffers14IndirectHelperIfvE4ReadEPKhj>:
  static return_type Read(const uint8_t* p, const size_t i) {
 80101a8:	b580      	push	{r7, lr}
 80101aa:	b082      	sub	sp, #8
 80101ac:	af00      	add	r7, sp, #0
 80101ae:	6078      	str	r0, [r7, #4]
 80101b0:	6039      	str	r1, [r7, #0]
    return EndianScalar((reinterpret_cast<const T*>(p))[i]);
 80101b2:	683b      	ldr	r3, [r7, #0]
 80101b4:	009b      	lsls	r3, r3, #2
 80101b6:	687a      	ldr	r2, [r7, #4]
 80101b8:	4413      	add	r3, r2
 80101ba:	edd3 7a00 	vldr	s15, [r3]
 80101be:	eeb0 0a67 	vmov.f32	s0, s15
 80101c2:	f7fb f904 	bl	800b3ce <_ZN11flatbuffers12EndianScalarIfEET_S1_>
 80101c6:	eef0 7a40 	vmov.f32	s15, s0
  }
 80101ca:	eeb0 0a67 	vmov.f32	s0, s15
 80101ce:	3708      	adds	r7, #8
 80101d0:	46bd      	mov	sp, r7
 80101d2:	bd80      	pop	{r7, pc}

080101d4 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
 80101d4:	b580      	push	{r7, lr}
 80101d6:	b082      	sub	sp, #8
 80101d8:	af00      	add	r7, sp, #0
 80101da:	6078      	str	r0, [r7, #4]
 80101dc:	4a05      	ldr	r2, [pc, #20]	@ (80101f4 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev+0x20>)
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	601a      	str	r2, [r3, #0]
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	4618      	mov	r0, r3
 80101e6:	f7fe fdd3 	bl	800ed90 <_ZN6tflite20BuiltinDataAllocatorD1Ev>
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	4618      	mov	r0, r3
 80101ee:	3708      	adds	r7, #8
 80101f0:	46bd      	mov	sp, r7
 80101f2:	bd80      	pop	{r7, pc}
 80101f4:	080371ec 	.word	0x080371ec

080101f8 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD0Ev>:
 80101f8:	b580      	push	{r7, lr}
 80101fa:	b082      	sub	sp, #8
 80101fc:	af00      	add	r7, sp, #0
 80101fe:	6078      	str	r0, [r7, #4]
 8010200:	6878      	ldr	r0, [r7, #4]
 8010202:	f7ff ffe7 	bl	80101d4 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>
 8010206:	2108      	movs	r1, #8
 8010208:	6878      	ldr	r0, [r7, #4]
 801020a:	f00b fdbd 	bl	801bd88 <_ZdlPvj>
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	4618      	mov	r0, r3
 8010212:	3708      	adds	r7, #8
 8010214:	46bd      	mov	sp, r7
 8010216:	bd80      	pop	{r7, pc}

08010218 <_ZN6tflite12_GLOBAL__N_114GetTensorIndexEiiPKi>:
#include "tensorflow/lite/micro/micro_utils.h"

namespace tflite {
namespace {

int GetTensorIndex(int index, int max_size, const int* tensor_indices) {
 8010218:	b480      	push	{r7}
 801021a:	b087      	sub	sp, #28
 801021c:	af00      	add	r7, sp, #0
 801021e:	60f8      	str	r0, [r7, #12]
 8010220:	60b9      	str	r1, [r7, #8]
 8010222:	607a      	str	r2, [r7, #4]
  if (index >= 0 && index < max_size) {
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	2b00      	cmp	r3, #0
 8010228:	db0f      	blt.n	801024a <_ZN6tflite12_GLOBAL__N_114GetTensorIndexEiiPKi+0x32>
 801022a:	68fa      	ldr	r2, [r7, #12]
 801022c:	68bb      	ldr	r3, [r7, #8]
 801022e:	429a      	cmp	r2, r3
 8010230:	da0b      	bge.n	801024a <_ZN6tflite12_GLOBAL__N_114GetTensorIndexEiiPKi+0x32>
    const int tensor_index = tensor_indices[index];
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	009b      	lsls	r3, r3, #2
 8010236:	687a      	ldr	r2, [r7, #4]
 8010238:	4413      	add	r3, r2
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	617b      	str	r3, [r7, #20]
    if (tensor_index != kTfLiteOptionalTensor) {
 801023e:	697b      	ldr	r3, [r7, #20]
 8010240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010244:	d001      	beq.n	801024a <_ZN6tflite12_GLOBAL__N_114GetTensorIndexEiiPKi+0x32>
      return tensor_index;
 8010246:	697b      	ldr	r3, [r7, #20]
 8010248:	e001      	b.n	801024e <_ZN6tflite12_GLOBAL__N_114GetTensorIndexEiiPKi+0x36>
    }
  }
  return -1;
 801024a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801024e:	4618      	mov	r0, r3
 8010250:	371c      	adds	r7, #28
 8010252:	46bd      	mov	sp, r7
 8010254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010258:	4770      	bx	lr

0801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>:

}  // namespace

TfLiteTensor* MicroContext::AllocateTempInputTensor(const TfLiteNode* node,
                                                    int index) {
 801025a:	b580      	push	{r7, lr}
 801025c:	b086      	sub	sp, #24
 801025e:	af00      	add	r7, sp, #0
 8010260:	60f8      	str	r0, [r7, #12]
 8010262:	60b9      	str	r1, [r7, #8]
 8010264:	607a      	str	r2, [r7, #4]
  const int tensor_index =
      GetTensorIndex(index, node->inputs->size, node->inputs->data);
 8010266:	68bb      	ldr	r3, [r7, #8]
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	6819      	ldr	r1, [r3, #0]
 801026c:	68bb      	ldr	r3, [r7, #8]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	3304      	adds	r3, #4
 8010272:	461a      	mov	r2, r3
 8010274:	6878      	ldr	r0, [r7, #4]
 8010276:	f7ff ffcf 	bl	8010218 <_ZN6tflite12_GLOBAL__N_114GetTensorIndexEiiPKi>
 801027a:	6178      	str	r0, [r7, #20]
  if (tensor_index < 0) {
 801027c:	697b      	ldr	r3, [r7, #20]
 801027e:	2b00      	cmp	r3, #0
 8010280:	da01      	bge.n	8010286 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei+0x2c>
    return nullptr;
 8010282:	2300      	movs	r3, #0
 8010284:	e008      	b.n	8010298 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei+0x3e>
  }
  return AllocateTempTfLiteTensor(tensor_index);
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	3314      	adds	r3, #20
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	6979      	ldr	r1, [r7, #20]
 8010290:	68f8      	ldr	r0, [r7, #12]
 8010292:	4798      	blx	r3
 8010294:	4603      	mov	r3, r0
 8010296:	bf00      	nop
}
 8010298:	4618      	mov	r0, r3
 801029a:	3718      	adds	r7, #24
 801029c:	46bd      	mov	sp, r7
 801029e:	bd80      	pop	{r7, pc}

080102a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>:

TfLiteTensor* MicroContext::AllocateTempOutputTensor(const TfLiteNode* node,
                                                     int index) {
 80102a0:	b580      	push	{r7, lr}
 80102a2:	b086      	sub	sp, #24
 80102a4:	af00      	add	r7, sp, #0
 80102a6:	60f8      	str	r0, [r7, #12]
 80102a8:	60b9      	str	r1, [r7, #8]
 80102aa:	607a      	str	r2, [r7, #4]
  const int tensor_index =
      GetTensorIndex(index, node->outputs->size, node->outputs->data);
 80102ac:	68bb      	ldr	r3, [r7, #8]
 80102ae:	685b      	ldr	r3, [r3, #4]
 80102b0:	6819      	ldr	r1, [r3, #0]
 80102b2:	68bb      	ldr	r3, [r7, #8]
 80102b4:	685b      	ldr	r3, [r3, #4]
 80102b6:	3304      	adds	r3, #4
 80102b8:	461a      	mov	r2, r3
 80102ba:	6878      	ldr	r0, [r7, #4]
 80102bc:	f7ff ffac 	bl	8010218 <_ZN6tflite12_GLOBAL__N_114GetTensorIndexEiiPKi>
 80102c0:	6178      	str	r0, [r7, #20]
  if (tensor_index < 0) {
 80102c2:	697b      	ldr	r3, [r7, #20]
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	da01      	bge.n	80102cc <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei+0x2c>
    return nullptr;
 80102c8:	2300      	movs	r3, #0
 80102ca:	e008      	b.n	80102de <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei+0x3e>
  }
  return AllocateTempTfLiteTensor(tensor_index);
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	681b      	ldr	r3, [r3, #0]
 80102d0:	3314      	adds	r3, #20
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	6979      	ldr	r1, [r7, #20]
 80102d6:	68f8      	ldr	r0, [r7, #12]
 80102d8:	4798      	blx	r3
 80102da:	4603      	mov	r3, r0
 80102dc:	bf00      	nop
}
 80102de:	4618      	mov	r0, r3
 80102e0:	3718      	adds	r7, #24
 80102e2:	46bd      	mov	sp, r7
 80102e4:	bd80      	pop	{r7, pc}

080102e6 <_ZN6tflite25MicroContextReportOpErrorEP13TfLiteContextPKcz>:
  }
  return AllocateTempTfLiteTensor(tensor_index);
}

void MicroContextReportOpError(struct TfLiteContext* context,
                               const char* format, ...) {
 80102e6:	b40e      	push	{r1, r2, r3}
 80102e8:	b580      	push	{r7, lr}
 80102ea:	b085      	sub	sp, #20
 80102ec:	af00      	add	r7, sp, #0
 80102ee:	6078      	str	r0, [r7, #4]
  va_list args;
  va_start(args, format);
 80102f0:	f107 0320 	add.w	r3, r7, #32
 80102f4:	60fb      	str	r3, [r7, #12]
  MicroPrintf(format, args);
 80102f6:	68f9      	ldr	r1, [r7, #12]
 80102f8:	69f8      	ldr	r0, [r7, #28]
 80102fa:	f001 f98d 	bl	8011618 <_Z11MicroPrintfPKcz>
  va_end(args);
}
 80102fe:	bf00      	nop
 8010300:	3714      	adds	r7, #20
 8010302:	46bd      	mov	sp, r7
 8010304:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010308:	b003      	add	sp, #12
 801030a:	4770      	bx	lr

0801030c <_ZN6tflite13ErrorReporterD1Ev>:
/// Subclass ErrorReporter to provide another reporting destination.
/// For example, if you have a GUI program, you might redirect to a buffer
/// that drives a GUI error log box.
class ErrorReporter {
 public:
  virtual ~ErrorReporter() = default;
 801030c:	b480      	push	{r7}
 801030e:	b083      	sub	sp, #12
 8010310:	af00      	add	r7, sp, #0
 8010312:	6078      	str	r0, [r7, #4]
 8010314:	4a04      	ldr	r2, [pc, #16]	@ (8010328 <_ZN6tflite13ErrorReporterD1Ev+0x1c>)
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	601a      	str	r2, [r3, #0]
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	4618      	mov	r0, r3
 801031e:	370c      	adds	r7, #12
 8010320:	46bd      	mov	sp, r7
 8010322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010326:	4770      	bx	lr
 8010328:	0803728c 	.word	0x0803728c

0801032c <_ZN6tflite13ErrorReporterD0Ev>:
 801032c:	b580      	push	{r7, lr}
 801032e:	b082      	sub	sp, #8
 8010330:	af00      	add	r7, sp, #0
 8010332:	6078      	str	r0, [r7, #4]
 8010334:	6878      	ldr	r0, [r7, #4]
 8010336:	f7ff ffe9 	bl	801030c <_ZN6tflite13ErrorReporterD1Ev>
 801033a:	2104      	movs	r1, #4
 801033c:	6878      	ldr	r0, [r7, #4]
 801033e:	f00b fd23 	bl	801bd88 <_ZdlPvj>
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	4618      	mov	r0, r3
 8010346:	3708      	adds	r7, #8
 8010348:	46bd      	mov	sp, r7
 801034a:	bd80      	pop	{r7, pc}

0801034c <_ZN6tflite18MicroErrorReporterD1Ev>:
namespace tflite {
// Get a pointer to a singleton global error reporter.
ErrorReporter* GetMicroErrorReporter();
class MicroErrorReporter : public ErrorReporter {
 public:
  ~MicroErrorReporter() override {}
 801034c:	b580      	push	{r7, lr}
 801034e:	b082      	sub	sp, #8
 8010350:	af00      	add	r7, sp, #0
 8010352:	6078      	str	r0, [r7, #4]
 8010354:	4a05      	ldr	r2, [pc, #20]	@ (801036c <_ZN6tflite18MicroErrorReporterD1Ev+0x20>)
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	601a      	str	r2, [r3, #0]
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	4618      	mov	r0, r3
 801035e:	f7ff ffd5 	bl	801030c <_ZN6tflite13ErrorReporterD1Ev>
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	4618      	mov	r0, r3
 8010366:	3708      	adds	r7, #8
 8010368:	46bd      	mov	sp, r7
 801036a:	bd80      	pop	{r7, pc}
 801036c:	08037278 	.word	0x08037278

08010370 <_ZN6tflite18MicroErrorReporterD0Ev>:
 8010370:	b580      	push	{r7, lr}
 8010372:	b082      	sub	sp, #8
 8010374:	af00      	add	r7, sp, #0
 8010376:	6078      	str	r0, [r7, #4]
 8010378:	6878      	ldr	r0, [r7, #4]
 801037a:	f7ff ffe7 	bl	801034c <_ZN6tflite18MicroErrorReporterD1Ev>
 801037e:	2104      	movs	r1, #4
 8010380:	6878      	ldr	r0, [r7, #4]
 8010382:	f00b fd01 	bl	801bd88 <_ZdlPvj>
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	4618      	mov	r0, r3
 801038a:	3708      	adds	r7, #8
 801038c:	46bd      	mov	sp, r7
 801038e:	bd80      	pop	{r7, pc}

08010390 <_ZN6tflite13ErrorReporterC1Ev>:
class ErrorReporter {
 8010390:	b480      	push	{r7}
 8010392:	b083      	sub	sp, #12
 8010394:	af00      	add	r7, sp, #0
 8010396:	6078      	str	r0, [r7, #4]
 8010398:	4a04      	ldr	r2, [pc, #16]	@ (80103ac <_ZN6tflite13ErrorReporterC1Ev+0x1c>)
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	601a      	str	r2, [r3, #0]
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	4618      	mov	r0, r3
 80103a2:	370c      	adds	r7, #12
 80103a4:	46bd      	mov	sp, r7
 80103a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103aa:	4770      	bx	lr
 80103ac:	0803728c 	.word	0x0803728c

080103b0 <_ZN6tflite18MicroErrorReporterC1Ev>:
class MicroErrorReporter : public ErrorReporter {
 80103b0:	b580      	push	{r7, lr}
 80103b2:	b082      	sub	sp, #8
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	6078      	str	r0, [r7, #4]
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	4618      	mov	r0, r3
 80103bc:	f7ff ffe8 	bl	8010390 <_ZN6tflite13ErrorReporterC1Ev>
 80103c0:	4a03      	ldr	r2, [pc, #12]	@ (80103d0 <_ZN6tflite18MicroErrorReporterC1Ev+0x20>)
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	601a      	str	r2, [r3, #0]
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	4618      	mov	r0, r3
 80103ca:	3708      	adds	r7, #8
 80103cc:	46bd      	mov	sp, r7
 80103ce:	bd80      	pop	{r7, pc}
 80103d0:	08037278 	.word	0x08037278

080103d4 <_ZN6tflite21GetMicroErrorReporterEv>:
tflite::MicroErrorReporter* error_reporter_ = nullptr;

}  // namespace

namespace tflite {
ErrorReporter* GetMicroErrorReporter() {
 80103d4:	b598      	push	{r3, r4, r7, lr}
 80103d6:	af00      	add	r7, sp, #0
  if (error_reporter_ == nullptr) {
 80103d8:	4b09      	ldr	r3, [pc, #36]	@ (8010400 <_ZN6tflite21GetMicroErrorReporterEv+0x2c>)
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d10b      	bne.n	80103f8 <_ZN6tflite21GetMicroErrorReporterEv+0x24>
    error_reporter_ = new (micro_error_reporter_buffer) MicroErrorReporter();
 80103e0:	4908      	ldr	r1, [pc, #32]	@ (8010404 <_ZN6tflite21GetMicroErrorReporterEv+0x30>)
 80103e2:	2004      	movs	r0, #4
 80103e4:	f7f8 fdf2 	bl	8008fcc <_ZnwjPv>
 80103e8:	4604      	mov	r4, r0
 80103ea:	2300      	movs	r3, #0
 80103ec:	6023      	str	r3, [r4, #0]
 80103ee:	4620      	mov	r0, r4
 80103f0:	f7ff ffde 	bl	80103b0 <_ZN6tflite18MicroErrorReporterC1Ev>
 80103f4:	4b02      	ldr	r3, [pc, #8]	@ (8010400 <_ZN6tflite21GetMicroErrorReporterEv+0x2c>)
 80103f6:	601c      	str	r4, [r3, #0]
  }
  return error_reporter_;
 80103f8:	4b01      	ldr	r3, [pc, #4]	@ (8010400 <_ZN6tflite21GetMicroErrorReporterEv+0x2c>)
 80103fa:	681b      	ldr	r3, [r3, #0]
}
 80103fc:	4618      	mov	r0, r3
 80103fe:	bd98      	pop	{r3, r4, r7, pc}
 8010400:	2002062c 	.word	0x2002062c
 8010404:	20020628 	.word	0x20020628

08010408 <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list>:

int MicroErrorReporter::Report(const char* format, va_list args) {
 8010408:	b580      	push	{r7, lr}
 801040a:	b084      	sub	sp, #16
 801040c:	af00      	add	r7, sp, #0
 801040e:	60f8      	str	r0, [r7, #12]
 8010410:	60b9      	str	r1, [r7, #8]
 8010412:	607a      	str	r2, [r7, #4]
  Log(format, args);
 8010414:	6879      	ldr	r1, [r7, #4]
 8010416:	68b8      	ldr	r0, [r7, #8]
 8010418:	f001 f8d2 	bl	80115c0 <_Z3LogPKcSt9__va_list>
  return 0;
 801041c:	2300      	movs	r3, #0
}
 801041e:	4618      	mov	r0, r3
 8010420:	3710      	adds	r7, #16
 8010422:	46bd      	mov	sp, r7
 8010424:	bd80      	pop	{r7, pc}

08010426 <_ZN6tflite19ScopedMicroProfilerC1EPKcPNS_22MicroProfilerInterfaceE>:
//   ScopedMicroProfiler scoped_profiler("custom_tag", profiler);
//   work_to_profile();
// }
class ScopedMicroProfiler {
 public:
  explicit ScopedMicroProfiler(const char* tag,
 8010426:	b580      	push	{r7, lr}
 8010428:	b084      	sub	sp, #16
 801042a:	af00      	add	r7, sp, #0
 801042c:	60f8      	str	r0, [r7, #12]
 801042e:	60b9      	str	r1, [r7, #8]
 8010430:	607a      	str	r2, [r7, #4]
                               MicroProfilerInterface* profiler)
      : profiler_(profiler) {
 8010432:	68fb      	ldr	r3, [r7, #12]
 8010434:	2200      	movs	r2, #0
 8010436:	601a      	str	r2, [r3, #0]
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	687a      	ldr	r2, [r7, #4]
 801043c:	605a      	str	r2, [r3, #4]
    if (profiler_ != nullptr) {
 801043e:	68fb      	ldr	r3, [r7, #12]
 8010440:	685b      	ldr	r3, [r3, #4]
 8010442:	2b00      	cmp	r3, #0
 8010444:	d00c      	beq.n	8010460 <_ZN6tflite19ScopedMicroProfilerC1EPKcPNS_22MicroProfilerInterfaceE+0x3a>
      event_handle_ = profiler_->BeginEvent(tag);
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	685a      	ldr	r2, [r3, #4]
 801044a:	68fb      	ldr	r3, [r7, #12]
 801044c:	685b      	ldr	r3, [r3, #4]
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	3308      	adds	r3, #8
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	68b9      	ldr	r1, [r7, #8]
 8010456:	4610      	mov	r0, r2
 8010458:	4798      	blx	r3
 801045a:	4602      	mov	r2, r0
 801045c:	68fb      	ldr	r3, [r7, #12]
 801045e:	601a      	str	r2, [r3, #0]
    }
  }
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	4618      	mov	r0, r3
 8010464:	3710      	adds	r7, #16
 8010466:	46bd      	mov	sp, r7
 8010468:	bd80      	pop	{r7, pc}

0801046a <_ZN6tflite19ScopedMicroProfilerD1Ev>:

  ~ScopedMicroProfiler() {
 801046a:	b580      	push	{r7, lr}
 801046c:	b082      	sub	sp, #8
 801046e:	af00      	add	r7, sp, #0
 8010470:	6078      	str	r0, [r7, #4]
    if (profiler_ != nullptr) {
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	685b      	ldr	r3, [r3, #4]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d00a      	beq.n	8010490 <_ZN6tflite19ScopedMicroProfilerD1Ev+0x26>
      profiler_->EndEvent(event_handle_);
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	6858      	ldr	r0, [r3, #4]
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	685b      	ldr	r3, [r3, #4]
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	330c      	adds	r3, #12
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	687a      	ldr	r2, [r7, #4]
 801048a:	6812      	ldr	r2, [r2, #0]
 801048c:	4611      	mov	r1, r2
 801048e:	4798      	blx	r3
    }
  }
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	4618      	mov	r0, r3
 8010494:	3708      	adds	r7, #8
 8010496:	46bd      	mov	sp, r7
 8010498:	bd80      	pop	{r7, pc}

0801049a <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>:
#include "tensorflow/lite/schema/schema_generated.h"

namespace tflite {
namespace {

const char* OpNameFromRegistration(const TfLiteRegistration* registration) {
 801049a:	b580      	push	{r7, lr}
 801049c:	b082      	sub	sp, #8
 801049e:	af00      	add	r7, sp, #0
 80104a0:	6078      	str	r0, [r7, #4]
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	695b      	ldr	r3, [r3, #20]
 80104a6:	2b20      	cmp	r3, #32
 80104a8:	d102      	bne.n	80104b0 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x16>
    return registration->custom_name;
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	699b      	ldr	r3, [r3, #24]
 80104ae:	e006      	b.n	80104be <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x24>
  } else {
    return EnumNameBuiltinOperator(BuiltinOperator(registration->builtin_code));
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	695b      	ldr	r3, [r3, #20]
 80104b4:	4618      	mov	r0, r3
 80104b6:	f7fb feb5 	bl	800c224 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>
 80104ba:	4603      	mov	r3, r0
 80104bc:	bf00      	nop
  }
}
 80104be:	4618      	mov	r0, r3
 80104c0:	3708      	adds	r7, #8
 80104c2:	46bd      	mov	sp, r7
 80104c4:	bd80      	pop	{r7, pc}
	...

080104c8 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE>:

}  // namespace

MicroGraph::MicroGraph(TfLiteContext* context, const Model* model,
 80104c8:	b580      	push	{r7, lr}
 80104ca:	b084      	sub	sp, #16
 80104cc:	af00      	add	r7, sp, #0
 80104ce:	60f8      	str	r0, [r7, #12]
 80104d0:	60b9      	str	r1, [r7, #8]
 80104d2:	607a      	str	r2, [r7, #4]
 80104d4:	603b      	str	r3, [r7, #0]
                       MicroResourceVariables* resource_variables)
    : context_(context),
      model_(model),
      allocator_(allocator),
      current_subgraph_index_(0),
      resource_variables_(resource_variables) {
 80104d6:	4a11      	ldr	r2, [pc, #68]	@ (801051c <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE+0x54>)
 80104d8:	68fb      	ldr	r3, [r7, #12]
 80104da:	601a      	str	r2, [r3, #0]
    : context_(context),
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	68ba      	ldr	r2, [r7, #8]
 80104e0:	605a      	str	r2, [r3, #4]
      model_(model),
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	687a      	ldr	r2, [r7, #4]
 80104e6:	609a      	str	r2, [r3, #8]
      allocator_(allocator),
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	683a      	ldr	r2, [r7, #0]
 80104ec:	60da      	str	r2, [r3, #12]
      resource_variables_(resource_variables) {
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	2200      	movs	r2, #0
 80104f2:	611a      	str	r2, [r3, #16]
      current_subgraph_index_(0),
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	2200      	movs	r2, #0
 80104f8:	615a      	str	r2, [r3, #20]
      resource_variables_(resource_variables) {
 80104fa:	68fb      	ldr	r3, [r7, #12]
 80104fc:	69ba      	ldr	r2, [r7, #24]
 80104fe:	619a      	str	r2, [r3, #24]
  if (model != nullptr) {
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	2b00      	cmp	r3, #0
 8010504:	d005      	beq.n	8010512 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE+0x4a>
    subgraphs_ = model->subgraphs();
 8010506:	6878      	ldr	r0, [r7, #4]
 8010508:	f7fd f8ac 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 801050c:	4602      	mov	r2, r0
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	61da      	str	r2, [r3, #28]
  }
}
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	4618      	mov	r0, r3
 8010516:	3710      	adds	r7, #16
 8010518:	46bd      	mov	sp, r7
 801051a:	bd80      	pop	{r7, pc}
 801051c:	080372a0 	.word	0x080372a0

08010520 <_ZN6tflite10MicroGraphD1Ev>:

MicroGraph::~MicroGraph() {}
 8010520:	b480      	push	{r7}
 8010522:	b083      	sub	sp, #12
 8010524:	af00      	add	r7, sp, #0
 8010526:	6078      	str	r0, [r7, #4]
 8010528:	4a04      	ldr	r2, [pc, #16]	@ (801053c <_ZN6tflite10MicroGraphD1Ev+0x1c>)
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	601a      	str	r2, [r3, #0]
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	4618      	mov	r0, r3
 8010532:	370c      	adds	r7, #12
 8010534:	46bd      	mov	sp, r7
 8010536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053a:	4770      	bx	lr
 801053c:	080372a0 	.word	0x080372a0

08010540 <_ZN6tflite10MicroGraphD0Ev>:
 8010540:	b580      	push	{r7, lr}
 8010542:	b082      	sub	sp, #8
 8010544:	af00      	add	r7, sp, #0
 8010546:	6078      	str	r0, [r7, #4]
 8010548:	6878      	ldr	r0, [r7, #4]
 801054a:	f7ff ffe9 	bl	8010520 <_ZN6tflite10MicroGraphD1Ev>
 801054e:	2120      	movs	r1, #32
 8010550:	6878      	ldr	r0, [r7, #4]
 8010552:	f00b fc19 	bl	801bd88 <_ZdlPvj>
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	4618      	mov	r0, r3
 801055a:	3708      	adds	r7, #8
 801055c:	46bd      	mov	sp, r7
 801055e:	bd80      	pop	{r7, pc}

08010560 <_ZN6tflite10MicroGraph13InitSubgraphsEv>:

TfLiteStatus MicroGraph::InitSubgraphs() {
 8010560:	b580      	push	{r7, lr}
 8010562:	b08a      	sub	sp, #40	@ 0x28
 8010564:	af00      	add	r7, sp, #0
 8010566:	6078      	str	r0, [r7, #4]
  int previous_subgraph_idx = current_subgraph_index_;
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	695b      	ldr	r3, [r3, #20]
 801056c:	617b      	str	r3, [r7, #20]

  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 801056e:	2300      	movs	r3, #0
 8010570:	627b      	str	r3, [r7, #36]	@ 0x24
 8010572:	e04e      	b.n	8010612 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0xb2>
       subgraph_idx++) {
    current_subgraph_index_ = subgraph_idx;
 8010574:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	615a      	str	r2, [r3, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	689b      	ldr	r3, [r3, #8]
 801057e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010580:	4611      	mov	r1, r2
 8010582:	4618      	mov	r0, r3
 8010584:	f7fd f899 	bl	800d6ba <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
 8010588:	6138      	str	r0, [r7, #16]
    for (size_t i = 0; i < operators_size; ++i) {
 801058a:	2300      	movs	r3, #0
 801058c:	623b      	str	r3, [r7, #32]
 801058e:	e039      	b.n	8010604 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0xa4>
      TfLiteNode* node =
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	691a      	ldr	r2, [r3, #16]
 8010594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010596:	00db      	lsls	r3, r3, #3
 8010598:	4413      	add	r3, r2
 801059a:	681a      	ldr	r2, [r3, #0]
 801059c:	6a3b      	ldr	r3, [r7, #32]
 801059e:	212c      	movs	r1, #44	@ 0x2c
 80105a0:	fb01 f303 	mul.w	r3, r1, r3
 80105a4:	4413      	add	r3, r2
      TfLiteNode* node =
 80105a6:	60fb      	str	r3, [r7, #12]
      const TfLiteRegistration* registration =
          subgraph_allocations_[subgraph_idx]
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	691a      	ldr	r2, [r3, #16]
 80105ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105ae:	00db      	lsls	r3, r3, #3
 80105b0:	4413      	add	r3, r2
              .node_and_registrations[i]
 80105b2:	681a      	ldr	r2, [r3, #0]
 80105b4:	6a3b      	ldr	r3, [r7, #32]
 80105b6:	212c      	movs	r1, #44	@ 0x2c
 80105b8:	fb01 f303 	mul.w	r3, r1, r3
 80105bc:	4413      	add	r3, r2
      const TfLiteRegistration* registration =
 80105be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105c0:	60bb      	str	r3, [r7, #8]
              .registration;
      size_t init_data_size;
      const char* init_data;
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 80105c2:	68bb      	ldr	r3, [r7, #8]
 80105c4:	695b      	ldr	r3, [r3, #20]
 80105c6:	2b20      	cmp	r3, #32
 80105c8:	d106      	bne.n	80105d8 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x78>
        init_data = reinterpret_cast<const char*>(node->custom_initial_data);
 80105ca:	68fb      	ldr	r3, [r7, #12]
 80105cc:	699b      	ldr	r3, [r3, #24]
 80105ce:	61bb      	str	r3, [r7, #24]
        init_data_size = node->custom_initial_data_size;
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	69db      	ldr	r3, [r3, #28]
 80105d4:	61fb      	str	r3, [r7, #28]
 80105d6:	e004      	b.n	80105e2 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x82>
      } else {
        init_data = reinterpret_cast<const char*>(node->builtin_data);
 80105d8:	68fb      	ldr	r3, [r7, #12]
 80105da:	695b      	ldr	r3, [r3, #20]
 80105dc:	61bb      	str	r3, [r7, #24]
        init_data_size = 0;
 80105de:	2300      	movs	r3, #0
 80105e0:	61fb      	str	r3, [r7, #28]
      }
      if (registration->init) {
 80105e2:	68bb      	ldr	r3, [r7, #8]
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d009      	beq.n	80105fe <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x9e>
        node->user_data =
            registration->init(context_, init_data, init_data_size);
 80105ea:	68bb      	ldr	r3, [r7, #8]
 80105ec:	681b      	ldr	r3, [r3, #0]
 80105ee:	687a      	ldr	r2, [r7, #4]
 80105f0:	6850      	ldr	r0, [r2, #4]
 80105f2:	69fa      	ldr	r2, [r7, #28]
 80105f4:	69b9      	ldr	r1, [r7, #24]
 80105f6:	4798      	blx	r3
 80105f8:	4602      	mov	r2, r0
        node->user_data =
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	611a      	str	r2, [r3, #16]
    for (size_t i = 0; i < operators_size; ++i) {
 80105fe:	6a3b      	ldr	r3, [r7, #32]
 8010600:	3301      	adds	r3, #1
 8010602:	623b      	str	r3, [r7, #32]
 8010604:	6a3a      	ldr	r2, [r7, #32]
 8010606:	693b      	ldr	r3, [r7, #16]
 8010608:	429a      	cmp	r2, r3
 801060a:	d3c1      	bcc.n	8010590 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x30>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 801060c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801060e:	3301      	adds	r3, #1
 8010610:	627b      	str	r3, [r7, #36]	@ 0x24
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	69db      	ldr	r3, [r3, #28]
 8010616:	4618      	mov	r0, r3
 8010618:	f7fd f8aa 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 801061c:	4602      	mov	r2, r0
 801061e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010620:	4293      	cmp	r3, r2
 8010622:	bf34      	ite	cc
 8010624:	2301      	movcc	r3, #1
 8010626:	2300      	movcs	r3, #0
 8010628:	b2db      	uxtb	r3, r3
 801062a:	2b00      	cmp	r3, #0
 801062c:	d1a2      	bne.n	8010574 <_ZN6tflite10MicroGraph13InitSubgraphsEv+0x14>
      }
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	697a      	ldr	r2, [r7, #20]
 8010632:	615a      	str	r2, [r3, #20]

  return kTfLiteOk;
 8010634:	2300      	movs	r3, #0
}
 8010636:	4618      	mov	r0, r3
 8010638:	3728      	adds	r7, #40	@ 0x28
 801063a:	46bd      	mov	sp, r7
 801063c:	bd80      	pop	{r7, pc}
	...

08010640 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>:

TfLiteStatus MicroGraph::PrepareSubgraphs() {
 8010640:	b580      	push	{r7, lr}
 8010642:	b08a      	sub	sp, #40	@ 0x28
 8010644:	af00      	add	r7, sp, #0
 8010646:	6078      	str	r0, [r7, #4]
  int previous_subgraph_idx = current_subgraph_index_;
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	695b      	ldr	r3, [r3, #20]
 801064c:	61fb      	str	r3, [r7, #28]

  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 801064e:	2300      	movs	r3, #0
 8010650:	627b      	str	r3, [r7, #36]	@ 0x24
 8010652:	e052      	b.n	80106fa <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xba>
       subgraph_idx++) {
    current_subgraph_index_ = subgraph_idx;
 8010654:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	615a      	str	r2, [r3, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	689b      	ldr	r3, [r3, #8]
 801065e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010660:	4611      	mov	r1, r2
 8010662:	4618      	mov	r0, r3
 8010664:	f7fd f829 	bl	800d6ba <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
 8010668:	61b8      	str	r0, [r7, #24]
    for (size_t i = 0; i < operators_size; ++i) {
 801066a:	2300      	movs	r3, #0
 801066c:	623b      	str	r3, [r7, #32]
 801066e:	e03d      	b.n	80106ec <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xac>
      TfLiteNode* node =
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	691a      	ldr	r2, [r3, #16]
 8010674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010676:	00db      	lsls	r3, r3, #3
 8010678:	4413      	add	r3, r2
 801067a:	681a      	ldr	r2, [r3, #0]
 801067c:	6a3b      	ldr	r3, [r7, #32]
 801067e:	212c      	movs	r1, #44	@ 0x2c
 8010680:	fb01 f303 	mul.w	r3, r1, r3
 8010684:	4413      	add	r3, r2
      TfLiteNode* node =
 8010686:	617b      	str	r3, [r7, #20]
      const TfLiteRegistration* registration =
          subgraph_allocations_[subgraph_idx]
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	691a      	ldr	r2, [r3, #16]
 801068c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801068e:	00db      	lsls	r3, r3, #3
 8010690:	4413      	add	r3, r2
              .node_and_registrations[i]
 8010692:	681a      	ldr	r2, [r3, #0]
 8010694:	6a3b      	ldr	r3, [r7, #32]
 8010696:	212c      	movs	r1, #44	@ 0x2c
 8010698:	fb01 f303 	mul.w	r3, r1, r3
 801069c:	4413      	add	r3, r2
      const TfLiteRegistration* registration =
 801069e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106a0:	613b      	str	r3, [r7, #16]
              .registration;
      if (registration->prepare != nullptr) {
 80106a2:	693b      	ldr	r3, [r7, #16]
 80106a4:	689b      	ldr	r3, [r3, #8]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d016      	beq.n	80106d8 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x98>
        TfLiteStatus prepare_status = registration->prepare(context_, node);
 80106aa:	693b      	ldr	r3, [r7, #16]
 80106ac:	689b      	ldr	r3, [r3, #8]
 80106ae:	687a      	ldr	r2, [r7, #4]
 80106b0:	6852      	ldr	r2, [r2, #4]
 80106b2:	6979      	ldr	r1, [r7, #20]
 80106b4:	4610      	mov	r0, r2
 80106b6:	4798      	blx	r3
 80106b8:	4603      	mov	r3, r0
 80106ba:	73fb      	strb	r3, [r7, #15]
        if (prepare_status != kTfLiteOk) {
 80106bc:	7bfb      	ldrb	r3, [r7, #15]
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d00a      	beq.n	80106d8 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x98>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
 80106c2:	6938      	ldr	r0, [r7, #16]
 80106c4:	f7ff fee9 	bl	801049a <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
 80106c8:	4601      	mov	r1, r0
 80106ca:	7bfb      	ldrb	r3, [r7, #15]
 80106cc:	6a3a      	ldr	r2, [r7, #32]
 80106ce:	4816      	ldr	r0, [pc, #88]	@ (8010728 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xe8>)
 80106d0:	f000 ffa2 	bl	8011618 <_Z11MicroPrintfPKcz>
                      OpNameFromRegistration(registration), i, prepare_status);
          return kTfLiteError;
 80106d4:	2301      	movs	r3, #1
 80106d6:	e022      	b.n	801071e <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0xde>
        }
      }
      allocator_->FinishPrepareNodeAllocations(/*node_id=*/i);
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	68db      	ldr	r3, [r3, #12]
 80106dc:	6a3a      	ldr	r2, [r7, #32]
 80106de:	4611      	mov	r1, r2
 80106e0:	4618      	mov	r0, r3
 80106e2:	f7ff f847 	bl	800f774 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>
    for (size_t i = 0; i < operators_size; ++i) {
 80106e6:	6a3b      	ldr	r3, [r7, #32]
 80106e8:	3301      	adds	r3, #1
 80106ea:	623b      	str	r3, [r7, #32]
 80106ec:	6a3a      	ldr	r2, [r7, #32]
 80106ee:	69bb      	ldr	r3, [r7, #24]
 80106f0:	429a      	cmp	r2, r3
 80106f2:	d3bd      	bcc.n	8010670 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x30>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 80106f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106f6:	3301      	adds	r3, #1
 80106f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	69db      	ldr	r3, [r3, #28]
 80106fe:	4618      	mov	r0, r3
 8010700:	f7fd f836 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 8010704:	4602      	mov	r2, r0
 8010706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010708:	4293      	cmp	r3, r2
 801070a:	bf34      	ite	cc
 801070c:	2301      	movcc	r3, #1
 801070e:	2300      	movcs	r3, #0
 8010710:	b2db      	uxtb	r3, r3
 8010712:	2b00      	cmp	r3, #0
 8010714:	d19e      	bne.n	8010654 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv+0x14>
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	69fa      	ldr	r2, [r7, #28]
 801071a:	615a      	str	r2, [r3, #20]

  return kTfLiteOk;
 801071c:	2300      	movs	r3, #0
}
 801071e:	4618      	mov	r0, r3
 8010720:	3728      	adds	r7, #40	@ 0x28
 8010722:	46bd      	mov	sp, r7
 8010724:	bd80      	pop	{r7, pc}
 8010726:	bf00      	nop
 8010728:	08020c80 	.word	0x08020c80

0801072c <_ZN6tflite10MicroGraph13FreeSubgraphsEv>:

TfLiteStatus MicroGraph::FreeSubgraphs() {
 801072c:	b580      	push	{r7, lr}
 801072e:	b088      	sub	sp, #32
 8010730:	af00      	add	r7, sp, #0
 8010732:	6078      	str	r0, [r7, #4]
  int previous_subgraph_idx = current_subgraph_index_;
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	695b      	ldr	r3, [r3, #20]
 8010738:	617b      	str	r3, [r7, #20]

  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 801073a:	2300      	movs	r3, #0
 801073c:	61fb      	str	r3, [r7, #28]
 801073e:	e03f      	b.n	80107c0 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x94>
       subgraph_idx++) {
    current_subgraph_index_ = subgraph_idx;
 8010740:	69fa      	ldr	r2, [r7, #28]
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	615a      	str	r2, [r3, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	689b      	ldr	r3, [r3, #8]
 801074a:	69fa      	ldr	r2, [r7, #28]
 801074c:	4611      	mov	r1, r2
 801074e:	4618      	mov	r0, r3
 8010750:	f7fc ffb3 	bl	800d6ba <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
 8010754:	6138      	str	r0, [r7, #16]
    for (size_t i = 0; i < operators_size; ++i) {
 8010756:	2300      	movs	r3, #0
 8010758:	61bb      	str	r3, [r7, #24]
 801075a:	e02a      	b.n	80107b2 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x86>
      TfLiteNode* node =
          &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	691a      	ldr	r2, [r3, #16]
 8010760:	69fb      	ldr	r3, [r7, #28]
 8010762:	00db      	lsls	r3, r3, #3
 8010764:	4413      	add	r3, r2
 8010766:	681a      	ldr	r2, [r3, #0]
 8010768:	69bb      	ldr	r3, [r7, #24]
 801076a:	212c      	movs	r1, #44	@ 0x2c
 801076c:	fb01 f303 	mul.w	r3, r1, r3
 8010770:	4413      	add	r3, r2
      TfLiteNode* node =
 8010772:	60fb      	str	r3, [r7, #12]
      const TfLiteRegistration* registration =
          subgraph_allocations_[subgraph_idx]
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	691a      	ldr	r2, [r3, #16]
 8010778:	69fb      	ldr	r3, [r7, #28]
 801077a:	00db      	lsls	r3, r3, #3
 801077c:	4413      	add	r3, r2
              .node_and_registrations[i]
 801077e:	681a      	ldr	r2, [r3, #0]
 8010780:	69bb      	ldr	r3, [r7, #24]
 8010782:	212c      	movs	r1, #44	@ 0x2c
 8010784:	fb01 f303 	mul.w	r3, r1, r3
 8010788:	4413      	add	r3, r2
      const TfLiteRegistration* registration =
 801078a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801078c:	60bb      	str	r3, [r7, #8]
              .registration;
      // registration is allocated outside the interpreter, so double check to
      // make sure it's not nullptr;
      if (registration != nullptr && registration->free != nullptr) {
 801078e:	68bb      	ldr	r3, [r7, #8]
 8010790:	2b00      	cmp	r3, #0
 8010792:	d00b      	beq.n	80107ac <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x80>
 8010794:	68bb      	ldr	r3, [r7, #8]
 8010796:	685b      	ldr	r3, [r3, #4]
 8010798:	2b00      	cmp	r3, #0
 801079a:	d007      	beq.n	80107ac <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x80>
        registration->free(context_, node->user_data);
 801079c:	68bb      	ldr	r3, [r7, #8]
 801079e:	685b      	ldr	r3, [r3, #4]
 80107a0:	687a      	ldr	r2, [r7, #4]
 80107a2:	6850      	ldr	r0, [r2, #4]
 80107a4:	68fa      	ldr	r2, [r7, #12]
 80107a6:	6912      	ldr	r2, [r2, #16]
 80107a8:	4611      	mov	r1, r2
 80107aa:	4798      	blx	r3
    for (size_t i = 0; i < operators_size; ++i) {
 80107ac:	69bb      	ldr	r3, [r7, #24]
 80107ae:	3301      	adds	r3, #1
 80107b0:	61bb      	str	r3, [r7, #24]
 80107b2:	69ba      	ldr	r2, [r7, #24]
 80107b4:	693b      	ldr	r3, [r7, #16]
 80107b6:	429a      	cmp	r2, r3
 80107b8:	d3d0      	bcc.n	801075c <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x30>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 80107ba:	69fb      	ldr	r3, [r7, #28]
 80107bc:	3301      	adds	r3, #1
 80107be:	61fb      	str	r3, [r7, #28]
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	69db      	ldr	r3, [r3, #28]
 80107c4:	4618      	mov	r0, r3
 80107c6:	f7fc ffd3 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 80107ca:	4602      	mov	r2, r0
 80107cc:	69fb      	ldr	r3, [r7, #28]
 80107ce:	4293      	cmp	r3, r2
 80107d0:	bf34      	ite	cc
 80107d2:	2301      	movcc	r3, #1
 80107d4:	2300      	movcs	r3, #0
 80107d6:	b2db      	uxtb	r3, r3
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d1b1      	bne.n	8010740 <_ZN6tflite10MicroGraph13FreeSubgraphsEv+0x14>
      }
    }
  }
  current_subgraph_index_ = previous_subgraph_idx;
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	697a      	ldr	r2, [r7, #20]
 80107e0:	615a      	str	r2, [r3, #20]

  return kTfLiteOk;
 80107e2:	2300      	movs	r3, #0
}
 80107e4:	4618      	mov	r0, r3
 80107e6:	3720      	adds	r7, #32
 80107e8:	46bd      	mov	sp, r7
 80107ea:	bd80      	pop	{r7, pc}

080107ec <_ZN6tflite10MicroGraph14InvokeSubgraphEi>:

TfLiteStatus MicroGraph::InvokeSubgraph(int subgraph_idx) {
 80107ec:	b5b0      	push	{r4, r5, r7, lr}
 80107ee:	b08a      	sub	sp, #40	@ 0x28
 80107f0:	af00      	add	r7, sp, #0
 80107f2:	6078      	str	r0, [r7, #4]
 80107f4:	6039      	str	r1, [r7, #0]
 80107f6:	2400      	movs	r4, #0
  int previous_subgraph_idx = current_subgraph_index_;
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	695b      	ldr	r3, [r3, #20]
 80107fc:	623b      	str	r3, [r7, #32]
  current_subgraph_index_ = subgraph_idx;
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	683a      	ldr	r2, [r7, #0]
 8010802:	615a      	str	r2, [r3, #20]

  if (static_cast<size_t>(subgraph_idx) >= subgraphs_->size()) {
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	69db      	ldr	r3, [r3, #28]
 8010808:	4618      	mov	r0, r3
 801080a:	f7fc ffb1 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 801080e:	4602      	mov	r2, r0
 8010810:	683b      	ldr	r3, [r7, #0]
 8010812:	429a      	cmp	r2, r3
 8010814:	bf94      	ite	ls
 8010816:	2301      	movls	r3, #1
 8010818:	2300      	movhi	r3, #0
 801081a:	b2db      	uxtb	r3, r3
 801081c:	2b00      	cmp	r3, #0
 801081e:	d00c      	beq.n	801083a <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x4e>
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
                subgraph_idx, subgraphs_->size());
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	69db      	ldr	r3, [r3, #28]
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
 8010824:	4618      	mov	r0, r3
 8010826:	f7fc ffa3 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 801082a:	4603      	mov	r3, r0
 801082c:	461a      	mov	r2, r3
 801082e:	6839      	ldr	r1, [r7, #0]
 8010830:	483c      	ldr	r0, [pc, #240]	@ (8010924 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x138>)
 8010832:	f000 fef1 	bl	8011618 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 8010836:	2401      	movs	r4, #1
 8010838:	e06e      	b.n	8010918 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x12c>
  }
  uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	689b      	ldr	r3, [r3, #8]
 801083e:	6839      	ldr	r1, [r7, #0]
 8010840:	4618      	mov	r0, r3
 8010842:	f7fc ff3a 	bl	800d6ba <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
 8010846:	61f8      	str	r0, [r7, #28]
  for (size_t i = 0; i < operators_size; ++i) {
 8010848:	2300      	movs	r3, #0
 801084a:	627b      	str	r3, [r7, #36]	@ 0x24
 801084c:	e05c      	b.n	8010908 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x11c>
    TfLiteNode* node =
        &(subgraph_allocations_[subgraph_idx].node_and_registrations[i].node);
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	691a      	ldr	r2, [r3, #16]
 8010852:	683b      	ldr	r3, [r7, #0]
 8010854:	00db      	lsls	r3, r3, #3
 8010856:	4413      	add	r3, r2
 8010858:	681a      	ldr	r2, [r3, #0]
 801085a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801085c:	212c      	movs	r1, #44	@ 0x2c
 801085e:	fb01 f303 	mul.w	r3, r1, r3
 8010862:	4413      	add	r3, r2
    TfLiteNode* node =
 8010864:	61bb      	str	r3, [r7, #24]
    const TfLiteRegistration* registration = subgraph_allocations_[subgraph_idx]
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	691a      	ldr	r2, [r3, #16]
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	00db      	lsls	r3, r3, #3
 801086e:	4413      	add	r3, r2
                                                 .node_and_registrations[i]
 8010870:	681a      	ldr	r2, [r3, #0]
 8010872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010874:	212c      	movs	r1, #44	@ 0x2c
 8010876:	fb01 f303 	mul.w	r3, r1, r3
 801087a:	4413      	add	r3, r2
    const TfLiteRegistration* registration = subgraph_allocations_[subgraph_idx]
 801087c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801087e:	617b      	str	r3, [r7, #20]
// -DTF_LITE_STRIP_ERROR_STRINGS) because the function OpNameFromRegistration is
// only defined for builds with the error strings.
#if !defined(TF_LITE_STRIP_ERROR_STRINGS)
    ScopedMicroProfiler scoped_profiler(
        OpNameFromRegistration(registration),
        reinterpret_cast<MicroProfilerInterface*>(context_->profiler));
 8010880:	6978      	ldr	r0, [r7, #20]
 8010882:	f7ff fe0a 	bl	801049a <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
 8010886:	4601      	mov	r1, r0
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	685b      	ldr	r3, [r3, #4]
 801088c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801088e:	f107 0308 	add.w	r3, r7, #8
 8010892:	4618      	mov	r0, r3
 8010894:	f7ff fdc7 	bl	8010426 <_ZN6tflite19ScopedMicroProfilerC1EPKcPNS_22MicroProfilerInterfaceE>
#endif

    TFLITE_DCHECK(registration->invoke);
 8010898:	697b      	ldr	r3, [r7, #20]
 801089a:	68db      	ldr	r3, [r3, #12]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d101      	bne.n	80108a4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xb8>
 80108a0:	f00b fb00 	bl	801bea4 <abort>
    TfLiteStatus invoke_status = registration->invoke(context_, node);
 80108a4:	697b      	ldr	r3, [r7, #20]
 80108a6:	68db      	ldr	r3, [r3, #12]
 80108a8:	687a      	ldr	r2, [r7, #4]
 80108aa:	6852      	ldr	r2, [r2, #4]
 80108ac:	69b9      	ldr	r1, [r7, #24]
 80108ae:	4610      	mov	r0, r2
 80108b0:	4798      	blx	r3
 80108b2:	4603      	mov	r3, r0
 80108b4:	74fb      	strb	r3, [r7, #19]

    // All TfLiteTensor structs used in the kernel are allocated from temp
    // memory in the allocator. This creates a chain of allocations in the
    // temp section. The call below resets the chain of allocations to
    // prepare for the next call.
    allocator_->ResetTempAllocations();
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	68da      	ldr	r2, [r3, #12]
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	68db      	ldr	r3, [r3, #12]
 80108be:	681b      	ldr	r3, [r3, #0]
 80108c0:	330c      	adds	r3, #12
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	4610      	mov	r0, r2
 80108c6:	4798      	blx	r3

    if (invoke_status == kTfLiteError) {
 80108c8:	7cfb      	ldrb	r3, [r7, #19]
 80108ca:	2b01      	cmp	r3, #1
 80108cc:	d10b      	bne.n	80108e6 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0xfa>
      MicroPrintf("Node %s (number %d) failed to invoke with status %d",
 80108ce:	6978      	ldr	r0, [r7, #20]
 80108d0:	f7ff fde3 	bl	801049a <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
 80108d4:	4601      	mov	r1, r0
 80108d6:	7cfb      	ldrb	r3, [r7, #19]
 80108d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80108da:	4813      	ldr	r0, [pc, #76]	@ (8010928 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x13c>)
 80108dc:	f000 fe9c 	bl	8011618 <_Z11MicroPrintfPKcz>
                  OpNameFromRegistration(registration), i, invoke_status);
      return kTfLiteError;
 80108e0:	2401      	movs	r4, #1
 80108e2:	2500      	movs	r5, #0
 80108e4:	e006      	b.n	80108f4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x108>
    } else if (invoke_status != kTfLiteOk) {
 80108e6:	7cfb      	ldrb	r3, [r7, #19]
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d002      	beq.n	80108f2 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x106>
      return invoke_status;
 80108ec:	7cfc      	ldrb	r4, [r7, #19]
 80108ee:	2500      	movs	r5, #0
 80108f0:	e000      	b.n	80108f4 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x108>
    }
  }
 80108f2:	2501      	movs	r5, #1
 80108f4:	f107 0308 	add.w	r3, r7, #8
 80108f8:	4618      	mov	r0, r3
 80108fa:	f7ff fdb6 	bl	801046a <_ZN6tflite19ScopedMicroProfilerD1Ev>
 80108fe:	2d01      	cmp	r5, #1
 8010900:	d10a      	bne.n	8010918 <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x12c>
  for (size_t i = 0; i < operators_size; ++i) {
 8010902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010904:	3301      	adds	r3, #1
 8010906:	627b      	str	r3, [r7, #36]	@ 0x24
 8010908:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801090a:	69fb      	ldr	r3, [r7, #28]
 801090c:	429a      	cmp	r2, r3
 801090e:	d39e      	bcc.n	801084e <_ZN6tflite10MicroGraph14InvokeSubgraphEi+0x62>
  current_subgraph_index_ = previous_subgraph_idx;
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	6a3a      	ldr	r2, [r7, #32]
 8010914:	615a      	str	r2, [r3, #20]
  return kTfLiteOk;
 8010916:	2400      	movs	r4, #0
}
 8010918:	4623      	mov	r3, r4
 801091a:	4618      	mov	r0, r3
 801091c:	3728      	adds	r7, #40	@ 0x28
 801091e:	46bd      	mov	sp, r7
 8010920:	bdb0      	pop	{r4, r5, r7, pc}
 8010922:	bf00      	nop
 8010924:	08020cb8 	.word	0x08020cb8
 8010928:	08020cec 	.word	0x08020cec

0801092c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>:

TfLiteStatus MicroGraph::ResetVariableTensors() {
 801092c:	b580      	push	{r7, lr}
 801092e:	b08a      	sub	sp, #40	@ 0x28
 8010930:	af00      	add	r7, sp, #0
 8010932:	6078      	str	r0, [r7, #4]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 8010934:	2300      	movs	r3, #0
 8010936:	627b      	str	r3, [r7, #36]	@ 0x24
 8010938:	e076      	b.n	8010a28 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xfc>
       subgraph_idx++) {
    const SubGraph* subgraph = (*subgraphs_)[subgraph_idx];
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	69db      	ldr	r3, [r3, #28]
 801093e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010940:	4618      	mov	r0, r3
 8010942:	f000 f940 	bl	8010bc6 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmEixEm>
 8010946:	61b8      	str	r0, [r7, #24]
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 8010948:	2300      	movs	r3, #0
 801094a:	623b      	str	r3, [r7, #32]
 801094c:	e059      	b.n	8010a02 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xd6>
      auto* tensor = subgraph->tensors()->Get(i);
 801094e:	69b8      	ldr	r0, [r7, #24]
 8010950:	f7fd f97a 	bl	800dc48 <_ZNK6tflite8SubGraph7tensorsEv>
 8010954:	4603      	mov	r3, r0
 8010956:	6a39      	ldr	r1, [r7, #32]
 8010958:	4618      	mov	r0, r3
 801095a:	f7fd ffbb 	bl	800e8d4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE3GetEm>
 801095e:	6178      	str	r0, [r7, #20]
      if (tensor->is_variable()) {
 8010960:	6978      	ldr	r0, [r7, #20]
 8010962:	f7fd f924 	bl	800dbae <_ZNK6tflite6Tensor11is_variableEv>
 8010966:	4603      	mov	r3, r0
 8010968:	2b00      	cmp	r3, #0
 801096a:	d047      	beq.n	80109fc <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xd0>
        size_t buffer_size;
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	691a      	ldr	r2, [r3, #16]
 8010970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010972:	00db      	lsls	r3, r3, #3
 8010974:	4413      	add	r3, r2
 8010976:	6859      	ldr	r1, [r3, #4]
 8010978:	6a3a      	ldr	r2, [r7, #32]
 801097a:	4613      	mov	r3, r2
 801097c:	005b      	lsls	r3, r3, #1
 801097e:	4413      	add	r3, r2
 8010980:	009b      	lsls	r3, r3, #2
 8010982:	440b      	add	r3, r1
 8010984:	f107 020c 	add.w	r2, r7, #12
 8010988:	4611      	mov	r1, r2
 801098a:	4618      	mov	r0, r3
 801098c:	f7fd f8c3 	bl	800db16 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 8010990:	4603      	mov	r3, r0
 8010992:	74fb      	strb	r3, [r7, #19]
 8010994:	7cfb      	ldrb	r3, [r7, #19]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d001      	beq.n	801099e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x72>
 801099a:	7cfb      	ldrb	r3, [r7, #19]
 801099c:	e05d      	b.n	8010a5a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x12e>
            &subgraph_allocations_[subgraph_idx].tensors[i], &buffer_size));

        int value = 0;
 801099e:	2300      	movs	r3, #0
 80109a0:	61fb      	str	r3, [r7, #28]
        if (tensor->type() == tflite::TensorType_INT8) {
 80109a2:	6978      	ldr	r0, [r7, #20]
 80109a4:	f7fc ff86 	bl	800d8b4 <_ZNK6tflite6Tensor4typeEv>
 80109a8:	4603      	mov	r3, r0
 80109aa:	2b09      	cmp	r3, #9
 80109ac:	bf0c      	ite	eq
 80109ae:	2301      	moveq	r3, #1
 80109b0:	2300      	movne	r3, #0
 80109b2:	b2db      	uxtb	r3, r3
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d00f      	beq.n	80109d8 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xac>
          value = tensor->quantization()->zero_point()->Get(0);
 80109b8:	6978      	ldr	r0, [r7, #20]
 80109ba:	f7fe f9db 	bl	800ed74 <_ZNK6tflite6Tensor12quantizationEv>
 80109be:	4603      	mov	r3, r0
 80109c0:	4618      	mov	r0, r3
 80109c2:	f7fe f9ab 	bl	800ed1c <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 80109c6:	4603      	mov	r3, r0
 80109c8:	2100      	movs	r1, #0
 80109ca:	4618      	mov	r0, r3
 80109cc:	f7f9 fc24 	bl	800a218 <_ZNK11flatbuffers6VectorIxmE3GetEm>
 80109d0:	4602      	mov	r2, r0
 80109d2:	460b      	mov	r3, r1
 80109d4:	4613      	mov	r3, r2
 80109d6:	61fb      	str	r3, [r7, #28]
        }
        memset(subgraph_allocations_[subgraph_idx].tensors[i].data.raw, value,
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	691a      	ldr	r2, [r3, #16]
 80109dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109de:	00db      	lsls	r3, r3, #3
 80109e0:	4413      	add	r3, r2
 80109e2:	6859      	ldr	r1, [r3, #4]
 80109e4:	6a3a      	ldr	r2, [r7, #32]
 80109e6:	4613      	mov	r3, r2
 80109e8:	005b      	lsls	r3, r3, #1
 80109ea:	4413      	add	r3, r2
 80109ec:	009b      	lsls	r3, r3, #2
 80109ee:	440b      	add	r3, r1
 80109f0:	681b      	ldr	r3, [r3, #0]
 80109f2:	68fa      	ldr	r2, [r7, #12]
 80109f4:	69f9      	ldr	r1, [r7, #28]
 80109f6:	4618      	mov	r0, r3
 80109f8:	f00b fe6c 	bl	801c6d4 <memset>
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 80109fc:	6a3b      	ldr	r3, [r7, #32]
 80109fe:	3301      	adds	r3, #1
 8010a00:	623b      	str	r3, [r7, #32]
 8010a02:	69b8      	ldr	r0, [r7, #24]
 8010a04:	f7fd f920 	bl	800dc48 <_ZNK6tflite8SubGraph7tensorsEv>
 8010a08:	4603      	mov	r3, r0
 8010a0a:	4618      	mov	r0, r3
 8010a0c:	f7fd ff54 	bl	800e8b8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEmE4sizeEv>
 8010a10:	4602      	mov	r2, r0
 8010a12:	6a3b      	ldr	r3, [r7, #32]
 8010a14:	4293      	cmp	r3, r2
 8010a16:	bf34      	ite	cc
 8010a18:	2301      	movcc	r3, #1
 8010a1a:	2300      	movcs	r3, #0
 8010a1c:	b2db      	uxtb	r3, r3
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d195      	bne.n	801094e <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x22>
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 8010a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a24:	3301      	adds	r3, #1
 8010a26:	627b      	str	r3, [r7, #36]	@ 0x24
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	69db      	ldr	r3, [r3, #28]
 8010a2c:	4618      	mov	r0, r3
 8010a2e:	f7fc fe9f 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 8010a32:	4602      	mov	r2, r0
 8010a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a36:	4293      	cmp	r3, r2
 8010a38:	bf34      	ite	cc
 8010a3a:	2301      	movcc	r3, #1
 8010a3c:	2300      	movcs	r3, #0
 8010a3e:	b2db      	uxtb	r3, r3
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	f47f af7a 	bne.w	801093a <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0xe>
               buffer_size);
      }
    }
  }
  if (resource_variables_ != nullptr) {
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	699b      	ldr	r3, [r3, #24]
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d004      	beq.n	8010a58 <_ZN6tflite10MicroGraph20ResetVariableTensorsEv+0x12c>
    resource_variables_->ResetAll();
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	699b      	ldr	r3, [r3, #24]
 8010a52:	4618      	mov	r0, r3
 8010a54:	f000 fdf2 	bl	801163c <_ZN6tflite22MicroResourceVariables8ResetAllEv>
  }

  return kTfLiteOk;
 8010a58:	2300      	movs	r3, #0
}
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	3728      	adds	r7, #40	@ 0x28
 8010a5e:	46bd      	mov	sp, r7
 8010a60:	bd80      	pop	{r7, pc}

08010a62 <_ZN6tflite10MicroGraph12NumSubgraphsEv>:

int MicroGraph::NumSubgraphs() { return model_->subgraphs()->size(); }
 8010a62:	b580      	push	{r7, lr}
 8010a64:	b082      	sub	sp, #8
 8010a66:	af00      	add	r7, sp, #0
 8010a68:	6078      	str	r0, [r7, #4]
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	689b      	ldr	r3, [r3, #8]
 8010a6e:	4618      	mov	r0, r3
 8010a70:	f7fc fdf8 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 8010a74:	4603      	mov	r3, r0
 8010a76:	4618      	mov	r0, r3
 8010a78:	f7fc fe7a 	bl	800d770 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE4sizeEv>
 8010a7c:	4603      	mov	r3, r0
 8010a7e:	4618      	mov	r0, r3
 8010a80:	3708      	adds	r7, #8
 8010a82:	46bd      	mov	sp, r7
 8010a84:	bd80      	pop	{r7, pc}

08010a86 <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>:

void MicroGraph::SetSubgraphAllocations(
    SubgraphAllocations* subgraph_allocations) {
 8010a86:	b480      	push	{r7}
 8010a88:	b083      	sub	sp, #12
 8010a8a:	af00      	add	r7, sp, #0
 8010a8c:	6078      	str	r0, [r7, #4]
 8010a8e:	6039      	str	r1, [r7, #0]
  subgraph_allocations_ = subgraph_allocations;
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	683a      	ldr	r2, [r7, #0]
 8010a94:	611a      	str	r2, [r3, #16]
}
 8010a96:	bf00      	nop
 8010a98:	370c      	adds	r7, #12
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa0:	4770      	bx	lr

08010aa2 <_ZN6tflite10MicroGraph17NumSubgraphInputsEi>:

size_t MicroGraph::NumSubgraphInputs(int subgraph_idx) {
 8010aa2:	b580      	push	{r7, lr}
 8010aa4:	b082      	sub	sp, #8
 8010aa6:	af00      	add	r7, sp, #0
 8010aa8:	6078      	str	r0, [r7, #4]
 8010aaa:	6039      	str	r1, [r7, #0]
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	689b      	ldr	r3, [r3, #8]
 8010ab0:	4618      	mov	r0, r3
 8010ab2:	f7fc fdd7 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 8010ab6:	4602      	mov	r2, r0
 8010ab8:	683b      	ldr	r3, [r7, #0]
 8010aba:	4619      	mov	r1, r3
 8010abc:	4610      	mov	r0, r2
 8010abe:	f7fc fe65 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 8010ac2:	4603      	mov	r3, r0
 8010ac4:	4618      	mov	r0, r3
 8010ac6:	f7fd f8cd 	bl	800dc64 <_ZNK6tflite8SubGraph6inputsEv>
 8010aca:	4603      	mov	r3, r0
 8010acc:	4618      	mov	r0, r3
 8010ace:	f7f9 fbcb 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 8010ad2:	4603      	mov	r3, r0
}
 8010ad4:	4618      	mov	r0, r3
 8010ad6:	3708      	adds	r7, #8
 8010ad8:	46bd      	mov	sp, r7
 8010ada:	bd80      	pop	{r7, pc}

08010adc <_ZN6tflite10MicroGraph16GetSubgraphInputEii>:

TfLiteEvalTensor* MicroGraph::GetSubgraphInput(int subgraph_idx,
                                               int input_idx) {
 8010adc:	b580      	push	{r7, lr}
 8010ade:	b086      	sub	sp, #24
 8010ae0:	af00      	add	r7, sp, #0
 8010ae2:	60f8      	str	r0, [r7, #12]
 8010ae4:	60b9      	str	r1, [r7, #8]
 8010ae6:	607a      	str	r2, [r7, #4]
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
 8010ae8:	68fb      	ldr	r3, [r7, #12]
 8010aea:	689b      	ldr	r3, [r3, #8]
 8010aec:	4618      	mov	r0, r3
 8010aee:	f7fc fdb9 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 8010af2:	4602      	mov	r2, r0
 8010af4:	68bb      	ldr	r3, [r7, #8]
 8010af6:	4619      	mov	r1, r3
 8010af8:	4610      	mov	r0, r2
 8010afa:	f7fc fe47 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 8010afe:	4603      	mov	r3, r0
 8010b00:	4618      	mov	r0, r3
 8010b02:	f7fd f8af 	bl	800dc64 <_ZNK6tflite8SubGraph6inputsEv>
 8010b06:	4602      	mov	r2, r0
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	4619      	mov	r1, r3
 8010b0c:	4610      	mov	r0, r2
 8010b0e:	f7f9 fbb9 	bl	800a284 <_ZNK11flatbuffers6VectorIlmE3GetEm>
 8010b12:	6178      	str	r0, [r7, #20]
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	691a      	ldr	r2, [r3, #16]
 8010b18:	68bb      	ldr	r3, [r7, #8]
 8010b1a:	00db      	lsls	r3, r3, #3
 8010b1c:	4413      	add	r3, r2
 8010b1e:	6859      	ldr	r1, [r3, #4]
 8010b20:	697a      	ldr	r2, [r7, #20]
 8010b22:	4613      	mov	r3, r2
 8010b24:	005b      	lsls	r3, r3, #1
 8010b26:	4413      	add	r3, r2
 8010b28:	009b      	lsls	r3, r3, #2
 8010b2a:	440b      	add	r3, r1
}
 8010b2c:	4618      	mov	r0, r3
 8010b2e:	3718      	adds	r7, #24
 8010b30:	46bd      	mov	sp, r7
 8010b32:	bd80      	pop	{r7, pc}

08010b34 <_ZN6tflite10MicroGraph18NumSubgraphOutputsEi>:

size_t MicroGraph::NumSubgraphOutputs(int subgraph_idx) {
 8010b34:	b580      	push	{r7, lr}
 8010b36:	b082      	sub	sp, #8
 8010b38:	af00      	add	r7, sp, #0
 8010b3a:	6078      	str	r0, [r7, #4]
 8010b3c:	6039      	str	r1, [r7, #0]
  return model_->subgraphs()->Get(subgraph_idx)->outputs()->size();
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	689b      	ldr	r3, [r3, #8]
 8010b42:	4618      	mov	r0, r3
 8010b44:	f7fc fd8e 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 8010b48:	4602      	mov	r2, r0
 8010b4a:	683b      	ldr	r3, [r7, #0]
 8010b4c:	4619      	mov	r1, r3
 8010b4e:	4610      	mov	r0, r2
 8010b50:	f7fc fe1c 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 8010b54:	4603      	mov	r3, r0
 8010b56:	4618      	mov	r0, r3
 8010b58:	f7fd f892 	bl	800dc80 <_ZNK6tflite8SubGraph7outputsEv>
 8010b5c:	4603      	mov	r3, r0
 8010b5e:	4618      	mov	r0, r3
 8010b60:	f7f9 fb82 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 8010b64:	4603      	mov	r3, r0
}
 8010b66:	4618      	mov	r0, r3
 8010b68:	3708      	adds	r7, #8
 8010b6a:	46bd      	mov	sp, r7
 8010b6c:	bd80      	pop	{r7, pc}

08010b6e <_ZN6tflite10MicroGraph17GetSubgraphOutputEii>:

TfLiteEvalTensor* MicroGraph::GetSubgraphOutput(int subgraph_idx,
                                                int output_idx) {
 8010b6e:	b580      	push	{r7, lr}
 8010b70:	b086      	sub	sp, #24
 8010b72:	af00      	add	r7, sp, #0
 8010b74:	60f8      	str	r0, [r7, #12]
 8010b76:	60b9      	str	r1, [r7, #8]
 8010b78:	607a      	str	r2, [r7, #4]
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->outputs()->Get(output_idx);
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	689b      	ldr	r3, [r3, #8]
 8010b7e:	4618      	mov	r0, r3
 8010b80:	f7fc fd70 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 8010b84:	4602      	mov	r2, r0
 8010b86:	68bb      	ldr	r3, [r7, #8]
 8010b88:	4619      	mov	r1, r3
 8010b8a:	4610      	mov	r0, r2
 8010b8c:	f7fc fdfe 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 8010b90:	4603      	mov	r3, r0
 8010b92:	4618      	mov	r0, r3
 8010b94:	f7fd f874 	bl	800dc80 <_ZNK6tflite8SubGraph7outputsEv>
 8010b98:	4602      	mov	r2, r0
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	4619      	mov	r1, r3
 8010b9e:	4610      	mov	r0, r2
 8010ba0:	f7f9 fb70 	bl	800a284 <_ZNK11flatbuffers6VectorIlmE3GetEm>
 8010ba4:	6178      	str	r0, [r7, #20]
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	691a      	ldr	r2, [r3, #16]
 8010baa:	68bb      	ldr	r3, [r7, #8]
 8010bac:	00db      	lsls	r3, r3, #3
 8010bae:	4413      	add	r3, r2
 8010bb0:	6859      	ldr	r1, [r3, #4]
 8010bb2:	697a      	ldr	r2, [r7, #20]
 8010bb4:	4613      	mov	r3, r2
 8010bb6:	005b      	lsls	r3, r3, #1
 8010bb8:	4413      	add	r3, r2
 8010bba:	009b      	lsls	r3, r3, #2
 8010bbc:	440b      	add	r3, r1
}
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	3718      	adds	r7, #24
 8010bc2:	46bd      	mov	sp, r7
 8010bc4:	bd80      	pop	{r7, pc}

08010bc6 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmEixEm>:
  return_type operator[](SizeT i) const { return Get(i); }
 8010bc6:	b580      	push	{r7, lr}
 8010bc8:	b082      	sub	sp, #8
 8010bca:	af00      	add	r7, sp, #0
 8010bcc:	6078      	str	r0, [r7, #4]
 8010bce:	6039      	str	r1, [r7, #0]
 8010bd0:	6839      	ldr	r1, [r7, #0]
 8010bd2:	6878      	ldr	r0, [r7, #4]
 8010bd4:	f7fc fdda 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 8010bd8:	4603      	mov	r3, r0
 8010bda:	4618      	mov	r0, r3
 8010bdc:	3708      	adds	r7, #8
 8010bde:	46bd      	mov	sp, r7
 8010be0:	bd80      	pop	{r7, pc}

08010be2 <_ZNK6tflite8Operator14custom_optionsEv>:
  const ::flatbuffers::Vector<uint8_t> *custom_options() const {
 8010be2:	b580      	push	{r7, lr}
 8010be4:	b082      	sub	sp, #8
 8010be6:	af00      	add	r7, sp, #0
 8010be8:	6078      	str	r0, [r7, #4]
    return GetPointer<const ::flatbuffers::Vector<uint8_t> *>(VT_CUSTOM_OPTIONS);
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	210e      	movs	r1, #14
 8010bee:	4618      	mov	r0, r3
 8010bf0:	f7f9 fa68 	bl	800a0c4 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIhmEEmEET_t>
 8010bf4:	4603      	mov	r3, r0
  }
 8010bf6:	4618      	mov	r0, r3
 8010bf8:	3708      	adds	r7, #8
 8010bfa:	46bd      	mov	sp, r7
 8010bfc:	bd80      	pop	{r7, pc}

08010bfe <_ZN6tflite10MicroGraph14GetAllocationsEv>:
  // to be the subgraph of that operator.
  int GetCurrentSubgraphIndex() { return current_subgraph_index_; }

  // Gets the list of alloctions for each subgraph. This is the source of truth
  // for all per-subgraph allocation data.
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }
 8010bfe:	b480      	push	{r7}
 8010c00:	b083      	sub	sp, #12
 8010c02:	af00      	add	r7, sp, #0
 8010c04:	6078      	str	r0, [r7, #4]
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	691b      	ldr	r3, [r3, #16]
 8010c0a:	4618      	mov	r0, r3
 8010c0c:	370c      	adds	r7, #12
 8010c0e:	46bd      	mov	sp, r7
 8010c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c14:	4770      	bx	lr

08010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>:
  size_t* decompress_regions_allocations_ = nullptr;

  TF_LITE_REMOVE_VIRTUAL_DELETE
};

inline MicroContext* GetMicroContext(const struct TfLiteContext* context) {
 8010c16:	b480      	push	{r7}
 8010c18:	b083      	sub	sp, #12
 8010c1a:	af00      	add	r7, sp, #0
 8010c1c:	6078      	str	r0, [r7, #4]
  return reinterpret_cast<MicroContext*>(context->impl_);
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	68db      	ldr	r3, [r3, #12]
}
 8010c22:	4618      	mov	r0, r3
 8010c24:	370c      	adds	r7, #12
 8010c26:	46bd      	mov	sp, r7
 8010c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c2c:	4770      	bx	lr

08010c2e <_ZN6tflite36MicroContextAllocatePersistentBufferEP13TfLiteContextj>:
// kernels.
// TODO(b/213010668): migrate all existing kernels to use MicroContext, delete
// these functions, and remove corresponding members from the TfLiteContext
// struct for TFLM.
inline void* MicroContextAllocatePersistentBuffer(TfLiteContext* ctx,
                                                  size_t bytes) {
 8010c2e:	b580      	push	{r7, lr}
 8010c30:	b082      	sub	sp, #8
 8010c32:	af00      	add	r7, sp, #0
 8010c34:	6078      	str	r0, [r7, #4]
 8010c36:	6039      	str	r1, [r7, #0]
  return GetMicroContext(ctx)->AllocatePersistentBuffer(bytes);
 8010c38:	6878      	ldr	r0, [r7, #4]
 8010c3a:	f7ff ffec 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8010c3e:	4603      	mov	r3, r0
 8010c40:	681a      	ldr	r2, [r3, #0]
 8010c42:	3208      	adds	r2, #8
 8010c44:	6812      	ldr	r2, [r2, #0]
 8010c46:	6839      	ldr	r1, [r7, #0]
 8010c48:	4618      	mov	r0, r3
 8010c4a:	4790      	blx	r2
 8010c4c:	4603      	mov	r3, r0
}
 8010c4e:	4618      	mov	r0, r3
 8010c50:	3708      	adds	r7, #8
 8010c52:	46bd      	mov	sp, r7
 8010c54:	bd80      	pop	{r7, pc}

08010c56 <_ZN6tflite39MicroContextRequestScratchBufferInArenaEP13TfLiteContextjPi>:
inline TfLiteStatus MicroContextRequestScratchBufferInArena(TfLiteContext* ctx,
                                                            size_t bytes,
                                                            int* buffer_idx) {
 8010c56:	b590      	push	{r4, r7, lr}
 8010c58:	b085      	sub	sp, #20
 8010c5a:	af00      	add	r7, sp, #0
 8010c5c:	60f8      	str	r0, [r7, #12]
 8010c5e:	60b9      	str	r1, [r7, #8]
 8010c60:	607a      	str	r2, [r7, #4]
  return GetMicroContext(ctx)->RequestScratchBufferInArena(bytes, buffer_idx);
 8010c62:	68f8      	ldr	r0, [r7, #12]
 8010c64:	f7ff ffd7 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8010c68:	4603      	mov	r3, r0
 8010c6a:	681a      	ldr	r2, [r3, #0]
 8010c6c:	320c      	adds	r2, #12
 8010c6e:	6814      	ldr	r4, [r2, #0]
 8010c70:	687a      	ldr	r2, [r7, #4]
 8010c72:	68b9      	ldr	r1, [r7, #8]
 8010c74:	4618      	mov	r0, r3
 8010c76:	47a0      	blx	r4
 8010c78:	4603      	mov	r3, r0
}
 8010c7a:	4618      	mov	r0, r3
 8010c7c:	3714      	adds	r7, #20
 8010c7e:	46bd      	mov	sp, r7
 8010c80:	bd90      	pop	{r4, r7, pc}

08010c82 <_ZN6tflite28MicroContextGetScratchBufferEP13TfLiteContexti>:
inline void* MicroContextGetScratchBuffer(TfLiteContext* ctx, int buffer_idx) {
 8010c82:	b580      	push	{r7, lr}
 8010c84:	b082      	sub	sp, #8
 8010c86:	af00      	add	r7, sp, #0
 8010c88:	6078      	str	r0, [r7, #4]
 8010c8a:	6039      	str	r1, [r7, #0]
  return GetMicroContext(ctx)->GetScratchBuffer(buffer_idx);
 8010c8c:	6878      	ldr	r0, [r7, #4]
 8010c8e:	f7ff ffc2 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8010c92:	4603      	mov	r3, r0
 8010c94:	681a      	ldr	r2, [r3, #0]
 8010c96:	3210      	adds	r2, #16
 8010c98:	6812      	ldr	r2, [r2, #0]
 8010c9a:	6839      	ldr	r1, [r7, #0]
 8010c9c:	4618      	mov	r0, r3
 8010c9e:	4790      	blx	r2
 8010ca0:	4603      	mov	r3, r0
}
 8010ca2:	4618      	mov	r0, r3
 8010ca4:	3708      	adds	r7, #8
 8010ca6:	46bd      	mov	sp, r7
 8010ca8:	bd80      	pop	{r7, pc}

08010caa <_ZN6tflite21MicroContextGetTensorEPK13TfLiteContexti>:
inline TfLiteTensor* MicroContextGetTensor(const struct TfLiteContext* context,
                                           int tensor_idx) {
 8010caa:	b580      	push	{r7, lr}
 8010cac:	b082      	sub	sp, #8
 8010cae:	af00      	add	r7, sp, #0
 8010cb0:	6078      	str	r0, [r7, #4]
 8010cb2:	6039      	str	r1, [r7, #0]
  return GetMicroContext(context)->AllocateTempTfLiteTensor(tensor_idx);
 8010cb4:	6878      	ldr	r0, [r7, #4]
 8010cb6:	f7ff ffae 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8010cba:	4603      	mov	r3, r0
 8010cbc:	681a      	ldr	r2, [r3, #0]
 8010cbe:	3214      	adds	r2, #20
 8010cc0:	6812      	ldr	r2, [r2, #0]
 8010cc2:	6839      	ldr	r1, [r7, #0]
 8010cc4:	4618      	mov	r0, r3
 8010cc6:	4790      	blx	r2
 8010cc8:	4603      	mov	r3, r0
}
 8010cca:	4618      	mov	r0, r3
 8010ccc:	3708      	adds	r7, #8
 8010cce:	46bd      	mov	sp, r7
 8010cd0:	bd80      	pop	{r7, pc}

08010cd2 <_ZN6tflite25MicroContextGetEvalTensorEPK13TfLiteContexti>:
inline TfLiteEvalTensor* MicroContextGetEvalTensor(
    const struct TfLiteContext* context, int tensor_idx) {
 8010cd2:	b580      	push	{r7, lr}
 8010cd4:	b082      	sub	sp, #8
 8010cd6:	af00      	add	r7, sp, #0
 8010cd8:	6078      	str	r0, [r7, #4]
 8010cda:	6039      	str	r1, [r7, #0]
  return GetMicroContext(context)->GetEvalTensor(tensor_idx);
 8010cdc:	6878      	ldr	r0, [r7, #4]
 8010cde:	f7ff ff9a 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8010ce2:	4603      	mov	r3, r0
 8010ce4:	681a      	ldr	r2, [r3, #0]
 8010ce6:	3224      	adds	r2, #36	@ 0x24
 8010ce8:	6812      	ldr	r2, [r2, #0]
 8010cea:	6839      	ldr	r1, [r7, #0]
 8010cec:	4618      	mov	r0, r3
 8010cee:	4790      	blx	r2
 8010cf0:	4603      	mov	r3, r0
}
 8010cf2:	4618      	mov	r0, r3
 8010cf4:	3708      	adds	r7, #8
 8010cf6:	46bd      	mov	sp, r7
 8010cf8:	bd80      	pop	{r7, pc}

08010cfa <_ZN6tflite30MicroContextGetExternalContextEP13TfLiteContext25TfLiteExternalContextType>:
inline TfLiteExternalContext* MicroContextGetExternalContext(
    TfLiteContext* context, TfLiteExternalContextType unused) {
 8010cfa:	b580      	push	{r7, lr}
 8010cfc:	b082      	sub	sp, #8
 8010cfe:	af00      	add	r7, sp, #0
 8010d00:	6078      	str	r0, [r7, #4]
 8010d02:	460b      	mov	r3, r1
 8010d04:	70fb      	strb	r3, [r7, #3]
  return reinterpret_cast<TfLiteExternalContext*>(
      GetMicroContext(context)->external_context());
 8010d06:	6878      	ldr	r0, [r7, #4]
 8010d08:	f7ff ff85 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8010d0c:	4603      	mov	r3, r0
 8010d0e:	681a      	ldr	r2, [r3, #0]
 8010d10:	322c      	adds	r2, #44	@ 0x2c
 8010d12:	6812      	ldr	r2, [r2, #0]
 8010d14:	4618      	mov	r0, r3
 8010d16:	4790      	blx	r2
 8010d18:	4603      	mov	r3, r0
}
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	3708      	adds	r7, #8
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	bd80      	pop	{r7, pc}

08010d22 <_ZNK6tflite16MicroInterpreter11inputs_sizeEv>:
  // pointer should be at least as long as this interpreter. TFLM supports only
  // one external context.
  TfLiteStatus SetMicroExternalContext(void* external_context_payload);

  TfLiteTensor* input(size_t index);
  size_t inputs_size() const {
 8010d22:	b580      	push	{r7, lr}
 8010d24:	b082      	sub	sp, #8
 8010d26:	af00      	add	r7, sp, #0
 8010d28:	6078      	str	r0, [r7, #4]
    return model_->subgraphs()->Get(0)->inputs()->size();
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	681b      	ldr	r3, [r3, #0]
 8010d2e:	4618      	mov	r0, r3
 8010d30:	f7fc fc98 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 8010d34:	4603      	mov	r3, r0
 8010d36:	2100      	movs	r1, #0
 8010d38:	4618      	mov	r0, r3
 8010d3a:	f7fc fd27 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 8010d3e:	4603      	mov	r3, r0
 8010d40:	4618      	mov	r0, r3
 8010d42:	f7fc ff8f 	bl	800dc64 <_ZNK6tflite8SubGraph6inputsEv>
 8010d46:	4603      	mov	r3, r0
 8010d48:	4618      	mov	r0, r3
 8010d4a:	f7f9 fa8d 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 8010d4e:	4603      	mov	r3, r0
  }
 8010d50:	4618      	mov	r0, r3
 8010d52:	3708      	adds	r7, #8
 8010d54:	46bd      	mov	sp, r7
 8010d56:	bd80      	pop	{r7, pc}

08010d58 <_ZNK6tflite16MicroInterpreter6inputsEv>:
  const flatbuffers::Vector<int32_t>& inputs() const {
 8010d58:	b580      	push	{r7, lr}
 8010d5a:	b082      	sub	sp, #8
 8010d5c:	af00      	add	r7, sp, #0
 8010d5e:	6078      	str	r0, [r7, #4]
    return *model_->subgraphs()->Get(0)->inputs();
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	681b      	ldr	r3, [r3, #0]
 8010d64:	4618      	mov	r0, r3
 8010d66:	f7fc fc7d 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 8010d6a:	4603      	mov	r3, r0
 8010d6c:	2100      	movs	r1, #0
 8010d6e:	4618      	mov	r0, r3
 8010d70:	f7fc fd0c 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 8010d74:	4603      	mov	r3, r0
 8010d76:	4618      	mov	r0, r3
 8010d78:	f7fc ff74 	bl	800dc64 <_ZNK6tflite8SubGraph6inputsEv>
 8010d7c:	4603      	mov	r3, r0
  }
 8010d7e:	4618      	mov	r0, r3
 8010d80:	3708      	adds	r7, #8
 8010d82:	46bd      	mov	sp, r7
 8010d84:	bd80      	pop	{r7, pc}

08010d86 <_ZNK6tflite16MicroInterpreter12outputs_sizeEv>:
    }
    return nullptr;
  }

  TfLiteTensor* output(size_t index);
  size_t outputs_size() const {
 8010d86:	b580      	push	{r7, lr}
 8010d88:	b082      	sub	sp, #8
 8010d8a:	af00      	add	r7, sp, #0
 8010d8c:	6078      	str	r0, [r7, #4]
    return model_->subgraphs()->Get(0)->outputs()->size();
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	4618      	mov	r0, r3
 8010d94:	f7fc fc66 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 8010d98:	4603      	mov	r3, r0
 8010d9a:	2100      	movs	r1, #0
 8010d9c:	4618      	mov	r0, r3
 8010d9e:	f7fc fcf5 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 8010da2:	4603      	mov	r3, r0
 8010da4:	4618      	mov	r0, r3
 8010da6:	f7fc ff6b 	bl	800dc80 <_ZNK6tflite8SubGraph7outputsEv>
 8010daa:	4603      	mov	r3, r0
 8010dac:	4618      	mov	r0, r3
 8010dae:	f7f9 fa5b 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 8010db2:	4603      	mov	r3, r0
  }
 8010db4:	4618      	mov	r0, r3
 8010db6:	3708      	adds	r7, #8
 8010db8:	46bd      	mov	sp, r7
 8010dba:	bd80      	pop	{r7, pc}

08010dbc <_ZNK6tflite16MicroInterpreter7outputsEv>:
  const flatbuffers::Vector<int32_t>& outputs() const {
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	b082      	sub	sp, #8
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	6078      	str	r0, [r7, #4]
    return *model_->subgraphs()->Get(0)->outputs();
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	4618      	mov	r0, r3
 8010dca:	f7fc fc4b 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 8010dce:	4603      	mov	r3, r0
 8010dd0:	2100      	movs	r1, #0
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	f7fc fcda 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 8010dd8:	4603      	mov	r3, r0
 8010dda:	4618      	mov	r0, r3
 8010ddc:	f7fc ff50 	bl	800dc80 <_ZNK6tflite8SubGraph7outputsEv>
 8010de0:	4603      	mov	r3, r0
  }
 8010de2:	4618      	mov	r0, r3
 8010de4:	3708      	adds	r7, #8
 8010de6:	46bd      	mov	sp, r7
 8010de8:	bd80      	pop	{r7, pc}

08010dea <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceE>:
#include "tensorflow/lite/schema/schema_generated.h"
#include "tensorflow/lite/schema/schema_utils.h"

namespace tflite {

MicroInterpreter::MicroInterpreter(const Model* model,
 8010dea:	b580      	push	{r7, lr}
 8010dec:	b086      	sub	sp, #24
 8010dee:	af02      	add	r7, sp, #8
 8010df0:	60f8      	str	r0, [r7, #12]
 8010df2:	60b9      	str	r1, [r7, #8]
 8010df4:	607a      	str	r2, [r7, #4]
 8010df6:	603b      	str	r3, [r7, #0]
                                   const MicroOpResolver& op_resolver,
                                   uint8_t* tensor_arena,
                                   size_t tensor_arena_size,
                                   MicroResourceVariables* resource_variables,
                                   MicroProfilerInterface* profiler)
    : model_(model),
 8010df8:	68fb      	ldr	r3, [r7, #12]
 8010dfa:	68ba      	ldr	r2, [r7, #8]
 8010dfc:	601a      	str	r2, [r3, #0]
      op_resolver_(op_resolver),
 8010dfe:	68fb      	ldr	r3, [r7, #12]
 8010e00:	687a      	ldr	r2, [r7, #4]
 8010e02:	605a      	str	r2, [r3, #4]

      graph_(&context_, model, &allocator_, resource_variables),
      tensors_allocated_(false),
      initialization_status_(kTfLiteError),
      input_tensors_(nullptr),
      output_tensors_(nullptr) {
 8010e04:	68fb      	ldr	r3, [r7, #12]
 8010e06:	3308      	adds	r3, #8
 8010e08:	2264      	movs	r2, #100	@ 0x64
 8010e0a:	2100      	movs	r1, #0
 8010e0c:	4618      	mov	r0, r3
 8010e0e:	f00b fc61 	bl	801c6d4 <memset>
      allocator_(*MicroAllocator::Create(tensor_arena, tensor_arena_size)),
 8010e12:	69b9      	ldr	r1, [r7, #24]
 8010e14:	6838      	ldr	r0, [r7, #0]
 8010e16:	f7fe fb3b 	bl	800f490 <_ZN6tflite14MicroAllocator6CreateEPhj>
 8010e1a:	4602      	mov	r2, r0
 8010e1c:	68fb      	ldr	r3, [r7, #12]
 8010e1e:	66da      	str	r2, [r3, #108]	@ 0x6c
      graph_(&context_, model, &allocator_, resource_variables),
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	f103 0108 	add.w	r1, r3, #8
 8010e2c:	68fb      	ldr	r3, [r7, #12]
 8010e2e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8010e30:	69fb      	ldr	r3, [r7, #28]
 8010e32:	9300      	str	r3, [sp, #0]
 8010e34:	4613      	mov	r3, r2
 8010e36:	68ba      	ldr	r2, [r7, #8]
 8010e38:	f7ff fb46 	bl	80104c8 <_ZN6tflite10MicroGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE>
      tensors_allocated_(false),
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	2200      	movs	r2, #0
 8010e40:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      initialization_status_(kTfLiteError),
 8010e44:	68fb      	ldr	r3, [r7, #12]
 8010e46:	2201      	movs	r2, #1
 8010e48:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
      output_tensors_(nullptr) {
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	2200      	movs	r2, #0
 8010e50:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      input_tensors_(nullptr),
 8010e54:	68fb      	ldr	r3, [r7, #12]
 8010e56:	2200      	movs	r2, #0
 8010e58:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
      output_tensors_(nullptr) {
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	2200      	movs	r2, #0
 8010e60:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  Init(profiler);
 8010e64:	6a39      	ldr	r1, [r7, #32]
 8010e66:	68f8      	ldr	r0, [r7, #12]
 8010e68:	f000 f826 	bl	8010eb8 <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE>
}
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	4618      	mov	r0, r3
 8010e70:	3710      	adds	r7, #16
 8010e72:	46bd      	mov	sp, r7
 8010e74:	bd80      	pop	{r7, pc}

08010e76 <_ZN6tflite16MicroInterpreterD1Ev>:
      input_tensors_(nullptr),
      output_tensors_(nullptr) {
  Init(profiler);
}

MicroInterpreter::~MicroInterpreter() {
 8010e76:	b580      	push	{r7, lr}
 8010e78:	b082      	sub	sp, #8
 8010e7a:	af00      	add	r7, sp, #0
 8010e7c:	6078      	str	r0, [r7, #4]
  if (graph_.GetAllocations() != nullptr) {
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	3370      	adds	r3, #112	@ 0x70
 8010e82:	4618      	mov	r0, r3
 8010e84:	f7ff febb 	bl	8010bfe <_ZN6tflite10MicroGraph14GetAllocationsEv>
 8010e88:	4603      	mov	r3, r0
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	bf14      	ite	ne
 8010e8e:	2301      	movne	r3, #1
 8010e90:	2300      	moveq	r3, #0
 8010e92:	b2db      	uxtb	r3, r3
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d004      	beq.n	8010ea2 <_ZN6tflite16MicroInterpreterD1Ev+0x2c>
    graph_.FreeSubgraphs();
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	3370      	adds	r3, #112	@ 0x70
 8010e9c:	4618      	mov	r0, r3
 8010e9e:	f7ff fc45 	bl	801072c <_ZN6tflite10MicroGraph13FreeSubgraphsEv>
  }
}
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	3370      	adds	r3, #112	@ 0x70
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	f7ff fb3a 	bl	8010520 <_ZN6tflite10MicroGraphD1Ev>
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	4618      	mov	r0, r3
 8010eb0:	3708      	adds	r7, #8
 8010eb2:	46bd      	mov	sp, r7
 8010eb4:	bd80      	pop	{r7, pc}
	...

08010eb8 <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE>:

void MicroInterpreter::Init(MicroProfilerInterface* profiler) {
 8010eb8:	b480      	push	{r7}
 8010eba:	b083      	sub	sp, #12
 8010ebc:	af00      	add	r7, sp, #0
 8010ebe:	6078      	str	r0, [r7, #4]
 8010ec0:	6039      	str	r1, [r7, #0]
  context_.impl_ = nullptr;
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	2200      	movs	r2, #0
 8010ec6:	615a      	str	r2, [r3, #20]
  context_.ReportError = MicroContextReportOpError;
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	4a0a      	ldr	r2, [pc, #40]	@ (8010ef4 <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE+0x3c>)
 8010ecc:	61da      	str	r2, [r3, #28]
  context_.GetTensor = MicroContextGetTensor;
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	4a09      	ldr	r2, [pc, #36]	@ (8010ef8 <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE+0x40>)
 8010ed2:	659a      	str	r2, [r3, #88]	@ 0x58
  context_.GetEvalTensor = MicroContextGetEvalTensor;
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	4a09      	ldr	r2, [pc, #36]	@ (8010efc <_ZN6tflite16MicroInterpreter4InitEPNS_22MicroProfilerInterfaceE+0x44>)
 8010ed8:	65da      	str	r2, [r3, #92]	@ 0x5c
  context_.profiler = profiler;
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	683a      	ldr	r2, [r7, #0]
 8010ede:	63da      	str	r2, [r3, #60]	@ 0x3c

  initialization_status_ = kTfLiteOk;
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
}
 8010ee8:	bf00      	nop
 8010eea:	370c      	adds	r7, #12
 8010eec:	46bd      	mov	sp, r7
 8010eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ef2:	4770      	bx	lr
 8010ef4:	080102e7 	.word	0x080102e7
 8010ef8:	08010cab 	.word	0x08010cab
 8010efc:	08010cd3 	.word	0x08010cd3

08010f00 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>:

TfLiteStatus MicroInterpreter::PrepareNodeAndRegistrationDataFromFlatbuffer() {
 8010f00:	b590      	push	{r4, r7, lr}
 8010f02:	b097      	sub	sp, #92	@ 0x5c
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	6078      	str	r0, [r7, #4]
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
 8010f08:	2300      	movs	r3, #0
 8010f0a:	657b      	str	r3, [r7, #84]	@ 0x54
 8010f0c:	e13c      	b.n	8011188 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x288>
       subgraph_idx++) {
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	681b      	ldr	r3, [r3, #0]
 8010f12:	4618      	mov	r0, r3
 8010f14:	f7fc fba6 	bl	800d664 <_ZNK6tflite5Model9subgraphsEv>
 8010f18:	4602      	mov	r2, r0
 8010f1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f1c:	4619      	mov	r1, r3
 8010f1e:	4610      	mov	r0, r2
 8010f20:	f7fc fc34 	bl	800d78c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEmE3GetEm>
 8010f24:	6478      	str	r0, [r7, #68]	@ 0x44
    TFLITE_DCHECK(subgraph != nullptr);
 8010f26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d101      	bne.n	8010f30 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x30>
 8010f2c:	f00a ffba 	bl	801bea4 <abort>

    auto* opcodes = model_->operator_codes();
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	4618      	mov	r0, r3
 8010f36:	f7fc fedc 	bl	800dcf2 <_ZNK6tflite5Model14operator_codesEv>
 8010f3a:	6438      	str	r0, [r7, #64]	@ 0x40
    BuiltinDataAllocator* builtin_data_allocator =
        allocator_.GetBuiltinDataAllocator();
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f40:	4618      	mov	r0, r3
 8010f42:	f7ff f8cd 	bl	80100e0 <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>
 8010f46:	63f8      	str	r0, [r7, #60]	@ 0x3c
    uint32_t operators_size = NumSubgraphOperators(subgraph);
 8010f48:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8010f4a:	f7fc fb99 	bl	800d680 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
 8010f4e:	63b8      	str	r0, [r7, #56]	@ 0x38
    for (size_t i = 0; i < operators_size; ++i) {
 8010f50:	2300      	movs	r3, #0
 8010f52:	653b      	str	r3, [r7, #80]	@ 0x50
 8010f54:	e110      	b.n	8011178 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x278>
      const auto* op = subgraph->operators()->Get(i);
 8010f56:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8010f58:	f7fc fb76 	bl	800d648 <_ZNK6tflite8SubGraph9operatorsEv>
 8010f5c:	4603      	mov	r3, r0
 8010f5e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010f60:	4618      	mov	r0, r3
 8010f62:	f7fd fcdd 	bl	800e920 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEmE3GetEm>
 8010f66:	6378      	str	r0, [r7, #52]	@ 0x34
      const size_t index = op->opcode_index();
 8010f68:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010f6a:	f7fc fe34 	bl	800dbd6 <_ZNK6tflite8Operator12opcode_indexEv>
 8010f6e:	6338      	str	r0, [r7, #48]	@ 0x30
      if (index >= opcodes->size()) {
 8010f70:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8010f72:	f7fd fcfb 	bl	800e96c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmE4sizeEv>
 8010f76:	4602      	mov	r2, r0
 8010f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f7a:	4293      	cmp	r3, r2
 8010f7c:	bf2c      	ite	cs
 8010f7e:	2301      	movcs	r3, #1
 8010f80:	2300      	movcc	r3, #0
 8010f82:	b2db      	uxtb	r3, r3
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d005      	beq.n	8010f94 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x94>
        MicroPrintf("Missing registration for opcode_index %d\n", index);
 8010f88:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010f8a:	4889      	ldr	r0, [pc, #548]	@ (80111b0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b0>)
 8010f8c:	f000 fb44 	bl	8011618 <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 8010f90:	2301      	movs	r3, #1
 8010f92:	e109      	b.n	80111a8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a8>
      }
      const auto* opcode = opcodes->Get(index);
 8010f94:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010f96:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8010f98:	f7fd fcf6 	bl	800e988 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEmE3GetEm>
 8010f9c:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TfLiteStatus status = kTfLiteOutputShapeNotKnown;
 8010f9e:	2309      	movs	r3, #9
 8010fa0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      if (status != kTfLiteOk) {
 8010fa4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d00e      	beq.n	8010fca <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xca>
        MicroPrintf("Failed to get registration from op code %s\n ",
 8010fac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010fae:	f7f7 ff7e 	bl	8008eae <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
 8010fb2:	4603      	mov	r3, r0
 8010fb4:	4618      	mov	r0, r3
 8010fb6:	f7fb f935 	bl	800c224 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>
 8010fba:	4603      	mov	r3, r0
 8010fbc:	4619      	mov	r1, r3
 8010fbe:	487d      	ldr	r0, [pc, #500]	@ (80111b4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b4>)
 8010fc0:	f000 fb2a 	bl	8011618 <_Z11MicroPrintfPKcz>
                    EnumNameBuiltinOperator(GetBuiltinCode(opcode)));
        return status;
 8010fc4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010fc8:	e0ee      	b.n	80111a8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a8>
      }
      const auto* registration = graph_.GetAllocations()[subgraph_idx]
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	3370      	adds	r3, #112	@ 0x70
 8010fce:	4618      	mov	r0, r3
 8010fd0:	f7ff fe15 	bl	8010bfe <_ZN6tflite10MicroGraph14GetAllocationsEv>
 8010fd4:	4602      	mov	r2, r0
 8010fd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010fd8:	00db      	lsls	r3, r3, #3
 8010fda:	4413      	add	r3, r2
                                     .node_and_registrations[i]
 8010fdc:	681a      	ldr	r2, [r3, #0]
 8010fde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010fe0:	212c      	movs	r1, #44	@ 0x2c
 8010fe2:	fb01 f303 	mul.w	r3, r1, r3
 8010fe6:	4413      	add	r3, r2
                                     .registration;
 8010fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010fea:	627b      	str	r3, [r7, #36]	@ 0x24
      if (registration == nullptr) {
 8010fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d105      	bne.n	8010ffe <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xfe>
        MicroPrintf("Skipping op for opcode_index %d\n", index);
 8010ff2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010ff4:	4870      	ldr	r0, [pc, #448]	@ (80111b8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b8>)
 8010ff6:	f000 fb0f 	bl	8011618 <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 8010ffa:	2301      	movs	r3, #1
 8010ffc:	e0d4      	b.n	80111a8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a8>
      }
      BuiltinOperator op_type =
 8010ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011000:	695b      	ldr	r3, [r3, #20]
 8011002:	623b      	str	r3, [r7, #32]
          static_cast<BuiltinOperator>(registration->builtin_code);

      const char* custom_data = nullptr;
 8011004:	2300      	movs	r3, #0
 8011006:	64fb      	str	r3, [r7, #76]	@ 0x4c
      size_t custom_data_size = 0;
 8011008:	2300      	movs	r3, #0
 801100a:	64bb      	str	r3, [r7, #72]	@ 0x48
      unsigned char* builtin_data = nullptr;
 801100c:	2300      	movs	r3, #0
 801100e:	60bb      	str	r3, [r7, #8]

      if (op_type == BuiltinOperator_CUSTOM) {
 8011010:	6a3b      	ldr	r3, [r7, #32]
 8011012:	2b20      	cmp	r3, #32
 8011014:	d11b      	bne.n	801104e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x14e>
        // Custom Ops may or may not have a non-null custom_options field.
        if (op->custom_options() != nullptr) {
 8011016:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011018:	f7ff fde3 	bl	8010be2 <_ZNK6tflite8Operator14custom_optionsEv>
 801101c:	4603      	mov	r3, r0
 801101e:	2b00      	cmp	r3, #0
 8011020:	bf14      	ite	ne
 8011022:	2301      	movne	r3, #1
 8011024:	2300      	moveq	r3, #0
 8011026:	b2db      	uxtb	r3, r3
 8011028:	2b00      	cmp	r3, #0
 801102a:	d04d      	beq.n	80110c8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c8>
          custom_data =
              reinterpret_cast<const char*>(op->custom_options()->data());
 801102c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801102e:	f7ff fdd8 	bl	8010be2 <_ZNK6tflite8Operator14custom_optionsEv>
 8011032:	4603      	mov	r3, r0
 8011034:	4618      	mov	r0, r3
 8011036:	f7f9 fb88 	bl	800a74a <_ZNK11flatbuffers6VectorIhmE4dataEv>
 801103a:	64f8      	str	r0, [r7, #76]	@ 0x4c
          custom_data_size = op->custom_options()->size();
 801103c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801103e:	f7ff fdd0 	bl	8010be2 <_ZNK6tflite8Operator14custom_optionsEv>
 8011042:	4603      	mov	r3, r0
 8011044:	4618      	mov	r0, r3
 8011046:	f7f9 f8bc 	bl	800a1c2 <_ZNK11flatbuffers6VectorIhmE4sizeEv>
 801104a:	64b8      	str	r0, [r7, #72]	@ 0x48
 801104c:	e03c      	b.n	80110c8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c8>
        }
      } else {
        if (op->custom_options() != nullptr) {
 801104e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011050:	f7ff fdc7 	bl	8010be2 <_ZNK6tflite8Operator14custom_optionsEv>
 8011054:	4603      	mov	r3, r0
 8011056:	2b00      	cmp	r3, #0
 8011058:	bf14      	ite	ne
 801105a:	2301      	movne	r3, #1
 801105c:	2300      	moveq	r3, #0
 801105e:	b2db      	uxtb	r3, r3
 8011060:	2b00      	cmp	r3, #0
 8011062:	d009      	beq.n	8011078 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x178>
          MicroPrintf(
 8011064:	6a38      	ldr	r0, [r7, #32]
 8011066:	f7fb f8dd 	bl	800c224 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>
 801106a:	4603      	mov	r3, r0
 801106c:	4619      	mov	r1, r3
 801106e:	4853      	ldr	r0, [pc, #332]	@ (80111bc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2bc>)
 8011070:	f000 fad2 	bl	8011618 <_Z11MicroPrintfPKcz>
              "Unsupported behavior: found builtin operator %s with custom "
              "options.\n",
              EnumNameBuiltinOperator(op_type));
          return kTfLiteError;
 8011074:	2301      	movs	r3, #1
 8011076:	e097      	b.n	80111a8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a8>
        }

        MicroOpResolver::BuiltinParseFunction parser =
            op_resolver_.GetOpDataParser(op_type);
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	685a      	ldr	r2, [r3, #4]
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	685b      	ldr	r3, [r3, #4]
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	3328      	adds	r3, #40	@ 0x28
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	6a39      	ldr	r1, [r7, #32]
 8011088:	4610      	mov	r0, r2
 801108a:	4798      	blx	r3
 801108c:	61f8      	str	r0, [r7, #28]
        if (parser == nullptr) {
 801108e:	69fb      	ldr	r3, [r7, #28]
 8011090:	2b00      	cmp	r3, #0
 8011092:	d109      	bne.n	80110a8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1a8>
          MicroPrintf("Did not find a parser for %s",
 8011094:	6a38      	ldr	r0, [r7, #32]
 8011096:	f7fb f8c5 	bl	800c224 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>
 801109a:	4603      	mov	r3, r0
 801109c:	4619      	mov	r1, r3
 801109e:	4848      	ldr	r0, [pc, #288]	@ (80111c0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2c0>)
 80110a0:	f000 faba 	bl	8011618 <_Z11MicroPrintfPKcz>
                      EnumNameBuiltinOperator(op_type));

          return kTfLiteError;
 80110a4:	2301      	movs	r3, #1
 80110a6:	e07f      	b.n	80111a8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a8>
        }
        TF_LITE_ENSURE_STATUS(parser(op, tflite::GetMicroErrorReporter(),
 80110a8:	f7ff f994 	bl	80103d4 <_ZN6tflite21GetMicroErrorReporterEv>
 80110ac:	4601      	mov	r1, r0
 80110ae:	f107 0308 	add.w	r3, r7, #8
 80110b2:	69fc      	ldr	r4, [r7, #28]
 80110b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80110b6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80110b8:	47a0      	blx	r4
 80110ba:	4603      	mov	r3, r0
 80110bc:	76fb      	strb	r3, [r7, #27]
 80110be:	7efb      	ldrb	r3, [r7, #27]
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d001      	beq.n	80110c8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1c8>
 80110c4:	7efb      	ldrb	r3, [r7, #27]
 80110c6:	e06f      	b.n	80111a8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a8>
                                     builtin_data_allocator,
                                     (void**)(&builtin_data)));
      }

      TfLiteIntArray* inputs_array =
          FlatBufferVectorToTfLiteTypeArray(op->inputs());
 80110c8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80110ca:	f7fc fd93 	bl	800dbf4 <_ZNK6tflite8Operator6inputsEv>
 80110ce:	4603      	mov	r3, r0
 80110d0:	4618      	mov	r0, r3
 80110d2:	f7fc fb09 	bl	800d6e8 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
 80110d6:	6178      	str	r0, [r7, #20]
      TfLiteIntArray* outputs_array =
          FlatBufferVectorToTfLiteTypeArray(op->outputs());
 80110d8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80110da:	f7fc fd99 	bl	800dc10 <_ZNK6tflite8Operator7outputsEv>
 80110de:	4603      	mov	r3, r0
 80110e0:	4618      	mov	r0, r3
 80110e2:	f7fc fb01 	bl	800d6e8 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
 80110e6:	6138      	str	r0, [r7, #16]

      TfLiteNode* node = &(
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	3370      	adds	r3, #112	@ 0x70
 80110ec:	4618      	mov	r0, r3
 80110ee:	f7ff fd86 	bl	8010bfe <_ZN6tflite10MicroGraph14GetAllocationsEv>
 80110f2:	4602      	mov	r2, r0
 80110f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80110f6:	00db      	lsls	r3, r3, #3
 80110f8:	4413      	add	r3, r2
 80110fa:	681a      	ldr	r2, [r3, #0]
 80110fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80110fe:	212c      	movs	r1, #44	@ 0x2c
 8011100:	fb01 f303 	mul.w	r3, r1, r3
 8011104:	4413      	add	r3, r2
 8011106:	60fb      	str	r3, [r7, #12]
      *node = {};
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	4618      	mov	r0, r3
 801110c:	2328      	movs	r3, #40	@ 0x28
 801110e:	461a      	mov	r2, r3
 8011110:	2100      	movs	r1, #0
 8011112:	f00b fadf 	bl	801c6d4 <memset>
      node->inputs = inputs_array;
 8011116:	68fb      	ldr	r3, [r7, #12]
 8011118:	697a      	ldr	r2, [r7, #20]
 801111a:	601a      	str	r2, [r3, #0]
      node->outputs = outputs_array;
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	693a      	ldr	r2, [r7, #16]
 8011120:	605a      	str	r2, [r3, #4]
      node->builtin_data = reinterpret_cast<void*>(builtin_data);
 8011122:	68ba      	ldr	r2, [r7, #8]
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	615a      	str	r2, [r3, #20]
      node->custom_initial_data = custom_data;
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801112c:	619a      	str	r2, [r3, #24]
      node->custom_initial_data_size = custom_data_size;
 801112e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	61da      	str	r2, [r3, #28]

      if (op->intermediates() && (op->intermediates()->size() > 0)) {
 8011134:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011136:	f7fc fd79 	bl	800dc2c <_ZNK6tflite8Operator13intermediatesEv>
 801113a:	4603      	mov	r3, r0
 801113c:	2b00      	cmp	r3, #0
 801113e:	d00b      	beq.n	8011158 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x258>
 8011140:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011142:	f7fc fd73 	bl	800dc2c <_ZNK6tflite8Operator13intermediatesEv>
 8011146:	4603      	mov	r3, r0
 8011148:	4618      	mov	r0, r3
 801114a:	f7f9 f88d 	bl	800a268 <_ZNK11flatbuffers6VectorIlmE4sizeEv>
 801114e:	4603      	mov	r3, r0
 8011150:	2b00      	cmp	r3, #0
 8011152:	d001      	beq.n	8011158 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x258>
 8011154:	2301      	movs	r3, #1
 8011156:	e000      	b.n	801115a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x25a>
 8011158:	2300      	movs	r3, #0
 801115a:	2b00      	cmp	r3, #0
 801115c:	d009      	beq.n	8011172 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x272>
        node->intermediates =
            FlatBufferVectorToTfLiteTypeArray(op->intermediates());
 801115e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011160:	f7fc fd64 	bl	800dc2c <_ZNK6tflite8Operator13intermediatesEv>
 8011164:	4603      	mov	r3, r0
 8011166:	4618      	mov	r0, r3
 8011168:	f7fc fabe 	bl	800d6e8 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
 801116c:	4602      	mov	r2, r0
        node->intermediates =
 801116e:	68fb      	ldr	r3, [r7, #12]
 8011170:	609a      	str	r2, [r3, #8]
    for (size_t i = 0; i < operators_size; ++i) {
 8011172:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011174:	3301      	adds	r3, #1
 8011176:	653b      	str	r3, [r7, #80]	@ 0x50
 8011178:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801117a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801117c:	429a      	cmp	r2, r3
 801117e:	f4ff aeea 	bcc.w	8010f56 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x56>
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
 8011182:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011184:	3301      	adds	r3, #1
 8011186:	657b      	str	r3, [r7, #84]	@ 0x54
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	3370      	adds	r3, #112	@ 0x70
 801118c:	4618      	mov	r0, r3
 801118e:	f7ff fc68 	bl	8010a62 <_ZN6tflite10MicroGraph12NumSubgraphsEv>
 8011192:	4602      	mov	r2, r0
 8011194:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011196:	4293      	cmp	r3, r2
 8011198:	bfb4      	ite	lt
 801119a:	2301      	movlt	r3, #1
 801119c:	2300      	movge	r3, #0
 801119e:	b2db      	uxtb	r3, r3
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	f47f aeb4 	bne.w	8010f0e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xe>
      }
    }
  }
  return kTfLiteOk;
 80111a6:	2300      	movs	r3, #0
}
 80111a8:	4618      	mov	r0, r3
 80111aa:	375c      	adds	r7, #92	@ 0x5c
 80111ac:	46bd      	mov	sp, r7
 80111ae:	bd90      	pop	{r4, r7, pc}
 80111b0:	08021bec 	.word	0x08021bec
 80111b4:	08021c18 	.word	0x08021c18
 80111b8:	08021c48 	.word	0x08021c48
 80111bc:	08021c6c 	.word	0x08021c6c
 80111c0:	08021cb4 	.word	0x08021cb4

080111c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>:

TfLiteStatus MicroInterpreter::AllocateTensors() {
 80111c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111c8:	b08a      	sub	sp, #40	@ 0x28
 80111ca:	af02      	add	r7, sp, #8
 80111cc:	6078      	str	r0, [r7, #4]
  SubgraphAllocations* allocations = allocator_.StartModelAllocation(model_);
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	681b      	ldr	r3, [r3, #0]
 80111d6:	4619      	mov	r1, r3
 80111d8:	4610      	mov	r0, r2
 80111da:	f7fe f9bd 	bl	800f558 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>
 80111de:	6178      	str	r0, [r7, #20]

  if (allocations == nullptr) {
 80111e0:	697b      	ldr	r3, [r7, #20]
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d108      	bne.n	80111f8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x34>
    MicroPrintf("Failed starting model allocation.\n");
 80111e6:	48a6      	ldr	r0, [pc, #664]	@ (8011480 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2bc>)
 80111e8:	f000 fa16 	bl	8011618 <_Z11MicroPrintfPKcz>
    initialization_status_ = kTfLiteError;
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	2201      	movs	r2, #1
 80111f0:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
    return kTfLiteError;
 80111f4:	2301      	movs	r3, #1
 80111f6:	e13e      	b.n	8011476 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b2>
  }

  graph_.SetSubgraphAllocations(allocations);
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	3370      	adds	r3, #112	@ 0x70
 80111fc:	6979      	ldr	r1, [r7, #20]
 80111fe:	4618      	mov	r0, r3
 8011200:	f7ff fc41 	bl	8010a86 <_ZN6tflite10MicroGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>

  TF_LITE_ENSURE_STATUS(PrepareNodeAndRegistrationDataFromFlatbuffer());
 8011204:	6878      	ldr	r0, [r7, #4]
 8011206:	f7ff fe7b 	bl	8010f00 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>
 801120a:	4603      	mov	r3, r0
 801120c:	74fb      	strb	r3, [r7, #19]
 801120e:	7cfb      	ldrb	r3, [r7, #19]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d001      	beq.n	8011218 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x54>
 8011214:	7cfb      	ldrb	r3, [r7, #19]
 8011216:	e12e      	b.n	8011476 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b2>

  // Only allow AllocatePersistentBuffer in Init stage.
  context_.AllocatePersistentBuffer = MicroContextAllocatePersistentBuffer;
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	4a9a      	ldr	r2, [pc, #616]	@ (8011484 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c0>)
 801121c:	641a      	str	r2, [r3, #64]	@ 0x40
  context_.RequestScratchBufferInArena = nullptr;
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	2200      	movs	r2, #0
 8011222:	649a      	str	r2, [r3, #72]	@ 0x48
  context_.GetScratchBuffer = nullptr;
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	2200      	movs	r2, #0
 8011228:	64da      	str	r2, [r3, #76]	@ 0x4c
  context_.GetExternalContext = nullptr;
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	2200      	movs	r2, #0
 801122e:	631a      	str	r2, [r3, #48]	@ 0x30
  TF_LITE_ENSURE_STATUS(graph_.InitSubgraphs());
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	3370      	adds	r3, #112	@ 0x70
 8011234:	4618      	mov	r0, r3
 8011236:	f7ff f993 	bl	8010560 <_ZN6tflite10MicroGraph13InitSubgraphsEv>
 801123a:	4603      	mov	r3, r0
 801123c:	74bb      	strb	r3, [r7, #18]
 801123e:	7cbb      	ldrb	r3, [r7, #18]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d001      	beq.n	8011248 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x84>
 8011244:	7cbb      	ldrb	r3, [r7, #18]
 8011246:	e116      	b.n	8011476 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b2>

  // Both AllocatePersistentBuffer and RequestScratchBufferInArena is
  // available in Prepare stage.
  context_.RequestScratchBufferInArena =
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	4a8f      	ldr	r2, [pc, #572]	@ (8011488 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c4>)
 801124c:	649a      	str	r2, [r3, #72]	@ 0x48
      MicroContextRequestScratchBufferInArena;
  // external_context become available in Prepare stage.
  context_.GetExternalContext = MicroContextGetExternalContext;
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	4a8e      	ldr	r2, [pc, #568]	@ (801148c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c8>)
 8011252:	631a      	str	r2, [r3, #48]	@ 0x30

  TF_LITE_ENSURE_STATUS(graph_.PrepareSubgraphs());
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	3370      	adds	r3, #112	@ 0x70
 8011258:	4618      	mov	r0, r3
 801125a:	f7ff f9f1 	bl	8010640 <_ZN6tflite10MicroGraph16PrepareSubgraphsEv>
 801125e:	4603      	mov	r3, r0
 8011260:	747b      	strb	r3, [r7, #17]
 8011262:	7c7b      	ldrb	r3, [r7, #17]
 8011264:	2b00      	cmp	r3, #0
 8011266:	d001      	beq.n	801126c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xa8>
 8011268:	7c7b      	ldrb	r3, [r7, #17]
 801126a:	e104      	b.n	8011476 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b2>

  // Prepare is done, we're ready for Invoke. Memory allocation is no longer
  // allowed. Kernels can only fetch scratch buffers via GetScratchBuffer.
  context_.AllocatePersistentBuffer = nullptr;
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	2200      	movs	r2, #0
 8011270:	641a      	str	r2, [r3, #64]	@ 0x40
  context_.RequestScratchBufferInArena = nullptr;
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	2200      	movs	r2, #0
 8011276:	649a      	str	r2, [r3, #72]	@ 0x48
  context_.GetScratchBuffer = MicroContextGetScratchBuffer;
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	4a85      	ldr	r2, [pc, #532]	@ (8011490 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2cc>)
 801127c:	64da      	str	r2, [r3, #76]	@ 0x4c

  TF_LITE_ENSURE_OK(&context_, allocator_.FinishModelAllocation(
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	6edc      	ldr	r4, [r3, #108]	@ 0x6c
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	681d      	ldr	r5, [r3, #0]
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	3370      	adds	r3, #112	@ 0x70
 801128a:	4618      	mov	r0, r3
 801128c:	f7ff fcb7 	bl	8010bfe <_ZN6tflite10MicroGraph14GetAllocationsEv>
 8011290:	4602      	mov	r2, r0
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	3394      	adds	r3, #148	@ 0x94
 8011296:	4629      	mov	r1, r5
 8011298:	4620      	mov	r0, r4
 801129a:	f7fe f9dd 	bl	800f658 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>
 801129e:	4603      	mov	r3, r0
 80112a0:	743b      	strb	r3, [r7, #16]
 80112a2:	7c3b      	ldrb	r3, [r7, #16]
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d001      	beq.n	80112ac <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xe8>
 80112a8:	7c3b      	ldrb	r3, [r7, #16]
 80112aa:	e0e4      	b.n	8011476 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b2>
                                   &scratch_buffer_handles_));

  // TODO(b/162311891): Drop these allocations when the interpreter supports
  // handling buffers from TfLiteEvalTensor.
  input_tensors_ =
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	6edd      	ldr	r5, [r3, #108]	@ 0x6c
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	3314      	adds	r3, #20
 80112b8:	681c      	ldr	r4, [r3, #0]
          sizeof(TfLiteTensor*) * inputs_size()));
 80112ba:	6878      	ldr	r0, [r7, #4]
 80112bc:	f7ff fd31 	bl	8010d22 <_ZNK6tflite16MicroInterpreter11inputs_sizeEv>
 80112c0:	4603      	mov	r3, r0
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
 80112c2:	009b      	lsls	r3, r3, #2
 80112c4:	4619      	mov	r1, r3
 80112c6:	4628      	mov	r0, r5
 80112c8:	47a0      	blx	r4
 80112ca:	4602      	mov	r2, r0
  input_tensors_ =
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  if (input_tensors_ == nullptr) {
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d10a      	bne.n	80112f2 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x12e>
    MicroPrintf(
        "Failed to allocate memory for context->input_tensors_, "
        "%d bytes required",
        sizeof(TfLiteTensor*) * inputs_size());
 80112dc:	6878      	ldr	r0, [r7, #4]
 80112de:	f7ff fd20 	bl	8010d22 <_ZNK6tflite16MicroInterpreter11inputs_sizeEv>
 80112e2:	4603      	mov	r3, r0
    MicroPrintf(
 80112e4:	009b      	lsls	r3, r3, #2
 80112e6:	4619      	mov	r1, r3
 80112e8:	486a      	ldr	r0, [pc, #424]	@ (8011494 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2d0>)
 80112ea:	f000 f995 	bl	8011618 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 80112ee:	2301      	movs	r3, #1
 80112f0:	e0c1      	b.n	8011476 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b2>
  }

  for (size_t i = 0; i < inputs_size(); ++i) {
 80112f2:	2300      	movs	r3, #0
 80112f4:	61fb      	str	r3, [r7, #28]
 80112f6:	e038      	b.n	801136a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1a6>
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	6ede      	ldr	r6, [r3, #108]	@ 0x6c
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011300:	681b      	ldr	r3, [r3, #0]
 8011302:	681d      	ldr	r5, [r3, #0]
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	603b      	str	r3, [r7, #0]
        model_, graph_.GetAllocations(), inputs().Get(i), 0);
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	3370      	adds	r3, #112	@ 0x70
 801130e:	4618      	mov	r0, r3
 8011310:	f7ff fc75 	bl	8010bfe <_ZN6tflite10MicroGraph14GetAllocationsEv>
 8011314:	4680      	mov	r8, r0
 8011316:	6878      	ldr	r0, [r7, #4]
 8011318:	f7ff fd1e 	bl	8010d58 <_ZNK6tflite16MicroInterpreter6inputsEv>
 801131c:	4603      	mov	r3, r0
 801131e:	69f9      	ldr	r1, [r7, #28]
 8011320:	4618      	mov	r0, r3
 8011322:	f7f8 ffaf 	bl	800a284 <_ZNK11flatbuffers6VectorIlmE3GetEm>
 8011326:	4601      	mov	r1, r0
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 801132e:	69fb      	ldr	r3, [r7, #28]
 8011330:	009b      	lsls	r3, r3, #2
 8011332:	18d4      	adds	r4, r2, r3
 8011334:	2300      	movs	r3, #0
 8011336:	9300      	str	r3, [sp, #0]
 8011338:	460b      	mov	r3, r1
 801133a:	4642      	mov	r2, r8
 801133c:	6839      	ldr	r1, [r7, #0]
 801133e:	4630      	mov	r0, r6
 8011340:	47a8      	blx	r5
 8011342:	4603      	mov	r3, r0
 8011344:	6023      	str	r3, [r4, #0]
    if (input_tensors_[i] == nullptr) {
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 801134c:	69fb      	ldr	r3, [r7, #28]
 801134e:	009b      	lsls	r3, r3, #2
 8011350:	4413      	add	r3, r2
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	2b00      	cmp	r3, #0
 8011356:	d105      	bne.n	8011364 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1a0>
      MicroPrintf("Failed to initialize input tensor %d", i);
 8011358:	69f9      	ldr	r1, [r7, #28]
 801135a:	484f      	ldr	r0, [pc, #316]	@ (8011498 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2d4>)
 801135c:	f000 f95c 	bl	8011618 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 8011360:	2301      	movs	r3, #1
 8011362:	e088      	b.n	8011476 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b2>
  for (size_t i = 0; i < inputs_size(); ++i) {
 8011364:	69fb      	ldr	r3, [r7, #28]
 8011366:	3301      	adds	r3, #1
 8011368:	61fb      	str	r3, [r7, #28]
 801136a:	6878      	ldr	r0, [r7, #4]
 801136c:	f7ff fcd9 	bl	8010d22 <_ZNK6tflite16MicroInterpreter11inputs_sizeEv>
 8011370:	4602      	mov	r2, r0
 8011372:	69fb      	ldr	r3, [r7, #28]
 8011374:	4293      	cmp	r3, r2
 8011376:	bf34      	ite	cc
 8011378:	2301      	movcc	r3, #1
 801137a:	2300      	movcs	r3, #0
 801137c:	b2db      	uxtb	r3, r3
 801137e:	2b00      	cmp	r3, #0
 8011380:	d1ba      	bne.n	80112f8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x134>
  }

  // TODO(b/162311891): Drop these allocations when the interpreter supports
  // handling buffers from TfLiteEvalTensor.
  output_tensors_ =
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	6edd      	ldr	r5, [r3, #108]	@ 0x6c
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	3314      	adds	r3, #20
 801138e:	681c      	ldr	r4, [r3, #0]
          sizeof(TfLiteTensor*) * outputs_size()));
 8011390:	6878      	ldr	r0, [r7, #4]
 8011392:	f7ff fcf8 	bl	8010d86 <_ZNK6tflite16MicroInterpreter12outputs_sizeEv>
 8011396:	4603      	mov	r3, r0
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
 8011398:	009b      	lsls	r3, r3, #2
 801139a:	4619      	mov	r1, r3
 801139c:	4628      	mov	r0, r5
 801139e:	47a0      	blx	r4
 80113a0:	4602      	mov	r2, r0
  output_tensors_ =
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  if (output_tensors_ == nullptr) {
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d10a      	bne.n	80113c8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x204>
    MicroPrintf(
        "Failed to allocate memory for context->output_tensors_, "
        "%d bytes required",
        sizeof(TfLiteTensor*) * outputs_size());
 80113b2:	6878      	ldr	r0, [r7, #4]
 80113b4:	f7ff fce7 	bl	8010d86 <_ZNK6tflite16MicroInterpreter12outputs_sizeEv>
 80113b8:	4603      	mov	r3, r0
    MicroPrintf(
 80113ba:	009b      	lsls	r3, r3, #2
 80113bc:	4619      	mov	r1, r3
 80113be:	4837      	ldr	r0, [pc, #220]	@ (801149c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2d8>)
 80113c0:	f000 f92a 	bl	8011618 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 80113c4:	2301      	movs	r3, #1
 80113c6:	e056      	b.n	8011476 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b2>
  }

  for (size_t i = 0; i < outputs_size(); ++i) {
 80113c8:	2300      	movs	r3, #0
 80113ca:	61bb      	str	r3, [r7, #24]
 80113cc:	e038      	b.n	8011440 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x27c>
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	6ede      	ldr	r6, [r3, #108]	@ 0x6c
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	681d      	ldr	r5, [r3, #0]
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	603b      	str	r3, [r7, #0]
        model_, graph_.GetAllocations(), outputs().Get(i), 0);
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	3370      	adds	r3, #112	@ 0x70
 80113e4:	4618      	mov	r0, r3
 80113e6:	f7ff fc0a 	bl	8010bfe <_ZN6tflite10MicroGraph14GetAllocationsEv>
 80113ea:	4680      	mov	r8, r0
 80113ec:	6878      	ldr	r0, [r7, #4]
 80113ee:	f7ff fce5 	bl	8010dbc <_ZNK6tflite16MicroInterpreter7outputsEv>
 80113f2:	4603      	mov	r3, r0
 80113f4:	69b9      	ldr	r1, [r7, #24]
 80113f6:	4618      	mov	r0, r3
 80113f8:	f7f8 ff44 	bl	800a284 <_ZNK11flatbuffers6VectorIlmE3GetEm>
 80113fc:	4601      	mov	r1, r0
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8011404:	69bb      	ldr	r3, [r7, #24]
 8011406:	009b      	lsls	r3, r3, #2
 8011408:	18d4      	adds	r4, r2, r3
 801140a:	2300      	movs	r3, #0
 801140c:	9300      	str	r3, [sp, #0]
 801140e:	460b      	mov	r3, r1
 8011410:	4642      	mov	r2, r8
 8011412:	6839      	ldr	r1, [r7, #0]
 8011414:	4630      	mov	r0, r6
 8011416:	47a8      	blx	r5
 8011418:	4603      	mov	r3, r0
 801141a:	6023      	str	r3, [r4, #0]
    if (output_tensors_[i] == nullptr) {
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8011422:	69bb      	ldr	r3, [r7, #24]
 8011424:	009b      	lsls	r3, r3, #2
 8011426:	4413      	add	r3, r2
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	2b00      	cmp	r3, #0
 801142c:	d105      	bne.n	801143a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x276>
      MicroPrintf("Failed to initialize output tensor %d", i);
 801142e:	69b9      	ldr	r1, [r7, #24]
 8011430:	481b      	ldr	r0, [pc, #108]	@ (80114a0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2dc>)
 8011432:	f000 f8f1 	bl	8011618 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 8011436:	2301      	movs	r3, #1
 8011438:	e01d      	b.n	8011476 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b2>
  for (size_t i = 0; i < outputs_size(); ++i) {
 801143a:	69bb      	ldr	r3, [r7, #24]
 801143c:	3301      	adds	r3, #1
 801143e:	61bb      	str	r3, [r7, #24]
 8011440:	6878      	ldr	r0, [r7, #4]
 8011442:	f7ff fca0 	bl	8010d86 <_ZNK6tflite16MicroInterpreter12outputs_sizeEv>
 8011446:	4602      	mov	r2, r0
 8011448:	69bb      	ldr	r3, [r7, #24]
 801144a:	4293      	cmp	r3, r2
 801144c:	bf34      	ite	cc
 801144e:	2301      	movcc	r3, #1
 8011450:	2300      	movcs	r3, #0
 8011452:	b2db      	uxtb	r3, r3
 8011454:	2b00      	cmp	r3, #0
 8011456:	d1ba      	bne.n	80113ce <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x20a>
    }
  }

  TF_LITE_ENSURE_STATUS(Reset());
 8011458:	6878      	ldr	r0, [r7, #4]
 801145a:	f000 f895 	bl	8011588 <_ZN6tflite16MicroInterpreter5ResetEv>
 801145e:	4603      	mov	r3, r0
 8011460:	73fb      	strb	r3, [r7, #15]
 8011462:	7bfb      	ldrb	r3, [r7, #15]
 8011464:	2b00      	cmp	r3, #0
 8011466:	d001      	beq.n	801146c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2a8>
 8011468:	7bfb      	ldrb	r3, [r7, #15]
 801146a:	e004      	b.n	8011476 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2b2>

  tensors_allocated_ = true;
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	2201      	movs	r2, #1
 8011470:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
  return kTfLiteOk;
 8011474:	2300      	movs	r3, #0
}
 8011476:	4618      	mov	r0, r3
 8011478:	3720      	adds	r7, #32
 801147a:	46bd      	mov	sp, r7
 801147c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011480:	08021cd4 	.word	0x08021cd4
 8011484:	08010c2f 	.word	0x08010c2f
 8011488:	08010c57 	.word	0x08010c57
 801148c:	08010cfb 	.word	0x08010cfb
 8011490:	08010c83 	.word	0x08010c83
 8011494:	08021cf8 	.word	0x08021cf8
 8011498:	08021d44 	.word	0x08021d44
 801149c:	08021d6c 	.word	0x08021d6c
 80114a0:	08021db8 	.word	0x08021db8

080114a4 <_ZN6tflite16MicroInterpreter6InvokeEv>:

TfLiteStatus MicroInterpreter::Invoke() {
 80114a4:	b580      	push	{r7, lr}
 80114a6:	b084      	sub	sp, #16
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	6078      	str	r0, [r7, #4]
  if (initialization_status_ != kTfLiteOk) {
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80114b2:	2b00      	cmp	r3, #0
 80114b4:	d004      	beq.n	80114c0 <_ZN6tflite16MicroInterpreter6InvokeEv+0x1c>
    MicroPrintf("Invoke() called after initialization failed\n");
 80114b6:	4811      	ldr	r0, [pc, #68]	@ (80114fc <_ZN6tflite16MicroInterpreter6InvokeEv+0x58>)
 80114b8:	f000 f8ae 	bl	8011618 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 80114bc:	2301      	movs	r3, #1
 80114be:	e019      	b.n	80114f4 <_ZN6tflite16MicroInterpreter6InvokeEv+0x50>
  }

  // Ensure tensors are allocated before the interpreter is invoked to avoid
  // difficult to debug segfaults.
  if (!tensors_allocated_) {
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 80114c6:	f083 0301 	eor.w	r3, r3, #1
 80114ca:	b2db      	uxtb	r3, r3
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d009      	beq.n	80114e4 <_ZN6tflite16MicroInterpreter6InvokeEv+0x40>
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
 80114d0:	6878      	ldr	r0, [r7, #4]
 80114d2:	f7ff fe77 	bl	80111c4 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
 80114d6:	4603      	mov	r3, r0
 80114d8:	73fb      	strb	r3, [r7, #15]
 80114da:	7bfb      	ldrb	r3, [r7, #15]
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d001      	beq.n	80114e4 <_ZN6tflite16MicroInterpreter6InvokeEv+0x40>
 80114e0:	7bfb      	ldrb	r3, [r7, #15]
 80114e2:	e007      	b.n	80114f4 <_ZN6tflite16MicroInterpreter6InvokeEv+0x50>
  }
  return graph_.InvokeSubgraph(0);
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	3370      	adds	r3, #112	@ 0x70
 80114e8:	2100      	movs	r1, #0
 80114ea:	4618      	mov	r0, r3
 80114ec:	f7ff f97e 	bl	80107ec <_ZN6tflite10MicroGraph14InvokeSubgraphEi>
 80114f0:	4603      	mov	r3, r0
 80114f2:	bf00      	nop
}
 80114f4:	4618      	mov	r0, r3
 80114f6:	3710      	adds	r7, #16
 80114f8:	46bd      	mov	sp, r7
 80114fa:	bd80      	pop	{r7, pc}
 80114fc:	08021de0 	.word	0x08021de0

08011500 <_ZN6tflite16MicroInterpreter5inputEj>:

TfLiteTensor* MicroInterpreter::input(size_t index) {
 8011500:	b580      	push	{r7, lr}
 8011502:	b084      	sub	sp, #16
 8011504:	af00      	add	r7, sp, #0
 8011506:	6078      	str	r0, [r7, #4]
 8011508:	6039      	str	r1, [r7, #0]
  const size_t length = inputs_size();
 801150a:	6878      	ldr	r0, [r7, #4]
 801150c:	f7ff fc09 	bl	8010d22 <_ZNK6tflite16MicroInterpreter11inputs_sizeEv>
 8011510:	60f8      	str	r0, [r7, #12]
  if (index >= length) {
 8011512:	683a      	ldr	r2, [r7, #0]
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	429a      	cmp	r2, r3
 8011518:	d306      	bcc.n	8011528 <_ZN6tflite16MicroInterpreter5inputEj+0x28>
    MicroPrintf("Input index %d out of range (length is %d)", index, length);
 801151a:	68fa      	ldr	r2, [r7, #12]
 801151c:	6839      	ldr	r1, [r7, #0]
 801151e:	4808      	ldr	r0, [pc, #32]	@ (8011540 <_ZN6tflite16MicroInterpreter5inputEj+0x40>)
 8011520:	f000 f87a 	bl	8011618 <_Z11MicroPrintfPKcz>
    return nullptr;
 8011524:	2300      	movs	r3, #0
 8011526:	e006      	b.n	8011536 <_ZN6tflite16MicroInterpreter5inputEj+0x36>
  }
  return input_tensors_[index];
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 801152e:	683b      	ldr	r3, [r7, #0]
 8011530:	009b      	lsls	r3, r3, #2
 8011532:	4413      	add	r3, r2
 8011534:	681b      	ldr	r3, [r3, #0]
}
 8011536:	4618      	mov	r0, r3
 8011538:	3710      	adds	r7, #16
 801153a:	46bd      	mov	sp, r7
 801153c:	bd80      	pop	{r7, pc}
 801153e:	bf00      	nop
 8011540:	08021e10 	.word	0x08021e10

08011544 <_ZN6tflite16MicroInterpreter6outputEj>:

TfLiteTensor* MicroInterpreter::output(size_t index) {
 8011544:	b580      	push	{r7, lr}
 8011546:	b084      	sub	sp, #16
 8011548:	af00      	add	r7, sp, #0
 801154a:	6078      	str	r0, [r7, #4]
 801154c:	6039      	str	r1, [r7, #0]
  const size_t length = outputs_size();
 801154e:	6878      	ldr	r0, [r7, #4]
 8011550:	f7ff fc19 	bl	8010d86 <_ZNK6tflite16MicroInterpreter12outputs_sizeEv>
 8011554:	60f8      	str	r0, [r7, #12]
  if (index >= length) {
 8011556:	683a      	ldr	r2, [r7, #0]
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	429a      	cmp	r2, r3
 801155c:	d306      	bcc.n	801156c <_ZN6tflite16MicroInterpreter6outputEj+0x28>
    MicroPrintf("Output index %d out of range (length is %d)", index, length);
 801155e:	68fa      	ldr	r2, [r7, #12]
 8011560:	6839      	ldr	r1, [r7, #0]
 8011562:	4808      	ldr	r0, [pc, #32]	@ (8011584 <_ZN6tflite16MicroInterpreter6outputEj+0x40>)
 8011564:	f000 f858 	bl	8011618 <_Z11MicroPrintfPKcz>
    return nullptr;
 8011568:	2300      	movs	r3, #0
 801156a:	e006      	b.n	801157a <_ZN6tflite16MicroInterpreter6outputEj+0x36>
  }
  return output_tensors_[index];
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8011572:	683b      	ldr	r3, [r7, #0]
 8011574:	009b      	lsls	r3, r3, #2
 8011576:	4413      	add	r3, r2
 8011578:	681b      	ldr	r3, [r3, #0]
}
 801157a:	4618      	mov	r0, r3
 801157c:	3710      	adds	r7, #16
 801157e:	46bd      	mov	sp, r7
 8011580:	bd80      	pop	{r7, pc}
 8011582:	bf00      	nop
 8011584:	08021e3c 	.word	0x08021e3c

08011588 <_ZN6tflite16MicroInterpreter5ResetEv>:
// Repurposing free subgraphs to reset state for some ops for now
// will reset api is made. See b/220940833#comment25 for more context.
TfLiteStatus MicroInterpreter::Reset() {
 8011588:	b580      	push	{r7, lr}
 801158a:	b084      	sub	sp, #16
 801158c:	af00      	add	r7, sp, #0
 801158e:	6078      	str	r0, [r7, #4]
  TfLiteStatus status = graph_.FreeSubgraphs();
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	3370      	adds	r3, #112	@ 0x70
 8011594:	4618      	mov	r0, r3
 8011596:	f7ff f8c9 	bl	801072c <_ZN6tflite10MicroGraph13FreeSubgraphsEv>
 801159a:	4603      	mov	r3, r0
 801159c:	73fb      	strb	r3, [r7, #15]
  if (status != kTfLiteOk) {
 801159e:	7bfb      	ldrb	r3, [r7, #15]
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d001      	beq.n	80115a8 <_ZN6tflite16MicroInterpreter5ResetEv+0x20>
    return status;
 80115a4:	7bfb      	ldrb	r3, [r7, #15]
 80115a6:	e006      	b.n	80115b6 <_ZN6tflite16MicroInterpreter5ResetEv+0x2e>
  }
  return graph_.ResetVariableTensors();
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	3370      	adds	r3, #112	@ 0x70
 80115ac:	4618      	mov	r0, r3
 80115ae:	f7ff f9bd 	bl	801092c <_ZN6tflite10MicroGraph20ResetVariableTensorsEv>
 80115b2:	4603      	mov	r3, r0
 80115b4:	bf00      	nop
}
 80115b6:	4618      	mov	r0, r3
 80115b8:	3710      	adds	r7, #16
 80115ba:	46bd      	mov	sp, r7
 80115bc:	bd80      	pop	{r7, pc}
	...

080115c0 <_Z3LogPKcSt9__va_list>:
#if !defined(TF_LITE_STRIP_ERROR_STRINGS)
#include "tensorflow/lite/micro/debug_log.h"
#include "tensorflow/lite/micro/micro_string.h"
#endif

void Log(const char* format, va_list args) {
 80115c0:	b580      	push	{r7, lr}
 80115c2:	b0c2      	sub	sp, #264	@ 0x108
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80115ca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80115ce:	6018      	str	r0, [r3, #0]
 80115d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80115d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80115d8:	6019      	str	r1, [r3, #0]
  // Only pulling in the implementation of this function for builds where we
  // expect to make use of it to be extra cautious about not increasing the code
  // size.
  static constexpr int kMaxLogLen = 256;
  char log_buffer[kMaxLogLen];
  MicroVsnprintf(log_buffer, kMaxLogLen, format, args);
 80115da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80115de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80115e2:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 80115e6:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80115ea:	f107 0008 	add.w	r0, r7, #8
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	6812      	ldr	r2, [r2, #0]
 80115f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80115f6:	f000 fa5d 	bl	8011ab4 <MicroVsnprintf>
  DebugLog(log_buffer);
 80115fa:	f107 0308 	add.w	r3, r7, #8
 80115fe:	4618      	mov	r0, r3
 8011600:	f7fc f804 	bl	800d60c <DebugLog>
  DebugLog("\r\n");
 8011604:	4803      	ldr	r0, [pc, #12]	@ (8011614 <_Z3LogPKcSt9__va_list+0x54>)
 8011606:	f7fc f801 	bl	800d60c <DebugLog>
#endif
}
 801160a:	bf00      	nop
 801160c:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8011610:	46bd      	mov	sp, r7
 8011612:	bd80      	pop	{r7, pc}
 8011614:	080221ec 	.word	0x080221ec

08011618 <_Z11MicroPrintfPKcz>:

#if !defined(TF_LITE_STRIP_ERROR_STRINGS)
void MicroPrintf(const char* format, ...) {
 8011618:	b40f      	push	{r0, r1, r2, r3}
 801161a:	b580      	push	{r7, lr}
 801161c:	b082      	sub	sp, #8
 801161e:	af00      	add	r7, sp, #0
  va_list args;
  va_start(args, format);
 8011620:	f107 0314 	add.w	r3, r7, #20
 8011624:	607b      	str	r3, [r7, #4]
  Log(format, args);
 8011626:	6879      	ldr	r1, [r7, #4]
 8011628:	6938      	ldr	r0, [r7, #16]
 801162a:	f7ff ffc9 	bl	80115c0 <_Z3LogPKcSt9__va_list>
  va_end(args);
}
 801162e:	bf00      	nop
 8011630:	3708      	adds	r7, #8
 8011632:	46bd      	mov	sp, r7
 8011634:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8011638:	b004      	add	sp, #16
 801163a:	4770      	bx	lr

0801163c <_ZN6tflite22MicroResourceVariables8ResetAllEv>:
  TFLITE_DCHECK(input_buffer != nullptr);
  memcpy(variable.resource_buffer, input_buffer, variable.bytes);
  return kTfLiteOk;
}

TfLiteStatus MicroResourceVariables::ResetAll() {
 801163c:	b5b0      	push	{r4, r5, r7, lr}
 801163e:	b088      	sub	sp, #32
 8011640:	af00      	add	r7, sp, #0
 8011642:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < num_resource_variables_; i++) {
 8011644:	2300      	movs	r3, #0
 8011646:	61fb      	str	r3, [r7, #28]
 8011648:	e019      	b.n	801167e <_ZN6tflite22MicroResourceVariables8ResetAllEv+0x42>
    MicroResourceVariable variable = resource_variables_[i];
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	6819      	ldr	r1, [r3, #0]
 801164e:	69fa      	ldr	r2, [r7, #28]
 8011650:	4613      	mov	r3, r2
 8011652:	009b      	lsls	r3, r3, #2
 8011654:	4413      	add	r3, r2
 8011656:	009b      	lsls	r3, r3, #2
 8011658:	440b      	add	r3, r1
 801165a:	f107 0408 	add.w	r4, r7, #8
 801165e:	461d      	mov	r5, r3
 8011660:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011662:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011664:	682b      	ldr	r3, [r5, #0]
 8011666:	6023      	str	r3, [r4, #0]
    // TODO(b/269669735): Explains why casting zero_point to int8 and memset.
    memset(variable.resource_buffer, variable.default_value, variable.bytes);
 8011668:	693b      	ldr	r3, [r7, #16]
 801166a:	f997 2018 	ldrsb.w	r2, [r7, #24]
 801166e:	4611      	mov	r1, r2
 8011670:	697a      	ldr	r2, [r7, #20]
 8011672:	4618      	mov	r0, r3
 8011674:	f00b f82e 	bl	801c6d4 <memset>
  for (int i = 0; i < num_resource_variables_; i++) {
 8011678:	69fb      	ldr	r3, [r7, #28]
 801167a:	3301      	adds	r3, #1
 801167c:	61fb      	str	r3, [r7, #28]
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	689b      	ldr	r3, [r3, #8]
 8011682:	69fa      	ldr	r2, [r7, #28]
 8011684:	429a      	cmp	r2, r3
 8011686:	dbe0      	blt.n	801164a <_ZN6tflite22MicroResourceVariables8ResetAllEv+0xe>
  }
  return kTfLiteOk;
 8011688:	2300      	movs	r3, #0
}
 801168a:	4618      	mov	r0, r3
 801168c:	3720      	adds	r7, #32
 801168e:	46bd      	mov	sp, r7
 8011690:	bdb0      	pop	{r4, r5, r7, pc}

08011692 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>:

// All input buffers to the number conversion functions must be this long.
const int kFastToBufferSize = 48;

// Reverses a zero-terminated string in-place.
char* ReverseStringInPlace(char* start, char* end) {
 8011692:	b480      	push	{r7}
 8011694:	b087      	sub	sp, #28
 8011696:	af00      	add	r7, sp, #0
 8011698:	6078      	str	r0, [r7, #4]
 801169a:	6039      	str	r1, [r7, #0]
  char* p1 = start;
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	617b      	str	r3, [r7, #20]
  char* p2 = end - 1;
 80116a0:	683b      	ldr	r3, [r7, #0]
 80116a2:	3b01      	subs	r3, #1
 80116a4:	613b      	str	r3, [r7, #16]
  while (p1 < p2) {
 80116a6:	e00d      	b.n	80116c4 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0x32>
    char tmp = *p1;
 80116a8:	697b      	ldr	r3, [r7, #20]
 80116aa:	781b      	ldrb	r3, [r3, #0]
 80116ac:	73fb      	strb	r3, [r7, #15]
    *p1++ = *p2;
 80116ae:	697b      	ldr	r3, [r7, #20]
 80116b0:	1c5a      	adds	r2, r3, #1
 80116b2:	617a      	str	r2, [r7, #20]
 80116b4:	693a      	ldr	r2, [r7, #16]
 80116b6:	7812      	ldrb	r2, [r2, #0]
 80116b8:	701a      	strb	r2, [r3, #0]
    *p2-- = tmp;
 80116ba:	693b      	ldr	r3, [r7, #16]
 80116bc:	1e5a      	subs	r2, r3, #1
 80116be:	613a      	str	r2, [r7, #16]
 80116c0:	7bfa      	ldrb	r2, [r7, #15]
 80116c2:	701a      	strb	r2, [r3, #0]
  while (p1 < p2) {
 80116c4:	697a      	ldr	r2, [r7, #20]
 80116c6:	693b      	ldr	r3, [r7, #16]
 80116c8:	429a      	cmp	r2, r3
 80116ca:	d3ed      	bcc.n	80116a8 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0x16>
  }
  return start;
 80116cc:	687b      	ldr	r3, [r7, #4]
}
 80116ce:	4618      	mov	r0, r3
 80116d0:	371c      	adds	r7, #28
 80116d2:	46bd      	mov	sp, r7
 80116d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116d8:	4770      	bx	lr

080116da <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>:

// Appends a string to a string, in-place. You need to pass in the maximum
// string length as the second argument.
char* StrCatStr(char* main, int main_max_length, const char* to_append) {
 80116da:	b480      	push	{r7}
 80116dc:	b087      	sub	sp, #28
 80116de:	af00      	add	r7, sp, #0
 80116e0:	60f8      	str	r0, [r7, #12]
 80116e2:	60b9      	str	r1, [r7, #8]
 80116e4:	607a      	str	r2, [r7, #4]
  char* current = main;
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	617b      	str	r3, [r7, #20]
  while (*current != 0) {
 80116ea:	e002      	b.n	80116f2 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x18>
    ++current;
 80116ec:	697b      	ldr	r3, [r7, #20]
 80116ee:	3301      	adds	r3, #1
 80116f0:	617b      	str	r3, [r7, #20]
  while (*current != 0) {
 80116f2:	697b      	ldr	r3, [r7, #20]
 80116f4:	781b      	ldrb	r3, [r3, #0]
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d1f8      	bne.n	80116ec <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x12>
  }
  char* current_end = main + (main_max_length - 1);
 80116fa:	68bb      	ldr	r3, [r7, #8]
 80116fc:	3b01      	subs	r3, #1
 80116fe:	68fa      	ldr	r2, [r7, #12]
 8011700:	4413      	add	r3, r2
 8011702:	613b      	str	r3, [r7, #16]
  while ((*to_append != 0) && (current < current_end)) {
 8011704:	e009      	b.n	801171a <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x40>
    *current = *to_append;
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	781a      	ldrb	r2, [r3, #0]
 801170a:	697b      	ldr	r3, [r7, #20]
 801170c:	701a      	strb	r2, [r3, #0]
    ++current;
 801170e:	697b      	ldr	r3, [r7, #20]
 8011710:	3301      	adds	r3, #1
 8011712:	617b      	str	r3, [r7, #20]
    ++to_append;
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	3301      	adds	r3, #1
 8011718:	607b      	str	r3, [r7, #4]
  while ((*to_append != 0) && (current < current_end)) {
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	781b      	ldrb	r3, [r3, #0]
 801171e:	2b00      	cmp	r3, #0
 8011720:	d003      	beq.n	801172a <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x50>
 8011722:	697a      	ldr	r2, [r7, #20]
 8011724:	693b      	ldr	r3, [r7, #16]
 8011726:	429a      	cmp	r2, r3
 8011728:	d3ed      	bcc.n	8011706 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x2c>
  }
  *current = 0;
 801172a:	697b      	ldr	r3, [r7, #20]
 801172c:	2200      	movs	r2, #0
 801172e:	701a      	strb	r2, [r3, #0]
  return current;
 8011730:	697b      	ldr	r3, [r7, #20]
}
 8011732:	4618      	mov	r0, r3
 8011734:	371c      	adds	r7, #28
 8011736:	46bd      	mov	sp, r7
 8011738:	f85d 7b04 	ldr.w	r7, [sp], #4
 801173c:	4770      	bx	lr

0801173e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>:

// Populates the provided buffer with an ASCII representation of the number.
char* FastUInt32ToBufferLeft(uint32_t i, char* buffer, int base) {
 801173e:	b580      	push	{r7, lr}
 8011740:	b088      	sub	sp, #32
 8011742:	af00      	add	r7, sp, #0
 8011744:	60f8      	str	r0, [r7, #12]
 8011746:	60b9      	str	r1, [r7, #8]
 8011748:	607a      	str	r2, [r7, #4]
  char* start = buffer;
 801174a:	68bb      	ldr	r3, [r7, #8]
 801174c:	61bb      	str	r3, [r7, #24]
  do {
    int32_t digit = i % base;
 801174e:	687a      	ldr	r2, [r7, #4]
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	fbb3 f1f2 	udiv	r1, r3, r2
 8011756:	fb01 f202 	mul.w	r2, r1, r2
 801175a:	1a9b      	subs	r3, r3, r2
 801175c:	617b      	str	r3, [r7, #20]
    char character;
    if (digit < 10) {
 801175e:	697b      	ldr	r3, [r7, #20]
 8011760:	2b09      	cmp	r3, #9
 8011762:	dc04      	bgt.n	801176e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci+0x30>
      character = '0' + digit;
 8011764:	697b      	ldr	r3, [r7, #20]
 8011766:	b2db      	uxtb	r3, r3
 8011768:	3330      	adds	r3, #48	@ 0x30
 801176a:	77fb      	strb	r3, [r7, #31]
 801176c:	e003      	b.n	8011776 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci+0x38>
    } else {
      character = 'a' + (digit - 10);
 801176e:	697b      	ldr	r3, [r7, #20]
 8011770:	b2db      	uxtb	r3, r3
 8011772:	3357      	adds	r3, #87	@ 0x57
 8011774:	77fb      	strb	r3, [r7, #31]
    }
    *buffer++ = character;
 8011776:	68bb      	ldr	r3, [r7, #8]
 8011778:	1c5a      	adds	r2, r3, #1
 801177a:	60ba      	str	r2, [r7, #8]
 801177c:	7ffa      	ldrb	r2, [r7, #31]
 801177e:	701a      	strb	r2, [r3, #0]
    i /= base;
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	68fa      	ldr	r2, [r7, #12]
 8011784:	fbb2 f3f3 	udiv	r3, r2, r3
 8011788:	60fb      	str	r3, [r7, #12]
  } while (i > 0);
 801178a:	68fb      	ldr	r3, [r7, #12]
 801178c:	2b00      	cmp	r3, #0
 801178e:	d1de      	bne.n	801174e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci+0x10>
  *buffer = 0;
 8011790:	68bb      	ldr	r3, [r7, #8]
 8011792:	2200      	movs	r2, #0
 8011794:	701a      	strb	r2, [r3, #0]
  ReverseStringInPlace(start, buffer);
 8011796:	68b9      	ldr	r1, [r7, #8]
 8011798:	69b8      	ldr	r0, [r7, #24]
 801179a:	f7ff ff7a 	bl	8011692 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>
  return buffer;
 801179e:	68bb      	ldr	r3, [r7, #8]
}
 80117a0:	4618      	mov	r0, r3
 80117a2:	3720      	adds	r7, #32
 80117a4:	46bd      	mov	sp, r7
 80117a6:	bd80      	pop	{r7, pc}

080117a8 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftElPc>:

// Populates the provided buffer with an ASCII representation of the number.
char* FastInt32ToBufferLeft(int32_t i, char* buffer) {
 80117a8:	b580      	push	{r7, lr}
 80117aa:	b084      	sub	sp, #16
 80117ac:	af00      	add	r7, sp, #0
 80117ae:	6078      	str	r0, [r7, #4]
 80117b0:	6039      	str	r1, [r7, #0]
  uint32_t u = i;
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	60fb      	str	r3, [r7, #12]
  if (i < 0) {
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	da07      	bge.n	80117cc <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftElPc+0x24>
    *buffer++ = '-';
 80117bc:	683b      	ldr	r3, [r7, #0]
 80117be:	1c5a      	adds	r2, r3, #1
 80117c0:	603a      	str	r2, [r7, #0]
 80117c2:	222d      	movs	r2, #45	@ 0x2d
 80117c4:	701a      	strb	r2, [r3, #0]
    u = -u;
 80117c6:	68fb      	ldr	r3, [r7, #12]
 80117c8:	425b      	negs	r3, r3
 80117ca:	60fb      	str	r3, [r7, #12]
  }
  return FastUInt32ToBufferLeft(u, buffer, 10);
 80117cc:	220a      	movs	r2, #10
 80117ce:	6839      	ldr	r1, [r7, #0]
 80117d0:	68f8      	ldr	r0, [r7, #12]
 80117d2:	f7ff ffb4 	bl	801173e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>
 80117d6:	4603      	mov	r3, r0
}
 80117d8:	4618      	mov	r0, r3
 80117da:	3710      	adds	r7, #16
 80117dc:	46bd      	mov	sp, r7
 80117de:	bd80      	pop	{r7, pc}

080117e0 <_ZN12_GLOBAL__N_111StrCatInt32EPcil>:

// Converts a number to a string and appends it to another.
char* StrCatInt32(char* main, int main_max_length, int32_t number) {
 80117e0:	b580      	push	{r7, lr}
 80117e2:	b090      	sub	sp, #64	@ 0x40
 80117e4:	af00      	add	r7, sp, #0
 80117e6:	60f8      	str	r0, [r7, #12]
 80117e8:	60b9      	str	r1, [r7, #8]
 80117ea:	607a      	str	r2, [r7, #4]
  char number_string[kFastToBufferSize];
  FastInt32ToBufferLeft(number, number_string);
 80117ec:	f107 0310 	add.w	r3, r7, #16
 80117f0:	4619      	mov	r1, r3
 80117f2:	6878      	ldr	r0, [r7, #4]
 80117f4:	f7ff ffd8 	bl	80117a8 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftElPc>
  return StrCatStr(main, main_max_length, number_string);
 80117f8:	f107 0310 	add.w	r3, r7, #16
 80117fc:	461a      	mov	r2, r3
 80117fe:	68b9      	ldr	r1, [r7, #8]
 8011800:	68f8      	ldr	r0, [r7, #12]
 8011802:	f7ff ff6a 	bl	80116da <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
 8011806:	4603      	mov	r3, r0
}
 8011808:	4618      	mov	r0, r3
 801180a:	3740      	adds	r7, #64	@ 0x40
 801180c:	46bd      	mov	sp, r7
 801180e:	bd80      	pop	{r7, pc}

08011810 <_ZN12_GLOBAL__N_112StrCatUInt32EPcimi>:

// Converts a number to a string and appends it to another.
char* StrCatUInt32(char* main, int main_max_length, uint32_t number, int base) {
 8011810:	b580      	push	{r7, lr}
 8011812:	b090      	sub	sp, #64	@ 0x40
 8011814:	af00      	add	r7, sp, #0
 8011816:	60f8      	str	r0, [r7, #12]
 8011818:	60b9      	str	r1, [r7, #8]
 801181a:	607a      	str	r2, [r7, #4]
 801181c:	603b      	str	r3, [r7, #0]
  char number_string[kFastToBufferSize];
  FastUInt32ToBufferLeft(number, number_string, base);
 801181e:	f107 0310 	add.w	r3, r7, #16
 8011822:	683a      	ldr	r2, [r7, #0]
 8011824:	4619      	mov	r1, r3
 8011826:	6878      	ldr	r0, [r7, #4]
 8011828:	f7ff ff89 	bl	801173e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>
  return StrCatStr(main, main_max_length, number_string);
 801182c:	f107 0310 	add.w	r3, r7, #16
 8011830:	461a      	mov	r2, r3
 8011832:	68b9      	ldr	r1, [r7, #8]
 8011834:	68f8      	ldr	r0, [r7, #12]
 8011836:	f7ff ff50 	bl	80116da <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
 801183a:	4603      	mov	r3, r0
}
 801183c:	4618      	mov	r0, r3
 801183e:	3740      	adds	r7, #64	@ 0x40
 8011840:	46bd      	mov	sp, r7
 8011842:	bd80      	pop	{r7, pc}

08011844 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>:

// Populates the provided buffer with ASCII representation of the float number.
// Avoids the use of any floating point instructions (since these aren't
// supported on many microcontrollers) and as a consequence prints values with
// power-of-two exponents.
char* FastFloatToBufferLeft(float f, char* buffer) {
 8011844:	b590      	push	{r4, r7, lr}
 8011846:	b09b      	sub	sp, #108	@ 0x6c
 8011848:	af00      	add	r7, sp, #0
 801184a:	ed87 0a01 	vstr	s0, [r7, #4]
 801184e:	6038      	str	r0, [r7, #0]
  char* current = buffer;
 8011850:	683b      	ldr	r3, [r7, #0]
 8011852:	667b      	str	r3, [r7, #100]	@ 0x64
  char* current_end = buffer + (kFastToBufferSize - 1);
 8011854:	683b      	ldr	r3, [r7, #0]
 8011856:	332f      	adds	r3, #47	@ 0x2f
 8011858:	653b      	str	r3, [r7, #80]	@ 0x50
  // Access the bit fields of the floating point value to avoid requiring any
  // float instructions. These constants are derived from IEEE 754.
  const uint32_t sign_mask = 0x80000000;
 801185a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801185e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  const uint32_t exponent_mask = 0x7f800000;
 8011860:	f04f 43ff 	mov.w	r3, #2139095040	@ 0x7f800000
 8011864:	64bb      	str	r3, [r7, #72]	@ 0x48
  const int32_t exponent_shift = 23;
 8011866:	2317      	movs	r3, #23
 8011868:	647b      	str	r3, [r7, #68]	@ 0x44
  const int32_t exponent_bias = 127;
 801186a:	237f      	movs	r3, #127	@ 0x7f
 801186c:	643b      	str	r3, [r7, #64]	@ 0x40
  const uint32_t fraction_mask = 0x007fffff;
 801186e:	4b6a      	ldr	r3, [pc, #424]	@ (8011a18 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1d4>)
 8011870:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t u;
  memcpy(&u, &f, sizeof(int32_t));
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	61fb      	str	r3, [r7, #28]
  const int32_t exponent =
      ((u & exponent_mask) >> exponent_shift) - exponent_bias;
 8011876:	69fb      	ldr	r3, [r7, #28]
 8011878:	0ddb      	lsrs	r3, r3, #23
 801187a:	b2db      	uxtb	r3, r3
 801187c:	3b7f      	subs	r3, #127	@ 0x7f
  const int32_t exponent =
 801187e:	63bb      	str	r3, [r7, #56]	@ 0x38
  const uint32_t fraction = (u & fraction_mask);
 8011880:	69fb      	ldr	r3, [r7, #28]
 8011882:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011886:	637b      	str	r3, [r7, #52]	@ 0x34
  // Expect ~0x2B1B9D3 for fraction.
  if (u & sign_mask) {
 8011888:	69fb      	ldr	r3, [r7, #28]
 801188a:	2b00      	cmp	r3, #0
 801188c:	da05      	bge.n	801189a <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x56>
    *current = '-';
 801188e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011890:	222d      	movs	r2, #45	@ 0x2d
 8011892:	701a      	strb	r2, [r3, #0]
    current += 1;
 8011894:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011896:	3301      	adds	r3, #1
 8011898:	667b      	str	r3, [r7, #100]	@ 0x64
  }
  *current = 0;
 801189a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801189c:	2200      	movs	r2, #0
 801189e:	701a      	strb	r2, [r3, #0]
  // These are special cases for infinities and not-a-numbers.
  if (exponent == 128) {
 80118a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118a2:	2b80      	cmp	r3, #128	@ 0x80
 80118a4:	d118      	bne.n	80118d8 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x94>
    if (fraction == 0) {
 80118a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d10a      	bne.n	80118c2 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x7e>
      current = StrCatStr(current, (current_end - current), "Inf");
 80118ac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80118ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80118b0:	1ad3      	subs	r3, r2, r3
 80118b2:	4a5a      	ldr	r2, [pc, #360]	@ (8011a1c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1d8>)
 80118b4:	4619      	mov	r1, r3
 80118b6:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80118b8:	f7ff ff0f 	bl	80116da <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
 80118bc:	6678      	str	r0, [r7, #100]	@ 0x64
      return current;
 80118be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80118c0:	e0a5      	b.n	8011a0e <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1ca>
    } else {
      current = StrCatStr(current, (current_end - current), "NaN");
 80118c2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80118c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80118c6:	1ad3      	subs	r3, r2, r3
 80118c8:	4a55      	ldr	r2, [pc, #340]	@ (8011a20 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1dc>)
 80118ca:	4619      	mov	r1, r3
 80118cc:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80118ce:	f7ff ff04 	bl	80116da <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
 80118d2:	6678      	str	r0, [r7, #100]	@ 0x64
      return current;
 80118d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80118d6:	e09a      	b.n	8011a0e <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1ca>
  // correct decimal digits we need to scale our value before passing it to the
  // conversion function. This scale should be 10000000/8388608 = 1.1920928955.
  // We can approximate this using multiply-adds and right-shifts using the
  // values in this array. The 1. portion of the number string is printed out
  // in a fixed way before the fraction, below.
  const int32_t scale_shifts_size = 13;
 80118d8:	230d      	movs	r3, #13
 80118da:	633b      	str	r3, [r7, #48]	@ 0x30
  const int8_t scale_shifts[13] = {3,  4,  8,  11, 13, 14, 17,
 80118dc:	4b51      	ldr	r3, [pc, #324]	@ (8011a24 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1e0>)
 80118de:	f107 040c 	add.w	r4, r7, #12
 80118e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80118e4:	c407      	stmia	r4!, {r0, r1, r2}
 80118e6:	7023      	strb	r3, [r4, #0]
                                   18, 19, 20, 21, 22, 23};
  uint32_t scaled_fraction = fraction;
 80118e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118ea:	663b      	str	r3, [r7, #96]	@ 0x60
  for (int i = 0; i < scale_shifts_size; ++i) {
 80118ec:	2300      	movs	r3, #0
 80118ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80118f0:	e00e      	b.n	8011910 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xcc>
    scaled_fraction += (fraction >> scale_shifts[i]);
 80118f2:	f107 020c 	add.w	r2, r7, #12
 80118f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80118f8:	4413      	add	r3, r2
 80118fa:	f993 3000 	ldrsb.w	r3, [r3]
 80118fe:	461a      	mov	r2, r3
 8011900:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011902:	40d3      	lsrs	r3, r2
 8011904:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011906:	4413      	add	r3, r2
 8011908:	663b      	str	r3, [r7, #96]	@ 0x60
  for (int i = 0; i < scale_shifts_size; ++i) {
 801190a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801190c:	3301      	adds	r3, #1
 801190e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011910:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011912:	2b0c      	cmp	r3, #12
 8011914:	dded      	ble.n	80118f2 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xae>
  }
  *current = '1';
 8011916:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011918:	2231      	movs	r2, #49	@ 0x31
 801191a:	701a      	strb	r2, [r3, #0]
  current += 1;
 801191c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801191e:	3301      	adds	r3, #1
 8011920:	667b      	str	r3, [r7, #100]	@ 0x64
  *current = '.';
 8011922:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011924:	222e      	movs	r2, #46	@ 0x2e
 8011926:	701a      	strb	r2, [r3, #0]
  current += 1;
 8011928:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801192a:	3301      	adds	r3, #1
 801192c:	667b      	str	r3, [r7, #100]	@ 0x64
  *current = 0;
 801192e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011930:	2200      	movs	r2, #0
 8011932:	701a      	strb	r2, [r3, #0]

  // Prepend leading zeros to fill in all 7 bytes of the fraction. Truncate
  // zeros off the end of the fraction. Every fractional value takes 7 bytes.
  // For example, 2500 would be written into the buffer as 0002500 since it
  // represents .00025.
  constexpr int kMaxFractionalDigits = 7;
 8011934:	2307      	movs	r3, #7
 8011936:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Abort early if there is not enough space in the buffer.
  if (current_end - current <= kMaxFractionalDigits) {
 8011938:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801193a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801193c:	1ad3      	subs	r3, r2, r3
 801193e:	2b07      	cmp	r3, #7
 8011940:	dc01      	bgt.n	8011946 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x102>
    return current;
 8011942:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011944:	e063      	b.n	8011a0e <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1ca>
  }

  // Pre-fill buffer with zeros to ensure zero-truncation works properly.
  for (int i = 1; i < kMaxFractionalDigits; i++) {
 8011946:	2301      	movs	r3, #1
 8011948:	65bb      	str	r3, [r7, #88]	@ 0x58
 801194a:	e007      	b.n	801195c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x118>
    *(current + i) = '0';
 801194c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801194e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8011950:	4413      	add	r3, r2
 8011952:	2230      	movs	r2, #48	@ 0x30
 8011954:	701a      	strb	r2, [r3, #0]
  for (int i = 1; i < kMaxFractionalDigits; i++) {
 8011956:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011958:	3301      	adds	r3, #1
 801195a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801195c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801195e:	2b06      	cmp	r3, #6
 8011960:	ddf4      	ble.n	801194c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x108>
  }

  // Track how large the fraction is to add leading zeros.
  char* previous = current;
 8011962:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011964:	62bb      	str	r3, [r7, #40]	@ 0x28
  current = StrCatUInt32(current, (current_end - current), scaled_fraction, 10);
 8011966:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011968:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801196a:	1ad1      	subs	r1, r2, r3
 801196c:	230a      	movs	r3, #10
 801196e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011970:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8011972:	f7ff ff4d 	bl	8011810 <_ZN12_GLOBAL__N_112StrCatUInt32EPcimi>
 8011976:	6678      	str	r0, [r7, #100]	@ 0x64
  int fraction_digits = current - previous;
 8011978:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801197a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801197c:	1ad3      	subs	r3, r2, r3
 801197e:	627b      	str	r3, [r7, #36]	@ 0x24
  int leading_zeros = kMaxFractionalDigits - fraction_digits;
 8011980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011982:	f1c3 0307 	rsb	r3, r3, #7
 8011986:	623b      	str	r3, [r7, #32]

  // Overwrite the null terminator from StrCatUInt32 to ensure zero-trunctaion
  // works properly.
  *current = '0';
 8011988:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801198a:	2230      	movs	r2, #48	@ 0x30
 801198c:	701a      	strb	r2, [r3, #0]

  // Shift fraction values and prepend zeros if necessary.
  if (leading_zeros != 0) {
 801198e:	6a3b      	ldr	r3, [r7, #32]
 8011990:	2b00      	cmp	r3, #0
 8011992:	d01c      	beq.n	80119ce <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x18a>
    for (int i = 0; i < fraction_digits; i++) {
 8011994:	2300      	movs	r3, #0
 8011996:	657b      	str	r3, [r7, #84]	@ 0x54
 8011998:	e00e      	b.n	80119b8 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x174>
      current--;
 801199a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801199c:	3b01      	subs	r3, #1
 801199e:	667b      	str	r3, [r7, #100]	@ 0x64
      *(current + leading_zeros) = *current;
 80119a0:	6a3b      	ldr	r3, [r7, #32]
 80119a2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80119a4:	4413      	add	r3, r2
 80119a6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80119a8:	7812      	ldrb	r2, [r2, #0]
 80119aa:	701a      	strb	r2, [r3, #0]
      *current = '0';
 80119ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80119ae:	2230      	movs	r2, #48	@ 0x30
 80119b0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < fraction_digits; i++) {
 80119b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80119b4:	3301      	adds	r3, #1
 80119b6:	657b      	str	r3, [r7, #84]	@ 0x54
 80119b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80119ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119bc:	429a      	cmp	r2, r3
 80119be:	dbec      	blt.n	801199a <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x156>
    }
    current += kMaxFractionalDigits;
 80119c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80119c2:	3307      	adds	r3, #7
 80119c4:	667b      	str	r3, [r7, #100]	@ 0x64
  }

  // Truncate trailing zeros for cleaner logs. Ensure we leave at least one
  // fractional character for the case when scaled_fraction is 0.
  while (*(current - 1) == '0' && (current - 1) > previous) {
 80119c6:	e002      	b.n	80119ce <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x18a>
    current--;
 80119c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80119ca:	3b01      	subs	r3, #1
 80119cc:	667b      	str	r3, [r7, #100]	@ 0x64
  while (*(current - 1) == '0' && (current - 1) > previous) {
 80119ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80119d0:	3b01      	subs	r3, #1
 80119d2:	781b      	ldrb	r3, [r3, #0]
 80119d4:	2b30      	cmp	r3, #48	@ 0x30
 80119d6:	d104      	bne.n	80119e2 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x19e>
 80119d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80119da:	3b01      	subs	r3, #1
 80119dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80119de:	429a      	cmp	r2, r3
 80119e0:	d3f2      	bcc.n	80119c8 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x184>
  }
  *current = 0;
 80119e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80119e4:	2200      	movs	r2, #0
 80119e6:	701a      	strb	r2, [r3, #0]
  current = StrCatStr(current, (current_end - current), "*2^");
 80119e8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80119ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80119ec:	1ad3      	subs	r3, r2, r3
 80119ee:	4a0e      	ldr	r2, [pc, #56]	@ (8011a28 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1e4>)
 80119f0:	4619      	mov	r1, r3
 80119f2:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80119f4:	f7ff fe71 	bl	80116da <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
 80119f8:	6678      	str	r0, [r7, #100]	@ 0x64
  current = StrCatInt32(current, (current_end - current), exponent);
 80119fa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80119fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80119fe:	1ad3      	subs	r3, r2, r3
 8011a00:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011a02:	4619      	mov	r1, r3
 8011a04:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8011a06:	f7ff feeb 	bl	80117e0 <_ZN12_GLOBAL__N_111StrCatInt32EPcil>
 8011a0a:	6678      	str	r0, [r7, #100]	@ 0x64
  return current;
 8011a0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
}
 8011a0e:	4618      	mov	r0, r3
 8011a10:	376c      	adds	r7, #108	@ 0x6c
 8011a12:	46bd      	mov	sp, r7
 8011a14:	bd90      	pop	{r4, r7, pc}
 8011a16:	bf00      	nop
 8011a18:	007fffff 	.word	0x007fffff
 8011a1c:	080221f0 	.word	0x080221f0
 8011a20:	080221f4 	.word	0x080221f4
 8011a24:	080221fc 	.word	0x080221fc
 8011a28:	080221f8 	.word	0x080221f8

08011a2c <_ZN12_GLOBAL__N_111FormatInt32EPcl>:

int FormatInt32(char* output, int32_t i) {
 8011a2c:	b580      	push	{r7, lr}
 8011a2e:	b082      	sub	sp, #8
 8011a30:	af00      	add	r7, sp, #0
 8011a32:	6078      	str	r0, [r7, #4]
 8011a34:	6039      	str	r1, [r7, #0]
  return static_cast<int>(FastInt32ToBufferLeft(i, output) - output);
 8011a36:	6879      	ldr	r1, [r7, #4]
 8011a38:	6838      	ldr	r0, [r7, #0]
 8011a3a:	f7ff feb5 	bl	80117a8 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftElPc>
 8011a3e:	4602      	mov	r2, r0
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	1ad3      	subs	r3, r2, r3
}
 8011a44:	4618      	mov	r0, r3
 8011a46:	3708      	adds	r7, #8
 8011a48:	46bd      	mov	sp, r7
 8011a4a:	bd80      	pop	{r7, pc}

08011a4c <_ZN12_GLOBAL__N_112FormatUInt32EPcm>:

int FormatUInt32(char* output, uint32_t i) {
 8011a4c:	b580      	push	{r7, lr}
 8011a4e:	b082      	sub	sp, #8
 8011a50:	af00      	add	r7, sp, #0
 8011a52:	6078      	str	r0, [r7, #4]
 8011a54:	6039      	str	r1, [r7, #0]
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 10) - output);
 8011a56:	220a      	movs	r2, #10
 8011a58:	6879      	ldr	r1, [r7, #4]
 8011a5a:	6838      	ldr	r0, [r7, #0]
 8011a5c:	f7ff fe6f 	bl	801173e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>
 8011a60:	4602      	mov	r2, r0
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	1ad3      	subs	r3, r2, r3
}
 8011a66:	4618      	mov	r0, r3
 8011a68:	3708      	adds	r7, #8
 8011a6a:	46bd      	mov	sp, r7
 8011a6c:	bd80      	pop	{r7, pc}

08011a6e <_ZN12_GLOBAL__N_19FormatHexEPcm>:

int FormatHex(char* output, uint32_t i) {
 8011a6e:	b580      	push	{r7, lr}
 8011a70:	b082      	sub	sp, #8
 8011a72:	af00      	add	r7, sp, #0
 8011a74:	6078      	str	r0, [r7, #4]
 8011a76:	6039      	str	r1, [r7, #0]
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 16) - output);
 8011a78:	2210      	movs	r2, #16
 8011a7a:	6879      	ldr	r1, [r7, #4]
 8011a7c:	6838      	ldr	r0, [r7, #0]
 8011a7e:	f7ff fe5e 	bl	801173e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>
 8011a82:	4602      	mov	r2, r0
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	1ad3      	subs	r3, r2, r3
}
 8011a88:	4618      	mov	r0, r3
 8011a8a:	3708      	adds	r7, #8
 8011a8c:	46bd      	mov	sp, r7
 8011a8e:	bd80      	pop	{r7, pc}

08011a90 <_ZN12_GLOBAL__N_111FormatFloatEPcf>:

int FormatFloat(char* output, float i) {
 8011a90:	b580      	push	{r7, lr}
 8011a92:	b082      	sub	sp, #8
 8011a94:	af00      	add	r7, sp, #0
 8011a96:	6078      	str	r0, [r7, #4]
 8011a98:	ed87 0a00 	vstr	s0, [r7]
  return static_cast<int>(FastFloatToBufferLeft(i, output) - output);
 8011a9c:	6878      	ldr	r0, [r7, #4]
 8011a9e:	ed97 0a00 	vldr	s0, [r7]
 8011aa2:	f7ff fecf 	bl	8011844 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>
 8011aa6:	4602      	mov	r2, r0
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	1ad3      	subs	r3, r2, r3
}
 8011aac:	4618      	mov	r0, r3
 8011aae:	3708      	adds	r7, #8
 8011ab0:	46bd      	mov	sp, r7
 8011ab2:	bd80      	pop	{r7, pc}

08011ab4 <MicroVsnprintf>:

}  // namespace

extern "C" int MicroVsnprintf(char* output, int len, const char* format,
                              va_list args) {
 8011ab4:	b590      	push	{r4, r7, lr}
 8011ab6:	b08b      	sub	sp, #44	@ 0x2c
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	60f8      	str	r0, [r7, #12]
 8011abc:	60b9      	str	r1, [r7, #8]
 8011abe:	607a      	str	r2, [r7, #4]
 8011ac0:	603b      	str	r3, [r7, #0]
  int output_index = 0;
 8011ac2:	2300      	movs	r3, #0
 8011ac4:	627b      	str	r3, [r7, #36]	@ 0x24
  const char* current = format;
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	623b      	str	r3, [r7, #32]
  // One extra character must be left for the null terminator.
  const int usable_length = len - 1;
 8011aca:	68bb      	ldr	r3, [r7, #8]
 8011acc:	3b01      	subs	r3, #1
 8011ace:	61bb      	str	r3, [r7, #24]
  while (*current != '\0' && output_index < usable_length) {
 8011ad0:	e14d      	b.n	8011d6e <MicroVsnprintf+0x2ba>
    if (*current == '%') {
 8011ad2:	6a3b      	ldr	r3, [r7, #32]
 8011ad4:	781b      	ldrb	r3, [r3, #0]
 8011ad6:	2b25      	cmp	r3, #37	@ 0x25
 8011ad8:	f040 813e 	bne.w	8011d58 <MicroVsnprintf+0x2a4>
      current++;
 8011adc:	6a3b      	ldr	r3, [r7, #32]
 8011ade:	3301      	adds	r3, #1
 8011ae0:	623b      	str	r3, [r7, #32]
      switch (*current) {
 8011ae2:	6a3b      	ldr	r3, [r7, #32]
 8011ae4:	781b      	ldrb	r3, [r3, #0]
 8011ae6:	2b25      	cmp	r3, #37	@ 0x25
 8011ae8:	f000 80e5 	beq.w	8011cb6 <MicroVsnprintf+0x202>
 8011aec:	2b25      	cmp	r3, #37	@ 0x25
 8011aee:	f2c0 813e 	blt.w	8011d6e <MicroVsnprintf+0x2ba>
 8011af2:	2b78      	cmp	r3, #120	@ 0x78
 8011af4:	f300 813b 	bgt.w	8011d6e <MicroVsnprintf+0x2ba>
 8011af8:	2b63      	cmp	r3, #99	@ 0x63
 8011afa:	f2c0 8138 	blt.w	8011d6e <MicroVsnprintf+0x2ba>
 8011afe:	3b63      	subs	r3, #99	@ 0x63
 8011b00:	2b15      	cmp	r3, #21
 8011b02:	f200 8134 	bhi.w	8011d6e <MicroVsnprintf+0x2ba>
 8011b06:	a201      	add	r2, pc, #4	@ (adr r2, 8011b0c <MicroVsnprintf+0x58>)
 8011b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b0c:	08011ccf 	.word	0x08011ccf
 8011b10:	08011b65 	.word	0x08011b65
 8011b14:	08011d6f 	.word	0x08011d6f
 8011b18:	08011c4b 	.word	0x08011c4b
 8011b1c:	08011d6f 	.word	0x08011d6f
 8011b20:	08011d6f 	.word	0x08011d6f
 8011b24:	08011d6f 	.word	0x08011d6f
 8011b28:	08011d6f 	.word	0x08011d6f
 8011b2c:	08011d6f 	.word	0x08011d6f
 8011b30:	08011d6f 	.word	0x08011d6f
 8011b34:	08011d6f 	.word	0x08011d6f
 8011b38:	08011d6f 	.word	0x08011d6f
 8011b3c:	08011d6f 	.word	0x08011d6f
 8011b40:	08011d6f 	.word	0x08011d6f
 8011b44:	08011d6f 	.word	0x08011d6f
 8011b48:	08011d6f 	.word	0x08011d6f
 8011b4c:	08011d0d 	.word	0x08011d0d
 8011b50:	08011d6f 	.word	0x08011d6f
 8011b54:	08011ba7 	.word	0x08011ba7
 8011b58:	08011d6f 	.word	0x08011d6f
 8011b5c:	08011d6f 	.word	0x08011d6f
 8011b60:	08011be9 	.word	0x08011be9
        case 'd':
          // Cut off log message if format could exceed log buffer length.
          if (usable_length - output_index < kMaxIntCharsNeeded) {
 8011b64:	69ba      	ldr	r2, [r7, #24]
 8011b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b68:	1ad3      	subs	r3, r2, r3
 8011b6a:	2b0a      	cmp	r3, #10
 8011b6c:	dc09      	bgt.n	8011b82 <MicroVsnprintf+0xce>
            output[output_index++] = '\0';
 8011b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b70:	1c5a      	adds	r2, r3, #1
 8011b72:	627a      	str	r2, [r7, #36]	@ 0x24
 8011b74:	461a      	mov	r2, r3
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	4413      	add	r3, r2
 8011b7a:	2200      	movs	r2, #0
 8011b7c:	701a      	strb	r2, [r3, #0]
            return output_index;
 8011b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b80:	e107      	b.n	8011d92 <MicroVsnprintf+0x2de>
          }
          output_index +=
              FormatInt32(&output[output_index], va_arg(args, int32_t));
 8011b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b84:	68fa      	ldr	r2, [r7, #12]
 8011b86:	18d0      	adds	r0, r2, r3
 8011b88:	683b      	ldr	r3, [r7, #0]
 8011b8a:	1d1a      	adds	r2, r3, #4
 8011b8c:	603a      	str	r2, [r7, #0]
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	4619      	mov	r1, r3
 8011b92:	f7ff ff4b 	bl	8011a2c <_ZN12_GLOBAL__N_111FormatInt32EPcl>
 8011b96:	4602      	mov	r2, r0
          output_index +=
 8011b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b9a:	4413      	add	r3, r2
 8011b9c:	627b      	str	r3, [r7, #36]	@ 0x24
          current++;
 8011b9e:	6a3b      	ldr	r3, [r7, #32]
 8011ba0:	3301      	adds	r3, #1
 8011ba2:	623b      	str	r3, [r7, #32]
          break;
 8011ba4:	e0e3      	b.n	8011d6e <MicroVsnprintf+0x2ba>
        case 'u':
          if (usable_length - output_index < kMaxIntCharsNeeded) {
 8011ba6:	69ba      	ldr	r2, [r7, #24]
 8011ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011baa:	1ad3      	subs	r3, r2, r3
 8011bac:	2b0a      	cmp	r3, #10
 8011bae:	dc09      	bgt.n	8011bc4 <MicroVsnprintf+0x110>
            output[output_index++] = '\0';
 8011bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bb2:	1c5a      	adds	r2, r3, #1
 8011bb4:	627a      	str	r2, [r7, #36]	@ 0x24
 8011bb6:	461a      	mov	r2, r3
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	4413      	add	r3, r2
 8011bbc:	2200      	movs	r2, #0
 8011bbe:	701a      	strb	r2, [r3, #0]
            return output_index;
 8011bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bc2:	e0e6      	b.n	8011d92 <MicroVsnprintf+0x2de>
          }
          output_index +=
              FormatUInt32(&output[output_index], va_arg(args, uint32_t));
 8011bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bc6:	68fa      	ldr	r2, [r7, #12]
 8011bc8:	18d0      	adds	r0, r2, r3
 8011bca:	683b      	ldr	r3, [r7, #0]
 8011bcc:	1d1a      	adds	r2, r3, #4
 8011bce:	603a      	str	r2, [r7, #0]
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	4619      	mov	r1, r3
 8011bd4:	f7ff ff3a 	bl	8011a4c <_ZN12_GLOBAL__N_112FormatUInt32EPcm>
 8011bd8:	4602      	mov	r2, r0
          output_index +=
 8011bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bdc:	4413      	add	r3, r2
 8011bde:	627b      	str	r3, [r7, #36]	@ 0x24
          current++;
 8011be0:	6a3b      	ldr	r3, [r7, #32]
 8011be2:	3301      	adds	r3, #1
 8011be4:	623b      	str	r3, [r7, #32]
          break;
 8011be6:	e0c2      	b.n	8011d6e <MicroVsnprintf+0x2ba>
        case 'x':
          if (usable_length - output_index < kMaxHexCharsNeeded) {
 8011be8:	69ba      	ldr	r2, [r7, #24]
 8011bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bec:	1ad3      	subs	r3, r2, r3
 8011bee:	2b09      	cmp	r3, #9
 8011bf0:	dc09      	bgt.n	8011c06 <MicroVsnprintf+0x152>
            output[output_index++] = '\0';
 8011bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bf4:	1c5a      	adds	r2, r3, #1
 8011bf6:	627a      	str	r2, [r7, #36]	@ 0x24
 8011bf8:	461a      	mov	r2, r3
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	4413      	add	r3, r2
 8011bfe:	2200      	movs	r2, #0
 8011c00:	701a      	strb	r2, [r3, #0]
            return output_index;
 8011c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c04:	e0c5      	b.n	8011d92 <MicroVsnprintf+0x2de>
          }
          output[output_index++] = '0';
 8011c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c08:	1c5a      	adds	r2, r3, #1
 8011c0a:	627a      	str	r2, [r7, #36]	@ 0x24
 8011c0c:	461a      	mov	r2, r3
 8011c0e:	68fb      	ldr	r3, [r7, #12]
 8011c10:	4413      	add	r3, r2
 8011c12:	2230      	movs	r2, #48	@ 0x30
 8011c14:	701a      	strb	r2, [r3, #0]
          output[output_index++] = 'x';
 8011c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c18:	1c5a      	adds	r2, r3, #1
 8011c1a:	627a      	str	r2, [r7, #36]	@ 0x24
 8011c1c:	461a      	mov	r2, r3
 8011c1e:	68fb      	ldr	r3, [r7, #12]
 8011c20:	4413      	add	r3, r2
 8011c22:	2278      	movs	r2, #120	@ 0x78
 8011c24:	701a      	strb	r2, [r3, #0]
          output_index +=
              FormatHex(&output[output_index], va_arg(args, uint32_t));
 8011c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c28:	68fa      	ldr	r2, [r7, #12]
 8011c2a:	18d0      	adds	r0, r2, r3
 8011c2c:	683b      	ldr	r3, [r7, #0]
 8011c2e:	1d1a      	adds	r2, r3, #4
 8011c30:	603a      	str	r2, [r7, #0]
 8011c32:	681b      	ldr	r3, [r3, #0]
 8011c34:	4619      	mov	r1, r3
 8011c36:	f7ff ff1a 	bl	8011a6e <_ZN12_GLOBAL__N_19FormatHexEPcm>
 8011c3a:	4602      	mov	r2, r0
          output_index +=
 8011c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c3e:	4413      	add	r3, r2
 8011c40:	627b      	str	r3, [r7, #36]	@ 0x24
          current++;
 8011c42:	6a3b      	ldr	r3, [r7, #32]
 8011c44:	3301      	adds	r3, #1
 8011c46:	623b      	str	r3, [r7, #32]
          break;
 8011c48:	e091      	b.n	8011d6e <MicroVsnprintf+0x2ba>
        case 'f':
          if (usable_length - output_index < kMaxFloatCharsNeeded) {
 8011c4a:	69ba      	ldr	r2, [r7, #24]
 8011c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c4e:	1ad3      	subs	r3, r2, r3
 8011c50:	ee07 3a90 	vmov	s15, r3
 8011c54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011c58:	eeb2 7a0c 	vmov.f32	s14, #44	@ 0x41600000  14.0
 8011c5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c64:	d509      	bpl.n	8011c7a <MicroVsnprintf+0x1c6>
            output[output_index++] = '\0';
 8011c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c68:	1c5a      	adds	r2, r3, #1
 8011c6a:	627a      	str	r2, [r7, #36]	@ 0x24
 8011c6c:	461a      	mov	r2, r3
 8011c6e:	68fb      	ldr	r3, [r7, #12]
 8011c70:	4413      	add	r3, r2
 8011c72:	2200      	movs	r2, #0
 8011c74:	701a      	strb	r2, [r3, #0]
            return output_index;
 8011c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c78:	e08b      	b.n	8011d92 <MicroVsnprintf+0x2de>
          }
          output_index +=
              FormatFloat(&output[output_index], va_arg(args, double));
 8011c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c7c:	68fa      	ldr	r2, [r7, #12]
 8011c7e:	18d4      	adds	r4, r2, r3
 8011c80:	683b      	ldr	r3, [r7, #0]
 8011c82:	3307      	adds	r3, #7
 8011c84:	f023 0307 	bic.w	r3, r3, #7
 8011c88:	f103 0208 	add.w	r2, r3, #8
 8011c8c:	603a      	str	r2, [r7, #0]
 8011c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c92:	4610      	mov	r0, r2
 8011c94:	4619      	mov	r1, r3
 8011c96:	f7ee ff99 	bl	8000bcc <__aeabi_d2f>
 8011c9a:	4603      	mov	r3, r0
 8011c9c:	ee00 3a10 	vmov	s0, r3
 8011ca0:	4620      	mov	r0, r4
 8011ca2:	f7ff fef5 	bl	8011a90 <_ZN12_GLOBAL__N_111FormatFloatEPcf>
 8011ca6:	4602      	mov	r2, r0
          output_index +=
 8011ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011caa:	4413      	add	r3, r2
 8011cac:	627b      	str	r3, [r7, #36]	@ 0x24
          current++;
 8011cae:	6a3b      	ldr	r3, [r7, #32]
 8011cb0:	3301      	adds	r3, #1
 8011cb2:	623b      	str	r3, [r7, #32]
          break;
 8011cb4:	e05b      	b.n	8011d6e <MicroVsnprintf+0x2ba>
        case '%':
          output[output_index++] = *current++;
 8011cb6:	6a3b      	ldr	r3, [r7, #32]
 8011cb8:	1c5a      	adds	r2, r3, #1
 8011cba:	623a      	str	r2, [r7, #32]
 8011cbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011cbe:	1c51      	adds	r1, r2, #1
 8011cc0:	6279      	str	r1, [r7, #36]	@ 0x24
 8011cc2:	4611      	mov	r1, r2
 8011cc4:	68fa      	ldr	r2, [r7, #12]
 8011cc6:	440a      	add	r2, r1
 8011cc8:	781b      	ldrb	r3, [r3, #0]
 8011cca:	7013      	strb	r3, [r2, #0]
          break;
 8011ccc:	e04f      	b.n	8011d6e <MicroVsnprintf+0x2ba>
        case 'c':
          if (usable_length - output_index < 1) {
 8011cce:	69ba      	ldr	r2, [r7, #24]
 8011cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cd2:	1ad3      	subs	r3, r2, r3
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	dc09      	bgt.n	8011cec <MicroVsnprintf+0x238>
            output[output_index++] = '\0';
 8011cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cda:	1c5a      	adds	r2, r3, #1
 8011cdc:	627a      	str	r2, [r7, #36]	@ 0x24
 8011cde:	461a      	mov	r2, r3
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	4413      	add	r3, r2
 8011ce4:	2200      	movs	r2, #0
 8011ce6:	701a      	strb	r2, [r3, #0]
            return output_index;
 8011ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cea:	e052      	b.n	8011d92 <MicroVsnprintf+0x2de>
          }
          output[output_index++] = va_arg(args, int32_t);
 8011cec:	683b      	ldr	r3, [r7, #0]
 8011cee:	1d1a      	adds	r2, r3, #4
 8011cf0:	603a      	str	r2, [r7, #0]
 8011cf2:	6819      	ldr	r1, [r3, #0]
 8011cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cf6:	1c5a      	adds	r2, r3, #1
 8011cf8:	627a      	str	r2, [r7, #36]	@ 0x24
 8011cfa:	461a      	mov	r2, r3
 8011cfc:	68fb      	ldr	r3, [r7, #12]
 8011cfe:	4413      	add	r3, r2
 8011d00:	b2ca      	uxtb	r2, r1
 8011d02:	701a      	strb	r2, [r3, #0]
          current++;
 8011d04:	6a3b      	ldr	r3, [r7, #32]
 8011d06:	3301      	adds	r3, #1
 8011d08:	623b      	str	r3, [r7, #32]
          break;
 8011d0a:	e030      	b.n	8011d6e <MicroVsnprintf+0x2ba>
        case 's':
          char* string = va_arg(args, char*);
 8011d0c:	683b      	ldr	r3, [r7, #0]
 8011d0e:	1d1a      	adds	r2, r3, #4
 8011d10:	603a      	str	r2, [r7, #0]
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	617b      	str	r3, [r7, #20]
          int string_idx = 0;
 8011d16:	2300      	movs	r3, #0
 8011d18:	61fb      	str	r3, [r7, #28]
          while (string_idx + output_index < usable_length &&
 8011d1a:	e00d      	b.n	8011d38 <MicroVsnprintf+0x284>
                 string[string_idx] != '\0') {
            output[output_index++] = string[string_idx++];
 8011d1c:	69fb      	ldr	r3, [r7, #28]
 8011d1e:	1c5a      	adds	r2, r3, #1
 8011d20:	61fa      	str	r2, [r7, #28]
 8011d22:	461a      	mov	r2, r3
 8011d24:	697b      	ldr	r3, [r7, #20]
 8011d26:	441a      	add	r2, r3
 8011d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d2a:	1c59      	adds	r1, r3, #1
 8011d2c:	6279      	str	r1, [r7, #36]	@ 0x24
 8011d2e:	4619      	mov	r1, r3
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	440b      	add	r3, r1
 8011d34:	7812      	ldrb	r2, [r2, #0]
 8011d36:	701a      	strb	r2, [r3, #0]
          while (string_idx + output_index < usable_length &&
 8011d38:	69fa      	ldr	r2, [r7, #28]
 8011d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d3c:	4413      	add	r3, r2
 8011d3e:	69ba      	ldr	r2, [r7, #24]
 8011d40:	429a      	cmp	r2, r3
 8011d42:	dd05      	ble.n	8011d50 <MicroVsnprintf+0x29c>
                 string[string_idx] != '\0') {
 8011d44:	69fb      	ldr	r3, [r7, #28]
 8011d46:	697a      	ldr	r2, [r7, #20]
 8011d48:	4413      	add	r3, r2
 8011d4a:	781b      	ldrb	r3, [r3, #0]
          while (string_idx + output_index < usable_length &&
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d1e5      	bne.n	8011d1c <MicroVsnprintf+0x268>
          }
          current++;
 8011d50:	6a3b      	ldr	r3, [r7, #32]
 8011d52:	3301      	adds	r3, #1
 8011d54:	623b      	str	r3, [r7, #32]
 8011d56:	e00a      	b.n	8011d6e <MicroVsnprintf+0x2ba>
      }
    } else {
      output[output_index++] = *current++;
 8011d58:	6a3b      	ldr	r3, [r7, #32]
 8011d5a:	1c5a      	adds	r2, r3, #1
 8011d5c:	623a      	str	r2, [r7, #32]
 8011d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011d60:	1c51      	adds	r1, r2, #1
 8011d62:	6279      	str	r1, [r7, #36]	@ 0x24
 8011d64:	4611      	mov	r1, r2
 8011d66:	68fa      	ldr	r2, [r7, #12]
 8011d68:	440a      	add	r2, r1
 8011d6a:	781b      	ldrb	r3, [r3, #0]
 8011d6c:	7013      	strb	r3, [r2, #0]
  while (*current != '\0' && output_index < usable_length) {
 8011d6e:	6a3b      	ldr	r3, [r7, #32]
 8011d70:	781b      	ldrb	r3, [r3, #0]
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d004      	beq.n	8011d80 <MicroVsnprintf+0x2cc>
 8011d76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011d78:	69bb      	ldr	r3, [r7, #24]
 8011d7a:	429a      	cmp	r2, r3
 8011d7c:	f6ff aea9 	blt.w	8011ad2 <MicroVsnprintf+0x1e>
    }
  }
  output[output_index++] = '\0';
 8011d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d82:	1c5a      	adds	r2, r3, #1
 8011d84:	627a      	str	r2, [r7, #36]	@ 0x24
 8011d86:	461a      	mov	r2, r3
 8011d88:	68fb      	ldr	r3, [r7, #12]
 8011d8a:	4413      	add	r3, r2
 8011d8c:	2200      	movs	r2, #0
 8011d8e:	701a      	strb	r2, [r3, #0]
  return output_index;
 8011d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011d92:	4618      	mov	r0, r3
 8011d94:	372c      	adds	r7, #44	@ 0x2c
 8011d96:	46bd      	mov	sp, r7
 8011d98:	bd90      	pop	{r4, r7, pc}
 8011d9a:	bf00      	nop

08011d9c <_ZN6tflite12ElementCountERK14TfLiteIntArray>:
#include "tensorflow/lite/micro/memory_helpers.h"
#include "tensorflow/lite/micro/micro_log.h"

namespace tflite {

int ElementCount(const TfLiteIntArray& dims) {
 8011d9c:	b480      	push	{r7}
 8011d9e:	b085      	sub	sp, #20
 8011da0:	af00      	add	r7, sp, #0
 8011da2:	6078      	str	r0, [r7, #4]
  int result = 1;
 8011da4:	2301      	movs	r3, #1
 8011da6:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < dims.size; ++i) {
 8011da8:	2300      	movs	r3, #0
 8011daa:	60bb      	str	r3, [r7, #8]
 8011dac:	e00b      	b.n	8011dc6 <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x2a>
    result *= dims.data[i];
 8011dae:	687a      	ldr	r2, [r7, #4]
 8011db0:	68bb      	ldr	r3, [r7, #8]
 8011db2:	009b      	lsls	r3, r3, #2
 8011db4:	4413      	add	r3, r2
 8011db6:	685a      	ldr	r2, [r3, #4]
 8011db8:	68fb      	ldr	r3, [r7, #12]
 8011dba:	fb02 f303 	mul.w	r3, r2, r3
 8011dbe:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < dims.size; ++i) {
 8011dc0:	68bb      	ldr	r3, [r7, #8]
 8011dc2:	3301      	adds	r3, #1
 8011dc4:	60bb      	str	r3, [r7, #8]
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	681b      	ldr	r3, [r3, #0]
 8011dca:	68ba      	ldr	r2, [r7, #8]
 8011dcc:	429a      	cmp	r2, r3
 8011dce:	dbee      	blt.n	8011dae <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x12>
  }
  return result;
 8011dd0:	68fb      	ldr	r3, [r7, #12]
}
 8011dd2:	4618      	mov	r0, r3
 8011dd4:	3714      	adds	r7, #20
 8011dd6:	46bd      	mov	sp, r7
 8011dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ddc:	4770      	bx	lr
	...

08011de0 <_ZN6tflite29INonPersistentBufferAllocatorC1Ev>:
// Interface class for managing non-persistent buffers.
// The default non-persistent buffers are temp buffers that are not resizable.
// Support of at least one resizable buffer is required.
class INonPersistentBufferAllocator {
 public:
  INonPersistentBufferAllocator() {}
 8011de0:	b480      	push	{r7}
 8011de2:	b083      	sub	sp, #12
 8011de4:	af00      	add	r7, sp, #0
 8011de6:	6078      	str	r0, [r7, #4]
 8011de8:	4a04      	ldr	r2, [pc, #16]	@ (8011dfc <_ZN6tflite29INonPersistentBufferAllocatorC1Ev+0x1c>)
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	601a      	str	r2, [r3, #0]
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	4618      	mov	r0, r3
 8011df2:	370c      	adds	r7, #12
 8011df4:	46bd      	mov	sp, r7
 8011df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dfa:	4770      	bx	lr
 8011dfc:	080372d8 	.word	0x080372d8

08011e00 <_ZN6tflite29INonPersistentBufferAllocatorD1Ev>:
  virtual ~INonPersistentBufferAllocator() {}
 8011e00:	b480      	push	{r7}
 8011e02:	b083      	sub	sp, #12
 8011e04:	af00      	add	r7, sp, #0
 8011e06:	6078      	str	r0, [r7, #4]
 8011e08:	4a04      	ldr	r2, [pc, #16]	@ (8011e1c <_ZN6tflite29INonPersistentBufferAllocatorD1Ev+0x1c>)
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	601a      	str	r2, [r3, #0]
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	4618      	mov	r0, r3
 8011e12:	370c      	adds	r7, #12
 8011e14:	46bd      	mov	sp, r7
 8011e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e1a:	4770      	bx	lr
 8011e1c:	080372d8 	.word	0x080372d8

08011e20 <_ZN6tflite29INonPersistentBufferAllocatorD0Ev>:
 8011e20:	b580      	push	{r7, lr}
 8011e22:	b082      	sub	sp, #8
 8011e24:	af00      	add	r7, sp, #0
 8011e26:	6078      	str	r0, [r7, #4]
 8011e28:	6878      	ldr	r0, [r7, #4]
 8011e2a:	f7ff ffe9 	bl	8011e00 <_ZN6tflite29INonPersistentBufferAllocatorD1Ev>
 8011e2e:	2104      	movs	r1, #4
 8011e30:	6878      	ldr	r0, [r7, #4]
 8011e32:	f009 ffa9 	bl	801bd88 <_ZdlPvj>
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	4618      	mov	r0, r3
 8011e3a:	3708      	adds	r7, #8
 8011e3c:	46bd      	mov	sp, r7
 8011e3e:	bd80      	pop	{r7, pc}

08011e40 <_ZN6tflite26IPersistentBufferAllocatorC1Ev>:
  IPersistentBufferAllocator() {}
 8011e40:	b480      	push	{r7}
 8011e42:	b083      	sub	sp, #12
 8011e44:	af00      	add	r7, sp, #0
 8011e46:	6078      	str	r0, [r7, #4]
 8011e48:	4a04      	ldr	r2, [pc, #16]	@ (8011e5c <_ZN6tflite26IPersistentBufferAllocatorC1Ev+0x1c>)
 8011e4a:	687b      	ldr	r3, [r7, #4]
 8011e4c:	601a      	str	r2, [r3, #0]
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	4618      	mov	r0, r3
 8011e52:	370c      	adds	r7, #12
 8011e54:	46bd      	mov	sp, r7
 8011e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e5a:	4770      	bx	lr
 8011e5c:	08037248 	.word	0x08037248

08011e60 <_ZN6tflite26IPersistentBufferAllocatorD1Ev>:
  virtual ~IPersistentBufferAllocator() {}
 8011e60:	b480      	push	{r7}
 8011e62:	b083      	sub	sp, #12
 8011e64:	af00      	add	r7, sp, #0
 8011e66:	6078      	str	r0, [r7, #4]
 8011e68:	4a04      	ldr	r2, [pc, #16]	@ (8011e7c <_ZN6tflite26IPersistentBufferAllocatorD1Ev+0x1c>)
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	601a      	str	r2, [r3, #0]
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	4618      	mov	r0, r3
 8011e72:	370c      	adds	r7, #12
 8011e74:	46bd      	mov	sp, r7
 8011e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e7a:	4770      	bx	lr
 8011e7c:	08037248 	.word	0x08037248

08011e80 <_ZN6tflite26IPersistentBufferAllocatorD0Ev>:
 8011e80:	b580      	push	{r7, lr}
 8011e82:	b082      	sub	sp, #8
 8011e84:	af00      	add	r7, sp, #0
 8011e86:	6078      	str	r0, [r7, #4]
 8011e88:	6878      	ldr	r0, [r7, #4]
 8011e8a:	f7ff ffe9 	bl	8011e60 <_ZN6tflite26IPersistentBufferAllocatorD1Ev>
 8011e8e:	2104      	movs	r1, #4
 8011e90:	6878      	ldr	r0, [r7, #4]
 8011e92:	f009 ff79 	bl	801bd88 <_ZdlPvj>
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	4618      	mov	r0, r3
 8011e9a:	3708      	adds	r7, #8
 8011e9c:	46bd      	mov	sp, r7
 8011e9e:	bd80      	pop	{r7, pc}

08011ea0 <_ZN6tflite29INonPersistentBufferAllocatorC1ERKS0_>:
class INonPersistentBufferAllocator {
 8011ea0:	b480      	push	{r7}
 8011ea2:	b083      	sub	sp, #12
 8011ea4:	af00      	add	r7, sp, #0
 8011ea6:	6078      	str	r0, [r7, #4]
 8011ea8:	6039      	str	r1, [r7, #0]
 8011eaa:	4a05      	ldr	r2, [pc, #20]	@ (8011ec0 <_ZN6tflite29INonPersistentBufferAllocatorC1ERKS0_+0x20>)
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	601a      	str	r2, [r3, #0]
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	4618      	mov	r0, r3
 8011eb4:	370c      	adds	r7, #12
 8011eb6:	46bd      	mov	sp, r7
 8011eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ebc:	4770      	bx	lr
 8011ebe:	bf00      	nop
 8011ec0:	080372d8 	.word	0x080372d8

08011ec4 <_ZN6tflite26SingleArenaBufferAllocatorC1ERKS0_>:
namespace tflite {

// TODO(petewarden): This allocator never frees up or reuses  any memory, even
// though we have enough information about lifetimes of the tensors to do so.
// This makes it pretty wasteful, so we should use a more intelligent method.
class SingleArenaBufferAllocator : public INonPersistentBufferAllocator,
 8011ec4:	b580      	push	{r7, lr}
 8011ec6:	b082      	sub	sp, #8
 8011ec8:	af00      	add	r7, sp, #0
 8011eca:	6078      	str	r0, [r7, #4]
 8011ecc:	6039      	str	r1, [r7, #0]
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	683a      	ldr	r2, [r7, #0]
 8011ed2:	4611      	mov	r1, r2
 8011ed4:	4618      	mov	r0, r3
 8011ed6:	f7ff ffe3 	bl	8011ea0 <_ZN6tflite29INonPersistentBufferAllocatorC1ERKS0_>
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	1d1a      	adds	r2, r3, #4
 8011ede:	683b      	ldr	r3, [r7, #0]
 8011ee0:	3304      	adds	r3, #4
 8011ee2:	4619      	mov	r1, r3
 8011ee4:	4610      	mov	r0, r2
 8011ee6:	f7fd f895 	bl	800f014 <_ZN6tflite26IPersistentBufferAllocatorC1ERKS0_>
 8011eea:	4a13      	ldr	r2, [pc, #76]	@ (8011f38 <_ZN6tflite26SingleArenaBufferAllocatorC1ERKS0_+0x74>)
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	601a      	str	r2, [r3, #0]
 8011ef0:	4a12      	ldr	r2, [pc, #72]	@ (8011f3c <_ZN6tflite26SingleArenaBufferAllocatorC1ERKS0_+0x78>)
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	605a      	str	r2, [r3, #4]
 8011ef6:	683b      	ldr	r3, [r7, #0]
 8011ef8:	689a      	ldr	r2, [r3, #8]
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	609a      	str	r2, [r3, #8]
 8011efe:	683b      	ldr	r3, [r7, #0]
 8011f00:	68da      	ldr	r2, [r3, #12]
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	60da      	str	r2, [r3, #12]
 8011f06:	683b      	ldr	r3, [r7, #0]
 8011f08:	691a      	ldr	r2, [r3, #16]
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	611a      	str	r2, [r3, #16]
 8011f0e:	683b      	ldr	r3, [r7, #0]
 8011f10:	695a      	ldr	r2, [r3, #20]
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	615a      	str	r2, [r3, #20]
 8011f16:	683b      	ldr	r3, [r7, #0]
 8011f18:	699a      	ldr	r2, [r3, #24]
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	619a      	str	r2, [r3, #24]
 8011f1e:	683b      	ldr	r3, [r7, #0]
 8011f20:	69da      	ldr	r2, [r3, #28]
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	61da      	str	r2, [r3, #28]
 8011f26:	683b      	ldr	r3, [r7, #0]
 8011f28:	6a1a      	ldr	r2, [r3, #32]
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	621a      	str	r2, [r3, #32]
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	4618      	mov	r0, r3
 8011f32:	3708      	adds	r7, #8
 8011f34:	46bd      	mov	sp, r7
 8011f36:	bd80      	pop	{r7, pc}
 8011f38:	08037314 	.word	0x08037314
 8011f3c:	08037358 	.word	0x08037358

08011f40 <_ZN6tflite26SingleArenaBufferAllocatorC1EPhS1_>:
#include "tensorflow/lite/micro/memory_helpers.h"
#include "tensorflow/lite/micro/micro_log.h"

namespace tflite {

SingleArenaBufferAllocator::SingleArenaBufferAllocator(uint8_t* buffer_head,
 8011f40:	b580      	push	{r7, lr}
 8011f42:	b084      	sub	sp, #16
 8011f44:	af00      	add	r7, sp, #0
 8011f46:	60f8      	str	r0, [r7, #12]
 8011f48:	60b9      	str	r1, [r7, #8]
 8011f4a:	607a      	str	r2, [r7, #4]
                                                       uint8_t* buffer_tail)
    : buffer_head_(buffer_head),
      buffer_tail_(buffer_tail),
      head_(buffer_head),
      tail_(buffer_tail),
      temp_(buffer_head_) {}
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	4618      	mov	r0, r3
 8011f50:	f7ff ff46 	bl	8011de0 <_ZN6tflite29INonPersistentBufferAllocatorC1Ev>
 8011f54:	68fb      	ldr	r3, [r7, #12]
 8011f56:	3304      	adds	r3, #4
 8011f58:	4618      	mov	r0, r3
 8011f5a:	f7ff ff71 	bl	8011e40 <_ZN6tflite26IPersistentBufferAllocatorC1Ev>
 8011f5e:	4a10      	ldr	r2, [pc, #64]	@ (8011fa0 <_ZN6tflite26SingleArenaBufferAllocatorC1EPhS1_+0x60>)
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	601a      	str	r2, [r3, #0]
 8011f64:	4a0f      	ldr	r2, [pc, #60]	@ (8011fa4 <_ZN6tflite26SingleArenaBufferAllocatorC1EPhS1_+0x64>)
 8011f66:	68fb      	ldr	r3, [r7, #12]
 8011f68:	605a      	str	r2, [r3, #4]
    : buffer_head_(buffer_head),
 8011f6a:	68fb      	ldr	r3, [r7, #12]
 8011f6c:	68ba      	ldr	r2, [r7, #8]
 8011f6e:	609a      	str	r2, [r3, #8]
      buffer_tail_(buffer_tail),
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	687a      	ldr	r2, [r7, #4]
 8011f74:	60da      	str	r2, [r3, #12]
      head_(buffer_head),
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	68ba      	ldr	r2, [r7, #8]
 8011f7a:	611a      	str	r2, [r3, #16]
      tail_(buffer_tail),
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	687a      	ldr	r2, [r7, #4]
 8011f80:	615a      	str	r2, [r3, #20]
      temp_(buffer_head_) {}
 8011f82:	68fb      	ldr	r3, [r7, #12]
 8011f84:	689a      	ldr	r2, [r3, #8]
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	619a      	str	r2, [r3, #24]
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	2200      	movs	r2, #0
 8011f8e:	61da      	str	r2, [r3, #28]
 8011f90:	68fb      	ldr	r3, [r7, #12]
 8011f92:	2200      	movs	r2, #0
 8011f94:	621a      	str	r2, [r3, #32]
 8011f96:	68fb      	ldr	r3, [r7, #12]
 8011f98:	4618      	mov	r0, r3
 8011f9a:	3710      	adds	r7, #16
 8011f9c:	46bd      	mov	sp, r7
 8011f9e:	bd80      	pop	{r7, pc}
 8011fa0:	08037314 	.word	0x08037314
 8011fa4:	08037358 	.word	0x08037358

08011fa8 <_ZN6tflite26SingleArenaBufferAllocatorC1EPhj>:

SingleArenaBufferAllocator::SingleArenaBufferAllocator(uint8_t* buffer,
 8011fa8:	b580      	push	{r7, lr}
 8011faa:	b084      	sub	sp, #16
 8011fac:	af00      	add	r7, sp, #0
 8011fae:	60f8      	str	r0, [r7, #12]
 8011fb0:	60b9      	str	r1, [r7, #8]
 8011fb2:	607a      	str	r2, [r7, #4]
                                                       size_t buffer_size)
    : SingleArenaBufferAllocator(buffer, buffer + buffer_size) {}
 8011fb4:	68ba      	ldr	r2, [r7, #8]
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	4413      	add	r3, r2
 8011fba:	461a      	mov	r2, r3
 8011fbc:	68b9      	ldr	r1, [r7, #8]
 8011fbe:	68f8      	ldr	r0, [r7, #12]
 8011fc0:	f7ff ffbe 	bl	8011f40 <_ZN6tflite26SingleArenaBufferAllocatorC1EPhS1_>
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	4618      	mov	r0, r3
 8011fc8:	3710      	adds	r7, #16
 8011fca:	46bd      	mov	sp, r7
 8011fcc:	bd80      	pop	{r7, pc}

08011fce <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj>:

/* static */
SingleArenaBufferAllocator* SingleArenaBufferAllocator::Create(
    uint8_t* buffer_head, size_t buffer_size) {
 8011fce:	b590      	push	{r4, r7, lr}
 8011fd0:	b08d      	sub	sp, #52	@ 0x34
 8011fd2:	af00      	add	r7, sp, #0
 8011fd4:	6078      	str	r0, [r7, #4]
 8011fd6:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(buffer_head != nullptr);
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d101      	bne.n	8011fe2 <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x14>
 8011fde:	f009 ff61 	bl	801bea4 <abort>
  SingleArenaBufferAllocator tmp =
      SingleArenaBufferAllocator(buffer_head, buffer_size);
 8011fe2:	f107 0308 	add.w	r3, r7, #8
 8011fe6:	683a      	ldr	r2, [r7, #0]
 8011fe8:	6879      	ldr	r1, [r7, #4]
 8011fea:	4618      	mov	r0, r3
 8011fec:	f7ff ffdc 	bl	8011fa8 <_ZN6tflite26SingleArenaBufferAllocatorC1EPhj>

  // Allocate enough bytes from the buffer to create a
  // SingleArenaBufferAllocator. The new instance will use the current adjusted
  // tail buffer from the tmp allocator instance.
  uint8_t* allocator_buffer = tmp.AllocatePersistentBuffer(
 8011ff0:	f107 0308 	add.w	r3, r7, #8
 8011ff4:	2204      	movs	r2, #4
 8011ff6:	2124      	movs	r1, #36	@ 0x24
 8011ff8:	4618      	mov	r0, r3
 8011ffa:	f000 f8e9 	bl	80121d0 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>
 8011ffe:	62f8      	str	r0, [r7, #44]	@ 0x2c
      sizeof(SingleArenaBufferAllocator), alignof(SingleArenaBufferAllocator));
  // Use the default copy constructor to populate internal states.
  return new (allocator_buffer) SingleArenaBufferAllocator(tmp);
 8012000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012002:	4619      	mov	r1, r3
 8012004:	2024      	movs	r0, #36	@ 0x24
 8012006:	f7f6 ffe1 	bl	8008fcc <_ZnwjPv>
 801200a:	4604      	mov	r4, r0
 801200c:	f107 0308 	add.w	r3, r7, #8
 8012010:	4619      	mov	r1, r3
 8012012:	4620      	mov	r0, r4
 8012014:	f7ff ff56 	bl	8011ec4 <_ZN6tflite26SingleArenaBufferAllocatorC1ERKS0_>
}
 8012018:	f107 0308 	add.w	r3, r7, #8
 801201c:	4618      	mov	r0, r3
 801201e:	f000 f805 	bl	801202c <_ZN6tflite26SingleArenaBufferAllocatorD1Ev>
  return new (allocator_buffer) SingleArenaBufferAllocator(tmp);
 8012022:	4623      	mov	r3, r4
}
 8012024:	4618      	mov	r0, r3
 8012026:	3734      	adds	r7, #52	@ 0x34
 8012028:	46bd      	mov	sp, r7
 801202a:	bd90      	pop	{r4, r7, pc}

0801202c <_ZN6tflite26SingleArenaBufferAllocatorD1Ev>:

SingleArenaBufferAllocator::~SingleArenaBufferAllocator() {}
 801202c:	b580      	push	{r7, lr}
 801202e:	b082      	sub	sp, #8
 8012030:	af00      	add	r7, sp, #0
 8012032:	6078      	str	r0, [r7, #4]
 8012034:	4a09      	ldr	r2, [pc, #36]	@ (801205c <_ZN6tflite26SingleArenaBufferAllocatorD1Ev+0x30>)
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	601a      	str	r2, [r3, #0]
 801203a:	4a09      	ldr	r2, [pc, #36]	@ (8012060 <_ZN6tflite26SingleArenaBufferAllocatorD1Ev+0x34>)
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	605a      	str	r2, [r3, #4]
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	3304      	adds	r3, #4
 8012044:	4618      	mov	r0, r3
 8012046:	f7ff ff0b 	bl	8011e60 <_ZN6tflite26IPersistentBufferAllocatorD1Ev>
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	4618      	mov	r0, r3
 801204e:	f7ff fed7 	bl	8011e00 <_ZN6tflite29INonPersistentBufferAllocatorD1Ev>
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	4618      	mov	r0, r3
 8012056:	3708      	adds	r7, #8
 8012058:	46bd      	mov	sp, r7
 801205a:	bd80      	pop	{r7, pc}
 801205c:	08037314 	.word	0x08037314
 8012060:	08037358 	.word	0x08037358

08012064 <_ZThn4_N6tflite26SingleArenaBufferAllocatorD1Ev>:
 public:
  // TODO(b/157615197): Cleanup constructors/destructor and use factory
  // functions.
  SingleArenaBufferAllocator(uint8_t* buffer_head, uint8_t* buffer_tail);
  SingleArenaBufferAllocator(uint8_t* buffer, size_t buffer_size);
  virtual ~SingleArenaBufferAllocator();
 8012064:	f1a0 0004 	sub.w	r0, r0, #4
 8012068:	f7ff bfe0 	b.w	801202c <_ZN6tflite26SingleArenaBufferAllocatorD1Ev>

0801206c <_ZN6tflite26SingleArenaBufferAllocatorD0Ev>:
 801206c:	b580      	push	{r7, lr}
 801206e:	b082      	sub	sp, #8
 8012070:	af00      	add	r7, sp, #0
 8012072:	6078      	str	r0, [r7, #4]
 8012074:	6878      	ldr	r0, [r7, #4]
 8012076:	f7ff ffd9 	bl	801202c <_ZN6tflite26SingleArenaBufferAllocatorD1Ev>
 801207a:	2124      	movs	r1, #36	@ 0x24
 801207c:	6878      	ldr	r0, [r7, #4]
 801207e:	f009 fe83 	bl	801bd88 <_ZdlPvj>
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	4618      	mov	r0, r3
 8012086:	3708      	adds	r7, #8
 8012088:	46bd      	mov	sp, r7
 801208a:	bd80      	pop	{r7, pc}

0801208c <_ZThn4_N6tflite26SingleArenaBufferAllocatorD0Ev>:
 801208c:	f1a0 0004 	sub.w	r0, r0, #4
 8012090:	f7ff bfec 	b.w	801206c <_ZN6tflite26SingleArenaBufferAllocatorD0Ev>

08012094 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj>:

uint8_t* SingleArenaBufferAllocator::AllocateResizableBuffer(size_t size,
                                                             size_t alignment) {
 8012094:	b590      	push	{r4, r7, lr}
 8012096:	b087      	sub	sp, #28
 8012098:	af00      	add	r7, sp, #0
 801209a:	60f8      	str	r0, [r7, #12]
 801209c:	60b9      	str	r1, [r7, #8]
 801209e:	607a      	str	r2, [r7, #4]
  // Only supports one resizable buffer, which starts at the buffer head.
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 80120a0:	68fb      	ldr	r3, [r7, #12]
 80120a2:	689b      	ldr	r3, [r3, #8]
 80120a4:	6879      	ldr	r1, [r7, #4]
 80120a6:	4618      	mov	r0, r3
 80120a8:	f7fb fc13 	bl	800d8d2 <_ZN6tflite14AlignPointerUpEPhj>
 80120ac:	6178      	str	r0, [r7, #20]
  if (ResizeBuffer(expect_resizable_buf, size, alignment) == kTfLiteOk) {
 80120ae:	68fb      	ldr	r3, [r7, #12]
 80120b0:	681b      	ldr	r3, [r3, #0]
 80120b2:	331c      	adds	r3, #28
 80120b4:	681c      	ldr	r4, [r3, #0]
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	68ba      	ldr	r2, [r7, #8]
 80120ba:	6979      	ldr	r1, [r7, #20]
 80120bc:	68f8      	ldr	r0, [r7, #12]
 80120be:	47a0      	blx	r4
 80120c0:	4603      	mov	r3, r0
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	bf0c      	ite	eq
 80120c6:	2301      	moveq	r3, #1
 80120c8:	2300      	movne	r3, #0
 80120ca:	b2db      	uxtb	r3, r3
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	d001      	beq.n	80120d4 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x40>
    return expect_resizable_buf;
 80120d0:	697b      	ldr	r3, [r7, #20]
 80120d2:	e000      	b.n	80120d6 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x42>
  }
  return nullptr;
 80120d4:	2300      	movs	r3, #0
}
 80120d6:	4618      	mov	r0, r3
 80120d8:	371c      	adds	r7, #28
 80120da:	46bd      	mov	sp, r7
 80120dc:	bd90      	pop	{r4, r7, pc}

080120de <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh>:

TfLiteStatus SingleArenaBufferAllocator::DeallocateResizableBuffer(
    uint8_t* resizable_buf) {
 80120de:	b590      	push	{r4, r7, lr}
 80120e0:	b083      	sub	sp, #12
 80120e2:	af00      	add	r7, sp, #0
 80120e4:	6078      	str	r0, [r7, #4]
 80120e6:	6039      	str	r1, [r7, #0]
  return ResizeBuffer(resizable_buf, 0, 1);
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	681b      	ldr	r3, [r3, #0]
 80120ec:	331c      	adds	r3, #28
 80120ee:	681c      	ldr	r4, [r3, #0]
 80120f0:	2301      	movs	r3, #1
 80120f2:	2200      	movs	r2, #0
 80120f4:	6839      	ldr	r1, [r7, #0]
 80120f6:	6878      	ldr	r0, [r7, #4]
 80120f8:	47a0      	blx	r4
 80120fa:	4603      	mov	r3, r0
}
 80120fc:	4618      	mov	r0, r3
 80120fe:	370c      	adds	r7, #12
 8012100:	46bd      	mov	sp, r7
 8012102:	bd90      	pop	{r4, r7, pc}

08012104 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj>:

TfLiteStatus SingleArenaBufferAllocator::ReserveNonPersistentOverlayMemory(
    size_t size, size_t alignment) {
 8012104:	b590      	push	{r4, r7, lr}
 8012106:	b087      	sub	sp, #28
 8012108:	af00      	add	r7, sp, #0
 801210a:	60f8      	str	r0, [r7, #12]
 801210c:	60b9      	str	r1, [r7, #8]
 801210e:	607a      	str	r2, [r7, #4]
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 8012110:	68fb      	ldr	r3, [r7, #12]
 8012112:	689b      	ldr	r3, [r3, #8]
 8012114:	6879      	ldr	r1, [r7, #4]
 8012116:	4618      	mov	r0, r3
 8012118:	f7fb fbdb 	bl	800d8d2 <_ZN6tflite14AlignPointerUpEPhj>
 801211c:	6178      	str	r0, [r7, #20]
  return ResizeBuffer(expect_resizable_buf, size, alignment);
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	681b      	ldr	r3, [r3, #0]
 8012122:	331c      	adds	r3, #28
 8012124:	681c      	ldr	r4, [r3, #0]
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	68ba      	ldr	r2, [r7, #8]
 801212a:	6979      	ldr	r1, [r7, #20]
 801212c:	68f8      	ldr	r0, [r7, #12]
 801212e:	47a0      	blx	r4
 8012130:	4603      	mov	r3, r0
}
 8012132:	4618      	mov	r0, r3
 8012134:	371c      	adds	r7, #28
 8012136:	46bd      	mov	sp, r7
 8012138:	bd90      	pop	{r4, r7, pc}
	...

0801213c <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj>:

TfLiteStatus SingleArenaBufferAllocator::ResizeBuffer(uint8_t* resizable_buf,
                                                      size_t size,
                                                      size_t alignment) {
 801213c:	b580      	push	{r7, lr}
 801213e:	b088      	sub	sp, #32
 8012140:	af00      	add	r7, sp, #0
 8012142:	60f8      	str	r0, [r7, #12]
 8012144:	60b9      	str	r1, [r7, #8]
 8012146:	607a      	str	r2, [r7, #4]
 8012148:	603b      	str	r3, [r7, #0]
  // Only supports one resizable buffer, which starts at the buffer head.
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	689b      	ldr	r3, [r3, #8]
 801214e:	6839      	ldr	r1, [r7, #0]
 8012150:	4618      	mov	r0, r3
 8012152:	f7fb fbbe 	bl	800d8d2 <_ZN6tflite14AlignPointerUpEPhj>
 8012156:	61f8      	str	r0, [r7, #28]
  if (head_ != temp_ || resizable_buf != expect_resizable_buf) {
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	691a      	ldr	r2, [r3, #16]
 801215c:	68fb      	ldr	r3, [r7, #12]
 801215e:	699b      	ldr	r3, [r3, #24]
 8012160:	429a      	cmp	r2, r3
 8012162:	d103      	bne.n	801216c <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x30>
 8012164:	68ba      	ldr	r2, [r7, #8]
 8012166:	69fb      	ldr	r3, [r7, #28]
 8012168:	429a      	cmp	r2, r3
 801216a:	d004      	beq.n	8012176 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x3a>
    MicroPrintf(
 801216c:	4816      	ldr	r0, [pc, #88]	@ (80121c8 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x8c>)
 801216e:	f7ff fa53 	bl	8011618 <_Z11MicroPrintfPKcz>
        "Internal error: either buffer is not resizable or "
        "ResetTempAllocations() is not called before ResizeBuffer().");
    return kTfLiteError;
 8012172:	2301      	movs	r3, #1
 8012174:	e023      	b.n	80121be <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x82>
  }

  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
 8012176:	68fb      	ldr	r3, [r7, #12]
 8012178:	689b      	ldr	r3, [r3, #8]
 801217a:	6839      	ldr	r1, [r7, #0]
 801217c:	4618      	mov	r0, r3
 801217e:	f7fb fba8 	bl	800d8d2 <_ZN6tflite14AlignPointerUpEPhj>
 8012182:	61b8      	str	r0, [r7, #24]
  const size_t available_memory = tail_ - aligned_result;
 8012184:	68fb      	ldr	r3, [r7, #12]
 8012186:	695a      	ldr	r2, [r3, #20]
 8012188:	69bb      	ldr	r3, [r7, #24]
 801218a:	1ad3      	subs	r3, r2, r3
 801218c:	617b      	str	r3, [r7, #20]
  if (available_memory < size) {
 801218e:	697a      	ldr	r2, [r7, #20]
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	429a      	cmp	r2, r3
 8012194:	d209      	bcs.n	80121aa <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x6e>
    MicroPrintf(
 8012196:	687a      	ldr	r2, [r7, #4]
 8012198:	697b      	ldr	r3, [r7, #20]
 801219a:	1ad3      	subs	r3, r2, r3
 801219c:	697a      	ldr	r2, [r7, #20]
 801219e:	6879      	ldr	r1, [r7, #4]
 80121a0:	480a      	ldr	r0, [pc, #40]	@ (80121cc <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x90>)
 80121a2:	f7ff fa39 	bl	8011618 <_Z11MicroPrintfPKcz>
        "Failed to resize buffer. Requested: %u, available %u, missing: %u",
        size, available_memory, size - available_memory);
    return kTfLiteError;
 80121a6:	2301      	movs	r3, #1
 80121a8:	e009      	b.n	80121be <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x82>
  }
  head_ = aligned_result + size;
 80121aa:	69ba      	ldr	r2, [r7, #24]
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	441a      	add	r2, r3
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	611a      	str	r2, [r3, #16]
  temp_ = head_;
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	691a      	ldr	r2, [r3, #16]
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	619a      	str	r2, [r3, #24]

  return kTfLiteOk;
 80121bc:	2300      	movs	r3, #0
}
 80121be:	4618      	mov	r0, r3
 80121c0:	3720      	adds	r7, #32
 80121c2:	46bd      	mov	sp, r7
 80121c4:	bd80      	pop	{r7, pc}
 80121c6:	bf00      	nop
 80121c8:	0802220c 	.word	0x0802220c
 80121cc:	0802227c 	.word	0x0802227c

080121d0 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>:

uint8_t* SingleArenaBufferAllocator::AllocatePersistentBuffer(
    size_t size, size_t alignment) {
 80121d0:	b580      	push	{r7, lr}
 80121d2:	b086      	sub	sp, #24
 80121d4:	af00      	add	r7, sp, #0
 80121d6:	60f8      	str	r0, [r7, #12]
 80121d8:	60b9      	str	r1, [r7, #8]
 80121da:	607a      	str	r2, [r7, #4]
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
 80121dc:	68fb      	ldr	r3, [r7, #12]
 80121de:	695a      	ldr	r2, [r3, #20]
 80121e0:	68bb      	ldr	r3, [r7, #8]
 80121e2:	425b      	negs	r3, r3
 80121e4:	4413      	add	r3, r2
 80121e6:	6879      	ldr	r1, [r7, #4]
 80121e8:	4618      	mov	r0, r3
 80121ea:	f7fb fb8b 	bl	800d904 <_ZN6tflite16AlignPointerDownEPhj>
 80121ee:	6178      	str	r0, [r7, #20]
  if (aligned_result < head_) {
 80121f0:	68fb      	ldr	r3, [r7, #12]
 80121f2:	691b      	ldr	r3, [r3, #16]
 80121f4:	697a      	ldr	r2, [r7, #20]
 80121f6:	429a      	cmp	r2, r3
 80121f8:	d20e      	bcs.n	8012218 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x48>
#ifndef TF_LITE_STRIP_ERROR_STRINGS
    const size_t missing_memory = head_ - aligned_result;
 80121fa:	68fb      	ldr	r3, [r7, #12]
 80121fc:	691a      	ldr	r2, [r3, #16]
 80121fe:	697b      	ldr	r3, [r7, #20]
 8012200:	1ad3      	subs	r3, r2, r3
 8012202:	613b      	str	r3, [r7, #16]
    MicroPrintf(
 8012204:	68ba      	ldr	r2, [r7, #8]
 8012206:	693b      	ldr	r3, [r7, #16]
 8012208:	1ad2      	subs	r2, r2, r3
 801220a:	693b      	ldr	r3, [r7, #16]
 801220c:	68b9      	ldr	r1, [r7, #8]
 801220e:	4806      	ldr	r0, [pc, #24]	@ (8012228 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x58>)
 8012210:	f7ff fa02 	bl	8011618 <_Z11MicroPrintfPKcz>
        "Failed to allocate tail memory. Requested: %u, "
        "available %u, missing: %u",
        size, size - missing_memory, missing_memory);
#endif
    return nullptr;
 8012214:	2300      	movs	r3, #0
 8012216:	e003      	b.n	8012220 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x50>
  }
  tail_ = aligned_result;
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	697a      	ldr	r2, [r7, #20]
 801221c:	615a      	str	r2, [r3, #20]
  return aligned_result;
 801221e:	697b      	ldr	r3, [r7, #20]
}
 8012220:	4618      	mov	r0, r3
 8012222:	3718      	adds	r7, #24
 8012224:	46bd      	mov	sp, r7
 8012226:	bd80      	pop	{r7, pc}
 8012228:	080222c0 	.word	0x080222c0

0801222c <_ZThn4_N6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>:
  virtual TfLiteStatus ReserveNonPersistentOverlayMemory(
      size_t size, size_t alignment) override;

  // Allocates persistent memory starting at the tail of the arena (highest
  // address and moving downwards).
  virtual uint8_t* AllocatePersistentBuffer(size_t size,
 801222c:	f1a0 0004 	sub.w	r0, r0, #4
 8012230:	f7ff bfce 	b.w	80121d0 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>

08012234 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj>:

uint8_t* SingleArenaBufferAllocator::AllocateTemp(size_t size,
                                                  size_t alignment) {
 8012234:	b580      	push	{r7, lr}
 8012236:	b086      	sub	sp, #24
 8012238:	af00      	add	r7, sp, #0
 801223a:	60f8      	str	r0, [r7, #12]
 801223c:	60b9      	str	r1, [r7, #8]
 801223e:	607a      	str	r2, [r7, #4]
  uint8_t* const aligned_result = AlignPointerUp(temp_, alignment);
 8012240:	68fb      	ldr	r3, [r7, #12]
 8012242:	699b      	ldr	r3, [r3, #24]
 8012244:	6879      	ldr	r1, [r7, #4]
 8012246:	4618      	mov	r0, r3
 8012248:	f7fb fb43 	bl	800d8d2 <_ZN6tflite14AlignPointerUpEPhj>
 801224c:	6178      	str	r0, [r7, #20]
  const size_t available_memory = tail_ - aligned_result;
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	695a      	ldr	r2, [r3, #20]
 8012252:	697b      	ldr	r3, [r7, #20]
 8012254:	1ad3      	subs	r3, r2, r3
 8012256:	613b      	str	r3, [r7, #16]
  if (available_memory < size) {
 8012258:	693a      	ldr	r2, [r7, #16]
 801225a:	68bb      	ldr	r3, [r7, #8]
 801225c:	429a      	cmp	r2, r3
 801225e:	d209      	bcs.n	8012274 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj+0x40>
    MicroPrintf(
 8012260:	68ba      	ldr	r2, [r7, #8]
 8012262:	693b      	ldr	r3, [r7, #16]
 8012264:	1ad3      	subs	r3, r2, r3
 8012266:	693a      	ldr	r2, [r7, #16]
 8012268:	68b9      	ldr	r1, [r7, #8]
 801226a:	480d      	ldr	r0, [pc, #52]	@ (80122a0 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj+0x6c>)
 801226c:	f7ff f9d4 	bl	8011618 <_Z11MicroPrintfPKcz>
        "Failed to allocate temp memory. Requested: %u, "
        "available %u, missing: %u",
        size, available_memory, size - available_memory);
    return nullptr;
 8012270:	2300      	movs	r3, #0
 8012272:	e010      	b.n	8012296 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj+0x62>
  }
  temp_ = aligned_result + size;
 8012274:	697a      	ldr	r2, [r7, #20]
 8012276:	68bb      	ldr	r3, [r7, #8]
 8012278:	441a      	add	r2, r3
 801227a:	68fb      	ldr	r3, [r7, #12]
 801227c:	619a      	str	r2, [r3, #24]
  temp_buffer_ptr_check_sum_ ^= (reinterpret_cast<intptr_t>(aligned_result));
 801227e:	68fb      	ldr	r3, [r7, #12]
 8012280:	69da      	ldr	r2, [r3, #28]
 8012282:	697b      	ldr	r3, [r7, #20]
 8012284:	405a      	eors	r2, r3
 8012286:	68fb      	ldr	r3, [r7, #12]
 8012288:	61da      	str	r2, [r3, #28]
  temp_buffer_count_++;
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	6a1b      	ldr	r3, [r3, #32]
 801228e:	1c5a      	adds	r2, r3, #1
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	621a      	str	r2, [r3, #32]
  return aligned_result;
 8012294:	697b      	ldr	r3, [r7, #20]
}
 8012296:	4618      	mov	r0, r3
 8012298:	3718      	adds	r7, #24
 801229a:	46bd      	mov	sp, r7
 801229c:	bd80      	pop	{r7, pc}
 801229e:	bf00      	nop
 80122a0:	0802230c 	.word	0x0802230c

080122a4 <_ZN6tflite26SingleArenaBufferAllocator14DeallocateTempEPh>:

void SingleArenaBufferAllocator::DeallocateTemp(uint8_t* temp_buf) {
 80122a4:	b480      	push	{r7}
 80122a6:	b083      	sub	sp, #12
 80122a8:	af00      	add	r7, sp, #0
 80122aa:	6078      	str	r0, [r7, #4]
 80122ac:	6039      	str	r1, [r7, #0]
  temp_buffer_ptr_check_sum_ ^= (reinterpret_cast<intptr_t>(temp_buf));
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	69da      	ldr	r2, [r3, #28]
 80122b2:	683b      	ldr	r3, [r7, #0]
 80122b4:	405a      	eors	r2, r3
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	61da      	str	r2, [r3, #28]
  temp_buffer_count_--;
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	6a1b      	ldr	r3, [r3, #32]
 80122be:	1e5a      	subs	r2, r3, #1
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	621a      	str	r2, [r3, #32]
}
 80122c4:	bf00      	nop
 80122c6:	370c      	adds	r7, #12
 80122c8:	46bd      	mov	sp, r7
 80122ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122ce:	4770      	bx	lr

080122d0 <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv>:

bool SingleArenaBufferAllocator::IsAllTempDeallocated() {
 80122d0:	b580      	push	{r7, lr}
 80122d2:	b082      	sub	sp, #8
 80122d4:	af00      	add	r7, sp, #0
 80122d6:	6078      	str	r0, [r7, #4]
  if (temp_buffer_count_ != 0 || temp_buffer_ptr_check_sum_ != 0) {
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	6a1b      	ldr	r3, [r3, #32]
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d103      	bne.n	80122e8 <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv+0x18>
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	69db      	ldr	r3, [r3, #28]
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d00e      	beq.n	8012306 <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv+0x36>
    MicroPrintf(
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	6a19      	ldr	r1, [r3, #32]
        "Number of allocated temp buffers: %d. Checksum passing status: %d",
        temp_buffer_count_, !temp_buffer_ptr_check_sum_);
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	69db      	ldr	r3, [r3, #28]
    MicroPrintf(
 80122f0:	2b00      	cmp	r3, #0
 80122f2:	bf0c      	ite	eq
 80122f4:	2301      	moveq	r3, #1
 80122f6:	2300      	movne	r3, #0
 80122f8:	b2db      	uxtb	r3, r3
 80122fa:	461a      	mov	r2, r3
 80122fc:	4804      	ldr	r0, [pc, #16]	@ (8012310 <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv+0x40>)
 80122fe:	f7ff f98b 	bl	8011618 <_Z11MicroPrintfPKcz>
    return false;
 8012302:	2300      	movs	r3, #0
 8012304:	e000      	b.n	8012308 <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv+0x38>
  }
  return true;
 8012306:	2301      	movs	r3, #1
}
 8012308:	4618      	mov	r0, r3
 801230a:	3708      	adds	r7, #8
 801230c:	46bd      	mov	sp, r7
 801230e:	bd80      	pop	{r7, pc}
 8012310:	08022358 	.word	0x08022358

08012314 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv>:

TfLiteStatus SingleArenaBufferAllocator::ResetTempAllocations() {
 8012314:	b580      	push	{r7, lr}
 8012316:	b082      	sub	sp, #8
 8012318:	af00      	add	r7, sp, #0
 801231a:	6078      	str	r0, [r7, #4]
  // TODO(b/209453859): enable error check based on IsAllTempDeallocated after
  // all AllocateTemp have been paird with DeallocateTemp
  if (!IsAllTempDeallocated()) {
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	681b      	ldr	r3, [r3, #0]
 8012320:	3310      	adds	r3, #16
 8012322:	681b      	ldr	r3, [r3, #0]
 8012324:	6878      	ldr	r0, [r7, #4]
 8012326:	4798      	blx	r3
 8012328:	4603      	mov	r3, r0
 801232a:	f083 0301 	eor.w	r3, r3, #1
 801232e:	b2db      	uxtb	r3, r3
 8012330:	2b00      	cmp	r3, #0
 8012332:	d004      	beq.n	801233e <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x2a>
    MicroPrintf(
 8012334:	4806      	ldr	r0, [pc, #24]	@ (8012350 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x3c>)
 8012336:	f7ff f96f 	bl	8011618 <_Z11MicroPrintfPKcz>
        "All temp buffers must be freed before calling ResetTempAllocations()");
    return kTfLiteError;
 801233a:	2301      	movs	r3, #1
 801233c:	e004      	b.n	8012348 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x34>
  }
  temp_ = head_;
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	691a      	ldr	r2, [r3, #16]
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	619a      	str	r2, [r3, #24]
  return kTfLiteOk;
 8012346:	2300      	movs	r3, #0
}
 8012348:	4618      	mov	r0, r3
 801234a:	3708      	adds	r7, #8
 801234c:	46bd      	mov	sp, r7
 801234e:	bd80      	pop	{r7, pc}
 8012350:	0802239c 	.word	0x0802239c

08012354 <_ZNK6tflite26SingleArenaBufferAllocator23GetOverlayMemoryAddressEv>:

uint8_t* SingleArenaBufferAllocator::GetOverlayMemoryAddress() const {
 8012354:	b480      	push	{r7}
 8012356:	b083      	sub	sp, #12
 8012358:	af00      	add	r7, sp, #0
 801235a:	6078      	str	r0, [r7, #4]
  return buffer_head_;
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	689b      	ldr	r3, [r3, #8]
}
 8012360:	4618      	mov	r0, r3
 8012362:	370c      	adds	r7, #12
 8012364:	46bd      	mov	sp, r7
 8012366:	f85d 7b04 	ldr.w	r7, [sp], #4
 801236a:	4770      	bx	lr

0801236c <_ZNK6tflite26SingleArenaBufferAllocator25GetNonPersistentUsedBytesEv>:

size_t SingleArenaBufferAllocator::GetNonPersistentUsedBytes() const {
 801236c:	b580      	push	{r7, lr}
 801236e:	b084      	sub	sp, #16
 8012370:	af00      	add	r7, sp, #0
 8012372:	6078      	str	r0, [r7, #4]
  return std::max(head_ - buffer_head_, temp_ - buffer_head_);
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	691a      	ldr	r2, [r3, #16]
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	689b      	ldr	r3, [r3, #8]
 801237c:	1ad3      	subs	r3, r2, r3
 801237e:	60bb      	str	r3, [r7, #8]
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	699a      	ldr	r2, [r3, #24]
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	689b      	ldr	r3, [r3, #8]
 8012388:	1ad3      	subs	r3, r2, r3
 801238a:	60fb      	str	r3, [r7, #12]
 801238c:	f107 020c 	add.w	r2, r7, #12
 8012390:	f107 0308 	add.w	r3, r7, #8
 8012394:	4611      	mov	r1, r2
 8012396:	4618      	mov	r0, r3
 8012398:	f7fb f924 	bl	800d5e4 <_ZSt3maxIiERKT_S2_S2_>
 801239c:	4603      	mov	r3, r0
 801239e:	681b      	ldr	r3, [r3, #0]
}
 80123a0:	4618      	mov	r0, r3
 80123a2:	3710      	adds	r7, #16
 80123a4:	46bd      	mov	sp, r7
 80123a6:	bd80      	pop	{r7, pc}

080123a8 <_ZNK6tflite26SingleArenaBufferAllocator22GetPersistentUsedBytesEv>:

size_t SingleArenaBufferAllocator::GetPersistentUsedBytes() const {
 80123a8:	b480      	push	{r7}
 80123aa:	b083      	sub	sp, #12
 80123ac:	af00      	add	r7, sp, #0
 80123ae:	6078      	str	r0, [r7, #4]
  return buffer_tail_ - tail_;
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	68da      	ldr	r2, [r3, #12]
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	695b      	ldr	r3, [r3, #20]
 80123b8:	1ad3      	subs	r3, r2, r3
}
 80123ba:	4618      	mov	r0, r3
 80123bc:	370c      	adds	r7, #12
 80123be:	46bd      	mov	sp, r7
 80123c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123c4:	4770      	bx	lr

080123c6 <_ZThn4_NK6tflite26SingleArenaBufferAllocator22GetPersistentUsedBytesEv>:

  // Returns the size of the head section in bytes.
  size_t GetNonPersistentUsedBytes() const override;

  // Returns the size of all allocations in the tail section in bytes.
  size_t GetPersistentUsedBytes() const override;
 80123c6:	f1a0 0004 	sub.w	r0, r0, #4
 80123ca:	f7ff bfed 	b.w	80123a8 <_ZNK6tflite26SingleArenaBufferAllocator22GetPersistentUsedBytesEv>

080123ce <_ZNK6tflite26SingleArenaBufferAllocator18GetAvailableMemoryEj>:

size_t SingleArenaBufferAllocator::GetAvailableMemory(size_t alignment) const {
 80123ce:	b580      	push	{r7, lr}
 80123d0:	b084      	sub	sp, #16
 80123d2:	af00      	add	r7, sp, #0
 80123d4:	6078      	str	r0, [r7, #4]
 80123d6:	6039      	str	r1, [r7, #0]
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	699b      	ldr	r3, [r3, #24]
 80123dc:	6839      	ldr	r1, [r7, #0]
 80123de:	4618      	mov	r0, r3
 80123e0:	f7fb fa77 	bl	800d8d2 <_ZN6tflite14AlignPointerUpEPhj>
 80123e4:	60f8      	str	r0, [r7, #12]
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	695b      	ldr	r3, [r3, #20]
 80123ea:	6839      	ldr	r1, [r7, #0]
 80123ec:	4618      	mov	r0, r3
 80123ee:	f7fb fa89 	bl	800d904 <_ZN6tflite16AlignPointerDownEPhj>
 80123f2:	60b8      	str	r0, [r7, #8]
  return aligned_tail - aligned_temp;
 80123f4:	68ba      	ldr	r2, [r7, #8]
 80123f6:	68fb      	ldr	r3, [r7, #12]
 80123f8:	1ad3      	subs	r3, r2, r3
}
 80123fa:	4618      	mov	r0, r3
 80123fc:	3710      	adds	r7, #16
 80123fe:	46bd      	mov	sp, r7
 8012400:	bd80      	pop	{r7, pc}

08012402 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>:
  return reinterpret_cast<T*>(tensor->data.raw);
}

// Returns const data for a TfLiteEvalTensor struct that are expected to exist.
template <typename T>
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 8012402:	b580      	push	{r7, lr}
 8012404:	b082      	sub	sp, #8
 8012406:	af00      	add	r7, sp, #0
 8012408:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	2b00      	cmp	r3, #0
 801240e:	d101      	bne.n	8012414 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor+0x12>
 8012410:	f009 fd48 	bl	801bea4 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	681b      	ldr	r3, [r3, #0]
}
 8012418:	4618      	mov	r0, r3
 801241a:	3708      	adds	r7, #8
 801241c:	46bd      	mov	sp, r7
 801241e:	bd80      	pop	{r7, pc}

08012420 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 8012420:	b580      	push	{r7, lr}
 8012422:	b082      	sub	sp, #8
 8012424:	af00      	add	r7, sp, #0
 8012426:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	2b00      	cmp	r3, #0
 801242c:	d101      	bne.n	8012432 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor+0x12>
 801242e:	f009 fd39 	bl	801bea4 <abort>
  return reinterpret_cast<T*>(tensor->data.raw);
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	681b      	ldr	r3, [r3, #0]
}
 8012436:	4618      	mov	r0, r3
 8012438:	3708      	adds	r7, #8
 801243a:	46bd      	mov	sp, r7
 801243c:	bd80      	pop	{r7, pc}

0801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 801243e:	b580      	push	{r7, lr}
 8012440:	b082      	sub	sp, #8
 8012442:	af00      	add	r7, sp, #0
 8012444:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d101      	bne.n	8012450 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor+0x12>
 801244c:	f009 fd2a 	bl	801bea4 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	681b      	ldr	r3, [r3, #0]
}
 8012454:	4618      	mov	r0, r3
 8012456:	3708      	adds	r7, #8
 8012458:	46bd      	mov	sp, r7
 801245a:	bd80      	pop	{r7, pc}

0801245c <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 801245c:	b580      	push	{r7, lr}
 801245e:	b082      	sub	sp, #8
 8012460:	af00      	add	r7, sp, #0
 8012462:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	2b00      	cmp	r3, #0
 8012468:	d101      	bne.n	801246e <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor+0x12>
 801246a:	f009 fd1b 	bl	801bea4 <abort>
  return reinterpret_cast<T*>(tensor->data.raw);
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	681b      	ldr	r3, [r3, #0]
}
 8012472:	4618      	mov	r0, r3
 8012474:	3708      	adds	r7, #8
 8012476:	46bd      	mov	sp, r7
 8012478:	bd80      	pop	{r7, pc}

0801247a <_ZNK6tflite12RuntimeShape8FlatSizeEv>:
  int FlatSize() const {
 801247a:	b580      	push	{r7, lr}
 801247c:	b086      	sub	sp, #24
 801247e:	af00      	add	r7, sp, #0
 8012480:	6078      	str	r0, [r7, #4]
    int buffer_size = 1;
 8012482:	2301      	movs	r3, #1
 8012484:	617b      	str	r3, [r7, #20]
    const int* dims_data = reinterpret_cast<const int*>(DimsData());
 8012486:	6878      	ldr	r0, [r7, #4]
 8012488:	f7fa fbe4 	bl	800cc54 <_ZNK6tflite12RuntimeShape8DimsDataEv>
 801248c:	60f8      	str	r0, [r7, #12]
    for (int i = 0; i < size_; i++) {
 801248e:	2300      	movs	r3, #0
 8012490:	613b      	str	r3, [r7, #16]
 8012492:	e00b      	b.n	80124ac <_ZNK6tflite12RuntimeShape8FlatSizeEv+0x32>
      buffer_size *= dims_data[i];
 8012494:	693b      	ldr	r3, [r7, #16]
 8012496:	009b      	lsls	r3, r3, #2
 8012498:	68fa      	ldr	r2, [r7, #12]
 801249a:	4413      	add	r3, r2
 801249c:	681a      	ldr	r2, [r3, #0]
 801249e:	697b      	ldr	r3, [r7, #20]
 80124a0:	fb02 f303 	mul.w	r3, r2, r3
 80124a4:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < size_; i++) {
 80124a6:	693b      	ldr	r3, [r7, #16]
 80124a8:	3301      	adds	r3, #1
 80124aa:	613b      	str	r3, [r7, #16]
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	693a      	ldr	r2, [r7, #16]
 80124b2:	429a      	cmp	r2, r3
 80124b4:	dbee      	blt.n	8012494 <_ZNK6tflite12RuntimeShape8FlatSizeEv+0x1a>
    return buffer_size;
 80124b6:	697b      	ldr	r3, [r7, #20]
  }
 80124b8:	4618      	mov	r0, r3
 80124ba:	3718      	adds	r7, #24
 80124bc:	46bd      	mov	sp, r7
 80124be:	bd80      	pop	{r7, pc}

080124c0 <_ZN6tflite28ActivationFunctionWithMinMaxIfEET_S1_S1_S1_>:
      break;
  }
}

template <typename T>
inline T ActivationFunctionWithMinMax(T x, T output_activation_min,
 80124c0:	b580      	push	{r7, lr}
 80124c2:	b084      	sub	sp, #16
 80124c4:	af00      	add	r7, sp, #0
 80124c6:	ed87 0a03 	vstr	s0, [r7, #12]
 80124ca:	edc7 0a02 	vstr	s1, [r7, #8]
 80124ce:	ed87 1a01 	vstr	s2, [r7, #4]
                                      T output_activation_max) {
  using std::max;
  using std::min;
  return min(max(x, output_activation_min), output_activation_max);
 80124d2:	f107 0208 	add.w	r2, r7, #8
 80124d6:	f107 030c 	add.w	r3, r7, #12
 80124da:	4611      	mov	r1, r2
 80124dc:	4618      	mov	r0, r3
 80124de:	f7fa f9c8 	bl	800c872 <_ZSt3maxIfERKT_S2_S2_>
 80124e2:	4602      	mov	r2, r0
 80124e4:	1d3b      	adds	r3, r7, #4
 80124e6:	4619      	mov	r1, r3
 80124e8:	4610      	mov	r0, r2
 80124ea:	f7fa f9db 	bl	800c8a4 <_ZSt3minIfERKT_S2_S2_>
 80124ee:	4603      	mov	r3, r0
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	ee07 3a90 	vmov	s15, r3
}
 80124f6:	eeb0 0a67 	vmov.f32	s0, s15
 80124fa:	3710      	adds	r7, #16
 80124fc:	46bd      	mov	sp, r7
 80124fe:	bd80      	pop	{r7, pc}

08012500 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 8012500:	b580      	push	{r7, lr}
 8012502:	b082      	sub	sp, #8
 8012504:	af00      	add	r7, sp, #0
 8012506:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d101      	bne.n	8012512 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor+0x12>
 801250e:	f009 fcc9 	bl	801bea4 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	681b      	ldr	r3, [r3, #0]
}
 8012516:	4618      	mov	r0, r3
 8012518:	3708      	adds	r7, #8
 801251a:	46bd      	mov	sp, r7
 801251c:	bd80      	pop	{r7, pc}

0801251e <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 801251e:	b580      	push	{r7, lr}
 8012520:	b082      	sub	sp, #8
 8012522:	af00      	add	r7, sp, #0
 8012524:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	2b00      	cmp	r3, #0
 801252a:	d101      	bne.n	8012530 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor+0x12>
 801252c:	f009 fcba 	bl	801bea4 <abort>
  return reinterpret_cast<T*>(tensor->data.raw);
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	681b      	ldr	r3, [r3, #0]
}
 8012534:	4618      	mov	r0, r3
 8012536:	3708      	adds	r7, #8
 8012538:	46bd      	mov	sp, r7
 801253a:	bd80      	pop	{r7, pc}

0801253c <_ZNSt14numeric_limitsIfE3maxEv>:

      static _GLIBCXX_CONSTEXPR float
      min() _GLIBCXX_USE_NOEXCEPT { return __FLT_MIN__; }

      static _GLIBCXX_CONSTEXPR float
      max() _GLIBCXX_USE_NOEXCEPT { return __FLT_MAX__; }
 801253c:	b480      	push	{r7}
 801253e:	af00      	add	r7, sp, #0
 8012540:	4b04      	ldr	r3, [pc, #16]	@ (8012554 <_ZNSt14numeric_limitsIfE3maxEv+0x18>)
 8012542:	ee07 3a90 	vmov	s15, r3
 8012546:	eeb0 0a67 	vmov.f32	s0, s15
 801254a:	46bd      	mov	sp, r7
 801254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012550:	4770      	bx	lr
 8012552:	bf00      	nop
 8012554:	7f7fffff 	.word	0x7f7fffff

08012558 <_ZNSt14numeric_limitsIfE6lowestEv>:

#if __cplusplus >= 201103L
      static constexpr float
      lowest() noexcept { return -__FLT_MAX__; }
 8012558:	b480      	push	{r7}
 801255a:	af00      	add	r7, sp, #0
 801255c:	f46f 0300 	mvn.w	r3, #8388608	@ 0x800000
 8012560:	ee07 3a90 	vmov	s15, r3
 8012564:	eeb0 0a67 	vmov.f32	s0, s15
 8012568:	46bd      	mov	sp, r7
 801256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801256e:	4770      	bx	lr

08012570 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>:
                                               int32_t* act_max);

// Calculates the useful range of an activation layer given its activation
// tensor.a
template <typename T>
void CalculateActivationRange(TfLiteFusedActivation activation,
 8012570:	b580      	push	{r7, lr}
 8012572:	b084      	sub	sp, #16
 8012574:	af00      	add	r7, sp, #0
 8012576:	4603      	mov	r3, r0
 8012578:	60b9      	str	r1, [r7, #8]
 801257a:	607a      	str	r2, [r7, #4]
 801257c:	73fb      	strb	r3, [r7, #15]
                              T* activation_min, T* activation_max) {
  if (activation == kTfLiteActRelu) {
 801257e:	7bfb      	ldrb	r3, [r7, #15]
 8012580:	2b01      	cmp	r3, #1
 8012582:	d10b      	bne.n	801259c <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x2c>
    *activation_min = 0;
 8012584:	68bb      	ldr	r3, [r7, #8]
 8012586:	f04f 0200 	mov.w	r2, #0
 801258a:	601a      	str	r2, [r3, #0]
    *activation_max = std::numeric_limits<T>::max();
 801258c:	f7ff ffd6 	bl	801253c <_ZNSt14numeric_limitsIfE3maxEv>
 8012590:	eef0 7a40 	vmov.f32	s15, s0
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	edc3 7a00 	vstr	s15, [r3]
    *activation_max = 1;
  } else {
    *activation_min = std::numeric_limits<T>::lowest();
    *activation_max = std::numeric_limits<T>::max();
  }
}
 801259a:	e023      	b.n	80125e4 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x74>
  } else if (activation == kTfLiteActRelu6) {
 801259c:	7bfb      	ldrb	r3, [r7, #15]
 801259e:	2b03      	cmp	r3, #3
 80125a0:	d107      	bne.n	80125b2 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x42>
    *activation_min = 0;
 80125a2:	68bb      	ldr	r3, [r7, #8]
 80125a4:	f04f 0200 	mov.w	r2, #0
 80125a8:	601a      	str	r2, [r3, #0]
    *activation_max = 6;
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	4a0f      	ldr	r2, [pc, #60]	@ (80125ec <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x7c>)
 80125ae:	601a      	str	r2, [r3, #0]
}
 80125b0:	e018      	b.n	80125e4 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x74>
  } else if (activation == kTfLiteActReluN1To1) {
 80125b2:	7bfb      	ldrb	r3, [r7, #15]
 80125b4:	2b02      	cmp	r3, #2
 80125b6:	d107      	bne.n	80125c8 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x58>
    *activation_min = -1;
 80125b8:	68bb      	ldr	r3, [r7, #8]
 80125ba:	4a0d      	ldr	r2, [pc, #52]	@ (80125f0 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x80>)
 80125bc:	601a      	str	r2, [r3, #0]
    *activation_max = 1;
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80125c4:	601a      	str	r2, [r3, #0]
}
 80125c6:	e00d      	b.n	80125e4 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x74>
    *activation_min = std::numeric_limits<T>::lowest();
 80125c8:	f7ff ffc6 	bl	8012558 <_ZNSt14numeric_limitsIfE6lowestEv>
 80125cc:	eef0 7a40 	vmov.f32	s15, s0
 80125d0:	68bb      	ldr	r3, [r7, #8]
 80125d2:	edc3 7a00 	vstr	s15, [r3]
    *activation_max = std::numeric_limits<T>::max();
 80125d6:	f7ff ffb1 	bl	801253c <_ZNSt14numeric_limitsIfE3maxEv>
 80125da:	eef0 7a40 	vmov.f32	s15, s0
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	edc3 7a00 	vstr	s15, [r3]
}
 80125e4:	bf00      	nop
 80125e6:	3710      	adds	r7, #16
 80125e8:	46bd      	mov	sp, r7
 80125ea:	bd80      	pop	{r7, pc}
 80125ec:	40c00000 	.word	0x40c00000
 80125f0:	bf800000 	.word	0xbf800000

080125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>:
inline int NumInputs(const TfLiteNode* node) {
 80125f4:	b480      	push	{r7}
 80125f6:	b083      	sub	sp, #12
 80125f8:	af00      	add	r7, sp, #0
 80125fa:	6078      	str	r0, [r7, #4]
  return node->inputs == nullptr ? 0 : node->inputs->size;
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	2b00      	cmp	r3, #0
 8012602:	d003      	beq.n	801260c <_ZN6tflite9NumInputsEPK10TfLiteNode+0x18>
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	681b      	ldr	r3, [r3, #0]
 8012608:	681b      	ldr	r3, [r3, #0]
 801260a:	e000      	b.n	801260e <_ZN6tflite9NumInputsEPK10TfLiteNode+0x1a>
 801260c:	2300      	movs	r3, #0
}
 801260e:	4618      	mov	r0, r3
 8012610:	370c      	adds	r7, #12
 8012612:	46bd      	mov	sp, r7
 8012614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012618:	4770      	bx	lr

0801261a <_ZN6tflite10NumOutputsEPK10TfLiteNode>:
inline int NumOutputs(const TfLiteNode* node) {
 801261a:	b480      	push	{r7}
 801261c:	b083      	sub	sp, #12
 801261e:	af00      	add	r7, sp, #0
 8012620:	6078      	str	r0, [r7, #4]
  return node->outputs == nullptr ? 0 : node->outputs->size;
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	685b      	ldr	r3, [r3, #4]
 8012626:	2b00      	cmp	r3, #0
 8012628:	d003      	beq.n	8012632 <_ZN6tflite10NumOutputsEPK10TfLiteNode+0x18>
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	685b      	ldr	r3, [r3, #4]
 801262e:	681b      	ldr	r3, [r3, #0]
 8012630:	e000      	b.n	8012634 <_ZN6tflite10NumOutputsEPK10TfLiteNode+0x1a>
 8012632:	2300      	movs	r3, #0
}
 8012634:	4618      	mov	r0, r3
 8012636:	370c      	adds	r7, #12
 8012638:	46bd      	mov	sp, r7
 801263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801263e:	4770      	bx	lr

08012640 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 8012640:	b580      	push	{r7, lr}
 8012642:	b082      	sub	sp, #8
 8012644:	af00      	add	r7, sp, #0
 8012646:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	2b00      	cmp	r3, #0
 801264c:	d101      	bne.n	8012652 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor+0x12>
 801264e:	f009 fc29 	bl	801bea4 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	681b      	ldr	r3, [r3, #0]
}
 8012656:	4618      	mov	r0, r3
 8012658:	3708      	adds	r7, #8
 801265a:	46bd      	mov	sp, r7
 801265c:	bd80      	pop	{r7, pc}

0801265e <_ZN6tflite5micro13GetTensorDataIlEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 801265e:	b580      	push	{r7, lr}
 8012660:	b082      	sub	sp, #8
 8012662:	af00      	add	r7, sp, #0
 8012664:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	2b00      	cmp	r3, #0
 801266a:	d101      	bne.n	8012670 <_ZN6tflite5micro13GetTensorDataIlEEPT_P16TfLiteEvalTensor+0x12>
 801266c:	f009 fc1a 	bl	801bea4 <abort>
  return reinterpret_cast<T*>(tensor->data.raw);
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	681b      	ldr	r3, [r3, #0]
}
 8012674:	4618      	mov	r0, r3
 8012676:	3708      	adds	r7, #8
 8012678:	46bd      	mov	sp, r7
 801267a:	bd80      	pop	{r7, pc}

0801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>:
  template <typename... Args>
  explicit ScopeLabel(Args...) {}

  // This destructor is needed to consistently silence clang's -Wunused-variable
  // which seems to trigger semi-randomly.
  ~ScopeLabel() {}
 801267c:	b480      	push	{r7}
 801267e:	b083      	sub	sp, #12
 8012680:	af00      	add	r7, sp, #0
 8012682:	6078      	str	r0, [r7, #4]
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	4618      	mov	r0, r3
 8012688:	370c      	adds	r7, #12
 801268a:	46bd      	mov	sp, r7
 801268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012690:	4770      	bx	lr

08012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>:
// Since tensors with '0' in their shape are valid in TF, these offset functions
// allow that as long as the corresponding index is also 0. It is upto the
// calling ops to ensure that they perform verification checks on tensor shapes
// if they don't support a particular behavior.

inline int Offset(const RuntimeShape& shape, int i0, int i1, int i2, int i3) {
 8012692:	b580      	push	{r7, lr}
 8012694:	b086      	sub	sp, #24
 8012696:	af00      	add	r7, sp, #0
 8012698:	60f8      	str	r0, [r7, #12]
 801269a:	60b9      	str	r1, [r7, #8]
 801269c:	607a      	str	r2, [r7, #4]
 801269e:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 80126a0:	68f8      	ldr	r0, [r7, #12]
 80126a2:	f7fa fa80 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 80126a6:	4603      	mov	r3, r0
 80126a8:	2b04      	cmp	r3, #4
 80126aa:	d001      	beq.n	80126b0 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x1e>
 80126ac:	f009 fbfa 	bl	801bea4 <abort>
  const int* dims_data = reinterpret_cast<const int*>(shape.DimsData());
 80126b0:	68f8      	ldr	r0, [r7, #12]
 80126b2:	f7fa facf 	bl	800cc54 <_ZNK6tflite12RuntimeShape8DimsDataEv>
 80126b6:	6178      	str	r0, [r7, #20]
  TFLITE_DCHECK((dims_data[0] == 0 && i0 == 0) ||
 80126b8:	697b      	ldr	r3, [r7, #20]
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d102      	bne.n	80126c6 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x34>
 80126c0:	68bb      	ldr	r3, [r7, #8]
 80126c2:	2b00      	cmp	r3, #0
 80126c4:	d009      	beq.n	80126da <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x48>
 80126c6:	68bb      	ldr	r3, [r7, #8]
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	db04      	blt.n	80126d6 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x44>
 80126cc:	697b      	ldr	r3, [r7, #20]
 80126ce:	681b      	ldr	r3, [r3, #0]
 80126d0:	68ba      	ldr	r2, [r7, #8]
 80126d2:	429a      	cmp	r2, r3
 80126d4:	db01      	blt.n	80126da <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x48>
 80126d6:	f009 fbe5 	bl	801bea4 <abort>
                (i0 >= 0 && i0 < dims_data[0]));
  TFLITE_DCHECK((dims_data[1] == 0 && i1 == 0) ||
 80126da:	697b      	ldr	r3, [r7, #20]
 80126dc:	3304      	adds	r3, #4
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d102      	bne.n	80126ea <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x58>
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	d00a      	beq.n	8012700 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x6e>
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	db05      	blt.n	80126fc <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x6a>
 80126f0:	697b      	ldr	r3, [r7, #20]
 80126f2:	3304      	adds	r3, #4
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	687a      	ldr	r2, [r7, #4]
 80126f8:	429a      	cmp	r2, r3
 80126fa:	db01      	blt.n	8012700 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x6e>
 80126fc:	f009 fbd2 	bl	801bea4 <abort>
                (i1 >= 0 && i1 < dims_data[1]));
  TFLITE_DCHECK((dims_data[2] == 0 && i2 == 0) ||
 8012700:	697b      	ldr	r3, [r7, #20]
 8012702:	3308      	adds	r3, #8
 8012704:	681b      	ldr	r3, [r3, #0]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d102      	bne.n	8012710 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x7e>
 801270a:	683b      	ldr	r3, [r7, #0]
 801270c:	2b00      	cmp	r3, #0
 801270e:	d00a      	beq.n	8012726 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x94>
 8012710:	683b      	ldr	r3, [r7, #0]
 8012712:	2b00      	cmp	r3, #0
 8012714:	db05      	blt.n	8012722 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x90>
 8012716:	697b      	ldr	r3, [r7, #20]
 8012718:	3308      	adds	r3, #8
 801271a:	681b      	ldr	r3, [r3, #0]
 801271c:	683a      	ldr	r2, [r7, #0]
 801271e:	429a      	cmp	r2, r3
 8012720:	db01      	blt.n	8012726 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x94>
 8012722:	f009 fbbf 	bl	801bea4 <abort>
                (i2 >= 0 && i2 < dims_data[2]));
  TFLITE_DCHECK((dims_data[3] == 0 && i3 == 0) ||
 8012726:	697b      	ldr	r3, [r7, #20]
 8012728:	330c      	adds	r3, #12
 801272a:	681b      	ldr	r3, [r3, #0]
 801272c:	2b00      	cmp	r3, #0
 801272e:	d102      	bne.n	8012736 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0xa4>
 8012730:	6a3b      	ldr	r3, [r7, #32]
 8012732:	2b00      	cmp	r3, #0
 8012734:	d00a      	beq.n	801274c <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0xba>
 8012736:	6a3b      	ldr	r3, [r7, #32]
 8012738:	2b00      	cmp	r3, #0
 801273a:	db05      	blt.n	8012748 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0xb6>
 801273c:	697b      	ldr	r3, [r7, #20]
 801273e:	330c      	adds	r3, #12
 8012740:	681b      	ldr	r3, [r3, #0]
 8012742:	6a3a      	ldr	r2, [r7, #32]
 8012744:	429a      	cmp	r2, r3
 8012746:	db01      	blt.n	801274c <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0xba>
 8012748:	f009 fbac 	bl	801bea4 <abort>
                (i3 >= 0 && i3 < dims_data[3]));
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
 801274c:	697b      	ldr	r3, [r7, #20]
 801274e:	3304      	adds	r3, #4
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	68ba      	ldr	r2, [r7, #8]
 8012754:	fb03 f202 	mul.w	r2, r3, r2
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	4413      	add	r3, r2
 801275c:	697a      	ldr	r2, [r7, #20]
 801275e:	3208      	adds	r2, #8
 8012760:	6812      	ldr	r2, [r2, #0]
 8012762:	fb03 f202 	mul.w	r2, r3, r2
 8012766:	683b      	ldr	r3, [r7, #0]
 8012768:	4413      	add	r3, r2
 801276a:	697a      	ldr	r2, [r7, #20]
 801276c:	320c      	adds	r2, #12
 801276e:	6812      	ldr	r2, [r2, #0]
 8012770:	fb03 f202 	mul.w	r2, r3, r2
 8012774:	6a3b      	ldr	r3, [r7, #32]
 8012776:	4413      	add	r3, r2
}
 8012778:	4618      	mov	r0, r3
 801277a:	3718      	adds	r7, #24
 801277c:	46bd      	mov	sp, r7
 801277e:	bd80      	pop	{r7, pc}

08012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>:
  explicit ScopeLabel(Args...) {}
 8012780:	b480      	push	{r7}
 8012782:	b083      	sub	sp, #12
 8012784:	af00      	add	r7, sp, #0
 8012786:	6078      	str	r0, [r7, #4]
 8012788:	6039      	str	r1, [r7, #0]
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	4618      	mov	r0, r3
 801278e:	370c      	adds	r7, #12
 8012790:	46bd      	mov	sp, r7
 8012792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012796:	4770      	bx	lr

08012798 <_ZN6tflite5micro13GetTensorDataIxEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 8012798:	b580      	push	{r7, lr}
 801279a:	b082      	sub	sp, #8
 801279c:	af00      	add	r7, sp, #0
 801279e:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d101      	bne.n	80127aa <_ZN6tflite5micro13GetTensorDataIxEEPKT_PK16TfLiteEvalTensor+0x12>
 80127a6:	f009 fb7d 	bl	801bea4 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	681b      	ldr	r3, [r3, #0]
}
 80127ae:	4618      	mov	r0, r3
 80127b0:	3708      	adds	r7, #8
 80127b2:	46bd      	mov	sp, r7
 80127b4:	bd80      	pop	{r7, pc}

080127b6 <_ZN6tflite5micro13GetTensorDataIxEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 80127b6:	b580      	push	{r7, lr}
 80127b8:	b082      	sub	sp, #8
 80127ba:	af00      	add	r7, sp, #0
 80127bc:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	d101      	bne.n	80127c8 <_ZN6tflite5micro13GetTensorDataIxEEPT_P16TfLiteEvalTensor+0x12>
 80127c4:	f009 fb6e 	bl	801bea4 <abort>
  return reinterpret_cast<T*>(tensor->data.raw);
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	681b      	ldr	r3, [r3, #0]
}
 80127cc:	4618      	mov	r0, r3
 80127ce:	3708      	adds	r7, #8
 80127d0:	46bd      	mov	sp, r7
 80127d2:	bd80      	pop	{r7, pc}

080127d4 <_ZN6tflite13GetTensorDataIlEEPT_P12TfLiteTensor>:
#include "tensorflow/lite/kernels/internal/types.h"

namespace tflite {

template <typename T>
inline T* GetTensorData(TfLiteTensor* tensor) {
 80127d4:	b480      	push	{r7}
 80127d6:	b083      	sub	sp, #12
 80127d8:	af00      	add	r7, sp, #0
 80127da:	6078      	str	r0, [r7, #4]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	2b00      	cmp	r3, #0
 80127e0:	d002      	beq.n	80127e8 <_ZN6tflite13GetTensorDataIlEEPT_P12TfLiteTensor+0x14>
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	685b      	ldr	r3, [r3, #4]
 80127e6:	e000      	b.n	80127ea <_ZN6tflite13GetTensorDataIlEEPT_P12TfLiteTensor+0x16>
 80127e8:	2300      	movs	r3, #0
}
 80127ea:	4618      	mov	r0, r3
 80127ec:	370c      	adds	r7, #12
 80127ee:	46bd      	mov	sp, r7
 80127f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127f4:	4770      	bx	lr

080127f6 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_>:
}

// Flat size calculation, checking that dimensions match with one or more other
// arrays.
inline int MatchingFlatSize(const RuntimeShape& shape,
                            const RuntimeShape& check_shape_0) {
 80127f6:	b590      	push	{r4, r7, lr}
 80127f8:	b085      	sub	sp, #20
 80127fa:	af00      	add	r7, sp, #0
 80127fc:	6078      	str	r0, [r7, #4]
 80127fe:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), check_shape_0.DimensionsCount());
 8012800:	6878      	ldr	r0, [r7, #4]
 8012802:	f7fa f9d0 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8012806:	4604      	mov	r4, r0
 8012808:	6838      	ldr	r0, [r7, #0]
 801280a:	f7fa f9cc 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 801280e:	4603      	mov	r3, r0
 8012810:	429c      	cmp	r4, r3
 8012812:	d001      	beq.n	8012818 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_+0x22>
 8012814:	f009 fb46 	bl	801bea4 <abort>
  const int dims_count = shape.DimensionsCount();
 8012818:	6878      	ldr	r0, [r7, #4]
 801281a:	f7fa f9c4 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 801281e:	60b8      	str	r0, [r7, #8]
  for (int i = 0; i < dims_count; ++i) {
 8012820:	2300      	movs	r3, #0
 8012822:	60fb      	str	r3, [r7, #12]
 8012824:	e010      	b.n	8012848 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_+0x52>
    TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 8012826:	68f9      	ldr	r1, [r7, #12]
 8012828:	6878      	ldr	r0, [r7, #4]
 801282a:	f7fa f9c8 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 801282e:	4604      	mov	r4, r0
 8012830:	68f9      	ldr	r1, [r7, #12]
 8012832:	6838      	ldr	r0, [r7, #0]
 8012834:	f7fa f9c3 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8012838:	4603      	mov	r3, r0
 801283a:	429c      	cmp	r4, r3
 801283c:	d001      	beq.n	8012842 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_+0x4c>
 801283e:	f009 fb31 	bl	801bea4 <abort>
  for (int i = 0; i < dims_count; ++i) {
 8012842:	68fb      	ldr	r3, [r7, #12]
 8012844:	3301      	adds	r3, #1
 8012846:	60fb      	str	r3, [r7, #12]
 8012848:	68fa      	ldr	r2, [r7, #12]
 801284a:	68bb      	ldr	r3, [r7, #8]
 801284c:	429a      	cmp	r2, r3
 801284e:	dbea      	blt.n	8012826 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_+0x30>
  }
  return shape.FlatSize();
 8012850:	6878      	ldr	r0, [r7, #4]
 8012852:	f7ff fe12 	bl	801247a <_ZNK6tflite12RuntimeShape8FlatSizeEv>
 8012856:	4603      	mov	r3, r0
}
 8012858:	4618      	mov	r0, r3
 801285a:	3714      	adds	r7, #20
 801285c:	46bd      	mov	sp, r7
 801285e:	bd90      	pop	{r4, r7, pc}

08012860 <_ZSt4ceilf>:
  { return __builtin_ceilf(__x); }
 8012860:	b480      	push	{r7}
 8012862:	b083      	sub	sp, #12
 8012864:	af00      	add	r7, sp, #0
 8012866:	ed87 0a01 	vstr	s0, [r7, #4]
 801286a:	edd7 7a01 	vldr	s15, [r7, #4]
 801286e:	fefa 7a67 	vrintp.f32	s15, s15
 8012872:	eeb0 0a67 	vmov.f32	s0, s15
 8012876:	370c      	adds	r7, #12
 8012878:	46bd      	mov	sp, r7
 801287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801287e:	4770      	bx	lr

08012880 <_ZN6tflite5micro13GetTensorDataIbEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 8012880:	b580      	push	{r7, lr}
 8012882:	b082      	sub	sp, #8
 8012884:	af00      	add	r7, sp, #0
 8012886:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	2b00      	cmp	r3, #0
 801288c:	d101      	bne.n	8012892 <_ZN6tflite5micro13GetTensorDataIbEEPT_P16TfLiteEvalTensor+0x12>
 801288e:	f009 fb09 	bl	801bea4 <abort>
  return reinterpret_cast<T*>(tensor->data.raw);
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	681b      	ldr	r3, [r3, #0]
}
 8012896:	4618      	mov	r0, r3
 8012898:	3708      	adds	r7, #8
 801289a:	46bd      	mov	sp, r7
 801289c:	bd80      	pop	{r7, pc}

0801289e <_ZN6tflite5micro13GetTensorDataIbEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 801289e:	b580      	push	{r7, lr}
 80128a0:	b082      	sub	sp, #8
 80128a2:	af00      	add	r7, sp, #0
 80128a4:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d101      	bne.n	80128b0 <_ZN6tflite5micro13GetTensorDataIbEEPKT_PK16TfLiteEvalTensor+0x12>
 80128ac:	f009 fafa 	bl	801bea4 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	681b      	ldr	r3, [r3, #0]
}
 80128b4:	4618      	mov	r0, r3
 80128b6:	3708      	adds	r7, #8
 80128b8:	46bd      	mov	sp, r7
 80128ba:	bd80      	pop	{r7, pc}

080128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>:
                       const RuntimeShape& shape2, int index2) {
 80128bc:	b590      	push	{r4, r7, lr}
 80128be:	b087      	sub	sp, #28
 80128c0:	af00      	add	r7, sp, #0
 80128c2:	60f8      	str	r0, [r7, #12]
 80128c4:	60b9      	str	r1, [r7, #8]
 80128c6:	607a      	str	r2, [r7, #4]
 80128c8:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 80128ca:	68b9      	ldr	r1, [r7, #8]
 80128cc:	68f8      	ldr	r0, [r7, #12]
 80128ce:	f7fa f976 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 80128d2:	4604      	mov	r4, r0
 80128d4:	6839      	ldr	r1, [r7, #0]
 80128d6:	6878      	ldr	r0, [r7, #4]
 80128d8:	f7fa f971 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 80128dc:	4603      	mov	r3, r0
 80128de:	429c      	cmp	r4, r3
 80128e0:	d001      	beq.n	80128e6 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i+0x2a>
 80128e2:	f009 fadf 	bl	801bea4 <abort>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
 80128e6:	68b9      	ldr	r1, [r7, #8]
 80128e8:	68f8      	ldr	r0, [r7, #12]
 80128ea:	f7fa f968 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 80128ee:	4603      	mov	r3, r0
 80128f0:	613b      	str	r3, [r7, #16]
 80128f2:	6839      	ldr	r1, [r7, #0]
 80128f4:	6878      	ldr	r0, [r7, #4]
 80128f6:	f7fa f962 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 80128fa:	4603      	mov	r3, r0
 80128fc:	617b      	str	r3, [r7, #20]
 80128fe:	f107 0214 	add.w	r2, r7, #20
 8012902:	f107 0310 	add.w	r3, r7, #16
 8012906:	4611      	mov	r1, r2
 8012908:	4618      	mov	r0, r3
 801290a:	f7fa fa2e 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 801290e:	4603      	mov	r3, r0
 8012910:	681b      	ldr	r3, [r3, #0]
}
 8012912:	4618      	mov	r0, r3
 8012914:	371c      	adds	r7, #28
 8012916:	46bd      	mov	sp, r7
 8012918:	bd90      	pop	{r4, r7, pc}

0801291a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_>:
inline void Conv(const ConvParams& params, const RuntimeShape& input_shape,
                 const float* input_data, const RuntimeShape& filter_shape,
                 const float* filter_data, const RuntimeShape& bias_shape,
                 const float* bias_data, const RuntimeShape& output_shape,
                 float* output_data, const RuntimeShape& im2col_shape,
                 float* im2col_data) {
 801291a:	b590      	push	{r4, r7, lr}
 801291c:	ed2d 8b02 	vpush	{d8}
 8012920:	b0ad      	sub	sp, #180	@ 0xb4
 8012922:	af02      	add	r7, sp, #8
 8012924:	60f8      	str	r0, [r7, #12]
 8012926:	60b9      	str	r1, [r7, #8]
 8012928:	607a      	str	r2, [r7, #4]
 801292a:	603b      	str	r3, [r7, #0]
  const int stride_width = params.stride_width;
 801292c:	68fb      	ldr	r3, [r7, #12]
 801292e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8012932:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  const int stride_height = params.stride_height;
 8012936:	68fb      	ldr	r3, [r7, #12]
 8012938:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 801293c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  const int dilation_width_factor = params.dilation_width_factor;
 801293e:	68fb      	ldr	r3, [r7, #12]
 8012940:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8012944:	67bb      	str	r3, [r7, #120]	@ 0x78
  const int dilation_height_factor = params.dilation_height_factor;
 8012946:	68fb      	ldr	r3, [r7, #12]
 8012948:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 801294c:	677b      	str	r3, [r7, #116]	@ 0x74
  const int pad_width = params.padding_values.width;
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8012954:	673b      	str	r3, [r7, #112]	@ 0x70
  const int pad_height = params.padding_values.height;
 8012956:	68fb      	ldr	r3, [r7, #12]
 8012958:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801295c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  const float output_activation_min = params.float_activation_min;
 801295e:	68fb      	ldr	r3, [r7, #12]
 8012960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012962:	66bb      	str	r3, [r7, #104]	@ 0x68
  const float output_activation_max = params.float_activation_max;
 8012964:	68fb      	ldr	r3, [r7, #12]
 8012966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012968:	667b      	str	r3, [r7, #100]	@ 0x64
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 801296a:	68b8      	ldr	r0, [r7, #8]
 801296c:	f7fa f91b 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8012970:	4603      	mov	r3, r0
 8012972:	2b04      	cmp	r3, #4
 8012974:	d001      	beq.n	801297a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x60>
 8012976:	f009 fa95 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 801297a:	6838      	ldr	r0, [r7, #0]
 801297c:	f7fa f913 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8012980:	4603      	mov	r3, r0
 8012982:	2b04      	cmp	r3, #4
 8012984:	d001      	beq.n	801298a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x70>
 8012986:	f009 fa8d 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 801298a:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 801298e:	f7fa f90a 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8012992:	4603      	mov	r3, r0
 8012994:	2b04      	cmp	r3, #4
 8012996:	d001      	beq.n	801299c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x82>
 8012998:	f009 fa84 	bl	801bea4 <abort>

  (void)im2col_data;   // only used in optimized code.
  (void)im2col_shape;  // only used in optimized code.
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
 801299c:	2300      	movs	r3, #0
 801299e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80129a2:	2100      	movs	r1, #0
 80129a4:	68b8      	ldr	r0, [r7, #8]
 80129a6:	f7ff ff89 	bl	80128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 80129aa:	6638      	str	r0, [r7, #96]	@ 0x60
  const int input_depth = input_shape.Dims(3);
 80129ac:	2103      	movs	r1, #3
 80129ae:	68b8      	ldr	r0, [r7, #8]
 80129b0:	f7fa f905 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 80129b4:	65f8      	str	r0, [r7, #92]	@ 0x5c
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
 80129b6:	2303      	movs	r3, #3
 80129b8:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80129bc:	2100      	movs	r1, #0
 80129be:	6838      	ldr	r0, [r7, #0]
 80129c0:	f7ff ff7c 	bl	80128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 80129c4:	65b8      	str	r0, [r7, #88]	@ 0x58
  if (bias_data) {
 80129c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80129ca:	2b00      	cmp	r3, #0
 80129cc:	d009      	beq.n	80129e2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xc8>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 80129ce:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 80129d2:	f7ff fd52 	bl	801247a <_ZNK6tflite12RuntimeShape8FlatSizeEv>
 80129d6:	4602      	mov	r2, r0
 80129d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80129da:	4293      	cmp	r3, r2
 80129dc:	d001      	beq.n	80129e2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0xc8>
 80129de:	f009 fa61 	bl	801bea4 <abort>
  }
  const int input_height = input_shape.Dims(1);
 80129e2:	2101      	movs	r1, #1
 80129e4:	68b8      	ldr	r0, [r7, #8]
 80129e6:	f7fa f8ea 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 80129ea:	6578      	str	r0, [r7, #84]	@ 0x54
  const int input_width = input_shape.Dims(2);
 80129ec:	2102      	movs	r1, #2
 80129ee:	68b8      	ldr	r0, [r7, #8]
 80129f0:	f7fa f8e5 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 80129f4:	6538      	str	r0, [r7, #80]	@ 0x50
  const int filter_height = filter_shape.Dims(1);
 80129f6:	2101      	movs	r1, #1
 80129f8:	6838      	ldr	r0, [r7, #0]
 80129fa:	f7fa f8e0 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 80129fe:	64f8      	str	r0, [r7, #76]	@ 0x4c
  const int filter_width = filter_shape.Dims(2);
 8012a00:	2102      	movs	r1, #2
 8012a02:	6838      	ldr	r0, [r7, #0]
 8012a04:	f7fa f8db 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8012a08:	64b8      	str	r0, [r7, #72]	@ 0x48
  const int filter_input_depth = filter_shape.Dims(3);
 8012a0a:	2103      	movs	r1, #3
 8012a0c:	6838      	ldr	r0, [r7, #0]
 8012a0e:	f7fa f8d6 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8012a12:	6478      	str	r0, [r7, #68]	@ 0x44
  const int groups = input_depth / filter_input_depth;
 8012a14:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8012a16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012a18:	fb92 f3f3 	sdiv	r3, r2, r3
 8012a1c:	643b      	str	r3, [r7, #64]	@ 0x40
  TFLITE_DCHECK_NE(groups, 0);
 8012a1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	d101      	bne.n	8012a28 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x10e>
 8012a24:	f009 fa3e 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(input_depth % filter_input_depth, 0);
 8012a28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012a2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012a2c:	fb93 f2f2 	sdiv	r2, r3, r2
 8012a30:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012a32:	fb01 f202 	mul.w	r2, r1, r2
 8012a36:	1a9b      	subs	r3, r3, r2
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	d001      	beq.n	8012a40 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x126>
 8012a3c:	f009 fa32 	bl	801bea4 <abort>
  const int filters_per_group = output_depth / groups;
 8012a40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012a42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012a44:	fb92 f3f3 	sdiv	r3, r2, r3
 8012a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
  TFLITE_DCHECK_NE(filters_per_group, 0);
 8012a4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	d101      	bne.n	8012a54 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x13a>
 8012a50:	f009 fa28 	bl	801bea4 <abort>
  const int output_height = output_shape.Dims(1);
 8012a54:	2101      	movs	r1, #1
 8012a56:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8012a5a:	f7fa f8b0 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8012a5e:	63b8      	str	r0, [r7, #56]	@ 0x38
  const int output_width = output_shape.Dims(2);
 8012a60:	2102      	movs	r1, #2
 8012a62:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8012a66:	f7fa f8aa 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8012a6a:	6378      	str	r0, [r7, #52]	@ 0x34

  for (int batch = 0; batch < batches; ++batch) {
 8012a6c:	2300      	movs	r3, #0
 8012a6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012a72:	e10a      	b.n	8012c8a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x370>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8012a74:	2300      	movs	r3, #0
 8012a76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012a7a:	e0fb      	b.n	8012c74 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x35a>
      const int in_y_origin = (out_y * stride_height) - pad_height;
 8012a7c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012a80:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8012a82:	fb03 f202 	mul.w	r2, r3, r2
 8012a86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012a88:	1ad3      	subs	r3, r2, r3
 8012a8a:	633b      	str	r3, [r7, #48]	@ 0x30
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8012a8c:	2300      	movs	r3, #0
 8012a8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012a92:	e0e4      	b.n	8012c5e <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x344>
        const int in_x_origin = (out_x * stride_width) - pad_width;
 8012a94:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012a98:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8012a9c:	fb03 f202 	mul.w	r2, r3, r2
 8012aa0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012aa2:	1ad3      	subs	r3, r2, r3
 8012aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 8012aa6:	2300      	movs	r3, #0
 8012aa8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012aac:	e0cc      	b.n	8012c48 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x32e>
          auto group = out_channel / filters_per_group;
 8012aae:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8012ab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012ab4:	fb92 f3f3 	sdiv	r3, r2, r3
 8012ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
          float total = 0.f;
 8012aba:	f04f 0300 	mov.w	r3, #0
 8012abe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8012ac2:	2300      	movs	r3, #0
 8012ac4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012ac8:	e07e      	b.n	8012bc8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2ae>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
 8012aca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012acc:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8012ad0:	fb02 f303 	mul.w	r3, r2, r3
 8012ad4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012ad6:	4413      	add	r3, r2
 8012ad8:	627b      	str	r3, [r7, #36]	@ 0x24
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8012ada:	2300      	movs	r3, #0
 8012adc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8012ae0:	e068      	b.n	8012bb4 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x29a>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
 8012ae2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012ae4:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8012ae8:	fb02 f303 	mul.w	r3, r2, r3
 8012aec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012aee:	4413      	add	r3, r2
 8012af0:	623b      	str	r3, [r7, #32]

              // Zero padding by omitting the areas outside the image.
              const bool is_point_inside_image =
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 8012af2:	6a3b      	ldr	r3, [r7, #32]
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	db0c      	blt.n	8012b12 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1f8>
 8012af8:	6a3a      	ldr	r2, [r7, #32]
 8012afa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012afc:	429a      	cmp	r2, r3
 8012afe:	da08      	bge.n	8012b12 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1f8>
 8012b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b02:	2b00      	cmp	r3, #0
 8012b04:	db05      	blt.n	8012b12 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1f8>
 8012b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012b08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012b0a:	429a      	cmp	r2, r3
 8012b0c:	da01      	bge.n	8012b12 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1f8>
 8012b0e:	2301      	movs	r3, #1
 8012b10:	e000      	b.n	8012b14 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1fa>
 8012b12:	2300      	movs	r3, #0
              const bool is_point_inside_image =
 8012b14:	77fb      	strb	r3, [r7, #31]
                  (in_y < input_height);

              if (!is_point_inside_image) {
 8012b16:	7ffb      	ldrb	r3, [r7, #31]
 8012b18:	f083 0301 	eor.w	r3, r3, #1
 8012b1c:	b2db      	uxtb	r3, r3
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d142      	bne.n	8012ba8 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x28e>
                continue;
              }
              for (int in_channel = 0; in_channel < filter_input_depth;
 8012b22:	2300      	movs	r3, #0
 8012b24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012b28:	e038      	b.n	8012b9c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x282>
                   ++in_channel) {
                float input_value =
                    input_data[Offset(input_shape, batch, in_y, in_x,
                                      in_channel + group * filter_input_depth)];
 8012b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012b2e:	fb03 f202 	mul.w	r2, r3, r2
                    input_data[Offset(input_shape, batch, in_y, in_x,
 8012b32:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012b36:	4413      	add	r3, r2
 8012b38:	9300      	str	r3, [sp, #0]
 8012b3a:	6a3b      	ldr	r3, [r7, #32]
 8012b3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012b3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8012b42:	68b8      	ldr	r0, [r7, #8]
 8012b44:	f7ff fda5 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8012b48:	4603      	mov	r3, r0
                                      in_channel + group * filter_input_depth)];
 8012b4a:	009b      	lsls	r3, r3, #2
 8012b4c:	687a      	ldr	r2, [r7, #4]
 8012b4e:	4413      	add	r3, r2
 8012b50:	681b      	ldr	r3, [r3, #0]
 8012b52:	61bb      	str	r3, [r7, #24]
                float filter_value = filter_data[Offset(
 8012b54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012b58:	9300      	str	r3, [sp, #0]
 8012b5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012b5e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8012b62:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8012b66:	6838      	ldr	r0, [r7, #0]
 8012b68:	f7ff fd93 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8012b6c:	4603      	mov	r3, r0
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
 8012b6e:	009b      	lsls	r3, r3, #2
 8012b70:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8012b74:	4413      	add	r3, r2
 8012b76:	681b      	ldr	r3, [r3, #0]
 8012b78:	617b      	str	r3, [r7, #20]
                total += (input_value * filter_value);
 8012b7a:	ed97 7a06 	vldr	s14, [r7, #24]
 8012b7e:	edd7 7a05 	vldr	s15, [r7, #20]
 8012b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012b86:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8012b8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012b8e:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
              for (int in_channel = 0; in_channel < filter_input_depth;
 8012b92:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012b96:	3301      	adds	r3, #1
 8012b98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012b9c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8012ba0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012ba2:	429a      	cmp	r2, r3
 8012ba4:	dbc1      	blt.n	8012b2a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x210>
 8012ba6:	e000      	b.n	8012baa <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x290>
                continue;
 8012ba8:	bf00      	nop
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8012baa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012bae:	3301      	adds	r3, #1
 8012bb0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8012bb4:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8012bb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012bba:	429a      	cmp	r2, r3
 8012bbc:	db91      	blt.n	8012ae2 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1c8>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8012bbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8012bc2:	3301      	adds	r3, #1
 8012bc4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012bc8:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8012bcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012bce:	429a      	cmp	r2, r3
 8012bd0:	f6ff af7b 	blt.w	8012aca <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x1b0>
              }
            }
          }
          float bias_value = 0.0f;
 8012bd4:	f04f 0300 	mov.w	r3, #0
 8012bd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
          if (bias_data) {
 8012bdc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d008      	beq.n	8012bf6 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x2dc>
            bias_value = bias_data[out_channel];
 8012be4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012be8:	009b      	lsls	r3, r3, #2
 8012bea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8012bee:	4413      	add	r3, r2
 8012bf0:	681b      	ldr	r3, [r3, #0]
 8012bf2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
          }
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
              ActivationFunctionWithMinMax(total + bias_value,
 8012bf6:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8012bfa:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8012bfe:	ee37 8a27 	vadd.f32	s16, s14, s15
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
 8012c02:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012c06:	9300      	str	r3, [sp, #0]
 8012c08:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012c0c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8012c10:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8012c14:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8012c18:	f7ff fd3b 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8012c1c:	4603      	mov	r3, r0
 8012c1e:	009b      	lsls	r3, r3, #2
 8012c20:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8012c24:	18d4      	adds	r4, r2, r3
              ActivationFunctionWithMinMax(total + bias_value,
 8012c26:	ed97 1a19 	vldr	s2, [r7, #100]	@ 0x64
 8012c2a:	edd7 0a1a 	vldr	s1, [r7, #104]	@ 0x68
 8012c2e:	eeb0 0a48 	vmov.f32	s0, s16
 8012c32:	f7ff fc45 	bl	80124c0 <_ZN6tflite28ActivationFunctionWithMinMaxIfEET_S1_S1_S1_>
 8012c36:	eef0 7a40 	vmov.f32	s15, s0
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
 8012c3a:	edc4 7a00 	vstr	s15, [r4]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 8012c3e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012c42:	3301      	adds	r3, #1
 8012c44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012c48:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8012c4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012c4e:	429a      	cmp	r2, r3
 8012c50:	f6ff af2d 	blt.w	8012aae <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x194>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8012c54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012c58:	3301      	adds	r3, #1
 8012c5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012c5e:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8012c62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c64:	429a      	cmp	r2, r3
 8012c66:	f6ff af15 	blt.w	8012a94 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x17a>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8012c6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012c6e:	3301      	adds	r3, #1
 8012c70:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012c74:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8012c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c7a:	429a      	cmp	r2, r3
 8012c7c:	f6ff aefe 	blt.w	8012a7c <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x162>
  for (int batch = 0; batch < batches; ++batch) {
 8012c80:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012c84:	3301      	adds	r3, #1
 8012c86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012c8a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8012c8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012c90:	429a      	cmp	r2, r3
 8012c92:	f6ff aeef 	blt.w	8012a74 <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_+0x15a>
                                           output_activation_max);
        }
      }
    }
  }
}
 8012c96:	bf00      	nop
 8012c98:	bf00      	nop
 8012c9a:	37ac      	adds	r7, #172	@ 0xac
 8012c9c:	46bd      	mov	sp, r7
 8012c9e:	ecbd 8b02 	vpop	{d8}
 8012ca2:	bd90      	pop	{r4, r7, pc}

08012ca4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>:
    const ConvParams& params, const int32_t* output_multiplier,
    const int32_t* output_shift, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
 8012ca4:	b590      	push	{r4, r7, lr}
 8012ca6:	b0ad      	sub	sp, #180	@ 0xb4
 8012ca8:	af02      	add	r7, sp, #8
 8012caa:	60f8      	str	r0, [r7, #12]
 8012cac:	60b9      	str	r1, [r7, #8]
 8012cae:	607a      	str	r2, [r7, #4]
 8012cb0:	603b      	str	r3, [r7, #0]
  // Get parameters.
  const int32_t input_offset = params.input_offset;  // r = s(q - Z)
 8012cb2:	68fb      	ldr	r3, [r7, #12]
 8012cb4:	695b      	ldr	r3, [r3, #20]
 8012cb6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  const int stride_width = params.stride_width;
 8012cba:	68fb      	ldr	r3, [r7, #12]
 8012cbc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8012cc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  const int stride_height = params.stride_height;
 8012cc4:	68fb      	ldr	r3, [r7, #12]
 8012cc6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8012cca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  const int dilation_width_factor = params.dilation_width_factor;
 8012cce:	68fb      	ldr	r3, [r7, #12]
 8012cd0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8012cd4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  const int dilation_height_factor = params.dilation_height_factor;
 8012cd6:	68fb      	ldr	r3, [r7, #12]
 8012cd8:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8012cdc:	67bb      	str	r3, [r7, #120]	@ 0x78
  const int pad_width = params.padding_values.width;
 8012cde:	68fb      	ldr	r3, [r7, #12]
 8012ce0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8012ce4:	677b      	str	r3, [r7, #116]	@ 0x74
  const int pad_height = params.padding_values.height;
 8012ce6:	68fb      	ldr	r3, [r7, #12]
 8012ce8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8012cec:	673b      	str	r3, [r7, #112]	@ 0x70
  const int32_t output_offset = params.output_offset;
 8012cee:	68fb      	ldr	r3, [r7, #12]
 8012cf0:	69db      	ldr	r3, [r3, #28]
 8012cf2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  // Set min and max value of the output.
  const int32_t output_activation_min = params.quantized_activation_min;
 8012cf4:	68fb      	ldr	r3, [r7, #12]
 8012cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012cf8:	61bb      	str	r3, [r7, #24]
  const int32_t output_activation_max = params.quantized_activation_max;
 8012cfa:	68fb      	ldr	r3, [r7, #12]
 8012cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cfe:	617b      	str	r3, [r7, #20]

  // Consistency check.
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 8012d00:	69ba      	ldr	r2, [r7, #24]
 8012d02:	697b      	ldr	r3, [r7, #20]
 8012d04:	429a      	cmp	r2, r3
 8012d06:	dd01      	ble.n	8012d0c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x68>
 8012d08:	f009 f8cc 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 8012d0c:	6838      	ldr	r0, [r7, #0]
 8012d0e:	f7f9 ff4a 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8012d12:	4603      	mov	r3, r0
 8012d14:	2b04      	cmp	r3, #4
 8012d16:	d001      	beq.n	8012d1c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x78>
 8012d18:	f009 f8c4 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 8012d1c:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8012d20:	f7f9 ff41 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8012d24:	4603      	mov	r3, r0
 8012d26:	2b04      	cmp	r3, #4
 8012d28:	d001      	beq.n	8012d2e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x8a>
 8012d2a:	f009 f8bb 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 8012d2e:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8012d32:	f7f9 ff38 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8012d36:	4603      	mov	r3, r0
 8012d38:	2b04      	cmp	r3, #4
 8012d3a:	d001      	beq.n	8012d40 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x9c>
 8012d3c:	f009 f8b2 	bl	801bea4 <abort>
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
 8012d40:	2300      	movs	r3, #0
 8012d42:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8012d46:	2100      	movs	r1, #0
 8012d48:	6838      	ldr	r0, [r7, #0]
 8012d4a:	f7ff fdb7 	bl	80128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8012d4e:	66b8      	str	r0, [r7, #104]	@ 0x68
  const int input_depth = input_shape.Dims(3);
 8012d50:	2103      	movs	r1, #3
 8012d52:	6838      	ldr	r0, [r7, #0]
 8012d54:	f7f9 ff33 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8012d58:	6678      	str	r0, [r7, #100]	@ 0x64
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
 8012d5a:	2303      	movs	r3, #3
 8012d5c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8012d60:	2100      	movs	r1, #0
 8012d62:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8012d66:	f7ff fda9 	bl	80128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8012d6a:	6638      	str	r0, [r7, #96]	@ 0x60
  if (bias_data) {
 8012d6c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d009      	beq.n	8012d88 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xe4>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 8012d74:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 8012d78:	f7ff fb7f 	bl	801247a <_ZNK6tflite12RuntimeShape8FlatSizeEv>
 8012d7c:	4602      	mov	r2, r0
 8012d7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012d80:	4293      	cmp	r3, r2
 8012d82:	d001      	beq.n	8012d88 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xe4>
 8012d84:	f009 f88e 	bl	801bea4 <abort>
  }

  // Check dimensions of the tensors.
  const int input_height = input_shape.Dims(1);
 8012d88:	2101      	movs	r1, #1
 8012d8a:	6838      	ldr	r0, [r7, #0]
 8012d8c:	f7f9 ff17 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8012d90:	65f8      	str	r0, [r7, #92]	@ 0x5c
  const int input_width = input_shape.Dims(2);
 8012d92:	2102      	movs	r1, #2
 8012d94:	6838      	ldr	r0, [r7, #0]
 8012d96:	f7f9 ff12 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8012d9a:	65b8      	str	r0, [r7, #88]	@ 0x58
  const int filter_height = filter_shape.Dims(1);
 8012d9c:	2101      	movs	r1, #1
 8012d9e:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8012da2:	f7f9 ff0c 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8012da6:	6578      	str	r0, [r7, #84]	@ 0x54
  const int filter_width = filter_shape.Dims(2);
 8012da8:	2102      	movs	r1, #2
 8012daa:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8012dae:	f7f9 ff06 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8012db2:	6538      	str	r0, [r7, #80]	@ 0x50
  const int filter_input_depth = filter_shape.Dims(3);
 8012db4:	2103      	movs	r1, #3
 8012db6:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8012dba:	f7f9 ff00 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8012dbe:	64f8      	str	r0, [r7, #76]	@ 0x4c
  const int groups = input_depth / filter_input_depth;
 8012dc0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012dc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012dc4:	fb92 f3f3 	sdiv	r3, r2, r3
 8012dc8:	64bb      	str	r3, [r7, #72]	@ 0x48
  TFLITE_DCHECK_NE(groups, 0);
 8012dca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d101      	bne.n	8012dd4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x130>
 8012dd0:	f009 f868 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(input_depth % filter_input_depth, 0);
 8012dd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012dd6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012dd8:	fb93 f2f2 	sdiv	r2, r3, r2
 8012ddc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8012dde:	fb01 f202 	mul.w	r2, r1, r2
 8012de2:	1a9b      	subs	r3, r3, r2
 8012de4:	2b00      	cmp	r3, #0
 8012de6:	d001      	beq.n	8012dec <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x148>
 8012de8:	f009 f85c 	bl	801bea4 <abort>
  const int filters_per_group = output_depth / groups;
 8012dec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8012dee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012df0:	fb92 f3f3 	sdiv	r3, r2, r3
 8012df4:	647b      	str	r3, [r7, #68]	@ 0x44
  TFLITE_DCHECK_NE(filters_per_group, 0);
 8012df6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d101      	bne.n	8012e00 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x15c>
 8012dfc:	f009 f852 	bl	801bea4 <abort>
  const int output_height = output_shape.Dims(1);
 8012e00:	2101      	movs	r1, #1
 8012e02:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8012e06:	f7f9 feda 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8012e0a:	6438      	str	r0, [r7, #64]	@ 0x40
  const int output_width = output_shape.Dims(2);
 8012e0c:	2102      	movs	r1, #2
 8012e0e:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8012e12:	f7f9 fed4 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8012e16:	63f8      	str	r0, [r7, #60]	@ 0x3c
  for (int batch = 0; batch < batches; ++batch) {
 8012e18:	2300      	movs	r3, #0
 8012e1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012e1e:	e127      	b.n	8013070 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3cc>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8012e20:	2300      	movs	r3, #0
 8012e22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012e26:	e118      	b.n	801305a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3b6>
      const int in_y_origin = (out_y * stride_height) - pad_height;
 8012e28:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012e2c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8012e30:	fb03 f202 	mul.w	r2, r3, r2
 8012e34:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012e36:	1ad3      	subs	r3, r2, r3
 8012e38:	63bb      	str	r3, [r7, #56]	@ 0x38
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8012e3a:	2300      	movs	r3, #0
 8012e3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012e40:	e100      	b.n	8013044 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x3a0>
        const int in_x_origin = (out_x * stride_width) - pad_width;
 8012e42:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012e46:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8012e4a:	fb03 f202 	mul.w	r2, r3, r2
 8012e4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012e50:	1ad3      	subs	r3, r2, r3
 8012e52:	637b      	str	r3, [r7, #52]	@ 0x34
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 8012e54:	2300      	movs	r3, #0
 8012e56:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012e5a:	e0e8      	b.n	801302e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x38a>
          auto group = out_channel / filters_per_group;
 8012e5c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8012e60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012e62:	fb92 f3f3 	sdiv	r3, r2, r3
 8012e66:	633b      	str	r3, [r7, #48]	@ 0x30
          int32_t acc = 0;
 8012e68:	2300      	movs	r3, #0
 8012e6a:	613b      	str	r3, [r7, #16]
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8012e6c:	2300      	movs	r3, #0
 8012e6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012e72:	e082      	b.n	8012f7a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2d6>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
 8012e74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012e76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8012e7a:	fb02 f303 	mul.w	r3, r2, r3
 8012e7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012e80:	4413      	add	r3, r2
 8012e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8012e84:	2300      	movs	r3, #0
 8012e86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012e8a:	e06c      	b.n	8012f66 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2c2>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
 8012e8c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012e8e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8012e92:	fb02 f303 	mul.w	r3, r2, r3
 8012e96:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012e98:	4413      	add	r3, r2
 8012e9a:	62bb      	str	r3, [r7, #40]	@ 0x28

              // Zero padding by omitting the areas outside the image.
              const bool is_point_inside_image =
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 8012e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	db0c      	blt.n	8012ebc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x218>
 8012ea2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012ea4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012ea6:	429a      	cmp	r2, r3
 8012ea8:	da08      	bge.n	8012ebc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x218>
 8012eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012eac:	2b00      	cmp	r3, #0
 8012eae:	db05      	blt.n	8012ebc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x218>
 8012eb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012eb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012eb4:	429a      	cmp	r2, r3
 8012eb6:	da01      	bge.n	8012ebc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x218>
 8012eb8:	2301      	movs	r3, #1
 8012eba:	e000      	b.n	8012ebe <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x21a>
 8012ebc:	2300      	movs	r3, #0
              const bool is_point_inside_image =
 8012ebe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                  (in_y < input_height);

              if (!is_point_inside_image) {
 8012ec2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012ec6:	f083 0301 	eor.w	r3, r3, #1
 8012eca:	b2db      	uxtb	r3, r3
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d144      	bne.n	8012f5a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2b6>
                continue;
              }

              for (int in_channel = 0; in_channel < filter_input_depth;
 8012ed0:	2300      	movs	r3, #0
 8012ed2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8012ed6:	e03a      	b.n	8012f4e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2aa>
                   ++in_channel) {
                int32_t input_val =
                    input_data[Offset(input_shape, batch, in_y, in_x,
                                      in_channel + group * filter_input_depth)];
 8012ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012eda:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012edc:	fb03 f202 	mul.w	r2, r3, r2
                    input_data[Offset(input_shape, batch, in_y, in_x,
 8012ee0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012ee4:	4413      	add	r3, r2
 8012ee6:	9300      	str	r3, [sp, #0]
 8012ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012eea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012eec:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8012ef0:	6838      	ldr	r0, [r7, #0]
 8012ef2:	f7ff fbce 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8012ef6:	4603      	mov	r3, r0
 8012ef8:	461a      	mov	r2, r3
                                      in_channel + group * filter_input_depth)];
 8012efa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012efe:	4413      	add	r3, r2
 8012f00:	f993 3000 	ldrsb.w	r3, [r3]
 8012f04:	623b      	str	r3, [r7, #32]
                int32_t filter_val = filter_data[Offset(
 8012f06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012f0a:	9300      	str	r3, [sp, #0]
 8012f0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8012f10:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8012f14:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8012f18:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8012f1c:	f7ff fbb9 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8012f20:	4603      	mov	r3, r0
 8012f22:	461a      	mov	r2, r3
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
 8012f24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8012f28:	4413      	add	r3, r2
 8012f2a:	f993 3000 	ldrsb.w	r3, [r3]
 8012f2e:	61fb      	str	r3, [r7, #28]
                // long as the filter size (filter_y * filter_x * in_channel)
                // does not exceed 2^16, which is the case in all the models
                // we have seen so far.
                // TODO(b/174275578): Add a check to make sure the
                // accumulator depth is smaller than 2^16.
                acc += filter_val * (input_val + input_offset);
 8012f30:	6a3a      	ldr	r2, [r7, #32]
 8012f32:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012f36:	4413      	add	r3, r2
 8012f38:	69fa      	ldr	r2, [r7, #28]
 8012f3a:	fb03 f202 	mul.w	r2, r3, r2
 8012f3e:	693b      	ldr	r3, [r7, #16]
 8012f40:	4413      	add	r3, r2
 8012f42:	613b      	str	r3, [r7, #16]
              for (int in_channel = 0; in_channel < filter_input_depth;
 8012f44:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012f48:	3301      	adds	r3, #1
 8012f4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8012f4e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8012f52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012f54:	429a      	cmp	r2, r3
 8012f56:	dbbf      	blt.n	8012ed8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x234>
 8012f58:	e000      	b.n	8012f5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2b8>
                continue;
 8012f5a:	bf00      	nop
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8012f5c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8012f60:	3301      	adds	r3, #1
 8012f62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012f66:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8012f6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012f6c:	429a      	cmp	r2, r3
 8012f6e:	db8d      	blt.n	8012e8c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1e8>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8012f70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012f74:	3301      	adds	r3, #1
 8012f76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012f7a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8012f7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012f80:	429a      	cmp	r2, r3
 8012f82:	f6ff af77 	blt.w	8012e74 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d0>
              }
            }
          }

          if (bias_data) {
 8012f86:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	d009      	beq.n	8012fa2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2fe>
            acc += bias_data[out_channel];
 8012f8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012f92:	009b      	lsls	r3, r3, #2
 8012f94:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8012f98:	4413      	add	r3, r2
 8012f9a:	681a      	ldr	r2, [r3, #0]
 8012f9c:	693b      	ldr	r3, [r7, #16]
 8012f9e:	4413      	add	r3, r2
 8012fa0:	613b      	str	r3, [r7, #16]
          }
          acc = MultiplyByQuantizedMultiplier(
 8012fa2:	6938      	ldr	r0, [r7, #16]
              acc, output_multiplier[out_channel], output_shift[out_channel]);
 8012fa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012fa8:	009b      	lsls	r3, r3, #2
 8012faa:	68ba      	ldr	r2, [r7, #8]
 8012fac:	4413      	add	r3, r2
          acc = MultiplyByQuantizedMultiplier(
 8012fae:	6819      	ldr	r1, [r3, #0]
              acc, output_multiplier[out_channel], output_shift[out_channel]);
 8012fb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012fb4:	009b      	lsls	r3, r3, #2
 8012fb6:	687a      	ldr	r2, [r7, #4]
 8012fb8:	4413      	add	r3, r2
          acc = MultiplyByQuantizedMultiplier(
 8012fba:	681b      	ldr	r3, [r3, #0]
 8012fbc:	461a      	mov	r2, r3
 8012fbe:	f7f9 faab 	bl	800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 8012fc2:	4603      	mov	r3, r0
 8012fc4:	613b      	str	r3, [r7, #16]
          acc += output_offset;
 8012fc6:	693a      	ldr	r2, [r7, #16]
 8012fc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012fca:	4413      	add	r3, r2
 8012fcc:	613b      	str	r3, [r7, #16]
          acc = std::max(acc, output_activation_min);
 8012fce:	f107 0218 	add.w	r2, r7, #24
 8012fd2:	f107 0310 	add.w	r3, r7, #16
 8012fd6:	4611      	mov	r1, r2
 8012fd8:	4618      	mov	r0, r3
 8012fda:	f7f9 feb2 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 8012fde:	4603      	mov	r3, r0
 8012fe0:	681b      	ldr	r3, [r3, #0]
 8012fe2:	613b      	str	r3, [r7, #16]
          acc = std::min(acc, output_activation_max);
 8012fe4:	f107 0214 	add.w	r2, r7, #20
 8012fe8:	f107 0310 	add.w	r3, r7, #16
 8012fec:	4611      	mov	r1, r2
 8012fee:	4618      	mov	r0, r3
 8012ff0:	f7f9 febb 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8012ff4:	4603      	mov	r3, r0
 8012ff6:	681b      	ldr	r3, [r3, #0]
 8012ff8:	613b      	str	r3, [r7, #16]
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
 8012ffa:	693c      	ldr	r4, [r7, #16]
 8012ffc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013000:	9300      	str	r3, [sp, #0]
 8013002:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013006:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 801300a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801300e:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8013012:	f7ff fb3e 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8013016:	4603      	mov	r3, r0
 8013018:	461a      	mov	r2, r3
 801301a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 801301e:	4413      	add	r3, r2
 8013020:	b262      	sxtb	r2, r4
 8013022:	701a      	strb	r2, [r3, #0]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 8013024:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013028:	3301      	adds	r3, #1
 801302a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801302e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013032:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013034:	429a      	cmp	r2, r3
 8013036:	f6ff af11 	blt.w	8012e5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1b8>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 801303a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801303e:	3301      	adds	r3, #1
 8013040:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8013044:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8013048:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801304a:	429a      	cmp	r2, r3
 801304c:	f6ff aef9 	blt.w	8012e42 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x19e>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8013050:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013054:	3301      	adds	r3, #1
 8013056:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801305a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 801305e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013060:	429a      	cmp	r2, r3
 8013062:	f6ff aee1 	blt.w	8012e28 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x184>
  for (int batch = 0; batch < batches; ++batch) {
 8013066:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801306a:	3301      	adds	r3, #1
 801306c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8013070:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8013074:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013076:	429a      	cmp	r2, r3
 8013078:	f6ff aed2 	blt.w	8012e20 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x17c>
              static_cast<int8_t>(acc);
        }
      }
    }
  }
}
 801307c:	bf00      	nop
 801307e:	bf00      	nop
 8013080:	37ac      	adds	r7, #172	@ 0xac
 8013082:	46bd      	mov	sp, r7
 8013084:	bd90      	pop	{r4, r7, pc}

08013086 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
#include "tensorflow/lite/micro/micro_log.h"

namespace tflite {
namespace {

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 8013086:	b580      	push	{r7, lr}
 8013088:	b084      	sub	sp, #16
 801308a:	af00      	add	r7, sp, #0
 801308c:	60f8      	str	r0, [r7, #12]
 801308e:	60b9      	str	r1, [r7, #8]
 8013090:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8013092:	68fb      	ldr	r3, [r7, #12]
 8013094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013096:	2b00      	cmp	r3, #0
 8013098:	d101      	bne.n	801309e <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x18>
 801309a:	f008 ff03 	bl	801bea4 <abort>
  return context->AllocatePersistentBuffer(context, sizeof(OpDataConv));
 801309e:	68fb      	ldr	r3, [r7, #12]
 80130a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80130a2:	2138      	movs	r1, #56	@ 0x38
 80130a4:	68f8      	ldr	r0, [r7, #12]
 80130a6:	4798      	blx	r3
 80130a8:	4603      	mov	r3, r0
}
 80130aa:	4618      	mov	r0, r3
 80130ac:	3710      	adds	r7, #16
 80130ae:	46bd      	mov	sp, r7
 80130b0:	bd80      	pop	{r7, pc}
	...

080130b4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 80130b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130b8:	f5ad 7d44 	sub.w	sp, sp, #784	@ 0x310
 80130bc:	af08      	add	r7, sp, #32
 80130be:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80130c2:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 80130c6:	6018      	str	r0, [r3, #0]
 80130c8:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80130cc:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80130d0:	6019      	str	r1, [r3, #0]
  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kConvInputTensor);
 80130d2:	4bab      	ldr	r3, [pc, #684]	@ (8013380 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2cc>)
 80130d4:	681a      	ldr	r2, [r3, #0]
 80130d6:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80130da:	f5a3 713a 	sub.w	r1, r3, #744	@ 0x2e8
 80130de:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80130e2:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 80130e6:	6809      	ldr	r1, [r1, #0]
 80130e8:	6818      	ldr	r0, [r3, #0]
 80130ea:	f002 ffd4 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 80130ee:	f8c7 02ec 	str.w	r0, [r7, #748]	@ 0x2ec
  const TfLiteEvalTensor* filter =
      tflite::micro::GetEvalInput(context, node, kConvWeightsTensor);
 80130f2:	4ba4      	ldr	r3, [pc, #656]	@ (8013384 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2d0>)
 80130f4:	681a      	ldr	r2, [r3, #0]
 80130f6:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80130fa:	f5a3 713a 	sub.w	r1, r3, #744	@ 0x2e8
 80130fe:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8013102:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 8013106:	6809      	ldr	r1, [r1, #0]
 8013108:	6818      	ldr	r0, [r3, #0]
 801310a:	f002 ffc4 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 801310e:	f8c7 02e8 	str.w	r0, [r7, #744]	@ 0x2e8
  const TfLiteEvalTensor* bias =
      (NumInputs(node) == 3)
 8013112:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8013116:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 801311a:	6818      	ldr	r0, [r3, #0]
 801311c:	f7ff fa6a 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 8013120:	4603      	mov	r3, r0
          ? tflite::micro::GetEvalInput(context, node, kConvBiasTensor)
 8013122:	2b03      	cmp	r3, #3
 8013124:	d10f      	bne.n	8013146 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x92>
 8013126:	4b98      	ldr	r3, [pc, #608]	@ (8013388 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2d4>)
 8013128:	681a      	ldr	r2, [r3, #0]
 801312a:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 801312e:	f5a3 713a 	sub.w	r1, r3, #744	@ 0x2e8
 8013132:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8013136:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 801313a:	6809      	ldr	r1, [r1, #0]
 801313c:	6818      	ldr	r0, [r3, #0]
 801313e:	f002 ffaa 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8013142:	4603      	mov	r3, r0
 8013144:	e000      	b.n	8013148 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x94>
 8013146:	2300      	movs	r3, #0
          : nullptr;
 8013148:	f8c7 32e4 	str.w	r3, [r7, #740]	@ 0x2e4
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kConvOutputTensor);
 801314c:	4b8f      	ldr	r3, [pc, #572]	@ (801338c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2d8>)
 801314e:	681a      	ldr	r2, [r3, #0]
 8013150:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8013154:	f5a3 713a 	sub.w	r1, r3, #744	@ 0x2e8
 8013158:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 801315c:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 8013160:	6809      	ldr	r1, [r1, #0]
 8013162:	6818      	ldr	r0, [r3, #0]
 8013164:	f002 ffa7 	bl	80160b6 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 8013168:	f8c7 02e0 	str.w	r0, [r7, #736]	@ 0x2e0

  TFLITE_DCHECK(node->builtin_data != nullptr);
 801316c:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8013170:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8013174:	681b      	ldr	r3, [r3, #0]
 8013176:	695b      	ldr	r3, [r3, #20]
 8013178:	2b00      	cmp	r3, #0
 801317a:	d101      	bne.n	8013180 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xcc>
 801317c:	f008 fe92 	bl	801bea4 <abort>
  const auto& params =
 8013180:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8013184:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	695b      	ldr	r3, [r3, #20]
 801318c:	f8c7 32dc 	str.w	r3, [r7, #732]	@ 0x2dc
      *(reinterpret_cast<TfLiteConvParams*>(node->builtin_data));
  TFLITE_DCHECK(node->user_data != nullptr);
 8013190:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8013194:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	691b      	ldr	r3, [r3, #16]
 801319c:	2b00      	cmp	r3, #0
 801319e:	d101      	bne.n	80131a4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xf0>
 80131a0:	f008 fe80 	bl	801bea4 <abort>
  const auto& data = *(static_cast<const OpDataConv*>(node->user_data));
 80131a4:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80131a8:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80131ac:	681b      	ldr	r3, [r3, #0]
 80131ae:	691b      	ldr	r3, [r3, #16]
 80131b0:	f8c7 32d8 	str.w	r3, [r7, #728]	@ 0x2d8

  TF_LITE_ENSURE_EQ(context, input->type, output->type);
 80131b4:	f8d7 32ec 	ldr.w	r3, [r7, #748]	@ 0x2ec
 80131b8:	7a1a      	ldrb	r2, [r3, #8]
 80131ba:	f8d7 32e0 	ldr.w	r3, [r7, #736]	@ 0x2e0
 80131be:	7a1b      	ldrb	r3, [r3, #8]
 80131c0:	429a      	cmp	r2, r3
 80131c2:	d01e      	beq.n	8013202 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x14e>
 80131c4:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80131c8:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 80131cc:	681b      	ldr	r3, [r3, #0]
 80131ce:	695c      	ldr	r4, [r3, #20]
 80131d0:	f8d7 32ec 	ldr.w	r3, [r7, #748]	@ 0x2ec
 80131d4:	7a1b      	ldrb	r3, [r3, #8]
 80131d6:	461a      	mov	r2, r3
 80131d8:	f8d7 32e0 	ldr.w	r3, [r7, #736]	@ 0x2e0
 80131dc:	7a1b      	ldrb	r3, [r3, #8]
 80131de:	4619      	mov	r1, r3
 80131e0:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80131e4:	f5a3 7039 	sub.w	r0, r3, #740	@ 0x2e4
 80131e8:	9103      	str	r1, [sp, #12]
 80131ea:	9202      	str	r2, [sp, #8]
 80131ec:	4b68      	ldr	r3, [pc, #416]	@ (8013390 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>)
 80131ee:	9301      	str	r3, [sp, #4]
 80131f0:	4b68      	ldr	r3, [pc, #416]	@ (8013394 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e0>)
 80131f2:	9300      	str	r3, [sp, #0]
 80131f4:	2334      	movs	r3, #52	@ 0x34
 80131f6:	4a68      	ldr	r2, [pc, #416]	@ (8013398 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e4>)
 80131f8:	4968      	ldr	r1, [pc, #416]	@ (801339c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e8>)
 80131fa:	6800      	ldr	r0, [r0, #0]
 80131fc:	47a0      	blx	r4
 80131fe:	2301      	movs	r3, #1
 8013200:	e27e      	b.n	8013700 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x64c>
  TF_LITE_ENSURE_MSG(
 8013202:	f8d7 32ec 	ldr.w	r3, [r7, #748]	@ 0x2ec
 8013206:	7a1a      	ldrb	r2, [r3, #8]
 8013208:	f8d7 32e8 	ldr.w	r3, [r7, #744]	@ 0x2e8
 801320c:	7a1b      	ldrb	r3, [r3, #8]
 801320e:	429a      	cmp	r2, r3
 8013210:	d022      	beq.n	8013258 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a4>
 8013212:	f8d7 32ec 	ldr.w	r3, [r7, #748]	@ 0x2ec
 8013216:	7a1b      	ldrb	r3, [r3, #8]
 8013218:	2b07      	cmp	r3, #7
 801321a:	d104      	bne.n	8013226 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x172>
 801321c:	f8d7 32e8 	ldr.w	r3, [r7, #744]	@ 0x2e8
 8013220:	7a1b      	ldrb	r3, [r3, #8]
 8013222:	2b09      	cmp	r3, #9
 8013224:	d018      	beq.n	8013258 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a4>
 8013226:	f8d7 32ec 	ldr.w	r3, [r7, #748]	@ 0x2ec
 801322a:	7a1b      	ldrb	r3, [r3, #8]
 801322c:	2b09      	cmp	r3, #9
 801322e:	d104      	bne.n	801323a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x186>
 8013230:	f8d7 32e8 	ldr.w	r3, [r7, #744]	@ 0x2e8
 8013234:	7a1b      	ldrb	r3, [r3, #8]
 8013236:	2b12      	cmp	r3, #18
 8013238:	d00e      	beq.n	8013258 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1a4>
 801323a:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 801323e:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 8013242:	681b      	ldr	r3, [r3, #0]
 8013244:	695b      	ldr	r3, [r3, #20]
 8013246:	f507 723c 	add.w	r2, r7, #752	@ 0x2f0
 801324a:	f5a2 7239 	sub.w	r2, r2, #740	@ 0x2e4
 801324e:	4954      	ldr	r1, [pc, #336]	@ (80133a0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ec>)
 8013250:	6810      	ldr	r0, [r2, #0]
 8013252:	4798      	blx	r3
 8013254:	2301      	movs	r3, #1
 8013256:	e253      	b.n	8013700 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x64c>
      input->type == filter->type ||
          (input->type == kTfLiteInt16 && filter->type == kTfLiteInt8) ||
          (input->type == kTfLiteInt8 && filter->type == kTfLiteInt4),
      "Hybrid models are not supported on TFLite Micro.");

  switch (input->type) {  // Already know in/out types are same.
 8013258:	f8d7 32ec 	ldr.w	r3, [r7, #748]	@ 0x2ec
 801325c:	7a1b      	ldrb	r3, [r3, #8]
 801325e:	2b09      	cmp	r3, #9
 8013260:	f000 819b 	beq.w	801359a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4e6>
 8013264:	2b09      	cmp	r3, #9
 8013266:	f300 823a 	bgt.w	80136de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x62a>
 801326a:	2b01      	cmp	r3, #1
 801326c:	d002      	beq.n	8013274 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c0>
 801326e:	2b07      	cmp	r3, #7
 8013270:	d07d      	beq.n	801336e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ba>
 8013272:	e234      	b.n	80136de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x62a>
    case kTfLiteFloat32: {
      tflite::reference_ops::Conv(
          ConvParamsFloat(params, data), tflite::micro::GetTensorShape(input),
 8013274:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8013278:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 801327c:	f8d7 22d8 	ldr.w	r2, [r7, #728]	@ 0x2d8
 8013280:	f8d7 12dc 	ldr.w	r1, [r7, #732]	@ 0x2dc
 8013284:	4618      	mov	r0, r3
 8013286:	f000 ff09 	bl	801409c <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE>
 801328a:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 801328e:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8013292:	f8d7 12ec 	ldr.w	r1, [r7, #748]	@ 0x2ec
 8013296:	4618      	mov	r0, r3
 8013298:	f002 ff2d 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
 801329c:	f8d7 02ec 	ldr.w	r0, [r7, #748]	@ 0x2ec
 80132a0:	f7ff f8af 	bl	8012402 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 80132a4:	4680      	mov	r8, r0
          tflite::micro::GetTensorData<float>(input),
          tflite::micro::GetTensorShape(filter),
 80132a6:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80132aa:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80132ae:	f8d7 12e8 	ldr.w	r1, [r7, #744]	@ 0x2e8
 80132b2:	4618      	mov	r0, r3
 80132b4:	f002 ff1f 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
 80132b8:	f8d7 02e8 	ldr.w	r0, [r7, #744]	@ 0x2e8
 80132bc:	f7ff f8a1 	bl	8012402 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 80132c0:	4604      	mov	r4, r0
          tflite::micro::GetTensorData<float>(filter),
          tflite::micro::GetTensorShape(bias),
 80132c2:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80132c6:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80132ca:	f8d7 12e4 	ldr.w	r1, [r7, #740]	@ 0x2e4
 80132ce:	4618      	mov	r0, r3
 80132d0:	f002 ff11 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
 80132d4:	f8d7 02e4 	ldr.w	r0, [r7, #740]	@ 0x2e4
 80132d8:	f000 fa36 	bl	8013748 <_ZN6tflite5micro21GetOptionalTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 80132dc:	4605      	mov	r5, r0
          tflite::micro::GetOptionalTensorData<float>(bias),
          tflite::micro::GetTensorShape(output),
 80132de:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80132e2:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80132e6:	f8d7 12e0 	ldr.w	r1, [r7, #736]	@ 0x2e0
 80132ea:	4618      	mov	r0, r3
 80132ec:	f002 ff03 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
 80132f0:	f8d7 02e0 	ldr.w	r0, [r7, #736]	@ 0x2e0
 80132f4:	f7ff f894 	bl	8012420 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 80132f8:	4606      	mov	r6, r0
          tflite::micro::GetTensorData<float>(output),
          tflite::micro::GetTensorShape(nullptr), nullptr);
 80132fa:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80132fe:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8013302:	2100      	movs	r1, #0
 8013304:	4618      	mov	r0, r3
 8013306:	f002 fef6 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Conv(
 801330a:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 801330e:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8013312:	f107 0014 	add.w	r0, r7, #20
 8013316:	2300      	movs	r3, #0
 8013318:	9306      	str	r3, [sp, #24]
 801331a:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 801331e:	9305      	str	r3, [sp, #20]
 8013320:	9604      	str	r6, [sp, #16]
 8013322:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8013326:	9303      	str	r3, [sp, #12]
 8013328:	9502      	str	r5, [sp, #8]
 801332a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 801332e:	9301      	str	r3, [sp, #4]
 8013330:	9400      	str	r4, [sp, #0]
 8013332:	4613      	mov	r3, r2
 8013334:	4642      	mov	r2, r8
 8013336:	f7ff faf0 	bl	801291a <_ZN6tflite13reference_ops4ConvERKNS_10ConvParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_PfS6_S9_>
          tflite::micro::GetTensorShape(nullptr), nullptr);
 801333a:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 801333e:	4618      	mov	r0, r3
 8013340:	f7f9 fc26 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorShape(output),
 8013344:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8013348:	4618      	mov	r0, r3
 801334a:	f7f9 fc21 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorShape(bias),
 801334e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8013352:	4618      	mov	r0, r3
 8013354:	f7f9 fc1c 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorShape(filter),
 8013358:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 801335c:	4618      	mov	r0, r3
 801335e:	f7f9 fc17 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          ConvParamsFloat(params, data), tflite::micro::GetTensorShape(input),
 8013362:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8013366:	4618      	mov	r0, r3
 8013368:	f7f9 fc12 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
      break;
 801336c:	e1c7      	b.n	80136fe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x64a>
    }
    case kTfLiteInt16: {
      switch (bias->type) {
 801336e:	f8d7 32e4 	ldr.w	r3, [r7, #740]	@ 0x2e4
 8013372:	7a1b      	ldrb	r3, [r3, #8]
 8013374:	2b02      	cmp	r3, #2
 8013376:	d015      	beq.n	80133a4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f0>
 8013378:	2b04      	cmp	r3, #4
 801337a:	f000 8089 	beq.w	8013490 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3dc>
 801337e:	e0fb      	b.n	8013578 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4c4>
 8013380:	08037368 	.word	0x08037368
 8013384:	0803736c 	.word	0x0803736c
 8013388:	08037370 	.word	0x08037370
 801338c:	08037374 	.word	0x08037374
 8013390:	0802244c 	.word	0x0802244c
 8013394:	0802245c 	.word	0x0802245c
 8013398:	080223e4 	.word	0x080223e4
 801339c:	08022430 	.word	0x08022430
 80133a0:	08022468 	.word	0x08022468
        case kTfLiteInt32: {
          reference_integer_ops::ConvPerChannel(
              ConvParamsQuantized(params, data),
 80133a4:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80133a8:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80133ac:	f8d7 22d8 	ldr.w	r2, [r7, #728]	@ 0x2d8
 80133b0:	f8d7 12dc 	ldr.w	r1, [r7, #732]	@ 0x2dc
 80133b4:	4618      	mov	r0, r3
 80133b6:	f000 fead 	bl	8014114 <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>
              data.per_channel_output_multiplier, data.per_channel_output_shift,
 80133ba:	f8d7 32d8 	ldr.w	r3, [r7, #728]	@ 0x2d8
 80133be:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80133c0:	f8d7 32d8 	ldr.w	r3, [r7, #728]	@ 0x2d8
 80133c4:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
              tflite::micro::GetTensorShape(input),
 80133c6:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80133ca:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80133ce:	f8d7 12ec 	ldr.w	r1, [r7, #748]	@ 0x2ec
 80133d2:	4618      	mov	r0, r3
 80133d4:	f002 fe8f 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          reference_integer_ops::ConvPerChannel(
 80133d8:	f8d7 02ec 	ldr.w	r0, [r7, #748]	@ 0x2ec
 80133dc:	f7ff f890 	bl	8012500 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
 80133e0:	4606      	mov	r6, r0
              tflite::micro::GetTensorData<int16_t>(input),
              tflite::micro::GetTensorShape(filter),
 80133e2:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80133e6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80133ea:	f8d7 12e8 	ldr.w	r1, [r7, #744]	@ 0x2e8
 80133ee:	4618      	mov	r0, r3
 80133f0:	f002 fe81 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          reference_integer_ops::ConvPerChannel(
 80133f4:	f8d7 02e8 	ldr.w	r0, [r7, #744]	@ 0x2e8
 80133f8:	f7ff f821 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 80133fc:	6078      	str	r0, [r7, #4]
              tflite::micro::GetTensorData<int8_t>(filter),
              tflite::micro::GetTensorShape(bias),
 80133fe:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8013402:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8013406:	f8d7 12e4 	ldr.w	r1, [r7, #740]	@ 0x2e4
 801340a:	4618      	mov	r0, r3
 801340c:	f002 fe73 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          reference_integer_ops::ConvPerChannel(
 8013410:	f8d7 02e4 	ldr.w	r0, [r7, #740]	@ 0x2e4
 8013414:	f000 f9a9 	bl	801376a <_ZN6tflite5micro21GetOptionalTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 8013418:	6038      	str	r0, [r7, #0]
              tflite::micro::GetOptionalTensorData<std::int32_t>(bias),
              tflite::micro::GetTensorShape(output),
 801341a:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 801341e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8013422:	f8d7 12e0 	ldr.w	r1, [r7, #736]	@ 0x2e0
 8013426:	4618      	mov	r0, r3
 8013428:	f002 fe65 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          reference_integer_ops::ConvPerChannel(
 801342c:	f8d7 02e0 	ldr.w	r0, [r7, #736]	@ 0x2e0
 8013430:	f7ff f875 	bl	801251e <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
 8013434:	4603      	mov	r3, r0
 8013436:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 801343a:	f107 00d8 	add.w	r0, r7, #216	@ 0xd8
 801343e:	9306      	str	r3, [sp, #24]
 8013440:	f507 73b2 	add.w	r3, r7, #356	@ 0x164
 8013444:	9305      	str	r3, [sp, #20]
 8013446:	683b      	ldr	r3, [r7, #0]
 8013448:	9304      	str	r3, [sp, #16]
 801344a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 801344e:	9303      	str	r3, [sp, #12]
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	9302      	str	r3, [sp, #8]
 8013454:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8013458:	9301      	str	r3, [sp, #4]
 801345a:	9600      	str	r6, [sp, #0]
 801345c:	4613      	mov	r3, r2
 801345e:	462a      	mov	r2, r5
 8013460:	4621      	mov	r1, r4
 8013462:	f000 f993 	bl	801378c <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps>
              tflite::micro::GetTensorShape(output),
 8013466:	f507 73b2 	add.w	r3, r7, #356	@ 0x164
 801346a:	4618      	mov	r0, r3
 801346c:	f7f9 fb90 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
              tflite::micro::GetTensorShape(bias),
 8013470:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8013474:	4618      	mov	r0, r3
 8013476:	f7f9 fb8b 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
              tflite::micro::GetTensorShape(filter),
 801347a:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 801347e:	4618      	mov	r0, r3
 8013480:	f7f9 fb86 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
              tflite::micro::GetTensorShape(input),
 8013484:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8013488:	4618      	mov	r0, r3
 801348a:	f7f9 fb81 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
              tflite::micro::GetTensorData<int16_t>(output));
          break;
 801348e:	e083      	b.n	8013598 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4e4>
        }
        case kTfLiteInt64: {
          reference_integer_ops::ConvPerChannel(
              ConvParamsQuantized(params, data),
 8013490:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8013494:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8013498:	f8d7 22d8 	ldr.w	r2, [r7, #728]	@ 0x2d8
 801349c:	f8d7 12dc 	ldr.w	r1, [r7, #732]	@ 0x2dc
 80134a0:	4618      	mov	r0, r3
 80134a2:	f000 fe37 	bl	8014114 <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>
              data.per_channel_output_multiplier, data.per_channel_output_shift,
 80134a6:	f8d7 32d8 	ldr.w	r3, [r7, #728]	@ 0x2d8
 80134aa:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80134ac:	f8d7 32d8 	ldr.w	r3, [r7, #728]	@ 0x2d8
 80134b0:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
              tflite::micro::GetTensorShape(input),
 80134b2:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80134b6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80134ba:	f8d7 12ec 	ldr.w	r1, [r7, #748]	@ 0x2ec
 80134be:	4618      	mov	r0, r3
 80134c0:	f002 fe19 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          reference_integer_ops::ConvPerChannel(
 80134c4:	f8d7 02ec 	ldr.w	r0, [r7, #748]	@ 0x2ec
 80134c8:	f7ff f81a 	bl	8012500 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
 80134cc:	4606      	mov	r6, r0
              tflite::micro::GetTensorData<int16_t>(input),
              tflite::micro::GetTensorShape(filter),
 80134ce:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80134d2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80134d6:	f8d7 12e8 	ldr.w	r1, [r7, #744]	@ 0x2e8
 80134da:	4618      	mov	r0, r3
 80134dc:	f002 fe0b 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          reference_integer_ops::ConvPerChannel(
 80134e0:	f8d7 02e8 	ldr.w	r0, [r7, #744]	@ 0x2e8
 80134e4:	f7fe ffab 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 80134e8:	6078      	str	r0, [r7, #4]
              tflite::micro::GetTensorData<int8_t>(filter),
              tflite::micro::GetTensorShape(bias),
 80134ea:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80134ee:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80134f2:	f8d7 12e4 	ldr.w	r1, [r7, #740]	@ 0x2e4
 80134f6:	4618      	mov	r0, r3
 80134f8:	f002 fdfd 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          reference_integer_ops::ConvPerChannel(
 80134fc:	f8d7 02e4 	ldr.w	r0, [r7, #740]	@ 0x2e4
 8013500:	f000 fb23 	bl	8013b4a <_ZN6tflite5micro21GetOptionalTensorDataIxEEPKT_PK16TfLiteEvalTensor>
 8013504:	6038      	str	r0, [r7, #0]
              tflite::micro::GetOptionalTensorData<std::int64_t>(bias),
              tflite::micro::GetTensorShape(output),
 8013506:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 801350a:	f8d7 12e0 	ldr.w	r1, [r7, #736]	@ 0x2e0
 801350e:	4618      	mov	r0, r3
 8013510:	f002 fdf1 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          reference_integer_ops::ConvPerChannel(
 8013514:	f8d7 02e0 	ldr.w	r0, [r7, #736]	@ 0x2e0
 8013518:	f7ff f801 	bl	801251e <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
 801351c:	4603      	mov	r3, r0
 801351e:	f507 72dc 	add.w	r2, r7, #440	@ 0x1b8
 8013522:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8013526:	9306      	str	r3, [sp, #24]
 8013528:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 801352c:	9305      	str	r3, [sp, #20]
 801352e:	683b      	ldr	r3, [r7, #0]
 8013530:	9304      	str	r3, [sp, #16]
 8013532:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8013536:	9303      	str	r3, [sp, #12]
 8013538:	687b      	ldr	r3, [r7, #4]
 801353a:	9302      	str	r3, [sp, #8]
 801353c:	f507 73ea 	add.w	r3, r7, #468	@ 0x1d4
 8013540:	9301      	str	r3, [sp, #4]
 8013542:	9600      	str	r6, [sp, #0]
 8013544:	4613      	mov	r3, r2
 8013546:	462a      	mov	r2, r5
 8013548:	4621      	mov	r1, r4
 801354a:	f000 fb0f 	bl	8013b6c <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps>
              tflite::micro::GetTensorShape(output),
 801354e:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 8013552:	4618      	mov	r0, r3
 8013554:	f7f9 fb1c 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
              tflite::micro::GetTensorShape(bias),
 8013558:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 801355c:	4618      	mov	r0, r3
 801355e:	f7f9 fb17 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
              tflite::micro::GetTensorShape(filter),
 8013562:	f507 73ea 	add.w	r3, r7, #468	@ 0x1d4
 8013566:	4618      	mov	r0, r3
 8013568:	f7f9 fb12 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
              tflite::micro::GetTensorShape(input),
 801356c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8013570:	4618      	mov	r0, r3
 8013572:	f7f9 fb0d 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
              tflite::micro::GetTensorData<int16_t>(output));
          break;
 8013576:	e00f      	b.n	8013598 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4e4>
        }
        default:
          MicroPrintf("Bias type %s (%d) not supported.",
                      TfLiteTypeGetName(bias->type), bias->type);
 8013578:	f8d7 32e4 	ldr.w	r3, [r7, #740]	@ 0x2e4
 801357c:	7a1b      	ldrb	r3, [r3, #8]
          MicroPrintf("Bias type %s (%d) not supported.",
 801357e:	4618      	mov	r0, r3
 8013580:	f7f8 fe9c 	bl	800c2bc <TfLiteTypeGetName>
 8013584:	4601      	mov	r1, r0
                      TfLiteTypeGetName(bias->type), bias->type);
 8013586:	f8d7 32e4 	ldr.w	r3, [r7, #740]	@ 0x2e4
 801358a:	7a1b      	ldrb	r3, [r3, #8]
          MicroPrintf("Bias type %s (%d) not supported.",
 801358c:	461a      	mov	r2, r3
 801358e:	485f      	ldr	r0, [pc, #380]	@ (801370c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x658>)
 8013590:	f7fe f842 	bl	8011618 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 8013594:	2301      	movs	r3, #1
 8013596:	e0b3      	b.n	8013700 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x64c>
      }
      break;
 8013598:	e0b1      	b.n	80136fe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x64a>
    }
    case kTfLiteInt8: {
      switch (filter->type) {
 801359a:	f8d7 32e8 	ldr.w	r3, [r7, #744]	@ 0x2e8
 801359e:	7a1b      	ldrb	r3, [r3, #8]
 80135a0:	2b09      	cmp	r3, #9
 80135a2:	d01f      	beq.n	80135e4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x530>
 80135a4:	2b12      	cmp	r3, #18
 80135a6:	f040 8089 	bne.w	80136bc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x608>
        case kTfLiteInt4: {
          int8_t* unpacked_filter_data = nullptr;
 80135aa:	2300      	movs	r3, #0
 80135ac:	f8c7 32d4 	str.w	r3, [r7, #724]	@ 0x2d4
          OpDataConv* op_data = static_cast<OpDataConv*>(node->user_data);
 80135b0:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80135b4:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80135b8:	681b      	ldr	r3, [r3, #0]
 80135ba:	691b      	ldr	r3, [r3, #16]
 80135bc:	f8c7 32d0 	str.w	r3, [r7, #720]	@ 0x2d0
          unpacked_filter_data = static_cast<int8_t*>(
              context->GetScratchBuffer(context, op_data->filter_buffer_index));
 80135c0:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80135c4:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 80135c8:	681b      	ldr	r3, [r3, #0]
 80135ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80135cc:	f8d7 22d0 	ldr.w	r2, [r7, #720]	@ 0x2d0
 80135d0:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 80135d2:	f507 723c 	add.w	r2, r7, #752	@ 0x2f0
 80135d6:	f5a2 7239 	sub.w	r2, r2, #740	@ 0x2e4
 80135da:	6810      	ldr	r0, [r2, #0]
 80135dc:	4798      	blx	r3
 80135de:	f8c7 02d4 	str.w	r0, [r7, #724]	@ 0x2d4
          break;
 80135e2:	e07b      	b.n	80136dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x628>
        }
        case kTfLiteInt8: {
          reference_integer_ops::ConvPerChannel(
              ConvParamsQuantized(params, data),
 80135e4:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80135e8:	f8d7 22d8 	ldr.w	r2, [r7, #728]	@ 0x2d8
 80135ec:	f8d7 12dc 	ldr.w	r1, [r7, #732]	@ 0x2dc
 80135f0:	4618      	mov	r0, r3
 80135f2:	f000 fd8f 	bl	8014114 <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>
              data.per_channel_output_multiplier, data.per_channel_output_shift,
 80135f6:	f8d7 32d8 	ldr.w	r3, [r7, #728]	@ 0x2d8
 80135fa:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80135fc:	f8d7 32d8 	ldr.w	r3, [r7, #728]	@ 0x2d8
 8013600:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
              tflite::micro::GetTensorShape(input),
 8013602:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8013606:	f8d7 12ec 	ldr.w	r1, [r7, #748]	@ 0x2ec
 801360a:	4618      	mov	r0, r3
 801360c:	f002 fd73 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          reference_integer_ops::ConvPerChannel(
 8013610:	f8d7 02ec 	ldr.w	r0, [r7, #748]	@ 0x2ec
 8013614:	f7fe ff13 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8013618:	4606      	mov	r6, r0
              tflite::micro::GetTensorData<int8_t>(input),
              tflite::micro::GetTensorShape(filter),
 801361a:	f507 731f 	add.w	r3, r7, #636	@ 0x27c
 801361e:	f8d7 12e8 	ldr.w	r1, [r7, #744]	@ 0x2e8
 8013622:	4618      	mov	r0, r3
 8013624:	f002 fd67 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          reference_integer_ops::ConvPerChannel(
 8013628:	f8d7 02e8 	ldr.w	r0, [r7, #744]	@ 0x2e8
 801362c:	f7fe ff07 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8013630:	6078      	str	r0, [r7, #4]
              tflite::micro::GetTensorData<int8_t>(filter),
              tflite::micro::GetTensorShape(bias),
 8013632:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 8013636:	f8d7 12e4 	ldr.w	r1, [r7, #740]	@ 0x2e4
 801363a:	4618      	mov	r0, r3
 801363c:	f002 fd5b 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          reference_integer_ops::ConvPerChannel(
 8013640:	f8d7 02e4 	ldr.w	r0, [r7, #740]	@ 0x2e4
 8013644:	f000 f891 	bl	801376a <_ZN6tflite5micro21GetOptionalTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 8013648:	6038      	str	r0, [r7, #0]
              tflite::micro::GetOptionalTensorData<int32_t>(bias),
              tflite::micro::GetTensorShape(output),
 801364a:	f507 732d 	add.w	r3, r7, #692	@ 0x2b4
 801364e:	f8d7 12e0 	ldr.w	r1, [r7, #736]	@ 0x2e0
 8013652:	4618      	mov	r0, r3
 8013654:	f002 fd4f 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          reference_integer_ops::ConvPerChannel(
 8013658:	f8d7 02e0 	ldr.w	r0, [r7, #736]	@ 0x2e0
 801365c:	f7fe fefe 	bl	801245c <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 8013660:	4603      	mov	r3, r0
 8013662:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8013666:	f507 700a 	add.w	r0, r7, #552	@ 0x228
 801366a:	9306      	str	r3, [sp, #24]
 801366c:	f507 732d 	add.w	r3, r7, #692	@ 0x2b4
 8013670:	9305      	str	r3, [sp, #20]
 8013672:	683b      	ldr	r3, [r7, #0]
 8013674:	9304      	str	r3, [sp, #16]
 8013676:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 801367a:	9303      	str	r3, [sp, #12]
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	9302      	str	r3, [sp, #8]
 8013680:	f507 731f 	add.w	r3, r7, #636	@ 0x27c
 8013684:	9301      	str	r3, [sp, #4]
 8013686:	9600      	str	r6, [sp, #0]
 8013688:	4613      	mov	r3, r2
 801368a:	462a      	mov	r2, r5
 801368c:	4621      	mov	r1, r4
 801368e:	f7ff fb09 	bl	8012ca4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>
              tflite::micro::GetTensorShape(output),
 8013692:	f507 732d 	add.w	r3, r7, #692	@ 0x2b4
 8013696:	4618      	mov	r0, r3
 8013698:	f7f9 fa7a 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
              tflite::micro::GetTensorShape(bias),
 801369c:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 80136a0:	4618      	mov	r0, r3
 80136a2:	f7f9 fa75 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
              tflite::micro::GetTensorShape(filter),
 80136a6:	f507 731f 	add.w	r3, r7, #636	@ 0x27c
 80136aa:	4618      	mov	r0, r3
 80136ac:	f7f9 fa70 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
              tflite::micro::GetTensorShape(input),
 80136b0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80136b4:	4618      	mov	r0, r3
 80136b6:	f7f9 fa6b 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
              tflite::micro::GetTensorData<int8_t>(output));
          break;
 80136ba:	e00f      	b.n	80136dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x628>
        }
        default:
          MicroPrintf("Weight type %s (%d) not supported.",
                      TfLiteTypeGetName(filter->type), filter->type);
 80136bc:	f8d7 32e8 	ldr.w	r3, [r7, #744]	@ 0x2e8
 80136c0:	7a1b      	ldrb	r3, [r3, #8]
          MicroPrintf("Weight type %s (%d) not supported.",
 80136c2:	4618      	mov	r0, r3
 80136c4:	f7f8 fdfa 	bl	800c2bc <TfLiteTypeGetName>
 80136c8:	4601      	mov	r1, r0
                      TfLiteTypeGetName(filter->type), filter->type);
 80136ca:	f8d7 32e8 	ldr.w	r3, [r7, #744]	@ 0x2e8
 80136ce:	7a1b      	ldrb	r3, [r3, #8]
          MicroPrintf("Weight type %s (%d) not supported.",
 80136d0:	461a      	mov	r2, r3
 80136d2:	480f      	ldr	r0, [pc, #60]	@ (8013710 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x65c>)
 80136d4:	f7fd ffa0 	bl	8011618 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 80136d8:	2301      	movs	r3, #1
 80136da:	e011      	b.n	8013700 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x64c>
      }
      break;
 80136dc:	e00f      	b.n	80136fe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x64a>
    }
    default:
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 80136de:	f8d7 32ec 	ldr.w	r3, [r7, #748]	@ 0x2ec
 80136e2:	7a1b      	ldrb	r3, [r3, #8]
 80136e4:	4618      	mov	r0, r3
 80136e6:	f7f8 fde9 	bl	800c2bc <TfLiteTypeGetName>
 80136ea:	4601      	mov	r1, r0
                  input->type);
 80136ec:	f8d7 32ec 	ldr.w	r3, [r7, #748]	@ 0x2ec
 80136f0:	7a1b      	ldrb	r3, [r3, #8]
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 80136f2:	461a      	mov	r2, r3
 80136f4:	4807      	ldr	r0, [pc, #28]	@ (8013714 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x660>)
 80136f6:	f7fd ff8f 	bl	8011618 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 80136fa:	2301      	movs	r3, #1
 80136fc:	e000      	b.n	8013700 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x64c>
  }
  return kTfLiteOk;
 80136fe:	2300      	movs	r3, #0
}
 8013700:	4618      	mov	r0, r3
 8013702:	f507 773c 	add.w	r7, r7, #752	@ 0x2f0
 8013706:	46bd      	mov	sp, r7
 8013708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801370c:	080224e8 	.word	0x080224e8
 8013710:	0802250c 	.word	0x0802250c
 8013714:	08022530 	.word	0x08022530

08013718 <_ZN6tflite16Register_CONV_2DEv>:

}  // namespace

TfLiteRegistration Register_CONV_2D() {
 8013718:	b580      	push	{r7, lr}
 801371a:	b084      	sub	sp, #16
 801371c:	af02      	add	r7, sp, #8
 801371e:	6078      	str	r0, [r7, #4]
  return tflite::micro::RegisterOp(Init, ConvPrepare, Eval);
 8013720:	6878      	ldr	r0, [r7, #4]
 8013722:	2300      	movs	r3, #0
 8013724:	9300      	str	r3, [sp, #0]
 8013726:	4b05      	ldr	r3, [pc, #20]	@ (801373c <_ZN6tflite16Register_CONV_2DEv+0x24>)
 8013728:	4a05      	ldr	r2, [pc, #20]	@ (8013740 <_ZN6tflite16Register_CONV_2DEv+0x28>)
 801372a:	4906      	ldr	r1, [pc, #24]	@ (8013744 <_ZN6tflite16Register_CONV_2DEv+0x2c>)
 801372c:	f002 fc64 	bl	8015ff8 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_E>
 8013730:	bf00      	nop
}
 8013732:	6878      	ldr	r0, [r7, #4]
 8013734:	3708      	adds	r7, #8
 8013736:	46bd      	mov	sp, r7
 8013738:	bd80      	pop	{r7, pc}
 801373a:	bf00      	nop
 801373c:	080130b5 	.word	0x080130b5
 8013740:	08014405 	.word	0x08014405
 8013744:	08013087 	.word	0x08013087

08013748 <_ZN6tflite5micro21GetOptionalTensorDataIfEEPKT_PK16TfLiteEvalTensor>:
  return tensor == nullptr ? nullptr : reinterpret_cast<T*>(tensor->data.raw);
}

// Returns const data for a TfLiteEvalTensor struct that could be null.
template <typename T>
const T* GetOptionalTensorData(const TfLiteEvalTensor* tensor) {
 8013748:	b480      	push	{r7}
 801374a:	b083      	sub	sp, #12
 801374c:	af00      	add	r7, sp, #0
 801374e:	6078      	str	r0, [r7, #4]
  return tensor == nullptr ? nullptr
 8013750:	687b      	ldr	r3, [r7, #4]
 8013752:	2b00      	cmp	r3, #0
 8013754:	d002      	beq.n	801375c <_ZN6tflite5micro21GetOptionalTensorDataIfEEPKT_PK16TfLiteEvalTensor+0x14>
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	681b      	ldr	r3, [r3, #0]
                           : reinterpret_cast<const T*>(tensor->data.raw);
 801375a:	e000      	b.n	801375e <_ZN6tflite5micro21GetOptionalTensorDataIfEEPKT_PK16TfLiteEvalTensor+0x16>
  return tensor == nullptr ? nullptr
 801375c:	2300      	movs	r3, #0
}
 801375e:	4618      	mov	r0, r3
 8013760:	370c      	adds	r7, #12
 8013762:	46bd      	mov	sp, r7
 8013764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013768:	4770      	bx	lr

0801376a <_ZN6tflite5micro21GetOptionalTensorDataIlEEPKT_PK16TfLiteEvalTensor>:
const T* GetOptionalTensorData(const TfLiteEvalTensor* tensor) {
 801376a:	b480      	push	{r7}
 801376c:	b083      	sub	sp, #12
 801376e:	af00      	add	r7, sp, #0
 8013770:	6078      	str	r0, [r7, #4]
  return tensor == nullptr ? nullptr
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	2b00      	cmp	r3, #0
 8013776:	d002      	beq.n	801377e <_ZN6tflite5micro21GetOptionalTensorDataIlEEPKT_PK16TfLiteEvalTensor+0x14>
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	681b      	ldr	r3, [r3, #0]
                           : reinterpret_cast<const T*>(tensor->data.raw);
 801377c:	e000      	b.n	8013780 <_ZN6tflite5micro21GetOptionalTensorDataIlEEPKT_PK16TfLiteEvalTensor+0x16>
  return tensor == nullptr ? nullptr
 801377e:	2300      	movs	r3, #0
}
 8013780:	4618      	mov	r0, r3
 8013782:	370c      	adds	r7, #12
 8013784:	46bd      	mov	sp, r7
 8013786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801378a:	4770      	bx	lr

0801378c <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps>:


// Fixed-point per-channel-quantization convolution reference kernel.
// 16-bit data and 8-bit filter
template <typename AccumScalar>
inline void ConvPerChannel(
 801378c:	b590      	push	{r4, r7, lr}
 801378e:	b0ad      	sub	sp, #180	@ 0xb4
 8013790:	af02      	add	r7, sp, #8
 8013792:	60f8      	str	r0, [r7, #12]
 8013794:	60b9      	str	r1, [r7, #8]
 8013796:	607a      	str	r2, [r7, #4]
 8013798:	603b      	str	r3, [r7, #0]
    const int16_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const AccumScalar* bias_data, const RuntimeShape& output_shape,
    int16_t* output_data) {
  // Get parameters.
  const int stride_width = params.stride_width;
 801379a:	68fb      	ldr	r3, [r7, #12]
 801379c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80137a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  const int stride_height = params.stride_height;
 80137a4:	68fb      	ldr	r3, [r7, #12]
 80137a6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80137aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  const int dilation_width_factor = params.dilation_width_factor;
 80137ae:	68fb      	ldr	r3, [r7, #12]
 80137b0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80137b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  const int dilation_height_factor = params.dilation_height_factor;
 80137b6:	68fb      	ldr	r3, [r7, #12]
 80137b8:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80137bc:	67bb      	str	r3, [r7, #120]	@ 0x78
  const int pad_width = params.padding_values.width;
 80137be:	68fb      	ldr	r3, [r7, #12]
 80137c0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80137c4:	677b      	str	r3, [r7, #116]	@ 0x74
  const int pad_height = params.padding_values.height;
 80137c6:	68fb      	ldr	r3, [r7, #12]
 80137c8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80137cc:	673b      	str	r3, [r7, #112]	@ 0x70

  // Set min and max value of the output.
  const int32_t output_activation_min = params.quantized_activation_min;
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80137d2:	61fb      	str	r3, [r7, #28]
  const int32_t output_activation_max = params.quantized_activation_max;
 80137d4:	68fb      	ldr	r3, [r7, #12]
 80137d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137d8:	61bb      	str	r3, [r7, #24]

  // Consistency check.
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 80137da:	69fa      	ldr	r2, [r7, #28]
 80137dc:	69bb      	ldr	r3, [r7, #24]
 80137de:	429a      	cmp	r2, r3
 80137e0:	dd01      	ble.n	80137e6 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x5a>
 80137e2:	f008 fb5f 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 80137e6:	6838      	ldr	r0, [r7, #0]
 80137e8:	f7f9 f9dd 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 80137ec:	4603      	mov	r3, r0
 80137ee:	2b04      	cmp	r3, #4
 80137f0:	d001      	beq.n	80137f6 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x6a>
 80137f2:	f008 fb57 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 80137f6:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 80137fa:	f7f9 f9d4 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 80137fe:	4603      	mov	r3, r0
 8013800:	2b04      	cmp	r3, #4
 8013802:	d001      	beq.n	8013808 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x7c>
 8013804:	f008 fb4e 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 8013808:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 801380c:	f7f9 f9cb 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8013810:	4603      	mov	r3, r0
 8013812:	2b04      	cmp	r3, #4
 8013814:	d001      	beq.n	801381a <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x8e>
 8013816:	f008 fb45 	bl	801bea4 <abort>
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
 801381a:	2300      	movs	r3, #0
 801381c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8013820:	2100      	movs	r1, #0
 8013822:	6838      	ldr	r0, [r7, #0]
 8013824:	f7ff f84a 	bl	80128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8013828:	66f8      	str	r0, [r7, #108]	@ 0x6c
  const int input_depth = input_shape.Dims(3);
 801382a:	2103      	movs	r1, #3
 801382c:	6838      	ldr	r0, [r7, #0]
 801382e:	f7f9 f9c6 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8013832:	66b8      	str	r0, [r7, #104]	@ 0x68
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
 8013834:	2303      	movs	r3, #3
 8013836:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 801383a:	2100      	movs	r1, #0
 801383c:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8013840:	f7ff f83c 	bl	80128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8013844:	6678      	str	r0, [r7, #100]	@ 0x64
  if (bias_data) {
 8013846:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801384a:	2b00      	cmp	r3, #0
 801384c:	d009      	beq.n	8013862 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0xd6>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 801384e:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 8013852:	f7fe fe12 	bl	801247a <_ZNK6tflite12RuntimeShape8FlatSizeEv>
 8013856:	4602      	mov	r2, r0
 8013858:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801385a:	4293      	cmp	r3, r2
 801385c:	d001      	beq.n	8013862 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0xd6>
 801385e:	f008 fb21 	bl	801bea4 <abort>
  }

  // Check dimensions of the tensors.
  const int input_height = input_shape.Dims(1);
 8013862:	2101      	movs	r1, #1
 8013864:	6838      	ldr	r0, [r7, #0]
 8013866:	f7f9 f9aa 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 801386a:	6638      	str	r0, [r7, #96]	@ 0x60
  const int input_width = input_shape.Dims(2);
 801386c:	2102      	movs	r1, #2
 801386e:	6838      	ldr	r0, [r7, #0]
 8013870:	f7f9 f9a5 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8013874:	65f8      	str	r0, [r7, #92]	@ 0x5c
  const int filter_height = filter_shape.Dims(1);
 8013876:	2101      	movs	r1, #1
 8013878:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 801387c:	f7f9 f99f 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8013880:	65b8      	str	r0, [r7, #88]	@ 0x58
  const int filter_width = filter_shape.Dims(2);
 8013882:	2102      	movs	r1, #2
 8013884:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8013888:	f7f9 f999 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 801388c:	6578      	str	r0, [r7, #84]	@ 0x54
  const int filter_input_depth = filter_shape.Dims(3);
 801388e:	2103      	movs	r1, #3
 8013890:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8013894:	f7f9 f993 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8013898:	6538      	str	r0, [r7, #80]	@ 0x50
  const int groups = input_depth / filter_input_depth;
 801389a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801389c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801389e:	fb92 f3f3 	sdiv	r3, r2, r3
 80138a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  TFLITE_DCHECK_EQ(input_depth % filter_input_depth, 0);
 80138a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80138a6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80138a8:	fb93 f2f2 	sdiv	r2, r3, r2
 80138ac:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80138ae:	fb01 f202 	mul.w	r2, r1, r2
 80138b2:	1a9b      	subs	r3, r3, r2
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	d001      	beq.n	80138bc <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x130>
 80138b8:	f008 faf4 	bl	801bea4 <abort>
  const int filters_per_group = output_depth / groups;
 80138bc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80138be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138c0:	fb92 f3f3 	sdiv	r3, r2, r3
 80138c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  const int output_height = output_shape.Dims(1);
 80138c6:	2101      	movs	r1, #1
 80138c8:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 80138cc:	f7f9 f977 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 80138d0:	6478      	str	r0, [r7, #68]	@ 0x44
  const int output_width = output_shape.Dims(2);
 80138d2:	2102      	movs	r1, #2
 80138d4:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 80138d8:	f7f9 f971 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 80138dc:	6438      	str	r0, [r7, #64]	@ 0x40
  for (int batch = 0; batch < batches; ++batch) {
 80138de:	2300      	movs	r3, #0
 80138e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80138e4:	e126      	b.n	8013b34 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x3a8>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 80138e6:	2300      	movs	r3, #0
 80138e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80138ec:	e117      	b.n	8013b1e <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x392>
      const int in_y_origin = (out_y * stride_height) - pad_height;
 80138ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80138f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80138f6:	fb03 f202 	mul.w	r2, r3, r2
 80138fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80138fc:	1ad3      	subs	r3, r2, r3
 80138fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8013900:	2300      	movs	r3, #0
 8013902:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8013906:	e0ff      	b.n	8013b08 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x37c>
        const int in_x_origin = (out_x * stride_width) - pad_width;
 8013908:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801390c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013910:	fb03 f202 	mul.w	r2, r3, r2
 8013914:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013916:	1ad3      	subs	r3, r2, r3
 8013918:	63bb      	str	r3, [r7, #56]	@ 0x38
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 801391a:	2300      	movs	r3, #0
 801391c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013920:	e0e7      	b.n	8013af2 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x366>
          auto group = out_channel / filters_per_group;
 8013922:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013926:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013928:	fb92 f3f3 	sdiv	r3, r2, r3
 801392c:	637b      	str	r3, [r7, #52]	@ 0x34
          AccumScalar acc = 0;
 801392e:	2300      	movs	r3, #0
 8013930:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8013934:	2300      	movs	r3, #0
 8013936:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801393a:	e081      	b.n	8013a40 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x2b4>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
 801393c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801393e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8013942:	fb02 f303 	mul.w	r3, r2, r3
 8013946:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013948:	4413      	add	r3, r2
 801394a:	633b      	str	r3, [r7, #48]	@ 0x30
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 801394c:	2300      	movs	r3, #0
 801394e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8013952:	e06b      	b.n	8013a2c <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x2a0>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
 8013954:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013956:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 801395a:	fb02 f303 	mul.w	r3, r2, r3
 801395e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013960:	4413      	add	r3, r2
 8013962:	62fb      	str	r3, [r7, #44]	@ 0x2c

              // Zero padding by omitting the areas outside the image.
              const bool is_point_inside_image =
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 8013964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013966:	2b00      	cmp	r3, #0
 8013968:	db0c      	blt.n	8013984 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1f8>
 801396a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801396c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801396e:	429a      	cmp	r2, r3
 8013970:	da08      	bge.n	8013984 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1f8>
 8013972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013974:	2b00      	cmp	r3, #0
 8013976:	db05      	blt.n	8013984 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1f8>
 8013978:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801397a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801397c:	429a      	cmp	r2, r3
 801397e:	da01      	bge.n	8013984 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1f8>
 8013980:	2301      	movs	r3, #1
 8013982:	e000      	b.n	8013986 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1fa>
 8013984:	2300      	movs	r3, #0
              const bool is_point_inside_image =
 8013986:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                  (in_y < input_height);

              if (!is_point_inside_image) {
 801398a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801398e:	f083 0301 	eor.w	r3, r3, #1
 8013992:	b2db      	uxtb	r3, r3
 8013994:	2b00      	cmp	r3, #0
 8013996:	d143      	bne.n	8013a20 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x294>
                continue;
              }

              for (int in_channel = 0; in_channel < filter_input_depth;
 8013998:	2300      	movs	r3, #0
 801399a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801399e:	e039      	b.n	8013a14 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x288>
                   ++in_channel) {
                int32_t input_val =
                    input_data[Offset(input_shape, batch, in_y, in_x,
                                      in_channel + group * filter_input_depth)];
 80139a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139a2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80139a4:	fb03 f202 	mul.w	r2, r3, r2
                    input_data[Offset(input_shape, batch, in_y, in_x,
 80139a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80139ac:	4413      	add	r3, r2
 80139ae:	9300      	str	r3, [sp, #0]
 80139b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80139b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80139b4:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80139b8:	6838      	ldr	r0, [r7, #0]
 80139ba:	f7fe fe6a 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 80139be:	4603      	mov	r3, r0
                                      in_channel + group * filter_input_depth)];
 80139c0:	005b      	lsls	r3, r3, #1
 80139c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80139c6:	4413      	add	r3, r2
 80139c8:	f9b3 3000 	ldrsh.w	r3, [r3]
                int32_t input_val =
 80139cc:	627b      	str	r3, [r7, #36]	@ 0x24
                int32_t filter_val = filter_data[Offset(
 80139ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80139d2:	9300      	str	r3, [sp, #0]
 80139d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80139d8:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80139dc:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 80139e0:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 80139e4:	f7fe fe55 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 80139e8:	4603      	mov	r3, r0
 80139ea:	461a      	mov	r2, r3
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
 80139ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80139f0:	4413      	add	r3, r2
 80139f2:	f993 3000 	ldrsb.w	r3, [r3]
                int32_t filter_val = filter_data[Offset(
 80139f6:	623b      	str	r3, [r7, #32]
                // int64_t += int8_t * int16_t so the highest value we can
                // get from each accumulation is [-127, 127] * ([-32768,
                // 32767] -
                // [-32768, 32767]), which is [-8322945, 8322945].
                // log2(8322945) = 22.99.
                acc += filter_val * input_val;
 80139f8:	6a3b      	ldr	r3, [r7, #32]
 80139fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80139fc:	fb02 f303 	mul.w	r3, r2, r3
 8013a00:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013a04:	4413      	add	r3, r2
 8013a06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
              for (int in_channel = 0; in_channel < filter_input_depth;
 8013a0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013a0e:	3301      	adds	r3, #1
 8013a10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8013a14:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8013a18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013a1a:	429a      	cmp	r2, r3
 8013a1c:	dbc0      	blt.n	80139a0 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x214>
 8013a1e:	e000      	b.n	8013a22 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x296>
                continue;
 8013a20:	bf00      	nop
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8013a22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013a26:	3301      	adds	r3, #1
 8013a28:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8013a2c:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8013a30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013a32:	429a      	cmp	r2, r3
 8013a34:	db8e      	blt.n	8013954 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1c8>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8013a36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013a3a:	3301      	adds	r3, #1
 8013a3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8013a40:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8013a44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013a46:	429a      	cmp	r2, r3
 8013a48:	f6ff af78 	blt.w	801393c <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1b0>
              }
            }
          }
          if (bias_data) {
 8013a4c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8013a50:	2b00      	cmp	r3, #0
 8013a52:	d00b      	beq.n	8013a6c <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x2e0>
            acc += bias_data[out_channel];
 8013a54:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013a58:	009b      	lsls	r3, r3, #2
 8013a5a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8013a5e:	4413      	add	r3, r2
 8013a60:	681b      	ldr	r3, [r3, #0]
 8013a62:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013a66:	4413      	add	r3, r2
 8013a68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
          }
          int32_t scaled_acc = MultiplyByQuantizedMultiplier(
              acc, output_multiplier[out_channel], output_shift[out_channel]);
 8013a6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013a70:	009b      	lsls	r3, r3, #2
 8013a72:	68ba      	ldr	r2, [r7, #8]
 8013a74:	4413      	add	r3, r2
          int32_t scaled_acc = MultiplyByQuantizedMultiplier(
 8013a76:	6819      	ldr	r1, [r3, #0]
              acc, output_multiplier[out_channel], output_shift[out_channel]);
 8013a78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013a7c:	009b      	lsls	r3, r3, #2
 8013a7e:	687a      	ldr	r2, [r7, #4]
 8013a80:	4413      	add	r3, r2
          int32_t scaled_acc = MultiplyByQuantizedMultiplier(
 8013a82:	681b      	ldr	r3, [r3, #0]
 8013a84:	461a      	mov	r2, r3
 8013a86:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8013a8a:	f7f8 fd45 	bl	800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 8013a8e:	4603      	mov	r3, r0
 8013a90:	617b      	str	r3, [r7, #20]
          scaled_acc = std::max(scaled_acc, output_activation_min);
 8013a92:	f107 021c 	add.w	r2, r7, #28
 8013a96:	f107 0314 	add.w	r3, r7, #20
 8013a9a:	4611      	mov	r1, r2
 8013a9c:	4618      	mov	r0, r3
 8013a9e:	f7f9 f950 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 8013aa2:	4603      	mov	r3, r0
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	617b      	str	r3, [r7, #20]
          scaled_acc = std::min(scaled_acc, output_activation_max);
 8013aa8:	f107 0218 	add.w	r2, r7, #24
 8013aac:	f107 0314 	add.w	r3, r7, #20
 8013ab0:	4611      	mov	r1, r2
 8013ab2:	4618      	mov	r0, r3
 8013ab4:	f7f9 f959 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8013ab8:	4603      	mov	r3, r0
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	617b      	str	r3, [r7, #20]
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
 8013abe:	697c      	ldr	r4, [r7, #20]
 8013ac0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013ac4:	9300      	str	r3, [sp, #0]
 8013ac6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013aca:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8013ace:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8013ad2:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8013ad6:	f7fe fddc 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8013ada:	4603      	mov	r3, r0
 8013adc:	005b      	lsls	r3, r3, #1
 8013ade:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8013ae2:	4413      	add	r3, r2
 8013ae4:	b222      	sxth	r2, r4
 8013ae6:	801a      	strh	r2, [r3, #0]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 8013ae8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013aec:	3301      	adds	r3, #1
 8013aee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013af2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013af6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013af8:	429a      	cmp	r2, r3
 8013afa:	f6ff af12 	blt.w	8013922 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x196>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8013afe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013b02:	3301      	adds	r3, #1
 8013b04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8013b08:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8013b0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013b0e:	429a      	cmp	r2, r3
 8013b10:	f6ff aefa 	blt.w	8013908 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x17c>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8013b14:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013b18:	3301      	adds	r3, #1
 8013b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8013b1e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8013b22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013b24:	429a      	cmp	r2, r3
 8013b26:	f6ff aee2 	blt.w	80138ee <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x162>
  for (int batch = 0; batch < batches; ++batch) {
 8013b2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8013b2e:	3301      	adds	r3, #1
 8013b30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8013b34:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8013b38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013b3a:	429a      	cmp	r2, r3
 8013b3c:	f6ff aed3 	blt.w	80138e6 <_ZN6tflite21reference_integer_ops14ConvPerChannelIlEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x15a>
              static_cast<int16_t>(scaled_acc);
        }
      }
    }
  }
}
 8013b40:	bf00      	nop
 8013b42:	bf00      	nop
 8013b44:	37ac      	adds	r7, #172	@ 0xac
 8013b46:	46bd      	mov	sp, r7
 8013b48:	bd90      	pop	{r4, r7, pc}

08013b4a <_ZN6tflite5micro21GetOptionalTensorDataIxEEPKT_PK16TfLiteEvalTensor>:
const T* GetOptionalTensorData(const TfLiteEvalTensor* tensor) {
 8013b4a:	b480      	push	{r7}
 8013b4c:	b083      	sub	sp, #12
 8013b4e:	af00      	add	r7, sp, #0
 8013b50:	6078      	str	r0, [r7, #4]
  return tensor == nullptr ? nullptr
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d002      	beq.n	8013b5e <_ZN6tflite5micro21GetOptionalTensorDataIxEEPKT_PK16TfLiteEvalTensor+0x14>
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	681b      	ldr	r3, [r3, #0]
                           : reinterpret_cast<const T*>(tensor->data.raw);
 8013b5c:	e000      	b.n	8013b60 <_ZN6tflite5micro21GetOptionalTensorDataIxEEPKT_PK16TfLiteEvalTensor+0x16>
  return tensor == nullptr ? nullptr
 8013b5e:	2300      	movs	r3, #0
}
 8013b60:	4618      	mov	r0, r3
 8013b62:	370c      	adds	r7, #12
 8013b64:	46bd      	mov	sp, r7
 8013b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b6a:	4770      	bx	lr

08013b6c <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps>:
inline void ConvPerChannel(
 8013b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b70:	b0ad      	sub	sp, #180	@ 0xb4
 8013b72:	af02      	add	r7, sp, #8
 8013b74:	60f8      	str	r0, [r7, #12]
 8013b76:	60b9      	str	r1, [r7, #8]
 8013b78:	607a      	str	r2, [r7, #4]
 8013b7a:	603b      	str	r3, [r7, #0]
  const int stride_width = params.stride_width;
 8013b7c:	68fb      	ldr	r3, [r7, #12]
 8013b7e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8013b82:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  const int stride_height = params.stride_height;
 8013b86:	68fb      	ldr	r3, [r7, #12]
 8013b88:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8013b8c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  const int dilation_width_factor = params.dilation_width_factor;
 8013b8e:	68fb      	ldr	r3, [r7, #12]
 8013b90:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8013b94:	67bb      	str	r3, [r7, #120]	@ 0x78
  const int dilation_height_factor = params.dilation_height_factor;
 8013b96:	68fb      	ldr	r3, [r7, #12]
 8013b98:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8013b9c:	677b      	str	r3, [r7, #116]	@ 0x74
  const int pad_width = params.padding_values.width;
 8013b9e:	68fb      	ldr	r3, [r7, #12]
 8013ba0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8013ba4:	673b      	str	r3, [r7, #112]	@ 0x70
  const int pad_height = params.padding_values.height;
 8013ba6:	68fb      	ldr	r3, [r7, #12]
 8013ba8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8013bac:	66fb      	str	r3, [r7, #108]	@ 0x6c
  const int32_t output_activation_min = params.quantized_activation_min;
 8013bae:	68fb      	ldr	r3, [r7, #12]
 8013bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013bb2:	61bb      	str	r3, [r7, #24]
  const int32_t output_activation_max = params.quantized_activation_max;
 8013bb4:	68fb      	ldr	r3, [r7, #12]
 8013bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013bb8:	617b      	str	r3, [r7, #20]
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 8013bba:	69ba      	ldr	r2, [r7, #24]
 8013bbc:	697b      	ldr	r3, [r7, #20]
 8013bbe:	429a      	cmp	r2, r3
 8013bc0:	dd01      	ble.n	8013bc6 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x5a>
 8013bc2:	f008 f96f 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 8013bc6:	6838      	ldr	r0, [r7, #0]
 8013bc8:	f7f8 ffed 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8013bcc:	4603      	mov	r3, r0
 8013bce:	2b04      	cmp	r3, #4
 8013bd0:	d001      	beq.n	8013bd6 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x6a>
 8013bd2:	f008 f967 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 8013bd6:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8013bda:	f7f8 ffe4 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8013bde:	4603      	mov	r3, r0
 8013be0:	2b04      	cmp	r3, #4
 8013be2:	d001      	beq.n	8013be8 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x7c>
 8013be4:	f008 f95e 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 8013be8:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 8013bec:	f7f8 ffdb 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8013bf0:	4603      	mov	r3, r0
 8013bf2:	2b04      	cmp	r3, #4
 8013bf4:	d001      	beq.n	8013bfa <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x8e>
 8013bf6:	f008 f955 	bl	801bea4 <abort>
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
 8013bfa:	2300      	movs	r3, #0
 8013bfc:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8013c00:	2100      	movs	r1, #0
 8013c02:	6838      	ldr	r0, [r7, #0]
 8013c04:	f7fe fe5a 	bl	80128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8013c08:	66b8      	str	r0, [r7, #104]	@ 0x68
  const int input_depth = input_shape.Dims(3);
 8013c0a:	2103      	movs	r1, #3
 8013c0c:	6838      	ldr	r0, [r7, #0]
 8013c0e:	f7f8 ffd6 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8013c12:	6678      	str	r0, [r7, #100]	@ 0x64
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
 8013c14:	2303      	movs	r3, #3
 8013c16:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8013c1a:	2100      	movs	r1, #0
 8013c1c:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8013c20:	f7fe fe4c 	bl	80128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8013c24:	6638      	str	r0, [r7, #96]	@ 0x60
  if (bias_data) {
 8013c26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d009      	beq.n	8013c42 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0xd6>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 8013c2e:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8013c32:	f7fe fc22 	bl	801247a <_ZNK6tflite12RuntimeShape8FlatSizeEv>
 8013c36:	4602      	mov	r2, r0
 8013c38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013c3a:	4293      	cmp	r3, r2
 8013c3c:	d001      	beq.n	8013c42 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0xd6>
 8013c3e:	f008 f931 	bl	801bea4 <abort>
  const int input_height = input_shape.Dims(1);
 8013c42:	2101      	movs	r1, #1
 8013c44:	6838      	ldr	r0, [r7, #0]
 8013c46:	f7f8 ffba 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8013c4a:	65f8      	str	r0, [r7, #92]	@ 0x5c
  const int input_width = input_shape.Dims(2);
 8013c4c:	2102      	movs	r1, #2
 8013c4e:	6838      	ldr	r0, [r7, #0]
 8013c50:	f7f8 ffb5 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8013c54:	65b8      	str	r0, [r7, #88]	@ 0x58
  const int filter_height = filter_shape.Dims(1);
 8013c56:	2101      	movs	r1, #1
 8013c58:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8013c5c:	f7f8 ffaf 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8013c60:	6578      	str	r0, [r7, #84]	@ 0x54
  const int filter_width = filter_shape.Dims(2);
 8013c62:	2102      	movs	r1, #2
 8013c64:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8013c68:	f7f8 ffa9 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8013c6c:	6538      	str	r0, [r7, #80]	@ 0x50
  const int filter_input_depth = filter_shape.Dims(3);
 8013c6e:	2103      	movs	r1, #3
 8013c70:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8013c74:	f7f8 ffa3 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8013c78:	64f8      	str	r0, [r7, #76]	@ 0x4c
  const int groups = input_depth / filter_input_depth;
 8013c7a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013c7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013c7e:	fb92 f3f3 	sdiv	r3, r2, r3
 8013c82:	64bb      	str	r3, [r7, #72]	@ 0x48
  TFLITE_DCHECK_EQ(input_depth % filter_input_depth, 0);
 8013c84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013c86:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013c88:	fb93 f2f2 	sdiv	r2, r3, r2
 8013c8c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8013c8e:	fb01 f202 	mul.w	r2, r1, r2
 8013c92:	1a9b      	subs	r3, r3, r2
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d001      	beq.n	8013c9c <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x130>
 8013c98:	f008 f904 	bl	801bea4 <abort>
  const int filters_per_group = output_depth / groups;
 8013c9c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8013c9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013ca0:	fb92 f3f3 	sdiv	r3, r2, r3
 8013ca4:	647b      	str	r3, [r7, #68]	@ 0x44
  const int output_height = output_shape.Dims(1);
 8013ca6:	2101      	movs	r1, #1
 8013ca8:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 8013cac:	f7f8 ff87 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8013cb0:	6438      	str	r0, [r7, #64]	@ 0x40
  const int output_width = output_shape.Dims(2);
 8013cb2:	2102      	movs	r1, #2
 8013cb4:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 8013cb8:	f7f8 ff81 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8013cbc:	63f8      	str	r0, [r7, #60]	@ 0x3c
  for (int batch = 0; batch < batches; ++batch) {
 8013cbe:	2300      	movs	r3, #0
 8013cc0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8013cc4:	e132      	b.n	8013f2c <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x3c0>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8013cc6:	2300      	movs	r3, #0
 8013cc8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8013ccc:	e123      	b.n	8013f16 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x3aa>
      const int in_y_origin = (out_y * stride_height) - pad_height;
 8013cce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013cd2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8013cd4:	fb03 f202 	mul.w	r2, r3, r2
 8013cd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013cda:	1ad3      	subs	r3, r2, r3
 8013cdc:	63bb      	str	r3, [r7, #56]	@ 0x38
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8013cde:	2300      	movs	r3, #0
 8013ce0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8013ce4:	e10c      	b.n	8013f00 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x394>
        const int in_x_origin = (out_x * stride_width) - pad_width;
 8013ce6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013cea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013cee:	fb03 f202 	mul.w	r2, r3, r2
 8013cf2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013cf4:	1ad3      	subs	r3, r2, r3
 8013cf6:	637b      	str	r3, [r7, #52]	@ 0x34
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 8013cf8:	2300      	movs	r3, #0
 8013cfa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013cfe:	e0f4      	b.n	8013eea <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x37e>
          auto group = out_channel / filters_per_group;
 8013d00:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013d04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013d06:	fb92 f3f3 	sdiv	r3, r2, r3
 8013d0a:	633b      	str	r3, [r7, #48]	@ 0x30
          AccumScalar acc = 0;
 8013d0c:	f04f 0200 	mov.w	r2, #0
 8013d10:	f04f 0300 	mov.w	r3, #0
 8013d14:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8013d18:	2300      	movs	r3, #0
 8013d1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8013d1e:	e087      	b.n	8013e30 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x2c4>
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
 8013d20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013d22:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8013d26:	fb02 f303 	mul.w	r3, r2, r3
 8013d2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013d2c:	4413      	add	r3, r2
 8013d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8013d30:	2300      	movs	r3, #0
 8013d32:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8013d36:	e071      	b.n	8013e1c <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x2b0>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;
 8013d38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013d3a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8013d3e:	fb02 f303 	mul.w	r3, r2, r3
 8013d42:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013d44:	4413      	add	r3, r2
 8013d46:	62bb      	str	r3, [r7, #40]	@ 0x28
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 8013d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	db0c      	blt.n	8013d68 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1fc>
 8013d4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013d50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013d52:	429a      	cmp	r2, r3
 8013d54:	da08      	bge.n	8013d68 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1fc>
 8013d56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	db05      	blt.n	8013d68 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1fc>
 8013d5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013d5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013d60:	429a      	cmp	r2, r3
 8013d62:	da01      	bge.n	8013d68 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1fc>
 8013d64:	2301      	movs	r3, #1
 8013d66:	e000      	b.n	8013d6a <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1fe>
 8013d68:	2300      	movs	r3, #0
              const bool is_point_inside_image =
 8013d6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
              if (!is_point_inside_image) {
 8013d6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013d72:	f083 0301 	eor.w	r3, r3, #1
 8013d76:	b2db      	uxtb	r3, r3
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d149      	bne.n	8013e10 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x2a4>
              for (int in_channel = 0; in_channel < filter_input_depth;
 8013d7c:	2300      	movs	r3, #0
 8013d7e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013d82:	e03f      	b.n	8013e04 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x298>
                                      in_channel + group * filter_input_depth)];
 8013d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d86:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013d88:	fb03 f202 	mul.w	r2, r3, r2
                    input_data[Offset(input_shape, batch, in_y, in_x,
 8013d8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013d90:	4413      	add	r3, r2
 8013d92:	9300      	str	r3, [sp, #0]
 8013d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013d98:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8013d9c:	6838      	ldr	r0, [r7, #0]
 8013d9e:	f7fe fc78 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8013da2:	4603      	mov	r3, r0
                                      in_channel + group * filter_input_depth)];
 8013da4:	005b      	lsls	r3, r3, #1
 8013da6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8013daa:	4413      	add	r3, r2
 8013dac:	f9b3 3000 	ldrsh.w	r3, [r3]
                int32_t input_val =
 8013db0:	623b      	str	r3, [r7, #32]
                int32_t filter_val = filter_data[Offset(
 8013db2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013db6:	9300      	str	r3, [sp, #0]
 8013db8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013dbc:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8013dc0:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8013dc4:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8013dc8:	f7fe fc63 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8013dcc:	4603      	mov	r3, r0
 8013dce:	461a      	mov	r2, r3
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
 8013dd0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8013dd4:	4413      	add	r3, r2
 8013dd6:	f993 3000 	ldrsb.w	r3, [r3]
                int32_t filter_val = filter_data[Offset(
 8013dda:	61fb      	str	r3, [r7, #28]
                acc += filter_val * input_val;
 8013ddc:	69fb      	ldr	r3, [r7, #28]
 8013dde:	6a3a      	ldr	r2, [r7, #32]
 8013de0:	fb02 f303 	mul.w	r3, r2, r3
 8013de4:	17da      	asrs	r2, r3, #31
 8013de6:	461c      	mov	r4, r3
 8013de8:	4615      	mov	r5, r2
 8013dea:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8013dee:	eb12 0804 	adds.w	r8, r2, r4
 8013df2:	eb43 0905 	adc.w	r9, r3, r5
 8013df6:	e9c7 8924 	strd	r8, r9, [r7, #144]	@ 0x90
              for (int in_channel = 0; in_channel < filter_input_depth;
 8013dfa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013dfe:	3301      	adds	r3, #1
 8013e00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013e04:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013e08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013e0a:	429a      	cmp	r2, r3
 8013e0c:	dbba      	blt.n	8013d84 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x218>
 8013e0e:	e000      	b.n	8013e12 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x2a6>
                continue;
 8013e10:	bf00      	nop
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8013e12:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013e16:	3301      	adds	r3, #1
 8013e18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8013e1c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8013e20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013e22:	429a      	cmp	r2, r3
 8013e24:	db88      	blt.n	8013d38 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1cc>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8013e26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013e2a:	3301      	adds	r3, #1
 8013e2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8013e30:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8013e34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013e36:	429a      	cmp	r2, r3
 8013e38:	f6ff af72 	blt.w	8013d20 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x1b4>
          if (bias_data) {
 8013e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	d00f      	beq.n	8013e64 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x2f8>
            acc += bias_data[out_channel];
 8013e44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013e48:	00db      	lsls	r3, r3, #3
 8013e4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8013e4e:	4413      	add	r3, r2
 8013e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e54:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8013e58:	eb10 0a02 	adds.w	sl, r0, r2
 8013e5c:	eb41 0b03 	adc.w	fp, r1, r3
 8013e60:	e9c7 ab24 	strd	sl, fp, [r7, #144]	@ 0x90
              acc, output_multiplier[out_channel], output_shift[out_channel]);
 8013e64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013e68:	009b      	lsls	r3, r3, #2
 8013e6a:	68ba      	ldr	r2, [r7, #8]
 8013e6c:	4413      	add	r3, r2
          int32_t scaled_acc = MultiplyByQuantizedMultiplier(
 8013e6e:	6819      	ldr	r1, [r3, #0]
              acc, output_multiplier[out_channel], output_shift[out_channel]);
 8013e70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013e74:	009b      	lsls	r3, r3, #2
 8013e76:	687a      	ldr	r2, [r7, #4]
 8013e78:	4413      	add	r3, r2
          int32_t scaled_acc = MultiplyByQuantizedMultiplier(
 8013e7a:	681b      	ldr	r3, [r3, #0]
 8013e7c:	460a      	mov	r2, r1
 8013e7e:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8013e82:	f7f8 fb6b 	bl	800c55c <_ZN6tflite29MultiplyByQuantizedMultiplierExli>
 8013e86:	4603      	mov	r3, r0
 8013e88:	613b      	str	r3, [r7, #16]
          scaled_acc = std::max(scaled_acc, output_activation_min);
 8013e8a:	f107 0218 	add.w	r2, r7, #24
 8013e8e:	f107 0310 	add.w	r3, r7, #16
 8013e92:	4611      	mov	r1, r2
 8013e94:	4618      	mov	r0, r3
 8013e96:	f7f8 ff54 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 8013e9a:	4603      	mov	r3, r0
 8013e9c:	681b      	ldr	r3, [r3, #0]
 8013e9e:	613b      	str	r3, [r7, #16]
          scaled_acc = std::min(scaled_acc, output_activation_max);
 8013ea0:	f107 0214 	add.w	r2, r7, #20
 8013ea4:	f107 0310 	add.w	r3, r7, #16
 8013ea8:	4611      	mov	r1, r2
 8013eaa:	4618      	mov	r0, r3
 8013eac:	f7f8 ff5d 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8013eb0:	4603      	mov	r3, r0
 8013eb2:	681b      	ldr	r3, [r3, #0]
 8013eb4:	613b      	str	r3, [r7, #16]
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
 8013eb6:	693e      	ldr	r6, [r7, #16]
 8013eb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013ebc:	9300      	str	r3, [sp, #0]
 8013ebe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013ec2:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8013ec6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8013eca:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 8013ece:	f7fe fbe0 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8013ed2:	4603      	mov	r3, r0
 8013ed4:	005b      	lsls	r3, r3, #1
 8013ed6:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8013eda:	4413      	add	r3, r2
 8013edc:	b232      	sxth	r2, r6
 8013ede:	801a      	strh	r2, [r3, #0]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 8013ee0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013ee4:	3301      	adds	r3, #1
 8013ee6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013eea:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013eee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013ef0:	429a      	cmp	r2, r3
 8013ef2:	f6ff af05 	blt.w	8013d00 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x194>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8013ef6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013efa:	3301      	adds	r3, #1
 8013efc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8013f00:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8013f04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013f06:	429a      	cmp	r2, r3
 8013f08:	f6ff aeed 	blt.w	8013ce6 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x17a>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8013f0c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013f10:	3301      	adds	r3, #1
 8013f12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8013f16:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8013f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013f1c:	429a      	cmp	r2, r3
 8013f1e:	f6ff aed6 	blt.w	8013cce <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x162>
  for (int batch = 0; batch < batches; ++batch) {
 8013f22:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8013f26:	3301      	adds	r3, #1
 8013f28:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8013f2c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8013f30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013f32:	429a      	cmp	r2, r3
 8013f34:	f6ff aec7 	blt.w	8013cc6 <_ZN6tflite21reference_integer_ops14ConvPerChannelIxEEvRKNS_10ConvParamsEPKlS6_RKNS_12RuntimeShapeEPKsS9_PKaS9_PKT_S9_Ps+0x15a>
}
 8013f38:	bf00      	nop
 8013f3a:	bf00      	nop
 8013f3c:	37ac      	adds	r7, #172	@ 0xac
 8013f3e:	46bd      	mov	sp, r7
 8013f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013f44 <_ZN6tflite24ComputePaddingWithOffsetEiiiiiPi>:

// It's not guaranteed that padding is symmetric. It's important to keep
// offset for algorithms need all paddings.
inline int ComputePaddingWithOffset(int stride, int dilation_rate, int in_size,
                                    int filter_size, int out_size,
                                    int* offset) {
 8013f44:	b480      	push	{r7}
 8013f46:	b087      	sub	sp, #28
 8013f48:	af00      	add	r7, sp, #0
 8013f4a:	60f8      	str	r0, [r7, #12]
 8013f4c:	60b9      	str	r1, [r7, #8]
 8013f4e:	607a      	str	r2, [r7, #4]
 8013f50:	603b      	str	r3, [r7, #0]
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
 8013f52:	683b      	ldr	r3, [r7, #0]
 8013f54:	3b01      	subs	r3, #1
 8013f56:	68ba      	ldr	r2, [r7, #8]
 8013f58:	fb02 f303 	mul.w	r3, r2, r3
 8013f5c:	3301      	adds	r3, #1
 8013f5e:	617b      	str	r3, [r7, #20]
  int total_padding =
      ((out_size - 1) * stride + effective_filter_size - in_size);
 8013f60:	6a3b      	ldr	r3, [r7, #32]
 8013f62:	3b01      	subs	r3, #1
 8013f64:	68fa      	ldr	r2, [r7, #12]
 8013f66:	fb03 f202 	mul.w	r2, r3, r2
 8013f6a:	697b      	ldr	r3, [r7, #20]
 8013f6c:	441a      	add	r2, r3
  int total_padding =
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	1ad3      	subs	r3, r2, r3
 8013f72:	613b      	str	r3, [r7, #16]
  total_padding = total_padding > 0 ? total_padding : 0;
 8013f74:	693b      	ldr	r3, [r7, #16]
 8013f76:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013f7a:	613b      	str	r3, [r7, #16]
  *offset = total_padding % 2;
 8013f7c:	693b      	ldr	r3, [r7, #16]
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	f003 0301 	and.w	r3, r3, #1
 8013f84:	bfb8      	it	lt
 8013f86:	425b      	neglt	r3, r3
 8013f88:	461a      	mov	r2, r3
 8013f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f8c:	601a      	str	r2, [r3, #0]
  return total_padding / 2;
 8013f8e:	693b      	ldr	r3, [r7, #16]
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	da00      	bge.n	8013f96 <_ZN6tflite24ComputePaddingWithOffsetEiiiiiPi+0x52>
 8013f94:	3301      	adds	r3, #1
 8013f96:	105b      	asrs	r3, r3, #1
}
 8013f98:	4618      	mov	r0, r3
 8013f9a:	371c      	adds	r7, #28
 8013f9c:	46bd      	mov	sp, r7
 8013f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fa2:	4770      	bx	lr

08013fa4 <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii>:

// Matching GetWindowedOutputSize in TensorFlow.
inline int ComputeOutSize(TfLitePadding padding, int image_size,
                          int filter_size, int stride, int dilation_rate = 1) {
 8013fa4:	b480      	push	{r7}
 8013fa6:	b087      	sub	sp, #28
 8013fa8:	af00      	add	r7, sp, #0
 8013faa:	60b9      	str	r1, [r7, #8]
 8013fac:	607a      	str	r2, [r7, #4]
 8013fae:	603b      	str	r3, [r7, #0]
 8013fb0:	4603      	mov	r3, r0
 8013fb2:	73fb      	strb	r3, [r7, #15]
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	3b01      	subs	r3, #1
 8013fb8:	6a3a      	ldr	r2, [r7, #32]
 8013fba:	fb02 f303 	mul.w	r3, r2, r3
 8013fbe:	3301      	adds	r3, #1
 8013fc0:	617b      	str	r3, [r7, #20]

  // TODO(b/186448822): This uses 0 since the function has no other way to
  // report error case
  if (stride == 0) return 0;
 8013fc2:	683b      	ldr	r3, [r7, #0]
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	d101      	bne.n	8013fcc <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x28>
 8013fc8:	2300      	movs	r3, #0
 8013fca:	e017      	b.n	8013ffc <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x58>

  switch (padding) {
 8013fcc:	7bfb      	ldrb	r3, [r7, #15]
 8013fce:	2b01      	cmp	r3, #1
 8013fd0:	d002      	beq.n	8013fd8 <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x34>
 8013fd2:	2b02      	cmp	r3, #2
 8013fd4:	d008      	beq.n	8013fe8 <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x44>
 8013fd6:	e010      	b.n	8013ffa <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x56>
    case kTfLitePaddingSame:
      return (image_size + stride - 1) / stride;
 8013fd8:	68ba      	ldr	r2, [r7, #8]
 8013fda:	683b      	ldr	r3, [r7, #0]
 8013fdc:	4413      	add	r3, r2
 8013fde:	1e5a      	subs	r2, r3, #1
 8013fe0:	683b      	ldr	r3, [r7, #0]
 8013fe2:	fb92 f3f3 	sdiv	r3, r2, r3
 8013fe6:	e009      	b.n	8013ffc <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x58>
    case kTfLitePaddingValid:
      return (image_size + stride - effective_filter_size) / stride;
 8013fe8:	68ba      	ldr	r2, [r7, #8]
 8013fea:	683b      	ldr	r3, [r7, #0]
 8013fec:	441a      	add	r2, r3
 8013fee:	697b      	ldr	r3, [r7, #20]
 8013ff0:	1ad2      	subs	r2, r2, r3
 8013ff2:	683b      	ldr	r3, [r7, #0]
 8013ff4:	fb92 f3f3 	sdiv	r3, r2, r3
 8013ff8:	e000      	b.n	8013ffc <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x58>
    default:
      return 0;
 8013ffa:	2300      	movs	r3, #0
  }
}
 8013ffc:	4618      	mov	r0, r3
 8013ffe:	371c      	adds	r7, #28
 8014000:	46bd      	mov	sp, r7
 8014002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014006:	4770      	bx	lr

08014008 <_ZN6tflite25ComputePaddingHeightWidthEiiiiiiii13TfLitePaddingPiS1_>:

inline TfLitePaddingValues ComputePaddingHeightWidth(
    int stride_height, int stride_width, int dilation_rate_height,
    int dilation_rate_width, int in_height, int in_width, int filter_height,
    int filter_width, TfLitePadding padding, int* out_height, int* out_width) {
 8014008:	b580      	push	{r7, lr}
 801400a:	b088      	sub	sp, #32
 801400c:	af02      	add	r7, sp, #8
 801400e:	60f8      	str	r0, [r7, #12]
 8014010:	60b9      	str	r1, [r7, #8]
 8014012:	607a      	str	r2, [r7, #4]
 8014014:	603b      	str	r3, [r7, #0]
  *out_width = ComputeOutSize(padding, in_width, filter_width, stride_width,
 8014016:	f897 0034 	ldrb.w	r0, [r7, #52]	@ 0x34
 801401a:	6a3b      	ldr	r3, [r7, #32]
 801401c:	9300      	str	r3, [sp, #0]
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014022:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014024:	f7ff ffbe 	bl	8013fa4 <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii>
 8014028:	4602      	mov	r2, r0
 801402a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801402c:	601a      	str	r2, [r3, #0]
                              dilation_rate_width);
  *out_height = ComputeOutSize(padding, in_height, filter_height, stride_height,
 801402e:	f897 0034 	ldrb.w	r0, [r7, #52]	@ 0x34
 8014032:	683b      	ldr	r3, [r7, #0]
 8014034:	9300      	str	r3, [sp, #0]
 8014036:	68bb      	ldr	r3, [r7, #8]
 8014038:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801403a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801403c:	f7ff ffb2 	bl	8013fa4 <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii>
 8014040:	4602      	mov	r2, r0
 8014042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014044:	601a      	str	r2, [r3, #0]
                               dilation_rate_height);

  TfLitePaddingValues padding_values;
  int offset = 0;
 8014046:	2300      	movs	r3, #0
 8014048:	617b      	str	r3, [r7, #20]
  padding_values.height =
      ComputePaddingWithOffset(stride_height, dilation_rate_height, in_height,
 801404a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801404c:	681b      	ldr	r3, [r3, #0]
 801404e:	f107 0214 	add.w	r2, r7, #20
 8014052:	9201      	str	r2, [sp, #4]
 8014054:	9300      	str	r3, [sp, #0]
 8014056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014058:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801405a:	6839      	ldr	r1, [r7, #0]
 801405c:	68b8      	ldr	r0, [r7, #8]
 801405e:	f7ff ff71 	bl	8013f44 <_ZN6tflite24ComputePaddingWithOffsetEiiiiiPi>
 8014062:	4602      	mov	r2, r0
  padding_values.height =
 8014064:	68fb      	ldr	r3, [r7, #12]
 8014066:	605a      	str	r2, [r3, #4]
                               filter_height, *out_height, &offset);
  padding_values.height_offset = offset;
 8014068:	697a      	ldr	r2, [r7, #20]
 801406a:	68fb      	ldr	r3, [r7, #12]
 801406c:	60da      	str	r2, [r3, #12]
  padding_values.width =
      ComputePaddingWithOffset(stride_width, dilation_rate_width, in_width,
 801406e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014070:	681b      	ldr	r3, [r3, #0]
 8014072:	f107 0214 	add.w	r2, r7, #20
 8014076:	9201      	str	r2, [sp, #4]
 8014078:	9300      	str	r3, [sp, #0]
 801407a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801407c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801407e:	6a39      	ldr	r1, [r7, #32]
 8014080:	6878      	ldr	r0, [r7, #4]
 8014082:	f7ff ff5f 	bl	8013f44 <_ZN6tflite24ComputePaddingWithOffsetEiiiiiPi>
 8014086:	4602      	mov	r2, r0
  padding_values.width =
 8014088:	68fb      	ldr	r3, [r7, #12]
 801408a:	601a      	str	r2, [r3, #0]
                               filter_width, *out_width, &offset);
  padding_values.width_offset = offset;
 801408c:	697a      	ldr	r2, [r7, #20]
 801408e:	68fb      	ldr	r3, [r7, #12]
 8014090:	609a      	str	r2, [r3, #8]
  return padding_values;
 8014092:	bf00      	nop
}
 8014094:	68f8      	ldr	r0, [r7, #12]
 8014096:	3718      	adds	r7, #24
 8014098:	46bd      	mov	sp, r7
 801409a:	bd80      	pop	{r7, pc}

0801409c <_ZN6tflite15ConvParamsFloatERK16TfLiteConvParamsRKNS_10OpDataConvE>:
const int kConvQuantizedDimension = 0;

// Returns a ConvParams struct with all the parameters needed for a
// float computation.
ConvParams ConvParamsFloat(const TfLiteConvParams& params,
                           const OpDataConv& data) {
 801409c:	b580      	push	{r7, lr}
 801409e:	b084      	sub	sp, #16
 80140a0:	af00      	add	r7, sp, #0
 80140a2:	60f8      	str	r0, [r7, #12]
 80140a4:	60b9      	str	r1, [r7, #8]
 80140a6:	607a      	str	r2, [r7, #4]
  ConvParams op_params;
  CalculateActivationRange(params.activation, &op_params.float_activation_min,
 80140a8:	68bb      	ldr	r3, [r7, #8]
 80140aa:	7b18      	ldrb	r0, [r3, #12]
 80140ac:	68fb      	ldr	r3, [r7, #12]
 80140ae:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80140b2:	68fb      	ldr	r3, [r7, #12]
 80140b4:	3330      	adds	r3, #48	@ 0x30
 80140b6:	4619      	mov	r1, r3
 80140b8:	f7fe fa5a 	bl	8012570 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
                           &op_params.float_activation_max);
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
 80140bc:	68bb      	ldr	r3, [r7, #8]
 80140be:	781b      	ldrb	r3, [r3, #0]
 80140c0:	4618      	mov	r0, r3
 80140c2:	f002 f83a 	bl	801613a <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
 80140c6:	4603      	mov	r3, r0
 80140c8:	461a      	mov	r2, r3
 80140ca:	68fb      	ldr	r3, [r7, #12]
 80140cc:	701a      	strb	r2, [r3, #0]
  op_params.padding_values.width = data.padding.width;
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	681b      	ldr	r3, [r3, #0]
 80140d2:	b21a      	sxth	r2, r3
 80140d4:	68fb      	ldr	r3, [r7, #12]
 80140d6:	805a      	strh	r2, [r3, #2]
  op_params.padding_values.height = data.padding.height;
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	685b      	ldr	r3, [r3, #4]
 80140dc:	b21a      	sxth	r2, r3
 80140de:	68fb      	ldr	r3, [r7, #12]
 80140e0:	809a      	strh	r2, [r3, #4]
  op_params.stride_width = params.stride_width;
 80140e2:	68bb      	ldr	r3, [r7, #8]
 80140e4:	685b      	ldr	r3, [r3, #4]
 80140e6:	b21a      	sxth	r2, r3
 80140e8:	68fb      	ldr	r3, [r7, #12]
 80140ea:	815a      	strh	r2, [r3, #10]
  op_params.stride_height = params.stride_height;
 80140ec:	68bb      	ldr	r3, [r7, #8]
 80140ee:	689b      	ldr	r3, [r3, #8]
 80140f0:	b21a      	sxth	r2, r3
 80140f2:	68fb      	ldr	r3, [r7, #12]
 80140f4:	819a      	strh	r2, [r3, #12]
  op_params.dilation_width_factor = params.dilation_width_factor;
 80140f6:	68bb      	ldr	r3, [r7, #8]
 80140f8:	691b      	ldr	r3, [r3, #16]
 80140fa:	b21a      	sxth	r2, r3
 80140fc:	68fb      	ldr	r3, [r7, #12]
 80140fe:	81da      	strh	r2, [r3, #14]
  op_params.dilation_height_factor = params.dilation_height_factor;
 8014100:	68bb      	ldr	r3, [r7, #8]
 8014102:	695b      	ldr	r3, [r3, #20]
 8014104:	b21a      	sxth	r2, r3
 8014106:	68fb      	ldr	r3, [r7, #12]
 8014108:	821a      	strh	r2, [r3, #16]
  return op_params;
 801410a:	bf00      	nop
}
 801410c:	68f8      	ldr	r0, [r7, #12]
 801410e:	3710      	adds	r7, #16
 8014110:	46bd      	mov	sp, r7
 8014112:	bd80      	pop	{r7, pc}

08014114 <_ZN6tflite19ConvParamsQuantizedERK16TfLiteConvParamsRKNS_10OpDataConvE>:

// Returns a ConvParams struct with all the parameters needed for a
// quantized computation.
ConvParams ConvParamsQuantized(const TfLiteConvParams& params,
                               const OpDataConv& data) {
 8014114:	b580      	push	{r7, lr}
 8014116:	b084      	sub	sp, #16
 8014118:	af00      	add	r7, sp, #0
 801411a:	60f8      	str	r0, [r7, #12]
 801411c:	60b9      	str	r1, [r7, #8]
 801411e:	607a      	str	r2, [r7, #4]
  ConvParams op_params;
  op_params.input_offset = -data.input_zero_point;
 8014120:	687b      	ldr	r3, [r7, #4]
 8014122:	691b      	ldr	r3, [r3, #16]
 8014124:	425a      	negs	r2, r3
 8014126:	68fb      	ldr	r3, [r7, #12]
 8014128:	615a      	str	r2, [r3, #20]
  op_params.weights_offset = -data.filter_zero_point;
 801412a:	687b      	ldr	r3, [r7, #4]
 801412c:	695b      	ldr	r3, [r3, #20]
 801412e:	425a      	negs	r2, r3
 8014130:	68fb      	ldr	r3, [r7, #12]
 8014132:	619a      	str	r2, [r3, #24]
  op_params.output_offset = data.output_zero_point;
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	699a      	ldr	r2, [r3, #24]
 8014138:	68fb      	ldr	r3, [r7, #12]
 801413a:	61da      	str	r2, [r3, #28]
  op_params.output_multiplier = data.output_multiplier;
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	69da      	ldr	r2, [r3, #28]
 8014140:	68fb      	ldr	r3, [r7, #12]
 8014142:	621a      	str	r2, [r3, #32]
  op_params.output_shift = -data.output_shift;
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	6a1b      	ldr	r3, [r3, #32]
 8014148:	425a      	negs	r2, r3
 801414a:	68fb      	ldr	r3, [r7, #12]
 801414c:	625a      	str	r2, [r3, #36]	@ 0x24
  op_params.padding_type = tflite::micro::RuntimePaddingType(params.padding);
 801414e:	68bb      	ldr	r3, [r7, #8]
 8014150:	781b      	ldrb	r3, [r3, #0]
 8014152:	4618      	mov	r0, r3
 8014154:	f001 fff1 	bl	801613a <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>
 8014158:	4603      	mov	r3, r0
 801415a:	461a      	mov	r2, r3
 801415c:	68fb      	ldr	r3, [r7, #12]
 801415e:	701a      	strb	r2, [r3, #0]
  op_params.padding_values.height = data.padding.height;
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	685b      	ldr	r3, [r3, #4]
 8014164:	b21a      	sxth	r2, r3
 8014166:	68fb      	ldr	r3, [r7, #12]
 8014168:	809a      	strh	r2, [r3, #4]
  op_params.padding_values.width = data.padding.width;
 801416a:	687b      	ldr	r3, [r7, #4]
 801416c:	681b      	ldr	r3, [r3, #0]
 801416e:	b21a      	sxth	r2, r3
 8014170:	68fb      	ldr	r3, [r7, #12]
 8014172:	805a      	strh	r2, [r3, #2]
  op_params.stride_height = params.stride_height;
 8014174:	68bb      	ldr	r3, [r7, #8]
 8014176:	689b      	ldr	r3, [r3, #8]
 8014178:	b21a      	sxth	r2, r3
 801417a:	68fb      	ldr	r3, [r7, #12]
 801417c:	819a      	strh	r2, [r3, #12]
  op_params.stride_width = params.stride_width;
 801417e:	68bb      	ldr	r3, [r7, #8]
 8014180:	685b      	ldr	r3, [r3, #4]
 8014182:	b21a      	sxth	r2, r3
 8014184:	68fb      	ldr	r3, [r7, #12]
 8014186:	815a      	strh	r2, [r3, #10]
  op_params.dilation_height_factor = params.dilation_height_factor;
 8014188:	68bb      	ldr	r3, [r7, #8]
 801418a:	695b      	ldr	r3, [r3, #20]
 801418c:	b21a      	sxth	r2, r3
 801418e:	68fb      	ldr	r3, [r7, #12]
 8014190:	821a      	strh	r2, [r3, #16]
  op_params.dilation_width_factor = params.dilation_width_factor;
 8014192:	68bb      	ldr	r3, [r7, #8]
 8014194:	691b      	ldr	r3, [r3, #16]
 8014196:	b21a      	sxth	r2, r3
 8014198:	68fb      	ldr	r3, [r7, #12]
 801419a:	81da      	strh	r2, [r3, #14]
  op_params.quantized_activation_min = data.output_activation_min;
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80141a0:	68fb      	ldr	r3, [r7, #12]
 80141a2:	629a      	str	r2, [r3, #40]	@ 0x28
  op_params.quantized_activation_max = data.output_activation_max;
 80141a4:	687b      	ldr	r3, [r7, #4]
 80141a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80141a8:	68fb      	ldr	r3, [r7, #12]
 80141aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  return op_params;
 80141ac:	bf00      	nop
}
 80141ae:	68f8      	ldr	r0, [r7, #12]
 80141b0:	3710      	adds	r7, #16
 80141b2:	46bd      	mov	sp, r7
 80141b4:	bd80      	pop	{r7, pc}
	...

080141b8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>:
TfLiteStatus CalculateOpDataConv(TfLiteContext* context, TfLiteNode* node,
                                 const TfLiteConvParams& params, int width,
                                 int height, int filter_width,
                                 int filter_height, int out_width,
                                 int out_height, const TfLiteType data_type,
                                 OpDataConv* data) {
 80141b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80141ba:	b09d      	sub	sp, #116	@ 0x74
 80141bc:	af0a      	add	r7, sp, #40	@ 0x28
 80141be:	6278      	str	r0, [r7, #36]	@ 0x24
 80141c0:	6239      	str	r1, [r7, #32]
 80141c2:	61fa      	str	r2, [r7, #28]
 80141c4:	61bb      	str	r3, [r7, #24]
  bool has_bias = node->inputs->size == 3;
 80141c6:	6a3b      	ldr	r3, [r7, #32]
 80141c8:	681b      	ldr	r3, [r3, #0]
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	2b03      	cmp	r3, #3
 80141ce:	bf0c      	ite	eq
 80141d0:	2301      	moveq	r3, #1
 80141d2:	2300      	movne	r3, #0
 80141d4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  // Check number of inputs/outputs
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
 80141d8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80141dc:	f083 0301 	eor.w	r3, r3, #1
 80141e0:	b2db      	uxtb	r3, r3
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	d00f      	beq.n	8014206 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
 80141e6:	6a3b      	ldr	r3, [r7, #32]
 80141e8:	681b      	ldr	r3, [r3, #0]
 80141ea:	681b      	ldr	r3, [r3, #0]
 80141ec:	2b02      	cmp	r3, #2
 80141ee:	d00a      	beq.n	8014206 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x4e>
 80141f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141f2:	695c      	ldr	r4, [r3, #20]
 80141f4:	4b7a      	ldr	r3, [pc, #488]	@ (80143e0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x228>)
 80141f6:	9300      	str	r3, [sp, #0]
 80141f8:	2358      	movs	r3, #88	@ 0x58
 80141fa:	4a7a      	ldr	r2, [pc, #488]	@ (80143e4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x22c>)
 80141fc:	497a      	ldr	r1, [pc, #488]	@ (80143e8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x230>)
 80141fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014200:	47a0      	blx	r4
 8014202:	2301      	movs	r3, #1
 8014204:	e0e7      	b.n	80143d6 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x21e>
  TF_LITE_ENSURE_EQ(context, node->outputs->size, 1);
 8014206:	6a3b      	ldr	r3, [r7, #32]
 8014208:	685b      	ldr	r3, [r3, #4]
 801420a:	681b      	ldr	r3, [r3, #0]
 801420c:	2b01      	cmp	r3, #1
 801420e:	d012      	beq.n	8014236 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x7e>
 8014210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014212:	695c      	ldr	r4, [r3, #20]
 8014214:	6a3b      	ldr	r3, [r7, #32]
 8014216:	685b      	ldr	r3, [r3, #4]
 8014218:	681b      	ldr	r3, [r3, #0]
 801421a:	2201      	movs	r2, #1
 801421c:	9203      	str	r2, [sp, #12]
 801421e:	9302      	str	r3, [sp, #8]
 8014220:	4b72      	ldr	r3, [pc, #456]	@ (80143ec <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x234>)
 8014222:	9301      	str	r3, [sp, #4]
 8014224:	4b72      	ldr	r3, [pc, #456]	@ (80143f0 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x238>)
 8014226:	9300      	str	r3, [sp, #0]
 8014228:	2359      	movs	r3, #89	@ 0x59
 801422a:	4a6e      	ldr	r2, [pc, #440]	@ (80143e4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x22c>)
 801422c:	4971      	ldr	r1, [pc, #452]	@ (80143f4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x23c>)
 801422e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014230:	47a0      	blx	r4
 8014232:	2301      	movs	r3, #1
 8014234:	e0cf      	b.n	80143d6 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x21e>

  // Matching GetWindowedOutputSize in TensorFlow.
  auto padding = params.padding;
 8014236:	69fb      	ldr	r3, [r7, #28]
 8014238:	781b      	ldrb	r3, [r3, #0]
 801423a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  data->padding = ComputePaddingHeightWidth(
      params.stride_height, params.stride_width, params.dilation_height_factor,
 801423e:	69fb      	ldr	r3, [r7, #28]
 8014240:	6899      	ldr	r1, [r3, #8]
 8014242:	69fb      	ldr	r3, [r7, #28]
 8014244:	685c      	ldr	r4, [r3, #4]
 8014246:	69fb      	ldr	r3, [r7, #28]
 8014248:	695d      	ldr	r5, [r3, #20]
      params.dilation_width_factor, height, width, filter_height, filter_width,
 801424a:	69fb      	ldr	r3, [r7, #28]
 801424c:	691b      	ldr	r3, [r3, #16]
  data->padding = ComputePaddingHeightWidth(
 801424e:	6fbe      	ldr	r6, [r7, #120]	@ 0x78
 8014250:	f107 0008 	add.w	r0, r7, #8
 8014254:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 8014258:	9207      	str	r2, [sp, #28]
 801425a:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 801425e:	9206      	str	r2, [sp, #24]
 8014260:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8014264:	9205      	str	r2, [sp, #20]
 8014266:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014268:	9204      	str	r2, [sp, #16]
 801426a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801426c:	9203      	str	r2, [sp, #12]
 801426e:	69ba      	ldr	r2, [r7, #24]
 8014270:	9202      	str	r2, [sp, #8]
 8014272:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014274:	9201      	str	r2, [sp, #4]
 8014276:	9300      	str	r3, [sp, #0]
 8014278:	462b      	mov	r3, r5
 801427a:	4622      	mov	r2, r4
 801427c:	f7ff fec4 	bl	8014008 <_ZN6tflite25ComputePaddingHeightWidthEiiiiiiii13TfLitePaddingPiS1_>
 8014280:	4634      	mov	r4, r6
 8014282:	f107 0308 	add.w	r3, r7, #8
 8014286:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014288:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      padding, &out_height, &out_width);

  MicroContext* micro_context = GetMicroContext(context);
 801428c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801428e:	f7fc fcc2 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8014292:	6438      	str	r0, [r7, #64]	@ 0x40

  TfLiteTensor* input =
      micro_context->AllocateTempInputTensor(node, kConvInputTensor);
 8014294:	2200      	movs	r2, #0
 8014296:	6a39      	ldr	r1, [r7, #32]
 8014298:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 801429a:	f7fb ffde 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 801429e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  TF_LITE_ENSURE(context, input != nullptr);
 80142a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142a2:	2b00      	cmp	r3, #0
 80142a4:	d10a      	bne.n	80142bc <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x104>
 80142a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80142a8:	695c      	ldr	r4, [r3, #20]
 80142aa:	4b53      	ldr	r3, [pc, #332]	@ (80143f8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x240>)
 80142ac:	9300      	str	r3, [sp, #0]
 80142ae:	2366      	movs	r3, #102	@ 0x66
 80142b0:	4a4c      	ldr	r2, [pc, #304]	@ (80143e4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x22c>)
 80142b2:	494d      	ldr	r1, [pc, #308]	@ (80143e8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x230>)
 80142b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80142b6:	47a0      	blx	r4
 80142b8:	2301      	movs	r3, #1
 80142ba:	e08c      	b.n	80143d6 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x21e>
  TfLiteTensor* filter =
      micro_context->AllocateTempInputTensor(node, kConvWeightsTensor);
 80142bc:	2201      	movs	r2, #1
 80142be:	6a39      	ldr	r1, [r7, #32]
 80142c0:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80142c2:	f7fb ffca 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 80142c6:	63b8      	str	r0, [r7, #56]	@ 0x38
  TF_LITE_ENSURE(context, filter != nullptr);
 80142c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142ca:	2b00      	cmp	r3, #0
 80142cc:	d10a      	bne.n	80142e4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x12c>
 80142ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80142d0:	695c      	ldr	r4, [r3, #20]
 80142d2:	4b4a      	ldr	r3, [pc, #296]	@ (80143fc <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x244>)
 80142d4:	9300      	str	r3, [sp, #0]
 80142d6:	2369      	movs	r3, #105	@ 0x69
 80142d8:	4a42      	ldr	r2, [pc, #264]	@ (80143e4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x22c>)
 80142da:	4943      	ldr	r1, [pc, #268]	@ (80143e8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x230>)
 80142dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80142de:	47a0      	blx	r4
 80142e0:	2301      	movs	r3, #1
 80142e2:	e078      	b.n	80143d6 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x21e>
  TfLiteTensor* bias =
      micro_context->AllocateTempInputTensor(node, kConvBiasTensor);
 80142e4:	2202      	movs	r2, #2
 80142e6:	6a39      	ldr	r1, [r7, #32]
 80142e8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80142ea:	f7fb ffb6 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 80142ee:	6378      	str	r0, [r7, #52]	@ 0x34
  TfLiteTensor* output =
      micro_context->AllocateTempOutputTensor(node, kConvOutputTensor);
 80142f0:	2200      	movs	r2, #0
 80142f2:	6a39      	ldr	r1, [r7, #32]
 80142f4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80142f6:	f7fb ffd3 	bl	80102a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
 80142fa:	6338      	str	r0, [r7, #48]	@ 0x30
  TF_LITE_ENSURE(context, output != nullptr);
 80142fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80142fe:	2b00      	cmp	r3, #0
 8014300:	d10a      	bne.n	8014318 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x160>
 8014302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014304:	695c      	ldr	r4, [r3, #20]
 8014306:	4b3e      	ldr	r3, [pc, #248]	@ (8014400 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x248>)
 8014308:	9300      	str	r3, [sp, #0]
 801430a:	236e      	movs	r3, #110	@ 0x6e
 801430c:	4a35      	ldr	r2, [pc, #212]	@ (80143e4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x22c>)
 801430e:	4936      	ldr	r1, [pc, #216]	@ (80143e8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x230>)
 8014310:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014312:	47a0      	blx	r4
 8014314:	2301      	movs	r3, #1
 8014316:	e05e      	b.n	80143d6 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x21e>

  // Note that quantized inference requires that all tensors have their
  // parameters set. This is usually done during quantized training.
  if (data_type != kTfLiteFloat32) {
 8014318:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 801431c:	2b01      	cmp	r3, #1
 801431e:	d02e      	beq.n	801437e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1c6>
    int output_channels = filter->dims->data[kConvQuantizedDimension];
 8014320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014322:	689b      	ldr	r3, [r3, #8]
 8014324:	685b      	ldr	r3, [r3, #4]
 8014326:	62fb      	str	r3, [r7, #44]	@ 0x2c

    TF_LITE_ENSURE_STATUS(tflite::PopulateConvolutionQuantizationParams(
 8014328:	69fb      	ldr	r3, [r7, #28]
 801432a:	330c      	adds	r3, #12
 801432c:	607b      	str	r3, [r7, #4]
 801432e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8014330:	321c      	adds	r2, #28
 8014332:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8014334:	3120      	adds	r1, #32
 8014336:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8014338:	302c      	adds	r0, #44	@ 0x2c
 801433a:	6fbc      	ldr	r4, [r7, #120]	@ 0x78
 801433c:	3430      	adds	r4, #48	@ 0x30
 801433e:	6fbd      	ldr	r5, [r7, #120]	@ 0x78
 8014340:	6a6d      	ldr	r5, [r5, #36]	@ 0x24
 8014342:	6fbe      	ldr	r6, [r7, #120]	@ 0x78
 8014344:	6ab6      	ldr	r6, [r6, #40]	@ 0x28
 8014346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014348:	9308      	str	r3, [sp, #32]
 801434a:	9607      	str	r6, [sp, #28]
 801434c:	9506      	str	r5, [sp, #24]
 801434e:	9405      	str	r4, [sp, #20]
 8014350:	9004      	str	r0, [sp, #16]
 8014352:	9103      	str	r1, [sp, #12]
 8014354:	9202      	str	r2, [sp, #8]
 8014356:	687b      	ldr	r3, [r7, #4]
 8014358:	9301      	str	r3, [sp, #4]
 801435a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801435c:	9300      	str	r3, [sp, #0]
 801435e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014360:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014362:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014364:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014366:	f7f8 fd67 	bl	800ce38 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_S9_i>
 801436a:	4603      	mov	r3, r0
 801436c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8014370:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8014374:	2b00      	cmp	r3, #0
 8014376:	d002      	beq.n	801437e <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x1c6>
 8014378:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801437c:	e02b      	b.n	80143d6 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x21e>
        &data->output_activation_min, &data->output_activation_max,
        data->per_channel_output_multiplier, data->per_channel_output_shift,
        output_channels));
  }

  data->input_zero_point = input->params.zero_point;
 801437e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014380:	691a      	ldr	r2, [r3, #16]
 8014382:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8014384:	611a      	str	r2, [r3, #16]
  data->filter_zero_point = filter->params.zero_point;
 8014386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014388:	691a      	ldr	r2, [r3, #16]
 801438a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801438c:	615a      	str	r2, [r3, #20]
  data->output_zero_point = output->params.zero_point;
 801438e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014390:	691a      	ldr	r2, [r3, #16]
 8014392:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8014394:	619a      	str	r2, [r3, #24]

  micro_context->DeallocateTempTfLiteTensor(output);
 8014396:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014398:	681b      	ldr	r3, [r3, #0]
 801439a:	3318      	adds	r3, #24
 801439c:	681b      	ldr	r3, [r3, #0]
 801439e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80143a0:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80143a2:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(input);
 80143a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80143a6:	681b      	ldr	r3, [r3, #0]
 80143a8:	3318      	adds	r3, #24
 80143aa:	681b      	ldr	r3, [r3, #0]
 80143ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80143ae:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80143b0:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(filter);
 80143b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80143b4:	681b      	ldr	r3, [r3, #0]
 80143b6:	3318      	adds	r3, #24
 80143b8:	681b      	ldr	r3, [r3, #0]
 80143ba:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80143bc:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80143be:	4798      	blx	r3
  if (bias != nullptr) {
 80143c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80143c2:	2b00      	cmp	r3, #0
 80143c4:	d006      	beq.n	80143d4 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE+0x21c>
    micro_context->DeallocateTempTfLiteTensor(bias);
 80143c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80143c8:	681b      	ldr	r3, [r3, #0]
 80143ca:	3318      	adds	r3, #24
 80143cc:	681b      	ldr	r3, [r3, #0]
 80143ce:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80143d0:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80143d2:	4798      	blx	r3
  }

  return kTfLiteOk;
 80143d4:	2300      	movs	r3, #0
}
 80143d6:	4618      	mov	r0, r3
 80143d8:	374c      	adds	r7, #76	@ 0x4c
 80143da:	46bd      	mov	sp, r7
 80143dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80143de:	bf00      	nop
 80143e0:	080225b8 	.word	0x080225b8
 80143e4:	0802254c 	.word	0x0802254c
 80143e8:	080225a0 	.word	0x080225a0
 80143ec:	080225f8 	.word	0x080225f8
 80143f0:	080225fc 	.word	0x080225fc
 80143f4:	080225dc 	.word	0x080225dc
 80143f8:	08022610 	.word	0x08022610
 80143fc:	08022624 	.word	0x08022624
 8014400:	08022638 	.word	0x08022638

08014404 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus ConvPrepare(TfLiteContext* context, TfLiteNode* node) {
 8014404:	b590      	push	{r4, r7, lr}
 8014406:	b0a3      	sub	sp, #140	@ 0x8c
 8014408:	af08      	add	r7, sp, #32
 801440a:	6078      	str	r0, [r7, #4]
 801440c:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 801440e:	683b      	ldr	r3, [r7, #0]
 8014410:	691b      	ldr	r3, [r3, #16]
 8014412:	2b00      	cmp	r3, #0
 8014414:	d101      	bne.n	801441a <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x16>
 8014416:	f007 fd45 	bl	801bea4 <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 801441a:	683b      	ldr	r3, [r7, #0]
 801441c:	695b      	ldr	r3, [r3, #20]
 801441e:	2b00      	cmp	r3, #0
 8014420:	d101      	bne.n	8014426 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x22>
 8014422:	f007 fd3f 	bl	801bea4 <abort>

  OpDataConv* data = static_cast<OpDataConv*>(node->user_data);
 8014426:	683b      	ldr	r3, [r7, #0]
 8014428:	691b      	ldr	r3, [r3, #16]
 801442a:	667b      	str	r3, [r7, #100]	@ 0x64
  const auto& params =
 801442c:	683b      	ldr	r3, [r7, #0]
 801442e:	695b      	ldr	r3, [r3, #20]
 8014430:	663b      	str	r3, [r7, #96]	@ 0x60
      *(static_cast<const TfLiteConvParams*>(node->builtin_data));
  MicroContext* micro_context = GetMicroContext(context);
 8014432:	6878      	ldr	r0, [r7, #4]
 8014434:	f7fc fbef 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8014438:	65f8      	str	r0, [r7, #92]	@ 0x5c

  TfLiteTensor* output =
      micro_context->AllocateTempOutputTensor(node, kConvOutputTensor);
 801443a:	2200      	movs	r2, #0
 801443c:	6839      	ldr	r1, [r7, #0]
 801443e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8014440:	f7fb ff2e 	bl	80102a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
 8014444:	65b8      	str	r0, [r7, #88]	@ 0x58
  TF_LITE_ENSURE(context, output != nullptr);
 8014446:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014448:	2b00      	cmp	r3, #0
 801444a:	d10a      	bne.n	8014462 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x5e>
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	695c      	ldr	r4, [r3, #20]
 8014450:	4b83      	ldr	r3, [pc, #524]	@ (8014660 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x25c>)
 8014452:	9300      	str	r3, [sp, #0]
 8014454:	2396      	movs	r3, #150	@ 0x96
 8014456:	4a83      	ldr	r2, [pc, #524]	@ (8014664 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x260>)
 8014458:	4983      	ldr	r1, [pc, #524]	@ (8014668 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 801445a:	6878      	ldr	r0, [r7, #4]
 801445c:	47a0      	blx	r4
 801445e:	2301      	movs	r3, #1
 8014460:	e14d      	b.n	80146fe <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x2fa>
  TfLiteTensor* input =
      micro_context->AllocateTempInputTensor(node, kConvInputTensor);
 8014462:	2200      	movs	r2, #0
 8014464:	6839      	ldr	r1, [r7, #0]
 8014466:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8014468:	f7fb fef7 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 801446c:	6578      	str	r0, [r7, #84]	@ 0x54
  TF_LITE_ENSURE(context, input != nullptr);
 801446e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014470:	2b00      	cmp	r3, #0
 8014472:	d10a      	bne.n	801448a <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x86>
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	695c      	ldr	r4, [r3, #20]
 8014478:	4b7c      	ldr	r3, [pc, #496]	@ (801466c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x268>)
 801447a:	9300      	str	r3, [sp, #0]
 801447c:	2399      	movs	r3, #153	@ 0x99
 801447e:	4a79      	ldr	r2, [pc, #484]	@ (8014664 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x260>)
 8014480:	4979      	ldr	r1, [pc, #484]	@ (8014668 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 8014482:	6878      	ldr	r0, [r7, #4]
 8014484:	47a0      	blx	r4
 8014486:	2301      	movs	r3, #1
 8014488:	e139      	b.n	80146fe <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x2fa>
  TfLiteTensor* filter =
      micro_context->AllocateTempInputTensor(node, kConvWeightsTensor);
 801448a:	2201      	movs	r2, #1
 801448c:	6839      	ldr	r1, [r7, #0]
 801448e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8014490:	f7fb fee3 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 8014494:	6538      	str	r0, [r7, #80]	@ 0x50
  TF_LITE_ENSURE(context, filter != nullptr);
 8014496:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014498:	2b00      	cmp	r3, #0
 801449a:	d10a      	bne.n	80144b2 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xae>
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	695c      	ldr	r4, [r3, #20]
 80144a0:	4b73      	ldr	r3, [pc, #460]	@ (8014670 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x26c>)
 80144a2:	9300      	str	r3, [sp, #0]
 80144a4:	239c      	movs	r3, #156	@ 0x9c
 80144a6:	4a6f      	ldr	r2, [pc, #444]	@ (8014664 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x260>)
 80144a8:	496f      	ldr	r1, [pc, #444]	@ (8014668 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 80144aa:	6878      	ldr	r0, [r7, #4]
 80144ac:	47a0      	blx	r4
 80144ae:	2301      	movs	r3, #1
 80144b0:	e125      	b.n	80146fe <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x2fa>

  TF_LITE_ENSURE_EQ(context, input->type, output->type);
 80144b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80144b4:	781a      	ldrb	r2, [r3, #0]
 80144b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80144b8:	781b      	ldrb	r3, [r3, #0]
 80144ba:	429a      	cmp	r2, r3
 80144bc:	d013      	beq.n	80144e6 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xe2>
 80144be:	687b      	ldr	r3, [r7, #4]
 80144c0:	695c      	ldr	r4, [r3, #20]
 80144c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80144c4:	781b      	ldrb	r3, [r3, #0]
 80144c6:	461a      	mov	r2, r3
 80144c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80144ca:	781b      	ldrb	r3, [r3, #0]
 80144cc:	9303      	str	r3, [sp, #12]
 80144ce:	9202      	str	r2, [sp, #8]
 80144d0:	4b68      	ldr	r3, [pc, #416]	@ (8014674 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 80144d2:	9301      	str	r3, [sp, #4]
 80144d4:	4b68      	ldr	r3, [pc, #416]	@ (8014678 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x274>)
 80144d6:	9300      	str	r3, [sp, #0]
 80144d8:	239e      	movs	r3, #158	@ 0x9e
 80144da:	4a62      	ldr	r2, [pc, #392]	@ (8014664 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x260>)
 80144dc:	4967      	ldr	r1, [pc, #412]	@ (801467c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x278>)
 80144de:	6878      	ldr	r0, [r7, #4]
 80144e0:	47a0      	blx	r4
 80144e2:	2301      	movs	r3, #1
 80144e4:	e10b      	b.n	80146fe <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x2fa>
  TF_LITE_ENSURE_MSG(
 80144e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80144e8:	781b      	ldrb	r3, [r3, #0]
 80144ea:	2b01      	cmp	r3, #1
 80144ec:	d103      	bne.n	80144f6 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0xf2>
 80144ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80144f0:	781b      	ldrb	r3, [r3, #0]
 80144f2:	2b01      	cmp	r3, #1
 80144f4:	d01a      	beq.n	801452c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x128>
 80144f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80144f8:	781b      	ldrb	r3, [r3, #0]
 80144fa:	2b07      	cmp	r3, #7
 80144fc:	d103      	bne.n	8014506 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x102>
 80144fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014500:	781b      	ldrb	r3, [r3, #0]
 8014502:	2b09      	cmp	r3, #9
 8014504:	d012      	beq.n	801452c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x128>
 8014506:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014508:	781b      	ldrb	r3, [r3, #0]
 801450a:	2b09      	cmp	r3, #9
 801450c:	d107      	bne.n	801451e <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x11a>
 801450e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014510:	781b      	ldrb	r3, [r3, #0]
 8014512:	2b12      	cmp	r3, #18
 8014514:	d00a      	beq.n	801452c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x128>
 8014516:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014518:	781b      	ldrb	r3, [r3, #0]
 801451a:	2b09      	cmp	r3, #9
 801451c:	d006      	beq.n	801452c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x128>
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	695b      	ldr	r3, [r3, #20]
 8014522:	4957      	ldr	r1, [pc, #348]	@ (8014680 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x27c>)
 8014524:	6878      	ldr	r0, [r7, #4]
 8014526:	4798      	blx	r3
 8014528:	2301      	movs	r3, #1
 801452a:	e0e8      	b.n	80146fe <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x2fa>
          (input->type == kTfLiteInt16 && filter->type == kTfLiteInt8) ||
          (input->type == kTfLiteInt8 &&
           (filter->type == kTfLiteInt4 || filter->type == kTfLiteInt8)),
      "Hybrid models are not supported on TFLite Micro.");

  const int input_width = input->dims->data[2];
 801452c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801452e:	689b      	ldr	r3, [r3, #8]
 8014530:	68db      	ldr	r3, [r3, #12]
 8014532:	64fb      	str	r3, [r7, #76]	@ 0x4c
  const int input_height = input->dims->data[1];
 8014534:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014536:	689b      	ldr	r3, [r3, #8]
 8014538:	689b      	ldr	r3, [r3, #8]
 801453a:	64bb      	str	r3, [r7, #72]	@ 0x48
  const int filter_width = filter->dims->data[2];
 801453c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801453e:	689b      	ldr	r3, [r3, #8]
 8014540:	68db      	ldr	r3, [r3, #12]
 8014542:	647b      	str	r3, [r7, #68]	@ 0x44
  const int filter_height = filter->dims->data[1];
 8014544:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014546:	689b      	ldr	r3, [r3, #8]
 8014548:	689b      	ldr	r3, [r3, #8]
 801454a:	643b      	str	r3, [r7, #64]	@ 0x40
  const int output_width = output->dims->data[2];
 801454c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801454e:	689b      	ldr	r3, [r3, #8]
 8014550:	68db      	ldr	r3, [r3, #12]
 8014552:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const int output_height = output->dims->data[1];
 8014554:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014556:	689b      	ldr	r3, [r3, #8]
 8014558:	689b      	ldr	r3, [r3, #8]
 801455a:	63bb      	str	r3, [r7, #56]	@ 0x38

  // Dynamically allocate per-channel quantization parameters.
  const int num_channels = filter->dims->data[kConvQuantizedDimension];
 801455c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801455e:	689b      	ldr	r3, [r3, #8]
 8014560:	685b      	ldr	r3, [r3, #4]
 8014562:	637b      	str	r3, [r7, #52]	@ 0x34
  data->per_channel_output_multiplier =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
 8014564:	687b      	ldr	r3, [r7, #4]
 8014566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          context, num_channels * sizeof(int32_t)));
 8014568:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
 801456a:	0092      	lsls	r2, r2, #2
 801456c:	4611      	mov	r1, r2
 801456e:	6878      	ldr	r0, [r7, #4]
 8014570:	4798      	blx	r3
 8014572:	4602      	mov	r2, r0
  data->per_channel_output_multiplier =
 8014574:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014576:	625a      	str	r2, [r3, #36]	@ 0x24
  data->per_channel_output_shift =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          context, num_channels * sizeof(int32_t)));
 801457c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
 801457e:	0092      	lsls	r2, r2, #2
 8014580:	4611      	mov	r1, r2
 8014582:	6878      	ldr	r0, [r7, #4]
 8014584:	4798      	blx	r3
 8014586:	4602      	mov	r2, r0
  data->per_channel_output_shift =
 8014588:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801458a:	629a      	str	r2, [r3, #40]	@ 0x28

  // All per-channel quantized tensors need valid zero point and scale arrays.
  if (input->type == kTfLiteInt8 || input->type == kTfLiteInt16) {
 801458c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801458e:	781b      	ldrb	r3, [r3, #0]
 8014590:	2b09      	cmp	r3, #9
 8014592:	d003      	beq.n	801459c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x198>
 8014594:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014596:	781b      	ldrb	r3, [r3, #0]
 8014598:	2b07      	cmp	r3, #7
 801459a:	d141      	bne.n	8014620 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x21c>
    TF_LITE_ENSURE_EQ(context, filter->quantization.type,
 801459c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801459e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80145a0:	2b01      	cmp	r3, #1
 80145a2:	d011      	beq.n	80145c8 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1c4>
 80145a4:	687b      	ldr	r3, [r7, #4]
 80145a6:	695c      	ldr	r4, [r3, #20]
 80145a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80145aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80145ac:	2201      	movs	r2, #1
 80145ae:	9203      	str	r2, [sp, #12]
 80145b0:	9302      	str	r3, [sp, #8]
 80145b2:	4b34      	ldr	r3, [pc, #208]	@ (8014684 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x280>)
 80145b4:	9301      	str	r3, [sp, #4]
 80145b6:	4b34      	ldr	r3, [pc, #208]	@ (8014688 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x284>)
 80145b8:	9300      	str	r3, [sp, #0]
 80145ba:	23b9      	movs	r3, #185	@ 0xb9
 80145bc:	4a29      	ldr	r2, [pc, #164]	@ (8014664 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x260>)
 80145be:	492f      	ldr	r1, [pc, #188]	@ (801467c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x278>)
 80145c0:	6878      	ldr	r0, [r7, #4]
 80145c2:	47a0      	blx	r4
 80145c4:	2301      	movs	r3, #1
 80145c6:	e09a      	b.n	80146fe <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x2fa>
                      kTfLiteAffineQuantization);

    const auto* affine_quantization =
 80145c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80145ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80145cc:	633b      	str	r3, [r7, #48]	@ 0x30
        static_cast<TfLiteAffineQuantization*>(filter->quantization.params);
    TFLITE_DCHECK(affine_quantization != nullptr);
 80145ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145d0:	2b00      	cmp	r3, #0
 80145d2:	d101      	bne.n	80145d8 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1d4>
 80145d4:	f007 fc66 	bl	801bea4 <abort>
    TFLITE_DCHECK(affine_quantization->scale != nullptr);
 80145d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145da:	681b      	ldr	r3, [r3, #0]
 80145dc:	2b00      	cmp	r3, #0
 80145de:	d101      	bne.n	80145e4 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1e0>
 80145e0:	f007 fc60 	bl	801bea4 <abort>
    TFLITE_DCHECK(affine_quantization->zero_point != nullptr);
 80145e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145e6:	685b      	ldr	r3, [r3, #4]
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d101      	bne.n	80145f0 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x1ec>
 80145ec:	f007 fc5a 	bl	801bea4 <abort>

    TF_LITE_ENSURE(context,
 80145f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145f2:	681b      	ldr	r3, [r3, #0]
 80145f4:	681b      	ldr	r3, [r3, #0]
 80145f6:	2b01      	cmp	r3, #1
 80145f8:	d012      	beq.n	8014620 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x21c>
 80145fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145fc:	681b      	ldr	r3, [r3, #0]
 80145fe:	681a      	ldr	r2, [r3, #0]
 8014600:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014602:	689b      	ldr	r3, [r3, #8]
 8014604:	685b      	ldr	r3, [r3, #4]
 8014606:	429a      	cmp	r2, r3
 8014608:	d00a      	beq.n	8014620 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x21c>
 801460a:	687b      	ldr	r3, [r7, #4]
 801460c:	695c      	ldr	r4, [r3, #20]
 801460e:	4b1f      	ldr	r3, [pc, #124]	@ (801468c <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x288>)
 8014610:	9300      	str	r3, [sp, #0]
 8014612:	23c2      	movs	r3, #194	@ 0xc2
 8014614:	4a13      	ldr	r2, [pc, #76]	@ (8014664 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x260>)
 8014616:	4914      	ldr	r1, [pc, #80]	@ (8014668 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 8014618:	6878      	ldr	r0, [r7, #4]
 801461a:	47a0      	blx	r4
 801461c:	2301      	movs	r3, #1
 801461e:	e06e      	b.n	80146fe <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x2fa>
                   affine_quantization->scale->size == 1 ||
                       affine_quantization->scale->size ==
                           filter->dims->data[kConvQuantizedDimension]);
  }

  TF_LITE_ENSURE_STATUS(CalculateOpDataConv(
 8014620:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014622:	781b      	ldrb	r3, [r3, #0]
 8014624:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014626:	9206      	str	r2, [sp, #24]
 8014628:	9305      	str	r3, [sp, #20]
 801462a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801462c:	9304      	str	r3, [sp, #16]
 801462e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014630:	9303      	str	r3, [sp, #12]
 8014632:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014634:	9302      	str	r3, [sp, #8]
 8014636:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014638:	9301      	str	r3, [sp, #4]
 801463a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801463c:	9300      	str	r3, [sp, #0]
 801463e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014640:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014642:	6839      	ldr	r1, [r7, #0]
 8014644:	6878      	ldr	r0, [r7, #4]
 8014646:	f7ff fdb7 	bl	80141b8 <_ZN6tflite19CalculateOpDataConvEP13TfLiteContextP10TfLiteNodeRK16TfLiteConvParamsiiiiii10TfLiteTypePNS_10OpDataConvE>
 801464a:	4603      	mov	r3, r0
 801464c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8014650:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014654:	2b00      	cmp	r3, #0
 8014656:	d01b      	beq.n	8014690 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x28c>
 8014658:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801465c:	e04f      	b.n	80146fe <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x2fa>
 801465e:	bf00      	nop
 8014660:	08022638 	.word	0x08022638
 8014664:	0802254c 	.word	0x0802254c
 8014668:	080225a0 	.word	0x080225a0
 801466c:	08022610 	.word	0x08022610
 8014670:	08022624 	.word	0x08022624
 8014674:	0802264c 	.word	0x0802264c
 8014678:	0802265c 	.word	0x0802265c
 801467c:	080225dc 	.word	0x080225dc
 8014680:	08022668 	.word	0x08022668
 8014684:	080226ec 	.word	0x080226ec
 8014688:	08022708 	.word	0x08022708
 801468c:	08022724 	.word	0x08022724
      context, node, params, input_width, input_height, filter_width,
      filter_height, output_width, output_height, input->type, data));

  if (filter->type == kTfLiteInt4) {
 8014690:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014692:	781b      	ldrb	r3, [r3, #0]
 8014694:	2b12      	cmp	r3, #18
 8014696:	d11c      	bne.n	80146d2 <_ZN6tflite11ConvPrepareEP13TfLiteContextP10TfLiteNode+0x2ce>
    int filter_size =
        RuntimeShape(filter->dims->size,
 8014698:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801469a:	689b      	ldr	r3, [r3, #8]
 801469c:	6819      	ldr	r1, [r3, #0]
                     reinterpret_cast<const int32_t*>(filter->dims->data))
 801469e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80146a0:	689b      	ldr	r3, [r3, #8]
 80146a2:	1d1a      	adds	r2, r3, #4
        RuntimeShape(filter->dims->size,
 80146a4:	f107 030c 	add.w	r3, r7, #12
 80146a8:	4618      	mov	r0, r3
 80146aa:	f7f8 f9eb 	bl	800ca84 <_ZN6tflite12RuntimeShapeC1EiPKl>
            .FlatSize();
 80146ae:	f107 030c 	add.w	r3, r7, #12
 80146b2:	4618      	mov	r0, r3
 80146b4:	f7fd fee1 	bl	801247a <_ZNK6tflite12RuntimeShape8FlatSizeEv>
 80146b8:	62b8      	str	r0, [r7, #40]	@ 0x28
        RuntimeShape(filter->dims->size,
 80146ba:	f107 030c 	add.w	r3, r7, #12
 80146be:	4618      	mov	r0, r3
 80146c0:	f7f8 fa66 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
    context->RequestScratchBufferInArena(context, filter_size,
 80146c4:	687b      	ldr	r3, [r7, #4]
 80146c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80146c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80146ca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80146cc:	3234      	adds	r2, #52	@ 0x34
 80146ce:	6878      	ldr	r0, [r7, #4]
 80146d0:	4798      	blx	r3
  data->bias_scratch_index =
      micro_context->AllocateDecompressionScratchBuffer(node, kConvBiasTensor);

#endif  // USE_TFLM_COMPRESSION

  micro_context->DeallocateTempTfLiteTensor(filter);
 80146d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80146d4:	681b      	ldr	r3, [r3, #0]
 80146d6:	3318      	adds	r3, #24
 80146d8:	681b      	ldr	r3, [r3, #0]
 80146da:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80146dc:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80146de:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(input);
 80146e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80146e2:	681b      	ldr	r3, [r3, #0]
 80146e4:	3318      	adds	r3, #24
 80146e6:	681b      	ldr	r3, [r3, #0]
 80146e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80146ea:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80146ec:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(output);
 80146ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80146f0:	681b      	ldr	r3, [r3, #0]
 80146f2:	3318      	adds	r3, #24
 80146f4:	681b      	ldr	r3, [r3, #0]
 80146f6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80146f8:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80146fa:	4798      	blx	r3
  return kTfLiteOk;
 80146fc:	2300      	movs	r3, #0
}
 80146fe:	4618      	mov	r0, r3
 8014700:	376c      	adds	r7, #108	@ 0x6c
 8014702:	46bd      	mov	sp, r7
 8014704:	bd90      	pop	{r4, r7, pc}
 8014706:	bf00      	nop

08014708 <_ZN6tflite11NumElementsEPKii>:
inline int64_t NumElements(const int* dims, int num_dims) {
 8014708:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801470c:	b088      	sub	sp, #32
 801470e:	af00      	add	r7, sp, #0
 8014710:	60f8      	str	r0, [r7, #12]
 8014712:	60b9      	str	r1, [r7, #8]
  int64_t count = 1;
 8014714:	f04f 0201 	mov.w	r2, #1
 8014718:	f04f 0300 	mov.w	r3, #0
 801471c:	e9c7 2306 	strd	r2, r3, [r7, #24]
  for (int i = 0; i < num_dims; ++i) {
 8014720:	2300      	movs	r3, #0
 8014722:	617b      	str	r3, [r7, #20]
 8014724:	e045      	b.n	80147b2 <_ZN6tflite11NumElementsEPKii+0xaa>
    if (count <= 0) {
 8014726:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801472a:	2a01      	cmp	r2, #1
 801472c:	f173 0300 	sbcs.w	r3, r3, #0
 8014730:	db44      	blt.n	80147bc <_ZN6tflite11NumElementsEPKii+0xb4>
    TF_LITE_ASSERT(dims[i] < std::numeric_limits<int>::max() / count);
 8014732:	697b      	ldr	r3, [r7, #20]
 8014734:	009b      	lsls	r3, r3, #2
 8014736:	68fa      	ldr	r2, [r7, #12]
 8014738:	4413      	add	r3, r2
 801473a:	681b      	ldr	r3, [r3, #0]
 801473c:	17da      	asrs	r2, r3, #31
 801473e:	469a      	mov	sl, r3
 8014740:	4693      	mov	fp, r2
 8014742:	f7f8 f8d8 	bl	800c8f6 <_ZNSt14numeric_limitsIiE3maxEv>
 8014746:	4603      	mov	r3, r0
 8014748:	17da      	asrs	r2, r3, #31
 801474a:	603b      	str	r3, [r7, #0]
 801474c:	607a      	str	r2, [r7, #4]
 801474e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8014752:	e9d7 0100 	ldrd	r0, r1, [r7]
 8014756:	f7ec fa89 	bl	8000c6c <__aeabi_ldivmod>
 801475a:	4602      	mov	r2, r0
 801475c:	460b      	mov	r3, r1
 801475e:	4592      	cmp	sl, r2
 8014760:	eb7b 0303 	sbcs.w	r3, fp, r3
 8014764:	bfac      	ite	ge
 8014766:	2301      	movge	r3, #1
 8014768:	2300      	movlt	r3, #0
 801476a:	b2db      	uxtb	r3, r3
 801476c:	2b00      	cmp	r3, #0
 801476e:	d005      	beq.n	801477c <_ZN6tflite11NumElementsEPKii+0x74>
 8014770:	4917      	ldr	r1, [pc, #92]	@ (80147d0 <_ZN6tflite11NumElementsEPKii+0xc8>)
 8014772:	4818      	ldr	r0, [pc, #96]	@ (80147d4 <_ZN6tflite11NumElementsEPKii+0xcc>)
 8014774:	f7fc ff50 	bl	8011618 <_Z11MicroPrintfPKcz>
 8014778:	f007 fb94 	bl	801bea4 <abort>
    count *= dims[i];
 801477c:	697b      	ldr	r3, [r7, #20]
 801477e:	009b      	lsls	r3, r3, #2
 8014780:	68fa      	ldr	r2, [r7, #12]
 8014782:	4413      	add	r3, r2
 8014784:	681b      	ldr	r3, [r3, #0]
 8014786:	17da      	asrs	r2, r3, #31
 8014788:	4698      	mov	r8, r3
 801478a:	4691      	mov	r9, r2
 801478c:	69fb      	ldr	r3, [r7, #28]
 801478e:	fb08 f203 	mul.w	r2, r8, r3
 8014792:	69bb      	ldr	r3, [r7, #24]
 8014794:	fb09 f303 	mul.w	r3, r9, r3
 8014798:	4413      	add	r3, r2
 801479a:	69ba      	ldr	r2, [r7, #24]
 801479c:	fba2 4508 	umull	r4, r5, r2, r8
 80147a0:	442b      	add	r3, r5
 80147a2:	461d      	mov	r5, r3
 80147a4:	e9c7 4506 	strd	r4, r5, [r7, #24]
 80147a8:	e9c7 4506 	strd	r4, r5, [r7, #24]
  for (int i = 0; i < num_dims; ++i) {
 80147ac:	697b      	ldr	r3, [r7, #20]
 80147ae:	3301      	adds	r3, #1
 80147b0:	617b      	str	r3, [r7, #20]
 80147b2:	697a      	ldr	r2, [r7, #20]
 80147b4:	68bb      	ldr	r3, [r7, #8]
 80147b6:	429a      	cmp	r2, r3
 80147b8:	dbb5      	blt.n	8014726 <_ZN6tflite11NumElementsEPKii+0x1e>
 80147ba:	e000      	b.n	80147be <_ZN6tflite11NumElementsEPKii+0xb6>
      break;
 80147bc:	bf00      	nop
  return count;
 80147be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 80147c2:	4610      	mov	r0, r2
 80147c4:	4619      	mov	r1, r3
 80147c6:	3720      	adds	r7, #32
 80147c8:	46bd      	mov	sp, r7
 80147ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80147ce:	bf00      	nop
 80147d0:	080227a0 	.word	0x080227a0
 80147d4:	080227d4 	.word	0x080227d4

080147d8 <_ZN6tflite11NumElementsEPK14TfLiteIntArray>:
inline int64_t NumElements(const TfLiteIntArray* dims) {
 80147d8:	b580      	push	{r7, lr}
 80147da:	b082      	sub	sp, #8
 80147dc:	af00      	add	r7, sp, #0
 80147de:	6078      	str	r0, [r7, #4]
  return NumElements(dims->data, dims->size);
 80147e0:	687b      	ldr	r3, [r7, #4]
 80147e2:	1d1a      	adds	r2, r3, #4
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	681b      	ldr	r3, [r3, #0]
 80147e8:	4619      	mov	r1, r3
 80147ea:	4610      	mov	r0, r2
 80147ec:	f7ff ff8c 	bl	8014708 <_ZN6tflite11NumElementsEPKii>
 80147f0:	4602      	mov	r2, r0
 80147f2:	460b      	mov	r3, r1
}
 80147f4:	4610      	mov	r0, r2
 80147f6:	4619      	mov	r1, r3
 80147f8:	3708      	adds	r7, #8
 80147fa:	46bd      	mov	sp, r7
 80147fc:	bd80      	pop	{r7, pc}

080147fe <_ZN6tflite11NumElementsEPK12TfLiteTensor>:
inline int64_t NumElements(const TfLiteTensor* t) {
 80147fe:	b580      	push	{r7, lr}
 8014800:	b082      	sub	sp, #8
 8014802:	af00      	add	r7, sp, #0
 8014804:	6078      	str	r0, [r7, #4]
  return NumElements(t->dims);
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	689b      	ldr	r3, [r3, #8]
 801480a:	4618      	mov	r0, r3
 801480c:	f7ff ffe4 	bl	80147d8 <_ZN6tflite11NumElementsEPK14TfLiteIntArray>
 8014810:	4602      	mov	r2, r0
 8014812:	460b      	mov	r3, r1
}
 8014814:	4610      	mov	r0, r2
 8014816:	4619      	mov	r1, r3
 8014818:	3708      	adds	r7, #8
 801481a:	46bd      	mov	sp, r7
 801481c:	bd80      	pop	{r7, pc}

0801481e <_ZN6tflite14DequantizeInitEP13TfLiteContextPKcj>:
#include "tensorflow/lite/micro/micro_log.h"

namespace tflite {

void* DequantizeInit(TfLiteContext* context, const char* buffer,
                     size_t length) {
 801481e:	b580      	push	{r7, lr}
 8014820:	b084      	sub	sp, #16
 8014822:	af00      	add	r7, sp, #0
 8014824:	60f8      	str	r0, [r7, #12]
 8014826:	60b9      	str	r1, [r7, #8]
 8014828:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 801482a:	68fb      	ldr	r3, [r7, #12]
 801482c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801482e:	2b00      	cmp	r3, #0
 8014830:	d101      	bne.n	8014836 <_ZN6tflite14DequantizeInitEP13TfLiteContextPKcj+0x18>
 8014832:	f007 fb37 	bl	801bea4 <abort>
  return context->AllocatePersistentBuffer(context, sizeof(DequantizeOpData));
 8014836:	68fb      	ldr	r3, [r7, #12]
 8014838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801483a:	2120      	movs	r1, #32
 801483c:	68f8      	ldr	r0, [r7, #12]
 801483e:	4798      	blx	r3
 8014840:	4603      	mov	r3, r0
}
 8014842:	4618      	mov	r0, r3
 8014844:	3710      	adds	r7, #16
 8014846:	46bd      	mov	sp, r7
 8014848:	bd80      	pop	{r7, pc}
	...

0801484c <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus DequantizeEval(TfLiteContext* context, TfLiteNode* node) {
 801484c:	b5b0      	push	{r4, r5, r7, lr}
 801484e:	b0b2      	sub	sp, #200	@ 0xc8
 8014850:	af02      	add	r7, sp, #8
 8014852:	6078      	str	r0, [r7, #4]
 8014854:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 8014856:	683b      	ldr	r3, [r7, #0]
 8014858:	691b      	ldr	r3, [r3, #16]
 801485a:	2b00      	cmp	r3, #0
 801485c:	d101      	bne.n	8014862 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x16>
 801485e:	f007 fb21 	bl	801bea4 <abort>
  DequantizeOpData* data = static_cast<DequantizeOpData*>(node->user_data);
 8014862:	683b      	ldr	r3, [r7, #0]
 8014864:	691b      	ldr	r3, [r3, #16]
 8014866:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
 801486a:	2200      	movs	r2, #0
 801486c:	6839      	ldr	r1, [r7, #0]
 801486e:	6878      	ldr	r0, [r7, #4]
 8014870:	f001 fc11 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8014874:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);
 8014878:	2200      	movs	r2, #0
 801487a:	6839      	ldr	r1, [r7, #0]
 801487c:	6878      	ldr	r0, [r7, #4]
 801487e:	f001 fc1a 	bl	80160b6 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 8014882:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4

  if (output->type == kTfLiteFloat32) {
 8014886:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801488a:	7a1b      	ldrb	r3, [r3, #8]
 801488c:	2b01      	cmp	r3, #1
 801488e:	f040 80ac 	bne.w	80149ea <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x19e>
    switch (input->type) {
 8014892:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8014896:	7a1b      	ldrb	r3, [r3, #8]
 8014898:	2b09      	cmp	r3, #9
 801489a:	d007      	beq.n	80148ac <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x60>
 801489c:	2b09      	cmp	r3, #9
 801489e:	f300 808f 	bgt.w	80149c0 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x174>
 80148a2:	2b03      	cmp	r3, #3
 80148a4:	d05e      	beq.n	8014964 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x118>
 80148a6:	2b07      	cmp	r3, #7
 80148a8:	d02e      	beq.n	8014908 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0xbc>
 80148aa:	e089      	b.n	80149c0 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x174>
      case kTfLiteInt8:
        reference_ops::Dequantize(data->quantization_params,
 80148ac:	f8d7 40bc 	ldr.w	r4, [r7, #188]	@ 0xbc
                                  tflite::micro::GetTensorShape(input),
 80148b0:	f107 030c 	add.w	r3, r7, #12
 80148b4:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 80148b8:	4618      	mov	r0, r3
 80148ba:	f001 fc1c 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
 80148be:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80148c2:	f7fd fdbc 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 80148c6:	4605      	mov	r5, r0
                                  tflite::micro::GetTensorData<int8_t>(input),
                                  tflite::micro::GetTensorShape(output),
 80148c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80148cc:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 80148d0:	4618      	mov	r0, r3
 80148d2:	f001 fc10 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
 80148d6:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 80148da:	f7fd fda1 	bl	8012420 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 80148de:	4602      	mov	r2, r0
 80148e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80148e4:	f107 010c 	add.w	r1, r7, #12
 80148e8:	9200      	str	r2, [sp, #0]
 80148ea:	462a      	mov	r2, r5
 80148ec:	4620      	mov	r0, r4
 80148ee:	f000 f8b1 	bl	8014a54 <_ZN6tflite13reference_ops10DequantizeIafEEvRKNS_20DequantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
                                  tflite::micro::GetTensorShape(output),
 80148f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80148f6:	4618      	mov	r0, r3
 80148f8:	f7f8 f94a 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                  tflite::micro::GetTensorShape(input),
 80148fc:	f107 030c 	add.w	r3, r7, #12
 8014900:	4618      	mov	r0, r3
 8014902:	f7f8 f945 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                  tflite::micro::GetTensorData<float>(output));
        break;
 8014906:	e085      	b.n	8014a14 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1c8>
      case kTfLiteInt16:
        reference_ops::Dequantize(data->quantization_params,
 8014908:	f8d7 40bc 	ldr.w	r4, [r7, #188]	@ 0xbc
                                  tflite::micro::GetTensorShape(input),
 801490c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8014910:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8014914:	4618      	mov	r0, r3
 8014916:	f001 fbee 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
 801491a:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 801491e:	f7fd fdef 	bl	8012500 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
 8014922:	4605      	mov	r5, r0
                                  tflite::micro::GetTensorData<int16_t>(input),
                                  tflite::micro::GetTensorShape(output),
 8014924:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8014928:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 801492c:	4618      	mov	r0, r3
 801492e:	f001 fbe2 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
 8014932:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8014936:	f7fd fd73 	bl	8012420 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 801493a:	4602      	mov	r2, r0
 801493c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8014940:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8014944:	9200      	str	r2, [sp, #0]
 8014946:	462a      	mov	r2, r5
 8014948:	4620      	mov	r0, r4
 801494a:	f000 f8c4 	bl	8014ad6 <_ZN6tflite13reference_ops10DequantizeIsfEEvRKNS_20DequantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
                                  tflite::micro::GetTensorShape(output),
 801494e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8014952:	4618      	mov	r0, r3
 8014954:	f7f8 f91c 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                  tflite::micro::GetTensorShape(input),
 8014958:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 801495c:	4618      	mov	r0, r3
 801495e:	f7f8 f917 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                  tflite::micro::GetTensorData<float>(output));
        break;
 8014962:	e057      	b.n	8014a14 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1c8>
      case kTfLiteUInt8:
        reference_ops::Dequantize(data->quantization_params,
 8014964:	f8d7 40bc 	ldr.w	r4, [r7, #188]	@ 0xbc
                                  tflite::micro::GetTensorShape(input),
 8014968:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 801496c:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8014970:	4618      	mov	r0, r3
 8014972:	f001 fbc0 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
 8014976:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 801497a:	f000 f8ee 	bl	8014b5a <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
 801497e:	4605      	mov	r5, r0
                                  tflite::micro::GetTensorData<uint8_t>(input),
                                  tflite::micro::GetTensorShape(output),
 8014980:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8014984:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8014988:	4618      	mov	r0, r3
 801498a:	f001 fbb4 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::Dequantize(data->quantization_params,
 801498e:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8014992:	f7fd fd45 	bl	8012420 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 8014996:	4602      	mov	r2, r0
 8014998:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 801499c:	f107 017c 	add.w	r1, r7, #124	@ 0x7c
 80149a0:	9200      	str	r2, [sp, #0]
 80149a2:	462a      	mov	r2, r5
 80149a4:	4620      	mov	r0, r4
 80149a6:	f000 f8e7 	bl	8014b78 <_ZN6tflite13reference_ops10DequantizeIhfEEvRKNS_20DequantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
                                  tflite::micro::GetTensorShape(output),
 80149aa:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80149ae:	4618      	mov	r0, r3
 80149b0:	f7f8 f8ee 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                  tflite::micro::GetTensorShape(input),
 80149b4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80149b8:	4618      	mov	r0, r3
 80149ba:	f7f8 f8e9 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                  tflite::micro::GetTensorData<float>(output));
        break;
 80149be:	e029      	b.n	8014a14 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1c8>
      default:
        MicroPrintf("Input %s, output %s not supported.",
                    TfLiteTypeGetName(input->type),
 80149c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80149c4:	7a1b      	ldrb	r3, [r3, #8]
        MicroPrintf("Input %s, output %s not supported.",
 80149c6:	4618      	mov	r0, r3
 80149c8:	f7f7 fc78 	bl	800c2bc <TfLiteTypeGetName>
 80149cc:	4604      	mov	r4, r0
 80149ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80149d2:	7a1b      	ldrb	r3, [r3, #8]
 80149d4:	4618      	mov	r0, r3
 80149d6:	f7f7 fc71 	bl	800c2bc <TfLiteTypeGetName>
 80149da:	4603      	mov	r3, r0
 80149dc:	461a      	mov	r2, r3
 80149de:	4621      	mov	r1, r4
 80149e0:	480f      	ldr	r0, [pc, #60]	@ (8014a20 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1d4>)
 80149e2:	f7fc fe19 	bl	8011618 <_Z11MicroPrintfPKcz>
                    TfLiteTypeGetName(output->type));
        return kTfLiteError;
 80149e6:	2301      	movs	r3, #1
 80149e8:	e015      	b.n	8014a16 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1ca>
    }
  } else {
    MicroPrintf("Input %s, output %s not supported.",
                TfLiteTypeGetName(input->type),
 80149ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80149ee:	7a1b      	ldrb	r3, [r3, #8]
    MicroPrintf("Input %s, output %s not supported.",
 80149f0:	4618      	mov	r0, r3
 80149f2:	f7f7 fc63 	bl	800c2bc <TfLiteTypeGetName>
 80149f6:	4604      	mov	r4, r0
 80149f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80149fc:	7a1b      	ldrb	r3, [r3, #8]
 80149fe:	4618      	mov	r0, r3
 8014a00:	f7f7 fc5c 	bl	800c2bc <TfLiteTypeGetName>
 8014a04:	4603      	mov	r3, r0
 8014a06:	461a      	mov	r2, r3
 8014a08:	4621      	mov	r1, r4
 8014a0a:	4805      	ldr	r0, [pc, #20]	@ (8014a20 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1d4>)
 8014a0c:	f7fc fe04 	bl	8011618 <_Z11MicroPrintfPKcz>
                TfLiteTypeGetName(output->type));
    return kTfLiteError;
 8014a10:	2301      	movs	r3, #1
 8014a12:	e000      	b.n	8014a16 <_ZN6tflite14DequantizeEvalEP13TfLiteContextP10TfLiteNode+0x1ca>
  }

  return kTfLiteOk;
 8014a14:	2300      	movs	r3, #0
}
 8014a16:	4618      	mov	r0, r3
 8014a18:	37c0      	adds	r7, #192	@ 0xc0
 8014a1a:	46bd      	mov	sp, r7
 8014a1c:	bdb0      	pop	{r4, r5, r7, pc}
 8014a1e:	bf00      	nop
 8014a20:	08022a74 	.word	0x08022a74

08014a24 <_ZN6tflite19Register_DEQUANTIZEEv>:

TfLiteRegistration Register_DEQUANTIZE() {
 8014a24:	b580      	push	{r7, lr}
 8014a26:	b084      	sub	sp, #16
 8014a28:	af02      	add	r7, sp, #8
 8014a2a:	6078      	str	r0, [r7, #4]
  return tflite::micro::RegisterOp(DequantizeInit, DequantizePrepare,
 8014a2c:	6878      	ldr	r0, [r7, #4]
 8014a2e:	2300      	movs	r3, #0
 8014a30:	9300      	str	r3, [sp, #0]
 8014a32:	4b05      	ldr	r3, [pc, #20]	@ (8014a48 <_ZN6tflite19Register_DEQUANTIZEEv+0x24>)
 8014a34:	4a05      	ldr	r2, [pc, #20]	@ (8014a4c <_ZN6tflite19Register_DEQUANTIZEEv+0x28>)
 8014a36:	4906      	ldr	r1, [pc, #24]	@ (8014a50 <_ZN6tflite19Register_DEQUANTIZEEv+0x2c>)
 8014a38:	f001 fade 	bl	8015ff8 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_E>
                                   DequantizeEval);
 8014a3c:	bf00      	nop
}
 8014a3e:	6878      	ldr	r0, [r7, #4]
 8014a40:	3708      	adds	r7, #8
 8014a42:	46bd      	mov	sp, r7
 8014a44:	bd80      	pop	{r7, pc}
 8014a46:	bf00      	nop
 8014a48:	0801484d 	.word	0x0801484d
 8014a4c:	08014bf9 	.word	0x08014bf9
 8014a50:	0801481f 	.word	0x0801481f

08014a54 <_ZN6tflite13reference_ops10DequantizeIafEEvRKNS_20DequantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:

namespace reference_ops {

// Dequantizes into a float without rounding.
template <typename InputT, typename OutputT>
inline void Dequantize(const tflite::DequantizationParams& op_params,
 8014a54:	b580      	push	{r7, lr}
 8014a56:	b08c      	sub	sp, #48	@ 0x30
 8014a58:	af00      	add	r7, sp, #0
 8014a5a:	60f8      	str	r0, [r7, #12]
 8014a5c:	60b9      	str	r1, [r7, #8]
 8014a5e:	607a      	str	r2, [r7, #4]
 8014a60:	603b      	str	r3, [r7, #0]
                       const RuntimeShape& input_shape,
                       const InputT* input_data,
                       const RuntimeShape& output_shape, OutputT* output_data) {
  int32_t zero_point = op_params.zero_point;
 8014a62:	68fb      	ldr	r3, [r7, #12]
 8014a64:	689b      	ldr	r3, [r3, #8]
 8014a66:	62bb      	str	r3, [r7, #40]	@ 0x28
  const double scale = op_params.scale;
 8014a68:	68fb      	ldr	r3, [r7, #12]
 8014a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a6e:	e9c7 2308 	strd	r2, r3, [r7, #32]
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
 8014a72:	6839      	ldr	r1, [r7, #0]
 8014a74:	68b8      	ldr	r0, [r7, #8]
 8014a76:	f7fd febe 	bl	80127f6 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_>
 8014a7a:	61f8      	str	r0, [r7, #28]

  for (int i = 0; i < flat_size; i++) {
 8014a7c:	2300      	movs	r3, #0
 8014a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014a80:	e020      	b.n	8014ac4 <_ZN6tflite13reference_ops10DequantizeIafEEvRKNS_20DequantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x70>
    const int32_t val = input_data[i];
 8014a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a84:	687a      	ldr	r2, [r7, #4]
 8014a86:	4413      	add	r3, r2
 8014a88:	f993 3000 	ldrsb.w	r3, [r3]
 8014a8c:	61bb      	str	r3, [r7, #24]
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
 8014a8e:	69ba      	ldr	r2, [r7, #24]
 8014a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a92:	1ad3      	subs	r3, r2, r3
 8014a94:	4618      	mov	r0, r3
 8014a96:	f7eb fd75 	bl	8000584 <__aeabi_i2d>
 8014a9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8014a9e:	f7eb fddb 	bl	8000658 <__aeabi_dmul>
 8014aa2:	4602      	mov	r2, r0
 8014aa4:	460b      	mov	r3, r1
 8014aa6:	4610      	mov	r0, r2
 8014aa8:	4619      	mov	r1, r3
 8014aaa:	f7ec f88f 	bl	8000bcc <__aeabi_d2f>
 8014aae:	4603      	mov	r3, r0
 8014ab0:	617b      	str	r3, [r7, #20]
    output_data[i] = result;
 8014ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ab4:	009b      	lsls	r3, r3, #2
 8014ab6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014ab8:	4413      	add	r3, r2
 8014aba:	697a      	ldr	r2, [r7, #20]
 8014abc:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < flat_size; i++) {
 8014abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ac0:	3301      	adds	r3, #1
 8014ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014ac4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014ac6:	69fb      	ldr	r3, [r7, #28]
 8014ac8:	429a      	cmp	r2, r3
 8014aca:	dbda      	blt.n	8014a82 <_ZN6tflite13reference_ops10DequantizeIafEEvRKNS_20DequantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e>
  }
}
 8014acc:	bf00      	nop
 8014ace:	bf00      	nop
 8014ad0:	3730      	adds	r7, #48	@ 0x30
 8014ad2:	46bd      	mov	sp, r7
 8014ad4:	bd80      	pop	{r7, pc}

08014ad6 <_ZN6tflite13reference_ops10DequantizeIsfEEvRKNS_20DequantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
inline void Dequantize(const tflite::DequantizationParams& op_params,
 8014ad6:	b580      	push	{r7, lr}
 8014ad8:	b08c      	sub	sp, #48	@ 0x30
 8014ada:	af00      	add	r7, sp, #0
 8014adc:	60f8      	str	r0, [r7, #12]
 8014ade:	60b9      	str	r1, [r7, #8]
 8014ae0:	607a      	str	r2, [r7, #4]
 8014ae2:	603b      	str	r3, [r7, #0]
  int32_t zero_point = op_params.zero_point;
 8014ae4:	68fb      	ldr	r3, [r7, #12]
 8014ae6:	689b      	ldr	r3, [r3, #8]
 8014ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
  const double scale = op_params.scale;
 8014aea:	68fb      	ldr	r3, [r7, #12]
 8014aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014af0:	e9c7 2308 	strd	r2, r3, [r7, #32]
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
 8014af4:	6839      	ldr	r1, [r7, #0]
 8014af6:	68b8      	ldr	r0, [r7, #8]
 8014af8:	f7fd fe7d 	bl	80127f6 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_>
 8014afc:	61f8      	str	r0, [r7, #28]
  for (int i = 0; i < flat_size; i++) {
 8014afe:	2300      	movs	r3, #0
 8014b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014b02:	e021      	b.n	8014b48 <_ZN6tflite13reference_ops10DequantizeIsfEEvRKNS_20DequantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x72>
    const int32_t val = input_data[i];
 8014b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b06:	005b      	lsls	r3, r3, #1
 8014b08:	687a      	ldr	r2, [r7, #4]
 8014b0a:	4413      	add	r3, r2
 8014b0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8014b10:	61bb      	str	r3, [r7, #24]
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
 8014b12:	69ba      	ldr	r2, [r7, #24]
 8014b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b16:	1ad3      	subs	r3, r2, r3
 8014b18:	4618      	mov	r0, r3
 8014b1a:	f7eb fd33 	bl	8000584 <__aeabi_i2d>
 8014b1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8014b22:	f7eb fd99 	bl	8000658 <__aeabi_dmul>
 8014b26:	4602      	mov	r2, r0
 8014b28:	460b      	mov	r3, r1
 8014b2a:	4610      	mov	r0, r2
 8014b2c:	4619      	mov	r1, r3
 8014b2e:	f7ec f84d 	bl	8000bcc <__aeabi_d2f>
 8014b32:	4603      	mov	r3, r0
 8014b34:	617b      	str	r3, [r7, #20]
    output_data[i] = result;
 8014b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b38:	009b      	lsls	r3, r3, #2
 8014b3a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014b3c:	4413      	add	r3, r2
 8014b3e:	697a      	ldr	r2, [r7, #20]
 8014b40:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < flat_size; i++) {
 8014b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b44:	3301      	adds	r3, #1
 8014b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014b48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014b4a:	69fb      	ldr	r3, [r7, #28]
 8014b4c:	429a      	cmp	r2, r3
 8014b4e:	dbd9      	blt.n	8014b04 <_ZN6tflite13reference_ops10DequantizeIsfEEvRKNS_20DequantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e>
}
 8014b50:	bf00      	nop
 8014b52:	bf00      	nop
 8014b54:	3730      	adds	r7, #48	@ 0x30
 8014b56:	46bd      	mov	sp, r7
 8014b58:	bd80      	pop	{r7, pc}

08014b5a <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 8014b5a:	b580      	push	{r7, lr}
 8014b5c:	b082      	sub	sp, #8
 8014b5e:	af00      	add	r7, sp, #0
 8014b60:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8014b62:	687b      	ldr	r3, [r7, #4]
 8014b64:	2b00      	cmp	r3, #0
 8014b66:	d101      	bne.n	8014b6c <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor+0x12>
 8014b68:	f007 f99c 	bl	801bea4 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8014b6c:	687b      	ldr	r3, [r7, #4]
 8014b6e:	681b      	ldr	r3, [r3, #0]
}
 8014b70:	4618      	mov	r0, r3
 8014b72:	3708      	adds	r7, #8
 8014b74:	46bd      	mov	sp, r7
 8014b76:	bd80      	pop	{r7, pc}

08014b78 <_ZN6tflite13reference_ops10DequantizeIhfEEvRKNS_20DequantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
inline void Dequantize(const tflite::DequantizationParams& op_params,
 8014b78:	b580      	push	{r7, lr}
 8014b7a:	b08c      	sub	sp, #48	@ 0x30
 8014b7c:	af00      	add	r7, sp, #0
 8014b7e:	60f8      	str	r0, [r7, #12]
 8014b80:	60b9      	str	r1, [r7, #8]
 8014b82:	607a      	str	r2, [r7, #4]
 8014b84:	603b      	str	r3, [r7, #0]
  int32_t zero_point = op_params.zero_point;
 8014b86:	68fb      	ldr	r3, [r7, #12]
 8014b88:	689b      	ldr	r3, [r3, #8]
 8014b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  const double scale = op_params.scale;
 8014b8c:	68fb      	ldr	r3, [r7, #12]
 8014b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b92:	e9c7 2308 	strd	r2, r3, [r7, #32]
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
 8014b96:	6839      	ldr	r1, [r7, #0]
 8014b98:	68b8      	ldr	r0, [r7, #8]
 8014b9a:	f7fd fe2c 	bl	80127f6 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_>
 8014b9e:	61f8      	str	r0, [r7, #28]
  for (int i = 0; i < flat_size; i++) {
 8014ba0:	2300      	movs	r3, #0
 8014ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014ba4:	e01f      	b.n	8014be6 <_ZN6tflite13reference_ops10DequantizeIhfEEvRKNS_20DequantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x6e>
    const int32_t val = input_data[i];
 8014ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ba8:	687a      	ldr	r2, [r7, #4]
 8014baa:	4413      	add	r3, r2
 8014bac:	781b      	ldrb	r3, [r3, #0]
 8014bae:	61bb      	str	r3, [r7, #24]
    const OutputT result = static_cast<OutputT>(scale * (val - zero_point));
 8014bb0:	69ba      	ldr	r2, [r7, #24]
 8014bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014bb4:	1ad3      	subs	r3, r2, r3
 8014bb6:	4618      	mov	r0, r3
 8014bb8:	f7eb fce4 	bl	8000584 <__aeabi_i2d>
 8014bbc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8014bc0:	f7eb fd4a 	bl	8000658 <__aeabi_dmul>
 8014bc4:	4602      	mov	r2, r0
 8014bc6:	460b      	mov	r3, r1
 8014bc8:	4610      	mov	r0, r2
 8014bca:	4619      	mov	r1, r3
 8014bcc:	f7eb fffe 	bl	8000bcc <__aeabi_d2f>
 8014bd0:	4603      	mov	r3, r0
 8014bd2:	617b      	str	r3, [r7, #20]
    output_data[i] = result;
 8014bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bd6:	009b      	lsls	r3, r3, #2
 8014bd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014bda:	4413      	add	r3, r2
 8014bdc:	697a      	ldr	r2, [r7, #20]
 8014bde:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < flat_size; i++) {
 8014be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014be2:	3301      	adds	r3, #1
 8014be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014be6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014be8:	69fb      	ldr	r3, [r7, #28]
 8014bea:	429a      	cmp	r2, r3
 8014bec:	dbdb      	blt.n	8014ba6 <_ZN6tflite13reference_ops10DequantizeIhfEEvRKNS_20DequantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e>
}
 8014bee:	bf00      	nop
 8014bf0:	bf00      	nop
 8014bf2:	3730      	adds	r7, #48	@ 0x30
 8014bf4:	46bd      	mov	sp, r7
 8014bf6:	bd80      	pop	{r7, pc}

08014bf8 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode>:
#include "tensorflow/lite/micro/kernels/dequantize.h"
#include "tensorflow/lite/micro/kernels/kernel_util.h"

namespace tflite {

TfLiteStatus DequantizePrepare(TfLiteContext* context, TfLiteNode* node) {
 8014bf8:	b590      	push	{r4, r7, lr}
 8014bfa:	b08b      	sub	sp, #44	@ 0x2c
 8014bfc:	af04      	add	r7, sp, #16
 8014bfe:	6078      	str	r0, [r7, #4]
 8014c00:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 8014c02:	683b      	ldr	r3, [r7, #0]
 8014c04:	691b      	ldr	r3, [r3, #16]
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d101      	bne.n	8014c0e <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x16>
 8014c0a:	f007 f94b 	bl	801bea4 <abort>
  DequantizeOpData* data = static_cast<DequantizeOpData*>(node->user_data);
 8014c0e:	683b      	ldr	r3, [r7, #0]
 8014c10:	691b      	ldr	r3, [r3, #16]
 8014c12:	617b      	str	r3, [r7, #20]

  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 8014c14:	6838      	ldr	r0, [r7, #0]
 8014c16:	f7fd fced 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 8014c1a:	4603      	mov	r3, r0
 8014c1c:	2b01      	cmp	r3, #1
 8014c1e:	bf14      	ite	ne
 8014c20:	2301      	movne	r3, #1
 8014c22:	2300      	moveq	r3, #0
 8014c24:	b2db      	uxtb	r3, r3
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d013      	beq.n	8014c52 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x5a>
 8014c2a:	687b      	ldr	r3, [r7, #4]
 8014c2c:	695c      	ldr	r4, [r3, #20]
 8014c2e:	6838      	ldr	r0, [r7, #0]
 8014c30:	f7fd fce0 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 8014c34:	4603      	mov	r3, r0
 8014c36:	2201      	movs	r2, #1
 8014c38:	9203      	str	r2, [sp, #12]
 8014c3a:	9302      	str	r3, [sp, #8]
 8014c3c:	4b50      	ldr	r3, [pc, #320]	@ (8014d80 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x188>)
 8014c3e:	9301      	str	r3, [sp, #4]
 8014c40:	4b50      	ldr	r3, [pc, #320]	@ (8014d84 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
 8014c42:	9300      	str	r3, [sp, #0]
 8014c44:	2320      	movs	r3, #32
 8014c46:	4a50      	ldr	r2, [pc, #320]	@ (8014d88 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x190>)
 8014c48:	4950      	ldr	r1, [pc, #320]	@ (8014d8c <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x194>)
 8014c4a:	6878      	ldr	r0, [r7, #4]
 8014c4c:	47a0      	blx	r4
 8014c4e:	2301      	movs	r3, #1
 8014c50:	e091      	b.n	8014d76 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x17e>
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 8014c52:	6838      	ldr	r0, [r7, #0]
 8014c54:	f7fd fce1 	bl	801261a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 8014c58:	4603      	mov	r3, r0
 8014c5a:	2b01      	cmp	r3, #1
 8014c5c:	bf14      	ite	ne
 8014c5e:	2301      	movne	r3, #1
 8014c60:	2300      	moveq	r3, #0
 8014c62:	b2db      	uxtb	r3, r3
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	d013      	beq.n	8014c90 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x98>
 8014c68:	687b      	ldr	r3, [r7, #4]
 8014c6a:	695c      	ldr	r4, [r3, #20]
 8014c6c:	6838      	ldr	r0, [r7, #0]
 8014c6e:	f7fd fcd4 	bl	801261a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 8014c72:	4603      	mov	r3, r0
 8014c74:	2201      	movs	r2, #1
 8014c76:	9203      	str	r2, [sp, #12]
 8014c78:	9302      	str	r3, [sp, #8]
 8014c7a:	4b41      	ldr	r3, [pc, #260]	@ (8014d80 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x188>)
 8014c7c:	9301      	str	r3, [sp, #4]
 8014c7e:	4b44      	ldr	r3, [pc, #272]	@ (8014d90 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x198>)
 8014c80:	9300      	str	r3, [sp, #0]
 8014c82:	2321      	movs	r3, #33	@ 0x21
 8014c84:	4a40      	ldr	r2, [pc, #256]	@ (8014d88 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x190>)
 8014c86:	4941      	ldr	r1, [pc, #260]	@ (8014d8c <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x194>)
 8014c88:	6878      	ldr	r0, [r7, #4]
 8014c8a:	47a0      	blx	r4
 8014c8c:	2301      	movs	r3, #1
 8014c8e:	e072      	b.n	8014d76 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x17e>

  MicroContext* micro_context = GetMicroContext(context);
 8014c90:	6878      	ldr	r0, [r7, #4]
 8014c92:	f7fb ffc0 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8014c96:	6138      	str	r0, [r7, #16]

  // TODO(b/140515557): Add cached dequant to improve hybrid model performance.
  TfLiteTensor* input = micro_context->AllocateTempInputTensor(node, 0);
 8014c98:	2200      	movs	r2, #0
 8014c9a:	6839      	ldr	r1, [r7, #0]
 8014c9c:	6938      	ldr	r0, [r7, #16]
 8014c9e:	f7fb fadc 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 8014ca2:	60f8      	str	r0, [r7, #12]
  TF_LITE_ENSURE(context, input != nullptr);
 8014ca4:	68fb      	ldr	r3, [r7, #12]
 8014ca6:	2b00      	cmp	r3, #0
 8014ca8:	d10a      	bne.n	8014cc0 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xc8>
 8014caa:	687b      	ldr	r3, [r7, #4]
 8014cac:	695c      	ldr	r4, [r3, #20]
 8014cae:	4b39      	ldr	r3, [pc, #228]	@ (8014d94 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x19c>)
 8014cb0:	9300      	str	r3, [sp, #0]
 8014cb2:	2327      	movs	r3, #39	@ 0x27
 8014cb4:	4a34      	ldr	r2, [pc, #208]	@ (8014d88 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x190>)
 8014cb6:	4938      	ldr	r1, [pc, #224]	@ (8014d98 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x1a0>)
 8014cb8:	6878      	ldr	r0, [r7, #4]
 8014cba:	47a0      	blx	r4
 8014cbc:	2301      	movs	r3, #1
 8014cbe:	e05a      	b.n	8014d76 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x17e>
  TfLiteTensor* output = micro_context->AllocateTempOutputTensor(node, 0);
 8014cc0:	2200      	movs	r2, #0
 8014cc2:	6839      	ldr	r1, [r7, #0]
 8014cc4:	6938      	ldr	r0, [r7, #16]
 8014cc6:	f7fb faeb 	bl	80102a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
 8014cca:	60b8      	str	r0, [r7, #8]
  TF_LITE_ENSURE(context, output != nullptr);
 8014ccc:	68bb      	ldr	r3, [r7, #8]
 8014cce:	2b00      	cmp	r3, #0
 8014cd0:	d10a      	bne.n	8014ce8 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0xf0>
 8014cd2:	687b      	ldr	r3, [r7, #4]
 8014cd4:	695c      	ldr	r4, [r3, #20]
 8014cd6:	4b31      	ldr	r3, [pc, #196]	@ (8014d9c <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x1a4>)
 8014cd8:	9300      	str	r3, [sp, #0]
 8014cda:	2329      	movs	r3, #41	@ 0x29
 8014cdc:	4a2a      	ldr	r2, [pc, #168]	@ (8014d88 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x190>)
 8014cde:	492e      	ldr	r1, [pc, #184]	@ (8014d98 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x1a0>)
 8014ce0:	6878      	ldr	r0, [r7, #4]
 8014ce2:	47a0      	blx	r4
 8014ce4:	2301      	movs	r3, #1
 8014ce6:	e046      	b.n	8014d76 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x17e>

  TF_LITE_ENSURE(context, input->type == kTfLiteInt8 ||
 8014ce8:	68fb      	ldr	r3, [r7, #12]
 8014cea:	781b      	ldrb	r3, [r3, #0]
 8014cec:	2b09      	cmp	r3, #9
 8014cee:	d012      	beq.n	8014d16 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x11e>
 8014cf0:	68fb      	ldr	r3, [r7, #12]
 8014cf2:	781b      	ldrb	r3, [r3, #0]
 8014cf4:	2b07      	cmp	r3, #7
 8014cf6:	d00e      	beq.n	8014d16 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x11e>
 8014cf8:	68fb      	ldr	r3, [r7, #12]
 8014cfa:	781b      	ldrb	r3, [r3, #0]
 8014cfc:	2b03      	cmp	r3, #3
 8014cfe:	d00a      	beq.n	8014d16 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x11e>
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	695c      	ldr	r4, [r3, #20]
 8014d04:	4b26      	ldr	r3, [pc, #152]	@ (8014da0 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x1a8>)
 8014d06:	9300      	str	r3, [sp, #0]
 8014d08:	232b      	movs	r3, #43	@ 0x2b
 8014d0a:	4a1f      	ldr	r2, [pc, #124]	@ (8014d88 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x190>)
 8014d0c:	4922      	ldr	r1, [pc, #136]	@ (8014d98 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x1a0>)
 8014d0e:	6878      	ldr	r0, [r7, #4]
 8014d10:	47a0      	blx	r4
 8014d12:	2301      	movs	r3, #1
 8014d14:	e02f      	b.n	8014d76 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x17e>
                              input->type == kTfLiteInt16 ||
                              input->type == kTfLiteUInt8);
  TF_LITE_ENSURE(context, output->type == kTfLiteFloat32);
 8014d16:	68bb      	ldr	r3, [r7, #8]
 8014d18:	781b      	ldrb	r3, [r3, #0]
 8014d1a:	2b01      	cmp	r3, #1
 8014d1c:	d00a      	beq.n	8014d34 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x13c>
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	695c      	ldr	r4, [r3, #20]
 8014d22:	4b20      	ldr	r3, [pc, #128]	@ (8014da4 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x1ac>)
 8014d24:	9300      	str	r3, [sp, #0]
 8014d26:	232e      	movs	r3, #46	@ 0x2e
 8014d28:	4a17      	ldr	r2, [pc, #92]	@ (8014d88 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x190>)
 8014d2a:	491b      	ldr	r1, [pc, #108]	@ (8014d98 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x1a0>)
 8014d2c:	6878      	ldr	r0, [r7, #4]
 8014d2e:	47a0      	blx	r4
 8014d30:	2301      	movs	r3, #1
 8014d32:	e020      	b.n	8014d76 <_ZN6tflite17DequantizePrepareEP13TfLiteContextP10TfLiteNode+0x17e>

  data->quantization_params.zero_point = input->params.zero_point;
 8014d34:	68fb      	ldr	r3, [r7, #12]
 8014d36:	691a      	ldr	r2, [r3, #16]
 8014d38:	697b      	ldr	r3, [r7, #20]
 8014d3a:	609a      	str	r2, [r3, #8]
  data->quantization_params.scale = static_cast<double>(input->params.scale);
 8014d3c:	68fb      	ldr	r3, [r7, #12]
 8014d3e:	68db      	ldr	r3, [r3, #12]
 8014d40:	4618      	mov	r0, r3
 8014d42:	f7eb fc31 	bl	80005a8 <__aeabi_f2d>
 8014d46:	4602      	mov	r2, r0
 8014d48:	460b      	mov	r3, r1
 8014d4a:	6979      	ldr	r1, [r7, #20]
 8014d4c:	e9c1 2300 	strd	r2, r3, [r1]
  data->output_zero_point = output->params.zero_point;
 8014d50:	68bb      	ldr	r3, [r7, #8]
 8014d52:	691a      	ldr	r2, [r3, #16]
 8014d54:	697b      	ldr	r3, [r7, #20]
 8014d56:	619a      	str	r2, [r3, #24]

  micro_context->DeallocateTempTfLiteTensor(input);
 8014d58:	693b      	ldr	r3, [r7, #16]
 8014d5a:	681b      	ldr	r3, [r3, #0]
 8014d5c:	3318      	adds	r3, #24
 8014d5e:	681b      	ldr	r3, [r3, #0]
 8014d60:	68f9      	ldr	r1, [r7, #12]
 8014d62:	6938      	ldr	r0, [r7, #16]
 8014d64:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(output);
 8014d66:	693b      	ldr	r3, [r7, #16]
 8014d68:	681b      	ldr	r3, [r3, #0]
 8014d6a:	3318      	adds	r3, #24
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	68b9      	ldr	r1, [r7, #8]
 8014d70:	6938      	ldr	r0, [r7, #16]
 8014d72:	4798      	blx	r3

  return kTfLiteOk;
 8014d74:	2300      	movs	r3, #0
}
 8014d76:	4618      	mov	r0, r3
 8014d78:	371c      	adds	r7, #28
 8014d7a:	46bd      	mov	sp, r7
 8014d7c:	bd90      	pop	{r4, r7, pc}
 8014d7e:	bf00      	nop
 8014d80:	08022b10 	.word	0x08022b10
 8014d84:	08022b14 	.word	0x08022b14
 8014d88:	08022a98 	.word	0x08022a98
 8014d8c:	08022af4 	.word	0x08022af4
 8014d90:	08022b24 	.word	0x08022b24
 8014d94:	08022b50 	.word	0x08022b50
 8014d98:	08022b38 	.word	0x08022b38
 8014d9c:	08022b64 	.word	0x08022b64
 8014da0:	08022b78 	.word	0x08022b78
 8014da4:	08022bd4 	.word	0x08022bd4

08014da8 <_ZN6tflite15IsDynamicTensorEPK12TfLiteTensor>:
inline bool IsDynamicTensor(const TfLiteTensor* tensor) {
 8014da8:	b480      	push	{r7}
 8014daa:	b083      	sub	sp, #12
 8014dac:	af00      	add	r7, sp, #0
 8014dae:	6078      	str	r0, [r7, #4]
  return tensor->allocation_type == kTfLiteDynamic;
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	7d1b      	ldrb	r3, [r3, #20]
 8014db4:	2b04      	cmp	r3, #4
 8014db6:	bf0c      	ite	eq
 8014db8:	2301      	moveq	r3, #1
 8014dba:	2300      	movne	r3, #0
 8014dbc:	b2db      	uxtb	r3, r3
}
 8014dbe:	4618      	mov	r0, r3
 8014dc0:	370c      	adds	r7, #12
 8014dc2:	46bd      	mov	sp, r7
 8014dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dc8:	4770      	bx	lr
	...

08014dcc <_ZN6tflite12_GLOBAL__N_122GetAxisValueFromTensorEP13TfLiteContextPK12TfLiteTensorPl>:
constexpr int kAxisTensor = 1;
constexpr int kOutputTensor = 0;

TfLiteStatus GetAxisValueFromTensor(TfLiteContext* context,
                                    const TfLiteTensor* axis,
                                    int32_t* axis_value) {
 8014dcc:	b580      	push	{r7, lr}
 8014dce:	b08e      	sub	sp, #56	@ 0x38
 8014dd0:	af00      	add	r7, sp, #0
 8014dd2:	60f8      	str	r0, [r7, #12]
 8014dd4:	60b9      	str	r1, [r7, #8]
 8014dd6:	607a      	str	r2, [r7, #4]
  const int axis_dims = (tflite::GetTensorShape(axis)).DimensionsCount();
 8014dd8:	f107 0314 	add.w	r3, r7, #20
 8014ddc:	68b9      	ldr	r1, [r7, #8]
 8014dde:	4618      	mov	r0, r3
 8014de0:	f7f7 fe8c 	bl	800cafc <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
 8014de4:	f107 0314 	add.w	r3, r7, #20
 8014de8:	4618      	mov	r0, r3
 8014dea:	f7f7 fedc 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8014dee:	6378      	str	r0, [r7, #52]	@ 0x34
 8014df0:	f107 0314 	add.w	r3, r7, #20
 8014df4:	4618      	mov	r0, r3
 8014df6:	f7f7 fecb 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
  if (axis_dims > 1) {
 8014dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014dfc:	2b01      	cmp	r3, #1
 8014dfe:	dd05      	ble.n	8014e0c <_ZN6tflite12_GLOBAL__N_122GetAxisValueFromTensorEP13TfLiteContextPK12TfLiteTensorPl+0x40>
    MicroPrintf("Axis has only one element for Expand_Dims.", axis_dims);
 8014e00:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8014e02:	4812      	ldr	r0, [pc, #72]	@ (8014e4c <_ZN6tflite12_GLOBAL__N_122GetAxisValueFromTensorEP13TfLiteContextPK12TfLiteTensorPl+0x80>)
 8014e04:	f7fc fc08 	bl	8011618 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 8014e08:	2301      	movs	r3, #1
 8014e0a:	e01a      	b.n	8014e42 <_ZN6tflite12_GLOBAL__N_122GetAxisValueFromTensorEP13TfLiteContextPK12TfLiteTensorPl+0x76>
  }

  if (kTfLiteInt32 == (axis->type)) {
 8014e0c:	68bb      	ldr	r3, [r7, #8]
 8014e0e:	781b      	ldrb	r3, [r3, #0]
 8014e10:	2b02      	cmp	r3, #2
 8014e12:	d109      	bne.n	8014e28 <_ZN6tflite12_GLOBAL__N_122GetAxisValueFromTensorEP13TfLiteContextPK12TfLiteTensorPl+0x5c>
    const int32_t* axis_ptr = tflite::GetTensorData<int32_t>(axis);
 8014e14:	68b8      	ldr	r0, [r7, #8]
 8014e16:	f000 fa4d 	bl	80152b4 <_ZN6tflite13GetTensorDataIlEEPKT_PK12TfLiteTensor>
 8014e1a:	6338      	str	r0, [r7, #48]	@ 0x30
    *axis_value = axis_ptr[0];
 8014e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e1e:	681a      	ldr	r2, [r3, #0]
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	601a      	str	r2, [r3, #0]
    return kTfLiteOk;
 8014e24:	2300      	movs	r3, #0
 8014e26:	e00c      	b.n	8014e42 <_ZN6tflite12_GLOBAL__N_122GetAxisValueFromTensorEP13TfLiteContextPK12TfLiteTensorPl+0x76>
  } else {
    MicroPrintf("Axis type %s (%d) not supported by Expand_Dims.",
                TfLiteTypeGetName(axis->type), axis->type);
 8014e28:	68bb      	ldr	r3, [r7, #8]
 8014e2a:	781b      	ldrb	r3, [r3, #0]
    MicroPrintf("Axis type %s (%d) not supported by Expand_Dims.",
 8014e2c:	4618      	mov	r0, r3
 8014e2e:	f7f7 fa45 	bl	800c2bc <TfLiteTypeGetName>
 8014e32:	4601      	mov	r1, r0
                TfLiteTypeGetName(axis->type), axis->type);
 8014e34:	68bb      	ldr	r3, [r7, #8]
 8014e36:	781b      	ldrb	r3, [r3, #0]
    MicroPrintf("Axis type %s (%d) not supported by Expand_Dims.",
 8014e38:	461a      	mov	r2, r3
 8014e3a:	4805      	ldr	r0, [pc, #20]	@ (8014e50 <_ZN6tflite12_GLOBAL__N_122GetAxisValueFromTensorEP13TfLiteContextPK12TfLiteTensorPl+0x84>)
 8014e3c:	f7fc fbec 	bl	8011618 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 8014e40:	2301      	movs	r3, #1
  }
}
 8014e42:	4618      	mov	r0, r3
 8014e44:	3738      	adds	r7, #56	@ 0x38
 8014e46:	46bd      	mov	sp, r7
 8014e48:	bd80      	pop	{r7, pc}
 8014e4a:	bf00      	nop
 8014e4c:	08022bf4 	.word	0x08022bf4
 8014e50:	08022c20 	.word	0x08022c20

08014e54 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_>:
// Verifies that the output tensor's dimension shape is equivalent to inserting
// a dimension of length 1 at the dimension index axis of input's shape as
// defined in https://www.tensorflow.org/api_docs/python/tf/expand_dims.
TfLiteStatus VerifyTensorDim(TfLiteContext* context, const TfLiteTensor* input,
                             const TfLiteTensor* axis_tensor,
                             const TfLiteTensor* output) {
 8014e54:	b590      	push	{r4, r7, lr}
 8014e56:	b099      	sub	sp, #100	@ 0x64
 8014e58:	af02      	add	r7, sp, #8
 8014e5a:	60f8      	str	r0, [r7, #12]
 8014e5c:	60b9      	str	r1, [r7, #8]
 8014e5e:	607a      	str	r2, [r7, #4]
 8014e60:	603b      	str	r3, [r7, #0]
  int32_t axis_value = 0;
 8014e62:	2300      	movs	r3, #0
 8014e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  TF_LITE_ENSURE_OK(context,
 8014e66:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8014e6a:	461a      	mov	r2, r3
 8014e6c:	6879      	ldr	r1, [r7, #4]
 8014e6e:	68f8      	ldr	r0, [r7, #12]
 8014e70:	f7ff ffac 	bl	8014dcc <_ZN6tflite12_GLOBAL__N_122GetAxisValueFromTensorEP13TfLiteContextPK12TfLiteTensorPl>
 8014e74:	4603      	mov	r3, r0
 8014e76:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8014e7a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8014e7e:	2b00      	cmp	r3, #0
 8014e80:	d002      	beq.n	8014e88 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x34>
 8014e82:	f897 4053 	ldrb.w	r4, [r7, #83]	@ 0x53
 8014e86:	e0d2      	b.n	801502e <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1da>
                    GetAxisValueFromTensor(context, axis_tensor, &axis_value));

  tflite::RuntimeShape input_shape = tflite::GetTensorShape(input);
 8014e88:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8014e8c:	68b9      	ldr	r1, [r7, #8]
 8014e8e:	4618      	mov	r0, r3
 8014e90:	f7f7 fe34 	bl	800cafc <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  if (axis_value < 0) {
 8014e94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014e96:	2b00      	cmp	r3, #0
 8014e98:	da09      	bge.n	8014eae <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x5a>
    axis_value = input_shape.DimensionsCount() + 1 + axis_value;
 8014e9a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8014e9e:	4618      	mov	r0, r3
 8014ea0:	f7f7 fe81 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8014ea4:	4603      	mov	r3, r0
 8014ea6:	1c5a      	adds	r2, r3, #1
 8014ea8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014eaa:	4413      	add	r3, r2
 8014eac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  TF_LITE_ENSURE(context, axis_value <= input_shape.DimensionsCount());
 8014eae:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8014eb2:	4618      	mov	r0, r3
 8014eb4:	f7f7 fe77 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8014eb8:	4602      	mov	r2, r0
 8014eba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014ebc:	429a      	cmp	r2, r3
 8014ebe:	bfb4      	ite	lt
 8014ec0:	2301      	movlt	r3, #1
 8014ec2:	2300      	movge	r3, #0
 8014ec4:	b2db      	uxtb	r3, r3
 8014ec6:	2b00      	cmp	r3, #0
 8014ec8:	d00a      	beq.n	8014ee0 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x8c>
 8014eca:	68fb      	ldr	r3, [r7, #12]
 8014ecc:	695c      	ldr	r4, [r3, #20]
 8014ece:	4b5a      	ldr	r3, [pc, #360]	@ (8015038 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1e4>)
 8014ed0:	9300      	str	r3, [sp, #0]
 8014ed2:	2340      	movs	r3, #64	@ 0x40
 8014ed4:	4a59      	ldr	r2, [pc, #356]	@ (801503c <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1e8>)
 8014ed6:	495a      	ldr	r1, [pc, #360]	@ (8015040 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1ec>)
 8014ed8:	68f8      	ldr	r0, [r7, #12]
 8014eda:	47a0      	blx	r4
 8014edc:	2401      	movs	r4, #1
 8014ede:	e0a1      	b.n	8015024 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1d0>

  // TFLM only supports fixed dimension tensor and assumes that the output shape
  // is fully specified in the model. As such, TFLM directly use the pointer to
  // the dimension array in the model buffer.
  tflite::RuntimeShape output_shape = tflite::GetTensorShape(output);
 8014ee0:	f107 0314 	add.w	r3, r7, #20
 8014ee4:	6839      	ldr	r1, [r7, #0]
 8014ee6:	4618      	mov	r0, r3
 8014ee8:	f7f7 fe08 	bl	800cafc <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>

  TF_LITE_ENSURE(context, output_shape.DimensionsCount() ==
 8014eec:	f107 0314 	add.w	r3, r7, #20
 8014ef0:	4618      	mov	r0, r3
 8014ef2:	f7f7 fe58 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8014ef6:	4604      	mov	r4, r0
 8014ef8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8014efc:	4618      	mov	r0, r3
 8014efe:	f7f7 fe52 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8014f02:	4603      	mov	r3, r0
 8014f04:	3301      	adds	r3, #1
 8014f06:	429c      	cmp	r4, r3
 8014f08:	bf14      	ite	ne
 8014f0a:	2301      	movne	r3, #1
 8014f0c:	2300      	moveq	r3, #0
 8014f0e:	b2db      	uxtb	r3, r3
 8014f10:	2b00      	cmp	r3, #0
 8014f12:	d00a      	beq.n	8014f2a <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0xd6>
 8014f14:	68fb      	ldr	r3, [r7, #12]
 8014f16:	695c      	ldr	r4, [r3, #20]
 8014f18:	4b4a      	ldr	r3, [pc, #296]	@ (8015044 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1f0>)
 8014f1a:	9300      	str	r3, [sp, #0]
 8014f1c:	2347      	movs	r3, #71	@ 0x47
 8014f1e:	4a47      	ldr	r2, [pc, #284]	@ (801503c <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1e8>)
 8014f20:	4947      	ldr	r1, [pc, #284]	@ (8015040 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1ec>)
 8014f22:	68f8      	ldr	r0, [r7, #12]
 8014f24:	47a0      	blx	r4
 8014f26:	2401      	movs	r4, #1
 8014f28:	e077      	b.n	801501a <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1c6>
                              input_shape.DimensionsCount() + 1);
  for (int i = 0; i < output_shape.DimensionsCount(); ++i) {
 8014f2a:	2300      	movs	r3, #0
 8014f2c:	657b      	str	r3, [r7, #84]	@ 0x54
 8014f2e:	e065      	b.n	8014ffc <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1a8>
    if (i < axis_value) {
 8014f30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014f32:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8014f34:	429a      	cmp	r2, r3
 8014f36:	da1f      	bge.n	8014f78 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x124>
      TF_LITE_ENSURE(context, output_shape.Dims(i) == input_shape.Dims(i));
 8014f38:	f107 0314 	add.w	r3, r7, #20
 8014f3c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8014f3e:	4618      	mov	r0, r3
 8014f40:	f7f7 fe3d 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8014f44:	4604      	mov	r4, r0
 8014f46:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8014f4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8014f4c:	4618      	mov	r0, r3
 8014f4e:	f7f7 fe36 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8014f52:	4603      	mov	r3, r0
 8014f54:	429c      	cmp	r4, r3
 8014f56:	bf14      	ite	ne
 8014f58:	2301      	movne	r3, #1
 8014f5a:	2300      	moveq	r3, #0
 8014f5c:	b2db      	uxtb	r3, r3
 8014f5e:	2b00      	cmp	r3, #0
 8014f60:	d049      	beq.n	8014ff6 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1a2>
 8014f62:	68fb      	ldr	r3, [r7, #12]
 8014f64:	695c      	ldr	r4, [r3, #20]
 8014f66:	4b38      	ldr	r3, [pc, #224]	@ (8015048 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1f4>)
 8014f68:	9300      	str	r3, [sp, #0]
 8014f6a:	234b      	movs	r3, #75	@ 0x4b
 8014f6c:	4a33      	ldr	r2, [pc, #204]	@ (801503c <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1e8>)
 8014f6e:	4934      	ldr	r1, [pc, #208]	@ (8015040 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1ec>)
 8014f70:	68f8      	ldr	r0, [r7, #12]
 8014f72:	47a0      	blx	r4
 8014f74:	2401      	movs	r4, #1
 8014f76:	e050      	b.n	801501a <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1c6>
    } else if (i == axis_value) {
 8014f78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014f7a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8014f7c:	429a      	cmp	r2, r3
 8014f7e:	d118      	bne.n	8014fb2 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x15e>
      TF_LITE_ENSURE(context, output_shape.Dims(i) == 1);
 8014f80:	f107 0314 	add.w	r3, r7, #20
 8014f84:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8014f86:	4618      	mov	r0, r3
 8014f88:	f7f7 fe19 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8014f8c:	4603      	mov	r3, r0
 8014f8e:	2b01      	cmp	r3, #1
 8014f90:	bf14      	ite	ne
 8014f92:	2301      	movne	r3, #1
 8014f94:	2300      	moveq	r3, #0
 8014f96:	b2db      	uxtb	r3, r3
 8014f98:	2b00      	cmp	r3, #0
 8014f9a:	d02c      	beq.n	8014ff6 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1a2>
 8014f9c:	68fb      	ldr	r3, [r7, #12]
 8014f9e:	695c      	ldr	r4, [r3, #20]
 8014fa0:	4b2a      	ldr	r3, [pc, #168]	@ (801504c <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1f8>)
 8014fa2:	9300      	str	r3, [sp, #0]
 8014fa4:	234d      	movs	r3, #77	@ 0x4d
 8014fa6:	4a25      	ldr	r2, [pc, #148]	@ (801503c <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1e8>)
 8014fa8:	4925      	ldr	r1, [pc, #148]	@ (8015040 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1ec>)
 8014faa:	68f8      	ldr	r0, [r7, #12]
 8014fac:	47a0      	blx	r4
 8014fae:	2401      	movs	r4, #1
 8014fb0:	e033      	b.n	801501a <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1c6>
    } else {
      TF_LITE_ENSURE(context, output_shape.Dims(i) == input_shape.Dims(i - 1));
 8014fb2:	f107 0314 	add.w	r3, r7, #20
 8014fb6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8014fb8:	4618      	mov	r0, r3
 8014fba:	f7f7 fe00 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8014fbe:	4604      	mov	r4, r0
 8014fc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014fc2:	1e5a      	subs	r2, r3, #1
 8014fc4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8014fc8:	4611      	mov	r1, r2
 8014fca:	4618      	mov	r0, r3
 8014fcc:	f7f7 fdf7 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8014fd0:	4603      	mov	r3, r0
 8014fd2:	429c      	cmp	r4, r3
 8014fd4:	bf14      	ite	ne
 8014fd6:	2301      	movne	r3, #1
 8014fd8:	2300      	moveq	r3, #0
 8014fda:	b2db      	uxtb	r3, r3
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d00a      	beq.n	8014ff6 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1a2>
 8014fe0:	68fb      	ldr	r3, [r7, #12]
 8014fe2:	695c      	ldr	r4, [r3, #20]
 8014fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8015050 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1fc>)
 8014fe6:	9300      	str	r3, [sp, #0]
 8014fe8:	234f      	movs	r3, #79	@ 0x4f
 8014fea:	4a14      	ldr	r2, [pc, #80]	@ (801503c <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1e8>)
 8014fec:	4914      	ldr	r1, [pc, #80]	@ (8015040 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1ec>)
 8014fee:	68f8      	ldr	r0, [r7, #12]
 8014ff0:	47a0      	blx	r4
 8014ff2:	2401      	movs	r4, #1
 8014ff4:	e011      	b.n	801501a <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0x1c6>
  for (int i = 0; i < output_shape.DimensionsCount(); ++i) {
 8014ff6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014ff8:	3301      	adds	r3, #1
 8014ffa:	657b      	str	r3, [r7, #84]	@ 0x54
 8014ffc:	f107 0314 	add.w	r3, r7, #20
 8015000:	4618      	mov	r0, r3
 8015002:	f7f7 fdd0 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8015006:	4602      	mov	r2, r0
 8015008:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801500a:	4293      	cmp	r3, r2
 801500c:	bfb4      	ite	lt
 801500e:	2301      	movlt	r3, #1
 8015010:	2300      	movge	r3, #0
 8015012:	b2db      	uxtb	r3, r3
 8015014:	2b00      	cmp	r3, #0
 8015016:	d18b      	bne.n	8014f30 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_+0xdc>
    }
  }
  return kTfLiteOk;
 8015018:	2400      	movs	r4, #0
}
 801501a:	f107 0314 	add.w	r3, r7, #20
 801501e:	4618      	mov	r0, r3
 8015020:	f7f7 fdb6 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
 8015024:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8015028:	4618      	mov	r0, r3
 801502a:	f7f7 fdb1 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
 801502e:	4623      	mov	r3, r4
 8015030:	4618      	mov	r0, r3
 8015032:	375c      	adds	r7, #92	@ 0x5c
 8015034:	46bd      	mov	sp, r7
 8015036:	bd90      	pop	{r4, r7, pc}
 8015038:	08022cbc 	.word	0x08022cbc
 801503c:	08022c50 	.word	0x08022c50
 8015040:	08022ca4 	.word	0x08022ca4
 8015044:	08022ce8 	.word	0x08022ce8
 8015048:	08022d2c 	.word	0x08022d2c
 801504c:	08022d58 	.word	0x08022d58
 8015050:	08022d74 	.word	0x08022d74

08015054 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 8015054:	b590      	push	{r4, r7, lr}
 8015056:	b08d      	sub	sp, #52	@ 0x34
 8015058:	af04      	add	r7, sp, #16
 801505a:	6078      	str	r0, [r7, #4]
 801505c:	6039      	str	r1, [r7, #0]
  MicroContext* micro_context = GetMicroContext(context);
 801505e:	6878      	ldr	r0, [r7, #4]
 8015060:	f7fb fdd9 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8015064:	61f8      	str	r0, [r7, #28]

  TF_LITE_ENSURE_EQ(context, NumInputs(node), 2);
 8015066:	6838      	ldr	r0, [r7, #0]
 8015068:	f7fd fac4 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 801506c:	4603      	mov	r3, r0
 801506e:	2b02      	cmp	r3, #2
 8015070:	bf14      	ite	ne
 8015072:	2301      	movne	r3, #1
 8015074:	2300      	moveq	r3, #0
 8015076:	b2db      	uxtb	r3, r3
 8015078:	2b00      	cmp	r3, #0
 801507a:	d013      	beq.n	80150a4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x50>
 801507c:	687b      	ldr	r3, [r7, #4]
 801507e:	695c      	ldr	r4, [r3, #20]
 8015080:	6838      	ldr	r0, [r7, #0]
 8015082:	f7fd fab7 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 8015086:	4603      	mov	r3, r0
 8015088:	2202      	movs	r2, #2
 801508a:	9203      	str	r2, [sp, #12]
 801508c:	9302      	str	r3, [sp, #8]
 801508e:	4b4e      	ldr	r3, [pc, #312]	@ (80151c8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x174>)
 8015090:	9301      	str	r3, [sp, #4]
 8015092:	4b4e      	ldr	r3, [pc, #312]	@ (80151cc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x178>)
 8015094:	9300      	str	r3, [sp, #0]
 8015096:	2358      	movs	r3, #88	@ 0x58
 8015098:	4a4d      	ldr	r2, [pc, #308]	@ (80151d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x17c>)
 801509a:	494e      	ldr	r1, [pc, #312]	@ (80151d4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x180>)
 801509c:	6878      	ldr	r0, [r7, #4]
 801509e:	47a0      	blx	r4
 80150a0:	2301      	movs	r3, #1
 80150a2:	e08c      	b.n	80151be <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16a>
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 80150a4:	6838      	ldr	r0, [r7, #0]
 80150a6:	f7fd fab8 	bl	801261a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 80150aa:	4603      	mov	r3, r0
 80150ac:	2b01      	cmp	r3, #1
 80150ae:	bf14      	ite	ne
 80150b0:	2301      	movne	r3, #1
 80150b2:	2300      	moveq	r3, #0
 80150b4:	b2db      	uxtb	r3, r3
 80150b6:	2b00      	cmp	r3, #0
 80150b8:	d013      	beq.n	80150e2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8e>
 80150ba:	687b      	ldr	r3, [r7, #4]
 80150bc:	695c      	ldr	r4, [r3, #20]
 80150be:	6838      	ldr	r0, [r7, #0]
 80150c0:	f7fd faab 	bl	801261a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 80150c4:	4603      	mov	r3, r0
 80150c6:	2201      	movs	r2, #1
 80150c8:	9203      	str	r2, [sp, #12]
 80150ca:	9302      	str	r3, [sp, #8]
 80150cc:	4b42      	ldr	r3, [pc, #264]	@ (80151d8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x184>)
 80150ce:	9301      	str	r3, [sp, #4]
 80150d0:	4b42      	ldr	r3, [pc, #264]	@ (80151dc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x188>)
 80150d2:	9300      	str	r3, [sp, #0]
 80150d4:	2359      	movs	r3, #89	@ 0x59
 80150d6:	4a3e      	ldr	r2, [pc, #248]	@ (80151d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x17c>)
 80150d8:	493e      	ldr	r1, [pc, #248]	@ (80151d4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x180>)
 80150da:	6878      	ldr	r0, [r7, #4]
 80150dc:	47a0      	blx	r4
 80150de:	2301      	movs	r3, #1
 80150e0:	e06d      	b.n	80151be <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16a>
  TfLiteTensor* input =
      micro_context->AllocateTempInputTensor(node, kInputTensor);
 80150e2:	2200      	movs	r2, #0
 80150e4:	6839      	ldr	r1, [r7, #0]
 80150e6:	69f8      	ldr	r0, [r7, #28]
 80150e8:	f7fb f8b7 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 80150ec:	61b8      	str	r0, [r7, #24]
  TF_LITE_ENSURE(context, input != nullptr);
 80150ee:	69bb      	ldr	r3, [r7, #24]
 80150f0:	2b00      	cmp	r3, #0
 80150f2:	d10a      	bne.n	801510a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xb6>
 80150f4:	687b      	ldr	r3, [r7, #4]
 80150f6:	695c      	ldr	r4, [r3, #20]
 80150f8:	4b39      	ldr	r3, [pc, #228]	@ (80151e0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
 80150fa:	9300      	str	r3, [sp, #0]
 80150fc:	235c      	movs	r3, #92	@ 0x5c
 80150fe:	4a34      	ldr	r2, [pc, #208]	@ (80151d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x17c>)
 8015100:	4938      	ldr	r1, [pc, #224]	@ (80151e4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x190>)
 8015102:	6878      	ldr	r0, [r7, #4]
 8015104:	47a0      	blx	r4
 8015106:	2301      	movs	r3, #1
 8015108:	e059      	b.n	80151be <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16a>
  TfLiteTensor* axis =
      micro_context->AllocateTempInputTensor(node, kAxisTensor);
 801510a:	2201      	movs	r2, #1
 801510c:	6839      	ldr	r1, [r7, #0]
 801510e:	69f8      	ldr	r0, [r7, #28]
 8015110:	f7fb f8a3 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 8015114:	6178      	str	r0, [r7, #20]
  TF_LITE_ENSURE(context, axis != nullptr);
 8015116:	697b      	ldr	r3, [r7, #20]
 8015118:	2b00      	cmp	r3, #0
 801511a:	d10a      	bne.n	8015132 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xde>
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	695c      	ldr	r4, [r3, #20]
 8015120:	4b31      	ldr	r3, [pc, #196]	@ (80151e8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x194>)
 8015122:	9300      	str	r3, [sp, #0]
 8015124:	235f      	movs	r3, #95	@ 0x5f
 8015126:	4a2a      	ldr	r2, [pc, #168]	@ (80151d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x17c>)
 8015128:	492e      	ldr	r1, [pc, #184]	@ (80151e4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x190>)
 801512a:	6878      	ldr	r0, [r7, #4]
 801512c:	47a0      	blx	r4
 801512e:	2301      	movs	r3, #1
 8015130:	e045      	b.n	80151be <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16a>
  TfLiteTensor* output =
      micro_context->AllocateTempOutputTensor(node, kOutputTensor);
 8015132:	2200      	movs	r2, #0
 8015134:	6839      	ldr	r1, [r7, #0]
 8015136:	69f8      	ldr	r0, [r7, #28]
 8015138:	f7fb f8b2 	bl	80102a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
 801513c:	6138      	str	r0, [r7, #16]
  TF_LITE_ENSURE(context, output != nullptr);
 801513e:	693b      	ldr	r3, [r7, #16]
 8015140:	2b00      	cmp	r3, #0
 8015142:	d10a      	bne.n	801515a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x106>
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	695c      	ldr	r4, [r3, #20]
 8015148:	4b28      	ldr	r3, [pc, #160]	@ (80151ec <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x198>)
 801514a:	9300      	str	r3, [sp, #0]
 801514c:	2362      	movs	r3, #98	@ 0x62
 801514e:	4a20      	ldr	r2, [pc, #128]	@ (80151d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x17c>)
 8015150:	4924      	ldr	r1, [pc, #144]	@ (80151e4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x190>)
 8015152:	6878      	ldr	r0, [r7, #4]
 8015154:	47a0      	blx	r4
 8015156:	2301      	movs	r3, #1
 8015158:	e031      	b.n	80151be <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16a>
  output->type = input->type;
 801515a:	69bb      	ldr	r3, [r7, #24]
 801515c:	781a      	ldrb	r2, [r3, #0]
 801515e:	693b      	ldr	r3, [r7, #16]
 8015160:	701a      	strb	r2, [r3, #0]
  if (IsDynamicTensor(axis)) {
 8015162:	6978      	ldr	r0, [r7, #20]
 8015164:	f7ff fe20 	bl	8014da8 <_ZN6tflite15IsDynamicTensorEPK12TfLiteTensor>
 8015168:	4603      	mov	r3, r0
 801516a:	2b00      	cmp	r3, #0
 801516c:	d004      	beq.n	8015178 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x124>
    MicroPrintf("DynamicTensor is not yet supported by Expand_Dims.");
 801516e:	4820      	ldr	r0, [pc, #128]	@ (80151f0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x19c>)
 8015170:	f7fc fa52 	bl	8011618 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 8015174:	2301      	movs	r3, #1
 8015176:	e022      	b.n	80151be <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16a>
  }
  TF_LITE_ENSURE_OK(context, VerifyTensorDim(context, input, axis, output));
 8015178:	693b      	ldr	r3, [r7, #16]
 801517a:	697a      	ldr	r2, [r7, #20]
 801517c:	69b9      	ldr	r1, [r7, #24]
 801517e:	6878      	ldr	r0, [r7, #4]
 8015180:	f7ff fe68 	bl	8014e54 <_ZN6tflite12_GLOBAL__N_115VerifyTensorDimEP13TfLiteContextPK12TfLiteTensorS5_S5_>
 8015184:	4603      	mov	r3, r0
 8015186:	73fb      	strb	r3, [r7, #15]
 8015188:	7bfb      	ldrb	r3, [r7, #15]
 801518a:	2b00      	cmp	r3, #0
 801518c:	d001      	beq.n	8015192 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x13e>
 801518e:	7bfb      	ldrb	r3, [r7, #15]
 8015190:	e015      	b.n	80151be <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16a>

  micro_context->DeallocateTempTfLiteTensor(input);
 8015192:	69fb      	ldr	r3, [r7, #28]
 8015194:	681b      	ldr	r3, [r3, #0]
 8015196:	3318      	adds	r3, #24
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	69b9      	ldr	r1, [r7, #24]
 801519c:	69f8      	ldr	r0, [r7, #28]
 801519e:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(axis);
 80151a0:	69fb      	ldr	r3, [r7, #28]
 80151a2:	681b      	ldr	r3, [r3, #0]
 80151a4:	3318      	adds	r3, #24
 80151a6:	681b      	ldr	r3, [r3, #0]
 80151a8:	6979      	ldr	r1, [r7, #20]
 80151aa:	69f8      	ldr	r0, [r7, #28]
 80151ac:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(output);
 80151ae:	69fb      	ldr	r3, [r7, #28]
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	3318      	adds	r3, #24
 80151b4:	681b      	ldr	r3, [r3, #0]
 80151b6:	6939      	ldr	r1, [r7, #16]
 80151b8:	69f8      	ldr	r0, [r7, #28]
 80151ba:	4798      	blx	r3
  return kTfLiteOk;
 80151bc:	2300      	movs	r3, #0
}
 80151be:	4618      	mov	r0, r3
 80151c0:	3724      	adds	r7, #36	@ 0x24
 80151c2:	46bd      	mov	sp, r7
 80151c4:	bd90      	pop	{r4, r7, pc}
 80151c6:	bf00      	nop
 80151c8:	08022dc0 	.word	0x08022dc0
 80151cc:	08022dc4 	.word	0x08022dc4
 80151d0:	08022c50 	.word	0x08022c50
 80151d4:	08022da4 	.word	0x08022da4
 80151d8:	08022dd4 	.word	0x08022dd4
 80151dc:	08022dd8 	.word	0x08022dd8
 80151e0:	08022dec 	.word	0x08022dec
 80151e4:	08022ca4 	.word	0x08022ca4
 80151e8:	08022e00 	.word	0x08022e00
 80151ec:	08022e10 	.word	0x08022e10
 80151f0:	08022e24 	.word	0x08022e24

080151f4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
  for (int i = 0; i < num_elements; ++i) {
    out[i] = in[i];
  }
}

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 80151f4:	b590      	push	{r4, r7, lr}
 80151f6:	b087      	sub	sp, #28
 80151f8:	af00      	add	r7, sp, #0
 80151fa:	6078      	str	r0, [r7, #4]
 80151fc:	6039      	str	r1, [r7, #0]
  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 80151fe:	2200      	movs	r2, #0
 8015200:	6839      	ldr	r1, [r7, #0]
 8015202:	6878      	ldr	r0, [r7, #4]
 8015204:	f000 ff47 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8015208:	6178      	str	r0, [r7, #20]
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 801520a:	2200      	movs	r2, #0
 801520c:	6839      	ldr	r1, [r7, #0]
 801520e:	6878      	ldr	r0, [r7, #4]
 8015210:	f000 ff51 	bl	80160b6 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 8015214:	6138      	str	r0, [r7, #16]
  const int flat_size = ElementCount(*input->dims);
 8015216:	697b      	ldr	r3, [r7, #20]
 8015218:	685b      	ldr	r3, [r3, #4]
 801521a:	4618      	mov	r0, r3
 801521c:	f7fc fdbe 	bl	8011d9c <_ZN6tflite12ElementCountERK14TfLiteIntArray>
 8015220:	60f8      	str	r0, [r7, #12]

  switch (input->type) {
 8015222:	697b      	ldr	r3, [r7, #20]
 8015224:	7a1b      	ldrb	r3, [r3, #8]
 8015226:	2b01      	cmp	r3, #1
 8015228:	d002      	beq.n	8015230 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3c>
 801522a:	2b09      	cmp	r3, #9
 801522c:	d00e      	beq.n	801524c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x58>
 801522e:	e01b      	b.n	8015268 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x74>
    case kTfLiteFloat32: {
      memCopyN(tflite::micro::GetTensorData<float>(output),
 8015230:	6938      	ldr	r0, [r7, #16]
 8015232:	f7fd f8f5 	bl	8012420 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 8015236:	4604      	mov	r4, r0
 8015238:	6978      	ldr	r0, [r7, #20]
 801523a:	f7fd f8e2 	bl	8012402 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 801523e:	4603      	mov	r3, r0
 8015240:	68fa      	ldr	r2, [r7, #12]
 8015242:	4619      	mov	r1, r3
 8015244:	4620      	mov	r0, r4
 8015246:	f000 f846 	bl	80152d6 <_ZN6tflite12_GLOBAL__N_18memCopyNIfEEvPT_PKS2_i>
               tflite::micro::GetTensorData<float>(input), flat_size);
    } break;
 801524a:	e015      	b.n	8015278 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x84>
    case kTfLiteInt8: {
      memCopyN(tflite::micro::GetTensorData<int8_t>(output),
 801524c:	6938      	ldr	r0, [r7, #16]
 801524e:	f7fd f905 	bl	801245c <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 8015252:	4604      	mov	r4, r0
 8015254:	6978      	ldr	r0, [r7, #20]
 8015256:	f7fd f8f2 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 801525a:	4603      	mov	r3, r0
 801525c:	68fa      	ldr	r2, [r7, #12]
 801525e:	4619      	mov	r1, r3
 8015260:	4620      	mov	r0, r4
 8015262:	f000 f859 	bl	8015318 <_ZN6tflite12_GLOBAL__N_18memCopyNIaEEvPT_PKS2_i>
               tflite::micro::GetTensorData<int8_t>(input), flat_size);
    } break;
 8015266:	e007      	b.n	8015278 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x84>
    default:
      MicroPrintf(
          "Expand_Dims only currently supports int8 and float32, got %d.",
          input->type);
 8015268:	697b      	ldr	r3, [r7, #20]
 801526a:	7a1b      	ldrb	r3, [r3, #8]
      MicroPrintf(
 801526c:	4619      	mov	r1, r3
 801526e:	4805      	ldr	r0, [pc, #20]	@ (8015284 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x90>)
 8015270:	f7fc f9d2 	bl	8011618 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 8015274:	2301      	movs	r3, #1
 8015276:	e000      	b.n	801527a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x86>
  }
  return kTfLiteOk;
 8015278:	2300      	movs	r3, #0
}
 801527a:	4618      	mov	r0, r3
 801527c:	371c      	adds	r7, #28
 801527e:	46bd      	mov	sp, r7
 8015280:	bd90      	pop	{r4, r7, pc}
 8015282:	bf00      	nop
 8015284:	08022e58 	.word	0x08022e58

08015288 <_ZN6tflite20Register_EXPAND_DIMSEv>:
}  // namespace

TfLiteRegistration Register_EXPAND_DIMS() {
 8015288:	b580      	push	{r7, lr}
 801528a:	b084      	sub	sp, #16
 801528c:	af02      	add	r7, sp, #8
 801528e:	6078      	str	r0, [r7, #4]
  return tflite::micro::RegisterOp(nullptr, Prepare, Eval);
 8015290:	6878      	ldr	r0, [r7, #4]
 8015292:	2300      	movs	r3, #0
 8015294:	9300      	str	r3, [sp, #0]
 8015296:	4b05      	ldr	r3, [pc, #20]	@ (80152ac <_ZN6tflite20Register_EXPAND_DIMSEv+0x24>)
 8015298:	4a05      	ldr	r2, [pc, #20]	@ (80152b0 <_ZN6tflite20Register_EXPAND_DIMSEv+0x28>)
 801529a:	2100      	movs	r1, #0
 801529c:	f000 feac 	bl	8015ff8 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_E>
 80152a0:	bf00      	nop
}
 80152a2:	6878      	ldr	r0, [r7, #4]
 80152a4:	3708      	adds	r7, #8
 80152a6:	46bd      	mov	sp, r7
 80152a8:	bd80      	pop	{r7, pc}
 80152aa:	bf00      	nop
 80152ac:	080151f5 	.word	0x080151f5
 80152b0:	08015055 	.word	0x08015055

080152b4 <_ZN6tflite13GetTensorDataIlEEPKT_PK12TfLiteTensor>:

template <typename T>
inline const T* GetTensorData(const TfLiteTensor* tensor) {
 80152b4:	b480      	push	{r7}
 80152b6:	b083      	sub	sp, #12
 80152b8:	af00      	add	r7, sp, #0
 80152ba:	6078      	str	r0, [r7, #4]
  return tensor != nullptr ? reinterpret_cast<const T*>(tensor->data.raw)
 80152bc:	687b      	ldr	r3, [r7, #4]
 80152be:	2b00      	cmp	r3, #0
 80152c0:	d002      	beq.n	80152c8 <_ZN6tflite13GetTensorDataIlEEPKT_PK12TfLiteTensor+0x14>
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	685b      	ldr	r3, [r3, #4]
                           : nullptr;
 80152c6:	e000      	b.n	80152ca <_ZN6tflite13GetTensorDataIlEEPKT_PK12TfLiteTensor+0x16>
  return tensor != nullptr ? reinterpret_cast<const T*>(tensor->data.raw)
 80152c8:	2300      	movs	r3, #0
}
 80152ca:	4618      	mov	r0, r3
 80152cc:	370c      	adds	r7, #12
 80152ce:	46bd      	mov	sp, r7
 80152d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152d4:	4770      	bx	lr

080152d6 <_ZN6tflite12_GLOBAL__N_18memCopyNIfEEvPT_PKS2_i>:
void memCopyN(T* out, const T* in, const int num_elements) {
 80152d6:	b480      	push	{r7}
 80152d8:	b087      	sub	sp, #28
 80152da:	af00      	add	r7, sp, #0
 80152dc:	60f8      	str	r0, [r7, #12]
 80152de:	60b9      	str	r1, [r7, #8]
 80152e0:	607a      	str	r2, [r7, #4]
  for (int i = 0; i < num_elements; ++i) {
 80152e2:	2300      	movs	r3, #0
 80152e4:	617b      	str	r3, [r7, #20]
 80152e6:	e00c      	b.n	8015302 <_ZN6tflite12_GLOBAL__N_18memCopyNIfEEvPT_PKS2_i+0x2c>
    out[i] = in[i];
 80152e8:	697b      	ldr	r3, [r7, #20]
 80152ea:	009b      	lsls	r3, r3, #2
 80152ec:	68ba      	ldr	r2, [r7, #8]
 80152ee:	441a      	add	r2, r3
 80152f0:	697b      	ldr	r3, [r7, #20]
 80152f2:	009b      	lsls	r3, r3, #2
 80152f4:	68f9      	ldr	r1, [r7, #12]
 80152f6:	440b      	add	r3, r1
 80152f8:	6812      	ldr	r2, [r2, #0]
 80152fa:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < num_elements; ++i) {
 80152fc:	697b      	ldr	r3, [r7, #20]
 80152fe:	3301      	adds	r3, #1
 8015300:	617b      	str	r3, [r7, #20]
 8015302:	697a      	ldr	r2, [r7, #20]
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	429a      	cmp	r2, r3
 8015308:	dbee      	blt.n	80152e8 <_ZN6tflite12_GLOBAL__N_18memCopyNIfEEvPT_PKS2_i+0x12>
}
 801530a:	bf00      	nop
 801530c:	bf00      	nop
 801530e:	371c      	adds	r7, #28
 8015310:	46bd      	mov	sp, r7
 8015312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015316:	4770      	bx	lr

08015318 <_ZN6tflite12_GLOBAL__N_18memCopyNIaEEvPT_PKS2_i>:
void memCopyN(T* out, const T* in, const int num_elements) {
 8015318:	b480      	push	{r7}
 801531a:	b087      	sub	sp, #28
 801531c:	af00      	add	r7, sp, #0
 801531e:	60f8      	str	r0, [r7, #12]
 8015320:	60b9      	str	r1, [r7, #8]
 8015322:	607a      	str	r2, [r7, #4]
  for (int i = 0; i < num_elements; ++i) {
 8015324:	2300      	movs	r3, #0
 8015326:	617b      	str	r3, [r7, #20]
 8015328:	e00b      	b.n	8015342 <_ZN6tflite12_GLOBAL__N_18memCopyNIaEEvPT_PKS2_i+0x2a>
    out[i] = in[i];
 801532a:	697b      	ldr	r3, [r7, #20]
 801532c:	68ba      	ldr	r2, [r7, #8]
 801532e:	441a      	add	r2, r3
 8015330:	697b      	ldr	r3, [r7, #20]
 8015332:	68f9      	ldr	r1, [r7, #12]
 8015334:	440b      	add	r3, r1
 8015336:	f992 2000 	ldrsb.w	r2, [r2]
 801533a:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < num_elements; ++i) {
 801533c:	697b      	ldr	r3, [r7, #20]
 801533e:	3301      	adds	r3, #1
 8015340:	617b      	str	r3, [r7, #20]
 8015342:	697a      	ldr	r2, [r7, #20]
 8015344:	687b      	ldr	r3, [r7, #4]
 8015346:	429a      	cmp	r2, r3
 8015348:	dbef      	blt.n	801532a <_ZN6tflite12_GLOBAL__N_18memCopyNIaEEvPT_PKS2_i+0x12>
}
 801534a:	bf00      	nop
 801534c:	bf00      	nop
 801534e:	371c      	adds	r7, #28
 8015350:	46bd      	mov	sp, r7
 8015352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015356:	4770      	bx	lr

08015358 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>:
}

// Data is required to be contiguous, and so many operators can use either the
// full array flat size or the flat size with one dimension skipped (commonly
// the depth).
inline int FlatSizeSkipDim(const RuntimeShape& shape, int skip_dim) {
 8015358:	b580      	push	{r7, lr}
 801535a:	b086      	sub	sp, #24
 801535c:	af00      	add	r7, sp, #0
 801535e:	6078      	str	r0, [r7, #4]
 8015360:	6039      	str	r1, [r7, #0]
  const int dims_count = shape.DimensionsCount();
 8015362:	6878      	ldr	r0, [r7, #4]
 8015364:	f7f7 fc1f 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8015368:	60f8      	str	r0, [r7, #12]
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 801536a:	683b      	ldr	r3, [r7, #0]
 801536c:	2b00      	cmp	r3, #0
 801536e:	db03      	blt.n	8015378 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x20>
 8015370:	683a      	ldr	r2, [r7, #0]
 8015372:	68fb      	ldr	r3, [r7, #12]
 8015374:	429a      	cmp	r2, r3
 8015376:	db01      	blt.n	801537c <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x24>
 8015378:	f006 fd94 	bl	801bea4 <abort>
  const auto* dims_data = shape.DimsData();
 801537c:	6878      	ldr	r0, [r7, #4]
 801537e:	f7f7 fc69 	bl	800cc54 <_ZNK6tflite12RuntimeShape8DimsDataEv>
 8015382:	60b8      	str	r0, [r7, #8]
  int flat_size = 1;
 8015384:	2301      	movs	r3, #1
 8015386:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < dims_count; ++i) {
 8015388:	2300      	movs	r3, #0
 801538a:	613b      	str	r3, [r7, #16]
 801538c:	e011      	b.n	80153b2 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x5a>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 801538e:	693a      	ldr	r2, [r7, #16]
 8015390:	683b      	ldr	r3, [r7, #0]
 8015392:	429a      	cmp	r2, r3
 8015394:	d005      	beq.n	80153a2 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x4a>
 8015396:	693b      	ldr	r3, [r7, #16]
 8015398:	009b      	lsls	r3, r3, #2
 801539a:	68ba      	ldr	r2, [r7, #8]
 801539c:	4413      	add	r3, r2
 801539e:	681b      	ldr	r3, [r3, #0]
 80153a0:	e000      	b.n	80153a4 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x4c>
 80153a2:	2301      	movs	r3, #1
 80153a4:	697a      	ldr	r2, [r7, #20]
 80153a6:	fb02 f303 	mul.w	r3, r2, r3
 80153aa:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < dims_count; ++i) {
 80153ac:	693b      	ldr	r3, [r7, #16]
 80153ae:	3301      	adds	r3, #1
 80153b0:	613b      	str	r3, [r7, #16]
 80153b2:	693a      	ldr	r2, [r7, #16]
 80153b4:	68fb      	ldr	r3, [r7, #12]
 80153b6:	429a      	cmp	r2, r3
 80153b8:	dbe9      	blt.n	801538e <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x36>
  }
  return flat_size;
 80153ba:	697b      	ldr	r3, [r7, #20]
}
 80153bc:	4618      	mov	r0, r3
 80153be:	3718      	adds	r7, #24
 80153c0:	46bd      	mov	sp, r7
 80153c2:	bd80      	pop	{r7, pc}

080153c4 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf>:
inline void FullyConnected(
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const float* input_data, const RuntimeShape& weights_shape,
    const float* weights_data, const RuntimeShape& bias_shape,
    const float* bias_data, const RuntimeShape& output_shape,
    float* output_data) {
 80153c4:	b590      	push	{r4, r7, lr}
 80153c6:	b091      	sub	sp, #68	@ 0x44
 80153c8:	af00      	add	r7, sp, #0
 80153ca:	60f8      	str	r0, [r7, #12]
 80153cc:	60b9      	str	r1, [r7, #8]
 80153ce:	607a      	str	r2, [r7, #4]
 80153d0:	603b      	str	r3, [r7, #0]
  const float output_activation_min = params.float_activation_min;
 80153d2:	68fb      	ldr	r3, [r7, #12]
 80153d4:	69db      	ldr	r3, [r3, #28]
 80153d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  const float output_activation_max = params.float_activation_max;
 80153d8:	68fb      	ldr	r3, [r7, #12]
 80153da:	6a1b      	ldr	r3, [r3, #32]
 80153dc:	627b      	str	r3, [r7, #36]	@ 0x24
  // TODO(b/62193649): This really should be:
  //     const int batches = ArraySize(output_dims, 1);
  // but the current --variable_batch hack consists in overwriting the 3rd
  // dimension with the runtime batch size, as we don't keep track for each
  // array of which dimension is the batch dimension in it.
  const int output_dims_count = output_shape.DimensionsCount();
 80153de:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80153e0:	f7f7 fbe1 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 80153e4:	6238      	str	r0, [r7, #32]
  const int weights_dims_count = weights_shape.DimensionsCount();
 80153e6:	6838      	ldr	r0, [r7, #0]
 80153e8:	f7f7 fbdd 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 80153ec:	61f8      	str	r0, [r7, #28]
  const int batches = FlatSizeSkipDim(output_shape, output_dims_count - 1);
 80153ee:	6a3b      	ldr	r3, [r7, #32]
 80153f0:	3b01      	subs	r3, #1
 80153f2:	4619      	mov	r1, r3
 80153f4:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80153f6:	f7ff ffaf 	bl	8015358 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>
 80153fa:	61b8      	str	r0, [r7, #24]
  const int output_depth = MatchingDim(weights_shape, weights_dims_count - 2,
 80153fc:	69fb      	ldr	r3, [r7, #28]
 80153fe:	1e99      	subs	r1, r3, #2
 8015400:	6a3b      	ldr	r3, [r7, #32]
 8015402:	3b01      	subs	r3, #1
 8015404:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015406:	6838      	ldr	r0, [r7, #0]
 8015408:	f7fd fa58 	bl	80128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 801540c:	6178      	str	r0, [r7, #20]
                                       output_shape, output_dims_count - 1);
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
 801540e:	69fb      	ldr	r3, [r7, #28]
 8015410:	3b01      	subs	r3, #1
 8015412:	4619      	mov	r1, r3
 8015414:	6838      	ldr	r0, [r7, #0]
 8015416:	f7f7 fbd2 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 801541a:	6138      	str	r0, [r7, #16]
  for (int b = 0; b < batches; ++b) {
 801541c:	2300      	movs	r3, #0
 801541e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015420:	e05e      	b.n	80154e0 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x11c>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 8015422:	2300      	movs	r3, #0
 8015424:	63bb      	str	r3, [r7, #56]	@ 0x38
 8015426:	e054      	b.n	80154d2 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x10e>
      float total = 0.f;
 8015428:	f04f 0300 	mov.w	r3, #0
 801542c:	637b      	str	r3, [r7, #52]	@ 0x34
      for (int d = 0; d < accum_depth; ++d) {
 801542e:	2300      	movs	r3, #0
 8015430:	633b      	str	r3, [r7, #48]	@ 0x30
 8015432:	e020      	b.n	8015476 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xb2>
        total += input_data[b * accum_depth + d] *
 8015434:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015436:	693a      	ldr	r2, [r7, #16]
 8015438:	fb03 f202 	mul.w	r2, r3, r2
 801543c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801543e:	4413      	add	r3, r2
 8015440:	009b      	lsls	r3, r3, #2
 8015442:	687a      	ldr	r2, [r7, #4]
 8015444:	4413      	add	r3, r2
 8015446:	ed93 7a00 	vldr	s14, [r3]
                 weights_data[out_c * accum_depth + d];
 801544a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801544c:	693a      	ldr	r2, [r7, #16]
 801544e:	fb03 f202 	mul.w	r2, r3, r2
 8015452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015454:	4413      	add	r3, r2
 8015456:	009b      	lsls	r3, r3, #2
 8015458:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801545a:	4413      	add	r3, r2
 801545c:	edd3 7a00 	vldr	s15, [r3]
        total += input_data[b * accum_depth + d] *
 8015460:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015464:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8015468:	ee77 7a27 	vadd.f32	s15, s14, s15
 801546c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
      for (int d = 0; d < accum_depth; ++d) {
 8015470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015472:	3301      	adds	r3, #1
 8015474:	633b      	str	r3, [r7, #48]	@ 0x30
 8015476:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015478:	693b      	ldr	r3, [r7, #16]
 801547a:	429a      	cmp	r2, r3
 801547c:	dbda      	blt.n	8015434 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x70>
      }
      float bias_value = 0.0f;
 801547e:	f04f 0300 	mov.w	r3, #0
 8015482:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (bias_data) {
 8015484:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015486:	2b00      	cmp	r3, #0
 8015488:	d005      	beq.n	8015496 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xd2>
        bias_value = bias_data[out_c];
 801548a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801548c:	009b      	lsls	r3, r3, #2
 801548e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015490:	4413      	add	r3, r2
 8015492:	681b      	ldr	r3, [r3, #0]
 8015494:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
 8015496:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 801549a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 801549e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80154a2:	697b      	ldr	r3, [r7, #20]
 80154a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80154a6:	fb03 f202 	mul.w	r2, r3, r2
 80154aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80154ac:	4413      	add	r3, r2
 80154ae:	009b      	lsls	r3, r3, #2
 80154b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80154b2:	18d4      	adds	r4, r2, r3
 80154b4:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 80154b8:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 80154bc:	eeb0 0a67 	vmov.f32	s0, s15
 80154c0:	f7fc fffe 	bl	80124c0 <_ZN6tflite28ActivationFunctionWithMinMaxIfEET_S1_S1_S1_>
 80154c4:	eef0 7a40 	vmov.f32	s15, s0
 80154c8:	edc4 7a00 	vstr	s15, [r4]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 80154cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80154ce:	3301      	adds	r3, #1
 80154d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80154d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80154d4:	697b      	ldr	r3, [r7, #20]
 80154d6:	429a      	cmp	r2, r3
 80154d8:	dba6      	blt.n	8015428 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x64>
  for (int b = 0; b < batches; ++b) {
 80154da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80154dc:	3301      	adds	r3, #1
 80154de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80154e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80154e2:	69bb      	ldr	r3, [r7, #24]
 80154e4:	429a      	cmp	r2, r3
 80154e6:	db9c      	blt.n	8015422 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x5e>
          total + bias_value, output_activation_min, output_activation_max);
    }
  }
}
 80154e8:	bf00      	nop
 80154ea:	bf00      	nop
 80154ec:	3744      	adds	r7, #68	@ 0x44
 80154ee:	46bd      	mov	sp, r7
 80154f0:	bd90      	pop	{r4, r7, pc}

080154f2 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
#include "tensorflow/lite/micro/micro_log.h"

namespace tflite {
namespace {

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 80154f2:	b580      	push	{r7, lr}
 80154f4:	b084      	sub	sp, #16
 80154f6:	af00      	add	r7, sp, #0
 80154f8:	60f8      	str	r0, [r7, #12]
 80154fa:	60b9      	str	r1, [r7, #8]
 80154fc:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 80154fe:	68fb      	ldr	r3, [r7, #12]
 8015500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015502:	2b00      	cmp	r3, #0
 8015504:	d101      	bne.n	801550a <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x18>
 8015506:	f006 fccd 	bl	801bea4 <abort>
  return context->AllocatePersistentBuffer(context,
 801550a:	68fb      	ldr	r3, [r7, #12]
 801550c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801550e:	2120      	movs	r1, #32
 8015510:	68f8      	ldr	r0, [r7, #12]
 8015512:	4798      	blx	r3
 8015514:	4603      	mov	r3, r0
                                           sizeof(OpDataFullyConnected));
}
 8015516:	4618      	mov	r0, r3
 8015518:	3710      	adds	r7, #16
 801551a:	46bd      	mov	sp, r7
 801551c:	bd80      	pop	{r7, pc}
	...

08015520 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 8015520:	b5b0      	push	{r4, r5, r7, lr}
 8015522:	b08e      	sub	sp, #56	@ 0x38
 8015524:	af04      	add	r7, sp, #16
 8015526:	6078      	str	r0, [r7, #4]
 8015528:	6039      	str	r1, [r7, #0]
  MicroContext* micro_context = GetMicroContext(context);
 801552a:	6878      	ldr	r0, [r7, #4]
 801552c:	f7fb fb73 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8015530:	6278      	str	r0, [r7, #36]	@ 0x24

  TFLITE_DCHECK(node->user_data != nullptr);
 8015532:	683b      	ldr	r3, [r7, #0]
 8015534:	691b      	ldr	r3, [r3, #16]
 8015536:	2b00      	cmp	r3, #0
 8015538:	d101      	bne.n	801553e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1e>
 801553a:	f006 fcb3 	bl	801bea4 <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 801553e:	683b      	ldr	r3, [r7, #0]
 8015540:	695b      	ldr	r3, [r3, #20]
 8015542:	2b00      	cmp	r3, #0
 8015544:	d101      	bne.n	801554a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2a>
 8015546:	f006 fcad 	bl	801bea4 <abort>

  auto* data = static_cast<OpDataFullyConnected*>(node->user_data);
 801554a:	683b      	ldr	r3, [r7, #0]
 801554c:	691b      	ldr	r3, [r3, #16]
 801554e:	623b      	str	r3, [r7, #32]
  const auto params =
 8015550:	683b      	ldr	r3, [r7, #0]
 8015552:	695b      	ldr	r3, [r3, #20]
 8015554:	61fb      	str	r3, [r7, #28]
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  TfLiteTensor* input =
      micro_context->AllocateTempInputTensor(node, kFullyConnectedInputTensor);
 8015556:	4b53      	ldr	r3, [pc, #332]	@ (80156a4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x184>)
 8015558:	681b      	ldr	r3, [r3, #0]
 801555a:	461a      	mov	r2, r3
 801555c:	6839      	ldr	r1, [r7, #0]
 801555e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015560:	f7fa fe7b 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 8015564:	61b8      	str	r0, [r7, #24]
  TF_LITE_ENSURE(context, input != nullptr);
 8015566:	69bb      	ldr	r3, [r7, #24]
 8015568:	2b00      	cmp	r3, #0
 801556a:	d10a      	bne.n	8015582 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x62>
 801556c:	687b      	ldr	r3, [r7, #4]
 801556e:	695c      	ldr	r4, [r3, #20]
 8015570:	4b4d      	ldr	r3, [pc, #308]	@ (80156a8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x188>)
 8015572:	9300      	str	r3, [sp, #0]
 8015574:	2332      	movs	r3, #50	@ 0x32
 8015576:	4a4d      	ldr	r2, [pc, #308]	@ (80156ac <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
 8015578:	494d      	ldr	r1, [pc, #308]	@ (80156b0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x190>)
 801557a:	6878      	ldr	r0, [r7, #4]
 801557c:	47a0      	blx	r4
 801557e:	2301      	movs	r3, #1
 8015580:	e08b      	b.n	801569a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x17a>
  TfLiteTensor* filter = micro_context->AllocateTempInputTensor(
 8015582:	4b4c      	ldr	r3, [pc, #304]	@ (80156b4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x194>)
 8015584:	681b      	ldr	r3, [r3, #0]
 8015586:	461a      	mov	r2, r3
 8015588:	6839      	ldr	r1, [r7, #0]
 801558a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801558c:	f7fa fe65 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 8015590:	6178      	str	r0, [r7, #20]
      node, kFullyConnectedWeightsTensor);
  TF_LITE_ENSURE(context, filter != nullptr);
 8015592:	697b      	ldr	r3, [r7, #20]
 8015594:	2b00      	cmp	r3, #0
 8015596:	d10a      	bne.n	80155ae <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8e>
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	695c      	ldr	r4, [r3, #20]
 801559c:	4b46      	ldr	r3, [pc, #280]	@ (80156b8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x198>)
 801559e:	9300      	str	r3, [sp, #0]
 80155a0:	2335      	movs	r3, #53	@ 0x35
 80155a2:	4a42      	ldr	r2, [pc, #264]	@ (80156ac <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
 80155a4:	4942      	ldr	r1, [pc, #264]	@ (80156b0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x190>)
 80155a6:	6878      	ldr	r0, [r7, #4]
 80155a8:	47a0      	blx	r4
 80155aa:	2301      	movs	r3, #1
 80155ac:	e075      	b.n	801569a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x17a>
  TfLiteTensor* bias =
      micro_context->AllocateTempInputTensor(node, kFullyConnectedBiasTensor);
 80155ae:	4b43      	ldr	r3, [pc, #268]	@ (80156bc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x19c>)
 80155b0:	681b      	ldr	r3, [r3, #0]
 80155b2:	461a      	mov	r2, r3
 80155b4:	6839      	ldr	r1, [r7, #0]
 80155b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80155b8:	f7fa fe4f 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 80155bc:	6138      	str	r0, [r7, #16]
  TfLiteTensor* output = micro_context->AllocateTempOutputTensor(
 80155be:	4b40      	ldr	r3, [pc, #256]	@ (80156c0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1a0>)
 80155c0:	681b      	ldr	r3, [r3, #0]
 80155c2:	461a      	mov	r2, r3
 80155c4:	6839      	ldr	r1, [r7, #0]
 80155c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80155c8:	f7fa fe6a 	bl	80102a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
 80155cc:	60f8      	str	r0, [r7, #12]
      node, kFullyConnectedOutputTensor);
  TF_LITE_ENSURE(context, output != nullptr);
 80155ce:	68fb      	ldr	r3, [r7, #12]
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	d10a      	bne.n	80155ea <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xca>
 80155d4:	687b      	ldr	r3, [r7, #4]
 80155d6:	695c      	ldr	r4, [r3, #20]
 80155d8:	4b3a      	ldr	r3, [pc, #232]	@ (80156c4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1a4>)
 80155da:	9300      	str	r3, [sp, #0]
 80155dc:	233a      	movs	r3, #58	@ 0x3a
 80155de:	4a33      	ldr	r2, [pc, #204]	@ (80156ac <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
 80155e0:	4933      	ldr	r1, [pc, #204]	@ (80156b0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x190>)
 80155e2:	6878      	ldr	r0, [r7, #4]
 80155e4:	47a0      	blx	r4
 80155e6:	2301      	movs	r3, #1
 80155e8:	e057      	b.n	801569a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x17a>
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 80155ea:	69bb      	ldr	r3, [r7, #24]
 80155ec:	781a      	ldrb	r2, [r3, #0]
 80155ee:	68fb      	ldr	r3, [r7, #12]
 80155f0:	781b      	ldrb	r3, [r3, #0]
 80155f2:	429a      	cmp	r2, r3
 80155f4:	d01a      	beq.n	801562c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x10c>
 80155f6:	687b      	ldr	r3, [r7, #4]
 80155f8:	695c      	ldr	r4, [r3, #20]
 80155fa:	69bb      	ldr	r3, [r7, #24]
 80155fc:	781b      	ldrb	r3, [r3, #0]
 80155fe:	4618      	mov	r0, r3
 8015600:	f7f6 fe5c 	bl	800c2bc <TfLiteTypeGetName>
 8015604:	4605      	mov	r5, r0
 8015606:	68fb      	ldr	r3, [r7, #12]
 8015608:	781b      	ldrb	r3, [r3, #0]
 801560a:	4618      	mov	r0, r3
 801560c:	f7f6 fe56 	bl	800c2bc <TfLiteTypeGetName>
 8015610:	4603      	mov	r3, r0
 8015612:	9303      	str	r3, [sp, #12]
 8015614:	9502      	str	r5, [sp, #8]
 8015616:	4b2c      	ldr	r3, [pc, #176]	@ (80156c8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1a8>)
 8015618:	9301      	str	r3, [sp, #4]
 801561a:	4b2c      	ldr	r3, [pc, #176]	@ (80156cc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1ac>)
 801561c:	9300      	str	r3, [sp, #0]
 801561e:	233b      	movs	r3, #59	@ 0x3b
 8015620:	4a22      	ldr	r2, [pc, #136]	@ (80156ac <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x18c>)
 8015622:	492b      	ldr	r1, [pc, #172]	@ (80156d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1b0>)
 8015624:	6878      	ldr	r0, [r7, #4]
 8015626:	47a0      	blx	r4
 8015628:	2301      	movs	r3, #1
 801562a:	e036      	b.n	801569a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x17a>

  TF_LITE_ENSURE_OK(context, CalculateOpDataFullyConnected(
 801562c:	69fb      	ldr	r3, [r7, #28]
 801562e:	7819      	ldrb	r1, [r3, #0]
 8015630:	69bb      	ldr	r3, [r7, #24]
 8015632:	781a      	ldrb	r2, [r3, #0]
 8015634:	6a3b      	ldr	r3, [r7, #32]
 8015636:	9303      	str	r3, [sp, #12]
 8015638:	68fb      	ldr	r3, [r7, #12]
 801563a:	9302      	str	r3, [sp, #8]
 801563c:	693b      	ldr	r3, [r7, #16]
 801563e:	9301      	str	r3, [sp, #4]
 8015640:	697b      	ldr	r3, [r7, #20]
 8015642:	9300      	str	r3, [sp, #0]
 8015644:	69bb      	ldr	r3, [r7, #24]
 8015646:	6878      	ldr	r0, [r7, #4]
 8015648:	f000 fc5e 	bl	8015f08 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>
 801564c:	4603      	mov	r3, r0
 801564e:	72fb      	strb	r3, [r7, #11]
 8015650:	7afb      	ldrb	r3, [r7, #11]
 8015652:	2b00      	cmp	r3, #0
 8015654:	d001      	beq.n	801565a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x13a>
 8015656:	7afb      	ldrb	r3, [r7, #11]
 8015658:	e01f      	b.n	801569a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x17a>
                                 context, params->activation, input->type,
                                 input, filter, bias, output, data));

  micro_context->DeallocateTempTfLiteTensor(input);
 801565a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801565c:	681b      	ldr	r3, [r3, #0]
 801565e:	3318      	adds	r3, #24
 8015660:	681b      	ldr	r3, [r3, #0]
 8015662:	69b9      	ldr	r1, [r7, #24]
 8015664:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015666:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(filter);
 8015668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801566a:	681b      	ldr	r3, [r3, #0]
 801566c:	3318      	adds	r3, #24
 801566e:	681b      	ldr	r3, [r3, #0]
 8015670:	6979      	ldr	r1, [r7, #20]
 8015672:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015674:	4798      	blx	r3
  if (bias != nullptr) {
 8015676:	693b      	ldr	r3, [r7, #16]
 8015678:	2b00      	cmp	r3, #0
 801567a:	d006      	beq.n	801568a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16a>
    micro_context->DeallocateTempTfLiteTensor(bias);
 801567c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801567e:	681b      	ldr	r3, [r3, #0]
 8015680:	3318      	adds	r3, #24
 8015682:	681b      	ldr	r3, [r3, #0]
 8015684:	6939      	ldr	r1, [r7, #16]
 8015686:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015688:	4798      	blx	r3
  }
  micro_context->DeallocateTempTfLiteTensor(output);
 801568a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801568c:	681b      	ldr	r3, [r3, #0]
 801568e:	3318      	adds	r3, #24
 8015690:	681b      	ldr	r3, [r3, #0]
 8015692:	68f9      	ldr	r1, [r7, #12]
 8015694:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015696:	4798      	blx	r3
  return kTfLiteOk;
 8015698:	2300      	movs	r3, #0
}
 801569a:	4618      	mov	r0, r3
 801569c:	3728      	adds	r7, #40	@ 0x28
 801569e:	46bd      	mov	sp, r7
 80156a0:	bdb0      	pop	{r4, r5, r7, pc}
 80156a2:	bf00      	nop
 80156a4:	08037378 	.word	0x08037378
 80156a8:	08022f08 	.word	0x08022f08
 80156ac:	08022e98 	.word	0x08022e98
 80156b0:	08022ef0 	.word	0x08022ef0
 80156b4:	0803737c 	.word	0x0803737c
 80156b8:	08022f1c 	.word	0x08022f1c
 80156bc:	08037380 	.word	0x08037380
 80156c0:	08037384 	.word	0x08037384
 80156c4:	08022f30 	.word	0x08022f30
 80156c8:	08022f60 	.word	0x08022f60
 80156cc:	08022f70 	.word	0x08022f70
 80156d0:	08022f44 	.word	0x08022f44

080156d4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 80156d4:	b5b0      	push	{r4, r5, r7, lr}
 80156d6:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 80156da:	af06      	add	r7, sp, #24
 80156dc:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80156e0:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80156e4:	6018      	str	r0, [r3, #0]
 80156e6:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80156ea:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80156ee:	6019      	str	r1, [r3, #0]
  TFLITE_DCHECK(node->builtin_data != nullptr);
 80156f0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80156f4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80156f8:	681b      	ldr	r3, [r3, #0]
 80156fa:	695b      	ldr	r3, [r3, #20]
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d101      	bne.n	8015704 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x30>
 8015700:	f006 fbd0 	bl	801bea4 <abort>
  const auto* params =
 8015704:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8015708:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 801570c:	681b      	ldr	r3, [r3, #0]
 801570e:	695b      	ldr	r3, [r3, #20]
 8015710:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
 8015714:	4bde      	ldr	r3, [pc, #888]	@ (8015a90 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3bc>)
 8015716:	681a      	ldr	r2, [r3, #0]
 8015718:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 801571c:	f5a3 71fc 	sub.w	r1, r3, #504	@ 0x1f8
 8015720:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8015724:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8015728:	6809      	ldr	r1, [r1, #0]
 801572a:	6818      	ldr	r0, [r3, #0]
 801572c:	f000 fcb3 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8015730:	f8c7 01f0 	str.w	r0, [r7, #496]	@ 0x1f0
  const TfLiteEvalTensor* filter =
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
 8015734:	4bd7      	ldr	r3, [pc, #860]	@ (8015a94 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3c0>)
 8015736:	681a      	ldr	r2, [r3, #0]
 8015738:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 801573c:	f5a3 71fc 	sub.w	r1, r3, #504	@ 0x1f8
 8015740:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8015744:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8015748:	6809      	ldr	r1, [r1, #0]
 801574a:	6818      	ldr	r0, [r3, #0]
 801574c:	f000 fca3 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8015750:	f8c7 01ec 	str.w	r0, [r7, #492]	@ 0x1ec
  const TfLiteEvalTensor* bias =
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
 8015754:	4bd0      	ldr	r3, [pc, #832]	@ (8015a98 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3c4>)
 8015756:	681a      	ldr	r2, [r3, #0]
 8015758:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 801575c:	f5a3 71fc 	sub.w	r1, r3, #504	@ 0x1f8
 8015760:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8015764:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8015768:	6809      	ldr	r1, [r1, #0]
 801576a:	6818      	ldr	r0, [r3, #0]
 801576c:	f000 fc93 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8015770:	f8c7 01e8 	str.w	r0, [r7, #488]	@ 0x1e8
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
 8015774:	4bc9      	ldr	r3, [pc, #804]	@ (8015a9c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3c8>)
 8015776:	681a      	ldr	r2, [r3, #0]
 8015778:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 801577c:	f5a3 71fc 	sub.w	r1, r3, #504	@ 0x1f8
 8015780:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8015784:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8015788:	6809      	ldr	r1, [r1, #0]
 801578a:	6818      	ldr	r0, [r3, #0]
 801578c:	f000 fc93 	bl	80160b6 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 8015790:	f8c7 01e4 	str.w	r0, [r7, #484]	@ 0x1e4

  TFLITE_DCHECK(node->user_data != nullptr);
 8015794:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8015798:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 801579c:	681b      	ldr	r3, [r3, #0]
 801579e:	691b      	ldr	r3, [r3, #16]
 80157a0:	2b00      	cmp	r3, #0
 80157a2:	d101      	bne.n	80157a8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd4>
 80157a4:	f006 fb7e 	bl	801bea4 <abort>
  const auto& data =
 80157a8:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80157ac:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80157b0:	681b      	ldr	r3, [r3, #0]
 80157b2:	691b      	ldr	r3, [r3, #16]
 80157b4:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
      *(static_cast<const OpDataFullyConnected*>(node->user_data));

  // Checks in Prepare ensure input, output and filter types are all the same.
  switch (input->type) {
 80157b8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80157bc:	7a1b      	ldrb	r3, [r3, #8]
 80157be:	2b09      	cmp	r3, #9
 80157c0:	d07d      	beq.n	80158be <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ea>
 80157c2:	2b09      	cmp	r3, #9
 80157c4:	f300 8153 	bgt.w	8015a6e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x39a>
 80157c8:	2b01      	cmp	r3, #1
 80157ca:	d003      	beq.n	80157d4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x100>
 80157cc:	2b07      	cmp	r3, #7
 80157ce:	f000 80e5 	beq.w	801599c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c8>
 80157d2:	e14c      	b.n	8015a6e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x39a>
    case kTfLiteFloat32: {
      const float* bias_data =
          nullptr != bias ? tflite::micro::GetTensorData<float>(bias) : nullptr;
 80157d4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80157d8:	2b00      	cmp	r3, #0
 80157da:	d005      	beq.n	80157e8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x114>
 80157dc:	f8d7 01e8 	ldr.w	r0, [r7, #488]	@ 0x1e8
 80157e0:	f7fc fe0f 	bl	8012402 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 80157e4:	4603      	mov	r3, r0
 80157e6:	e000      	b.n	80157ea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x116>
 80157e8:	2300      	movs	r3, #0
 80157ea:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4

      tflite::reference_ops::FullyConnected(
          FullyConnectedParamsFloat(params->activation),
 80157ee:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80157f2:	781a      	ldrb	r2, [r3, #0]
 80157f4:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80157f8:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80157fc:	4611      	mov	r1, r2
 80157fe:	4618      	mov	r0, r3
 8015800:	f000 fb6d 	bl	8015ede <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>
          tflite::micro::GetTensorShape(input),
 8015804:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8015808:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 801580c:	f8d7 11f0 	ldr.w	r1, [r7, #496]	@ 0x1f0
 8015810:	4618      	mov	r0, r3
 8015812:	f000 fc70 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
 8015816:	f8d7 01f0 	ldr.w	r0, [r7, #496]	@ 0x1f0
 801581a:	f7fc fdf2 	bl	8012402 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 801581e:	4605      	mov	r5, r0
          tflite::micro::GetTensorData<float>(input),
          tflite::micro::GetTensorShape(filter),
 8015820:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8015824:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8015828:	f8d7 11ec 	ldr.w	r1, [r7, #492]	@ 0x1ec
 801582c:	4618      	mov	r0, r3
 801582e:	f000 fc62 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
 8015832:	f8d7 01ec 	ldr.w	r0, [r7, #492]	@ 0x1ec
 8015836:	f7fc fde4 	bl	8012402 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 801583a:	4604      	mov	r4, r0
          tflite::micro::GetTensorData<float>(filter),
          tflite::micro::GetTensorShape(bias), bias_data,
 801583c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8015840:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8015844:	f8d7 11e8 	ldr.w	r1, [r7, #488]	@ 0x1e8
 8015848:	4618      	mov	r0, r3
 801584a:	f000 fc54 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          tflite::micro::GetTensorShape(output),
 801584e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8015852:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8015856:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 801585a:	4618      	mov	r0, r3
 801585c:	f000 fc4b 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::FullyConnected(
 8015860:	f8d7 01e4 	ldr.w	r0, [r7, #484]	@ 0x1e4
 8015864:	f7fc fddc 	bl	8012420 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 8015868:	4603      	mov	r3, r0
 801586a:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 801586e:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8015872:	f107 000c 	add.w	r0, r7, #12
 8015876:	9304      	str	r3, [sp, #16]
 8015878:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 801587c:	9303      	str	r3, [sp, #12]
 801587e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8015882:	9302      	str	r3, [sp, #8]
 8015884:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8015888:	9301      	str	r3, [sp, #4]
 801588a:	9400      	str	r4, [sp, #0]
 801588c:	4613      	mov	r3, r2
 801588e:	462a      	mov	r2, r5
 8015890:	f7ff fd98 	bl	80153c4 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf>
          tflite::micro::GetTensorShape(output),
 8015894:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8015898:	4618      	mov	r0, r3
 801589a:	f7f7 f979 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorShape(bias), bias_data,
 801589e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80158a2:	4618      	mov	r0, r3
 80158a4:	f7f7 f974 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorShape(filter),
 80158a8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80158ac:	4618      	mov	r0, r3
 80158ae:	f7f7 f96f 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorShape(input),
 80158b2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80158b6:	4618      	mov	r0, r3
 80158b8:	f7f7 f96a 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorData<float>(output));
      break;
 80158bc:	e0f2      	b.n	8015aa4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d0>
    }

    case kTfLiteInt8: {
      const int32_t* bias_data =
          nullptr != bias ? tflite::micro::GetTensorData<int32_t>(bias)
 80158be:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80158c2:	2b00      	cmp	r3, #0
 80158c4:	d005      	beq.n	80158d2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fe>
 80158c6:	f8d7 01e8 	ldr.w	r0, [r7, #488]	@ 0x1e8
 80158ca:	f7fc feb9 	bl	8012640 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 80158ce:	4603      	mov	r3, r0
 80158d0:	e000      	b.n	80158d4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x200>
 80158d2:	2300      	movs	r3, #0
                          : nullptr;
 80158d4:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc

      tflite::reference_integer_ops::FullyConnected(
          FullyConnectedParamsQuantized(data),
 80158d8:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80158dc:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80158e0:	f8d7 11e0 	ldr.w	r1, [r7, #480]	@ 0x1e0
 80158e4:	4618      	mov	r0, r3
 80158e6:	f000 fad0 	bl	8015e8a <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>
          tflite::micro::GetTensorShape(input),
 80158ea:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80158ee:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80158f2:	f8d7 11f0 	ldr.w	r1, [r7, #496]	@ 0x1f0
 80158f6:	4618      	mov	r0, r3
 80158f8:	f000 fbfd 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
 80158fc:	f8d7 01f0 	ldr.w	r0, [r7, #496]	@ 0x1f0
 8015900:	f7fc fd9d 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8015904:	4605      	mov	r5, r0
          tflite::micro::GetTensorData<int8_t>(input),
          tflite::micro::GetTensorShape(filter),
 8015906:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 801590a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801590e:	f8d7 11ec 	ldr.w	r1, [r7, #492]	@ 0x1ec
 8015912:	4618      	mov	r0, r3
 8015914:	f000 fbef 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
 8015918:	f8d7 01ec 	ldr.w	r0, [r7, #492]	@ 0x1ec
 801591c:	f7fc fd8f 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8015920:	4604      	mov	r4, r0
          tflite::micro::GetTensorData<int8_t>(filter),
          tflite::micro::GetTensorShape(bias), bias_data,
 8015922:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8015926:	f8d7 11e8 	ldr.w	r1, [r7, #488]	@ 0x1e8
 801592a:	4618      	mov	r0, r3
 801592c:	f000 fbe3 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          tflite::micro::GetTensorShape(output),
 8015930:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015934:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8015938:	4618      	mov	r0, r3
 801593a:	f000 fbdc 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
 801593e:	f8d7 01e4 	ldr.w	r0, [r7, #484]	@ 0x1e4
 8015942:	f7fc fd8b 	bl	801245c <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 8015946:	4603      	mov	r3, r0
 8015948:	f107 02e8 	add.w	r2, r7, #232	@ 0xe8
 801594c:	f107 01cc 	add.w	r1, r7, #204	@ 0xcc
 8015950:	f107 00a4 	add.w	r0, r7, #164	@ 0xa4
 8015954:	9304      	str	r3, [sp, #16]
 8015956:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801595a:	9303      	str	r3, [sp, #12]
 801595c:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 8015960:	9302      	str	r3, [sp, #8]
 8015962:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8015966:	9301      	str	r3, [sp, #4]
 8015968:	9400      	str	r4, [sp, #0]
 801596a:	4613      	mov	r3, r2
 801596c:	462a      	mov	r2, r5
 801596e:	f000 f8b7 	bl	8015ae0 <_ZN6tflite21reference_integer_ops14FullyConnectedIaaalEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_>
          tflite::micro::GetTensorShape(output),
 8015972:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015976:	4618      	mov	r0, r3
 8015978:	f7f7 f90a 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorShape(bias), bias_data,
 801597c:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8015980:	4618      	mov	r0, r3
 8015982:	f7f7 f905 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorShape(filter),
 8015986:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 801598a:	4618      	mov	r0, r3
 801598c:	f7f7 f900 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorShape(input),
 8015990:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8015994:	4618      	mov	r0, r3
 8015996:	f7f7 f8fb 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorData<int8_t>(output));
      break;
 801599a:	e083      	b.n	8015aa4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d0>
    }

    case kTfLiteInt16: {
      const int64_t* bias_data =
          nullptr != bias ? tflite::micro::GetTensorData<int64_t>(bias)
 801599c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80159a0:	2b00      	cmp	r3, #0
 80159a2:	d005      	beq.n	80159b0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2dc>
 80159a4:	f8d7 01e8 	ldr.w	r0, [r7, #488]	@ 0x1e8
 80159a8:	f7fc fef6 	bl	8012798 <_ZN6tflite5micro13GetTensorDataIxEEPKT_PK16TfLiteEvalTensor>
 80159ac:	4603      	mov	r3, r0
 80159ae:	e000      	b.n	80159b2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2de>
 80159b0:	2300      	movs	r3, #0
                          : nullptr;
 80159b2:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8

      tflite::reference_integer_ops::FullyConnected(
          FullyConnectedParamsQuantized(data),
 80159b6:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 80159ba:	f8d7 11e0 	ldr.w	r1, [r7, #480]	@ 0x1e0
 80159be:	4618      	mov	r0, r3
 80159c0:	f000 fa63 	bl	8015e8a <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>
          tflite::micro::GetTensorShape(input),
 80159c4:	f507 73b2 	add.w	r3, r7, #356	@ 0x164
 80159c8:	f8d7 11f0 	ldr.w	r1, [r7, #496]	@ 0x1f0
 80159cc:	4618      	mov	r0, r3
 80159ce:	f000 fb92 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
 80159d2:	f8d7 01f0 	ldr.w	r0, [r7, #496]	@ 0x1f0
 80159d6:	f7fc fd93 	bl	8012500 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
 80159da:	4605      	mov	r5, r0
          tflite::micro::GetTensorData<int16_t>(input),
          tflite::micro::GetTensorShape(filter),
 80159dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80159e0:	f8d7 11ec 	ldr.w	r1, [r7, #492]	@ 0x1ec
 80159e4:	4618      	mov	r0, r3
 80159e6:	f000 fb86 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
 80159ea:	f8d7 01ec 	ldr.w	r0, [r7, #492]	@ 0x1ec
 80159ee:	f7fc fd26 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 80159f2:	4604      	mov	r4, r0
          tflite::micro::GetTensorData<int8_t>(filter),
          tflite::micro::GetTensorShape(bias), bias_data,
 80159f4:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
 80159f8:	f8d7 11e8 	ldr.w	r1, [r7, #488]	@ 0x1e8
 80159fc:	4618      	mov	r0, r3
 80159fe:	f000 fb7a 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          tflite::micro::GetTensorShape(output),
 8015a02:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8015a06:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8015a0a:	4618      	mov	r0, r3
 8015a0c:	f000 fb73 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_integer_ops::FullyConnected(
 8015a10:	f8d7 01e4 	ldr.w	r0, [r7, #484]	@ 0x1e4
 8015a14:	f7fc fd83 	bl	801251e <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
 8015a18:	4603      	mov	r3, r0
 8015a1a:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8015a1e:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 8015a22:	f507 709e 	add.w	r0, r7, #316	@ 0x13c
 8015a26:	9304      	str	r3, [sp, #16]
 8015a28:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8015a2c:	9303      	str	r3, [sp, #12]
 8015a2e:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8015a32:	9302      	str	r3, [sp, #8]
 8015a34:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
 8015a38:	9301      	str	r3, [sp, #4]
 8015a3a:	9400      	str	r4, [sp, #0]
 8015a3c:	4613      	mov	r3, r2
 8015a3e:	462a      	mov	r2, r5
 8015a40:	f000 f929 	bl	8015c96 <_ZN6tflite21reference_integer_ops14FullyConnectedIsasxEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_>
          tflite::micro::GetTensorShape(output),
 8015a44:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8015a48:	4618      	mov	r0, r3
 8015a4a:	f7f7 f8a1 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorShape(bias), bias_data,
 8015a4e:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
 8015a52:	4618      	mov	r0, r3
 8015a54:	f7f7 f89c 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorShape(filter),
 8015a58:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8015a5c:	4618      	mov	r0, r3
 8015a5e:	f7f7 f897 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorShape(input),
 8015a62:	f507 73b2 	add.w	r3, r7, #356	@ 0x164
 8015a66:	4618      	mov	r0, r3
 8015a68:	f7f7 f892 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorData<int16_t>(output));
      break;
 8015a6c:	e01a      	b.n	8015aa4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d0>
    }

    default: {
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 8015a6e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8015a72:	7a1b      	ldrb	r3, [r3, #8]
 8015a74:	4618      	mov	r0, r3
 8015a76:	f7f6 fc21 	bl	800c2bc <TfLiteTypeGetName>
 8015a7a:	4601      	mov	r1, r0
                  input->type);
 8015a7c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8015a80:	7a1b      	ldrb	r3, [r3, #8]
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 8015a82:	461a      	mov	r2, r3
 8015a84:	4806      	ldr	r0, [pc, #24]	@ (8015aa0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3cc>)
 8015a86:	f7fb fdc7 	bl	8011618 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 8015a8a:	2301      	movs	r3, #1
 8015a8c:	e00b      	b.n	8015aa6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d2>
 8015a8e:	bf00      	nop
 8015a90:	08037378 	.word	0x08037378
 8015a94:	0803737c 	.word	0x0803737c
 8015a98:	08037380 	.word	0x08037380
 8015a9c:	08037384 	.word	0x08037384
 8015aa0:	08022f7c 	.word	0x08022f7c
    }
  }
  return kTfLiteOk;
 8015aa4:	2300      	movs	r3, #0
}
 8015aa6:	4618      	mov	r0, r3
 8015aa8:	f507 77fc 	add.w	r7, r7, #504	@ 0x1f8
 8015aac:	46bd      	mov	sp, r7
 8015aae:	bdb0      	pop	{r4, r5, r7, pc}

08015ab0 <_ZN6tflite24Register_FULLY_CONNECTEDEv>:

}  // namespace

TfLiteRegistration Register_FULLY_CONNECTED() {
 8015ab0:	b580      	push	{r7, lr}
 8015ab2:	b084      	sub	sp, #16
 8015ab4:	af02      	add	r7, sp, #8
 8015ab6:	6078      	str	r0, [r7, #4]
  return tflite::micro::RegisterOp(Init, Prepare, Eval);
 8015ab8:	6878      	ldr	r0, [r7, #4]
 8015aba:	2300      	movs	r3, #0
 8015abc:	9300      	str	r3, [sp, #0]
 8015abe:	4b05      	ldr	r3, [pc, #20]	@ (8015ad4 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x24>)
 8015ac0:	4a05      	ldr	r2, [pc, #20]	@ (8015ad8 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x28>)
 8015ac2:	4906      	ldr	r1, [pc, #24]	@ (8015adc <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x2c>)
 8015ac4:	f000 fa98 	bl	8015ff8 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_E>
 8015ac8:	bf00      	nop
}
 8015aca:	6878      	ldr	r0, [r7, #4]
 8015acc:	3708      	adds	r7, #8
 8015ace:	46bd      	mov	sp, r7
 8015ad0:	bd80      	pop	{r7, pc}
 8015ad2:	bf00      	nop
 8015ad4:	080156d5 	.word	0x080156d5
 8015ad8:	08015521 	.word	0x08015521
 8015adc:	080154f3 	.word	0x080154f3

08015ae0 <_ZN6tflite21reference_integer_ops14FullyConnectedIaaalEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_>:
  }
}

template <typename InputType, typename WeightType, typename OutputType,
          typename BiasType>
void FullyConnected(const FullyConnectedParams& params,
 8015ae0:	b580      	push	{r7, lr}
 8015ae2:	b098      	sub	sp, #96	@ 0x60
 8015ae4:	af00      	add	r7, sp, #0
 8015ae6:	60f8      	str	r0, [r7, #12]
 8015ae8:	60b9      	str	r1, [r7, #8]
 8015aea:	607a      	str	r2, [r7, #4]
 8015aec:	603b      	str	r3, [r7, #0]
                    const InputType* input_data,
                    const RuntimeShape& filter_shape,
                    const WeightType* filter_data,
                    const RuntimeShape& bias_shape, const BiasType* bias_data,
                    const RuntimeShape& output_shape, OutputType* output_data) {
  const int32_t input_offset = params.input_offset;
 8015aee:	68fb      	ldr	r3, [r7, #12]
 8015af0:	681b      	ldr	r3, [r3, #0]
 8015af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  const int32_t filter_offset = params.weights_offset;
 8015af4:	68fb      	ldr	r3, [r7, #12]
 8015af6:	685b      	ldr	r3, [r3, #4]
 8015af8:	64bb      	str	r3, [r7, #72]	@ 0x48
  const int32_t output_offset = params.output_offset;
 8015afa:	68fb      	ldr	r3, [r7, #12]
 8015afc:	689b      	ldr	r3, [r3, #8]
 8015afe:	647b      	str	r3, [r7, #68]	@ 0x44
  const int32_t output_multiplier = params.output_multiplier;
 8015b00:	68fb      	ldr	r3, [r7, #12]
 8015b02:	68db      	ldr	r3, [r3, #12]
 8015b04:	643b      	str	r3, [r7, #64]	@ 0x40
  const int output_shift = params.output_shift;
 8015b06:	68fb      	ldr	r3, [r7, #12]
 8015b08:	691b      	ldr	r3, [r3, #16]
 8015b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const int32_t output_activation_min = params.quantized_activation_min;
 8015b0c:	68fb      	ldr	r3, [r7, #12]
 8015b0e:	695b      	ldr	r3, [r3, #20]
 8015b10:	61fb      	str	r3, [r7, #28]
  const int32_t output_activation_max = params.quantized_activation_max;
 8015b12:	68fb      	ldr	r3, [r7, #12]
 8015b14:	699b      	ldr	r3, [r3, #24]
 8015b16:	61bb      	str	r3, [r7, #24]
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
 8015b18:	6838      	ldr	r0, [r7, #0]
 8015b1a:	f7f7 f844 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8015b1e:	4603      	mov	r3, r0
 8015b20:	2b01      	cmp	r3, #1
 8015b22:	dc01      	bgt.n	8015b28 <_ZN6tflite21reference_integer_ops14FullyConnectedIaaalEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x48>
 8015b24:	f006 f9be 	bl	801bea4 <abort>
  TFLITE_DCHECK_GE(output_shape.DimensionsCount(), 1);
 8015b28:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8015b2a:	f7f7 f83c 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8015b2e:	4603      	mov	r3, r0
 8015b30:	2b00      	cmp	r3, #0
 8015b32:	dc01      	bgt.n	8015b38 <_ZN6tflite21reference_integer_ops14FullyConnectedIaaalEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x58>
 8015b34:	f006 f9b6 	bl	801bea4 <abort>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 8015b38:	69fa      	ldr	r2, [r7, #28]
 8015b3a:	69bb      	ldr	r3, [r7, #24]
 8015b3c:	429a      	cmp	r2, r3
 8015b3e:	dd01      	ble.n	8015b44 <_ZN6tflite21reference_integer_ops14FullyConnectedIaaalEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x64>
 8015b40:	f006 f9b0 	bl	801bea4 <abort>
  const int filter_dim_count = filter_shape.DimensionsCount();
 8015b44:	6838      	ldr	r0, [r7, #0]
 8015b46:	f7f7 f82e 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8015b4a:	63b8      	str	r0, [r7, #56]	@ 0x38
  const int output_dim_count = output_shape.DimensionsCount();
 8015b4c:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8015b4e:	f7f7 f82a 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8015b52:	6378      	str	r0, [r7, #52]	@ 0x34
  const int batches = FlatSizeSkipDim(output_shape, output_dim_count - 1);
 8015b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015b56:	3b01      	subs	r3, #1
 8015b58:	4619      	mov	r1, r3
 8015b5a:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8015b5c:	f7ff fbfc 	bl	8015358 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>
 8015b60:	6338      	str	r0, [r7, #48]	@ 0x30
  const int output_depth = output_shape.Dims(output_dim_count - 1);
 8015b62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015b64:	3b01      	subs	r3, #1
 8015b66:	4619      	mov	r1, r3
 8015b68:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8015b6a:	f7f7 f828 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8015b6e:	62f8      	str	r0, [r7, #44]	@ 0x2c
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
 8015b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b72:	3b02      	subs	r3, #2
 8015b74:	4619      	mov	r1, r3
 8015b76:	6838      	ldr	r0, [r7, #0]
 8015b78:	f7f7 f821 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8015b7c:	4602      	mov	r2, r0
 8015b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b80:	4293      	cmp	r3, r2
 8015b82:	dd01      	ble.n	8015b88 <_ZN6tflite21reference_integer_ops14FullyConnectedIaaalEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0xa8>
 8015b84:	f006 f98e 	bl	801bea4 <abort>
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
 8015b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b8a:	3b01      	subs	r3, #1
 8015b8c:	4619      	mov	r1, r3
 8015b8e:	6838      	ldr	r0, [r7, #0]
 8015b90:	f7f7 f815 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8015b94:	62b8      	str	r0, [r7, #40]	@ 0x28
  for (int b = 0; b < batches; ++b) {
 8015b96:	2300      	movs	r3, #0
 8015b98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015b9a:	e073      	b.n	8015c84 <_ZN6tflite21reference_integer_ops14FullyConnectedIaaalEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x1a4>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 8015b9c:	2300      	movs	r3, #0
 8015b9e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015ba0:	e069      	b.n	8015c76 <_ZN6tflite21reference_integer_ops14FullyConnectedIaaalEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x196>
      BiasType acc = 0;
 8015ba2:	2300      	movs	r3, #0
 8015ba4:	657b      	str	r3, [r7, #84]	@ 0x54
      for (int d = 0; d < accum_depth; ++d) {
 8015ba6:	2300      	movs	r3, #0
 8015ba8:	653b      	str	r3, [r7, #80]	@ 0x50
 8015baa:	e025      	b.n	8015bf8 <_ZN6tflite21reference_integer_ops14FullyConnectedIaaalEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x118>
        int32_t input_val = input_data[b * accum_depth + d];
 8015bac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015bae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015bb0:	fb03 f202 	mul.w	r2, r3, r2
 8015bb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015bb6:	4413      	add	r3, r2
 8015bb8:	461a      	mov	r2, r3
 8015bba:	687b      	ldr	r3, [r7, #4]
 8015bbc:	4413      	add	r3, r2
 8015bbe:	f993 3000 	ldrsb.w	r3, [r3]
 8015bc2:	627b      	str	r3, [r7, #36]	@ 0x24
        int32_t filter_val = filter_data[out_c * accum_depth + d];
 8015bc4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015bc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015bc8:	fb03 f202 	mul.w	r2, r3, r2
 8015bcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015bce:	4413      	add	r3, r2
 8015bd0:	461a      	mov	r2, r3
 8015bd2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015bd4:	4413      	add	r3, r2
 8015bd6:	f993 3000 	ldrsb.w	r3, [r3]
 8015bda:	623b      	str	r3, [r7, #32]
        acc += (filter_val + filter_offset) * (input_val + input_offset);
 8015bdc:	6a3a      	ldr	r2, [r7, #32]
 8015bde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015be0:	4413      	add	r3, r2
 8015be2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015be4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015be6:	440a      	add	r2, r1
 8015be8:	fb02 f303 	mul.w	r3, r2, r3
 8015bec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015bee:	4413      	add	r3, r2
 8015bf0:	657b      	str	r3, [r7, #84]	@ 0x54
      for (int d = 0; d < accum_depth; ++d) {
 8015bf2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015bf4:	3301      	adds	r3, #1
 8015bf6:	653b      	str	r3, [r7, #80]	@ 0x50
 8015bf8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015bfc:	429a      	cmp	r2, r3
 8015bfe:	dbd5      	blt.n	8015bac <_ZN6tflite21reference_integer_ops14FullyConnectedIaaalEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0xcc>
      }
      if (bias_data) {
 8015c00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d007      	beq.n	8015c16 <_ZN6tflite21reference_integer_ops14FullyConnectedIaaalEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x136>
        acc += bias_data[out_c];
 8015c06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015c08:	009b      	lsls	r3, r3, #2
 8015c0a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8015c0c:	4413      	add	r3, r2
 8015c0e:	681b      	ldr	r3, [r3, #0]
 8015c10:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015c12:	4413      	add	r3, r2
 8015c14:	657b      	str	r3, [r7, #84]	@ 0x54
      }
      int32_t acc_scaled =
          MultiplyByQuantizedMultiplier(acc, output_multiplier, output_shift);
 8015c16:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015c18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8015c1a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8015c1c:	f7f6 fc7c 	bl	800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 8015c20:	4603      	mov	r3, r0
      int32_t acc_scaled =
 8015c22:	617b      	str	r3, [r7, #20]
      acc_scaled += output_offset;
 8015c24:	697a      	ldr	r2, [r7, #20]
 8015c26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015c28:	4413      	add	r3, r2
 8015c2a:	617b      	str	r3, [r7, #20]
      acc_scaled = std::max(acc_scaled, output_activation_min);
 8015c2c:	f107 021c 	add.w	r2, r7, #28
 8015c30:	f107 0314 	add.w	r3, r7, #20
 8015c34:	4611      	mov	r1, r2
 8015c36:	4618      	mov	r0, r3
 8015c38:	f7f7 f883 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 8015c3c:	4603      	mov	r3, r0
 8015c3e:	681b      	ldr	r3, [r3, #0]
 8015c40:	617b      	str	r3, [r7, #20]
      acc_scaled = std::min(acc_scaled, output_activation_max);
 8015c42:	f107 0218 	add.w	r2, r7, #24
 8015c46:	f107 0314 	add.w	r3, r7, #20
 8015c4a:	4611      	mov	r1, r2
 8015c4c:	4618      	mov	r0, r3
 8015c4e:	f7f7 f88c 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8015c52:	4603      	mov	r3, r0
 8015c54:	681b      	ldr	r3, [r3, #0]
 8015c56:	617b      	str	r3, [r7, #20]
      output_data[out_c + output_depth * b] =
 8015c58:	6979      	ldr	r1, [r7, #20]
 8015c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c5c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015c5e:	fb03 f202 	mul.w	r2, r3, r2
 8015c62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015c64:	4413      	add	r3, r2
 8015c66:	461a      	mov	r2, r3
 8015c68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015c6a:	4413      	add	r3, r2
 8015c6c:	b24a      	sxtb	r2, r1
 8015c6e:	701a      	strb	r2, [r3, #0]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 8015c70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015c72:	3301      	adds	r3, #1
 8015c74:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015c76:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c7a:	429a      	cmp	r2, r3
 8015c7c:	db91      	blt.n	8015ba2 <_ZN6tflite21reference_integer_ops14FullyConnectedIaaalEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0xc2>
  for (int b = 0; b < batches; ++b) {
 8015c7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015c80:	3301      	adds	r3, #1
 8015c82:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015c84:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c88:	429a      	cmp	r2, r3
 8015c8a:	db87      	blt.n	8015b9c <_ZN6tflite21reference_integer_ops14FullyConnectedIaaalEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0xbc>
          static_cast<OutputType>(acc_scaled);
    }
  }
}
 8015c8c:	bf00      	nop
 8015c8e:	bf00      	nop
 8015c90:	3760      	adds	r7, #96	@ 0x60
 8015c92:	46bd      	mov	sp, r7
 8015c94:	bd80      	pop	{r7, pc}

08015c96 <_ZN6tflite21reference_integer_ops14FullyConnectedIsasxEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_>:
void FullyConnected(const FullyConnectedParams& params,
 8015c96:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8015c9a:	b098      	sub	sp, #96	@ 0x60
 8015c9c:	af00      	add	r7, sp, #0
 8015c9e:	60f8      	str	r0, [r7, #12]
 8015ca0:	60b9      	str	r1, [r7, #8]
 8015ca2:	607a      	str	r2, [r7, #4]
 8015ca4:	603b      	str	r3, [r7, #0]
  const int32_t input_offset = params.input_offset;
 8015ca6:	68fb      	ldr	r3, [r7, #12]
 8015ca8:	681b      	ldr	r3, [r3, #0]
 8015caa:	64bb      	str	r3, [r7, #72]	@ 0x48
  const int32_t filter_offset = params.weights_offset;
 8015cac:	68fb      	ldr	r3, [r7, #12]
 8015cae:	685b      	ldr	r3, [r3, #4]
 8015cb0:	647b      	str	r3, [r7, #68]	@ 0x44
  const int32_t output_offset = params.output_offset;
 8015cb2:	68fb      	ldr	r3, [r7, #12]
 8015cb4:	689b      	ldr	r3, [r3, #8]
 8015cb6:	643b      	str	r3, [r7, #64]	@ 0x40
  const int32_t output_multiplier = params.output_multiplier;
 8015cb8:	68fb      	ldr	r3, [r7, #12]
 8015cba:	68db      	ldr	r3, [r3, #12]
 8015cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const int output_shift = params.output_shift;
 8015cbe:	68fb      	ldr	r3, [r7, #12]
 8015cc0:	691b      	ldr	r3, [r3, #16]
 8015cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
  const int32_t output_activation_min = params.quantized_activation_min;
 8015cc4:	68fb      	ldr	r3, [r7, #12]
 8015cc6:	695b      	ldr	r3, [r3, #20]
 8015cc8:	61bb      	str	r3, [r7, #24]
  const int32_t output_activation_max = params.quantized_activation_max;
 8015cca:	68fb      	ldr	r3, [r7, #12]
 8015ccc:	699b      	ldr	r3, [r3, #24]
 8015cce:	617b      	str	r3, [r7, #20]
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
 8015cd0:	6838      	ldr	r0, [r7, #0]
 8015cd2:	f7f6 ff68 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8015cd6:	4603      	mov	r3, r0
 8015cd8:	2b01      	cmp	r3, #1
 8015cda:	dc01      	bgt.n	8015ce0 <_ZN6tflite21reference_integer_ops14FullyConnectedIsasxEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x4a>
 8015cdc:	f006 f8e2 	bl	801bea4 <abort>
  TFLITE_DCHECK_GE(output_shape.DimensionsCount(), 1);
 8015ce0:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8015ce4:	f7f6 ff5f 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8015ce8:	4603      	mov	r3, r0
 8015cea:	2b00      	cmp	r3, #0
 8015cec:	dc01      	bgt.n	8015cf2 <_ZN6tflite21reference_integer_ops14FullyConnectedIsasxEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x5c>
 8015cee:	f006 f8d9 	bl	801bea4 <abort>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 8015cf2:	69ba      	ldr	r2, [r7, #24]
 8015cf4:	697b      	ldr	r3, [r7, #20]
 8015cf6:	429a      	cmp	r2, r3
 8015cf8:	dd01      	ble.n	8015cfe <_ZN6tflite21reference_integer_ops14FullyConnectedIsasxEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x68>
 8015cfa:	f006 f8d3 	bl	801bea4 <abort>
  const int filter_dim_count = filter_shape.DimensionsCount();
 8015cfe:	6838      	ldr	r0, [r7, #0]
 8015d00:	f7f6 ff51 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8015d04:	6378      	str	r0, [r7, #52]	@ 0x34
  const int output_dim_count = output_shape.DimensionsCount();
 8015d06:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8015d0a:	f7f6 ff4c 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8015d0e:	6338      	str	r0, [r7, #48]	@ 0x30
  const int batches = FlatSizeSkipDim(output_shape, output_dim_count - 1);
 8015d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d12:	3b01      	subs	r3, #1
 8015d14:	4619      	mov	r1, r3
 8015d16:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8015d1a:	f7ff fb1d 	bl	8015358 <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>
 8015d1e:	62f8      	str	r0, [r7, #44]	@ 0x2c
  const int output_depth = output_shape.Dims(output_dim_count - 1);
 8015d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d22:	3b01      	subs	r3, #1
 8015d24:	4619      	mov	r1, r3
 8015d26:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8015d2a:	f7f6 ff48 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8015d2e:	62b8      	str	r0, [r7, #40]	@ 0x28
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
 8015d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015d32:	3b02      	subs	r3, #2
 8015d34:	4619      	mov	r1, r3
 8015d36:	6838      	ldr	r0, [r7, #0]
 8015d38:	f7f6 ff41 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8015d3c:	4602      	mov	r2, r0
 8015d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d40:	4293      	cmp	r3, r2
 8015d42:	dd01      	ble.n	8015d48 <_ZN6tflite21reference_integer_ops14FullyConnectedIsasxEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0xb2>
 8015d44:	f006 f8ae 	bl	801bea4 <abort>
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
 8015d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015d4a:	3b01      	subs	r3, #1
 8015d4c:	4619      	mov	r1, r3
 8015d4e:	6838      	ldr	r0, [r7, #0]
 8015d50:	f7f6 ff35 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8015d54:	6278      	str	r0, [r7, #36]	@ 0x24
  for (int b = 0; b < batches; ++b) {
 8015d56:	2300      	movs	r3, #0
 8015d58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015d5a:	e08b      	b.n	8015e74 <_ZN6tflite21reference_integer_ops14FullyConnectedIsasxEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x1de>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 8015d5c:	2300      	movs	r3, #0
 8015d5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015d60:	e080      	b.n	8015e64 <_ZN6tflite21reference_integer_ops14FullyConnectedIsasxEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x1ce>
      BiasType acc = 0;
 8015d62:	f04f 0200 	mov.w	r2, #0
 8015d66:	f04f 0300 	mov.w	r3, #0
 8015d6a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
      for (int d = 0; d < accum_depth; ++d) {
 8015d6e:	2300      	movs	r3, #0
 8015d70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015d72:	e02e      	b.n	8015dd2 <_ZN6tflite21reference_integer_ops14FullyConnectedIsasxEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x13c>
        int32_t input_val = input_data[b * accum_depth + d];
 8015d74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015d76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015d78:	fb03 f202 	mul.w	r2, r3, r2
 8015d7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015d7e:	4413      	add	r3, r2
 8015d80:	005b      	lsls	r3, r3, #1
 8015d82:	687a      	ldr	r2, [r7, #4]
 8015d84:	4413      	add	r3, r2
 8015d86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8015d8a:	623b      	str	r3, [r7, #32]
        int32_t filter_val = filter_data[out_c * accum_depth + d];
 8015d8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015d8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015d90:	fb03 f202 	mul.w	r2, r3, r2
 8015d94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015d96:	4413      	add	r3, r2
 8015d98:	461a      	mov	r2, r3
 8015d9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8015d9e:	4413      	add	r3, r2
 8015da0:	f993 3000 	ldrsb.w	r3, [r3]
 8015da4:	61fb      	str	r3, [r7, #28]
        acc += (filter_val + filter_offset) * (input_val + input_offset);
 8015da6:	69fa      	ldr	r2, [r7, #28]
 8015da8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015daa:	4413      	add	r3, r2
 8015dac:	6a39      	ldr	r1, [r7, #32]
 8015dae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015db0:	440a      	add	r2, r1
 8015db2:	fb02 f303 	mul.w	r3, r2, r3
 8015db6:	17da      	asrs	r2, r3, #31
 8015db8:	461c      	mov	r4, r3
 8015dba:	4615      	mov	r5, r2
 8015dbc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8015dc0:	eb12 0804 	adds.w	r8, r2, r4
 8015dc4:	eb43 0905 	adc.w	r9, r3, r5
 8015dc8:	e9c7 8914 	strd	r8, r9, [r7, #80]	@ 0x50
      for (int d = 0; d < accum_depth; ++d) {
 8015dcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015dce:	3301      	adds	r3, #1
 8015dd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015dd2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015dd6:	429a      	cmp	r2, r3
 8015dd8:	dbcc      	blt.n	8015d74 <_ZN6tflite21reference_integer_ops14FullyConnectedIsasxEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0xde>
      if (bias_data) {
 8015dda:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8015dde:	2b00      	cmp	r3, #0
 8015de0:	d00e      	beq.n	8015e00 <_ZN6tflite21reference_integer_ops14FullyConnectedIsasxEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0x16a>
        acc += bias_data[out_c];
 8015de2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015de4:	00db      	lsls	r3, r3, #3
 8015de6:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8015dea:	4413      	add	r3, r2
 8015dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015df0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8015df4:	eb10 0a02 	adds.w	sl, r0, r2
 8015df8:	eb41 0b03 	adc.w	fp, r1, r3
 8015dfc:	e9c7 ab14 	strd	sl, fp, [r7, #80]	@ 0x50
          MultiplyByQuantizedMultiplier(acc, output_multiplier, output_shift);
 8015e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e02:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015e04:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8015e08:	f7f6 fba8 	bl	800c55c <_ZN6tflite29MultiplyByQuantizedMultiplierExli>
 8015e0c:	4603      	mov	r3, r0
      int32_t acc_scaled =
 8015e0e:	613b      	str	r3, [r7, #16]
      acc_scaled += output_offset;
 8015e10:	693a      	ldr	r2, [r7, #16]
 8015e12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e14:	4413      	add	r3, r2
 8015e16:	613b      	str	r3, [r7, #16]
      acc_scaled = std::max(acc_scaled, output_activation_min);
 8015e18:	f107 0218 	add.w	r2, r7, #24
 8015e1c:	f107 0310 	add.w	r3, r7, #16
 8015e20:	4611      	mov	r1, r2
 8015e22:	4618      	mov	r0, r3
 8015e24:	f7f6 ff8d 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 8015e28:	4603      	mov	r3, r0
 8015e2a:	681b      	ldr	r3, [r3, #0]
 8015e2c:	613b      	str	r3, [r7, #16]
      acc_scaled = std::min(acc_scaled, output_activation_max);
 8015e2e:	f107 0214 	add.w	r2, r7, #20
 8015e32:	f107 0310 	add.w	r3, r7, #16
 8015e36:	4611      	mov	r1, r2
 8015e38:	4618      	mov	r0, r3
 8015e3a:	f7f6 ff96 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8015e3e:	4603      	mov	r3, r0
 8015e40:	681b      	ldr	r3, [r3, #0]
 8015e42:	613b      	str	r3, [r7, #16]
      output_data[out_c + output_depth * b] =
 8015e44:	6939      	ldr	r1, [r7, #16]
 8015e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e48:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015e4a:	fb03 f202 	mul.w	r2, r3, r2
 8015e4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015e50:	4413      	add	r3, r2
 8015e52:	005b      	lsls	r3, r3, #1
 8015e54:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8015e58:	4413      	add	r3, r2
 8015e5a:	b20a      	sxth	r2, r1
 8015e5c:	801a      	strh	r2, [r3, #0]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 8015e5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015e60:	3301      	adds	r3, #1
 8015e62:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015e64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e68:	429a      	cmp	r2, r3
 8015e6a:	f6ff af7a 	blt.w	8015d62 <_ZN6tflite21reference_integer_ops14FullyConnectedIsasxEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0xcc>
  for (int b = 0; b < batches; ++b) {
 8015e6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015e70:	3301      	adds	r3, #1
 8015e72:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015e74:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e78:	429a      	cmp	r2, r3
 8015e7a:	f6ff af6f 	blt.w	8015d5c <_ZN6tflite21reference_integer_ops14FullyConnectedIsasxEEvRKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKT_S7_PKT0_S7_PKT2_S7_PT1_+0xc6>
}
 8015e7e:	bf00      	nop
 8015e80:	bf00      	nop
 8015e82:	3760      	adds	r7, #96	@ 0x60
 8015e84:	46bd      	mov	sp, r7
 8015e86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08015e8a <_ZN6tflite29FullyConnectedParamsQuantizedERKNS_20OpDataFullyConnectedE>:
const int kFullyConnectedWeightsTensor = 1;
const int kFullyConnectedBiasTensor = 2;
const int kFullyConnectedOutputTensor = 0;

FullyConnectedParams FullyConnectedParamsQuantized(
    const OpDataFullyConnected& op_data) {
 8015e8a:	b480      	push	{r7}
 8015e8c:	b083      	sub	sp, #12
 8015e8e:	af00      	add	r7, sp, #0
 8015e90:	6078      	str	r0, [r7, #4]
 8015e92:	6039      	str	r1, [r7, #0]
  FullyConnectedParams op_params;
  op_params.input_offset = -op_data.input_zero_point;
 8015e94:	683b      	ldr	r3, [r7, #0]
 8015e96:	695b      	ldr	r3, [r3, #20]
 8015e98:	425a      	negs	r2, r3
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	601a      	str	r2, [r3, #0]
  op_params.weights_offset = -op_data.filter_zero_point;
 8015e9e:	683b      	ldr	r3, [r7, #0]
 8015ea0:	699b      	ldr	r3, [r3, #24]
 8015ea2:	425a      	negs	r2, r3
 8015ea4:	687b      	ldr	r3, [r7, #4]
 8015ea6:	605a      	str	r2, [r3, #4]
  op_params.output_offset = op_data.output_zero_point;
 8015ea8:	683b      	ldr	r3, [r7, #0]
 8015eaa:	69da      	ldr	r2, [r3, #28]
 8015eac:	687b      	ldr	r3, [r7, #4]
 8015eae:	609a      	str	r2, [r3, #8]
  op_params.output_multiplier = op_data.output_multiplier;
 8015eb0:	683b      	ldr	r3, [r7, #0]
 8015eb2:	681a      	ldr	r2, [r3, #0]
 8015eb4:	687b      	ldr	r3, [r7, #4]
 8015eb6:	60da      	str	r2, [r3, #12]
  op_params.output_shift = op_data.output_shift;
 8015eb8:	683b      	ldr	r3, [r7, #0]
 8015eba:	685a      	ldr	r2, [r3, #4]
 8015ebc:	687b      	ldr	r3, [r7, #4]
 8015ebe:	611a      	str	r2, [r3, #16]
  op_params.quantized_activation_min = op_data.output_activation_min;
 8015ec0:	683b      	ldr	r3, [r7, #0]
 8015ec2:	689a      	ldr	r2, [r3, #8]
 8015ec4:	687b      	ldr	r3, [r7, #4]
 8015ec6:	615a      	str	r2, [r3, #20]
  op_params.quantized_activation_max = op_data.output_activation_max;
 8015ec8:	683b      	ldr	r3, [r7, #0]
 8015eca:	68da      	ldr	r2, [r3, #12]
 8015ecc:	687b      	ldr	r3, [r7, #4]
 8015ece:	619a      	str	r2, [r3, #24]
  return op_params;
 8015ed0:	bf00      	nop
}
 8015ed2:	6878      	ldr	r0, [r7, #4]
 8015ed4:	370c      	adds	r7, #12
 8015ed6:	46bd      	mov	sp, r7
 8015ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015edc:	4770      	bx	lr

08015ede <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>:

FullyConnectedParams FullyConnectedParamsFloat(
    TfLiteFusedActivation activation) {
 8015ede:	b580      	push	{r7, lr}
 8015ee0:	b082      	sub	sp, #8
 8015ee2:	af00      	add	r7, sp, #0
 8015ee4:	6078      	str	r0, [r7, #4]
 8015ee6:	460b      	mov	r3, r1
 8015ee8:	70fb      	strb	r3, [r7, #3]
  FullyConnectedParams op_params;
  CalculateActivationRange(activation, &op_params.float_activation_min,
 8015eea:	687b      	ldr	r3, [r7, #4]
 8015eec:	f103 0220 	add.w	r2, r3, #32
 8015ef0:	687b      	ldr	r3, [r7, #4]
 8015ef2:	f103 011c 	add.w	r1, r3, #28
 8015ef6:	78fb      	ldrb	r3, [r7, #3]
 8015ef8:	4618      	mov	r0, r3
 8015efa:	f7fc fb39 	bl	8012570 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
                           &op_params.float_activation_max);
  return op_params;
 8015efe:	bf00      	nop
}
 8015f00:	6878      	ldr	r0, [r7, #4]
 8015f02:	3708      	adds	r7, #8
 8015f04:	46bd      	mov	sp, r7
 8015f06:	bd80      	pop	{r7, pc}

08015f08 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>:

TfLiteStatus CalculateOpDataFullyConnected(
    TfLiteContext* context, TfLiteFusedActivation activation,
    TfLiteType data_type, const TfLiteTensor* input, const TfLiteTensor* filter,
    const TfLiteTensor* bias, TfLiteTensor* output,
    OpDataFullyConnected* data) {
 8015f08:	b580      	push	{r7, lr}
 8015f0a:	b08a      	sub	sp, #40	@ 0x28
 8015f0c:	af02      	add	r7, sp, #8
 8015f0e:	60f8      	str	r0, [r7, #12]
 8015f10:	607b      	str	r3, [r7, #4]
 8015f12:	460b      	mov	r3, r1
 8015f14:	72fb      	strb	r3, [r7, #11]
 8015f16:	4613      	mov	r3, r2
 8015f18:	72bb      	strb	r3, [r7, #10]
  if (data_type != kTfLiteFloat32) {
 8015f1a:	7abb      	ldrb	r3, [r7, #10]
 8015f1c:	2b01      	cmp	r3, #1
 8015f1e:	d044      	beq.n	8015faa <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0xa2>
    double real_multiplier = 0.0;
 8015f20:	f04f 0200 	mov.w	r2, #0
 8015f24:	f04f 0300 	mov.w	r3, #0
 8015f28:	e9c7 2304 	strd	r2, r3, [r7, #16]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 8015f2c:	f107 0310 	add.w	r3, r7, #16
 8015f30:	9301      	str	r3, [sp, #4]
 8015f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f34:	9300      	str	r3, [sp, #0]
 8015f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015f38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015f3a:	6879      	ldr	r1, [r7, #4]
 8015f3c:	68f8      	ldr	r0, [r7, #12]
 8015f3e:	f7f7 f907 	bl	800d150 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
 8015f42:	4603      	mov	r3, r0
 8015f44:	77fb      	strb	r3, [r7, #31]
 8015f46:	7ffb      	ldrb	r3, [r7, #31]
 8015f48:	2b00      	cmp	r3, #0
 8015f4a:	d001      	beq.n	8015f50 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x48>
 8015f4c:	7ffb      	ldrb	r3, [r7, #31]
 8015f4e:	e02d      	b.n	8015fac <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0xa4>
        context, input, filter, bias, output, &real_multiplier));
    QuantizeMultiplier(real_multiplier, &data->output_multiplier,
 8015f50:	ed97 7b04 	vldr	d7, [r7, #16]
 8015f54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015f56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015f58:	3304      	adds	r3, #4
 8015f5a:	4619      	mov	r1, r3
 8015f5c:	4610      	mov	r0, r2
 8015f5e:	eeb0 0a47 	vmov.f32	s0, s14
 8015f62:	eef0 0a67 	vmov.f32	s1, s15
 8015f66:	f7f6 fccf 	bl	800c908 <_ZN6tflite18QuantizeMultiplierEdPlPi>
                       &data->output_shift);

    data->input_zero_point = input->params.zero_point;
 8015f6a:	687b      	ldr	r3, [r7, #4]
 8015f6c:	691a      	ldr	r2, [r3, #16]
 8015f6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015f70:	615a      	str	r2, [r3, #20]
    // Filter weights will always be symmetric quantized since we only support
    // int8 quantization. See
    // https://github.com/tensorflow/tensorflow/issues/44912 for additional
    // context.
    TFLITE_DCHECK(filter->params.zero_point == 0);
 8015f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f74:	691b      	ldr	r3, [r3, #16]
 8015f76:	2b00      	cmp	r3, #0
 8015f78:	d001      	beq.n	8015f7e <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x76>
 8015f7a:	f005 ff93 	bl	801bea4 <abort>
    data->filter_zero_point = filter->params.zero_point;
 8015f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f80:	691a      	ldr	r2, [r3, #16]
 8015f82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015f84:	619a      	str	r2, [r3, #24]
    data->output_zero_point = output->params.zero_point;
 8015f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f88:	691a      	ldr	r2, [r3, #16]
 8015f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015f8c:	61da      	str	r2, [r3, #28]

    return CalculateActivationRangeQuantized(context, activation, output,
 8015f8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015f90:	f103 0208 	add.w	r2, r3, #8
 8015f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015f96:	330c      	adds	r3, #12
 8015f98:	7af9      	ldrb	r1, [r7, #11]
 8015f9a:	9300      	str	r3, [sp, #0]
 8015f9c:	4613      	mov	r3, r2
 8015f9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015fa0:	68f8      	ldr	r0, [r7, #12]
 8015fa2:	f7f7 fac7 	bl	800d534 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
 8015fa6:	4603      	mov	r3, r0
                                             &data->output_activation_min,
                                             &data->output_activation_max);
 8015fa8:	e000      	b.n	8015fac <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0xa4>
  }
  return kTfLiteOk;
 8015faa:	2300      	movs	r3, #0
}
 8015fac:	4618      	mov	r0, r3
 8015fae:	3720      	adds	r7, #32
 8015fb0:	46bd      	mov	sp, r7
 8015fb2:	bd80      	pop	{r7, pc}

08015fb4 <_ZN6tflite5micro12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi>:
namespace micro {

namespace {

int ValidateTensorIndexing(const TfLiteContext* context, int index,
                           int max_size, const int* tensor_indices) {
 8015fb4:	b480      	push	{r7}
 8015fb6:	b087      	sub	sp, #28
 8015fb8:	af00      	add	r7, sp, #0
 8015fba:	60f8      	str	r0, [r7, #12]
 8015fbc:	60b9      	str	r1, [r7, #8]
 8015fbe:	607a      	str	r2, [r7, #4]
 8015fc0:	603b      	str	r3, [r7, #0]
  if (index >= 0 && index < max_size) {
 8015fc2:	68bb      	ldr	r3, [r7, #8]
 8015fc4:	2b00      	cmp	r3, #0
 8015fc6:	db0f      	blt.n	8015fe8 <_ZN6tflite5micro12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi+0x34>
 8015fc8:	68ba      	ldr	r2, [r7, #8]
 8015fca:	687b      	ldr	r3, [r7, #4]
 8015fcc:	429a      	cmp	r2, r3
 8015fce:	da0b      	bge.n	8015fe8 <_ZN6tflite5micro12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi+0x34>
    const int tensor_index = tensor_indices[index];
 8015fd0:	68bb      	ldr	r3, [r7, #8]
 8015fd2:	009b      	lsls	r3, r3, #2
 8015fd4:	683a      	ldr	r2, [r7, #0]
 8015fd6:	4413      	add	r3, r2
 8015fd8:	681b      	ldr	r3, [r3, #0]
 8015fda:	617b      	str	r3, [r7, #20]
    if (tensor_index != kTfLiteOptionalTensor) {
 8015fdc:	697b      	ldr	r3, [r7, #20]
 8015fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015fe2:	d001      	beq.n	8015fe8 <_ZN6tflite5micro12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi+0x34>
      return tensor_index;
 8015fe4:	697b      	ldr	r3, [r7, #20]
 8015fe6:	e001      	b.n	8015fec <_ZN6tflite5micro12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi+0x38>
    }
  }
  return -1;
 8015fe8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015fec:	4618      	mov	r0, r3
 8015fee:	371c      	adds	r7, #28
 8015ff0:	46bd      	mov	sp, r7
 8015ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ff6:	4770      	bx	lr

08015ff8 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_E>:

TfLiteRegistration RegisterOp(
    void* (*init)(TfLiteContext* context, const char* buffer, size_t length),
    TfLiteStatus (*prepare)(TfLiteContext* context, TfLiteNode* node),
    TfLiteStatus (*invoke)(TfLiteContext* context, TfLiteNode* node),
    void (*free)(TfLiteContext* context, void* buffer)) {
 8015ff8:	b580      	push	{r7, lr}
 8015ffa:	b084      	sub	sp, #16
 8015ffc:	af00      	add	r7, sp, #0
 8015ffe:	60f8      	str	r0, [r7, #12]
 8016000:	60b9      	str	r1, [r7, #8]
 8016002:	607a      	str	r2, [r7, #4]
 8016004:	603b      	str	r3, [r7, #0]
          /*invoke=*/invoke,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0,
          /*registration_external=*/nullptr};
 8016006:	68fb      	ldr	r3, [r7, #12]
 8016008:	4618      	mov	r0, r3
 801600a:	2330      	movs	r3, #48	@ 0x30
 801600c:	461a      	mov	r2, r3
 801600e:	2100      	movs	r1, #0
 8016010:	f006 fb60 	bl	801c6d4 <memset>
 8016014:	68fb      	ldr	r3, [r7, #12]
 8016016:	68ba      	ldr	r2, [r7, #8]
 8016018:	601a      	str	r2, [r3, #0]
 801601a:	68fb      	ldr	r3, [r7, #12]
 801601c:	69ba      	ldr	r2, [r7, #24]
 801601e:	605a      	str	r2, [r3, #4]
 8016020:	68fb      	ldr	r3, [r7, #12]
 8016022:	687a      	ldr	r2, [r7, #4]
 8016024:	609a      	str	r2, [r3, #8]
 8016026:	68fb      	ldr	r3, [r7, #12]
 8016028:	683a      	ldr	r2, [r7, #0]
 801602a:	60da      	str	r2, [r3, #12]
}
 801602c:	68f8      	ldr	r0, [r7, #12]
 801602e:	3710      	adds	r7, #16
 8016030:	46bd      	mov	sp, r7
 8016032:	bd80      	pop	{r7, pc}

08016034 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei>:

// Returns a mutable tensor for a given input index. is_variable must be checked
// during prepare when the full TfLiteTensor is available.
TfLiteEvalTensor* GetMutableEvalInput(const TfLiteContext* context,
                                      const TfLiteNode* node, int index) {
 8016034:	b580      	push	{r7, lr}
 8016036:	b086      	sub	sp, #24
 8016038:	af00      	add	r7, sp, #0
 801603a:	60f8      	str	r0, [r7, #12]
 801603c:	60b9      	str	r1, [r7, #8]
 801603e:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context != nullptr);
 8016040:	68fb      	ldr	r3, [r7, #12]
 8016042:	2b00      	cmp	r3, #0
 8016044:	d101      	bne.n	801604a <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x16>
 8016046:	f005 ff2d 	bl	801bea4 <abort>
  TFLITE_DCHECK(node != nullptr);
 801604a:	68bb      	ldr	r3, [r7, #8]
 801604c:	2b00      	cmp	r3, #0
 801604e:	d101      	bne.n	8016054 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x20>
 8016050:	f005 ff28 	bl	801bea4 <abort>
  const int tensor_index = ValidateTensorIndexing(
      context, index, node->inputs->size, node->inputs->data);
 8016054:	68bb      	ldr	r3, [r7, #8]
 8016056:	681b      	ldr	r3, [r3, #0]
  const int tensor_index = ValidateTensorIndexing(
 8016058:	681a      	ldr	r2, [r3, #0]
      context, index, node->inputs->size, node->inputs->data);
 801605a:	68bb      	ldr	r3, [r7, #8]
 801605c:	681b      	ldr	r3, [r3, #0]
 801605e:	3304      	adds	r3, #4
  const int tensor_index = ValidateTensorIndexing(
 8016060:	6879      	ldr	r1, [r7, #4]
 8016062:	68f8      	ldr	r0, [r7, #12]
 8016064:	f7ff ffa6 	bl	8015fb4 <_ZN6tflite5micro12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi>
 8016068:	6178      	str	r0, [r7, #20]

  if (tensor_index < 0) {
 801606a:	697b      	ldr	r3, [r7, #20]
 801606c:	2b00      	cmp	r3, #0
 801606e:	da01      	bge.n	8016074 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x40>
    return nullptr;
 8016070:	2300      	movs	r3, #0
 8016072:	e00c      	b.n	801608e <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x5a>
  }

  return context->GetEvalTensor(context, node->inputs->data[index]);
 8016074:	68fb      	ldr	r3, [r7, #12]
 8016076:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8016078:	68bb      	ldr	r3, [r7, #8]
 801607a:	6819      	ldr	r1, [r3, #0]
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	009b      	lsls	r3, r3, #2
 8016080:	440b      	add	r3, r1
 8016082:	685b      	ldr	r3, [r3, #4]
 8016084:	4619      	mov	r1, r3
 8016086:	68f8      	ldr	r0, [r7, #12]
 8016088:	4790      	blx	r2
 801608a:	4603      	mov	r3, r0
 801608c:	bf00      	nop
}
 801608e:	4618      	mov	r0, r3
 8016090:	3718      	adds	r7, #24
 8016092:	46bd      	mov	sp, r7
 8016094:	bd80      	pop	{r7, pc}

08016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>:

// Returns the TfLiteEvalTensor struct for a given input index in a node.
const TfLiteEvalTensor* GetEvalInput(const TfLiteContext* context,
                                     const TfLiteNode* node, int index) {
 8016096:	b580      	push	{r7, lr}
 8016098:	b084      	sub	sp, #16
 801609a:	af00      	add	r7, sp, #0
 801609c:	60f8      	str	r0, [r7, #12]
 801609e:	60b9      	str	r1, [r7, #8]
 80160a0:	607a      	str	r2, [r7, #4]
  return GetMutableEvalInput(context, node, index);
 80160a2:	687a      	ldr	r2, [r7, #4]
 80160a4:	68b9      	ldr	r1, [r7, #8]
 80160a6:	68f8      	ldr	r0, [r7, #12]
 80160a8:	f7ff ffc4 	bl	8016034 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 80160ac:	4603      	mov	r3, r0
}
 80160ae:	4618      	mov	r0, r3
 80160b0:	3710      	adds	r7, #16
 80160b2:	46bd      	mov	sp, r7
 80160b4:	bd80      	pop	{r7, pc}

080160b6 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>:

// Returns the TfLiteEvalTensor struct for a given output index in a node.
TfLiteEvalTensor* GetEvalOutput(const TfLiteContext* context,
                                const TfLiteNode* node, int index) {
 80160b6:	b580      	push	{r7, lr}
 80160b8:	b084      	sub	sp, #16
 80160ba:	af00      	add	r7, sp, #0
 80160bc:	60f8      	str	r0, [r7, #12]
 80160be:	60b9      	str	r1, [r7, #8]
 80160c0:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context != nullptr);
 80160c2:	68fb      	ldr	r3, [r7, #12]
 80160c4:	2b00      	cmp	r3, #0
 80160c6:	d101      	bne.n	80160cc <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei+0x16>
 80160c8:	f005 feec 	bl	801bea4 <abort>
  TFLITE_DCHECK(node != nullptr);
 80160cc:	68bb      	ldr	r3, [r7, #8]
 80160ce:	2b00      	cmp	r3, #0
 80160d0:	d101      	bne.n	80160d6 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei+0x20>
 80160d2:	f005 fee7 	bl	801bea4 <abort>
  return context->GetEvalTensor(context, node->outputs->data[index]);
 80160d6:	68fb      	ldr	r3, [r7, #12]
 80160d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80160da:	68bb      	ldr	r3, [r7, #8]
 80160dc:	6859      	ldr	r1, [r3, #4]
 80160de:	687b      	ldr	r3, [r7, #4]
 80160e0:	009b      	lsls	r3, r3, #2
 80160e2:	440b      	add	r3, r1
 80160e4:	685b      	ldr	r3, [r3, #4]
 80160e6:	4619      	mov	r1, r3
 80160e8:	68f8      	ldr	r0, [r7, #12]
 80160ea:	4790      	blx	r2
 80160ec:	4603      	mov	r3, r0
}
 80160ee:	4618      	mov	r0, r3
 80160f0:	3710      	adds	r7, #16
 80160f2:	46bd      	mov	sp, r7
 80160f4:	bd80      	pop	{r7, pc}

080160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>:
  TFLITE_DCHECK(input1 != nullptr);
  TFLITE_DCHECK(input2 != nullptr);
  return TfLiteIntArrayEqual(input1->dims, input2->dims);
}

const RuntimeShape GetTensorShape(const TfLiteEvalTensor* tensor) {
 80160f6:	b580      	push	{r7, lr}
 80160f8:	b086      	sub	sp, #24
 80160fa:	af00      	add	r7, sp, #0
 80160fc:	6078      	str	r0, [r7, #4]
 80160fe:	6039      	str	r1, [r7, #0]
  if (tensor == nullptr || tensor->dims == nullptr) {
 8016100:	683b      	ldr	r3, [r7, #0]
 8016102:	2b00      	cmp	r3, #0
 8016104:	d003      	beq.n	801610e <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x18>
 8016106:	683b      	ldr	r3, [r7, #0]
 8016108:	685b      	ldr	r3, [r3, #4]
 801610a:	2b00      	cmp	r3, #0
 801610c:	d103      	bne.n	8016116 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x20>
    return RuntimeShape();
 801610e:	6878      	ldr	r0, [r7, #4]
 8016110:	f7f6 fcaa 	bl	800ca68 <_ZN6tflite12RuntimeShapeC1Ev>
 8016114:	e00d      	b.n	8016132 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3c>
  }
  TfLiteIntArray* dims = tensor->dims;
 8016116:	683b      	ldr	r3, [r7, #0]
 8016118:	685b      	ldr	r3, [r3, #4]
 801611a:	617b      	str	r3, [r7, #20]
  const int dims_size = dims->size;
 801611c:	697b      	ldr	r3, [r7, #20]
 801611e:	681b      	ldr	r3, [r3, #0]
 8016120:	613b      	str	r3, [r7, #16]
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
 8016122:	697b      	ldr	r3, [r7, #20]
 8016124:	3304      	adds	r3, #4
 8016126:	60fb      	str	r3, [r7, #12]
  return RuntimeShape(dims_size, dims_data);
 8016128:	68fa      	ldr	r2, [r7, #12]
 801612a:	6939      	ldr	r1, [r7, #16]
 801612c:	6878      	ldr	r0, [r7, #4]
 801612e:	f7f6 fca9 	bl	800ca84 <_ZN6tflite12RuntimeShapeC1EiPKl>
}
 8016132:	6878      	ldr	r0, [r7, #4]
 8016134:	3718      	adds	r7, #24
 8016136:	46bd      	mov	sp, r7
 8016138:	bd80      	pop	{r7, pc}

0801613a <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding>:

PaddingType RuntimePaddingType(TfLitePadding padding) {
 801613a:	b480      	push	{r7}
 801613c:	b083      	sub	sp, #12
 801613e:	af00      	add	r7, sp, #0
 8016140:	4603      	mov	r3, r0
 8016142:	71fb      	strb	r3, [r7, #7]
  switch (padding) {
 8016144:	79fb      	ldrb	r3, [r7, #7]
 8016146:	2b01      	cmp	r3, #1
 8016148:	d002      	beq.n	8016150 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0x16>
 801614a:	2b02      	cmp	r3, #2
 801614c:	d002      	beq.n	8016154 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0x1a>
 801614e:	e003      	b.n	8016158 <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0x1e>
    case TfLitePadding::kTfLitePaddingSame:
      return PaddingType::kSame;
 8016150:	2301      	movs	r3, #1
 8016152:	e002      	b.n	801615a <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0x20>
    case TfLitePadding::kTfLitePaddingValid:
      return PaddingType::kValid;
 8016154:	2302      	movs	r3, #2
 8016156:	e000      	b.n	801615a <_ZN6tflite5micro18RuntimePaddingTypeE13TfLitePadding+0x20>
    case TfLitePadding::kTfLitePaddingUnknown:
    default:
      return PaddingType::kNone;
 8016158:	2300      	movs	r3, #0
  }
}
 801615a:	4618      	mov	r0, r3
 801615c:	370c      	adds	r7, #12
 801615e:	46bd      	mov	sp, r7
 8016160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016164:	4770      	bx	lr
	...

08016168 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
  }

  return kTfLiteOk;
}

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 8016168:	b580      	push	{r7, lr}
 801616a:	b086      	sub	sp, #24
 801616c:	af02      	add	r7, sp, #8
 801616e:	6078      	str	r0, [r7, #4]
 8016170:	6039      	str	r1, [r7, #0]
  const TfLitePackParams* data =
 8016172:	683b      	ldr	r3, [r7, #0]
 8016174:	695b      	ldr	r3, [r3, #20]
 8016176:	60fb      	str	r3, [r7, #12]
      reinterpret_cast<TfLitePackParams*>(node->builtin_data);

  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 8016178:	2200      	movs	r2, #0
 801617a:	6839      	ldr	r1, [r7, #0]
 801617c:	6878      	ldr	r0, [r7, #4]
 801617e:	f7ff ff9a 	bl	80160b6 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 8016182:	60b8      	str	r0, [r7, #8]

  switch (output->type) {
 8016184:	68bb      	ldr	r3, [r7, #8]
 8016186:	7a1b      	ldrb	r3, [r3, #8]
 8016188:	3b01      	subs	r3, #1
 801618a:	2b08      	cmp	r3, #8
 801618c:	d848      	bhi.n	8016220 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb8>
 801618e:	a201      	add	r2, pc, #4	@ (adr r2, 8016194 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2c>)
 8016190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016194:	080161b9 	.word	0x080161b9
 8016198:	080161ed 	.word	0x080161ed
 801619c:	08016221 	.word	0x08016221
 80161a0:	08016207 	.word	0x08016207
 80161a4:	08016221 	.word	0x08016221
 80161a8:	08016221 	.word	0x08016221
 80161ac:	08016221 	.word	0x08016221
 80161b0:	08016221 	.word	0x08016221
 80161b4:	080161d3 	.word	0x080161d3
    case kTfLiteFloat32: {
      return PackImpl<float>(context, node, output, data->values_count,
 80161b8:	68fb      	ldr	r3, [r7, #12]
 80161ba:	681a      	ldr	r2, [r3, #0]
                             data->axis);
 80161bc:	68fb      	ldr	r3, [r7, #12]
 80161be:	685b      	ldr	r3, [r3, #4]
      return PackImpl<float>(context, node, output, data->values_count,
 80161c0:	9300      	str	r3, [sp, #0]
 80161c2:	4613      	mov	r3, r2
 80161c4:	68ba      	ldr	r2, [r7, #8]
 80161c6:	6839      	ldr	r1, [r7, #0]
 80161c8:	6878      	ldr	r0, [r7, #4]
 80161ca:	f000 f84f 	bl	801626c <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii>
 80161ce:	4603      	mov	r3, r0
                             data->axis);
 80161d0:	e031      	b.n	8016236 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xce>
    }
    case kTfLiteInt8: {
      return PackImpl<int8_t>(context, node, output, data->values_count,
 80161d2:	68fb      	ldr	r3, [r7, #12]
 80161d4:	681a      	ldr	r2, [r3, #0]
                              data->axis);
 80161d6:	68fb      	ldr	r3, [r7, #12]
 80161d8:	685b      	ldr	r3, [r3, #4]
      return PackImpl<int8_t>(context, node, output, data->values_count,
 80161da:	9300      	str	r3, [sp, #0]
 80161dc:	4613      	mov	r3, r2
 80161de:	68ba      	ldr	r2, [r7, #8]
 80161e0:	6839      	ldr	r1, [r7, #0]
 80161e2:	6878      	ldr	r0, [r7, #4]
 80161e4:	f000 f8ff 	bl	80163e6 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii>
 80161e8:	4603      	mov	r3, r0
                              data->axis);
 80161ea:	e024      	b.n	8016236 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xce>
    }
    case kTfLiteInt32: {
      return PackImpl<int32_t>(context, node, output, data->values_count,
 80161ec:	68fb      	ldr	r3, [r7, #12]
 80161ee:	681a      	ldr	r2, [r3, #0]
                               data->axis);
 80161f0:	68fb      	ldr	r3, [r7, #12]
 80161f2:	685b      	ldr	r3, [r3, #4]
      return PackImpl<int32_t>(context, node, output, data->values_count,
 80161f4:	9300      	str	r3, [sp, #0]
 80161f6:	4613      	mov	r3, r2
 80161f8:	68ba      	ldr	r2, [r7, #8]
 80161fa:	6839      	ldr	r1, [r7, #0]
 80161fc:	6878      	ldr	r0, [r7, #4]
 80161fe:	f000 f9ad 	bl	801655c <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii>
 8016202:	4603      	mov	r3, r0
                               data->axis);
 8016204:	e017      	b.n	8016236 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xce>
    }
    case kTfLiteInt64: {
      return PackImpl<int64_t>(context, node, output, data->values_count,
 8016206:	68fb      	ldr	r3, [r7, #12]
 8016208:	681a      	ldr	r2, [r3, #0]
                               data->axis);
 801620a:	68fb      	ldr	r3, [r7, #12]
 801620c:	685b      	ldr	r3, [r3, #4]
      return PackImpl<int64_t>(context, node, output, data->values_count,
 801620e:	9300      	str	r3, [sp, #0]
 8016210:	4613      	mov	r3, r2
 8016212:	68ba      	ldr	r2, [r7, #8]
 8016214:	6839      	ldr	r1, [r7, #0]
 8016216:	6878      	ldr	r0, [r7, #4]
 8016218:	f000 fa5d 	bl	80166d6 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii>
 801621c:	4603      	mov	r3, r0
                               data->axis);
 801621e:	e00a      	b.n	8016236 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xce>
    }
    default: {
      MicroPrintf("Type '%s' is not supported by pack.",
 8016220:	68bb      	ldr	r3, [r7, #8]
 8016222:	7a1b      	ldrb	r3, [r3, #8]
 8016224:	4618      	mov	r0, r3
 8016226:	f7f6 f849 	bl	800c2bc <TfLiteTypeGetName>
 801622a:	4603      	mov	r3, r0
 801622c:	4619      	mov	r1, r3
 801622e:	4804      	ldr	r0, [pc, #16]	@ (8016240 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd8>)
 8016230:	f7fb f9f2 	bl	8011618 <_Z11MicroPrintfPKcz>
                  TfLiteTypeGetName(output->type));
      return kTfLiteError;
 8016234:	2301      	movs	r3, #1
    }
  }

  return kTfLiteOk;
}
 8016236:	4618      	mov	r0, r3
 8016238:	3710      	adds	r7, #16
 801623a:	46bd      	mov	sp, r7
 801623c:	bd80      	pop	{r7, pc}
 801623e:	bf00      	nop
 8016240:	08022f98 	.word	0x08022f98

08016244 <_ZN6tflite3ops5micro13Register_PACKEv>:

}  // namespace
}  // namespace pack

TfLiteRegistration Register_PACK() {
 8016244:	b580      	push	{r7, lr}
 8016246:	b084      	sub	sp, #16
 8016248:	af02      	add	r7, sp, #8
 801624a:	6078      	str	r0, [r7, #4]
  return tflite::micro::RegisterOp(nullptr, nullptr, pack::Eval);
 801624c:	6878      	ldr	r0, [r7, #4]
 801624e:	2300      	movs	r3, #0
 8016250:	9300      	str	r3, [sp, #0]
 8016252:	4b05      	ldr	r3, [pc, #20]	@ (8016268 <_ZN6tflite3ops5micro13Register_PACKEv+0x24>)
 8016254:	2200      	movs	r2, #0
 8016256:	2100      	movs	r1, #0
 8016258:	f7ff fece 	bl	8015ff8 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_E>
 801625c:	bf00      	nop
}
 801625e:	6878      	ldr	r0, [r7, #4]
 8016260:	3708      	adds	r7, #8
 8016262:	46bd      	mov	sp, r7
 8016264:	bd80      	pop	{r7, pc}
 8016266:	bf00      	nop
 8016268:	08016169 	.word	0x08016169

0801626c <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii>:
TfLiteStatus PackImpl(TfLiteContext* context, TfLiteNode* node,
 801626c:	b580      	push	{r7, lr}
 801626e:	b098      	sub	sp, #96	@ 0x60
 8016270:	af00      	add	r7, sp, #0
 8016272:	60f8      	str	r0, [r7, #12]
 8016274:	60b9      	str	r1, [r7, #8]
 8016276:	607a      	str	r2, [r7, #4]
 8016278:	603b      	str	r3, [r7, #0]
      tflite::micro::GetEvalInput(context, node, 0);
 801627a:	2200      	movs	r2, #0
 801627c:	68b9      	ldr	r1, [r7, #8]
 801627e:	68f8      	ldr	r0, [r7, #12]
 8016280:	f7ff ff09 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8016284:	63b8      	str	r0, [r7, #56]	@ 0x38
  const int dimensions = output->dims->size;
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	685b      	ldr	r3, [r3, #4]
 801628a:	681b      	ldr	r3, [r3, #0]
 801628c:	637b      	str	r3, [r7, #52]	@ 0x34
  const TfLiteIntArray* input_dims = input0->dims;
 801628e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016290:	685b      	ldr	r3, [r3, #4]
 8016292:	633b      	str	r3, [r7, #48]	@ 0x30
  const TfLiteIntArray* output_dims = output->dims;
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	685b      	ldr	r3, [r3, #4]
 8016298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (axis < 0) {
 801629a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801629c:	2b00      	cmp	r3, #0
 801629e:	da03      	bge.n	80162a8 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x3c>
    axis += dimensions;
 80162a0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80162a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80162a4:	4413      	add	r3, r2
 80162a6:	66bb      	str	r3, [r7, #104]	@ 0x68
  int outer_size = 1;
 80162a8:	2301      	movs	r3, #1
 80162aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  for (int i = 0; i < axis; ++i) {
 80162ac:	2300      	movs	r3, #0
 80162ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80162b0:	e00b      	b.n	80162ca <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x5e>
    outer_size *= output_dims->data[i];
 80162b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80162b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80162b6:	009b      	lsls	r3, r3, #2
 80162b8:	4413      	add	r3, r2
 80162ba:	685a      	ldr	r2, [r3, #4]
 80162bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80162be:	fb02 f303 	mul.w	r3, r2, r3
 80162c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  for (int i = 0; i < axis; ++i) {
 80162c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80162c6:	3301      	adds	r3, #1
 80162c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80162ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80162cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80162ce:	429a      	cmp	r2, r3
 80162d0:	dbef      	blt.n	80162b2 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x46>
  int copy_size = 1;
 80162d2:	2301      	movs	r3, #1
 80162d4:	657b      	str	r3, [r7, #84]	@ 0x54
  for (int i = axis + 1; i < dimensions; ++i) {
 80162d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80162d8:	3301      	adds	r3, #1
 80162da:	653b      	str	r3, [r7, #80]	@ 0x50
 80162dc:	e00b      	b.n	80162f6 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x8a>
    copy_size *= output_dims->data[i];
 80162de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80162e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80162e2:	009b      	lsls	r3, r3, #2
 80162e4:	4413      	add	r3, r2
 80162e6:	685a      	ldr	r2, [r3, #4]
 80162e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80162ea:	fb02 f303 	mul.w	r3, r2, r3
 80162ee:	657b      	str	r3, [r7, #84]	@ 0x54
  for (int i = axis + 1; i < dimensions; ++i) {
 80162f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80162f2:	3301      	adds	r3, #1
 80162f4:	653b      	str	r3, [r7, #80]	@ 0x50
 80162f6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80162f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80162fa:	429a      	cmp	r2, r3
 80162fc:	dbef      	blt.n	80162de <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x72>
  int input_size = 1;
 80162fe:	2301      	movs	r3, #1
 8016300:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (int i = 0; i < input_dims->size; ++i) {
 8016302:	2300      	movs	r3, #0
 8016304:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016306:	e00b      	b.n	8016320 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xb4>
    input_size *= input_dims->data[i];
 8016308:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801630a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801630c:	009b      	lsls	r3, r3, #2
 801630e:	4413      	add	r3, r2
 8016310:	685a      	ldr	r2, [r3, #4]
 8016312:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016314:	fb02 f303 	mul.w	r3, r2, r3
 8016318:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (int i = 0; i < input_dims->size; ++i) {
 801631a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801631c:	3301      	adds	r3, #1
 801631e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016322:	681b      	ldr	r3, [r3, #0]
 8016324:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016326:	429a      	cmp	r2, r3
 8016328:	dbee      	blt.n	8016308 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x9c>
  TFLITE_DCHECK_EQ(input_size, copy_size * outer_size);
 801632a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801632c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801632e:	fb02 f303 	mul.w	r3, r2, r3
 8016332:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016334:	429a      	cmp	r2, r3
 8016336:	d001      	beq.n	801633c <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xd0>
 8016338:	f005 fdb4 	bl	801bea4 <abort>
  T* output_data = tflite::micro::GetTensorData<T>(output);
 801633c:	6878      	ldr	r0, [r7, #4]
 801633e:	f7fc f86f 	bl	8012420 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 8016342:	62b8      	str	r0, [r7, #40]	@ 0x28
  for (int i = 0; i < values_count; ++i) {
 8016344:	2300      	movs	r3, #0
 8016346:	647b      	str	r3, [r7, #68]	@ 0x44
 8016348:	e044      	b.n	80163d4 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x168>
    const TfLiteEvalTensor* t = tflite::micro::GetEvalInput(context, node, i);
 801634a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801634c:	68b9      	ldr	r1, [r7, #8]
 801634e:	68f8      	ldr	r0, [r7, #12]
 8016350:	f7ff fea1 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8016354:	6278      	str	r0, [r7, #36]	@ 0x24
    const T* input_data = tflite::micro::GetTensorData<T>(t);
 8016356:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016358:	f7fc f853 	bl	8012402 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 801635c:	6238      	str	r0, [r7, #32]
    for (int k = 0; k < outer_size; ++k) {
 801635e:	2300      	movs	r3, #0
 8016360:	643b      	str	r3, [r7, #64]	@ 0x40
 8016362:	e030      	b.n	80163c6 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x15a>
      const T* input_ptr = input_data + copy_size * k;
 8016364:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016366:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016368:	fb02 f303 	mul.w	r3, r2, r3
 801636c:	009b      	lsls	r3, r3, #2
 801636e:	6a3a      	ldr	r2, [r7, #32]
 8016370:	4413      	add	r3, r2
 8016372:	61fb      	str	r3, [r7, #28]
      int loc = k * values_count * copy_size + i * copy_size;
 8016374:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016376:	683a      	ldr	r2, [r7, #0]
 8016378:	fb02 f303 	mul.w	r3, r2, r3
 801637c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801637e:	fb03 f202 	mul.w	r2, r3, r2
 8016382:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016384:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8016386:	fb01 f303 	mul.w	r3, r1, r3
 801638a:	4413      	add	r3, r2
 801638c:	61bb      	str	r3, [r7, #24]
      T* output_ptr = output_data + loc;
 801638e:	69bb      	ldr	r3, [r7, #24]
 8016390:	009b      	lsls	r3, r3, #2
 8016392:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016394:	4413      	add	r3, r2
 8016396:	617b      	str	r3, [r7, #20]
      for (int j = 0; j < copy_size; ++j) output_ptr[j] = input_ptr[j];
 8016398:	2300      	movs	r3, #0
 801639a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801639c:	e00c      	b.n	80163b8 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x14c>
 801639e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80163a0:	009b      	lsls	r3, r3, #2
 80163a2:	69fa      	ldr	r2, [r7, #28]
 80163a4:	441a      	add	r2, r3
 80163a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80163a8:	009b      	lsls	r3, r3, #2
 80163aa:	6979      	ldr	r1, [r7, #20]
 80163ac:	440b      	add	r3, r1
 80163ae:	6812      	ldr	r2, [r2, #0]
 80163b0:	601a      	str	r2, [r3, #0]
 80163b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80163b4:	3301      	adds	r3, #1
 80163b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80163b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80163ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80163bc:	429a      	cmp	r2, r3
 80163be:	dbee      	blt.n	801639e <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x132>
    for (int k = 0; k < outer_size; ++k) {
 80163c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80163c2:	3301      	adds	r3, #1
 80163c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80163c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80163c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80163ca:	429a      	cmp	r2, r3
 80163cc:	dbca      	blt.n	8016364 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xf8>
  for (int i = 0; i < values_count; ++i) {
 80163ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80163d0:	3301      	adds	r3, #1
 80163d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80163d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80163d6:	683b      	ldr	r3, [r7, #0]
 80163d8:	429a      	cmp	r2, r3
 80163da:	dbb6      	blt.n	801634a <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIfEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xde>
  return kTfLiteOk;
 80163dc:	2300      	movs	r3, #0
}
 80163de:	4618      	mov	r0, r3
 80163e0:	3760      	adds	r7, #96	@ 0x60
 80163e2:	46bd      	mov	sp, r7
 80163e4:	bd80      	pop	{r7, pc}

080163e6 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii>:
TfLiteStatus PackImpl(TfLiteContext* context, TfLiteNode* node,
 80163e6:	b580      	push	{r7, lr}
 80163e8:	b098      	sub	sp, #96	@ 0x60
 80163ea:	af00      	add	r7, sp, #0
 80163ec:	60f8      	str	r0, [r7, #12]
 80163ee:	60b9      	str	r1, [r7, #8]
 80163f0:	607a      	str	r2, [r7, #4]
 80163f2:	603b      	str	r3, [r7, #0]
      tflite::micro::GetEvalInput(context, node, 0);
 80163f4:	2200      	movs	r2, #0
 80163f6:	68b9      	ldr	r1, [r7, #8]
 80163f8:	68f8      	ldr	r0, [r7, #12]
 80163fa:	f7ff fe4c 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 80163fe:	63b8      	str	r0, [r7, #56]	@ 0x38
  const int dimensions = output->dims->size;
 8016400:	687b      	ldr	r3, [r7, #4]
 8016402:	685b      	ldr	r3, [r3, #4]
 8016404:	681b      	ldr	r3, [r3, #0]
 8016406:	637b      	str	r3, [r7, #52]	@ 0x34
  const TfLiteIntArray* input_dims = input0->dims;
 8016408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801640a:	685b      	ldr	r3, [r3, #4]
 801640c:	633b      	str	r3, [r7, #48]	@ 0x30
  const TfLiteIntArray* output_dims = output->dims;
 801640e:	687b      	ldr	r3, [r7, #4]
 8016410:	685b      	ldr	r3, [r3, #4]
 8016412:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (axis < 0) {
 8016414:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016416:	2b00      	cmp	r3, #0
 8016418:	da03      	bge.n	8016422 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x3c>
    axis += dimensions;
 801641a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801641c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801641e:	4413      	add	r3, r2
 8016420:	66bb      	str	r3, [r7, #104]	@ 0x68
  int outer_size = 1;
 8016422:	2301      	movs	r3, #1
 8016424:	65fb      	str	r3, [r7, #92]	@ 0x5c
  for (int i = 0; i < axis; ++i) {
 8016426:	2300      	movs	r3, #0
 8016428:	65bb      	str	r3, [r7, #88]	@ 0x58
 801642a:	e00b      	b.n	8016444 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x5e>
    outer_size *= output_dims->data[i];
 801642c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801642e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016430:	009b      	lsls	r3, r3, #2
 8016432:	4413      	add	r3, r2
 8016434:	685a      	ldr	r2, [r3, #4]
 8016436:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016438:	fb02 f303 	mul.w	r3, r2, r3
 801643c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  for (int i = 0; i < axis; ++i) {
 801643e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016440:	3301      	adds	r3, #1
 8016442:	65bb      	str	r3, [r7, #88]	@ 0x58
 8016444:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016446:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016448:	429a      	cmp	r2, r3
 801644a:	dbef      	blt.n	801642c <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x46>
  int copy_size = 1;
 801644c:	2301      	movs	r3, #1
 801644e:	657b      	str	r3, [r7, #84]	@ 0x54
  for (int i = axis + 1; i < dimensions; ++i) {
 8016450:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016452:	3301      	adds	r3, #1
 8016454:	653b      	str	r3, [r7, #80]	@ 0x50
 8016456:	e00b      	b.n	8016470 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x8a>
    copy_size *= output_dims->data[i];
 8016458:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801645a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801645c:	009b      	lsls	r3, r3, #2
 801645e:	4413      	add	r3, r2
 8016460:	685a      	ldr	r2, [r3, #4]
 8016462:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016464:	fb02 f303 	mul.w	r3, r2, r3
 8016468:	657b      	str	r3, [r7, #84]	@ 0x54
  for (int i = axis + 1; i < dimensions; ++i) {
 801646a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801646c:	3301      	adds	r3, #1
 801646e:	653b      	str	r3, [r7, #80]	@ 0x50
 8016470:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016472:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016474:	429a      	cmp	r2, r3
 8016476:	dbef      	blt.n	8016458 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x72>
  int input_size = 1;
 8016478:	2301      	movs	r3, #1
 801647a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (int i = 0; i < input_dims->size; ++i) {
 801647c:	2300      	movs	r3, #0
 801647e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016480:	e00b      	b.n	801649a <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xb4>
    input_size *= input_dims->data[i];
 8016482:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016484:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016486:	009b      	lsls	r3, r3, #2
 8016488:	4413      	add	r3, r2
 801648a:	685a      	ldr	r2, [r3, #4]
 801648c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801648e:	fb02 f303 	mul.w	r3, r2, r3
 8016492:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (int i = 0; i < input_dims->size; ++i) {
 8016494:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016496:	3301      	adds	r3, #1
 8016498:	64bb      	str	r3, [r7, #72]	@ 0x48
 801649a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801649c:	681b      	ldr	r3, [r3, #0]
 801649e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80164a0:	429a      	cmp	r2, r3
 80164a2:	dbee      	blt.n	8016482 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x9c>
  TFLITE_DCHECK_EQ(input_size, copy_size * outer_size);
 80164a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80164a6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80164a8:	fb02 f303 	mul.w	r3, r2, r3
 80164ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80164ae:	429a      	cmp	r2, r3
 80164b0:	d001      	beq.n	80164b6 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xd0>
 80164b2:	f005 fcf7 	bl	801bea4 <abort>
  T* output_data = tflite::micro::GetTensorData<T>(output);
 80164b6:	6878      	ldr	r0, [r7, #4]
 80164b8:	f7fb ffd0 	bl	801245c <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 80164bc:	62b8      	str	r0, [r7, #40]	@ 0x28
  for (int i = 0; i < values_count; ++i) {
 80164be:	2300      	movs	r3, #0
 80164c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80164c2:	e042      	b.n	801654a <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x164>
    const TfLiteEvalTensor* t = tflite::micro::GetEvalInput(context, node, i);
 80164c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80164c6:	68b9      	ldr	r1, [r7, #8]
 80164c8:	68f8      	ldr	r0, [r7, #12]
 80164ca:	f7ff fde4 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 80164ce:	6278      	str	r0, [r7, #36]	@ 0x24
    const T* input_data = tflite::micro::GetTensorData<T>(t);
 80164d0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80164d2:	f7fb ffb4 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 80164d6:	6238      	str	r0, [r7, #32]
    for (int k = 0; k < outer_size; ++k) {
 80164d8:	2300      	movs	r3, #0
 80164da:	643b      	str	r3, [r7, #64]	@ 0x40
 80164dc:	e02e      	b.n	801653c <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x156>
      const T* input_ptr = input_data + copy_size * k;
 80164de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80164e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80164e2:	fb02 f303 	mul.w	r3, r2, r3
 80164e6:	461a      	mov	r2, r3
 80164e8:	6a3b      	ldr	r3, [r7, #32]
 80164ea:	4413      	add	r3, r2
 80164ec:	61fb      	str	r3, [r7, #28]
      int loc = k * values_count * copy_size + i * copy_size;
 80164ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80164f0:	683a      	ldr	r2, [r7, #0]
 80164f2:	fb02 f303 	mul.w	r3, r2, r3
 80164f6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80164f8:	fb03 f202 	mul.w	r2, r3, r2
 80164fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80164fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8016500:	fb01 f303 	mul.w	r3, r1, r3
 8016504:	4413      	add	r3, r2
 8016506:	61bb      	str	r3, [r7, #24]
      T* output_ptr = output_data + loc;
 8016508:	69bb      	ldr	r3, [r7, #24]
 801650a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801650c:	4413      	add	r3, r2
 801650e:	617b      	str	r3, [r7, #20]
      for (int j = 0; j < copy_size; ++j) output_ptr[j] = input_ptr[j];
 8016510:	2300      	movs	r3, #0
 8016512:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016514:	e00b      	b.n	801652e <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x148>
 8016516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016518:	69fa      	ldr	r2, [r7, #28]
 801651a:	441a      	add	r2, r3
 801651c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801651e:	6979      	ldr	r1, [r7, #20]
 8016520:	440b      	add	r3, r1
 8016522:	f992 2000 	ldrsb.w	r2, [r2]
 8016526:	701a      	strb	r2, [r3, #0]
 8016528:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801652a:	3301      	adds	r3, #1
 801652c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801652e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016530:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016532:	429a      	cmp	r2, r3
 8016534:	dbef      	blt.n	8016516 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x130>
    for (int k = 0; k < outer_size; ++k) {
 8016536:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016538:	3301      	adds	r3, #1
 801653a:	643b      	str	r3, [r7, #64]	@ 0x40
 801653c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801653e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016540:	429a      	cmp	r2, r3
 8016542:	dbcc      	blt.n	80164de <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xf8>
  for (int i = 0; i < values_count; ++i) {
 8016544:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016546:	3301      	adds	r3, #1
 8016548:	647b      	str	r3, [r7, #68]	@ 0x44
 801654a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801654c:	683b      	ldr	r3, [r7, #0]
 801654e:	429a      	cmp	r2, r3
 8016550:	dbb8      	blt.n	80164c4 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIaEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xde>
  return kTfLiteOk;
 8016552:	2300      	movs	r3, #0
}
 8016554:	4618      	mov	r0, r3
 8016556:	3760      	adds	r7, #96	@ 0x60
 8016558:	46bd      	mov	sp, r7
 801655a:	bd80      	pop	{r7, pc}

0801655c <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii>:
TfLiteStatus PackImpl(TfLiteContext* context, TfLiteNode* node,
 801655c:	b580      	push	{r7, lr}
 801655e:	b098      	sub	sp, #96	@ 0x60
 8016560:	af00      	add	r7, sp, #0
 8016562:	60f8      	str	r0, [r7, #12]
 8016564:	60b9      	str	r1, [r7, #8]
 8016566:	607a      	str	r2, [r7, #4]
 8016568:	603b      	str	r3, [r7, #0]
      tflite::micro::GetEvalInput(context, node, 0);
 801656a:	2200      	movs	r2, #0
 801656c:	68b9      	ldr	r1, [r7, #8]
 801656e:	68f8      	ldr	r0, [r7, #12]
 8016570:	f7ff fd91 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8016574:	63b8      	str	r0, [r7, #56]	@ 0x38
  const int dimensions = output->dims->size;
 8016576:	687b      	ldr	r3, [r7, #4]
 8016578:	685b      	ldr	r3, [r3, #4]
 801657a:	681b      	ldr	r3, [r3, #0]
 801657c:	637b      	str	r3, [r7, #52]	@ 0x34
  const TfLiteIntArray* input_dims = input0->dims;
 801657e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016580:	685b      	ldr	r3, [r3, #4]
 8016582:	633b      	str	r3, [r7, #48]	@ 0x30
  const TfLiteIntArray* output_dims = output->dims;
 8016584:	687b      	ldr	r3, [r7, #4]
 8016586:	685b      	ldr	r3, [r3, #4]
 8016588:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (axis < 0) {
 801658a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801658c:	2b00      	cmp	r3, #0
 801658e:	da03      	bge.n	8016598 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x3c>
    axis += dimensions;
 8016590:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8016592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016594:	4413      	add	r3, r2
 8016596:	66bb      	str	r3, [r7, #104]	@ 0x68
  int outer_size = 1;
 8016598:	2301      	movs	r3, #1
 801659a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  for (int i = 0; i < axis; ++i) {
 801659c:	2300      	movs	r3, #0
 801659e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80165a0:	e00b      	b.n	80165ba <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x5e>
    outer_size *= output_dims->data[i];
 80165a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80165a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80165a6:	009b      	lsls	r3, r3, #2
 80165a8:	4413      	add	r3, r2
 80165aa:	685a      	ldr	r2, [r3, #4]
 80165ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80165ae:	fb02 f303 	mul.w	r3, r2, r3
 80165b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  for (int i = 0; i < axis; ++i) {
 80165b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80165b6:	3301      	adds	r3, #1
 80165b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80165ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80165bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80165be:	429a      	cmp	r2, r3
 80165c0:	dbef      	blt.n	80165a2 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x46>
  int copy_size = 1;
 80165c2:	2301      	movs	r3, #1
 80165c4:	657b      	str	r3, [r7, #84]	@ 0x54
  for (int i = axis + 1; i < dimensions; ++i) {
 80165c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80165c8:	3301      	adds	r3, #1
 80165ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80165cc:	e00b      	b.n	80165e6 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x8a>
    copy_size *= output_dims->data[i];
 80165ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80165d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80165d2:	009b      	lsls	r3, r3, #2
 80165d4:	4413      	add	r3, r2
 80165d6:	685a      	ldr	r2, [r3, #4]
 80165d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80165da:	fb02 f303 	mul.w	r3, r2, r3
 80165de:	657b      	str	r3, [r7, #84]	@ 0x54
  for (int i = axis + 1; i < dimensions; ++i) {
 80165e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80165e2:	3301      	adds	r3, #1
 80165e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80165e6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80165e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80165ea:	429a      	cmp	r2, r3
 80165ec:	dbef      	blt.n	80165ce <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x72>
  int input_size = 1;
 80165ee:	2301      	movs	r3, #1
 80165f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (int i = 0; i < input_dims->size; ++i) {
 80165f2:	2300      	movs	r3, #0
 80165f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80165f6:	e00b      	b.n	8016610 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xb4>
    input_size *= input_dims->data[i];
 80165f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80165fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80165fc:	009b      	lsls	r3, r3, #2
 80165fe:	4413      	add	r3, r2
 8016600:	685a      	ldr	r2, [r3, #4]
 8016602:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016604:	fb02 f303 	mul.w	r3, r2, r3
 8016608:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (int i = 0; i < input_dims->size; ++i) {
 801660a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801660c:	3301      	adds	r3, #1
 801660e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016612:	681b      	ldr	r3, [r3, #0]
 8016614:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016616:	429a      	cmp	r2, r3
 8016618:	dbee      	blt.n	80165f8 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x9c>
  TFLITE_DCHECK_EQ(input_size, copy_size * outer_size);
 801661a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801661c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801661e:	fb02 f303 	mul.w	r3, r2, r3
 8016622:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016624:	429a      	cmp	r2, r3
 8016626:	d001      	beq.n	801662c <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xd0>
 8016628:	f005 fc3c 	bl	801bea4 <abort>
  T* output_data = tflite::micro::GetTensorData<T>(output);
 801662c:	6878      	ldr	r0, [r7, #4]
 801662e:	f7fc f816 	bl	801265e <_ZN6tflite5micro13GetTensorDataIlEEPT_P16TfLiteEvalTensor>
 8016632:	62b8      	str	r0, [r7, #40]	@ 0x28
  for (int i = 0; i < values_count; ++i) {
 8016634:	2300      	movs	r3, #0
 8016636:	647b      	str	r3, [r7, #68]	@ 0x44
 8016638:	e044      	b.n	80166c4 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x168>
    const TfLiteEvalTensor* t = tflite::micro::GetEvalInput(context, node, i);
 801663a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801663c:	68b9      	ldr	r1, [r7, #8]
 801663e:	68f8      	ldr	r0, [r7, #12]
 8016640:	f7ff fd29 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8016644:	6278      	str	r0, [r7, #36]	@ 0x24
    const T* input_data = tflite::micro::GetTensorData<T>(t);
 8016646:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016648:	f7fb fffa 	bl	8012640 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 801664c:	6238      	str	r0, [r7, #32]
    for (int k = 0; k < outer_size; ++k) {
 801664e:	2300      	movs	r3, #0
 8016650:	643b      	str	r3, [r7, #64]	@ 0x40
 8016652:	e030      	b.n	80166b6 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x15a>
      const T* input_ptr = input_data + copy_size * k;
 8016654:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016656:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016658:	fb02 f303 	mul.w	r3, r2, r3
 801665c:	009b      	lsls	r3, r3, #2
 801665e:	6a3a      	ldr	r2, [r7, #32]
 8016660:	4413      	add	r3, r2
 8016662:	61fb      	str	r3, [r7, #28]
      int loc = k * values_count * copy_size + i * copy_size;
 8016664:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016666:	683a      	ldr	r2, [r7, #0]
 8016668:	fb02 f303 	mul.w	r3, r2, r3
 801666c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801666e:	fb03 f202 	mul.w	r2, r3, r2
 8016672:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016674:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8016676:	fb01 f303 	mul.w	r3, r1, r3
 801667a:	4413      	add	r3, r2
 801667c:	61bb      	str	r3, [r7, #24]
      T* output_ptr = output_data + loc;
 801667e:	69bb      	ldr	r3, [r7, #24]
 8016680:	009b      	lsls	r3, r3, #2
 8016682:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016684:	4413      	add	r3, r2
 8016686:	617b      	str	r3, [r7, #20]
      for (int j = 0; j < copy_size; ++j) output_ptr[j] = input_ptr[j];
 8016688:	2300      	movs	r3, #0
 801668a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801668c:	e00c      	b.n	80166a8 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x14c>
 801668e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016690:	009b      	lsls	r3, r3, #2
 8016692:	69fa      	ldr	r2, [r7, #28]
 8016694:	441a      	add	r2, r3
 8016696:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016698:	009b      	lsls	r3, r3, #2
 801669a:	6979      	ldr	r1, [r7, #20]
 801669c:	440b      	add	r3, r1
 801669e:	6812      	ldr	r2, [r2, #0]
 80166a0:	601a      	str	r2, [r3, #0]
 80166a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80166a4:	3301      	adds	r3, #1
 80166a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80166a8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80166aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80166ac:	429a      	cmp	r2, r3
 80166ae:	dbee      	blt.n	801668e <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x132>
    for (int k = 0; k < outer_size; ++k) {
 80166b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80166b2:	3301      	adds	r3, #1
 80166b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80166b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80166b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80166ba:	429a      	cmp	r2, r3
 80166bc:	dbca      	blt.n	8016654 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xf8>
  for (int i = 0; i < values_count; ++i) {
 80166be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80166c0:	3301      	adds	r3, #1
 80166c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80166c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80166c6:	683b      	ldr	r3, [r7, #0]
 80166c8:	429a      	cmp	r2, r3
 80166ca:	dbb6      	blt.n	801663a <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIlEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xde>
  return kTfLiteOk;
 80166cc:	2300      	movs	r3, #0
}
 80166ce:	4618      	mov	r0, r3
 80166d0:	3760      	adds	r7, #96	@ 0x60
 80166d2:	46bd      	mov	sp, r7
 80166d4:	bd80      	pop	{r7, pc}

080166d6 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii>:
TfLiteStatus PackImpl(TfLiteContext* context, TfLiteNode* node,
 80166d6:	b580      	push	{r7, lr}
 80166d8:	b098      	sub	sp, #96	@ 0x60
 80166da:	af00      	add	r7, sp, #0
 80166dc:	60f8      	str	r0, [r7, #12]
 80166de:	60b9      	str	r1, [r7, #8]
 80166e0:	607a      	str	r2, [r7, #4]
 80166e2:	603b      	str	r3, [r7, #0]
      tflite::micro::GetEvalInput(context, node, 0);
 80166e4:	2200      	movs	r2, #0
 80166e6:	68b9      	ldr	r1, [r7, #8]
 80166e8:	68f8      	ldr	r0, [r7, #12]
 80166ea:	f7ff fcd4 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 80166ee:	63b8      	str	r0, [r7, #56]	@ 0x38
  const int dimensions = output->dims->size;
 80166f0:	687b      	ldr	r3, [r7, #4]
 80166f2:	685b      	ldr	r3, [r3, #4]
 80166f4:	681b      	ldr	r3, [r3, #0]
 80166f6:	637b      	str	r3, [r7, #52]	@ 0x34
  const TfLiteIntArray* input_dims = input0->dims;
 80166f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166fa:	685b      	ldr	r3, [r3, #4]
 80166fc:	633b      	str	r3, [r7, #48]	@ 0x30
  const TfLiteIntArray* output_dims = output->dims;
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	685b      	ldr	r3, [r3, #4]
 8016702:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (axis < 0) {
 8016704:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016706:	2b00      	cmp	r3, #0
 8016708:	da03      	bge.n	8016712 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x3c>
    axis += dimensions;
 801670a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801670c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801670e:	4413      	add	r3, r2
 8016710:	66bb      	str	r3, [r7, #104]	@ 0x68
  int outer_size = 1;
 8016712:	2301      	movs	r3, #1
 8016714:	65fb      	str	r3, [r7, #92]	@ 0x5c
  for (int i = 0; i < axis; ++i) {
 8016716:	2300      	movs	r3, #0
 8016718:	65bb      	str	r3, [r7, #88]	@ 0x58
 801671a:	e00b      	b.n	8016734 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x5e>
    outer_size *= output_dims->data[i];
 801671c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801671e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016720:	009b      	lsls	r3, r3, #2
 8016722:	4413      	add	r3, r2
 8016724:	685a      	ldr	r2, [r3, #4]
 8016726:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016728:	fb02 f303 	mul.w	r3, r2, r3
 801672c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  for (int i = 0; i < axis; ++i) {
 801672e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016730:	3301      	adds	r3, #1
 8016732:	65bb      	str	r3, [r7, #88]	@ 0x58
 8016734:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016736:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016738:	429a      	cmp	r2, r3
 801673a:	dbef      	blt.n	801671c <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x46>
  int copy_size = 1;
 801673c:	2301      	movs	r3, #1
 801673e:	657b      	str	r3, [r7, #84]	@ 0x54
  for (int i = axis + 1; i < dimensions; ++i) {
 8016740:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016742:	3301      	adds	r3, #1
 8016744:	653b      	str	r3, [r7, #80]	@ 0x50
 8016746:	e00b      	b.n	8016760 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x8a>
    copy_size *= output_dims->data[i];
 8016748:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801674a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801674c:	009b      	lsls	r3, r3, #2
 801674e:	4413      	add	r3, r2
 8016750:	685a      	ldr	r2, [r3, #4]
 8016752:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016754:	fb02 f303 	mul.w	r3, r2, r3
 8016758:	657b      	str	r3, [r7, #84]	@ 0x54
  for (int i = axis + 1; i < dimensions; ++i) {
 801675a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801675c:	3301      	adds	r3, #1
 801675e:	653b      	str	r3, [r7, #80]	@ 0x50
 8016760:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016764:	429a      	cmp	r2, r3
 8016766:	dbef      	blt.n	8016748 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x72>
  int input_size = 1;
 8016768:	2301      	movs	r3, #1
 801676a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (int i = 0; i < input_dims->size; ++i) {
 801676c:	2300      	movs	r3, #0
 801676e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016770:	e00b      	b.n	801678a <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xb4>
    input_size *= input_dims->data[i];
 8016772:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016774:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016776:	009b      	lsls	r3, r3, #2
 8016778:	4413      	add	r3, r2
 801677a:	685a      	ldr	r2, [r3, #4]
 801677c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801677e:	fb02 f303 	mul.w	r3, r2, r3
 8016782:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (int i = 0; i < input_dims->size; ++i) {
 8016784:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016786:	3301      	adds	r3, #1
 8016788:	64bb      	str	r3, [r7, #72]	@ 0x48
 801678a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801678c:	681b      	ldr	r3, [r3, #0]
 801678e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016790:	429a      	cmp	r2, r3
 8016792:	dbee      	blt.n	8016772 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x9c>
  TFLITE_DCHECK_EQ(input_size, copy_size * outer_size);
 8016794:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016796:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016798:	fb02 f303 	mul.w	r3, r2, r3
 801679c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801679e:	429a      	cmp	r2, r3
 80167a0:	d001      	beq.n	80167a6 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xd0>
 80167a2:	f005 fb7f 	bl	801bea4 <abort>
  T* output_data = tflite::micro::GetTensorData<T>(output);
 80167a6:	6878      	ldr	r0, [r7, #4]
 80167a8:	f7fc f805 	bl	80127b6 <_ZN6tflite5micro13GetTensorDataIxEEPT_P16TfLiteEvalTensor>
 80167ac:	62b8      	str	r0, [r7, #40]	@ 0x28
  for (int i = 0; i < values_count; ++i) {
 80167ae:	2300      	movs	r3, #0
 80167b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80167b2:	e046      	b.n	8016842 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x16c>
    const TfLiteEvalTensor* t = tflite::micro::GetEvalInput(context, node, i);
 80167b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80167b6:	68b9      	ldr	r1, [r7, #8]
 80167b8:	68f8      	ldr	r0, [r7, #12]
 80167ba:	f7ff fc6c 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 80167be:	6278      	str	r0, [r7, #36]	@ 0x24
    const T* input_data = tflite::micro::GetTensorData<T>(t);
 80167c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80167c2:	f7fb ffe9 	bl	8012798 <_ZN6tflite5micro13GetTensorDataIxEEPKT_PK16TfLiteEvalTensor>
 80167c6:	6238      	str	r0, [r7, #32]
    for (int k = 0; k < outer_size; ++k) {
 80167c8:	2300      	movs	r3, #0
 80167ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80167cc:	e032      	b.n	8016834 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x15e>
      const T* input_ptr = input_data + copy_size * k;
 80167ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80167d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80167d2:	fb02 f303 	mul.w	r3, r2, r3
 80167d6:	00db      	lsls	r3, r3, #3
 80167d8:	6a3a      	ldr	r2, [r7, #32]
 80167da:	4413      	add	r3, r2
 80167dc:	61fb      	str	r3, [r7, #28]
      int loc = k * values_count * copy_size + i * copy_size;
 80167de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80167e0:	683a      	ldr	r2, [r7, #0]
 80167e2:	fb02 f303 	mul.w	r3, r2, r3
 80167e6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80167e8:	fb03 f202 	mul.w	r2, r3, r2
 80167ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80167ee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80167f0:	fb01 f303 	mul.w	r3, r1, r3
 80167f4:	4413      	add	r3, r2
 80167f6:	61bb      	str	r3, [r7, #24]
      T* output_ptr = output_data + loc;
 80167f8:	69bb      	ldr	r3, [r7, #24]
 80167fa:	00db      	lsls	r3, r3, #3
 80167fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80167fe:	4413      	add	r3, r2
 8016800:	617b      	str	r3, [r7, #20]
      for (int j = 0; j < copy_size; ++j) output_ptr[j] = input_ptr[j];
 8016802:	2300      	movs	r3, #0
 8016804:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016806:	e00e      	b.n	8016826 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x150>
 8016808:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801680a:	00db      	lsls	r3, r3, #3
 801680c:	69fa      	ldr	r2, [r7, #28]
 801680e:	4413      	add	r3, r2
 8016810:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016812:	00d2      	lsls	r2, r2, #3
 8016814:	6979      	ldr	r1, [r7, #20]
 8016816:	4411      	add	r1, r2
 8016818:	e9d3 2300 	ldrd	r2, r3, [r3]
 801681c:	e9c1 2300 	strd	r2, r3, [r1]
 8016820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016822:	3301      	adds	r3, #1
 8016824:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016826:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016828:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801682a:	429a      	cmp	r2, r3
 801682c:	dbec      	blt.n	8016808 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0x132>
    for (int k = 0; k < outer_size; ++k) {
 801682e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016830:	3301      	adds	r3, #1
 8016832:	643b      	str	r3, [r7, #64]	@ 0x40
 8016834:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016836:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016838:	429a      	cmp	r2, r3
 801683a:	dbc8      	blt.n	80167ce <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xf8>
  for (int i = 0; i < values_count; ++i) {
 801683c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801683e:	3301      	adds	r3, #1
 8016840:	647b      	str	r3, [r7, #68]	@ 0x44
 8016842:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016844:	683b      	ldr	r3, [r7, #0]
 8016846:	429a      	cmp	r2, r3
 8016848:	dbb4      	blt.n	80167b4 <_ZN6tflite3ops5micro4pack12_GLOBAL__N_18PackImplIxEE12TfLiteStatusP13TfLiteContextP10TfLiteNodeP16TfLiteEvalTensorii+0xde>
  return kTfLiteOk;
 801684a:	2300      	movs	r3, #0
}
 801684c:	4618      	mov	r0, r3
 801684e:	3760      	adds	r7, #96	@ 0x60
 8016850:	46bd      	mov	sp, r7
 8016852:	bd80      	pop	{r7, pc}

08016854 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode>:
      return kTfLiteError;
  }
  return kTfLiteOk;
}

TfLiteStatus MaxEval(TfLiteContext* context, TfLiteNode* node) {
 8016854:	b580      	push	{r7, lr}
 8016856:	b088      	sub	sp, #32
 8016858:	af02      	add	r7, sp, #8
 801685a:	6078      	str	r0, [r7, #4]
 801685c:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->builtin_data != nullptr);
 801685e:	683b      	ldr	r3, [r7, #0]
 8016860:	695b      	ldr	r3, [r3, #20]
 8016862:	2b00      	cmp	r3, #0
 8016864:	d101      	bne.n	801686a <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x16>
 8016866:	f005 fb1d 	bl	801bea4 <abort>
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);
 801686a:	683b      	ldr	r3, [r7, #0]
 801686c:	695b      	ldr	r3, [r3, #20]
 801686e:	617b      	str	r3, [r7, #20]

  TFLITE_DCHECK(node->user_data != nullptr);
 8016870:	683b      	ldr	r3, [r7, #0]
 8016872:	691b      	ldr	r3, [r3, #16]
 8016874:	2b00      	cmp	r3, #0
 8016876:	d101      	bne.n	801687c <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x28>
 8016878:	f005 fb14 	bl	801bea4 <abort>
  const OpDataPooling* data =
 801687c:	683b      	ldr	r3, [r7, #0]
 801687e:	691b      	ldr	r3, [r3, #16]
 8016880:	613b      	str	r3, [r7, #16]
      static_cast<const OpDataPooling*>(node->user_data);

  const TfLiteEvalTensor* input =
      micro::GetEvalInput(context, node, kPoolingInputTensor);
 8016882:	4b1f      	ldr	r3, [pc, #124]	@ (8016900 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xac>)
 8016884:	681b      	ldr	r3, [r3, #0]
 8016886:	461a      	mov	r2, r3
 8016888:	6839      	ldr	r1, [r7, #0]
 801688a:	6878      	ldr	r0, [r7, #4]
 801688c:	f7ff fc03 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8016890:	60f8      	str	r0, [r7, #12]
  TfLiteEvalTensor* output =
      micro::GetEvalOutput(context, node, kPoolingOutputTensor);
 8016892:	4b1c      	ldr	r3, [pc, #112]	@ (8016904 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xb0>)
 8016894:	681b      	ldr	r3, [r3, #0]
 8016896:	461a      	mov	r2, r3
 8016898:	6839      	ldr	r1, [r7, #0]
 801689a:	6878      	ldr	r0, [r7, #4]
 801689c:	f7ff fc0b 	bl	80160b6 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 80168a0:	60b8      	str	r0, [r7, #8]

  switch (input->type) {
 80168a2:	68fb      	ldr	r3, [r7, #12]
 80168a4:	7a1b      	ldrb	r3, [r3, #8]
 80168a6:	2b01      	cmp	r3, #1
 80168a8:	d002      	beq.n	80168b0 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x5c>
 80168aa:	2b09      	cmp	r3, #9
 80168ac:	d00b      	beq.n	80168c6 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x72>
 80168ae:	e015      	b.n	80168dc <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0x88>
    case kTfLiteFloat32:
      MaxPoolingEvalFloat(context, node, params, data, input, output);
 80168b0:	68bb      	ldr	r3, [r7, #8]
 80168b2:	9301      	str	r3, [sp, #4]
 80168b4:	68fb      	ldr	r3, [r7, #12]
 80168b6:	9300      	str	r3, [sp, #0]
 80168b8:	693b      	ldr	r3, [r7, #16]
 80168ba:	697a      	ldr	r2, [r7, #20]
 80168bc:	6839      	ldr	r1, [r7, #0]
 80168be:	6878      	ldr	r0, [r7, #4]
 80168c0:	f000 fb90 	bl	8016fe4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>
      break;
 80168c4:	e016      	b.n	80168f4 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xa0>
    case kTfLiteInt8:
      MaxPoolingEvalQuantized(context, node, params, data, input, output);
 80168c6:	68bb      	ldr	r3, [r7, #8]
 80168c8:	9301      	str	r3, [sp, #4]
 80168ca:	68fb      	ldr	r3, [r7, #12]
 80168cc:	9300      	str	r3, [sp, #0]
 80168ce:	693b      	ldr	r3, [r7, #16]
 80168d0:	697a      	ldr	r2, [r7, #20]
 80168d2:	6839      	ldr	r1, [r7, #0]
 80168d4:	6878      	ldr	r0, [r7, #4]
 80168d6:	f000 fbd6 	bl	8017086 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>
      break;
 80168da:	e00b      	b.n	80168f4 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xa0>
    default:
      MicroPrintf("Type %s not currently supported.",
                  TfLiteTypeGetName(input->type));
 80168dc:	68fb      	ldr	r3, [r7, #12]
 80168de:	7a1b      	ldrb	r3, [r3, #8]
      MicroPrintf("Type %s not currently supported.",
 80168e0:	4618      	mov	r0, r3
 80168e2:	f7f5 fceb 	bl	800c2bc <TfLiteTypeGetName>
 80168e6:	4603      	mov	r3, r0
 80168e8:	4619      	mov	r1, r3
 80168ea:	4807      	ldr	r0, [pc, #28]	@ (8016908 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xb4>)
 80168ec:	f7fa fe94 	bl	8011618 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 80168f0:	2301      	movs	r3, #1
 80168f2:	e000      	b.n	80168f6 <_ZN6tflite12_GLOBAL__N_17MaxEvalEP13TfLiteContextP10TfLiteNode+0xa2>
  }
  return kTfLiteOk;
 80168f4:	2300      	movs	r3, #0
}
 80168f6:	4618      	mov	r0, r3
 80168f8:	3718      	adds	r7, #24
 80168fa:	46bd      	mov	sp, r7
 80168fc:	bd80      	pop	{r7, pc}
 80168fe:	bf00      	nop
 8016900:	08037388 	.word	0x08037388
 8016904:	0803738c 	.word	0x0803738c
 8016908:	08022fe8 	.word	0x08022fe8

0801690c <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 801690c:	b580      	push	{r7, lr}
 801690e:	b084      	sub	sp, #16
 8016910:	af00      	add	r7, sp, #0
 8016912:	60f8      	str	r0, [r7, #12]
 8016914:	60b9      	str	r1, [r7, #8]
 8016916:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8016918:	68fb      	ldr	r3, [r7, #12]
 801691a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801691c:	2b00      	cmp	r3, #0
 801691e:	d101      	bne.n	8016924 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x18>
 8016920:	f005 fac0 	bl	801bea4 <abort>
  return context->AllocatePersistentBuffer(context, sizeof(OpDataPooling));
 8016924:	68fb      	ldr	r3, [r7, #12]
 8016926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016928:	2120      	movs	r1, #32
 801692a:	68f8      	ldr	r0, [r7, #12]
 801692c:	4798      	blx	r3
 801692e:	4603      	mov	r3, r0
}
 8016930:	4618      	mov	r0, r3
 8016932:	3710      	adds	r7, #16
 8016934:	46bd      	mov	sp, r7
 8016936:	bd80      	pop	{r7, pc}

08016938 <_ZN6tflite20Register_MAX_POOL_2DEv>:

TfLiteRegistration Register_AVERAGE_POOL_2D() {
  return tflite::micro::RegisterOp(Init, PoolingPrepare, AverageEval);
}

TfLiteRegistration Register_MAX_POOL_2D() {
 8016938:	b580      	push	{r7, lr}
 801693a:	b084      	sub	sp, #16
 801693c:	af02      	add	r7, sp, #8
 801693e:	6078      	str	r0, [r7, #4]
  return tflite::micro::RegisterOp(Init, PoolingPrepare, MaxEval);
 8016940:	6878      	ldr	r0, [r7, #4]
 8016942:	2300      	movs	r3, #0
 8016944:	9300      	str	r3, [sp, #0]
 8016946:	4b05      	ldr	r3, [pc, #20]	@ (801695c <_ZN6tflite20Register_MAX_POOL_2DEv+0x24>)
 8016948:	4a05      	ldr	r2, [pc, #20]	@ (8016960 <_ZN6tflite20Register_MAX_POOL_2DEv+0x28>)
 801694a:	4906      	ldr	r1, [pc, #24]	@ (8016964 <_ZN6tflite20Register_MAX_POOL_2DEv+0x2c>)
 801694c:	f7ff fb54 	bl	8015ff8 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_E>
 8016950:	bf00      	nop
}
 8016952:	6878      	ldr	r0, [r7, #4]
 8016954:	3708      	adds	r7, #8
 8016956:	46bd      	mov	sp, r7
 8016958:	bd80      	pop	{r7, pc}
 801695a:	bf00      	nop
 801695c:	08016855 	.word	0x08016855
 8016960:	08016ec9 	.word	0x08016ec9
 8016964:	0801690d 	.word	0x0801690d

08016968 <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa>:
  return true;
}

inline void MaxPool(const PoolParams& params, const RuntimeShape& input_shape,
                    const int8_t* input_data, const RuntimeShape& output_shape,
                    int8_t* output_data) {
 8016968:	b590      	push	{r4, r7, lr}
 801696a:	b0a5      	sub	sp, #148	@ 0x94
 801696c:	af02      	add	r7, sp, #8
 801696e:	60f8      	str	r0, [r7, #12]
 8016970:	60b9      	str	r1, [r7, #8]
 8016972:	607a      	str	r2, [r7, #4]
 8016974:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK_LE(params.quantized_activation_min,
 8016976:	68fb      	ldr	r3, [r7, #12]
 8016978:	69da      	ldr	r2, [r3, #28]
 801697a:	68fb      	ldr	r3, [r7, #12]
 801697c:	6a1b      	ldr	r3, [r3, #32]
 801697e:	429a      	cmp	r2, r3
 8016980:	dd01      	ble.n	8016986 <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0x1e>
 8016982:	f005 fa8f 	bl	801bea4 <abort>
                   params.quantized_activation_max);
  TFLITE_DCHECK_GE(params.quantized_activation_min,
 8016986:	68fb      	ldr	r3, [r7, #12]
 8016988:	69dc      	ldr	r4, [r3, #28]
 801698a:	f7f6 fa02 	bl	800cd92 <_ZNSt14numeric_limitsIaE3minEv>
 801698e:	4603      	mov	r3, r0
 8016990:	429c      	cmp	r4, r3
 8016992:	da01      	bge.n	8016998 <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0x30>
 8016994:	f005 fa86 	bl	801bea4 <abort>
                   std::numeric_limits<int8_t>::min());
  TFLITE_DCHECK_LE(params.quantized_activation_max,
 8016998:	68fb      	ldr	r3, [r7, #12]
 801699a:	6a1c      	ldr	r4, [r3, #32]
 801699c:	f7f6 fa02 	bl	800cda4 <_ZNSt14numeric_limitsIaE3maxEv>
 80169a0:	4603      	mov	r3, r0
 80169a2:	429c      	cmp	r4, r3
 80169a4:	dd01      	ble.n	80169aa <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0x42>
 80169a6:	f005 fa7d 	bl	801bea4 <abort>
                   std::numeric_limits<int8_t>::max());
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 80169aa:	68b8      	ldr	r0, [r7, #8]
 80169ac:	f7f6 f8fb 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 80169b0:	4603      	mov	r3, r0
 80169b2:	2b04      	cmp	r3, #4
 80169b4:	d001      	beq.n	80169ba <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0x52>
 80169b6:	f005 fa75 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 80169ba:	6838      	ldr	r0, [r7, #0]
 80169bc:	f7f6 f8f3 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 80169c0:	4603      	mov	r3, r0
 80169c2:	2b04      	cmp	r3, #4
 80169c4:	d001      	beq.n	80169ca <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0x62>
 80169c6:	f005 fa6d 	bl	801bea4 <abort>
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
 80169ca:	2300      	movs	r3, #0
 80169cc:	683a      	ldr	r2, [r7, #0]
 80169ce:	2100      	movs	r1, #0
 80169d0:	68b8      	ldr	r0, [r7, #8]
 80169d2:	f7fb ff73 	bl	80128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 80169d6:	66f8      	str	r0, [r7, #108]	@ 0x6c
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
 80169d8:	2303      	movs	r3, #3
 80169da:	683a      	ldr	r2, [r7, #0]
 80169dc:	2103      	movs	r1, #3
 80169de:	68b8      	ldr	r0, [r7, #8]
 80169e0:	f7fb ff6c 	bl	80128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 80169e4:	66b8      	str	r0, [r7, #104]	@ 0x68
  const int input_height = input_shape.Dims(1);
 80169e6:	2101      	movs	r1, #1
 80169e8:	68b8      	ldr	r0, [r7, #8]
 80169ea:	f7f6 f8e8 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 80169ee:	6678      	str	r0, [r7, #100]	@ 0x64
  const int input_width = input_shape.Dims(2);
 80169f0:	2102      	movs	r1, #2
 80169f2:	68b8      	ldr	r0, [r7, #8]
 80169f4:	f7f6 f8e3 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 80169f8:	6638      	str	r0, [r7, #96]	@ 0x60
  const int output_height = output_shape.Dims(1);
 80169fa:	2101      	movs	r1, #1
 80169fc:	6838      	ldr	r0, [r7, #0]
 80169fe:	f7f6 f8de 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8016a02:	65f8      	str	r0, [r7, #92]	@ 0x5c
  const int output_width = output_shape.Dims(2);
 8016a04:	2102      	movs	r1, #2
 8016a06:	6838      	ldr	r0, [r7, #0]
 8016a08:	f7f6 f8d9 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8016a0c:	65b8      	str	r0, [r7, #88]	@ 0x58
  const int stride_height = params.stride_height;
 8016a0e:	68fb      	ldr	r3, [r7, #12]
 8016a10:	68db      	ldr	r3, [r3, #12]
 8016a12:	657b      	str	r3, [r7, #84]	@ 0x54
  const int stride_width = params.stride_width;
 8016a14:	68fb      	ldr	r3, [r7, #12]
 8016a16:	691b      	ldr	r3, [r3, #16]
 8016a18:	653b      	str	r3, [r7, #80]	@ 0x50
  for (int batch = 0; batch < batches; ++batch) {
 8016a1a:	2300      	movs	r3, #0
 8016a1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8016a20:	e0e3      	b.n	8016bea <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0x282>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8016a22:	2300      	movs	r3, #0
 8016a24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8016a28:	e0d4      	b.n	8016bd4 <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0x26c>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8016a2a:	2300      	movs	r3, #0
 8016a2c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8016a2e:	e0c7      	b.n	8016bc0 <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0x258>
        for (int channel = 0; channel < depth; ++channel) {
 8016a30:	2300      	movs	r3, #0
 8016a32:	67bb      	str	r3, [r7, #120]	@ 0x78
 8016a34:	e0bc      	b.n	8016bb0 <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0x248>
          const int in_x_origin =
              (out_x * stride_width) - params.padding_values.width;
 8016a36:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016a38:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016a3a:	fb02 f303 	mul.w	r3, r2, r3
 8016a3e:	68fa      	ldr	r2, [r7, #12]
 8016a40:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
          const int in_x_origin =
 8016a44:	1a9b      	subs	r3, r3, r2
 8016a46:	64fb      	str	r3, [r7, #76]	@ 0x4c
          const int in_y_origin =
              (out_y * stride_height) - params.padding_values.height;
 8016a48:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8016a4c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016a4e:	fb02 f303 	mul.w	r3, r2, r3
 8016a52:	68fa      	ldr	r2, [r7, #12]
 8016a54:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
          const int in_y_origin =
 8016a58:	1a9b      	subs	r3, r3, r2
 8016a5a:	64bb      	str	r3, [r7, #72]	@ 0x48
          // Compute the boundaries of the filter region clamped so as to
          // ensure that the filter window fits in the input array.
          const int filter_x_start = std::max(0, -in_x_origin);
 8016a5c:	2300      	movs	r3, #0
 8016a5e:	617b      	str	r3, [r7, #20]
 8016a60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016a62:	425b      	negs	r3, r3
 8016a64:	61bb      	str	r3, [r7, #24]
 8016a66:	f107 0218 	add.w	r2, r7, #24
 8016a6a:	f107 0314 	add.w	r3, r7, #20
 8016a6e:	4611      	mov	r1, r2
 8016a70:	4618      	mov	r0, r3
 8016a72:	f7f6 fdb7 	bl	800d5e4 <_ZSt3maxIiERKT_S2_S2_>
 8016a76:	4603      	mov	r3, r0
 8016a78:	681b      	ldr	r3, [r3, #0]
 8016a7a:	647b      	str	r3, [r7, #68]	@ 0x44
          const int filter_x_end =
              std::min(params.filter_width, input_width - in_x_origin);
 8016a7c:	68fb      	ldr	r3, [r7, #12]
 8016a7e:	f103 0018 	add.w	r0, r3, #24
 8016a82:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016a84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016a86:	1ad3      	subs	r3, r2, r3
 8016a88:	61fb      	str	r3, [r7, #28]
 8016a8a:	f107 031c 	add.w	r3, r7, #28
 8016a8e:	4619      	mov	r1, r3
 8016a90:	f7f6 f9be 	bl	800ce10 <_ZSt3minIiERKT_S2_S2_>
 8016a94:	4603      	mov	r3, r0
 8016a96:	681b      	ldr	r3, [r3, #0]
 8016a98:	643b      	str	r3, [r7, #64]	@ 0x40
          const int filter_y_start = std::max(0, -in_y_origin);
 8016a9a:	2300      	movs	r3, #0
 8016a9c:	623b      	str	r3, [r7, #32]
 8016a9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016aa0:	425b      	negs	r3, r3
 8016aa2:	627b      	str	r3, [r7, #36]	@ 0x24
 8016aa4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8016aa8:	f107 0320 	add.w	r3, r7, #32
 8016aac:	4611      	mov	r1, r2
 8016aae:	4618      	mov	r0, r3
 8016ab0:	f7f6 fd98 	bl	800d5e4 <_ZSt3maxIiERKT_S2_S2_>
 8016ab4:	4603      	mov	r3, r0
 8016ab6:	681b      	ldr	r3, [r3, #0]
 8016ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
          const int filter_y_end =
              std::min(params.filter_height, input_height - in_y_origin);
 8016aba:	68fb      	ldr	r3, [r7, #12]
 8016abc:	f103 0014 	add.w	r0, r3, #20
 8016ac0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016ac2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016ac4:	1ad3      	subs	r3, r2, r3
 8016ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8016ac8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8016acc:	4619      	mov	r1, r3
 8016ace:	f7f6 f99f 	bl	800ce10 <_ZSt3minIiERKT_S2_S2_>
 8016ad2:	4603      	mov	r3, r0
 8016ad4:	681b      	ldr	r3, [r3, #0]
 8016ad6:	63bb      	str	r3, [r7, #56]	@ 0x38
          int8_t max = std::numeric_limits<int8_t>::lowest();
 8016ad8:	2380      	movs	r3, #128	@ 0x80
 8016ada:	74fb      	strb	r3, [r7, #19]
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 8016adc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016ade:	677b      	str	r3, [r7, #116]	@ 0x74
 8016ae0:	e02b      	b.n	8016b3a <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0x1d2>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 8016ae2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016ae4:	673b      	str	r3, [r7, #112]	@ 0x70
 8016ae6:	e021      	b.n	8016b2c <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0x1c4>
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
 8016ae8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016aea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016aec:	4413      	add	r3, r2
 8016aee:	637b      	str	r3, [r7, #52]	@ 0x34
              const int in_y = in_y_origin + filter_y;
 8016af0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016af2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016af4:	4413      	add	r3, r2
 8016af6:	633b      	str	r3, [r7, #48]	@ 0x30
              max = std::max(
                  max,
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)]);
 8016af8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016afa:	9300      	str	r3, [sp, #0]
 8016afc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016afe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016b00:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8016b04:	68b8      	ldr	r0, [r7, #8]
 8016b06:	f7fb fdc4 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8016b0a:	4603      	mov	r3, r0
 8016b0c:	461a      	mov	r2, r3
 8016b0e:	687b      	ldr	r3, [r7, #4]
 8016b10:	441a      	add	r2, r3
              max = std::max(
 8016b12:	f107 0313 	add.w	r3, r7, #19
 8016b16:	4611      	mov	r1, r2
 8016b18:	4618      	mov	r0, r3
 8016b1a:	f7f6 f823 	bl	800cb64 <_ZSt3maxIaERKT_S2_S2_>
 8016b1e:	4603      	mov	r3, r0
 8016b20:	f993 3000 	ldrsb.w	r3, [r3]
 8016b24:	74fb      	strb	r3, [r7, #19]
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 8016b26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016b28:	3301      	adds	r3, #1
 8016b2a:	673b      	str	r3, [r7, #112]	@ 0x70
 8016b2c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8016b2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016b30:	429a      	cmp	r2, r3
 8016b32:	dbd9      	blt.n	8016ae8 <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0x180>
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 8016b34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016b36:	3301      	adds	r3, #1
 8016b38:	677b      	str	r3, [r7, #116]	@ 0x74
 8016b3a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8016b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b3e:	429a      	cmp	r2, r3
 8016b40:	dbcf      	blt.n	8016ae2 <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0x17a>
            }
          }
          max = std::max<int8_t>(max, params.quantized_activation_min);
 8016b42:	68fb      	ldr	r3, [r7, #12]
 8016b44:	69db      	ldr	r3, [r3, #28]
 8016b46:	b25b      	sxtb	r3, r3
 8016b48:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8016b4c:	f107 022e 	add.w	r2, r7, #46	@ 0x2e
 8016b50:	f107 0313 	add.w	r3, r7, #19
 8016b54:	4611      	mov	r1, r2
 8016b56:	4618      	mov	r0, r3
 8016b58:	f7f6 f804 	bl	800cb64 <_ZSt3maxIaERKT_S2_S2_>
 8016b5c:	4603      	mov	r3, r0
 8016b5e:	f993 3000 	ldrsb.w	r3, [r3]
 8016b62:	74fb      	strb	r3, [r7, #19]
          max = std::min<int8_t>(max, params.quantized_activation_max);
 8016b64:	68fb      	ldr	r3, [r7, #12]
 8016b66:	6a1b      	ldr	r3, [r3, #32]
 8016b68:	b25b      	sxtb	r3, r3
 8016b6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8016b6e:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 8016b72:	f107 0313 	add.w	r3, r7, #19
 8016b76:	4611      	mov	r1, r2
 8016b78:	4618      	mov	r0, r3
 8016b7a:	f7f5 ffdd 	bl	800cb38 <_ZSt3minIaERKT_S2_S2_>
 8016b7e:	4603      	mov	r3, r0
 8016b80:	f993 3000 	ldrsb.w	r3, [r3]
 8016b84:	74fb      	strb	r3, [r7, #19]
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
 8016b86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016b88:	9300      	str	r3, [sp, #0]
 8016b8a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016b8c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8016b90:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8016b94:	6838      	ldr	r0, [r7, #0]
 8016b96:	f7fb fd7c 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8016b9a:	4603      	mov	r3, r0
 8016b9c:	461a      	mov	r2, r3
 8016b9e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8016ba2:	4413      	add	r3, r2
 8016ba4:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8016ba8:	701a      	strb	r2, [r3, #0]
        for (int channel = 0; channel < depth; ++channel) {
 8016baa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016bac:	3301      	adds	r3, #1
 8016bae:	67bb      	str	r3, [r7, #120]	@ 0x78
 8016bb0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8016bb2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016bb4:	429a      	cmp	r2, r3
 8016bb6:	f6ff af3e 	blt.w	8016a36 <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0xce>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8016bba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016bbc:	3301      	adds	r3, #1
 8016bbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8016bc0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8016bc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016bc4:	429a      	cmp	r2, r3
 8016bc6:	f6ff af33 	blt.w	8016a30 <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0xc8>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8016bca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8016bce:	3301      	adds	r3, #1
 8016bd0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8016bd4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8016bd8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016bda:	429a      	cmp	r2, r3
 8016bdc:	f6ff af25 	blt.w	8016a2a <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0xc2>
  for (int batch = 0; batch < batches; ++batch) {
 8016be0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8016be4:	3301      	adds	r3, #1
 8016be6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8016bea:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8016bee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016bf0:	429a      	cmp	r2, r3
 8016bf2:	f6ff af16 	blt.w	8016a22 <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa+0xba>
              static_cast<int8_t>(max);
        }
      }
    }
  }
}
 8016bf6:	bf00      	nop
 8016bf8:	bf00      	nop
 8016bfa:	378c      	adds	r7, #140	@ 0x8c
 8016bfc:	46bd      	mov	sp, r7
 8016bfe:	bd90      	pop	{r4, r7, pc}

08016c00 <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf>:
  }
}

inline void MaxPool(const PoolParams& params, const RuntimeShape& input_shape,
                    const float* input_data, const RuntimeShape& output_shape,
                    float* output_data) {
 8016c00:	b590      	push	{r4, r7, lr}
 8016c02:	ed2d 8b04 	vpush	{d8-d9}
 8016c06:	b0a5      	sub	sp, #148	@ 0x94
 8016c08:	af02      	add	r7, sp, #8
 8016c0a:	60f8      	str	r0, [r7, #12]
 8016c0c:	60b9      	str	r1, [r7, #8]
 8016c0e:	607a      	str	r2, [r7, #4]
 8016c10:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 8016c12:	68b8      	ldr	r0, [r7, #8]
 8016c14:	f7f5 ffc7 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8016c18:	4603      	mov	r3, r0
 8016c1a:	2b04      	cmp	r3, #4
 8016c1c:	d001      	beq.n	8016c22 <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x22>
 8016c1e:	f005 f941 	bl	801bea4 <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 8016c22:	6838      	ldr	r0, [r7, #0]
 8016c24:	f7f5 ffbf 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8016c28:	4603      	mov	r3, r0
 8016c2a:	2b04      	cmp	r3, #4
 8016c2c:	d001      	beq.n	8016c32 <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x32>
 8016c2e:	f005 f939 	bl	801bea4 <abort>
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
 8016c32:	2300      	movs	r3, #0
 8016c34:	683a      	ldr	r2, [r7, #0]
 8016c36:	2100      	movs	r1, #0
 8016c38:	68b8      	ldr	r0, [r7, #8]
 8016c3a:	f7fb fe3f 	bl	80128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8016c3e:	66f8      	str	r0, [r7, #108]	@ 0x6c
  const int depth = MatchingDim(input_shape, 3, output_shape, 3);
 8016c40:	2303      	movs	r3, #3
 8016c42:	683a      	ldr	r2, [r7, #0]
 8016c44:	2103      	movs	r1, #3
 8016c46:	68b8      	ldr	r0, [r7, #8]
 8016c48:	f7fb fe38 	bl	80128bc <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8016c4c:	66b8      	str	r0, [r7, #104]	@ 0x68
  const int input_height = input_shape.Dims(1);
 8016c4e:	2101      	movs	r1, #1
 8016c50:	68b8      	ldr	r0, [r7, #8]
 8016c52:	f7f5 ffb4 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8016c56:	6678      	str	r0, [r7, #100]	@ 0x64
  const int input_width = input_shape.Dims(2);
 8016c58:	2102      	movs	r1, #2
 8016c5a:	68b8      	ldr	r0, [r7, #8]
 8016c5c:	f7f5 ffaf 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8016c60:	6638      	str	r0, [r7, #96]	@ 0x60
  const int output_height = output_shape.Dims(1);
 8016c62:	2101      	movs	r1, #1
 8016c64:	6838      	ldr	r0, [r7, #0]
 8016c66:	f7f5 ffaa 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8016c6a:	65f8      	str	r0, [r7, #92]	@ 0x5c
  const int output_width = output_shape.Dims(2);
 8016c6c:	2102      	movs	r1, #2
 8016c6e:	6838      	ldr	r0, [r7, #0]
 8016c70:	f7f5 ffa5 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8016c74:	65b8      	str	r0, [r7, #88]	@ 0x58
  const int stride_height = params.stride_height;
 8016c76:	68fb      	ldr	r3, [r7, #12]
 8016c78:	68db      	ldr	r3, [r3, #12]
 8016c7a:	657b      	str	r3, [r7, #84]	@ 0x54
  const int stride_width = params.stride_width;
 8016c7c:	68fb      	ldr	r3, [r7, #12]
 8016c7e:	691b      	ldr	r3, [r3, #16]
 8016c80:	653b      	str	r3, [r7, #80]	@ 0x50
  for (int batch = 0; batch < batches; ++batch) {
 8016c82:	2300      	movs	r3, #0
 8016c84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8016c88:	e0d2      	b.n	8016e30 <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x230>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8016c8a:	2300      	movs	r3, #0
 8016c8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8016c90:	e0c3      	b.n	8016e1a <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x21a>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8016c92:	2300      	movs	r3, #0
 8016c94:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8016c96:	e0b6      	b.n	8016e06 <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x206>
        for (int channel = 0; channel < depth; ++channel) {
 8016c98:	2300      	movs	r3, #0
 8016c9a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8016c9c:	e0ab      	b.n	8016df6 <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x1f6>
          const int in_x_origin =
              (out_x * stride_width) - params.padding_values.width;
 8016c9e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016ca0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016ca2:	fb02 f303 	mul.w	r3, r2, r3
 8016ca6:	68fa      	ldr	r2, [r7, #12]
 8016ca8:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
          const int in_x_origin =
 8016cac:	1a9b      	subs	r3, r3, r2
 8016cae:	64fb      	str	r3, [r7, #76]	@ 0x4c
          const int in_y_origin =
              (out_y * stride_height) - params.padding_values.height;
 8016cb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8016cb4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016cb6:	fb02 f303 	mul.w	r3, r2, r3
 8016cba:	68fa      	ldr	r2, [r7, #12]
 8016cbc:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
          const int in_y_origin =
 8016cc0:	1a9b      	subs	r3, r3, r2
 8016cc2:	64bb      	str	r3, [r7, #72]	@ 0x48
          // Compute the boundaries of the filter region clamped so as to
          // ensure that the filter window fits in the input array.
          const int filter_x_start = std::max(0, -in_x_origin);
 8016cc4:	2300      	movs	r3, #0
 8016cc6:	61bb      	str	r3, [r7, #24]
 8016cc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016cca:	425b      	negs	r3, r3
 8016ccc:	61fb      	str	r3, [r7, #28]
 8016cce:	f107 021c 	add.w	r2, r7, #28
 8016cd2:	f107 0318 	add.w	r3, r7, #24
 8016cd6:	4611      	mov	r1, r2
 8016cd8:	4618      	mov	r0, r3
 8016cda:	f7f6 fc83 	bl	800d5e4 <_ZSt3maxIiERKT_S2_S2_>
 8016cde:	4603      	mov	r3, r0
 8016ce0:	681b      	ldr	r3, [r3, #0]
 8016ce2:	647b      	str	r3, [r7, #68]	@ 0x44
          const int filter_x_end =
              std::min(params.filter_width, input_width - in_x_origin);
 8016ce4:	68fb      	ldr	r3, [r7, #12]
 8016ce6:	f103 0018 	add.w	r0, r3, #24
 8016cea:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016cec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016cee:	1ad3      	subs	r3, r2, r3
 8016cf0:	623b      	str	r3, [r7, #32]
 8016cf2:	f107 0320 	add.w	r3, r7, #32
 8016cf6:	4619      	mov	r1, r3
 8016cf8:	f7f6 f88a 	bl	800ce10 <_ZSt3minIiERKT_S2_S2_>
 8016cfc:	4603      	mov	r3, r0
 8016cfe:	681b      	ldr	r3, [r3, #0]
 8016d00:	643b      	str	r3, [r7, #64]	@ 0x40
          const int filter_y_start = std::max(0, -in_y_origin);
 8016d02:	2300      	movs	r3, #0
 8016d04:	627b      	str	r3, [r7, #36]	@ 0x24
 8016d06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016d08:	425b      	negs	r3, r3
 8016d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8016d0c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8016d10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016d14:	4611      	mov	r1, r2
 8016d16:	4618      	mov	r0, r3
 8016d18:	f7f6 fc64 	bl	800d5e4 <_ZSt3maxIiERKT_S2_S2_>
 8016d1c:	4603      	mov	r3, r0
 8016d1e:	681b      	ldr	r3, [r3, #0]
 8016d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
          const int filter_y_end =
              std::min(params.filter_height, input_height - in_y_origin);
 8016d22:	68fb      	ldr	r3, [r7, #12]
 8016d24:	f103 0014 	add.w	r0, r3, #20
 8016d28:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016d2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016d2c:	1ad3      	subs	r3, r2, r3
 8016d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016d30:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8016d34:	4619      	mov	r1, r3
 8016d36:	f7f6 f86b 	bl	800ce10 <_ZSt3minIiERKT_S2_S2_>
 8016d3a:	4603      	mov	r3, r0
 8016d3c:	681b      	ldr	r3, [r3, #0]
 8016d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
          float max = std::numeric_limits<float>::lowest();
 8016d40:	f46f 0300 	mvn.w	r3, #8388608	@ 0x800000
 8016d44:	617b      	str	r3, [r7, #20]
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 8016d46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016d48:	677b      	str	r3, [r7, #116]	@ 0x74
 8016d4a:	e02a      	b.n	8016da2 <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x1a2>
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 8016d4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016d4e:	673b      	str	r3, [r7, #112]	@ 0x70
 8016d50:	e020      	b.n	8016d94 <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x194>
                 ++filter_x) {
              const int in_x = in_x_origin + filter_x;
 8016d52:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016d54:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016d56:	4413      	add	r3, r2
 8016d58:	637b      	str	r3, [r7, #52]	@ 0x34
              const int in_y = in_y_origin + filter_y;
 8016d5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016d5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016d5e:	4413      	add	r3, r2
 8016d60:	633b      	str	r3, [r7, #48]	@ 0x30
              max = std::max(
                  max,
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)]);
 8016d62:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016d64:	9300      	str	r3, [sp, #0]
 8016d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016d6a:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8016d6e:	68b8      	ldr	r0, [r7, #8]
 8016d70:	f7fb fc8f 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8016d74:	4603      	mov	r3, r0
 8016d76:	009b      	lsls	r3, r3, #2
 8016d78:	687a      	ldr	r2, [r7, #4]
 8016d7a:	441a      	add	r2, r3
              max = std::max(
 8016d7c:	f107 0314 	add.w	r3, r7, #20
 8016d80:	4611      	mov	r1, r2
 8016d82:	4618      	mov	r0, r3
 8016d84:	f7f5 fd75 	bl	800c872 <_ZSt3maxIfERKT_S2_S2_>
 8016d88:	4603      	mov	r3, r0
 8016d8a:	681b      	ldr	r3, [r3, #0]
 8016d8c:	617b      	str	r3, [r7, #20]
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 8016d8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016d90:	3301      	adds	r3, #1
 8016d92:	673b      	str	r3, [r7, #112]	@ 0x70
 8016d94:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8016d96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016d98:	429a      	cmp	r2, r3
 8016d9a:	dbda      	blt.n	8016d52 <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x152>
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 8016d9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016d9e:	3301      	adds	r3, #1
 8016da0:	677b      	str	r3, [r7, #116]	@ 0x74
 8016da2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8016da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016da6:	429a      	cmp	r2, r3
 8016da8:	dbd0      	blt.n	8016d4c <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x14c>
            }
          }
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
              ActivationFunctionWithMinMax(max, params.float_activation_min,
 8016daa:	ed97 8a05 	vldr	s16, [r7, #20]
 8016dae:	68fb      	ldr	r3, [r7, #12]
 8016db0:	edd3 8a09 	vldr	s17, [r3, #36]	@ 0x24
                                           params.float_activation_max);
 8016db4:	68fb      	ldr	r3, [r7, #12]
 8016db6:	ed93 9a0a 	vldr	s18, [r3, #40]	@ 0x28
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
 8016dba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016dbc:	9300      	str	r3, [sp, #0]
 8016dbe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016dc0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8016dc4:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8016dc8:	6838      	ldr	r0, [r7, #0]
 8016dca:	f7fb fc62 	bl	8012692 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8016dce:	4603      	mov	r3, r0
 8016dd0:	009b      	lsls	r3, r3, #2
 8016dd2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8016dd6:	18d4      	adds	r4, r2, r3
              ActivationFunctionWithMinMax(max, params.float_activation_min,
 8016dd8:	eeb0 1a49 	vmov.f32	s2, s18
 8016ddc:	eef0 0a68 	vmov.f32	s1, s17
 8016de0:	eeb0 0a48 	vmov.f32	s0, s16
 8016de4:	f7fb fb6c 	bl	80124c0 <_ZN6tflite28ActivationFunctionWithMinMaxIfEET_S1_S1_S1_>
 8016de8:	eef0 7a40 	vmov.f32	s15, s0
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
 8016dec:	edc4 7a00 	vstr	s15, [r4]
        for (int channel = 0; channel < depth; ++channel) {
 8016df0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016df2:	3301      	adds	r3, #1
 8016df4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8016df6:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8016df8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016dfa:	429a      	cmp	r2, r3
 8016dfc:	f6ff af4f 	blt.w	8016c9e <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x9e>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8016e00:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016e02:	3301      	adds	r3, #1
 8016e04:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8016e06:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8016e08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016e0a:	429a      	cmp	r2, r3
 8016e0c:	f6ff af44 	blt.w	8016c98 <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x98>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8016e10:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8016e14:	3301      	adds	r3, #1
 8016e16:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8016e1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8016e1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016e20:	429a      	cmp	r2, r3
 8016e22:	f6ff af36 	blt.w	8016c92 <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x92>
  for (int batch = 0; batch < batches; ++batch) {
 8016e26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8016e2a:	3301      	adds	r3, #1
 8016e2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8016e30:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8016e34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016e36:	429a      	cmp	r2, r3
 8016e38:	f6ff af27 	blt.w	8016c8a <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x8a>
        }
      }
    }
  }
}
 8016e3c:	bf00      	nop
 8016e3e:	bf00      	nop
 8016e40:	378c      	adds	r7, #140	@ 0x8c
 8016e42:	46bd      	mov	sp, r7
 8016e44:	ecbd 8b04 	vpop	{d8-d9}
 8016e48:	bd90      	pop	{r4, r7, pc}

08016e4a <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE>:

TfLiteStatus CalculateOpDataPooling(const TfLiteContext* context,
                                    const TfLitePoolParams* params,
                                    const TfLiteTensor* input,
                                    const TfLiteTensor* output,
                                    OpDataPooling* data) {
 8016e4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016e4c:	b097      	sub	sp, #92	@ 0x5c
 8016e4e:	af08      	add	r7, sp, #32
 8016e50:	6278      	str	r0, [r7, #36]	@ 0x24
 8016e52:	6239      	str	r1, [r7, #32]
 8016e54:	61fa      	str	r2, [r7, #28]
 8016e56:	61bb      	str	r3, [r7, #24]
  // input: batch, height, width, channel
  int height = SizeOfDimension(input, 1);
 8016e58:	2101      	movs	r1, #1
 8016e5a:	69f8      	ldr	r0, [r7, #28]
 8016e5c:	f7f5 ffc7 	bl	800cdee <_ZN6tflite15SizeOfDimensionEPK12TfLiteTensori>
 8016e60:	6378      	str	r0, [r7, #52]	@ 0x34
  int width = SizeOfDimension(input, 2);
 8016e62:	2102      	movs	r1, #2
 8016e64:	69f8      	ldr	r0, [r7, #28]
 8016e66:	f7f5 ffc2 	bl	800cdee <_ZN6tflite15SizeOfDimensionEPK12TfLiteTensori>
 8016e6a:	6338      	str	r0, [r7, #48]	@ 0x30

  int out_height, out_width;

  data->padding = ComputePaddingHeightWidth(
      params->stride_height, params->stride_width,
 8016e6c:	6a3b      	ldr	r3, [r7, #32]
 8016e6e:	689d      	ldr	r5, [r3, #8]
 8016e70:	6a3b      	ldr	r3, [r7, #32]
 8016e72:	685e      	ldr	r6, [r3, #4]
      /*dilation_rate_height=*/1,
      /*dilation_rate_width=*/1, height, width, params->filter_height,
 8016e74:	6a3b      	ldr	r3, [r7, #32]
 8016e76:	691b      	ldr	r3, [r3, #16]
      params->filter_width, params->padding, &out_height, &out_width);
 8016e78:	6a3a      	ldr	r2, [r7, #32]
 8016e7a:	68d2      	ldr	r2, [r2, #12]
 8016e7c:	6a39      	ldr	r1, [r7, #32]
 8016e7e:	7809      	ldrb	r1, [r1, #0]
  data->padding = ComputePaddingHeightWidth(
 8016e80:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8016e82:	6078      	str	r0, [r7, #4]
 8016e84:	f107 0408 	add.w	r4, r7, #8
 8016e88:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8016e8c:	9007      	str	r0, [sp, #28]
 8016e8e:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8016e92:	9006      	str	r0, [sp, #24]
 8016e94:	9105      	str	r1, [sp, #20]
 8016e96:	9204      	str	r2, [sp, #16]
 8016e98:	9303      	str	r3, [sp, #12]
 8016e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e9c:	9302      	str	r3, [sp, #8]
 8016e9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016ea0:	9301      	str	r3, [sp, #4]
 8016ea2:	2301      	movs	r3, #1
 8016ea4:	9300      	str	r3, [sp, #0]
 8016ea6:	2301      	movs	r3, #1
 8016ea8:	4632      	mov	r2, r6
 8016eaa:	4629      	mov	r1, r5
 8016eac:	4620      	mov	r0, r4
 8016eae:	f7fd f8ab 	bl	8014008 <_ZN6tflite25ComputePaddingHeightWidthEiiiiiiii13TfLitePaddingPiS1_>
 8016eb2:	687c      	ldr	r4, [r7, #4]
 8016eb4:	f107 0308 	add.w	r3, r7, #8
 8016eb8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8016eba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  return kTfLiteOk;
 8016ebe:	2300      	movs	r3, #0
}
 8016ec0:	4618      	mov	r0, r3
 8016ec2:	373c      	adds	r7, #60	@ 0x3c
 8016ec4:	46bd      	mov	sp, r7
 8016ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08016ec8 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus PoolingPrepare(TfLiteContext* context, TfLiteNode* node) {
 8016ec8:	b590      	push	{r4, r7, lr}
 8016eca:	b08b      	sub	sp, #44	@ 0x2c
 8016ecc:	af02      	add	r7, sp, #8
 8016ece:	6078      	str	r0, [r7, #4]
 8016ed0:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->builtin_data != nullptr);
 8016ed2:	683b      	ldr	r3, [r7, #0]
 8016ed4:	695b      	ldr	r3, [r3, #20]
 8016ed6:	2b00      	cmp	r3, #0
 8016ed8:	d101      	bne.n	8016ede <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x16>
 8016eda:	f004 ffe3 	bl	801bea4 <abort>
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);
 8016ede:	683b      	ldr	r3, [r7, #0]
 8016ee0:	695b      	ldr	r3, [r3, #20]
 8016ee2:	61fb      	str	r3, [r7, #28]

  TFLITE_DCHECK(node->user_data != nullptr);
 8016ee4:	683b      	ldr	r3, [r7, #0]
 8016ee6:	691b      	ldr	r3, [r3, #16]
 8016ee8:	2b00      	cmp	r3, #0
 8016eea:	d101      	bne.n	8016ef0 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x28>
 8016eec:	f004 ffda 	bl	801bea4 <abort>
  OpDataPooling* data = static_cast<OpDataPooling*>(node->user_data);
 8016ef0:	683b      	ldr	r3, [r7, #0]
 8016ef2:	691b      	ldr	r3, [r3, #16]
 8016ef4:	61bb      	str	r3, [r7, #24]

  MicroContext* micro_context = GetMicroContext(context);
 8016ef6:	6878      	ldr	r0, [r7, #4]
 8016ef8:	f7f9 fe8d 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8016efc:	6178      	str	r0, [r7, #20]

  TfLiteTensor* input =
      micro_context->AllocateTempInputTensor(node, kPoolingInputTensor);
 8016efe:	2200      	movs	r2, #0
 8016f00:	6839      	ldr	r1, [r7, #0]
 8016f02:	6978      	ldr	r0, [r7, #20]
 8016f04:	f7f9 f9a9 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 8016f08:	6138      	str	r0, [r7, #16]
  TF_LITE_ENSURE(context, input != nullptr);
 8016f0a:	693b      	ldr	r3, [r7, #16]
 8016f0c:	2b00      	cmp	r3, #0
 8016f0e:	d10a      	bne.n	8016f26 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x5e>
 8016f10:	687b      	ldr	r3, [r7, #4]
 8016f12:	695c      	ldr	r4, [r3, #20]
 8016f14:	4b2f      	ldr	r3, [pc, #188]	@ (8016fd4 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
 8016f16:	9300      	str	r3, [sp, #0]
 8016f18:	233d      	movs	r3, #61	@ 0x3d
 8016f1a:	4a2f      	ldr	r2, [pc, #188]	@ (8016fd8 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x110>)
 8016f1c:	492f      	ldr	r1, [pc, #188]	@ (8016fdc <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x114>)
 8016f1e:	6878      	ldr	r0, [r7, #4]
 8016f20:	47a0      	blx	r4
 8016f22:	2301      	movs	r3, #1
 8016f24:	e051      	b.n	8016fca <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x102>
  TfLiteTensor* output =
      micro_context->AllocateTempOutputTensor(node, kPoolingOutputTensor);
 8016f26:	2200      	movs	r2, #0
 8016f28:	6839      	ldr	r1, [r7, #0]
 8016f2a:	6978      	ldr	r0, [r7, #20]
 8016f2c:	f7f9 f9b8 	bl	80102a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
 8016f30:	60f8      	str	r0, [r7, #12]
  TF_LITE_ENSURE(context, output != nullptr);
 8016f32:	68fb      	ldr	r3, [r7, #12]
 8016f34:	2b00      	cmp	r3, #0
 8016f36:	d10a      	bne.n	8016f4e <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x86>
 8016f38:	687b      	ldr	r3, [r7, #4]
 8016f3a:	695c      	ldr	r4, [r3, #20]
 8016f3c:	4b28      	ldr	r3, [pc, #160]	@ (8016fe0 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x118>)
 8016f3e:	9300      	str	r3, [sp, #0]
 8016f40:	2340      	movs	r3, #64	@ 0x40
 8016f42:	4a25      	ldr	r2, [pc, #148]	@ (8016fd8 <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x110>)
 8016f44:	4925      	ldr	r1, [pc, #148]	@ (8016fdc <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x114>)
 8016f46:	6878      	ldr	r0, [r7, #4]
 8016f48:	47a0      	blx	r4
 8016f4a:	2301      	movs	r3, #1
 8016f4c:	e03d      	b.n	8016fca <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x102>

  TF_LITE_ENSURE_STATUS(
 8016f4e:	69bb      	ldr	r3, [r7, #24]
 8016f50:	9300      	str	r3, [sp, #0]
 8016f52:	68fb      	ldr	r3, [r7, #12]
 8016f54:	693a      	ldr	r2, [r7, #16]
 8016f56:	69f9      	ldr	r1, [r7, #28]
 8016f58:	6878      	ldr	r0, [r7, #4]
 8016f5a:	f7ff ff76 	bl	8016e4a <_ZN6tflite22CalculateOpDataPoolingEPK13TfLiteContextPK16TfLitePoolParamsPK12TfLiteTensorS8_PNS_13OpDataPoolingE>
 8016f5e:	4603      	mov	r3, r0
 8016f60:	72fb      	strb	r3, [r7, #11]
 8016f62:	7afb      	ldrb	r3, [r7, #11]
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	d001      	beq.n	8016f6c <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xa4>
 8016f68:	7afb      	ldrb	r3, [r7, #11]
 8016f6a:	e02e      	b.n	8016fca <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0x102>
      CalculateOpDataPooling(context, params, input, output, data));

  if (input->type == kTfLiteFloat32) {
 8016f6c:	693b      	ldr	r3, [r7, #16]
 8016f6e:	781b      	ldrb	r3, [r3, #0]
 8016f70:	2b01      	cmp	r3, #1
 8016f72:	d10a      	bne.n	8016f8a <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xc2>
    CalculateActivationRange(params->activation, &data->activation_min_f32,
 8016f74:	69fb      	ldr	r3, [r7, #28]
 8016f76:	7d18      	ldrb	r0, [r3, #20]
 8016f78:	69bb      	ldr	r3, [r7, #24]
 8016f7a:	f103 0118 	add.w	r1, r3, #24
 8016f7e:	69bb      	ldr	r3, [r7, #24]
 8016f80:	331c      	adds	r3, #28
 8016f82:	461a      	mov	r2, r3
 8016f84:	f7fb faf4 	bl	8012570 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
 8016f88:	e010      	b.n	8016fac <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xe4>
                             &data->activation_max_f32);
  } else if (input->type == kTfLiteInt8) {
 8016f8a:	693b      	ldr	r3, [r7, #16]
 8016f8c:	781b      	ldrb	r3, [r3, #0]
 8016f8e:	2b09      	cmp	r3, #9
 8016f90:	d10c      	bne.n	8016fac <_ZN6tflite14PoolingPrepareEP13TfLiteContextP10TfLiteNode+0xe4>
    CalculateActivationRangeQuantized(context, params->activation, output,
 8016f92:	69fb      	ldr	r3, [r7, #28]
 8016f94:	7d19      	ldrb	r1, [r3, #20]
 8016f96:	69bb      	ldr	r3, [r7, #24]
 8016f98:	f103 0210 	add.w	r2, r3, #16
 8016f9c:	69bb      	ldr	r3, [r7, #24]
 8016f9e:	3314      	adds	r3, #20
 8016fa0:	9300      	str	r3, [sp, #0]
 8016fa2:	4613      	mov	r3, r2
 8016fa4:	68fa      	ldr	r2, [r7, #12]
 8016fa6:	6878      	ldr	r0, [r7, #4]
 8016fa8:	f7f6 fac4 	bl	800d534 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
                                      &data->activation_min,
                                      &data->activation_max);
  }

  micro_context->DeallocateTempTfLiteTensor(input);
 8016fac:	697b      	ldr	r3, [r7, #20]
 8016fae:	681b      	ldr	r3, [r3, #0]
 8016fb0:	3318      	adds	r3, #24
 8016fb2:	681b      	ldr	r3, [r3, #0]
 8016fb4:	6939      	ldr	r1, [r7, #16]
 8016fb6:	6978      	ldr	r0, [r7, #20]
 8016fb8:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(output);
 8016fba:	697b      	ldr	r3, [r7, #20]
 8016fbc:	681b      	ldr	r3, [r3, #0]
 8016fbe:	3318      	adds	r3, #24
 8016fc0:	681b      	ldr	r3, [r3, #0]
 8016fc2:	68f9      	ldr	r1, [r7, #12]
 8016fc4:	6978      	ldr	r0, [r7, #20]
 8016fc6:	4798      	blx	r3

  return kTfLiteOk;
 8016fc8:	2300      	movs	r3, #0
}
 8016fca:	4618      	mov	r0, r3
 8016fcc:	3724      	adds	r7, #36	@ 0x24
 8016fce:	46bd      	mov	sp, r7
 8016fd0:	bd90      	pop	{r4, r7, pc}
 8016fd2:	bf00      	nop
 8016fd4:	0802307c 	.word	0x0802307c
 8016fd8:	0802300c 	.word	0x0802300c
 8016fdc:	08023064 	.word	0x08023064
 8016fe0:	08023090 	.word	0x08023090

08016fe4 <_ZN6tflite19MaxPoolingEvalFloatEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>:
}

void MaxPoolingEvalFloat(TfLiteContext* context, TfLiteNode* node,
                         TfLitePoolParams* params, const OpDataPooling* data,
                         const TfLiteEvalTensor* input,
                         TfLiteEvalTensor* output) {
 8016fe4:	b590      	push	{r4, r7, lr}
 8016fe6:	b0a1      	sub	sp, #132	@ 0x84
 8016fe8:	af02      	add	r7, sp, #8
 8016fea:	60f8      	str	r0, [r7, #12]
 8016fec:	60b9      	str	r1, [r7, #8]
 8016fee:	607a      	str	r2, [r7, #4]
 8016ff0:	603b      	str	r3, [r7, #0]
  tflite::PoolParams op_params;
  op_params.stride_height = params->stride_height;
 8016ff2:	687b      	ldr	r3, [r7, #4]
 8016ff4:	689b      	ldr	r3, [r3, #8]
 8016ff6:	623b      	str	r3, [r7, #32]
  op_params.stride_width = params->stride_width;
 8016ff8:	687b      	ldr	r3, [r7, #4]
 8016ffa:	685b      	ldr	r3, [r3, #4]
 8016ffc:	627b      	str	r3, [r7, #36]	@ 0x24
  op_params.filter_height = params->filter_height;
 8016ffe:	687b      	ldr	r3, [r7, #4]
 8017000:	691b      	ldr	r3, [r3, #16]
 8017002:	62bb      	str	r3, [r7, #40]	@ 0x28
  op_params.filter_width = params->filter_width;
 8017004:	687b      	ldr	r3, [r7, #4]
 8017006:	68db      	ldr	r3, [r3, #12]
 8017008:	62fb      	str	r3, [r7, #44]	@ 0x2c
  op_params.padding_values.height = data->padding.height;
 801700a:	683b      	ldr	r3, [r7, #0]
 801700c:	685b      	ldr	r3, [r3, #4]
 801700e:	b21b      	sxth	r3, r3
 8017010:	833b      	strh	r3, [r7, #24]
  op_params.padding_values.width = data->padding.width;
 8017012:	683b      	ldr	r3, [r7, #0]
 8017014:	681b      	ldr	r3, [r3, #0]
 8017016:	b21b      	sxth	r3, r3
 8017018:	82fb      	strh	r3, [r7, #22]
  op_params.float_activation_min = data->activation_min_f32;
 801701a:	683b      	ldr	r3, [r7, #0]
 801701c:	699b      	ldr	r3, [r3, #24]
 801701e:	63bb      	str	r3, [r7, #56]	@ 0x38
  op_params.float_activation_max = data->activation_max_f32;
 8017020:	683b      	ldr	r3, [r7, #0]
 8017022:	69db      	ldr	r3, [r3, #28]
 8017024:	63fb      	str	r3, [r7, #60]	@ 0x3c
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
 8017026:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801702a:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 801702e:	4618      	mov	r0, r3
 8017030:	f7ff f861 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 8017034:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8017038:	f7fb f9e3 	bl	8012402 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 801703c:	4604      	mov	r4, r0
                         tflite::micro::GetTensorData<float>(input),
                         tflite::micro::GetTensorShape(output),
 801703e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8017042:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8017046:	4618      	mov	r0, r3
 8017048:	f7ff f855 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
 801704c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8017050:	f7fb f9e6 	bl	8012420 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 8017054:	4602      	mov	r2, r0
 8017056:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 801705a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 801705e:	f107 0014 	add.w	r0, r7, #20
 8017062:	9200      	str	r2, [sp, #0]
 8017064:	4622      	mov	r2, r4
 8017066:	f7ff fdcb 	bl	8016c00 <_ZN6tflite13reference_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKfS6_Pf>
                         tflite::micro::GetTensorShape(output),
 801706a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 801706e:	4618      	mov	r0, r3
 8017070:	f7f5 fd8e 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
 8017074:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8017078:	4618      	mov	r0, r3
 801707a:	f7f5 fd89 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                         tflite::micro::GetTensorData<float>(output));
}
 801707e:	bf00      	nop
 8017080:	377c      	adds	r7, #124	@ 0x7c
 8017082:	46bd      	mov	sp, r7
 8017084:	bd90      	pop	{r4, r7, pc}

08017086 <_ZN6tflite23MaxPoolingEvalQuantizedEP13TfLiteContextP10TfLiteNodeP16TfLitePoolParamsPKNS_13OpDataPoolingEPK16TfLiteEvalTensorPS9_>:

void MaxPoolingEvalQuantized(TfLiteContext* context, TfLiteNode* node,
                             TfLitePoolParams* params,
                             const OpDataPooling* data,
                             const TfLiteEvalTensor* input,
                             TfLiteEvalTensor* output) {
 8017086:	b590      	push	{r4, r7, lr}
 8017088:	b0a1      	sub	sp, #132	@ 0x84
 801708a:	af02      	add	r7, sp, #8
 801708c:	60f8      	str	r0, [r7, #12]
 801708e:	60b9      	str	r1, [r7, #8]
 8017090:	607a      	str	r2, [r7, #4]
 8017092:	603b      	str	r3, [r7, #0]
  tflite::PoolParams op_params;
  op_params.stride_height = params->stride_height;
 8017094:	687b      	ldr	r3, [r7, #4]
 8017096:	689b      	ldr	r3, [r3, #8]
 8017098:	623b      	str	r3, [r7, #32]
  op_params.stride_width = params->stride_width;
 801709a:	687b      	ldr	r3, [r7, #4]
 801709c:	685b      	ldr	r3, [r3, #4]
 801709e:	627b      	str	r3, [r7, #36]	@ 0x24
  op_params.filter_height = params->filter_height;
 80170a0:	687b      	ldr	r3, [r7, #4]
 80170a2:	691b      	ldr	r3, [r3, #16]
 80170a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  op_params.filter_width = params->filter_width;
 80170a6:	687b      	ldr	r3, [r7, #4]
 80170a8:	68db      	ldr	r3, [r3, #12]
 80170aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  op_params.padding_values.height = data->padding.height;
 80170ac:	683b      	ldr	r3, [r7, #0]
 80170ae:	685b      	ldr	r3, [r3, #4]
 80170b0:	b21b      	sxth	r3, r3
 80170b2:	833b      	strh	r3, [r7, #24]
  op_params.padding_values.width = data->padding.width;
 80170b4:	683b      	ldr	r3, [r7, #0]
 80170b6:	681b      	ldr	r3, [r3, #0]
 80170b8:	b21b      	sxth	r3, r3
 80170ba:	82fb      	strh	r3, [r7, #22]
  op_params.quantized_activation_min = data->activation_min;
 80170bc:	683b      	ldr	r3, [r7, #0]
 80170be:	691b      	ldr	r3, [r3, #16]
 80170c0:	633b      	str	r3, [r7, #48]	@ 0x30
  op_params.quantized_activation_max = data->activation_max;
 80170c2:	683b      	ldr	r3, [r7, #0]
 80170c4:	695b      	ldr	r3, [r3, #20]
 80170c6:	637b      	str	r3, [r7, #52]	@ 0x34

  reference_integer_ops::MaxPool(op_params,
                                 tflite::micro::GetTensorShape(input),
 80170c8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80170cc:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 80170d0:	4618      	mov	r0, r3
 80170d2:	f7ff f810 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::MaxPool(op_params,
 80170d6:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 80170da:	f7fb f9b0 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 80170de:	4604      	mov	r4, r0
                                 tflite::micro::GetTensorData<int8_t>(input),
                                 tflite::micro::GetTensorShape(output),
 80170e0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80170e4:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 80170e8:	4618      	mov	r0, r3
 80170ea:	f7ff f804 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::MaxPool(op_params,
 80170ee:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80170f2:	f7fb f9b3 	bl	801245c <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 80170f6:	4602      	mov	r2, r0
 80170f8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80170fc:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8017100:	f107 0014 	add.w	r0, r7, #20
 8017104:	9200      	str	r2, [sp, #0]
 8017106:	4622      	mov	r2, r4
 8017108:	f7ff fc2e 	bl	8016968 <_ZN6tflite21reference_integer_ops7MaxPoolERKNS_10PoolParamsERKNS_12RuntimeShapeEPKaS6_Pa>
                                 tflite::micro::GetTensorShape(output),
 801710c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8017110:	4618      	mov	r0, r3
 8017112:	f7f5 fd3d 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                 tflite::micro::GetTensorShape(input),
 8017116:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801711a:	4618      	mov	r0, r3
 801711c:	f7f5 fd38 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                 tflite::micro::GetTensorData<int8_t>(output));
}
 8017120:	bf00      	nop
 8017122:	377c      	adds	r7, #124	@ 0x7c
 8017124:	46bd      	mov	sp, r7
 8017126:	bd90      	pop	{r4, r7, pc}

08017128 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
#include "tensorflow/lite/micro/micro_utils.h"

namespace tflite {
namespace {

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 8017128:	b580      	push	{r7, lr}
 801712a:	b084      	sub	sp, #16
 801712c:	af00      	add	r7, sp, #0
 801712e:	60f8      	str	r0, [r7, #12]
 8017130:	60b9      	str	r1, [r7, #8]
 8017132:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8017134:	68fb      	ldr	r3, [r7, #12]
 8017136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017138:	2b00      	cmp	r3, #0
 801713a:	d101      	bne.n	8017140 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x18>
 801713c:	f004 feb2 	bl	801bea4 <abort>
  return context->AllocatePersistentBuffer(context,
 8017140:	68fb      	ldr	r3, [r7, #12]
 8017142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017144:	2120      	movs	r1, #32
 8017146:	68f8      	ldr	r0, [r7, #12]
 8017148:	4798      	blx	r3
 801714a:	4603      	mov	r3, r0
                                           sizeof(OpDataQuantizeReference));
}
 801714c:	4618      	mov	r0, r3
 801714e:	3710      	adds	r7, #16
 8017150:	46bd      	mov	sp, r7
 8017152:	bd80      	pop	{r7, pc}

08017154 <_ZN6tflite17Register_QUANTIZEEv>:

}  // namespace

TfLiteRegistration Register_QUANTIZE() {
 8017154:	b580      	push	{r7, lr}
 8017156:	b084      	sub	sp, #16
 8017158:	af02      	add	r7, sp, #8
 801715a:	6078      	str	r0, [r7, #4]
  TfLiteRegistration reg = tflite::micro::RegisterOp(Init, PrepareQuantizeReference,
 801715c:	6878      	ldr	r0, [r7, #4]
 801715e:	2300      	movs	r3, #0
 8017160:	9300      	str	r3, [sp, #0]
 8017162:	4b06      	ldr	r3, [pc, #24]	@ (801717c <_ZN6tflite17Register_QUANTIZEEv+0x28>)
 8017164:	4a06      	ldr	r2, [pc, #24]	@ (8017180 <_ZN6tflite17Register_QUANTIZEEv+0x2c>)
 8017166:	4907      	ldr	r1, [pc, #28]	@ (8017184 <_ZN6tflite17Register_QUANTIZEEv+0x30>)
 8017168:	f7fe ff46 	bl	8015ff8 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_E>
                                   EvalQuantizeReference);

  reg.version = 0;
 801716c:	687b      	ldr	r3, [r7, #4]
 801716e:	2200      	movs	r2, #0
 8017170:	61da      	str	r2, [r3, #28]

  return reg;
 8017172:	bf00      	nop
}
 8017174:	6878      	ldr	r0, [r7, #4]
 8017176:	3708      	adds	r7, #8
 8017178:	46bd      	mov	sp, r7
 801717a:	bd80      	pop	{r7, pc}
 801717c:	080174e1 	.word	0x080174e1
 8017180:	08017189 	.word	0x08017189
 8017184:	08017129 	.word	0x08017129

08017188 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode>:
#include "tensorflow/lite/micro/micro_utils.h"

namespace tflite {

TfLiteStatus PrepareQuantizeReference(TfLiteContext* context,
                                      TfLiteNode* node) {
 8017188:	b5b0      	push	{r4, r5, r7, lr}
 801718a:	b08e      	sub	sp, #56	@ 0x38
 801718c:	af04      	add	r7, sp, #16
 801718e:	6078      	str	r0, [r7, #4]
 8017190:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 8017192:	683b      	ldr	r3, [r7, #0]
 8017194:	691b      	ldr	r3, [r3, #16]
 8017196:	2b00      	cmp	r3, #0
 8017198:	d101      	bne.n	801719e <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x16>
 801719a:	f004 fe83 	bl	801bea4 <abort>
  auto* data = static_cast<OpDataQuantizeReference*>(node->user_data);
 801719e:	683b      	ldr	r3, [r7, #0]
 80171a0:	691b      	ldr	r3, [r3, #16]
 80171a2:	627b      	str	r3, [r7, #36]	@ 0x24

  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 80171a4:	6838      	ldr	r0, [r7, #0]
 80171a6:	f7fb fa25 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 80171aa:	4603      	mov	r3, r0
 80171ac:	2b01      	cmp	r3, #1
 80171ae:	bf14      	ite	ne
 80171b0:	2301      	movne	r3, #1
 80171b2:	2300      	moveq	r3, #0
 80171b4:	b2db      	uxtb	r3, r3
 80171b6:	2b00      	cmp	r3, #0
 80171b8:	d013      	beq.n	80171e2 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5a>
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	695c      	ldr	r4, [r3, #20]
 80171be:	6838      	ldr	r0, [r7, #0]
 80171c0:	f7fb fa18 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 80171c4:	4603      	mov	r3, r0
 80171c6:	2201      	movs	r2, #1
 80171c8:	9203      	str	r2, [sp, #12]
 80171ca:	9302      	str	r3, [sp, #8]
 80171cc:	4b6a      	ldr	r3, [pc, #424]	@ (8017378 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f0>)
 80171ce:	9301      	str	r3, [sp, #4]
 80171d0:	4b6a      	ldr	r3, [pc, #424]	@ (801737c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f4>)
 80171d2:	9300      	str	r3, [sp, #0]
 80171d4:	2324      	movs	r3, #36	@ 0x24
 80171d6:	4a6a      	ldr	r2, [pc, #424]	@ (8017380 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f8>)
 80171d8:	496a      	ldr	r1, [pc, #424]	@ (8017384 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1fc>)
 80171da:	6878      	ldr	r0, [r7, #4]
 80171dc:	47a0      	blx	r4
 80171de:	2301      	movs	r3, #1
 80171e0:	e17a      	b.n	80174d8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x350>
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 80171e2:	6838      	ldr	r0, [r7, #0]
 80171e4:	f7fb fa19 	bl	801261a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 80171e8:	4603      	mov	r3, r0
 80171ea:	2b01      	cmp	r3, #1
 80171ec:	bf14      	ite	ne
 80171ee:	2301      	movne	r3, #1
 80171f0:	2300      	moveq	r3, #0
 80171f2:	b2db      	uxtb	r3, r3
 80171f4:	2b00      	cmp	r3, #0
 80171f6:	d013      	beq.n	8017220 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x98>
 80171f8:	687b      	ldr	r3, [r7, #4]
 80171fa:	695c      	ldr	r4, [r3, #20]
 80171fc:	6838      	ldr	r0, [r7, #0]
 80171fe:	f7fb fa0c 	bl	801261a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 8017202:	4603      	mov	r3, r0
 8017204:	2201      	movs	r2, #1
 8017206:	9203      	str	r2, [sp, #12]
 8017208:	9302      	str	r3, [sp, #8]
 801720a:	4b5b      	ldr	r3, [pc, #364]	@ (8017378 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f0>)
 801720c:	9301      	str	r3, [sp, #4]
 801720e:	4b5e      	ldr	r3, [pc, #376]	@ (8017388 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x200>)
 8017210:	9300      	str	r3, [sp, #0]
 8017212:	2325      	movs	r3, #37	@ 0x25
 8017214:	4a5a      	ldr	r2, [pc, #360]	@ (8017380 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f8>)
 8017216:	495b      	ldr	r1, [pc, #364]	@ (8017384 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1fc>)
 8017218:	6878      	ldr	r0, [r7, #4]
 801721a:	47a0      	blx	r4
 801721c:	2301      	movs	r3, #1
 801721e:	e15b      	b.n	80174d8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x350>

  MicroContext* micro_context = GetMicroContext(context);
 8017220:	6878      	ldr	r0, [r7, #4]
 8017222:	f7f9 fcf8 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8017226:	6238      	str	r0, [r7, #32]

  TfLiteTensor* input = micro_context->AllocateTempInputTensor(node, 0);
 8017228:	2200      	movs	r2, #0
 801722a:	6839      	ldr	r1, [r7, #0]
 801722c:	6a38      	ldr	r0, [r7, #32]
 801722e:	f7f9 f814 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 8017232:	61f8      	str	r0, [r7, #28]
  TF_LITE_ENSURE(context, input != nullptr);
 8017234:	69fb      	ldr	r3, [r7, #28]
 8017236:	2b00      	cmp	r3, #0
 8017238:	d10a      	bne.n	8017250 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xc8>
 801723a:	687b      	ldr	r3, [r7, #4]
 801723c:	695c      	ldr	r4, [r3, #20]
 801723e:	4b53      	ldr	r3, [pc, #332]	@ (801738c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x204>)
 8017240:	9300      	str	r3, [sp, #0]
 8017242:	232a      	movs	r3, #42	@ 0x2a
 8017244:	4a4e      	ldr	r2, [pc, #312]	@ (8017380 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f8>)
 8017246:	4952      	ldr	r1, [pc, #328]	@ (8017390 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x208>)
 8017248:	6878      	ldr	r0, [r7, #4]
 801724a:	47a0      	blx	r4
 801724c:	2301      	movs	r3, #1
 801724e:	e143      	b.n	80174d8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x350>
  TfLiteTensor* output = micro_context->AllocateTempOutputTensor(node, 0);
 8017250:	2200      	movs	r2, #0
 8017252:	6839      	ldr	r1, [r7, #0]
 8017254:	6a38      	ldr	r0, [r7, #32]
 8017256:	f7f9 f823 	bl	80102a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
 801725a:	61b8      	str	r0, [r7, #24]
  TF_LITE_ENSURE(context, output != nullptr);
 801725c:	69bb      	ldr	r3, [r7, #24]
 801725e:	2b00      	cmp	r3, #0
 8017260:	d10a      	bne.n	8017278 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xf0>
 8017262:	687b      	ldr	r3, [r7, #4]
 8017264:	695c      	ldr	r4, [r3, #20]
 8017266:	4b4b      	ldr	r3, [pc, #300]	@ (8017394 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x20c>)
 8017268:	9300      	str	r3, [sp, #0]
 801726a:	232c      	movs	r3, #44	@ 0x2c
 801726c:	4a44      	ldr	r2, [pc, #272]	@ (8017380 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f8>)
 801726e:	4948      	ldr	r1, [pc, #288]	@ (8017390 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x208>)
 8017270:	6878      	ldr	r0, [r7, #4]
 8017272:	47a0      	blx	r4
 8017274:	2301      	movs	r3, #1
 8017276:	e12f      	b.n	80174d8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x350>

  // TODO(b/128934713): Add support for fixed-point per-channel quantization.
  // Currently this only support affine per-layer quantization.
  TF_LITE_ENSURE_EQ(context, output->quantization.type,
 8017278:	69bb      	ldr	r3, [r7, #24]
 801727a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801727c:	2b01      	cmp	r3, #1
 801727e:	d011      	beq.n	80172a4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x11c>
 8017280:	687b      	ldr	r3, [r7, #4]
 8017282:	695c      	ldr	r4, [r3, #20]
 8017284:	69bb      	ldr	r3, [r7, #24]
 8017286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017288:	2201      	movs	r2, #1
 801728a:	9203      	str	r2, [sp, #12]
 801728c:	9302      	str	r3, [sp, #8]
 801728e:	4b42      	ldr	r3, [pc, #264]	@ (8017398 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x210>)
 8017290:	9301      	str	r3, [sp, #4]
 8017292:	4b42      	ldr	r3, [pc, #264]	@ (801739c <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x214>)
 8017294:	9300      	str	r3, [sp, #0]
 8017296:	2330      	movs	r3, #48	@ 0x30
 8017298:	4a39      	ldr	r2, [pc, #228]	@ (8017380 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f8>)
 801729a:	493a      	ldr	r1, [pc, #232]	@ (8017384 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1fc>)
 801729c:	6878      	ldr	r0, [r7, #4]
 801729e:	47a0      	blx	r4
 80172a0:	2301      	movs	r3, #1
 80172a2:	e119      	b.n	80174d8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x350>
                    kTfLiteAffineQuantization);
  const auto* affine_quantization =
 80172a4:	69bb      	ldr	r3, [r7, #24]
 80172a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80172a8:	617b      	str	r3, [r7, #20]
      reinterpret_cast<TfLiteAffineQuantization*>(output->quantization.params);
  TF_LITE_ENSURE(context, affine_quantization);
 80172aa:	697b      	ldr	r3, [r7, #20]
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	d10a      	bne.n	80172c6 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x13e>
 80172b0:	687b      	ldr	r3, [r7, #4]
 80172b2:	695c      	ldr	r4, [r3, #20]
 80172b4:	4b3a      	ldr	r3, [pc, #232]	@ (80173a0 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x218>)
 80172b6:	9300      	str	r3, [sp, #0]
 80172b8:	2334      	movs	r3, #52	@ 0x34
 80172ba:	4a31      	ldr	r2, [pc, #196]	@ (8017380 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f8>)
 80172bc:	4934      	ldr	r1, [pc, #208]	@ (8017390 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x208>)
 80172be:	6878      	ldr	r0, [r7, #4]
 80172c0:	47a0      	blx	r4
 80172c2:	2301      	movs	r3, #1
 80172c4:	e108      	b.n	80174d8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x350>
  TF_LITE_ENSURE(context, affine_quantization->scale);
 80172c6:	697b      	ldr	r3, [r7, #20]
 80172c8:	681b      	ldr	r3, [r3, #0]
 80172ca:	2b00      	cmp	r3, #0
 80172cc:	d10a      	bne.n	80172e4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x15c>
 80172ce:	687b      	ldr	r3, [r7, #4]
 80172d0:	695c      	ldr	r4, [r3, #20]
 80172d2:	4b34      	ldr	r3, [pc, #208]	@ (80173a4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x21c>)
 80172d4:	9300      	str	r3, [sp, #0]
 80172d6:	2335      	movs	r3, #53	@ 0x35
 80172d8:	4a29      	ldr	r2, [pc, #164]	@ (8017380 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f8>)
 80172da:	492d      	ldr	r1, [pc, #180]	@ (8017390 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x208>)
 80172dc:	6878      	ldr	r0, [r7, #4]
 80172de:	47a0      	blx	r4
 80172e0:	2301      	movs	r3, #1
 80172e2:	e0f9      	b.n	80174d8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x350>
  TF_LITE_ENSURE(context, affine_quantization->scale->size == 1);
 80172e4:	697b      	ldr	r3, [r7, #20]
 80172e6:	681b      	ldr	r3, [r3, #0]
 80172e8:	681b      	ldr	r3, [r3, #0]
 80172ea:	2b01      	cmp	r3, #1
 80172ec:	d00a      	beq.n	8017304 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x17c>
 80172ee:	687b      	ldr	r3, [r7, #4]
 80172f0:	695c      	ldr	r4, [r3, #20]
 80172f2:	4b2d      	ldr	r3, [pc, #180]	@ (80173a8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x220>)
 80172f4:	9300      	str	r3, [sp, #0]
 80172f6:	2336      	movs	r3, #54	@ 0x36
 80172f8:	4a21      	ldr	r2, [pc, #132]	@ (8017380 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f8>)
 80172fa:	4925      	ldr	r1, [pc, #148]	@ (8017390 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x208>)
 80172fc:	6878      	ldr	r0, [r7, #4]
 80172fe:	47a0      	blx	r4
 8017300:	2301      	movs	r3, #1
 8017302:	e0e9      	b.n	80174d8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x350>

  TF_LITE_ENSURE(
 8017304:	69fb      	ldr	r3, [r7, #28]
 8017306:	781b      	ldrb	r3, [r3, #0]
 8017308:	2b01      	cmp	r3, #1
 801730a:	d01a      	beq.n	8017342 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1ba>
 801730c:	69fb      	ldr	r3, [r7, #28]
 801730e:	781b      	ldrb	r3, [r3, #0]
 8017310:	2b02      	cmp	r3, #2
 8017312:	d016      	beq.n	8017342 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1ba>
 8017314:	69fb      	ldr	r3, [r7, #28]
 8017316:	781b      	ldrb	r3, [r3, #0]
 8017318:	2b07      	cmp	r3, #7
 801731a:	d012      	beq.n	8017342 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1ba>
 801731c:	69fb      	ldr	r3, [r7, #28]
 801731e:	781b      	ldrb	r3, [r3, #0]
 8017320:	2b09      	cmp	r3, #9
 8017322:	d00e      	beq.n	8017342 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1ba>
 8017324:	69fb      	ldr	r3, [r7, #28]
 8017326:	781b      	ldrb	r3, [r3, #0]
 8017328:	2b03      	cmp	r3, #3
 801732a:	d00a      	beq.n	8017342 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1ba>
 801732c:	687b      	ldr	r3, [r7, #4]
 801732e:	695c      	ldr	r4, [r3, #20]
 8017330:	4b1e      	ldr	r3, [pc, #120]	@ (80173ac <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x224>)
 8017332:	9300      	str	r3, [sp, #0]
 8017334:	2338      	movs	r3, #56	@ 0x38
 8017336:	4a12      	ldr	r2, [pc, #72]	@ (8017380 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f8>)
 8017338:	4915      	ldr	r1, [pc, #84]	@ (8017390 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x208>)
 801733a:	6878      	ldr	r0, [r7, #4]
 801733c:	47a0      	blx	r4
 801733e:	2301      	movs	r3, #1
 8017340:	e0ca      	b.n	80174d8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x350>
      context, input->type == kTfLiteFloat32 || input->type == kTfLiteInt32 ||
                   input->type == kTfLiteInt16 || input->type == kTfLiteInt8 ||
                   input->type == kTfLiteUInt8);
  TF_LITE_ENSURE(context, output->type == kTfLiteInt8 ||
 8017342:	69bb      	ldr	r3, [r7, #24]
 8017344:	781b      	ldrb	r3, [r3, #0]
 8017346:	2b09      	cmp	r3, #9
 8017348:	d034      	beq.n	80173b4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x22c>
 801734a:	69bb      	ldr	r3, [r7, #24]
 801734c:	781b      	ldrb	r3, [r3, #0]
 801734e:	2b07      	cmp	r3, #7
 8017350:	d030      	beq.n	80173b4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x22c>
 8017352:	69bb      	ldr	r3, [r7, #24]
 8017354:	781b      	ldrb	r3, [r3, #0]
 8017356:	2b02      	cmp	r3, #2
 8017358:	d02c      	beq.n	80173b4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x22c>
 801735a:	69bb      	ldr	r3, [r7, #24]
 801735c:	781b      	ldrb	r3, [r3, #0]
 801735e:	2b03      	cmp	r3, #3
 8017360:	d028      	beq.n	80173b4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x22c>
 8017362:	687b      	ldr	r3, [r7, #4]
 8017364:	695c      	ldr	r4, [r3, #20]
 8017366:	4b12      	ldr	r3, [pc, #72]	@ (80173b0 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x228>)
 8017368:	9300      	str	r3, [sp, #0]
 801736a:	233c      	movs	r3, #60	@ 0x3c
 801736c:	4a04      	ldr	r2, [pc, #16]	@ (8017380 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f8>)
 801736e:	4908      	ldr	r1, [pc, #32]	@ (8017390 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x208>)
 8017370:	6878      	ldr	r0, [r7, #4]
 8017372:	47a0      	blx	r4
 8017374:	2301      	movs	r3, #1
 8017376:	e0af      	b.n	80174d8 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x350>
 8017378:	08023118 	.word	0x08023118
 801737c:	0802311c 	.word	0x0802311c
 8017380:	080230a4 	.word	0x080230a4
 8017384:	080230fc 	.word	0x080230fc
 8017388:	0802312c 	.word	0x0802312c
 801738c:	08023158 	.word	0x08023158
 8017390:	08023140 	.word	0x08023140
 8017394:	0802316c 	.word	0x0802316c
 8017398:	08023180 	.word	0x08023180
 801739c:	0802319c 	.word	0x0802319c
 80173a0:	080231b8 	.word	0x080231b8
 80173a4:	080231cc 	.word	0x080231cc
 80173a8:	080231e8 	.word	0x080231e8
 80173ac:	08023210 	.word	0x08023210
 80173b0:	080232ac 	.word	0x080232ac
                              output->type == kTfLiteInt16 ||
                              output->type == kTfLiteInt32 ||
                              output->type == kTfLiteUInt8);

  if ((input->type == kTfLiteInt16 && output->type == kTfLiteInt8) ||
 80173b4:	69fb      	ldr	r3, [r7, #28]
 80173b6:	781b      	ldrb	r3, [r3, #0]
 80173b8:	2b07      	cmp	r3, #7
 80173ba:	d103      	bne.n	80173c4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x23c>
 80173bc:	69bb      	ldr	r3, [r7, #24]
 80173be:	781b      	ldrb	r3, [r3, #0]
 80173c0:	2b09      	cmp	r3, #9
 80173c2:	d047      	beq.n	8017454 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2cc>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt8) ||
 80173c4:	69fb      	ldr	r3, [r7, #28]
 80173c6:	781b      	ldrb	r3, [r3, #0]
  if ((input->type == kTfLiteInt16 && output->type == kTfLiteInt8) ||
 80173c8:	2b09      	cmp	r3, #9
 80173ca:	d103      	bne.n	80173d4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x24c>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt8) ||
 80173cc:	69bb      	ldr	r3, [r7, #24]
 80173ce:	781b      	ldrb	r3, [r3, #0]
 80173d0:	2b09      	cmp	r3, #9
 80173d2:	d03f      	beq.n	8017454 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2cc>
      (input->type == kTfLiteInt8 && output->type == kTfLiteUInt8) ||
 80173d4:	69fb      	ldr	r3, [r7, #28]
 80173d6:	781b      	ldrb	r3, [r3, #0]
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt8) ||
 80173d8:	2b09      	cmp	r3, #9
 80173da:	d103      	bne.n	80173e4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x25c>
      (input->type == kTfLiteInt8 && output->type == kTfLiteUInt8) ||
 80173dc:	69bb      	ldr	r3, [r7, #24]
 80173de:	781b      	ldrb	r3, [r3, #0]
 80173e0:	2b03      	cmp	r3, #3
 80173e2:	d037      	beq.n	8017454 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2cc>
      (input->type == kTfLiteUInt8 && output->type == kTfLiteInt8) ||
 80173e4:	69fb      	ldr	r3, [r7, #28]
 80173e6:	781b      	ldrb	r3, [r3, #0]
      (input->type == kTfLiteInt8 && output->type == kTfLiteUInt8) ||
 80173e8:	2b03      	cmp	r3, #3
 80173ea:	d103      	bne.n	80173f4 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x26c>
      (input->type == kTfLiteUInt8 && output->type == kTfLiteInt8) ||
 80173ec:	69bb      	ldr	r3, [r7, #24]
 80173ee:	781b      	ldrb	r3, [r3, #0]
 80173f0:	2b09      	cmp	r3, #9
 80173f2:	d02f      	beq.n	8017454 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2cc>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt16) ||
 80173f4:	69fb      	ldr	r3, [r7, #28]
 80173f6:	781b      	ldrb	r3, [r3, #0]
      (input->type == kTfLiteUInt8 && output->type == kTfLiteInt8) ||
 80173f8:	2b09      	cmp	r3, #9
 80173fa:	d103      	bne.n	8017404 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x27c>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt16) ||
 80173fc:	69bb      	ldr	r3, [r7, #24]
 80173fe:	781b      	ldrb	r3, [r3, #0]
 8017400:	2b07      	cmp	r3, #7
 8017402:	d027      	beq.n	8017454 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2cc>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt32) ||
 8017404:	69fb      	ldr	r3, [r7, #28]
 8017406:	781b      	ldrb	r3, [r3, #0]
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt16) ||
 8017408:	2b09      	cmp	r3, #9
 801740a:	d103      	bne.n	8017414 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x28c>
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt32) ||
 801740c:	69bb      	ldr	r3, [r7, #24]
 801740e:	781b      	ldrb	r3, [r3, #0]
 8017410:	2b02      	cmp	r3, #2
 8017412:	d01f      	beq.n	8017454 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2cc>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt16) ||
 8017414:	69fb      	ldr	r3, [r7, #28]
 8017416:	781b      	ldrb	r3, [r3, #0]
      (input->type == kTfLiteInt8 && output->type == kTfLiteInt32) ||
 8017418:	2b07      	cmp	r3, #7
 801741a:	d103      	bne.n	8017424 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x29c>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt16) ||
 801741c:	69bb      	ldr	r3, [r7, #24]
 801741e:	781b      	ldrb	r3, [r3, #0]
 8017420:	2b07      	cmp	r3, #7
 8017422:	d017      	beq.n	8017454 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2cc>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt32) ||
 8017424:	69fb      	ldr	r3, [r7, #28]
 8017426:	781b      	ldrb	r3, [r3, #0]
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt16) ||
 8017428:	2b07      	cmp	r3, #7
 801742a:	d103      	bne.n	8017434 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2ac>
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt32) ||
 801742c:	69bb      	ldr	r3, [r7, #24]
 801742e:	781b      	ldrb	r3, [r3, #0]
 8017430:	2b02      	cmp	r3, #2
 8017432:	d00f      	beq.n	8017454 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2cc>
      (input->type == kTfLiteInt32 && output->type == kTfLiteInt8) ||
 8017434:	69fb      	ldr	r3, [r7, #28]
 8017436:	781b      	ldrb	r3, [r3, #0]
      (input->type == kTfLiteInt16 && output->type == kTfLiteInt32) ||
 8017438:	2b02      	cmp	r3, #2
 801743a:	d103      	bne.n	8017444 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2bc>
      (input->type == kTfLiteInt32 && output->type == kTfLiteInt8) ||
 801743c:	69bb      	ldr	r3, [r7, #24]
 801743e:	781b      	ldrb	r3, [r3, #0]
 8017440:	2b09      	cmp	r3, #9
 8017442:	d007      	beq.n	8017454 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2cc>
      (input->type == kTfLiteInt32 && output->type == kTfLiteInt16)) {
 8017444:	69fb      	ldr	r3, [r7, #28]
 8017446:	781b      	ldrb	r3, [r3, #0]
      (input->type == kTfLiteInt32 && output->type == kTfLiteInt8) ||
 8017448:	2b02      	cmp	r3, #2
 801744a:	d124      	bne.n	8017496 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x30e>
      (input->type == kTfLiteInt32 && output->type == kTfLiteInt16)) {
 801744c:	69bb      	ldr	r3, [r7, #24]
 801744e:	781b      	ldrb	r3, [r3, #0]
 8017450:	2b07      	cmp	r3, #7
 8017452:	d120      	bne.n	8017496 <_ZN6tflite24PrepareQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x30e>
    double effective_scale = static_cast<double>(input->params.scale) /
 8017454:	69fb      	ldr	r3, [r7, #28]
 8017456:	68db      	ldr	r3, [r3, #12]
 8017458:	4618      	mov	r0, r3
 801745a:	f7e9 f8a5 	bl	80005a8 <__aeabi_f2d>
 801745e:	4604      	mov	r4, r0
 8017460:	460d      	mov	r5, r1
                             static_cast<double>(output->params.scale);
 8017462:	69bb      	ldr	r3, [r7, #24]
 8017464:	68db      	ldr	r3, [r3, #12]
 8017466:	4618      	mov	r0, r3
 8017468:	f7e9 f89e 	bl	80005a8 <__aeabi_f2d>
 801746c:	4602      	mov	r2, r0
 801746e:	460b      	mov	r3, r1
    double effective_scale = static_cast<double>(input->params.scale) /
 8017470:	4620      	mov	r0, r4
 8017472:	4629      	mov	r1, r5
 8017474:	f7e9 fa1a 	bl	80008ac <__aeabi_ddiv>
 8017478:	4602      	mov	r2, r0
 801747a:	460b      	mov	r3, r1
 801747c:	e9c7 2302 	strd	r2, r3, [r7, #8]

    QuantizeMultiplier(effective_scale, &data->requantize_output_multiplier,
 8017480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017482:	f103 0210 	add.w	r2, r3, #16
 8017486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017488:	3314      	adds	r3, #20
 801748a:	4619      	mov	r1, r3
 801748c:	4610      	mov	r0, r2
 801748e:	ed97 0b02 	vldr	d0, [r7, #8]
 8017492:	f7f5 fa39 	bl	800c908 <_ZN6tflite18QuantizeMultiplierEdPlPi>
                       &data->requantize_output_shift);
  }

  data->quantization_params.zero_point = output->params.zero_point;
 8017496:	69bb      	ldr	r3, [r7, #24]
 8017498:	691a      	ldr	r2, [r3, #16]
 801749a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801749c:	601a      	str	r2, [r3, #0]
  data->quantization_params.scale = static_cast<double>(output->params.scale);
 801749e:	69bb      	ldr	r3, [r7, #24]
 80174a0:	68db      	ldr	r3, [r3, #12]
 80174a2:	4618      	mov	r0, r3
 80174a4:	f7e9 f880 	bl	80005a8 <__aeabi_f2d>
 80174a8:	4602      	mov	r2, r0
 80174aa:	460b      	mov	r3, r1
 80174ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80174ae:	e9c1 2302 	strd	r2, r3, [r1, #8]

  data->input_zero_point = input->params.zero_point;
 80174b2:	69fb      	ldr	r3, [r7, #28]
 80174b4:	691a      	ldr	r2, [r3, #16]
 80174b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80174b8:	619a      	str	r2, [r3, #24]

  micro_context->DeallocateTempTfLiteTensor(input);
 80174ba:	6a3b      	ldr	r3, [r7, #32]
 80174bc:	681b      	ldr	r3, [r3, #0]
 80174be:	3318      	adds	r3, #24
 80174c0:	681b      	ldr	r3, [r3, #0]
 80174c2:	69f9      	ldr	r1, [r7, #28]
 80174c4:	6a38      	ldr	r0, [r7, #32]
 80174c6:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(output);
 80174c8:	6a3b      	ldr	r3, [r7, #32]
 80174ca:	681b      	ldr	r3, [r3, #0]
 80174cc:	3318      	adds	r3, #24
 80174ce:	681b      	ldr	r3, [r3, #0]
 80174d0:	69b9      	ldr	r1, [r7, #24]
 80174d2:	6a38      	ldr	r0, [r7, #32]
 80174d4:	4798      	blx	r3
  return kTfLiteOk;
 80174d6:	2300      	movs	r3, #0
}
 80174d8:	4618      	mov	r0, r3
 80174da:	3728      	adds	r7, #40	@ 0x28
 80174dc:	46bd      	mov	sp, r7
 80174de:	bdb0      	pop	{r4, r5, r7, pc}

080174e0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus EvalQuantizeReference(TfLiteContext* context, TfLiteNode* node) {
 80174e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80174e4:	b0ac      	sub	sp, #176	@ 0xb0
 80174e6:	af04      	add	r7, sp, #16
 80174e8:	60f8      	str	r0, [r7, #12]
 80174ea:	60b9      	str	r1, [r7, #8]
  TFLITE_DCHECK(node->user_data != nullptr);
 80174ec:	68bb      	ldr	r3, [r7, #8]
 80174ee:	691b      	ldr	r3, [r3, #16]
 80174f0:	2b00      	cmp	r3, #0
 80174f2:	d101      	bne.n	80174f8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x18>
 80174f4:	f004 fcd6 	bl	801bea4 <abort>
  auto* data = static_cast<OpDataQuantizeReference*>(node->user_data);
 80174f8:	68bb      	ldr	r3, [r7, #8]
 80174fa:	691b      	ldr	r3, [r3, #16]
 80174fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
 8017500:	2200      	movs	r2, #0
 8017502:	68b9      	ldr	r1, [r7, #8]
 8017504:	68f8      	ldr	r0, [r7, #12]
 8017506:	f7fe fdc6 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 801750a:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);
 801750e:	2200      	movs	r2, #0
 8017510:	68b9      	ldr	r1, [r7, #8]
 8017512:	68f8      	ldr	r0, [r7, #12]
 8017514:	f7fe fdcf 	bl	80160b6 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 8017518:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94

  if (input->type == kTfLiteFloat32) {
 801751c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8017520:	7a1b      	ldrb	r3, [r3, #8]
 8017522:	2b01      	cmp	r3, #1
 8017524:	d178      	bne.n	8017618 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x138>
    switch (output->type) {
 8017526:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801752a:	7a1b      	ldrb	r3, [r3, #8]
 801752c:	2b07      	cmp	r3, #7
 801752e:	d02f      	beq.n	8017590 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0xb0>
 8017530:	2b09      	cmp	r3, #9
 8017532:	d15c      	bne.n	80175ee <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x10e>
      case kTfLiteInt8:
        reference_ops::AffineQuantize(
            data->quantization_params, tflite::micro::GetTensorShape(input),
 8017534:	f8d7 409c 	ldr.w	r4, [r7, #156]	@ 0x9c
 8017538:	f107 0314 	add.w	r3, r7, #20
 801753c:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8017540:	4618      	mov	r0, r3
 8017542:	f7fe fdd8 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
 8017546:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 801754a:	f7fa ff5a 	bl	8012402 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 801754e:	4605      	mov	r5, r0
            tflite::micro::GetTensorData<float>(input),
            tflite::micro::GetTensorShape(output),
 8017550:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8017554:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8017558:	4618      	mov	r0, r3
 801755a:	f7fe fdcc 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
 801755e:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8017562:	f7fa ff7b 	bl	801245c <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 8017566:	4602      	mov	r2, r0
 8017568:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801756c:	f107 0114 	add.w	r1, r7, #20
 8017570:	9200      	str	r2, [sp, #0]
 8017572:	462a      	mov	r2, r5
 8017574:	4620      	mov	r0, r4
 8017576:	f000 fa99 	bl	8017aac <_ZN6tflite13reference_ops14AffineQuantizeIfaEEvRKNS_18QuantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
            tflite::micro::GetTensorShape(output),
 801757a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801757e:	4618      	mov	r0, r3
 8017580:	f7f5 fb06 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
            data->quantization_params, tflite::micro::GetTensorShape(input),
 8017584:	f107 0314 	add.w	r3, r7, #20
 8017588:	4618      	mov	r0, r3
 801758a:	f7f5 fb01 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
            tflite::micro::GetTensorData<int8_t>(output));
        break;
 801758e:	e285      	b.n	8017a9c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5bc>
      case kTfLiteInt16:
        reference_ops::AffineQuantize(
            data->quantization_params, tflite::micro::GetTensorShape(input),
 8017590:	f8d7 409c 	ldr.w	r4, [r7, #156]	@ 0x9c
 8017594:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017598:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 801759c:	4618      	mov	r0, r3
 801759e:	f7fe fdaa 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
 80175a2:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 80175a6:	f7fa ff2c 	bl	8012402 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 80175aa:	4605      	mov	r5, r0
            tflite::micro::GetTensorData<float>(input),
            tflite::micro::GetTensorShape(output),
 80175ac:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80175b0:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80175b4:	4618      	mov	r0, r3
 80175b6:	f7fe fd9e 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
        reference_ops::AffineQuantize(
 80175ba:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80175be:	f7fa ffae 	bl	801251e <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
 80175c2:	4602      	mov	r2, r0
 80175c4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80175c8:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 80175cc:	9200      	str	r2, [sp, #0]
 80175ce:	462a      	mov	r2, r5
 80175d0:	4620      	mov	r0, r4
 80175d2:	f000 fac3 	bl	8017b5c <_ZN6tflite13reference_ops14AffineQuantizeIfsEEvRKNS_18QuantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
            tflite::micro::GetTensorShape(output),
 80175d6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80175da:	4618      	mov	r0, r3
 80175dc:	f7f5 fad8 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
            data->quantization_params, tflite::micro::GetTensorShape(input),
 80175e0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80175e4:	4618      	mov	r0, r3
 80175e6:	f7f5 fad3 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
            tflite::micro::GetTensorData<int16_t>(output));
        return kTfLiteOk;
 80175ea:	2300      	movs	r3, #0
 80175ec:	e257      	b.n	8017a9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5be>
      default:
        MicroPrintf("Input %s, output %s not supported.",
                    TfLiteTypeGetName(input->type),
 80175ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80175f2:	7a1b      	ldrb	r3, [r3, #8]
        MicroPrintf("Input %s, output %s not supported.",
 80175f4:	4618      	mov	r0, r3
 80175f6:	f7f4 fe61 	bl	800c2bc <TfLiteTypeGetName>
 80175fa:	4604      	mov	r4, r0
 80175fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8017600:	7a1b      	ldrb	r3, [r3, #8]
 8017602:	4618      	mov	r0, r3
 8017604:	f7f4 fe5a 	bl	800c2bc <TfLiteTypeGetName>
 8017608:	4603      	mov	r3, r0
 801760a:	461a      	mov	r2, r3
 801760c:	4621      	mov	r1, r4
 801760e:	48b1      	ldr	r0, [pc, #708]	@ (80178d4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3f4>)
 8017610:	f7fa f802 	bl	8011618 <_Z11MicroPrintfPKcz>
                    TfLiteTypeGetName(output->type));
        return kTfLiteError;
 8017614:	2301      	movs	r3, #1
 8017616:	e242      	b.n	8017a9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5be>
    }
  } else if (input->type == kTfLiteInt32) {
 8017618:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801761c:	7a1b      	ldrb	r3, [r3, #8]
 801761e:	2b02      	cmp	r3, #2
 8017620:	d16c      	bne.n	80176fc <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x21c>
    size_t size = ElementCount(*input->dims);
 8017622:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8017626:	685b      	ldr	r3, [r3, #4]
 8017628:	4618      	mov	r0, r3
 801762a:	f7fa fbb7 	bl	8011d9c <_ZN6tflite12ElementCountERK14TfLiteIntArray>
 801762e:	4603      	mov	r3, r0
 8017630:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    switch (output->type) {
 8017634:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8017638:	7a1b      	ldrb	r3, [r3, #8]
 801763a:	2b07      	cmp	r3, #7
 801763c:	d025      	beq.n	801768a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1aa>
 801763e:	2b09      	cmp	r3, #9
 8017640:	d147      	bne.n	80176d2 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x1f2>
      case kTfLiteInt8:
        reference_ops::Requantize(
 8017642:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8017646:	f7fa fffb 	bl	8012640 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 801764a:	4680      	mov	r8, r0
 801764c:	f8d7 6084 	ldr.w	r6, [r7, #132]	@ 0x84
 8017650:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017654:	691b      	ldr	r3, [r3, #16]
 8017656:	607b      	str	r3, [r7, #4]
            tflite::micro::GetTensorData<int32_t>(input), size,
            data->requantize_output_multiplier, data->requantize_output_shift,
 8017658:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801765c:	6959      	ldr	r1, [r3, #20]
 801765e:	6039      	str	r1, [r7, #0]
        reference_ops::Requantize(
 8017660:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017664:	699c      	ldr	r4, [r3, #24]
 8017666:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801766a:	681d      	ldr	r5, [r3, #0]
 801766c:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8017670:	f7fa fef4 	bl	801245c <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 8017674:	4603      	mov	r3, r0
 8017676:	9302      	str	r3, [sp, #8]
 8017678:	9501      	str	r5, [sp, #4]
 801767a:	9400      	str	r4, [sp, #0]
 801767c:	683b      	ldr	r3, [r7, #0]
 801767e:	687a      	ldr	r2, [r7, #4]
 8017680:	4631      	mov	r1, r6
 8017682:	4640      	mov	r0, r8
 8017684:	f000 fac4 	bl	8017c10 <_ZN6tflite13reference_ops10RequantizeIlaEEvPKT_lllllPT0_>
            data->input_zero_point, data->quantization_params.zero_point,
            tflite::micro::GetTensorData<int8_t>(output));
        break;
 8017688:	e208      	b.n	8017a9c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5bc>
      case kTfLiteInt16:
        reference_ops::Requantize(
 801768a:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 801768e:	f7fa ffd7 	bl	8012640 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 8017692:	4680      	mov	r8, r0
 8017694:	f8d7 6084 	ldr.w	r6, [r7, #132]	@ 0x84
 8017698:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801769c:	691b      	ldr	r3, [r3, #16]
 801769e:	607b      	str	r3, [r7, #4]
            tflite::micro::GetTensorData<int32_t>(input), size,
            data->requantize_output_multiplier, data->requantize_output_shift,
 80176a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80176a4:	6959      	ldr	r1, [r3, #20]
 80176a6:	6039      	str	r1, [r7, #0]
        reference_ops::Requantize(
 80176a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80176ac:	699c      	ldr	r4, [r3, #24]
 80176ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80176b2:	681d      	ldr	r5, [r3, #0]
 80176b4:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80176b8:	f7fa ff31 	bl	801251e <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
 80176bc:	4603      	mov	r3, r0
 80176be:	9302      	str	r3, [sp, #8]
 80176c0:	9501      	str	r5, [sp, #4]
 80176c2:	9400      	str	r4, [sp, #0]
 80176c4:	683b      	ldr	r3, [r7, #0]
 80176c6:	687a      	ldr	r2, [r7, #4]
 80176c8:	4631      	mov	r1, r6
 80176ca:	4640      	mov	r0, r8
 80176cc:	f000 fb06 	bl	8017cdc <_ZN6tflite13reference_ops10RequantizeIlsEEvPKT_lllllPT0_>
            data->input_zero_point, data->quantization_params.zero_point,
            tflite::micro::GetTensorData<int16_t>(output));
        break;
 80176d0:	e1e4      	b.n	8017a9c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5bc>
      default:
        MicroPrintf("Input %s, output %s not supported.",
                    TfLiteTypeGetName(input->type),
 80176d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80176d6:	7a1b      	ldrb	r3, [r3, #8]
        MicroPrintf("Input %s, output %s not supported.",
 80176d8:	4618      	mov	r0, r3
 80176da:	f7f4 fdef 	bl	800c2bc <TfLiteTypeGetName>
 80176de:	4604      	mov	r4, r0
 80176e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80176e4:	7a1b      	ldrb	r3, [r3, #8]
 80176e6:	4618      	mov	r0, r3
 80176e8:	f7f4 fde8 	bl	800c2bc <TfLiteTypeGetName>
 80176ec:	4603      	mov	r3, r0
 80176ee:	461a      	mov	r2, r3
 80176f0:	4621      	mov	r1, r4
 80176f2:	4878      	ldr	r0, [pc, #480]	@ (80178d4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3f4>)
 80176f4:	f7f9 ff90 	bl	8011618 <_Z11MicroPrintfPKcz>
                    TfLiteTypeGetName(output->type));
        return kTfLiteError;
 80176f8:	2301      	movs	r3, #1
 80176fa:	e1d0      	b.n	8017a9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5be>
    }
  } else if (input->type == kTfLiteInt16) {
 80176fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8017700:	7a1b      	ldrb	r3, [r3, #8]
 8017702:	2b07      	cmp	r3, #7
 8017704:	f040 8098 	bne.w	8017838 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x358>
    size_t size = ElementCount(*input->dims);
 8017708:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801770c:	685b      	ldr	r3, [r3, #4]
 801770e:	4618      	mov	r0, r3
 8017710:	f7fa fb44 	bl	8011d9c <_ZN6tflite12ElementCountERK14TfLiteIntArray>
 8017714:	4603      	mov	r3, r0
 8017716:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    switch (output->type) {
 801771a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801771e:	7a1b      	ldrb	r3, [r3, #8]
 8017720:	2b09      	cmp	r3, #9
 8017722:	d006      	beq.n	8017732 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x252>
 8017724:	2b09      	cmp	r3, #9
 8017726:	dc72      	bgt.n	801780e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x32e>
 8017728:	2b02      	cmp	r3, #2
 801772a:	d04b      	beq.n	80177c4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x2e4>
 801772c:	2b07      	cmp	r3, #7
 801772e:	d024      	beq.n	801777a <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x29a>
 8017730:	e06d      	b.n	801780e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x32e>
      case kTfLiteInt8:
        reference_ops::Requantize(
 8017732:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8017736:	f7fa fee3 	bl	8012500 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
 801773a:	4680      	mov	r8, r0
 801773c:	f8d7 6088 	ldr.w	r6, [r7, #136]	@ 0x88
 8017740:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017744:	691b      	ldr	r3, [r3, #16]
 8017746:	607b      	str	r3, [r7, #4]
            tflite::micro::GetTensorData<int16_t>(input), size,
            data->requantize_output_multiplier, data->requantize_output_shift,
 8017748:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801774c:	6959      	ldr	r1, [r3, #20]
 801774e:	6039      	str	r1, [r7, #0]
        reference_ops::Requantize(
 8017750:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017754:	699c      	ldr	r4, [r3, #24]
 8017756:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801775a:	681d      	ldr	r5, [r3, #0]
 801775c:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8017760:	f7fa fe7c 	bl	801245c <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 8017764:	4603      	mov	r3, r0
 8017766:	9302      	str	r3, [sp, #8]
 8017768:	9501      	str	r5, [sp, #4]
 801776a:	9400      	str	r4, [sp, #0]
 801776c:	683b      	ldr	r3, [r7, #0]
 801776e:	687a      	ldr	r2, [r7, #4]
 8017770:	4631      	mov	r1, r6
 8017772:	4640      	mov	r0, r8
 8017774:	f000 fb1a 	bl	8017dac <_ZN6tflite13reference_ops10RequantizeIsaEEvPKT_lllllPT0_>
            data->input_zero_point, data->quantization_params.zero_point,
            tflite::micro::GetTensorData<int8_t>(output));
        break;
 8017778:	e190      	b.n	8017a9c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5bc>
      case kTfLiteInt16:
        reference_ops::Requantize(
 801777a:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 801777e:	f7fa febf 	bl	8012500 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
 8017782:	4680      	mov	r8, r0
 8017784:	f8d7 6088 	ldr.w	r6, [r7, #136]	@ 0x88
 8017788:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801778c:	691b      	ldr	r3, [r3, #16]
 801778e:	607b      	str	r3, [r7, #4]
            tflite::micro::GetTensorData<int16_t>(input), size,
            data->requantize_output_multiplier, data->requantize_output_shift,
 8017790:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017794:	6959      	ldr	r1, [r3, #20]
 8017796:	6039      	str	r1, [r7, #0]
        reference_ops::Requantize(
 8017798:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801779c:	699c      	ldr	r4, [r3, #24]
 801779e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80177a2:	681d      	ldr	r5, [r3, #0]
 80177a4:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80177a8:	f7fa feb9 	bl	801251e <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
 80177ac:	4603      	mov	r3, r0
 80177ae:	9302      	str	r3, [sp, #8]
 80177b0:	9501      	str	r5, [sp, #4]
 80177b2:	9400      	str	r4, [sp, #0]
 80177b4:	683b      	ldr	r3, [r7, #0]
 80177b6:	687a      	ldr	r2, [r7, #4]
 80177b8:	4631      	mov	r1, r6
 80177ba:	4640      	mov	r0, r8
 80177bc:	f000 fb5e 	bl	8017e7c <_ZN6tflite13reference_ops10RequantizeIssEEvPKT_lllllPT0_>
            data->input_zero_point, data->quantization_params.zero_point,
            tflite::micro::GetTensorData<int16_t>(output));
        return kTfLiteOk;
 80177c0:	2300      	movs	r3, #0
 80177c2:	e16c      	b.n	8017a9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5be>
      case kTfLiteInt32:
        reference_ops::Requantize(
 80177c4:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 80177c8:	f7fa fe9a 	bl	8012500 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
 80177cc:	4680      	mov	r8, r0
 80177ce:	f8d7 6088 	ldr.w	r6, [r7, #136]	@ 0x88
 80177d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80177d6:	691b      	ldr	r3, [r3, #16]
 80177d8:	607b      	str	r3, [r7, #4]
            tflite::micro::GetTensorData<int16_t>(input), size,
            data->requantize_output_multiplier, data->requantize_output_shift,
 80177da:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80177de:	6959      	ldr	r1, [r3, #20]
 80177e0:	6039      	str	r1, [r7, #0]
        reference_ops::Requantize(
 80177e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80177e6:	699c      	ldr	r4, [r3, #24]
 80177e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80177ec:	681d      	ldr	r5, [r3, #0]
 80177ee:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80177f2:	f7fa ff34 	bl	801265e <_ZN6tflite5micro13GetTensorDataIlEEPT_P16TfLiteEvalTensor>
 80177f6:	4603      	mov	r3, r0
 80177f8:	9302      	str	r3, [sp, #8]
 80177fa:	9501      	str	r5, [sp, #4]
 80177fc:	9400      	str	r4, [sp, #0]
 80177fe:	683b      	ldr	r3, [r7, #0]
 8017800:	687a      	ldr	r2, [r7, #4]
 8017802:	4631      	mov	r1, r6
 8017804:	4640      	mov	r0, r8
 8017806:	f000 fba3 	bl	8017f50 <_ZN6tflite13reference_ops10RequantizeIslEEvPKT_lllllPT0_>
            data->input_zero_point, data->quantization_params.zero_point,
            tflite::micro::GetTensorData<int32_t>(output));
        return kTfLiteOk;
 801780a:	2300      	movs	r3, #0
 801780c:	e147      	b.n	8017a9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5be>
      default:
        MicroPrintf("Input %s, output %s not supported.",
                    TfLiteTypeGetName(input->type),
 801780e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8017812:	7a1b      	ldrb	r3, [r3, #8]
        MicroPrintf("Input %s, output %s not supported.",
 8017814:	4618      	mov	r0, r3
 8017816:	f7f4 fd51 	bl	800c2bc <TfLiteTypeGetName>
 801781a:	4604      	mov	r4, r0
 801781c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8017820:	7a1b      	ldrb	r3, [r3, #8]
 8017822:	4618      	mov	r0, r3
 8017824:	f7f4 fd4a 	bl	800c2bc <TfLiteTypeGetName>
 8017828:	4603      	mov	r3, r0
 801782a:	461a      	mov	r2, r3
 801782c:	4621      	mov	r1, r4
 801782e:	4829      	ldr	r0, [pc, #164]	@ (80178d4 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x3f4>)
 8017830:	f7f9 fef2 	bl	8011618 <_Z11MicroPrintfPKcz>
                    TfLiteTypeGetName(output->type));
        return kTfLiteError;
 8017834:	2301      	movs	r3, #1
 8017836:	e132      	b.n	8017a9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5be>
    }
  } else if (input->type == kTfLiteInt8) {
 8017838:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801783c:	7a1b      	ldrb	r3, [r3, #8]
 801783e:	2b09      	cmp	r3, #9
 8017840:	f040 80cb 	bne.w	80179da <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4fa>
    // Int8 to Int8 requantization, required if the input and output tensors
    // have different scales and/or zero points.
    size_t size = ElementCount(*input->dims);
 8017844:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8017848:	685b      	ldr	r3, [r3, #4]
 801784a:	4618      	mov	r0, r3
 801784c:	f7fa faa6 	bl	8011d9c <_ZN6tflite12ElementCountERK14TfLiteIntArray>
 8017850:	4603      	mov	r3, r0
 8017852:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    switch (output->type) {
 8017856:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801785a:	7a1b      	ldrb	r3, [r3, #8]
 801785c:	3b02      	subs	r3, #2
 801785e:	2b07      	cmp	r3, #7
 8017860:	f200 80a6 	bhi.w	80179b0 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x4d0>
 8017864:	a201      	add	r2, pc, #4	@ (adr r2, 801786c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x38c>)
 8017866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801786a:	bf00      	nop
 801786c:	08017969 	.word	0x08017969
 8017870:	080178d9 	.word	0x080178d9
 8017874:	080179b1 	.word	0x080179b1
 8017878:	080179b1 	.word	0x080179b1
 801787c:	080179b1 	.word	0x080179b1
 8017880:	08017921 	.word	0x08017921
 8017884:	080179b1 	.word	0x080179b1
 8017888:	0801788d 	.word	0x0801788d
      case kTfLiteInt8:
        reference_ops::Requantize(
 801788c:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8017890:	f7fa fdd5 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8017894:	4680      	mov	r8, r0
 8017896:	f8d7 608c 	ldr.w	r6, [r7, #140]	@ 0x8c
 801789a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801789e:	691b      	ldr	r3, [r3, #16]
 80178a0:	607b      	str	r3, [r7, #4]
            tflite::micro::GetTensorData<int8_t>(input), size,
            data->requantize_output_multiplier, data->requantize_output_shift,
 80178a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80178a6:	6959      	ldr	r1, [r3, #20]
 80178a8:	6039      	str	r1, [r7, #0]
        reference_ops::Requantize(
 80178aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80178ae:	699c      	ldr	r4, [r3, #24]
 80178b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80178b4:	681d      	ldr	r5, [r3, #0]
 80178b6:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80178ba:	f7fa fdcf 	bl	801245c <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 80178be:	4603      	mov	r3, r0
 80178c0:	9302      	str	r3, [sp, #8]
 80178c2:	9501      	str	r5, [sp, #4]
 80178c4:	9400      	str	r4, [sp, #0]
 80178c6:	683b      	ldr	r3, [r7, #0]
 80178c8:	687a      	ldr	r2, [r7, #4]
 80178ca:	4631      	mov	r1, r6
 80178cc:	4640      	mov	r0, r8
 80178ce:	f000 fba7 	bl	8018020 <_ZN6tflite13reference_ops10RequantizeIaaEEvPKT_lllllPT0_>
            data->input_zero_point, data->quantization_params.zero_point,
            tflite::micro::GetTensorData<int8_t>(output));
        break;
 80178d2:	e0e3      	b.n	8017a9c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5bc>
 80178d4:	08023328 	.word	0x08023328
      case kTfLiteUInt8:
        reference_ops::Requantize(
 80178d8:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 80178dc:	f7fa fdaf 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 80178e0:	4680      	mov	r8, r0
 80178e2:	f8d7 608c 	ldr.w	r6, [r7, #140]	@ 0x8c
 80178e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80178ea:	691b      	ldr	r3, [r3, #16]
 80178ec:	607b      	str	r3, [r7, #4]
            tflite::micro::GetTensorData<int8_t>(input), size,
            data->requantize_output_multiplier, data->requantize_output_shift,
 80178ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80178f2:	6959      	ldr	r1, [r3, #20]
 80178f4:	6039      	str	r1, [r7, #0]
        reference_ops::Requantize(
 80178f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80178fa:	699c      	ldr	r4, [r3, #24]
 80178fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017900:	681d      	ldr	r5, [r3, #0]
 8017902:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8017906:	f000 fbf3 	bl	80180f0 <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor>
 801790a:	4603      	mov	r3, r0
 801790c:	9302      	str	r3, [sp, #8]
 801790e:	9501      	str	r5, [sp, #4]
 8017910:	9400      	str	r4, [sp, #0]
 8017912:	683b      	ldr	r3, [r7, #0]
 8017914:	687a      	ldr	r2, [r7, #4]
 8017916:	4631      	mov	r1, r6
 8017918:	4640      	mov	r0, r8
 801791a:	f000 fbf9 	bl	8018110 <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_>
            data->input_zero_point, data->quantization_params.zero_point,
            tflite::micro::GetTensorData<uint8_t>(output));
        break;
 801791e:	e0bd      	b.n	8017a9c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5bc>
      case kTfLiteInt16:
        reference_ops::Requantize(
 8017920:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8017924:	f7fa fd8b 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8017928:	4680      	mov	r8, r0
 801792a:	f8d7 608c 	ldr.w	r6, [r7, #140]	@ 0x8c
 801792e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017932:	691b      	ldr	r3, [r3, #16]
 8017934:	607b      	str	r3, [r7, #4]
            tflite::micro::GetTensorData<int8_t>(input), size,
            data->requantize_output_multiplier, data->requantize_output_shift,
 8017936:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801793a:	6959      	ldr	r1, [r3, #20]
 801793c:	6039      	str	r1, [r7, #0]
        reference_ops::Requantize(
 801793e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017942:	699c      	ldr	r4, [r3, #24]
 8017944:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017948:	681d      	ldr	r5, [r3, #0]
 801794a:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 801794e:	f7fa fde6 	bl	801251e <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
 8017952:	4603      	mov	r3, r0
 8017954:	9302      	str	r3, [sp, #8]
 8017956:	9501      	str	r5, [sp, #4]
 8017958:	9400      	str	r4, [sp, #0]
 801795a:	683b      	ldr	r3, [r7, #0]
 801795c:	687a      	ldr	r2, [r7, #4]
 801795e:	4631      	mov	r1, r6
 8017960:	4640      	mov	r0, r8
 8017962:	f000 fc5b 	bl	801821c <_ZN6tflite13reference_ops10RequantizeIasEEvPKT_lllllPT0_>
            data->input_zero_point, data->quantization_params.zero_point,
            tflite::micro::GetTensorData<int16_t>(output));
        break;
 8017966:	e099      	b.n	8017a9c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5bc>
      case kTfLiteInt32:
        reference_ops::Requantize(
 8017968:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 801796c:	f7fa fd67 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8017970:	4680      	mov	r8, r0
 8017972:	f8d7 608c 	ldr.w	r6, [r7, #140]	@ 0x8c
 8017976:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801797a:	691b      	ldr	r3, [r3, #16]
 801797c:	607b      	str	r3, [r7, #4]
            tflite::micro::GetTensorData<int8_t>(input), size,
            data->requantize_output_multiplier, data->requantize_output_shift,
 801797e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017982:	6959      	ldr	r1, [r3, #20]
 8017984:	6039      	str	r1, [r7, #0]
        reference_ops::Requantize(
 8017986:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801798a:	699c      	ldr	r4, [r3, #24]
 801798c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017990:	681d      	ldr	r5, [r3, #0]
 8017992:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8017996:	f7fa fe62 	bl	801265e <_ZN6tflite5micro13GetTensorDataIlEEPT_P16TfLiteEvalTensor>
 801799a:	4603      	mov	r3, r0
 801799c:	9302      	str	r3, [sp, #8]
 801799e:	9501      	str	r5, [sp, #4]
 80179a0:	9400      	str	r4, [sp, #0]
 80179a2:	683b      	ldr	r3, [r7, #0]
 80179a4:	687a      	ldr	r2, [r7, #4]
 80179a6:	4631      	mov	r1, r6
 80179a8:	4640      	mov	r0, r8
 80179aa:	f000 fc9f 	bl	80182ec <_ZN6tflite13reference_ops10RequantizeIalEEvPKT_lllllPT0_>
            data->input_zero_point, data->quantization_params.zero_point,
            tflite::micro::GetTensorData<int32_t>(output));
        break;
 80179ae:	e075      	b.n	8017a9c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5bc>
      default:
        MicroPrintf("Input %s, output %s not supported.",
                    TfLiteTypeGetName(input->type),
 80179b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80179b4:	7a1b      	ldrb	r3, [r3, #8]
        MicroPrintf("Input %s, output %s not supported.",
 80179b6:	4618      	mov	r0, r3
 80179b8:	f7f4 fc80 	bl	800c2bc <TfLiteTypeGetName>
 80179bc:	4604      	mov	r4, r0
 80179be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80179c2:	7a1b      	ldrb	r3, [r3, #8]
 80179c4:	4618      	mov	r0, r3
 80179c6:	f7f4 fc79 	bl	800c2bc <TfLiteTypeGetName>
 80179ca:	4603      	mov	r3, r0
 80179cc:	461a      	mov	r2, r3
 80179ce:	4621      	mov	r1, r4
 80179d0:	4835      	ldr	r0, [pc, #212]	@ (8017aa8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5c8>)
 80179d2:	f7f9 fe21 	bl	8011618 <_Z11MicroPrintfPKcz>
                    TfLiteTypeGetName(output->type));
        return kTfLiteError;
 80179d6:	2301      	movs	r3, #1
 80179d8:	e061      	b.n	8017a9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5be>
    }
  } else if (input->type == kTfLiteUInt8) {
 80179da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80179de:	7a1b      	ldrb	r3, [r3, #8]
 80179e0:	2b03      	cmp	r3, #3
 80179e2:	d146      	bne.n	8017a72 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x592>
    size_t size = ElementCount(*input->dims);
 80179e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80179e8:	685b      	ldr	r3, [r3, #4]
 80179ea:	4618      	mov	r0, r3
 80179ec:	f7fa f9d6 	bl	8011d9c <_ZN6tflite12ElementCountERK14TfLiteIntArray>
 80179f0:	4603      	mov	r3, r0
 80179f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    switch (output->type) {
 80179f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80179fa:	7a1b      	ldrb	r3, [r3, #8]
 80179fc:	2b09      	cmp	r3, #9
 80179fe:	d123      	bne.n	8017a48 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x568>
      case kTfLiteInt8:
        reference_ops::Requantize(
 8017a00:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8017a04:	f7fd f8a9 	bl	8014b5a <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
 8017a08:	4680      	mov	r8, r0
 8017a0a:	f8d7 6090 	ldr.w	r6, [r7, #144]	@ 0x90
 8017a0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017a12:	691b      	ldr	r3, [r3, #16]
 8017a14:	607b      	str	r3, [r7, #4]
            tflite::micro::GetTensorData<uint8_t>(input), size,
            data->requantize_output_multiplier, data->requantize_output_shift,
 8017a16:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017a1a:	6959      	ldr	r1, [r3, #20]
 8017a1c:	6039      	str	r1, [r7, #0]
        reference_ops::Requantize(
 8017a1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017a22:	699c      	ldr	r4, [r3, #24]
 8017a24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017a28:	681d      	ldr	r5, [r3, #0]
 8017a2a:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8017a2e:	f7fa fd15 	bl	801245c <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 8017a32:	4603      	mov	r3, r0
 8017a34:	9302      	str	r3, [sp, #8]
 8017a36:	9501      	str	r5, [sp, #4]
 8017a38:	9400      	str	r4, [sp, #0]
 8017a3a:	683b      	ldr	r3, [r7, #0]
 8017a3c:	687a      	ldr	r2, [r7, #4]
 8017a3e:	4631      	mov	r1, r6
 8017a40:	4640      	mov	r0, r8
 8017a42:	f000 fcbb 	bl	80183bc <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_>
            data->input_zero_point, data->quantization_params.zero_point,
            tflite::micro::GetTensorData<int8_t>(output));
        break;
 8017a46:	e029      	b.n	8017a9c <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5bc>
      default:
        MicroPrintf("Input %s, output %s not supported.",
                    TfLiteTypeGetName(input->type),
 8017a48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8017a4c:	7a1b      	ldrb	r3, [r3, #8]
        MicroPrintf("Input %s, output %s not supported.",
 8017a4e:	4618      	mov	r0, r3
 8017a50:	f7f4 fc34 	bl	800c2bc <TfLiteTypeGetName>
 8017a54:	4604      	mov	r4, r0
 8017a56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8017a5a:	7a1b      	ldrb	r3, [r3, #8]
 8017a5c:	4618      	mov	r0, r3
 8017a5e:	f7f4 fc2d 	bl	800c2bc <TfLiteTypeGetName>
 8017a62:	4603      	mov	r3, r0
 8017a64:	461a      	mov	r2, r3
 8017a66:	4621      	mov	r1, r4
 8017a68:	480f      	ldr	r0, [pc, #60]	@ (8017aa8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5c8>)
 8017a6a:	f7f9 fdd5 	bl	8011618 <_Z11MicroPrintfPKcz>
                    TfLiteTypeGetName(output->type));
        return kTfLiteError;
 8017a6e:	2301      	movs	r3, #1
 8017a70:	e015      	b.n	8017a9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5be>
    }
  } else {
    MicroPrintf("Input %s, output %s not supported.",
                TfLiteTypeGetName(input->type),
 8017a72:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8017a76:	7a1b      	ldrb	r3, [r3, #8]
    MicroPrintf("Input %s, output %s not supported.",
 8017a78:	4618      	mov	r0, r3
 8017a7a:	f7f4 fc1f 	bl	800c2bc <TfLiteTypeGetName>
 8017a7e:	4604      	mov	r4, r0
 8017a80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8017a84:	7a1b      	ldrb	r3, [r3, #8]
 8017a86:	4618      	mov	r0, r3
 8017a88:	f7f4 fc18 	bl	800c2bc <TfLiteTypeGetName>
 8017a8c:	4603      	mov	r3, r0
 8017a8e:	461a      	mov	r2, r3
 8017a90:	4621      	mov	r1, r4
 8017a92:	4805      	ldr	r0, [pc, #20]	@ (8017aa8 <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5c8>)
 8017a94:	f7f9 fdc0 	bl	8011618 <_Z11MicroPrintfPKcz>
                TfLiteTypeGetName(output->type));
    return kTfLiteError;
 8017a98:	2301      	movs	r3, #1
 8017a9a:	e000      	b.n	8017a9e <_ZN6tflite21EvalQuantizeReferenceEP13TfLiteContextP10TfLiteNode+0x5be>
  }

  return kTfLiteOk;
 8017a9c:	2300      	movs	r3, #0
}
 8017a9e:	4618      	mov	r0, r3
 8017aa0:	37a0      	adds	r7, #160	@ 0xa0
 8017aa2:	46bd      	mov	sp, r7
 8017aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017aa8:	08023328 	.word	0x08023328

08017aac <_ZN6tflite13reference_ops14AffineQuantizeIfaEEvRKNS_18QuantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
namespace tflite {

namespace reference_ops {

template <typename InputT, typename OutputT>
inline void AffineQuantize(const tflite::QuantizationParams& op_params,
 8017aac:	b580      	push	{r7, lr}
 8017aae:	b08c      	sub	sp, #48	@ 0x30
 8017ab0:	af00      	add	r7, sp, #0
 8017ab2:	60f8      	str	r0, [r7, #12]
 8017ab4:	60b9      	str	r1, [r7, #8]
 8017ab6:	607a      	str	r2, [r7, #4]
 8017ab8:	603b      	str	r3, [r7, #0]
                           const RuntimeShape& input_shape,
                           const InputT* input_data,
                           const RuntimeShape& output_shape,
                           OutputT* output_data) {
  const int32_t zero_point = op_params.zero_point;
 8017aba:	68fb      	ldr	r3, [r7, #12]
 8017abc:	681b      	ldr	r3, [r3, #0]
 8017abe:	62bb      	str	r3, [r7, #40]	@ 0x28
  const double scale = op_params.scale;
 8017ac0:	68fb      	ldr	r3, [r7, #12]
 8017ac2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8017ac6:	e9c7 2308 	strd	r2, r3, [r7, #32]
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
 8017aca:	6839      	ldr	r1, [r7, #0]
 8017acc:	68b8      	ldr	r0, [r7, #8]
 8017ace:	f7fa fe92 	bl	80127f6 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_>
 8017ad2:	61f8      	str	r0, [r7, #28]
  static constexpr int32_t min_val = std::numeric_limits<OutputT>::min();
  static constexpr int32_t max_val = std::numeric_limits<OutputT>::max();

  for (int i = 0; i < flat_size; i++) {
 8017ad4:	2300      	movs	r3, #0
 8017ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017ad8:	e033      	b.n	8017b42 <_ZN6tflite13reference_ops14AffineQuantizeIfaEEvRKNS_18QuantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x96>
    const InputT val = input_data[i];
 8017ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017adc:	009b      	lsls	r3, r3, #2
 8017ade:	687a      	ldr	r2, [r7, #4]
 8017ae0:	4413      	add	r3, r2
 8017ae2:	681b      	ldr	r3, [r3, #0]
 8017ae4:	61bb      	str	r3, [r7, #24]
    int32_t unclamped =
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
 8017ae6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8017aea:	f7e9 f86f 	bl	8000bcc <__aeabi_d2f>
 8017aee:	ee06 0a90 	vmov	s13, r0
 8017af2:	edd7 7a06 	vldr	s15, [r7, #24]
 8017af6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8017afa:	eeb0 0a47 	vmov.f32	s0, s14
 8017afe:	f7f4 ffa3 	bl	800ca48 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 8017b02:	eef0 7a40 	vmov.f32	s15, s0
 8017b06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017b0a:	ee17 2a90 	vmov	r2, s15
 8017b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017b10:	4413      	add	r3, r2
    int32_t unclamped =
 8017b12:	613b      	str	r3, [r7, #16]
        zero_point;
    int32_t clamped = std::min(std::max(unclamped, min_val), max_val);
 8017b14:	f107 0310 	add.w	r3, r7, #16
 8017b18:	490e      	ldr	r1, [pc, #56]	@ (8017b54 <_ZN6tflite13reference_ops14AffineQuantizeIfaEEvRKNS_18QuantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xa8>)
 8017b1a:	4618      	mov	r0, r3
 8017b1c:	f7f5 f911 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 8017b20:	4603      	mov	r3, r0
 8017b22:	490d      	ldr	r1, [pc, #52]	@ (8017b58 <_ZN6tflite13reference_ops14AffineQuantizeIfaEEvRKNS_18QuantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xac>)
 8017b24:	4618      	mov	r0, r3
 8017b26:	f7f5 f920 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8017b2a:	4603      	mov	r3, r0
 8017b2c:	681b      	ldr	r3, [r3, #0]
 8017b2e:	617b      	str	r3, [r7, #20]
    output_data[i] = clamped;
 8017b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b32:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017b34:	4413      	add	r3, r2
 8017b36:	697a      	ldr	r2, [r7, #20]
 8017b38:	b252      	sxtb	r2, r2
 8017b3a:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < flat_size; i++) {
 8017b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b3e:	3301      	adds	r3, #1
 8017b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017b42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017b44:	69fb      	ldr	r3, [r7, #28]
 8017b46:	429a      	cmp	r2, r3
 8017b48:	dbc7      	blt.n	8017ada <_ZN6tflite13reference_ops14AffineQuantizeIfaEEvRKNS_18QuantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e>
  }
}
 8017b4a:	bf00      	nop
 8017b4c:	bf00      	nop
 8017b4e:	3730      	adds	r7, #48	@ 0x30
 8017b50:	46bd      	mov	sp, r7
 8017b52:	bd80      	pop	{r7, pc}
 8017b54:	08037390 	.word	0x08037390
 8017b58:	08037394 	.word	0x08037394

08017b5c <_ZN6tflite13reference_ops14AffineQuantizeIfsEEvRKNS_18QuantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
inline void AffineQuantize(const tflite::QuantizationParams& op_params,
 8017b5c:	b580      	push	{r7, lr}
 8017b5e:	b08c      	sub	sp, #48	@ 0x30
 8017b60:	af00      	add	r7, sp, #0
 8017b62:	60f8      	str	r0, [r7, #12]
 8017b64:	60b9      	str	r1, [r7, #8]
 8017b66:	607a      	str	r2, [r7, #4]
 8017b68:	603b      	str	r3, [r7, #0]
  const int32_t zero_point = op_params.zero_point;
 8017b6a:	68fb      	ldr	r3, [r7, #12]
 8017b6c:	681b      	ldr	r3, [r3, #0]
 8017b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  const double scale = op_params.scale;
 8017b70:	68fb      	ldr	r3, [r7, #12]
 8017b72:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8017b76:	e9c7 2308 	strd	r2, r3, [r7, #32]
  const int flat_size = MatchingFlatSize(input_shape, output_shape);
 8017b7a:	6839      	ldr	r1, [r7, #0]
 8017b7c:	68b8      	ldr	r0, [r7, #8]
 8017b7e:	f7fa fe3a 	bl	80127f6 <_ZN6tflite16MatchingFlatSizeERKNS_12RuntimeShapeES2_>
 8017b82:	61f8      	str	r0, [r7, #28]
  for (int i = 0; i < flat_size; i++) {
 8017b84:	2300      	movs	r3, #0
 8017b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017b88:	e034      	b.n	8017bf4 <_ZN6tflite13reference_ops14AffineQuantizeIfsEEvRKNS_18QuantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x98>
    const InputT val = input_data[i];
 8017b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b8c:	009b      	lsls	r3, r3, #2
 8017b8e:	687a      	ldr	r2, [r7, #4]
 8017b90:	4413      	add	r3, r2
 8017b92:	681b      	ldr	r3, [r3, #0]
 8017b94:	61bb      	str	r3, [r7, #24]
        static_cast<int32_t>(TfLiteRound(val / static_cast<float>(scale))) +
 8017b96:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8017b9a:	f7e9 f817 	bl	8000bcc <__aeabi_d2f>
 8017b9e:	ee06 0a90 	vmov	s13, r0
 8017ba2:	edd7 7a06 	vldr	s15, [r7, #24]
 8017ba6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8017baa:	eeb0 0a47 	vmov.f32	s0, s14
 8017bae:	f7f4 ff4b 	bl	800ca48 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 8017bb2:	eef0 7a40 	vmov.f32	s15, s0
 8017bb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017bba:	ee17 2a90 	vmov	r2, s15
 8017bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017bc0:	4413      	add	r3, r2
    int32_t unclamped =
 8017bc2:	613b      	str	r3, [r7, #16]
    int32_t clamped = std::min(std::max(unclamped, min_val), max_val);
 8017bc4:	f107 0310 	add.w	r3, r7, #16
 8017bc8:	490f      	ldr	r1, [pc, #60]	@ (8017c08 <_ZN6tflite13reference_ops14AffineQuantizeIfsEEvRKNS_18QuantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xac>)
 8017bca:	4618      	mov	r0, r3
 8017bcc:	f7f5 f8b9 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 8017bd0:	4603      	mov	r3, r0
 8017bd2:	490e      	ldr	r1, [pc, #56]	@ (8017c0c <_ZN6tflite13reference_ops14AffineQuantizeIfsEEvRKNS_18QuantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xb0>)
 8017bd4:	4618      	mov	r0, r3
 8017bd6:	f7f5 f8c8 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8017bda:	4603      	mov	r3, r0
 8017bdc:	681b      	ldr	r3, [r3, #0]
 8017bde:	617b      	str	r3, [r7, #20]
    output_data[i] = clamped;
 8017be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017be2:	005b      	lsls	r3, r3, #1
 8017be4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017be6:	4413      	add	r3, r2
 8017be8:	697a      	ldr	r2, [r7, #20]
 8017bea:	b212      	sxth	r2, r2
 8017bec:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i < flat_size; i++) {
 8017bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017bf0:	3301      	adds	r3, #1
 8017bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017bf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017bf6:	69fb      	ldr	r3, [r7, #28]
 8017bf8:	429a      	cmp	r2, r3
 8017bfa:	dbc6      	blt.n	8017b8a <_ZN6tflite13reference_ops14AffineQuantizeIfsEEvRKNS_18QuantizationParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2e>
}
 8017bfc:	bf00      	nop
 8017bfe:	bf00      	nop
 8017c00:	3730      	adds	r7, #48	@ 0x30
 8017c02:	46bd      	mov	sp, r7
 8017c04:	bd80      	pop	{r7, pc}
 8017c06:	bf00      	nop
 8017c08:	08037398 	.word	0x08037398
 8017c0c:	0803739c 	.word	0x0803739c

08017c10 <_ZN6tflite13reference_ops10RequantizeIlaEEvPKT_lllllPT0_>:

namespace tflite {
namespace reference_ops {

template <typename input_type, typename output_type>
inline void Requantize(const input_type* input_data, int32_t size,
 8017c10:	b590      	push	{r4, r7, lr}
 8017c12:	b08d      	sub	sp, #52	@ 0x34
 8017c14:	af00      	add	r7, sp, #0
 8017c16:	60f8      	str	r0, [r7, #12]
 8017c18:	60b9      	str	r1, [r7, #8]
 8017c1a:	607a      	str	r2, [r7, #4]
 8017c1c:	603b      	str	r3, [r7, #0]
                       int32_t effective_scale_multiplier,
                       int32_t effective_scale_shift, int32_t input_zeropoint,
                       int32_t output_zeropoint, output_type* output_data) {
  ruy::profiler::ScopeLabel label("Requantize");
 8017c1e:	f107 0318 	add.w	r3, r7, #24
 8017c22:	492b      	ldr	r1, [pc, #172]	@ (8017cd0 <_ZN6tflite13reference_ops10RequantizeIlaEEvPKT_lllllPT0_+0xc0>)
 8017c24:	4618      	mov	r0, r3
 8017c26:	f7fa fdab 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
  const bool same_scale =
      (effective_scale_multiplier == 1 << 30 && effective_scale_shift == 1);
 8017c2a:	687b      	ldr	r3, [r7, #4]
 8017c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017c30:	d104      	bne.n	8017c3c <_ZN6tflite13reference_ops10RequantizeIlaEEvPKT_lllllPT0_+0x2c>
 8017c32:	683b      	ldr	r3, [r7, #0]
 8017c34:	2b01      	cmp	r3, #1
 8017c36:	d101      	bne.n	8017c3c <_ZN6tflite13reference_ops10RequantizeIlaEEvPKT_lllllPT0_+0x2c>
 8017c38:	2301      	movs	r3, #1
 8017c3a:	e000      	b.n	8017c3e <_ZN6tflite13reference_ops10RequantizeIlaEEvPKT_lllllPT0_+0x2e>
 8017c3c:	2300      	movs	r3, #0
  const bool same_scale =
 8017c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (same_scale) {
 8017c42:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8017c46:	2b00      	cmp	r3, #0
 8017c48:	d009      	beq.n	8017c5e <_ZN6tflite13reference_ops10RequantizeIlaEEvPKT_lllllPT0_+0x4e>
    const bool mixed_type_int8_uint8 =
 8017c4a:	2300      	movs	r3, #0
 8017c4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        std::is_same<input_type, int8_t>::value &&
        std::is_same<output_type, uint8_t>::value;
    const bool mixed_type_uint8_int8 =
 8017c50:	2300      	movs	r3, #0
 8017c52:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
        std::is_same<input_type, uint8_t>::value &&
        std::is_same<output_type, int8_t>::value;
    const int32_t zero_point_diff = input_zeropoint - output_zeropoint;
 8017c56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017c58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017c5a:	1ad3      	subs	r3, r2, r3
 8017c5c:	627b      	str	r3, [r7, #36]	@ 0x24
      return;
    }
  }
  static constexpr int32_t kMinOutput = std::numeric_limits<output_type>::min();
  static constexpr int32_t kMaxOutput = std::numeric_limits<output_type>::max();
  for (int i = 0; i < size; ++i) {
 8017c5e:	2300      	movs	r3, #0
 8017c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017c62:	e027      	b.n	8017cb4 <_ZN6tflite13reference_ops10RequantizeIlaEEvPKT_lllllPT0_+0xa4>
    const int32_t input = input_data[i] - input_zeropoint;
 8017c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c66:	009b      	lsls	r3, r3, #2
 8017c68:	68fa      	ldr	r2, [r7, #12]
 8017c6a:	4413      	add	r3, r2
 8017c6c:	681a      	ldr	r2, [r3, #0]
 8017c6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017c70:	1ad3      	subs	r3, r2, r3
 8017c72:	623b      	str	r3, [r7, #32]
    const int32_t output =
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8017c74:	683a      	ldr	r2, [r7, #0]
 8017c76:	6879      	ldr	r1, [r7, #4]
 8017c78:	6a38      	ldr	r0, [r7, #32]
 8017c7a:	f7f4 fc4d 	bl	800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 8017c7e:	4602      	mov	r2, r0
                                      effective_scale_shift) +
 8017c80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017c82:	4413      	add	r3, r2
    const int32_t output =
 8017c84:	617b      	str	r3, [r7, #20]
        output_zeropoint;
    const int32_t clamped_output =
        std::max(std::min(output, kMaxOutput), kMinOutput);
 8017c86:	f107 0314 	add.w	r3, r7, #20
 8017c8a:	4912      	ldr	r1, [pc, #72]	@ (8017cd4 <_ZN6tflite13reference_ops10RequantizeIlaEEvPKT_lllllPT0_+0xc4>)
 8017c8c:	4618      	mov	r0, r3
 8017c8e:	f7f5 f86c 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8017c92:	4603      	mov	r3, r0
 8017c94:	4910      	ldr	r1, [pc, #64]	@ (8017cd8 <_ZN6tflite13reference_ops10RequantizeIlaEEvPKT_lllllPT0_+0xc8>)
 8017c96:	4618      	mov	r0, r3
 8017c98:	f7f5 f853 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 8017c9c:	4603      	mov	r3, r0
    const int32_t clamped_output =
 8017c9e:	681b      	ldr	r3, [r3, #0]
 8017ca0:	61fb      	str	r3, [r7, #28]
    output_data[i] = static_cast<output_type>(clamped_output);
 8017ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ca4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017ca6:	4413      	add	r3, r2
 8017ca8:	69fa      	ldr	r2, [r7, #28]
 8017caa:	b252      	sxtb	r2, r2
 8017cac:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < size; ++i) {
 8017cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017cb0:	3301      	adds	r3, #1
 8017cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017cb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017cb6:	68bb      	ldr	r3, [r7, #8]
 8017cb8:	429a      	cmp	r2, r3
 8017cba:	dbd3      	blt.n	8017c64 <_ZN6tflite13reference_ops10RequantizeIlaEEvPKT_lllllPT0_+0x54>
  }
}
 8017cbc:	2401      	movs	r4, #1
 8017cbe:	f107 0318 	add.w	r3, r7, #24
 8017cc2:	4618      	mov	r0, r3
 8017cc4:	f7fa fcda 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 8017cc8:	2c01      	cmp	r4, #1
 8017cca:	3734      	adds	r7, #52	@ 0x34
 8017ccc:	46bd      	mov	sp, r7
 8017cce:	bd90      	pop	{r4, r7, pc}
 8017cd0:	0802334c 	.word	0x0802334c
 8017cd4:	080373a4 	.word	0x080373a4
 8017cd8:	080373a0 	.word	0x080373a0

08017cdc <_ZN6tflite13reference_ops10RequantizeIlsEEvPKT_lllllPT0_>:
inline void Requantize(const input_type* input_data, int32_t size,
 8017cdc:	b590      	push	{r4, r7, lr}
 8017cde:	b08d      	sub	sp, #52	@ 0x34
 8017ce0:	af00      	add	r7, sp, #0
 8017ce2:	60f8      	str	r0, [r7, #12]
 8017ce4:	60b9      	str	r1, [r7, #8]
 8017ce6:	607a      	str	r2, [r7, #4]
 8017ce8:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("Requantize");
 8017cea:	f107 0318 	add.w	r3, r7, #24
 8017cee:	492c      	ldr	r1, [pc, #176]	@ (8017da0 <_ZN6tflite13reference_ops10RequantizeIlsEEvPKT_lllllPT0_+0xc4>)
 8017cf0:	4618      	mov	r0, r3
 8017cf2:	f7fa fd45 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
      (effective_scale_multiplier == 1 << 30 && effective_scale_shift == 1);
 8017cf6:	687b      	ldr	r3, [r7, #4]
 8017cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017cfc:	d104      	bne.n	8017d08 <_ZN6tflite13reference_ops10RequantizeIlsEEvPKT_lllllPT0_+0x2c>
 8017cfe:	683b      	ldr	r3, [r7, #0]
 8017d00:	2b01      	cmp	r3, #1
 8017d02:	d101      	bne.n	8017d08 <_ZN6tflite13reference_ops10RequantizeIlsEEvPKT_lllllPT0_+0x2c>
 8017d04:	2301      	movs	r3, #1
 8017d06:	e000      	b.n	8017d0a <_ZN6tflite13reference_ops10RequantizeIlsEEvPKT_lllllPT0_+0x2e>
 8017d08:	2300      	movs	r3, #0
  const bool same_scale =
 8017d0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (same_scale) {
 8017d0e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8017d12:	2b00      	cmp	r3, #0
 8017d14:	d009      	beq.n	8017d2a <_ZN6tflite13reference_ops10RequantizeIlsEEvPKT_lllllPT0_+0x4e>
    const bool mixed_type_int8_uint8 =
 8017d16:	2300      	movs	r3, #0
 8017d18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    const bool mixed_type_uint8_int8 =
 8017d1c:	2300      	movs	r3, #0
 8017d1e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    const int32_t zero_point_diff = input_zeropoint - output_zeropoint;
 8017d22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017d24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017d26:	1ad3      	subs	r3, r2, r3
 8017d28:	627b      	str	r3, [r7, #36]	@ 0x24
  for (int i = 0; i < size; ++i) {
 8017d2a:	2300      	movs	r3, #0
 8017d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017d2e:	e028      	b.n	8017d82 <_ZN6tflite13reference_ops10RequantizeIlsEEvPKT_lllllPT0_+0xa6>
    const int32_t input = input_data[i] - input_zeropoint;
 8017d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d32:	009b      	lsls	r3, r3, #2
 8017d34:	68fa      	ldr	r2, [r7, #12]
 8017d36:	4413      	add	r3, r2
 8017d38:	681a      	ldr	r2, [r3, #0]
 8017d3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017d3c:	1ad3      	subs	r3, r2, r3
 8017d3e:	623b      	str	r3, [r7, #32]
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8017d40:	683a      	ldr	r2, [r7, #0]
 8017d42:	6879      	ldr	r1, [r7, #4]
 8017d44:	6a38      	ldr	r0, [r7, #32]
 8017d46:	f7f4 fbe7 	bl	800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 8017d4a:	4602      	mov	r2, r0
                                      effective_scale_shift) +
 8017d4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017d4e:	4413      	add	r3, r2
    const int32_t output =
 8017d50:	617b      	str	r3, [r7, #20]
        std::max(std::min(output, kMaxOutput), kMinOutput);
 8017d52:	f107 0314 	add.w	r3, r7, #20
 8017d56:	4913      	ldr	r1, [pc, #76]	@ (8017da4 <_ZN6tflite13reference_ops10RequantizeIlsEEvPKT_lllllPT0_+0xc8>)
 8017d58:	4618      	mov	r0, r3
 8017d5a:	f7f5 f806 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8017d5e:	4603      	mov	r3, r0
 8017d60:	4911      	ldr	r1, [pc, #68]	@ (8017da8 <_ZN6tflite13reference_ops10RequantizeIlsEEvPKT_lllllPT0_+0xcc>)
 8017d62:	4618      	mov	r0, r3
 8017d64:	f7f4 ffed 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 8017d68:	4603      	mov	r3, r0
    const int32_t clamped_output =
 8017d6a:	681b      	ldr	r3, [r3, #0]
 8017d6c:	61fb      	str	r3, [r7, #28]
    output_data[i] = static_cast<output_type>(clamped_output);
 8017d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d70:	005b      	lsls	r3, r3, #1
 8017d72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017d74:	4413      	add	r3, r2
 8017d76:	69fa      	ldr	r2, [r7, #28]
 8017d78:	b212      	sxth	r2, r2
 8017d7a:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i < size; ++i) {
 8017d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d7e:	3301      	adds	r3, #1
 8017d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017d82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017d84:	68bb      	ldr	r3, [r7, #8]
 8017d86:	429a      	cmp	r2, r3
 8017d88:	dbd2      	blt.n	8017d30 <_ZN6tflite13reference_ops10RequantizeIlsEEvPKT_lllllPT0_+0x54>
}
 8017d8a:	2401      	movs	r4, #1
 8017d8c:	f107 0318 	add.w	r3, r7, #24
 8017d90:	4618      	mov	r0, r3
 8017d92:	f7fa fc73 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 8017d96:	2c01      	cmp	r4, #1
 8017d98:	3734      	adds	r7, #52	@ 0x34
 8017d9a:	46bd      	mov	sp, r7
 8017d9c:	bd90      	pop	{r4, r7, pc}
 8017d9e:	bf00      	nop
 8017da0:	0802334c 	.word	0x0802334c
 8017da4:	080373ac 	.word	0x080373ac
 8017da8:	080373a8 	.word	0x080373a8

08017dac <_ZN6tflite13reference_ops10RequantizeIsaEEvPKT_lllllPT0_>:
inline void Requantize(const input_type* input_data, int32_t size,
 8017dac:	b590      	push	{r4, r7, lr}
 8017dae:	b08d      	sub	sp, #52	@ 0x34
 8017db0:	af00      	add	r7, sp, #0
 8017db2:	60f8      	str	r0, [r7, #12]
 8017db4:	60b9      	str	r1, [r7, #8]
 8017db6:	607a      	str	r2, [r7, #4]
 8017db8:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("Requantize");
 8017dba:	f107 0318 	add.w	r3, r7, #24
 8017dbe:	492c      	ldr	r1, [pc, #176]	@ (8017e70 <_ZN6tflite13reference_ops10RequantizeIsaEEvPKT_lllllPT0_+0xc4>)
 8017dc0:	4618      	mov	r0, r3
 8017dc2:	f7fa fcdd 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
      (effective_scale_multiplier == 1 << 30 && effective_scale_shift == 1);
 8017dc6:	687b      	ldr	r3, [r7, #4]
 8017dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017dcc:	d104      	bne.n	8017dd8 <_ZN6tflite13reference_ops10RequantizeIsaEEvPKT_lllllPT0_+0x2c>
 8017dce:	683b      	ldr	r3, [r7, #0]
 8017dd0:	2b01      	cmp	r3, #1
 8017dd2:	d101      	bne.n	8017dd8 <_ZN6tflite13reference_ops10RequantizeIsaEEvPKT_lllllPT0_+0x2c>
 8017dd4:	2301      	movs	r3, #1
 8017dd6:	e000      	b.n	8017dda <_ZN6tflite13reference_ops10RequantizeIsaEEvPKT_lllllPT0_+0x2e>
 8017dd8:	2300      	movs	r3, #0
  const bool same_scale =
 8017dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (same_scale) {
 8017dde:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8017de2:	2b00      	cmp	r3, #0
 8017de4:	d009      	beq.n	8017dfa <_ZN6tflite13reference_ops10RequantizeIsaEEvPKT_lllllPT0_+0x4e>
    const bool mixed_type_int8_uint8 =
 8017de6:	2300      	movs	r3, #0
 8017de8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    const bool mixed_type_uint8_int8 =
 8017dec:	2300      	movs	r3, #0
 8017dee:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    const int32_t zero_point_diff = input_zeropoint - output_zeropoint;
 8017df2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017df4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017df6:	1ad3      	subs	r3, r2, r3
 8017df8:	627b      	str	r3, [r7, #36]	@ 0x24
  for (int i = 0; i < size; ++i) {
 8017dfa:	2300      	movs	r3, #0
 8017dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017dfe:	e029      	b.n	8017e54 <_ZN6tflite13reference_ops10RequantizeIsaEEvPKT_lllllPT0_+0xa8>
    const int32_t input = input_data[i] - input_zeropoint;
 8017e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e02:	005b      	lsls	r3, r3, #1
 8017e04:	68fa      	ldr	r2, [r7, #12]
 8017e06:	4413      	add	r3, r2
 8017e08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8017e0c:	461a      	mov	r2, r3
 8017e0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017e10:	1ad3      	subs	r3, r2, r3
 8017e12:	623b      	str	r3, [r7, #32]
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8017e14:	683a      	ldr	r2, [r7, #0]
 8017e16:	6879      	ldr	r1, [r7, #4]
 8017e18:	6a38      	ldr	r0, [r7, #32]
 8017e1a:	f7f4 fb7d 	bl	800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 8017e1e:	4602      	mov	r2, r0
                                      effective_scale_shift) +
 8017e20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017e22:	4413      	add	r3, r2
    const int32_t output =
 8017e24:	617b      	str	r3, [r7, #20]
        std::max(std::min(output, kMaxOutput), kMinOutput);
 8017e26:	f107 0314 	add.w	r3, r7, #20
 8017e2a:	4912      	ldr	r1, [pc, #72]	@ (8017e74 <_ZN6tflite13reference_ops10RequantizeIsaEEvPKT_lllllPT0_+0xc8>)
 8017e2c:	4618      	mov	r0, r3
 8017e2e:	f7f4 ff9c 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8017e32:	4603      	mov	r3, r0
 8017e34:	4910      	ldr	r1, [pc, #64]	@ (8017e78 <_ZN6tflite13reference_ops10RequantizeIsaEEvPKT_lllllPT0_+0xcc>)
 8017e36:	4618      	mov	r0, r3
 8017e38:	f7f4 ff83 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 8017e3c:	4603      	mov	r3, r0
    const int32_t clamped_output =
 8017e3e:	681b      	ldr	r3, [r3, #0]
 8017e40:	61fb      	str	r3, [r7, #28]
    output_data[i] = static_cast<output_type>(clamped_output);
 8017e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017e46:	4413      	add	r3, r2
 8017e48:	69fa      	ldr	r2, [r7, #28]
 8017e4a:	b252      	sxtb	r2, r2
 8017e4c:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < size; ++i) {
 8017e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e50:	3301      	adds	r3, #1
 8017e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017e54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017e56:	68bb      	ldr	r3, [r7, #8]
 8017e58:	429a      	cmp	r2, r3
 8017e5a:	dbd1      	blt.n	8017e00 <_ZN6tflite13reference_ops10RequantizeIsaEEvPKT_lllllPT0_+0x54>
}
 8017e5c:	2401      	movs	r4, #1
 8017e5e:	f107 0318 	add.w	r3, r7, #24
 8017e62:	4618      	mov	r0, r3
 8017e64:	f7fa fc0a 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 8017e68:	2c01      	cmp	r4, #1
 8017e6a:	3734      	adds	r7, #52	@ 0x34
 8017e6c:	46bd      	mov	sp, r7
 8017e6e:	bd90      	pop	{r4, r7, pc}
 8017e70:	0802334c 	.word	0x0802334c
 8017e74:	080373b4 	.word	0x080373b4
 8017e78:	080373b0 	.word	0x080373b0

08017e7c <_ZN6tflite13reference_ops10RequantizeIssEEvPKT_lllllPT0_>:
inline void Requantize(const input_type* input_data, int32_t size,
 8017e7c:	b590      	push	{r4, r7, lr}
 8017e7e:	b08d      	sub	sp, #52	@ 0x34
 8017e80:	af00      	add	r7, sp, #0
 8017e82:	60f8      	str	r0, [r7, #12]
 8017e84:	60b9      	str	r1, [r7, #8]
 8017e86:	607a      	str	r2, [r7, #4]
 8017e88:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("Requantize");
 8017e8a:	f107 0318 	add.w	r3, r7, #24
 8017e8e:	492d      	ldr	r1, [pc, #180]	@ (8017f44 <_ZN6tflite13reference_ops10RequantizeIssEEvPKT_lllllPT0_+0xc8>)
 8017e90:	4618      	mov	r0, r3
 8017e92:	f7fa fc75 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
      (effective_scale_multiplier == 1 << 30 && effective_scale_shift == 1);
 8017e96:	687b      	ldr	r3, [r7, #4]
 8017e98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017e9c:	d104      	bne.n	8017ea8 <_ZN6tflite13reference_ops10RequantizeIssEEvPKT_lllllPT0_+0x2c>
 8017e9e:	683b      	ldr	r3, [r7, #0]
 8017ea0:	2b01      	cmp	r3, #1
 8017ea2:	d101      	bne.n	8017ea8 <_ZN6tflite13reference_ops10RequantizeIssEEvPKT_lllllPT0_+0x2c>
 8017ea4:	2301      	movs	r3, #1
 8017ea6:	e000      	b.n	8017eaa <_ZN6tflite13reference_ops10RequantizeIssEEvPKT_lllllPT0_+0x2e>
 8017ea8:	2300      	movs	r3, #0
  const bool same_scale =
 8017eaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (same_scale) {
 8017eae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8017eb2:	2b00      	cmp	r3, #0
 8017eb4:	d009      	beq.n	8017eca <_ZN6tflite13reference_ops10RequantizeIssEEvPKT_lllllPT0_+0x4e>
    const bool mixed_type_int8_uint8 =
 8017eb6:	2300      	movs	r3, #0
 8017eb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    const bool mixed_type_uint8_int8 =
 8017ebc:	2300      	movs	r3, #0
 8017ebe:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    const int32_t zero_point_diff = input_zeropoint - output_zeropoint;
 8017ec2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017ec4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017ec6:	1ad3      	subs	r3, r2, r3
 8017ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  for (int i = 0; i < size; ++i) {
 8017eca:	2300      	movs	r3, #0
 8017ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017ece:	e02a      	b.n	8017f26 <_ZN6tflite13reference_ops10RequantizeIssEEvPKT_lllllPT0_+0xaa>
    const int32_t input = input_data[i] - input_zeropoint;
 8017ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ed2:	005b      	lsls	r3, r3, #1
 8017ed4:	68fa      	ldr	r2, [r7, #12]
 8017ed6:	4413      	add	r3, r2
 8017ed8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8017edc:	461a      	mov	r2, r3
 8017ede:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017ee0:	1ad3      	subs	r3, r2, r3
 8017ee2:	623b      	str	r3, [r7, #32]
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8017ee4:	683a      	ldr	r2, [r7, #0]
 8017ee6:	6879      	ldr	r1, [r7, #4]
 8017ee8:	6a38      	ldr	r0, [r7, #32]
 8017eea:	f7f4 fb15 	bl	800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 8017eee:	4602      	mov	r2, r0
                                      effective_scale_shift) +
 8017ef0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017ef2:	4413      	add	r3, r2
    const int32_t output =
 8017ef4:	617b      	str	r3, [r7, #20]
        std::max(std::min(output, kMaxOutput), kMinOutput);
 8017ef6:	f107 0314 	add.w	r3, r7, #20
 8017efa:	4913      	ldr	r1, [pc, #76]	@ (8017f48 <_ZN6tflite13reference_ops10RequantizeIssEEvPKT_lllllPT0_+0xcc>)
 8017efc:	4618      	mov	r0, r3
 8017efe:	f7f4 ff34 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8017f02:	4603      	mov	r3, r0
 8017f04:	4911      	ldr	r1, [pc, #68]	@ (8017f4c <_ZN6tflite13reference_ops10RequantizeIssEEvPKT_lllllPT0_+0xd0>)
 8017f06:	4618      	mov	r0, r3
 8017f08:	f7f4 ff1b 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 8017f0c:	4603      	mov	r3, r0
    const int32_t clamped_output =
 8017f0e:	681b      	ldr	r3, [r3, #0]
 8017f10:	61fb      	str	r3, [r7, #28]
    output_data[i] = static_cast<output_type>(clamped_output);
 8017f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f14:	005b      	lsls	r3, r3, #1
 8017f16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017f18:	4413      	add	r3, r2
 8017f1a:	69fa      	ldr	r2, [r7, #28]
 8017f1c:	b212      	sxth	r2, r2
 8017f1e:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i < size; ++i) {
 8017f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f22:	3301      	adds	r3, #1
 8017f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017f26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017f28:	68bb      	ldr	r3, [r7, #8]
 8017f2a:	429a      	cmp	r2, r3
 8017f2c:	dbd0      	blt.n	8017ed0 <_ZN6tflite13reference_ops10RequantizeIssEEvPKT_lllllPT0_+0x54>
}
 8017f2e:	2401      	movs	r4, #1
 8017f30:	f107 0318 	add.w	r3, r7, #24
 8017f34:	4618      	mov	r0, r3
 8017f36:	f7fa fba1 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 8017f3a:	2c01      	cmp	r4, #1
 8017f3c:	3734      	adds	r7, #52	@ 0x34
 8017f3e:	46bd      	mov	sp, r7
 8017f40:	bd90      	pop	{r4, r7, pc}
 8017f42:	bf00      	nop
 8017f44:	0802334c 	.word	0x0802334c
 8017f48:	080373bc 	.word	0x080373bc
 8017f4c:	080373b8 	.word	0x080373b8

08017f50 <_ZN6tflite13reference_ops10RequantizeIslEEvPKT_lllllPT0_>:
inline void Requantize(const input_type* input_data, int32_t size,
 8017f50:	b590      	push	{r4, r7, lr}
 8017f52:	b08d      	sub	sp, #52	@ 0x34
 8017f54:	af00      	add	r7, sp, #0
 8017f56:	60f8      	str	r0, [r7, #12]
 8017f58:	60b9      	str	r1, [r7, #8]
 8017f5a:	607a      	str	r2, [r7, #4]
 8017f5c:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("Requantize");
 8017f5e:	f107 0318 	add.w	r3, r7, #24
 8017f62:	492c      	ldr	r1, [pc, #176]	@ (8018014 <_ZN6tflite13reference_ops10RequantizeIslEEvPKT_lllllPT0_+0xc4>)
 8017f64:	4618      	mov	r0, r3
 8017f66:	f7fa fc0b 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
      (effective_scale_multiplier == 1 << 30 && effective_scale_shift == 1);
 8017f6a:	687b      	ldr	r3, [r7, #4]
 8017f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017f70:	d104      	bne.n	8017f7c <_ZN6tflite13reference_ops10RequantizeIslEEvPKT_lllllPT0_+0x2c>
 8017f72:	683b      	ldr	r3, [r7, #0]
 8017f74:	2b01      	cmp	r3, #1
 8017f76:	d101      	bne.n	8017f7c <_ZN6tflite13reference_ops10RequantizeIslEEvPKT_lllllPT0_+0x2c>
 8017f78:	2301      	movs	r3, #1
 8017f7a:	e000      	b.n	8017f7e <_ZN6tflite13reference_ops10RequantizeIslEEvPKT_lllllPT0_+0x2e>
 8017f7c:	2300      	movs	r3, #0
  const bool same_scale =
 8017f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (same_scale) {
 8017f82:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8017f86:	2b00      	cmp	r3, #0
 8017f88:	d009      	beq.n	8017f9e <_ZN6tflite13reference_ops10RequantizeIslEEvPKT_lllllPT0_+0x4e>
    const bool mixed_type_int8_uint8 =
 8017f8a:	2300      	movs	r3, #0
 8017f8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    const bool mixed_type_uint8_int8 =
 8017f90:	2300      	movs	r3, #0
 8017f92:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    const int32_t zero_point_diff = input_zeropoint - output_zeropoint;
 8017f96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017f98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017f9a:	1ad3      	subs	r3, r2, r3
 8017f9c:	627b      	str	r3, [r7, #36]	@ 0x24
  for (int i = 0; i < size; ++i) {
 8017f9e:	2300      	movs	r3, #0
 8017fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017fa2:	e029      	b.n	8017ff8 <_ZN6tflite13reference_ops10RequantizeIslEEvPKT_lllllPT0_+0xa8>
    const int32_t input = input_data[i] - input_zeropoint;
 8017fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017fa6:	005b      	lsls	r3, r3, #1
 8017fa8:	68fa      	ldr	r2, [r7, #12]
 8017faa:	4413      	add	r3, r2
 8017fac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8017fb0:	461a      	mov	r2, r3
 8017fb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017fb4:	1ad3      	subs	r3, r2, r3
 8017fb6:	623b      	str	r3, [r7, #32]
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8017fb8:	683a      	ldr	r2, [r7, #0]
 8017fba:	6879      	ldr	r1, [r7, #4]
 8017fbc:	6a38      	ldr	r0, [r7, #32]
 8017fbe:	f7f4 faab 	bl	800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 8017fc2:	4602      	mov	r2, r0
                                      effective_scale_shift) +
 8017fc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017fc6:	4413      	add	r3, r2
    const int32_t output =
 8017fc8:	617b      	str	r3, [r7, #20]
        std::max(std::min(output, kMaxOutput), kMinOutput);
 8017fca:	f107 0314 	add.w	r3, r7, #20
 8017fce:	4912      	ldr	r1, [pc, #72]	@ (8018018 <_ZN6tflite13reference_ops10RequantizeIslEEvPKT_lllllPT0_+0xc8>)
 8017fd0:	4618      	mov	r0, r3
 8017fd2:	f7f4 feca 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8017fd6:	4603      	mov	r3, r0
 8017fd8:	4910      	ldr	r1, [pc, #64]	@ (801801c <_ZN6tflite13reference_ops10RequantizeIslEEvPKT_lllllPT0_+0xcc>)
 8017fda:	4618      	mov	r0, r3
 8017fdc:	f7f4 feb1 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 8017fe0:	4603      	mov	r3, r0
    const int32_t clamped_output =
 8017fe2:	681b      	ldr	r3, [r3, #0]
 8017fe4:	61fb      	str	r3, [r7, #28]
    output_data[i] = static_cast<output_type>(clamped_output);
 8017fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017fe8:	009b      	lsls	r3, r3, #2
 8017fea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017fec:	4413      	add	r3, r2
 8017fee:	69fa      	ldr	r2, [r7, #28]
 8017ff0:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < size; ++i) {
 8017ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ff4:	3301      	adds	r3, #1
 8017ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017ff8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017ffa:	68bb      	ldr	r3, [r7, #8]
 8017ffc:	429a      	cmp	r2, r3
 8017ffe:	dbd1      	blt.n	8017fa4 <_ZN6tflite13reference_ops10RequantizeIslEEvPKT_lllllPT0_+0x54>
}
 8018000:	2401      	movs	r4, #1
 8018002:	f107 0318 	add.w	r3, r7, #24
 8018006:	4618      	mov	r0, r3
 8018008:	f7fa fb38 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 801800c:	2c01      	cmp	r4, #1
 801800e:	3734      	adds	r7, #52	@ 0x34
 8018010:	46bd      	mov	sp, r7
 8018012:	bd90      	pop	{r4, r7, pc}
 8018014:	0802334c 	.word	0x0802334c
 8018018:	080373c4 	.word	0x080373c4
 801801c:	080373c0 	.word	0x080373c0

08018020 <_ZN6tflite13reference_ops10RequantizeIaaEEvPKT_lllllPT0_>:
inline void Requantize(const input_type* input_data, int32_t size,
 8018020:	b590      	push	{r4, r7, lr}
 8018022:	b08d      	sub	sp, #52	@ 0x34
 8018024:	af00      	add	r7, sp, #0
 8018026:	60f8      	str	r0, [r7, #12]
 8018028:	60b9      	str	r1, [r7, #8]
 801802a:	607a      	str	r2, [r7, #4]
 801802c:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("Requantize");
 801802e:	f107 0318 	add.w	r3, r7, #24
 8018032:	492c      	ldr	r1, [pc, #176]	@ (80180e4 <_ZN6tflite13reference_ops10RequantizeIaaEEvPKT_lllllPT0_+0xc4>)
 8018034:	4618      	mov	r0, r3
 8018036:	f7fa fba3 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
      (effective_scale_multiplier == 1 << 30 && effective_scale_shift == 1);
 801803a:	687b      	ldr	r3, [r7, #4]
 801803c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8018040:	d104      	bne.n	801804c <_ZN6tflite13reference_ops10RequantizeIaaEEvPKT_lllllPT0_+0x2c>
 8018042:	683b      	ldr	r3, [r7, #0]
 8018044:	2b01      	cmp	r3, #1
 8018046:	d101      	bne.n	801804c <_ZN6tflite13reference_ops10RequantizeIaaEEvPKT_lllllPT0_+0x2c>
 8018048:	2301      	movs	r3, #1
 801804a:	e000      	b.n	801804e <_ZN6tflite13reference_ops10RequantizeIaaEEvPKT_lllllPT0_+0x2e>
 801804c:	2300      	movs	r3, #0
  const bool same_scale =
 801804e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (same_scale) {
 8018052:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8018056:	2b00      	cmp	r3, #0
 8018058:	d009      	beq.n	801806e <_ZN6tflite13reference_ops10RequantizeIaaEEvPKT_lllllPT0_+0x4e>
    const bool mixed_type_int8_uint8 =
 801805a:	2300      	movs	r3, #0
 801805c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    const bool mixed_type_uint8_int8 =
 8018060:	2300      	movs	r3, #0
 8018062:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    const int32_t zero_point_diff = input_zeropoint - output_zeropoint;
 8018066:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8018068:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801806a:	1ad3      	subs	r3, r2, r3
 801806c:	627b      	str	r3, [r7, #36]	@ 0x24
  for (int i = 0; i < size; ++i) {
 801806e:	2300      	movs	r3, #0
 8018070:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018072:	e028      	b.n	80180c6 <_ZN6tflite13reference_ops10RequantizeIaaEEvPKT_lllllPT0_+0xa6>
    const int32_t input = input_data[i] - input_zeropoint;
 8018074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018076:	68fa      	ldr	r2, [r7, #12]
 8018078:	4413      	add	r3, r2
 801807a:	f993 3000 	ldrsb.w	r3, [r3]
 801807e:	461a      	mov	r2, r3
 8018080:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018082:	1ad3      	subs	r3, r2, r3
 8018084:	623b      	str	r3, [r7, #32]
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8018086:	683a      	ldr	r2, [r7, #0]
 8018088:	6879      	ldr	r1, [r7, #4]
 801808a:	6a38      	ldr	r0, [r7, #32]
 801808c:	f7f4 fa44 	bl	800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 8018090:	4602      	mov	r2, r0
                                      effective_scale_shift) +
 8018092:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018094:	4413      	add	r3, r2
    const int32_t output =
 8018096:	617b      	str	r3, [r7, #20]
        std::max(std::min(output, kMaxOutput), kMinOutput);
 8018098:	f107 0314 	add.w	r3, r7, #20
 801809c:	4912      	ldr	r1, [pc, #72]	@ (80180e8 <_ZN6tflite13reference_ops10RequantizeIaaEEvPKT_lllllPT0_+0xc8>)
 801809e:	4618      	mov	r0, r3
 80180a0:	f7f4 fe63 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 80180a4:	4603      	mov	r3, r0
 80180a6:	4911      	ldr	r1, [pc, #68]	@ (80180ec <_ZN6tflite13reference_ops10RequantizeIaaEEvPKT_lllllPT0_+0xcc>)
 80180a8:	4618      	mov	r0, r3
 80180aa:	f7f4 fe4a 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 80180ae:	4603      	mov	r3, r0
    const int32_t clamped_output =
 80180b0:	681b      	ldr	r3, [r3, #0]
 80180b2:	61fb      	str	r3, [r7, #28]
    output_data[i] = static_cast<output_type>(clamped_output);
 80180b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80180b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80180b8:	4413      	add	r3, r2
 80180ba:	69fa      	ldr	r2, [r7, #28]
 80180bc:	b252      	sxtb	r2, r2
 80180be:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < size; ++i) {
 80180c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80180c2:	3301      	adds	r3, #1
 80180c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80180c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80180c8:	68bb      	ldr	r3, [r7, #8]
 80180ca:	429a      	cmp	r2, r3
 80180cc:	dbd2      	blt.n	8018074 <_ZN6tflite13reference_ops10RequantizeIaaEEvPKT_lllllPT0_+0x54>
}
 80180ce:	2401      	movs	r4, #1
 80180d0:	f107 0318 	add.w	r3, r7, #24
 80180d4:	4618      	mov	r0, r3
 80180d6:	f7fa fad1 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 80180da:	2c01      	cmp	r4, #1
 80180dc:	3734      	adds	r7, #52	@ 0x34
 80180de:	46bd      	mov	sp, r7
 80180e0:	bd90      	pop	{r4, r7, pc}
 80180e2:	bf00      	nop
 80180e4:	0802334c 	.word	0x0802334c
 80180e8:	080373cc 	.word	0x080373cc
 80180ec:	080373c8 	.word	0x080373c8

080180f0 <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 80180f0:	b580      	push	{r7, lr}
 80180f2:	b082      	sub	sp, #8
 80180f4:	af00      	add	r7, sp, #0
 80180f6:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 80180f8:	687b      	ldr	r3, [r7, #4]
 80180fa:	2b00      	cmp	r3, #0
 80180fc:	d101      	bne.n	8018102 <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor+0x12>
 80180fe:	f003 fed1 	bl	801bea4 <abort>
  return reinterpret_cast<T*>(tensor->data.raw);
 8018102:	687b      	ldr	r3, [r7, #4]
 8018104:	681b      	ldr	r3, [r3, #0]
}
 8018106:	4618      	mov	r0, r3
 8018108:	3708      	adds	r7, #8
 801810a:	46bd      	mov	sp, r7
 801810c:	bd80      	pop	{r7, pc}
	...

08018110 <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_>:
inline void Requantize(const input_type* input_data, int32_t size,
 8018110:	b590      	push	{r4, r7, lr}
 8018112:	b08d      	sub	sp, #52	@ 0x34
 8018114:	af00      	add	r7, sp, #0
 8018116:	60f8      	str	r0, [r7, #12]
 8018118:	60b9      	str	r1, [r7, #8]
 801811a:	607a      	str	r2, [r7, #4]
 801811c:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("Requantize");
 801811e:	f107 0314 	add.w	r3, r7, #20
 8018122:	493b      	ldr	r1, [pc, #236]	@ (8018210 <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_+0x100>)
 8018124:	4618      	mov	r0, r3
 8018126:	f7fa fb2b 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
      (effective_scale_multiplier == 1 << 30 && effective_scale_shift == 1);
 801812a:	687b      	ldr	r3, [r7, #4]
 801812c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8018130:	d104      	bne.n	801813c <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_+0x2c>
 8018132:	683b      	ldr	r3, [r7, #0]
 8018134:	2b01      	cmp	r3, #1
 8018136:	d101      	bne.n	801813c <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_+0x2c>
 8018138:	2301      	movs	r3, #1
 801813a:	e000      	b.n	801813e <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_+0x2e>
 801813c:	2300      	movs	r3, #0
  const bool same_scale =
 801813e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (same_scale) {
 8018142:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018146:	2b00      	cmp	r3, #0
 8018148:	d027      	beq.n	801819a <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_+0x8a>
    const bool mixed_type_int8_uint8 =
 801814a:	2301      	movs	r3, #1
 801814c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const bool mixed_type_uint8_int8 =
 8018150:	2300      	movs	r3, #0
 8018152:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    const int32_t zero_point_diff = input_zeropoint - output_zeropoint;
 8018156:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8018158:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801815a:	1ad3      	subs	r3, r2, r3
 801815c:	623b      	str	r3, [r7, #32]
    if ((mixed_type_int8_uint8 && zero_point_diff == -128) ||
 801815e:	6a3b      	ldr	r3, [r7, #32]
 8018160:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8018164:	d119      	bne.n	801819a <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_+0x8a>
      for (int i = 0; i < size; ++i) {
 8018166:	2300      	movs	r3, #0
 8018168:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801816a:	e010      	b.n	801818e <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_+0x7e>
        output_data[i] = input_data[i] ^ 0x80;
 801816c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801816e:	68fa      	ldr	r2, [r7, #12]
 8018170:	4413      	add	r3, r2
 8018172:	f993 2000 	ldrsb.w	r2, [r3]
 8018176:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 801817a:	4053      	eors	r3, r2
 801817c:	b259      	sxtb	r1, r3
 801817e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018180:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8018182:	4413      	add	r3, r2
 8018184:	b2ca      	uxtb	r2, r1
 8018186:	701a      	strb	r2, [r3, #0]
      for (int i = 0; i < size; ++i) {
 8018188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801818a:	3301      	adds	r3, #1
 801818c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801818e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018190:	68bb      	ldr	r3, [r7, #8]
 8018192:	429a      	cmp	r2, r3
 8018194:	dbea      	blt.n	801816c <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_+0x5c>
      return;
 8018196:	2400      	movs	r4, #0
 8018198:	e030      	b.n	80181fc <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_+0xec>
  for (int i = 0; i < size; ++i) {
 801819a:	2300      	movs	r3, #0
 801819c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801819e:	e028      	b.n	80181f2 <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_+0xe2>
    const int32_t input = input_data[i] - input_zeropoint;
 80181a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181a2:	68fa      	ldr	r2, [r7, #12]
 80181a4:	4413      	add	r3, r2
 80181a6:	f993 3000 	ldrsb.w	r3, [r3]
 80181aa:	461a      	mov	r2, r3
 80181ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80181ae:	1ad3      	subs	r3, r2, r3
 80181b0:	61fb      	str	r3, [r7, #28]
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 80181b2:	683a      	ldr	r2, [r7, #0]
 80181b4:	6879      	ldr	r1, [r7, #4]
 80181b6:	69f8      	ldr	r0, [r7, #28]
 80181b8:	f7f4 f9ae 	bl	800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 80181bc:	4602      	mov	r2, r0
                                      effective_scale_shift) +
 80181be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80181c0:	4413      	add	r3, r2
    const int32_t output =
 80181c2:	613b      	str	r3, [r7, #16]
        std::max(std::min(output, kMaxOutput), kMinOutput);
 80181c4:	f107 0310 	add.w	r3, r7, #16
 80181c8:	4912      	ldr	r1, [pc, #72]	@ (8018214 <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_+0x104>)
 80181ca:	4618      	mov	r0, r3
 80181cc:	f7f4 fdcd 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 80181d0:	4603      	mov	r3, r0
 80181d2:	4911      	ldr	r1, [pc, #68]	@ (8018218 <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_+0x108>)
 80181d4:	4618      	mov	r0, r3
 80181d6:	f7f4 fdb4 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 80181da:	4603      	mov	r3, r0
    const int32_t clamped_output =
 80181dc:	681b      	ldr	r3, [r3, #0]
 80181de:	61bb      	str	r3, [r7, #24]
    output_data[i] = static_cast<output_type>(clamped_output);
 80181e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80181e4:	4413      	add	r3, r2
 80181e6:	69ba      	ldr	r2, [r7, #24]
 80181e8:	b2d2      	uxtb	r2, r2
 80181ea:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < size; ++i) {
 80181ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181ee:	3301      	adds	r3, #1
 80181f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80181f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80181f4:	68bb      	ldr	r3, [r7, #8]
 80181f6:	429a      	cmp	r2, r3
 80181f8:	dbd2      	blt.n	80181a0 <_ZN6tflite13reference_ops10RequantizeIahEEvPKT_lllllPT0_+0x90>
}
 80181fa:	2401      	movs	r4, #1
 80181fc:	f107 0314 	add.w	r3, r7, #20
 8018200:	4618      	mov	r0, r3
 8018202:	f7fa fa3b 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 8018206:	2c01      	cmp	r4, #1
 8018208:	3734      	adds	r7, #52	@ 0x34
 801820a:	46bd      	mov	sp, r7
 801820c:	bd90      	pop	{r4, r7, pc}
 801820e:	bf00      	nop
 8018210:	0802334c 	.word	0x0802334c
 8018214:	080373d4 	.word	0x080373d4
 8018218:	080373d0 	.word	0x080373d0

0801821c <_ZN6tflite13reference_ops10RequantizeIasEEvPKT_lllllPT0_>:
inline void Requantize(const input_type* input_data, int32_t size,
 801821c:	b590      	push	{r4, r7, lr}
 801821e:	b08d      	sub	sp, #52	@ 0x34
 8018220:	af00      	add	r7, sp, #0
 8018222:	60f8      	str	r0, [r7, #12]
 8018224:	60b9      	str	r1, [r7, #8]
 8018226:	607a      	str	r2, [r7, #4]
 8018228:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("Requantize");
 801822a:	f107 0318 	add.w	r3, r7, #24
 801822e:	492c      	ldr	r1, [pc, #176]	@ (80182e0 <_ZN6tflite13reference_ops10RequantizeIasEEvPKT_lllllPT0_+0xc4>)
 8018230:	4618      	mov	r0, r3
 8018232:	f7fa faa5 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
      (effective_scale_multiplier == 1 << 30 && effective_scale_shift == 1);
 8018236:	687b      	ldr	r3, [r7, #4]
 8018238:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801823c:	d104      	bne.n	8018248 <_ZN6tflite13reference_ops10RequantizeIasEEvPKT_lllllPT0_+0x2c>
 801823e:	683b      	ldr	r3, [r7, #0]
 8018240:	2b01      	cmp	r3, #1
 8018242:	d101      	bne.n	8018248 <_ZN6tflite13reference_ops10RequantizeIasEEvPKT_lllllPT0_+0x2c>
 8018244:	2301      	movs	r3, #1
 8018246:	e000      	b.n	801824a <_ZN6tflite13reference_ops10RequantizeIasEEvPKT_lllllPT0_+0x2e>
 8018248:	2300      	movs	r3, #0
  const bool same_scale =
 801824a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (same_scale) {
 801824e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8018252:	2b00      	cmp	r3, #0
 8018254:	d009      	beq.n	801826a <_ZN6tflite13reference_ops10RequantizeIasEEvPKT_lllllPT0_+0x4e>
    const bool mixed_type_int8_uint8 =
 8018256:	2300      	movs	r3, #0
 8018258:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    const bool mixed_type_uint8_int8 =
 801825c:	2300      	movs	r3, #0
 801825e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    const int32_t zero_point_diff = input_zeropoint - output_zeropoint;
 8018262:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8018264:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018266:	1ad3      	subs	r3, r2, r3
 8018268:	627b      	str	r3, [r7, #36]	@ 0x24
  for (int i = 0; i < size; ++i) {
 801826a:	2300      	movs	r3, #0
 801826c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801826e:	e029      	b.n	80182c4 <_ZN6tflite13reference_ops10RequantizeIasEEvPKT_lllllPT0_+0xa8>
    const int32_t input = input_data[i] - input_zeropoint;
 8018270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018272:	68fa      	ldr	r2, [r7, #12]
 8018274:	4413      	add	r3, r2
 8018276:	f993 3000 	ldrsb.w	r3, [r3]
 801827a:	461a      	mov	r2, r3
 801827c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801827e:	1ad3      	subs	r3, r2, r3
 8018280:	623b      	str	r3, [r7, #32]
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8018282:	683a      	ldr	r2, [r7, #0]
 8018284:	6879      	ldr	r1, [r7, #4]
 8018286:	6a38      	ldr	r0, [r7, #32]
 8018288:	f7f4 f946 	bl	800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 801828c:	4602      	mov	r2, r0
                                      effective_scale_shift) +
 801828e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018290:	4413      	add	r3, r2
    const int32_t output =
 8018292:	617b      	str	r3, [r7, #20]
        std::max(std::min(output, kMaxOutput), kMinOutput);
 8018294:	f107 0314 	add.w	r3, r7, #20
 8018298:	4912      	ldr	r1, [pc, #72]	@ (80182e4 <_ZN6tflite13reference_ops10RequantizeIasEEvPKT_lllllPT0_+0xc8>)
 801829a:	4618      	mov	r0, r3
 801829c:	f7f4 fd65 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 80182a0:	4603      	mov	r3, r0
 80182a2:	4911      	ldr	r1, [pc, #68]	@ (80182e8 <_ZN6tflite13reference_ops10RequantizeIasEEvPKT_lllllPT0_+0xcc>)
 80182a4:	4618      	mov	r0, r3
 80182a6:	f7f4 fd4c 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 80182aa:	4603      	mov	r3, r0
    const int32_t clamped_output =
 80182ac:	681b      	ldr	r3, [r3, #0]
 80182ae:	61fb      	str	r3, [r7, #28]
    output_data[i] = static_cast<output_type>(clamped_output);
 80182b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80182b2:	005b      	lsls	r3, r3, #1
 80182b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80182b6:	4413      	add	r3, r2
 80182b8:	69fa      	ldr	r2, [r7, #28]
 80182ba:	b212      	sxth	r2, r2
 80182bc:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i < size; ++i) {
 80182be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80182c0:	3301      	adds	r3, #1
 80182c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80182c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80182c6:	68bb      	ldr	r3, [r7, #8]
 80182c8:	429a      	cmp	r2, r3
 80182ca:	dbd1      	blt.n	8018270 <_ZN6tflite13reference_ops10RequantizeIasEEvPKT_lllllPT0_+0x54>
}
 80182cc:	2401      	movs	r4, #1
 80182ce:	f107 0318 	add.w	r3, r7, #24
 80182d2:	4618      	mov	r0, r3
 80182d4:	f7fa f9d2 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 80182d8:	2c01      	cmp	r4, #1
 80182da:	3734      	adds	r7, #52	@ 0x34
 80182dc:	46bd      	mov	sp, r7
 80182de:	bd90      	pop	{r4, r7, pc}
 80182e0:	0802334c 	.word	0x0802334c
 80182e4:	080373dc 	.word	0x080373dc
 80182e8:	080373d8 	.word	0x080373d8

080182ec <_ZN6tflite13reference_ops10RequantizeIalEEvPKT_lllllPT0_>:
inline void Requantize(const input_type* input_data, int32_t size,
 80182ec:	b590      	push	{r4, r7, lr}
 80182ee:	b08d      	sub	sp, #52	@ 0x34
 80182f0:	af00      	add	r7, sp, #0
 80182f2:	60f8      	str	r0, [r7, #12]
 80182f4:	60b9      	str	r1, [r7, #8]
 80182f6:	607a      	str	r2, [r7, #4]
 80182f8:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("Requantize");
 80182fa:	f107 0318 	add.w	r3, r7, #24
 80182fe:	492c      	ldr	r1, [pc, #176]	@ (80183b0 <_ZN6tflite13reference_ops10RequantizeIalEEvPKT_lllllPT0_+0xc4>)
 8018300:	4618      	mov	r0, r3
 8018302:	f7fa fa3d 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
      (effective_scale_multiplier == 1 << 30 && effective_scale_shift == 1);
 8018306:	687b      	ldr	r3, [r7, #4]
 8018308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801830c:	d104      	bne.n	8018318 <_ZN6tflite13reference_ops10RequantizeIalEEvPKT_lllllPT0_+0x2c>
 801830e:	683b      	ldr	r3, [r7, #0]
 8018310:	2b01      	cmp	r3, #1
 8018312:	d101      	bne.n	8018318 <_ZN6tflite13reference_ops10RequantizeIalEEvPKT_lllllPT0_+0x2c>
 8018314:	2301      	movs	r3, #1
 8018316:	e000      	b.n	801831a <_ZN6tflite13reference_ops10RequantizeIalEEvPKT_lllllPT0_+0x2e>
 8018318:	2300      	movs	r3, #0
  const bool same_scale =
 801831a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (same_scale) {
 801831e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8018322:	2b00      	cmp	r3, #0
 8018324:	d009      	beq.n	801833a <_ZN6tflite13reference_ops10RequantizeIalEEvPKT_lllllPT0_+0x4e>
    const bool mixed_type_int8_uint8 =
 8018326:	2300      	movs	r3, #0
 8018328:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    const bool mixed_type_uint8_int8 =
 801832c:	2300      	movs	r3, #0
 801832e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    const int32_t zero_point_diff = input_zeropoint - output_zeropoint;
 8018332:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8018334:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018336:	1ad3      	subs	r3, r2, r3
 8018338:	627b      	str	r3, [r7, #36]	@ 0x24
  for (int i = 0; i < size; ++i) {
 801833a:	2300      	movs	r3, #0
 801833c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801833e:	e028      	b.n	8018392 <_ZN6tflite13reference_ops10RequantizeIalEEvPKT_lllllPT0_+0xa6>
    const int32_t input = input_data[i] - input_zeropoint;
 8018340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018342:	68fa      	ldr	r2, [r7, #12]
 8018344:	4413      	add	r3, r2
 8018346:	f993 3000 	ldrsb.w	r3, [r3]
 801834a:	461a      	mov	r2, r3
 801834c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801834e:	1ad3      	subs	r3, r2, r3
 8018350:	623b      	str	r3, [r7, #32]
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8018352:	683a      	ldr	r2, [r7, #0]
 8018354:	6879      	ldr	r1, [r7, #4]
 8018356:	6a38      	ldr	r0, [r7, #32]
 8018358:	f7f4 f8de 	bl	800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 801835c:	4602      	mov	r2, r0
                                      effective_scale_shift) +
 801835e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018360:	4413      	add	r3, r2
    const int32_t output =
 8018362:	617b      	str	r3, [r7, #20]
        std::max(std::min(output, kMaxOutput), kMinOutput);
 8018364:	f107 0314 	add.w	r3, r7, #20
 8018368:	4912      	ldr	r1, [pc, #72]	@ (80183b4 <_ZN6tflite13reference_ops10RequantizeIalEEvPKT_lllllPT0_+0xc8>)
 801836a:	4618      	mov	r0, r3
 801836c:	f7f4 fcfd 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8018370:	4603      	mov	r3, r0
 8018372:	4911      	ldr	r1, [pc, #68]	@ (80183b8 <_ZN6tflite13reference_ops10RequantizeIalEEvPKT_lllllPT0_+0xcc>)
 8018374:	4618      	mov	r0, r3
 8018376:	f7f4 fce4 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 801837a:	4603      	mov	r3, r0
    const int32_t clamped_output =
 801837c:	681b      	ldr	r3, [r3, #0]
 801837e:	61fb      	str	r3, [r7, #28]
    output_data[i] = static_cast<output_type>(clamped_output);
 8018380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018382:	009b      	lsls	r3, r3, #2
 8018384:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8018386:	4413      	add	r3, r2
 8018388:	69fa      	ldr	r2, [r7, #28]
 801838a:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < size; ++i) {
 801838c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801838e:	3301      	adds	r3, #1
 8018390:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018392:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018394:	68bb      	ldr	r3, [r7, #8]
 8018396:	429a      	cmp	r2, r3
 8018398:	dbd2      	blt.n	8018340 <_ZN6tflite13reference_ops10RequantizeIalEEvPKT_lllllPT0_+0x54>
}
 801839a:	2401      	movs	r4, #1
 801839c:	f107 0318 	add.w	r3, r7, #24
 80183a0:	4618      	mov	r0, r3
 80183a2:	f7fa f96b 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 80183a6:	2c01      	cmp	r4, #1
 80183a8:	3734      	adds	r7, #52	@ 0x34
 80183aa:	46bd      	mov	sp, r7
 80183ac:	bd90      	pop	{r4, r7, pc}
 80183ae:	bf00      	nop
 80183b0:	0802334c 	.word	0x0802334c
 80183b4:	080373e4 	.word	0x080373e4
 80183b8:	080373e0 	.word	0x080373e0

080183bc <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_>:
inline void Requantize(const input_type* input_data, int32_t size,
 80183bc:	b590      	push	{r4, r7, lr}
 80183be:	b08d      	sub	sp, #52	@ 0x34
 80183c0:	af00      	add	r7, sp, #0
 80183c2:	60f8      	str	r0, [r7, #12]
 80183c4:	60b9      	str	r1, [r7, #8]
 80183c6:	607a      	str	r2, [r7, #4]
 80183c8:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("Requantize");
 80183ca:	f107 0314 	add.w	r3, r7, #20
 80183ce:	4939      	ldr	r1, [pc, #228]	@ (80184b4 <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_+0xf8>)
 80183d0:	4618      	mov	r0, r3
 80183d2:	f7fa f9d5 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
      (effective_scale_multiplier == 1 << 30 && effective_scale_shift == 1);
 80183d6:	687b      	ldr	r3, [r7, #4]
 80183d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80183dc:	d104      	bne.n	80183e8 <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_+0x2c>
 80183de:	683b      	ldr	r3, [r7, #0]
 80183e0:	2b01      	cmp	r3, #1
 80183e2:	d101      	bne.n	80183e8 <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_+0x2c>
 80183e4:	2301      	movs	r3, #1
 80183e6:	e000      	b.n	80183ea <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_+0x2e>
 80183e8:	2300      	movs	r3, #0
  const bool same_scale =
 80183ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (same_scale) {
 80183ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80183f2:	2b00      	cmp	r3, #0
 80183f4:	d025      	beq.n	8018442 <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_+0x86>
    const bool mixed_type_int8_uint8 =
 80183f6:	2300      	movs	r3, #0
 80183f8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const bool mixed_type_uint8_int8 =
 80183fc:	2301      	movs	r3, #1
 80183fe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    const int32_t zero_point_diff = input_zeropoint - output_zeropoint;
 8018402:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8018404:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018406:	1ad3      	subs	r3, r2, r3
 8018408:	623b      	str	r3, [r7, #32]
    if ((mixed_type_int8_uint8 && zero_point_diff == -128) ||
 801840a:	6a3b      	ldr	r3, [r7, #32]
 801840c:	2b80      	cmp	r3, #128	@ 0x80
 801840e:	d118      	bne.n	8018442 <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_+0x86>
      for (int i = 0; i < size; ++i) {
 8018410:	2300      	movs	r3, #0
 8018412:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018414:	e00f      	b.n	8018436 <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_+0x7a>
        output_data[i] = input_data[i] ^ 0x80;
 8018416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018418:	68fa      	ldr	r2, [r7, #12]
 801841a:	4413      	add	r3, r2
 801841c:	781a      	ldrb	r2, [r3, #0]
 801841e:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8018422:	4053      	eors	r3, r2
 8018424:	b2d9      	uxtb	r1, r3
 8018426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018428:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801842a:	4413      	add	r3, r2
 801842c:	b24a      	sxtb	r2, r1
 801842e:	701a      	strb	r2, [r3, #0]
      for (int i = 0; i < size; ++i) {
 8018430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018432:	3301      	adds	r3, #1
 8018434:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018438:	68bb      	ldr	r3, [r7, #8]
 801843a:	429a      	cmp	r2, r3
 801843c:	dbeb      	blt.n	8018416 <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_+0x5a>
      return;
 801843e:	2400      	movs	r4, #0
 8018440:	e02f      	b.n	80184a2 <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_+0xe6>
  for (int i = 0; i < size; ++i) {
 8018442:	2300      	movs	r3, #0
 8018444:	62bb      	str	r3, [r7, #40]	@ 0x28
 8018446:	e027      	b.n	8018498 <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_+0xdc>
    const int32_t input = input_data[i] - input_zeropoint;
 8018448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801844a:	68fa      	ldr	r2, [r7, #12]
 801844c:	4413      	add	r3, r2
 801844e:	781b      	ldrb	r3, [r3, #0]
 8018450:	461a      	mov	r2, r3
 8018452:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018454:	1ad3      	subs	r3, r2, r3
 8018456:	61fb      	str	r3, [r7, #28]
        MultiplyByQuantizedMultiplier(input, effective_scale_multiplier,
 8018458:	683a      	ldr	r2, [r7, #0]
 801845a:	6879      	ldr	r1, [r7, #4]
 801845c:	69f8      	ldr	r0, [r7, #28]
 801845e:	f7f4 f85b 	bl	800c518 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 8018462:	4602      	mov	r2, r0
                                      effective_scale_shift) +
 8018464:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018466:	4413      	add	r3, r2
    const int32_t output =
 8018468:	613b      	str	r3, [r7, #16]
        std::max(std::min(output, kMaxOutput), kMinOutput);
 801846a:	f107 0310 	add.w	r3, r7, #16
 801846e:	4912      	ldr	r1, [pc, #72]	@ (80184b8 <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_+0xfc>)
 8018470:	4618      	mov	r0, r3
 8018472:	f7f4 fc7a 	bl	800cd6a <_ZSt3minIlERKT_S2_S2_>
 8018476:	4603      	mov	r3, r0
 8018478:	4910      	ldr	r1, [pc, #64]	@ (80184bc <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_+0x100>)
 801847a:	4618      	mov	r0, r3
 801847c:	f7f4 fc61 	bl	800cd42 <_ZSt3maxIlERKT_S2_S2_>
 8018480:	4603      	mov	r3, r0
    const int32_t clamped_output =
 8018482:	681b      	ldr	r3, [r3, #0]
 8018484:	61bb      	str	r3, [r7, #24]
    output_data[i] = static_cast<output_type>(clamped_output);
 8018486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018488:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801848a:	4413      	add	r3, r2
 801848c:	69ba      	ldr	r2, [r7, #24]
 801848e:	b252      	sxtb	r2, r2
 8018490:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < size; ++i) {
 8018492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018494:	3301      	adds	r3, #1
 8018496:	62bb      	str	r3, [r7, #40]	@ 0x28
 8018498:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801849a:	68bb      	ldr	r3, [r7, #8]
 801849c:	429a      	cmp	r2, r3
 801849e:	dbd3      	blt.n	8018448 <_ZN6tflite13reference_ops10RequantizeIhaEEvPKT_lllllPT0_+0x8c>
}
 80184a0:	2401      	movs	r4, #1
 80184a2:	f107 0314 	add.w	r3, r7, #20
 80184a6:	4618      	mov	r0, r3
 80184a8:	f7fa f8e8 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 80184ac:	2c01      	cmp	r4, #1
 80184ae:	3734      	adds	r7, #52	@ 0x34
 80184b0:	46bd      	mov	sp, r7
 80184b2:	bd90      	pop	{r4, r7, pc}
 80184b4:	0802334c 	.word	0x0802334c
 80184b8:	080373ec 	.word	0x080373ec
 80184bc:	080373e8 	.word	0x080373e8

080184c0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>:
namespace reshape {

constexpr int kInputTensor = 0;
constexpr int kOutputTensor = 0;

TfLiteStatus ReshapeOutput(TfLiteContext* context, TfLiteNode* node) {
 80184c0:	b5b0      	push	{r4, r5, r7, lr}
 80184c2:	b090      	sub	sp, #64	@ 0x40
 80184c4:	af04      	add	r7, sp, #16
 80184c6:	6078      	str	r0, [r7, #4]
 80184c8:	6039      	str	r1, [r7, #0]
  MicroContext* micro_context = GetMicroContext(context);
 80184ca:	6878      	ldr	r0, [r7, #4]
 80184cc:	f7f8 fba3 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 80184d0:	6238      	str	r0, [r7, #32]

  TfLiteTensor* input =
      micro_context->AllocateTempInputTensor(node, kInputTensor);
 80184d2:	2200      	movs	r2, #0
 80184d4:	6839      	ldr	r1, [r7, #0]
 80184d6:	6a38      	ldr	r0, [r7, #32]
 80184d8:	f7f7 febf 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 80184dc:	61f8      	str	r0, [r7, #28]
  TF_LITE_ENSURE(context, input != nullptr);
 80184de:	69fb      	ldr	r3, [r7, #28]
 80184e0:	2b00      	cmp	r3, #0
 80184e2:	d10a      	bne.n	80184fa <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x3a>
 80184e4:	687b      	ldr	r3, [r7, #4]
 80184e6:	695c      	ldr	r4, [r3, #20]
 80184e8:	4b69      	ldr	r3, [pc, #420]	@ (8018690 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d0>)
 80184ea:	9300      	str	r3, [sp, #0]
 80184ec:	2328      	movs	r3, #40	@ 0x28
 80184ee:	4a69      	ldr	r2, [pc, #420]	@ (8018694 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d4>)
 80184f0:	4969      	ldr	r1, [pc, #420]	@ (8018698 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d8>)
 80184f2:	6878      	ldr	r0, [r7, #4]
 80184f4:	47a0      	blx	r4
 80184f6:	2301      	movs	r3, #1
 80184f8:	e0c6      	b.n	8018688 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1c8>
  TfLiteTensor* output =
      micro_context->AllocateTempOutputTensor(node, kOutputTensor);
 80184fa:	2200      	movs	r2, #0
 80184fc:	6839      	ldr	r1, [r7, #0]
 80184fe:	6a38      	ldr	r0, [r7, #32]
 8018500:	f7f7 fece 	bl	80102a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
 8018504:	61b8      	str	r0, [r7, #24]
  TF_LITE_ENSURE(context, output != nullptr);
 8018506:	69bb      	ldr	r3, [r7, #24]
 8018508:	2b00      	cmp	r3, #0
 801850a:	d10a      	bne.n	8018522 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x62>
 801850c:	687b      	ldr	r3, [r7, #4]
 801850e:	695c      	ldr	r4, [r3, #20]
 8018510:	4b62      	ldr	r3, [pc, #392]	@ (801869c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1dc>)
 8018512:	9300      	str	r3, [sp, #0]
 8018514:	232b      	movs	r3, #43	@ 0x2b
 8018516:	4a5f      	ldr	r2, [pc, #380]	@ (8018694 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d4>)
 8018518:	495f      	ldr	r1, [pc, #380]	@ (8018698 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d8>)
 801851a:	6878      	ldr	r0, [r7, #4]
 801851c:	47a0      	blx	r4
 801851e:	2301      	movs	r3, #1
 8018520:	e0b2      	b.n	8018688 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1c8>
  // Tensorflow's Reshape allows one of the shape components to have the
  // special -1 value, meaning it will be calculated automatically based on the
  // input. Here we calculate what that dimension should be so that the number
  // of output elements in the same as the number of input elements.
  int num_input_elements = NumElements(input);
 8018522:	69f8      	ldr	r0, [r7, #28]
 8018524:	f7fc f96b 	bl	80147fe <_ZN6tflite11NumElementsEPK12TfLiteTensor>
 8018528:	4602      	mov	r2, r0
 801852a:	460b      	mov	r3, r1
 801852c:	4613      	mov	r3, r2
 801852e:	617b      	str	r3, [r7, #20]
  TfLiteIntArray* output_shape = output->dims;
 8018530:	69bb      	ldr	r3, [r7, #24]
 8018532:	689b      	ldr	r3, [r3, #8]
 8018534:	613b      	str	r3, [r7, #16]

  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
 8018536:	6838      	ldr	r0, [r7, #0]
 8018538:	f7fa f85c 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 801853c:	4603      	mov	r3, r0
      output_shape->size == 1 && output_shape->data[0] == 0) {
 801853e:	2b01      	cmp	r3, #1
 8018540:	d109      	bne.n	8018556 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x96>
 8018542:	693b      	ldr	r3, [r7, #16]
 8018544:	681b      	ldr	r3, [r3, #0]
  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
 8018546:	2b01      	cmp	r3, #1
 8018548:	d105      	bne.n	8018556 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x96>
      output_shape->size == 1 && output_shape->data[0] == 0) {
 801854a:	693b      	ldr	r3, [r7, #16]
 801854c:	685b      	ldr	r3, [r3, #4]
 801854e:	2b00      	cmp	r3, #0
 8018550:	d101      	bne.n	8018556 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x96>
 8018552:	2301      	movs	r3, #1
 8018554:	e000      	b.n	8018558 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x98>
 8018556:	2300      	movs	r3, #0
  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
 8018558:	2b00      	cmp	r3, #0
 801855a:	d002      	beq.n	8018562 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xa2>
    // Legacy tflite models use a shape parameter of [0] to indicate scalars,
    // so adjust accordingly. TODO(b/111614235): Allow zero-sized buffers during
    // toco conversion.
    output_shape->size = 0;
 801855c:	693b      	ldr	r3, [r7, #16]
 801855e:	2200      	movs	r2, #0
 8018560:	601a      	str	r2, [r3, #0]
  }

  int num_output_elements = 1;
 8018562:	2301      	movs	r3, #1
 8018564:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int stretch_dim = -1;
 8018566:	f04f 33ff 	mov.w	r3, #4294967295
 801856a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (int i = 0; i < output_shape->size; ++i) {
 801856c:	2300      	movs	r3, #0
 801856e:	627b      	str	r3, [r7, #36]	@ 0x24
 8018570:	e02a      	b.n	80185c8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x108>
    int value = output_shape->data[i];
 8018572:	693a      	ldr	r2, [r7, #16]
 8018574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018576:	009b      	lsls	r3, r3, #2
 8018578:	4413      	add	r3, r2
 801857a:	685b      	ldr	r3, [r3, #4]
 801857c:	60fb      	str	r3, [r7, #12]
    if (value == -1) {
 801857e:	68fb      	ldr	r3, [r7, #12]
 8018580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018584:	d118      	bne.n	80185b8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xf8>
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
 8018586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018588:	f1b3 3fff 	cmp.w	r3, #4294967295
 801858c:	d011      	beq.n	80185b2 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xf2>
 801858e:	687b      	ldr	r3, [r7, #4]
 8018590:	695c      	ldr	r4, [r3, #20]
 8018592:	f04f 33ff 	mov.w	r3, #4294967295
 8018596:	9303      	str	r3, [sp, #12]
 8018598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801859a:	9302      	str	r3, [sp, #8]
 801859c:	4b40      	ldr	r3, [pc, #256]	@ (80186a0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1e0>)
 801859e:	9301      	str	r3, [sp, #4]
 80185a0:	4b40      	ldr	r3, [pc, #256]	@ (80186a4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1e4>)
 80185a2:	9300      	str	r3, [sp, #0]
 80185a4:	2340      	movs	r3, #64	@ 0x40
 80185a6:	4a3b      	ldr	r2, [pc, #236]	@ (8018694 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d4>)
 80185a8:	493f      	ldr	r1, [pc, #252]	@ (80186a8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1e8>)
 80185aa:	6878      	ldr	r0, [r7, #4]
 80185ac:	47a0      	blx	r4
 80185ae:	2301      	movs	r3, #1
 80185b0:	e06a      	b.n	8018688 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1c8>
      stretch_dim = i;
 80185b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80185b6:	e004      	b.n	80185c2 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x102>
    } else {
      num_output_elements *= value;
 80185b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80185ba:	68fa      	ldr	r2, [r7, #12]
 80185bc:	fb02 f303 	mul.w	r3, r2, r3
 80185c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  for (int i = 0; i < output_shape->size; ++i) {
 80185c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185c4:	3301      	adds	r3, #1
 80185c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80185c8:	693b      	ldr	r3, [r7, #16]
 80185ca:	681b      	ldr	r3, [r3, #0]
 80185cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80185ce:	429a      	cmp	r2, r3
 80185d0:	dbcf      	blt.n	8018572 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xb2>
    }
  }
  if (stretch_dim != -1) {
 80185d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80185d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80185d8:	d011      	beq.n	80185fe <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x13e>
    output_shape->data[stretch_dim] = num_input_elements / num_output_elements;
 80185da:	697a      	ldr	r2, [r7, #20]
 80185dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80185de:	fb92 f2f3 	sdiv	r2, r2, r3
 80185e2:	6939      	ldr	r1, [r7, #16]
 80185e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80185e6:	009b      	lsls	r3, r3, #2
 80185e8:	440b      	add	r3, r1
 80185ea:	605a      	str	r2, [r3, #4]
    num_output_elements *= output_shape->data[stretch_dim];
 80185ec:	693a      	ldr	r2, [r7, #16]
 80185ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80185f0:	009b      	lsls	r3, r3, #2
 80185f2:	4413      	add	r3, r2
 80185f4:	685a      	ldr	r2, [r3, #4]
 80185f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80185f8:	fb02 f303 	mul.w	r3, r2, r3
 80185fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 80185fe:	69fb      	ldr	r3, [r7, #28]
 8018600:	781a      	ldrb	r2, [r3, #0]
 8018602:	69bb      	ldr	r3, [r7, #24]
 8018604:	781b      	ldrb	r3, [r3, #0]
 8018606:	429a      	cmp	r2, r3
 8018608:	d01a      	beq.n	8018640 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x180>
 801860a:	687b      	ldr	r3, [r7, #4]
 801860c:	695c      	ldr	r4, [r3, #20]
 801860e:	69fb      	ldr	r3, [r7, #28]
 8018610:	781b      	ldrb	r3, [r3, #0]
 8018612:	4618      	mov	r0, r3
 8018614:	f7f3 fe52 	bl	800c2bc <TfLiteTypeGetName>
 8018618:	4605      	mov	r5, r0
 801861a:	69bb      	ldr	r3, [r7, #24]
 801861c:	781b      	ldrb	r3, [r3, #0]
 801861e:	4618      	mov	r0, r3
 8018620:	f7f3 fe4c 	bl	800c2bc <TfLiteTypeGetName>
 8018624:	4603      	mov	r3, r0
 8018626:	9303      	str	r3, [sp, #12]
 8018628:	9502      	str	r5, [sp, #8]
 801862a:	4b20      	ldr	r3, [pc, #128]	@ (80186ac <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1ec>)
 801862c:	9301      	str	r3, [sp, #4]
 801862e:	4b20      	ldr	r3, [pc, #128]	@ (80186b0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1f0>)
 8018630:	9300      	str	r3, [sp, #0]
 8018632:	234b      	movs	r3, #75	@ 0x4b
 8018634:	4a17      	ldr	r2, [pc, #92]	@ (8018694 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d4>)
 8018636:	491f      	ldr	r1, [pc, #124]	@ (80186b4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1f4>)
 8018638:	6878      	ldr	r0, [r7, #4]
 801863a:	47a0      	blx	r4
 801863c:	2301      	movs	r3, #1
 801863e:	e023      	b.n	8018688 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1c8>
  TF_LITE_ENSURE_EQ(context, num_input_elements, num_output_elements);
 8018640:	697a      	ldr	r2, [r7, #20]
 8018642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018644:	429a      	cmp	r2, r3
 8018646:	d010      	beq.n	801866a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1aa>
 8018648:	687b      	ldr	r3, [r7, #4]
 801864a:	695c      	ldr	r4, [r3, #20]
 801864c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801864e:	9303      	str	r3, [sp, #12]
 8018650:	697b      	ldr	r3, [r7, #20]
 8018652:	9302      	str	r3, [sp, #8]
 8018654:	4b18      	ldr	r3, [pc, #96]	@ (80186b8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1f8>)
 8018656:	9301      	str	r3, [sp, #4]
 8018658:	4b18      	ldr	r3, [pc, #96]	@ (80186bc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1fc>)
 801865a:	9300      	str	r3, [sp, #0]
 801865c:	234c      	movs	r3, #76	@ 0x4c
 801865e:	4a0d      	ldr	r2, [pc, #52]	@ (8018694 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d4>)
 8018660:	4911      	ldr	r1, [pc, #68]	@ (80186a8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1e8>)
 8018662:	6878      	ldr	r0, [r7, #4]
 8018664:	47a0      	blx	r4
 8018666:	2301      	movs	r3, #1
 8018668:	e00e      	b.n	8018688 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1c8>

  micro_context->DeallocateTempTfLiteTensor(input);
 801866a:	6a3b      	ldr	r3, [r7, #32]
 801866c:	681b      	ldr	r3, [r3, #0]
 801866e:	3318      	adds	r3, #24
 8018670:	681b      	ldr	r3, [r3, #0]
 8018672:	69f9      	ldr	r1, [r7, #28]
 8018674:	6a38      	ldr	r0, [r7, #32]
 8018676:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(output);
 8018678:	6a3b      	ldr	r3, [r7, #32]
 801867a:	681b      	ldr	r3, [r3, #0]
 801867c:	3318      	adds	r3, #24
 801867e:	681b      	ldr	r3, [r3, #0]
 8018680:	69b9      	ldr	r1, [r7, #24]
 8018682:	6a38      	ldr	r0, [r7, #32]
 8018684:	4798      	blx	r3
  return kTfLiteOk;
 8018686:	2300      	movs	r3, #0
}
 8018688:	4618      	mov	r0, r3
 801868a:	3730      	adds	r7, #48	@ 0x30
 801868c:	46bd      	mov	sp, r7
 801868e:	bdb0      	pop	{r4, r5, r7, pc}
 8018690:	080233f8 	.word	0x080233f8
 8018694:	08023390 	.word	0x08023390
 8018698:	080233e0 	.word	0x080233e0
 801869c:	0802340c 	.word	0x0802340c
 80186a0:	0802343c 	.word	0x0802343c
 80186a4:	08023440 	.word	0x08023440
 80186a8:	08023420 	.word	0x08023420
 80186ac:	08023468 	.word	0x08023468
 80186b0:	08023478 	.word	0x08023478
 80186b4:	0802344c 	.word	0x0802344c
 80186b8:	08023484 	.word	0x08023484
 80186bc:	08023498 	.word	0x08023498

080186c0 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 80186c0:	b590      	push	{r4, r7, lr}
 80186c2:	b087      	sub	sp, #28
 80186c4:	af04      	add	r7, sp, #16
 80186c6:	6078      	str	r0, [r7, #4]
 80186c8:	6039      	str	r1, [r7, #0]
  TF_LITE_ENSURE(context, NumInputs(node) == 1 || NumInputs(node) == 2);
 80186ca:	6838      	ldr	r0, [r7, #0]
 80186cc:	f7f9 ff92 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 80186d0:	4603      	mov	r3, r0
 80186d2:	2b01      	cmp	r3, #1
 80186d4:	d007      	beq.n	80186e6 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x26>
 80186d6:	6838      	ldr	r0, [r7, #0]
 80186d8:	f7f9 ff8c 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 80186dc:	4603      	mov	r3, r0
 80186de:	2b02      	cmp	r3, #2
 80186e0:	d001      	beq.n	80186e6 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x26>
 80186e2:	2301      	movs	r3, #1
 80186e4:	e000      	b.n	80186e8 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x28>
 80186e6:	2300      	movs	r3, #0
 80186e8:	2b00      	cmp	r3, #0
 80186ea:	d00a      	beq.n	8018702 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x42>
 80186ec:	687b      	ldr	r3, [r7, #4]
 80186ee:	695c      	ldr	r4, [r3, #20]
 80186f0:	4b27      	ldr	r3, [pc, #156]	@ (8018790 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xd0>)
 80186f2:	9300      	str	r3, [sp, #0]
 80186f4:	2354      	movs	r3, #84	@ 0x54
 80186f6:	4a27      	ldr	r2, [pc, #156]	@ (8018794 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xd4>)
 80186f8:	4927      	ldr	r1, [pc, #156]	@ (8018798 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xd8>)
 80186fa:	6878      	ldr	r0, [r7, #4]
 80186fc:	47a0      	blx	r4
 80186fe:	2301      	movs	r3, #1
 8018700:	e041      	b.n	8018786 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xc6>
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 8018702:	6838      	ldr	r0, [r7, #0]
 8018704:	f7f9 ff89 	bl	801261a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 8018708:	4603      	mov	r3, r0
 801870a:	2b01      	cmp	r3, #1
 801870c:	bf14      	ite	ne
 801870e:	2301      	movne	r3, #1
 8018710:	2300      	moveq	r3, #0
 8018712:	b2db      	uxtb	r3, r3
 8018714:	2b00      	cmp	r3, #0
 8018716:	d013      	beq.n	8018740 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x80>
 8018718:	687b      	ldr	r3, [r7, #4]
 801871a:	695c      	ldr	r4, [r3, #20]
 801871c:	6838      	ldr	r0, [r7, #0]
 801871e:	f7f9 ff7c 	bl	801261a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 8018722:	4603      	mov	r3, r0
 8018724:	2201      	movs	r2, #1
 8018726:	9203      	str	r2, [sp, #12]
 8018728:	9302      	str	r3, [sp, #8]
 801872a:	4b1c      	ldr	r3, [pc, #112]	@ (801879c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xdc>)
 801872c:	9301      	str	r3, [sp, #4]
 801872e:	4b1c      	ldr	r3, [pc, #112]	@ (80187a0 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xe0>)
 8018730:	9300      	str	r3, [sp, #0]
 8018732:	2355      	movs	r3, #85	@ 0x55
 8018734:	4a17      	ldr	r2, [pc, #92]	@ (8018794 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xd4>)
 8018736:	491b      	ldr	r1, [pc, #108]	@ (80187a4 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xe4>)
 8018738:	6878      	ldr	r0, [r7, #4]
 801873a:	47a0      	blx	r4
 801873c:	2301      	movs	r3, #1
 801873e:	e022      	b.n	8018786 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xc6>
  TF_LITE_ENSURE_EQ(context, ReshapeOutput(context, node), kTfLiteOk);
 8018740:	6839      	ldr	r1, [r7, #0]
 8018742:	6878      	ldr	r0, [r7, #4]
 8018744:	f7ff febc 	bl	80184c0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
 8018748:	4603      	mov	r3, r0
 801874a:	2b00      	cmp	r3, #0
 801874c:	bf14      	ite	ne
 801874e:	2301      	movne	r3, #1
 8018750:	2300      	moveq	r3, #0
 8018752:	b2db      	uxtb	r3, r3
 8018754:	2b00      	cmp	r3, #0
 8018756:	d015      	beq.n	8018784 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xc4>
 8018758:	687b      	ldr	r3, [r7, #4]
 801875a:	695c      	ldr	r4, [r3, #20]
 801875c:	6839      	ldr	r1, [r7, #0]
 801875e:	6878      	ldr	r0, [r7, #4]
 8018760:	f7ff feae 	bl	80184c0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
 8018764:	4603      	mov	r3, r0
 8018766:	461a      	mov	r2, r3
 8018768:	2300      	movs	r3, #0
 801876a:	9303      	str	r3, [sp, #12]
 801876c:	9202      	str	r2, [sp, #8]
 801876e:	4b0e      	ldr	r3, [pc, #56]	@ (80187a8 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xe8>)
 8018770:	9301      	str	r3, [sp, #4]
 8018772:	4b0e      	ldr	r3, [pc, #56]	@ (80187ac <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xec>)
 8018774:	9300      	str	r3, [sp, #0]
 8018776:	2356      	movs	r3, #86	@ 0x56
 8018778:	4a06      	ldr	r2, [pc, #24]	@ (8018794 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xd4>)
 801877a:	490a      	ldr	r1, [pc, #40]	@ (80187a4 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xe4>)
 801877c:	6878      	ldr	r0, [r7, #4]
 801877e:	47a0      	blx	r4
 8018780:	2301      	movs	r3, #1
 8018782:	e000      	b.n	8018786 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xc6>
  return kTfLiteOk;
 8018784:	2300      	movs	r3, #0
}
 8018786:	4618      	mov	r0, r3
 8018788:	370c      	adds	r7, #12
 801878a:	46bd      	mov	sp, r7
 801878c:	bd90      	pop	{r4, r7, pc}
 801878e:	bf00      	nop
 8018790:	080234ac 	.word	0x080234ac
 8018794:	08023390 	.word	0x08023390
 8018798:	080233e0 	.word	0x080233e0
 801879c:	080234dc 	.word	0x080234dc
 80187a0:	080234e0 	.word	0x080234e0
 80187a4:	08023420 	.word	0x08023420
 80187a8:	080234f4 	.word	0x080234f4
 80187ac:	08023500 	.word	0x08023500

080187b0 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 80187b0:	b580      	push	{r7, lr}
 80187b2:	b086      	sub	sp, #24
 80187b4:	af00      	add	r7, sp, #0
 80187b6:	6078      	str	r0, [r7, #4]
 80187b8:	6039      	str	r1, [r7, #0]
  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 80187ba:	2200      	movs	r2, #0
 80187bc:	6839      	ldr	r1, [r7, #0]
 80187be:	6878      	ldr	r0, [r7, #4]
 80187c0:	f7fd fc69 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 80187c4:	6178      	str	r0, [r7, #20]
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 80187c6:	2200      	movs	r2, #0
 80187c8:	6839      	ldr	r1, [r7, #0]
 80187ca:	6878      	ldr	r0, [r7, #4]
 80187cc:	f7fd fc73 	bl	80160b6 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 80187d0:	6138      	str	r0, [r7, #16]

  // TODO(b/162522304): storing input bytes in OpData increases some models
  // significantly, possibly due to alignment issues.
  size_t input_bytes;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(input->type, &input_bytes));
 80187d2:	697b      	ldr	r3, [r7, #20]
 80187d4:	7a1b      	ldrb	r3, [r3, #8]
 80187d6:	f107 0208 	add.w	r2, r7, #8
 80187da:	4611      	mov	r1, r2
 80187dc:	4618      	mov	r0, r3
 80187de:	f7f5 f8bf 	bl	800d960 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
 80187e2:	4603      	mov	r3, r0
 80187e4:	73fb      	strb	r3, [r7, #15]
 80187e6:	7bfb      	ldrb	r3, [r7, #15]
 80187e8:	2b00      	cmp	r3, #0
 80187ea:	d001      	beq.n	80187f0 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x40>
 80187ec:	7bfb      	ldrb	r3, [r7, #15]
 80187ee:	e018      	b.n	8018822 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x72>
  input_bytes *= ElementCount(*input->dims);
 80187f0:	697b      	ldr	r3, [r7, #20]
 80187f2:	685b      	ldr	r3, [r3, #4]
 80187f4:	4618      	mov	r0, r3
 80187f6:	f7f9 fad1 	bl	8011d9c <_ZN6tflite12ElementCountERK14TfLiteIntArray>
 80187fa:	4602      	mov	r2, r0
 80187fc:	68bb      	ldr	r3, [r7, #8]
 80187fe:	fb02 f303 	mul.w	r3, r2, r3
 8018802:	60bb      	str	r3, [r7, #8]

  // Do nothing for in-place reshape.
  if (input->data.raw != output->data.raw) {
 8018804:	697b      	ldr	r3, [r7, #20]
 8018806:	681a      	ldr	r2, [r3, #0]
 8018808:	693b      	ldr	r3, [r7, #16]
 801880a:	681b      	ldr	r3, [r3, #0]
 801880c:	429a      	cmp	r2, r3
 801880e:	d007      	beq.n	8018820 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x70>
    // Otherwise perform reshape with copy.
    memcpy(output->data.raw, input->data.raw, input_bytes);
 8018810:	693b      	ldr	r3, [r7, #16]
 8018812:	6818      	ldr	r0, [r3, #0]
 8018814:	697b      	ldr	r3, [r7, #20]
 8018816:	681b      	ldr	r3, [r3, #0]
 8018818:	68ba      	ldr	r2, [r7, #8]
 801881a:	4619      	mov	r1, r3
 801881c:	f004 f83b 	bl	801c896 <memcpy>
  }
  return kTfLiteOk;
 8018820:	2300      	movs	r3, #0
}
 8018822:	4618      	mov	r0, r3
 8018824:	3718      	adds	r7, #24
 8018826:	46bd      	mov	sp, r7
 8018828:	bd80      	pop	{r7, pc}
	...

0801882c <_ZN6tflite3ops5micro16Register_RESHAPEEv>:

}  // namespace reshape

TfLiteRegistration Register_RESHAPE() {
 801882c:	b580      	push	{r7, lr}
 801882e:	b084      	sub	sp, #16
 8018830:	af02      	add	r7, sp, #8
 8018832:	6078      	str	r0, [r7, #4]
  return tflite::micro::RegisterOp(nullptr, reshape::Prepare, reshape::Eval);
 8018834:	6878      	ldr	r0, [r7, #4]
 8018836:	2300      	movs	r3, #0
 8018838:	9300      	str	r3, [sp, #0]
 801883a:	4b05      	ldr	r3, [pc, #20]	@ (8018850 <_ZN6tflite3ops5micro16Register_RESHAPEEv+0x24>)
 801883c:	4a05      	ldr	r2, [pc, #20]	@ (8018854 <_ZN6tflite3ops5micro16Register_RESHAPEEv+0x28>)
 801883e:	2100      	movs	r1, #0
 8018840:	f7fd fbda 	bl	8015ff8 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_E>
 8018844:	bf00      	nop
}
 8018846:	6878      	ldr	r0, [r7, #4]
 8018848:	3708      	adds	r7, #8
 801884a:	46bd      	mov	sp, r7
 801884c:	bd80      	pop	{r7, pc}
 801884e:	bf00      	nop
 8018850:	080187b1 	.word	0x080187b1
 8018854:	080186c1 	.word	0x080186c1

08018858 <_ZN6tflite12_GLOBAL__N_112ExtractShapeEPK16TfLiteEvalTensorPl>:

namespace {
constexpr int kInputTensor = 0;
constexpr int kOutputTensor = 0;

void ExtractShape(const TfLiteEvalTensor* input, int32_t* output_data) {
 8018858:	b480      	push	{r7}
 801885a:	b085      	sub	sp, #20
 801885c:	af00      	add	r7, sp, #0
 801885e:	6078      	str	r0, [r7, #4]
 8018860:	6039      	str	r1, [r7, #0]
  for (int i = 0; i < input->dims->size; ++i) {
 8018862:	2300      	movs	r3, #0
 8018864:	60fb      	str	r3, [r7, #12]
 8018866:	e00d      	b.n	8018884 <_ZN6tflite12_GLOBAL__N_112ExtractShapeEPK16TfLiteEvalTensorPl+0x2c>
    output_data[i] = input->dims->data[i];
 8018868:	687b      	ldr	r3, [r7, #4]
 801886a:	6859      	ldr	r1, [r3, #4]
 801886c:	68fb      	ldr	r3, [r7, #12]
 801886e:	009b      	lsls	r3, r3, #2
 8018870:	683a      	ldr	r2, [r7, #0]
 8018872:	441a      	add	r2, r3
 8018874:	68fb      	ldr	r3, [r7, #12]
 8018876:	009b      	lsls	r3, r3, #2
 8018878:	440b      	add	r3, r1
 801887a:	685b      	ldr	r3, [r3, #4]
 801887c:	6013      	str	r3, [r2, #0]
  for (int i = 0; i < input->dims->size; ++i) {
 801887e:	68fb      	ldr	r3, [r7, #12]
 8018880:	3301      	adds	r3, #1
 8018882:	60fb      	str	r3, [r7, #12]
 8018884:	687b      	ldr	r3, [r7, #4]
 8018886:	685b      	ldr	r3, [r3, #4]
 8018888:	681b      	ldr	r3, [r3, #0]
 801888a:	68fa      	ldr	r2, [r7, #12]
 801888c:	429a      	cmp	r2, r3
 801888e:	dbeb      	blt.n	8018868 <_ZN6tflite12_GLOBAL__N_112ExtractShapeEPK16TfLiteEvalTensorPl+0x10>
  }
}
 8018890:	bf00      	nop
 8018892:	bf00      	nop
 8018894:	3714      	adds	r7, #20
 8018896:	46bd      	mov	sp, r7
 8018898:	f85d 7b04 	ldr.w	r7, [sp], #4
 801889c:	4770      	bx	lr
	...

080188a0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 80188a0:	b590      	push	{r4, r7, lr}
 80188a2:	b087      	sub	sp, #28
 80188a4:	af04      	add	r7, sp, #16
 80188a6:	6078      	str	r0, [r7, #4]
 80188a8:	6039      	str	r1, [r7, #0]
  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 80188aa:	6838      	ldr	r0, [r7, #0]
 80188ac:	f7f9 fea2 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 80188b0:	4603      	mov	r3, r0
 80188b2:	2b01      	cmp	r3, #1
 80188b4:	bf14      	ite	ne
 80188b6:	2301      	movne	r3, #1
 80188b8:	2300      	moveq	r3, #0
 80188ba:	b2db      	uxtb	r3, r3
 80188bc:	2b00      	cmp	r3, #0
 80188be:	d013      	beq.n	80188e8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x48>
 80188c0:	687b      	ldr	r3, [r7, #4]
 80188c2:	695c      	ldr	r4, [r3, #20]
 80188c4:	6838      	ldr	r0, [r7, #0]
 80188c6:	f7f9 fe95 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 80188ca:	4603      	mov	r3, r0
 80188cc:	2201      	movs	r2, #1
 80188ce:	9203      	str	r2, [sp, #12]
 80188d0:	9302      	str	r3, [sp, #8]
 80188d2:	4b17      	ldr	r3, [pc, #92]	@ (8018930 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x90>)
 80188d4:	9301      	str	r3, [sp, #4]
 80188d6:	4b17      	ldr	r3, [pc, #92]	@ (8018934 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x94>)
 80188d8:	9300      	str	r3, [sp, #0]
 80188da:	2327      	movs	r3, #39	@ 0x27
 80188dc:	4a16      	ldr	r2, [pc, #88]	@ (8018938 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>)
 80188de:	4917      	ldr	r1, [pc, #92]	@ (801893c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x9c>)
 80188e0:	6878      	ldr	r0, [r7, #4]
 80188e2:	47a0      	blx	r4
 80188e4:	2301      	movs	r3, #1
 80188e6:	e01f      	b.n	8018928 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x88>
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 80188e8:	6838      	ldr	r0, [r7, #0]
 80188ea:	f7f9 fe96 	bl	801261a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 80188ee:	4603      	mov	r3, r0
 80188f0:	2b01      	cmp	r3, #1
 80188f2:	bf14      	ite	ne
 80188f4:	2301      	movne	r3, #1
 80188f6:	2300      	moveq	r3, #0
 80188f8:	b2db      	uxtb	r3, r3
 80188fa:	2b00      	cmp	r3, #0
 80188fc:	d013      	beq.n	8018926 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x86>
 80188fe:	687b      	ldr	r3, [r7, #4]
 8018900:	695c      	ldr	r4, [r3, #20]
 8018902:	6838      	ldr	r0, [r7, #0]
 8018904:	f7f9 fe89 	bl	801261a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 8018908:	4603      	mov	r3, r0
 801890a:	2201      	movs	r2, #1
 801890c:	9203      	str	r2, [sp, #12]
 801890e:	9302      	str	r3, [sp, #8]
 8018910:	4b07      	ldr	r3, [pc, #28]	@ (8018930 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x90>)
 8018912:	9301      	str	r3, [sp, #4]
 8018914:	4b0a      	ldr	r3, [pc, #40]	@ (8018940 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa0>)
 8018916:	9300      	str	r3, [sp, #0]
 8018918:	2328      	movs	r3, #40	@ 0x28
 801891a:	4a07      	ldr	r2, [pc, #28]	@ (8018938 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>)
 801891c:	4907      	ldr	r1, [pc, #28]	@ (801893c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x9c>)
 801891e:	6878      	ldr	r0, [r7, #4]
 8018920:	47a0      	blx	r4
 8018922:	2301      	movs	r3, #1
 8018924:	e000      	b.n	8018928 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x88>

  return kTfLiteOk;
 8018926:	2300      	movs	r3, #0
}
 8018928:	4618      	mov	r0, r3
 801892a:	370c      	adds	r7, #12
 801892c:	46bd      	mov	sp, r7
 801892e:	bd90      	pop	{r4, r7, pc}
 8018930:	0802358c 	.word	0x0802358c
 8018934:	08023590 	.word	0x08023590
 8018938:	08023520 	.word	0x08023520
 801893c:	08023570 	.word	0x08023570
 8018940:	080235a0 	.word	0x080235a0

08018944 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 8018944:	b580      	push	{r7, lr}
 8018946:	b084      	sub	sp, #16
 8018948:	af00      	add	r7, sp, #0
 801894a:	6078      	str	r0, [r7, #4]
 801894c:	6039      	str	r1, [r7, #0]
  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 801894e:	2200      	movs	r2, #0
 8018950:	6839      	ldr	r1, [r7, #0]
 8018952:	6878      	ldr	r0, [r7, #4]
 8018954:	f7fd fb9f 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8018958:	60f8      	str	r0, [r7, #12]
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 801895a:	2200      	movs	r2, #0
 801895c:	6839      	ldr	r1, [r7, #0]
 801895e:	6878      	ldr	r0, [r7, #4]
 8018960:	f7fd fba9 	bl	80160b6 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 8018964:	60b8      	str	r0, [r7, #8]
  if (output->type != kTfLiteInt32) {
 8018966:	68bb      	ldr	r3, [r7, #8]
 8018968:	7a1b      	ldrb	r3, [r3, #8]
 801896a:	2b02      	cmp	r3, #2
 801896c:	d00d      	beq.n	801898a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x46>
    MicroPrintf("Output type %s (%d) not supported.",
 801896e:	68bb      	ldr	r3, [r7, #8]
 8018970:	7a1b      	ldrb	r3, [r3, #8]
 8018972:	4618      	mov	r0, r3
 8018974:	f7f3 fca2 	bl	800c2bc <TfLiteTypeGetName>
 8018978:	4601      	mov	r1, r0
                TfLiteTypeGetName(output->type), output->type);
 801897a:	68bb      	ldr	r3, [r7, #8]
 801897c:	7a1b      	ldrb	r3, [r3, #8]
    MicroPrintf("Output type %s (%d) not supported.",
 801897e:	461a      	mov	r2, r3
 8018980:	4808      	ldr	r0, [pc, #32]	@ (80189a4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x60>)
 8018982:	f7f8 fe49 	bl	8011618 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 8018986:	2301      	movs	r3, #1
 8018988:	e008      	b.n	801899c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x58>
  } else {
    ExtractShape(input, tflite::micro::GetTensorData<int32_t>(output));
 801898a:	68b8      	ldr	r0, [r7, #8]
 801898c:	f7f9 fe67 	bl	801265e <_ZN6tflite5micro13GetTensorDataIlEEPT_P16TfLiteEvalTensor>
 8018990:	4603      	mov	r3, r0
 8018992:	4619      	mov	r1, r3
 8018994:	68f8      	ldr	r0, [r7, #12]
 8018996:	f7ff ff5f 	bl	8018858 <_ZN6tflite12_GLOBAL__N_112ExtractShapeEPK16TfLiteEvalTensorPl>
  }

  return kTfLiteOk;
 801899a:	2300      	movs	r3, #0
}
 801899c:	4618      	mov	r0, r3
 801899e:	3710      	adds	r7, #16
 80189a0:	46bd      	mov	sp, r7
 80189a2:	bd80      	pop	{r7, pc}
 80189a4:	080235b4 	.word	0x080235b4

080189a8 <_ZN6tflite14Register_SHAPEEv>:

}  // namespace

TfLiteRegistration Register_SHAPE() {
 80189a8:	b580      	push	{r7, lr}
 80189aa:	b084      	sub	sp, #16
 80189ac:	af02      	add	r7, sp, #8
 80189ae:	6078      	str	r0, [r7, #4]
  return tflite::micro::RegisterOp(nullptr, Prepare, Eval);
 80189b0:	6878      	ldr	r0, [r7, #4]
 80189b2:	2300      	movs	r3, #0
 80189b4:	9300      	str	r3, [sp, #0]
 80189b6:	4b05      	ldr	r3, [pc, #20]	@ (80189cc <_ZN6tflite14Register_SHAPEEv+0x24>)
 80189b8:	4a05      	ldr	r2, [pc, #20]	@ (80189d0 <_ZN6tflite14Register_SHAPEEv+0x28>)
 80189ba:	2100      	movs	r1, #0
 80189bc:	f7fd fb1c 	bl	8015ff8 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_E>
 80189c0:	bf00      	nop
}
 80189c2:	6878      	ldr	r0, [r7, #4]
 80189c4:	3708      	adds	r7, #8
 80189c6:	46bd      	mov	sp, r7
 80189c8:	bd80      	pop	{r7, pc}
 80189ca:	bf00      	nop
 80189cc:	08018945 	.word	0x08018945
 80189d0:	080188a1 	.word	0x080188a1

080189d4 <_ZN6tflite22SequentialTensorWriterIaEC1EPKaPa>:
 public:
  SequentialTensorWriter(const TfLiteTensor* input, TfLiteTensor* output) {
    input_data_ = GetTensorData<T>(input);
    output_ptr_ = GetTensorData<T>(output);
  }
  SequentialTensorWriter(const T* input_data, T* output_data)
 80189d4:	b480      	push	{r7}
 80189d6:	b085      	sub	sp, #20
 80189d8:	af00      	add	r7, sp, #0
 80189da:	60f8      	str	r0, [r7, #12]
 80189dc:	60b9      	str	r1, [r7, #8]
 80189de:	607a      	str	r2, [r7, #4]
      : input_data_(input_data), output_ptr_(output_data) {}
 80189e0:	68fb      	ldr	r3, [r7, #12]
 80189e2:	68ba      	ldr	r2, [r7, #8]
 80189e4:	601a      	str	r2, [r3, #0]
 80189e6:	68fb      	ldr	r3, [r7, #12]
 80189e8:	687a      	ldr	r2, [r7, #4]
 80189ea:	605a      	str	r2, [r3, #4]
 80189ec:	68fb      	ldr	r3, [r7, #12]
 80189ee:	4618      	mov	r0, r3
 80189f0:	3714      	adds	r7, #20
 80189f2:	46bd      	mov	sp, r7
 80189f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189f8:	4770      	bx	lr

080189fa <_ZN6tflite22SequentialTensorWriterIfEC1EPKfPf>:
  SequentialTensorWriter(const T* input_data, T* output_data)
 80189fa:	b480      	push	{r7}
 80189fc:	b085      	sub	sp, #20
 80189fe:	af00      	add	r7, sp, #0
 8018a00:	60f8      	str	r0, [r7, #12]
 8018a02:	60b9      	str	r1, [r7, #8]
 8018a04:	607a      	str	r2, [r7, #4]
      : input_data_(input_data), output_ptr_(output_data) {}
 8018a06:	68fb      	ldr	r3, [r7, #12]
 8018a08:	68ba      	ldr	r2, [r7, #8]
 8018a0a:	601a      	str	r2, [r3, #0]
 8018a0c:	68fb      	ldr	r3, [r7, #12]
 8018a0e:	687a      	ldr	r2, [r7, #4]
 8018a10:	605a      	str	r2, [r3, #4]
 8018a12:	68fb      	ldr	r3, [r7, #12]
 8018a14:	4618      	mov	r0, r3
 8018a16:	3714      	adds	r7, #20
 8018a18:	46bd      	mov	sp, r7
 8018a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a1e:	4770      	bx	lr

08018a20 <_ZN6tflite22SequentialTensorWriterIlEC1EPKlPl>:
  SequentialTensorWriter(const T* input_data, T* output_data)
 8018a20:	b480      	push	{r7}
 8018a22:	b085      	sub	sp, #20
 8018a24:	af00      	add	r7, sp, #0
 8018a26:	60f8      	str	r0, [r7, #12]
 8018a28:	60b9      	str	r1, [r7, #8]
 8018a2a:	607a      	str	r2, [r7, #4]
      : input_data_(input_data), output_ptr_(output_data) {}
 8018a2c:	68fb      	ldr	r3, [r7, #12]
 8018a2e:	68ba      	ldr	r2, [r7, #8]
 8018a30:	601a      	str	r2, [r3, #0]
 8018a32:	68fb      	ldr	r3, [r7, #12]
 8018a34:	687a      	ldr	r2, [r7, #4]
 8018a36:	605a      	str	r2, [r3, #4]
 8018a38:	68fb      	ldr	r3, [r7, #12]
 8018a3a:	4618      	mov	r0, r3
 8018a3c:	3714      	adds	r7, #20
 8018a3e:	46bd      	mov	sp, r7
 8018a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a44:	4770      	bx	lr

08018a46 <_ZN6tflite22SequentialTensorWriterIsEC1EPKsPs>:
  SequentialTensorWriter(const T* input_data, T* output_data)
 8018a46:	b480      	push	{r7}
 8018a48:	b085      	sub	sp, #20
 8018a4a:	af00      	add	r7, sp, #0
 8018a4c:	60f8      	str	r0, [r7, #12]
 8018a4e:	60b9      	str	r1, [r7, #8]
 8018a50:	607a      	str	r2, [r7, #4]
      : input_data_(input_data), output_ptr_(output_data) {}
 8018a52:	68fb      	ldr	r3, [r7, #12]
 8018a54:	68ba      	ldr	r2, [r7, #8]
 8018a56:	601a      	str	r2, [r3, #0]
 8018a58:	68fb      	ldr	r3, [r7, #12]
 8018a5a:	687a      	ldr	r2, [r7, #4]
 8018a5c:	605a      	str	r2, [r3, #4]
 8018a5e:	68fb      	ldr	r3, [r7, #12]
 8018a60:	4618      	mov	r0, r3
 8018a62:	3714      	adds	r7, #20
 8018a64:	46bd      	mov	sp, r7
 8018a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a6a:	4770      	bx	lr

08018a6c <_ZN6tflite22SequentialTensorWriterIaE5WriteEi>:

  void Write(int position) { *output_ptr_++ = input_data_[position]; }
 8018a6c:	b480      	push	{r7}
 8018a6e:	b083      	sub	sp, #12
 8018a70:	af00      	add	r7, sp, #0
 8018a72:	6078      	str	r0, [r7, #4]
 8018a74:	6039      	str	r1, [r7, #0]
 8018a76:	687b      	ldr	r3, [r7, #4]
 8018a78:	681a      	ldr	r2, [r3, #0]
 8018a7a:	683b      	ldr	r3, [r7, #0]
 8018a7c:	441a      	add	r2, r3
 8018a7e:	687b      	ldr	r3, [r7, #4]
 8018a80:	685b      	ldr	r3, [r3, #4]
 8018a82:	1c58      	adds	r0, r3, #1
 8018a84:	6879      	ldr	r1, [r7, #4]
 8018a86:	6048      	str	r0, [r1, #4]
 8018a88:	f992 2000 	ldrsb.w	r2, [r2]
 8018a8c:	701a      	strb	r2, [r3, #0]
 8018a8e:	bf00      	nop
 8018a90:	370c      	adds	r7, #12
 8018a92:	46bd      	mov	sp, r7
 8018a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a98:	4770      	bx	lr

08018a9a <_ZN6tflite22SequentialTensorWriterIfE5WriteEi>:
 8018a9a:	b480      	push	{r7}
 8018a9c:	b083      	sub	sp, #12
 8018a9e:	af00      	add	r7, sp, #0
 8018aa0:	6078      	str	r0, [r7, #4]
 8018aa2:	6039      	str	r1, [r7, #0]
 8018aa4:	687b      	ldr	r3, [r7, #4]
 8018aa6:	681a      	ldr	r2, [r3, #0]
 8018aa8:	683b      	ldr	r3, [r7, #0]
 8018aaa:	009b      	lsls	r3, r3, #2
 8018aac:	441a      	add	r2, r3
 8018aae:	687b      	ldr	r3, [r7, #4]
 8018ab0:	685b      	ldr	r3, [r3, #4]
 8018ab2:	1d18      	adds	r0, r3, #4
 8018ab4:	6879      	ldr	r1, [r7, #4]
 8018ab6:	6048      	str	r0, [r1, #4]
 8018ab8:	6812      	ldr	r2, [r2, #0]
 8018aba:	601a      	str	r2, [r3, #0]
 8018abc:	bf00      	nop
 8018abe:	370c      	adds	r7, #12
 8018ac0:	46bd      	mov	sp, r7
 8018ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ac6:	4770      	bx	lr

08018ac8 <_ZN6tflite22SequentialTensorWriterIlE5WriteEi>:
 8018ac8:	b480      	push	{r7}
 8018aca:	b083      	sub	sp, #12
 8018acc:	af00      	add	r7, sp, #0
 8018ace:	6078      	str	r0, [r7, #4]
 8018ad0:	6039      	str	r1, [r7, #0]
 8018ad2:	687b      	ldr	r3, [r7, #4]
 8018ad4:	681a      	ldr	r2, [r3, #0]
 8018ad6:	683b      	ldr	r3, [r7, #0]
 8018ad8:	009b      	lsls	r3, r3, #2
 8018ada:	441a      	add	r2, r3
 8018adc:	687b      	ldr	r3, [r7, #4]
 8018ade:	685b      	ldr	r3, [r3, #4]
 8018ae0:	1d18      	adds	r0, r3, #4
 8018ae2:	6879      	ldr	r1, [r7, #4]
 8018ae4:	6048      	str	r0, [r1, #4]
 8018ae6:	6812      	ldr	r2, [r2, #0]
 8018ae8:	601a      	str	r2, [r3, #0]
 8018aea:	bf00      	nop
 8018aec:	370c      	adds	r7, #12
 8018aee:	46bd      	mov	sp, r7
 8018af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018af4:	4770      	bx	lr

08018af6 <_ZN6tflite22SequentialTensorWriterIsE5WriteEi>:
 8018af6:	b480      	push	{r7}
 8018af8:	b083      	sub	sp, #12
 8018afa:	af00      	add	r7, sp, #0
 8018afc:	6078      	str	r0, [r7, #4]
 8018afe:	6039      	str	r1, [r7, #0]
 8018b00:	687b      	ldr	r3, [r7, #4]
 8018b02:	681a      	ldr	r2, [r3, #0]
 8018b04:	683b      	ldr	r3, [r7, #0]
 8018b06:	005b      	lsls	r3, r3, #1
 8018b08:	441a      	add	r2, r3
 8018b0a:	687b      	ldr	r3, [r7, #4]
 8018b0c:	685b      	ldr	r3, [r3, #4]
 8018b0e:	1c98      	adds	r0, r3, #2
 8018b10:	6879      	ldr	r1, [r7, #4]
 8018b12:	6048      	str	r0, [r1, #4]
 8018b14:	f9b2 2000 	ldrsh.w	r2, [r2]
 8018b18:	801a      	strh	r2, [r3, #0]
 8018b1a:	bf00      	nop
 8018b1c:	370c      	adds	r7, #12
 8018b1e:	46bd      	mov	sp, r7
 8018b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b24:	4770      	bx	lr

08018b26 <_ZNSt14numeric_limitsIiE3minEv>:
      min() _GLIBCXX_USE_NOEXCEPT { return -__INT_MAX__ - 1; }
 8018b26:	b480      	push	{r7}
 8018b28:	af00      	add	r7, sp, #0
 8018b2a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8018b2e:	4618      	mov	r0, r3
 8018b30:	46bd      	mov	sp, r7
 8018b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b36:	4770      	bx	lr

08018b38 <_ZNSt14numeric_limitsIiE6lowestEv>:
      lowest() noexcept { return min(); }
 8018b38:	b580      	push	{r7, lr}
 8018b3a:	af00      	add	r7, sp, #0
 8018b3c:	f7ff fff3 	bl	8018b26 <_ZNSt14numeric_limitsIiE3minEv>
 8018b40:	4603      	mov	r3, r0
 8018b42:	4618      	mov	r0, r3
 8018b44:	bd80      	pop	{r7, pc}

08018b46 <_ZN6tflite13strided_slice5ClampEiii>:

namespace tflite {
namespace strided_slice {

// Use until std::clamp() is available from C++17.
inline int Clamp(const int v, const int lo, const int hi) {
 8018b46:	b580      	push	{r7, lr}
 8018b48:	b084      	sub	sp, #16
 8018b4a:	af00      	add	r7, sp, #0
 8018b4c:	60f8      	str	r0, [r7, #12]
 8018b4e:	60b9      	str	r1, [r7, #8]
 8018b50:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(!(hi < lo));
 8018b52:	687a      	ldr	r2, [r7, #4]
 8018b54:	68bb      	ldr	r3, [r7, #8]
 8018b56:	429a      	cmp	r2, r3
 8018b58:	da01      	bge.n	8018b5e <_ZN6tflite13strided_slice5ClampEiii+0x18>
 8018b5a:	f003 f9a3 	bl	801bea4 <abort>
  if (hi < v) return hi;
 8018b5e:	687a      	ldr	r2, [r7, #4]
 8018b60:	68fb      	ldr	r3, [r7, #12]
 8018b62:	429a      	cmp	r2, r3
 8018b64:	da01      	bge.n	8018b6a <_ZN6tflite13strided_slice5ClampEiii+0x24>
 8018b66:	687b      	ldr	r3, [r7, #4]
 8018b68:	e006      	b.n	8018b78 <_ZN6tflite13strided_slice5ClampEiii+0x32>
  if (v < lo) return lo;
 8018b6a:	68fa      	ldr	r2, [r7, #12]
 8018b6c:	68bb      	ldr	r3, [r7, #8]
 8018b6e:	429a      	cmp	r2, r3
 8018b70:	da01      	bge.n	8018b76 <_ZN6tflite13strided_slice5ClampEiii+0x30>
 8018b72:	68bb      	ldr	r3, [r7, #8]
 8018b74:	e000      	b.n	8018b78 <_ZN6tflite13strided_slice5ClampEiii+0x32>
  return v;
 8018b76:	68fb      	ldr	r3, [r7, #12]
}
 8018b78:	4618      	mov	r0, r3
 8018b7a:	3710      	adds	r7, #16
 8018b7c:	46bd      	mov	sp, r7
 8018b7e:	bd80      	pop	{r7, pc}

08018b80 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi>:

inline void StridedSlicePadIndices(tflite::StridedSliceParams* p,
                                   int dim_count) {
 8018b80:	b580      	push	{r7, lr}
 8018b82:	b086      	sub	sp, #24
 8018b84:	af00      	add	r7, sp, #0
 8018b86:	6078      	str	r0, [r7, #4]
 8018b88:	6039      	str	r1, [r7, #0]
  // Add indices and mask bits to fully include extra dimensions
  TFLITE_CHECK_LE(dim_count, 5);
 8018b8a:	683b      	ldr	r3, [r7, #0]
 8018b8c:	2b05      	cmp	r3, #5
 8018b8e:	dd01      	ble.n	8018b94 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x14>
 8018b90:	f003 f988 	bl	801bea4 <abort>
  TFLITE_CHECK_GE(dim_count, p->start_indices_count);
 8018b94:	687b      	ldr	r3, [r7, #4]
 8018b96:	f993 3000 	ldrsb.w	r3, [r3]
 8018b9a:	461a      	mov	r2, r3
 8018b9c:	683b      	ldr	r3, [r7, #0]
 8018b9e:	4293      	cmp	r3, r2
 8018ba0:	da01      	bge.n	8018ba6 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x26>
 8018ba2:	f003 f97f 	bl	801bea4 <abort>
  TFLITE_CHECK_EQ(p->start_indices_count, p->stop_indices_count);
 8018ba6:	687b      	ldr	r3, [r7, #4]
 8018ba8:	f993 2000 	ldrsb.w	r2, [r3]
 8018bac:	687b      	ldr	r3, [r7, #4]
 8018bae:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8018bb2:	429a      	cmp	r2, r3
 8018bb4:	d001      	beq.n	8018bba <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x3a>
 8018bb6:	f003 f975 	bl	801bea4 <abort>
  TFLITE_CHECK_EQ(p->stop_indices_count, p->strides_count);
 8018bba:	687b      	ldr	r3, [r7, #4]
 8018bbc:	f993 2018 	ldrsb.w	r2, [r3, #24]
 8018bc0:	687b      	ldr	r3, [r7, #4]
 8018bc2:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 8018bc6:	429a      	cmp	r2, r3
 8018bc8:	d001      	beq.n	8018bce <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x4e>
 8018bca:	f003 f96b 	bl	801bea4 <abort>

  const int pad_count = dim_count - p->start_indices_count;
 8018bce:	687b      	ldr	r3, [r7, #4]
 8018bd0:	f993 3000 	ldrsb.w	r3, [r3]
 8018bd4:	461a      	mov	r2, r3
 8018bd6:	683b      	ldr	r3, [r7, #0]
 8018bd8:	1a9b      	subs	r3, r3, r2
 8018bda:	60fb      	str	r3, [r7, #12]

  // Pad indices at start, so move arrays by pad_count.
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8018bdc:	687b      	ldr	r3, [r7, #4]
 8018bde:	f993 3000 	ldrsb.w	r3, [r3]
 8018be2:	3b01      	subs	r3, #1
 8018be4:	617b      	str	r3, [r7, #20]
 8018be6:	e02b      	b.n	8018c40 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0xc0>
    p->strides[i + pad_count] = p->strides[i];
 8018be8:	697a      	ldr	r2, [r7, #20]
 8018bea:	68fb      	ldr	r3, [r7, #12]
 8018bec:	18d0      	adds	r0, r2, r3
 8018bee:	687a      	ldr	r2, [r7, #4]
 8018bf0:	697b      	ldr	r3, [r7, #20]
 8018bf2:	330c      	adds	r3, #12
 8018bf4:	009b      	lsls	r3, r3, #2
 8018bf6:	4413      	add	r3, r2
 8018bf8:	685a      	ldr	r2, [r3, #4]
 8018bfa:	6879      	ldr	r1, [r7, #4]
 8018bfc:	f100 030c 	add.w	r3, r0, #12
 8018c00:	009b      	lsls	r3, r3, #2
 8018c02:	440b      	add	r3, r1
 8018c04:	605a      	str	r2, [r3, #4]
    p->start_indices[i + pad_count] = p->start_indices[i];
 8018c06:	697a      	ldr	r2, [r7, #20]
 8018c08:	68fb      	ldr	r3, [r7, #12]
 8018c0a:	18d0      	adds	r0, r2, r3
 8018c0c:	687a      	ldr	r2, [r7, #4]
 8018c0e:	697b      	ldr	r3, [r7, #20]
 8018c10:	009b      	lsls	r3, r3, #2
 8018c12:	4413      	add	r3, r2
 8018c14:	685a      	ldr	r2, [r3, #4]
 8018c16:	6879      	ldr	r1, [r7, #4]
 8018c18:	0083      	lsls	r3, r0, #2
 8018c1a:	440b      	add	r3, r1
 8018c1c:	605a      	str	r2, [r3, #4]
    p->stop_indices[i + pad_count] = p->stop_indices[i];
 8018c1e:	697a      	ldr	r2, [r7, #20]
 8018c20:	68fb      	ldr	r3, [r7, #12]
 8018c22:	18d0      	adds	r0, r2, r3
 8018c24:	687a      	ldr	r2, [r7, #4]
 8018c26:	697b      	ldr	r3, [r7, #20]
 8018c28:	3306      	adds	r3, #6
 8018c2a:	009b      	lsls	r3, r3, #2
 8018c2c:	4413      	add	r3, r2
 8018c2e:	685a      	ldr	r2, [r3, #4]
 8018c30:	6879      	ldr	r1, [r7, #4]
 8018c32:	1d83      	adds	r3, r0, #6
 8018c34:	009b      	lsls	r3, r3, #2
 8018c36:	440b      	add	r3, r1
 8018c38:	605a      	str	r2, [r3, #4]
  for (int i = p->start_indices_count - 1; i >= 0; --i) {
 8018c3a:	697b      	ldr	r3, [r7, #20]
 8018c3c:	3b01      	subs	r3, #1
 8018c3e:	617b      	str	r3, [r7, #20]
 8018c40:	697b      	ldr	r3, [r7, #20]
 8018c42:	2b00      	cmp	r3, #0
 8018c44:	dad0      	bge.n	8018be8 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0x68>
  }
  for (int i = 0; i < pad_count; ++i) {
 8018c46:	2300      	movs	r3, #0
 8018c48:	613b      	str	r3, [r7, #16]
 8018c4a:	e016      	b.n	8018c7a <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0xfa>
    p->start_indices[i] = 0;
 8018c4c:	687a      	ldr	r2, [r7, #4]
 8018c4e:	693b      	ldr	r3, [r7, #16]
 8018c50:	009b      	lsls	r3, r3, #2
 8018c52:	4413      	add	r3, r2
 8018c54:	2200      	movs	r2, #0
 8018c56:	605a      	str	r2, [r3, #4]
    p->stop_indices[i] = 1;
 8018c58:	687a      	ldr	r2, [r7, #4]
 8018c5a:	693b      	ldr	r3, [r7, #16]
 8018c5c:	3306      	adds	r3, #6
 8018c5e:	009b      	lsls	r3, r3, #2
 8018c60:	4413      	add	r3, r2
 8018c62:	2201      	movs	r2, #1
 8018c64:	605a      	str	r2, [r3, #4]
    p->strides[i] = 1;
 8018c66:	687a      	ldr	r2, [r7, #4]
 8018c68:	693b      	ldr	r3, [r7, #16]
 8018c6a:	330c      	adds	r3, #12
 8018c6c:	009b      	lsls	r3, r3, #2
 8018c6e:	4413      	add	r3, r2
 8018c70:	2201      	movs	r2, #1
 8018c72:	605a      	str	r2, [r3, #4]
  for (int i = 0; i < pad_count; ++i) {
 8018c74:	693b      	ldr	r3, [r7, #16]
 8018c76:	3301      	adds	r3, #1
 8018c78:	613b      	str	r3, [r7, #16]
 8018c7a:	693a      	ldr	r2, [r7, #16]
 8018c7c:	68fb      	ldr	r3, [r7, #12]
 8018c7e:	429a      	cmp	r2, r3
 8018c80:	dbe4      	blt.n	8018c4c <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi+0xcc>
  }

  // Pad masks with 0s or 1s as required.
  p->shrink_axis_mask <<= pad_count;
 8018c82:	687b      	ldr	r3, [r7, #4]
 8018c84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8018c88:	461a      	mov	r2, r3
 8018c8a:	68fb      	ldr	r3, [r7, #12]
 8018c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8018c90:	b29a      	uxth	r2, r3
 8018c92:	687b      	ldr	r3, [r7, #4]
 8018c94:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  p->ellipsis_mask <<= pad_count;
 8018c98:	687b      	ldr	r3, [r7, #4]
 8018c9a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8018c9e:	461a      	mov	r2, r3
 8018ca0:	68fb      	ldr	r3, [r7, #12]
 8018ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8018ca6:	b29a      	uxth	r2, r3
 8018ca8:	687b      	ldr	r3, [r7, #4]
 8018caa:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  p->new_axis_mask <<= pad_count;
 8018cae:	687b      	ldr	r3, [r7, #4]
 8018cb0:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8018cb4:	461a      	mov	r2, r3
 8018cb6:	68fb      	ldr	r3, [r7, #12]
 8018cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8018cbc:	b29a      	uxth	r2, r3
 8018cbe:	687b      	ldr	r3, [r7, #4]
 8018cc0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  p->begin_mask <<= pad_count;
 8018cc4:	687b      	ldr	r3, [r7, #4]
 8018cc6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8018cca:	461a      	mov	r2, r3
 8018ccc:	68fb      	ldr	r3, [r7, #12]
 8018cce:	fa02 f303 	lsl.w	r3, r2, r3
 8018cd2:	b29a      	uxth	r2, r3
 8018cd4:	687b      	ldr	r3, [r7, #4]
 8018cd6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  p->end_mask <<= pad_count;
 8018cda:	687b      	ldr	r3, [r7, #4]
 8018cdc:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8018ce0:	461a      	mov	r2, r3
 8018ce2:	68fb      	ldr	r3, [r7, #12]
 8018ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8018ce8:	b29a      	uxth	r2, r3
 8018cea:	687b      	ldr	r3, [r7, #4]
 8018cec:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  p->begin_mask |= (1 << pad_count) - 1;
 8018cf0:	687b      	ldr	r3, [r7, #4]
 8018cf2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8018cf6:	b21a      	sxth	r2, r3
 8018cf8:	2101      	movs	r1, #1
 8018cfa:	68fb      	ldr	r3, [r7, #12]
 8018cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8018d00:	b29b      	uxth	r3, r3
 8018d02:	3b01      	subs	r3, #1
 8018d04:	b29b      	uxth	r3, r3
 8018d06:	b21b      	sxth	r3, r3
 8018d08:	4313      	orrs	r3, r2
 8018d0a:	b21b      	sxth	r3, r3
 8018d0c:	b29a      	uxth	r2, r3
 8018d0e:	687b      	ldr	r3, [r7, #4]
 8018d10:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  p->end_mask |= (1 << pad_count) - 1;
 8018d14:	687b      	ldr	r3, [r7, #4]
 8018d16:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8018d1a:	b21a      	sxth	r2, r3
 8018d1c:	2101      	movs	r1, #1
 8018d1e:	68fb      	ldr	r3, [r7, #12]
 8018d20:	fa01 f303 	lsl.w	r3, r1, r3
 8018d24:	b29b      	uxth	r3, r3
 8018d26:	3b01      	subs	r3, #1
 8018d28:	b29b      	uxth	r3, r3
 8018d2a:	b21b      	sxth	r3, r3
 8018d2c:	4313      	orrs	r3, r2
 8018d2e:	b21b      	sxth	r3, r3
 8018d30:	b29a      	uxth	r2, r3
 8018d32:	687b      	ldr	r3, [r7, #4]
 8018d34:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  p->start_indices_count = dim_count;
 8018d38:	683b      	ldr	r3, [r7, #0]
 8018d3a:	b25a      	sxtb	r2, r3
 8018d3c:	687b      	ldr	r3, [r7, #4]
 8018d3e:	701a      	strb	r2, [r3, #0]
  p->stop_indices_count = dim_count;
 8018d40:	683b      	ldr	r3, [r7, #0]
 8018d42:	b25a      	sxtb	r2, r3
 8018d44:	687b      	ldr	r3, [r7, #4]
 8018d46:	761a      	strb	r2, [r3, #24]
  p->strides_count = dim_count;
 8018d48:	683b      	ldr	r3, [r7, #0]
 8018d4a:	b25a      	sxtb	r2, r3
 8018d4c:	687b      	ldr	r3, [r7, #4]
 8018d4e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 8018d52:	bf00      	nop
 8018d54:	3718      	adds	r7, #24
 8018d56:	46bd      	mov	sp, r7
 8018d58:	bd80      	pop	{r7, pc}

08018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>:
// Return the index for the first element along that axis. This index will be a
// positive integer between [0, axis_size] (or [-1, axis_size -1] if stride < 0)
// that can be used to index directly into the data.
inline int StridedSliceStartForAxis(const tflite::StridedSliceParams& params,
                                    const RuntimeShape& input_shape,
                                    int32_t axis) {
 8018d5a:	b580      	push	{r7, lr}
 8018d5c:	b088      	sub	sp, #32
 8018d5e:	af00      	add	r7, sp, #0
 8018d60:	60f8      	str	r0, [r7, #12]
 8018d62:	60b9      	str	r1, [r7, #8]
 8018d64:	607a      	str	r2, [r7, #4]
  const int32_t axis_size = input_shape.Dims(axis);
 8018d66:	6879      	ldr	r1, [r7, #4]
 8018d68:	68b8      	ldr	r0, [r7, #8]
 8018d6a:	f7f3 ff28 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8018d6e:	61b8      	str	r0, [r7, #24]
  int32_t start = params.start_indices[axis];
 8018d70:	68fa      	ldr	r2, [r7, #12]
 8018d72:	687b      	ldr	r3, [r7, #4]
 8018d74:	009b      	lsls	r3, r3, #2
 8018d76:	4413      	add	r3, r2
 8018d78:	685b      	ldr	r3, [r3, #4]
 8018d7a:	61fb      	str	r3, [r7, #28]
  const int32_t stride = params.strides[axis];
 8018d7c:	68fa      	ldr	r2, [r7, #12]
 8018d7e:	687b      	ldr	r3, [r7, #4]
 8018d80:	330c      	adds	r3, #12
 8018d82:	009b      	lsls	r3, r3, #2
 8018d84:	4413      	add	r3, r2
 8018d86:	685b      	ldr	r3, [r3, #4]
 8018d88:	617b      	str	r3, [r7, #20]
  const int32_t begin_mask = (params.begin_mask & 1 << axis);
 8018d8a:	68fb      	ldr	r3, [r7, #12]
 8018d8c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8018d90:	4619      	mov	r1, r3
 8018d92:	2201      	movs	r2, #1
 8018d94:	687b      	ldr	r3, [r7, #4]
 8018d96:	fa02 f303 	lsl.w	r3, r2, r3
 8018d9a:	400b      	ands	r3, r1
 8018d9c:	613b      	str	r3, [r7, #16]
  if (start < 0) {
 8018d9e:	69fb      	ldr	r3, [r7, #28]
 8018da0:	2b00      	cmp	r3, #0
 8018da2:	da03      	bge.n	8018dac <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl+0x52>
    start += axis_size;
 8018da4:	69fa      	ldr	r2, [r7, #28]
 8018da6:	69bb      	ldr	r3, [r7, #24]
 8018da8:	4413      	add	r3, r2
 8018daa:	61fb      	str	r3, [r7, #28]
  }
  if (stride > 0) {
 8018dac:	697b      	ldr	r3, [r7, #20]
 8018dae:	2b00      	cmp	r3, #0
 8018db0:	dd06      	ble.n	8018dc0 <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl+0x66>
    start = Clamp(start, 0, axis_size);
 8018db2:	69ba      	ldr	r2, [r7, #24]
 8018db4:	2100      	movs	r1, #0
 8018db6:	69f8      	ldr	r0, [r7, #28]
 8018db8:	f7ff fec5 	bl	8018b46 <_ZN6tflite13strided_slice5ClampEiii>
 8018dbc:	61f8      	str	r0, [r7, #28]
 8018dbe:	e008      	b.n	8018dd2 <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl+0x78>
  } else {
    start = Clamp(start, -1, axis_size - 1);
 8018dc0:	69bb      	ldr	r3, [r7, #24]
 8018dc2:	3b01      	subs	r3, #1
 8018dc4:	461a      	mov	r2, r3
 8018dc6:	f04f 31ff 	mov.w	r1, #4294967295
 8018dca:	69f8      	ldr	r0, [r7, #28]
 8018dcc:	f7ff febb 	bl	8018b46 <_ZN6tflite13strided_slice5ClampEiii>
 8018dd0:	61f8      	str	r0, [r7, #28]
  }
  if (begin_mask) {
 8018dd2:	693b      	ldr	r3, [r7, #16]
 8018dd4:	2b00      	cmp	r3, #0
 8018dd6:	d008      	beq.n	8018dea <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl+0x90>
    if (stride > 0) {
 8018dd8:	697b      	ldr	r3, [r7, #20]
 8018dda:	2b00      	cmp	r3, #0
 8018ddc:	dd02      	ble.n	8018de4 <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl+0x8a>
      start = 0;
 8018dde:	2300      	movs	r3, #0
 8018de0:	61fb      	str	r3, [r7, #28]
 8018de2:	e002      	b.n	8018dea <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl+0x90>
    } else {
      start = axis_size - 1;
 8018de4:	69bb      	ldr	r3, [r7, #24]
 8018de6:	3b01      	subs	r3, #1
 8018de8:	61fb      	str	r3, [r7, #28]
    }
  }
  return start;
 8018dea:	69fb      	ldr	r3, [r7, #28]
}
 8018dec:	4618      	mov	r0, r3
 8018dee:	3720      	adds	r7, #32
 8018df0:	46bd      	mov	sp, r7
 8018df2:	bd80      	pop	{r7, pc}

08018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>:

inline int StridedSliceEndForAxis(const tflite::StridedSliceParams& params,
                                  const RuntimeShape& input_shape, int axis,
                                  int start) {
 8018df4:	b580      	push	{r7, lr}
 8018df6:	b08c      	sub	sp, #48	@ 0x30
 8018df8:	af00      	add	r7, sp, #0
 8018dfa:	60f8      	str	r0, [r7, #12]
 8018dfc:	60b9      	str	r1, [r7, #8]
 8018dfe:	607a      	str	r2, [r7, #4]
 8018e00:	603b      	str	r3, [r7, #0]
  const auto shrink_axis_mask = params.shrink_axis_mask;
 8018e02:	68fb      	ldr	r3, [r7, #12]
 8018e04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8018e08:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const bool shrink_axis = shrink_axis_mask & (1 << axis);
 8018e0a:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8018e0c:	687b      	ldr	r3, [r7, #4]
 8018e0e:	fa42 f303 	asr.w	r3, r2, r3
 8018e12:	f003 0301 	and.w	r3, r3, #1
 8018e16:	2b00      	cmp	r3, #0
 8018e18:	bf14      	ite	ne
 8018e1a:	2301      	movne	r3, #1
 8018e1c:	2300      	moveq	r3, #0
 8018e1e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  const int axis_size = input_shape.Dims(axis);
 8018e22:	6879      	ldr	r1, [r7, #4]
 8018e24:	68b8      	ldr	r0, [r7, #8]
 8018e26:	f7f3 feca 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8018e2a:	6278      	str	r0, [r7, #36]	@ 0x24
  const bool offset = params.offset;
 8018e2c:	68fb      	ldr	r3, [r7, #12]
 8018e2e:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8018e32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (shrink_axis) {
 8018e36:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8018e3a:	2b00      	cmp	r3, #0
 8018e3c:	d008      	beq.n	8018e50 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0x5c>
    if (start >= axis_size) {
 8018e3e:	683a      	ldr	r2, [r7, #0]
 8018e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018e42:	429a      	cmp	r2, r3
 8018e44:	db01      	blt.n	8018e4a <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0x56>
      return start;
 8018e46:	683b      	ldr	r3, [r7, #0]
 8018e48:	e04b      	b.n	8018ee2 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0xee>
    } else {
      return start + 1;
 8018e4a:	683b      	ldr	r3, [r7, #0]
 8018e4c:	3301      	adds	r3, #1
 8018e4e:	e048      	b.n	8018ee2 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0xee>
    }
  }
  const auto* indices = params.stop_indices;
 8018e50:	68fb      	ldr	r3, [r7, #12]
 8018e52:	331c      	adds	r3, #28
 8018e54:	61fb      	str	r3, [r7, #28]
  int end = indices[axis];
 8018e56:	687b      	ldr	r3, [r7, #4]
 8018e58:	009b      	lsls	r3, r3, #2
 8018e5a:	69fa      	ldr	r2, [r7, #28]
 8018e5c:	4413      	add	r3, r2
 8018e5e:	681b      	ldr	r3, [r3, #0]
 8018e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (offset) {
 8018e62:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8018e66:	2b00      	cmp	r3, #0
 8018e68:	d003      	beq.n	8018e72 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0x7e>
    end += start;
 8018e6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018e6c:	683b      	ldr	r3, [r7, #0]
 8018e6e:	4413      	add	r3, r2
 8018e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  const int32_t stride = params.strides[axis];
 8018e72:	68fa      	ldr	r2, [r7, #12]
 8018e74:	687b      	ldr	r3, [r7, #4]
 8018e76:	330c      	adds	r3, #12
 8018e78:	009b      	lsls	r3, r3, #2
 8018e7a:	4413      	add	r3, r2
 8018e7c:	685b      	ldr	r3, [r3, #4]
 8018e7e:	61bb      	str	r3, [r7, #24]
  const int32_t end_mask = (params.end_mask & 1 << axis);
 8018e80:	68fb      	ldr	r3, [r7, #12]
 8018e82:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8018e86:	4619      	mov	r1, r3
 8018e88:	2201      	movs	r2, #1
 8018e8a:	687b      	ldr	r3, [r7, #4]
 8018e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8018e90:	400b      	ands	r3, r1
 8018e92:	617b      	str	r3, [r7, #20]
  if (end < 0) {
 8018e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018e96:	2b00      	cmp	r3, #0
 8018e98:	da03      	bge.n	8018ea2 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0xae>
    end += axis_size;
 8018e9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018e9e:	4413      	add	r3, r2
 8018ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  if (stride > 0) {
 8018ea2:	69bb      	ldr	r3, [r7, #24]
 8018ea4:	2b00      	cmp	r3, #0
 8018ea6:	dd06      	ble.n	8018eb6 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0xc2>
    end = Clamp(end, 0, axis_size);
 8018ea8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018eaa:	2100      	movs	r1, #0
 8018eac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8018eae:	f7ff fe4a 	bl	8018b46 <_ZN6tflite13strided_slice5ClampEiii>
 8018eb2:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8018eb4:	e008      	b.n	8018ec8 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0xd4>
  } else {
    end = Clamp(end, -1, axis_size - 1);
 8018eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018eb8:	3b01      	subs	r3, #1
 8018eba:	461a      	mov	r2, r3
 8018ebc:	f04f 31ff 	mov.w	r1, #4294967295
 8018ec0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8018ec2:	f7ff fe40 	bl	8018b46 <_ZN6tflite13strided_slice5ClampEiii>
 8018ec6:	62f8      	str	r0, [r7, #44]	@ 0x2c
  }
  if (end_mask) {
 8018ec8:	697b      	ldr	r3, [r7, #20]
 8018eca:	2b00      	cmp	r3, #0
 8018ecc:	d008      	beq.n	8018ee0 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0xec>
    if (stride > 0) {
 8018ece:	69bb      	ldr	r3, [r7, #24]
 8018ed0:	2b00      	cmp	r3, #0
 8018ed2:	dd02      	ble.n	8018eda <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0xe6>
      end = axis_size;
 8018ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018ed8:	e002      	b.n	8018ee0 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0xec>
    } else {
      end = -1;
 8018eda:	f04f 33ff 	mov.w	r3, #4294967295
 8018ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  return end;
 8018ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8018ee2:	4618      	mov	r0, r3
 8018ee4:	3730      	adds	r7, #48	@ 0x30
 8018ee6:	46bd      	mov	sp, r7
 8018ee8:	bd80      	pop	{r7, pc}

08018eea <_ZN6tflite13strided_slice12StartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEi>:

// Return the index for the first element along that axis. This index will be a
// positive integer between [0, axis_size] (or [-1, axis_size -1] if stride < 0)
// that can be used to index directly into the data.
inline int StartForAxis(const tflite::StridedSliceParams& params,
                        const RuntimeShape& input_shape, int axis) {
 8018eea:	b580      	push	{r7, lr}
 8018eec:	b08a      	sub	sp, #40	@ 0x28
 8018eee:	af00      	add	r7, sp, #0
 8018ef0:	60f8      	str	r0, [r7, #12]
 8018ef2:	60b9      	str	r1, [r7, #8]
 8018ef4:	607a      	str	r2, [r7, #4]
  const auto begin_mask = params.begin_mask;
 8018ef6:	68fb      	ldr	r3, [r7, #12]
 8018ef8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8018efc:	847b      	strh	r3, [r7, #34]	@ 0x22
  const auto* start_indices = params.start_indices;
 8018efe:	68fb      	ldr	r3, [r7, #12]
 8018f00:	3304      	adds	r3, #4
 8018f02:	61fb      	str	r3, [r7, #28]
  const auto* strides = params.strides;
 8018f04:	68fb      	ldr	r3, [r7, #12]
 8018f06:	3334      	adds	r3, #52	@ 0x34
 8018f08:	61bb      	str	r3, [r7, #24]
  const int axis_size = input_shape.Dims(axis);
 8018f0a:	6879      	ldr	r1, [r7, #4]
 8018f0c:	68b8      	ldr	r0, [r7, #8]
 8018f0e:	f7f3 fe56 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8018f12:	6178      	str	r0, [r7, #20]
  if (axis_size == 0) {
 8018f14:	697b      	ldr	r3, [r7, #20]
 8018f16:	2b00      	cmp	r3, #0
 8018f18:	d101      	bne.n	8018f1e <_ZN6tflite13strided_slice12StartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEi+0x34>
    return 0;
 8018f1a:	2300      	movs	r3, #0
 8018f1c:	e03a      	b.n	8018f94 <_ZN6tflite13strided_slice12StartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEi+0xaa>
  }
  // Begin with the specified index.
  int start = start_indices[axis];
 8018f1e:	687b      	ldr	r3, [r7, #4]
 8018f20:	009b      	lsls	r3, r3, #2
 8018f22:	69fa      	ldr	r2, [r7, #28]
 8018f24:	4413      	add	r3, r2
 8018f26:	681b      	ldr	r3, [r3, #0]
 8018f28:	627b      	str	r3, [r7, #36]	@ 0x24

  // begin_mask override
  if (begin_mask & 1 << axis) {
 8018f2a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8018f2c:	687b      	ldr	r3, [r7, #4]
 8018f2e:	fa42 f303 	asr.w	r3, r2, r3
 8018f32:	f003 0301 	and.w	r3, r3, #1
 8018f36:	2b00      	cmp	r3, #0
 8018f38:	d00d      	beq.n	8018f56 <_ZN6tflite13strided_slice12StartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEi+0x6c>
    if (strides[axis] > 0) {
 8018f3a:	687b      	ldr	r3, [r7, #4]
 8018f3c:	009b      	lsls	r3, r3, #2
 8018f3e:	69ba      	ldr	r2, [r7, #24]
 8018f40:	4413      	add	r3, r2
 8018f42:	681b      	ldr	r3, [r3, #0]
 8018f44:	2b00      	cmp	r3, #0
 8018f46:	dd03      	ble.n	8018f50 <_ZN6tflite13strided_slice12StartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEi+0x66>
      // Forward iteration - use the first element. These values will get
      // clamped below (Note: We could have set them to 0 and axis_size-1, but
      // use lowest() and max() to maintain symmetry with StopForAxis())
      start = std::numeric_limits<int>::lowest();
 8018f48:	f7ff fdf6 	bl	8018b38 <_ZNSt14numeric_limitsIiE6lowestEv>
 8018f4c:	6278      	str	r0, [r7, #36]	@ 0x24
 8018f4e:	e002      	b.n	8018f56 <_ZN6tflite13strided_slice12StartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEi+0x6c>
    } else {
      // Backward iteration - use the last element.
      start = std::numeric_limits<int>::max();
 8018f50:	f7f3 fcd1 	bl	800c8f6 <_ZNSt14numeric_limitsIiE3maxEv>
 8018f54:	6278      	str	r0, [r7, #36]	@ 0x24
    }
  }

  // Handle negative indices
  if (start < 0) {
 8018f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018f58:	2b00      	cmp	r3, #0
 8018f5a:	da03      	bge.n	8018f64 <_ZN6tflite13strided_slice12StartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEi+0x7a>
    start += axis_size;
 8018f5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018f5e:	697b      	ldr	r3, [r7, #20]
 8018f60:	4413      	add	r3, r2
 8018f62:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  // Clamping
  if (strides[axis] > 0) {
 8018f64:	687b      	ldr	r3, [r7, #4]
 8018f66:	009b      	lsls	r3, r3, #2
 8018f68:	69ba      	ldr	r2, [r7, #24]
 8018f6a:	4413      	add	r3, r2
 8018f6c:	681b      	ldr	r3, [r3, #0]
 8018f6e:	2b00      	cmp	r3, #0
 8018f70:	dd06      	ble.n	8018f80 <_ZN6tflite13strided_slice12StartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEi+0x96>
    // Forward iteration
    start = Clamp(start, 0, axis_size);
 8018f72:	697a      	ldr	r2, [r7, #20]
 8018f74:	2100      	movs	r1, #0
 8018f76:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8018f78:	f7ff fde5 	bl	8018b46 <_ZN6tflite13strided_slice5ClampEiii>
 8018f7c:	6278      	str	r0, [r7, #36]	@ 0x24
 8018f7e:	e008      	b.n	8018f92 <_ZN6tflite13strided_slice12StartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEi+0xa8>
  } else {
    // Backward iteration
    start = Clamp(start, -1, axis_size - 1);
 8018f80:	697b      	ldr	r3, [r7, #20]
 8018f82:	3b01      	subs	r3, #1
 8018f84:	461a      	mov	r2, r3
 8018f86:	f04f 31ff 	mov.w	r1, #4294967295
 8018f8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8018f8c:	f7ff fddb 	bl	8018b46 <_ZN6tflite13strided_slice5ClampEiii>
 8018f90:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return start;
 8018f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8018f94:	4618      	mov	r0, r3
 8018f96:	3728      	adds	r7, #40	@ 0x28
 8018f98:	46bd      	mov	sp, r7
 8018f9a:	bd80      	pop	{r7, pc}

08018f9c <_ZN6tflite13strided_slice11StopForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>:
// element. ie. So if you were iterating through all elements of a 1D array of
// size 4, this function would return 4 as the stop, because it is one past the
// "real" indices of 0, 1, 2 & 3.
inline int StopForAxis(const tflite::StridedSliceParams& params,
                       const RuntimeShape& input_shape, int axis,
                       int start_for_axis) {
 8018f9c:	b580      	push	{r7, lr}
 8018f9e:	b08a      	sub	sp, #40	@ 0x28
 8018fa0:	af00      	add	r7, sp, #0
 8018fa2:	60f8      	str	r0, [r7, #12]
 8018fa4:	60b9      	str	r1, [r7, #8]
 8018fa6:	607a      	str	r2, [r7, #4]
 8018fa8:	603b      	str	r3, [r7, #0]
  const auto end_mask = params.end_mask;
 8018faa:	68fb      	ldr	r3, [r7, #12]
 8018fac:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8018fb0:	847b      	strh	r3, [r7, #34]	@ 0x22
  const auto shrink_axis_mask = params.shrink_axis_mask;
 8018fb2:	68fb      	ldr	r3, [r7, #12]
 8018fb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8018fb8:	843b      	strh	r3, [r7, #32]
  const auto* stop_indices = params.stop_indices;
 8018fba:	68fb      	ldr	r3, [r7, #12]
 8018fbc:	331c      	adds	r3, #28
 8018fbe:	61fb      	str	r3, [r7, #28]
  const auto* strides = params.strides;
 8018fc0:	68fb      	ldr	r3, [r7, #12]
 8018fc2:	3334      	adds	r3, #52	@ 0x34
 8018fc4:	61bb      	str	r3, [r7, #24]
  const int axis_size = input_shape.Dims(axis);
 8018fc6:	6879      	ldr	r1, [r7, #4]
 8018fc8:	68b8      	ldr	r0, [r7, #8]
 8018fca:	f7f3 fdf8 	bl	800cbbe <_ZNK6tflite12RuntimeShape4DimsEi>
 8018fce:	6178      	str	r0, [r7, #20]
  if (axis_size == 0) {
 8018fd0:	697b      	ldr	r3, [r7, #20]
 8018fd2:	2b00      	cmp	r3, #0
 8018fd4:	d101      	bne.n	8018fda <_ZN6tflite13strided_slice11StopForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0x3e>
    return 0;
 8018fd6:	2300      	movs	r3, #0
 8018fd8:	e04b      	b.n	8019072 <_ZN6tflite13strided_slice11StopForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0xd6>
  }

  // Begin with the specified index
  const bool shrink_axis = shrink_axis_mask & (1 << axis);
 8018fda:	8c3a      	ldrh	r2, [r7, #32]
 8018fdc:	687b      	ldr	r3, [r7, #4]
 8018fde:	fa42 f303 	asr.w	r3, r2, r3
 8018fe2:	f003 0301 	and.w	r3, r3, #1
 8018fe6:	2b00      	cmp	r3, #0
 8018fe8:	bf14      	ite	ne
 8018fea:	2301      	movne	r3, #1
 8018fec:	2300      	moveq	r3, #0
 8018fee:	74fb      	strb	r3, [r7, #19]
  int stop = stop_indices[axis];
 8018ff0:	687b      	ldr	r3, [r7, #4]
 8018ff2:	009b      	lsls	r3, r3, #2
 8018ff4:	69fa      	ldr	r2, [r7, #28]
 8018ff6:	4413      	add	r3, r2
 8018ff8:	681b      	ldr	r3, [r3, #0]
 8018ffa:	627b      	str	r3, [r7, #36]	@ 0x24

  // When shrinking an axis, the end position does not matter (and can be
  // incorrect when negative indexing is used, see Issue #19260). Always use
  // start_for_axis + 1 to generate a length 1 slice, since start_for_axis has
  // already been adjusted for negative indices.
  if (shrink_axis) {
 8018ffc:	7cfb      	ldrb	r3, [r7, #19]
 8018ffe:	2b00      	cmp	r3, #0
 8019000:	d002      	beq.n	8019008 <_ZN6tflite13strided_slice11StopForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0x6c>
    return start_for_axis + 1;
 8019002:	683b      	ldr	r3, [r7, #0]
 8019004:	3301      	adds	r3, #1
 8019006:	e034      	b.n	8019072 <_ZN6tflite13strided_slice11StopForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0xd6>
  }

  // end_mask override
  if (end_mask & (1 << axis)) {
 8019008:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801900a:	687b      	ldr	r3, [r7, #4]
 801900c:	fa42 f303 	asr.w	r3, r2, r3
 8019010:	f003 0301 	and.w	r3, r3, #1
 8019014:	2b00      	cmp	r3, #0
 8019016:	d00d      	beq.n	8019034 <_ZN6tflite13strided_slice11StopForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0x98>
    if (strides[axis] > 0) {
 8019018:	687b      	ldr	r3, [r7, #4]
 801901a:	009b      	lsls	r3, r3, #2
 801901c:	69ba      	ldr	r2, [r7, #24]
 801901e:	4413      	add	r3, r2
 8019020:	681b      	ldr	r3, [r3, #0]
 8019022:	2b00      	cmp	r3, #0
 8019024:	dd03      	ble.n	801902e <_ZN6tflite13strided_slice11StopForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0x92>
      // Forward iteration - use the last element. These values will get
      // clamped below
      stop = std::numeric_limits<int>::max();
 8019026:	f7f3 fc66 	bl	800c8f6 <_ZNSt14numeric_limitsIiE3maxEv>
 801902a:	6278      	str	r0, [r7, #36]	@ 0x24
 801902c:	e002      	b.n	8019034 <_ZN6tflite13strided_slice11StopForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0x98>
    } else {
      // Backward iteration - use the first element.
      stop = std::numeric_limits<int>::lowest();
 801902e:	f7ff fd83 	bl	8018b38 <_ZNSt14numeric_limitsIiE6lowestEv>
 8019032:	6278      	str	r0, [r7, #36]	@ 0x24
    }
  }

  // Handle negative indices
  if (stop < 0) {
 8019034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019036:	2b00      	cmp	r3, #0
 8019038:	da03      	bge.n	8019042 <_ZN6tflite13strided_slice11StopForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0xa6>
    stop += axis_size;
 801903a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801903c:	697b      	ldr	r3, [r7, #20]
 801903e:	4413      	add	r3, r2
 8019040:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  // Clamping
  // Because the end index points one past the last element, we need slightly
  // different clamping ranges depending on the direction.
  if (strides[axis] > 0) {
 8019042:	687b      	ldr	r3, [r7, #4]
 8019044:	009b      	lsls	r3, r3, #2
 8019046:	69ba      	ldr	r2, [r7, #24]
 8019048:	4413      	add	r3, r2
 801904a:	681b      	ldr	r3, [r3, #0]
 801904c:	2b00      	cmp	r3, #0
 801904e:	dd06      	ble.n	801905e <_ZN6tflite13strided_slice11StopForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0xc2>
    // Forward iteration
    stop = Clamp(stop, 0, axis_size);
 8019050:	697a      	ldr	r2, [r7, #20]
 8019052:	2100      	movs	r1, #0
 8019054:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019056:	f7ff fd76 	bl	8018b46 <_ZN6tflite13strided_slice5ClampEiii>
 801905a:	6278      	str	r0, [r7, #36]	@ 0x24
 801905c:	e008      	b.n	8019070 <_ZN6tflite13strided_slice11StopForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii+0xd4>
  } else {
    // Backward iteration
    stop = Clamp(stop, -1, axis_size - 1);
 801905e:	697b      	ldr	r3, [r7, #20]
 8019060:	3b01      	subs	r3, #1
 8019062:	461a      	mov	r2, r3
 8019064:	f04f 31ff 	mov.w	r1, #4294967295
 8019068:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801906a:	f7ff fd6c 	bl	8018b46 <_ZN6tflite13strided_slice5ClampEiii>
 801906e:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return stop;
 8019070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8019072:	4618      	mov	r0, r3
 8019074:	3728      	adds	r7, #40	@ 0x28
 8019076:	46bd      	mov	sp, r7
 8019078:	bd80      	pop	{r7, pc}

0801907a <_ZN6tflite3ops5micro13strided_slice19StridedSliceContextC1EP13TfLiteContextP10TfLiteNode>:
constexpr int kEndTensor = 2;
constexpr int kStridesTensor = 3;
constexpr int kOutputTensor = 0;

struct StridedSliceContext {
  StridedSliceContext(TfLiteContext* context, TfLiteNode* node) {
 801907a:	b580      	push	{r7, lr}
 801907c:	b084      	sub	sp, #16
 801907e:	af00      	add	r7, sp, #0
 8019080:	60f8      	str	r0, [r7, #12]
 8019082:	60b9      	str	r1, [r7, #8]
 8019084:	607a      	str	r2, [r7, #4]
    params = reinterpret_cast<TfLiteStridedSliceParams*>(node->builtin_data);
 8019086:	687b      	ldr	r3, [r7, #4]
 8019088:	695a      	ldr	r2, [r3, #20]
 801908a:	68fb      	ldr	r3, [r7, #12]
 801908c:	601a      	str	r2, [r3, #0]
    micro_context = GetMicroContext(context);
 801908e:	68b8      	ldr	r0, [r7, #8]
 8019090:	f7f7 fdc1 	bl	8010c16 <_ZN6tflite15GetMicroContextEPK13TfLiteContext>
 8019094:	4602      	mov	r2, r0
 8019096:	68fb      	ldr	r3, [r7, #12]
 8019098:	605a      	str	r2, [r3, #4]
    input = micro_context->AllocateTempInputTensor(node, kInputTensor);
 801909a:	68fb      	ldr	r3, [r7, #12]
 801909c:	685b      	ldr	r3, [r3, #4]
 801909e:	2200      	movs	r2, #0
 80190a0:	6879      	ldr	r1, [r7, #4]
 80190a2:	4618      	mov	r0, r3
 80190a4:	f7f7 f8d9 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 80190a8:	4602      	mov	r2, r0
 80190aa:	68fb      	ldr	r3, [r7, #12]
 80190ac:	609a      	str	r2, [r3, #8]
    begin = micro_context->AllocateTempInputTensor(node, kBeginTensor);
 80190ae:	68fb      	ldr	r3, [r7, #12]
 80190b0:	685b      	ldr	r3, [r3, #4]
 80190b2:	2201      	movs	r2, #1
 80190b4:	6879      	ldr	r1, [r7, #4]
 80190b6:	4618      	mov	r0, r3
 80190b8:	f7f7 f8cf 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 80190bc:	4602      	mov	r2, r0
 80190be:	68fb      	ldr	r3, [r7, #12]
 80190c0:	60da      	str	r2, [r3, #12]
    end = micro_context->AllocateTempInputTensor(node, kEndTensor);
 80190c2:	68fb      	ldr	r3, [r7, #12]
 80190c4:	685b      	ldr	r3, [r3, #4]
 80190c6:	2202      	movs	r2, #2
 80190c8:	6879      	ldr	r1, [r7, #4]
 80190ca:	4618      	mov	r0, r3
 80190cc:	f7f7 f8c5 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 80190d0:	4602      	mov	r2, r0
 80190d2:	68fb      	ldr	r3, [r7, #12]
 80190d4:	611a      	str	r2, [r3, #16]
    strides = micro_context->AllocateTempInputTensor(node, kStridesTensor);
 80190d6:	68fb      	ldr	r3, [r7, #12]
 80190d8:	685b      	ldr	r3, [r3, #4]
 80190da:	2203      	movs	r2, #3
 80190dc:	6879      	ldr	r1, [r7, #4]
 80190de:	4618      	mov	r0, r3
 80190e0:	f7f7 f8bb 	bl	801025a <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
 80190e4:	4602      	mov	r2, r0
 80190e6:	68fb      	ldr	r3, [r7, #12]
 80190e8:	615a      	str	r2, [r3, #20]
    output = micro_context->AllocateTempOutputTensor(node, kOutputTensor);
 80190ea:	68fb      	ldr	r3, [r7, #12]
 80190ec:	685b      	ldr	r3, [r3, #4]
 80190ee:	2200      	movs	r2, #0
 80190f0:	6879      	ldr	r1, [r7, #4]
 80190f2:	4618      	mov	r0, r3
 80190f4:	f7f7 f8d4 	bl	80102a0 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
 80190f8:	4602      	mov	r2, r0
 80190fa:	68fb      	ldr	r3, [r7, #12]
 80190fc:	619a      	str	r2, [r3, #24]
    dims = NumDimensions(input);
 80190fe:	68fb      	ldr	r3, [r7, #12]
 8019100:	689b      	ldr	r3, [r3, #8]
 8019102:	4618      	mov	r0, r3
 8019104:	f7f3 fe66 	bl	800cdd4 <_ZN6tflite13NumDimensionsEPK12TfLiteTensor>
 8019108:	4602      	mov	r2, r0
 801910a:	68fb      	ldr	r3, [r7, #12]
 801910c:	61da      	str	r2, [r3, #28]
  }
 801910e:	68fb      	ldr	r3, [r7, #12]
 8019110:	4618      	mov	r0, r3
 8019112:	3710      	adds	r7, #16
 8019114:	46bd      	mov	sp, r7
 8019116:	bd80      	pop	{r7, pc}

08019118 <_ZN6tflite3ops5micro13strided_slice19StridedSliceContextD1Ev>:
  ~StridedSliceContext() {
 8019118:	b580      	push	{r7, lr}
 801911a:	b082      	sub	sp, #8
 801911c:	af00      	add	r7, sp, #0
 801911e:	6078      	str	r0, [r7, #4]
    micro_context->DeallocateTempTfLiteTensor(input);
 8019120:	687b      	ldr	r3, [r7, #4]
 8019122:	6858      	ldr	r0, [r3, #4]
 8019124:	687b      	ldr	r3, [r7, #4]
 8019126:	685b      	ldr	r3, [r3, #4]
 8019128:	681b      	ldr	r3, [r3, #0]
 801912a:	3318      	adds	r3, #24
 801912c:	681b      	ldr	r3, [r3, #0]
 801912e:	687a      	ldr	r2, [r7, #4]
 8019130:	6892      	ldr	r2, [r2, #8]
 8019132:	4611      	mov	r1, r2
 8019134:	4798      	blx	r3
    micro_context->DeallocateTempTfLiteTensor(begin);
 8019136:	687b      	ldr	r3, [r7, #4]
 8019138:	6858      	ldr	r0, [r3, #4]
 801913a:	687b      	ldr	r3, [r7, #4]
 801913c:	685b      	ldr	r3, [r3, #4]
 801913e:	681b      	ldr	r3, [r3, #0]
 8019140:	3318      	adds	r3, #24
 8019142:	681b      	ldr	r3, [r3, #0]
 8019144:	687a      	ldr	r2, [r7, #4]
 8019146:	68d2      	ldr	r2, [r2, #12]
 8019148:	4611      	mov	r1, r2
 801914a:	4798      	blx	r3
    micro_context->DeallocateTempTfLiteTensor(end);
 801914c:	687b      	ldr	r3, [r7, #4]
 801914e:	6858      	ldr	r0, [r3, #4]
 8019150:	687b      	ldr	r3, [r7, #4]
 8019152:	685b      	ldr	r3, [r3, #4]
 8019154:	681b      	ldr	r3, [r3, #0]
 8019156:	3318      	adds	r3, #24
 8019158:	681b      	ldr	r3, [r3, #0]
 801915a:	687a      	ldr	r2, [r7, #4]
 801915c:	6912      	ldr	r2, [r2, #16]
 801915e:	4611      	mov	r1, r2
 8019160:	4798      	blx	r3
    micro_context->DeallocateTempTfLiteTensor(strides);
 8019162:	687b      	ldr	r3, [r7, #4]
 8019164:	6858      	ldr	r0, [r3, #4]
 8019166:	687b      	ldr	r3, [r7, #4]
 8019168:	685b      	ldr	r3, [r3, #4]
 801916a:	681b      	ldr	r3, [r3, #0]
 801916c:	3318      	adds	r3, #24
 801916e:	681b      	ldr	r3, [r3, #0]
 8019170:	687a      	ldr	r2, [r7, #4]
 8019172:	6952      	ldr	r2, [r2, #20]
 8019174:	4611      	mov	r1, r2
 8019176:	4798      	blx	r3
    micro_context->DeallocateTempTfLiteTensor(output);
 8019178:	687b      	ldr	r3, [r7, #4]
 801917a:	6858      	ldr	r0, [r3, #4]
 801917c:	687b      	ldr	r3, [r7, #4]
 801917e:	685b      	ldr	r3, [r3, #4]
 8019180:	681b      	ldr	r3, [r3, #0]
 8019182:	3318      	adds	r3, #24
 8019184:	681b      	ldr	r3, [r3, #0]
 8019186:	687a      	ldr	r2, [r7, #4]
 8019188:	6992      	ldr	r2, [r2, #24]
 801918a:	4611      	mov	r1, r2
 801918c:	4798      	blx	r3
  }
 801918e:	687b      	ldr	r3, [r7, #4]
 8019190:	4618      	mov	r0, r3
 8019192:	3708      	adds	r7, #8
 8019194:	46bd      	mov	sp, r7
 8019196:	bd80      	pop	{r7, pc}

08019198 <_ZN6tflite3ops5micro13strided_slice23BuildStridedSliceParamsEPNS2_19StridedSliceContextE>:
// This Op only supports 1-4D cases and since we use the reference 4D
// implementation, the 1-3D tensors are mapped to 4D.
const int kMaxDim = 4;

tflite::StridedSliceParams BuildStridedSliceParams(
    StridedSliceContext* op_context) {
 8019198:	b580      	push	{r7, lr}
 801919a:	b084      	sub	sp, #16
 801919c:	af00      	add	r7, sp, #0
 801919e:	6078      	str	r0, [r7, #4]
 80191a0:	6039      	str	r1, [r7, #0]
  tflite::StridedSliceParams op_params;
  op_params.start_indices_count = op_context->dims;
 80191a2:	683b      	ldr	r3, [r7, #0]
 80191a4:	69db      	ldr	r3, [r3, #28]
 80191a6:	b25a      	sxtb	r2, r3
 80191a8:	687b      	ldr	r3, [r7, #4]
 80191aa:	701a      	strb	r2, [r3, #0]
  op_params.stop_indices_count = op_context->dims;
 80191ac:	683b      	ldr	r3, [r7, #0]
 80191ae:	69db      	ldr	r3, [r3, #28]
 80191b0:	b25a      	sxtb	r2, r3
 80191b2:	687b      	ldr	r3, [r7, #4]
 80191b4:	761a      	strb	r2, [r3, #24]
  op_params.strides_count = op_context->dims;
 80191b6:	683b      	ldr	r3, [r7, #0]
 80191b8:	69db      	ldr	r3, [r3, #28]
 80191ba:	b25a      	sxtb	r2, r3
 80191bc:	687b      	ldr	r3, [r7, #4]
 80191be:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  for (int i = 0; i < op_context->dims; ++i) {
 80191c2:	2300      	movs	r3, #0
 80191c4:	60fb      	str	r3, [r7, #12]
 80191c6:	e031      	b.n	801922c <_ZN6tflite3ops5micro13strided_slice23BuildStridedSliceParamsEPNS2_19StridedSliceContextE+0x94>
    op_params.start_indices[i] = GetTensorData<int32_t>(op_context->begin)[i];
 80191c8:	683b      	ldr	r3, [r7, #0]
 80191ca:	68db      	ldr	r3, [r3, #12]
 80191cc:	4618      	mov	r0, r3
 80191ce:	f7f9 fb01 	bl	80127d4 <_ZN6tflite13GetTensorDataIlEEPT_P12TfLiteTensor>
 80191d2:	4602      	mov	r2, r0
 80191d4:	68fb      	ldr	r3, [r7, #12]
 80191d6:	009b      	lsls	r3, r3, #2
 80191d8:	4413      	add	r3, r2
 80191da:	681a      	ldr	r2, [r3, #0]
 80191dc:	6879      	ldr	r1, [r7, #4]
 80191de:	68fb      	ldr	r3, [r7, #12]
 80191e0:	009b      	lsls	r3, r3, #2
 80191e2:	440b      	add	r3, r1
 80191e4:	605a      	str	r2, [r3, #4]
    op_params.stop_indices[i] = GetTensorData<int32_t>(op_context->end)[i];
 80191e6:	683b      	ldr	r3, [r7, #0]
 80191e8:	691b      	ldr	r3, [r3, #16]
 80191ea:	4618      	mov	r0, r3
 80191ec:	f7f9 faf2 	bl	80127d4 <_ZN6tflite13GetTensorDataIlEEPT_P12TfLiteTensor>
 80191f0:	4602      	mov	r2, r0
 80191f2:	68fb      	ldr	r3, [r7, #12]
 80191f4:	009b      	lsls	r3, r3, #2
 80191f6:	4413      	add	r3, r2
 80191f8:	681a      	ldr	r2, [r3, #0]
 80191fa:	6879      	ldr	r1, [r7, #4]
 80191fc:	68fb      	ldr	r3, [r7, #12]
 80191fe:	3306      	adds	r3, #6
 8019200:	009b      	lsls	r3, r3, #2
 8019202:	440b      	add	r3, r1
 8019204:	605a      	str	r2, [r3, #4]
    op_params.strides[i] = GetTensorData<int32_t>(op_context->strides)[i];
 8019206:	683b      	ldr	r3, [r7, #0]
 8019208:	695b      	ldr	r3, [r3, #20]
 801920a:	4618      	mov	r0, r3
 801920c:	f7f9 fae2 	bl	80127d4 <_ZN6tflite13GetTensorDataIlEEPT_P12TfLiteTensor>
 8019210:	4602      	mov	r2, r0
 8019212:	68fb      	ldr	r3, [r7, #12]
 8019214:	009b      	lsls	r3, r3, #2
 8019216:	4413      	add	r3, r2
 8019218:	681a      	ldr	r2, [r3, #0]
 801921a:	6879      	ldr	r1, [r7, #4]
 801921c:	68fb      	ldr	r3, [r7, #12]
 801921e:	330c      	adds	r3, #12
 8019220:	009b      	lsls	r3, r3, #2
 8019222:	440b      	add	r3, r1
 8019224:	605a      	str	r2, [r3, #4]
  for (int i = 0; i < op_context->dims; ++i) {
 8019226:	68fb      	ldr	r3, [r7, #12]
 8019228:	3301      	adds	r3, #1
 801922a:	60fb      	str	r3, [r7, #12]
 801922c:	683b      	ldr	r3, [r7, #0]
 801922e:	69db      	ldr	r3, [r3, #28]
 8019230:	68fa      	ldr	r2, [r7, #12]
 8019232:	429a      	cmp	r2, r3
 8019234:	dbc8      	blt.n	80191c8 <_ZN6tflite3ops5micro13strided_slice23BuildStridedSliceParamsEPNS2_19StridedSliceContextE+0x30>
  }

  op_params.begin_mask = op_context->params->begin_mask;
 8019236:	683b      	ldr	r3, [r7, #0]
 8019238:	681b      	ldr	r3, [r3, #0]
 801923a:	681b      	ldr	r3, [r3, #0]
 801923c:	b29a      	uxth	r2, r3
 801923e:	687b      	ldr	r3, [r7, #4]
 8019240:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  op_params.ellipsis_mask = 0;
 8019244:	687b      	ldr	r3, [r7, #4]
 8019246:	2200      	movs	r2, #0
 8019248:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  op_params.end_mask = op_context->params->end_mask;
 801924c:	683b      	ldr	r3, [r7, #0]
 801924e:	681b      	ldr	r3, [r3, #0]
 8019250:	685b      	ldr	r3, [r3, #4]
 8019252:	b29a      	uxth	r2, r3
 8019254:	687b      	ldr	r3, [r7, #4]
 8019256:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  op_params.new_axis_mask = 0;
 801925a:	687b      	ldr	r3, [r7, #4]
 801925c:	2200      	movs	r2, #0
 801925e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  op_params.shrink_axis_mask = op_context->params->shrink_axis_mask;
 8019262:	683b      	ldr	r3, [r7, #0]
 8019264:	681b      	ldr	r3, [r3, #0]
 8019266:	691b      	ldr	r3, [r3, #16]
 8019268:	b29a      	uxth	r2, r3
 801926a:	687b      	ldr	r3, [r7, #4]
 801926c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  return op_params;
 8019270:	bf00      	nop
}
 8019272:	6878      	ldr	r0, [r7, #4]
 8019274:	3710      	adds	r7, #16
 8019276:	46bd      	mov	sp, r7
 8019278:	bd80      	pop	{r7, pc}
	...

0801927c <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE>:

// Processes the indexing tensors (begin, end and strides) to resize the
// output tensor. This function is callable from both Prepare() and Eval() as
// long as the caller ensures the indexing tensors are present.
TfLiteStatus CheckOutputSize(TfLiteContext* context,
                             StridedSliceContext* op_context) {
 801927c:	b590      	push	{r4, r7, lr}
 801927e:	b0ab      	sub	sp, #172	@ 0xac
 8019280:	af04      	add	r7, sp, #16
 8019282:	6078      	str	r0, [r7, #4]
 8019284:	6039      	str	r1, [r7, #0]
  using ::tflite::strided_slice::StartForAxis;
  using ::tflite::strided_slice::StopForAxis;
  TfLiteIntArray* output_shape = op_context->output->dims;
 8019286:	683b      	ldr	r3, [r7, #0]
 8019288:	699b      	ldr	r3, [r3, #24]
 801928a:	689b      	ldr	r3, [r3, #8]
 801928c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  int shape_size = 0;
 8019290:	2300      	movs	r3, #0
 8019292:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  auto op_params = BuildStridedSliceParams(op_context);
 8019296:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801929a:	6839      	ldr	r1, [r7, #0]
 801929c:	4618      	mov	r0, r3
 801929e:	f7ff ff7b 	bl	8019198 <_ZN6tflite3ops5micro13strided_slice23BuildStridedSliceParamsEPNS2_19StridedSliceContextE>
  auto input_shape = GetTensorShape(op_context->input);
 80192a2:	683b      	ldr	r3, [r7, #0]
 80192a4:	689a      	ldr	r2, [r3, #8]
 80192a6:	f107 0308 	add.w	r3, r7, #8
 80192aa:	4611      	mov	r1, r2
 80192ac:	4618      	mov	r0, r3
 80192ae:	f7f3 fc25 	bl	800cafc <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  for (int idx = 0; idx < op_context->dims; ++idx) {
 80192b2:	2300      	movs	r3, #0
 80192b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80192b8:	e098      	b.n	80193ec <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x170>
    int32_t stride = GetTensorData<int32_t>(op_context->strides)[idx];
 80192ba:	683b      	ldr	r3, [r7, #0]
 80192bc:	695b      	ldr	r3, [r3, #20]
 80192be:	4618      	mov	r0, r3
 80192c0:	f7f9 fa88 	bl	80127d4 <_ZN6tflite13GetTensorDataIlEEPT_P12TfLiteTensor>
 80192c4:	4602      	mov	r2, r0
 80192c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80192ca:	009b      	lsls	r3, r3, #2
 80192cc:	4413      	add	r3, r2
 80192ce:	681b      	ldr	r3, [r3, #0]
 80192d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    TF_LITE_ENSURE_MSG(context, stride != 0, "stride value has to be non-zero");
 80192d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80192d8:	2b00      	cmp	r3, #0
 80192da:	d106      	bne.n	80192ea <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x6e>
 80192dc:	687b      	ldr	r3, [r7, #4]
 80192de:	695b      	ldr	r3, [r3, #20]
 80192e0:	4959      	ldr	r1, [pc, #356]	@ (8019448 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x1cc>)
 80192e2:	6878      	ldr	r0, [r7, #4]
 80192e4:	4798      	blx	r3
 80192e6:	2401      	movs	r4, #1
 80192e8:	e0a3      	b.n	8019432 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x1b6>
    int32_t begin = StartForAxis(op_params, input_shape, idx);
 80192ea:	f107 0108 	add.w	r1, r7, #8
 80192ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80192f2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80192f6:	4618      	mov	r0, r3
 80192f8:	f7ff fdf7 	bl	8018eea <_ZN6tflite13strided_slice12StartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEi>
 80192fc:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    int32_t end = StopForAxis(op_params, input_shape, idx, begin);
 8019300:	f107 0108 	add.w	r1, r7, #8
 8019304:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8019308:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801930c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8019310:	f7ff fe44 	bl	8018f9c <_ZN6tflite13strided_slice11StopForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 8019314:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

    // When shrinking an axis, the end position does not matter (and can be
    // incorrect when negative indexing is used, see Issue #19260). Always use
    // begin + 1 to generate a length 1 slice, since begin has
    // already been adjusted for negative indices by StartForAxis.
    const bool shrink_axis = op_context->params->shrink_axis_mask & (1 << idx);
 8019318:	683b      	ldr	r3, [r7, #0]
 801931a:	681b      	ldr	r3, [r3, #0]
 801931c:	691a      	ldr	r2, [r3, #16]
 801931e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8019322:	fa42 f303 	asr.w	r3, r2, r3
 8019326:	f003 0301 	and.w	r3, r3, #1
 801932a:	2b00      	cmp	r3, #0
 801932c:	bf14      	ite	ne
 801932e:	2301      	movne	r3, #1
 8019330:	2300      	moveq	r3, #0
 8019332:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (shrink_axis) {
 8019336:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801933a:	2b00      	cmp	r3, #0
 801933c:	d004      	beq.n	8019348 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0xcc>
      end = begin + 1;
 801933e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8019342:	3301      	adds	r3, #1
 8019344:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    }

    // This is valid for both positive and negative strides
    int32_t dim_shape = std::ceil((end - begin) / static_cast<float>(stride));
 8019348:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 801934c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8019350:	1ad3      	subs	r3, r2, r3
 8019352:	ee07 3a90 	vmov	s15, r3
 8019356:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801935a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801935e:	ee07 3a90 	vmov	s15, r3
 8019362:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019366:	eec7 6a27 	vdiv.f32	s13, s14, s15
 801936a:	eeb0 0a66 	vmov.f32	s0, s13
 801936e:	f7f9 fa77 	bl	8012860 <_ZSt4ceilf>
 8019372:	eef0 7a40 	vmov.f32	s15, s0
 8019376:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801937a:	ee17 3a90 	vmov	r3, s15
 801937e:	67bb      	str	r3, [r7, #120]	@ 0x78
    dim_shape = dim_shape < 0 ? 0 : dim_shape;
 8019380:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8019382:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8019386:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (!shrink_axis) {
 8019388:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801938c:	f083 0301 	eor.w	r3, r3, #1
 8019390:	b2db      	uxtb	r3, r3
 8019392:	2b00      	cmp	r3, #0
 8019394:	d025      	beq.n	80193e2 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x166>
      TF_LITE_ENSURE_EQ(context, output_shape->data[shape_size], dim_shape);
 8019396:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 801939a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801939e:	009b      	lsls	r3, r3, #2
 80193a0:	4413      	add	r3, r2
 80193a2:	685b      	ldr	r3, [r3, #4]
 80193a4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80193a6:	429a      	cmp	r2, r3
 80193a8:	d016      	beq.n	80193d8 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x15c>
 80193aa:	687b      	ldr	r3, [r7, #4]
 80193ac:	695c      	ldr	r4, [r3, #20]
 80193ae:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80193b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80193b6:	009b      	lsls	r3, r3, #2
 80193b8:	4413      	add	r3, r2
 80193ba:	685b      	ldr	r3, [r3, #4]
 80193bc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80193be:	9203      	str	r2, [sp, #12]
 80193c0:	9302      	str	r3, [sp, #8]
 80193c2:	4b22      	ldr	r3, [pc, #136]	@ (801944c <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x1d0>)
 80193c4:	9301      	str	r3, [sp, #4]
 80193c6:	4b22      	ldr	r3, [pc, #136]	@ (8019450 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x1d4>)
 80193c8:	9300      	str	r3, [sp, #0]
 80193ca:	237a      	movs	r3, #122	@ 0x7a
 80193cc:	4a21      	ldr	r2, [pc, #132]	@ (8019454 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x1d8>)
 80193ce:	4922      	ldr	r1, [pc, #136]	@ (8019458 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x1dc>)
 80193d0:	6878      	ldr	r0, [r7, #4]
 80193d2:	47a0      	blx	r4
 80193d4:	2401      	movs	r4, #1
 80193d6:	e02c      	b.n	8019432 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x1b6>
      shape_size++;
 80193d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80193dc:	3301      	adds	r3, #1
 80193de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  for (int idx = 0; idx < op_context->dims; ++idx) {
 80193e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80193e6:	3301      	adds	r3, #1
 80193e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80193ec:	683b      	ldr	r3, [r7, #0]
 80193ee:	69db      	ldr	r3, [r3, #28]
 80193f0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80193f4:	429a      	cmp	r2, r3
 80193f6:	f6ff af60 	blt.w	80192ba <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x3e>
    }
  }
  TF_LITE_ENSURE_EQ(context, output_shape->size, shape_size);
 80193fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80193fe:	681b      	ldr	r3, [r3, #0]
 8019400:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8019404:	429a      	cmp	r2, r3
 8019406:	d013      	beq.n	8019430 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x1b4>
 8019408:	687b      	ldr	r3, [r7, #4]
 801940a:	695c      	ldr	r4, [r3, #20]
 801940c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8019410:	681b      	ldr	r3, [r3, #0]
 8019412:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8019416:	9203      	str	r2, [sp, #12]
 8019418:	9302      	str	r3, [sp, #8]
 801941a:	4b10      	ldr	r3, [pc, #64]	@ (801945c <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x1e0>)
 801941c:	9301      	str	r3, [sp, #4]
 801941e:	4b10      	ldr	r3, [pc, #64]	@ (8019460 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x1e4>)
 8019420:	9300      	str	r3, [sp, #0]
 8019422:	237e      	movs	r3, #126	@ 0x7e
 8019424:	4a0b      	ldr	r2, [pc, #44]	@ (8019454 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x1d8>)
 8019426:	490c      	ldr	r1, [pc, #48]	@ (8019458 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x1dc>)
 8019428:	6878      	ldr	r0, [r7, #4]
 801942a:	47a0      	blx	r4
 801942c:	2401      	movs	r4, #1
 801942e:	e000      	b.n	8019432 <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE+0x1b6>
  return kTfLiteOk;
 8019430:	2400      	movs	r4, #0
}
 8019432:	f107 0308 	add.w	r3, r7, #8
 8019436:	4618      	mov	r0, r3
 8019438:	f7f3 fbaa 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
 801943c:	4623      	mov	r3, r4
 801943e:	4618      	mov	r0, r3
 8019440:	379c      	adds	r7, #156	@ 0x9c
 8019442:	46bd      	mov	sp, r7
 8019444:	bd90      	pop	{r4, r7, pc}
 8019446:	bf00      	nop
 8019448:	080235d8 	.word	0x080235d8
 801944c:	080236c4 	.word	0x080236c4
 8019450:	080236d0 	.word	0x080236d0
 8019454:	08023650 	.word	0x08023650
 8019458:	080236a8 	.word	0x080236a8
 801945c:	080236f0 	.word	0x080236f0
 8019460:	080236fc 	.word	0x080236fc

08019464 <_ZN6tflite3ops5micro13strided_slice4InitEP13TfLiteContextPKcj>:

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 8019464:	b580      	push	{r7, lr}
 8019466:	b084      	sub	sp, #16
 8019468:	af00      	add	r7, sp, #0
 801946a:	60f8      	str	r0, [r7, #12]
 801946c:	60b9      	str	r1, [r7, #8]
 801946e:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8019470:	68fb      	ldr	r3, [r7, #12]
 8019472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019474:	2b00      	cmp	r3, #0
 8019476:	d101      	bne.n	801947c <_ZN6tflite3ops5micro13strided_slice4InitEP13TfLiteContextPKcj+0x18>
 8019478:	f002 fd14 	bl	801bea4 <abort>
  return context->AllocatePersistentBuffer(context, sizeof(StridedSliceParams));
 801947c:	68fb      	ldr	r3, [r7, #12]
 801947e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019480:	2154      	movs	r1, #84	@ 0x54
 8019482:	68f8      	ldr	r0, [r7, #12]
 8019484:	4798      	blx	r3
 8019486:	4603      	mov	r3, r0
}
 8019488:	4618      	mov	r0, r3
 801948a:	3710      	adds	r7, #16
 801948c:	46bd      	mov	sp, r7
 801948e:	bd80      	pop	{r7, pc}

08019490 <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 8019490:	b590      	push	{r4, r7, lr}
 8019492:	b0a5      	sub	sp, #148	@ 0x94
 8019494:	af04      	add	r7, sp, #16
 8019496:	6078      	str	r0, [r7, #4]
 8019498:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 801949a:	683b      	ldr	r3, [r7, #0]
 801949c:	691b      	ldr	r3, [r3, #16]
 801949e:	2b00      	cmp	r3, #0
 80194a0:	d101      	bne.n	80194a6 <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0x16>
 80194a2:	f002 fcff 	bl	801bea4 <abort>
  StridedSliceParams* op_params =
 80194a6:	683b      	ldr	r3, [r7, #0]
 80194a8:	691b      	ldr	r3, [r3, #16]
 80194aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
      static_cast<StridedSliceParams*>(node->user_data);
  TF_LITE_ENSURE_EQ(context, NumInputs(node), 4);
 80194ac:	6838      	ldr	r0, [r7, #0]
 80194ae:	f7f9 f8a1 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 80194b2:	4603      	mov	r3, r0
 80194b4:	2b04      	cmp	r3, #4
 80194b6:	bf14      	ite	ne
 80194b8:	2301      	movne	r3, #1
 80194ba:	2300      	moveq	r3, #0
 80194bc:	b2db      	uxtb	r3, r3
 80194be:	2b00      	cmp	r3, #0
 80194c0:	d013      	beq.n	80194ea <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0x5a>
 80194c2:	687b      	ldr	r3, [r7, #4]
 80194c4:	695c      	ldr	r4, [r3, #20]
 80194c6:	6838      	ldr	r0, [r7, #0]
 80194c8:	f7f9 f894 	bl	80125f4 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 80194cc:	4603      	mov	r3, r0
 80194ce:	2204      	movs	r2, #4
 80194d0:	9203      	str	r2, [sp, #12]
 80194d2:	9302      	str	r3, [sp, #8]
 80194d4:	4b2e      	ldr	r3, [pc, #184]	@ (8019590 <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0x100>)
 80194d6:	9301      	str	r3, [sp, #4]
 80194d8:	4b2e      	ldr	r3, [pc, #184]	@ (8019594 <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0x104>)
 80194da:	9300      	str	r3, [sp, #0]
 80194dc:	238b      	movs	r3, #139	@ 0x8b
 80194de:	4a2e      	ldr	r2, [pc, #184]	@ (8019598 <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0x108>)
 80194e0:	492e      	ldr	r1, [pc, #184]	@ (801959c <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
 80194e2:	6878      	ldr	r0, [r7, #4]
 80194e4:	47a0      	blx	r4
 80194e6:	2401      	movs	r4, #1
 80194e8:	e04c      	b.n	8019584 <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0xf4>
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 80194ea:	6838      	ldr	r0, [r7, #0]
 80194ec:	f7f9 f895 	bl	801261a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 80194f0:	4603      	mov	r3, r0
 80194f2:	2b01      	cmp	r3, #1
 80194f4:	bf14      	ite	ne
 80194f6:	2301      	movne	r3, #1
 80194f8:	2300      	moveq	r3, #0
 80194fa:	b2db      	uxtb	r3, r3
 80194fc:	2b00      	cmp	r3, #0
 80194fe:	d013      	beq.n	8019528 <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0x98>
 8019500:	687b      	ldr	r3, [r7, #4]
 8019502:	695c      	ldr	r4, [r3, #20]
 8019504:	6838      	ldr	r0, [r7, #0]
 8019506:	f7f9 f888 	bl	801261a <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 801950a:	4603      	mov	r3, r0
 801950c:	2201      	movs	r2, #1
 801950e:	9203      	str	r2, [sp, #12]
 8019510:	9302      	str	r3, [sp, #8]
 8019512:	4b23      	ldr	r3, [pc, #140]	@ (80195a0 <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0x110>)
 8019514:	9301      	str	r3, [sp, #4]
 8019516:	4b23      	ldr	r3, [pc, #140]	@ (80195a4 <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0x114>)
 8019518:	9300      	str	r3, [sp, #0]
 801951a:	238c      	movs	r3, #140	@ 0x8c
 801951c:	4a1e      	ldr	r2, [pc, #120]	@ (8019598 <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0x108>)
 801951e:	491f      	ldr	r1, [pc, #124]	@ (801959c <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0x10c>)
 8019520:	6878      	ldr	r0, [r7, #4]
 8019522:	47a0      	blx	r4
 8019524:	2401      	movs	r4, #1
 8019526:	e02d      	b.n	8019584 <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0xf4>
  StridedSliceContext op_context(context, node);
 8019528:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 801952c:	683a      	ldr	r2, [r7, #0]
 801952e:	6879      	ldr	r1, [r7, #4]
 8019530:	4618      	mov	r0, r3
 8019532:	f7ff fda2 	bl	801907a <_ZN6tflite3ops5micro13strided_slice19StridedSliceContextC1EP13TfLiteContextP10TfLiteNode>
  TF_LITE_ENSURE_MSG(context, op_context.dims <= kMaxDim,
 8019536:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8019538:	2b04      	cmp	r3, #4
 801953a:	dd06      	ble.n	801954a <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0xba>
 801953c:	687b      	ldr	r3, [r7, #4]
 801953e:	695b      	ldr	r3, [r3, #20]
 8019540:	4919      	ldr	r1, [pc, #100]	@ (80195a8 <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0x118>)
 8019542:	6878      	ldr	r0, [r7, #4]
 8019544:	4798      	blx	r3
 8019546:	2401      	movs	r4, #1
 8019548:	e017      	b.n	801957a <_ZN6tflite3ops5micro13strided_slice7PrepareEP13TfLiteContextP10TfLiteNode+0xea>
                     "input dim should not exceed 4");
  auto params = BuildStridedSliceParams(&op_context);
 801954a:	f107 0308 	add.w	r3, r7, #8
 801954e:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8019552:	4611      	mov	r1, r2
 8019554:	4618      	mov	r0, r3
 8019556:	f7ff fe1f 	bl	8019198 <_ZN6tflite3ops5micro13strided_slice23BuildStridedSliceParamsEPNS2_19StridedSliceContextE>
  memcpy(op_params, &params, sizeof(StridedSliceParams));
 801955a:	f107 0308 	add.w	r3, r7, #8
 801955e:	2254      	movs	r2, #84	@ 0x54
 8019560:	4619      	mov	r1, r3
 8019562:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8019564:	f003 f997 	bl	801c896 <memcpy>
  return CheckOutputSize(context, &op_context);
 8019568:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 801956c:	4619      	mov	r1, r3
 801956e:	6878      	ldr	r0, [r7, #4]
 8019570:	f7ff fe84 	bl	801927c <_ZN6tflite3ops5micro13strided_slice15CheckOutputSizeEP13TfLiteContextPNS2_19StridedSliceContextE>
 8019574:	4603      	mov	r3, r0
 8019576:	461c      	mov	r4, r3
 8019578:	bf00      	nop
}
 801957a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 801957e:	4618      	mov	r0, r3
 8019580:	f7ff fdca 	bl	8019118 <_ZN6tflite3ops5micro13strided_slice19StridedSliceContextD1Ev>
 8019584:	4623      	mov	r3, r4
 8019586:	4618      	mov	r0, r3
 8019588:	3784      	adds	r7, #132	@ 0x84
 801958a:	46bd      	mov	sp, r7
 801958c:	bd90      	pop	{r4, r7, pc}
 801958e:	bf00      	nop
 8019590:	08023710 	.word	0x08023710
 8019594:	08023714 	.word	0x08023714
 8019598:	08023650 	.word	0x08023650
 801959c:	080236a8 	.word	0x080236a8
 80195a0:	08023724 	.word	0x08023724
 80195a4:	08023728 	.word	0x08023728
 80195a8:	0802373c 	.word	0x0802373c

080195ac <_ZN6tflite3ops5micro13strided_slice4EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 80195ac:	b590      	push	{r4, r7, lr}
 80195ae:	b0cf      	sub	sp, #316	@ 0x13c
 80195b0:	af02      	add	r7, sp, #8
 80195b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80195b6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80195ba:	6018      	str	r0, [r3, #0]
 80195bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80195c0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80195c4:	6019      	str	r1, [r3, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 80195c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80195ca:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80195ce:	681b      	ldr	r3, [r3, #0]
 80195d0:	691b      	ldr	r3, [r3, #16]
 80195d2:	2b00      	cmp	r3, #0
 80195d4:	d101      	bne.n	80195da <_ZN6tflite3ops5micro13strided_slice4EvalEP13TfLiteContextP10TfLiteNode+0x2e>
 80195d6:	f002 fc65 	bl	801bea4 <abort>
  const StridedSliceParams& op_params =
 80195da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80195de:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80195e2:	681b      	ldr	r3, [r3, #0]
 80195e4:	691b      	ldr	r3, [r3, #16]
 80195e6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
      *(static_cast<const StridedSliceParams*>(node->user_data));

  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 80195ea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80195ee:	f5a3 7198 	sub.w	r1, r3, #304	@ 0x130
 80195f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80195f6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80195fa:	2200      	movs	r2, #0
 80195fc:	6809      	ldr	r1, [r1, #0]
 80195fe:	6818      	ldr	r0, [r3, #0]
 8019600:	f7fc fd49 	bl	8016096 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8019604:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 8019608:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801960c:	f5a3 7198 	sub.w	r1, r3, #304	@ 0x130
 8019610:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8019614:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8019618:	2200      	movs	r2, #0
 801961a:	6809      	ldr	r1, [r1, #0]
 801961c:	6818      	ldr	r0, [r3, #0]
 801961e:	f7fc fd4a 	bl	80160b6 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 8019622:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
  switch (output->type) {
 8019626:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 801962a:	7a1b      	ldrb	r3, [r3, #8]
 801962c:	3b01      	subs	r3, #1
 801962e:	2b08      	cmp	r3, #8
 8019630:	f200 80fb 	bhi.w	801982a <_ZN6tflite3ops5micro13strided_slice4EvalEP13TfLiteContextP10TfLiteNode+0x27e>
 8019634:	a201      	add	r2, pc, #4	@ (adr r2, 801963c <_ZN6tflite3ops5micro13strided_slice4EvalEP13TfLiteContextP10TfLiteNode+0x90>)
 8019636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801963a:	bf00      	nop
 801963c:	08019661 	.word	0x08019661
 8019640:	08019777 	.word	0x08019777
 8019644:	0801982b 	.word	0x0801982b
 8019648:	0801982b 	.word	0x0801982b
 801964c:	0801982b 	.word	0x0801982b
 8019650:	080197d1 	.word	0x080197d1
 8019654:	0801971d 	.word	0x0801971d
 8019658:	0801982b 	.word	0x0801982b
 801965c:	080196c3 	.word	0x080196c3
    case kTfLiteFloat32:
      reference_ops::StridedSlice(op_params,
                                  tflite::micro::GetTensorShape(input),
 8019660:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8019664:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8019668:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 801966c:	4618      	mov	r0, r3
 801966e:	f7fc fd42 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_ops::StridedSlice(op_params,
 8019672:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8019676:	f7f8 fec4 	bl	8012402 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 801967a:	4604      	mov	r4, r0
                                  tflite::micro::GetTensorData<float>(input),
                                  tflite::micro::GetTensorShape(output),
 801967c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8019680:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8019684:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8019688:	4618      	mov	r0, r3
 801968a:	f7fc fd34 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_ops::StridedSlice(op_params,
 801968e:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8019692:	f7f8 fec5 	bl	8012420 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 8019696:	4602      	mov	r2, r0
 8019698:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 801969c:	f107 010c 	add.w	r1, r7, #12
 80196a0:	9200      	str	r2, [sp, #0]
 80196a2:	4622      	mov	r2, r4
 80196a4:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 80196a8:	f000 f8f0 	bl	801988c <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeEPKT_S7_PS8_>
                                  tflite::micro::GetTensorShape(output),
 80196ac:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80196b0:	4618      	mov	r0, r3
 80196b2:	f7f3 fa6d 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                  tflite::micro::GetTensorShape(input),
 80196b6:	f107 030c 	add.w	r3, r7, #12
 80196ba:	4618      	mov	r0, r3
 80196bc:	f7f3 fa68 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                  tflite::micro::GetTensorData<float>(output));
      break;
 80196c0:	e0c3      	b.n	801984a <_ZN6tflite3ops5micro13strided_slice4EvalEP13TfLiteContextP10TfLiteNode+0x29e>
    case kTfLiteInt8:
      reference_ops::StridedSlice(op_params,
                                  tflite::micro::GetTensorShape(input),
 80196c2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80196c6:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 80196ca:	4618      	mov	r0, r3
 80196cc:	f7fc fd13 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_ops::StridedSlice(op_params,
 80196d0:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80196d4:	f7f8 feb3 	bl	801243e <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 80196d8:	4604      	mov	r4, r0
                                  tflite::micro::GetTensorData<int8_t>(input),
                                  tflite::micro::GetTensorShape(output),
 80196da:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80196de:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 80196e2:	4618      	mov	r0, r3
 80196e4:	f7fc fd07 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_ops::StridedSlice(op_params,
 80196e8:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 80196ec:	f7f8 feb6 	bl	801245c <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 80196f0:	4602      	mov	r2, r0
 80196f2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80196f6:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 80196fa:	9200      	str	r2, [sp, #0]
 80196fc:	4622      	mov	r2, r4
 80196fe:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8019702:	f000 f8dc 	bl	80198be <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeEPKT_S7_PS8_>
                                  tflite::micro::GetTensorShape(output),
 8019706:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 801970a:	4618      	mov	r0, r3
 801970c:	f7f3 fa40 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                  tflite::micro::GetTensorShape(input),
 8019710:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8019714:	4618      	mov	r0, r3
 8019716:	f7f3 fa3b 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                  tflite::micro::GetTensorData<int8_t>(output));
      break;
 801971a:	e096      	b.n	801984a <_ZN6tflite3ops5micro13strided_slice4EvalEP13TfLiteContextP10TfLiteNode+0x29e>
    case kTfLiteInt16:
      reference_ops::StridedSlice(
          op_params, tflite::micro::GetTensorShape(input),
 801971c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8019720:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 8019724:	4618      	mov	r0, r3
 8019726:	f7fc fce6 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_ops::StridedSlice(
 801972a:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 801972e:	f7f8 fee7 	bl	8012500 <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
 8019732:	4604      	mov	r4, r0
          tflite::micro::GetTensorData<int16_t>(input),
          tflite::micro::GetTensorShape(output),
 8019734:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8019738:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 801973c:	4618      	mov	r0, r3
 801973e:	f7fc fcda 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_ops::StridedSlice(
 8019742:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8019746:	f7f8 feea 	bl	801251e <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
 801974a:	4602      	mov	r2, r0
 801974c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8019750:	f107 017c 	add.w	r1, r7, #124	@ 0x7c
 8019754:	9200      	str	r2, [sp, #0]
 8019756:	4622      	mov	r2, r4
 8019758:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 801975c:	f000 f8c8 	bl	80198f0 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeEPKT_S7_PS8_>
          tflite::micro::GetTensorShape(output),
 8019760:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8019764:	4618      	mov	r0, r3
 8019766:	f7f3 fa13 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          op_params, tflite::micro::GetTensorShape(input),
 801976a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 801976e:	4618      	mov	r0, r3
 8019770:	f7f3 fa0e 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorData<int16_t>(output));
      break;
 8019774:	e069      	b.n	801984a <_ZN6tflite3ops5micro13strided_slice4EvalEP13TfLiteContextP10TfLiteNode+0x29e>
    case kTfLiteInt32:
      reference_ops::StridedSlice(
          op_params, tflite::micro::GetTensorShape(input),
 8019776:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 801977a:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 801977e:	4618      	mov	r0, r3
 8019780:	f7fc fcb9 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_ops::StridedSlice(
 8019784:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8019788:	f7f8 ff5a 	bl	8012640 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 801978c:	4604      	mov	r4, r0
          tflite::micro::GetTensorData<int32_t>(input),
          tflite::micro::GetTensorShape(output),
 801978e:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8019792:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8019796:	4618      	mov	r0, r3
 8019798:	f7fc fcad 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_ops::StridedSlice(
 801979c:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 80197a0:	f7f8 ff5d 	bl	801265e <_ZN6tflite5micro13GetTensorDataIlEEPT_P16TfLiteEvalTensor>
 80197a4:	4602      	mov	r2, r0
 80197a6:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80197aa:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 80197ae:	9200      	str	r2, [sp, #0]
 80197b0:	4622      	mov	r2, r4
 80197b2:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 80197b6:	f000 f8b4 	bl	8019922 <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeEPKT_S7_PS8_>
          tflite::micro::GetTensorShape(output),
 80197ba:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80197be:	4618      	mov	r0, r3
 80197c0:	f7f3 f9e6 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          op_params, tflite::micro::GetTensorShape(input),
 80197c4:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80197c8:	4618      	mov	r0, r3
 80197ca:	f7f3 f9e1 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
          tflite::micro::GetTensorData<int32_t>(output));
      break;
 80197ce:	e03c      	b.n	801984a <_ZN6tflite3ops5micro13strided_slice4EvalEP13TfLiteContextP10TfLiteNode+0x29e>
    case kTfLiteBool:
      reference_ops::StridedSlice(op_params,
                                  tflite::micro::GetTensorShape(input),
 80197d0:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80197d4:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 80197d8:	4618      	mov	r0, r3
 80197da:	f7fc fc8c 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_ops::StridedSlice(op_params,
 80197de:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80197e2:	f7f9 f85c 	bl	801289e <_ZN6tflite5micro13GetTensorDataIbEEPKT_PK16TfLiteEvalTensor>
 80197e6:	4604      	mov	r4, r0
                                  tflite::micro::GetTensorData<bool>(input),
                                  tflite::micro::GetTensorShape(output),
 80197e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80197ec:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 80197f0:	4618      	mov	r0, r3
 80197f2:	f7fc fc80 	bl	80160f6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      reference_ops::StridedSlice(op_params,
 80197f6:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 80197fa:	f7f9 f841 	bl	8012880 <_ZN6tflite5micro13GetTensorDataIbEEPT_P16TfLiteEvalTensor>
 80197fe:	4602      	mov	r2, r0
 8019800:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8019804:	f107 01ec 	add.w	r1, r7, #236	@ 0xec
 8019808:	9200      	str	r2, [sp, #0]
 801980a:	4622      	mov	r2, r4
 801980c:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8019810:	f000 f8a0 	bl	8019954 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeEPKT_S7_PS8_>
                                  tflite::micro::GetTensorShape(output),
 8019814:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8019818:	4618      	mov	r0, r3
 801981a:	f7f3 f9b9 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                  tflite::micro::GetTensorShape(input),
 801981e:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8019822:	4618      	mov	r0, r3
 8019824:	f7f3 f9b4 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
                                  tflite::micro::GetTensorData<bool>(output));
      break;
 8019828:	e00f      	b.n	801984a <_ZN6tflite3ops5micro13strided_slice4EvalEP13TfLiteContextP10TfLiteNode+0x29e>
    default:
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 801982a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801982e:	7a1b      	ldrb	r3, [r3, #8]
 8019830:	4618      	mov	r0, r3
 8019832:	f7f2 fd43 	bl	800c2bc <TfLiteTypeGetName>
 8019836:	4601      	mov	r1, r0
                  input->type);
 8019838:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801983c:	7a1b      	ldrb	r3, [r3, #8]
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 801983e:	461a      	mov	r2, r3
 8019840:	4805      	ldr	r0, [pc, #20]	@ (8019858 <_ZN6tflite3ops5micro13strided_slice4EvalEP13TfLiteContextP10TfLiteNode+0x2ac>)
 8019842:	f7f7 fee9 	bl	8011618 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 8019846:	2301      	movs	r3, #1
 8019848:	e000      	b.n	801984c <_ZN6tflite3ops5micro13strided_slice4EvalEP13TfLiteContextP10TfLiteNode+0x2a0>
  }
  return kTfLiteOk;
 801984a:	2300      	movs	r3, #0
}
 801984c:	4618      	mov	r0, r3
 801984e:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8019852:	46bd      	mov	sp, r7
 8019854:	bd90      	pop	{r4, r7, pc}
 8019856:	bf00      	nop
 8019858:	080237b0 	.word	0x080237b0

0801985c <_ZN6tflite3ops5micro22Register_STRIDED_SLICEEv>:
}  // namespace strided_slice

TfLiteRegistration Register_STRIDED_SLICE() {
 801985c:	b580      	push	{r7, lr}
 801985e:	b084      	sub	sp, #16
 8019860:	af02      	add	r7, sp, #8
 8019862:	6078      	str	r0, [r7, #4]
  return tflite::micro::RegisterOp(strided_slice::Init, strided_slice::Prepare,
 8019864:	6878      	ldr	r0, [r7, #4]
 8019866:	2300      	movs	r3, #0
 8019868:	9300      	str	r3, [sp, #0]
 801986a:	4b05      	ldr	r3, [pc, #20]	@ (8019880 <_ZN6tflite3ops5micro22Register_STRIDED_SLICEEv+0x24>)
 801986c:	4a05      	ldr	r2, [pc, #20]	@ (8019884 <_ZN6tflite3ops5micro22Register_STRIDED_SLICEEv+0x28>)
 801986e:	4906      	ldr	r1, [pc, #24]	@ (8019888 <_ZN6tflite3ops5micro22Register_STRIDED_SLICEEv+0x2c>)
 8019870:	f7fc fbc2 	bl	8015ff8 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_E>
                                   strided_slice::Eval);
 8019874:	bf00      	nop
}
 8019876:	6878      	ldr	r0, [r7, #4]
 8019878:	3708      	adds	r7, #8
 801987a:	46bd      	mov	sp, r7
 801987c:	bd80      	pop	{r7, pc}
 801987e:	bf00      	nop
 8019880:	080195ad 	.word	0x080195ad
 8019884:	08019491 	.word	0x08019491
 8019888:	08019465 	.word	0x08019465

0801988c <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeEPKT_S7_PS8_>:
    }
  }
}

template <typename T>
inline void StridedSlice(const tflite::StridedSliceParams& op_params,
 801988c:	b580      	push	{r7, lr}
 801988e:	b086      	sub	sp, #24
 8019890:	af00      	add	r7, sp, #0
 8019892:	60f8      	str	r0, [r7, #12]
 8019894:	60b9      	str	r1, [r7, #8]
 8019896:	607a      	str	r2, [r7, #4]
 8019898:	603b      	str	r3, [r7, #0]
                         const RuntimeShape& unextended_input_shape,
                         const T* input_data,
                         const RuntimeShape& unextended_output_shape,
                         T* output_data) {
  SequentialTensorWriter<T> writer(input_data, output_data);
 801989a:	f107 0310 	add.w	r3, r7, #16
 801989e:	6a3a      	ldr	r2, [r7, #32]
 80198a0:	6879      	ldr	r1, [r7, #4]
 80198a2:	4618      	mov	r0, r3
 80198a4:	f7ff f8a9 	bl	80189fa <_ZN6tflite22SequentialTensorWriterIfEC1EPKfPf>
  StridedSlice<T>(op_params, unextended_input_shape, unextended_output_shape,
 80198a8:	f107 0310 	add.w	r3, r7, #16
 80198ac:	683a      	ldr	r2, [r7, #0]
 80198ae:	68b9      	ldr	r1, [r7, #8]
 80198b0:	68f8      	ldr	r0, [r7, #12]
 80198b2:	f000 f887 	bl	80199c4 <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE>
                  &writer);
}
 80198b6:	bf00      	nop
 80198b8:	3718      	adds	r7, #24
 80198ba:	46bd      	mov	sp, r7
 80198bc:	bd80      	pop	{r7, pc}

080198be <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeEPKT_S7_PS8_>:
inline void StridedSlice(const tflite::StridedSliceParams& op_params,
 80198be:	b580      	push	{r7, lr}
 80198c0:	b086      	sub	sp, #24
 80198c2:	af00      	add	r7, sp, #0
 80198c4:	60f8      	str	r0, [r7, #12]
 80198c6:	60b9      	str	r1, [r7, #8]
 80198c8:	607a      	str	r2, [r7, #4]
 80198ca:	603b      	str	r3, [r7, #0]
  SequentialTensorWriter<T> writer(input_data, output_data);
 80198cc:	f107 0310 	add.w	r3, r7, #16
 80198d0:	6a3a      	ldr	r2, [r7, #32]
 80198d2:	6879      	ldr	r1, [r7, #4]
 80198d4:	4618      	mov	r0, r3
 80198d6:	f7ff f87d 	bl	80189d4 <_ZN6tflite22SequentialTensorWriterIaEC1EPKaPa>
  StridedSlice<T>(op_params, unextended_input_shape, unextended_output_shape,
 80198da:	f107 0310 	add.w	r3, r7, #16
 80198de:	683a      	ldr	r2, [r7, #0]
 80198e0:	68b9      	ldr	r1, [r7, #8]
 80198e2:	68f8      	ldr	r0, [r7, #12]
 80198e4:	f000 faa0 	bl	8019e28 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE>
}
 80198e8:	bf00      	nop
 80198ea:	3718      	adds	r7, #24
 80198ec:	46bd      	mov	sp, r7
 80198ee:	bd80      	pop	{r7, pc}

080198f0 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeEPKT_S7_PS8_>:
inline void StridedSlice(const tflite::StridedSliceParams& op_params,
 80198f0:	b580      	push	{r7, lr}
 80198f2:	b086      	sub	sp, #24
 80198f4:	af00      	add	r7, sp, #0
 80198f6:	60f8      	str	r0, [r7, #12]
 80198f8:	60b9      	str	r1, [r7, #8]
 80198fa:	607a      	str	r2, [r7, #4]
 80198fc:	603b      	str	r3, [r7, #0]
  SequentialTensorWriter<T> writer(input_data, output_data);
 80198fe:	f107 0310 	add.w	r3, r7, #16
 8019902:	6a3a      	ldr	r2, [r7, #32]
 8019904:	6879      	ldr	r1, [r7, #4]
 8019906:	4618      	mov	r0, r3
 8019908:	f7ff f89d 	bl	8018a46 <_ZN6tflite22SequentialTensorWriterIsEC1EPKsPs>
  StridedSlice<T>(op_params, unextended_input_shape, unextended_output_shape,
 801990c:	f107 0310 	add.w	r3, r7, #16
 8019910:	683a      	ldr	r2, [r7, #0]
 8019912:	68b9      	ldr	r1, [r7, #8]
 8019914:	68f8      	ldr	r0, [r7, #12]
 8019916:	f000 fcb9 	bl	801a28c <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE>
}
 801991a:	bf00      	nop
 801991c:	3718      	adds	r7, #24
 801991e:	46bd      	mov	sp, r7
 8019920:	bd80      	pop	{r7, pc}

08019922 <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeEPKT_S7_PS8_>:
inline void StridedSlice(const tflite::StridedSliceParams& op_params,
 8019922:	b580      	push	{r7, lr}
 8019924:	b086      	sub	sp, #24
 8019926:	af00      	add	r7, sp, #0
 8019928:	60f8      	str	r0, [r7, #12]
 801992a:	60b9      	str	r1, [r7, #8]
 801992c:	607a      	str	r2, [r7, #4]
 801992e:	603b      	str	r3, [r7, #0]
  SequentialTensorWriter<T> writer(input_data, output_data);
 8019930:	f107 0310 	add.w	r3, r7, #16
 8019934:	6a3a      	ldr	r2, [r7, #32]
 8019936:	6879      	ldr	r1, [r7, #4]
 8019938:	4618      	mov	r0, r3
 801993a:	f7ff f871 	bl	8018a20 <_ZN6tflite22SequentialTensorWriterIlEC1EPKlPl>
  StridedSlice<T>(op_params, unextended_input_shape, unextended_output_shape,
 801993e:	f107 0310 	add.w	r3, r7, #16
 8019942:	683a      	ldr	r2, [r7, #0]
 8019944:	68b9      	ldr	r1, [r7, #8]
 8019946:	68f8      	ldr	r0, [r7, #12]
 8019948:	f000 fed2 	bl	801a6f0 <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE>
}
 801994c:	bf00      	nop
 801994e:	3718      	adds	r7, #24
 8019950:	46bd      	mov	sp, r7
 8019952:	bd80      	pop	{r7, pc}

08019954 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeEPKT_S7_PS8_>:
inline void StridedSlice(const tflite::StridedSliceParams& op_params,
 8019954:	b580      	push	{r7, lr}
 8019956:	b086      	sub	sp, #24
 8019958:	af00      	add	r7, sp, #0
 801995a:	60f8      	str	r0, [r7, #12]
 801995c:	60b9      	str	r1, [r7, #8]
 801995e:	607a      	str	r2, [r7, #4]
 8019960:	603b      	str	r3, [r7, #0]
  SequentialTensorWriter<T> writer(input_data, output_data);
 8019962:	f107 0310 	add.w	r3, r7, #16
 8019966:	6a3a      	ldr	r2, [r7, #32]
 8019968:	6879      	ldr	r1, [r7, #4]
 801996a:	4618      	mov	r0, r3
 801996c:	f001 f8d2 	bl	801ab14 <_ZN6tflite22SequentialTensorWriterIbEC1EPKbPb>
  StridedSlice<T>(op_params, unextended_input_shape, unextended_output_shape,
 8019970:	f107 0310 	add.w	r3, r7, #16
 8019974:	683a      	ldr	r2, [r7, #0]
 8019976:	68b9      	ldr	r1, [r7, #8]
 8019978:	68f8      	ldr	r0, [r7, #12]
 801997a:	f001 f8fd 	bl	801ab78 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE>
}
 801997e:	bf00      	nop
 8019980:	3718      	adds	r7, #24
 8019982:	46bd      	mov	sp, r7
 8019984:	bd80      	pop	{r7, pc}

08019986 <_ZZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>:
  auto lc = [&](int end, int stride, int index) {
 8019986:	b480      	push	{r7}
 8019988:	b085      	sub	sp, #20
 801998a:	af00      	add	r7, sp, #0
 801998c:	60f8      	str	r0, [r7, #12]
 801998e:	60b9      	str	r1, [r7, #8]
 8019990:	607a      	str	r2, [r7, #4]
 8019992:	603b      	str	r3, [r7, #0]
    if (stride < 0) {
 8019994:	687b      	ldr	r3, [r7, #4]
 8019996:	2b00      	cmp	r3, #0
 8019998:	da07      	bge.n	80199aa <_ZZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii+0x24>
      return index > end;
 801999a:	683a      	ldr	r2, [r7, #0]
 801999c:	68bb      	ldr	r3, [r7, #8]
 801999e:	429a      	cmp	r2, r3
 80199a0:	bfcc      	ite	gt
 80199a2:	2301      	movgt	r3, #1
 80199a4:	2300      	movle	r3, #0
 80199a6:	b2db      	uxtb	r3, r3
 80199a8:	e006      	b.n	80199b8 <_ZZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii+0x32>
      return index < end;
 80199aa:	683a      	ldr	r2, [r7, #0]
 80199ac:	68bb      	ldr	r3, [r7, #8]
 80199ae:	429a      	cmp	r2, r3
 80199b0:	bfb4      	ite	lt
 80199b2:	2301      	movlt	r3, #1
 80199b4:	2300      	movge	r3, #0
 80199b6:	b2db      	uxtb	r3, r3
  auto lc = [&](int end, int stride, int index) {
 80199b8:	4618      	mov	r0, r3
 80199ba:	3714      	adds	r7, #20
 80199bc:	46bd      	mov	sp, r7
 80199be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80199c2:	4770      	bx	lr

080199c4 <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE>:
inline void StridedSlice(const tflite::StridedSliceParams& op_params,
 80199c4:	b580      	push	{r7, lr}
 80199c6:	b0be      	sub	sp, #248	@ 0xf8
 80199c8:	af00      	add	r7, sp, #0
 80199ca:	60f8      	str	r0, [r7, #12]
 80199cc:	60b9      	str	r1, [r7, #8]
 80199ce:	607a      	str	r2, [r7, #4]
 80199d0:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("StridedSlice");
 80199d2:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80199d6:	4994      	ldr	r1, [pc, #592]	@ (8019c28 <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x264>)
 80199d8:	4618      	mov	r0, r3
 80199da:	f7f8 fed1 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
  tflite::StridedSliceParams params_copy = op_params;
 80199de:	68fa      	ldr	r2, [r7, #12]
 80199e0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80199e4:	4611      	mov	r1, r2
 80199e6:	2254      	movs	r2, #84	@ 0x54
 80199e8:	4618      	mov	r0, r3
 80199ea:	f002 ff54 	bl	801c896 <memcpy>
  TFLITE_DCHECK_LE(unextended_input_shape.DimensionsCount(), 5);
 80199ee:	68b8      	ldr	r0, [r7, #8]
 80199f0:	f7f3 f8d9 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 80199f4:	4603      	mov	r3, r0
 80199f6:	2b05      	cmp	r3, #5
 80199f8:	dd01      	ble.n	80199fe <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3a>
 80199fa:	f002 fa53 	bl	801bea4 <abort>
  TFLITE_DCHECK_LE(unextended_output_shape.DimensionsCount(), 5);
 80199fe:	6878      	ldr	r0, [r7, #4]
 8019a00:	f7f3 f8d1 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8019a04:	4603      	mov	r3, r0
 8019a06:	2b05      	cmp	r3, #5
 8019a08:	dd01      	ble.n	8019a0e <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x4a>
 8019a0a:	f002 fa4b 	bl	801bea4 <abort>
  const RuntimeShape input_shape =
 8019a0e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8019a12:	68ba      	ldr	r2, [r7, #8]
 8019a14:	2105      	movs	r1, #5
 8019a16:	4618      	mov	r0, r3
 8019a18:	f7f3 f907 	bl	800cc2a <_ZN6tflite12RuntimeShape13ExtendedShapeEiRKS0_>
  const RuntimeShape output_shape =
 8019a1c:	f107 0314 	add.w	r3, r7, #20
 8019a20:	687a      	ldr	r2, [r7, #4]
 8019a22:	2105      	movs	r1, #5
 8019a24:	4618      	mov	r0, r3
 8019a26:	f7f3 f900 	bl	800cc2a <_ZN6tflite12RuntimeShape13ExtendedShapeEiRKS0_>
  strided_slice::StridedSlicePadIndices(&params_copy, 5);
 8019a2a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019a2e:	2105      	movs	r1, #5
 8019a30:	4618      	mov	r0, r3
 8019a32:	f7ff f8a5 	bl	8018b80 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi>
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 0);
 8019a36:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019a3a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019a3e:	2200      	movs	r2, #0
 8019a40:	4618      	mov	r0, r3
 8019a42:	f7ff f98a 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 8019a46:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
  const int stop_0 = strided_slice::StridedSliceEndForAxis(
 8019a4a:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019a4e:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8019a52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8019a56:	2200      	movs	r2, #0
 8019a58:	f7ff f9cc 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 8019a5c:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 1);
 8019a60:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019a64:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019a68:	2201      	movs	r2, #1
 8019a6a:	4618      	mov	r0, r3
 8019a6c:	f7ff f975 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 8019a70:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
  const int stop_1 = strided_slice::StridedSliceEndForAxis(
 8019a74:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019a78:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8019a7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8019a80:	2201      	movs	r2, #1
 8019a82:	f7ff f9b7 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 8019a86:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 2);
 8019a8a:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019a8e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019a92:	2202      	movs	r2, #2
 8019a94:	4618      	mov	r0, r3
 8019a96:	f7ff f960 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 8019a9a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
  const int stop_2 = strided_slice::StridedSliceEndForAxis(
 8019a9e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019aa2:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8019aa6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8019aaa:	2202      	movs	r2, #2
 8019aac:	f7ff f9a2 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 8019ab0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 3);
 8019ab4:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019ab8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019abc:	2203      	movs	r2, #3
 8019abe:	4618      	mov	r0, r3
 8019ac0:	f7ff f94b 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 8019ac4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
  const int stop_3 = strided_slice::StridedSliceEndForAxis(
 8019ac8:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019acc:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8019ad0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8019ad4:	2203      	movs	r2, #3
 8019ad6:	f7ff f98d 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 8019ada:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 4);
 8019ade:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019ae2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019ae6:	2204      	movs	r2, #4
 8019ae8:	4618      	mov	r0, r3
 8019aea:	f7ff f936 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 8019aee:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
  const int stop_4 = strided_slice::StridedSliceEndForAxis(
 8019af2:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019af6:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8019afa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8019afe:	2204      	movs	r2, #4
 8019b00:	f7ff f978 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 8019b04:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
  const int* shape = reinterpret_cast<const int*>(input_shape.DimsData());
 8019b08:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8019b0c:	4618      	mov	r0, r3
 8019b0e:	f7f3 f8a1 	bl	800cc54 <_ZNK6tflite12RuntimeShape8DimsDataEv>
 8019b12:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
  const int* stride = reinterpret_cast<const int*>(params_copy.strides);
 8019b16:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019b1a:	3334      	adds	r3, #52	@ 0x34
 8019b1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  const bool inner_stride_is_1 = params_copy.strides[4] == 1;
 8019b20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8019b24:	2b01      	cmp	r3, #1
 8019b26:	bf0c      	ite	eq
 8019b28:	2301      	moveq	r3, #1
 8019b2a:	2300      	movne	r3, #0
 8019b2c:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8019b30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8019b34:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8019b38:	e134      	b.n	8019da4 <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3e0>
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8019b3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8019b3e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8019b42:	e117      	b.n	8019d74 <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3b0>
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8019b44:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8019b48:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8019b4c:	e0f9      	b.n	8019d42 <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x37e>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8019b4e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8019b52:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8019b56:	e0db      	b.n	8019d10 <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x34c>
          if (inner_stride_is_1) {
 8019b58:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8019b5c:	2b00      	cmp	r3, #0
 8019b5e:	d05e      	beq.n	8019c1e <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x25a>
            const int len = stop_4 - start_4;
 8019b60:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8019b64:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8019b68:	1ad3      	subs	r3, r2, r3
 8019b6a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
            int index = start_4 + offset_3 * shape[4] +
 8019b6e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8019b72:	3310      	adds	r3, #16
 8019b74:	681b      	ldr	r3, [r3, #0]
 8019b76:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8019b7a:	fb03 f202 	mul.w	r2, r3, r2
 8019b7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8019b82:	441a      	add	r2, r3
                        offset_2 * shape[3] * shape[4] +
 8019b84:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8019b88:	330c      	adds	r3, #12
 8019b8a:	681b      	ldr	r3, [r3, #0]
 8019b8c:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 8019b90:	fb01 f303 	mul.w	r3, r1, r3
 8019b94:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8019b98:	3110      	adds	r1, #16
 8019b9a:	6809      	ldr	r1, [r1, #0]
 8019b9c:	fb01 f303 	mul.w	r3, r1, r3
            int index = start_4 + offset_3 * shape[4] +
 8019ba0:	441a      	add	r2, r3
                        offset_1 * shape[2] * shape[3] * shape[4] +
 8019ba2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8019ba6:	3308      	adds	r3, #8
 8019ba8:	681b      	ldr	r3, [r3, #0]
 8019baa:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 8019bae:	fb01 f303 	mul.w	r3, r1, r3
 8019bb2:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8019bb6:	310c      	adds	r1, #12
 8019bb8:	6809      	ldr	r1, [r1, #0]
 8019bba:	fb01 f303 	mul.w	r3, r1, r3
 8019bbe:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8019bc2:	3110      	adds	r1, #16
 8019bc4:	6809      	ldr	r1, [r1, #0]
 8019bc6:	fb01 f303 	mul.w	r3, r1, r3
                        offset_2 * shape[3] * shape[4] +
 8019bca:	441a      	add	r2, r3
                        offset_0 * shape[1] * shape[2] * shape[3] * shape[4];
 8019bcc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8019bd0:	3304      	adds	r3, #4
 8019bd2:	681b      	ldr	r3, [r3, #0]
 8019bd4:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 8019bd8:	fb01 f303 	mul.w	r3, r1, r3
 8019bdc:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8019be0:	3108      	adds	r1, #8
 8019be2:	6809      	ldr	r1, [r1, #0]
 8019be4:	fb01 f303 	mul.w	r3, r1, r3
 8019be8:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8019bec:	310c      	adds	r1, #12
 8019bee:	6809      	ldr	r1, [r1, #0]
 8019bf0:	fb01 f303 	mul.w	r3, r1, r3
 8019bf4:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8019bf8:	3110      	adds	r1, #16
 8019bfa:	6809      	ldr	r1, [r1, #0]
 8019bfc:	fb01 f303 	mul.w	r3, r1, r3
            int index = start_4 + offset_3 * shape[4] +
 8019c00:	4413      	add	r3, r2
 8019c02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            if (len > 0) {
 8019c06:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8019c0a:	2b00      	cmp	r3, #0
 8019c0c:	dd77      	ble.n	8019cfe <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x33a>
              writer->WriteN(index, len);
 8019c0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8019c12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8019c16:	6838      	ldr	r0, [r7, #0]
 8019c18:	f001 f9c0 	bl	801af9c <_ZN6tflite22SequentialTensorWriterIfE6WriteNEii>
 8019c1c:	e06f      	b.n	8019cfe <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x33a>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 8019c1e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8019c22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8019c26:	e05b      	b.n	8019ce0 <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x31c>
 8019c28:	080237cc 	.word	0x080237cc
              int index = offset_4 + offset_3 * shape[4] +
 8019c2c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8019c30:	3310      	adds	r3, #16
 8019c32:	681b      	ldr	r3, [r3, #0]
 8019c34:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8019c38:	fb03 f202 	mul.w	r2, r3, r2
 8019c3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8019c40:	441a      	add	r2, r3
                          offset_2 * shape[3] * shape[4] +
 8019c42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8019c46:	330c      	adds	r3, #12
 8019c48:	681b      	ldr	r3, [r3, #0]
 8019c4a:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 8019c4e:	fb01 f303 	mul.w	r3, r1, r3
 8019c52:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8019c56:	3110      	adds	r1, #16
 8019c58:	6809      	ldr	r1, [r1, #0]
 8019c5a:	fb01 f303 	mul.w	r3, r1, r3
              int index = offset_4 + offset_3 * shape[4] +
 8019c5e:	441a      	add	r2, r3
                          offset_1 * shape[2] * shape[3] * shape[4] +
 8019c60:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8019c64:	3308      	adds	r3, #8
 8019c66:	681b      	ldr	r3, [r3, #0]
 8019c68:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 8019c6c:	fb01 f303 	mul.w	r3, r1, r3
 8019c70:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8019c74:	310c      	adds	r1, #12
 8019c76:	6809      	ldr	r1, [r1, #0]
 8019c78:	fb01 f303 	mul.w	r3, r1, r3
 8019c7c:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8019c80:	3110      	adds	r1, #16
 8019c82:	6809      	ldr	r1, [r1, #0]
 8019c84:	fb01 f303 	mul.w	r3, r1, r3
                          offset_2 * shape[3] * shape[4] +
 8019c88:	441a      	add	r2, r3
                          offset_0 * shape[1] * shape[2] * shape[3] * shape[4];
 8019c8a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8019c8e:	3304      	adds	r3, #4
 8019c90:	681b      	ldr	r3, [r3, #0]
 8019c92:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 8019c96:	fb01 f303 	mul.w	r3, r1, r3
 8019c9a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8019c9e:	3108      	adds	r1, #8
 8019ca0:	6809      	ldr	r1, [r1, #0]
 8019ca2:	fb01 f303 	mul.w	r3, r1, r3
 8019ca6:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8019caa:	310c      	adds	r1, #12
 8019cac:	6809      	ldr	r1, [r1, #0]
 8019cae:	fb01 f303 	mul.w	r3, r1, r3
 8019cb2:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8019cb6:	3110      	adds	r1, #16
 8019cb8:	6809      	ldr	r1, [r1, #0]
 8019cba:	fb01 f303 	mul.w	r3, r1, r3
              int index = offset_4 + offset_3 * shape[4] +
 8019cbe:	4413      	add	r3, r2
 8019cc0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              writer->Write(index);
 8019cc4:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8019cc8:	6838      	ldr	r0, [r7, #0]
 8019cca:	f7fe fee6 	bl	8018a9a <_ZN6tflite22SequentialTensorWriterIfE5WriteEi>
                 offset_4 += stride[4]) {
 8019cce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8019cd2:	3310      	adds	r3, #16
 8019cd4:	681b      	ldr	r3, [r3, #0]
 8019cd6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8019cda:	4413      	add	r3, r2
 8019cdc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 8019ce0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8019ce4:	3310      	adds	r3, #16
 8019ce6:	681a      	ldr	r2, [r3, #0]
 8019ce8:	f107 0010 	add.w	r0, r7, #16
 8019cec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8019cf0:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 8019cf4:	f7ff fe47 	bl	8019986 <_ZZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 8019cf8:	4603      	mov	r3, r0
 8019cfa:	2b00      	cmp	r3, #0
 8019cfc:	d196      	bne.n	8019c2c <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x268>
             offset_3 += stride[3]) {
 8019cfe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8019d02:	330c      	adds	r3, #12
 8019d04:	681b      	ldr	r3, [r3, #0]
 8019d06:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8019d0a:	4413      	add	r3, r2
 8019d0c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8019d10:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8019d14:	330c      	adds	r3, #12
 8019d16:	681a      	ldr	r2, [r3, #0]
 8019d18:	f107 0010 	add.w	r0, r7, #16
 8019d1c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8019d20:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8019d24:	f7ff fe2f 	bl	8019986 <_ZZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 8019d28:	4603      	mov	r3, r0
 8019d2a:	2b00      	cmp	r3, #0
 8019d2c:	f47f af14 	bne.w	8019b58 <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x194>
           offset_2 += stride[2]) {
 8019d30:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8019d34:	3308      	adds	r3, #8
 8019d36:	681b      	ldr	r3, [r3, #0]
 8019d38:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8019d3c:	4413      	add	r3, r2
 8019d3e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8019d42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8019d46:	3308      	adds	r3, #8
 8019d48:	681a      	ldr	r2, [r3, #0]
 8019d4a:	f107 0010 	add.w	r0, r7, #16
 8019d4e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8019d52:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 8019d56:	f7ff fe16 	bl	8019986 <_ZZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 8019d5a:	4603      	mov	r3, r0
 8019d5c:	2b00      	cmp	r3, #0
 8019d5e:	f47f aef6 	bne.w	8019b4e <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x18a>
         offset_1 += stride[1]) {
 8019d62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8019d66:	3304      	adds	r3, #4
 8019d68:	681b      	ldr	r3, [r3, #0]
 8019d6a:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8019d6e:	4413      	add	r3, r2
 8019d70:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8019d74:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8019d78:	3304      	adds	r3, #4
 8019d7a:	681a      	ldr	r2, [r3, #0]
 8019d7c:	f107 0010 	add.w	r0, r7, #16
 8019d80:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8019d84:	f8d7 10d4 	ldr.w	r1, [r7, #212]	@ 0xd4
 8019d88:	f7ff fdfd 	bl	8019986 <_ZZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 8019d8c:	4603      	mov	r3, r0
 8019d8e:	2b00      	cmp	r3, #0
 8019d90:	f47f aed8 	bne.w	8019b44 <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x180>
       offset_0 += stride[0]) {
 8019d94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8019d98:	681b      	ldr	r3, [r3, #0]
 8019d9a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8019d9e:	4413      	add	r3, r2
 8019da0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8019da4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8019da8:	681a      	ldr	r2, [r3, #0]
 8019daa:	f107 0010 	add.w	r0, r7, #16
 8019dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8019db2:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 8019db6:	f7ff fde6 	bl	8019986 <_ZZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 8019dba:	4603      	mov	r3, r0
 8019dbc:	2b00      	cmp	r3, #0
 8019dbe:	f47f aebc 	bne.w	8019b3a <_ZN6tflite13reference_ops12StridedSliceIfEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x176>
}
 8019dc2:	f107 0314 	add.w	r3, r7, #20
 8019dc6:	4618      	mov	r0, r3
 8019dc8:	f7f2 fee2 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
 8019dcc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8019dd0:	4618      	mov	r0, r3
 8019dd2:	f7f2 fedd 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
 8019dd6:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8019dda:	4618      	mov	r0, r3
 8019ddc:	f7f8 fc4e 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 8019de0:	37f8      	adds	r7, #248	@ 0xf8
 8019de2:	46bd      	mov	sp, r7
 8019de4:	bd80      	pop	{r7, pc}
 8019de6:	bf00      	nop

08019de8 <_ZZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>:
  auto lc = [&](int end, int stride, int index) {
 8019de8:	b480      	push	{r7}
 8019dea:	b085      	sub	sp, #20
 8019dec:	af00      	add	r7, sp, #0
 8019dee:	60f8      	str	r0, [r7, #12]
 8019df0:	60b9      	str	r1, [r7, #8]
 8019df2:	607a      	str	r2, [r7, #4]
 8019df4:	603b      	str	r3, [r7, #0]
    if (stride < 0) {
 8019df6:	687b      	ldr	r3, [r7, #4]
 8019df8:	2b00      	cmp	r3, #0
 8019dfa:	da07      	bge.n	8019e0c <_ZZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii+0x24>
      return index > end;
 8019dfc:	683a      	ldr	r2, [r7, #0]
 8019dfe:	68bb      	ldr	r3, [r7, #8]
 8019e00:	429a      	cmp	r2, r3
 8019e02:	bfcc      	ite	gt
 8019e04:	2301      	movgt	r3, #1
 8019e06:	2300      	movle	r3, #0
 8019e08:	b2db      	uxtb	r3, r3
 8019e0a:	e006      	b.n	8019e1a <_ZZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii+0x32>
      return index < end;
 8019e0c:	683a      	ldr	r2, [r7, #0]
 8019e0e:	68bb      	ldr	r3, [r7, #8]
 8019e10:	429a      	cmp	r2, r3
 8019e12:	bfb4      	ite	lt
 8019e14:	2301      	movlt	r3, #1
 8019e16:	2300      	movge	r3, #0
 8019e18:	b2db      	uxtb	r3, r3
  auto lc = [&](int end, int stride, int index) {
 8019e1a:	4618      	mov	r0, r3
 8019e1c:	3714      	adds	r7, #20
 8019e1e:	46bd      	mov	sp, r7
 8019e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e24:	4770      	bx	lr
	...

08019e28 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE>:
inline void StridedSlice(const tflite::StridedSliceParams& op_params,
 8019e28:	b580      	push	{r7, lr}
 8019e2a:	b0be      	sub	sp, #248	@ 0xf8
 8019e2c:	af00      	add	r7, sp, #0
 8019e2e:	60f8      	str	r0, [r7, #12]
 8019e30:	60b9      	str	r1, [r7, #8]
 8019e32:	607a      	str	r2, [r7, #4]
 8019e34:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("StridedSlice");
 8019e36:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8019e3a:	4994      	ldr	r1, [pc, #592]	@ (801a08c <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x264>)
 8019e3c:	4618      	mov	r0, r3
 8019e3e:	f7f8 fc9f 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
  tflite::StridedSliceParams params_copy = op_params;
 8019e42:	68fa      	ldr	r2, [r7, #12]
 8019e44:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019e48:	4611      	mov	r1, r2
 8019e4a:	2254      	movs	r2, #84	@ 0x54
 8019e4c:	4618      	mov	r0, r3
 8019e4e:	f002 fd22 	bl	801c896 <memcpy>
  TFLITE_DCHECK_LE(unextended_input_shape.DimensionsCount(), 5);
 8019e52:	68b8      	ldr	r0, [r7, #8]
 8019e54:	f7f2 fea7 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8019e58:	4603      	mov	r3, r0
 8019e5a:	2b05      	cmp	r3, #5
 8019e5c:	dd01      	ble.n	8019e62 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3a>
 8019e5e:	f002 f821 	bl	801bea4 <abort>
  TFLITE_DCHECK_LE(unextended_output_shape.DimensionsCount(), 5);
 8019e62:	6878      	ldr	r0, [r7, #4]
 8019e64:	f7f2 fe9f 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8019e68:	4603      	mov	r3, r0
 8019e6a:	2b05      	cmp	r3, #5
 8019e6c:	dd01      	ble.n	8019e72 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x4a>
 8019e6e:	f002 f819 	bl	801bea4 <abort>
  const RuntimeShape input_shape =
 8019e72:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8019e76:	68ba      	ldr	r2, [r7, #8]
 8019e78:	2105      	movs	r1, #5
 8019e7a:	4618      	mov	r0, r3
 8019e7c:	f7f2 fed5 	bl	800cc2a <_ZN6tflite12RuntimeShape13ExtendedShapeEiRKS0_>
  const RuntimeShape output_shape =
 8019e80:	f107 0314 	add.w	r3, r7, #20
 8019e84:	687a      	ldr	r2, [r7, #4]
 8019e86:	2105      	movs	r1, #5
 8019e88:	4618      	mov	r0, r3
 8019e8a:	f7f2 fece 	bl	800cc2a <_ZN6tflite12RuntimeShape13ExtendedShapeEiRKS0_>
  strided_slice::StridedSlicePadIndices(&params_copy, 5);
 8019e8e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019e92:	2105      	movs	r1, #5
 8019e94:	4618      	mov	r0, r3
 8019e96:	f7fe fe73 	bl	8018b80 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi>
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 0);
 8019e9a:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019e9e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019ea2:	2200      	movs	r2, #0
 8019ea4:	4618      	mov	r0, r3
 8019ea6:	f7fe ff58 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 8019eaa:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
  const int stop_0 = strided_slice::StridedSliceEndForAxis(
 8019eae:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019eb2:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8019eb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8019eba:	2200      	movs	r2, #0
 8019ebc:	f7fe ff9a 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 8019ec0:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 1);
 8019ec4:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019ec8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019ecc:	2201      	movs	r2, #1
 8019ece:	4618      	mov	r0, r3
 8019ed0:	f7fe ff43 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 8019ed4:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
  const int stop_1 = strided_slice::StridedSliceEndForAxis(
 8019ed8:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019edc:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8019ee0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8019ee4:	2201      	movs	r2, #1
 8019ee6:	f7fe ff85 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 8019eea:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 2);
 8019eee:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019ef2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019ef6:	2202      	movs	r2, #2
 8019ef8:	4618      	mov	r0, r3
 8019efa:	f7fe ff2e 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 8019efe:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
  const int stop_2 = strided_slice::StridedSliceEndForAxis(
 8019f02:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019f06:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8019f0a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8019f0e:	2202      	movs	r2, #2
 8019f10:	f7fe ff70 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 8019f14:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 3);
 8019f18:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019f1c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019f20:	2203      	movs	r2, #3
 8019f22:	4618      	mov	r0, r3
 8019f24:	f7fe ff19 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 8019f28:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
  const int stop_3 = strided_slice::StridedSliceEndForAxis(
 8019f2c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019f30:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8019f34:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8019f38:	2203      	movs	r2, #3
 8019f3a:	f7fe ff5b 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 8019f3e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 4);
 8019f42:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019f46:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019f4a:	2204      	movs	r2, #4
 8019f4c:	4618      	mov	r0, r3
 8019f4e:	f7fe ff04 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 8019f52:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
  const int stop_4 = strided_slice::StridedSliceEndForAxis(
 8019f56:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8019f5a:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8019f5e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8019f62:	2204      	movs	r2, #4
 8019f64:	f7fe ff46 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 8019f68:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
  const int* shape = reinterpret_cast<const int*>(input_shape.DimsData());
 8019f6c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8019f70:	4618      	mov	r0, r3
 8019f72:	f7f2 fe6f 	bl	800cc54 <_ZNK6tflite12RuntimeShape8DimsDataEv>
 8019f76:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
  const int* stride = reinterpret_cast<const int*>(params_copy.strides);
 8019f7a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8019f7e:	3334      	adds	r3, #52	@ 0x34
 8019f80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  const bool inner_stride_is_1 = params_copy.strides[4] == 1;
 8019f84:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8019f88:	2b01      	cmp	r3, #1
 8019f8a:	bf0c      	ite	eq
 8019f8c:	2301      	moveq	r3, #1
 8019f8e:	2300      	movne	r3, #0
 8019f90:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 8019f94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8019f98:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8019f9c:	e134      	b.n	801a208 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3e0>
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 8019f9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8019fa2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8019fa6:	e117      	b.n	801a1d8 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3b0>
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 8019fa8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8019fac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8019fb0:	e0f9      	b.n	801a1a6 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x37e>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 8019fb2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8019fb6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8019fba:	e0db      	b.n	801a174 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x34c>
          if (inner_stride_is_1) {
 8019fbc:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8019fc0:	2b00      	cmp	r3, #0
 8019fc2:	d05e      	beq.n	801a082 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x25a>
            const int len = stop_4 - start_4;
 8019fc4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8019fc8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8019fcc:	1ad3      	subs	r3, r2, r3
 8019fce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
            int index = start_4 + offset_3 * shape[4] +
 8019fd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8019fd6:	3310      	adds	r3, #16
 8019fd8:	681b      	ldr	r3, [r3, #0]
 8019fda:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8019fde:	fb03 f202 	mul.w	r2, r3, r2
 8019fe2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8019fe6:	441a      	add	r2, r3
                        offset_2 * shape[3] * shape[4] +
 8019fe8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8019fec:	330c      	adds	r3, #12
 8019fee:	681b      	ldr	r3, [r3, #0]
 8019ff0:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 8019ff4:	fb01 f303 	mul.w	r3, r1, r3
 8019ff8:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8019ffc:	3110      	adds	r1, #16
 8019ffe:	6809      	ldr	r1, [r1, #0]
 801a000:	fb01 f303 	mul.w	r3, r1, r3
            int index = start_4 + offset_3 * shape[4] +
 801a004:	441a      	add	r2, r3
                        offset_1 * shape[2] * shape[3] * shape[4] +
 801a006:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a00a:	3308      	adds	r3, #8
 801a00c:	681b      	ldr	r3, [r3, #0]
 801a00e:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 801a012:	fb01 f303 	mul.w	r3, r1, r3
 801a016:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a01a:	310c      	adds	r1, #12
 801a01c:	6809      	ldr	r1, [r1, #0]
 801a01e:	fb01 f303 	mul.w	r3, r1, r3
 801a022:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a026:	3110      	adds	r1, #16
 801a028:	6809      	ldr	r1, [r1, #0]
 801a02a:	fb01 f303 	mul.w	r3, r1, r3
                        offset_2 * shape[3] * shape[4] +
 801a02e:	441a      	add	r2, r3
                        offset_0 * shape[1] * shape[2] * shape[3] * shape[4];
 801a030:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a034:	3304      	adds	r3, #4
 801a036:	681b      	ldr	r3, [r3, #0]
 801a038:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 801a03c:	fb01 f303 	mul.w	r3, r1, r3
 801a040:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a044:	3108      	adds	r1, #8
 801a046:	6809      	ldr	r1, [r1, #0]
 801a048:	fb01 f303 	mul.w	r3, r1, r3
 801a04c:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a050:	310c      	adds	r1, #12
 801a052:	6809      	ldr	r1, [r1, #0]
 801a054:	fb01 f303 	mul.w	r3, r1, r3
 801a058:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a05c:	3110      	adds	r1, #16
 801a05e:	6809      	ldr	r1, [r1, #0]
 801a060:	fb01 f303 	mul.w	r3, r1, r3
            int index = start_4 + offset_3 * shape[4] +
 801a064:	4413      	add	r3, r2
 801a066:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            if (len > 0) {
 801a06a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801a06e:	2b00      	cmp	r3, #0
 801a070:	dd77      	ble.n	801a162 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x33a>
              writer->WriteN(index, len);
 801a072:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801a076:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801a07a:	6838      	ldr	r0, [r7, #0]
 801a07c:	f000 ffab 	bl	801afd6 <_ZN6tflite22SequentialTensorWriterIaE6WriteNEii>
 801a080:	e06f      	b.n	801a162 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x33a>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 801a082:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801a086:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801a08a:	e05b      	b.n	801a144 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x31c>
 801a08c:	080237cc 	.word	0x080237cc
              int index = offset_4 + offset_3 * shape[4] +
 801a090:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a094:	3310      	adds	r3, #16
 801a096:	681b      	ldr	r3, [r3, #0]
 801a098:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 801a09c:	fb03 f202 	mul.w	r2, r3, r2
 801a0a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801a0a4:	441a      	add	r2, r3
                          offset_2 * shape[3] * shape[4] +
 801a0a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a0aa:	330c      	adds	r3, #12
 801a0ac:	681b      	ldr	r3, [r3, #0]
 801a0ae:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 801a0b2:	fb01 f303 	mul.w	r3, r1, r3
 801a0b6:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a0ba:	3110      	adds	r1, #16
 801a0bc:	6809      	ldr	r1, [r1, #0]
 801a0be:	fb01 f303 	mul.w	r3, r1, r3
              int index = offset_4 + offset_3 * shape[4] +
 801a0c2:	441a      	add	r2, r3
                          offset_1 * shape[2] * shape[3] * shape[4] +
 801a0c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a0c8:	3308      	adds	r3, #8
 801a0ca:	681b      	ldr	r3, [r3, #0]
 801a0cc:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 801a0d0:	fb01 f303 	mul.w	r3, r1, r3
 801a0d4:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a0d8:	310c      	adds	r1, #12
 801a0da:	6809      	ldr	r1, [r1, #0]
 801a0dc:	fb01 f303 	mul.w	r3, r1, r3
 801a0e0:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a0e4:	3110      	adds	r1, #16
 801a0e6:	6809      	ldr	r1, [r1, #0]
 801a0e8:	fb01 f303 	mul.w	r3, r1, r3
                          offset_2 * shape[3] * shape[4] +
 801a0ec:	441a      	add	r2, r3
                          offset_0 * shape[1] * shape[2] * shape[3] * shape[4];
 801a0ee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a0f2:	3304      	adds	r3, #4
 801a0f4:	681b      	ldr	r3, [r3, #0]
 801a0f6:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 801a0fa:	fb01 f303 	mul.w	r3, r1, r3
 801a0fe:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a102:	3108      	adds	r1, #8
 801a104:	6809      	ldr	r1, [r1, #0]
 801a106:	fb01 f303 	mul.w	r3, r1, r3
 801a10a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a10e:	310c      	adds	r1, #12
 801a110:	6809      	ldr	r1, [r1, #0]
 801a112:	fb01 f303 	mul.w	r3, r1, r3
 801a116:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a11a:	3110      	adds	r1, #16
 801a11c:	6809      	ldr	r1, [r1, #0]
 801a11e:	fb01 f303 	mul.w	r3, r1, r3
              int index = offset_4 + offset_3 * shape[4] +
 801a122:	4413      	add	r3, r2
 801a124:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              writer->Write(index);
 801a128:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 801a12c:	6838      	ldr	r0, [r7, #0]
 801a12e:	f7fe fc9d 	bl	8018a6c <_ZN6tflite22SequentialTensorWriterIaE5WriteEi>
                 offset_4 += stride[4]) {
 801a132:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a136:	3310      	adds	r3, #16
 801a138:	681b      	ldr	r3, [r3, #0]
 801a13a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801a13e:	4413      	add	r3, r2
 801a140:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 801a144:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a148:	3310      	adds	r3, #16
 801a14a:	681a      	ldr	r2, [r3, #0]
 801a14c:	f107 0010 	add.w	r0, r7, #16
 801a150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801a154:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 801a158:	f7ff fe46 	bl	8019de8 <_ZZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801a15c:	4603      	mov	r3, r0
 801a15e:	2b00      	cmp	r3, #0
 801a160:	d196      	bne.n	801a090 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x268>
             offset_3 += stride[3]) {
 801a162:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a166:	330c      	adds	r3, #12
 801a168:	681b      	ldr	r3, [r3, #0]
 801a16a:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 801a16e:	4413      	add	r3, r2
 801a170:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801a174:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a178:	330c      	adds	r3, #12
 801a17a:	681a      	ldr	r2, [r3, #0]
 801a17c:	f107 0010 	add.w	r0, r7, #16
 801a180:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 801a184:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 801a188:	f7ff fe2e 	bl	8019de8 <_ZZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801a18c:	4603      	mov	r3, r0
 801a18e:	2b00      	cmp	r3, #0
 801a190:	f47f af14 	bne.w	8019fbc <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x194>
           offset_2 += stride[2]) {
 801a194:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a198:	3308      	adds	r3, #8
 801a19a:	681b      	ldr	r3, [r3, #0]
 801a19c:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 801a1a0:	4413      	add	r3, r2
 801a1a2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 801a1a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a1aa:	3308      	adds	r3, #8
 801a1ac:	681a      	ldr	r2, [r3, #0]
 801a1ae:	f107 0010 	add.w	r0, r7, #16
 801a1b2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 801a1b6:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 801a1ba:	f7ff fe15 	bl	8019de8 <_ZZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801a1be:	4603      	mov	r3, r0
 801a1c0:	2b00      	cmp	r3, #0
 801a1c2:	f47f aef6 	bne.w	8019fb2 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x18a>
         offset_1 += stride[1]) {
 801a1c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a1ca:	3304      	adds	r3, #4
 801a1cc:	681b      	ldr	r3, [r3, #0]
 801a1ce:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 801a1d2:	4413      	add	r3, r2
 801a1d4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 801a1d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a1dc:	3304      	adds	r3, #4
 801a1de:	681a      	ldr	r2, [r3, #0]
 801a1e0:	f107 0010 	add.w	r0, r7, #16
 801a1e4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 801a1e8:	f8d7 10d4 	ldr.w	r1, [r7, #212]	@ 0xd4
 801a1ec:	f7ff fdfc 	bl	8019de8 <_ZZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801a1f0:	4603      	mov	r3, r0
 801a1f2:	2b00      	cmp	r3, #0
 801a1f4:	f47f aed8 	bne.w	8019fa8 <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x180>
       offset_0 += stride[0]) {
 801a1f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a1fc:	681b      	ldr	r3, [r3, #0]
 801a1fe:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 801a202:	4413      	add	r3, r2
 801a204:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 801a208:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a20c:	681a      	ldr	r2, [r3, #0]
 801a20e:	f107 0010 	add.w	r0, r7, #16
 801a212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801a216:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 801a21a:	f7ff fde5 	bl	8019de8 <_ZZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801a21e:	4603      	mov	r3, r0
 801a220:	2b00      	cmp	r3, #0
 801a222:	f47f aebc 	bne.w	8019f9e <_ZN6tflite13reference_ops12StridedSliceIaEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x176>
}
 801a226:	f107 0314 	add.w	r3, r7, #20
 801a22a:	4618      	mov	r0, r3
 801a22c:	f7f2 fcb0 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
 801a230:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801a234:	4618      	mov	r0, r3
 801a236:	f7f2 fcab 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
 801a23a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 801a23e:	4618      	mov	r0, r3
 801a240:	f7f8 fa1c 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 801a244:	37f8      	adds	r7, #248	@ 0xf8
 801a246:	46bd      	mov	sp, r7
 801a248:	bd80      	pop	{r7, pc}
 801a24a:	bf00      	nop

0801a24c <_ZZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>:
  auto lc = [&](int end, int stride, int index) {
 801a24c:	b480      	push	{r7}
 801a24e:	b085      	sub	sp, #20
 801a250:	af00      	add	r7, sp, #0
 801a252:	60f8      	str	r0, [r7, #12]
 801a254:	60b9      	str	r1, [r7, #8]
 801a256:	607a      	str	r2, [r7, #4]
 801a258:	603b      	str	r3, [r7, #0]
    if (stride < 0) {
 801a25a:	687b      	ldr	r3, [r7, #4]
 801a25c:	2b00      	cmp	r3, #0
 801a25e:	da07      	bge.n	801a270 <_ZZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii+0x24>
      return index > end;
 801a260:	683a      	ldr	r2, [r7, #0]
 801a262:	68bb      	ldr	r3, [r7, #8]
 801a264:	429a      	cmp	r2, r3
 801a266:	bfcc      	ite	gt
 801a268:	2301      	movgt	r3, #1
 801a26a:	2300      	movle	r3, #0
 801a26c:	b2db      	uxtb	r3, r3
 801a26e:	e006      	b.n	801a27e <_ZZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii+0x32>
      return index < end;
 801a270:	683a      	ldr	r2, [r7, #0]
 801a272:	68bb      	ldr	r3, [r7, #8]
 801a274:	429a      	cmp	r2, r3
 801a276:	bfb4      	ite	lt
 801a278:	2301      	movlt	r3, #1
 801a27a:	2300      	movge	r3, #0
 801a27c:	b2db      	uxtb	r3, r3
  auto lc = [&](int end, int stride, int index) {
 801a27e:	4618      	mov	r0, r3
 801a280:	3714      	adds	r7, #20
 801a282:	46bd      	mov	sp, r7
 801a284:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a288:	4770      	bx	lr
	...

0801a28c <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE>:
inline void StridedSlice(const tflite::StridedSliceParams& op_params,
 801a28c:	b580      	push	{r7, lr}
 801a28e:	b0be      	sub	sp, #248	@ 0xf8
 801a290:	af00      	add	r7, sp, #0
 801a292:	60f8      	str	r0, [r7, #12]
 801a294:	60b9      	str	r1, [r7, #8]
 801a296:	607a      	str	r2, [r7, #4]
 801a298:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("StridedSlice");
 801a29a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 801a29e:	4994      	ldr	r1, [pc, #592]	@ (801a4f0 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x264>)
 801a2a0:	4618      	mov	r0, r3
 801a2a2:	f7f8 fa6d 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
  tflite::StridedSliceParams params_copy = op_params;
 801a2a6:	68fa      	ldr	r2, [r7, #12]
 801a2a8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a2ac:	4611      	mov	r1, r2
 801a2ae:	2254      	movs	r2, #84	@ 0x54
 801a2b0:	4618      	mov	r0, r3
 801a2b2:	f002 faf0 	bl	801c896 <memcpy>
  TFLITE_DCHECK_LE(unextended_input_shape.DimensionsCount(), 5);
 801a2b6:	68b8      	ldr	r0, [r7, #8]
 801a2b8:	f7f2 fc75 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 801a2bc:	4603      	mov	r3, r0
 801a2be:	2b05      	cmp	r3, #5
 801a2c0:	dd01      	ble.n	801a2c6 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3a>
 801a2c2:	f001 fdef 	bl	801bea4 <abort>
  TFLITE_DCHECK_LE(unextended_output_shape.DimensionsCount(), 5);
 801a2c6:	6878      	ldr	r0, [r7, #4]
 801a2c8:	f7f2 fc6d 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 801a2cc:	4603      	mov	r3, r0
 801a2ce:	2b05      	cmp	r3, #5
 801a2d0:	dd01      	ble.n	801a2d6 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x4a>
 801a2d2:	f001 fde7 	bl	801bea4 <abort>
  const RuntimeShape input_shape =
 801a2d6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801a2da:	68ba      	ldr	r2, [r7, #8]
 801a2dc:	2105      	movs	r1, #5
 801a2de:	4618      	mov	r0, r3
 801a2e0:	f7f2 fca3 	bl	800cc2a <_ZN6tflite12RuntimeShape13ExtendedShapeEiRKS0_>
  const RuntimeShape output_shape =
 801a2e4:	f107 0314 	add.w	r3, r7, #20
 801a2e8:	687a      	ldr	r2, [r7, #4]
 801a2ea:	2105      	movs	r1, #5
 801a2ec:	4618      	mov	r0, r3
 801a2ee:	f7f2 fc9c 	bl	800cc2a <_ZN6tflite12RuntimeShape13ExtendedShapeEiRKS0_>
  strided_slice::StridedSlicePadIndices(&params_copy, 5);
 801a2f2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a2f6:	2105      	movs	r1, #5
 801a2f8:	4618      	mov	r0, r3
 801a2fa:	f7fe fc41 	bl	8018b80 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi>
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 0);
 801a2fe:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a302:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a306:	2200      	movs	r2, #0
 801a308:	4618      	mov	r0, r3
 801a30a:	f7fe fd26 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801a30e:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
  const int stop_0 = strided_slice::StridedSliceEndForAxis(
 801a312:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a316:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801a31a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801a31e:	2200      	movs	r2, #0
 801a320:	f7fe fd68 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801a324:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 1);
 801a328:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a32c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a330:	2201      	movs	r2, #1
 801a332:	4618      	mov	r0, r3
 801a334:	f7fe fd11 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801a338:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
  const int stop_1 = strided_slice::StridedSliceEndForAxis(
 801a33c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a340:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801a344:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801a348:	2201      	movs	r2, #1
 801a34a:	f7fe fd53 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801a34e:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 2);
 801a352:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a356:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a35a:	2202      	movs	r2, #2
 801a35c:	4618      	mov	r0, r3
 801a35e:	f7fe fcfc 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801a362:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
  const int stop_2 = strided_slice::StridedSliceEndForAxis(
 801a366:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a36a:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801a36e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 801a372:	2202      	movs	r2, #2
 801a374:	f7fe fd3e 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801a378:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 3);
 801a37c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a380:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a384:	2203      	movs	r2, #3
 801a386:	4618      	mov	r0, r3
 801a388:	f7fe fce7 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801a38c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
  const int stop_3 = strided_slice::StridedSliceEndForAxis(
 801a390:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a394:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801a398:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801a39c:	2203      	movs	r2, #3
 801a39e:	f7fe fd29 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801a3a2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 4);
 801a3a6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a3aa:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a3ae:	2204      	movs	r2, #4
 801a3b0:	4618      	mov	r0, r3
 801a3b2:	f7fe fcd2 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801a3b6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
  const int stop_4 = strided_slice::StridedSliceEndForAxis(
 801a3ba:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a3be:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801a3c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801a3c6:	2204      	movs	r2, #4
 801a3c8:	f7fe fd14 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801a3cc:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
  const int* shape = reinterpret_cast<const int*>(input_shape.DimsData());
 801a3d0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801a3d4:	4618      	mov	r0, r3
 801a3d6:	f7f2 fc3d 	bl	800cc54 <_ZNK6tflite12RuntimeShape8DimsDataEv>
 801a3da:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
  const int* stride = reinterpret_cast<const int*>(params_copy.strides);
 801a3de:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a3e2:	3334      	adds	r3, #52	@ 0x34
 801a3e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  const bool inner_stride_is_1 = params_copy.strides[4] == 1;
 801a3e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801a3ec:	2b01      	cmp	r3, #1
 801a3ee:	bf0c      	ite	eq
 801a3f0:	2301      	moveq	r3, #1
 801a3f2:	2300      	movne	r3, #0
 801a3f4:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 801a3f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801a3fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 801a400:	e134      	b.n	801a66c <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3e0>
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 801a402:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801a406:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 801a40a:	e117      	b.n	801a63c <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3b0>
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 801a40c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 801a410:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 801a414:	e0f9      	b.n	801a60a <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x37e>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801a416:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801a41a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801a41e:	e0db      	b.n	801a5d8 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x34c>
          if (inner_stride_is_1) {
 801a420:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 801a424:	2b00      	cmp	r3, #0
 801a426:	d05e      	beq.n	801a4e6 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x25a>
            const int len = stop_4 - start_4;
 801a428:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 801a42c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801a430:	1ad3      	subs	r3, r2, r3
 801a432:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
            int index = start_4 + offset_3 * shape[4] +
 801a436:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a43a:	3310      	adds	r3, #16
 801a43c:	681b      	ldr	r3, [r3, #0]
 801a43e:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 801a442:	fb03 f202 	mul.w	r2, r3, r2
 801a446:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801a44a:	441a      	add	r2, r3
                        offset_2 * shape[3] * shape[4] +
 801a44c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a450:	330c      	adds	r3, #12
 801a452:	681b      	ldr	r3, [r3, #0]
 801a454:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 801a458:	fb01 f303 	mul.w	r3, r1, r3
 801a45c:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a460:	3110      	adds	r1, #16
 801a462:	6809      	ldr	r1, [r1, #0]
 801a464:	fb01 f303 	mul.w	r3, r1, r3
            int index = start_4 + offset_3 * shape[4] +
 801a468:	441a      	add	r2, r3
                        offset_1 * shape[2] * shape[3] * shape[4] +
 801a46a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a46e:	3308      	adds	r3, #8
 801a470:	681b      	ldr	r3, [r3, #0]
 801a472:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 801a476:	fb01 f303 	mul.w	r3, r1, r3
 801a47a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a47e:	310c      	adds	r1, #12
 801a480:	6809      	ldr	r1, [r1, #0]
 801a482:	fb01 f303 	mul.w	r3, r1, r3
 801a486:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a48a:	3110      	adds	r1, #16
 801a48c:	6809      	ldr	r1, [r1, #0]
 801a48e:	fb01 f303 	mul.w	r3, r1, r3
                        offset_2 * shape[3] * shape[4] +
 801a492:	441a      	add	r2, r3
                        offset_0 * shape[1] * shape[2] * shape[3] * shape[4];
 801a494:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a498:	3304      	adds	r3, #4
 801a49a:	681b      	ldr	r3, [r3, #0]
 801a49c:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 801a4a0:	fb01 f303 	mul.w	r3, r1, r3
 801a4a4:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a4a8:	3108      	adds	r1, #8
 801a4aa:	6809      	ldr	r1, [r1, #0]
 801a4ac:	fb01 f303 	mul.w	r3, r1, r3
 801a4b0:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a4b4:	310c      	adds	r1, #12
 801a4b6:	6809      	ldr	r1, [r1, #0]
 801a4b8:	fb01 f303 	mul.w	r3, r1, r3
 801a4bc:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a4c0:	3110      	adds	r1, #16
 801a4c2:	6809      	ldr	r1, [r1, #0]
 801a4c4:	fb01 f303 	mul.w	r3, r1, r3
            int index = start_4 + offset_3 * shape[4] +
 801a4c8:	4413      	add	r3, r2
 801a4ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            if (len > 0) {
 801a4ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801a4d2:	2b00      	cmp	r3, #0
 801a4d4:	dd77      	ble.n	801a5c6 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x33a>
              writer->WriteN(index, len);
 801a4d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801a4da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801a4de:	6838      	ldr	r0, [r7, #0]
 801a4e0:	f000 fd93 	bl	801b00a <_ZN6tflite22SequentialTensorWriterIsE6WriteNEii>
 801a4e4:	e06f      	b.n	801a5c6 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x33a>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 801a4e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801a4ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801a4ee:	e05b      	b.n	801a5a8 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x31c>
 801a4f0:	080237cc 	.word	0x080237cc
              int index = offset_4 + offset_3 * shape[4] +
 801a4f4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a4f8:	3310      	adds	r3, #16
 801a4fa:	681b      	ldr	r3, [r3, #0]
 801a4fc:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 801a500:	fb03 f202 	mul.w	r2, r3, r2
 801a504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801a508:	441a      	add	r2, r3
                          offset_2 * shape[3] * shape[4] +
 801a50a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a50e:	330c      	adds	r3, #12
 801a510:	681b      	ldr	r3, [r3, #0]
 801a512:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 801a516:	fb01 f303 	mul.w	r3, r1, r3
 801a51a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a51e:	3110      	adds	r1, #16
 801a520:	6809      	ldr	r1, [r1, #0]
 801a522:	fb01 f303 	mul.w	r3, r1, r3
              int index = offset_4 + offset_3 * shape[4] +
 801a526:	441a      	add	r2, r3
                          offset_1 * shape[2] * shape[3] * shape[4] +
 801a528:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a52c:	3308      	adds	r3, #8
 801a52e:	681b      	ldr	r3, [r3, #0]
 801a530:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 801a534:	fb01 f303 	mul.w	r3, r1, r3
 801a538:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a53c:	310c      	adds	r1, #12
 801a53e:	6809      	ldr	r1, [r1, #0]
 801a540:	fb01 f303 	mul.w	r3, r1, r3
 801a544:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a548:	3110      	adds	r1, #16
 801a54a:	6809      	ldr	r1, [r1, #0]
 801a54c:	fb01 f303 	mul.w	r3, r1, r3
                          offset_2 * shape[3] * shape[4] +
 801a550:	441a      	add	r2, r3
                          offset_0 * shape[1] * shape[2] * shape[3] * shape[4];
 801a552:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a556:	3304      	adds	r3, #4
 801a558:	681b      	ldr	r3, [r3, #0]
 801a55a:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 801a55e:	fb01 f303 	mul.w	r3, r1, r3
 801a562:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a566:	3108      	adds	r1, #8
 801a568:	6809      	ldr	r1, [r1, #0]
 801a56a:	fb01 f303 	mul.w	r3, r1, r3
 801a56e:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a572:	310c      	adds	r1, #12
 801a574:	6809      	ldr	r1, [r1, #0]
 801a576:	fb01 f303 	mul.w	r3, r1, r3
 801a57a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a57e:	3110      	adds	r1, #16
 801a580:	6809      	ldr	r1, [r1, #0]
 801a582:	fb01 f303 	mul.w	r3, r1, r3
              int index = offset_4 + offset_3 * shape[4] +
 801a586:	4413      	add	r3, r2
 801a588:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              writer->Write(index);
 801a58c:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 801a590:	6838      	ldr	r0, [r7, #0]
 801a592:	f7fe fab0 	bl	8018af6 <_ZN6tflite22SequentialTensorWriterIsE5WriteEi>
                 offset_4 += stride[4]) {
 801a596:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a59a:	3310      	adds	r3, #16
 801a59c:	681b      	ldr	r3, [r3, #0]
 801a59e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801a5a2:	4413      	add	r3, r2
 801a5a4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 801a5a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a5ac:	3310      	adds	r3, #16
 801a5ae:	681a      	ldr	r2, [r3, #0]
 801a5b0:	f107 0010 	add.w	r0, r7, #16
 801a5b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801a5b8:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 801a5bc:	f7ff fe46 	bl	801a24c <_ZZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801a5c0:	4603      	mov	r3, r0
 801a5c2:	2b00      	cmp	r3, #0
 801a5c4:	d196      	bne.n	801a4f4 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x268>
             offset_3 += stride[3]) {
 801a5c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a5ca:	330c      	adds	r3, #12
 801a5cc:	681b      	ldr	r3, [r3, #0]
 801a5ce:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 801a5d2:	4413      	add	r3, r2
 801a5d4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801a5d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a5dc:	330c      	adds	r3, #12
 801a5de:	681a      	ldr	r2, [r3, #0]
 801a5e0:	f107 0010 	add.w	r0, r7, #16
 801a5e4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 801a5e8:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 801a5ec:	f7ff fe2e 	bl	801a24c <_ZZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801a5f0:	4603      	mov	r3, r0
 801a5f2:	2b00      	cmp	r3, #0
 801a5f4:	f47f af14 	bne.w	801a420 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x194>
           offset_2 += stride[2]) {
 801a5f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a5fc:	3308      	adds	r3, #8
 801a5fe:	681b      	ldr	r3, [r3, #0]
 801a600:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 801a604:	4413      	add	r3, r2
 801a606:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 801a60a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a60e:	3308      	adds	r3, #8
 801a610:	681a      	ldr	r2, [r3, #0]
 801a612:	f107 0010 	add.w	r0, r7, #16
 801a616:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 801a61a:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 801a61e:	f7ff fe15 	bl	801a24c <_ZZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801a622:	4603      	mov	r3, r0
 801a624:	2b00      	cmp	r3, #0
 801a626:	f47f aef6 	bne.w	801a416 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x18a>
         offset_1 += stride[1]) {
 801a62a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a62e:	3304      	adds	r3, #4
 801a630:	681b      	ldr	r3, [r3, #0]
 801a632:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 801a636:	4413      	add	r3, r2
 801a638:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 801a63c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a640:	3304      	adds	r3, #4
 801a642:	681a      	ldr	r2, [r3, #0]
 801a644:	f107 0010 	add.w	r0, r7, #16
 801a648:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 801a64c:	f8d7 10d4 	ldr.w	r1, [r7, #212]	@ 0xd4
 801a650:	f7ff fdfc 	bl	801a24c <_ZZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801a654:	4603      	mov	r3, r0
 801a656:	2b00      	cmp	r3, #0
 801a658:	f47f aed8 	bne.w	801a40c <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x180>
       offset_0 += stride[0]) {
 801a65c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a660:	681b      	ldr	r3, [r3, #0]
 801a662:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 801a666:	4413      	add	r3, r2
 801a668:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 801a66c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a670:	681a      	ldr	r2, [r3, #0]
 801a672:	f107 0010 	add.w	r0, r7, #16
 801a676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801a67a:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 801a67e:	f7ff fde5 	bl	801a24c <_ZZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801a682:	4603      	mov	r3, r0
 801a684:	2b00      	cmp	r3, #0
 801a686:	f47f aebc 	bne.w	801a402 <_ZN6tflite13reference_ops12StridedSliceIsEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x176>
}
 801a68a:	f107 0314 	add.w	r3, r7, #20
 801a68e:	4618      	mov	r0, r3
 801a690:	f7f2 fa7e 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
 801a694:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801a698:	4618      	mov	r0, r3
 801a69a:	f7f2 fa79 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
 801a69e:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 801a6a2:	4618      	mov	r0, r3
 801a6a4:	f7f7 ffea 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 801a6a8:	37f8      	adds	r7, #248	@ 0xf8
 801a6aa:	46bd      	mov	sp, r7
 801a6ac:	bd80      	pop	{r7, pc}
 801a6ae:	bf00      	nop

0801a6b0 <_ZZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>:
  auto lc = [&](int end, int stride, int index) {
 801a6b0:	b480      	push	{r7}
 801a6b2:	b085      	sub	sp, #20
 801a6b4:	af00      	add	r7, sp, #0
 801a6b6:	60f8      	str	r0, [r7, #12]
 801a6b8:	60b9      	str	r1, [r7, #8]
 801a6ba:	607a      	str	r2, [r7, #4]
 801a6bc:	603b      	str	r3, [r7, #0]
    if (stride < 0) {
 801a6be:	687b      	ldr	r3, [r7, #4]
 801a6c0:	2b00      	cmp	r3, #0
 801a6c2:	da07      	bge.n	801a6d4 <_ZZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii+0x24>
      return index > end;
 801a6c4:	683a      	ldr	r2, [r7, #0]
 801a6c6:	68bb      	ldr	r3, [r7, #8]
 801a6c8:	429a      	cmp	r2, r3
 801a6ca:	bfcc      	ite	gt
 801a6cc:	2301      	movgt	r3, #1
 801a6ce:	2300      	movle	r3, #0
 801a6d0:	b2db      	uxtb	r3, r3
 801a6d2:	e006      	b.n	801a6e2 <_ZZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii+0x32>
      return index < end;
 801a6d4:	683a      	ldr	r2, [r7, #0]
 801a6d6:	68bb      	ldr	r3, [r7, #8]
 801a6d8:	429a      	cmp	r2, r3
 801a6da:	bfb4      	ite	lt
 801a6dc:	2301      	movlt	r3, #1
 801a6de:	2300      	movge	r3, #0
 801a6e0:	b2db      	uxtb	r3, r3
  auto lc = [&](int end, int stride, int index) {
 801a6e2:	4618      	mov	r0, r3
 801a6e4:	3714      	adds	r7, #20
 801a6e6:	46bd      	mov	sp, r7
 801a6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a6ec:	4770      	bx	lr
	...

0801a6f0 <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE>:
inline void StridedSlice(const tflite::StridedSliceParams& op_params,
 801a6f0:	b580      	push	{r7, lr}
 801a6f2:	b0be      	sub	sp, #248	@ 0xf8
 801a6f4:	af00      	add	r7, sp, #0
 801a6f6:	60f8      	str	r0, [r7, #12]
 801a6f8:	60b9      	str	r1, [r7, #8]
 801a6fa:	607a      	str	r2, [r7, #4]
 801a6fc:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("StridedSlice");
 801a6fe:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 801a702:	4994      	ldr	r1, [pc, #592]	@ (801a954 <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x264>)
 801a704:	4618      	mov	r0, r3
 801a706:	f7f8 f83b 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
  tflite::StridedSliceParams params_copy = op_params;
 801a70a:	68fa      	ldr	r2, [r7, #12]
 801a70c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a710:	4611      	mov	r1, r2
 801a712:	2254      	movs	r2, #84	@ 0x54
 801a714:	4618      	mov	r0, r3
 801a716:	f002 f8be 	bl	801c896 <memcpy>
  TFLITE_DCHECK_LE(unextended_input_shape.DimensionsCount(), 5);
 801a71a:	68b8      	ldr	r0, [r7, #8]
 801a71c:	f7f2 fa43 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 801a720:	4603      	mov	r3, r0
 801a722:	2b05      	cmp	r3, #5
 801a724:	dd01      	ble.n	801a72a <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3a>
 801a726:	f001 fbbd 	bl	801bea4 <abort>
  TFLITE_DCHECK_LE(unextended_output_shape.DimensionsCount(), 5);
 801a72a:	6878      	ldr	r0, [r7, #4]
 801a72c:	f7f2 fa3b 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 801a730:	4603      	mov	r3, r0
 801a732:	2b05      	cmp	r3, #5
 801a734:	dd01      	ble.n	801a73a <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x4a>
 801a736:	f001 fbb5 	bl	801bea4 <abort>
  const RuntimeShape input_shape =
 801a73a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801a73e:	68ba      	ldr	r2, [r7, #8]
 801a740:	2105      	movs	r1, #5
 801a742:	4618      	mov	r0, r3
 801a744:	f7f2 fa71 	bl	800cc2a <_ZN6tflite12RuntimeShape13ExtendedShapeEiRKS0_>
  const RuntimeShape output_shape =
 801a748:	f107 0314 	add.w	r3, r7, #20
 801a74c:	687a      	ldr	r2, [r7, #4]
 801a74e:	2105      	movs	r1, #5
 801a750:	4618      	mov	r0, r3
 801a752:	f7f2 fa6a 	bl	800cc2a <_ZN6tflite12RuntimeShape13ExtendedShapeEiRKS0_>
  strided_slice::StridedSlicePadIndices(&params_copy, 5);
 801a756:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a75a:	2105      	movs	r1, #5
 801a75c:	4618      	mov	r0, r3
 801a75e:	f7fe fa0f 	bl	8018b80 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi>
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 0);
 801a762:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a766:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a76a:	2200      	movs	r2, #0
 801a76c:	4618      	mov	r0, r3
 801a76e:	f7fe faf4 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801a772:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
  const int stop_0 = strided_slice::StridedSliceEndForAxis(
 801a776:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a77a:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801a77e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801a782:	2200      	movs	r2, #0
 801a784:	f7fe fb36 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801a788:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 1);
 801a78c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a790:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a794:	2201      	movs	r2, #1
 801a796:	4618      	mov	r0, r3
 801a798:	f7fe fadf 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801a79c:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
  const int stop_1 = strided_slice::StridedSliceEndForAxis(
 801a7a0:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a7a4:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801a7a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801a7ac:	2201      	movs	r2, #1
 801a7ae:	f7fe fb21 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801a7b2:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 2);
 801a7b6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a7ba:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a7be:	2202      	movs	r2, #2
 801a7c0:	4618      	mov	r0, r3
 801a7c2:	f7fe faca 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801a7c6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
  const int stop_2 = strided_slice::StridedSliceEndForAxis(
 801a7ca:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a7ce:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801a7d2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 801a7d6:	2202      	movs	r2, #2
 801a7d8:	f7fe fb0c 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801a7dc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 3);
 801a7e0:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a7e4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a7e8:	2203      	movs	r2, #3
 801a7ea:	4618      	mov	r0, r3
 801a7ec:	f7fe fab5 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801a7f0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
  const int stop_3 = strided_slice::StridedSliceEndForAxis(
 801a7f4:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a7f8:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801a7fc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801a800:	2203      	movs	r2, #3
 801a802:	f7fe faf7 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801a806:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 4);
 801a80a:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a80e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a812:	2204      	movs	r2, #4
 801a814:	4618      	mov	r0, r3
 801a816:	f7fe faa0 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801a81a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
  const int stop_4 = strided_slice::StridedSliceEndForAxis(
 801a81e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801a822:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801a826:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801a82a:	2204      	movs	r2, #4
 801a82c:	f7fe fae2 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801a830:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
  const int* shape = reinterpret_cast<const int*>(input_shape.DimsData());
 801a834:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801a838:	4618      	mov	r0, r3
 801a83a:	f7f2 fa0b 	bl	800cc54 <_ZNK6tflite12RuntimeShape8DimsDataEv>
 801a83e:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
  const int* stride = reinterpret_cast<const int*>(params_copy.strides);
 801a842:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a846:	3334      	adds	r3, #52	@ 0x34
 801a848:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  const bool inner_stride_is_1 = params_copy.strides[4] == 1;
 801a84c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801a850:	2b01      	cmp	r3, #1
 801a852:	bf0c      	ite	eq
 801a854:	2301      	moveq	r3, #1
 801a856:	2300      	movne	r3, #0
 801a858:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 801a85c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801a860:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 801a864:	e134      	b.n	801aad0 <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3e0>
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 801a866:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801a86a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 801a86e:	e117      	b.n	801aaa0 <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3b0>
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 801a870:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 801a874:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 801a878:	e0f9      	b.n	801aa6e <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x37e>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801a87a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801a87e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801a882:	e0db      	b.n	801aa3c <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x34c>
          if (inner_stride_is_1) {
 801a884:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 801a888:	2b00      	cmp	r3, #0
 801a88a:	d05e      	beq.n	801a94a <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x25a>
            const int len = stop_4 - start_4;
 801a88c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 801a890:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801a894:	1ad3      	subs	r3, r2, r3
 801a896:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
            int index = start_4 + offset_3 * shape[4] +
 801a89a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a89e:	3310      	adds	r3, #16
 801a8a0:	681b      	ldr	r3, [r3, #0]
 801a8a2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 801a8a6:	fb03 f202 	mul.w	r2, r3, r2
 801a8aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801a8ae:	441a      	add	r2, r3
                        offset_2 * shape[3] * shape[4] +
 801a8b0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a8b4:	330c      	adds	r3, #12
 801a8b6:	681b      	ldr	r3, [r3, #0]
 801a8b8:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 801a8bc:	fb01 f303 	mul.w	r3, r1, r3
 801a8c0:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a8c4:	3110      	adds	r1, #16
 801a8c6:	6809      	ldr	r1, [r1, #0]
 801a8c8:	fb01 f303 	mul.w	r3, r1, r3
            int index = start_4 + offset_3 * shape[4] +
 801a8cc:	441a      	add	r2, r3
                        offset_1 * shape[2] * shape[3] * shape[4] +
 801a8ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a8d2:	3308      	adds	r3, #8
 801a8d4:	681b      	ldr	r3, [r3, #0]
 801a8d6:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 801a8da:	fb01 f303 	mul.w	r3, r1, r3
 801a8de:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a8e2:	310c      	adds	r1, #12
 801a8e4:	6809      	ldr	r1, [r1, #0]
 801a8e6:	fb01 f303 	mul.w	r3, r1, r3
 801a8ea:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a8ee:	3110      	adds	r1, #16
 801a8f0:	6809      	ldr	r1, [r1, #0]
 801a8f2:	fb01 f303 	mul.w	r3, r1, r3
                        offset_2 * shape[3] * shape[4] +
 801a8f6:	441a      	add	r2, r3
                        offset_0 * shape[1] * shape[2] * shape[3] * shape[4];
 801a8f8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a8fc:	3304      	adds	r3, #4
 801a8fe:	681b      	ldr	r3, [r3, #0]
 801a900:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 801a904:	fb01 f303 	mul.w	r3, r1, r3
 801a908:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a90c:	3108      	adds	r1, #8
 801a90e:	6809      	ldr	r1, [r1, #0]
 801a910:	fb01 f303 	mul.w	r3, r1, r3
 801a914:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a918:	310c      	adds	r1, #12
 801a91a:	6809      	ldr	r1, [r1, #0]
 801a91c:	fb01 f303 	mul.w	r3, r1, r3
 801a920:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a924:	3110      	adds	r1, #16
 801a926:	6809      	ldr	r1, [r1, #0]
 801a928:	fb01 f303 	mul.w	r3, r1, r3
            int index = start_4 + offset_3 * shape[4] +
 801a92c:	4413      	add	r3, r2
 801a92e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            if (len > 0) {
 801a932:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801a936:	2b00      	cmp	r3, #0
 801a938:	dd77      	ble.n	801aa2a <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x33a>
              writer->WriteN(index, len);
 801a93a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801a93e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801a942:	6838      	ldr	r0, [r7, #0]
 801a944:	f000 fb7e 	bl	801b044 <_ZN6tflite22SequentialTensorWriterIlE6WriteNEii>
 801a948:	e06f      	b.n	801aa2a <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x33a>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 801a94a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801a94e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801a952:	e05b      	b.n	801aa0c <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x31c>
 801a954:	080237cc 	.word	0x080237cc
              int index = offset_4 + offset_3 * shape[4] +
 801a958:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a95c:	3310      	adds	r3, #16
 801a95e:	681b      	ldr	r3, [r3, #0]
 801a960:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 801a964:	fb03 f202 	mul.w	r2, r3, r2
 801a968:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801a96c:	441a      	add	r2, r3
                          offset_2 * shape[3] * shape[4] +
 801a96e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a972:	330c      	adds	r3, #12
 801a974:	681b      	ldr	r3, [r3, #0]
 801a976:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 801a97a:	fb01 f303 	mul.w	r3, r1, r3
 801a97e:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a982:	3110      	adds	r1, #16
 801a984:	6809      	ldr	r1, [r1, #0]
 801a986:	fb01 f303 	mul.w	r3, r1, r3
              int index = offset_4 + offset_3 * shape[4] +
 801a98a:	441a      	add	r2, r3
                          offset_1 * shape[2] * shape[3] * shape[4] +
 801a98c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a990:	3308      	adds	r3, #8
 801a992:	681b      	ldr	r3, [r3, #0]
 801a994:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 801a998:	fb01 f303 	mul.w	r3, r1, r3
 801a99c:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a9a0:	310c      	adds	r1, #12
 801a9a2:	6809      	ldr	r1, [r1, #0]
 801a9a4:	fb01 f303 	mul.w	r3, r1, r3
 801a9a8:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a9ac:	3110      	adds	r1, #16
 801a9ae:	6809      	ldr	r1, [r1, #0]
 801a9b0:	fb01 f303 	mul.w	r3, r1, r3
                          offset_2 * shape[3] * shape[4] +
 801a9b4:	441a      	add	r2, r3
                          offset_0 * shape[1] * shape[2] * shape[3] * shape[4];
 801a9b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801a9ba:	3304      	adds	r3, #4
 801a9bc:	681b      	ldr	r3, [r3, #0]
 801a9be:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 801a9c2:	fb01 f303 	mul.w	r3, r1, r3
 801a9c6:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a9ca:	3108      	adds	r1, #8
 801a9cc:	6809      	ldr	r1, [r1, #0]
 801a9ce:	fb01 f303 	mul.w	r3, r1, r3
 801a9d2:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a9d6:	310c      	adds	r1, #12
 801a9d8:	6809      	ldr	r1, [r1, #0]
 801a9da:	fb01 f303 	mul.w	r3, r1, r3
 801a9de:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801a9e2:	3110      	adds	r1, #16
 801a9e4:	6809      	ldr	r1, [r1, #0]
 801a9e6:	fb01 f303 	mul.w	r3, r1, r3
              int index = offset_4 + offset_3 * shape[4] +
 801a9ea:	4413      	add	r3, r2
 801a9ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              writer->Write(index);
 801a9f0:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 801a9f4:	6838      	ldr	r0, [r7, #0]
 801a9f6:	f7fe f867 	bl	8018ac8 <_ZN6tflite22SequentialTensorWriterIlE5WriteEi>
                 offset_4 += stride[4]) {
 801a9fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801a9fe:	3310      	adds	r3, #16
 801aa00:	681b      	ldr	r3, [r3, #0]
 801aa02:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801aa06:	4413      	add	r3, r2
 801aa08:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 801aa0c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801aa10:	3310      	adds	r3, #16
 801aa12:	681a      	ldr	r2, [r3, #0]
 801aa14:	f107 0010 	add.w	r0, r7, #16
 801aa18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801aa1c:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 801aa20:	f7ff fe46 	bl	801a6b0 <_ZZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801aa24:	4603      	mov	r3, r0
 801aa26:	2b00      	cmp	r3, #0
 801aa28:	d196      	bne.n	801a958 <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x268>
             offset_3 += stride[3]) {
 801aa2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801aa2e:	330c      	adds	r3, #12
 801aa30:	681b      	ldr	r3, [r3, #0]
 801aa32:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 801aa36:	4413      	add	r3, r2
 801aa38:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801aa3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801aa40:	330c      	adds	r3, #12
 801aa42:	681a      	ldr	r2, [r3, #0]
 801aa44:	f107 0010 	add.w	r0, r7, #16
 801aa48:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 801aa4c:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 801aa50:	f7ff fe2e 	bl	801a6b0 <_ZZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801aa54:	4603      	mov	r3, r0
 801aa56:	2b00      	cmp	r3, #0
 801aa58:	f47f af14 	bne.w	801a884 <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x194>
           offset_2 += stride[2]) {
 801aa5c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801aa60:	3308      	adds	r3, #8
 801aa62:	681b      	ldr	r3, [r3, #0]
 801aa64:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 801aa68:	4413      	add	r3, r2
 801aa6a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 801aa6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801aa72:	3308      	adds	r3, #8
 801aa74:	681a      	ldr	r2, [r3, #0]
 801aa76:	f107 0010 	add.w	r0, r7, #16
 801aa7a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 801aa7e:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 801aa82:	f7ff fe15 	bl	801a6b0 <_ZZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801aa86:	4603      	mov	r3, r0
 801aa88:	2b00      	cmp	r3, #0
 801aa8a:	f47f aef6 	bne.w	801a87a <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x18a>
         offset_1 += stride[1]) {
 801aa8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801aa92:	3304      	adds	r3, #4
 801aa94:	681b      	ldr	r3, [r3, #0]
 801aa96:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 801aa9a:	4413      	add	r3, r2
 801aa9c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 801aaa0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801aaa4:	3304      	adds	r3, #4
 801aaa6:	681a      	ldr	r2, [r3, #0]
 801aaa8:	f107 0010 	add.w	r0, r7, #16
 801aaac:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 801aab0:	f8d7 10d4 	ldr.w	r1, [r7, #212]	@ 0xd4
 801aab4:	f7ff fdfc 	bl	801a6b0 <_ZZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801aab8:	4603      	mov	r3, r0
 801aaba:	2b00      	cmp	r3, #0
 801aabc:	f47f aed8 	bne.w	801a870 <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x180>
       offset_0 += stride[0]) {
 801aac0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801aac4:	681b      	ldr	r3, [r3, #0]
 801aac6:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 801aaca:	4413      	add	r3, r2
 801aacc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 801aad0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801aad4:	681a      	ldr	r2, [r3, #0]
 801aad6:	f107 0010 	add.w	r0, r7, #16
 801aada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801aade:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 801aae2:	f7ff fde5 	bl	801a6b0 <_ZZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801aae6:	4603      	mov	r3, r0
 801aae8:	2b00      	cmp	r3, #0
 801aaea:	f47f aebc 	bne.w	801a866 <_ZN6tflite13reference_ops12StridedSliceIlEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x176>
}
 801aaee:	f107 0314 	add.w	r3, r7, #20
 801aaf2:	4618      	mov	r0, r3
 801aaf4:	f7f2 f84c 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
 801aaf8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801aafc:	4618      	mov	r0, r3
 801aafe:	f7f2 f847 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
 801ab02:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 801ab06:	4618      	mov	r0, r3
 801ab08:	f7f7 fdb8 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 801ab0c:	37f8      	adds	r7, #248	@ 0xf8
 801ab0e:	46bd      	mov	sp, r7
 801ab10:	bd80      	pop	{r7, pc}
 801ab12:	bf00      	nop

0801ab14 <_ZN6tflite22SequentialTensorWriterIbEC1EPKbPb>:
  SequentialTensorWriter(const T* input_data, T* output_data)
 801ab14:	b480      	push	{r7}
 801ab16:	b085      	sub	sp, #20
 801ab18:	af00      	add	r7, sp, #0
 801ab1a:	60f8      	str	r0, [r7, #12]
 801ab1c:	60b9      	str	r1, [r7, #8]
 801ab1e:	607a      	str	r2, [r7, #4]
      : input_data_(input_data), output_ptr_(output_data) {}
 801ab20:	68fb      	ldr	r3, [r7, #12]
 801ab22:	68ba      	ldr	r2, [r7, #8]
 801ab24:	601a      	str	r2, [r3, #0]
 801ab26:	68fb      	ldr	r3, [r7, #12]
 801ab28:	687a      	ldr	r2, [r7, #4]
 801ab2a:	605a      	str	r2, [r3, #4]
 801ab2c:	68fb      	ldr	r3, [r7, #12]
 801ab2e:	4618      	mov	r0, r3
 801ab30:	3714      	adds	r7, #20
 801ab32:	46bd      	mov	sp, r7
 801ab34:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab38:	4770      	bx	lr

0801ab3a <_ZZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>:
  auto lc = [&](int end, int stride, int index) {
 801ab3a:	b480      	push	{r7}
 801ab3c:	b085      	sub	sp, #20
 801ab3e:	af00      	add	r7, sp, #0
 801ab40:	60f8      	str	r0, [r7, #12]
 801ab42:	60b9      	str	r1, [r7, #8]
 801ab44:	607a      	str	r2, [r7, #4]
 801ab46:	603b      	str	r3, [r7, #0]
    if (stride < 0) {
 801ab48:	687b      	ldr	r3, [r7, #4]
 801ab4a:	2b00      	cmp	r3, #0
 801ab4c:	da07      	bge.n	801ab5e <_ZZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii+0x24>
      return index > end;
 801ab4e:	683a      	ldr	r2, [r7, #0]
 801ab50:	68bb      	ldr	r3, [r7, #8]
 801ab52:	429a      	cmp	r2, r3
 801ab54:	bfcc      	ite	gt
 801ab56:	2301      	movgt	r3, #1
 801ab58:	2300      	movle	r3, #0
 801ab5a:	b2db      	uxtb	r3, r3
 801ab5c:	e006      	b.n	801ab6c <_ZZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii+0x32>
      return index < end;
 801ab5e:	683a      	ldr	r2, [r7, #0]
 801ab60:	68bb      	ldr	r3, [r7, #8]
 801ab62:	429a      	cmp	r2, r3
 801ab64:	bfb4      	ite	lt
 801ab66:	2301      	movlt	r3, #1
 801ab68:	2300      	movge	r3, #0
 801ab6a:	b2db      	uxtb	r3, r3
  auto lc = [&](int end, int stride, int index) {
 801ab6c:	4618      	mov	r0, r3
 801ab6e:	3714      	adds	r7, #20
 801ab70:	46bd      	mov	sp, r7
 801ab72:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab76:	4770      	bx	lr

0801ab78 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE>:
inline void StridedSlice(const tflite::StridedSliceParams& op_params,
 801ab78:	b580      	push	{r7, lr}
 801ab7a:	b0be      	sub	sp, #248	@ 0xf8
 801ab7c:	af00      	add	r7, sp, #0
 801ab7e:	60f8      	str	r0, [r7, #12]
 801ab80:	60b9      	str	r1, [r7, #8]
 801ab82:	607a      	str	r2, [r7, #4]
 801ab84:	603b      	str	r3, [r7, #0]
  ruy::profiler::ScopeLabel label("StridedSlice");
 801ab86:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 801ab8a:	4994      	ldr	r1, [pc, #592]	@ (801addc <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x264>)
 801ab8c:	4618      	mov	r0, r3
 801ab8e:	f7f7 fdf7 	bl	8012780 <_ZN3ruy8profiler10ScopeLabelC1IJPKcEEEDpT_>
  tflite::StridedSliceParams params_copy = op_params;
 801ab92:	68fa      	ldr	r2, [r7, #12]
 801ab94:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801ab98:	4611      	mov	r1, r2
 801ab9a:	2254      	movs	r2, #84	@ 0x54
 801ab9c:	4618      	mov	r0, r3
 801ab9e:	f001 fe7a 	bl	801c896 <memcpy>
  TFLITE_DCHECK_LE(unextended_input_shape.DimensionsCount(), 5);
 801aba2:	68b8      	ldr	r0, [r7, #8]
 801aba4:	f7f1 ffff 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 801aba8:	4603      	mov	r3, r0
 801abaa:	2b05      	cmp	r3, #5
 801abac:	dd01      	ble.n	801abb2 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3a>
 801abae:	f001 f979 	bl	801bea4 <abort>
  TFLITE_DCHECK_LE(unextended_output_shape.DimensionsCount(), 5);
 801abb2:	6878      	ldr	r0, [r7, #4]
 801abb4:	f7f1 fff7 	bl	800cba6 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 801abb8:	4603      	mov	r3, r0
 801abba:	2b05      	cmp	r3, #5
 801abbc:	dd01      	ble.n	801abc2 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x4a>
 801abbe:	f001 f971 	bl	801bea4 <abort>
  const RuntimeShape input_shape =
 801abc2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801abc6:	68ba      	ldr	r2, [r7, #8]
 801abc8:	2105      	movs	r1, #5
 801abca:	4618      	mov	r0, r3
 801abcc:	f7f2 f82d 	bl	800cc2a <_ZN6tflite12RuntimeShape13ExtendedShapeEiRKS0_>
  const RuntimeShape output_shape =
 801abd0:	f107 0314 	add.w	r3, r7, #20
 801abd4:	687a      	ldr	r2, [r7, #4]
 801abd6:	2105      	movs	r1, #5
 801abd8:	4618      	mov	r0, r3
 801abda:	f7f2 f826 	bl	800cc2a <_ZN6tflite12RuntimeShape13ExtendedShapeEiRKS0_>
  strided_slice::StridedSlicePadIndices(&params_copy, 5);
 801abde:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801abe2:	2105      	movs	r1, #5
 801abe4:	4618      	mov	r0, r3
 801abe6:	f7fd ffcb 	bl	8018b80 <_ZN6tflite13strided_slice22StridedSlicePadIndicesEPNS_18StridedSliceParamsEi>
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 0);
 801abea:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801abee:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801abf2:	2200      	movs	r2, #0
 801abf4:	4618      	mov	r0, r3
 801abf6:	f7fe f8b0 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801abfa:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
  const int stop_0 = strided_slice::StridedSliceEndForAxis(
 801abfe:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801ac02:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801ac06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801ac0a:	2200      	movs	r2, #0
 801ac0c:	f7fe f8f2 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801ac10:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 1);
 801ac14:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801ac18:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801ac1c:	2201      	movs	r2, #1
 801ac1e:	4618      	mov	r0, r3
 801ac20:	f7fe f89b 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801ac24:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
  const int stop_1 = strided_slice::StridedSliceEndForAxis(
 801ac28:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801ac2c:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801ac30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801ac34:	2201      	movs	r2, #1
 801ac36:	f7fe f8dd 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801ac3a:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 2);
 801ac3e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801ac42:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801ac46:	2202      	movs	r2, #2
 801ac48:	4618      	mov	r0, r3
 801ac4a:	f7fe f886 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801ac4e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
  const int stop_2 = strided_slice::StridedSliceEndForAxis(
 801ac52:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801ac56:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801ac5a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 801ac5e:	2202      	movs	r2, #2
 801ac60:	f7fe f8c8 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801ac64:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 3);
 801ac68:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801ac6c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801ac70:	2203      	movs	r2, #3
 801ac72:	4618      	mov	r0, r3
 801ac74:	f7fe f871 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801ac78:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
  const int stop_3 = strided_slice::StridedSliceEndForAxis(
 801ac7c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801ac80:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801ac84:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801ac88:	2203      	movs	r2, #3
 801ac8a:	f7fe f8b3 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801ac8e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
      strided_slice::StridedSliceStartForAxis(params_copy, input_shape, 4);
 801ac92:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801ac96:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801ac9a:	2204      	movs	r2, #4
 801ac9c:	4618      	mov	r0, r3
 801ac9e:	f7fe f85c 	bl	8018d5a <_ZN6tflite13strided_slice24StridedSliceStartForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEl>
 801aca2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
  const int stop_4 = strided_slice::StridedSliceEndForAxis(
 801aca6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 801acaa:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 801acae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801acb2:	2204      	movs	r2, #4
 801acb4:	f7fe f89e 	bl	8018df4 <_ZN6tflite13strided_slice22StridedSliceEndForAxisERKNS_18StridedSliceParamsERKNS_12RuntimeShapeEii>
 801acb8:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
  const int* shape = reinterpret_cast<const int*>(input_shape.DimsData());
 801acbc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801acc0:	4618      	mov	r0, r3
 801acc2:	f7f1 ffc7 	bl	800cc54 <_ZNK6tflite12RuntimeShape8DimsDataEv>
 801acc6:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
  const int* stride = reinterpret_cast<const int*>(params_copy.strides);
 801acca:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801acce:	3334      	adds	r3, #52	@ 0x34
 801acd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  const bool inner_stride_is_1 = params_copy.strides[4] == 1;
 801acd4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801acd8:	2b01      	cmp	r3, #1
 801acda:	bf0c      	ite	eq
 801acdc:	2301      	moveq	r3, #1
 801acde:	2300      	movne	r3, #0
 801ace0:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 801ace4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801ace8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 801acec:	e134      	b.n	801af58 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3e0>
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 801acee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801acf2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 801acf6:	e117      	b.n	801af28 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x3b0>
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 801acf8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 801acfc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 801ad00:	e0f9      	b.n	801aef6 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x37e>
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801ad02:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801ad06:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801ad0a:	e0db      	b.n	801aec4 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x34c>
          if (inner_stride_is_1) {
 801ad0c:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 801ad10:	2b00      	cmp	r3, #0
 801ad12:	d05e      	beq.n	801add2 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x25a>
            const int len = stop_4 - start_4;
 801ad14:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 801ad18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801ad1c:	1ad3      	subs	r3, r2, r3
 801ad1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
            int index = start_4 + offset_3 * shape[4] +
 801ad22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801ad26:	3310      	adds	r3, #16
 801ad28:	681b      	ldr	r3, [r3, #0]
 801ad2a:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 801ad2e:	fb03 f202 	mul.w	r2, r3, r2
 801ad32:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801ad36:	441a      	add	r2, r3
                        offset_2 * shape[3] * shape[4] +
 801ad38:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801ad3c:	330c      	adds	r3, #12
 801ad3e:	681b      	ldr	r3, [r3, #0]
 801ad40:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 801ad44:	fb01 f303 	mul.w	r3, r1, r3
 801ad48:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801ad4c:	3110      	adds	r1, #16
 801ad4e:	6809      	ldr	r1, [r1, #0]
 801ad50:	fb01 f303 	mul.w	r3, r1, r3
            int index = start_4 + offset_3 * shape[4] +
 801ad54:	441a      	add	r2, r3
                        offset_1 * shape[2] * shape[3] * shape[4] +
 801ad56:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801ad5a:	3308      	adds	r3, #8
 801ad5c:	681b      	ldr	r3, [r3, #0]
 801ad5e:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 801ad62:	fb01 f303 	mul.w	r3, r1, r3
 801ad66:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801ad6a:	310c      	adds	r1, #12
 801ad6c:	6809      	ldr	r1, [r1, #0]
 801ad6e:	fb01 f303 	mul.w	r3, r1, r3
 801ad72:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801ad76:	3110      	adds	r1, #16
 801ad78:	6809      	ldr	r1, [r1, #0]
 801ad7a:	fb01 f303 	mul.w	r3, r1, r3
                        offset_2 * shape[3] * shape[4] +
 801ad7e:	441a      	add	r2, r3
                        offset_0 * shape[1] * shape[2] * shape[3] * shape[4];
 801ad80:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801ad84:	3304      	adds	r3, #4
 801ad86:	681b      	ldr	r3, [r3, #0]
 801ad88:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 801ad8c:	fb01 f303 	mul.w	r3, r1, r3
 801ad90:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801ad94:	3108      	adds	r1, #8
 801ad96:	6809      	ldr	r1, [r1, #0]
 801ad98:	fb01 f303 	mul.w	r3, r1, r3
 801ad9c:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801ada0:	310c      	adds	r1, #12
 801ada2:	6809      	ldr	r1, [r1, #0]
 801ada4:	fb01 f303 	mul.w	r3, r1, r3
 801ada8:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801adac:	3110      	adds	r1, #16
 801adae:	6809      	ldr	r1, [r1, #0]
 801adb0:	fb01 f303 	mul.w	r3, r1, r3
            int index = start_4 + offset_3 * shape[4] +
 801adb4:	4413      	add	r3, r2
 801adb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            if (len > 0) {
 801adba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801adbe:	2b00      	cmp	r3, #0
 801adc0:	dd77      	ble.n	801aeb2 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x33a>
              writer->WriteN(index, len);
 801adc2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801adc6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801adca:	6838      	ldr	r0, [r7, #0]
 801adcc:	f000 f957 	bl	801b07e <_ZN6tflite22SequentialTensorWriterIbE6WriteNEii>
 801add0:	e06f      	b.n	801aeb2 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x33a>
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 801add2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801add6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801adda:	e05b      	b.n	801ae94 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x31c>
 801addc:	080237cc 	.word	0x080237cc
              int index = offset_4 + offset_3 * shape[4] +
 801ade0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801ade4:	3310      	adds	r3, #16
 801ade6:	681b      	ldr	r3, [r3, #0]
 801ade8:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 801adec:	fb03 f202 	mul.w	r2, r3, r2
 801adf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801adf4:	441a      	add	r2, r3
                          offset_2 * shape[3] * shape[4] +
 801adf6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801adfa:	330c      	adds	r3, #12
 801adfc:	681b      	ldr	r3, [r3, #0]
 801adfe:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 801ae02:	fb01 f303 	mul.w	r3, r1, r3
 801ae06:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801ae0a:	3110      	adds	r1, #16
 801ae0c:	6809      	ldr	r1, [r1, #0]
 801ae0e:	fb01 f303 	mul.w	r3, r1, r3
              int index = offset_4 + offset_3 * shape[4] +
 801ae12:	441a      	add	r2, r3
                          offset_1 * shape[2] * shape[3] * shape[4] +
 801ae14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801ae18:	3308      	adds	r3, #8
 801ae1a:	681b      	ldr	r3, [r3, #0]
 801ae1c:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 801ae20:	fb01 f303 	mul.w	r3, r1, r3
 801ae24:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801ae28:	310c      	adds	r1, #12
 801ae2a:	6809      	ldr	r1, [r1, #0]
 801ae2c:	fb01 f303 	mul.w	r3, r1, r3
 801ae30:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801ae34:	3110      	adds	r1, #16
 801ae36:	6809      	ldr	r1, [r1, #0]
 801ae38:	fb01 f303 	mul.w	r3, r1, r3
                          offset_2 * shape[3] * shape[4] +
 801ae3c:	441a      	add	r2, r3
                          offset_0 * shape[1] * shape[2] * shape[3] * shape[4];
 801ae3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801ae42:	3304      	adds	r3, #4
 801ae44:	681b      	ldr	r3, [r3, #0]
 801ae46:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 801ae4a:	fb01 f303 	mul.w	r3, r1, r3
 801ae4e:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801ae52:	3108      	adds	r1, #8
 801ae54:	6809      	ldr	r1, [r1, #0]
 801ae56:	fb01 f303 	mul.w	r3, r1, r3
 801ae5a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801ae5e:	310c      	adds	r1, #12
 801ae60:	6809      	ldr	r1, [r1, #0]
 801ae62:	fb01 f303 	mul.w	r3, r1, r3
 801ae66:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 801ae6a:	3110      	adds	r1, #16
 801ae6c:	6809      	ldr	r1, [r1, #0]
 801ae6e:	fb01 f303 	mul.w	r3, r1, r3
              int index = offset_4 + offset_3 * shape[4] +
 801ae72:	4413      	add	r3, r2
 801ae74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              writer->Write(index);
 801ae78:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 801ae7c:	6838      	ldr	r0, [r7, #0]
 801ae7e:	f000 f918 	bl	801b0b2 <_ZN6tflite22SequentialTensorWriterIbE5WriteEi>
                 offset_4 += stride[4]) {
 801ae82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801ae86:	3310      	adds	r3, #16
 801ae88:	681b      	ldr	r3, [r3, #0]
 801ae8a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801ae8e:	4413      	add	r3, r2
 801ae90:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
            for (int offset_4 = start_4; lc(stop_4, stride[4], offset_4);
 801ae94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801ae98:	3310      	adds	r3, #16
 801ae9a:	681a      	ldr	r2, [r3, #0]
 801ae9c:	f107 0010 	add.w	r0, r7, #16
 801aea0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801aea4:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 801aea8:	f7ff fe47 	bl	801ab3a <_ZZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801aeac:	4603      	mov	r3, r0
 801aeae:	2b00      	cmp	r3, #0
 801aeb0:	d196      	bne.n	801ade0 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x268>
             offset_3 += stride[3]) {
 801aeb2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801aeb6:	330c      	adds	r3, #12
 801aeb8:	681b      	ldr	r3, [r3, #0]
 801aeba:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 801aebe:	4413      	add	r3, r2
 801aec0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
        for (int offset_3 = start_3; lc(stop_3, stride[3], offset_3);
 801aec4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801aec8:	330c      	adds	r3, #12
 801aeca:	681a      	ldr	r2, [r3, #0]
 801aecc:	f107 0010 	add.w	r0, r7, #16
 801aed0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 801aed4:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 801aed8:	f7ff fe2f 	bl	801ab3a <_ZZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801aedc:	4603      	mov	r3, r0
 801aede:	2b00      	cmp	r3, #0
 801aee0:	f47f af14 	bne.w	801ad0c <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x194>
           offset_2 += stride[2]) {
 801aee4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801aee8:	3308      	adds	r3, #8
 801aeea:	681b      	ldr	r3, [r3, #0]
 801aeec:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 801aef0:	4413      	add	r3, r2
 801aef2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
      for (int offset_2 = start_2; lc(stop_2, stride[2], offset_2);
 801aef6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801aefa:	3308      	adds	r3, #8
 801aefc:	681a      	ldr	r2, [r3, #0]
 801aefe:	f107 0010 	add.w	r0, r7, #16
 801af02:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 801af06:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 801af0a:	f7ff fe16 	bl	801ab3a <_ZZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801af0e:	4603      	mov	r3, r0
 801af10:	2b00      	cmp	r3, #0
 801af12:	f47f aef6 	bne.w	801ad02 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x18a>
         offset_1 += stride[1]) {
 801af16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801af1a:	3304      	adds	r3, #4
 801af1c:	681b      	ldr	r3, [r3, #0]
 801af1e:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 801af22:	4413      	add	r3, r2
 801af24:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    for (int offset_1 = start_1; lc(stop_1, stride[1], offset_1);
 801af28:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801af2c:	3304      	adds	r3, #4
 801af2e:	681a      	ldr	r2, [r3, #0]
 801af30:	f107 0010 	add.w	r0, r7, #16
 801af34:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 801af38:	f8d7 10d4 	ldr.w	r1, [r7, #212]	@ 0xd4
 801af3c:	f7ff fdfd 	bl	801ab3a <_ZZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801af40:	4603      	mov	r3, r0
 801af42:	2b00      	cmp	r3, #0
 801af44:	f47f aed8 	bne.w	801acf8 <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x180>
       offset_0 += stride[0]) {
 801af48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801af4c:	681b      	ldr	r3, [r3, #0]
 801af4e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 801af52:	4413      	add	r3, r2
 801af54:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  for (int offset_0 = start_0; lc(stop_0, stride[0], offset_0);
 801af58:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801af5c:	681a      	ldr	r2, [r3, #0]
 801af5e:	f107 0010 	add.w	r0, r7, #16
 801af62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801af66:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 801af6a:	f7ff fde6 	bl	801ab3a <_ZZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EEENKUliiiE_clEiii>
 801af6e:	4603      	mov	r3, r0
 801af70:	2b00      	cmp	r3, #0
 801af72:	f47f aebc 	bne.w	801acee <_ZN6tflite13reference_ops12StridedSliceIbEEvRKNS_18StridedSliceParamsERKNS_12RuntimeShapeES7_PNS_22SequentialTensorWriterIT_EE+0x176>
}
 801af76:	f107 0314 	add.w	r3, r7, #20
 801af7a:	4618      	mov	r0, r3
 801af7c:	f7f1 fe08 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
 801af80:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801af84:	4618      	mov	r0, r3
 801af86:	f7f1 fe03 	bl	800cb90 <_ZN6tflite12RuntimeShapeD1Ev>
 801af8a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 801af8e:	4618      	mov	r0, r3
 801af90:	f7f7 fb74 	bl	801267c <_ZN3ruy8profiler10ScopeLabelD1Ev>
 801af94:	37f8      	adds	r7, #248	@ 0xf8
 801af96:	46bd      	mov	sp, r7
 801af98:	bd80      	pop	{r7, pc}
 801af9a:	bf00      	nop

0801af9c <_ZN6tflite22SequentialTensorWriterIfE6WriteNEii>:
  void WriteN(int position, int len) {
 801af9c:	b580      	push	{r7, lr}
 801af9e:	b084      	sub	sp, #16
 801afa0:	af00      	add	r7, sp, #0
 801afa2:	60f8      	str	r0, [r7, #12]
 801afa4:	60b9      	str	r1, [r7, #8]
 801afa6:	607a      	str	r2, [r7, #4]
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 801afa8:	68fb      	ldr	r3, [r7, #12]
 801afaa:	6858      	ldr	r0, [r3, #4]
 801afac:	68fb      	ldr	r3, [r7, #12]
 801afae:	681a      	ldr	r2, [r3, #0]
 801afb0:	68bb      	ldr	r3, [r7, #8]
 801afb2:	009b      	lsls	r3, r3, #2
 801afb4:	18d1      	adds	r1, r2, r3
 801afb6:	687b      	ldr	r3, [r7, #4]
 801afb8:	009b      	lsls	r3, r3, #2
 801afba:	461a      	mov	r2, r3
 801afbc:	f001 fc6b 	bl	801c896 <memcpy>
    output_ptr_ += len;
 801afc0:	68fb      	ldr	r3, [r7, #12]
 801afc2:	685a      	ldr	r2, [r3, #4]
 801afc4:	687b      	ldr	r3, [r7, #4]
 801afc6:	009b      	lsls	r3, r3, #2
 801afc8:	441a      	add	r2, r3
 801afca:	68fb      	ldr	r3, [r7, #12]
 801afcc:	605a      	str	r2, [r3, #4]
  }
 801afce:	bf00      	nop
 801afd0:	3710      	adds	r7, #16
 801afd2:	46bd      	mov	sp, r7
 801afd4:	bd80      	pop	{r7, pc}

0801afd6 <_ZN6tflite22SequentialTensorWriterIaE6WriteNEii>:
  void WriteN(int position, int len) {
 801afd6:	b580      	push	{r7, lr}
 801afd8:	b084      	sub	sp, #16
 801afda:	af00      	add	r7, sp, #0
 801afdc:	60f8      	str	r0, [r7, #12]
 801afde:	60b9      	str	r1, [r7, #8]
 801afe0:	607a      	str	r2, [r7, #4]
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 801afe2:	68fb      	ldr	r3, [r7, #12]
 801afe4:	6858      	ldr	r0, [r3, #4]
 801afe6:	68fb      	ldr	r3, [r7, #12]
 801afe8:	681a      	ldr	r2, [r3, #0]
 801afea:	68bb      	ldr	r3, [r7, #8]
 801afec:	4413      	add	r3, r2
 801afee:	687a      	ldr	r2, [r7, #4]
 801aff0:	4619      	mov	r1, r3
 801aff2:	f001 fc50 	bl	801c896 <memcpy>
    output_ptr_ += len;
 801aff6:	68fb      	ldr	r3, [r7, #12]
 801aff8:	685a      	ldr	r2, [r3, #4]
 801affa:	687b      	ldr	r3, [r7, #4]
 801affc:	441a      	add	r2, r3
 801affe:	68fb      	ldr	r3, [r7, #12]
 801b000:	605a      	str	r2, [r3, #4]
  }
 801b002:	bf00      	nop
 801b004:	3710      	adds	r7, #16
 801b006:	46bd      	mov	sp, r7
 801b008:	bd80      	pop	{r7, pc}

0801b00a <_ZN6tflite22SequentialTensorWriterIsE6WriteNEii>:
  void WriteN(int position, int len) {
 801b00a:	b580      	push	{r7, lr}
 801b00c:	b084      	sub	sp, #16
 801b00e:	af00      	add	r7, sp, #0
 801b010:	60f8      	str	r0, [r7, #12]
 801b012:	60b9      	str	r1, [r7, #8]
 801b014:	607a      	str	r2, [r7, #4]
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 801b016:	68fb      	ldr	r3, [r7, #12]
 801b018:	6858      	ldr	r0, [r3, #4]
 801b01a:	68fb      	ldr	r3, [r7, #12]
 801b01c:	681a      	ldr	r2, [r3, #0]
 801b01e:	68bb      	ldr	r3, [r7, #8]
 801b020:	005b      	lsls	r3, r3, #1
 801b022:	18d1      	adds	r1, r2, r3
 801b024:	687b      	ldr	r3, [r7, #4]
 801b026:	005b      	lsls	r3, r3, #1
 801b028:	461a      	mov	r2, r3
 801b02a:	f001 fc34 	bl	801c896 <memcpy>
    output_ptr_ += len;
 801b02e:	68fb      	ldr	r3, [r7, #12]
 801b030:	685a      	ldr	r2, [r3, #4]
 801b032:	687b      	ldr	r3, [r7, #4]
 801b034:	005b      	lsls	r3, r3, #1
 801b036:	441a      	add	r2, r3
 801b038:	68fb      	ldr	r3, [r7, #12]
 801b03a:	605a      	str	r2, [r3, #4]
  }
 801b03c:	bf00      	nop
 801b03e:	3710      	adds	r7, #16
 801b040:	46bd      	mov	sp, r7
 801b042:	bd80      	pop	{r7, pc}

0801b044 <_ZN6tflite22SequentialTensorWriterIlE6WriteNEii>:
  void WriteN(int position, int len) {
 801b044:	b580      	push	{r7, lr}
 801b046:	b084      	sub	sp, #16
 801b048:	af00      	add	r7, sp, #0
 801b04a:	60f8      	str	r0, [r7, #12]
 801b04c:	60b9      	str	r1, [r7, #8]
 801b04e:	607a      	str	r2, [r7, #4]
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 801b050:	68fb      	ldr	r3, [r7, #12]
 801b052:	6858      	ldr	r0, [r3, #4]
 801b054:	68fb      	ldr	r3, [r7, #12]
 801b056:	681a      	ldr	r2, [r3, #0]
 801b058:	68bb      	ldr	r3, [r7, #8]
 801b05a:	009b      	lsls	r3, r3, #2
 801b05c:	18d1      	adds	r1, r2, r3
 801b05e:	687b      	ldr	r3, [r7, #4]
 801b060:	009b      	lsls	r3, r3, #2
 801b062:	461a      	mov	r2, r3
 801b064:	f001 fc17 	bl	801c896 <memcpy>
    output_ptr_ += len;
 801b068:	68fb      	ldr	r3, [r7, #12]
 801b06a:	685a      	ldr	r2, [r3, #4]
 801b06c:	687b      	ldr	r3, [r7, #4]
 801b06e:	009b      	lsls	r3, r3, #2
 801b070:	441a      	add	r2, r3
 801b072:	68fb      	ldr	r3, [r7, #12]
 801b074:	605a      	str	r2, [r3, #4]
  }
 801b076:	bf00      	nop
 801b078:	3710      	adds	r7, #16
 801b07a:	46bd      	mov	sp, r7
 801b07c:	bd80      	pop	{r7, pc}

0801b07e <_ZN6tflite22SequentialTensorWriterIbE6WriteNEii>:
  void WriteN(int position, int len) {
 801b07e:	b580      	push	{r7, lr}
 801b080:	b084      	sub	sp, #16
 801b082:	af00      	add	r7, sp, #0
 801b084:	60f8      	str	r0, [r7, #12]
 801b086:	60b9      	str	r1, [r7, #8]
 801b088:	607a      	str	r2, [r7, #4]
    memcpy(output_ptr_, &input_data_[position], sizeof(T) * len);
 801b08a:	68fb      	ldr	r3, [r7, #12]
 801b08c:	6858      	ldr	r0, [r3, #4]
 801b08e:	68fb      	ldr	r3, [r7, #12]
 801b090:	681a      	ldr	r2, [r3, #0]
 801b092:	68bb      	ldr	r3, [r7, #8]
 801b094:	4413      	add	r3, r2
 801b096:	687a      	ldr	r2, [r7, #4]
 801b098:	4619      	mov	r1, r3
 801b09a:	f001 fbfc 	bl	801c896 <memcpy>
    output_ptr_ += len;
 801b09e:	68fb      	ldr	r3, [r7, #12]
 801b0a0:	685a      	ldr	r2, [r3, #4]
 801b0a2:	687b      	ldr	r3, [r7, #4]
 801b0a4:	441a      	add	r2, r3
 801b0a6:	68fb      	ldr	r3, [r7, #12]
 801b0a8:	605a      	str	r2, [r3, #4]
  }
 801b0aa:	bf00      	nop
 801b0ac:	3710      	adds	r7, #16
 801b0ae:	46bd      	mov	sp, r7
 801b0b0:	bd80      	pop	{r7, pc}

0801b0b2 <_ZN6tflite22SequentialTensorWriterIbE5WriteEi>:
  void Write(int position) { *output_ptr_++ = input_data_[position]; }
 801b0b2:	b480      	push	{r7}
 801b0b4:	b083      	sub	sp, #12
 801b0b6:	af00      	add	r7, sp, #0
 801b0b8:	6078      	str	r0, [r7, #4]
 801b0ba:	6039      	str	r1, [r7, #0]
 801b0bc:	687b      	ldr	r3, [r7, #4]
 801b0be:	681a      	ldr	r2, [r3, #0]
 801b0c0:	683b      	ldr	r3, [r7, #0]
 801b0c2:	441a      	add	r2, r3
 801b0c4:	687b      	ldr	r3, [r7, #4]
 801b0c6:	685b      	ldr	r3, [r3, #4]
 801b0c8:	1c58      	adds	r0, r3, #1
 801b0ca:	6879      	ldr	r1, [r7, #4]
 801b0cc:	6048      	str	r0, [r1, #4]
 801b0ce:	7812      	ldrb	r2, [r2, #0]
 801b0d0:	701a      	strb	r2, [r3, #0]
 801b0d2:	bf00      	nop
 801b0d4:	370c      	adds	r7, #12
 801b0d6:	46bd      	mov	sp, r7
 801b0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b0dc:	4770      	bx	lr
	...

0801b0e0 <_ZN6tflite18MicroMemoryPlannerC1Ev>:
// The goal is for applications to be able to experiment with different layout
// strategies without changing their client code, by swapping out classes that
// implement this interface.=
class MicroMemoryPlanner {
 public:
  MicroMemoryPlanner() {}
 801b0e0:	b480      	push	{r7}
 801b0e2:	b083      	sub	sp, #12
 801b0e4:	af00      	add	r7, sp, #0
 801b0e6:	6078      	str	r0, [r7, #4]
 801b0e8:	4a04      	ldr	r2, [pc, #16]	@ (801b0fc <_ZN6tflite18MicroMemoryPlannerC1Ev+0x1c>)
 801b0ea:	687b      	ldr	r3, [r7, #4]
 801b0ec:	601a      	str	r2, [r3, #0]
 801b0ee:	687b      	ldr	r3, [r7, #4]
 801b0f0:	4618      	mov	r0, r3
 801b0f2:	370c      	adds	r7, #12
 801b0f4:	46bd      	mov	sp, r7
 801b0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b0fa:	4770      	bx	lr
 801b0fc:	08037428 	.word	0x08037428

0801b100 <_ZN6tflite18MicroMemoryPlannerD1Ev>:
  virtual ~MicroMemoryPlanner() {}
 801b100:	b480      	push	{r7}
 801b102:	b083      	sub	sp, #12
 801b104:	af00      	add	r7, sp, #0
 801b106:	6078      	str	r0, [r7, #4]
 801b108:	4a04      	ldr	r2, [pc, #16]	@ (801b11c <_ZN6tflite18MicroMemoryPlannerD1Ev+0x1c>)
 801b10a:	687b      	ldr	r3, [r7, #4]
 801b10c:	601a      	str	r2, [r3, #0]
 801b10e:	687b      	ldr	r3, [r7, #4]
 801b110:	4618      	mov	r0, r3
 801b112:	370c      	adds	r7, #12
 801b114:	46bd      	mov	sp, r7
 801b116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b11a:	4770      	bx	lr
 801b11c:	08037428 	.word	0x08037428

0801b120 <_ZN6tflite18MicroMemoryPlannerD0Ev>:
 801b120:	b580      	push	{r7, lr}
 801b122:	b082      	sub	sp, #8
 801b124:	af00      	add	r7, sp, #0
 801b126:	6078      	str	r0, [r7, #4]
 801b128:	6878      	ldr	r0, [r7, #4]
 801b12a:	f7ff ffe9 	bl	801b100 <_ZN6tflite18MicroMemoryPlannerD1Ev>
 801b12e:	2104      	movs	r1, #4
 801b130:	6878      	ldr	r0, [r7, #4]
 801b132:	f000 fe29 	bl	801bd88 <_ZdlPvj>
 801b136:	687b      	ldr	r3, [r7, #4]
 801b138:	4618      	mov	r0, r3
 801b13a:	3708      	adds	r7, #8
 801b13c:	46bd      	mov	sp, r7
 801b13e:	bd80      	pop	{r7, pc}

0801b140 <_ZN6tflite18MicroMemoryPlanner9AddBufferEiiii>:

  // Record details of an offline planned buffer offset we want to place.
  // offline_offset is the buffer offset from the start of the arena.
  // This is to support offline memory planning from the flatbuffer metadata.
  // By default, it returns an error.
  virtual TfLiteStatus AddBuffer(int size, int first_time_used,
 801b140:	b480      	push	{r7}
 801b142:	b085      	sub	sp, #20
 801b144:	af00      	add	r7, sp, #0
 801b146:	60f8      	str	r0, [r7, #12]
 801b148:	60b9      	str	r1, [r7, #8]
 801b14a:	607a      	str	r2, [r7, #4]
 801b14c:	603b      	str	r3, [r7, #0]
                                 int last_time_used, int offline_offset) {
    return kTfLiteError;
 801b14e:	2301      	movs	r3, #1
  }
 801b150:	4618      	mov	r0, r3
 801b152:	3714      	adds	r7, #20
 801b154:	46bd      	mov	sp, r7
 801b156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b15a:	4770      	bx	lr

0801b15c <_ZN6tflite18MicroMemoryPlanner4InitEPhi>:
  // Provides the scratch buffer in case that the memory planner needs it.
  // The lifetime of scratch buffers lifetime lasts until the static memory plan
  // is committed.
  // The default implementation is for the memory planner that does not need
  // scratch buffer and simply returns ok.
  virtual TfLiteStatus Init(unsigned char* scratch_buffer,
 801b15c:	b480      	push	{r7}
 801b15e:	b085      	sub	sp, #20
 801b160:	af00      	add	r7, sp, #0
 801b162:	60f8      	str	r0, [r7, #12]
 801b164:	60b9      	str	r1, [r7, #8]
 801b166:	607a      	str	r2, [r7, #4]
                            int scratch_buffer_size) {
    return kTfLiteOk;
 801b168:	2300      	movs	r3, #0
  }
 801b16a:	4618      	mov	r0, r3
 801b16c:	3714      	adds	r7, #20
 801b16e:	46bd      	mov	sp, r7
 801b170:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b174:	4770      	bx	lr

0801b176 <_ZN6tflite18MicroMemoryPlanner15PrintMemoryPlanEv>:

  // Method will return True if the MicroMemoryPlanner preserves all tensors
  // after invocation, and False if it doesn't.
  virtual bool preserves_all_tensors() const = 0;

  virtual void PrintMemoryPlan() {
 801b176:	b480      	push	{r7}
 801b178:	b083      	sub	sp, #12
 801b17a:	af00      	add	r7, sp, #0
 801b17c:	6078      	str	r0, [r7, #4]
    // Default does nothing.
  }
 801b17e:	bf00      	nop
 801b180:	370c      	adds	r7, #12
 801b182:	46bd      	mov	sp, r7
 801b184:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b188:	4770      	bx	lr

0801b18a <_ZN6tflite19GreedyMemoryPlanner15per_buffer_sizeEv>:
    int requirements_index;
    int next_entry_index;
  };

  // Number of bytes required in order to plan a buffer.
  static size_t per_buffer_size() {
 801b18a:	b480      	push	{r7}
 801b18c:	b083      	sub	sp, #12
 801b18e:	af00      	add	r7, sp, #0
    const int per_buffer_size =
 801b190:	2328      	movs	r3, #40	@ 0x28
 801b192:	607b      	str	r3, [r7, #4]
        sizeof(BufferRequirements) +  // requirements_
        sizeof(int) +                 // buffer_sizes_sorted_
        sizeof(int) +                 // buffer_ids_sorted_
        sizeof(ListEntry) +           // buffers_sorted_by_offset_
        sizeof(int);                  // buffer_offsets_;
    return per_buffer_size;
 801b194:	2328      	movs	r3, #40	@ 0x28
  }
 801b196:	4618      	mov	r0, r3
 801b198:	370c      	adds	r7, #12
 801b19a:	46bd      	mov	sp, r7
 801b19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b1a0:	4770      	bx	lr

0801b1a2 <_ZNK6tflite19GreedyMemoryPlanner21preserves_all_tensorsEv>:

  // Returns False because the GreedyMemoryPlanner doesn't preserves all tensors
  // after invocation. Do to the fact that tensors that tensor data for tensors
  // that aren't being used during a phase of invocation are overwritten.
  bool preserves_all_tensors() const override { return false; }
 801b1a2:	b480      	push	{r7}
 801b1a4:	b083      	sub	sp, #12
 801b1a6:	af00      	add	r7, sp, #0
 801b1a8:	6078      	str	r0, [r7, #4]
 801b1aa:	2300      	movs	r3, #0
 801b1ac:	4618      	mov	r0, r3
 801b1ae:	370c      	adds	r7, #12
 801b1b0:	46bd      	mov	sp, r7
 801b1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b1b6:	4770      	bx	lr

0801b1b8 <_ZN6tflite12_GLOBAL__N_119GetOrdinalCharacterEi>:

namespace {

// Returns a character representing a numbered buffer
// for GreedyMemoryPlanner::PrintMemoryPlan()
char GetOrdinalCharacter(int i) {
 801b1b8:	b580      	push	{r7, lr}
 801b1ba:	b082      	sub	sp, #8
 801b1bc:	af00      	add	r7, sp, #0
 801b1be:	6078      	str	r0, [r7, #4]
  if (i < 10) {
 801b1c0:	687b      	ldr	r3, [r7, #4]
 801b1c2:	2b09      	cmp	r3, #9
 801b1c4:	dc04      	bgt.n	801b1d0 <_ZN6tflite12_GLOBAL__N_119GetOrdinalCharacterEi+0x18>
    return '0' + i;
 801b1c6:	687b      	ldr	r3, [r7, #4]
 801b1c8:	b2db      	uxtb	r3, r3
 801b1ca:	3330      	adds	r3, #48	@ 0x30
 801b1cc:	b2db      	uxtb	r3, r3
 801b1ce:	e021      	b.n	801b214 <_ZN6tflite12_GLOBAL__N_119GetOrdinalCharacterEi+0x5c>
  } else if (i < 36) {
 801b1d0:	687b      	ldr	r3, [r7, #4]
 801b1d2:	2b23      	cmp	r3, #35	@ 0x23
 801b1d4:	dc04      	bgt.n	801b1e0 <_ZN6tflite12_GLOBAL__N_119GetOrdinalCharacterEi+0x28>
    return 'a' + (i - 10);
 801b1d6:	687b      	ldr	r3, [r7, #4]
 801b1d8:	b2db      	uxtb	r3, r3
 801b1da:	3357      	adds	r3, #87	@ 0x57
 801b1dc:	b2db      	uxtb	r3, r3
 801b1de:	e019      	b.n	801b214 <_ZN6tflite12_GLOBAL__N_119GetOrdinalCharacterEi+0x5c>
  } else if (i < 62) {
 801b1e0:	687b      	ldr	r3, [r7, #4]
 801b1e2:	2b3d      	cmp	r3, #61	@ 0x3d
 801b1e4:	dc04      	bgt.n	801b1f0 <_ZN6tflite12_GLOBAL__N_119GetOrdinalCharacterEi+0x38>
    return 'A' + (i - 36);
 801b1e6:	687b      	ldr	r3, [r7, #4]
 801b1e8:	b2db      	uxtb	r3, r3
 801b1ea:	331d      	adds	r3, #29
 801b1ec:	b2db      	uxtb	r3, r3
 801b1ee:	e011      	b.n	801b214 <_ZN6tflite12_GLOBAL__N_119GetOrdinalCharacterEi+0x5c>
  }
  return GetOrdinalCharacter(i % 62);
 801b1f0:	687a      	ldr	r2, [r7, #4]
 801b1f2:	4b0a      	ldr	r3, [pc, #40]	@ (801b21c <_ZN6tflite12_GLOBAL__N_119GetOrdinalCharacterEi+0x64>)
 801b1f4:	fb83 1302 	smull	r1, r3, r3, r2
 801b1f8:	4413      	add	r3, r2
 801b1fa:	1159      	asrs	r1, r3, #5
 801b1fc:	17d3      	asrs	r3, r2, #31
 801b1fe:	1ac9      	subs	r1, r1, r3
 801b200:	460b      	mov	r3, r1
 801b202:	015b      	lsls	r3, r3, #5
 801b204:	1a5b      	subs	r3, r3, r1
 801b206:	005b      	lsls	r3, r3, #1
 801b208:	1ad1      	subs	r1, r2, r3
 801b20a:	4608      	mov	r0, r1
 801b20c:	f7ff ffd4 	bl	801b1b8 <_ZN6tflite12_GLOBAL__N_119GetOrdinalCharacterEi>
 801b210:	4603      	mov	r3, r0
 801b212:	bf00      	nop
}
 801b214:	4618      	mov	r0, r3
 801b216:	3708      	adds	r7, #8
 801b218:	46bd      	mov	sp, r7
 801b21a:	bd80      	pop	{r7, pc}
 801b21c:	84210843 	.word	0x84210843

0801b220 <_ZN6tflite18ReverseSortInPlaceEPiS0_i>:
}  // namespace

// Simple stable in-place sort function. Not time-efficient for large arrays.
// Would normally be in an anonymous namespace to keep it private, but we want
// to be able to test it externally.
void ReverseSortInPlace(int* values, int* ids, int size) {
 801b220:	b480      	push	{r7}
 801b222:	b089      	sub	sp, #36	@ 0x24
 801b224:	af00      	add	r7, sp, #0
 801b226:	60f8      	str	r0, [r7, #12]
 801b228:	60b9      	str	r1, [r7, #8]
 801b22a:	607a      	str	r2, [r7, #4]
  bool any_swapped;
  do {
    any_swapped = false;
 801b22c:	2300      	movs	r3, #0
 801b22e:	77fb      	strb	r3, [r7, #31]
    for (int i = 1; i < size; ++i) {
 801b230:	2301      	movs	r3, #1
 801b232:	61bb      	str	r3, [r7, #24]
 801b234:	e04b      	b.n	801b2ce <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xae>
      if (values[i - 1] < values[i]) {
 801b236:	69ba      	ldr	r2, [r7, #24]
 801b238:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801b23c:	4413      	add	r3, r2
 801b23e:	009b      	lsls	r3, r3, #2
 801b240:	68fa      	ldr	r2, [r7, #12]
 801b242:	4413      	add	r3, r2
 801b244:	681a      	ldr	r2, [r3, #0]
 801b246:	69bb      	ldr	r3, [r7, #24]
 801b248:	009b      	lsls	r3, r3, #2
 801b24a:	68f9      	ldr	r1, [r7, #12]
 801b24c:	440b      	add	r3, r1
 801b24e:	681b      	ldr	r3, [r3, #0]
 801b250:	429a      	cmp	r2, r3
 801b252:	da39      	bge.n	801b2c8 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xa8>
        const int value_temp = values[i - 1];
 801b254:	69ba      	ldr	r2, [r7, #24]
 801b256:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801b25a:	4413      	add	r3, r2
 801b25c:	009b      	lsls	r3, r3, #2
 801b25e:	68fa      	ldr	r2, [r7, #12]
 801b260:	4413      	add	r3, r2
 801b262:	681b      	ldr	r3, [r3, #0]
 801b264:	617b      	str	r3, [r7, #20]
        values[i - 1] = values[i];
 801b266:	69bb      	ldr	r3, [r7, #24]
 801b268:	009b      	lsls	r3, r3, #2
 801b26a:	68fa      	ldr	r2, [r7, #12]
 801b26c:	441a      	add	r2, r3
 801b26e:	69b9      	ldr	r1, [r7, #24]
 801b270:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801b274:	440b      	add	r3, r1
 801b276:	009b      	lsls	r3, r3, #2
 801b278:	68f9      	ldr	r1, [r7, #12]
 801b27a:	440b      	add	r3, r1
 801b27c:	6812      	ldr	r2, [r2, #0]
 801b27e:	601a      	str	r2, [r3, #0]
        values[i] = value_temp;
 801b280:	69bb      	ldr	r3, [r7, #24]
 801b282:	009b      	lsls	r3, r3, #2
 801b284:	68fa      	ldr	r2, [r7, #12]
 801b286:	4413      	add	r3, r2
 801b288:	697a      	ldr	r2, [r7, #20]
 801b28a:	601a      	str	r2, [r3, #0]
        const int id_temp = ids[i - 1];
 801b28c:	69ba      	ldr	r2, [r7, #24]
 801b28e:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801b292:	4413      	add	r3, r2
 801b294:	009b      	lsls	r3, r3, #2
 801b296:	68ba      	ldr	r2, [r7, #8]
 801b298:	4413      	add	r3, r2
 801b29a:	681b      	ldr	r3, [r3, #0]
 801b29c:	613b      	str	r3, [r7, #16]
        ids[i - 1] = ids[i];
 801b29e:	69bb      	ldr	r3, [r7, #24]
 801b2a0:	009b      	lsls	r3, r3, #2
 801b2a2:	68ba      	ldr	r2, [r7, #8]
 801b2a4:	441a      	add	r2, r3
 801b2a6:	69b9      	ldr	r1, [r7, #24]
 801b2a8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801b2ac:	440b      	add	r3, r1
 801b2ae:	009b      	lsls	r3, r3, #2
 801b2b0:	68b9      	ldr	r1, [r7, #8]
 801b2b2:	440b      	add	r3, r1
 801b2b4:	6812      	ldr	r2, [r2, #0]
 801b2b6:	601a      	str	r2, [r3, #0]
        ids[i] = id_temp;
 801b2b8:	69bb      	ldr	r3, [r7, #24]
 801b2ba:	009b      	lsls	r3, r3, #2
 801b2bc:	68ba      	ldr	r2, [r7, #8]
 801b2be:	4413      	add	r3, r2
 801b2c0:	693a      	ldr	r2, [r7, #16]
 801b2c2:	601a      	str	r2, [r3, #0]
        any_swapped = true;
 801b2c4:	2301      	movs	r3, #1
 801b2c6:	77fb      	strb	r3, [r7, #31]
    for (int i = 1; i < size; ++i) {
 801b2c8:	69bb      	ldr	r3, [r7, #24]
 801b2ca:	3301      	adds	r3, #1
 801b2cc:	61bb      	str	r3, [r7, #24]
 801b2ce:	69ba      	ldr	r2, [r7, #24]
 801b2d0:	687b      	ldr	r3, [r7, #4]
 801b2d2:	429a      	cmp	r2, r3
 801b2d4:	dbaf      	blt.n	801b236 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x16>
  do {
 801b2d6:	7ffb      	ldrb	r3, [r7, #31]
 801b2d8:	2b00      	cmp	r3, #0
 801b2da:	d1a7      	bne.n	801b22c <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xc>
      }
    }
  } while (any_swapped);
}
 801b2dc:	bf00      	nop
 801b2de:	bf00      	nop
 801b2e0:	3724      	adds	r7, #36	@ 0x24
 801b2e2:	46bd      	mov	sp, r7
 801b2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2e8:	4770      	bx	lr
	...

0801b2ec <_ZN6tflite19GreedyMemoryPlannerC1Ev>:

GreedyMemoryPlanner::GreedyMemoryPlanner() {}
 801b2ec:	b580      	push	{r7, lr}
 801b2ee:	b082      	sub	sp, #8
 801b2f0:	af00      	add	r7, sp, #0
 801b2f2:	6078      	str	r0, [r7, #4]
 801b2f4:	687b      	ldr	r3, [r7, #4]
 801b2f6:	4618      	mov	r0, r3
 801b2f8:	f7ff fef2 	bl	801b0e0 <_ZN6tflite18MicroMemoryPlannerC1Ev>
 801b2fc:	4a03      	ldr	r2, [pc, #12]	@ (801b30c <_ZN6tflite19GreedyMemoryPlannerC1Ev+0x20>)
 801b2fe:	687b      	ldr	r3, [r7, #4]
 801b300:	601a      	str	r2, [r3, #0]
 801b302:	687b      	ldr	r3, [r7, #4]
 801b304:	4618      	mov	r0, r3
 801b306:	3708      	adds	r7, #8
 801b308:	46bd      	mov	sp, r7
 801b30a:	bd80      	pop	{r7, pc}
 801b30c:	080373f8 	.word	0x080373f8

0801b310 <_ZN6tflite19GreedyMemoryPlanner4InitEPhi>:

TfLiteStatus GreedyMemoryPlanner::Init(unsigned char* scratch_buffer,
                                       int scratch_buffer_size) {
 801b310:	b590      	push	{r4, r7, lr}
 801b312:	b087      	sub	sp, #28
 801b314:	af00      	add	r7, sp, #0
 801b316:	60f8      	str	r0, [r7, #12]
 801b318:	60b9      	str	r1, [r7, #8]
 801b31a:	607a      	str	r2, [r7, #4]
  // Reset internal states
  buffer_count_ = 0;
 801b31c:	68fb      	ldr	r3, [r7, #12]
 801b31e:	2200      	movs	r2, #0
 801b320:	609a      	str	r2, [r3, #8]
  need_to_calculate_offsets_ = true;
 801b322:	68fb      	ldr	r3, [r7, #12]
 801b324:	2201      	movs	r2, #1
 801b326:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  // Allocate the arrays we need within the scratch buffer arena.
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 801b32a:	687c      	ldr	r4, [r7, #4]
 801b32c:	f7ff ff2d 	bl	801b18a <_ZN6tflite19GreedyMemoryPlanner15per_buffer_sizeEv>
 801b330:	4603      	mov	r3, r0
 801b332:	fbb4 f3f3 	udiv	r3, r4, r3
 801b336:	461a      	mov	r2, r3
 801b338:	68fb      	ldr	r3, [r7, #12]
 801b33a:	605a      	str	r2, [r3, #4]

  unsigned char* next_free = scratch_buffer;
 801b33c:	68bb      	ldr	r3, [r7, #8]
 801b33e:	617b      	str	r3, [r7, #20]
  requirements_ = reinterpret_cast<BufferRequirements*>(next_free);
 801b340:	68fb      	ldr	r3, [r7, #12]
 801b342:	697a      	ldr	r2, [r7, #20]
 801b344:	60da      	str	r2, [r3, #12]
  next_free += sizeof(BufferRequirements) * max_buffer_count_;
 801b346:	68fb      	ldr	r3, [r7, #12]
 801b348:	685b      	ldr	r3, [r3, #4]
 801b34a:	011b      	lsls	r3, r3, #4
 801b34c:	697a      	ldr	r2, [r7, #20]
 801b34e:	4413      	add	r3, r2
 801b350:	617b      	str	r3, [r7, #20]

  buffer_sizes_sorted_ = reinterpret_cast<int*>(next_free);
 801b352:	68fb      	ldr	r3, [r7, #12]
 801b354:	697a      	ldr	r2, [r7, #20]
 801b356:	611a      	str	r2, [r3, #16]
  next_free += sizeof(int) * max_buffer_count_;
 801b358:	68fb      	ldr	r3, [r7, #12]
 801b35a:	685b      	ldr	r3, [r3, #4]
 801b35c:	009b      	lsls	r3, r3, #2
 801b35e:	697a      	ldr	r2, [r7, #20]
 801b360:	4413      	add	r3, r2
 801b362:	617b      	str	r3, [r7, #20]

  buffer_ids_sorted_ = reinterpret_cast<int*>(next_free);
 801b364:	68fb      	ldr	r3, [r7, #12]
 801b366:	697a      	ldr	r2, [r7, #20]
 801b368:	615a      	str	r2, [r3, #20]
  next_free += sizeof(int) * max_buffer_count_;
 801b36a:	68fb      	ldr	r3, [r7, #12]
 801b36c:	685b      	ldr	r3, [r3, #4]
 801b36e:	009b      	lsls	r3, r3, #2
 801b370:	697a      	ldr	r2, [r7, #20]
 801b372:	4413      	add	r3, r2
 801b374:	617b      	str	r3, [r7, #20]

  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
 801b376:	68fb      	ldr	r3, [r7, #12]
 801b378:	697a      	ldr	r2, [r7, #20]
 801b37a:	619a      	str	r2, [r3, #24]
  next_free += sizeof(ListEntry) * max_buffer_count_;
 801b37c:	68fb      	ldr	r3, [r7, #12]
 801b37e:	685b      	ldr	r3, [r3, #4]
 801b380:	461a      	mov	r2, r3
 801b382:	4613      	mov	r3, r2
 801b384:	005b      	lsls	r3, r3, #1
 801b386:	4413      	add	r3, r2
 801b388:	009b      	lsls	r3, r3, #2
 801b38a:	461a      	mov	r2, r3
 801b38c:	697b      	ldr	r3, [r7, #20]
 801b38e:	4413      	add	r3, r2
 801b390:	617b      	str	r3, [r7, #20]

  buffer_offsets_ = reinterpret_cast<int*>(next_free);
 801b392:	68fb      	ldr	r3, [r7, #12]
 801b394:	697a      	ldr	r2, [r7, #20]
 801b396:	625a      	str	r2, [r3, #36]	@ 0x24
  return kTfLiteOk;
 801b398:	2300      	movs	r3, #0
}
 801b39a:	4618      	mov	r0, r3
 801b39c:	371c      	adds	r7, #28
 801b39e:	46bd      	mov	sp, r7
 801b3a0:	bd90      	pop	{r4, r7, pc}
	...

0801b3a4 <_ZN6tflite19GreedyMemoryPlannerD1Ev>:

GreedyMemoryPlanner::~GreedyMemoryPlanner() {
 801b3a4:	b580      	push	{r7, lr}
 801b3a6:	b082      	sub	sp, #8
 801b3a8:	af00      	add	r7, sp, #0
 801b3aa:	6078      	str	r0, [r7, #4]
 801b3ac:	4a05      	ldr	r2, [pc, #20]	@ (801b3c4 <_ZN6tflite19GreedyMemoryPlannerD1Ev+0x20>)
 801b3ae:	687b      	ldr	r3, [r7, #4]
 801b3b0:	601a      	str	r2, [r3, #0]
  // We don't own the scratch buffer, so don't deallocate anything.
}
 801b3b2:	687b      	ldr	r3, [r7, #4]
 801b3b4:	4618      	mov	r0, r3
 801b3b6:	f7ff fea3 	bl	801b100 <_ZN6tflite18MicroMemoryPlannerD1Ev>
 801b3ba:	687b      	ldr	r3, [r7, #4]
 801b3bc:	4618      	mov	r0, r3
 801b3be:	3708      	adds	r7, #8
 801b3c0:	46bd      	mov	sp, r7
 801b3c2:	bd80      	pop	{r7, pc}
 801b3c4:	080373f8 	.word	0x080373f8

0801b3c8 <_ZN6tflite19GreedyMemoryPlannerD0Ev>:
GreedyMemoryPlanner::~GreedyMemoryPlanner() {
 801b3c8:	b580      	push	{r7, lr}
 801b3ca:	b082      	sub	sp, #8
 801b3cc:	af00      	add	r7, sp, #0
 801b3ce:	6078      	str	r0, [r7, #4]
}
 801b3d0:	6878      	ldr	r0, [r7, #4]
 801b3d2:	f7ff ffe7 	bl	801b3a4 <_ZN6tflite19GreedyMemoryPlannerD1Ev>
 801b3d6:	212c      	movs	r1, #44	@ 0x2c
 801b3d8:	6878      	ldr	r0, [r7, #4]
 801b3da:	f000 fcd5 	bl	801bd88 <_ZdlPvj>
 801b3de:	687b      	ldr	r3, [r7, #4]
 801b3e0:	4618      	mov	r0, r3
 801b3e2:	3708      	adds	r7, #8
 801b3e4:	46bd      	mov	sp, r7
 801b3e6:	bd80      	pop	{r7, pc}

0801b3e8 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii>:

TfLiteStatus GreedyMemoryPlanner::AddBuffer(int size, int first_time_used,
                                            int last_time_used) {
 801b3e8:	b580      	push	{r7, lr}
 801b3ea:	b086      	sub	sp, #24
 801b3ec:	af00      	add	r7, sp, #0
 801b3ee:	60f8      	str	r0, [r7, #12]
 801b3f0:	60b9      	str	r1, [r7, #8]
 801b3f2:	607a      	str	r2, [r7, #4]
 801b3f4:	603b      	str	r3, [r7, #0]
  if (buffer_count_ >= max_buffer_count_) {
 801b3f6:	68fb      	ldr	r3, [r7, #12]
 801b3f8:	689a      	ldr	r2, [r3, #8]
 801b3fa:	68fb      	ldr	r3, [r7, #12]
 801b3fc:	685b      	ldr	r3, [r3, #4]
 801b3fe:	429a      	cmp	r2, r3
 801b400:	db07      	blt.n	801b412 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii+0x2a>
    MicroPrintf("Too many buffers (max is %d)", max_buffer_count_);
 801b402:	68fb      	ldr	r3, [r7, #12]
 801b404:	685b      	ldr	r3, [r3, #4]
 801b406:	4619      	mov	r1, r3
 801b408:	4813      	ldr	r0, [pc, #76]	@ (801b458 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii+0x70>)
 801b40a:	f7f6 f905 	bl	8011618 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 801b40e:	2301      	movs	r3, #1
 801b410:	e01d      	b.n	801b44e <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii+0x66>
  }
  BufferRequirements* current = &requirements_[buffer_count_];
 801b412:	68fb      	ldr	r3, [r7, #12]
 801b414:	68da      	ldr	r2, [r3, #12]
 801b416:	68fb      	ldr	r3, [r7, #12]
 801b418:	689b      	ldr	r3, [r3, #8]
 801b41a:	011b      	lsls	r3, r3, #4
 801b41c:	4413      	add	r3, r2
 801b41e:	617b      	str	r3, [r7, #20]
  current->size = size;
 801b420:	697b      	ldr	r3, [r7, #20]
 801b422:	68ba      	ldr	r2, [r7, #8]
 801b424:	601a      	str	r2, [r3, #0]
  current->first_time_used = first_time_used;
 801b426:	697b      	ldr	r3, [r7, #20]
 801b428:	687a      	ldr	r2, [r7, #4]
 801b42a:	609a      	str	r2, [r3, #8]
  current->last_time_used = last_time_used;
 801b42c:	697b      	ldr	r3, [r7, #20]
 801b42e:	683a      	ldr	r2, [r7, #0]
 801b430:	60da      	str	r2, [r3, #12]
  current->offline_offset = kOnlinePlannedBuffer;
 801b432:	697b      	ldr	r3, [r7, #20]
 801b434:	f04f 32ff 	mov.w	r2, #4294967295
 801b438:	605a      	str	r2, [r3, #4]
  ++buffer_count_;
 801b43a:	68fb      	ldr	r3, [r7, #12]
 801b43c:	689b      	ldr	r3, [r3, #8]
 801b43e:	1c5a      	adds	r2, r3, #1
 801b440:	68fb      	ldr	r3, [r7, #12]
 801b442:	609a      	str	r2, [r3, #8]
  need_to_calculate_offsets_ = true;
 801b444:	68fb      	ldr	r3, [r7, #12]
 801b446:	2201      	movs	r2, #1
 801b448:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  return kTfLiteOk;
 801b44c:	2300      	movs	r3, #0
}
 801b44e:	4618      	mov	r0, r3
 801b450:	3718      	adds	r7, #24
 801b452:	46bd      	mov	sp, r7
 801b454:	bd80      	pop	{r7, pc}
 801b456:	bf00      	nop
 801b458:	080237dc 	.word	0x080237dc

0801b45c <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii>:

TfLiteStatus GreedyMemoryPlanner::AddBuffer(int size, int first_time_used,
                                            int last_time_used,
                                            int offline_offset) {
 801b45c:	b590      	push	{r4, r7, lr}
 801b45e:	b087      	sub	sp, #28
 801b460:	af00      	add	r7, sp, #0
 801b462:	60f8      	str	r0, [r7, #12]
 801b464:	60b9      	str	r1, [r7, #8]
 801b466:	607a      	str	r2, [r7, #4]
 801b468:	603b      	str	r3, [r7, #0]
  BufferRequirements* current = &requirements_[buffer_count_];
 801b46a:	68fb      	ldr	r3, [r7, #12]
 801b46c:	68da      	ldr	r2, [r3, #12]
 801b46e:	68fb      	ldr	r3, [r7, #12]
 801b470:	689b      	ldr	r3, [r3, #8]
 801b472:	011b      	lsls	r3, r3, #4
 801b474:	4413      	add	r3, r2
 801b476:	617b      	str	r3, [r7, #20]
  if (AddBuffer(size, first_time_used, last_time_used) != kTfLiteOk) {
 801b478:	68fb      	ldr	r3, [r7, #12]
 801b47a:	681b      	ldr	r3, [r3, #0]
 801b47c:	3308      	adds	r3, #8
 801b47e:	681c      	ldr	r4, [r3, #0]
 801b480:	683b      	ldr	r3, [r7, #0]
 801b482:	687a      	ldr	r2, [r7, #4]
 801b484:	68b9      	ldr	r1, [r7, #8]
 801b486:	68f8      	ldr	r0, [r7, #12]
 801b488:	47a0      	blx	r4
 801b48a:	4603      	mov	r3, r0
 801b48c:	2b00      	cmp	r3, #0
 801b48e:	bf14      	ite	ne
 801b490:	2301      	movne	r3, #1
 801b492:	2300      	moveq	r3, #0
 801b494:	b2db      	uxtb	r3, r3
 801b496:	2b00      	cmp	r3, #0
 801b498:	d001      	beq.n	801b49e <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x42>
    return kTfLiteError;
 801b49a:	2301      	movs	r3, #1
 801b49c:	e003      	b.n	801b4a6 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x4a>
  }
  current->offline_offset = offline_offset;
 801b49e:	697b      	ldr	r3, [r7, #20]
 801b4a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b4a2:	605a      	str	r2, [r3, #4]
  return kTfLiteOk;
 801b4a4:	2300      	movs	r3, #0
}
 801b4a6:	4618      	mov	r0, r3
 801b4a8:	371c      	adds	r7, #28
 801b4aa:	46bd      	mov	sp, r7
 801b4ac:	bd90      	pop	{r4, r7, pc}

0801b4ae <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>:

bool GreedyMemoryPlanner::DoesEntryOverlapInTime(
    const GreedyMemoryPlanner::ListEntry* entry, const int first_time_used,
    const int last_time_used) const {
 801b4ae:	b480      	push	{r7}
 801b4b0:	b087      	sub	sp, #28
 801b4b2:	af00      	add	r7, sp, #0
 801b4b4:	60f8      	str	r0, [r7, #12]
 801b4b6:	60b9      	str	r1, [r7, #8]
 801b4b8:	607a      	str	r2, [r7, #4]
 801b4ba:	603b      	str	r3, [r7, #0]
  const BufferRequirements* entry_requirements =
      &requirements_[entry->requirements_index];
 801b4bc:	68fb      	ldr	r3, [r7, #12]
 801b4be:	68da      	ldr	r2, [r3, #12]
 801b4c0:	68bb      	ldr	r3, [r7, #8]
 801b4c2:	685b      	ldr	r3, [r3, #4]
 801b4c4:	011b      	lsls	r3, r3, #4
  const BufferRequirements* entry_requirements =
 801b4c6:	4413      	add	r3, r2
 801b4c8:	617b      	str	r3, [r7, #20]
  if (entry_requirements->first_time_used > last_time_used) {
 801b4ca:	697b      	ldr	r3, [r7, #20]
 801b4cc:	689b      	ldr	r3, [r3, #8]
 801b4ce:	683a      	ldr	r2, [r7, #0]
 801b4d0:	429a      	cmp	r2, r3
 801b4d2:	da01      	bge.n	801b4d8 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x2a>
    return false;
 801b4d4:	2300      	movs	r3, #0
 801b4d6:	e007      	b.n	801b4e8 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x3a>
  }
  if (first_time_used > entry_requirements->last_time_used) {
 801b4d8:	697b      	ldr	r3, [r7, #20]
 801b4da:	68db      	ldr	r3, [r3, #12]
 801b4dc:	687a      	ldr	r2, [r7, #4]
 801b4de:	429a      	cmp	r2, r3
 801b4e0:	dd01      	ble.n	801b4e6 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x38>
    return false;
 801b4e2:	2300      	movs	r3, #0
 801b4e4:	e000      	b.n	801b4e8 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x3a>
  }
  return true;
 801b4e6:	2301      	movs	r3, #1
}
 801b4e8:	4618      	mov	r0, r3
 801b4ea:	371c      	adds	r7, #28
 801b4ec:	46bd      	mov	sp, r7
 801b4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b4f2:	4770      	bx	lr

0801b4f4 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>:

GreedyMemoryPlanner::ListEntry*
GreedyMemoryPlanner::NextSimultaneouslyActiveBuffer(
    const GreedyMemoryPlanner::ListEntry* start, const int first_time_used,
    const int last_time_used) {
 801b4f4:	b580      	push	{r7, lr}
 801b4f6:	b086      	sub	sp, #24
 801b4f8:	af00      	add	r7, sp, #0
 801b4fa:	60f8      	str	r0, [r7, #12]
 801b4fc:	60b9      	str	r1, [r7, #8]
 801b4fe:	607a      	str	r2, [r7, #4]
 801b500:	603b      	str	r3, [r7, #0]
  ListEntry* result = nullptr;
 801b502:	2300      	movs	r3, #0
 801b504:	617b      	str	r3, [r7, #20]
  ListEntry* candidate_next_entry;
  if (start == nullptr) {
 801b506:	68bb      	ldr	r3, [r7, #8]
 801b508:	2b00      	cmp	r3, #0
 801b50a:	d10b      	bne.n	801b524 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x30>
    candidate_next_entry = &buffers_sorted_by_offset_[first_entry_index_];
 801b50c:	68fb      	ldr	r3, [r7, #12]
 801b50e:	699a      	ldr	r2, [r3, #24]
 801b510:	68fb      	ldr	r3, [r7, #12]
 801b512:	6a1b      	ldr	r3, [r3, #32]
 801b514:	4619      	mov	r1, r3
 801b516:	460b      	mov	r3, r1
 801b518:	005b      	lsls	r3, r3, #1
 801b51a:	440b      	add	r3, r1
 801b51c:	009b      	lsls	r3, r3, #2
 801b51e:	4413      	add	r3, r2
 801b520:	613b      	str	r3, [r7, #16]
 801b522:	e011      	b.n	801b548 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x54>
  } else {
    if (start->next_entry_index == -1) {
 801b524:	68bb      	ldr	r3, [r7, #8]
 801b526:	689b      	ldr	r3, [r3, #8]
 801b528:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b52c:	d101      	bne.n	801b532 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x3e>
      return nullptr;
 801b52e:	2300      	movs	r3, #0
 801b530:	e029      	b.n	801b586 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x92>
    }
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
 801b532:	68fb      	ldr	r3, [r7, #12]
 801b534:	699a      	ldr	r2, [r3, #24]
 801b536:	68bb      	ldr	r3, [r7, #8]
 801b538:	689b      	ldr	r3, [r3, #8]
 801b53a:	4619      	mov	r1, r3
 801b53c:	460b      	mov	r3, r1
 801b53e:	005b      	lsls	r3, r3, #1
 801b540:	440b      	add	r3, r1
 801b542:	009b      	lsls	r3, r3, #2
 801b544:	4413      	add	r3, r2
 801b546:	613b      	str	r3, [r7, #16]
  }
  do {
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
 801b548:	683b      	ldr	r3, [r7, #0]
 801b54a:	687a      	ldr	r2, [r7, #4]
 801b54c:	6939      	ldr	r1, [r7, #16]
 801b54e:	68f8      	ldr	r0, [r7, #12]
 801b550:	f7ff ffad 	bl	801b4ae <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>
 801b554:	4603      	mov	r3, r0
 801b556:	2b00      	cmp	r3, #0
 801b558:	d002      	beq.n	801b560 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x6c>
                               last_time_used)) {
      result = candidate_next_entry;
 801b55a:	693b      	ldr	r3, [r7, #16]
 801b55c:	617b      	str	r3, [r7, #20]
      break;
 801b55e:	e011      	b.n	801b584 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x90>
    }
    if (candidate_next_entry->next_entry_index == -1) {
 801b560:	693b      	ldr	r3, [r7, #16]
 801b562:	689b      	ldr	r3, [r3, #8]
 801b564:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b568:	d00b      	beq.n	801b582 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x8e>
      break;
    }
    candidate_next_entry =
        &buffers_sorted_by_offset_[candidate_next_entry->next_entry_index];
 801b56a:	68fb      	ldr	r3, [r7, #12]
 801b56c:	699a      	ldr	r2, [r3, #24]
 801b56e:	693b      	ldr	r3, [r7, #16]
 801b570:	689b      	ldr	r3, [r3, #8]
 801b572:	4619      	mov	r1, r3
 801b574:	460b      	mov	r3, r1
 801b576:	005b      	lsls	r3, r3, #1
 801b578:	440b      	add	r3, r1
 801b57a:	009b      	lsls	r3, r3, #2
    candidate_next_entry =
 801b57c:	4413      	add	r3, r2
 801b57e:	613b      	str	r3, [r7, #16]
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
 801b580:	e7e2      	b.n	801b548 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x54>
      break;
 801b582:	bf00      	nop
  } while (true);
  return result;
 801b584:	697b      	ldr	r3, [r7, #20]
}
 801b586:	4618      	mov	r0, r3
 801b588:	3718      	adds	r7, #24
 801b58a:	46bd      	mov	sp, r7
 801b58c:	bd80      	pop	{r7, pc}

0801b58e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>:

void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
 801b58e:	b580      	push	{r7, lr}
 801b590:	b098      	sub	sp, #96	@ 0x60
 801b592:	af00      	add	r7, sp, #0
 801b594:	6078      	str	r0, [r7, #4]
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
 801b596:	687b      	ldr	r3, [r7, #4]
 801b598:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801b59c:	f083 0301 	eor.w	r3, r3, #1
 801b5a0:	b2db      	uxtb	r3, r3
 801b5a2:	2b00      	cmp	r3, #0
 801b5a4:	f040 8160 	bne.w	801b868 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2da>
 801b5a8:	687b      	ldr	r3, [r7, #4]
 801b5aa:	689b      	ldr	r3, [r3, #8]
 801b5ac:	2b00      	cmp	r3, #0
 801b5ae:	f000 815b 	beq.w	801b868 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2da>
    return;
  }
  need_to_calculate_offsets_ = false;
 801b5b2:	687b      	ldr	r3, [r7, #4]
 801b5b4:	2200      	movs	r2, #0
 801b5b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  // This helps find a more compact layout. Intuitively, you can think
  // about putting the large buffers in place first, and then the
  // smaller buffers can fit in the gaps, rather than fragmenting the
  // gaps with small buffers at the beginning. Add offline planned offsets
  // first in the list, since they have a predetermined offset.
  int idx_from_tail = buffer_count_;
 801b5ba:	687b      	ldr	r3, [r7, #4]
 801b5bc:	689b      	ldr	r3, [r3, #8]
 801b5be:	65fb      	str	r3, [r7, #92]	@ 0x5c
  int idx_from_head = 0;
 801b5c0:	2300      	movs	r3, #0
 801b5c2:	65bb      	str	r3, [r7, #88]	@ 0x58
  for (int i = 0; i < buffer_count_; ++i) {
 801b5c4:	2300      	movs	r3, #0
 801b5c6:	657b      	str	r3, [r7, #84]	@ 0x54
 801b5c8:	e04c      	b.n	801b664 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xd6>
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
 801b5ca:	687b      	ldr	r3, [r7, #4]
 801b5cc:	68da      	ldr	r2, [r3, #12]
 801b5ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b5d0:	011b      	lsls	r3, r3, #4
 801b5d2:	4413      	add	r3, r2
 801b5d4:	685b      	ldr	r3, [r3, #4]
 801b5d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b5da:	d11e      	bne.n	801b61a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x8c>
      idx_from_tail--;
 801b5dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b5de:	3b01      	subs	r3, #1
 801b5e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
 801b5e2:	687b      	ldr	r3, [r7, #4]
 801b5e4:	68da      	ldr	r2, [r3, #12]
 801b5e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b5e8:	011b      	lsls	r3, r3, #4
 801b5ea:	441a      	add	r2, r3
 801b5ec:	687b      	ldr	r3, [r7, #4]
 801b5ee:	6919      	ldr	r1, [r3, #16]
 801b5f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b5f2:	009b      	lsls	r3, r3, #2
 801b5f4:	440b      	add	r3, r1
 801b5f6:	6812      	ldr	r2, [r2, #0]
 801b5f8:	601a      	str	r2, [r3, #0]
      buffer_ids_sorted_[idx_from_tail] = i;
 801b5fa:	687b      	ldr	r3, [r7, #4]
 801b5fc:	695a      	ldr	r2, [r3, #20]
 801b5fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b600:	009b      	lsls	r3, r3, #2
 801b602:	4413      	add	r3, r2
 801b604:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801b606:	601a      	str	r2, [r3, #0]
      buffer_offsets_[i] = -1;
 801b608:	687b      	ldr	r3, [r7, #4]
 801b60a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801b60c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b60e:	009b      	lsls	r3, r3, #2
 801b610:	4413      	add	r3, r2
 801b612:	f04f 32ff 	mov.w	r2, #4294967295
 801b616:	601a      	str	r2, [r3, #0]
 801b618:	e021      	b.n	801b65e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xd0>
    } else {
      buffer_sizes_sorted_[idx_from_head] = requirements_[i].size;
 801b61a:	687b      	ldr	r3, [r7, #4]
 801b61c:	68da      	ldr	r2, [r3, #12]
 801b61e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b620:	011b      	lsls	r3, r3, #4
 801b622:	441a      	add	r2, r3
 801b624:	687b      	ldr	r3, [r7, #4]
 801b626:	6919      	ldr	r1, [r3, #16]
 801b628:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b62a:	009b      	lsls	r3, r3, #2
 801b62c:	440b      	add	r3, r1
 801b62e:	6812      	ldr	r2, [r2, #0]
 801b630:	601a      	str	r2, [r3, #0]
      buffer_ids_sorted_[idx_from_head] = i;
 801b632:	687b      	ldr	r3, [r7, #4]
 801b634:	695a      	ldr	r2, [r3, #20]
 801b636:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b638:	009b      	lsls	r3, r3, #2
 801b63a:	4413      	add	r3, r2
 801b63c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801b63e:	601a      	str	r2, [r3, #0]
      buffer_offsets_[i] = requirements_[i].offline_offset;
 801b640:	687b      	ldr	r3, [r7, #4]
 801b642:	68da      	ldr	r2, [r3, #12]
 801b644:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b646:	011b      	lsls	r3, r3, #4
 801b648:	441a      	add	r2, r3
 801b64a:	687b      	ldr	r3, [r7, #4]
 801b64c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801b64e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b650:	009b      	lsls	r3, r3, #2
 801b652:	440b      	add	r3, r1
 801b654:	6852      	ldr	r2, [r2, #4]
 801b656:	601a      	str	r2, [r3, #0]
      idx_from_head++;
 801b658:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b65a:	3301      	adds	r3, #1
 801b65c:	65bb      	str	r3, [r7, #88]	@ 0x58
  for (int i = 0; i < buffer_count_; ++i) {
 801b65e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b660:	3301      	adds	r3, #1
 801b662:	657b      	str	r3, [r7, #84]	@ 0x54
 801b664:	687b      	ldr	r3, [r7, #4]
 801b666:	689b      	ldr	r3, [r3, #8]
 801b668:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801b66a:	429a      	cmp	r2, r3
 801b66c:	dbad      	blt.n	801b5ca <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x3c>
    }
  }

  // This sorting algorithm is naive, and may end up taking a very long time
  // with hundreds of buffers. Do not sort the offline planned offsets.
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
 801b66e:	687b      	ldr	r3, [r7, #4]
 801b670:	691a      	ldr	r2, [r3, #16]
 801b672:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b674:	009b      	lsls	r3, r3, #2
 801b676:	18d0      	adds	r0, r2, r3
                     &buffer_ids_sorted_[idx_from_head],
 801b678:	687b      	ldr	r3, [r7, #4]
 801b67a:	695a      	ldr	r2, [r3, #20]
 801b67c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b67e:	009b      	lsls	r3, r3, #2
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
 801b680:	18d1      	adds	r1, r2, r3
                     buffer_count_ - idx_from_head);
 801b682:	687b      	ldr	r3, [r7, #4]
 801b684:	689a      	ldr	r2, [r3, #8]
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
 801b686:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b688:	1ad3      	subs	r3, r2, r3
 801b68a:	461a      	mov	r2, r3
 801b68c:	f7ff fdc8 	bl	801b220 <_ZN6tflite18ReverseSortInPlaceEPiS0_i>
  // buffer_ids_sorted_.
  //   - If there are no offline planned offsets, the largest buffer will be
  //     first, and the buffers will be handled in size order.
  //   - If offline offsets are present, these will be handled first in order
  //     for the greedy algorithm to utilized gaps in the offline plan.
  first_entry_index_ = 0;
 801b690:	687b      	ldr	r3, [r7, #4]
 801b692:	2200      	movs	r2, #0
 801b694:	621a      	str	r2, [r3, #32]
  next_free_entry_ = 1;
 801b696:	687b      	ldr	r3, [r7, #4]
 801b698:	2201      	movs	r2, #1
 801b69a:	61da      	str	r2, [r3, #28]
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
 801b69c:	687b      	ldr	r3, [r7, #4]
 801b69e:	699a      	ldr	r2, [r3, #24]
 801b6a0:	687b      	ldr	r3, [r7, #4]
 801b6a2:	6a1b      	ldr	r3, [r3, #32]
 801b6a4:	4619      	mov	r1, r3
 801b6a6:	460b      	mov	r3, r1
 801b6a8:	005b      	lsls	r3, r3, #1
 801b6aa:	440b      	add	r3, r1
 801b6ac:	009b      	lsls	r3, r3, #2
 801b6ae:	4413      	add	r3, r2
 801b6b0:	653b      	str	r3, [r7, #80]	@ 0x50
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
 801b6b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b6b4:	f04f 32ff 	mov.w	r2, #4294967295
 801b6b8:	609a      	str	r2, [r3, #8]
  int buffer_id = buffer_ids_sorted_[0];
 801b6ba:	687b      	ldr	r3, [r7, #4]
 801b6bc:	695b      	ldr	r3, [r3, #20]
 801b6be:	681b      	ldr	r3, [r3, #0]
 801b6c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  first_entry->requirements_index = buffer_id;
 801b6c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b6c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b6c6:	605a      	str	r2, [r3, #4]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
 801b6c8:	687b      	ldr	r3, [r7, #4]
 801b6ca:	68da      	ldr	r2, [r3, #12]
 801b6cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b6ce:	011b      	lsls	r3, r3, #4
 801b6d0:	4413      	add	r3, r2
 801b6d2:	685b      	ldr	r3, [r3, #4]
 801b6d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b6d8:	d106      	bne.n	801b6e8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x15a>
    buffer_offsets_[buffer_id] = 0;
 801b6da:	687b      	ldr	r3, [r7, #4]
 801b6dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801b6de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b6e0:	009b      	lsls	r3, r3, #2
 801b6e2:	4413      	add	r3, r2
 801b6e4:	2200      	movs	r2, #0
 801b6e6:	601a      	str	r2, [r3, #0]
  }
  first_entry->offset = buffer_offsets_[buffer_id];
 801b6e8:	687b      	ldr	r3, [r7, #4]
 801b6ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801b6ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b6ee:	009b      	lsls	r3, r3, #2
 801b6f0:	4413      	add	r3, r2
 801b6f2:	681a      	ldr	r2, [r3, #0]
 801b6f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b6f6:	601a      	str	r2, [r3, #0]

  // Work through the rest of the buffers to find a good gap to place each one.
  for (int i = 1; i < buffer_count_; ++i) {
 801b6f8:	2301      	movs	r3, #1
 801b6fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801b6fc:	e0ad      	b.n	801b85a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2cc>
    // The id is the order the buffer was originally added by the client.
    buffer_id = buffer_ids_sorted_[i];
 801b6fe:	687b      	ldr	r3, [r7, #4]
 801b700:	695a      	ldr	r2, [r3, #20]
 801b702:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801b704:	009b      	lsls	r3, r3, #2
 801b706:	4413      	add	r3, r2
 801b708:	681b      	ldr	r3, [r3, #0]
 801b70a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    // Look at what size and time range the buffer needs to be active.
    BufferRequirements* wanted_requirements = &requirements_[buffer_id];
 801b70c:	687b      	ldr	r3, [r7, #4]
 801b70e:	68da      	ldr	r2, [r3, #12]
 801b710:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b712:	011b      	lsls	r3, r3, #4
 801b714:	4413      	add	r3, r2
 801b716:	63bb      	str	r3, [r7, #56]	@ 0x38
    const int wanted_size = wanted_requirements->size;
 801b718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b71a:	681b      	ldr	r3, [r3, #0]
 801b71c:	637b      	str	r3, [r7, #52]	@ 0x34
    const int wanted_first_time_used = wanted_requirements->first_time_used;
 801b71e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b720:	689b      	ldr	r3, [r3, #8]
 801b722:	633b      	str	r3, [r7, #48]	@ 0x30
    const int wanted_last_time_used = wanted_requirements->last_time_used;
 801b724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b726:	68db      	ldr	r3, [r3, #12]
 801b728:	62fb      	str	r3, [r7, #44]	@ 0x2c
    // buffers are stored in the order of their starting position in the arena
    // so that it's easy to find the next buffer in memory, and so the gap.
    // The candidate_entry variable holds the buffer that we're considering
    // placing the current buffer after.

    int candidate_offset = 0;
 801b72a:	2300      	movs	r3, #0
 801b72c:	64bb      	str	r3, [r7, #72]	@ 0x48
    // Loop through the offset-ordered list of buffers, looking for gaps.
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
 801b72e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b730:	685b      	ldr	r3, [r3, #4]
 801b732:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b736:	d12d      	bne.n	801b794 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x206>
      ListEntry* prior_entry = nullptr;
 801b738:	2300      	movs	r3, #0
 801b73a:	647b      	str	r3, [r7, #68]	@ 0x44
      while (true) {
        // Find out what the next active buffer is.
        ListEntry* next_entry = NextSimultaneouslyActiveBuffer(
 801b73c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b73e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b740:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801b742:	6878      	ldr	r0, [r7, #4]
 801b744:	f7ff fed6 	bl	801b4f4 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>
 801b748:	62b8      	str	r0, [r7, #40]	@ 0x28
            prior_entry, wanted_first_time_used, wanted_last_time_used);

        if (prior_entry) {
 801b74a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b74c:	2b00      	cmp	r3, #0
 801b74e:	d012      	beq.n	801b776 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1e8>
          BufferRequirements* candidate_requirements =
              &requirements_[prior_entry->requirements_index];
 801b750:	687b      	ldr	r3, [r7, #4]
 801b752:	68da      	ldr	r2, [r3, #12]
 801b754:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b756:	685b      	ldr	r3, [r3, #4]
 801b758:	011b      	lsls	r3, r3, #4
          BufferRequirements* candidate_requirements =
 801b75a:	4413      	add	r3, r2
 801b75c:	627b      	str	r3, [r7, #36]	@ 0x24
          const int prior_entry_offset =
              prior_entry->offset + candidate_requirements->size;
 801b75e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b760:	681a      	ldr	r2, [r3, #0]
 801b762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b764:	681b      	ldr	r3, [r3, #0]
          const int prior_entry_offset =
 801b766:	4413      	add	r3, r2
 801b768:	623b      	str	r3, [r7, #32]
          if (prior_entry_offset > candidate_offset) {
 801b76a:	6a3a      	ldr	r2, [r7, #32]
 801b76c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b76e:	429a      	cmp	r2, r3
 801b770:	dd01      	ble.n	801b776 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1e8>
            candidate_offset = prior_entry_offset;
 801b772:	6a3b      	ldr	r3, [r7, #32]
 801b774:	64bb      	str	r3, [r7, #72]	@ 0x48
          }
        }
        if (next_entry == nullptr) {
 801b776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b778:	2b00      	cmp	r3, #0
 801b77a:	d00f      	beq.n	801b79c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x20e>
          // We're at the end of the list, so we can always append the buffer
          // here.
          break;
        }
        // Find out how much space there is between us and the next buffer.
        const int gap = next_entry->offset - candidate_offset;
 801b77c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b77e:	681a      	ldr	r2, [r3, #0]
 801b780:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b782:	1ad3      	subs	r3, r2, r3
 801b784:	61fb      	str	r3, [r7, #28]
        if (gap >= wanted_size) {
 801b786:	69fa      	ldr	r2, [r7, #28]
 801b788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b78a:	429a      	cmp	r2, r3
 801b78c:	da08      	bge.n	801b7a0 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x212>
          // This entry has a big enough gap between it and the next, so
          // use it!
          break;
        }
        // The gap wasn't big enough, so move on to another candidate.
        prior_entry = next_entry;
 801b78e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b790:	647b      	str	r3, [r7, #68]	@ 0x44
      }
 801b792:	e7d3      	b.n	801b73c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ae>
    } else {
      // Offline planned offset are to be considered constant
      candidate_offset = wanted_requirements->offline_offset;
 801b794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b796:	685b      	ldr	r3, [r3, #4]
 801b798:	64bb      	str	r3, [r7, #72]	@ 0x48
 801b79a:	e002      	b.n	801b7a2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x214>
          break;
 801b79c:	bf00      	nop
 801b79e:	e000      	b.n	801b7a2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x214>
          break;
 801b7a0:	bf00      	nop
    }
    // At this point, we've either found a gap (possibly at the end of the
    // list) and want to place the buffer there, or there are no other active
    // buffers in this time range and so we can put it at offset zero.
    // Record the buffer's offset in our plan.
    buffer_offsets_[buffer_id] = candidate_offset;
 801b7a2:	687b      	ldr	r3, [r7, #4]
 801b7a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801b7a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b7a8:	009b      	lsls	r3, r3, #2
 801b7aa:	4413      	add	r3, r2
 801b7ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801b7ae:	601a      	str	r2, [r3, #0]
    // Add the newly-placed buffer to our offset-ordered list, so that
    // subsequent passes can fit in their buffers around it.
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
 801b7b0:	687b      	ldr	r3, [r7, #4]
 801b7b2:	699a      	ldr	r2, [r3, #24]
 801b7b4:	687b      	ldr	r3, [r7, #4]
 801b7b6:	69db      	ldr	r3, [r3, #28]
 801b7b8:	4619      	mov	r1, r3
 801b7ba:	460b      	mov	r3, r1
 801b7bc:	005b      	lsls	r3, r3, #1
 801b7be:	440b      	add	r3, r1
 801b7c0:	009b      	lsls	r3, r3, #2
 801b7c2:	4413      	add	r3, r2
 801b7c4:	61bb      	str	r3, [r7, #24]
    new_entry->offset = candidate_offset;
 801b7c6:	69bb      	ldr	r3, [r7, #24]
 801b7c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801b7ca:	601a      	str	r2, [r3, #0]
    new_entry->requirements_index = buffer_id;
 801b7cc:	69bb      	ldr	r3, [r7, #24]
 801b7ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b7d0:	605a      	str	r2, [r3, #4]
    const int new_entry_index = next_free_entry_;
 801b7d2:	687b      	ldr	r3, [r7, #4]
 801b7d4:	69db      	ldr	r3, [r3, #28]
 801b7d6:	617b      	str	r3, [r7, #20]
    ++next_free_entry_;
 801b7d8:	687b      	ldr	r3, [r7, #4]
 801b7da:	69db      	ldr	r3, [r3, #28]
 801b7dc:	1c5a      	adds	r2, r3, #1
 801b7de:	687b      	ldr	r3, [r7, #4]
 801b7e0:	61da      	str	r2, [r3, #28]

    if (first_entry->offset > candidate_offset) {
 801b7e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b7e4:	681b      	ldr	r3, [r3, #0]
 801b7e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801b7e8:	429a      	cmp	r2, r3
 801b7ea:	da09      	bge.n	801b800 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x272>
      // The new entry offset is smaller than the first entry offset =>
      // replace the first entry
      first_entry = new_entry;
 801b7ec:	69bb      	ldr	r3, [r7, #24]
 801b7ee:	653b      	str	r3, [r7, #80]	@ 0x50
      first_entry->next_entry_index = first_entry_index_;
 801b7f0:	687b      	ldr	r3, [r7, #4]
 801b7f2:	6a1a      	ldr	r2, [r3, #32]
 801b7f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b7f6:	609a      	str	r2, [r3, #8]
      first_entry_index_ = new_entry_index;
 801b7f8:	687b      	ldr	r3, [r7, #4]
 801b7fa:	697a      	ldr	r2, [r7, #20]
 801b7fc:	621a      	str	r2, [r3, #32]
 801b7fe:	e029      	b.n	801b854 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2c6>
    } else {
      ListEntry* current_entry = first_entry;
 801b800:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b802:	643b      	str	r3, [r7, #64]	@ 0x40
      // Make sure that we insert the buffer at the correct place in the
      // buffer-offset-ordered list
      while (true) {
        const int next_entry_index = current_entry->next_entry_index;
 801b804:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b806:	689b      	ldr	r3, [r3, #8]
 801b808:	613b      	str	r3, [r7, #16]
        if (next_entry_index == -1) {
 801b80a:	693b      	ldr	r3, [r7, #16]
 801b80c:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b810:	d107      	bne.n	801b822 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x294>
          // We're at the end of the list, so just add the new entry here.
          current_entry->next_entry_index = new_entry_index;
 801b812:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b814:	697a      	ldr	r2, [r7, #20]
 801b816:	609a      	str	r2, [r3, #8]
          new_entry->next_entry_index = -1;
 801b818:	69bb      	ldr	r3, [r7, #24]
 801b81a:	f04f 32ff 	mov.w	r2, #4294967295
 801b81e:	609a      	str	r2, [r3, #8]
          break;
 801b820:	e018      	b.n	801b854 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2c6>
        }
        // not at the end of the list -> take a look at next entry
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
 801b822:	687b      	ldr	r3, [r7, #4]
 801b824:	6999      	ldr	r1, [r3, #24]
 801b826:	693a      	ldr	r2, [r7, #16]
 801b828:	4613      	mov	r3, r2
 801b82a:	005b      	lsls	r3, r3, #1
 801b82c:	4413      	add	r3, r2
 801b82e:	009b      	lsls	r3, r3, #2
 801b830:	440b      	add	r3, r1
 801b832:	60fb      	str	r3, [r7, #12]
        if (next_entry->offset > candidate_offset) {
 801b834:	68fb      	ldr	r3, [r7, #12]
 801b836:	681b      	ldr	r3, [r3, #0]
 801b838:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801b83a:	429a      	cmp	r2, r3
 801b83c:	da07      	bge.n	801b84e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2c0>
          // We're at the right spot to do an insertion and retain the sorting
          // order, so place the new entry here.
          new_entry->next_entry_index = current_entry->next_entry_index;
 801b83e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b840:	689a      	ldr	r2, [r3, #8]
 801b842:	69bb      	ldr	r3, [r7, #24]
 801b844:	609a      	str	r2, [r3, #8]
          current_entry->next_entry_index = new_entry_index;
 801b846:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b848:	697a      	ldr	r2, [r7, #20]
 801b84a:	609a      	str	r2, [r3, #8]
          break;
 801b84c:	e002      	b.n	801b854 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2c6>
        }
        current_entry = next_entry;
 801b84e:	68fb      	ldr	r3, [r7, #12]
 801b850:	643b      	str	r3, [r7, #64]	@ 0x40
      }
 801b852:	e7d7      	b.n	801b804 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x276>
  for (int i = 1; i < buffer_count_; ++i) {
 801b854:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801b856:	3301      	adds	r3, #1
 801b858:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801b85a:	687b      	ldr	r3, [r7, #4]
 801b85c:	689b      	ldr	r3, [r3, #8]
 801b85e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801b860:	429a      	cmp	r2, r3
 801b862:	f6ff af4c 	blt.w	801b6fe <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x170>
 801b866:	e000      	b.n	801b86a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2dc>
    return;
 801b868:	bf00      	nop
    }
  }
}
 801b86a:	3760      	adds	r7, #96	@ 0x60
 801b86c:	46bd      	mov	sp, r7
 801b86e:	bd80      	pop	{r7, pc}

0801b870 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>:

size_t GreedyMemoryPlanner::GetMaximumMemorySize() {
 801b870:	b580      	push	{r7, lr}
 801b872:	b086      	sub	sp, #24
 801b874:	af00      	add	r7, sp, #0
 801b876:	6078      	str	r0, [r7, #4]
  CalculateOffsetsIfNeeded();
 801b878:	6878      	ldr	r0, [r7, #4]
 801b87a:	f7ff fe88 	bl	801b58e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if (buffer_count_ == 0) {
 801b87e:	687b      	ldr	r3, [r7, #4]
 801b880:	689b      	ldr	r3, [r3, #8]
 801b882:	2b00      	cmp	r3, #0
 801b884:	d101      	bne.n	801b88a <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1a>
    return 0;
 801b886:	2300      	movs	r3, #0
 801b888:	e036      	b.n	801b8f8 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x88>
  }
  ListEntry* entry = &buffers_sorted_by_offset_[first_entry_index_];
 801b88a:	687b      	ldr	r3, [r7, #4]
 801b88c:	699a      	ldr	r2, [r3, #24]
 801b88e:	687b      	ldr	r3, [r7, #4]
 801b890:	6a1b      	ldr	r3, [r3, #32]
 801b892:	4619      	mov	r1, r3
 801b894:	460b      	mov	r3, r1
 801b896:	005b      	lsls	r3, r3, #1
 801b898:	440b      	add	r3, r1
 801b89a:	009b      	lsls	r3, r3, #2
 801b89c:	4413      	add	r3, r2
 801b89e:	617b      	str	r3, [r7, #20]
  size_t max_size = 0;
 801b8a0:	2300      	movs	r3, #0
 801b8a2:	613b      	str	r3, [r7, #16]
  while (entry) {
 801b8a4:	e022      	b.n	801b8ec <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x7c>
    BufferRequirements* requirements =
        &requirements_[entry->requirements_index];
 801b8a6:	687b      	ldr	r3, [r7, #4]
 801b8a8:	68da      	ldr	r2, [r3, #12]
 801b8aa:	697b      	ldr	r3, [r7, #20]
 801b8ac:	685b      	ldr	r3, [r3, #4]
 801b8ae:	011b      	lsls	r3, r3, #4
    BufferRequirements* requirements =
 801b8b0:	4413      	add	r3, r2
 801b8b2:	60fb      	str	r3, [r7, #12]
    const size_t current_size = entry->offset + requirements->size;
 801b8b4:	697b      	ldr	r3, [r7, #20]
 801b8b6:	681a      	ldr	r2, [r3, #0]
 801b8b8:	68fb      	ldr	r3, [r7, #12]
 801b8ba:	681b      	ldr	r3, [r3, #0]
 801b8bc:	4413      	add	r3, r2
 801b8be:	60bb      	str	r3, [r7, #8]
    if (current_size > max_size) {
 801b8c0:	68ba      	ldr	r2, [r7, #8]
 801b8c2:	693b      	ldr	r3, [r7, #16]
 801b8c4:	429a      	cmp	r2, r3
 801b8c6:	d901      	bls.n	801b8cc <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x5c>
      max_size = current_size;
 801b8c8:	68bb      	ldr	r3, [r7, #8]
 801b8ca:	613b      	str	r3, [r7, #16]
    }
    if (entry->next_entry_index == -1) {
 801b8cc:	697b      	ldr	r3, [r7, #20]
 801b8ce:	689b      	ldr	r3, [r3, #8]
 801b8d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b8d4:	d00e      	beq.n	801b8f4 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x84>
      break;
    }
    entry = &buffers_sorted_by_offset_[entry->next_entry_index];
 801b8d6:	687b      	ldr	r3, [r7, #4]
 801b8d8:	699a      	ldr	r2, [r3, #24]
 801b8da:	697b      	ldr	r3, [r7, #20]
 801b8dc:	689b      	ldr	r3, [r3, #8]
 801b8de:	4619      	mov	r1, r3
 801b8e0:	460b      	mov	r3, r1
 801b8e2:	005b      	lsls	r3, r3, #1
 801b8e4:	440b      	add	r3, r1
 801b8e6:	009b      	lsls	r3, r3, #2
 801b8e8:	4413      	add	r3, r2
 801b8ea:	617b      	str	r3, [r7, #20]
  while (entry) {
 801b8ec:	697b      	ldr	r3, [r7, #20]
 801b8ee:	2b00      	cmp	r3, #0
 801b8f0:	d1d9      	bne.n	801b8a6 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x36>
 801b8f2:	e000      	b.n	801b8f6 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x86>
      break;
 801b8f4:	bf00      	nop
  }
  return max_size;
 801b8f6:	693b      	ldr	r3, [r7, #16]
}
 801b8f8:	4618      	mov	r0, r3
 801b8fa:	3718      	adds	r7, #24
 801b8fc:	46bd      	mov	sp, r7
 801b8fe:	bd80      	pop	{r7, pc}

0801b900 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv>:

void GreedyMemoryPlanner::PrintMemoryPlan() {
 801b900:	b5b0      	push	{r4, r5, r7, lr}
 801b902:	b0b0      	sub	sp, #192	@ 0xc0
 801b904:	af04      	add	r7, sp, #16
 801b906:	6078      	str	r0, [r7, #4]
  CalculateOffsetsIfNeeded();
 801b908:	6878      	ldr	r0, [r7, #4]
 801b90a:	f7ff fe40 	bl	801b58e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>

  for (int i = 0; i < buffer_count_; ++i) {
 801b90e:	2300      	movs	r3, #0
 801b910:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801b914:	e046      	b.n	801b9a4 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0xa4>
    char c = '*';
 801b916:	232a      	movs	r3, #42	@ 0x2a
 801b918:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
    if (requirements_[i].first_time_used != requirements_[i].last_time_used) {
 801b91c:	687b      	ldr	r3, [r7, #4]
 801b91e:	68da      	ldr	r2, [r3, #12]
 801b920:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801b924:	011b      	lsls	r3, r3, #4
 801b926:	4413      	add	r3, r2
 801b928:	689a      	ldr	r2, [r3, #8]
 801b92a:	687b      	ldr	r3, [r7, #4]
 801b92c:	68d9      	ldr	r1, [r3, #12]
 801b92e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801b932:	011b      	lsls	r3, r3, #4
 801b934:	440b      	add	r3, r1
 801b936:	68db      	ldr	r3, [r3, #12]
 801b938:	429a      	cmp	r2, r3
 801b93a:	d006      	beq.n	801b94a <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x4a>
      // not a scratch buffer nor subgraph output tensor
      c = GetOrdinalCharacter(i);
 801b93c:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 801b940:	f7ff fc3a 	bl	801b1b8 <_ZN6tflite12_GLOBAL__N_119GetOrdinalCharacterEi>
 801b944:	4603      	mov	r3, r0
 801b946:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
    }
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 801b94a:	f897 40ab 	ldrb.w	r4, [r7, #171]	@ 0xab
                i, requirements_[i].size, buffer_offsets_[i],
 801b94e:	687b      	ldr	r3, [r7, #4]
 801b950:	68da      	ldr	r2, [r3, #12]
 801b952:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801b956:	011b      	lsls	r3, r3, #4
 801b958:	4413      	add	r3, r2
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 801b95a:	681d      	ldr	r5, [r3, #0]
                i, requirements_[i].size, buffer_offsets_[i],
 801b95c:	687b      	ldr	r3, [r7, #4]
 801b95e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801b960:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801b964:	009b      	lsls	r3, r3, #2
 801b966:	4413      	add	r3, r2
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 801b968:	681b      	ldr	r3, [r3, #0]
                requirements_[i].first_time_used,
 801b96a:	687a      	ldr	r2, [r7, #4]
 801b96c:	68d1      	ldr	r1, [r2, #12]
 801b96e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 801b972:	0112      	lsls	r2, r2, #4
 801b974:	440a      	add	r2, r1
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 801b976:	6892      	ldr	r2, [r2, #8]
                requirements_[i].last_time_used);
 801b978:	6879      	ldr	r1, [r7, #4]
 801b97a:	68c8      	ldr	r0, [r1, #12]
 801b97c:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 801b980:	0109      	lsls	r1, r1, #4
 801b982:	4401      	add	r1, r0
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 801b984:	68c9      	ldr	r1, [r1, #12]
 801b986:	9102      	str	r1, [sp, #8]
 801b988:	9201      	str	r2, [sp, #4]
 801b98a:	9300      	str	r3, [sp, #0]
 801b98c:	462b      	mov	r3, r5
 801b98e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 801b992:	4621      	mov	r1, r4
 801b994:	488f      	ldr	r0, [pc, #572]	@ (801bbd4 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2d4>)
 801b996:	f7f5 fe3f 	bl	8011618 <_Z11MicroPrintfPKcz>
  for (int i = 0; i < buffer_count_; ++i) {
 801b99a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801b99e:	3301      	adds	r3, #1
 801b9a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801b9a4:	687b      	ldr	r3, [r7, #4]
 801b9a6:	689b      	ldr	r3, [r3, #8]
 801b9a8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 801b9ac:	429a      	cmp	r2, r3
 801b9ae:	dbb2      	blt.n	801b916 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x16>
  }

  constexpr int kLineWidth = 80;
 801b9b0:	2350      	movs	r3, #80	@ 0x50
 801b9b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  int max_size = kLineWidth;
 801b9b6:	2350      	movs	r3, #80	@ 0x50
 801b9b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  int max_time = 0;
 801b9bc:	2300      	movs	r3, #0
 801b9be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  for (int i = 0; i < buffer_count_; ++i) {
 801b9c2:	2300      	movs	r3, #0
 801b9c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801b9c8:	e02b      	b.n	801ba22 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x122>
    BufferRequirements* requirements = &requirements_[i];
 801b9ca:	687b      	ldr	r3, [r7, #4]
 801b9cc:	68da      	ldr	r2, [r3, #12]
 801b9ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801b9d2:	011b      	lsls	r3, r3, #4
 801b9d4:	4413      	add	r3, r2
 801b9d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    const int offset = buffer_offsets_[i];
 801b9d8:	687b      	ldr	r3, [r7, #4]
 801b9da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801b9dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801b9e0:	009b      	lsls	r3, r3, #2
 801b9e2:	4413      	add	r3, r2
 801b9e4:	681b      	ldr	r3, [r3, #0]
 801b9e6:	66bb      	str	r3, [r7, #104]	@ 0x68
    const int last_time_used = requirements->last_time_used;
 801b9e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801b9ea:	68db      	ldr	r3, [r3, #12]
 801b9ec:	667b      	str	r3, [r7, #100]	@ 0x64
    const int size = offset + requirements->size;
 801b9ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801b9f0:	681b      	ldr	r3, [r3, #0]
 801b9f2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801b9f4:	4413      	add	r3, r2
 801b9f6:	663b      	str	r3, [r7, #96]	@ 0x60
    if (size > max_size) {
 801b9f8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801b9fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801b9fe:	429a      	cmp	r2, r3
 801ba00:	dd02      	ble.n	801ba08 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x108>
      max_size = size;
 801ba02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801ba04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    }
    if (last_time_used > max_time) {
 801ba08:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801ba0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801ba0e:	429a      	cmp	r2, r3
 801ba10:	dd02      	ble.n	801ba18 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x118>
      max_time = last_time_used;
 801ba12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801ba14:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  for (int i = 0; i < buffer_count_; ++i) {
 801ba18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801ba1c:	3301      	adds	r3, #1
 801ba1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801ba22:	687b      	ldr	r3, [r7, #4]
 801ba24:	689b      	ldr	r3, [r3, #8]
 801ba26:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 801ba2a:	429a      	cmp	r2, r3
 801ba2c:	dbcd      	blt.n	801b9ca <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0xca>
    }
  }

  char line[kLineWidth + 1];
  for (int t = 0; t <= max_time; ++t) {
 801ba2e:	2300      	movs	r3, #0
 801ba30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801ba34:	e0c1      	b.n	801bbba <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ba>
    for (int c = 0; c < kLineWidth; ++c) {
 801ba36:	2300      	movs	r3, #0
 801ba38:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801ba3c:	e00b      	b.n	801ba56 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x156>
      line[c] = '.';
 801ba3e:	f107 020c 	add.w	r2, r7, #12
 801ba42:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801ba46:	4413      	add	r3, r2
 801ba48:	222e      	movs	r2, #46	@ 0x2e
 801ba4a:	701a      	strb	r2, [r3, #0]
    for (int c = 0; c < kLineWidth; ++c) {
 801ba4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801ba50:	3301      	adds	r3, #1
 801ba52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801ba56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801ba5a:	2b4f      	cmp	r3, #79	@ 0x4f
 801ba5c:	ddef      	ble.n	801ba3e <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x13e>
    }
    int memory_use = 0;
 801ba5e:	2300      	movs	r3, #0
 801ba60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    for (int i = 0; i < buffer_count_; ++i) {
 801ba64:	2300      	movs	r3, #0
 801ba66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801ba6a:	e087      	b.n	801bb7c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x27c>
      BufferRequirements* requirements = &requirements_[i];
 801ba6c:	687b      	ldr	r3, [r7, #4]
 801ba6e:	68da      	ldr	r2, [r3, #12]
 801ba70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801ba74:	011b      	lsls	r3, r3, #4
 801ba76:	4413      	add	r3, r2
 801ba78:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      if ((t < requirements->first_time_used) ||
 801ba7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801ba80:	689b      	ldr	r3, [r3, #8]
 801ba82:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 801ba86:	429a      	cmp	r2, r3
 801ba88:	db70      	blt.n	801bb6c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x26c>
          (t > requirements->last_time_used)) {
 801ba8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801ba8e:	68db      	ldr	r3, [r3, #12]
      if ((t < requirements->first_time_used) ||
 801ba90:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 801ba94:	429a      	cmp	r2, r3
 801ba96:	dc69      	bgt.n	801bb6c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x26c>
        continue;
      }
      const int offset = buffer_offsets_[i];
 801ba98:	687b      	ldr	r3, [r7, #4]
 801ba9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801ba9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801baa0:	009b      	lsls	r3, r3, #2
 801baa2:	4413      	add	r3, r2
 801baa4:	681b      	ldr	r3, [r3, #0]
 801baa6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      if (offset == -1) {
 801baa8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801baaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 801baae:	d05f      	beq.n	801bb70 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x270>
        continue;
      }
      const int size = requirements->size;
 801bab0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801bab4:	681b      	ldr	r3, [r3, #0]
 801bab6:	67bb      	str	r3, [r7, #120]	@ 0x78
      memory_use += size;
 801bab8:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 801babc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801babe:	4413      	add	r3, r2
 801bac0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      const int line_start = (offset * kLineWidth) / max_size;
 801bac4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801bac6:	4613      	mov	r3, r2
 801bac8:	009b      	lsls	r3, r3, #2
 801baca:	4413      	add	r3, r2
 801bacc:	011b      	lsls	r3, r3, #4
 801bace:	461a      	mov	r2, r3
 801bad0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801bad4:	fb92 f3f3 	sdiv	r3, r2, r3
 801bad8:	677b      	str	r3, [r7, #116]	@ 0x74
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 801bada:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801badc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801bade:	441a      	add	r2, r3
 801bae0:	4613      	mov	r3, r2
 801bae2:	009b      	lsls	r3, r3, #2
 801bae4:	4413      	add	r3, r2
 801bae6:	011b      	lsls	r3, r3, #4
 801bae8:	461a      	mov	r2, r3
 801baea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801baee:	fb92 f3f3 	sdiv	r3, r2, r3
 801baf2:	673b      	str	r3, [r7, #112]	@ 0x70
      for (int n = line_start; n < line_end; ++n) {
 801baf4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801baf6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801bafa:	e031      	b.n	801bb60 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x260>
        if (line[n] == '.') {
 801bafc:	f107 020c 	add.w	r2, r7, #12
 801bb00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801bb04:	4413      	add	r3, r2
 801bb06:	781b      	ldrb	r3, [r3, #0]
 801bb08:	2b2e      	cmp	r3, #46	@ 0x2e
 801bb0a:	d11d      	bne.n	801bb48 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x248>
          if (requirements->first_time_used == requirements->last_time_used) {
 801bb0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801bb10:	689a      	ldr	r2, [r3, #8]
 801bb12:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801bb16:	68db      	ldr	r3, [r3, #12]
 801bb18:	429a      	cmp	r2, r3
 801bb1a:	d107      	bne.n	801bb2c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x22c>
            // scratch buffer or subgraph output tensor
            line[n] = '*';
 801bb1c:	f107 020c 	add.w	r2, r7, #12
 801bb20:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801bb24:	4413      	add	r3, r2
 801bb26:	222a      	movs	r2, #42	@ 0x2a
 801bb28:	701a      	strb	r2, [r3, #0]
 801bb2a:	e014      	b.n	801bb56 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x256>
          } else {
            line[n] = GetOrdinalCharacter(i);
 801bb2c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 801bb30:	f7ff fb42 	bl	801b1b8 <_ZN6tflite12_GLOBAL__N_119GetOrdinalCharacterEi>
 801bb34:	4603      	mov	r3, r0
 801bb36:	4619      	mov	r1, r3
 801bb38:	f107 020c 	add.w	r2, r7, #12
 801bb3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801bb40:	4413      	add	r3, r2
 801bb42:	460a      	mov	r2, r1
 801bb44:	701a      	strb	r2, [r3, #0]
 801bb46:	e006      	b.n	801bb56 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x256>
          }
        } else {
          line[n] = '!';
 801bb48:	f107 020c 	add.w	r2, r7, #12
 801bb4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801bb50:	4413      	add	r3, r2
 801bb52:	2221      	movs	r2, #33	@ 0x21
 801bb54:	701a      	strb	r2, [r3, #0]
      for (int n = line_start; n < line_end; ++n) {
 801bb56:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801bb5a:	3301      	adds	r3, #1
 801bb5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801bb60:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 801bb64:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801bb66:	429a      	cmp	r2, r3
 801bb68:	dbc8      	blt.n	801bafc <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x1fc>
 801bb6a:	e002      	b.n	801bb72 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x272>
        continue;
 801bb6c:	bf00      	nop
 801bb6e:	e000      	b.n	801bb72 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x272>
        continue;
 801bb70:	bf00      	nop
    for (int i = 0; i < buffer_count_; ++i) {
 801bb72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801bb76:	3301      	adds	r3, #1
 801bb78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801bb7c:	687b      	ldr	r3, [r7, #4]
 801bb7e:	689b      	ldr	r3, [r3, #8]
 801bb80:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 801bb84:	429a      	cmp	r2, r3
 801bb86:	f6ff af71 	blt.w	801ba6c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x16c>
        }
      }
    }
    line[kLineWidth] = 0;
 801bb8a:	2300      	movs	r3, #0
 801bb8c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c

    MicroPrintf("%4d: %s (%dk)", t, (const char*)line,
                (memory_use + 1023) / 1024);
 801bb90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801bb94:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
    MicroPrintf("%4d: %s (%dk)", t, (const char*)line,
 801bb98:	2b00      	cmp	r3, #0
 801bb9a:	da01      	bge.n	801bba0 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2a0>
 801bb9c:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 801bba0:	129b      	asrs	r3, r3, #10
 801bba2:	f107 020c 	add.w	r2, r7, #12
 801bba6:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 801bbaa:	480b      	ldr	r0, [pc, #44]	@ (801bbd8 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2d8>)
 801bbac:	f7f5 fd34 	bl	8011618 <_Z11MicroPrintfPKcz>
  for (int t = 0; t <= max_time; ++t) {
 801bbb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801bbb4:	3301      	adds	r3, #1
 801bbb6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801bbba:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 801bbbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801bbc2:	429a      	cmp	r2, r3
 801bbc4:	f77f af37 	ble.w	801ba36 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x136>
  }
}
 801bbc8:	bf00      	nop
 801bbca:	bf00      	nop
 801bbcc:	37b0      	adds	r7, #176	@ 0xb0
 801bbce:	46bd      	mov	sp, r7
 801bbd0:	bdb0      	pop	{r4, r5, r7, pc}
 801bbd2:	bf00      	nop
 801bbd4:	080237fc 	.word	0x080237fc
 801bbd8:	08023838 	.word	0x08023838

0801bbdc <_ZN6tflite19GreedyMemoryPlanner14GetBufferCountEv>:

int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }
 801bbdc:	b480      	push	{r7}
 801bbde:	b083      	sub	sp, #12
 801bbe0:	af00      	add	r7, sp, #0
 801bbe2:	6078      	str	r0, [r7, #4]
 801bbe4:	687b      	ldr	r3, [r7, #4]
 801bbe6:	689b      	ldr	r3, [r3, #8]
 801bbe8:	4618      	mov	r0, r3
 801bbea:	370c      	adds	r7, #12
 801bbec:	46bd      	mov	sp, r7
 801bbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bbf2:	4770      	bx	lr

0801bbf4 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi>:

TfLiteStatus GreedyMemoryPlanner::GetOffsetForBuffer(int buffer_index,
                                                     int* offset) {
 801bbf4:	b580      	push	{r7, lr}
 801bbf6:	b084      	sub	sp, #16
 801bbf8:	af00      	add	r7, sp, #0
 801bbfa:	60f8      	str	r0, [r7, #12]
 801bbfc:	60b9      	str	r1, [r7, #8]
 801bbfe:	607a      	str	r2, [r7, #4]
  CalculateOffsetsIfNeeded();
 801bc00:	68f8      	ldr	r0, [r7, #12]
 801bc02:	f7ff fcc4 	bl	801b58e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if ((buffer_index < 0) || (buffer_index >= buffer_count_)) {
 801bc06:	68bb      	ldr	r3, [r7, #8]
 801bc08:	2b00      	cmp	r3, #0
 801bc0a:	db04      	blt.n	801bc16 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x22>
 801bc0c:	68fb      	ldr	r3, [r7, #12]
 801bc0e:	689b      	ldr	r3, [r3, #8]
 801bc10:	68ba      	ldr	r2, [r7, #8]
 801bc12:	429a      	cmp	r2, r3
 801bc14:	db08      	blt.n	801bc28 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x34>
    MicroPrintf("buffer index %d is outside range 0 to %d", buffer_index,
 801bc16:	68fb      	ldr	r3, [r7, #12]
 801bc18:	689b      	ldr	r3, [r3, #8]
 801bc1a:	461a      	mov	r2, r3
 801bc1c:	68b9      	ldr	r1, [r7, #8]
 801bc1e:	4809      	ldr	r0, [pc, #36]	@ (801bc44 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x50>)
 801bc20:	f7f5 fcfa 	bl	8011618 <_Z11MicroPrintfPKcz>
                buffer_count_);
    return kTfLiteError;
 801bc24:	2301      	movs	r3, #1
 801bc26:	e008      	b.n	801bc3a <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x46>
  }
  *offset = buffer_offsets_[buffer_index];
 801bc28:	68fb      	ldr	r3, [r7, #12]
 801bc2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801bc2c:	68bb      	ldr	r3, [r7, #8]
 801bc2e:	009b      	lsls	r3, r3, #2
 801bc30:	4413      	add	r3, r2
 801bc32:	681a      	ldr	r2, [r3, #0]
 801bc34:	687b      	ldr	r3, [r7, #4]
 801bc36:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 801bc38:	2300      	movs	r3, #0
}
 801bc3a:	4618      	mov	r0, r3
 801bc3c:	3710      	adds	r7, #16
 801bc3e:	46bd      	mov	sp, r7
 801bc40:	bd80      	pop	{r7, pc}
 801bc42:	bf00      	nop
 801bc44:	08023848 	.word	0x08023848

0801bc48 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 801bc48:	b580      	push	{r7, lr}
 801bc4a:	b082      	sub	sp, #8
 801bc4c:	af00      	add	r7, sp, #0
 801bc4e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 801bc50:	687b      	ldr	r3, [r7, #4]
 801bc52:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801bc56:	4618      	mov	r0, r3
 801bc58:	f7eb feee 	bl	8007a38 <USBH_LL_IncTimer>
}
 801bc5c:	bf00      	nop
 801bc5e:	3708      	adds	r7, #8
 801bc60:	46bd      	mov	sp, r7
 801bc62:	bd80      	pop	{r7, pc}

0801bc64 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 801bc64:	b580      	push	{r7, lr}
 801bc66:	b082      	sub	sp, #8
 801bc68:	af00      	add	r7, sp, #0
 801bc6a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 801bc6c:	687b      	ldr	r3, [r7, #4]
 801bc6e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801bc72:	4618      	mov	r0, r3
 801bc74:	f7eb ff2e 	bl	8007ad4 <USBH_LL_Connect>
}
 801bc78:	bf00      	nop
 801bc7a:	3708      	adds	r7, #8
 801bc7c:	46bd      	mov	sp, r7
 801bc7e:	bd80      	pop	{r7, pc}

0801bc80 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 801bc80:	b580      	push	{r7, lr}
 801bc82:	b082      	sub	sp, #8
 801bc84:	af00      	add	r7, sp, #0
 801bc86:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 801bc88:	687b      	ldr	r3, [r7, #4]
 801bc8a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801bc8e:	4618      	mov	r0, r3
 801bc90:	f7eb ff3b 	bl	8007b0a <USBH_LL_Disconnect>
}
 801bc94:	bf00      	nop
 801bc96:	3708      	adds	r7, #8
 801bc98:	46bd      	mov	sp, r7
 801bc9a:	bd80      	pop	{r7, pc}

0801bc9c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 801bc9c:	b580      	push	{r7, lr}
 801bc9e:	b082      	sub	sp, #8
 801bca0:	af00      	add	r7, sp, #0
 801bca2:	6078      	str	r0, [r7, #4]
 801bca4:	460b      	mov	r3, r1
 801bca6:	70fb      	strb	r3, [r7, #3]
 801bca8:	4613      	mov	r3, r2
 801bcaa:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 801bcac:	687b      	ldr	r3, [r7, #4]
 801bcae:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801bcb2:	4618      	mov	r0, r3
 801bcb4:	f7eb ff7a 	bl	8007bac <USBH_LL_NotifyURBChange>
#endif
}
 801bcb8:	bf00      	nop
 801bcba:	3708      	adds	r7, #8
 801bcbc:	46bd      	mov	sp, r7
 801bcbe:	bd80      	pop	{r7, pc}

0801bcc0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801bcc0:	b580      	push	{r7, lr}
 801bcc2:	b082      	sub	sp, #8
 801bcc4:	af00      	add	r7, sp, #0
 801bcc6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 801bcc8:	687b      	ldr	r3, [r7, #4]
 801bcca:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801bcce:	4618      	mov	r0, r3
 801bcd0:	f7eb fedc 	bl	8007a8c <USBH_LL_PortEnabled>
}
 801bcd4:	bf00      	nop
 801bcd6:	3708      	adds	r7, #8
 801bcd8:	46bd      	mov	sp, r7
 801bcda:	bd80      	pop	{r7, pc}

0801bcdc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801bcdc:	b580      	push	{r7, lr}
 801bcde:	b082      	sub	sp, #8
 801bce0:	af00      	add	r7, sp, #0
 801bce2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 801bce4:	687b      	ldr	r3, [r7, #4]
 801bce6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801bcea:	4618      	mov	r0, r3
 801bcec:	f7eb fee0 	bl	8007ab0 <USBH_LL_PortDisabled>
}
 801bcf0:	bf00      	nop
 801bcf2:	3708      	adds	r7, #8
 801bcf4:	46bd      	mov	sp, r7
 801bcf6:	bd80      	pop	{r7, pc}

0801bcf8 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 801bcf8:	b580      	push	{r7, lr}
 801bcfa:	b084      	sub	sp, #16
 801bcfc:	af00      	add	r7, sp, #0
 801bcfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801bd00:	2300      	movs	r3, #0
 801bd02:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801bd04:	2300      	movs	r3, #0
 801bd06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 801bd08:	687b      	ldr	r3, [r7, #4]
 801bd0a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801bd0e:	4618      	mov	r0, r3
 801bd10:	f7e7 fd47 	bl	80037a2 <HAL_HCD_Stop>
 801bd14:	4603      	mov	r3, r0
 801bd16:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801bd18:	7bfb      	ldrb	r3, [r7, #15]
 801bd1a:	4618      	mov	r0, r3
 801bd1c:	f000 f808 	bl	801bd30 <USBH_Get_USB_Status>
 801bd20:	4603      	mov	r3, r0
 801bd22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801bd24:	7bbb      	ldrb	r3, [r7, #14]
}
 801bd26:	4618      	mov	r0, r3
 801bd28:	3710      	adds	r7, #16
 801bd2a:	46bd      	mov	sp, r7
 801bd2c:	bd80      	pop	{r7, pc}
	...

0801bd30 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801bd30:	b480      	push	{r7}
 801bd32:	b085      	sub	sp, #20
 801bd34:	af00      	add	r7, sp, #0
 801bd36:	4603      	mov	r3, r0
 801bd38:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801bd3a:	2300      	movs	r3, #0
 801bd3c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801bd3e:	79fb      	ldrb	r3, [r7, #7]
 801bd40:	2b03      	cmp	r3, #3
 801bd42:	d817      	bhi.n	801bd74 <USBH_Get_USB_Status+0x44>
 801bd44:	a201      	add	r2, pc, #4	@ (adr r2, 801bd4c <USBH_Get_USB_Status+0x1c>)
 801bd46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bd4a:	bf00      	nop
 801bd4c:	0801bd5d 	.word	0x0801bd5d
 801bd50:	0801bd63 	.word	0x0801bd63
 801bd54:	0801bd69 	.word	0x0801bd69
 801bd58:	0801bd6f 	.word	0x0801bd6f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 801bd5c:	2300      	movs	r3, #0
 801bd5e:	73fb      	strb	r3, [r7, #15]
    break;
 801bd60:	e00b      	b.n	801bd7a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 801bd62:	2302      	movs	r3, #2
 801bd64:	73fb      	strb	r3, [r7, #15]
    break;
 801bd66:	e008      	b.n	801bd7a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 801bd68:	2301      	movs	r3, #1
 801bd6a:	73fb      	strb	r3, [r7, #15]
    break;
 801bd6c:	e005      	b.n	801bd7a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801bd6e:	2302      	movs	r3, #2
 801bd70:	73fb      	strb	r3, [r7, #15]
    break;
 801bd72:	e002      	b.n	801bd7a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 801bd74:	2302      	movs	r3, #2
 801bd76:	73fb      	strb	r3, [r7, #15]
    break;
 801bd78:	bf00      	nop
  }
  return usb_status;
 801bd7a:	7bfb      	ldrb	r3, [r7, #15]
}
 801bd7c:	4618      	mov	r0, r3
 801bd7e:	3714      	adds	r7, #20
 801bd80:	46bd      	mov	sp, r7
 801bd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bd86:	4770      	bx	lr

0801bd88 <_ZdlPvj>:
 801bd88:	f000 b80f 	b.w	801bdaa <_ZdlPv>

0801bd8c <__cxa_guard_acquire>:
 801bd8c:	6802      	ldr	r2, [r0, #0]
 801bd8e:	07d2      	lsls	r2, r2, #31
 801bd90:	4603      	mov	r3, r0
 801bd92:	d405      	bmi.n	801bda0 <__cxa_guard_acquire+0x14>
 801bd94:	7842      	ldrb	r2, [r0, #1]
 801bd96:	b102      	cbz	r2, 801bd9a <__cxa_guard_acquire+0xe>
 801bd98:	deff      	udf	#255	@ 0xff
 801bd9a:	2001      	movs	r0, #1
 801bd9c:	7058      	strb	r0, [r3, #1]
 801bd9e:	4770      	bx	lr
 801bda0:	2000      	movs	r0, #0
 801bda2:	4770      	bx	lr

0801bda4 <__cxa_guard_release>:
 801bda4:	2301      	movs	r3, #1
 801bda6:	6003      	str	r3, [r0, #0]
 801bda8:	4770      	bx	lr

0801bdaa <_ZdlPv>:
 801bdaa:	f000 b8af 	b.w	801bf0c <free>
	...

0801bdb0 <frexp>:
 801bdb0:	b570      	push	{r4, r5, r6, lr}
 801bdb2:	2100      	movs	r1, #0
 801bdb4:	ec55 4b10 	vmov	r4, r5, d0
 801bdb8:	6001      	str	r1, [r0, #0]
 801bdba:	4914      	ldr	r1, [pc, #80]	@ (801be0c <frexp+0x5c>)
 801bdbc:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801bdc0:	428b      	cmp	r3, r1
 801bdc2:	4606      	mov	r6, r0
 801bdc4:	462a      	mov	r2, r5
 801bdc6:	d81e      	bhi.n	801be06 <frexp+0x56>
 801bdc8:	4621      	mov	r1, r4
 801bdca:	4319      	orrs	r1, r3
 801bdcc:	d01b      	beq.n	801be06 <frexp+0x56>
 801bdce:	4910      	ldr	r1, [pc, #64]	@ (801be10 <frexp+0x60>)
 801bdd0:	4029      	ands	r1, r5
 801bdd2:	b961      	cbnz	r1, 801bdee <frexp+0x3e>
 801bdd4:	4b0f      	ldr	r3, [pc, #60]	@ (801be14 <frexp+0x64>)
 801bdd6:	2200      	movs	r2, #0
 801bdd8:	4620      	mov	r0, r4
 801bdda:	4629      	mov	r1, r5
 801bddc:	f7e4 fc3c 	bl	8000658 <__aeabi_dmul>
 801bde0:	460a      	mov	r2, r1
 801bde2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801bde6:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 801bdea:	4604      	mov	r4, r0
 801bdec:	6031      	str	r1, [r6, #0]
 801bdee:	6831      	ldr	r1, [r6, #0]
 801bdf0:	151b      	asrs	r3, r3, #20
 801bdf2:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 801bdf6:	f36f 521e 	bfc	r2, #20, #11
 801bdfa:	4419      	add	r1, r3
 801bdfc:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801be00:	6031      	str	r1, [r6, #0]
 801be02:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 801be06:	ec45 4b10 	vmov	d0, r4, r5
 801be0a:	bd70      	pop	{r4, r5, r6, pc}
 801be0c:	7fefffff 	.word	0x7fefffff
 801be10:	7ff00000 	.word	0x7ff00000
 801be14:	43500000 	.word	0x43500000

0801be18 <round>:
 801be18:	ec51 0b10 	vmov	r0, r1, d0
 801be1c:	b570      	push	{r4, r5, r6, lr}
 801be1e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 801be22:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 801be26:	2a13      	cmp	r2, #19
 801be28:	460b      	mov	r3, r1
 801be2a:	4605      	mov	r5, r0
 801be2c:	dc1b      	bgt.n	801be66 <round+0x4e>
 801be2e:	2a00      	cmp	r2, #0
 801be30:	da0b      	bge.n	801be4a <round+0x32>
 801be32:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 801be36:	3201      	adds	r2, #1
 801be38:	bf04      	itt	eq
 801be3a:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 801be3e:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 801be42:	2200      	movs	r2, #0
 801be44:	4619      	mov	r1, r3
 801be46:	4610      	mov	r0, r2
 801be48:	e015      	b.n	801be76 <round+0x5e>
 801be4a:	4c15      	ldr	r4, [pc, #84]	@ (801bea0 <round+0x88>)
 801be4c:	4114      	asrs	r4, r2
 801be4e:	ea04 0601 	and.w	r6, r4, r1
 801be52:	4306      	orrs	r6, r0
 801be54:	d00f      	beq.n	801be76 <round+0x5e>
 801be56:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 801be5a:	fa41 f202 	asr.w	r2, r1, r2
 801be5e:	4413      	add	r3, r2
 801be60:	ea23 0304 	bic.w	r3, r3, r4
 801be64:	e7ed      	b.n	801be42 <round+0x2a>
 801be66:	2a33      	cmp	r2, #51	@ 0x33
 801be68:	dd08      	ble.n	801be7c <round+0x64>
 801be6a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 801be6e:	d102      	bne.n	801be76 <round+0x5e>
 801be70:	4602      	mov	r2, r0
 801be72:	f7e4 fa3b 	bl	80002ec <__adddf3>
 801be76:	ec41 0b10 	vmov	d0, r0, r1
 801be7a:	bd70      	pop	{r4, r5, r6, pc}
 801be7c:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 801be80:	f04f 34ff 	mov.w	r4, #4294967295
 801be84:	40f4      	lsrs	r4, r6
 801be86:	4204      	tst	r4, r0
 801be88:	d0f5      	beq.n	801be76 <round+0x5e>
 801be8a:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 801be8e:	2201      	movs	r2, #1
 801be90:	408a      	lsls	r2, r1
 801be92:	1952      	adds	r2, r2, r5
 801be94:	bf28      	it	cs
 801be96:	3301      	addcs	r3, #1
 801be98:	ea22 0204 	bic.w	r2, r2, r4
 801be9c:	e7d2      	b.n	801be44 <round+0x2c>
 801be9e:	bf00      	nop
 801bea0:	000fffff 	.word	0x000fffff

0801bea4 <abort>:
 801bea4:	b508      	push	{r3, lr}
 801bea6:	2006      	movs	r0, #6
 801bea8:	f000 fc56 	bl	801c758 <raise>
 801beac:	2001      	movs	r0, #1
 801beae:	f7e6 fdff 	bl	8002ab0 <_exit>
	...

0801beb4 <__assert_func>:
 801beb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801beb6:	4614      	mov	r4, r2
 801beb8:	461a      	mov	r2, r3
 801beba:	4b09      	ldr	r3, [pc, #36]	@ (801bee0 <__assert_func+0x2c>)
 801bebc:	681b      	ldr	r3, [r3, #0]
 801bebe:	4605      	mov	r5, r0
 801bec0:	68d8      	ldr	r0, [r3, #12]
 801bec2:	b14c      	cbz	r4, 801bed8 <__assert_func+0x24>
 801bec4:	4b07      	ldr	r3, [pc, #28]	@ (801bee4 <__assert_func+0x30>)
 801bec6:	9100      	str	r1, [sp, #0]
 801bec8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801becc:	4906      	ldr	r1, [pc, #24]	@ (801bee8 <__assert_func+0x34>)
 801bece:	462b      	mov	r3, r5
 801bed0:	f000 fa50 	bl	801c374 <fiprintf>
 801bed4:	f7ff ffe6 	bl	801bea4 <abort>
 801bed8:	4b04      	ldr	r3, [pc, #16]	@ (801beec <__assert_func+0x38>)
 801beda:	461c      	mov	r4, r3
 801bedc:	e7f3      	b.n	801bec6 <__assert_func+0x12>
 801bede:	bf00      	nop
 801bee0:	2000001c 	.word	0x2000001c
 801bee4:	08037450 	.word	0x08037450
 801bee8:	0803745d 	.word	0x0803745d
 801beec:	0803748b 	.word	0x0803748b

0801bef0 <atexit>:
 801bef0:	2300      	movs	r3, #0
 801bef2:	4601      	mov	r1, r0
 801bef4:	461a      	mov	r2, r3
 801bef6:	4618      	mov	r0, r3
 801bef8:	f000 bcdc 	b.w	801c8b4 <__register_exitproc>

0801befc <malloc>:
 801befc:	4b02      	ldr	r3, [pc, #8]	@ (801bf08 <malloc+0xc>)
 801befe:	4601      	mov	r1, r0
 801bf00:	6818      	ldr	r0, [r3, #0]
 801bf02:	f000 b82d 	b.w	801bf60 <_malloc_r>
 801bf06:	bf00      	nop
 801bf08:	2000001c 	.word	0x2000001c

0801bf0c <free>:
 801bf0c:	4b02      	ldr	r3, [pc, #8]	@ (801bf18 <free+0xc>)
 801bf0e:	4601      	mov	r1, r0
 801bf10:	6818      	ldr	r0, [r3, #0]
 801bf12:	f000 bd2b 	b.w	801c96c <_free_r>
 801bf16:	bf00      	nop
 801bf18:	2000001c 	.word	0x2000001c

0801bf1c <sbrk_aligned>:
 801bf1c:	b570      	push	{r4, r5, r6, lr}
 801bf1e:	4e0f      	ldr	r6, [pc, #60]	@ (801bf5c <sbrk_aligned+0x40>)
 801bf20:	460c      	mov	r4, r1
 801bf22:	6831      	ldr	r1, [r6, #0]
 801bf24:	4605      	mov	r5, r0
 801bf26:	b911      	cbnz	r1, 801bf2e <sbrk_aligned+0x12>
 801bf28:	f000 fc66 	bl	801c7f8 <_sbrk_r>
 801bf2c:	6030      	str	r0, [r6, #0]
 801bf2e:	4621      	mov	r1, r4
 801bf30:	4628      	mov	r0, r5
 801bf32:	f000 fc61 	bl	801c7f8 <_sbrk_r>
 801bf36:	1c43      	adds	r3, r0, #1
 801bf38:	d103      	bne.n	801bf42 <sbrk_aligned+0x26>
 801bf3a:	f04f 34ff 	mov.w	r4, #4294967295
 801bf3e:	4620      	mov	r0, r4
 801bf40:	bd70      	pop	{r4, r5, r6, pc}
 801bf42:	1cc4      	adds	r4, r0, #3
 801bf44:	f024 0403 	bic.w	r4, r4, #3
 801bf48:	42a0      	cmp	r0, r4
 801bf4a:	d0f8      	beq.n	801bf3e <sbrk_aligned+0x22>
 801bf4c:	1a21      	subs	r1, r4, r0
 801bf4e:	4628      	mov	r0, r5
 801bf50:	f000 fc52 	bl	801c7f8 <_sbrk_r>
 801bf54:	3001      	adds	r0, #1
 801bf56:	d1f2      	bne.n	801bf3e <sbrk_aligned+0x22>
 801bf58:	e7ef      	b.n	801bf3a <sbrk_aligned+0x1e>
 801bf5a:	bf00      	nop
 801bf5c:	20020a10 	.word	0x20020a10

0801bf60 <_malloc_r>:
 801bf60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bf64:	1ccd      	adds	r5, r1, #3
 801bf66:	f025 0503 	bic.w	r5, r5, #3
 801bf6a:	3508      	adds	r5, #8
 801bf6c:	2d0c      	cmp	r5, #12
 801bf6e:	bf38      	it	cc
 801bf70:	250c      	movcc	r5, #12
 801bf72:	2d00      	cmp	r5, #0
 801bf74:	4606      	mov	r6, r0
 801bf76:	db01      	blt.n	801bf7c <_malloc_r+0x1c>
 801bf78:	42a9      	cmp	r1, r5
 801bf7a:	d904      	bls.n	801bf86 <_malloc_r+0x26>
 801bf7c:	230c      	movs	r3, #12
 801bf7e:	6033      	str	r3, [r6, #0]
 801bf80:	2000      	movs	r0, #0
 801bf82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bf86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801c05c <_malloc_r+0xfc>
 801bf8a:	f000 f869 	bl	801c060 <__malloc_lock>
 801bf8e:	f8d8 3000 	ldr.w	r3, [r8]
 801bf92:	461c      	mov	r4, r3
 801bf94:	bb44      	cbnz	r4, 801bfe8 <_malloc_r+0x88>
 801bf96:	4629      	mov	r1, r5
 801bf98:	4630      	mov	r0, r6
 801bf9a:	f7ff ffbf 	bl	801bf1c <sbrk_aligned>
 801bf9e:	1c43      	adds	r3, r0, #1
 801bfa0:	4604      	mov	r4, r0
 801bfa2:	d158      	bne.n	801c056 <_malloc_r+0xf6>
 801bfa4:	f8d8 4000 	ldr.w	r4, [r8]
 801bfa8:	4627      	mov	r7, r4
 801bfaa:	2f00      	cmp	r7, #0
 801bfac:	d143      	bne.n	801c036 <_malloc_r+0xd6>
 801bfae:	2c00      	cmp	r4, #0
 801bfb0:	d04b      	beq.n	801c04a <_malloc_r+0xea>
 801bfb2:	6823      	ldr	r3, [r4, #0]
 801bfb4:	4639      	mov	r1, r7
 801bfb6:	4630      	mov	r0, r6
 801bfb8:	eb04 0903 	add.w	r9, r4, r3
 801bfbc:	f000 fc1c 	bl	801c7f8 <_sbrk_r>
 801bfc0:	4581      	cmp	r9, r0
 801bfc2:	d142      	bne.n	801c04a <_malloc_r+0xea>
 801bfc4:	6821      	ldr	r1, [r4, #0]
 801bfc6:	1a6d      	subs	r5, r5, r1
 801bfc8:	4629      	mov	r1, r5
 801bfca:	4630      	mov	r0, r6
 801bfcc:	f7ff ffa6 	bl	801bf1c <sbrk_aligned>
 801bfd0:	3001      	adds	r0, #1
 801bfd2:	d03a      	beq.n	801c04a <_malloc_r+0xea>
 801bfd4:	6823      	ldr	r3, [r4, #0]
 801bfd6:	442b      	add	r3, r5
 801bfd8:	6023      	str	r3, [r4, #0]
 801bfda:	f8d8 3000 	ldr.w	r3, [r8]
 801bfde:	685a      	ldr	r2, [r3, #4]
 801bfe0:	bb62      	cbnz	r2, 801c03c <_malloc_r+0xdc>
 801bfe2:	f8c8 7000 	str.w	r7, [r8]
 801bfe6:	e00f      	b.n	801c008 <_malloc_r+0xa8>
 801bfe8:	6822      	ldr	r2, [r4, #0]
 801bfea:	1b52      	subs	r2, r2, r5
 801bfec:	d420      	bmi.n	801c030 <_malloc_r+0xd0>
 801bfee:	2a0b      	cmp	r2, #11
 801bff0:	d917      	bls.n	801c022 <_malloc_r+0xc2>
 801bff2:	1961      	adds	r1, r4, r5
 801bff4:	42a3      	cmp	r3, r4
 801bff6:	6025      	str	r5, [r4, #0]
 801bff8:	bf18      	it	ne
 801bffa:	6059      	strne	r1, [r3, #4]
 801bffc:	6863      	ldr	r3, [r4, #4]
 801bffe:	bf08      	it	eq
 801c000:	f8c8 1000 	streq.w	r1, [r8]
 801c004:	5162      	str	r2, [r4, r5]
 801c006:	604b      	str	r3, [r1, #4]
 801c008:	4630      	mov	r0, r6
 801c00a:	f000 f82f 	bl	801c06c <__malloc_unlock>
 801c00e:	f104 000b 	add.w	r0, r4, #11
 801c012:	1d23      	adds	r3, r4, #4
 801c014:	f020 0007 	bic.w	r0, r0, #7
 801c018:	1ac2      	subs	r2, r0, r3
 801c01a:	bf1c      	itt	ne
 801c01c:	1a1b      	subne	r3, r3, r0
 801c01e:	50a3      	strne	r3, [r4, r2]
 801c020:	e7af      	b.n	801bf82 <_malloc_r+0x22>
 801c022:	6862      	ldr	r2, [r4, #4]
 801c024:	42a3      	cmp	r3, r4
 801c026:	bf0c      	ite	eq
 801c028:	f8c8 2000 	streq.w	r2, [r8]
 801c02c:	605a      	strne	r2, [r3, #4]
 801c02e:	e7eb      	b.n	801c008 <_malloc_r+0xa8>
 801c030:	4623      	mov	r3, r4
 801c032:	6864      	ldr	r4, [r4, #4]
 801c034:	e7ae      	b.n	801bf94 <_malloc_r+0x34>
 801c036:	463c      	mov	r4, r7
 801c038:	687f      	ldr	r7, [r7, #4]
 801c03a:	e7b6      	b.n	801bfaa <_malloc_r+0x4a>
 801c03c:	461a      	mov	r2, r3
 801c03e:	685b      	ldr	r3, [r3, #4]
 801c040:	42a3      	cmp	r3, r4
 801c042:	d1fb      	bne.n	801c03c <_malloc_r+0xdc>
 801c044:	2300      	movs	r3, #0
 801c046:	6053      	str	r3, [r2, #4]
 801c048:	e7de      	b.n	801c008 <_malloc_r+0xa8>
 801c04a:	230c      	movs	r3, #12
 801c04c:	6033      	str	r3, [r6, #0]
 801c04e:	4630      	mov	r0, r6
 801c050:	f000 f80c 	bl	801c06c <__malloc_unlock>
 801c054:	e794      	b.n	801bf80 <_malloc_r+0x20>
 801c056:	6005      	str	r5, [r0, #0]
 801c058:	e7d6      	b.n	801c008 <_malloc_r+0xa8>
 801c05a:	bf00      	nop
 801c05c:	20020a14 	.word	0x20020a14

0801c060 <__malloc_lock>:
 801c060:	4801      	ldr	r0, [pc, #4]	@ (801c068 <__malloc_lock+0x8>)
 801c062:	f000 bc16 	b.w	801c892 <__retarget_lock_acquire_recursive>
 801c066:	bf00      	nop
 801c068:	20020b58 	.word	0x20020b58

0801c06c <__malloc_unlock>:
 801c06c:	4801      	ldr	r0, [pc, #4]	@ (801c074 <__malloc_unlock+0x8>)
 801c06e:	f000 bc11 	b.w	801c894 <__retarget_lock_release_recursive>
 801c072:	bf00      	nop
 801c074:	20020b58 	.word	0x20020b58

0801c078 <_realloc_r>:
 801c078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c07c:	4607      	mov	r7, r0
 801c07e:	4614      	mov	r4, r2
 801c080:	460d      	mov	r5, r1
 801c082:	b921      	cbnz	r1, 801c08e <_realloc_r+0x16>
 801c084:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c088:	4611      	mov	r1, r2
 801c08a:	f7ff bf69 	b.w	801bf60 <_malloc_r>
 801c08e:	b92a      	cbnz	r2, 801c09c <_realloc_r+0x24>
 801c090:	f000 fc6c 	bl	801c96c <_free_r>
 801c094:	4625      	mov	r5, r4
 801c096:	4628      	mov	r0, r5
 801c098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c09c:	f000 fcb0 	bl	801ca00 <_malloc_usable_size_r>
 801c0a0:	4284      	cmp	r4, r0
 801c0a2:	4606      	mov	r6, r0
 801c0a4:	d802      	bhi.n	801c0ac <_realloc_r+0x34>
 801c0a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801c0aa:	d8f4      	bhi.n	801c096 <_realloc_r+0x1e>
 801c0ac:	4621      	mov	r1, r4
 801c0ae:	4638      	mov	r0, r7
 801c0b0:	f7ff ff56 	bl	801bf60 <_malloc_r>
 801c0b4:	4680      	mov	r8, r0
 801c0b6:	b908      	cbnz	r0, 801c0bc <_realloc_r+0x44>
 801c0b8:	4645      	mov	r5, r8
 801c0ba:	e7ec      	b.n	801c096 <_realloc_r+0x1e>
 801c0bc:	42b4      	cmp	r4, r6
 801c0be:	4622      	mov	r2, r4
 801c0c0:	4629      	mov	r1, r5
 801c0c2:	bf28      	it	cs
 801c0c4:	4632      	movcs	r2, r6
 801c0c6:	f000 fbe6 	bl	801c896 <memcpy>
 801c0ca:	4629      	mov	r1, r5
 801c0cc:	4638      	mov	r0, r7
 801c0ce:	f000 fc4d 	bl	801c96c <_free_r>
 801c0d2:	e7f1      	b.n	801c0b8 <_realloc_r+0x40>

0801c0d4 <__sflush_r>:
 801c0d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801c0d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c0dc:	0716      	lsls	r6, r2, #28
 801c0de:	4605      	mov	r5, r0
 801c0e0:	460c      	mov	r4, r1
 801c0e2:	d454      	bmi.n	801c18e <__sflush_r+0xba>
 801c0e4:	684b      	ldr	r3, [r1, #4]
 801c0e6:	2b00      	cmp	r3, #0
 801c0e8:	dc02      	bgt.n	801c0f0 <__sflush_r+0x1c>
 801c0ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801c0ec:	2b00      	cmp	r3, #0
 801c0ee:	dd48      	ble.n	801c182 <__sflush_r+0xae>
 801c0f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801c0f2:	2e00      	cmp	r6, #0
 801c0f4:	d045      	beq.n	801c182 <__sflush_r+0xae>
 801c0f6:	2300      	movs	r3, #0
 801c0f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801c0fc:	682f      	ldr	r7, [r5, #0]
 801c0fe:	6a21      	ldr	r1, [r4, #32]
 801c100:	602b      	str	r3, [r5, #0]
 801c102:	d030      	beq.n	801c166 <__sflush_r+0x92>
 801c104:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801c106:	89a3      	ldrh	r3, [r4, #12]
 801c108:	0759      	lsls	r1, r3, #29
 801c10a:	d505      	bpl.n	801c118 <__sflush_r+0x44>
 801c10c:	6863      	ldr	r3, [r4, #4]
 801c10e:	1ad2      	subs	r2, r2, r3
 801c110:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801c112:	b10b      	cbz	r3, 801c118 <__sflush_r+0x44>
 801c114:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801c116:	1ad2      	subs	r2, r2, r3
 801c118:	2300      	movs	r3, #0
 801c11a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801c11c:	6a21      	ldr	r1, [r4, #32]
 801c11e:	4628      	mov	r0, r5
 801c120:	47b0      	blx	r6
 801c122:	1c43      	adds	r3, r0, #1
 801c124:	89a3      	ldrh	r3, [r4, #12]
 801c126:	d106      	bne.n	801c136 <__sflush_r+0x62>
 801c128:	6829      	ldr	r1, [r5, #0]
 801c12a:	291d      	cmp	r1, #29
 801c12c:	d82b      	bhi.n	801c186 <__sflush_r+0xb2>
 801c12e:	4a2a      	ldr	r2, [pc, #168]	@ (801c1d8 <__sflush_r+0x104>)
 801c130:	40ca      	lsrs	r2, r1
 801c132:	07d6      	lsls	r6, r2, #31
 801c134:	d527      	bpl.n	801c186 <__sflush_r+0xb2>
 801c136:	2200      	movs	r2, #0
 801c138:	6062      	str	r2, [r4, #4]
 801c13a:	04d9      	lsls	r1, r3, #19
 801c13c:	6922      	ldr	r2, [r4, #16]
 801c13e:	6022      	str	r2, [r4, #0]
 801c140:	d504      	bpl.n	801c14c <__sflush_r+0x78>
 801c142:	1c42      	adds	r2, r0, #1
 801c144:	d101      	bne.n	801c14a <__sflush_r+0x76>
 801c146:	682b      	ldr	r3, [r5, #0]
 801c148:	b903      	cbnz	r3, 801c14c <__sflush_r+0x78>
 801c14a:	6560      	str	r0, [r4, #84]	@ 0x54
 801c14c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c14e:	602f      	str	r7, [r5, #0]
 801c150:	b1b9      	cbz	r1, 801c182 <__sflush_r+0xae>
 801c152:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c156:	4299      	cmp	r1, r3
 801c158:	d002      	beq.n	801c160 <__sflush_r+0x8c>
 801c15a:	4628      	mov	r0, r5
 801c15c:	f000 fc06 	bl	801c96c <_free_r>
 801c160:	2300      	movs	r3, #0
 801c162:	6363      	str	r3, [r4, #52]	@ 0x34
 801c164:	e00d      	b.n	801c182 <__sflush_r+0xae>
 801c166:	2301      	movs	r3, #1
 801c168:	4628      	mov	r0, r5
 801c16a:	47b0      	blx	r6
 801c16c:	4602      	mov	r2, r0
 801c16e:	1c50      	adds	r0, r2, #1
 801c170:	d1c9      	bne.n	801c106 <__sflush_r+0x32>
 801c172:	682b      	ldr	r3, [r5, #0]
 801c174:	2b00      	cmp	r3, #0
 801c176:	d0c6      	beq.n	801c106 <__sflush_r+0x32>
 801c178:	2b1d      	cmp	r3, #29
 801c17a:	d001      	beq.n	801c180 <__sflush_r+0xac>
 801c17c:	2b16      	cmp	r3, #22
 801c17e:	d11e      	bne.n	801c1be <__sflush_r+0xea>
 801c180:	602f      	str	r7, [r5, #0]
 801c182:	2000      	movs	r0, #0
 801c184:	e022      	b.n	801c1cc <__sflush_r+0xf8>
 801c186:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c18a:	b21b      	sxth	r3, r3
 801c18c:	e01b      	b.n	801c1c6 <__sflush_r+0xf2>
 801c18e:	690f      	ldr	r7, [r1, #16]
 801c190:	2f00      	cmp	r7, #0
 801c192:	d0f6      	beq.n	801c182 <__sflush_r+0xae>
 801c194:	0793      	lsls	r3, r2, #30
 801c196:	680e      	ldr	r6, [r1, #0]
 801c198:	bf08      	it	eq
 801c19a:	694b      	ldreq	r3, [r1, #20]
 801c19c:	600f      	str	r7, [r1, #0]
 801c19e:	bf18      	it	ne
 801c1a0:	2300      	movne	r3, #0
 801c1a2:	eba6 0807 	sub.w	r8, r6, r7
 801c1a6:	608b      	str	r3, [r1, #8]
 801c1a8:	f1b8 0f00 	cmp.w	r8, #0
 801c1ac:	dde9      	ble.n	801c182 <__sflush_r+0xae>
 801c1ae:	6a21      	ldr	r1, [r4, #32]
 801c1b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801c1b2:	4643      	mov	r3, r8
 801c1b4:	463a      	mov	r2, r7
 801c1b6:	4628      	mov	r0, r5
 801c1b8:	47b0      	blx	r6
 801c1ba:	2800      	cmp	r0, #0
 801c1bc:	dc08      	bgt.n	801c1d0 <__sflush_r+0xfc>
 801c1be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c1c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c1c6:	81a3      	strh	r3, [r4, #12]
 801c1c8:	f04f 30ff 	mov.w	r0, #4294967295
 801c1cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c1d0:	4407      	add	r7, r0
 801c1d2:	eba8 0800 	sub.w	r8, r8, r0
 801c1d6:	e7e7      	b.n	801c1a8 <__sflush_r+0xd4>
 801c1d8:	20400001 	.word	0x20400001

0801c1dc <_fflush_r>:
 801c1dc:	b538      	push	{r3, r4, r5, lr}
 801c1de:	690b      	ldr	r3, [r1, #16]
 801c1e0:	4605      	mov	r5, r0
 801c1e2:	460c      	mov	r4, r1
 801c1e4:	b913      	cbnz	r3, 801c1ec <_fflush_r+0x10>
 801c1e6:	2500      	movs	r5, #0
 801c1e8:	4628      	mov	r0, r5
 801c1ea:	bd38      	pop	{r3, r4, r5, pc}
 801c1ec:	b118      	cbz	r0, 801c1f6 <_fflush_r+0x1a>
 801c1ee:	6a03      	ldr	r3, [r0, #32]
 801c1f0:	b90b      	cbnz	r3, 801c1f6 <_fflush_r+0x1a>
 801c1f2:	f000 f8a7 	bl	801c344 <__sinit>
 801c1f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c1fa:	2b00      	cmp	r3, #0
 801c1fc:	d0f3      	beq.n	801c1e6 <_fflush_r+0xa>
 801c1fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801c200:	07d0      	lsls	r0, r2, #31
 801c202:	d404      	bmi.n	801c20e <_fflush_r+0x32>
 801c204:	0599      	lsls	r1, r3, #22
 801c206:	d402      	bmi.n	801c20e <_fflush_r+0x32>
 801c208:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c20a:	f000 fb42 	bl	801c892 <__retarget_lock_acquire_recursive>
 801c20e:	4628      	mov	r0, r5
 801c210:	4621      	mov	r1, r4
 801c212:	f7ff ff5f 	bl	801c0d4 <__sflush_r>
 801c216:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c218:	07da      	lsls	r2, r3, #31
 801c21a:	4605      	mov	r5, r0
 801c21c:	d4e4      	bmi.n	801c1e8 <_fflush_r+0xc>
 801c21e:	89a3      	ldrh	r3, [r4, #12]
 801c220:	059b      	lsls	r3, r3, #22
 801c222:	d4e1      	bmi.n	801c1e8 <_fflush_r+0xc>
 801c224:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c226:	f000 fb35 	bl	801c894 <__retarget_lock_release_recursive>
 801c22a:	e7dd      	b.n	801c1e8 <_fflush_r+0xc>

0801c22c <std>:
 801c22c:	2300      	movs	r3, #0
 801c22e:	b510      	push	{r4, lr}
 801c230:	4604      	mov	r4, r0
 801c232:	e9c0 3300 	strd	r3, r3, [r0]
 801c236:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801c23a:	6083      	str	r3, [r0, #8]
 801c23c:	8181      	strh	r1, [r0, #12]
 801c23e:	6643      	str	r3, [r0, #100]	@ 0x64
 801c240:	81c2      	strh	r2, [r0, #14]
 801c242:	6183      	str	r3, [r0, #24]
 801c244:	4619      	mov	r1, r3
 801c246:	2208      	movs	r2, #8
 801c248:	305c      	adds	r0, #92	@ 0x5c
 801c24a:	f000 fa43 	bl	801c6d4 <memset>
 801c24e:	4b0d      	ldr	r3, [pc, #52]	@ (801c284 <std+0x58>)
 801c250:	6263      	str	r3, [r4, #36]	@ 0x24
 801c252:	4b0d      	ldr	r3, [pc, #52]	@ (801c288 <std+0x5c>)
 801c254:	62a3      	str	r3, [r4, #40]	@ 0x28
 801c256:	4b0d      	ldr	r3, [pc, #52]	@ (801c28c <std+0x60>)
 801c258:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801c25a:	4b0d      	ldr	r3, [pc, #52]	@ (801c290 <std+0x64>)
 801c25c:	6323      	str	r3, [r4, #48]	@ 0x30
 801c25e:	4b0d      	ldr	r3, [pc, #52]	@ (801c294 <std+0x68>)
 801c260:	6224      	str	r4, [r4, #32]
 801c262:	429c      	cmp	r4, r3
 801c264:	d006      	beq.n	801c274 <std+0x48>
 801c266:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801c26a:	4294      	cmp	r4, r2
 801c26c:	d002      	beq.n	801c274 <std+0x48>
 801c26e:	33d0      	adds	r3, #208	@ 0xd0
 801c270:	429c      	cmp	r4, r3
 801c272:	d105      	bne.n	801c280 <std+0x54>
 801c274:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801c278:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c27c:	f000 bb08 	b.w	801c890 <__retarget_lock_init_recursive>
 801c280:	bd10      	pop	{r4, pc}
 801c282:	bf00      	nop
 801c284:	0801c4f1 	.word	0x0801c4f1
 801c288:	0801c513 	.word	0x0801c513
 801c28c:	0801c54b 	.word	0x0801c54b
 801c290:	0801c56f 	.word	0x0801c56f
 801c294:	20020a18 	.word	0x20020a18

0801c298 <stdio_exit_handler>:
 801c298:	4a02      	ldr	r2, [pc, #8]	@ (801c2a4 <stdio_exit_handler+0xc>)
 801c29a:	4903      	ldr	r1, [pc, #12]	@ (801c2a8 <stdio_exit_handler+0x10>)
 801c29c:	4803      	ldr	r0, [pc, #12]	@ (801c2ac <stdio_exit_handler+0x14>)
 801c29e:	f000 b8d3 	b.w	801c448 <_fwalk_sglue>
 801c2a2:	bf00      	nop
 801c2a4:	20000010 	.word	0x20000010
 801c2a8:	0801c1dd 	.word	0x0801c1dd
 801c2ac:	20000020 	.word	0x20000020

0801c2b0 <cleanup_stdio>:
 801c2b0:	6841      	ldr	r1, [r0, #4]
 801c2b2:	4b0c      	ldr	r3, [pc, #48]	@ (801c2e4 <cleanup_stdio+0x34>)
 801c2b4:	4299      	cmp	r1, r3
 801c2b6:	b510      	push	{r4, lr}
 801c2b8:	4604      	mov	r4, r0
 801c2ba:	d001      	beq.n	801c2c0 <cleanup_stdio+0x10>
 801c2bc:	f7ff ff8e 	bl	801c1dc <_fflush_r>
 801c2c0:	68a1      	ldr	r1, [r4, #8]
 801c2c2:	4b09      	ldr	r3, [pc, #36]	@ (801c2e8 <cleanup_stdio+0x38>)
 801c2c4:	4299      	cmp	r1, r3
 801c2c6:	d002      	beq.n	801c2ce <cleanup_stdio+0x1e>
 801c2c8:	4620      	mov	r0, r4
 801c2ca:	f7ff ff87 	bl	801c1dc <_fflush_r>
 801c2ce:	68e1      	ldr	r1, [r4, #12]
 801c2d0:	4b06      	ldr	r3, [pc, #24]	@ (801c2ec <cleanup_stdio+0x3c>)
 801c2d2:	4299      	cmp	r1, r3
 801c2d4:	d004      	beq.n	801c2e0 <cleanup_stdio+0x30>
 801c2d6:	4620      	mov	r0, r4
 801c2d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c2dc:	f7ff bf7e 	b.w	801c1dc <_fflush_r>
 801c2e0:	bd10      	pop	{r4, pc}
 801c2e2:	bf00      	nop
 801c2e4:	20020a18 	.word	0x20020a18
 801c2e8:	20020a80 	.word	0x20020a80
 801c2ec:	20020ae8 	.word	0x20020ae8

0801c2f0 <global_stdio_init.part.0>:
 801c2f0:	b510      	push	{r4, lr}
 801c2f2:	4b0b      	ldr	r3, [pc, #44]	@ (801c320 <global_stdio_init.part.0+0x30>)
 801c2f4:	4c0b      	ldr	r4, [pc, #44]	@ (801c324 <global_stdio_init.part.0+0x34>)
 801c2f6:	4a0c      	ldr	r2, [pc, #48]	@ (801c328 <global_stdio_init.part.0+0x38>)
 801c2f8:	601a      	str	r2, [r3, #0]
 801c2fa:	4620      	mov	r0, r4
 801c2fc:	2200      	movs	r2, #0
 801c2fe:	2104      	movs	r1, #4
 801c300:	f7ff ff94 	bl	801c22c <std>
 801c304:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801c308:	2201      	movs	r2, #1
 801c30a:	2109      	movs	r1, #9
 801c30c:	f7ff ff8e 	bl	801c22c <std>
 801c310:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801c314:	2202      	movs	r2, #2
 801c316:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c31a:	2112      	movs	r1, #18
 801c31c:	f7ff bf86 	b.w	801c22c <std>
 801c320:	20020b50 	.word	0x20020b50
 801c324:	20020a18 	.word	0x20020a18
 801c328:	0801c299 	.word	0x0801c299

0801c32c <__sfp_lock_acquire>:
 801c32c:	4801      	ldr	r0, [pc, #4]	@ (801c334 <__sfp_lock_acquire+0x8>)
 801c32e:	f000 bab0 	b.w	801c892 <__retarget_lock_acquire_recursive>
 801c332:	bf00      	nop
 801c334:	20020b5a 	.word	0x20020b5a

0801c338 <__sfp_lock_release>:
 801c338:	4801      	ldr	r0, [pc, #4]	@ (801c340 <__sfp_lock_release+0x8>)
 801c33a:	f000 baab 	b.w	801c894 <__retarget_lock_release_recursive>
 801c33e:	bf00      	nop
 801c340:	20020b5a 	.word	0x20020b5a

0801c344 <__sinit>:
 801c344:	b510      	push	{r4, lr}
 801c346:	4604      	mov	r4, r0
 801c348:	f7ff fff0 	bl	801c32c <__sfp_lock_acquire>
 801c34c:	6a23      	ldr	r3, [r4, #32]
 801c34e:	b11b      	cbz	r3, 801c358 <__sinit+0x14>
 801c350:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c354:	f7ff bff0 	b.w	801c338 <__sfp_lock_release>
 801c358:	4b04      	ldr	r3, [pc, #16]	@ (801c36c <__sinit+0x28>)
 801c35a:	6223      	str	r3, [r4, #32]
 801c35c:	4b04      	ldr	r3, [pc, #16]	@ (801c370 <__sinit+0x2c>)
 801c35e:	681b      	ldr	r3, [r3, #0]
 801c360:	2b00      	cmp	r3, #0
 801c362:	d1f5      	bne.n	801c350 <__sinit+0xc>
 801c364:	f7ff ffc4 	bl	801c2f0 <global_stdio_init.part.0>
 801c368:	e7f2      	b.n	801c350 <__sinit+0xc>
 801c36a:	bf00      	nop
 801c36c:	0801c2b1 	.word	0x0801c2b1
 801c370:	20020b50 	.word	0x20020b50

0801c374 <fiprintf>:
 801c374:	b40e      	push	{r1, r2, r3}
 801c376:	b503      	push	{r0, r1, lr}
 801c378:	4601      	mov	r1, r0
 801c37a:	ab03      	add	r3, sp, #12
 801c37c:	4805      	ldr	r0, [pc, #20]	@ (801c394 <fiprintf+0x20>)
 801c37e:	f853 2b04 	ldr.w	r2, [r3], #4
 801c382:	6800      	ldr	r0, [r0, #0]
 801c384:	9301      	str	r3, [sp, #4]
 801c386:	f000 fcc5 	bl	801cd14 <_vfiprintf_r>
 801c38a:	b002      	add	sp, #8
 801c38c:	f85d eb04 	ldr.w	lr, [sp], #4
 801c390:	b003      	add	sp, #12
 801c392:	4770      	bx	lr
 801c394:	2000001c 	.word	0x2000001c

0801c398 <_fputs_r>:
 801c398:	b570      	push	{r4, r5, r6, lr}
 801c39a:	460d      	mov	r5, r1
 801c39c:	4614      	mov	r4, r2
 801c39e:	4606      	mov	r6, r0
 801c3a0:	b118      	cbz	r0, 801c3aa <_fputs_r+0x12>
 801c3a2:	6a03      	ldr	r3, [r0, #32]
 801c3a4:	b90b      	cbnz	r3, 801c3aa <_fputs_r+0x12>
 801c3a6:	f7ff ffcd 	bl	801c344 <__sinit>
 801c3aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c3ac:	07d9      	lsls	r1, r3, #31
 801c3ae:	d405      	bmi.n	801c3bc <_fputs_r+0x24>
 801c3b0:	89a3      	ldrh	r3, [r4, #12]
 801c3b2:	059a      	lsls	r2, r3, #22
 801c3b4:	d402      	bmi.n	801c3bc <_fputs_r+0x24>
 801c3b6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c3b8:	f000 fa6b 	bl	801c892 <__retarget_lock_acquire_recursive>
 801c3bc:	89a3      	ldrh	r3, [r4, #12]
 801c3be:	071b      	lsls	r3, r3, #28
 801c3c0:	d501      	bpl.n	801c3c6 <_fputs_r+0x2e>
 801c3c2:	6923      	ldr	r3, [r4, #16]
 801c3c4:	bb73      	cbnz	r3, 801c424 <_fputs_r+0x8c>
 801c3c6:	4621      	mov	r1, r4
 801c3c8:	4630      	mov	r0, r6
 801c3ca:	f000 f913 	bl	801c5f4 <__swsetup_r>
 801c3ce:	b348      	cbz	r0, 801c424 <_fputs_r+0x8c>
 801c3d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c3d2:	07da      	lsls	r2, r3, #31
 801c3d4:	d402      	bmi.n	801c3dc <_fputs_r+0x44>
 801c3d6:	89a3      	ldrh	r3, [r4, #12]
 801c3d8:	059b      	lsls	r3, r3, #22
 801c3da:	d529      	bpl.n	801c430 <_fputs_r+0x98>
 801c3dc:	f04f 30ff 	mov.w	r0, #4294967295
 801c3e0:	e018      	b.n	801c414 <_fputs_r+0x7c>
 801c3e2:	68a3      	ldr	r3, [r4, #8]
 801c3e4:	3b01      	subs	r3, #1
 801c3e6:	2b00      	cmp	r3, #0
 801c3e8:	60a3      	str	r3, [r4, #8]
 801c3ea:	da04      	bge.n	801c3f6 <_fputs_r+0x5e>
 801c3ec:	69a2      	ldr	r2, [r4, #24]
 801c3ee:	4293      	cmp	r3, r2
 801c3f0:	db11      	blt.n	801c416 <_fputs_r+0x7e>
 801c3f2:	290a      	cmp	r1, #10
 801c3f4:	d00f      	beq.n	801c416 <_fputs_r+0x7e>
 801c3f6:	6823      	ldr	r3, [r4, #0]
 801c3f8:	1c5a      	adds	r2, r3, #1
 801c3fa:	6022      	str	r2, [r4, #0]
 801c3fc:	7019      	strb	r1, [r3, #0]
 801c3fe:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 801c402:	2900      	cmp	r1, #0
 801c404:	d1ed      	bne.n	801c3e2 <_fputs_r+0x4a>
 801c406:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c408:	07d8      	lsls	r0, r3, #31
 801c40a:	d402      	bmi.n	801c412 <_fputs_r+0x7a>
 801c40c:	89a3      	ldrh	r3, [r4, #12]
 801c40e:	0599      	lsls	r1, r3, #22
 801c410:	d50a      	bpl.n	801c428 <_fputs_r+0x90>
 801c412:	2000      	movs	r0, #0
 801c414:	bd70      	pop	{r4, r5, r6, pc}
 801c416:	4622      	mov	r2, r4
 801c418:	4630      	mov	r0, r6
 801c41a:	f000 f8ac 	bl	801c576 <__swbuf_r>
 801c41e:	3001      	adds	r0, #1
 801c420:	d1ed      	bne.n	801c3fe <_fputs_r+0x66>
 801c422:	e7d5      	b.n	801c3d0 <_fputs_r+0x38>
 801c424:	3d01      	subs	r5, #1
 801c426:	e7ea      	b.n	801c3fe <_fputs_r+0x66>
 801c428:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c42a:	f000 fa33 	bl	801c894 <__retarget_lock_release_recursive>
 801c42e:	e7f0      	b.n	801c412 <_fputs_r+0x7a>
 801c430:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c432:	f000 fa2f 	bl	801c894 <__retarget_lock_release_recursive>
 801c436:	e7d1      	b.n	801c3dc <_fputs_r+0x44>

0801c438 <fputs>:
 801c438:	4b02      	ldr	r3, [pc, #8]	@ (801c444 <fputs+0xc>)
 801c43a:	460a      	mov	r2, r1
 801c43c:	4601      	mov	r1, r0
 801c43e:	6818      	ldr	r0, [r3, #0]
 801c440:	f7ff bfaa 	b.w	801c398 <_fputs_r>
 801c444:	2000001c 	.word	0x2000001c

0801c448 <_fwalk_sglue>:
 801c448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c44c:	4607      	mov	r7, r0
 801c44e:	4688      	mov	r8, r1
 801c450:	4614      	mov	r4, r2
 801c452:	2600      	movs	r6, #0
 801c454:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801c458:	f1b9 0901 	subs.w	r9, r9, #1
 801c45c:	d505      	bpl.n	801c46a <_fwalk_sglue+0x22>
 801c45e:	6824      	ldr	r4, [r4, #0]
 801c460:	2c00      	cmp	r4, #0
 801c462:	d1f7      	bne.n	801c454 <_fwalk_sglue+0xc>
 801c464:	4630      	mov	r0, r6
 801c466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c46a:	89ab      	ldrh	r3, [r5, #12]
 801c46c:	2b01      	cmp	r3, #1
 801c46e:	d907      	bls.n	801c480 <_fwalk_sglue+0x38>
 801c470:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801c474:	3301      	adds	r3, #1
 801c476:	d003      	beq.n	801c480 <_fwalk_sglue+0x38>
 801c478:	4629      	mov	r1, r5
 801c47a:	4638      	mov	r0, r7
 801c47c:	47c0      	blx	r8
 801c47e:	4306      	orrs	r6, r0
 801c480:	3568      	adds	r5, #104	@ 0x68
 801c482:	e7e9      	b.n	801c458 <_fwalk_sglue+0x10>

0801c484 <sniprintf>:
 801c484:	b40c      	push	{r2, r3}
 801c486:	b530      	push	{r4, r5, lr}
 801c488:	4b18      	ldr	r3, [pc, #96]	@ (801c4ec <sniprintf+0x68>)
 801c48a:	1e0c      	subs	r4, r1, #0
 801c48c:	681d      	ldr	r5, [r3, #0]
 801c48e:	b09d      	sub	sp, #116	@ 0x74
 801c490:	da08      	bge.n	801c4a4 <sniprintf+0x20>
 801c492:	238b      	movs	r3, #139	@ 0x8b
 801c494:	602b      	str	r3, [r5, #0]
 801c496:	f04f 30ff 	mov.w	r0, #4294967295
 801c49a:	b01d      	add	sp, #116	@ 0x74
 801c49c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c4a0:	b002      	add	sp, #8
 801c4a2:	4770      	bx	lr
 801c4a4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801c4a8:	f8ad 3014 	strh.w	r3, [sp, #20]
 801c4ac:	f04f 0300 	mov.w	r3, #0
 801c4b0:	931b      	str	r3, [sp, #108]	@ 0x6c
 801c4b2:	bf14      	ite	ne
 801c4b4:	f104 33ff 	addne.w	r3, r4, #4294967295
 801c4b8:	4623      	moveq	r3, r4
 801c4ba:	9304      	str	r3, [sp, #16]
 801c4bc:	9307      	str	r3, [sp, #28]
 801c4be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c4c2:	9002      	str	r0, [sp, #8]
 801c4c4:	9006      	str	r0, [sp, #24]
 801c4c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 801c4ca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801c4cc:	ab21      	add	r3, sp, #132	@ 0x84
 801c4ce:	a902      	add	r1, sp, #8
 801c4d0:	4628      	mov	r0, r5
 801c4d2:	9301      	str	r3, [sp, #4]
 801c4d4:	f000 faf8 	bl	801cac8 <_svfiprintf_r>
 801c4d8:	1c43      	adds	r3, r0, #1
 801c4da:	bfbc      	itt	lt
 801c4dc:	238b      	movlt	r3, #139	@ 0x8b
 801c4de:	602b      	strlt	r3, [r5, #0]
 801c4e0:	2c00      	cmp	r4, #0
 801c4e2:	d0da      	beq.n	801c49a <sniprintf+0x16>
 801c4e4:	9b02      	ldr	r3, [sp, #8]
 801c4e6:	2200      	movs	r2, #0
 801c4e8:	701a      	strb	r2, [r3, #0]
 801c4ea:	e7d6      	b.n	801c49a <sniprintf+0x16>
 801c4ec:	2000001c 	.word	0x2000001c

0801c4f0 <__sread>:
 801c4f0:	b510      	push	{r4, lr}
 801c4f2:	460c      	mov	r4, r1
 801c4f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c4f8:	f000 f958 	bl	801c7ac <_read_r>
 801c4fc:	2800      	cmp	r0, #0
 801c4fe:	bfab      	itete	ge
 801c500:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801c502:	89a3      	ldrhlt	r3, [r4, #12]
 801c504:	181b      	addge	r3, r3, r0
 801c506:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801c50a:	bfac      	ite	ge
 801c50c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801c50e:	81a3      	strhlt	r3, [r4, #12]
 801c510:	bd10      	pop	{r4, pc}

0801c512 <__swrite>:
 801c512:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c516:	461f      	mov	r7, r3
 801c518:	898b      	ldrh	r3, [r1, #12]
 801c51a:	05db      	lsls	r3, r3, #23
 801c51c:	4605      	mov	r5, r0
 801c51e:	460c      	mov	r4, r1
 801c520:	4616      	mov	r6, r2
 801c522:	d505      	bpl.n	801c530 <__swrite+0x1e>
 801c524:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c528:	2302      	movs	r3, #2
 801c52a:	2200      	movs	r2, #0
 801c52c:	f000 f92c 	bl	801c788 <_lseek_r>
 801c530:	89a3      	ldrh	r3, [r4, #12]
 801c532:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c536:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801c53a:	81a3      	strh	r3, [r4, #12]
 801c53c:	4632      	mov	r2, r6
 801c53e:	463b      	mov	r3, r7
 801c540:	4628      	mov	r0, r5
 801c542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c546:	f000 b967 	b.w	801c818 <_write_r>

0801c54a <__sseek>:
 801c54a:	b510      	push	{r4, lr}
 801c54c:	460c      	mov	r4, r1
 801c54e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c552:	f000 f919 	bl	801c788 <_lseek_r>
 801c556:	1c43      	adds	r3, r0, #1
 801c558:	89a3      	ldrh	r3, [r4, #12]
 801c55a:	bf15      	itete	ne
 801c55c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801c55e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801c562:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801c566:	81a3      	strheq	r3, [r4, #12]
 801c568:	bf18      	it	ne
 801c56a:	81a3      	strhne	r3, [r4, #12]
 801c56c:	bd10      	pop	{r4, pc}

0801c56e <__sclose>:
 801c56e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c572:	f000 b8f9 	b.w	801c768 <_close_r>

0801c576 <__swbuf_r>:
 801c576:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c578:	460e      	mov	r6, r1
 801c57a:	4614      	mov	r4, r2
 801c57c:	4605      	mov	r5, r0
 801c57e:	b118      	cbz	r0, 801c588 <__swbuf_r+0x12>
 801c580:	6a03      	ldr	r3, [r0, #32]
 801c582:	b90b      	cbnz	r3, 801c588 <__swbuf_r+0x12>
 801c584:	f7ff fede 	bl	801c344 <__sinit>
 801c588:	69a3      	ldr	r3, [r4, #24]
 801c58a:	60a3      	str	r3, [r4, #8]
 801c58c:	89a3      	ldrh	r3, [r4, #12]
 801c58e:	071a      	lsls	r2, r3, #28
 801c590:	d501      	bpl.n	801c596 <__swbuf_r+0x20>
 801c592:	6923      	ldr	r3, [r4, #16]
 801c594:	b943      	cbnz	r3, 801c5a8 <__swbuf_r+0x32>
 801c596:	4621      	mov	r1, r4
 801c598:	4628      	mov	r0, r5
 801c59a:	f000 f82b 	bl	801c5f4 <__swsetup_r>
 801c59e:	b118      	cbz	r0, 801c5a8 <__swbuf_r+0x32>
 801c5a0:	f04f 37ff 	mov.w	r7, #4294967295
 801c5a4:	4638      	mov	r0, r7
 801c5a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c5a8:	6823      	ldr	r3, [r4, #0]
 801c5aa:	6922      	ldr	r2, [r4, #16]
 801c5ac:	1a98      	subs	r0, r3, r2
 801c5ae:	6963      	ldr	r3, [r4, #20]
 801c5b0:	b2f6      	uxtb	r6, r6
 801c5b2:	4283      	cmp	r3, r0
 801c5b4:	4637      	mov	r7, r6
 801c5b6:	dc05      	bgt.n	801c5c4 <__swbuf_r+0x4e>
 801c5b8:	4621      	mov	r1, r4
 801c5ba:	4628      	mov	r0, r5
 801c5bc:	f7ff fe0e 	bl	801c1dc <_fflush_r>
 801c5c0:	2800      	cmp	r0, #0
 801c5c2:	d1ed      	bne.n	801c5a0 <__swbuf_r+0x2a>
 801c5c4:	68a3      	ldr	r3, [r4, #8]
 801c5c6:	3b01      	subs	r3, #1
 801c5c8:	60a3      	str	r3, [r4, #8]
 801c5ca:	6823      	ldr	r3, [r4, #0]
 801c5cc:	1c5a      	adds	r2, r3, #1
 801c5ce:	6022      	str	r2, [r4, #0]
 801c5d0:	701e      	strb	r6, [r3, #0]
 801c5d2:	6962      	ldr	r2, [r4, #20]
 801c5d4:	1c43      	adds	r3, r0, #1
 801c5d6:	429a      	cmp	r2, r3
 801c5d8:	d004      	beq.n	801c5e4 <__swbuf_r+0x6e>
 801c5da:	89a3      	ldrh	r3, [r4, #12]
 801c5dc:	07db      	lsls	r3, r3, #31
 801c5de:	d5e1      	bpl.n	801c5a4 <__swbuf_r+0x2e>
 801c5e0:	2e0a      	cmp	r6, #10
 801c5e2:	d1df      	bne.n	801c5a4 <__swbuf_r+0x2e>
 801c5e4:	4621      	mov	r1, r4
 801c5e6:	4628      	mov	r0, r5
 801c5e8:	f7ff fdf8 	bl	801c1dc <_fflush_r>
 801c5ec:	2800      	cmp	r0, #0
 801c5ee:	d0d9      	beq.n	801c5a4 <__swbuf_r+0x2e>
 801c5f0:	e7d6      	b.n	801c5a0 <__swbuf_r+0x2a>
	...

0801c5f4 <__swsetup_r>:
 801c5f4:	b538      	push	{r3, r4, r5, lr}
 801c5f6:	4b29      	ldr	r3, [pc, #164]	@ (801c69c <__swsetup_r+0xa8>)
 801c5f8:	4605      	mov	r5, r0
 801c5fa:	6818      	ldr	r0, [r3, #0]
 801c5fc:	460c      	mov	r4, r1
 801c5fe:	b118      	cbz	r0, 801c608 <__swsetup_r+0x14>
 801c600:	6a03      	ldr	r3, [r0, #32]
 801c602:	b90b      	cbnz	r3, 801c608 <__swsetup_r+0x14>
 801c604:	f7ff fe9e 	bl	801c344 <__sinit>
 801c608:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c60c:	0719      	lsls	r1, r3, #28
 801c60e:	d422      	bmi.n	801c656 <__swsetup_r+0x62>
 801c610:	06da      	lsls	r2, r3, #27
 801c612:	d407      	bmi.n	801c624 <__swsetup_r+0x30>
 801c614:	2209      	movs	r2, #9
 801c616:	602a      	str	r2, [r5, #0]
 801c618:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c61c:	81a3      	strh	r3, [r4, #12]
 801c61e:	f04f 30ff 	mov.w	r0, #4294967295
 801c622:	e033      	b.n	801c68c <__swsetup_r+0x98>
 801c624:	0758      	lsls	r0, r3, #29
 801c626:	d512      	bpl.n	801c64e <__swsetup_r+0x5a>
 801c628:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c62a:	b141      	cbz	r1, 801c63e <__swsetup_r+0x4a>
 801c62c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c630:	4299      	cmp	r1, r3
 801c632:	d002      	beq.n	801c63a <__swsetup_r+0x46>
 801c634:	4628      	mov	r0, r5
 801c636:	f000 f999 	bl	801c96c <_free_r>
 801c63a:	2300      	movs	r3, #0
 801c63c:	6363      	str	r3, [r4, #52]	@ 0x34
 801c63e:	89a3      	ldrh	r3, [r4, #12]
 801c640:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801c644:	81a3      	strh	r3, [r4, #12]
 801c646:	2300      	movs	r3, #0
 801c648:	6063      	str	r3, [r4, #4]
 801c64a:	6923      	ldr	r3, [r4, #16]
 801c64c:	6023      	str	r3, [r4, #0]
 801c64e:	89a3      	ldrh	r3, [r4, #12]
 801c650:	f043 0308 	orr.w	r3, r3, #8
 801c654:	81a3      	strh	r3, [r4, #12]
 801c656:	6923      	ldr	r3, [r4, #16]
 801c658:	b94b      	cbnz	r3, 801c66e <__swsetup_r+0x7a>
 801c65a:	89a3      	ldrh	r3, [r4, #12]
 801c65c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801c660:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c664:	d003      	beq.n	801c66e <__swsetup_r+0x7a>
 801c666:	4621      	mov	r1, r4
 801c668:	4628      	mov	r0, r5
 801c66a:	f000 fe1d 	bl	801d2a8 <__smakebuf_r>
 801c66e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c672:	f013 0201 	ands.w	r2, r3, #1
 801c676:	d00a      	beq.n	801c68e <__swsetup_r+0x9a>
 801c678:	2200      	movs	r2, #0
 801c67a:	60a2      	str	r2, [r4, #8]
 801c67c:	6962      	ldr	r2, [r4, #20]
 801c67e:	4252      	negs	r2, r2
 801c680:	61a2      	str	r2, [r4, #24]
 801c682:	6922      	ldr	r2, [r4, #16]
 801c684:	b942      	cbnz	r2, 801c698 <__swsetup_r+0xa4>
 801c686:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801c68a:	d1c5      	bne.n	801c618 <__swsetup_r+0x24>
 801c68c:	bd38      	pop	{r3, r4, r5, pc}
 801c68e:	0799      	lsls	r1, r3, #30
 801c690:	bf58      	it	pl
 801c692:	6962      	ldrpl	r2, [r4, #20]
 801c694:	60a2      	str	r2, [r4, #8]
 801c696:	e7f4      	b.n	801c682 <__swsetup_r+0x8e>
 801c698:	2000      	movs	r0, #0
 801c69a:	e7f7      	b.n	801c68c <__swsetup_r+0x98>
 801c69c:	2000001c 	.word	0x2000001c

0801c6a0 <memmove>:
 801c6a0:	4288      	cmp	r0, r1
 801c6a2:	b510      	push	{r4, lr}
 801c6a4:	eb01 0402 	add.w	r4, r1, r2
 801c6a8:	d902      	bls.n	801c6b0 <memmove+0x10>
 801c6aa:	4284      	cmp	r4, r0
 801c6ac:	4623      	mov	r3, r4
 801c6ae:	d807      	bhi.n	801c6c0 <memmove+0x20>
 801c6b0:	1e43      	subs	r3, r0, #1
 801c6b2:	42a1      	cmp	r1, r4
 801c6b4:	d008      	beq.n	801c6c8 <memmove+0x28>
 801c6b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c6ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c6be:	e7f8      	b.n	801c6b2 <memmove+0x12>
 801c6c0:	4402      	add	r2, r0
 801c6c2:	4601      	mov	r1, r0
 801c6c4:	428a      	cmp	r2, r1
 801c6c6:	d100      	bne.n	801c6ca <memmove+0x2a>
 801c6c8:	bd10      	pop	{r4, pc}
 801c6ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c6ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c6d2:	e7f7      	b.n	801c6c4 <memmove+0x24>

0801c6d4 <memset>:
 801c6d4:	4402      	add	r2, r0
 801c6d6:	4603      	mov	r3, r0
 801c6d8:	4293      	cmp	r3, r2
 801c6da:	d100      	bne.n	801c6de <memset+0xa>
 801c6dc:	4770      	bx	lr
 801c6de:	f803 1b01 	strb.w	r1, [r3], #1
 801c6e2:	e7f9      	b.n	801c6d8 <memset+0x4>

0801c6e4 <strncmp>:
 801c6e4:	b510      	push	{r4, lr}
 801c6e6:	b16a      	cbz	r2, 801c704 <strncmp+0x20>
 801c6e8:	3901      	subs	r1, #1
 801c6ea:	1884      	adds	r4, r0, r2
 801c6ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c6f0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801c6f4:	429a      	cmp	r2, r3
 801c6f6:	d103      	bne.n	801c700 <strncmp+0x1c>
 801c6f8:	42a0      	cmp	r0, r4
 801c6fa:	d001      	beq.n	801c700 <strncmp+0x1c>
 801c6fc:	2a00      	cmp	r2, #0
 801c6fe:	d1f5      	bne.n	801c6ec <strncmp+0x8>
 801c700:	1ad0      	subs	r0, r2, r3
 801c702:	bd10      	pop	{r4, pc}
 801c704:	4610      	mov	r0, r2
 801c706:	e7fc      	b.n	801c702 <strncmp+0x1e>

0801c708 <_raise_r>:
 801c708:	291f      	cmp	r1, #31
 801c70a:	b538      	push	{r3, r4, r5, lr}
 801c70c:	4605      	mov	r5, r0
 801c70e:	460c      	mov	r4, r1
 801c710:	d904      	bls.n	801c71c <_raise_r+0x14>
 801c712:	2316      	movs	r3, #22
 801c714:	6003      	str	r3, [r0, #0]
 801c716:	f04f 30ff 	mov.w	r0, #4294967295
 801c71a:	bd38      	pop	{r3, r4, r5, pc}
 801c71c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801c71e:	b112      	cbz	r2, 801c726 <_raise_r+0x1e>
 801c720:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c724:	b94b      	cbnz	r3, 801c73a <_raise_r+0x32>
 801c726:	4628      	mov	r0, r5
 801c728:	f000 f864 	bl	801c7f4 <_getpid_r>
 801c72c:	4622      	mov	r2, r4
 801c72e:	4601      	mov	r1, r0
 801c730:	4628      	mov	r0, r5
 801c732:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c736:	f000 b84b 	b.w	801c7d0 <_kill_r>
 801c73a:	2b01      	cmp	r3, #1
 801c73c:	d00a      	beq.n	801c754 <_raise_r+0x4c>
 801c73e:	1c59      	adds	r1, r3, #1
 801c740:	d103      	bne.n	801c74a <_raise_r+0x42>
 801c742:	2316      	movs	r3, #22
 801c744:	6003      	str	r3, [r0, #0]
 801c746:	2001      	movs	r0, #1
 801c748:	e7e7      	b.n	801c71a <_raise_r+0x12>
 801c74a:	2100      	movs	r1, #0
 801c74c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801c750:	4620      	mov	r0, r4
 801c752:	4798      	blx	r3
 801c754:	2000      	movs	r0, #0
 801c756:	e7e0      	b.n	801c71a <_raise_r+0x12>

0801c758 <raise>:
 801c758:	4b02      	ldr	r3, [pc, #8]	@ (801c764 <raise+0xc>)
 801c75a:	4601      	mov	r1, r0
 801c75c:	6818      	ldr	r0, [r3, #0]
 801c75e:	f7ff bfd3 	b.w	801c708 <_raise_r>
 801c762:	bf00      	nop
 801c764:	2000001c 	.word	0x2000001c

0801c768 <_close_r>:
 801c768:	b538      	push	{r3, r4, r5, lr}
 801c76a:	4d06      	ldr	r5, [pc, #24]	@ (801c784 <_close_r+0x1c>)
 801c76c:	2300      	movs	r3, #0
 801c76e:	4604      	mov	r4, r0
 801c770:	4608      	mov	r0, r1
 801c772:	602b      	str	r3, [r5, #0]
 801c774:	f7e6 f9e0 	bl	8002b38 <_close>
 801c778:	1c43      	adds	r3, r0, #1
 801c77a:	d102      	bne.n	801c782 <_close_r+0x1a>
 801c77c:	682b      	ldr	r3, [r5, #0]
 801c77e:	b103      	cbz	r3, 801c782 <_close_r+0x1a>
 801c780:	6023      	str	r3, [r4, #0]
 801c782:	bd38      	pop	{r3, r4, r5, pc}
 801c784:	20020b54 	.word	0x20020b54

0801c788 <_lseek_r>:
 801c788:	b538      	push	{r3, r4, r5, lr}
 801c78a:	4d07      	ldr	r5, [pc, #28]	@ (801c7a8 <_lseek_r+0x20>)
 801c78c:	4604      	mov	r4, r0
 801c78e:	4608      	mov	r0, r1
 801c790:	4611      	mov	r1, r2
 801c792:	2200      	movs	r2, #0
 801c794:	602a      	str	r2, [r5, #0]
 801c796:	461a      	mov	r2, r3
 801c798:	f7e6 f9f5 	bl	8002b86 <_lseek>
 801c79c:	1c43      	adds	r3, r0, #1
 801c79e:	d102      	bne.n	801c7a6 <_lseek_r+0x1e>
 801c7a0:	682b      	ldr	r3, [r5, #0]
 801c7a2:	b103      	cbz	r3, 801c7a6 <_lseek_r+0x1e>
 801c7a4:	6023      	str	r3, [r4, #0]
 801c7a6:	bd38      	pop	{r3, r4, r5, pc}
 801c7a8:	20020b54 	.word	0x20020b54

0801c7ac <_read_r>:
 801c7ac:	b538      	push	{r3, r4, r5, lr}
 801c7ae:	4d07      	ldr	r5, [pc, #28]	@ (801c7cc <_read_r+0x20>)
 801c7b0:	4604      	mov	r4, r0
 801c7b2:	4608      	mov	r0, r1
 801c7b4:	4611      	mov	r1, r2
 801c7b6:	2200      	movs	r2, #0
 801c7b8:	602a      	str	r2, [r5, #0]
 801c7ba:	461a      	mov	r2, r3
 801c7bc:	f7e6 f983 	bl	8002ac6 <_read>
 801c7c0:	1c43      	adds	r3, r0, #1
 801c7c2:	d102      	bne.n	801c7ca <_read_r+0x1e>
 801c7c4:	682b      	ldr	r3, [r5, #0]
 801c7c6:	b103      	cbz	r3, 801c7ca <_read_r+0x1e>
 801c7c8:	6023      	str	r3, [r4, #0]
 801c7ca:	bd38      	pop	{r3, r4, r5, pc}
 801c7cc:	20020b54 	.word	0x20020b54

0801c7d0 <_kill_r>:
 801c7d0:	b538      	push	{r3, r4, r5, lr}
 801c7d2:	4d07      	ldr	r5, [pc, #28]	@ (801c7f0 <_kill_r+0x20>)
 801c7d4:	2300      	movs	r3, #0
 801c7d6:	4604      	mov	r4, r0
 801c7d8:	4608      	mov	r0, r1
 801c7da:	4611      	mov	r1, r2
 801c7dc:	602b      	str	r3, [r5, #0]
 801c7de:	f7e6 f957 	bl	8002a90 <_kill>
 801c7e2:	1c43      	adds	r3, r0, #1
 801c7e4:	d102      	bne.n	801c7ec <_kill_r+0x1c>
 801c7e6:	682b      	ldr	r3, [r5, #0]
 801c7e8:	b103      	cbz	r3, 801c7ec <_kill_r+0x1c>
 801c7ea:	6023      	str	r3, [r4, #0]
 801c7ec:	bd38      	pop	{r3, r4, r5, pc}
 801c7ee:	bf00      	nop
 801c7f0:	20020b54 	.word	0x20020b54

0801c7f4 <_getpid_r>:
 801c7f4:	f7e6 b944 	b.w	8002a80 <_getpid>

0801c7f8 <_sbrk_r>:
 801c7f8:	b538      	push	{r3, r4, r5, lr}
 801c7fa:	4d06      	ldr	r5, [pc, #24]	@ (801c814 <_sbrk_r+0x1c>)
 801c7fc:	2300      	movs	r3, #0
 801c7fe:	4604      	mov	r4, r0
 801c800:	4608      	mov	r0, r1
 801c802:	602b      	str	r3, [r5, #0]
 801c804:	f7e6 f9cc 	bl	8002ba0 <_sbrk>
 801c808:	1c43      	adds	r3, r0, #1
 801c80a:	d102      	bne.n	801c812 <_sbrk_r+0x1a>
 801c80c:	682b      	ldr	r3, [r5, #0]
 801c80e:	b103      	cbz	r3, 801c812 <_sbrk_r+0x1a>
 801c810:	6023      	str	r3, [r4, #0]
 801c812:	bd38      	pop	{r3, r4, r5, pc}
 801c814:	20020b54 	.word	0x20020b54

0801c818 <_write_r>:
 801c818:	b538      	push	{r3, r4, r5, lr}
 801c81a:	4d07      	ldr	r5, [pc, #28]	@ (801c838 <_write_r+0x20>)
 801c81c:	4604      	mov	r4, r0
 801c81e:	4608      	mov	r0, r1
 801c820:	4611      	mov	r1, r2
 801c822:	2200      	movs	r2, #0
 801c824:	602a      	str	r2, [r5, #0]
 801c826:	461a      	mov	r2, r3
 801c828:	f7e6 f96a 	bl	8002b00 <_write>
 801c82c:	1c43      	adds	r3, r0, #1
 801c82e:	d102      	bne.n	801c836 <_write_r+0x1e>
 801c830:	682b      	ldr	r3, [r5, #0]
 801c832:	b103      	cbz	r3, 801c836 <_write_r+0x1e>
 801c834:	6023      	str	r3, [r4, #0]
 801c836:	bd38      	pop	{r3, r4, r5, pc}
 801c838:	20020b54 	.word	0x20020b54

0801c83c <__errno>:
 801c83c:	4b01      	ldr	r3, [pc, #4]	@ (801c844 <__errno+0x8>)
 801c83e:	6818      	ldr	r0, [r3, #0]
 801c840:	4770      	bx	lr
 801c842:	bf00      	nop
 801c844:	2000001c 	.word	0x2000001c

0801c848 <__libc_init_array>:
 801c848:	b570      	push	{r4, r5, r6, lr}
 801c84a:	4d0d      	ldr	r5, [pc, #52]	@ (801c880 <__libc_init_array+0x38>)
 801c84c:	4c0d      	ldr	r4, [pc, #52]	@ (801c884 <__libc_init_array+0x3c>)
 801c84e:	1b64      	subs	r4, r4, r5
 801c850:	10a4      	asrs	r4, r4, #2
 801c852:	2600      	movs	r6, #0
 801c854:	42a6      	cmp	r6, r4
 801c856:	d109      	bne.n	801c86c <__libc_init_array+0x24>
 801c858:	4d0b      	ldr	r5, [pc, #44]	@ (801c888 <__libc_init_array+0x40>)
 801c85a:	4c0c      	ldr	r4, [pc, #48]	@ (801c88c <__libc_init_array+0x44>)
 801c85c:	f000 fd82 	bl	801d364 <_init>
 801c860:	1b64      	subs	r4, r4, r5
 801c862:	10a4      	asrs	r4, r4, #2
 801c864:	2600      	movs	r6, #0
 801c866:	42a6      	cmp	r6, r4
 801c868:	d105      	bne.n	801c876 <__libc_init_array+0x2e>
 801c86a:	bd70      	pop	{r4, r5, r6, pc}
 801c86c:	f855 3b04 	ldr.w	r3, [r5], #4
 801c870:	4798      	blx	r3
 801c872:	3601      	adds	r6, #1
 801c874:	e7ee      	b.n	801c854 <__libc_init_array+0xc>
 801c876:	f855 3b04 	ldr.w	r3, [r5], #4
 801c87a:	4798      	blx	r3
 801c87c:	3601      	adds	r6, #1
 801c87e:	e7f2      	b.n	801c866 <__libc_init_array+0x1e>
 801c880:	080374c8 	.word	0x080374c8
 801c884:	080374c8 	.word	0x080374c8
 801c888:	080374c8 	.word	0x080374c8
 801c88c:	080374cc 	.word	0x080374cc

0801c890 <__retarget_lock_init_recursive>:
 801c890:	4770      	bx	lr

0801c892 <__retarget_lock_acquire_recursive>:
 801c892:	4770      	bx	lr

0801c894 <__retarget_lock_release_recursive>:
 801c894:	4770      	bx	lr

0801c896 <memcpy>:
 801c896:	440a      	add	r2, r1
 801c898:	4291      	cmp	r1, r2
 801c89a:	f100 33ff 	add.w	r3, r0, #4294967295
 801c89e:	d100      	bne.n	801c8a2 <memcpy+0xc>
 801c8a0:	4770      	bx	lr
 801c8a2:	b510      	push	{r4, lr}
 801c8a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c8a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c8ac:	4291      	cmp	r1, r2
 801c8ae:	d1f9      	bne.n	801c8a4 <memcpy+0xe>
 801c8b0:	bd10      	pop	{r4, pc}
	...

0801c8b4 <__register_exitproc>:
 801c8b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c8b8:	4d27      	ldr	r5, [pc, #156]	@ (801c958 <__register_exitproc+0xa4>)
 801c8ba:	4607      	mov	r7, r0
 801c8bc:	6828      	ldr	r0, [r5, #0]
 801c8be:	4691      	mov	r9, r2
 801c8c0:	460e      	mov	r6, r1
 801c8c2:	4698      	mov	r8, r3
 801c8c4:	f7ff ffe5 	bl	801c892 <__retarget_lock_acquire_recursive>
 801c8c8:	4a24      	ldr	r2, [pc, #144]	@ (801c95c <__register_exitproc+0xa8>)
 801c8ca:	6814      	ldr	r4, [r2, #0]
 801c8cc:	b93c      	cbnz	r4, 801c8de <__register_exitproc+0x2a>
 801c8ce:	4b24      	ldr	r3, [pc, #144]	@ (801c960 <__register_exitproc+0xac>)
 801c8d0:	6013      	str	r3, [r2, #0]
 801c8d2:	4a24      	ldr	r2, [pc, #144]	@ (801c964 <__register_exitproc+0xb0>)
 801c8d4:	b112      	cbz	r2, 801c8dc <__register_exitproc+0x28>
 801c8d6:	6812      	ldr	r2, [r2, #0]
 801c8d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 801c8dc:	4c20      	ldr	r4, [pc, #128]	@ (801c960 <__register_exitproc+0xac>)
 801c8de:	6863      	ldr	r3, [r4, #4]
 801c8e0:	2b1f      	cmp	r3, #31
 801c8e2:	dd06      	ble.n	801c8f2 <__register_exitproc+0x3e>
 801c8e4:	6828      	ldr	r0, [r5, #0]
 801c8e6:	f7ff ffd5 	bl	801c894 <__retarget_lock_release_recursive>
 801c8ea:	f04f 30ff 	mov.w	r0, #4294967295
 801c8ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c8f2:	b32f      	cbz	r7, 801c940 <__register_exitproc+0x8c>
 801c8f4:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 801c8f8:	b968      	cbnz	r0, 801c916 <__register_exitproc+0x62>
 801c8fa:	4b1b      	ldr	r3, [pc, #108]	@ (801c968 <__register_exitproc+0xb4>)
 801c8fc:	2b00      	cmp	r3, #0
 801c8fe:	d0f1      	beq.n	801c8e4 <__register_exitproc+0x30>
 801c900:	f44f 7084 	mov.w	r0, #264	@ 0x108
 801c904:	f7ff fafa 	bl	801befc <malloc>
 801c908:	2800      	cmp	r0, #0
 801c90a:	d0eb      	beq.n	801c8e4 <__register_exitproc+0x30>
 801c90c:	2300      	movs	r3, #0
 801c90e:	e9c0 3340 	strd	r3, r3, [r0, #256]	@ 0x100
 801c912:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
 801c916:	6863      	ldr	r3, [r4, #4]
 801c918:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 801c91c:	2201      	movs	r2, #1
 801c91e:	409a      	lsls	r2, r3
 801c920:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 801c924:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 801c928:	4313      	orrs	r3, r2
 801c92a:	f8c0 3100 	str.w	r3, [r0, #256]	@ 0x100
 801c92e:	2f02      	cmp	r7, #2
 801c930:	f8c1 8080 	str.w	r8, [r1, #128]	@ 0x80
 801c934:	bf02      	ittt	eq
 801c936:	f8d0 3104 	ldreq.w	r3, [r0, #260]	@ 0x104
 801c93a:	4313      	orreq	r3, r2
 801c93c:	f8c0 3104 	streq.w	r3, [r0, #260]	@ 0x104
 801c940:	6863      	ldr	r3, [r4, #4]
 801c942:	6828      	ldr	r0, [r5, #0]
 801c944:	1c5a      	adds	r2, r3, #1
 801c946:	3302      	adds	r3, #2
 801c948:	6062      	str	r2, [r4, #4]
 801c94a:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 801c94e:	f7ff ffa1 	bl	801c894 <__retarget_lock_release_recursive>
 801c952:	2000      	movs	r0, #0
 801c954:	e7cb      	b.n	801c8ee <__register_exitproc+0x3a>
 801c956:	bf00      	nop
 801c958:	2000006c 	.word	0x2000006c
 801c95c:	20020be8 	.word	0x20020be8
 801c960:	20020b5c 	.word	0x20020b5c
 801c964:	00000000 	.word	0x00000000
 801c968:	0801befd 	.word	0x0801befd

0801c96c <_free_r>:
 801c96c:	b538      	push	{r3, r4, r5, lr}
 801c96e:	4605      	mov	r5, r0
 801c970:	2900      	cmp	r1, #0
 801c972:	d041      	beq.n	801c9f8 <_free_r+0x8c>
 801c974:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c978:	1f0c      	subs	r4, r1, #4
 801c97a:	2b00      	cmp	r3, #0
 801c97c:	bfb8      	it	lt
 801c97e:	18e4      	addlt	r4, r4, r3
 801c980:	f7ff fb6e 	bl	801c060 <__malloc_lock>
 801c984:	4a1d      	ldr	r2, [pc, #116]	@ (801c9fc <_free_r+0x90>)
 801c986:	6813      	ldr	r3, [r2, #0]
 801c988:	b933      	cbnz	r3, 801c998 <_free_r+0x2c>
 801c98a:	6063      	str	r3, [r4, #4]
 801c98c:	6014      	str	r4, [r2, #0]
 801c98e:	4628      	mov	r0, r5
 801c990:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c994:	f7ff bb6a 	b.w	801c06c <__malloc_unlock>
 801c998:	42a3      	cmp	r3, r4
 801c99a:	d908      	bls.n	801c9ae <_free_r+0x42>
 801c99c:	6820      	ldr	r0, [r4, #0]
 801c99e:	1821      	adds	r1, r4, r0
 801c9a0:	428b      	cmp	r3, r1
 801c9a2:	bf01      	itttt	eq
 801c9a4:	6819      	ldreq	r1, [r3, #0]
 801c9a6:	685b      	ldreq	r3, [r3, #4]
 801c9a8:	1809      	addeq	r1, r1, r0
 801c9aa:	6021      	streq	r1, [r4, #0]
 801c9ac:	e7ed      	b.n	801c98a <_free_r+0x1e>
 801c9ae:	461a      	mov	r2, r3
 801c9b0:	685b      	ldr	r3, [r3, #4]
 801c9b2:	b10b      	cbz	r3, 801c9b8 <_free_r+0x4c>
 801c9b4:	42a3      	cmp	r3, r4
 801c9b6:	d9fa      	bls.n	801c9ae <_free_r+0x42>
 801c9b8:	6811      	ldr	r1, [r2, #0]
 801c9ba:	1850      	adds	r0, r2, r1
 801c9bc:	42a0      	cmp	r0, r4
 801c9be:	d10b      	bne.n	801c9d8 <_free_r+0x6c>
 801c9c0:	6820      	ldr	r0, [r4, #0]
 801c9c2:	4401      	add	r1, r0
 801c9c4:	1850      	adds	r0, r2, r1
 801c9c6:	4283      	cmp	r3, r0
 801c9c8:	6011      	str	r1, [r2, #0]
 801c9ca:	d1e0      	bne.n	801c98e <_free_r+0x22>
 801c9cc:	6818      	ldr	r0, [r3, #0]
 801c9ce:	685b      	ldr	r3, [r3, #4]
 801c9d0:	6053      	str	r3, [r2, #4]
 801c9d2:	4408      	add	r0, r1
 801c9d4:	6010      	str	r0, [r2, #0]
 801c9d6:	e7da      	b.n	801c98e <_free_r+0x22>
 801c9d8:	d902      	bls.n	801c9e0 <_free_r+0x74>
 801c9da:	230c      	movs	r3, #12
 801c9dc:	602b      	str	r3, [r5, #0]
 801c9de:	e7d6      	b.n	801c98e <_free_r+0x22>
 801c9e0:	6820      	ldr	r0, [r4, #0]
 801c9e2:	1821      	adds	r1, r4, r0
 801c9e4:	428b      	cmp	r3, r1
 801c9e6:	bf04      	itt	eq
 801c9e8:	6819      	ldreq	r1, [r3, #0]
 801c9ea:	685b      	ldreq	r3, [r3, #4]
 801c9ec:	6063      	str	r3, [r4, #4]
 801c9ee:	bf04      	itt	eq
 801c9f0:	1809      	addeq	r1, r1, r0
 801c9f2:	6021      	streq	r1, [r4, #0]
 801c9f4:	6054      	str	r4, [r2, #4]
 801c9f6:	e7ca      	b.n	801c98e <_free_r+0x22>
 801c9f8:	bd38      	pop	{r3, r4, r5, pc}
 801c9fa:	bf00      	nop
 801c9fc:	20020a14 	.word	0x20020a14

0801ca00 <_malloc_usable_size_r>:
 801ca00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ca04:	1f18      	subs	r0, r3, #4
 801ca06:	2b00      	cmp	r3, #0
 801ca08:	bfbc      	itt	lt
 801ca0a:	580b      	ldrlt	r3, [r1, r0]
 801ca0c:	18c0      	addlt	r0, r0, r3
 801ca0e:	4770      	bx	lr

0801ca10 <__ssputs_r>:
 801ca10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ca14:	688e      	ldr	r6, [r1, #8]
 801ca16:	461f      	mov	r7, r3
 801ca18:	42be      	cmp	r6, r7
 801ca1a:	680b      	ldr	r3, [r1, #0]
 801ca1c:	4682      	mov	sl, r0
 801ca1e:	460c      	mov	r4, r1
 801ca20:	4690      	mov	r8, r2
 801ca22:	d82d      	bhi.n	801ca80 <__ssputs_r+0x70>
 801ca24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ca28:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801ca2c:	d026      	beq.n	801ca7c <__ssputs_r+0x6c>
 801ca2e:	6965      	ldr	r5, [r4, #20]
 801ca30:	6909      	ldr	r1, [r1, #16]
 801ca32:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ca36:	eba3 0901 	sub.w	r9, r3, r1
 801ca3a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801ca3e:	1c7b      	adds	r3, r7, #1
 801ca40:	444b      	add	r3, r9
 801ca42:	106d      	asrs	r5, r5, #1
 801ca44:	429d      	cmp	r5, r3
 801ca46:	bf38      	it	cc
 801ca48:	461d      	movcc	r5, r3
 801ca4a:	0553      	lsls	r3, r2, #21
 801ca4c:	d527      	bpl.n	801ca9e <__ssputs_r+0x8e>
 801ca4e:	4629      	mov	r1, r5
 801ca50:	f7ff fa86 	bl	801bf60 <_malloc_r>
 801ca54:	4606      	mov	r6, r0
 801ca56:	b360      	cbz	r0, 801cab2 <__ssputs_r+0xa2>
 801ca58:	6921      	ldr	r1, [r4, #16]
 801ca5a:	464a      	mov	r2, r9
 801ca5c:	f7ff ff1b 	bl	801c896 <memcpy>
 801ca60:	89a3      	ldrh	r3, [r4, #12]
 801ca62:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801ca66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ca6a:	81a3      	strh	r3, [r4, #12]
 801ca6c:	6126      	str	r6, [r4, #16]
 801ca6e:	6165      	str	r5, [r4, #20]
 801ca70:	444e      	add	r6, r9
 801ca72:	eba5 0509 	sub.w	r5, r5, r9
 801ca76:	6026      	str	r6, [r4, #0]
 801ca78:	60a5      	str	r5, [r4, #8]
 801ca7a:	463e      	mov	r6, r7
 801ca7c:	42be      	cmp	r6, r7
 801ca7e:	d900      	bls.n	801ca82 <__ssputs_r+0x72>
 801ca80:	463e      	mov	r6, r7
 801ca82:	6820      	ldr	r0, [r4, #0]
 801ca84:	4632      	mov	r2, r6
 801ca86:	4641      	mov	r1, r8
 801ca88:	f7ff fe0a 	bl	801c6a0 <memmove>
 801ca8c:	68a3      	ldr	r3, [r4, #8]
 801ca8e:	1b9b      	subs	r3, r3, r6
 801ca90:	60a3      	str	r3, [r4, #8]
 801ca92:	6823      	ldr	r3, [r4, #0]
 801ca94:	4433      	add	r3, r6
 801ca96:	6023      	str	r3, [r4, #0]
 801ca98:	2000      	movs	r0, #0
 801ca9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ca9e:	462a      	mov	r2, r5
 801caa0:	f7ff faea 	bl	801c078 <_realloc_r>
 801caa4:	4606      	mov	r6, r0
 801caa6:	2800      	cmp	r0, #0
 801caa8:	d1e0      	bne.n	801ca6c <__ssputs_r+0x5c>
 801caaa:	6921      	ldr	r1, [r4, #16]
 801caac:	4650      	mov	r0, sl
 801caae:	f7ff ff5d 	bl	801c96c <_free_r>
 801cab2:	230c      	movs	r3, #12
 801cab4:	f8ca 3000 	str.w	r3, [sl]
 801cab8:	89a3      	ldrh	r3, [r4, #12]
 801caba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801cabe:	81a3      	strh	r3, [r4, #12]
 801cac0:	f04f 30ff 	mov.w	r0, #4294967295
 801cac4:	e7e9      	b.n	801ca9a <__ssputs_r+0x8a>
	...

0801cac8 <_svfiprintf_r>:
 801cac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cacc:	4698      	mov	r8, r3
 801cace:	898b      	ldrh	r3, [r1, #12]
 801cad0:	061b      	lsls	r3, r3, #24
 801cad2:	b09d      	sub	sp, #116	@ 0x74
 801cad4:	4607      	mov	r7, r0
 801cad6:	460d      	mov	r5, r1
 801cad8:	4614      	mov	r4, r2
 801cada:	d510      	bpl.n	801cafe <_svfiprintf_r+0x36>
 801cadc:	690b      	ldr	r3, [r1, #16]
 801cade:	b973      	cbnz	r3, 801cafe <_svfiprintf_r+0x36>
 801cae0:	2140      	movs	r1, #64	@ 0x40
 801cae2:	f7ff fa3d 	bl	801bf60 <_malloc_r>
 801cae6:	6028      	str	r0, [r5, #0]
 801cae8:	6128      	str	r0, [r5, #16]
 801caea:	b930      	cbnz	r0, 801cafa <_svfiprintf_r+0x32>
 801caec:	230c      	movs	r3, #12
 801caee:	603b      	str	r3, [r7, #0]
 801caf0:	f04f 30ff 	mov.w	r0, #4294967295
 801caf4:	b01d      	add	sp, #116	@ 0x74
 801caf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cafa:	2340      	movs	r3, #64	@ 0x40
 801cafc:	616b      	str	r3, [r5, #20]
 801cafe:	2300      	movs	r3, #0
 801cb00:	9309      	str	r3, [sp, #36]	@ 0x24
 801cb02:	2320      	movs	r3, #32
 801cb04:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801cb08:	f8cd 800c 	str.w	r8, [sp, #12]
 801cb0c:	2330      	movs	r3, #48	@ 0x30
 801cb0e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801ccac <_svfiprintf_r+0x1e4>
 801cb12:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801cb16:	f04f 0901 	mov.w	r9, #1
 801cb1a:	4623      	mov	r3, r4
 801cb1c:	469a      	mov	sl, r3
 801cb1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cb22:	b10a      	cbz	r2, 801cb28 <_svfiprintf_r+0x60>
 801cb24:	2a25      	cmp	r2, #37	@ 0x25
 801cb26:	d1f9      	bne.n	801cb1c <_svfiprintf_r+0x54>
 801cb28:	ebba 0b04 	subs.w	fp, sl, r4
 801cb2c:	d00b      	beq.n	801cb46 <_svfiprintf_r+0x7e>
 801cb2e:	465b      	mov	r3, fp
 801cb30:	4622      	mov	r2, r4
 801cb32:	4629      	mov	r1, r5
 801cb34:	4638      	mov	r0, r7
 801cb36:	f7ff ff6b 	bl	801ca10 <__ssputs_r>
 801cb3a:	3001      	adds	r0, #1
 801cb3c:	f000 80a7 	beq.w	801cc8e <_svfiprintf_r+0x1c6>
 801cb40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801cb42:	445a      	add	r2, fp
 801cb44:	9209      	str	r2, [sp, #36]	@ 0x24
 801cb46:	f89a 3000 	ldrb.w	r3, [sl]
 801cb4a:	2b00      	cmp	r3, #0
 801cb4c:	f000 809f 	beq.w	801cc8e <_svfiprintf_r+0x1c6>
 801cb50:	2300      	movs	r3, #0
 801cb52:	f04f 32ff 	mov.w	r2, #4294967295
 801cb56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801cb5a:	f10a 0a01 	add.w	sl, sl, #1
 801cb5e:	9304      	str	r3, [sp, #16]
 801cb60:	9307      	str	r3, [sp, #28]
 801cb62:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801cb66:	931a      	str	r3, [sp, #104]	@ 0x68
 801cb68:	4654      	mov	r4, sl
 801cb6a:	2205      	movs	r2, #5
 801cb6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cb70:	484e      	ldr	r0, [pc, #312]	@ (801ccac <_svfiprintf_r+0x1e4>)
 801cb72:	f7e3 fb5d 	bl	8000230 <memchr>
 801cb76:	9a04      	ldr	r2, [sp, #16]
 801cb78:	b9d8      	cbnz	r0, 801cbb2 <_svfiprintf_r+0xea>
 801cb7a:	06d0      	lsls	r0, r2, #27
 801cb7c:	bf44      	itt	mi
 801cb7e:	2320      	movmi	r3, #32
 801cb80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801cb84:	0711      	lsls	r1, r2, #28
 801cb86:	bf44      	itt	mi
 801cb88:	232b      	movmi	r3, #43	@ 0x2b
 801cb8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801cb8e:	f89a 3000 	ldrb.w	r3, [sl]
 801cb92:	2b2a      	cmp	r3, #42	@ 0x2a
 801cb94:	d015      	beq.n	801cbc2 <_svfiprintf_r+0xfa>
 801cb96:	9a07      	ldr	r2, [sp, #28]
 801cb98:	4654      	mov	r4, sl
 801cb9a:	2000      	movs	r0, #0
 801cb9c:	f04f 0c0a 	mov.w	ip, #10
 801cba0:	4621      	mov	r1, r4
 801cba2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801cba6:	3b30      	subs	r3, #48	@ 0x30
 801cba8:	2b09      	cmp	r3, #9
 801cbaa:	d94b      	bls.n	801cc44 <_svfiprintf_r+0x17c>
 801cbac:	b1b0      	cbz	r0, 801cbdc <_svfiprintf_r+0x114>
 801cbae:	9207      	str	r2, [sp, #28]
 801cbb0:	e014      	b.n	801cbdc <_svfiprintf_r+0x114>
 801cbb2:	eba0 0308 	sub.w	r3, r0, r8
 801cbb6:	fa09 f303 	lsl.w	r3, r9, r3
 801cbba:	4313      	orrs	r3, r2
 801cbbc:	9304      	str	r3, [sp, #16]
 801cbbe:	46a2      	mov	sl, r4
 801cbc0:	e7d2      	b.n	801cb68 <_svfiprintf_r+0xa0>
 801cbc2:	9b03      	ldr	r3, [sp, #12]
 801cbc4:	1d19      	adds	r1, r3, #4
 801cbc6:	681b      	ldr	r3, [r3, #0]
 801cbc8:	9103      	str	r1, [sp, #12]
 801cbca:	2b00      	cmp	r3, #0
 801cbcc:	bfbb      	ittet	lt
 801cbce:	425b      	neglt	r3, r3
 801cbd0:	f042 0202 	orrlt.w	r2, r2, #2
 801cbd4:	9307      	strge	r3, [sp, #28]
 801cbd6:	9307      	strlt	r3, [sp, #28]
 801cbd8:	bfb8      	it	lt
 801cbda:	9204      	strlt	r2, [sp, #16]
 801cbdc:	7823      	ldrb	r3, [r4, #0]
 801cbde:	2b2e      	cmp	r3, #46	@ 0x2e
 801cbe0:	d10a      	bne.n	801cbf8 <_svfiprintf_r+0x130>
 801cbe2:	7863      	ldrb	r3, [r4, #1]
 801cbe4:	2b2a      	cmp	r3, #42	@ 0x2a
 801cbe6:	d132      	bne.n	801cc4e <_svfiprintf_r+0x186>
 801cbe8:	9b03      	ldr	r3, [sp, #12]
 801cbea:	1d1a      	adds	r2, r3, #4
 801cbec:	681b      	ldr	r3, [r3, #0]
 801cbee:	9203      	str	r2, [sp, #12]
 801cbf0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801cbf4:	3402      	adds	r4, #2
 801cbf6:	9305      	str	r3, [sp, #20]
 801cbf8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801ccbc <_svfiprintf_r+0x1f4>
 801cbfc:	7821      	ldrb	r1, [r4, #0]
 801cbfe:	2203      	movs	r2, #3
 801cc00:	4650      	mov	r0, sl
 801cc02:	f7e3 fb15 	bl	8000230 <memchr>
 801cc06:	b138      	cbz	r0, 801cc18 <_svfiprintf_r+0x150>
 801cc08:	9b04      	ldr	r3, [sp, #16]
 801cc0a:	eba0 000a 	sub.w	r0, r0, sl
 801cc0e:	2240      	movs	r2, #64	@ 0x40
 801cc10:	4082      	lsls	r2, r0
 801cc12:	4313      	orrs	r3, r2
 801cc14:	3401      	adds	r4, #1
 801cc16:	9304      	str	r3, [sp, #16]
 801cc18:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cc1c:	4824      	ldr	r0, [pc, #144]	@ (801ccb0 <_svfiprintf_r+0x1e8>)
 801cc1e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801cc22:	2206      	movs	r2, #6
 801cc24:	f7e3 fb04 	bl	8000230 <memchr>
 801cc28:	2800      	cmp	r0, #0
 801cc2a:	d036      	beq.n	801cc9a <_svfiprintf_r+0x1d2>
 801cc2c:	4b21      	ldr	r3, [pc, #132]	@ (801ccb4 <_svfiprintf_r+0x1ec>)
 801cc2e:	bb1b      	cbnz	r3, 801cc78 <_svfiprintf_r+0x1b0>
 801cc30:	9b03      	ldr	r3, [sp, #12]
 801cc32:	3307      	adds	r3, #7
 801cc34:	f023 0307 	bic.w	r3, r3, #7
 801cc38:	3308      	adds	r3, #8
 801cc3a:	9303      	str	r3, [sp, #12]
 801cc3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cc3e:	4433      	add	r3, r6
 801cc40:	9309      	str	r3, [sp, #36]	@ 0x24
 801cc42:	e76a      	b.n	801cb1a <_svfiprintf_r+0x52>
 801cc44:	fb0c 3202 	mla	r2, ip, r2, r3
 801cc48:	460c      	mov	r4, r1
 801cc4a:	2001      	movs	r0, #1
 801cc4c:	e7a8      	b.n	801cba0 <_svfiprintf_r+0xd8>
 801cc4e:	2300      	movs	r3, #0
 801cc50:	3401      	adds	r4, #1
 801cc52:	9305      	str	r3, [sp, #20]
 801cc54:	4619      	mov	r1, r3
 801cc56:	f04f 0c0a 	mov.w	ip, #10
 801cc5a:	4620      	mov	r0, r4
 801cc5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cc60:	3a30      	subs	r2, #48	@ 0x30
 801cc62:	2a09      	cmp	r2, #9
 801cc64:	d903      	bls.n	801cc6e <_svfiprintf_r+0x1a6>
 801cc66:	2b00      	cmp	r3, #0
 801cc68:	d0c6      	beq.n	801cbf8 <_svfiprintf_r+0x130>
 801cc6a:	9105      	str	r1, [sp, #20]
 801cc6c:	e7c4      	b.n	801cbf8 <_svfiprintf_r+0x130>
 801cc6e:	fb0c 2101 	mla	r1, ip, r1, r2
 801cc72:	4604      	mov	r4, r0
 801cc74:	2301      	movs	r3, #1
 801cc76:	e7f0      	b.n	801cc5a <_svfiprintf_r+0x192>
 801cc78:	ab03      	add	r3, sp, #12
 801cc7a:	9300      	str	r3, [sp, #0]
 801cc7c:	462a      	mov	r2, r5
 801cc7e:	4b0e      	ldr	r3, [pc, #56]	@ (801ccb8 <_svfiprintf_r+0x1f0>)
 801cc80:	a904      	add	r1, sp, #16
 801cc82:	4638      	mov	r0, r7
 801cc84:	f3af 8000 	nop.w
 801cc88:	1c42      	adds	r2, r0, #1
 801cc8a:	4606      	mov	r6, r0
 801cc8c:	d1d6      	bne.n	801cc3c <_svfiprintf_r+0x174>
 801cc8e:	89ab      	ldrh	r3, [r5, #12]
 801cc90:	065b      	lsls	r3, r3, #25
 801cc92:	f53f af2d 	bmi.w	801caf0 <_svfiprintf_r+0x28>
 801cc96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801cc98:	e72c      	b.n	801caf4 <_svfiprintf_r+0x2c>
 801cc9a:	ab03      	add	r3, sp, #12
 801cc9c:	9300      	str	r3, [sp, #0]
 801cc9e:	462a      	mov	r2, r5
 801cca0:	4b05      	ldr	r3, [pc, #20]	@ (801ccb8 <_svfiprintf_r+0x1f0>)
 801cca2:	a904      	add	r1, sp, #16
 801cca4:	4638      	mov	r0, r7
 801cca6:	f000 f9bb 	bl	801d020 <_printf_i>
 801ccaa:	e7ed      	b.n	801cc88 <_svfiprintf_r+0x1c0>
 801ccac:	0803748c 	.word	0x0803748c
 801ccb0:	08037496 	.word	0x08037496
 801ccb4:	00000000 	.word	0x00000000
 801ccb8:	0801ca11 	.word	0x0801ca11
 801ccbc:	08037492 	.word	0x08037492

0801ccc0 <__sfputc_r>:
 801ccc0:	6893      	ldr	r3, [r2, #8]
 801ccc2:	3b01      	subs	r3, #1
 801ccc4:	2b00      	cmp	r3, #0
 801ccc6:	b410      	push	{r4}
 801ccc8:	6093      	str	r3, [r2, #8]
 801ccca:	da08      	bge.n	801ccde <__sfputc_r+0x1e>
 801cccc:	6994      	ldr	r4, [r2, #24]
 801ccce:	42a3      	cmp	r3, r4
 801ccd0:	db01      	blt.n	801ccd6 <__sfputc_r+0x16>
 801ccd2:	290a      	cmp	r1, #10
 801ccd4:	d103      	bne.n	801ccde <__sfputc_r+0x1e>
 801ccd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ccda:	f7ff bc4c 	b.w	801c576 <__swbuf_r>
 801ccde:	6813      	ldr	r3, [r2, #0]
 801cce0:	1c58      	adds	r0, r3, #1
 801cce2:	6010      	str	r0, [r2, #0]
 801cce4:	7019      	strb	r1, [r3, #0]
 801cce6:	4608      	mov	r0, r1
 801cce8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ccec:	4770      	bx	lr

0801ccee <__sfputs_r>:
 801ccee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ccf0:	4606      	mov	r6, r0
 801ccf2:	460f      	mov	r7, r1
 801ccf4:	4614      	mov	r4, r2
 801ccf6:	18d5      	adds	r5, r2, r3
 801ccf8:	42ac      	cmp	r4, r5
 801ccfa:	d101      	bne.n	801cd00 <__sfputs_r+0x12>
 801ccfc:	2000      	movs	r0, #0
 801ccfe:	e007      	b.n	801cd10 <__sfputs_r+0x22>
 801cd00:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cd04:	463a      	mov	r2, r7
 801cd06:	4630      	mov	r0, r6
 801cd08:	f7ff ffda 	bl	801ccc0 <__sfputc_r>
 801cd0c:	1c43      	adds	r3, r0, #1
 801cd0e:	d1f3      	bne.n	801ccf8 <__sfputs_r+0xa>
 801cd10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801cd14 <_vfiprintf_r>:
 801cd14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cd18:	460d      	mov	r5, r1
 801cd1a:	b09d      	sub	sp, #116	@ 0x74
 801cd1c:	4614      	mov	r4, r2
 801cd1e:	4698      	mov	r8, r3
 801cd20:	4606      	mov	r6, r0
 801cd22:	b118      	cbz	r0, 801cd2c <_vfiprintf_r+0x18>
 801cd24:	6a03      	ldr	r3, [r0, #32]
 801cd26:	b90b      	cbnz	r3, 801cd2c <_vfiprintf_r+0x18>
 801cd28:	f7ff fb0c 	bl	801c344 <__sinit>
 801cd2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801cd2e:	07d9      	lsls	r1, r3, #31
 801cd30:	d405      	bmi.n	801cd3e <_vfiprintf_r+0x2a>
 801cd32:	89ab      	ldrh	r3, [r5, #12]
 801cd34:	059a      	lsls	r2, r3, #22
 801cd36:	d402      	bmi.n	801cd3e <_vfiprintf_r+0x2a>
 801cd38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801cd3a:	f7ff fdaa 	bl	801c892 <__retarget_lock_acquire_recursive>
 801cd3e:	89ab      	ldrh	r3, [r5, #12]
 801cd40:	071b      	lsls	r3, r3, #28
 801cd42:	d501      	bpl.n	801cd48 <_vfiprintf_r+0x34>
 801cd44:	692b      	ldr	r3, [r5, #16]
 801cd46:	b99b      	cbnz	r3, 801cd70 <_vfiprintf_r+0x5c>
 801cd48:	4629      	mov	r1, r5
 801cd4a:	4630      	mov	r0, r6
 801cd4c:	f7ff fc52 	bl	801c5f4 <__swsetup_r>
 801cd50:	b170      	cbz	r0, 801cd70 <_vfiprintf_r+0x5c>
 801cd52:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801cd54:	07dc      	lsls	r4, r3, #31
 801cd56:	d504      	bpl.n	801cd62 <_vfiprintf_r+0x4e>
 801cd58:	f04f 30ff 	mov.w	r0, #4294967295
 801cd5c:	b01d      	add	sp, #116	@ 0x74
 801cd5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cd62:	89ab      	ldrh	r3, [r5, #12]
 801cd64:	0598      	lsls	r0, r3, #22
 801cd66:	d4f7      	bmi.n	801cd58 <_vfiprintf_r+0x44>
 801cd68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801cd6a:	f7ff fd93 	bl	801c894 <__retarget_lock_release_recursive>
 801cd6e:	e7f3      	b.n	801cd58 <_vfiprintf_r+0x44>
 801cd70:	2300      	movs	r3, #0
 801cd72:	9309      	str	r3, [sp, #36]	@ 0x24
 801cd74:	2320      	movs	r3, #32
 801cd76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801cd7a:	f8cd 800c 	str.w	r8, [sp, #12]
 801cd7e:	2330      	movs	r3, #48	@ 0x30
 801cd80:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801cf30 <_vfiprintf_r+0x21c>
 801cd84:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801cd88:	f04f 0901 	mov.w	r9, #1
 801cd8c:	4623      	mov	r3, r4
 801cd8e:	469a      	mov	sl, r3
 801cd90:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cd94:	b10a      	cbz	r2, 801cd9a <_vfiprintf_r+0x86>
 801cd96:	2a25      	cmp	r2, #37	@ 0x25
 801cd98:	d1f9      	bne.n	801cd8e <_vfiprintf_r+0x7a>
 801cd9a:	ebba 0b04 	subs.w	fp, sl, r4
 801cd9e:	d00b      	beq.n	801cdb8 <_vfiprintf_r+0xa4>
 801cda0:	465b      	mov	r3, fp
 801cda2:	4622      	mov	r2, r4
 801cda4:	4629      	mov	r1, r5
 801cda6:	4630      	mov	r0, r6
 801cda8:	f7ff ffa1 	bl	801ccee <__sfputs_r>
 801cdac:	3001      	adds	r0, #1
 801cdae:	f000 80a7 	beq.w	801cf00 <_vfiprintf_r+0x1ec>
 801cdb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801cdb4:	445a      	add	r2, fp
 801cdb6:	9209      	str	r2, [sp, #36]	@ 0x24
 801cdb8:	f89a 3000 	ldrb.w	r3, [sl]
 801cdbc:	2b00      	cmp	r3, #0
 801cdbe:	f000 809f 	beq.w	801cf00 <_vfiprintf_r+0x1ec>
 801cdc2:	2300      	movs	r3, #0
 801cdc4:	f04f 32ff 	mov.w	r2, #4294967295
 801cdc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801cdcc:	f10a 0a01 	add.w	sl, sl, #1
 801cdd0:	9304      	str	r3, [sp, #16]
 801cdd2:	9307      	str	r3, [sp, #28]
 801cdd4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801cdd8:	931a      	str	r3, [sp, #104]	@ 0x68
 801cdda:	4654      	mov	r4, sl
 801cddc:	2205      	movs	r2, #5
 801cdde:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cde2:	4853      	ldr	r0, [pc, #332]	@ (801cf30 <_vfiprintf_r+0x21c>)
 801cde4:	f7e3 fa24 	bl	8000230 <memchr>
 801cde8:	9a04      	ldr	r2, [sp, #16]
 801cdea:	b9d8      	cbnz	r0, 801ce24 <_vfiprintf_r+0x110>
 801cdec:	06d1      	lsls	r1, r2, #27
 801cdee:	bf44      	itt	mi
 801cdf0:	2320      	movmi	r3, #32
 801cdf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801cdf6:	0713      	lsls	r3, r2, #28
 801cdf8:	bf44      	itt	mi
 801cdfa:	232b      	movmi	r3, #43	@ 0x2b
 801cdfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ce00:	f89a 3000 	ldrb.w	r3, [sl]
 801ce04:	2b2a      	cmp	r3, #42	@ 0x2a
 801ce06:	d015      	beq.n	801ce34 <_vfiprintf_r+0x120>
 801ce08:	9a07      	ldr	r2, [sp, #28]
 801ce0a:	4654      	mov	r4, sl
 801ce0c:	2000      	movs	r0, #0
 801ce0e:	f04f 0c0a 	mov.w	ip, #10
 801ce12:	4621      	mov	r1, r4
 801ce14:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ce18:	3b30      	subs	r3, #48	@ 0x30
 801ce1a:	2b09      	cmp	r3, #9
 801ce1c:	d94b      	bls.n	801ceb6 <_vfiprintf_r+0x1a2>
 801ce1e:	b1b0      	cbz	r0, 801ce4e <_vfiprintf_r+0x13a>
 801ce20:	9207      	str	r2, [sp, #28]
 801ce22:	e014      	b.n	801ce4e <_vfiprintf_r+0x13a>
 801ce24:	eba0 0308 	sub.w	r3, r0, r8
 801ce28:	fa09 f303 	lsl.w	r3, r9, r3
 801ce2c:	4313      	orrs	r3, r2
 801ce2e:	9304      	str	r3, [sp, #16]
 801ce30:	46a2      	mov	sl, r4
 801ce32:	e7d2      	b.n	801cdda <_vfiprintf_r+0xc6>
 801ce34:	9b03      	ldr	r3, [sp, #12]
 801ce36:	1d19      	adds	r1, r3, #4
 801ce38:	681b      	ldr	r3, [r3, #0]
 801ce3a:	9103      	str	r1, [sp, #12]
 801ce3c:	2b00      	cmp	r3, #0
 801ce3e:	bfbb      	ittet	lt
 801ce40:	425b      	neglt	r3, r3
 801ce42:	f042 0202 	orrlt.w	r2, r2, #2
 801ce46:	9307      	strge	r3, [sp, #28]
 801ce48:	9307      	strlt	r3, [sp, #28]
 801ce4a:	bfb8      	it	lt
 801ce4c:	9204      	strlt	r2, [sp, #16]
 801ce4e:	7823      	ldrb	r3, [r4, #0]
 801ce50:	2b2e      	cmp	r3, #46	@ 0x2e
 801ce52:	d10a      	bne.n	801ce6a <_vfiprintf_r+0x156>
 801ce54:	7863      	ldrb	r3, [r4, #1]
 801ce56:	2b2a      	cmp	r3, #42	@ 0x2a
 801ce58:	d132      	bne.n	801cec0 <_vfiprintf_r+0x1ac>
 801ce5a:	9b03      	ldr	r3, [sp, #12]
 801ce5c:	1d1a      	adds	r2, r3, #4
 801ce5e:	681b      	ldr	r3, [r3, #0]
 801ce60:	9203      	str	r2, [sp, #12]
 801ce62:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801ce66:	3402      	adds	r4, #2
 801ce68:	9305      	str	r3, [sp, #20]
 801ce6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801cf40 <_vfiprintf_r+0x22c>
 801ce6e:	7821      	ldrb	r1, [r4, #0]
 801ce70:	2203      	movs	r2, #3
 801ce72:	4650      	mov	r0, sl
 801ce74:	f7e3 f9dc 	bl	8000230 <memchr>
 801ce78:	b138      	cbz	r0, 801ce8a <_vfiprintf_r+0x176>
 801ce7a:	9b04      	ldr	r3, [sp, #16]
 801ce7c:	eba0 000a 	sub.w	r0, r0, sl
 801ce80:	2240      	movs	r2, #64	@ 0x40
 801ce82:	4082      	lsls	r2, r0
 801ce84:	4313      	orrs	r3, r2
 801ce86:	3401      	adds	r4, #1
 801ce88:	9304      	str	r3, [sp, #16]
 801ce8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ce8e:	4829      	ldr	r0, [pc, #164]	@ (801cf34 <_vfiprintf_r+0x220>)
 801ce90:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801ce94:	2206      	movs	r2, #6
 801ce96:	f7e3 f9cb 	bl	8000230 <memchr>
 801ce9a:	2800      	cmp	r0, #0
 801ce9c:	d03f      	beq.n	801cf1e <_vfiprintf_r+0x20a>
 801ce9e:	4b26      	ldr	r3, [pc, #152]	@ (801cf38 <_vfiprintf_r+0x224>)
 801cea0:	bb1b      	cbnz	r3, 801ceea <_vfiprintf_r+0x1d6>
 801cea2:	9b03      	ldr	r3, [sp, #12]
 801cea4:	3307      	adds	r3, #7
 801cea6:	f023 0307 	bic.w	r3, r3, #7
 801ceaa:	3308      	adds	r3, #8
 801ceac:	9303      	str	r3, [sp, #12]
 801ceae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ceb0:	443b      	add	r3, r7
 801ceb2:	9309      	str	r3, [sp, #36]	@ 0x24
 801ceb4:	e76a      	b.n	801cd8c <_vfiprintf_r+0x78>
 801ceb6:	fb0c 3202 	mla	r2, ip, r2, r3
 801ceba:	460c      	mov	r4, r1
 801cebc:	2001      	movs	r0, #1
 801cebe:	e7a8      	b.n	801ce12 <_vfiprintf_r+0xfe>
 801cec0:	2300      	movs	r3, #0
 801cec2:	3401      	adds	r4, #1
 801cec4:	9305      	str	r3, [sp, #20]
 801cec6:	4619      	mov	r1, r3
 801cec8:	f04f 0c0a 	mov.w	ip, #10
 801cecc:	4620      	mov	r0, r4
 801cece:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ced2:	3a30      	subs	r2, #48	@ 0x30
 801ced4:	2a09      	cmp	r2, #9
 801ced6:	d903      	bls.n	801cee0 <_vfiprintf_r+0x1cc>
 801ced8:	2b00      	cmp	r3, #0
 801ceda:	d0c6      	beq.n	801ce6a <_vfiprintf_r+0x156>
 801cedc:	9105      	str	r1, [sp, #20]
 801cede:	e7c4      	b.n	801ce6a <_vfiprintf_r+0x156>
 801cee0:	fb0c 2101 	mla	r1, ip, r1, r2
 801cee4:	4604      	mov	r4, r0
 801cee6:	2301      	movs	r3, #1
 801cee8:	e7f0      	b.n	801cecc <_vfiprintf_r+0x1b8>
 801ceea:	ab03      	add	r3, sp, #12
 801ceec:	9300      	str	r3, [sp, #0]
 801ceee:	462a      	mov	r2, r5
 801cef0:	4b12      	ldr	r3, [pc, #72]	@ (801cf3c <_vfiprintf_r+0x228>)
 801cef2:	a904      	add	r1, sp, #16
 801cef4:	4630      	mov	r0, r6
 801cef6:	f3af 8000 	nop.w
 801cefa:	4607      	mov	r7, r0
 801cefc:	1c78      	adds	r0, r7, #1
 801cefe:	d1d6      	bne.n	801ceae <_vfiprintf_r+0x19a>
 801cf00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801cf02:	07d9      	lsls	r1, r3, #31
 801cf04:	d405      	bmi.n	801cf12 <_vfiprintf_r+0x1fe>
 801cf06:	89ab      	ldrh	r3, [r5, #12]
 801cf08:	059a      	lsls	r2, r3, #22
 801cf0a:	d402      	bmi.n	801cf12 <_vfiprintf_r+0x1fe>
 801cf0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801cf0e:	f7ff fcc1 	bl	801c894 <__retarget_lock_release_recursive>
 801cf12:	89ab      	ldrh	r3, [r5, #12]
 801cf14:	065b      	lsls	r3, r3, #25
 801cf16:	f53f af1f 	bmi.w	801cd58 <_vfiprintf_r+0x44>
 801cf1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801cf1c:	e71e      	b.n	801cd5c <_vfiprintf_r+0x48>
 801cf1e:	ab03      	add	r3, sp, #12
 801cf20:	9300      	str	r3, [sp, #0]
 801cf22:	462a      	mov	r2, r5
 801cf24:	4b05      	ldr	r3, [pc, #20]	@ (801cf3c <_vfiprintf_r+0x228>)
 801cf26:	a904      	add	r1, sp, #16
 801cf28:	4630      	mov	r0, r6
 801cf2a:	f000 f879 	bl	801d020 <_printf_i>
 801cf2e:	e7e4      	b.n	801cefa <_vfiprintf_r+0x1e6>
 801cf30:	0803748c 	.word	0x0803748c
 801cf34:	08037496 	.word	0x08037496
 801cf38:	00000000 	.word	0x00000000
 801cf3c:	0801ccef 	.word	0x0801ccef
 801cf40:	08037492 	.word	0x08037492

0801cf44 <_printf_common>:
 801cf44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cf48:	4616      	mov	r6, r2
 801cf4a:	4698      	mov	r8, r3
 801cf4c:	688a      	ldr	r2, [r1, #8]
 801cf4e:	690b      	ldr	r3, [r1, #16]
 801cf50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801cf54:	4293      	cmp	r3, r2
 801cf56:	bfb8      	it	lt
 801cf58:	4613      	movlt	r3, r2
 801cf5a:	6033      	str	r3, [r6, #0]
 801cf5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801cf60:	4607      	mov	r7, r0
 801cf62:	460c      	mov	r4, r1
 801cf64:	b10a      	cbz	r2, 801cf6a <_printf_common+0x26>
 801cf66:	3301      	adds	r3, #1
 801cf68:	6033      	str	r3, [r6, #0]
 801cf6a:	6823      	ldr	r3, [r4, #0]
 801cf6c:	0699      	lsls	r1, r3, #26
 801cf6e:	bf42      	ittt	mi
 801cf70:	6833      	ldrmi	r3, [r6, #0]
 801cf72:	3302      	addmi	r3, #2
 801cf74:	6033      	strmi	r3, [r6, #0]
 801cf76:	6825      	ldr	r5, [r4, #0]
 801cf78:	f015 0506 	ands.w	r5, r5, #6
 801cf7c:	d106      	bne.n	801cf8c <_printf_common+0x48>
 801cf7e:	f104 0a19 	add.w	sl, r4, #25
 801cf82:	68e3      	ldr	r3, [r4, #12]
 801cf84:	6832      	ldr	r2, [r6, #0]
 801cf86:	1a9b      	subs	r3, r3, r2
 801cf88:	42ab      	cmp	r3, r5
 801cf8a:	dc26      	bgt.n	801cfda <_printf_common+0x96>
 801cf8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801cf90:	6822      	ldr	r2, [r4, #0]
 801cf92:	3b00      	subs	r3, #0
 801cf94:	bf18      	it	ne
 801cf96:	2301      	movne	r3, #1
 801cf98:	0692      	lsls	r2, r2, #26
 801cf9a:	d42b      	bmi.n	801cff4 <_printf_common+0xb0>
 801cf9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801cfa0:	4641      	mov	r1, r8
 801cfa2:	4638      	mov	r0, r7
 801cfa4:	47c8      	blx	r9
 801cfa6:	3001      	adds	r0, #1
 801cfa8:	d01e      	beq.n	801cfe8 <_printf_common+0xa4>
 801cfaa:	6823      	ldr	r3, [r4, #0]
 801cfac:	6922      	ldr	r2, [r4, #16]
 801cfae:	f003 0306 	and.w	r3, r3, #6
 801cfb2:	2b04      	cmp	r3, #4
 801cfb4:	bf02      	ittt	eq
 801cfb6:	68e5      	ldreq	r5, [r4, #12]
 801cfb8:	6833      	ldreq	r3, [r6, #0]
 801cfba:	1aed      	subeq	r5, r5, r3
 801cfbc:	68a3      	ldr	r3, [r4, #8]
 801cfbe:	bf0c      	ite	eq
 801cfc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801cfc4:	2500      	movne	r5, #0
 801cfc6:	4293      	cmp	r3, r2
 801cfc8:	bfc4      	itt	gt
 801cfca:	1a9b      	subgt	r3, r3, r2
 801cfcc:	18ed      	addgt	r5, r5, r3
 801cfce:	2600      	movs	r6, #0
 801cfd0:	341a      	adds	r4, #26
 801cfd2:	42b5      	cmp	r5, r6
 801cfd4:	d11a      	bne.n	801d00c <_printf_common+0xc8>
 801cfd6:	2000      	movs	r0, #0
 801cfd8:	e008      	b.n	801cfec <_printf_common+0xa8>
 801cfda:	2301      	movs	r3, #1
 801cfdc:	4652      	mov	r2, sl
 801cfde:	4641      	mov	r1, r8
 801cfe0:	4638      	mov	r0, r7
 801cfe2:	47c8      	blx	r9
 801cfe4:	3001      	adds	r0, #1
 801cfe6:	d103      	bne.n	801cff0 <_printf_common+0xac>
 801cfe8:	f04f 30ff 	mov.w	r0, #4294967295
 801cfec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cff0:	3501      	adds	r5, #1
 801cff2:	e7c6      	b.n	801cf82 <_printf_common+0x3e>
 801cff4:	18e1      	adds	r1, r4, r3
 801cff6:	1c5a      	adds	r2, r3, #1
 801cff8:	2030      	movs	r0, #48	@ 0x30
 801cffa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801cffe:	4422      	add	r2, r4
 801d000:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801d004:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801d008:	3302      	adds	r3, #2
 801d00a:	e7c7      	b.n	801cf9c <_printf_common+0x58>
 801d00c:	2301      	movs	r3, #1
 801d00e:	4622      	mov	r2, r4
 801d010:	4641      	mov	r1, r8
 801d012:	4638      	mov	r0, r7
 801d014:	47c8      	blx	r9
 801d016:	3001      	adds	r0, #1
 801d018:	d0e6      	beq.n	801cfe8 <_printf_common+0xa4>
 801d01a:	3601      	adds	r6, #1
 801d01c:	e7d9      	b.n	801cfd2 <_printf_common+0x8e>
	...

0801d020 <_printf_i>:
 801d020:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801d024:	7e0f      	ldrb	r7, [r1, #24]
 801d026:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801d028:	2f78      	cmp	r7, #120	@ 0x78
 801d02a:	4691      	mov	r9, r2
 801d02c:	4680      	mov	r8, r0
 801d02e:	460c      	mov	r4, r1
 801d030:	469a      	mov	sl, r3
 801d032:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801d036:	d807      	bhi.n	801d048 <_printf_i+0x28>
 801d038:	2f62      	cmp	r7, #98	@ 0x62
 801d03a:	d80a      	bhi.n	801d052 <_printf_i+0x32>
 801d03c:	2f00      	cmp	r7, #0
 801d03e:	f000 80d1 	beq.w	801d1e4 <_printf_i+0x1c4>
 801d042:	2f58      	cmp	r7, #88	@ 0x58
 801d044:	f000 80b8 	beq.w	801d1b8 <_printf_i+0x198>
 801d048:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d04c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801d050:	e03a      	b.n	801d0c8 <_printf_i+0xa8>
 801d052:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801d056:	2b15      	cmp	r3, #21
 801d058:	d8f6      	bhi.n	801d048 <_printf_i+0x28>
 801d05a:	a101      	add	r1, pc, #4	@ (adr r1, 801d060 <_printf_i+0x40>)
 801d05c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801d060:	0801d0b9 	.word	0x0801d0b9
 801d064:	0801d0cd 	.word	0x0801d0cd
 801d068:	0801d049 	.word	0x0801d049
 801d06c:	0801d049 	.word	0x0801d049
 801d070:	0801d049 	.word	0x0801d049
 801d074:	0801d049 	.word	0x0801d049
 801d078:	0801d0cd 	.word	0x0801d0cd
 801d07c:	0801d049 	.word	0x0801d049
 801d080:	0801d049 	.word	0x0801d049
 801d084:	0801d049 	.word	0x0801d049
 801d088:	0801d049 	.word	0x0801d049
 801d08c:	0801d1cb 	.word	0x0801d1cb
 801d090:	0801d0f7 	.word	0x0801d0f7
 801d094:	0801d185 	.word	0x0801d185
 801d098:	0801d049 	.word	0x0801d049
 801d09c:	0801d049 	.word	0x0801d049
 801d0a0:	0801d1ed 	.word	0x0801d1ed
 801d0a4:	0801d049 	.word	0x0801d049
 801d0a8:	0801d0f7 	.word	0x0801d0f7
 801d0ac:	0801d049 	.word	0x0801d049
 801d0b0:	0801d049 	.word	0x0801d049
 801d0b4:	0801d18d 	.word	0x0801d18d
 801d0b8:	6833      	ldr	r3, [r6, #0]
 801d0ba:	1d1a      	adds	r2, r3, #4
 801d0bc:	681b      	ldr	r3, [r3, #0]
 801d0be:	6032      	str	r2, [r6, #0]
 801d0c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d0c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801d0c8:	2301      	movs	r3, #1
 801d0ca:	e09c      	b.n	801d206 <_printf_i+0x1e6>
 801d0cc:	6833      	ldr	r3, [r6, #0]
 801d0ce:	6820      	ldr	r0, [r4, #0]
 801d0d0:	1d19      	adds	r1, r3, #4
 801d0d2:	6031      	str	r1, [r6, #0]
 801d0d4:	0606      	lsls	r6, r0, #24
 801d0d6:	d501      	bpl.n	801d0dc <_printf_i+0xbc>
 801d0d8:	681d      	ldr	r5, [r3, #0]
 801d0da:	e003      	b.n	801d0e4 <_printf_i+0xc4>
 801d0dc:	0645      	lsls	r5, r0, #25
 801d0de:	d5fb      	bpl.n	801d0d8 <_printf_i+0xb8>
 801d0e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 801d0e4:	2d00      	cmp	r5, #0
 801d0e6:	da03      	bge.n	801d0f0 <_printf_i+0xd0>
 801d0e8:	232d      	movs	r3, #45	@ 0x2d
 801d0ea:	426d      	negs	r5, r5
 801d0ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d0f0:	4858      	ldr	r0, [pc, #352]	@ (801d254 <_printf_i+0x234>)
 801d0f2:	230a      	movs	r3, #10
 801d0f4:	e011      	b.n	801d11a <_printf_i+0xfa>
 801d0f6:	6821      	ldr	r1, [r4, #0]
 801d0f8:	6833      	ldr	r3, [r6, #0]
 801d0fa:	0608      	lsls	r0, r1, #24
 801d0fc:	f853 5b04 	ldr.w	r5, [r3], #4
 801d100:	d402      	bmi.n	801d108 <_printf_i+0xe8>
 801d102:	0649      	lsls	r1, r1, #25
 801d104:	bf48      	it	mi
 801d106:	b2ad      	uxthmi	r5, r5
 801d108:	2f6f      	cmp	r7, #111	@ 0x6f
 801d10a:	4852      	ldr	r0, [pc, #328]	@ (801d254 <_printf_i+0x234>)
 801d10c:	6033      	str	r3, [r6, #0]
 801d10e:	bf14      	ite	ne
 801d110:	230a      	movne	r3, #10
 801d112:	2308      	moveq	r3, #8
 801d114:	2100      	movs	r1, #0
 801d116:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801d11a:	6866      	ldr	r6, [r4, #4]
 801d11c:	60a6      	str	r6, [r4, #8]
 801d11e:	2e00      	cmp	r6, #0
 801d120:	db05      	blt.n	801d12e <_printf_i+0x10e>
 801d122:	6821      	ldr	r1, [r4, #0]
 801d124:	432e      	orrs	r6, r5
 801d126:	f021 0104 	bic.w	r1, r1, #4
 801d12a:	6021      	str	r1, [r4, #0]
 801d12c:	d04b      	beq.n	801d1c6 <_printf_i+0x1a6>
 801d12e:	4616      	mov	r6, r2
 801d130:	fbb5 f1f3 	udiv	r1, r5, r3
 801d134:	fb03 5711 	mls	r7, r3, r1, r5
 801d138:	5dc7      	ldrb	r7, [r0, r7]
 801d13a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801d13e:	462f      	mov	r7, r5
 801d140:	42bb      	cmp	r3, r7
 801d142:	460d      	mov	r5, r1
 801d144:	d9f4      	bls.n	801d130 <_printf_i+0x110>
 801d146:	2b08      	cmp	r3, #8
 801d148:	d10b      	bne.n	801d162 <_printf_i+0x142>
 801d14a:	6823      	ldr	r3, [r4, #0]
 801d14c:	07df      	lsls	r7, r3, #31
 801d14e:	d508      	bpl.n	801d162 <_printf_i+0x142>
 801d150:	6923      	ldr	r3, [r4, #16]
 801d152:	6861      	ldr	r1, [r4, #4]
 801d154:	4299      	cmp	r1, r3
 801d156:	bfde      	ittt	le
 801d158:	2330      	movle	r3, #48	@ 0x30
 801d15a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801d15e:	f106 36ff 	addle.w	r6, r6, #4294967295
 801d162:	1b92      	subs	r2, r2, r6
 801d164:	6122      	str	r2, [r4, #16]
 801d166:	f8cd a000 	str.w	sl, [sp]
 801d16a:	464b      	mov	r3, r9
 801d16c:	aa03      	add	r2, sp, #12
 801d16e:	4621      	mov	r1, r4
 801d170:	4640      	mov	r0, r8
 801d172:	f7ff fee7 	bl	801cf44 <_printf_common>
 801d176:	3001      	adds	r0, #1
 801d178:	d14a      	bne.n	801d210 <_printf_i+0x1f0>
 801d17a:	f04f 30ff 	mov.w	r0, #4294967295
 801d17e:	b004      	add	sp, #16
 801d180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d184:	6823      	ldr	r3, [r4, #0]
 801d186:	f043 0320 	orr.w	r3, r3, #32
 801d18a:	6023      	str	r3, [r4, #0]
 801d18c:	4832      	ldr	r0, [pc, #200]	@ (801d258 <_printf_i+0x238>)
 801d18e:	2778      	movs	r7, #120	@ 0x78
 801d190:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801d194:	6823      	ldr	r3, [r4, #0]
 801d196:	6831      	ldr	r1, [r6, #0]
 801d198:	061f      	lsls	r7, r3, #24
 801d19a:	f851 5b04 	ldr.w	r5, [r1], #4
 801d19e:	d402      	bmi.n	801d1a6 <_printf_i+0x186>
 801d1a0:	065f      	lsls	r7, r3, #25
 801d1a2:	bf48      	it	mi
 801d1a4:	b2ad      	uxthmi	r5, r5
 801d1a6:	6031      	str	r1, [r6, #0]
 801d1a8:	07d9      	lsls	r1, r3, #31
 801d1aa:	bf44      	itt	mi
 801d1ac:	f043 0320 	orrmi.w	r3, r3, #32
 801d1b0:	6023      	strmi	r3, [r4, #0]
 801d1b2:	b11d      	cbz	r5, 801d1bc <_printf_i+0x19c>
 801d1b4:	2310      	movs	r3, #16
 801d1b6:	e7ad      	b.n	801d114 <_printf_i+0xf4>
 801d1b8:	4826      	ldr	r0, [pc, #152]	@ (801d254 <_printf_i+0x234>)
 801d1ba:	e7e9      	b.n	801d190 <_printf_i+0x170>
 801d1bc:	6823      	ldr	r3, [r4, #0]
 801d1be:	f023 0320 	bic.w	r3, r3, #32
 801d1c2:	6023      	str	r3, [r4, #0]
 801d1c4:	e7f6      	b.n	801d1b4 <_printf_i+0x194>
 801d1c6:	4616      	mov	r6, r2
 801d1c8:	e7bd      	b.n	801d146 <_printf_i+0x126>
 801d1ca:	6833      	ldr	r3, [r6, #0]
 801d1cc:	6825      	ldr	r5, [r4, #0]
 801d1ce:	6961      	ldr	r1, [r4, #20]
 801d1d0:	1d18      	adds	r0, r3, #4
 801d1d2:	6030      	str	r0, [r6, #0]
 801d1d4:	062e      	lsls	r6, r5, #24
 801d1d6:	681b      	ldr	r3, [r3, #0]
 801d1d8:	d501      	bpl.n	801d1de <_printf_i+0x1be>
 801d1da:	6019      	str	r1, [r3, #0]
 801d1dc:	e002      	b.n	801d1e4 <_printf_i+0x1c4>
 801d1de:	0668      	lsls	r0, r5, #25
 801d1e0:	d5fb      	bpl.n	801d1da <_printf_i+0x1ba>
 801d1e2:	8019      	strh	r1, [r3, #0]
 801d1e4:	2300      	movs	r3, #0
 801d1e6:	6123      	str	r3, [r4, #16]
 801d1e8:	4616      	mov	r6, r2
 801d1ea:	e7bc      	b.n	801d166 <_printf_i+0x146>
 801d1ec:	6833      	ldr	r3, [r6, #0]
 801d1ee:	1d1a      	adds	r2, r3, #4
 801d1f0:	6032      	str	r2, [r6, #0]
 801d1f2:	681e      	ldr	r6, [r3, #0]
 801d1f4:	6862      	ldr	r2, [r4, #4]
 801d1f6:	2100      	movs	r1, #0
 801d1f8:	4630      	mov	r0, r6
 801d1fa:	f7e3 f819 	bl	8000230 <memchr>
 801d1fe:	b108      	cbz	r0, 801d204 <_printf_i+0x1e4>
 801d200:	1b80      	subs	r0, r0, r6
 801d202:	6060      	str	r0, [r4, #4]
 801d204:	6863      	ldr	r3, [r4, #4]
 801d206:	6123      	str	r3, [r4, #16]
 801d208:	2300      	movs	r3, #0
 801d20a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d20e:	e7aa      	b.n	801d166 <_printf_i+0x146>
 801d210:	6923      	ldr	r3, [r4, #16]
 801d212:	4632      	mov	r2, r6
 801d214:	4649      	mov	r1, r9
 801d216:	4640      	mov	r0, r8
 801d218:	47d0      	blx	sl
 801d21a:	3001      	adds	r0, #1
 801d21c:	d0ad      	beq.n	801d17a <_printf_i+0x15a>
 801d21e:	6823      	ldr	r3, [r4, #0]
 801d220:	079b      	lsls	r3, r3, #30
 801d222:	d413      	bmi.n	801d24c <_printf_i+0x22c>
 801d224:	68e0      	ldr	r0, [r4, #12]
 801d226:	9b03      	ldr	r3, [sp, #12]
 801d228:	4298      	cmp	r0, r3
 801d22a:	bfb8      	it	lt
 801d22c:	4618      	movlt	r0, r3
 801d22e:	e7a6      	b.n	801d17e <_printf_i+0x15e>
 801d230:	2301      	movs	r3, #1
 801d232:	4632      	mov	r2, r6
 801d234:	4649      	mov	r1, r9
 801d236:	4640      	mov	r0, r8
 801d238:	47d0      	blx	sl
 801d23a:	3001      	adds	r0, #1
 801d23c:	d09d      	beq.n	801d17a <_printf_i+0x15a>
 801d23e:	3501      	adds	r5, #1
 801d240:	68e3      	ldr	r3, [r4, #12]
 801d242:	9903      	ldr	r1, [sp, #12]
 801d244:	1a5b      	subs	r3, r3, r1
 801d246:	42ab      	cmp	r3, r5
 801d248:	dcf2      	bgt.n	801d230 <_printf_i+0x210>
 801d24a:	e7eb      	b.n	801d224 <_printf_i+0x204>
 801d24c:	2500      	movs	r5, #0
 801d24e:	f104 0619 	add.w	r6, r4, #25
 801d252:	e7f5      	b.n	801d240 <_printf_i+0x220>
 801d254:	0803749d 	.word	0x0803749d
 801d258:	080374ae 	.word	0x080374ae

0801d25c <__swhatbuf_r>:
 801d25c:	b570      	push	{r4, r5, r6, lr}
 801d25e:	460c      	mov	r4, r1
 801d260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d264:	2900      	cmp	r1, #0
 801d266:	b096      	sub	sp, #88	@ 0x58
 801d268:	4615      	mov	r5, r2
 801d26a:	461e      	mov	r6, r3
 801d26c:	da0d      	bge.n	801d28a <__swhatbuf_r+0x2e>
 801d26e:	89a3      	ldrh	r3, [r4, #12]
 801d270:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801d274:	f04f 0100 	mov.w	r1, #0
 801d278:	bf14      	ite	ne
 801d27a:	2340      	movne	r3, #64	@ 0x40
 801d27c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801d280:	2000      	movs	r0, #0
 801d282:	6031      	str	r1, [r6, #0]
 801d284:	602b      	str	r3, [r5, #0]
 801d286:	b016      	add	sp, #88	@ 0x58
 801d288:	bd70      	pop	{r4, r5, r6, pc}
 801d28a:	466a      	mov	r2, sp
 801d28c:	f000 f848 	bl	801d320 <_fstat_r>
 801d290:	2800      	cmp	r0, #0
 801d292:	dbec      	blt.n	801d26e <__swhatbuf_r+0x12>
 801d294:	9901      	ldr	r1, [sp, #4]
 801d296:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801d29a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801d29e:	4259      	negs	r1, r3
 801d2a0:	4159      	adcs	r1, r3
 801d2a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801d2a6:	e7eb      	b.n	801d280 <__swhatbuf_r+0x24>

0801d2a8 <__smakebuf_r>:
 801d2a8:	898b      	ldrh	r3, [r1, #12]
 801d2aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801d2ac:	079d      	lsls	r5, r3, #30
 801d2ae:	4606      	mov	r6, r0
 801d2b0:	460c      	mov	r4, r1
 801d2b2:	d507      	bpl.n	801d2c4 <__smakebuf_r+0x1c>
 801d2b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801d2b8:	6023      	str	r3, [r4, #0]
 801d2ba:	6123      	str	r3, [r4, #16]
 801d2bc:	2301      	movs	r3, #1
 801d2be:	6163      	str	r3, [r4, #20]
 801d2c0:	b003      	add	sp, #12
 801d2c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d2c4:	ab01      	add	r3, sp, #4
 801d2c6:	466a      	mov	r2, sp
 801d2c8:	f7ff ffc8 	bl	801d25c <__swhatbuf_r>
 801d2cc:	9f00      	ldr	r7, [sp, #0]
 801d2ce:	4605      	mov	r5, r0
 801d2d0:	4639      	mov	r1, r7
 801d2d2:	4630      	mov	r0, r6
 801d2d4:	f7fe fe44 	bl	801bf60 <_malloc_r>
 801d2d8:	b948      	cbnz	r0, 801d2ee <__smakebuf_r+0x46>
 801d2da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d2de:	059a      	lsls	r2, r3, #22
 801d2e0:	d4ee      	bmi.n	801d2c0 <__smakebuf_r+0x18>
 801d2e2:	f023 0303 	bic.w	r3, r3, #3
 801d2e6:	f043 0302 	orr.w	r3, r3, #2
 801d2ea:	81a3      	strh	r3, [r4, #12]
 801d2ec:	e7e2      	b.n	801d2b4 <__smakebuf_r+0xc>
 801d2ee:	89a3      	ldrh	r3, [r4, #12]
 801d2f0:	6020      	str	r0, [r4, #0]
 801d2f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d2f6:	81a3      	strh	r3, [r4, #12]
 801d2f8:	9b01      	ldr	r3, [sp, #4]
 801d2fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801d2fe:	b15b      	cbz	r3, 801d318 <__smakebuf_r+0x70>
 801d300:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d304:	4630      	mov	r0, r6
 801d306:	f000 f81d 	bl	801d344 <_isatty_r>
 801d30a:	b128      	cbz	r0, 801d318 <__smakebuf_r+0x70>
 801d30c:	89a3      	ldrh	r3, [r4, #12]
 801d30e:	f023 0303 	bic.w	r3, r3, #3
 801d312:	f043 0301 	orr.w	r3, r3, #1
 801d316:	81a3      	strh	r3, [r4, #12]
 801d318:	89a3      	ldrh	r3, [r4, #12]
 801d31a:	431d      	orrs	r5, r3
 801d31c:	81a5      	strh	r5, [r4, #12]
 801d31e:	e7cf      	b.n	801d2c0 <__smakebuf_r+0x18>

0801d320 <_fstat_r>:
 801d320:	b538      	push	{r3, r4, r5, lr}
 801d322:	4d07      	ldr	r5, [pc, #28]	@ (801d340 <_fstat_r+0x20>)
 801d324:	2300      	movs	r3, #0
 801d326:	4604      	mov	r4, r0
 801d328:	4608      	mov	r0, r1
 801d32a:	4611      	mov	r1, r2
 801d32c:	602b      	str	r3, [r5, #0]
 801d32e:	f7e5 fc0f 	bl	8002b50 <_fstat>
 801d332:	1c43      	adds	r3, r0, #1
 801d334:	d102      	bne.n	801d33c <_fstat_r+0x1c>
 801d336:	682b      	ldr	r3, [r5, #0]
 801d338:	b103      	cbz	r3, 801d33c <_fstat_r+0x1c>
 801d33a:	6023      	str	r3, [r4, #0]
 801d33c:	bd38      	pop	{r3, r4, r5, pc}
 801d33e:	bf00      	nop
 801d340:	20020b54 	.word	0x20020b54

0801d344 <_isatty_r>:
 801d344:	b538      	push	{r3, r4, r5, lr}
 801d346:	4d06      	ldr	r5, [pc, #24]	@ (801d360 <_isatty_r+0x1c>)
 801d348:	2300      	movs	r3, #0
 801d34a:	4604      	mov	r4, r0
 801d34c:	4608      	mov	r0, r1
 801d34e:	602b      	str	r3, [r5, #0]
 801d350:	f7e5 fc0e 	bl	8002b70 <_isatty>
 801d354:	1c43      	adds	r3, r0, #1
 801d356:	d102      	bne.n	801d35e <_isatty_r+0x1a>
 801d358:	682b      	ldr	r3, [r5, #0]
 801d35a:	b103      	cbz	r3, 801d35e <_isatty_r+0x1a>
 801d35c:	6023      	str	r3, [r4, #0]
 801d35e:	bd38      	pop	{r3, r4, r5, pc}
 801d360:	20020b54 	.word	0x20020b54

0801d364 <_init>:
 801d364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d366:	bf00      	nop
 801d368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d36a:	bc08      	pop	{r3}
 801d36c:	469e      	mov	lr, r3
 801d36e:	4770      	bx	lr

0801d370 <_fini>:
 801d370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d372:	bf00      	nop
 801d374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d376:	bc08      	pop	{r3}
 801d378:	469e      	mov	lr, r3
 801d37a:	4770      	bx	lr
