Analysis & Synthesis report for ES_mini_project_TRDB_D5M_LT24
Thu Dec 19 18:51:06 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Dec 19 18:51:06 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; ES_mini_project_TRDB_D5M_LT24               ;
; Top-level Entity Name       ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                          ;
+---------------------------------------------------------------------------------+--------------------------------------+-------------------------------+
; Option                                                                          ; Setting                              ; Default Value                 ;
+---------------------------------------------------------------------------------+--------------------------------------+-------------------------------+
; Device                                                                          ; 5CSEMA4U23C6                         ;                               ;
; Top-level entity name                                                           ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level ; ES_mini_project_TRDB_D5M_LT24 ;
; Family name                                                                     ; Cyclone V                            ; Cyclone V                     ;
; Use smart compilation                                                           ; Off                                  ; Off                           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                                   ; On                            ;
; Enable compact report table                                                     ; Off                                  ; Off                           ;
; Restructure Multiplexers                                                        ; Auto                                 ; Auto                          ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                                  ; Off                           ;
; Create Debugging Nodes for IP Cores                                             ; Off                                  ; Off                           ;
; Preserve fewer node names                                                       ; On                                   ; On                            ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                               ; Enable                        ;
; Verilog Version                                                                 ; Verilog_2001                         ; Verilog_2001                  ;
; VHDL Version                                                                    ; VHDL_1993                            ; VHDL_1993                     ;
; State Machine Processing                                                        ; Auto                                 ; Auto                          ;
; Safe State Machine                                                              ; Off                                  ; Off                           ;
; Extract Verilog State Machines                                                  ; On                                   ; On                            ;
; Extract VHDL State Machines                                                     ; On                                   ; On                            ;
; Ignore Verilog initial constructs                                               ; Off                                  ; Off                           ;
; Iteration limit for constant Verilog loops                                      ; 5000                                 ; 5000                          ;
; Iteration limit for non-constant Verilog loops                                  ; 250                                  ; 250                           ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                                   ; On                            ;
; Infer RAMs from Raw Logic                                                       ; On                                   ; On                            ;
; Parallel Synthesis                                                              ; On                                   ; On                            ;
; DSP Block Balancing                                                             ; Auto                                 ; Auto                          ;
; NOT Gate Push-Back                                                              ; On                                   ; On                            ;
; Power-Up Don't Care                                                             ; On                                   ; On                            ;
; Remove Redundant Logic Cells                                                    ; Off                                  ; Off                           ;
; Remove Duplicate Registers                                                      ; On                                   ; On                            ;
; Ignore CARRY Buffers                                                            ; Off                                  ; Off                           ;
; Ignore CASCADE Buffers                                                          ; Off                                  ; Off                           ;
; Ignore GLOBAL Buffers                                                           ; Off                                  ; Off                           ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                                  ; Off                           ;
; Ignore LCELL Buffers                                                            ; Off                                  ; Off                           ;
; Ignore SOFT Buffers                                                             ; On                                   ; On                            ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                                  ; Off                           ;
; Optimization Technique                                                          ; Balanced                             ; Balanced                      ;
; Carry Chain Length                                                              ; 70                                   ; 70                            ;
; Auto Carry Chains                                                               ; On                                   ; On                            ;
; Auto Open-Drain Pins                                                            ; On                                   ; On                            ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                                  ; Off                           ;
; Auto ROM Replacement                                                            ; On                                   ; On                            ;
; Auto RAM Replacement                                                            ; On                                   ; On                            ;
; Auto DSP Block Replacement                                                      ; On                                   ; On                            ;
; Auto Shift Register Replacement                                                 ; Auto                                 ; Auto                          ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                                 ; Auto                          ;
; Auto Clock Enable Replacement                                                   ; On                                   ; On                            ;
; Strict RAM Replacement                                                          ; Off                                  ; Off                           ;
; Allow Synchronous Control Signals                                               ; On                                   ; On                            ;
; Force Use of Synchronous Clear Signals                                          ; Off                                  ; Off                           ;
; Auto Resource Sharing                                                           ; Off                                  ; Off                           ;
; Allow Any RAM Size For Recognition                                              ; Off                                  ; Off                           ;
; Allow Any ROM Size For Recognition                                              ; Off                                  ; Off                           ;
; Allow Any Shift Register Size For Recognition                                   ; Off                                  ; Off                           ;
; Use LogicLock Constraints during Resource Balancing                             ; On                                   ; On                            ;
; Ignore translate_off and synthesis_off directives                               ; Off                                  ; Off                           ;
; Timing-Driven Synthesis                                                         ; On                                   ; On                            ;
; Report Parameter Settings                                                       ; On                                   ; On                            ;
; Report Source Assignments                                                       ; On                                   ; On                            ;
; Report Connectivity Checks                                                      ; On                                   ; On                            ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                                  ; Off                           ;
; Synchronization Register Chain Length                                           ; 3                                    ; 3                             ;
; Power Optimization During Synthesis                                             ; Normal compilation                   ; Normal compilation            ;
; HDL message level                                                               ; Level2                               ; Level2                        ;
; Suppress Register Optimization Related Messages                                 ; Off                                  ; Off                           ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                                 ; 5000                          ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                                 ; 5000                          ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                                  ; 100                           ;
; Clock MUX Protection                                                            ; On                                   ; On                            ;
; Auto Gated Clock Conversion                                                     ; Off                                  ; Off                           ;
; Block Design Naming                                                             ; Auto                                 ; Auto                          ;
; SDC constraint protection                                                       ; Off                                  ; Off                           ;
; Synthesis Effort                                                                ; Auto                                 ; Auto                          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                                   ; On                            ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                                  ; Off                           ;
; Analysis & Synthesis Message Level                                              ; Medium                               ; Medium                        ;
; Disable Register Merging Across Hierarchies                                     ; Auto                                 ; Auto                          ;
; Resource Aware Inference For Block RAM                                          ; On                                   ; On                            ;
; Automatic Parallel Synthesis                                                    ; On                                   ; On                            ;
; Partial Reconfiguration Bitstream ID                                            ; Off                                  ; Off                           ;
+---------------------------------------------------------------------------------+--------------------------------------+-------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+---------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+---------------------------------------------------------------------+
; N/A    ; Qsys         ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0 ; C:/intelFPGA_lite/lab_4_project_template/hw/quartus/soc_system.qsys ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+---------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 19 18:48:33 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "soc_system.qsys"
Info (12250): 2019.12.19.18:48:58 Progress: Loading quartus/soc_system.qsys
Info (12250): 2019.12.19.18:48:59 Progress: Reading input file
Info (12250): 2019.12.19.18:49:00 Progress: Adding D5Mcamera_0 [D5Mcamera 1.0]
Info (12250): 2019.12.19.18:49:02 Progress: Parameterizing module D5Mcamera_0
Info (12250): 2019.12.19.18:49:02 Progress: Adding address_span_extender_0 [altera_address_span_extender 18.1]
Info (12250): 2019.12.19.18:49:02 Progress: Parameterizing module address_span_extender_0
Info (12250): 2019.12.19.18:49:02 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2019.12.19.18:49:02 Progress: Parameterizing module clk_0
Info (12250): 2019.12.19.18:49:02 Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 18.1]
Info (12250): 2019.12.19.18:49:02 Progress: Parameterizing module dc_fifo_0
Info (12250): 2019.12.19.18:49:02 Progress: Adding hps_0 [altera_hps 18.1]
Info (12250): 2019.12.19.18:49:04 Progress: Parameterizing module hps_0
Info (12250): 2019.12.19.18:49:04 Progress: Adding i2c_0 [i2c 15.1]
Info (12250): 2019.12.19.18:49:04 Progress: Parameterizing module i2c_0
Info (12250): 2019.12.19.18:49:04 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2019.12.19.18:49:04 Progress: Parameterizing module jtag_uart_0
Info (12250): 2019.12.19.18:49:04 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2019.12.19.18:49:05 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2019.12.19.18:49:05 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2019.12.19.18:49:05 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2019.12.19.18:49:05 Progress: Adding pio_leds [altera_avalon_pio 18.1]
Info (12250): 2019.12.19.18:49:05 Progress: Parameterizing module pio_leds
Info (12250): 2019.12.19.18:49:05 Progress: Building connections
Info (12250): 2019.12.19.18:49:05 Progress: Parameterizing connections
Info (12250): 2019.12.19.18:49:05 Progress: Validating
Info (12250): 2019.12.19.18:49:18 Progress: Done reading input file
Warning (12251): Soc_system.D5Mcamera_0.pixclk_source: Signal clk appears 2 times (only once is allowed)
Warning (12251): Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info (12250): Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Soc_system.D5Mcamera_0.avalon_streaming_source/dc_fifo_0.in: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info (12250): Soc_system.D5Mcamera_0.avalon_streaming_source/dc_fifo_0.in: The sink has a valid signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info (12250): Soc_system.dc_fifo_0.out/D5Mcamera_0.avalon_streaming_sink: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning (12251): Soc_system.i2c_0: i2c_0.i2c must be exported, or connected to a matching conduit.
Info (12250): Soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info (12250): Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide.
Info (12250): Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info (12250): D5Mcamera_0: "soc_system" instantiated D5Mcamera "D5Mcamera_0"
Info (12250): Address_span_extender_0: "soc_system" instantiated altera_address_span_extender "address_span_extender_0"
Info (12250): Dc_fifo_0: "soc_system" instantiated altera_avalon_dc_fifo "dc_fifo_0"
Info (12250): Hps_0: "Running  for module: hps_0"
Warning (12251): Hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Hps_0: "soc_system" instantiated altera_hps "hps_0"
Info (12250): I2c_0: "soc_system" instantiated i2c "i2c_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 {--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0006_jtag_uart_0_gen/} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog {--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0006_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl}  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'
Info (12250): Jtag_uart_0: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_gen2_0: "soc_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 {--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0007_onchip_memory2_0_gen/} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog {--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl}  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pio_leds: Starting RTL generation for module 'soc_system_pio_leds'
Info (12250): Pio_leds:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_leds {--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0008_pio_leds_gen/} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog {--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0008_pio_leds_gen//soc_system_pio_leds_component_configuration.pl}  --do_build_sim=0  ]
Info (12250): Pio_leds: Done RTL generation for module 'soc_system_pio_leds'
Info (12250): Pio_leds: "soc_system" instantiated altera_avalon_pio "pio_leds"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Avalon_st_adapter: "soc_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "soc_system" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu {--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0012_cpu_gen/} --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog {--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0012_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl}  --do_build_sim=0  ]
Info (12250): Cpu: # 2019.12.19 18:50:13 (*) Starting Nios II generation
Info (12250): Cpu: # 2019.12.19 18:50:13 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2019.12.19 18:50:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2019.12.19 18:50:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2019.12.19 18:50:14 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2019.12.19 18:50:14 (*)   Plaintext license not found.
Info (12250): Cpu: # 2019.12.19 18:50:14 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2019.12.19 18:50:15 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2019.12.19 18:50:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2019.12.19 18:50:15 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2019.12.19 18:50:15 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2019.12.19 18:50:15 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2019.12.19 18:50:15 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2019.12.19 18:50:15 (*)     Testbench
Info (12250): Cpu: # 2019.12.19 18:50:15 (*)     Instruction decoding
Info (12250): Cpu: # 2019.12.19 18:50:15 (*)       Instruction fields
Info (12250): Cpu: # 2019.12.19 18:50:15 (*)       Instruction decodes
Info (12250): Cpu: # 2019.12.19 18:50:16 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2019.12.19 18:50:16 (*)       Instruction controls
Info (12250): Cpu: # 2019.12.19 18:50:16 (*)     Pipeline frontend
Info (12250): Cpu: # 2019.12.19 18:50:16 (*)     Pipeline backend
Info (12250): Cpu: # 2019.12.19 18:50:19 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2019.12.19 18:50:21 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2019.12.19 18:50:22 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
Info (12250): I2c_0_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "i2c_0_avalon_slave_burst_adapter"
Info (12250): Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): I2c_0_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "i2c_0_avalon_slave_rsp_width_adapter"
Info (12250): Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info (12250): Timing_adapter_0: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_0"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Soc_system: Done "soc_system" with 52 modules, 129 files
Info (12249): Finished elaborating Platform Designer system entity "soc_system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/lab_4_project_template/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd
    Info (12022): Found design unit 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 125
    Info (12023): Found entity 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/lab_4_project_template/hw/hdl/camera.vhd
    Info (12022): Found design unit 1: camera-rtl File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/camera.vhd Line: 67
    Info (12023): Found entity 1: camera File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/camera.vhd Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v
    Info (12023): Found entity 1: soc_system File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_address_span_extender.sv
    Info (12023): Found entity 1: altera_address_span_extender File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_address_span_extender.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/camera.vhd
    Info (12022): Found design unit 1: camera-rtl File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd Line: 67
    Info (12023): Found entity 1: camera File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_clkgen.vhd
    Info (12022): Found design unit 1: i2c_clkgen-behavioral File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_clkgen.vhd Line: 36
    Info (12023): Found entity 1: i2c_clkgen File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_clkgen.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_core.vhd
    Info (12022): Found design unit 1: i2c_core-behavorial File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_core.vhd Line: 47
    Info (12023): Found entity 1: i2c_core File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_core.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_interface.vhd
    Info (12022): Found design unit 1: i2c_interface-structural File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd Line: 82
    Info (12023): Found entity 1: i2c_interface File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_avalon_st_adapter File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_avalon_st_adapter_001.v
    Info (12023): Found entity 1: soc_system_avalon_st_adapter_001 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_avalon_st_adapter_001_timing_adapter_0.sv
    Info (12023): Found entity 1: soc_system_avalon_st_adapter_001_timing_adapter_0 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_avalon_st_adapter_001_timing_adapter_0.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv
    Info (12023): Found entity 1: soc_system_avalon_st_adapter_timing_adapter_0 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart_0.v
    Info (12023): Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: soc_system_jtag_uart_0_scfifo_w File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: soc_system_jtag_uart_0_scfifo_r File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: soc_system_jtag_uart_0 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_001 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_003 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_005 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_001 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_001 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0_cpu_ic_data_module File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: soc_system_nios2_gen2_0_cpu_ic_tag_module File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: soc_system_nios2_gen2_0_cpu_bht_module File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: soc_system_nios2_gen2_0_cpu_register_bank_a_module File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: soc_system_nios2_gen2_0_cpu_register_bank_b_module File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: soc_system_nios2_gen2_0_cpu_dc_tag_module File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: soc_system_nios2_gen2_0_cpu_dc_data_module File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: soc_system_nios2_gen2_0_cpu_dc_victim_module File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: soc_system_nios2_gen2_0_cpu_nios2_oci_debug File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: soc_system_nios2_gen2_0_cpu_nios2_oci_break File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: soc_system_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: soc_system_nios2_gen2_0_cpu_nios2_oci_pib File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: soc_system_nios2_gen2_0_cpu_nios2_oci_im File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: soc_system_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: soc_system_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: soc_system_nios2_gen2_0_cpu_nios2_ocimem File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: soc_system_nios2_gen2_0_cpu_nios2_oci File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: soc_system_nios2_gen2_0_cpu File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_tck File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0_cpu_mult_cell File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: soc_system_nios2_gen2_0_cpu_test_bench File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v
    Info (12023): Found entity 1: soc_system_onchip_memory2_0 File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pio_leds.v
    Info (12023): Found entity 1: soc_system_pio_leds File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_pio_leds.v Line: 21
Info (12127): Elaborating entity "DE0_Nano_SoC_TRDB_D5M_LT24_top_level" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(23): used implicit default value for signal "ADC_CONVST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(24): used implicit default value for signal "ADC_SCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(25): used implicit default value for signal "ADC_SDI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(48): used implicit default value for signal "GPIO_0_LT24_ADC_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 48
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(49): used implicit default value for signal "GPIO_0_LT24_ADC_DCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 49
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(50): used implicit default value for signal "GPIO_0_LT24_ADC_DIN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 50
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(53): used implicit default value for signal "GPIO_0_LT24_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 53
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(54): used implicit default value for signal "GPIO_0_LT24_D" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(55): used implicit default value for signal "GPIO_0_LT24_LCD_ON" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 55
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(56): used implicit default value for signal "GPIO_0_LT24_RD_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 56
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(57): used implicit default value for signal "GPIO_0_LT24_RESET_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(58): used implicit default value for signal "GPIO_0_LT24_RS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 58
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(59): used implicit default value for signal "GPIO_0_LT24_WR_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 59
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(66): used implicit default value for signal "GPIO_1_D5M_RESET_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 66
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(70): used implicit default value for signal "GPIO_1_D5M_TRIGGER" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 70
Warning (10541): VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(71): used implicit default value for signal "GPIO_1_D5M_XCLKIN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 71
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u0" File: C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 201
Info (12128): Elaborating entity "camera" for hierarchy "soc_system:u0|camera:d5mcamera_0" File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v Line: 210
Warning (10541): VHDL Signal Declaration warning at camera.vhd(34): used implicit default value for signal "Cam_TRIGGER" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at camera.vhd(35): used implicit default value for signal "Cam_XCLKIN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at camera.vhd(81): object "data_fifo" assigned a value but never read File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd Line: 81
Warning (10492): VHDL Process Statement warning at camera.vhd(98): signal "AS_CS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd Line: 98
Warning (10631): VHDL Process Statement warning at camera.vhd(86): inferring latch(es) for signal or variable "Cam_RESET_N", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd Line: 86
Warning (10492): VHDL Process Statement warning at camera.vhd(135): signal "Cam_FVAL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd Line: 135
Warning (10492): VHDL Process Statement warning at camera.vhd(135): signal "Cam_LVAL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd Line: 135
Warning (10492): VHDL Process Statement warning at camera.vhd(135): signal "cam_on" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd Line: 135
Error (10344): VHDL expression error at camera.vhd(150): expression has 2 elements, but must have 32 elements File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd Line: 150
Error (12152): Can't elaborate user hierarchy "soc_system:u0|camera:d5mcamera_0" File: C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v Line: 210
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 33 warnings
    Error: Peak virtual memory: 4916 megabytes
    Error: Processing ended: Thu Dec 19 18:51:06 2019
    Error: Elapsed time: 00:02:33
    Error: Total CPU time (on all processors): 00:03:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/lab_4_project_template/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg.


