0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/harman_Verilog/adder/adder.sim/sim_2/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/GitHub/harman_Verilog/adder/adder.srcs/sim_2/new/tb_4bit_adder.v,1730709789,verilog,,,,tb_4bit_adder,,,,,,,,
D:/GitHub/harman_Verilog/adder/adder.srcs/sources_1/new/adder.v,1730709247,verilog,,D:/GitHub/harman_Verilog/adder/adder.srcs/sim_2/new/tb_4bit_adder.v,,_4bit_adder;full_adder;half_adder,,,,,,,,
