--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.06 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_data<0>   |    0.874(R)|      FAST  |    0.809(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<1>   |    0.764(R)|      FAST  |    0.971(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<2>   |    0.752(R)|      FAST  |    0.951(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<3>   |    0.426(R)|      FAST  |    1.402(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<4>   |    0.904(R)|      FAST  |    0.718(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<5>   |    0.681(R)|      FAST  |    1.150(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<6>   |    1.078(R)|      FAST  |    0.399(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<7>   |    0.605(R)|      FAST  |    1.078(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<8>   |    0.508(R)|      FAST  |    1.249(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<9>   |    0.625(R)|      FAST  |    1.066(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<10>  |    0.635(R)|      FAST  |    1.198(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<11>  |    0.781(R)|      FAST  |    0.874(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<12>  |    1.062(R)|      FAST  |    0.458(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<13>  |    1.289(R)|      FAST  |    0.194(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<14>  |    0.960(R)|      FAST  |    0.587(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<15>  |    0.739(R)|      FAST  |    0.877(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<16>  |    1.039(R)|      FAST  |    0.572(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<17>  |    0.823(R)|      FAST  |    0.978(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<18>  |    0.544(R)|      FAST  |    1.135(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<19>  |    0.679(R)|      FAST  |    0.924(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<20>  |    1.056(R)|      FAST  |    0.426(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<21>  |    0.879(R)|      FAST  |    0.663(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<22>  |    0.774(R)|      FAST  |    0.845(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<23>  |    0.752(R)|      FAST  |    0.973(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<24>  |    0.755(R)|      FAST  |    0.945(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<25>  |    0.721(R)|      FAST  |    0.939(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<26>  |    0.759(R)|      FAST  |    0.938(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<27>  |    0.741(R)|      FAST  |    0.890(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<28>  |    0.597(R)|      FAST  |    1.186(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<29>  |    0.529(R)|      FAST  |    1.172(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<30>  |    0.575(R)|      FAST  |    1.127(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<31>  |    0.318(R)|      FAST  |    1.617(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data_ready|    1.092(R)|      FAST  |    1.634(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data_valid|   -0.575(R)|      FAST  |    2.727(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_rst_n     |    1.580(R)|      SLOW  |    1.152(R)|      SLOW  |i_clk_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock i_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_data<0>   |         8.642(R)|      SLOW  |         3.647(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<1>   |         8.706(R)|      SLOW  |         3.671(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<2>   |         8.645(R)|      SLOW  |         3.659(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<3>   |         8.857(R)|      SLOW  |         3.805(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<4>   |         8.442(R)|      SLOW  |         3.550(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<5>   |         8.793(R)|      SLOW  |         3.736(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<6>   |         8.572(R)|      SLOW  |         3.636(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<7>   |         8.619(R)|      SLOW  |         3.660(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<8>   |         8.482(R)|      SLOW  |         3.568(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<9>   |         8.428(R)|      SLOW  |         3.525(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<10>  |         8.372(R)|      SLOW  |         3.524(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<11>  |         8.416(R)|      SLOW  |         3.508(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<12>  |         8.429(R)|      SLOW  |         3.551(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<13>  |         8.342(R)|      SLOW  |         3.498(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<14>  |         8.275(R)|      SLOW  |         3.470(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<15>  |         8.394(R)|      SLOW  |         3.527(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<16>  |         8.333(R)|      SLOW  |         3.519(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<17>  |         8.278(R)|      SLOW  |         3.464(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<18>  |         8.304(R)|      SLOW  |         3.493(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<19>  |         8.394(R)|      SLOW  |         3.544(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<20>  |         8.130(R)|      SLOW  |         3.375(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<21>  |         8.205(R)|      SLOW  |         3.464(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<22>  |         8.166(R)|      SLOW  |         3.397(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<23>  |         8.152(R)|      SLOW  |         3.396(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<24>  |         8.165(R)|      SLOW  |         3.408(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<25>  |         8.295(R)|      SLOW  |         3.470(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<26>  |         8.074(R)|      SLOW  |         3.334(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<27>  |         8.076(R)|      SLOW  |         3.332(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<28>  |         8.030(R)|      SLOW  |         3.308(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<29>  |         8.055(R)|      SLOW  |         3.336(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<30>  |         8.056(R)|      SLOW  |         3.335(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<31>  |         8.060(R)|      SLOW  |         3.324(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data_ready|         8.262(R)|      SLOW  |         3.412(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data_valid|         8.553(R)|      SLOW  |         3.604(R)|      FAST  |i_clk_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    4.940|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 25 11:03:38 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 808 MB



