<!--- @file
  Figures

  Copyright (c) 2008-2017, Intel Corporation. All rights reserved.<BR>

  Redistribution and use in source (original document form) and 'compiled'
  forms (converted to PDF, epub, HTML and other formats) with or without
  modification, are permitted provided that the following conditions are met:

  1) Redistributions of source code (original document form) must retain the
     above copyright notice, this list of conditions and the following
     disclaimer as the first lines of this file unmodified.

  2) Redistributions in compiled form (transformed to other DTDs, converted to
     PDF, epub, HTML and other formats) must reproduce the above copyright
     notice, this list of conditions and the following disclaimer in the
     documentation and/or other materials provided with the distribution.

  THIS DOCUMENTATION IS PROVIDED BY TIANOCORE PROJECT "AS IS" AND ANY EXPRESS OR
  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO
  EVENT SHALL TIANOCORE PROJECT  BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
  OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
  OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS DOCUMENTATION, EVEN IF
  ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

-->

### Figures

* [Figure 1 UEFI/PI Firmware Image Creation](2_design_discussion/22_uefipi_firmware_images.md#figure-1-uefipi-firmware-image-creation)
* [Figure 2 EFI PCI Expansion Option ROM and UEFI Application Creation](2_design_discussion/22_uefipi_firmware_images.md#figure-2-efi-pci-expansion-option-rom-and-uefi-application-creation)
* [Figure 3 PI Firmware Phases](2_design_discussion/23_boot_sequence.md#figure-3-pi-firmware-phases)
* [Figure 4 NT32 Flash Device Layout](2_design_discussion/24_typical_flash_part_layout.md#figure-4-nt32-flash-device-layout)
* [Figure 5 Typical IA32/X64 Flash Device Layout](2_design_discussion/24_typical_flash_part_layout.md#figure-5-typical-ia32x64-flash-device-layout)
* [Figure 6 Typical IPF FD Layout](2_design_discussion/24_typical_flash_part_layout.md#figure-6-typical-ipf-fd-layout)
* [Figure 7 General EFI Section Format (< 16MB)](2_design_discussion/25_generic_build_process.md#figure-7-general-efi-section-format--16mb)
* [Figure 8 General EFI Section Format for Large Size Sections.](2_design_discussion/25_generic_build_process.md#figure-8-general-efi-section-format-for-large-size-sections)
* [Figure 9 Typical FFS File Layout (<16MB)](2_design_discussion/25_generic_build_process.md#figure-9-typical-ffs-file-layout-16mb)
* [Figure 10 File Header 2 layout for files larger than 16Mb](2_design_discussion/25_generic_build_process.md#figure-10-file-header-2-layout-for-files-larger-than-16mb)
* [Figure 11 General FV Layout](2_design_discussion/25_generic_build_process.md#figure-11-general-fv-layout)
* [Figure 12 Standard Image to Terse Image Comparison](2_design_discussion/26_creating_efi_images.md#figure-12-standard-image-to-terse-image-comparison)
* [Figure 13 EFI Image Files](2_design_discussion/26_creating_efi_images.md#figure-13-efi-image-files)
* [Figure 14 Depex File](2_design_discussion/26_creating_efi_images.md#figure-14-depex-file)
* [Figure 15 Firmware Volume Layout](2_design_discussion/26_creating_efi_images.md#figure-15-firmware-volume-layout)
* [Figure 16 EFI PCI Expansion Option ROM layout](2_design_discussion/26_creating_efi_images.md#figure-16-efi-pci-expansion-option-rom-layout)
* [Figure 17 EFI Capsule Layout](2_design_discussion/26_creating_efi_images.md#figure-17-efi-capsule-layout)
* [Figure 18 EDK II Platform Build Process Flow](4_edk_ii_build_process_overview/42_build_process_overview.md#figure-18-edk-ii-platform-build-process-flow)
* [Figure 19 EDK II AutoGen Process](8_pre-build_autogen_stage/81_overview.md#figure-19-edk-ii-autogen-process)
* [Figure 20 EDK II Build Process - Platform Point of View (PoV)](9_build_or_make_stage/91_overview.md#figure-20-edk-ii-build-process---platform-point-of-view-pov)
* [Figure 21 EDK II Build Process - Module PoV](9_build_or_make_stage/91_overview.md#figure-21-edk-ii-build-process---module-pov)
* [Figure 22 FD Image Generation Process](10_post-build_imagegen_stage_-_flash/101_overview_of_flash_device_layout.md#figure-22-fd-image-generation-process)
* [Figure 23 Capsule Creation Process.](11_post-build_imagegen_stage_-_other/113_capsules.md#figure-23-capsule-creation-process)
* [Figure 24 Report.html](13_build_reports/138_execution_order_prediction_section.md#figure-24-reporthtml)
* [Figure 25 VS2005 Property Page](appendix_g_vs2005_team_suite_performance/g2_step_2_-_update_the_project.md#figure-25-vs2005-property-page)
* [Figure 26 VS2005 Performance Summary](appendix_g_vs2005_team_suite_performance/g2_step_2_-_update_the_project.md#figure-26-vs2005-performance-summary)
* [Figure 27 VS2005 Call Tree View](appendix_g_vs2005_team_suite_performance/g2_step_2_-_update_the_project.md#figure-27-vs2005-call-tree-view)
