<!DOCTYPE html>
<html dir="ltr" class="client-js" lang="en"><head>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta charset="UTF-8"><title>G3 Platform SW Pre-Tapeout Test Status - Cortina Systems Wiki</title>
<meta name="generator" content="MediaWiki 1.22.6">
<link rel="stylesheet" href="G3%20Platform%20SW%20Pre-Tapeout%20Test%20Status%20-%20Cortina%20Systems%20Wiki_files/cortina.css">
<link rel="shortcut icon" href="http://sv-wiki-01/favicon.ico">
<link rel="search" type="application/opensearchdescription+xml" href="http://sv-wiki-01/wiki/opensearch_desc.php" title="Cortina Systems Wiki (en)">
<link rel="EditURI" type="application/rsd+xml" href="http://sv-wiki-01/wiki/api.php?action=rsd">
<link rel="alternate" type="application/atom+xml" title="Cortina Systems Wiki Atom feed" href="http://sv-wiki-01/wiki/index.php?title=Special:RecentChanges&amp;feed=atom">
<link rel="stylesheet" href="G3%20Platform%20SW%20Pre-Tapeout%20Test%20Status%20-%20Cortina%20Systems%20Wiki_files/load.css">
<!--[if IE 6]><link rel="stylesheet" href="/wiki/skins/monobook/IE60Fixes.css?303" media="screen" /><![endif]-->
<!--[if IE 7]><link rel="stylesheet" href="/wiki/skins/monobook/IE70Fixes.css?303" media="screen" /><![endif]--><style>
.mw-collapsible-toggle{float:right} li .mw-collapsible-toggle{float:none} .mw-collapsible-toggle-li{list-style:none}
/* cache key: wikiSQL:resourceloader:filter:minify-css:7:4250852ed2349a0d4d0fc6509a3e7d4c */
.suggestions{overflow:hidden;position:absolute;top:0;left:0;width:0;border:none;z-index:1099;padding:0;margin:-1px -1px 0 0} html > body .suggestions{margin:-1px 0 0 0}.suggestions-special{position:relative;background-color:white;cursor:pointer;border:solid 1px #aaaaaa;padding:0;margin:0;margin-top:-2px;display:none;padding:0.25em 0.25em;line-height:1.25em}.suggestions-results{background-color:white;cursor:pointer;border:solid 1px #aaaaaa;padding:0;margin:0}.suggestions-result{color:black;margin:0;line-height:1.5em;padding:0.01em 0.25em;text-align:left}.suggestions-result-current{background-color:#4C59A6;color:white}.suggestions-special .special-label{color:gray;text-align:left}.suggestions-special .special-query{color:black;font-style:italic;text-align:left}.suggestions-special .special-hover{background-color:silver}.suggestions-result-current .special-label,.suggestions-result-current .special-query{color:white}.autoellipsis-matched,.highlight{font-weight:bold}
/* cache key: wikiSQL:resourceloader:filter:minify-css:7:9780324491b653a3780e2d029bdc140c */
.postedit-container{margin:0 auto;position:fixed;top:0;height:0;left:50%;z-index:1000;font-size:13px}.postedit-container:hover{cursor:pointer}.postedit{position:relative;top:0.6em;left:-50%;padding:.6em 3.6em .6em 1.1em;line-height:1.5625em;color:#626465;background-color:#f4f4f4;border:1px solid #dcd9d9;text-shadow:0 0.0625em 0 rgba(255,255,255,0.5);border-radius:5px;-webkit-box-shadow:0 2px 5px 0 #ccc;box-shadow:0 2px 5px 0 #ccc;-webkit-transition:all 0.25s ease-in-out;-moz-transition:all 0.25s ease-in-out;-ms-transition:all 0.25s ease-in-out;-o-transition:all 0.25s ease-in-out;transition:all 0.25s ease-in-out}.skin-monobook .postedit{top:6em !important}.postedit-faded{opacity:0}.postedit-icon{padding-left:41px;  line-height:25px;background-repeat:no-repeat;background-position:8px 50%}.postedit-icon-checkmark{background-image:url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAMAAAAoLQ9TAAABblBMVEUAAAD///////9PfTf///80aRdTgjn///9Feij///////////9Rfzf///////////9PfjZRgDh1o1xOfTb///////+bwYqLtnj///////9PfTa82K////9WhT6YxIL///9QgDdTgzr////////j7uDl7eLq8efi693k7OH///////9UhjuBr2rp9uRUhjr///9YljVKgir///9WiTlYjT3////9/v57vFlbkT5PjC9dlD/5/fhuq09stUTs9uhxuElctCpfnT1huDFloEZloUZmpENmvDZpvDxpvTxqvjxrvT5rvT9rwTxsqktswD5uwkBvuUdxw0NztFBztU9ztVBzwkp0tlJ1xkd2t1R3uVR4w1F4xk54x014yE15uVZ5v1R5xVB6v1R7yFJ8wVh9xVl9yFR9yVd9ylN+xVh+yFd/x1l/yFeAylmEx1+Ny2uY0Hqe04Wj1Ymv3Ze33qLD47TJ5L3O6cPU7Mrq9eb2+/Q4j37OAAAAQHRSTlMAAQIEBAUFBQwPFB4fJCUoKiosQEhJS01RUlZZXmdydXaChYuSlJSWmJmoq6uur8LExcvM19fg5ejt8fX2+Pr7SljgewAAAKpJREFUGBkFwQNCAwAAAMDLtl3LtrG4rWXbtvX77gAgZ6grFwC0bhwNVgKgdPZx8b0dgLi+s7Wn0VoAqpfOI9+BNADZI7fLrz2pSEwGHZuH+78lSK8ZLkLezF3ooyUG3VPXq2USei9WngeyoG195yBYWDF3E/2pAhl1e9Gr8bGT+bfOFCC2fnvh4X7rcqIAQNNu+HT6sxkAjceTL/2ZAIhv+PorBwBJxfkA//dFHSCBy/UTAAAAAElFTkSuQmCC);background-image:url(http://sv-wiki-01/wiki/resources/mediawiki.action/images/green-checkmark.png?2014-04-24T21:25:00Z)!ie;background-position:left}.postedit-close{position:absolute;padding:0 .8em;right:0;top:0;font-size:1.25em;font-weight:bold;line-height:2.3em;color:black;text-shadow:0 0.0625em 0 white;text-decoration:none;opacity:0.2;filter:alpha(opacity=20)}.postedit-close:hover{color:black;text-decoration:none;opacity:0.4;filter:alpha(opacity=40)}
/* cache key: wikiSQL:resourceloader:filter:minify-css:7:7f54a550ae14160313958ddb2288bcd7 */</style><style>
.suggestions a.mw-searchSuggest-link,.suggestions a.mw-searchSuggest-link:hover,.suggestions a.mw-searchSuggest-link:active,.suggestions a.mw-searchSuggest-link:focus{text-decoration:none;color:black}.suggestions-result-current a.mw-searchSuggest-link,.suggestions-result-current a.mw-searchSuggest-link:hover,.suggestions-result-current a.mw-searchSuggest-link:active,.suggestions-result-current a.mw-searchSuggest-link:focus{color:white}
/* cache key: wikiSQL:resourceloader:filter:minify-css:7:52b1797f70c7e4094dfa4191101944e8 */</style><style>
table.jquery-tablesorter th.headerSort{background-image:url(data:image/gif;base64,R0lGODlhFQAJAIABAAAAAAAAACH/C1hNUCBEYXRhWE1QPD94cGFja2V0IGJlZ2luPSLvu78iIGlkPSJXNU0wTXBDZWhpSHpyZVN6TlRjemtjOWQiPz4gPHg6eG1wbWV0YSB4bWxuczp4PSJhZG9iZTpuczptZXRhLyIgeDp4bXB0az0iQWRvYmUgWE1QIENvcmUgNS4wLWMwNjAgNjEuMTM0Nzc3LCAyMDEwLzAyLzEyLTE3OjMyOjAwICAgICAgICAiPiA8cmRmOlJERiB4bWxuczpyZGY9Imh0dHA6Ly93d3cudzMub3JnLzE5OTkvMDIvMjItcmRmLXN5bnRheC1ucyMiPiA8cmRmOkRlc2NyaXB0aW9uIHJkZjphYm91dD0iIiB4bWxuczp4bXBNTT0iaHR0cDovL25zLmFkb2JlLmNvbS94YXAvMS4wL21tLyIgeG1sbnM6c3RSZWY9Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC9zVHlwZS9SZXNvdXJjZVJlZiMiIHhtbG5zOnhtcD0iaHR0cDovL25zLmFkb2JlLmNvbS94YXAvMS4wLyIgeG1wTU06T3JpZ2luYWxEb2N1bWVudElEPSJ4bXAuZGlkOjAxODAxMTc0MDcyMDY4MTE4OEM2REYyN0ExMDhBNDJFIiB4bXBNTTpEb2N1bWVudElEPSJ4bXAuZGlkOjdCNTAyODcwMEY4NjExRTBBMzkyQzAyM0E1RDk3RDc3IiB4bXBNTTpJbnN0YW5jZUlEPSJ4bXAuaWlkOjdCNTAyODZGMEY4NjExRTBBMzkyQzAyM0E1RDk3RDc3IiB4bXA6Q3JlYXRvclRvb2w9IkFkb2JlIFBob3Rvc2hvcCBDUzUgTWFjaW50b3NoIj4gPHhtcE1NOkRlcml2ZWRGcm9tIHN0UmVmOmluc3RhbmNlSUQ9InhtcC5paWQ6MDE4MDExNzQwNzIwNjgxMTg4QzZERjI3QTEwOEE0MkUiIHN0UmVmOmRvY3VtZW50SUQ9InhtcC5kaWQ6MDE4MDExNzQwNzIwNjgxMTg4QzZERjI3QTEwOEE0MkUiLz4gPC9yZGY6RGVzY3JpcHRpb24+IDwvcmRmOlJERj4gPC94OnhtcG1ldGE+IDw/eHBhY2tldCBlbmQ9InIiPz4B//79/Pv6+fj39vX08/Lx8O/u7ezr6uno5+bl5OPi4eDf3t3c29rZ2NfW1dTT0tHQz87NzMvKycjHxsXEw8LBwL++vby7urm4t7a1tLOysbCvrq2sq6qpqKempaSjoqGgn56dnJuamZiXlpWUk5KRkI+OjYyLiomIh4aFhIOCgYB/fn18e3p5eHd2dXRzcnFwb25tbGtqaWhnZmVkY2JhYF9eXVxbWllYV1ZVVFNSUVBPTk1MS0pJSEdGRURDQkFAPz49PDs6OTg3NjU0MzIxMC8uLSwrKikoJyYlJCMiISAfHh0cGxoZGBcWFRQTEhEQDw4NDAsKCQgHBgUEAwIBAAAh+QQBAAABACwAAAAAFQAJAAACF4yPgMsJ2mJ4VDKKrd4GVz5lYPeMiVUAADs=);background-image:url(http://sv-wiki-01/wiki/resources/jquery/images/sort_both.gif?2014-04-24T21:25:00Z)!ie;cursor:pointer;background-repeat:no-repeat;background-position:center right;padding-right:21px}table.jquery-tablesorter th.headerSortUp{background-image:url(data:image/gif;base64,R0lGODlhFQAEAIABAAAAAAAAACH/C1hNUCBEYXRhWE1QPD94cGFja2V0IGJlZ2luPSLvu78iIGlkPSJXNU0wTXBDZWhpSHpyZVN6TlRjemtjOWQiPz4gPHg6eG1wbWV0YSB4bWxuczp4PSJhZG9iZTpuczptZXRhLyIgeDp4bXB0az0iQWRvYmUgWE1QIENvcmUgNS4wLWMwNjAgNjEuMTM0Nzc3LCAyMDEwLzAyLzEyLTE3OjMyOjAwICAgICAgICAiPiA8cmRmOlJERiB4bWxuczpyZGY9Imh0dHA6Ly93d3cudzMub3JnLzE5OTkvMDIvMjItcmRmLXN5bnRheC1ucyMiPiA8cmRmOkRlc2NyaXB0aW9uIHJkZjphYm91dD0iIiB4bWxuczp4bXBNTT0iaHR0cDovL25zLmFkb2JlLmNvbS94YXAvMS4wL21tLyIgeG1sbnM6c3RSZWY9Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC9zVHlwZS9SZXNvdXJjZVJlZiMiIHhtbG5zOnhtcD0iaHR0cDovL25zLmFkb2JlLmNvbS94YXAvMS4wLyIgeG1wTU06T3JpZ2luYWxEb2N1bWVudElEPSJ4bXAuZGlkOjAzODAxMTc0MDcyMDY4MTE4OEM2REYyN0ExMDhBNDJFIiB4bXBNTTpEb2N1bWVudElEPSJ4bXAuZGlkOjdCNTAyODc0MEY4NjExRTBBMzkyQzAyM0E1RDk3RDc3IiB4bXBNTTpJbnN0YW5jZUlEPSJ4bXAuaWlkOjdCNTAyODczMEY4NjExRTBBMzkyQzAyM0E1RDk3RDc3IiB4bXA6Q3JlYXRvclRvb2w9IkFkb2JlIFBob3Rvc2hvcCBDUzUgTWFjaW50b3NoIj4gPHhtcE1NOkRlcml2ZWRGcm9tIHN0UmVmOmluc3RhbmNlSUQ9InhtcC5paWQ6MDM4MDExNzQwNzIwNjgxMTg4QzZERjI3QTEwOEE0MkUiIHN0UmVmOmRvY3VtZW50SUQ9InhtcC5kaWQ6MDM4MDExNzQwNzIwNjgxMTg4QzZERjI3QTEwOEE0MkUiLz4gPC9yZGY6RGVzY3JpcHRpb24+IDwvcmRmOlJERj4gPC94OnhtcG1ldGE+IDw/eHBhY2tldCBlbmQ9InIiPz4B//79/Pv6+fj39vX08/Lx8O/u7ezr6uno5+bl5OPi4eDf3t3c29rZ2NfW1dTT0tHQz87NzMvKycjHxsXEw8LBwL++vby7urm4t7a1tLOysbCvrq2sq6qpqKempaSjoqGgn56dnJuamZiXlpWUk5KRkI+OjYyLiomIh4aFhIOCgYB/fn18e3p5eHd2dXRzcnFwb25tbGtqaWhnZmVkY2JhYF9eXVxbWllYV1ZVVFNSUVBPTk1MS0pJSEdGRURDQkFAPz49PDs6OTg3NjU0MzIxMC8uLSwrKikoJyYlJCMiISAfHh0cGxoZGBcWFRQTEhEQDw4NDAsKCQgHBgUEAwIBAAAh+QQBAAABACwAAAAAFQAEAAACDYwfoAvoz9qbZ9FrJC0AOw==);background-image:url(http://sv-wiki-01/wiki/resources/jquery/images/sort_up.gif?2014-04-24T21:25:00Z)!ie}table.jquery-tablesorter th.headerSortDown{background-image:url(data:image/gif;base64,R0lGODlhFQAEAIABAAAAAAAAACH/C1hNUCBEYXRhWE1QPD94cGFja2V0IGJlZ2luPSLvu78iIGlkPSJXNU0wTXBDZWhpSHpyZVN6TlRjemtjOWQiPz4gPHg6eG1wbWV0YSB4bWxuczp4PSJhZG9iZTpuczptZXRhLyIgeDp4bXB0az0iQWRvYmUgWE1QIENvcmUgNS4wLWMwNjAgNjEuMTM0Nzc3LCAyMDEwLzAyLzEyLTE3OjMyOjAwICAgICAgICAiPiA8cmRmOlJERiB4bWxuczpyZGY9Imh0dHA6Ly93d3cudzMub3JnLzE5OTkvMDIvMjItcmRmLXN5bnRheC1ucyMiPiA8cmRmOkRlc2NyaXB0aW9uIHJkZjphYm91dD0iIiB4bWxuczp4bXBNTT0iaHR0cDovL25zLmFkb2JlLmNvbS94YXAvMS4wL21tLyIgeG1sbnM6c3RSZWY9Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC9zVHlwZS9SZXNvdXJjZVJlZiMiIHhtbG5zOnhtcD0iaHR0cDovL25zLmFkb2JlLmNvbS94YXAvMS4wLyIgeG1wTU06T3JpZ2luYWxEb2N1bWVudElEPSJ4bXAuZGlkOjAyODAxMTc0MDcyMDY4MTE4OEM2REYyN0ExMDhBNDJFIiB4bXBNTTpEb2N1bWVudElEPSJ4bXAuZGlkOjhFNzNGQjI3MEY4NjExRTBBMzkyQzAyM0E1RDk3RDc3IiB4bXBNTTpJbnN0YW5jZUlEPSJ4bXAuaWlkOjhFNzNGQjI2MEY4NjExRTBBMzkyQzAyM0E1RDk3RDc3IiB4bXA6Q3JlYXRvclRvb2w9IkFkb2JlIFBob3Rvc2hvcCBDUzUgTWFjaW50b3NoIj4gPHhtcE1NOkRlcml2ZWRGcm9tIHN0UmVmOmluc3RhbmNlSUQ9InhtcC5paWQ6MDI4MDExNzQwNzIwNjgxMTg4QzZERjI3QTEwOEE0MkUiIHN0UmVmOmRvY3VtZW50SUQ9InhtcC5kaWQ6MDI4MDExNzQwNzIwNjgxMTg4QzZERjI3QTEwOEE0MkUiLz4gPC9yZGY6RGVzY3JpcHRpb24+IDwvcmRmOlJERj4gPC94OnhtcG1ldGE+IDw/eHBhY2tldCBlbmQ9InIiPz4B//79/Pv6+fj39vX08/Lx8O/u7ezr6uno5+bl5OPi4eDf3t3c29rZ2NfW1dTT0tHQz87NzMvKycjHxsXEw8LBwL++vby7urm4t7a1tLOysbCvrq2sq6qpqKempaSjoqGgn56dnJuamZiXlpWUk5KRkI+OjYyLiomIh4aFhIOCgYB/fn18e3p5eHd2dXRzcnFwb25tbGtqaWhnZmVkY2JhYF9eXVxbWllYV1ZVVFNSUVBPTk1MS0pJSEdGRURDQkFAPz49PDs6OTg3NjU0MzIxMC8uLSwrKikoJyYlJCMiISAfHh0cGxoZGBcWFRQTEhEQDw4NDAsKCQgHBgUEAwIBAAAh+QQBAAABACwAAAAAFQAEAAACDYyPAcmtsJyDVDKKWQEAOw==);background-image:url(http://sv-wiki-01/wiki/resources/jquery/images/sort_down.gif?2014-04-24T21:25:00Z)!ie}
/* cache key: wikiSQL:resourceloader:filter:minify-css:7:ad0ae87872e70b149a58c950903572c1 */</style><meta name="ResourceLoaderDynamicStyles" content="">
<style>a:lang(ar),a:lang(ckb),a:lang(kk-arab),a:lang(mzn),a:lang(ps),a:lang(ur){text-decoration:none}
/* cache key: wikiSQL:resourceloader:filter:minify-css:7:2902c472ef4c41bfeaf25eb08706bd57 */</style>

<script src="G3%20Platform%20SW%20Pre-Tapeout%20Test%20Status%20-%20Cortina%20Systems%20Wiki_files/load_003.php"></script><script src="G3%20Platform%20SW%20Pre-Tapeout%20Test%20Status%20-%20Cortina%20Systems%20Wiki_files/load_005.php"></script>
<script>if(window.mw){
mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"G3_Platform_SW_Pre-Tapeout_Test_Status","wgTitle":"G3 Platform SW Pre-Tapeout Test Status","wgCurRevisionId":101305,"wgRevisionId":101305,"wgArticleId":9607,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":[],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"G3_Platform_SW_Pre-Tapeout_Test_Status","wgIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRestrictionRead":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}"});
}</script><script>if(window.mw){
mw.loader.implement("user.options",function(){mw.user.options.set({"ccmeonemails":0,"cols":80,"date":"default","diffonly":0,"disablemail":0,"disablesuggest":0,"editfont":"default","editondblclick":0,"editsection":1,"editsectiononrightclick":0,"enotifminoredits":0,"enotifrevealaddr":0,"enotifusertalkpages":1,"enotifwatchlistpages":0,"extendwatchlist":0,"fancysig":0,"forceeditsummary":0,"gender":"unknown","hideminor":0,"hidepatrolled":0,"imagesize":2,"justify":0,"math":1,"minordefault":0,"newpageshidepatrolled":0,"nocache":0,"noconvertlink":0,"norollbackdiff":0,"numberheadings":0,"previewonfirst":0,"previewontop":1,"rcdays":7,"rclimit":50,"rememberpassword":0,"rows":25,"searchlimit":20,"showhiddencats":0,"shownumberswatching":1,"showtoc":1,"showtoolbar":1,"skin":"monobook","stubthreshold":0,"thumbsize":2,"underline":2,"uselivepreview":0,"usenewrc":0,"vector-simplesearch":1,"watchcreations":0,"watchdefault":0,"watchdeletion":0,"watchlistdays":3,"watchlisthideanons":0,"watchlisthidebots":0
,"watchlisthideliu":0,"watchlisthideminor":0,"watchlisthideown":0,"watchlisthidepatrolled":0,"watchmoves":0,"wllimit":250,"useeditwarning":1,"prefershttps":1,"language":"en","variant-gan":"gan","variant-iu":"iu","variant-kk":"kk","variant-ku":"ku","variant-shi":"shi","variant-sr":"sr","variant-tg":"tg","variant-uz":"uz","variant-zh":"zh","searchNs0":true,"searchNs1":false,"searchNs2":false,"searchNs3":false,"searchNs4":false,"searchNs5":false,"searchNs6":false,"searchNs7":false,"searchNs8":false,"searchNs9":false,"searchNs10":false,"searchNs11":false,"searchNs12":false,"searchNs13":false,"searchNs14":false,"searchNs15":false,"variant":"en"});},{},{});mw.loader.implement("user.tokens",function(){mw.user.tokens.set({"editToken":"+\\","patrolToken":false,"watchToken":false});},{},{});
/* cache key: wikiSQL:resourceloader:filter:minify-js:7:68471340157e99d9e2eb390b7623161a */
}</script>
<script>if(window.mw){
mw.loader.load(["mediawiki.page.startup","mediawiki.legacy.wikibits","mediawiki.legacy.ajax"]);
}</script><script src="G3%20Platform%20SW%20Pre-Tapeout%20Test%20Status%20-%20Cortina%20Systems%20Wiki_files/load_004.php"></script>
<script async="" src="G3%20Platform%20SW%20Pre-Tapeout%20Test%20Status%20-%20Cortina%20Systems%20Wiki_files/load.php"></script><script async="" src="G3%20Platform%20SW%20Pre-Tapeout%20Test%20Status%20-%20Cortina%20Systems%20Wiki_files/load_002.php"></script></head>
<body class="mediawiki ltr sitedir-ltr ns-0 ns-subject page-G3_Platform_SW_Pre-Tapeout_Test_Status skin-monobook action-view">
<div id="globalWrapper">
<div id="column-content"><div id="content" class="mw-body-primary" role="main">
	<a id="top"></a>
	<div id="siteNotice"><div id="localNotice" dir="ltr" lang="en"><p>-
</p>
<div class="page-warning">
<p><font size="4" color="red"><b>Login Required for Editting!</b></font>
</p><p>We are enforcing the rule that every user has to log in before 
he/she can make any modification to this wiki.  Your Cortina login 
should work fine here.  There is no real need to create a new account.  
If you do not want to log in, an anonymous user can only view some 
specific contents of this wiki.
</p>
</div>
</div></div>
	<h1 id="firstHeading" class="firstHeading" lang="en"><span dir="auto">G3 Platform SW Pre-Tapeout Test Status</span></h1>
	<div id="bodyContent" class="mw-body">
		<div id="siteSub">From Cortina Systems Wiki</div>
		<div id="contentSub"></div>
		<div id="jump-to-nav" class="mw-jump">Jump to: <a href="#column-one">navigation</a>, <a href="#searchInput">search</a></div>

		<!-- start content -->
<div id="mw-content-text" dir="ltr" class="mw-content-ltr" lang="en"><div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2><span class="toctoggle">&nbsp;[<a href="#" class="internal" id="togglelink">hide</a>]&nbsp;</span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Introduction"><span class="tocnumber">1</span> <span class="toctext">Introduction</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Useful_links"><span class="tocnumber">1.1</span> <span class="toctext">Useful links</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#OTP_divisions"><span class="tocnumber">1.2</span> <span class="toctext">OTP divisions</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#CHECHPOINTS"><span class="tocnumber">1.3</span> <span class="toctext">CHECHPOINTS</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#The_format_of_test_summary_status"><span class="tocnumber">1.4</span> <span class="toctext">The format of test summary status</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#The_format_of_test_case_status"><span class="tocnumber">1.5</span> <span class="toctext">The format of test case status</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Review_Notes"><span class="tocnumber">1.6</span> <span class="toctext">Review Notes</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-8"><a href="#Comparison_between_G3_FPGA.2C_G3_ASIC_Simulator_and_G3_ASIC_Chip"><span class="tocnumber">2</span> <span class="toctext">Comparison between G3 FPGA, G3 ASIC Simulator and G3 ASIC Chip</span></a></li>
<li class="toclevel-1 tocsection-9"><a href="#G3_Pre-Tapeout_Test_Summary_Status"><span class="tocnumber">3</span> <span class="toctext">G3 Pre-Tapeout Test Summary Status</span></a>
<ul>
<li class="toclevel-2 tocsection-10"><a href="#Bootrom_Tests_on_FPGA"><span class="tocnumber">3.1</span> <span class="toctext">Bootrom Tests on FPGA</span></a>
<ul>
<li class="toclevel-3 tocsection-11"><a href="#OTP_Fix_params"><span class="tocnumber">3.1.1</span> <span class="toctext">OTP Fix params</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-12"><a href="#BL1_Test_on_ASIC_simulator"><span class="tocnumber">3.2</span> <span class="toctext">BL1 Test on ASIC simulator</span></a>
<ul>
<li class="toclevel-3 tocsection-13"><a href="#Test_Status_of_Test-instrumented_Bootrom_on_ASIC_Simulator"><span class="tocnumber">3.2.1</span> <span class="toctext">Test Status of Test-instrumented Bootrom on ASIC Simulator</span></a></li>
<li class="toclevel-3 tocsection-14"><a href="#Test_Status_of_Clean_G3_ASIC_Bootrom_on_ASIC_Simulator"><span class="tocnumber">3.2.2</span> <span class="toctext">Test Status of Clean G3 ASIC Bootrom on ASIC Simulator</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-15"><a href="#Tested_G3_ASIC_bootrom_image:_g3-asic-bootrom-1470098733.txt_.28Aug_2.2C_2016.29"><span class="tocnumber">3.3</span> <span class="toctext">Tested G3 ASIC bootrom image: g3-asic-bootrom-1470098733.txt (Aug 2, 2016)</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#Tested_G3_ASIC_bootrom_image"><span class="tocnumber">3.4</span> <span class="toctext">Tested G3 ASIC bootrom image</span></a>
<ul>
<li class="toclevel-3 tocsection-17"><a href="#Test_Status_of_Clean_G3_ASIC_Bootrom_on_Gate_Level_Simulator"><span class="tocnumber">3.4.1</span> <span class="toctext">Test Status of Clean G3 ASIC Bootrom on Gate Level Simulator</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-18"><a href="#G3_PE.2FTaroko_tests_required_before_tapeout"><span class="tocnumber">3.5</span> <span class="toctext">G3 PE/Taroko tests required before tapeout</span></a></li>
<li class="toclevel-2 tocsection-19"><a href="#Other_test_before_tapeout"><span class="tocnumber">3.6</span> <span class="toctext">Other test before tapeout</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-20"><a href="#Pre-Tapeout_Tests"><span class="tocnumber">4</span> <span class="toctext">Pre-Tapeout Tests</span></a>
<ul>
<li class="toclevel-2 tocsection-21"><a href="#Test:_.3Ctest_title.3E"><span class="tocnumber">4.1</span> <span class="toctext">Test: &lt;test title&gt;</span></a></li>
<li class="toclevel-2 tocsection-22"><a href="#Test:_I2C"><span class="tocnumber">4.2</span> <span class="toctext">Test: I2C</span></a></li>
<li class="toclevel-2 tocsection-23"><a href="#Test:_SPI"><span class="tocnumber">4.3</span> <span class="toctext">Test: SPI</span></a></li>
<li class="toclevel-2 tocsection-24"><a href="#Test:_RTC"><span class="tocnumber">4.4</span> <span class="toctext">Test: RTC</span></a></li>
<li class="toclevel-2 tocsection-25"><a href="#Test:_System_reset"><span class="tocnumber">4.5</span> <span class="toctext">Test: System reset</span></a></li>
<li class="toclevel-2 tocsection-26"><a href="#Test:_BL1_eMMC"><span class="tocnumber">4.6</span> <span class="toctext">Test: BL1 eMMC</span></a></li>
<li class="toclevel-2 tocsection-27"><a href="#Test:_UART_via_minicom"><span class="tocnumber">4.7</span> <span class="toctext">Test: UART via minicom</span></a></li>
<li class="toclevel-2 tocsection-28"><a href="#Test:_BL1_sanity_test"><span class="tocnumber">4.8</span> <span class="toctext">Test: BL1 sanity test</span></a></li>
<li class="toclevel-2 tocsection-29"><a href="#Test:_COT.2FROTPK"><span class="tocnumber">4.9</span> <span class="toctext">Test: COT/ROTPK</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-30"><a href="#DDR_bring_up_stuff"><span class="tocnumber">5</span> <span class="toctext">DDR bring up stuff</span></a></li>
</ul>
</div>

<h1><span class="mw-headline" id="Introduction">Introduction</span></h1>
<p>This wiki page will be updated daily till G3 tape-out on G3 platform
software, especially bootrom code, that is, BL1.
</p><p>This wiki page describes the detailed tests that are required to
complete before G3 tape-out. About previous and other related G3 status, please refer
to the following links.
</p>
<ul>
<li> <a href="http://sv-wiki-01/wiki/index.php/G3_Weekly_Project_Status_Report" title="G3 Weekly Project Status Report">G3_Weekly_Project_Status_Report</a>
</li>
<li> <a href="http://sv-wiki-01/wiki/index.php/G3_FPGA_Bringup_Status" title="G3 FPGA Bringup Status">G3_FPGA_Bringup_Status</a>
</li>
<li> <a href="http://sv-wiki-01/wiki/index.php/G3_Platform_Software" title="G3 Platform Software">G3_Platform_Software</a>
</li>
</ul>
<p><br>
The document is divided into the following sections.
</p>
<ol>
<li> Introduction
</li>
<li> Comparison between G3 FPGA and G3 ASIC - TBD
</li>
<li> Summary status by components
</li>
<li> List of tests
</li>
</ol>
<h2><span class="mw-headline" id="Useful_links">Useful links</span></h2>
<ul>
<li> <a href="http://sv-wiki-01/wiki/index.php/HW_Strap_pin_for_boot_device_selection" title="HW Strap pin for boot device selection">HW Strap pin for boot device selection</a>
</li>
<li> <a href="http://sv-wiki-01/wiki/index.php/Create_Guid_partition_table" title="Create Guid partition table">Create Guid partition table</a>
</li>
</ul>
<h2><span class="mw-headline" id="OTP_divisions">OTP divisions</span></h2>
<p>OTP is divided into the following 4 regions. 
</p>
<ul>
<li> Region 1: Fixed location parameters
</li>
<li> Region 2: Free available space, that is, BL1, not used when there is no hotfix code found in OTP
</li>
<li> Region 3: NV counters
</li>
<li> Region 4: OTP_BAD_BITMAP of 256 bits required for KP OTP 
</li>
</ul>
<pre>INFO:    OTP OTP_BAD_BITMAP_SIZE 256
INFO:    OTP OTP_BIT_SIZE 7936

INFO:    OTP FIXED_REGION_KEYS  bit loc 0
INFO:    OTP FIXED_REGION_WORD1 bit loc 1088
INFO:    OTP FIXED_REGION_WORD2 bit loc 1120
INFO:    OTP FIXED_REGION_WORD3 bit loc 1152
INFO:    OTP hotfix_checkpoint_table bit loc 1216 blen 128
INFO:    OTP Region # 1 End at 1343
INFO:    OTP Region # 2 range from 1344 to 7423
INFO:    OTP non_trusted_NV_min_ver bit loc 7424 blen 384
INFO:    OTP trusted_NV_min_ver bit loc     7808 blen 128
INFO:    OTP Region # 3 End 7935

</pre>
<h2><span class="mw-headline" id="CHECHPOINTS">CHECHPOINTS</span></h2>
<p>G3 Bootrom supports CHECKPOINTS that is a Cortina specific addition.
BL1 supports upto a total 126 checkpoints. Only up-to 8 checkpoints can be activated.
Two styles of checkpoints are available: regular checkpoint and replacement checkpoint.
</p><p>G3 Bootrom defines 13 check-points
</p>
<pre>typedef enum {
  CHECKPOINT_ID_UNDEF = 0,
  CHECKPOINT_ID_WATHDOG = 1,
  CHECKPOINT_ID_UART_INIT = 2,
  CHECKPOINT_ID_OTP_COPY = 3,
  CHECKPOINT_ID_NFLASH_INIT = 4,
  CHECKPOINT_ID_NFLASH_INIT_CONTINUE = 5,
  CHECKPOINT_ID_NFLASH_AFTER = 6,
  CHECKPOINT_ID_SFLASH_INIT = 7,
  CHECKPOINT_ID_SFLASH_INIT_CONTINUE = 8,
  CHECKPOINT_ID_SFLASH_AFTER = 9,
  CHECKPOINT_ID_MMC_INIT_BEFORE = 10,
  CHECKPOINT_ID_MMC_INIT = 11,
  CHECKPOINT_ID_MMC_AFTER = 12,
  CHECKPOINT_ID_BEFORE_BL2 = 13,
#if defined(TEST_OTP) || defined(TEST_ON_G3_ASIC_SIM)
  CHECKPOINT_ID_TEST1 = 124,
  CHECKPOINT_ID_TEST2 = 125,
  CHECKPOINT_ID_TEST3 = 126,
#endif
  CHECKPOINT_ID_INVALID = 127
} BL1_hotfix_checkpoint_id_t;

</pre>
<p>In case of a bootrom defect or to meet a new requirement which is not
 supported yet. We can deploy a hotfix on bootrom via a checkpoint to 
amend:
</p>
<ul>
<li> A generic code patch to amend the bootrom after otp_shadow copy;
</li>
<li> A generic code patch to amend the bootrom before jumping to the next image;
</li>
<li> Code patch on UART init;
</li>
<li> Code patch on Watchdog init;
</li>
<li> Code patch on OTP - after OTP copy;
</li>
<li> Code patch on both serial and nand flash init before and after;
</li>
<li> Code patch on SD/eMMC init before and after.
</li>
</ul>
<h2><span class="mw-headline" id="The_format_of_test_summary_status">The format of test summary status</span></h2>
<ul>
<li> Component
<ul>
<li> Owner
</li>
<li> Related tests
<ul>
<li> Test case
</li>
<li> Test status
</li>
</ul>
</li>
<li> Note
</li>
</ul>
</li>
</ul>
<h2><span class="mw-headline" id="The_format_of_test_case_status">The format of test case status</span></h2>
<ul>
<li> Test title:
<ul>
<li> Test status: PASS or FAILED
</li>
<li> Test engineer:
</li>
<li> Image info:
<ul>
<li> Image source:
</li>
<li> Source tree tag id
</li>
<li> Code owner:
</li>
<li> Notes:
</li>
</ul>
</li>
<li> Test platform:
<ul>
<li> FPAG-A bit-file:
</li>
<li> FPGA-B bit-file:
</li>
<li> Notes:
</li>
</ul>
</li>
<li> Test method
</li>
<li> Other notes
</li>
</ul>
</li>
</ul>
<h2><span class="mw-headline" id="Review_Notes">Review Notes</span></h2>
<p>Email discussion notes Aug 11, 2016, Alex, Jason, etc.
</p>
<ol>
<li> SW: BL1 auto-rollback
</li>
</ol>
<p>Review notes on Aug 3, 2016. Alan, Alex and Henry
</p>
<ol>
<li> HW: Alan will double check assembly level code for GLOBAL_ARM_DEBUG settings.
</li>
<li> HW: Double check UART setting and output really works on ASIC chip (Alan)
</li>
<li> SW: strap.uart_message test on ASIC sim (Henry)
</li>
<li> SW: DONE: Doubled check auth_override coding, confirm using 3 bits 
for BL2, BL31 and BL32 and BL33 respectively. Move auth_override to bit 
location spare0/spare1/spare2 bits. (Henry)
</li>
<li> SW: DONE: HOTFIX tab size name correction (Henry)
</li>
<li> SW: NV counter check and upgrade test on ASIC sim if we have enough time before tapeout (Henry)
</li>
<li> HW: test all strap.speed settings (Mark)
</li>
<li> SW: DONE: NOTICE message review and change required to reomve "G3"
</li>
<li> HW: Review and get approval from the company on the bootrom output message which mentions "Cortina Access". (Alan).
</li>
<li> HW: Alan will review all levels of messages of NOTICE, WARNING, and ERROR from ASIC bootrom. (Alan). provide a list (Henry).
</li>
<li> SW: Double check if tests of SD/eMMC cover booting into Linux or 
u-boot? Peter:SD driver is not bring up in u-boot. So BL boot to u-boot,
 and use tftp to load kernel image and continue boot. SD driver is ready
 in Kernel. SD/MMC can be access in Linux kernel.
</li>
<li> SW: Peter: Confirm all SD cards tested in ATF. Not just Linux.
</li>
<li> HW: Alan: double check OTP EAXI/mfg_cli is needed.
</li>
<li> SW: Double check if we tested 256bits SSK. Jason: SADB filled in 
BL1(256bits SSK). Perform crypt test at BL2 and get expected result.
</li>
<li> DEFERRED: SW: Documentation on multiboot (Alex)
</li>
<li> HW: X-propagation problem re-raised again by Alan. Need a final solution.
</li>
<li> DONE: SW: OTP read/write timeout count (Alex and Alan)
</li>
<li> SW: Double check CAPSRAM init is correct (both HW and SW team to double check)
</li>
<li> DONE: SW: g3_secure_sram_init() needs a delay after clear set(Alex)
</li>
<li> SW: clean up some dead test code (Henry)
</li>
<li> SW: PE semaphore test. Review with Alan and Jway.
</li>
<li> SW: PE mem stress test review with Jway and Alan.
</li>
<li> HW: USB test status on G3 FPGA. (Joe and Ryan)
</li>
<li> HW: Power gating tests: none by SW
</li>
</ol>
<p><br>
</p><p>Review notes on Aug 2, 2016. Alan, Ryan, Mark, Charles, Alex and Henry
</p>
<ol>
<li> SW: DONE: verify secondary cores can be waked up on asic simulator; (Jason/Henry)
</li>
<li> SW: nand flash bad block. review with Alan/Jason
</li>
<li> HW: Alan provides a list of tests requirement on ASIC sim (Alan)
</li>
<li> SW: double check CHECKPOINTS in the right places. (Jason/Alex)
</li>
<li> DONE: SW: a checkpoint where auth fails (Alex, required by Alan)
</li>
<li> DONE: SW: a checkpoint on multiboot (Alex)
</li>
<li> SW: a checkpoint on exeception handling (Alex)
</li>
<li> SW: crashing dump in BL1 (Alex)
</li>
<li> HW: pll init code-patch impossible. (Alan/Ryan)
</li>
</ol>
<p>Review notes on July 8, 2016 by Alan and Henry:
</p>
<ol>
<li> DONE: Non-secure and secure NV version numbers are updated to save OTP spaces down to 384 and 128 respectively.
</li>
<li> DONE: Hotfix table improvement to use only 128 bits to support 
still 8 active checkpoints. Also add replacement-checkpoint beside 
regular checkpoints. Support up-to a total of 256 checkpoints in BL1.
</li>
<li> DONE: Added CHECKPOINTS list in the wiki (in-progress). Need to implement them in code.
</li>
<li> SW/HW: Reviewed the difference between ASIC and FPGA and updated the list in the wiki.
</li>
<li> DONE: Add support to do SSK copy and de-scrambling in BL1.
</li>
<li> Alan will review assembly level code for GLOBAL_ARM_DEBUG settings.
</li>
<li> DONE: Confirm BL1 will not do anything on DDR init.
</li>
<li> DONE: Provide some small BL1 test binary code to sim on HW sim.
</li>
<li> DONE: Confirm BL1 does not power-down/de-active anything.
</li>
<li> DONE: OTP fixed param auth_override revised. Need to implement in BL1.
</li>
</ol>
<p><br>
Additional notes:
</p>
<ul>
<li> How to test when GLOBAL_ARM_DEBUG is changed? Alan will review the assembly level BL1 code.
</li>
<li> Requirement about auth_override reviewed with Alan
</li>
</ul>
<pre>    * [0] If auth_override[0]==1'b1, skip BL2 image authentication pass and force to boot BL2 
    * [1] If auth_override[1]==1'b1, skip BL31 image authentication and force to boot BL31
    * [2] If auth_override[2]==1'b1, skip BL32/BL33 authentication and force to boot them

</pre>
<ul>
<li> In BL1, if ssk copy flag is on, BL1 copy SSK to SADB. If df3 is on, de-scramble SSK.
</li>
</ul>
<h1><span class="mw-headline" id="Comparison_between_G3_FPGA.2C_G3_ASIC_Simulator_and_G3_ASIC_Chip">Comparison between G3 FPGA, G3 ASIC Simulator and G3 ASIC Chip</span></h1>
<p>Considering the following differences between G3 FPGA, G3 ASIC 
Simulator and G3 ASIC chip, review the G3 bootrom (ASIC version) code to
 make sure functionalities work properly on ASIC even though these 
differences cannot be verified on FPGA or on G3 ASIC chip.
</p><p>List of items to review: 
</p>
<ul>
<li> Bus clock speed 
<ul>
<li> G3 ARM A53 internal timer clock at 25MHz
</li>
<li> G3 ASIC peripheral bus at 125 MHz while G3 FPGA peripheral bus at 25 MHz
</li>
<li> BL1 udelay issue fixed
</li>
</ul>
</li>
<li> UART setting 
<ul>
<li> UART setting to review by ASIC team
</li>
</ul>
</li>
<li> WDT setting 
<ul>
<li> Make sure follow the spec, that is, 256 seconds 
</li>
</ul>
</li>
<li> DDR controller initialization
<ul>
<li> Setup by BL2
</li>
<li> Test not supported on FPGA and ASIC simulator before tape-out
</li>
</ul>
</li>
<li> PCIe/SATA/USB PHY 
<ul>
<li> Setup not supported by BL1
</li>
</ul>
</li>
<li> OTP read and write
<ul>
<li> Not supported on FPGA. Tested via OTP_SIM software
</li>
<li> Supported by G3 ASIC simulator
</li>
</ul>
</li>
<li> GLOBAL_STRAP
<ul>
<li> strap.sd supported on FPGA, not supported on ASIC simulator
</li>
<li> strap.flash_pin supported on bothe FPGA and ASIC simulator
</li>
<li> strap.speed not supported on FPGA
</li>
</ul>
</li>
<li> Bootup of CPUs should not power down (or de-active) anything even on OTP. Secondary CPU's in WFI is ok.
</li>
</ul>
<h1><span class="mw-headline" id="G3_Pre-Tapeout_Test_Summary_Status">G3 Pre-Tapeout Test Summary Status</span></h1>
<p>The goals for these tests are
</p>
<ol>
<li> Verify HW design;
</li>
<li> Verify bootrom code on FPGA and ASIC simulator.
</li>
</ol>
<p>The following sub-sections describe:
</p>
<ul>
<li> Tests of Bootrom on FPGA
</li>
<li> Tests of PE on FPGA
</li>
<li> Tests of Bootrom on ASIC simulator
</li>
<li> Tests of other components on FPGA
</li>
</ul>
<p>Please note that not all tests we completed are recorded on this wiki page.
The list may grow whenever a new test is required.
</p>
<h2><span class="mw-headline" id="Bootrom_Tests_on_FPGA">Bootrom Tests on FPGA</span></h2>
<p>Bit files tested and to test from /rsc/library/sz/fpga_bit:
</p>
<ol>
<li> tag_20160618
</li>
<li> tag_20160625
</li>
<li> tag_20160702;
</li>
<li> tag_20160709
</li>
<li> tag_20160716;
</li>
<li> tag_20160723;
</li>
<li> tag_20160730;
</li>
<li> tag_20160806;
</li>
<li> tag_20160813;
</li>
</ol>
<p><br>
</p>
<table class="sortable jquery-tablesorter" width="100%" cellspacing="0" cellpadding="3" border="1">
  <thead><tr>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Component</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Owner</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Tested by</th>
	<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Tested Status</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Notes</th></tr></thead><tbody>
  <tr>
    <td>FPGA/BL1 Sanity</td>
    <td>Jason</td>
    <td>Jason</td>
    <td> PASSED
    </td>
    <td> tag_20160813 FPGA bitfile release
    </td></tr>

  <tr>
    <td>BL1 LOG LEVEL setting</td>
    <td>Jason</td>
    <td>Jason</td>
    <td>Downgrade to LOG_LEVEL#30(WARNING)
    </td>
    <td>
    </td></tr>


  <tr>
    <td>
<p>JTAG attach
</p>
<ul>
<li> 1. Regular Attach
</li>
<li> 2. Attach when BL2 load failed
</li>
</ul>
</td>
    <td>N/A</td>
    <td>Jason </td>
    <td> 
<p>Items
</p>
<ul>
<li> 1. PASSED
</li>
<li> 2. Pass
</li>
</ul>
    </td>
    <td>
<p><font color="blue">Regression OK on tag_20160813 bitfile.</font>
Items
</p>
<ul>
<li> 1. Regular
</li>
<li> 2. JTAG attach successfully though BL2 is not exist.
</li>
</ul>
    </td></tr>

  <tr>
    <td>WDT</td>
    <td>Alex</td>
    <td>Jason</td>
    <td> PASS
    </td>
    <td>
<p><font color="blue">Regression OK on tag_20160813 bitfile.</font>
</p>
<ol>
<li> WDT in BL1
</li>
<li> rset in U-Boot through PSCI function call
</li>
<li> reboot in kernel through PSCI function call
</li>
</ol>
    </td></tr>

  <tr>
    <td>UART</td>
    <td>Alex</td>
    <td>Jason</td>
    <td> PASS
    </td>
    <td><font color="blue">Regression OK on tag_20160813 bitfile.</font>
    </td></tr>
  <tr>
    <td>SD/eMMC</td>
    <td>Peter</td>
    <td>Peter</td>
    <td> PASS </td>
    <td> 
<ul>
<li> Currently, eMMC/SD runs at <font color="red"> 12.5 MHz  </font> in Bl1. Otherwise it has CRC errors or others errors. 
</li>
<li> Boot by strap pin
</li>
</ul>
<pre> - Boot by SD/eMMC
 - Boot by serial flash
 - Boot by NAND flash
</pre>
<ul>
<li> Boot Failed Cases
</li>
</ul>
<pre> - The device has no partition table
 - One partition without name list before fip0/fip1
 - The partition content is authenticated failed
 - The partition table has fip1, but does not have fip0.
</pre>
<ul>
<li> Compatibility
</li>
</ul>
<pre> - SanDisk 32GB Class 4
 - TCell 16GB UHS 1
 - UMAX SDHC class 10
 - Gigastone SDHC 4GB  class 6
 - SP Micro SDHC Class 10
 - SanDisk Micro SDHC 8G class 4
 - Micron 3SA18JW963  eMMC
 - Micron 6DA27JY976  eMMC
 - Samsung klm4g1fepd eMMC
</pre>
<ul>
<li> Multiple boot
</li>
</ul>
<pre> -  In case Boot from SD/eMMC by strap pin failed
    * boot from NAND flash partition #0 by OTP content (OK)
    * boot from NAND flash partition #1 by OTP content (OK)
 -  In case Boot from SD/eMMC by strap pin failed
    * boot from serial flash partition #0 by OTP content (OK)
    * boot from serial flash partition #1 by OTP content (OK)
 -  In case Boot from NAND flash by strap pin failed
    * Boot from SD/eMMC partition #0 by OTP content (OK)
    * Boot from SD/eMMC partition #1 by OTP content (OK)
 -  In case Boot from serial flash by strap pin failed
    * Boot from SD/eMMC partition #0 by OTP content (OK)
    * Boot from SD/eMMC partition #1 by OTP content (OK)
 -  In case Boot from SD/eMMC by strap pin and NAND flash partition #0 failed
    * boot from NAND flash partition #1 by OTP content (OK)
 -  In case Boot from SD/eMMC by strap pin and NAND flash partition #1 failed
    * boot from NAND flash partition #0 by OTP content (OK)
 -  In case Boot from SD/eMMC by strap pin and serial flash partition #0 failed
    * boot from serial flash partition #1 by OTP content (OK)
 -  In case Boot from SD/eMMC by strap pin and serial flash partition #1 failed
    * boot from serial flash partition #0 by OTP content (OK)
 -  In case Boot from NAND flash by strap pin and SD/eMMC partition #0 failed
    * Boot from SD/eMMC partition #1 by OTP content (OK)
 -  In case Boot from NAND flash by strap pin and SD/eMMC partition #1 failed
    * Boot from SD/eMMC partition #0 by OTP content (OK)
 -  In case Boot from serial flash by strap pin and SD/eMMC partition #0 failed
    * Boot from SD/eMMC partition #1 by OTP content (OK)
 -  In case Boot from serial flash by strap pin and SD/eMMC partition #1 failed
    * Boot from SD/eMMC partition #0 by OTP content (OK)
</pre>
<ul>
<li> Kernel
</li>
</ul>
<pre> - If clock speed downs to  <font color="red">12.5 MHz</font>, read/write test are successfully.
 - If clock speed is <font color="red"> normal( 50MHz or 25 MHz)</font>, some cards are failed to read or write.
</pre>
    </td></tr>

  <tr>
    <td>Serial Flash</td>
    <td>Jason</td>
    <td>Jason</td>
    <td> PASS
    </td>
    <td> 
<pre>   <font color="blue">Regression OK on tag_20160813 bitfile.</font>
</pre>
<ol>
<li>MX25L25735E(MXIC, 32MB)
</li>
<li>MX25L25735FMI(MXIC, 32MB)
</li>
<li>MX25L51245GMI(MXIC, 64MB)
</li>
<li>EN25QH128A(cFeon, 16MB) 
</li>
<li>FL512SSVF01(Spansion, 64MB)
</li>
</ol>
 </td>
    </tr>

  <tr>
    <td>Nand Flash</td>
    <td>Jason</td>
    <td>Jason</td>
    <td>
<ol>
<li> Hamming_256: PASS
</li>
<li> Hamming_512: PASS
</li>
<li> BCH_8: PASS
</li>
<li> BCH_16: PASS
</li>
<li> BCH_24: PASS
</li>
<li> BCH_40: PASS
</li>
</ol>
    </td>
    <td>
<p><font color="blue">Regression OK on tag_20160813 bitfile.</font>
</p>
<ol>
<li> K9GAG08U0D <a href="http://sv-wiki-01/wiki/index.php/File:Nand_info_ham256_4k_216.bin" title="File:Nand info ham256 4k 216.bin">File:Nand info ham256 4k 216.bin</a>
</li>
<li> K9GAG08U0D <a href="http://sv-wiki-01/wiki/index.php/File:Nand_info_ham512_4k_216.bin" title="File:Nand info ham512 4k 216.bin">File:Nand info ham512 4k 216.bin</a>
</li>
<li> K9GAG08U0D <a href="http://sv-wiki-01/wiki/index.php/File:Nand_info_bch8_4k_216.bin" title="File:Nand info bch8 4k 216.bin">File:Nand info bch8 4k 216.bin</a>
</li>
<li> K9GAG08U0D <a href="http://sv-wiki-01/wiki/index.php/File:Nand_info_bch16_4k_216.bin" title="File:Nand info bch16 4k 216.bin">File:Nand info bch16 4k 216.bin</a>
</li>
<li> K9GAG08U0D <a href="http://sv-wiki-01/wiki/index.php/File:Nand_info_bch24_4k_216.bin" title="File:Nand info bch24 4k 216.bin">File:Nand info bch24 4k 216.bin</a>
</li>
<li> K9GBG08U0A <a href="http://sv-wiki-01/wiki/index.php/File:Nand_info_bch40_8k_640.bin" title="File:Nand info bch40 8k 640.bin">File:Nand info bch40 8k 640.bin</a>
</li>
<li> K9GBG08U0E (8K page, 436 OOB) for BCH8~24, Hamming
</li>
<li> MX30LF1G18AC-TI(SLC/ONFI, 2K page, 64 OOB) boot OK for BCH8/BCH16.
</li>
<li> MX30LF2G18AC-TI(SLC/ONFI, 2K page, 64 OOB) boot OK for BCH8/BCH16.
</li>
<li> S34ML02G100TF100(ONFI, 2K page, 128 OOB) for BCH8~BCH24
</li>
<li> S34ML01G100TF100(ONFI, 2K page, 64 OOB) for BCH8/BCH16
</li>
<li> H27U2G8F2CTR(2K page, 64 OOB)
</li>
<li> TC58NVG2SOHTA10(4K page, 216 OOB)
</li>
</ol>
    </td>
    </tr>

  <tr>
    <td>COT/ROTPK
<ul>
<li> 1. Skipping ROTPK auth
</li>
<li> 2. ROTPK auth check
</li>
<li> 3. ROTPK negative test
</li>
</ul>
</td>
    <td>Alex</td>
    <td>Henry</td>
    <td> 
<p>Items
</p>
<ul>
<li> 1. PASSED
</li>
<li> 2. PASSED
</li>
<li> 3. PASSED
</li>
</ul>
    </td>
    <td>
<p>Items
</p>
<ul>
<li> 1. Force to skip ROTPK check when OTP auth_override[0] == 1.
</li>
<li> 2. ROTPK hash check test passed when OTP ROTPK is programmed. See: test detail in COT/ROTPK case
</li>
<li> 3. Preload a wrong ROTPK hash in OTP, expect BL2 auth failure
</li>
</ul>
    </td></tr>

  <tr>
    <td>
<p>OTP scrambling
</p>
<ul>
<li> 1. scrambled_jtag_password
</li>
<li> 2. scrambling
</li>
<li> 3. de-scrambling
</li>
<li> 4. secure_jtag_set_password
</li>
</ul>
    </td>
    <td>Alex</td>
    <td>
<p>Items
</p>
<ul>
<li> 1. Henry
</li>
<li> 2. Henry
</li>
<li> 3. Henry
</li>
<li> 4. Jason
</li>
</ul>
    </td>
    <td> 
<p>Items
</p>
<ul>
<li> 1. PASSED
</li>
<li> 2. PASSED
</li>
<li> 3. PASSED
</li>
<li> 4. PASSED
</li>
</ul>
    </td>
    <td>
<p><font color="blue">Regression OK on tag20160716 bitfile.</font>
Items 1 to 3 tested on branch topic/g3-otp-test3 at 2d3592c based on 1b659df
</p>
<ul>
<li> 1. Enabling by set OTP bitfield scrambled_jtag_password 1 and strap debug_mode 0
</li>
<li> 2. Dump scrambled jtag_password from OTP
</li>
<li> 3. Dump de-scrambed itag_password 
</li>
<li> 4. Verify GLOBAL_DEVICE_ASSIGN_ID0/ID0 register setting effective. 
jtag_password works on special bitfile(tag20160618_per_pe_iden.bit).
</li>
</ul>
    </td></tr>

  <tr>
    <td>Non-secure NV min cnt </td>
    <td>Alex</td>
    <td>Henry</td>
    <td> PASSED
    </td>
    <td>
<p>Passed: branch topic/g3-otp-test4, and allow_bl1_nv_cntr_writes 0
</p>
<ol>
<li> default plat NTFW_NVCTR 0 and cert NTFW_NVCTR 0
</li>
<li> preloaded plat NTFW_NVCTR 3 and cert NTFW_NVCTR 0, expected failure
</li>
<li> preloaded plat NTFW_NVCTR 3 and cert NTFW_NVCTR 5, passed with a patch
</li>
</ol>
    </td></tr>

  <tr>
    <td>Secure NV min cnt</td>
    <td>Alex</td>
    <td>Henry</td>
    <td> PASSED
    </td>
    <td>
<p>Passed: branch topic/g3-otp-test4 and allow_bl1_nv_cntr_writes 0
</p>
<ol>
<li> default plat TFW_NVCTR 0 and cert TFW_NVCTR 0
</li>
<li> preloaded plat TFW_NVCTR 2 and cert TFW_NVCTR 0, expected failure
</li>
<li> preloaded plat TFW_NVCTR 2 and cert TFW_NVCTR 4, passed with a patch
</li>
</ol>
    </td></tr>


 <tr>
    <td>OTP test on ASIC Sim
<ul>
<li> 1. OTP read
</li>
<li> 2. OTP write
</li>
<li> 3. OTP protection
</li>
</ul>
    </td>
    <td>Henry</td>
    <td>Henry</td>
    <td> 
<ul>
<li> 1. PASSED
</li>
<li> 2. PASSED
</li>
<li> 3. PASSED
</li>
</ul>
    </td>
    <td>
<ul>
<li> 1. Preload a pattern and verify
</li>
<li> 2. Write two bytes and read back. Verified.
</li>
<li> 3. Change OTP PROT EN 
</li>
</ul>
    </td></tr>

  <tr>
    <td>
<p>OTP Basic on OTP_SIM
</p>
<ul>
<li> 1. OTP setup and read 
</li>
<li> 2. OTP write in bl1
</li>
<li> 3. OTP write bl1 disabled
</li>
</ul>
    </td>
    <td>Alex</td>
    <td>Henry</td>
    <td> 
<p>Items:
</p>
<ul>
<li> 1. PASSED
</li>
<li> 2. PASSED
</li>
<li> 3. PASSED 
</li>
</ul>
    </td>
    <td>
<p>Items
</p>
<ul>
<li> 1. basic setup including OTP reading
</li>
<li> 2. allow_bl1_nv_cntr_writes 1,  verified
</li>
<li> 3. OTP write in BL2
</li>
</ul>
    </td></tr>

  <tr>
    <td>OTP Fix params</td>
    <td>Alex</td>
    <td>Henry</td>
    <td><a rel="nofollow" class="external text" href="http://sv-wiki-01/wiki/index.php/G3_Platform_SW_Pre-Tapeout_Test_Status#OTP_Fix_params">Click</a></td>
    <td><a rel="nofollow" class="external text" href="http://sv-wiki-01/wiki/index.php/G3_Platform_SW_Pre-Tapeout_Test_Status#OTP_Fix_params">Click</a></td>
    </tr>
  <tr>
    <td>OTP TLV</td>
    <td>Alex</td>
    <td>N/A</td> 
    <td>
<p>N/A 
</p>
    </td>
    <td>
<p>TLV is not required
</p>
    </td></tr>

  <tr>
    <td>
<p>Boot Strap
</p>
<ul>
<li> 1. jtag_osc_3
</li>
<li> 2. jtag_osc_2
</li>
<li> 3. sd
</li>
<li> 4. uart_message
</li>
<li> 5. flash_pin
</li>
<li> 6. flash_width
</li>
<li> 7. flash_size
</li>
<li> 8. flash_type
</li>
<li> 9. speed
</li>
<li> 10 debug_mode
</li>
</ul>
    </td>
    <td>Jason</td>
    <td>
<p>Items
</p>
<ul>
<li> 1. Jason
</li>
<li> 2. Jason
</li>
<li> 3. Henry
</li>
<li> 4. Henry
</li>
<li> 5. Jason
</li>
<li> 6. Jason
</li>
<li> 7. Jason
</li>
<li> 8. Henry
</li>
<li> 9. Henry
</li>
<li> 10. Jason
</li>
</ul>
    </td>
    <td> 
<p>Items
</p>
<ul>
<li> 1. PASSED
</li>
<li> 2. PASSED
</li>
<li> 3. Partially PASSED
</li>
<li> 4. PASSED
</li>
<li> 5. PASSED
</li>
<li> 6. PASSED
</li>
<li> 7. PASSED
</li>
<li> 8. PASSED
</li>
<li> 9. PASSED
</li>
<li> 10. PASSED
</li>
</ul>
    </td>
    <td>
<p><font color="blue">Regression OK on tag_20160813 bitfile.</font>
Items
</p>
<ul>
<li> 1. jtag_osc_3 can be set by T32. This Testing works only with 
build-in BL1 bitfile, board must be strap in non-debug mode. T32 just 
issue commnad to set osc without attaching to target. And bl1_cli is 
successfully entered. <a rel="nofollow" class="external text" href="http://sv-wiki-01/wiki/index.php/T32_trace_howto#JTAG_OSC_cmm">CMM</a> 
</li>
<li> 2. jtag_osc_3 can be set by T32. This Testing works only with 
build-in BL1 bitfile, board must be strap in non-debug mode. T32 just 
issue commnad to set osc without attaching to target. And bl1_cli is 
successfully entered. <a rel="nofollow" class="external text" href="http://sv-wiki-01/wiki/index.php/T32_trace_howto#JTAG_OSC_cmm">CMM</a>
</li>
<li> 3. SD bit as 1 in bootstrap cannot be changed on FPGA. Shows "Boot from SD"
</li>
<li> 4. UART_MESSAGE 1 to show, 0 not to show. If not to show, bl_cli also does not display but takes cmds like 'c'
</li>
<li> 5. flash_pin is reflected by bootstrap
</li>
<li> 6. flash_width is reflected by bootstrap
</li>
<li> 7. flash_size is reflected by bootstrap
</li>
<li> 8. Selection of flash type MEMMAP (3), NAND (4), serial flash (0), effective when forcing SD 0 
</li>
<li> 9. Not support on FPGA. Added "CPU Speed" display that is tested good.  
</li>
<li> 10. Verified debug_mode 1 always causes jtag_password setting as 
zeros. jtag_password works on special 
bitfile(tag20160618_per_pe_iden.bit).
</li>
</ul>
    </td></tr>

  <tr>
    <td>JTAG Password</td>
    <td>Alex</td>
    <td>Jason</td>
    <td>PASS
    </td>
    <td> JTAG password takes effect on special bitfile(tag20160618_per_pe_iden.bit). <a rel="nofollow" class="external text" href="http://sv-wiki-01/wiki/index.php/T32_trace_howto#JTAG_Passowrd_cmm">CMM</a>
    </td></tr>

  <tr>
    <td>SMP Boot</td>
    <td>Jason</td>
    <td>Jason</td>
    <td> PASS </td> 
    <td> 
<p><font color="blue">Regression OK on tag_20160813 bitfile.</font>
</p>
<ul>
<li>MP2 Boot OK 
</li>
<li>MP4 Boot OK(ca53mp4_tag20160730.bit)
</li>
</ul>
    </td></tr>

  <tr>
    <td>Secure SRAM</td>
    <td>Alex</td>
    <td>Jason</td>
    <td> PASS
    </td>
    <td>
<p><font color="blue">Regression OK on tag20160813 bitfile.</font>
</p>
<ol>
<li> Secured SRAM behave normally, all non-secure access are rejected.
</li>
</ol>
    </td></tr>

  <tr>
    <td>Secure DRAM</td>
    <td>Alex</td>
    <td>Jason</td>
    <td> PASS </td>
    <td>
<p><font color="blue">Regression OK on tag_20160813 bitfile.</font>
</p>
<ul>
<li> U-Boot: " "Synchronous Abort" handler, esr 0x96000210
</li>
<li> Kernel: Unhandled fault: synchronous external abort (0x92000210) at 0x0000007fafba9000
</li>
</ul>
    </td></tr>

  <tr>  
    <td>GPT Partition</td>
    <td>Jason</td>
    <td>Jason</td>
    <td>Pass
    </td>
    <td>
<p><font color="blue">Regression OK on tag_20160813 bitfile.</font>
Boot successfully on GPT partition.
</p>
    </td></tr>

  <tr>   
	<td>Partition table</td>
    <td>Alex</td>
    <td>Jenfeng</td>
    <td>PASS
    </td>
    <td> 
<p><font color="blue">Regression OK on tag20160813  bitfile.</font>
Boot successfully on 2nd partition if specified in OTP boot_sequence.
</p>
    </td></tr>

  <tr>   
	<td>Multi-Boot</td>
    <td>Alex</td>
    <td>Jenfeng</td>
    <td>PASSED
    </td>
    <td>
<p>Preloaded OTP with 4 tuples and invalid fip in all devices. Tested in topic/g3-otp-test6
</p>
<ul>
<li> PASSED: alt bootdevice trying started
</li>
<li> FIXED: deadloop when trying NAND device due. Fixed by patch.
</li>
<li> PASSED with patches: bootdevice forced order verified.  
</li>
<li> FIXED: stop boot-device trying at the first blank tuple. Fixed by patch
</li>
<li> Note: Multiboot limitation discussed in daily meeting. Only support one choice of Nand/SFlash  
</li>
</ul>
    </td></tr>  
  
  <tr>
	<td>BL1 CLI</td>
    <td>Jason</td>
    <td>Jason</td>
    <td> PASS </td>
    <td>
<p><font color="blue">Regression OK on tag_20160813  bitfile.</font>
</p>
<ul>
<li> command h(help): OK
</li>
<li> command w(write): OK
</li>
<li> command r(read): OK
</li>
<li> command j(jump): OK
</li>
<li> command l(loop): OK
</li>
<li> command i(ISB): OK
</li>
<li> command d(DSB): OK
</li>
<li> command c(continue): OK
</li>
</ul>
    </td></tr>   

  <tr>
	<td>BL1 Hot Fix Check</td>
    <td>Alex</td>
    <td>Henry</td>
    <td>PASSED
    </td>
    <td>
<p>Tested: 
</p>
<ul>
<li> PASSED: Regular checkpoint with hotfix code in OTP
</li>
<li> PASSED: Regular checkpoint with hotfix code in SRAM
</li>
<li> PASSED: Replacement-checkpoint 
</li>
<li> PASSED: hotfix code with a non-zero offset from the base OTP or SRAM
</li>
</ul>
    </td></tr>

 <tr>
    <td>BL1 Checkpoints</td>
    <td>Jason</td>
    <td>Jason</td>
    <td> PASSED
    </td>
    <td> Checkpoint for OTP/MMC/SFLASH/NFLASH are added.
    </td></tr>

 <tr>
    <td>Active/Standby image booting</td>
    <td>Alex/Jason</td>
    <td>Jason</td>
    <td>PASSED</td>
    <td>OK to boot Active/Standby partition.
    </td></tr>

 <tr>
    <td>BL1 Auto-rollback</td>
    <td>Alex/Jason</td>
    <td>Jason</td>
    <td>PASSED</td>
    <td>Bug fixed. and able to rollback to active partition.
    </td></tr>

</tbody><tfoot></tfoot></table><p>&nbsp;</p>
<h3><span class="mw-headline" id="OTP_Fix_params">OTP Fix params</span></h3>
<table class="sortable jquery-tablesorter" width="100%" cellspacing="0" cellpadding="3" border="1">
  <thead><tr>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Component</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Owner</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Tested by</th>
	<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Tested Status</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Notes</th></tr></thead><tbody>
  <tr>
    <td>OTP fixed params
<ul>
<li> 1. programmed
</li>
<li> 2. auth_override
</li>
<li> 3. jtag_password_inhibit
</li>
<li> 4. debug_override
</li>
<li> 5. debug_debuggen
</li>
<li> 6. debug_cpu_niden
</li>
<li> 7. debug_cpu_spiden
</li>
<li> 8. debug_cpu_spinden
</li>
<li> 9a. debug_auth_cssys_dbgen
</li>
<li> 9b. debug_auth_ccsys_niden
</li>
<li> 10. debug_cs_auth_niden
</li>
<li> 11. debug_cs_auth_spinden
</li>
<li> 12. debug_cfg_tpctl
</li>
<li> 13. debug_cfg_tpmaxdatasize
</li>
<li> 14. secure_watchdog_enable
</li>
<li> 15. Hardware Unique Key
</li>
<li> 16. Endorsement Key
</li>
<li> 17. Hash of ROTPK - loc/len
</li>
<li> 18. SSK
</li>
<li> 19. Spare Key/Device Serial Num
</li>
<li> 20. jtag_password
</li>
<li> 21. pe_lockdown_0
</li>
<li> 22. pe_lockdown_1
</li>
<li> 23.1 EAXI/mfg cli - loc/len
</li>
<li> 23.2 EAXI/mfg cli - entering
</li>
<li> 24. copy_ssk_to_sadb
</li>
<li> 25 allow_bl1_nv_cntr_writes 
</li>
<li> 26. df0 to df5
</li>
<li> 26.1 df3 for ssk scrambling
</li>
<li> 26.2 df5 for jtag_pwd scrambling
</li>
<li> 27a. scrambled_jtag_password
</li>
<li> 27b. ssk_sadb_control_word
</li>
<li> 28. forced_boot_order - loc/len
</li>
<li> 29. bl1_hotfix_checkpoint_table
</li>
<li> 30. non_trusted_NV_min_ver
</li>
<li> 31. trusted_NV_min_ver
</li>
</ul>
    </td>
    <td>Alex</td>
    <td>
<p>Items
</p>
<ul>
<li> 1. Henry
</li>
<li> 2. Henry
</li>
<li> 3. Henry
</li>
<li> 4. Henry
</li>
<li> 5. Henry
</li>
<li> 6. Henry
</li>
<li> 7. Henry
</li>
<li> 8. Henry
</li>
<li> 9a. Henry
</li>
<li> 9b. Henry
</li>
<li> 10. Henry
</li>
<li> 11. Henry
</li>
<li> 12. Henry
</li>
<li> 13. Henry
</li>
<li> 14. Henry
</li>
<li> 15. Henry
</li>
<li> 16. Henry
</li>
<li> 17. Henry
</li>
<li> 18. Henry
</li>
<li> 19. Henry
</li>
<li> 20. Henry
</li>
<li> 21. Henry
</li>
<li> 22. Henry
</li>
<li> 23.1 Henry
</li>
<li> 23.2 Henry
</li>
<li> 24. Jason
</li>
<li> 25. Henry
</li>
<li> 26. Henry
</li>
<li> 26.1 Jason
</li>
<li> 26.2 Jason
</li>
<li> 27a. Jason
</li>
<li> 27b. Jason
</li>
<li> 28. Henry
</li>
<li> 29. Henry
</li>
<li> 30. Henry
</li>
<li> 31. Henry
</li>
</ul>
    </td>
    <td>
<p>Items
</p>
<ul>
<li> 1. PASSED
</li>
<li> 2. PASSED
</li>
<li> 3. PASSED
</li>
<li> 4. PASSED
</li>
<li> 5. PASSEDD
</li>
<li> 6. PASSED
</li>
<li> 7. PASSED
</li>
<li> 8. PASSED
</li>
<li> 9a. PASSED
</li>
<li> 9b. PASSED
</li>
<li> 10. PASSED
</li>
<li> 11. PASSED
</li>
<li> 12. PASSED
</li>
<li> 13. PASSED
</li>
<li> 14. PASSED 
</li>
<li> 15. PASSED
</li>
<li> 16. PASSED
</li>
<li> 17. PASSED
</li>
<li> 18. PASSED
</li>
<li> 19. PASSED
</li>
<li> 20. PASSED
</li>
<li> 21. PASSED
</li>
<li> 22. PASSED
</li>
<li> 23.1 PASSED
</li>
<li> 23.2 PASSED
</li>
<li> 24. PASSED
</li>
<li> 25. PASSED
</li>
<li> 26. PASSED
</li>
<li> 26.1 PASSED
</li>
<li> 26.2 PASSED
</li>
<li> 27a. PASSED
</li>
<li> 27b. PASSED
</li>
<li> 28. PASSED
</li>
<li> 29. PASSED
</li>
<li> 30. PASSED
</li>
<li> 31. PASSED
</li>
</ul>
    </td>
    <td>
<p>Items
</p>
<ul>
<li> 1. Verified location 1088 and len 1. Only used to force setting jtag_password as zeros if it is clear (0). 
</li>
<li> 2. Verified location 1089 and len 2. Revised and loc change. 
</li>
<li> 3. Verified location 1091 and len 1. jtag_password setting as zeros. 
</li>
<li> 4. Verified location 1092 and len 1. Effectiveness verified. GLOBAL_ARM_DEBUG updated.
</li>
<li> 5. Verified location 1093 and len 4. Note: unable to verify on ASIC/FPGA the change taking effect
</li>
<li> 6. Verified location 1097 and len 4. 
</li>
<li> 7. Verified location 1101 and len 4. 
</li>
<li> 8. Verified location 1105 and len 4. 
</li>
<li> 9a. Verified location 1109 and len 1. 
</li>
<li> 9b. Verified location 1110 and len 1. 
</li>
<li> 10. Verified location 1111 and len 1. 
</li>
<li> 11. Verified location 1112 and len 1. 
</li>
<li> 12. Verified location 1113 and len 1. 
</li>
<li> 13. Verified location 1114 and len 5. Effectiveness verified. GLOBAL_ARM_DEBUG updated.
</li>
<li> 14. Verified location 1119 and len 1.  Reset firing verified.
</li>
<li> 15. BL1 does not use. Verified location 0 and len 128.
</li>
<li> 16. BL1 does not use. Verified location 128 and len 256.
</li>
<li> 17. Verified location 384 and len 256. Effectiveness test: see COT/ROTPK test.
</li>
<li> 18. BL1 does not use. Verified location 640 and len 256.
</li>
<li> 19. BL1 does not use. Verified location 896 and len 128.
</li>
<li> 20. Verified location 1024 and len 64. 
</li>
<li> 21. BL1 does not use. Verified location 1120 and len 1.
</li>
<li> 22. BL1 does not use. Verified location 1121 and len 1.
</li>
<li> 23.1 Verified location 1122 and len 1.
</li>
<li> 23.2 Verified entering bl_cli when mfg_cli_enable 1 and OTP programmed 1
</li>
<li> 24. Verified location 1123 and len 1. Tested
</li>
<li> 25. Verified location 1124 and len 1. 
</li>
<li> 26. BL1 does not use. Verified location df0..df5 1128..1132 and len 1 each.
</li>
<li> 26.1 Verified from msg dumping
</li>
<li> 26.2 Verified from msg dumping
</li>
<li> 27a. Verified location 1133 and len 1. Effectiveness test: see OTP scrambling test
</li>
<li> 27b. Verified location 1136 and len 16. See a separate test case on SSK 
</li>
<li> 28. Verified location 1152 and len 64. Effectiveness test separately listed.
</li>
<li> 29. Verified location 1216 and len 128. Effectiveness test: see Hot Fix Check test
</li>
<li> 30. Verified location 7424 and len 384. Effectiveness test: see Non-secure NV min cnt test
</li>
<li> 31. Verified location 7808 and len 128. Effectiveness test: see Secure NV min cnt test
</li>
</ul>
    </td>
    </tr>

</tbody><tfoot></tfoot></table>
<h2><span class="mw-headline" id="BL1_Test_on_ASIC_simulator">BL1 Test on ASIC simulator</span></h2>
<p>On ASIC simulator, two types of bootrom are tested
</p>
<ul>
<li> Test-instrumented Bootrom with test instrumentation to monitor the test progress and the internal status;
</li>
<li> Official ASIC bootrom release that is identical to the bootrom to be on G3 ASIC chip.
</li>
</ul>
<p>An official G3 bootrom is created by the script build-g3-asic-bootrom
 which enables CORTINA_G3_ASIC_OFFICIAL. An official G3 ASIC bootrom 
release consists of three files:
</p>
<ol>
<li> g3-asic-bootrom-&lt;timestamp&gt;.txt - bootrom code in hex text format;
</li>
<li> g3-asic-bootrom-&lt;timestamp&gt;.md5sum - md5 check sum of the corresponding bootrom hex file;
</li>
<li> g3-asic-bootrom-&lt;timestamp&gt;.info - an information file containing records about how the release was created.
</li>
</ol>
<p>A test-instrumented bootrom is created by the following steps:
</p>
<ul>
<li> Enable TEST_ON_G3_ASIC_SIM with or without following additional build flags:
<ul>
<li> TEST_ON_G3_ASIC_SIM_HOTFIX
</li>
<li> TEST_ON_G3_ASIC_SIM_OTP_WRITE
</li>
<li> TEST_ON_G3_ASIC_SIM_OTP_SHADOW_COPY
</li>
<li> TEST_ON_G3_ASIC_SIM_MULTIBOOT
</li>
</ul>
</li>
<li> Build an test-instrumented BL1 Bootrom for ASIC simulator
</li>
</ul>
<pre>make TEST_ON_G3_ASIC_SIM=1 MBEDTLS_DIR=../mbedtls TRUSTED_BOARD_BOOT=1 \
GENERATE_COT=1 \
ARM_ROTPK_LOCATION=regs \
ROT_KEY=../ca77xx-devel/ATF/TBB/development_keys/g3_rotprivk_rsa.pem \
V=1 PLAT=g3_fpga bl1

</pre>
<ul>
<li> Translate bl1.bin into hex format to run on G3 ASIC simulator. Do:
</li>
</ul>
<pre>od -tx4 -w4 -Ax -v ./build/g3_fpga/release/bl1.bin | awk '{print $2}' | \
grep -v "^$" &gt; test-on-hwsim.txt

</pre>
<h3><span class="mw-headline" id="Test_Status_of_Test-instrumented_Bootrom_on_ASIC_Simulator">Test Status of Test-instrumented Bootrom on ASIC Simulator</span></h3>
<p>Only suitable tests can run on ASIC simulator because ASIC simulator is slow and does not support many peripherals.
</p>
<p><br>
</p><p><br>
</p><table class="sortable jquery-tablesorter" width="100%" cellspacing="0" cellpadding="3" border="1">
 <thead><tr>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Component</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Owner</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Tested by</th>
	<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Tested Status</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Notes</th></tr></thead><tbody>
 <tr>
    <td>Init setup</td>
    <td> Alex</td>
    <td> Henry</td>
    <td> N/A on ASIC
    </td><td> Crashed inside ARM 53 cores on Simulator around plat_get_my_entrypoint. RTK CRD and ARM are debugging. Workaround in place.</td></tr>

 <tr>
    <td>OTP test on ASIC Sim
<ul>
<li> 1. OTP read
</li>
<li> 2. OTP write
</li>
<li> 3. OTP protection
</li>
</ul>
    </td>
    <td>Henry</td>
    <td>Henry</td>
    <td> 
<ul>
<li> 1. PASSED
</li>
<li> 2. PASSED
</li>
<li> 3. PASSED
</li>
</ul>
    </td>
    <td>
<ul>
<li> 1. Preload a pattern and verify OPT shadow copy
</li>
<li> 2. Write two bytes and read back. Verified.
</li>
<li> 3. Change OTP PROT EN 
</li>
</ul>
    </td></tr>

 <tr>
    <td>Baremetal test on ASIC Sim</td>
    <td>Alex</td>
    <td>Henry</td>
    <td>PASSED
    </td>
    <td>
<p>Items: with help from Ryan/Alan/Sebe when simulator X-value did not cause a crash.
</p>
<ul>
<li> Basic CPU setup on ASIC sim
</li>
<li> SRAM memory test
</li>
<li> OTP read/write test
</li>
</ul>
    </td></tr>

 <tr>
    <td>Bl1 Hotfix</td>
    <td>Alex</td>
    <td>Henry</td>
    <td>PASSED
    </td>
    <td> Tested with test checkpoints to run hotfix from OTP shadow
    </td></tr>

<tr>
    <td>Bl1 Multiboot</td>
    <td>Alex</td>
    <td>Henry</td>
    <td>PASSED
    </td>
    <td> Test only the boot order trying sequence. Not actually booting into any image.
    </td></tr>


 <tr>
    <td>Bl1 udelay</td>
    <td>Jason</td>
    <td>Henry</td>
    <td>PASSED
    </td>
    <td> Measured delay time is far bigger than expected. This comes from overhead of register access. A bug found and fixed.
    </td></tr>

 <tr>
    <td>Full-size BL1 on ASIC Sim</td>
    <td>Alex/Jason/Peter</td>
    <td>Henry</td>
    <td>PASSED
    </td>
    <td>
<p>Items: with Help from Ryan/Alan/Sebe
</p>
<ul>
<li> Platform setup: Failed due to random unknown issue. Fixed by work-around.
</li>
<li> Bootstrapping
</li>
<li> OTP read/write test
</li>
<li> OTP parameters
</li>
<li> Boot sequence
</li>
<li> Others
</li>
</ul>
    </td></tr>

<tr>
    <td>Boot from SFLASH</td>
    <td>Jason/Peter</td>
    <td>Henry</td>
    <td>PASSED
    </td>
    <td> Load a test small size BL2 from SFLASH and execute it with blank otp
    </td></tr>

<tr>
    <td>Boot from SFLASH with ROTPK deployed</td>
    <td>Alex</td>
    <td>Henry</td>
    <td>PASSED
    </td>
    <td> Load a test small size BL2 from SFLASH and execute it with ROTPK deployed
    </td></tr>

<tr>
    <td>Boot from SFLASH with ROTPK deployed</td>
    <td>Alex</td>
    <td>Henry</td>
    <td>PASSED
    </td>
    <td> Load a test small size BL2 from SFLASH and execute it with ROTPK deployed
    </td></tr>


<tr>
    <td>Boot from nand flash</td>
    <td>Jason</td>
    <td>Henry</td>
    <td>PASSED
    </td>
    <td> BCH8 OK after using 32 bit register write.
    </td></tr>

<tr>
    <td>Boot from eMMC</td>
    <td>Peter</td>
    <td>Henry</td>
    <td><font color="red"><b>Fail</b></font>
    </td>
    <td> Host issue command#17 to read out data in first sector. Expected data is MBR. But Interrupt report <b>Response Timeout</b>.
    </td></tr>
<tr>
    <td>DDR init</td>
    <td> Jason</td>
    <td> TBD</td>
    <td> N/A on simulators </td>
    <td> Cannot support on G3 ASIC simulator before the tape-out</td></tr>

</tbody><tfoot></tfoot></table><p>&nbsp;</p>
<h3><span class="mw-headline" id="Test_Status_of_Clean_G3_ASIC_Bootrom_on_ASIC_Simulator">Test Status of Clean G3 ASIC Bootrom on ASIC Simulator</span></h3>
<h2><span class="mw-headline" id="Tested_G3_ASIC_bootrom_image:_g3-asic-bootrom-1470098733.txt_.28Aug_2.2C_2016.29">Tested G3 ASIC bootrom image: g3-asic-bootrom-1470098733.txt (Aug 2, 2016)</span></h2>
<table class="sortable jquery-tablesorter" width="100%" cellspacing="0" cellpadding="3" border="1">
 <thead><tr>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Component</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Tested by</th>
	<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Tested Status</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Notes</th></tr></thead><tbody>
<tr>
    <td>Boot from SFLASH with ROTPK deployed and FIP image</td>
    <td>Henry</td>
    <td>PASSED
    </td>
    <td> Load a test small size BL2 from SFLASH and execute it with ROTPK deployed
    </td></tr>


<tr>
    <td>Boot from NAND FLASH with GPT image with blank OTP</td>
    <td>Henry</td>
    <td>PASSED</td>
    <td> Load a test small size BL2 from Nand FLASH and execute it without ROTPK
    </td></tr>




</tbody><tfoot></tfoot></table><p>&nbsp;</p>
<p>Successful boot-from-sflash messages 
</p>
<pre>NOTICE:  Booting Trusted Firmware[CortinaAccess]
NOTICE:  BL1: v12(release):0ddd269
NOTICE:  BL1: Built : 08:45:43 Aug  2 2016
NOTICE:  BL1: CPU Speed 800 MHz
NOTICE:  GLOBAL STRAP 0x806
NOTICE:  boot from serial flash
NOTICE:  G3 platform initialized
NOTICE:  BL1: Booting BL2

</pre>
<h2><span class="mw-headline" id="Tested_G3_ASIC_bootrom_image">Tested G3 ASIC bootrom image</span></h2>
<p>Bootrom images:
</p>
<ol>
<li> g3-asic-bootrom-1472639411.txt Aug 31, 2016 (<font color="red"> obsolete</font>)
</li>
<li> g3-asic-bootrom-1472719215.txt Sept 1, 2016
</li>
</ol>
<table class="sortable jquery-tablesorter" width="100%" cellspacing="0" cellpadding="3" border="1">
 <thead><tr>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Test</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Tested by</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Tested Status</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Bootrom ID</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">otp</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">image</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">notes</th>
 </tr></thead><tbody>

<tr>
    <td>Boot from SFLASH with blank OTP using FIP image</td>
    <td>Henry</td>
    <td>PASSED</td>
    <td>1472719215</td>
    <td>Blank</td>
    <td>fip-small-bl2-tfwctr0.bin</td>
    <td>GLOBAL STRAP 0x806. output [1] </td>
</tr>

<tr>
    <td>Boot from SFLASH with NV ctr update</td>
    <td>Henry</td>
    <td>PASSED</td>
    <td>1472719215</td>
    <td>otp-pattern-rotpk-tfwctr2-otp-update.txt</td>
    <td>gpt_tfwctr4.txt</td>
    <td>GLOBAL STRAP 0x806. output [2] </td>
</tr>

<tr>
    <td>Boot from SFLASH with NV ctr no update</td>
    <td>Henry</td>
    <td>PASSED</td>
    <td>1472719215</td>
    <td>otp-pattern-rotpk-tfwctr2-otp-no-update.txt</td>
    <td>gpt_tfwctr4.txt</td>
    <td>GLOBAL STRAP 0x806. output [3] </td>
</tr>

<tr>
    <td>Boot from SFLASH with TFW NV ctr check failure</td>
    <td>Henry</td>
    <td>PASSED</td>
    <td>1472719215</td>
    <td>otp-pattern-rotpk-tfwctr2-otp-update.txt</td>
    <td>gpt_tfwctr0.txt</td>
    <td>GLOBAL STRAP 0x806. output [4] </td>
</tr>
</tbody><tfoot></tfoot></table><p>&nbsp;</p>
<p>[1] UART display
</p>
<pre>Booting Trusted Firmware  Cortina Access Inc
BL1: v12(release):b417f9c
BL1: Built : 16:40:25 Sep  1 2016
BL1: CPU Speed 800 MHz
GLOBAL STRAP 0x806
boot from serial flash
WARNING: Cant find MBR protection information
WARNING: failed to find Active partition
Platform initialized
ROTPK undeployed
BL1: Booting BL2

</pre>
<p>[2] UART display
</p>
<pre>Booting Trusted Firmware  Cortina Access Inc
BL1: v12(release):b417f9c
BL1: Built : 16:40:25 Sep  1 2016
BL1: CPU Speed 800 MHz
GLOBAL STRAP 0x806
boot from serial flash
Platform initialized
BL1: Update NV counter
BL1: Booting BL2

</pre>
<p>[3] UART display
</p>
<pre>Booting Trusted Firmware  Cortina Access Inc
BL1: v12(release):b417f9c
BL1: Built : 16:40:25 Sep  1 2016
BL1: CPU Speed 800 MHz
GLOBAL STRAP 0x806
boot from serial flash
Platform initialized
BL1: Booting BL2

</pre>
<p>[4] UART display
</p>
<pre>Booting Trusted Firmware  Cortina Access Inc
BL1: v12(release):b417f9c
BL1: Built : 16:40:25 Sep  1 2016
BL1: CPU Speed 800 MHz
GLOBAL STRAP 0x806
boot from serial flash
Platform initialized
Invalid NVcounter 0  2
Multiboot: Auth failure detected
current otp boot fip index 0
bootTuple: 2
boot device 1 boot partition (Standby)
boot device NAND policy c0035018
ERROR:   NAND INFO not found
ERROR:   NAND is not good
WARNING: OTP Boot Index: Could not find FIB at tuple index 0
current otp boot fip index 1
bootTuple: 5
boot device 2 boot partition (Active)
....

</pre>
<h3><span class="mw-headline" id="Test_Status_of_Clean_G3_ASIC_Bootrom_on_Gate_Level_Simulator">Test Status of Clean G3 ASIC Bootrom on Gate Level Simulator</span></h3>
<p>Tested G3 ASIC bootrom images:
</p>
<ol>
<li> g3-asic-bootrom-1470098733.txt (Aug 2, 2016)
</li>
</ol>
<table class="sortable jquery-tablesorter" width="100%" cellspacing="0" cellpadding="3" border="1">
 <thead><tr>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Component</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Tested by</th>
	<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Tested Status</th>
    <th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"> Notes</th></tr></thead><tbody>
<tr>
    <td>Sanity Test</td>
    <td>Ryan</td>
    <td>PASSED
    </td>
    <td> Blank OTP without BL2
    </td></tr>

<tr>
    <td>Boot from SFlash</td>
    <td>Ryan</td>
    <td><font color="red">TBD</font>
    </td>
    <td> Blank OTP with small BL2
    </td></tr>

<tr>
    <td>Boot from NFlash</td>
    <td>Ryan</td>
    <td><font color="red">TBD</font>
    </td>
    <td> Blank OTP with small BL2
    </td></tr>


</tbody><tfoot></tfoot></table><p>&nbsp;</p>
<h2><span class="mw-headline" id="G3_PE.2FTaroko_tests_required_before_tapeout">G3 PE/Taroko tests required before tapeout</span></h2>
<p>Base on 0813 bitfile 
</p>
<pre> Component           Code Owner    Tested By    Test Status   Note
 * Taroko baremetal  JWay          Jway         Pass
 * HW semaphore      JWay          JWay         Pass
 * Taroko mem stress JWay          JWay         Pass
 * Cached  operate    JWay         JWay         Pass
 * JTAG connect      JWay          JWay         Pass
</pre>
<p>Base on 0806bitfile 
</p>
<pre> Component           Code Owner    Tested By    Test Status   Note
 * Taroko baremetal  JWay          Jway         Pass
 * HW semaphore      JWay          JWay         Pass
 * Taroko mem stress JWay          JWay         Pass
 * Cached  operate    JWay         JWay         Pass
</pre>
<p>Base on 0730 bitfile 
</p>
<pre> Component           Code Owner    Tested By    Test Status   Note
 * Taroko baremetal  JWay          Jway         Pass
 * HW semaphore      JWay          JWay         Pass          
 * Taroko mem stress JWay          JWay         Pass
 * Cached  operate    JWay          JWay         Pass
</pre>
<p><br>
Base on 0623 bitfile
</p>
<pre> Component           Code Owner    Tested By    Test Status   Note
 * Taroko baremetal  Namo/JWay
 * HW semaphore      Namo/JWay     JWay         Pass          Overnight 3 days
 * Taroko mem stress Namo/JWay     Namo         Pass
</pre>
<h2><span class="mw-headline" id="Other_test_before_tapeout">Other test before tapeout</span></h2>
<pre> Component           Code Owner    Tested By    Test Status      Note
 * Global restart    Jason
   * U-Boot reset    Jason         Jason        PASSED           WDT Through PSCI
   * kernel reboot   Jason         Jason        PASSED           WDT Through PSCI
 * SATA              Peter         Peter        Failed
 * USB               TBD           RTK team     TBD              Currently CH/RTK support
 * PCIe              Jason                                       Currently by CH team
 * SPI               Pengpeng      Pengpeng     PASSED           update the kernel driver codes
 * I2C               Pengpeng      Pengpeng     PASSED           update the kernel driver codes
 * RTC               Pengpeng      Pengpeng     PASSED           Verify by HW registers PASSED
 * PCM/I2S/SPDIF     Pengpeng      Pengpeng     Failed           Need to porting rtk's Si3226x voip cards driver codes.
</pre>
<p>Note: 
</p>
<ul>
<li> <font color="red"> SATA test failed</font>
</li>
<li> <font color="red"> USB: Need status update</font>
</li>
</ul>
<h1><span class="mw-headline" id="Pre-Tapeout_Tests">Pre-Tapeout Tests</span></h1>
<p><b>This section is not updated daily. Please refer to the above sections for test status.</b>
</p><p>Each tests are described in the following in the format described above <a href="http://sv-wiki-01/wiki/index.php/G3_Platform_SW_Pre-Tapeout_Test_Status#The_format_of_test_case_status" title="G3 Platform SW Pre-Tapeout Test Status">format</a> and also here.
</p>
<h3><span class="mw-headline" id="Test:_.3Ctest_title.3E">Test: &lt;test title&gt;</span></h3>
<ul>
<li> Test description:
</li>
<li> Test status: PASS or FAILED
</li>
<li> Test engineer:
</li>
<li> Image info:
<ul>
<li> Image source: 
</li>
<li> Source tree tag id
</li>
<li> Code owner: Pengpeng
</li>
<li> Notes: N/A
</li>
</ul>
</li>
<li> Test platform:
<ul>
<li> FPAG-A bit-file:
</li>
<li> FPGA-B bit-file:
</li>
<li> Notes: N/A
</li>
</ul>
</li>
<li> Test method
</li>
<li> Other notes
</li>
</ul>
<h3><span class="mw-headline" id="Test:_I2C">Test: I2C</span></h3>
<ul>
<li> Test description: Test I2C in Linux kernel
</li>
<li> Test status: PASS
</li>
<li> Test engineer: Pengpeng
</li>
<li> Image info: self build image
<ul>
<li> Image source:&nbsp;?
</li>
<li> Source tree tag id: - commit a0eede7a510cce559f77b10a4e606c18bb0ea20f
</li>
<li> Code owner: Pengpeng
</li>
<li> Notes: N/A
</li>
</ul>
</li>
<li> Test platform: FPGA
<ul>
<li> FPAG-A bit-file: fatop_tag20160723_per.bit
</li>
<li> FPGA-B bit-file: ca53sp_tag20160723.bit
</li>
<li> Notes: N/A 
</li>
</ul>
</li>
<li> Test method: using Linux kernel driver to test I2C
</li>
<li> Other notes: For the test case, please refer to the link <a href="http://sv-wiki-01/wiki/index.php/Test_Case" title="Test Case">Test Case</a>
</li>
</ul>
<h3><span class="mw-headline" id="Test:_SPI">Test: SPI</span></h3>
<ul>
<li> Test description: Test SPI in Linux kernel
</li>
<li> Test status: PASS
</li>
<li> Test engineer: Pengpeng
</li>
<li> Image info: self build image
<ul>
<li> Image source: 
</li>
<li> Source tree tag id: - commit 521f99cf6834d42f05a20253e9151dc1854311b5
</li>
<li> Code owner: Pengpeng
</li>
<li> Notes: N/A
</li>
</ul>
</li>
<li> Test platform: FPGA
<ul>
<li> FPAG-A bit-file: fatop_tag20160723_per.bit
</li>
<li> FPGA-B bit-file: ca53sp_tag20160723.bit
</li>
<li> Notes: N/A
</li>
</ul>
</li>
<li> Test method: using Linux kernel driver to test SPI
</li>
<li> Other notes: For the test case, please refer to the link <a href="http://sv-wiki-01/wiki/index.php/Test_Case" title="Test Case">Test Case</a>
</li>
</ul>
<h3><span class="mw-headline" id="Test:_RTC">Test: RTC</span></h3>
<ul>
<li> Test description: Test RTC in Linux kernel
</li>
<li> Test status: PASSED
</li>
<li> Test engineer: Pengpeng
</li>
<li> Image info: self build image
<ul>
<li> Image source: 
</li>
<li> Source tree tag id: - commit&nbsp;?
</li>
<li> Code owner: Pengpeng
</li>
<li> Notes: N/A
</li>
</ul>
</li>
<li> Test platform: FPGA
<ul>
<li> FPAG-A bit-file: fatop_tag20160716_per_bit_no_sd.bit
</li>
<li> FPGA-B bit-file: ca53sp_tag20160709.bit
</li>
<li> Notes: N/A
</li>
</ul>
</li>
<li> Test method: Verify by HW registers.
</li>
<li> Other notes:
</li>
</ul>
<h3><span class="mw-headline" id="Test:_System_reset">Test: System reset</span></h3>
<ul>
<li> Test description: Linux kernel "reboot" supported by BL31
</li>
<li> Test status: PASS
</li>
<li> Test engineer: Jason
</li>
<li> Image info: self build BL31 image
<ul>
<li> Image source: BL31
</li>
<li> Source tree tag id - commit ID: 28f78c512d7f4675a801481995bc0b9b4d371c92
</li>
<li> Code owner: Jason
</li>
<li> Notes: N/A
</li>
</ul>
</li>
<li> Test platform: FPGA
<ul>
<li> FPAG-A bit-file: fatop_tag20160618_hafNE_armrst_bch.bit
</li>
<li> FPGA-B bit-file: ca53mp2_tag20160618_armrst.bit
</li>
<li> Notes: N/A
</li>
</ul>
</li>
<li> Test method: Fulfil reset function in BL31 so that system can be reset with u-boot “reboot” command.
</li>
<li> Other notes: Using WDT reset. Global reset is not usable on FPGA.
</li>
</ul>
<h3><span class="mw-headline" id="Test:_BL1_eMMC">Test: BL1 eMMC</span></h3>
<ul>
<li> Test description: BL1 reads next boot image BL2 from eMMC, and runs BL2
</li>
<li> Test status: PASSED
</li>
<li> Test engineer: Peter
</li>
<li> Image info: self-build
<ul>
<li> Image source: ATF/BL1
</li>
<li> Source tree tag id: TBD
</li>
<li> Code owner: Peter
</li>
<li> Notes: TBD
</li>
</ul>
</li>
<li> Test platform: FPGA
<ul>
<li> FPAG-A bit-file:&nbsp;?
</li>
<li> FPGA-B bit-file:&nbsp;?
</li>
<li> Notes: TBD
</li>
</ul>
</li>
<li> Test method: TBD
</li>
<li> Other notes: 
<ul>
<li> 6/23/2016: The ROM code could read data from eMMC card. It boots up
 successfully until transferring control to bl2. Unfortunately, the bl2 
image loads from eMMC is incorrect.  
</li>
<li> 6/24/2016: The ROM boot from emmc boots to u-boot successfully.
</li>
</ul>
</li>
</ul>
<h3><span class="mw-headline" id="Test:_UART_via_minicom">Test: UART via minicom</span></h3>
<ul>
<li> Test description: UART should work via both Windows term and Linux terminal such as minicom
</li>
<li> Test status: PASS
</li>
<li> Test engineer: Jason verified in TW, Henry verified in US
</li>
<li> Image info: pre-build image (BL1, fip.bin and Kernel Image) from Jason
<ul>
<li> Image source: ATF/BL1
</li>
<li> Source tree tag id:&nbsp;?
</li>
<li> Code owner: Alex
</li>
<li> Notes: N/A
</li>
</ul>
</li>
<li> Test platform: FPGA (after UART rework)
<ul>
<li> FPAG-A bit-file: fatop_tag20160618_fullNE_armrst.bit
</li>
<li> FPGA-B bit-file: ca53mp2_tag20160618_armrst.bit
</li>
<li> Notes: N/A
</li>
</ul>
</li>
<li> Test method: Connect UART to a Linux machine via either ttyS0 or ttyUSB0 and using minicom to show the console.
</li>
<li> Other notes: On some FPGA board, even UART console is good using 
Windows terminal utility, not showed corrupted display using Linux 
minicom. Need a rework on the FPGA board to fix the issue to use Linux 
minicom.
</li>
</ul>
<h3><span class="mw-headline" id="Test:_BL1_sanity_test">Test: BL1 sanity test</span></h3>
<ul>
<li> Test description: Verify FPGA and ATF basic functionality by bringing-up a prebuild u-boot binary.
</li>
<li> Test status: PASS
</li>
<li> Test engineer: Jin Zhang
</li>
<li> Image info: ATF from repository
<ul>
<li> Image source: self-build from ATF tree. Local changes: OTP_SIM disabled.
</li>
<li> Source tree tag id: 2fe85f3
</li>
<li> Code owner: Alex/Jason
</li>
<li> Notes: N/A
</li>
</ul>
</li>
<li> Test platform: FPGA
<ul>
<li> FPAG-A bit-file: fatop_tag20160618_hafNE_armrst_bch.bit
</li>
<li> FPGA-B bit-file: ca53mp2_tag20160618_armrst.bit
</li>
<li> Notes: N/A
</li>
</ul>
</li>
<li> Test method:
</li>
</ul>
<p>1. build u-boot.bin image;
2. build bl1.bin and fip.bin with the above previously built u-boot.bin;
3. load bl1.bin and fip.bin via JTAG;
4. push reset button on FPGA board.
</p>
<ul>
<li> Other notes: N/A
</li>
</ul>
<h3><span class="mw-headline" id="Test:_COT.2FROTPK">Test: COT/ROTPK</span></h3>
<ul>
<li> Test description: 1. Enable BL1 to check the authentication of BL2 
image before entering BL2. 2. Negative test - expect failure when ROTPK 
hash is wrong (do not match).
</li>
<li> Test status: Partially PASSED. debug_mode and auth_override do not take effect.
</li>
<li> Test engineer: Henry
</li>
<li> Image info: ATF from G3 repository
<ul>
<li> Image source: self-build at topic/g3-otp-test3
</li>
<li> Source tree tag id: branch cortina/g3_fpga_rebase_master_ae43c9493 
at 1b659df + BL1 instrumentation from topic/g3-otp-test3 at b4f4871
</li>
<li> Code owner: Alex
</li>
<li> Notes:
</li>
</ul>
</li>
<li> Test platform: G3 FPGA at US Lab
<ul>
<li> FPAG-A bit-file: fatop_tag20160702_per.bit
</li>
<li> FPGA-B bit-file: ca53mp2_tag20160702_pe_eco.bit
</li>
<li> Notes:
</li>
</ul>
</li>
<li> Test method:
</li>
</ul>
<ol>
<li> Instrument BL1 to preload OTP ROTPK hash into OTP
</li>
<li> Build bl1.bin and fip.bin with the same ROTPK
</li>
<li> Load bl1.bin and fip.bin via JTAG and run
</li>
</ol>
<ul>
<li> Other notes
<ul>
<li> Issues: 
</li>
</ul>
</li>
</ul>
<ol>
<li> debug_mode and auth_override do not take effect.
</li>
</ol>
<ul>
<li><ul>
<li> When ROTPK is not deployed, BL1 shows the message
</li>
</ul>
</li>
</ul>
<pre> NOTICE:  ROTPK is not deployed on platform. Skipping ROTPK verification.
</pre>
<ul>
<li><ul>
<li> When ROTPK is programmed into OTP, when BL2 is successfully 
authenticated and runs, the instrumented BL1 has the following message
</li>
</ul>
</li>
</ul>
<pre>INFO:    BL1: Loading BL2
INFO:    Loading image id=6 at address 0xc0018000
INFO:    Skip reserving memory: 0xc0018000 - 0xc001837f
INFO:    Image id=6 loaded: 0xc0018000 - 0xc001837f
INFO:    call plat_get_rotpk_info
INFO:    plat_get_rotpk_info In
INFO:    set flag ROTPK_IS_HASH
INFO:    auth_signature: flags 1 ROTPK_IS_HASH 1 ROTPK_NOT_DEPLOYED 2
INFO:    Loading image id=1 at address 0xc0018000
INFO:    Image id=1 loaded: 0xc0018000 - 0xc0029358
NOTICE:  BL1: Booting BL2
INFO:    Entry point address = 0xc0018000

</pre>
<ul>
<li><ul>
<li> When ROTPK is corrupted for a negative test by preloading a wrong OTP ROTPK hash key, BL1 shows
</li>
</ul>
</li>
</ul>
<pre>INFO:    set flag ROTPK_IS_HASH
INFO:    auth_signature: flags 1 ROTPK_IS_HASH 1 ROTPK_NOT_DEPLOYED 2
ERROR:   Failed to load BL2

</pre>
<h1><span class="mw-headline" id="DDR_bring_up_stuff">DDR bring up stuff</span></h1>
<p><a href="http://sv-wiki-01/wiki/index.php/File:DDR_sim.tgz" title="File:DDR sim.tgz">File:DDR sim.tgz</a>
</p>
<!-- 
NewPP limit report
CPU time usage: 0.138 seconds
Real time usage: 0.143 seconds
Preprocessor visited node count: 263/1000000
Preprocessor generated node count: 438/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
-->
</div><div class="printfooter">
Retrieved from "<a href="http://sv-wiki-01/wiki/index.php?title=G3_Platform_SW_Pre-Tapeout_Test_Status&amp;oldid=101305">http://sv-wiki-01/wiki/index.php?title=G3_Platform_SW_Pre-Tapeout_Test_Status&amp;oldid=101305</a>"</div>
		<div id="catlinks" class="catlinks catlinks-allhidden"></div>		<!-- end content -->
				<div class="visualClear"></div>
	</div>
</div></div>
<div id="column-one">
	<h2>Navigation menu</h2>
	<div id="p-cactions" class="portlet" role="navigation">
		<h3>Views</h3>
		<div class="pBody">
			<ul>
				<li id="ca-nstab-main" class="selected"><a href="http://sv-wiki-01/wiki/index.php/G3_Platform_SW_Pre-Tapeout_Test_Status" title="View the content page [alt-shift-c]" accesskey="c">Page</a></li>
				<li id="ca-talk" class="new"><a href="http://sv-wiki-01/wiki/index.php?title=Talk:G3_Platform_SW_Pre-Tapeout_Test_Status&amp;action=edit&amp;redlink=1" title="Discussion about the content page [alt-shift-t]" accesskey="t">Discussion</a></li>
				<li id="ca-viewsource"><a href="http://sv-wiki-01/wiki/index.php?title=G3_Platform_SW_Pre-Tapeout_Test_Status&amp;action=edit" title="This page is protected.
You can view its source [alt-shift-e]" accesskey="e">View source</a></li>
				<li id="ca-history"><a href="http://sv-wiki-01/wiki/index.php?title=G3_Platform_SW_Pre-Tapeout_Test_Status&amp;action=history" rel="archives" title="Past revisions of this page [alt-shift-h]" accesskey="h">History</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-personal" role="navigation">
		<h3>Personal tools</h3>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a href="http://sv-wiki-01/wiki/index.php?title=Special:UserLogin&amp;returnto=G3+Platform+SW+Pre-Tapeout+Test+Status" title="You are encouraged to log in; however, it is not mandatory [alt-shift-o]" accesskey="o">Log in</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo" role="banner">
<a href="http://sv-wiki-01/wiki/index.php/Main_Page" style="background-image: url(/wiki/cortina/images/logo.png);" title="Visit the main page"></a>
	</div>
	<div class="generated-sidebar portlet" id="p-navigation" role="navigation">
		<h3>Navigation</h3>
		<div class="pBody">
			<ul>
				<li id="n-Top-Page"><a href="http://sv-wiki-01/wiki/index.php/Main_Page">Top Page</a></li>
				<li id="n-Software-Home-Page"><a href="http://sv-wiki-01/wiki/index.php/DH_%26_ACC_Software_Home_Page">Software Home Page</a></li>
				<li id="n-DHBU-Software-Wiki"><a href="http://sv-wiki-01/wiki/index.php/Digital_Home_Software_Home_Page">DHBU Software Wiki</a></li>
				<li id="n-Lynx-Software"><a href="http://sv-wiki-01/wiki/index.php/Lynx_Software_Home_Page">Lynx Software</a></li>
				<li id="n-DHBU-Hardware-Wiki"><a href="http://sv-wiki-01/wiki/index.php/Digital_Home_Hardware_Home_Page">DHBU Hardware Wiki</a></li>
				<li id="n-portal"><a href="http://sv-wiki-01/wiki/index.php/Cortina_Systems_Wiki:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
				<li id="n-currentevents"><a href="http://sv-wiki-01/wiki/index.php/Cortina_Systems_Wiki:Current_events" title="Find background information on current events">Current events</a></li>
				<li id="n-recentchanges"><a href="http://sv-wiki-01/wiki/index.php/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent changes</a></li>
				<li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" rel="nofollow" title="The place to find out">Help</a></li>
			</ul>
		</div>
	</div>
	<div class="generated-sidebar portlet" id="p-categorytree-portlet" role="navigation">
		<h3>Categories</h3>
		<div class="pBody">
<div class="CategoryTreeTag" data-ct-mode="0" data-ct-options="{&quot;mode&quot;:0,&quot;hideprefix&quot;:20,&quot;showcount&quot;:false,&quot;namespaces&quot;:false}"><div class="CategoryTreeSection"><div class="CategoryTreeItem"><span class="CategoryTreeBullet"><span class="CategoryTreeToggle" style="display: inline;" data-ct-title="Admin" title="expand" data-ct-state="collapsed">►</span> </span> <a class="CategoryTreeLabel  CategoryTreeLabelNs14 CategoryTreeLabelCategory" href="http://sv-wiki-01/wiki/index.php/Category:Admin">Admin</a></div>
		<div class="CategoryTreeChildren" style="display:none"></div></div>
		
		<div class="CategoryTreeSection"><div class="CategoryTreeItem"><span class="CategoryTreeBullet"><span class="CategoryTreeToggle" style="display: inline;" data-ct-title="Documentation" title="expand" data-ct-state="collapsed">►</span> </span> <a class="CategoryTreeLabel  CategoryTreeLabelNs14 CategoryTreeLabelCategory" href="http://sv-wiki-01/wiki/index.php/Category:Documentation">Documentation</a></div>
		<div class="CategoryTreeChildren" style="display:none"></div></div>
		
		<div class="CategoryTreeSection"><div class="CategoryTreeItem"><span class="CategoryTreeEmptyBullet">► </span> <a class="CategoryTreeLabel  CategoryTreeLabelNs14 CategoryTreeLabelCategory" href="http://sv-wiki-01/wiki/index.php/Category:Helpdesk_Service">Helpdesk Service</a></div>
		<div class="CategoryTreeChildren" style="display:none"></div></div>
		
		<div class="CategoryTreeSection"><div class="CategoryTreeItem"><span class="CategoryTreeBullet"><span class="CategoryTreeToggle" style="display: inline;" data-ct-title="Prodeng" title="expand" data-ct-state="collapsed">►</span> </span> <a class="CategoryTreeLabel  CategoryTreeLabelNs14 CategoryTreeLabelCategory" href="http://sv-wiki-01/wiki/index.php/Category:Prodeng">Prodeng</a></div>
		<div class="CategoryTreeChildren" style="display:none"></div></div>
		
		<div class="CategoryTreeSection"><div class="CategoryTreeItem"><span class="CategoryTreeEmptyBullet">► </span> <a class="CategoryTreeLabel  CategoryTreeLabelNs14 CategoryTreeLabelCategory" href="http://sv-wiki-01/wiki/index.php/Category:QA_Eng">QA Eng</a></div>
		<div class="CategoryTreeChildren" style="display:none"></div></div>
		
		</div>
				</div>
	</div>
	<div id="p-search" class="portlet" role="search">
		<h3><label for="searchInput">Search</label></h3>
		<div id="searchBody" class="pBody">
			<form action="/wiki/index.php" id="searchform">
				<input type="hidden" name="title" value="Special:Search">
				<input type="search" name="search" placeholder="Search" title="Search Cortina Systems Wiki [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off">
				<input type="submit" name="go" value="Go" title="Go to a page with this exact name if exists" id="searchGoButton" class="searchButton">&nbsp;
				<input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton">
			</form>
		</div>
	</div>
	<div class="portlet" id="p-tb" role="navigation">
		<h3>Tools</h3>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a href="http://sv-wiki-01/wiki/index.php/Special:WhatLinksHere/G3_Platform_SW_Pre-Tapeout_Test_Status" title="A list of all wiki pages that link here [alt-shift-j]" accesskey="j">What links here</a></li>
				<li id="t-recentchangeslinked"><a href="http://sv-wiki-01/wiki/index.php/Special:RecentChangesLinked/G3_Platform_SW_Pre-Tapeout_Test_Status" title="Recent changes in pages linked from this page [alt-shift-k]" accesskey="k">Related changes</a></li>
				<li id="t-specialpages"><a href="http://sv-wiki-01/wiki/index.php/Special:SpecialPages" title="A list of all special pages [alt-shift-q]" accesskey="q">Special pages</a></li>
				<li id="t-print"><a href="http://sv-wiki-01/wiki/index.php?title=G3_Platform_SW_Pre-Tapeout_Test_Status&amp;printable=yes" rel="alternate" title="Printable version of this page [alt-shift-p]" accesskey="p">Printable version</a></li>
				<li id="t-permalink"><a href="http://sv-wiki-01/wiki/index.php?title=G3_Platform_SW_Pre-Tapeout_Test_Status&amp;oldid=101305" title="Permanent link to this revision of the page">Permanent link</a></li>
				<li id="t-info"><a href="http://sv-wiki-01/wiki/index.php?title=G3_Platform_SW_Pre-Tapeout_Test_Status&amp;action=info">Page information</a></li>
			</ul>
		</div>
	</div>
</div><!-- end of the left (by default at least) column -->
<div class="visualClear"></div>
<div id="footer" role="contentinfo">
	<div id="f-poweredbyico">
		<a href="http://www.mediawiki.org/"><img src="G3%20Platform%20SW%20Pre-Tapeout%20Test%20Status%20-%20Cortina%20Systems%20Wiki_files/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" width="88" height="31"></a>
	</div>
	<ul id="f-list">
		<li id="lastmod"> This page was last modified on 20 December 2016, at 02:49.</li>
		<li id="viewcount">This page has been accessed 939 times.</li>
		<li id="privacy"><a href="http://sv-wiki-01/wiki/index.php/Cortina_Systems_Wiki:Privacy_policy" title="Cortina Systems Wiki:Privacy policy">Privacy policy</a></li>
		<li id="about"><a href="http://sv-wiki-01/wiki/index.php/Cortina_Systems_Wiki:About" title="Cortina Systems Wiki:About">About Cortina Systems Wiki</a></li>
		<li id="disclaimer"><a href="http://sv-wiki-01/wiki/index.php/Cortina_Systems_Wiki:General_disclaimer" title="Cortina Systems Wiki:General disclaimer">Disclaimers</a></li>
	</ul>
</div>
</div>
<script>/*<![CDATA[*/window.jQuery && jQuery.ready();/*]]>*/</script><script>if(window.mw){
mw.loader.state({"site":"loading","user":"ready","user.groups":"ready"});
}</script>
<script>if(window.mw){
mw.loader.load(["ext.categoryTree","mediawiki.action.view.postEdit","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest"],null,true);
}</script>
<script>if(window.mw){
mw.loader.state({"site":"ready"});
}</script>
<!-- Served in 0.378 secs. --><div style="display: none; font-size: 11.4667px;" class="suggestions"><div class="suggestions-results"></div><div class="suggestions-special"></div></div></body></html>