# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# source "C:/Users/t26607bb/Desktop/Interface_Course/FPGA_Projects/RISC_V/vunit_out/test_output/vw_lib.top_tb.test_1_6d76266974d2cb6477bc9037949fbad190d3b9ff/modelsim/gui.do"
# vsim -modelsimini C:/Users/t26607bb/Desktop/Interface_Course/FPGA_Projects/RISC_V/vunit_out/modelsim/modelsim.ini -wlf C:/Users/t26607bb/Desktop/Interface_Course/FPGA_Projects/RISC_V/vunit_out/test_output/vw_lib.top_tb.test_1_6d76266974d2cb6477bc9037949fbad190d3b9ff/modelsim/vsim.wlf -quiet -t ps -onfinish stop vw_lib.top_tb(sim) -voptargs="+acc" -L vunit_lib -L vw_lib -g/top_tb/runner_cfg="active python runner : true,enabled_test_cases : test_1,output path : C::/Users/t26607bb/Desktop/Interface_Course/FPGA_Projects/RISC_V/vunit_out/test_output/vw_lib.top_tb.test_1_6d76266974d2cb6477bc9037949fbad190d3b9ff/,tb path : C::/Users/t26607bb/Desktop/Interface_Course/FPGA_Projects/RISC_V/top/,use_color : false" 
# Start time: 15:58:08 on Mar 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:\Users\t26607bb\AppData\Local\Programs\Python\Python310\Lib\site-packages\vunit\vhdl\string_ops\src\string_ops.vhd(456): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Warning: C:\Users\t26607bb\AppData\Local\Programs\Python\Python310\Lib\site-packages\vunit\vhdl\string_ops\src\string_ops.vhd(533): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "uart_tx(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "uart_rx(rtl)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Sourcing file C:/Users/t26607bb/Desktop/Interface_Course/FPGA_Projects/RISC_V/top/wave.do from modelsim.init_file.gui
# List of VUnit commands:
# vunit_help
#   - Prints this help
# vunit_load [vsim_extra_args]
#   - Load design with correct generics for the test
#   - Optional first argument are passed as extra flags to vsim
# vunit_user_init
#   - Re-runs the user defined init file
# vunit_run
#   - Run test, must do vunit_load first
# vunit_compile
#   - Recompiles the source files
# vunit_restart
#   - Recompiles the source files
#   - and re-runs the simulation if the compile was successful
vunit_restart
# Re-compiling using command C:\Users\t26607bb\AppData\Local\Programs\Python\Python310\python.exe -u .\run.py --compile -g
# Re-compile not needed
# Re-compile finished
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /top_tb/DUT/RISC_V/Memory
#      84135282 ps - default              -    INFO - UART received char: H
#     170945282 ps - default              -    INFO - UART received char: e
#     257755282 ps - default              -    INFO - UART received char: l
#     344565282 ps - default              -    INFO - UART received char: l
#     431375282 ps - default              -    INFO - UART received char: o
#     518185282 ps - default              -    INFO - UART received char:  
#     604995282 ps - default              -    INFO - UART received char: W
#     691805282 ps - default              -    INFO - UART received char: o
#     778615282 ps - default              -    INFO - UART received char: r
#     865425282 ps - default              -    INFO - UART received char: l
#     952235282 ps - default              -    INFO - UART received char: d
#    1039045282 ps - default              -    INFO - UART received char: !
#    1125855282 ps - default              -    INFO - UART received char: 
# 
#    1212665282 ps - default              -    INFO - UART received char: 
#                                                     
# Break in Subprogram stop at C:/Users/t26607bb/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit/vhdl/run/src/run.vhd line 132
# false
# End time: 16:14:16 on Mar 03,2024, Elapsed time: 0:16:08
# Errors: 0, Warnings: 4
