Timing Analyzer report for NCO
Sat Apr 26 12:50:59 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; NCO                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; sys_clk                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { sys_clk }                                              ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 240.27 MHz ; 238.04 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.838 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.464 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.719 ; 0.000         ;
; sys_clk                                              ; 9.934 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.838 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 4.523      ;
; 5.947 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 4.414      ;
; 5.949 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 4.412      ;
; 6.034 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 4.327      ;
; 6.072 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 4.289      ;
; 6.290 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.624      ;
; 6.432 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 3.929      ;
; 6.436 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.478      ;
; 6.466 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.448      ;
; 6.582 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.332      ;
; 6.612 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.302      ;
; 6.728 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.186      ;
; 6.735 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 3.626      ;
; 6.758 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.156      ;
; 6.774 ; _NCO:noc_u|phase_accum[14] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 3.587      ;
; 6.874 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.040      ;
; 6.904 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.010      ;
; 7.020 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.894      ;
; 7.050 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.864      ;
; 7.166 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[3]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.748      ;
; 7.196 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.718      ;
; 7.218 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.702      ;
; 7.252 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.668      ;
; 7.282 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.638      ;
; 7.348 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.572      ;
; 7.363 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.557      ;
; 7.364 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.556      ;
; 7.398 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.522      ;
; 7.398 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.522      ;
; 7.428 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.492      ;
; 7.428 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.492      ;
; 7.493 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.427      ;
; 7.494 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.426      ;
; 7.509 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.411      ;
; 7.510 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.410      ;
; 7.512 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.408      ;
; 7.513 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.407      ;
; 7.543 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.377      ;
; 7.544 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.376      ;
; 7.544 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.376      ;
; 7.574 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.346      ;
; 7.574 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.346      ;
; 7.628 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.292      ;
; 7.631 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.289      ;
; 7.639 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.281      ;
; 7.640 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.280      ;
; 7.655 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.265      ;
; 7.656 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.264      ;
; 7.658 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.262      ;
; 7.659 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.261      ;
; 7.659 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.261      ;
; 7.689 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.231      ;
; 7.689 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.231      ;
; 7.690 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.230      ;
; 7.690 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.230      ;
; 7.720 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.200      ;
; 7.720 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.200      ;
; 7.757 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.163      ;
; 7.774 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.146      ;
; 7.774 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.146      ;
; 7.777 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.143      ;
; 7.785 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.135      ;
; 7.786 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.134      ;
; 7.787 ; _NCO:noc_u|phase_accum[15] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 2.574      ;
; 7.801 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.119      ;
; 7.802 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.118      ;
; 7.804 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.116      ;
; 7.805 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.115      ;
; 7.805 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.115      ;
; 7.808 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.112      ;
; 7.835 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.085      ;
; 7.835 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.085      ;
; 7.836 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.084      ;
; 7.836 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.084      ;
; 7.838 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.082      ;
; 7.846 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[2]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.068      ;
; 7.866 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.054      ;
; 7.866 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.054      ;
; 7.903 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.017      ;
; 7.903 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.017      ;
; 7.920 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.000      ;
; 7.920 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.000      ;
; 7.920 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.000      ;
; 7.923 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.997      ;
; 7.931 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.989      ;
; 7.932 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.988      ;
; 7.947 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.973      ;
; 7.948 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.972      ;
; 7.950 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.970      ;
; 7.951 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.969      ;
; 7.951 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.969      ;
; 7.954 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.966      ;
; 7.955 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.965      ;
; 7.981 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.939      ;
; 7.981 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.939      ;
; 7.982 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.938      ;
; 7.982 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.938      ;
; 7.984 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.936      ;
; 7.985 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.935      ;
; 8.012 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.908      ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.464 ; _NCO:noc_u|nco_clk_reg     ; _NCO:noc_u|nco_clk_reg                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[1]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.737 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[3]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.757 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[2]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.762 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; _NCO:noc_u|phase_accum[15] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; _NCO:noc_u|phase_accum[14] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 1.091 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.100 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[3]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.109 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.117 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.126 ; _NCO:noc_u|phase_accum[14] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.136 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.222 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.231 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.240 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.534      ;
; 1.248 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.543      ;
; 1.257 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.267 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.267 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.267 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.276 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.569      ;
; 1.276 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.569      ;
; 1.362 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.655      ;
; 1.362 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.655      ;
; 1.371 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.664      ;
; 1.372 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.665      ;
; 1.380 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.673      ;
; 1.380 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.673      ;
; 1.381 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.674      ;
; 1.388 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.389 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.389 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.389 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.389 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.390 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.683      ;
; 1.398 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.398 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.407 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.700      ;
; 1.407 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.700      ;
; 1.416 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.709      ;
; 1.502 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.795      ;
; 1.502 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.795      ;
; 1.511 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.804      ;
; 1.512 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.805      ;
; 1.520 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.813      ;
; 1.520 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.813      ;
; 1.521 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.814      ;
; 1.529 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.822      ;
; 1.529 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.822      ;
; 1.529 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.822      ;
; 1.529 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.822      ;
; 1.530 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.823      ;
; 1.538 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.831      ;
; 1.543 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[2]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.830      ;
; 1.547 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.840      ;
; 1.628 ; _NCO:noc_u|phase_accum[15] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 2.355      ;
; 1.642 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.935      ;
; 1.642 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.935      ;
; 1.651 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.944      ;
; 1.652 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.945      ;
; 1.660 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.953      ;
; 1.660 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.953      ;
; 1.661 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.954      ;
; 1.669 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.962      ;
; 1.669 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.962      ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                    ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 259.47 MHz ; 238.04 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.146 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.416 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.719 ; 0.000         ;
; sys_clk                                              ; 9.943 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.146 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.277      ; 4.170      ;
; 6.148 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.277      ; 4.168      ;
; 6.157 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.277      ; 4.159      ;
; 6.251 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.277      ; 4.065      ;
; 6.321 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.277      ; 3.995      ;
; 6.591 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 3.336      ;
; 6.593 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.277      ; 3.723      ;
; 6.717 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 3.210      ;
; 6.756 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 3.171      ;
; 6.843 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 3.084      ;
; 6.882 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 3.045      ;
; 6.900 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.277      ; 3.416      ;
; 6.927 ; _NCO:noc_u|phase_accum[14] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.277      ; 3.389      ;
; 6.969 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 2.958      ;
; 7.008 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 2.919      ;
; 7.095 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 2.832      ;
; 7.134 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 2.793      ;
; 7.221 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 2.706      ;
; 7.260 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 2.667      ;
; 7.347 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[3]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 2.580      ;
; 7.386 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 2.541      ;
; 7.506 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.424      ;
; 7.557 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.373      ;
; 7.596 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.334      ;
; 7.631 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.299      ;
; 7.632 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.298      ;
; 7.643 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.287      ;
; 7.682 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.248      ;
; 7.683 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.247      ;
; 7.721 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.209      ;
; 7.722 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.208      ;
; 7.757 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.173      ;
; 7.758 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.172      ;
; 7.761 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.169      ;
; 7.769 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.161      ;
; 7.769 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.161      ;
; 7.781 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.149      ;
; 7.808 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.122      ;
; 7.809 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.121      ;
; 7.820 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.110      ;
; 7.836 ; _NCO:noc_u|phase_accum[15] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.277      ; 2.480      ;
; 7.847 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.083      ;
; 7.848 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.082      ;
; 7.860 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.070      ;
; 7.883 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.047      ;
; 7.884 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.046      ;
; 7.887 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.043      ;
; 7.887 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.043      ;
; 7.895 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.035      ;
; 7.895 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.035      ;
; 7.907 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.023      ;
; 7.907 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 2.023      ;
; 7.934 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.996      ;
; 7.935 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.995      ;
; 7.946 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.984      ;
; 7.946 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.984      ;
; 7.954 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[2]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 1.973      ;
; 7.973 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.957      ;
; 7.974 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.956      ;
; 7.986 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.944      ;
; 7.986 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.944      ;
; 7.997 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.933      ;
; 8.009 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.921      ;
; 8.010 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.920      ;
; 8.013 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.917      ;
; 8.013 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.917      ;
; 8.021 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.909      ;
; 8.021 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.909      ;
; 8.033 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.897      ;
; 8.033 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.897      ;
; 8.037 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.893      ;
; 8.060 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.870      ;
; 8.061 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.869      ;
; 8.072 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.858      ;
; 8.072 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.858      ;
; 8.076 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.854      ;
; 8.099 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.831      ;
; 8.100 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.830      ;
; 8.112 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.818      ;
; 8.112 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.818      ;
; 8.112 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.818      ;
; 8.123 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.807      ;
; 8.123 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.807      ;
; 8.135 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.795      ;
; 8.136 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.794      ;
; 8.139 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.791      ;
; 8.139 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.791      ;
; 8.147 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.783      ;
; 8.147 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.783      ;
; 8.159 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.771      ;
; 8.159 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.771      ;
; 8.163 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.767      ;
; 8.163 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.767      ;
; 8.186 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.744      ;
; 8.187 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.743      ;
; 8.198 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.732      ;
; 8.198 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.732      ;
; 8.202 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.728      ;
; 8.202 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.728      ;
; 8.225 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.705      ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.416 ; _NCO:noc_u|nco_clk_reg     ; _NCO:noc_u|nco_clk_reg                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[1]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.685 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.687 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[3]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.706 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.708 ; _NCO:noc_u|phase_accum[15] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[2]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; _NCO:noc_u|phase_accum[14] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 1.006 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[3]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.021 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.024 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.025 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.292      ;
; 1.028 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; _NCO:noc_u|phase_accum[14] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.046 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.099 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.366      ;
; 1.100 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.367      ;
; 1.122 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.122 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.128 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.143 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.410      ;
; 1.146 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.413      ;
; 1.147 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.414      ;
; 1.151 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.152 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.153 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.155 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.422      ;
; 1.155 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.422      ;
; 1.168 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.169 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.436      ;
; 1.221 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.488      ;
; 1.222 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.489      ;
; 1.244 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.511      ;
; 1.250 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.517      ;
; 1.250 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.517      ;
; 1.251 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.518      ;
; 1.251 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.518      ;
; 1.251 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.518      ;
; 1.251 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.518      ;
; 1.251 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.518      ;
; 1.265 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.532      ;
; 1.268 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.535      ;
; 1.269 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.536      ;
; 1.274 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.541      ;
; 1.275 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.542      ;
; 1.277 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.544      ;
; 1.277 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.544      ;
; 1.291 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.558      ;
; 1.343 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.610      ;
; 1.344 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.611      ;
; 1.371 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[2]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.635      ;
; 1.372 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.639      ;
; 1.372 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.639      ;
; 1.373 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.640      ;
; 1.373 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.640      ;
; 1.373 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.640      ;
; 1.373 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.640      ;
; 1.373 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.640      ;
; 1.387 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.654      ;
; 1.390 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.657      ;
; 1.391 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.658      ;
; 1.397 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.664      ;
; 1.399 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.666      ;
; 1.465 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.732      ;
; 1.466 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.733      ;
; 1.476 ; _NCO:noc_u|phase_accum[15] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.123      ;
; 1.494 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.761      ;
; 1.495 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.762      ;
; 1.495 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.762      ;
; 1.495 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.762      ;
; 1.495 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.762      ;
; 1.495 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.762      ;
; 1.512 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.110 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.194 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.734 ; 0.000         ;
; sys_clk                                              ; 9.594 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 8.110 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 2.037      ;
; 8.169 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 1.978      ;
; 8.173 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 1.974      ;
; 8.196 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 1.951      ;
; 8.223 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 1.924      ;
; 8.439 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.509      ;
; 8.443 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.505      ;
; 8.487 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 1.660      ;
; 8.505 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 1.642      ;
; 8.507 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.441      ;
; 8.511 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.437      ;
; 8.575 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.373      ;
; 8.579 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.369      ;
; 8.638 ; _NCO:noc_u|phase_accum[14] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 1.509      ;
; 8.643 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.305      ;
; 8.647 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.301      ;
; 8.711 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.237      ;
; 8.715 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.233      ;
; 8.779 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.169      ;
; 8.783 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.165      ;
; 8.787 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.164      ;
; 8.791 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.160      ;
; 8.797 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.154      ;
; 8.835 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.116      ;
; 8.847 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[3]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.101      ;
; 8.855 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.096      ;
; 8.855 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.096      ;
; 8.859 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.092      ;
; 8.859 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.092      ;
; 8.865 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.086      ;
; 8.865 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.086      ;
; 8.903 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.048      ;
; 8.903 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.048      ;
; 8.907 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.044      ;
; 8.911 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.040      ;
; 8.923 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.028      ;
; 8.923 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.028      ;
; 8.927 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.024      ;
; 8.927 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.024      ;
; 8.933 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.018      ;
; 8.933 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.018      ;
; 8.933 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.018      ;
; 8.971 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.980      ;
; 8.971 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.980      ;
; 8.972 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.979      ;
; 8.975 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.976      ;
; 8.975 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.976      ;
; 8.979 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.972      ;
; 8.979 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.972      ;
; 8.982 ; _NCO:noc_u|phase_accum[15] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 1.165      ;
; 8.989 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.962      ;
; 8.991 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.960      ;
; 8.991 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.960      ;
; 8.995 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.956      ;
; 8.995 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.956      ;
; 9.001 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.950      ;
; 9.001 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.950      ;
; 9.001 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.950      ;
; 9.018 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[2]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 0.930      ;
; 9.027 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.924      ;
; 9.039 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.912      ;
; 9.039 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.912      ;
; 9.040 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.911      ;
; 9.043 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.908      ;
; 9.043 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.908      ;
; 9.047 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.904      ;
; 9.047 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.904      ;
; 9.047 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.904      ;
; 9.051 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.900      ;
; 9.057 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.894      ;
; 9.057 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.894      ;
; 9.059 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.892      ;
; 9.059 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.892      ;
; 9.063 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.888      ;
; 9.063 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.888      ;
; 9.069 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.882      ;
; 9.069 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.882      ;
; 9.069 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.882      ;
; 9.095 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.856      ;
; 9.095 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.856      ;
; 9.107 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.844      ;
; 9.107 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.844      ;
; 9.108 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.843      ;
; 9.111 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.840      ;
; 9.111 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.840      ;
; 9.114 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.837      ;
; 9.115 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.836      ;
; 9.115 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.836      ;
; 9.115 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.836      ;
; 9.118 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.833      ;
; 9.119 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.832      ;
; 9.125 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.826      ;
; 9.125 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.826      ;
; 9.125 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.826      ;
; 9.127 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.824      ;
; 9.127 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.824      ;
; 9.131 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.820      ;
; 9.131 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.820      ;
; 9.137 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.814      ;
; 9.137 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 0.814      ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.194 ; _NCO:noc_u|nco_clk_reg     ; _NCO:noc_u|nco_clk_reg                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[1]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.294 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[3]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.300 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[2]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; _NCO:noc_u|phase_accum[15] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; _NCO:noc_u|phase_accum[14] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.442 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.453 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[3]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.465 ; _NCO:noc_u|phase_accum[14] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.505 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.508 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.517 ; _NCO:noc_u|phase_accum[13] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[6]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.531 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; _NCO:noc_u|phase_accum[12] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.534 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.571 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.691      ;
; 0.572 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.692      ;
; 0.574 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.694      ;
; 0.575 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.583 ; _NCO:noc_u|phase_accum[11] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.586 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.588 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.597 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.598 ; _NCO:noc_u|phase_accum[10] ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.718      ;
; 0.600 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.637 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.757      ;
; 0.638 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.758      ;
; 0.640 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.760      ;
; 0.641 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.761      ;
; 0.642 ; _NCO:noc_u|phase_accum[1]  ; _NCO:noc_u|phase_accum[2]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.759      ;
; 0.650 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.770      ;
; 0.650 ; _NCO:noc_u|phase_accum[9]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.770      ;
; 0.651 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.771      ;
; 0.651 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.771      ;
; 0.652 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.772      ;
; 0.653 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.773      ;
; 0.654 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.654 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.655 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.775      ;
; 0.663 ; _NCO:noc_u|phase_accum[8]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.783      ;
; 0.672 ; _NCO:noc_u|phase_accum[15] ; _NCO:noc_u|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_gla1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.994      ;
; 0.703 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.823      ;
; 0.704 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.824      ;
; 0.706 ; _NCO:noc_u|phase_accum[3]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.826      ;
; 0.707 ; _NCO:noc_u|phase_accum[5]  ; _NCO:noc_u|phase_accum[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.827      ;
; 0.716 ; _NCO:noc_u|phase_accum[7]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.836      ;
; 0.717 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; _NCO:noc_u|phase_accum[6]  ; _NCO:noc_u|phase_accum[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.837      ;
; 0.718 ; _NCO:noc_u|phase_accum[4]  ; _NCO:noc_u|phase_accum[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.838      ;
; 0.720 ; _NCO:noc_u|phase_accum[2]  ; _NCO:noc_u|phase_accum[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 5.838 ; 0.194 ; N/A      ; N/A     ; 4.719               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.838 ; 0.194 ; N/A      ; N/A     ; 4.719               ;
;  sys_clk                                              ; N/A   ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                              ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; da_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_clk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; da_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; da_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; da_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; da_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; da_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; da_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 165      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 165      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; sys_clk                                              ; sys_clk                                              ; Base      ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; da_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; da_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; da_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sat Apr 26 12:50:58 2025
Info: Command: quartus_sta NCO -c NCO
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'NCO.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.838
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.838               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.464               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.719               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.146               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.416               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.719               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.110               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.194               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.734               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594               0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 818 megabytes
    Info: Processing ended: Sat Apr 26 12:50:59 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


