Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 16:58:15 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   198 |
| Unused register locations in slices containing registers |   244 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      5 |            1 |
|      6 |            6 |
|      8 |           43 |
|      9 |            1 |
|     14 |            2 |
|    16+ |          143 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10729 |         3732 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1519 |          464 |
| Yes          | No                    | No                     |            3082 |          880 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1370 |          686 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                   Enable Signal                                   |                                                          Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/waddr                          |                                                                                                                                    |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_reg0                                  | bd_0_i/hls_inst/inst/ib_0_i_i_mid2_reg_2742[5]_i_1_n_3                                                                             |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/ar_hs                          |                                                                                                                                    |                3 |              5 |
|  ap_clk      | bd_0_i/hls_inst/inst/ib_0_i_i_reg_4470                                            |                                                                                                                                    |                2 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/i_0_i_reg_3700                                               | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/exitcond_flatten_reg_2652_reg[0][0]                                             |                1 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/HLS_accel_mac_mulfYi_U87/HLS_accel_mac_mulfYi_DSP48_2_U/E[0] |                                                                                                                                    |                3 |              6 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/ap_CS_fsm_state9                                                                                              |                3 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/i4_0_i_reg_469[5]_i_1_n_3                                    | bd_0_i/hls_inst/inst/ap_CS_fsm_state227                                                                                            |                3 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/i1_0_i_reg_4030                                              | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                                                                                              |                2 |              6 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U63/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U61/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                4 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U44/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                4 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U55/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U45/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U56/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U64/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U47/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U48/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U57/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U58/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U49/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U50/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                4 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U62/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U51/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U59/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U65/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U52/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U53/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U60/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                4 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U66/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U43/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U70/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U71/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U72/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U73/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U74/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U75/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U76/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U77/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U78/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U79/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U80/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U81/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U82/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U84/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U46/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U54/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U69/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U68/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_reg0                                  |                                                                                                                                    |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U67/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U83/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0] |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_2_reg_26770                                              | bd_0_i/hls_inst/inst/tmp_2_reg_2677[4]_i_1_n_3                                                                                     |                2 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_22_in                                                      |                                                                                                                                    |                4 |             14 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_23_in                                                      |                                                                                                                                    |                4 |             14 |
|  ap_clk      | bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel2                                   | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/SR[0]                                                                           |                5 |             17 |
|  ap_clk      | bd_0_i/hls_inst/inst/HLS_accel_mac_mulfYi_U87/HLS_accel_mac_mulfYi_DSP48_2_U/E[0] | bd_0_i/hls_inst/inst/ap_CS_fsm_state227                                                                                            |                7 |             17 |
|  ap_clk      | bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel272_out                             | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                                                                                              |                5 |             17 |
|  ap_clk      | bd_0_i/hls_inst/inst/ib_0_i_i_reg_4470                                            | bd_0_i/hls_inst/inst/ap_CS_fsm_state9                                                                                              |                5 |             17 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0                                         |                                                                                                                                    |                7 |             20 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U71/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U72/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                8 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U46/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                8 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U73/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U47/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U48/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U74/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                6 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U49/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U75/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U50/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                9 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U76/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                8 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U51/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                8 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U77/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                6 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U78/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U64/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U79/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                6 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U53/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                6 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U54/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U55/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                8 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U81/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                8 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U56/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                6 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U57/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U82/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U83/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U58/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                8 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U84/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                8 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U60/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                8 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U61/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                8 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U62/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U59/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                6 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U63/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U65/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U52/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U68/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                6 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U66/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                8 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U67/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                6 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U43/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                6 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U69/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                6 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U70/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                6 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U44/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                8 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U45/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U80/HLS_accel_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1] |                7 |             22 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[286]_i_1_n_3                                                                                 |               15 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[190]_i_1_n_3                                                                                 |               16 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[158]_i_1_n_3                                                                                 |               15 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[542]_i_1_n_3                                                                                 |               16 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[606]_i_1_n_3                                                                                 |               15 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[350]_i_1_n_3                                                                                 |               15 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[446]_i_1_n_3                                                                                 |               15 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[510]_i_1_n_3                                                                                 |               15 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[478]_i_1_n_3                                                                                 |               16 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[382]_i_1_n_3                                                                                 |               19 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[574]_i_1_n_3                                                                                 |               16 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[94]_i_1_n_3                                                                                  |               15 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[30]_i_1_n_3                                                                                  |               13 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[222]_i_1_n_3                                                                                 |               16 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[254]_i_1_n_3                                                                                 |               15 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[222]_i_1_n_3                                                                                 |               16 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[478]_i_1_n_3                                                                                 |               16 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[542]_i_1_n_3                                                                                 |               16 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[30]_i_1_n_3                                                                                  |               10 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[574]_i_1_n_3                                                                                 |               15 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[606]_i_1_n_3                                                                                 |               15 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[286]_i_1_n_3                                                                                 |               15 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[414]_i_1_n_3                                                                                 |               15 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[510]_i_1_n_3                                                                                 |               16 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[350]_i_1_n_3                                                                                 |               16 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[254]_i_1_n_3                                                                                 |               17 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[446]_i_1_n_3                                                                                 |               15 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[382]_i_1_n_3                                                                                 |               17 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[190]_i_1_n_3                                                                                 |               16 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[62]_i_1_n_3                                                                                  |               13 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[94]_i_1_n_3                                                                                  |               17 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[318]_i_1_n_3                                                                                 |               15 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[126]_i_1_n_3                                                                                 |               16 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[639]_i_1_n_3                                                                                 |               16 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[63]_i_1_n_3                                                                                  |               16 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[126]_i_1_n_3                                                                                 |               17 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[318]_i_1_n_3                                                                                 |               16 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[670]_i_1_n_3                                                                                 |               16 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      | bd_0_i/hls_inst/inst/tmp_203_reg_2688[414]_i_1_n_3                                                                                 |               16 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[159]_i_1_n_3                                                                                 |               18 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[670]_i_1_n_3                                                                                 |               16 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            | bd_0_i/hls_inst/inst/tmp_222_reg_2728[639]_i_1_n_3                                                                                 |               16 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_0_in                                                       |                                                                                                                                    |                9 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_0_in__0                                                    |                                                                                                                                    |                9 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_0_in__2                                                    |                                                                                                                                    |               11 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_1_reg_3839[31]_i_1_n_3                                   |                                                                                                                                    |                8 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_36_reg_4019[31]_i_1_n_3                                  |                                                                                                                                    |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_3_reg_3849[31]_i_1_n_3                                   |                                                                                                                                    |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_0_out                                                      |                                                                                                                                    |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_33_reg_4004[31]_i_1_n_3                                  |                                                                                                                                    |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_40_reg_4039[31]_i_1_n_3                                  |                                                                                                                                    |                6 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_20_reg_3939[31]_i_1_n_3                                  |                                                                                                                                    |                6 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_34_reg_4009[31]_i_1_n_3                                  |                                                                                                                                    |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_9_reg_3879[31]_i_1_n_3                                   |                                                                                                                                    |                6 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_21_reg_3944[31]_i_1_n_3                                  |                                                                                                                                    |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_5_reg_3859[31]_i_1_n_3                                   |                                                                                                                                    |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_24_reg_3959[31]_i_1_n_3                                  |                                                                                                                                    |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_6_reg_3864[31]_i_1_n_3                                   |                                                                                                                                    |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_28_reg_3979[31]_i_1_n_3                                  |                                                                                                                                    |                6 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_19_reg_3934[31]_i_1_n_3                                  |                                                                                                                                    |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_32_reg_3999[31]_i_1_n_3                                  |                                                                                                                                    |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_39_reg_4034[31]_i_1_n_3                                  |                                                                                                                                    |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_8_reg_3874[31]_i_1_n_3                                   |                                                                                                                                    |                8 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_7_reg_3869[31]_i_1_n_3                                   |                                                                                                                                    |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_4_reg_3854[31]_i_1_n_3                                   |                                                                                                                                    |                6 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_26_reg_3969[31]_i_1_n_3                                  |                                                                                                                                    |                6 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_37_reg_4024[31]_i_1_n_3                                  |                                                                                                                                    |                6 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_2_reg_3844[31]_i_1_n_3                                   |                                                                                                                                    |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_38_reg_4029[31]_i_1_n_3                                  |                                                                                                                                    |                6 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_29_reg_3984[31]_i_1_n_3                                  |                                                                                                                                    |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/OUTPUT_STREAM_data_V_1_load_A                                |                                                                                                                                    |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_0_in__3                                                    |                                                                                                                                    |                6 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_0_out__1                                                   |                                                                                                                                    |                6 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_0_out__2                                                   |                                                                                                                                    |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_11_reg_3894[31]_i_1_n_3                                  |                                                                                                                                    |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/OUTPUT_STREAM_data_V_1_load_B                                |                                                                                                                                    |                8 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_load_B                                 |                                                                                                                                    |                9 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_12_reg_3899[31]_i_1_n_3                                  |                                                                                                                                    |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_13_reg_3904[31]_i_1_n_3                                  |                                                                                                                                    |                8 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_load_A                                 |                                                                                                                                    |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_14_reg_3909[31]_i_1_n_3                                  |                                                                                                                                    |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_0_in__4                                                    |                                                                                                                                    |                6 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_0_out__0                                                   |                                                                                                                                    |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_16_reg_3919[31]_i_1_n_3                                  |                                                                                                                                    |                9 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_0_in__5                                                    |                                                                                                                                    |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_17_reg_3924[31]_i_1_n_3                                  |                                                                                                                                    |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_0_in__1                                                    |                                                                                                                                    |                6 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_17_in                                                      |                                                                                                                                    |               29 |             36 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_222_reg_27280                                            |                                                                                                                                    |               34 |             37 |
|  ap_clk      | bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel2                                   |                                                                                                                                    |               11 |             38 |
|  ap_clk      | bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel272_out                             |                                                                                                                                    |               10 |             38 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_10_reg_27180                                             |                                                                                                                                    |                7 |             40 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/ap_rst_n_0                                                                      |               58 |            253 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3                               |                                                                                                                                    |              227 |            672 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_15_26_reg_3799[31]_i_1_n_3                               |                                                                                                                                    |              239 |            704 |
|  ap_clk      |                                                                                   |                                                                                                                                    |             4256 |          15676 |
+--------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


