part=xc7z020-clg484-1

[hls]
clock=10
flow_target=vivado
syn.file=fir_un_pi.cpp
syn.top=fir_wrap
tb.file=fir_tb.cpp
package.output.format=ip_catalog
package.output.syn=false

