

================================================================
== Vivado HLS Report for 'ecpri_demux'
================================================================
* Date:           Wed Dec  1 10:46:56 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        eCPRI_demux
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     0.849|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     191|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     423|    -|
|Register         |        -|      -|    1116|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1116|     614|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |CU_data_in_V_data_V_0_load_A                |    and   |      0|  0|   2|           1|           1|
    |CU_data_in_V_data_V_0_load_B                |    and   |      0|  0|   2|           1|           1|
    |CU_data_in_V_keep_V_0_load_A                |    and   |      0|  0|   2|           1|           1|
    |CU_data_in_V_keep_V_0_load_B                |    and   |      0|  0|   2|           1|           1|
    |CU_data_in_V_last_V_0_load_A                |    and   |      0|  0|   2|           1|           1|
    |CU_data_in_V_last_V_0_load_B                |    and   |      0|  0|   2|           1|           1|
    |CU_data_in_V_user_V_0_load_A                |    and   |      0|  0|   2|           1|           1|
    |CU_data_in_V_user_V_0_load_B                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1031                           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_931                            |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op41_write_state2              |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op42_write_state2              |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op43_write_state2              |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op44_write_state2              |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state2              |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state2              |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op76_write_state3              |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op78_write_state3              |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op82_write_state3              |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op86_write_state3              |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op88_write_state3              |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op94_write_state3              |    and   |      0|  0|   2|           1|           1|
    |control_data_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |control_data_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |control_data_out_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |control_data_out_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |control_data_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |control_data_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |control_data_out_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |control_data_out_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |user_data_out_V_data_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |user_data_out_V_data_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |user_data_out_V_keep_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |user_data_out_V_keep_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |user_data_out_V_last_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |user_data_out_V_last_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |user_data_out_V_user_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |user_data_out_V_user_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |CU_data_in_V_data_V_0_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |CU_data_in_V_keep_V_0_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |CU_data_in_V_last_V_0_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |CU_data_in_V_user_V_0_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |control_data_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |control_data_out_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |control_data_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |control_data_out_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_fu_230_p2                        |   icmp   |      0|  0|  11|           8|           1|
    |user_data_out_V_data_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |user_data_out_V_keep_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |user_data_out_V_last_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |user_data_out_V_user_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1_pp0_stage0_iter0            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2            |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0| 191|          74|          55|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |CU_data_in_TDATA_blk_n                |   9|          2|    1|          2|
    |CU_data_in_V_data_V_0_data_out        |   9|          2|  128|        256|
    |CU_data_in_V_data_V_0_state           |  15|          3|    2|          6|
    |CU_data_in_V_keep_V_0_data_out        |   9|          2|   16|         32|
    |CU_data_in_V_keep_V_0_state           |  15|          3|    2|          6|
    |CU_data_in_V_last_V_0_data_out        |   9|          2|    1|          2|
    |CU_data_in_V_last_V_0_state           |  15|          3|    2|          6|
    |CU_data_in_V_user_V_0_data_out        |   9|          2|    1|          2|
    |CU_data_in_V_user_V_0_state           |  15|          3|    2|          6|
    |ap_NS_iter1_fsm                       |  15|          3|    2|          6|
    |ap_NS_iter2_fsm                       |  15|          3|    2|          6|
    |control_data_out_TDATA_blk_n          |   9|          2|    1|          2|
    |control_data_out_V_data_V_1_data_out  |   9|          2|  128|        256|
    |control_data_out_V_data_V_1_state     |  15|          3|    2|          6|
    |control_data_out_V_keep_V_1_data_out  |   9|          2|   16|         32|
    |control_data_out_V_keep_V_1_state     |  15|          3|    2|          6|
    |control_data_out_V_last_V_1_data_in   |  21|          4|    1|          4|
    |control_data_out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |control_data_out_V_last_V_1_state     |  15|          3|    2|          6|
    |control_data_out_V_user_V_1_data_out  |   9|          2|    1|          2|
    |control_data_out_V_user_V_1_state     |  15|          3|    2|          6|
    |state_V                               |  21|          4|    2|          8|
    |user_data_out_TDATA_blk_n             |   9|          2|    1|          2|
    |user_data_out_V_data_V_1_data_out     |   9|          2|  128|        256|
    |user_data_out_V_data_V_1_state        |  15|          3|    2|          6|
    |user_data_out_V_keep_V_1_data_out     |   9|          2|   16|         32|
    |user_data_out_V_keep_V_1_state        |  15|          3|    2|          6|
    |user_data_out_V_last_V_1_data_in      |  21|          4|    1|          4|
    |user_data_out_V_last_V_1_data_out     |   9|          2|    1|          2|
    |user_data_out_V_last_V_1_state        |  15|          3|    2|          6|
    |user_data_out_V_user_V_1_data_in      |  15|          3|    1|          3|
    |user_data_out_V_user_V_1_data_out     |   9|          2|    1|          2|
    |user_data_out_V_user_V_1_state        |  15|          3|    2|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 423|         87|  474|        985|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |CU_data_in_V_data_V_0_payload_A        |  128|   0|  128|          0|
    |CU_data_in_V_data_V_0_payload_B        |  128|   0|  128|          0|
    |CU_data_in_V_data_V_0_sel_rd           |    1|   0|    1|          0|
    |CU_data_in_V_data_V_0_sel_wr           |    1|   0|    1|          0|
    |CU_data_in_V_data_V_0_state            |    2|   0|    2|          0|
    |CU_data_in_V_keep_V_0_payload_A        |   16|   0|   16|          0|
    |CU_data_in_V_keep_V_0_payload_B        |   16|   0|   16|          0|
    |CU_data_in_V_keep_V_0_sel_rd           |    1|   0|    1|          0|
    |CU_data_in_V_keep_V_0_sel_wr           |    1|   0|    1|          0|
    |CU_data_in_V_keep_V_0_state            |    2|   0|    2|          0|
    |CU_data_in_V_last_V_0_payload_A        |    1|   0|    1|          0|
    |CU_data_in_V_last_V_0_payload_B        |    1|   0|    1|          0|
    |CU_data_in_V_last_V_0_sel_rd           |    1|   0|    1|          0|
    |CU_data_in_V_last_V_0_sel_wr           |    1|   0|    1|          0|
    |CU_data_in_V_last_V_0_state            |    2|   0|    2|          0|
    |CU_data_in_V_user_V_0_payload_A        |    1|   0|    1|          0|
    |CU_data_in_V_user_V_0_payload_B        |    1|   0|    1|          0|
    |CU_data_in_V_user_V_0_sel_rd           |    1|   0|    1|          0|
    |CU_data_in_V_user_V_0_sel_wr           |    1|   0|    1|          0|
    |CU_data_in_V_user_V_0_state            |    2|   0|    2|          0|
    |ap_CS_iter0_fsm                        |    1|   0|    1|          0|
    |ap_CS_iter1_fsm                        |    2|   0|    2|          0|
    |ap_CS_iter2_fsm                        |    2|   0|    2|          0|
    |control_data_out_V_data_V_1_payload_A  |  128|   0|  128|          0|
    |control_data_out_V_data_V_1_payload_B  |  128|   0|  128|          0|
    |control_data_out_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |control_data_out_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |control_data_out_V_data_V_1_state      |    2|   0|    2|          0|
    |control_data_out_V_keep_V_1_payload_A  |   16|   0|   16|          0|
    |control_data_out_V_keep_V_1_payload_B  |   16|   0|   16|          0|
    |control_data_out_V_keep_V_1_sel_rd     |    1|   0|    1|          0|
    |control_data_out_V_keep_V_1_sel_wr     |    1|   0|    1|          0|
    |control_data_out_V_keep_V_1_state      |    2|   0|    2|          0|
    |control_data_out_V_last_V_1_payload_A  |    1|   0|    1|          0|
    |control_data_out_V_last_V_1_payload_B  |    1|   0|    1|          0|
    |control_data_out_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |control_data_out_V_last_V_1_sel_wr     |    1|   0|    1|          0|
    |control_data_out_V_last_V_1_state      |    2|   0|    2|          0|
    |control_data_out_V_user_V_1_payload_A  |    1|   0|    1|          0|
    |control_data_out_V_user_V_1_payload_B  |    1|   0|    1|          0|
    |control_data_out_V_user_V_1_sel_rd     |    1|   0|    1|          0|
    |control_data_out_V_user_V_1_sel_wr     |    1|   0|    1|          0|
    |control_data_out_V_user_V_1_state      |    2|   0|    2|          0|
    |first_read                             |    1|   0|    1|          0|
    |first_read_load_reg_273                |    1|   0|    1|          0|
    |first_read_load_reg_273_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln879_reg_291                     |    1|   0|    1|          0|
    |icmp_ln879_reg_291_pp0_iter1_reg       |    1|   0|    1|          0|
    |msg_type_V                             |    8|   0|    8|          0|
    |p_Result_s_reg_314                     |    8|   0|    8|          0|
    |p_Result_s_reg_314_pp0_iter1_reg       |    8|   0|    8|          0|
    |reg_194                                |  128|   0|  128|          0|
    |reg_200                                |   16|   0|   16|          0|
    |state_V                                |    2|   0|    2|          0|
    |state_V_load_reg_268                   |    2|   0|    2|          0|
    |state_V_load_reg_268_pp0_iter1_reg     |    2|   0|    2|          0|
    |tmp_last_V_1_reg_300                   |    1|   0|    1|          0|
    |tmp_last_V_1_reg_300_pp0_iter1_reg     |    1|   0|    1|          0|
    |tmp_last_V_2_reg_286                   |    1|   0|    1|          0|
    |tmp_last_V_2_reg_286_pp0_iter1_reg     |    1|   0|    1|          0|
    |tmp_last_V_reg_309                     |    1|   0|    1|          0|
    |tmp_user_V_1_reg_295                   |    1|   0|    1|          0|
    |tmp_user_V_2_reg_281                   |    1|   0|    1|          0|
    |tmp_user_V_reg_304                     |    1|   0|    1|          0|
    |user_data_out_V_data_V_1_payload_A     |  128|   0|  128|          0|
    |user_data_out_V_data_V_1_payload_B     |  128|   0|  128|          0|
    |user_data_out_V_data_V_1_sel_rd        |    1|   0|    1|          0|
    |user_data_out_V_data_V_1_sel_wr        |    1|   0|    1|          0|
    |user_data_out_V_data_V_1_state         |    2|   0|    2|          0|
    |user_data_out_V_keep_V_1_payload_A     |   16|   0|   16|          0|
    |user_data_out_V_keep_V_1_payload_B     |   16|   0|   16|          0|
    |user_data_out_V_keep_V_1_sel_rd        |    1|   0|    1|          0|
    |user_data_out_V_keep_V_1_sel_wr        |    1|   0|    1|          0|
    |user_data_out_V_keep_V_1_state         |    2|   0|    2|          0|
    |user_data_out_V_last_V_1_payload_A     |    1|   0|    1|          0|
    |user_data_out_V_last_V_1_payload_B     |    1|   0|    1|          0|
    |user_data_out_V_last_V_1_sel_rd        |    1|   0|    1|          0|
    |user_data_out_V_last_V_1_sel_wr        |    1|   0|    1|          0|
    |user_data_out_V_last_V_1_state         |    2|   0|    2|          0|
    |user_data_out_V_user_V_1_payload_A     |    1|   0|    1|          0|
    |user_data_out_V_user_V_1_payload_B     |    1|   0|    1|          0|
    |user_data_out_V_user_V_1_sel_rd        |    1|   0|    1|          0|
    |user_data_out_V_user_V_1_sel_wr        |    1|   0|    1|          0|
    |user_data_out_V_user_V_1_state         |    2|   0|    2|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1116|   0| 1116|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+--------------+-----------------------------+--------------+
|          RTL Ports          | Dir | Bits|   Protocol   |        Source Object        |    C Type    |
+-----------------------------+-----+-----+--------------+-----------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_none |         ecpri_demux         | return value |
|ap_rst_n                     |  in |    1| ap_ctrl_none |         ecpri_demux         | return value |
|CU_data_in_TDATA             |  in |  128|     axis     |     CU_data_in_V_data_V     |    pointer   |
|CU_data_in_TVALID            |  in |    1|     axis     |     CU_data_in_V_last_V     |    pointer   |
|CU_data_in_TREADY            | out |    1|     axis     |     CU_data_in_V_last_V     |    pointer   |
|CU_data_in_TLAST             |  in |    1|     axis     |     CU_data_in_V_last_V     |    pointer   |
|CU_data_in_TUSER             |  in |    1|     axis     |     CU_data_in_V_user_V     |    pointer   |
|CU_data_in_TKEEP             |  in |   16|     axis     |     CU_data_in_V_keep_V     |    pointer   |
|control_data_out_TDATA       | out |  128|     axis     |  control_data_out_V_data_V  |    pointer   |
|control_data_out_TREADY      |  in |    1|     axis     |  control_data_out_V_data_V  |    pointer   |
|control_data_out_TVALID      | out |    1|     axis     |  control_data_out_V_last_V  |    pointer   |
|control_data_out_TLAST       | out |    1|     axis     |  control_data_out_V_last_V  |    pointer   |
|control_data_out_TUSER       | out |    1|     axis     |  control_data_out_V_user_V  |    pointer   |
|control_data_out_TKEEP       | out |   16|     axis     |  control_data_out_V_keep_V  |    pointer   |
|user_data_out_TDATA          | out |  128|     axis     |    user_data_out_V_data_V   |    pointer   |
|user_data_out_TREADY         |  in |    1|     axis     |    user_data_out_V_data_V   |    pointer   |
|user_data_out_TVALID         | out |    1|     axis     |    user_data_out_V_last_V   |    pointer   |
|user_data_out_TLAST          | out |    1|     axis     |    user_data_out_V_last_V   |    pointer   |
|user_data_out_TUSER          | out |    1|     axis     |    user_data_out_V_user_V   |    pointer   |
|user_data_out_TKEEP          | out |   16|     axis     |    user_data_out_V_keep_V   |    pointer   |
|ecpri_demux_eth_state_out_V  | out |    2|    ap_none   | ecpri_demux_eth_state_out_V |    pointer   |
|msg_type_out_V               | out |    8|    ap_none   |        msg_type_out_V       |    pointer   |
+-----------------------------+-----+-----+--------------+-----------------------------+--------------+

