
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000adc0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008f0  0800aed0  0800aed0  0000bed0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b7c0  0800b7c0  0000c7c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800b7c8  0800b7c8  0000c7c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800b7d0  0800b7d0  0000c7d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006e0  20000000  0800b7d4  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000008cc  200006e0  0800beb4  0000d6e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000fac  0800beb4  0000dfac  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  0000d6e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000cd3d  00000000  00000000  0000d709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002c81  00000000  00000000  0001a446  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f90  00000000  00000000  0001d0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000bbb  00000000  00000000  0001e058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000045ee  00000000  00000000  0001ec13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001142a  00000000  00000000  00023201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00081722  00000000  00000000  0003462b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  000b5d4d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000566c  00000000  00000000  000b5d90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004d  00000000  00000000  000bb3fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200006e0 	.word	0x200006e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800aeb8 	.word	0x0800aeb8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200006e4 	.word	0x200006e4
 800014c:	0800aeb8 	.word	0x0800aeb8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b3 	b.w	8000e10 <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b968 	b.w	8000e10 <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9d08      	ldr	r5, [sp, #32]
 8000b5e:	460c      	mov	r4, r1
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d14e      	bne.n	8000c02 <__udivmoddi4+0xaa>
 8000b64:	4694      	mov	ip, r2
 8000b66:	458c      	cmp	ip, r1
 8000b68:	4686      	mov	lr, r0
 8000b6a:	fab2 f282 	clz	r2, r2
 8000b6e:	d962      	bls.n	8000c36 <__udivmoddi4+0xde>
 8000b70:	b14a      	cbz	r2, 8000b86 <__udivmoddi4+0x2e>
 8000b72:	f1c2 0320 	rsb	r3, r2, #32
 8000b76:	4091      	lsls	r1, r2
 8000b78:	fa20 f303 	lsr.w	r3, r0, r3
 8000b7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b80:	4319      	orrs	r1, r3
 8000b82:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b86:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b8a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b8e:	fb07 1114 	mls	r1, r7, r4, r1
 8000b92:	fa1f f68c 	uxth.w	r6, ip
 8000b96:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b9e:	fb04 f106 	mul.w	r1, r4, r6
 8000ba2:	4299      	cmp	r1, r3
 8000ba4:	d90a      	bls.n	8000bbc <__udivmoddi4+0x64>
 8000ba6:	eb1c 0303 	adds.w	r3, ip, r3
 8000baa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bae:	f080 8110 	bcs.w	8000dd2 <__udivmoddi4+0x27a>
 8000bb2:	4299      	cmp	r1, r3
 8000bb4:	f240 810d 	bls.w	8000dd2 <__udivmoddi4+0x27a>
 8000bb8:	3c02      	subs	r4, #2
 8000bba:	4463      	add	r3, ip
 8000bbc:	1a59      	subs	r1, r3, r1
 8000bbe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bc2:	fb07 1110 	mls	r1, r7, r0, r1
 8000bc6:	fb00 f606 	mul.w	r6, r0, r6
 8000bca:	fa1f f38e 	uxth.w	r3, lr
 8000bce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bd2:	429e      	cmp	r6, r3
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x94>
 8000bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bda:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bde:	f080 80fa 	bcs.w	8000dd6 <__udivmoddi4+0x27e>
 8000be2:	429e      	cmp	r6, r3
 8000be4:	f240 80f7 	bls.w	8000dd6 <__udivmoddi4+0x27e>
 8000be8:	4463      	add	r3, ip
 8000bea:	3802      	subs	r0, #2
 8000bec:	2100      	movs	r1, #0
 8000bee:	1b9b      	subs	r3, r3, r6
 8000bf0:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000bf4:	b11d      	cbz	r5, 8000bfe <__udivmoddi4+0xa6>
 8000bf6:	40d3      	lsrs	r3, r2
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	e9c5 3200 	strd	r3, r2, [r5]
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d905      	bls.n	8000c12 <__udivmoddi4+0xba>
 8000c06:	b10d      	cbz	r5, 8000c0c <__udivmoddi4+0xb4>
 8000c08:	e9c5 0100 	strd	r0, r1, [r5]
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4608      	mov	r0, r1
 8000c10:	e7f5      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000c12:	fab3 f183 	clz	r1, r3
 8000c16:	2900      	cmp	r1, #0
 8000c18:	d146      	bne.n	8000ca8 <__udivmoddi4+0x150>
 8000c1a:	42a3      	cmp	r3, r4
 8000c1c:	d302      	bcc.n	8000c24 <__udivmoddi4+0xcc>
 8000c1e:	4290      	cmp	r0, r2
 8000c20:	f0c0 80ee 	bcc.w	8000e00 <__udivmoddi4+0x2a8>
 8000c24:	1a86      	subs	r6, r0, r2
 8000c26:	eb64 0303 	sbc.w	r3, r4, r3
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	2d00      	cmp	r5, #0
 8000c2e:	d0e6      	beq.n	8000bfe <__udivmoddi4+0xa6>
 8000c30:	e9c5 6300 	strd	r6, r3, [r5]
 8000c34:	e7e3      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000c36:	2a00      	cmp	r2, #0
 8000c38:	f040 808f 	bne.w	8000d5a <__udivmoddi4+0x202>
 8000c3c:	eba1 040c 	sub.w	r4, r1, ip
 8000c40:	2101      	movs	r1, #1
 8000c42:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c46:	fa1f f78c 	uxth.w	r7, ip
 8000c4a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c4e:	fb08 4416 	mls	r4, r8, r6, r4
 8000c52:	fb07 f006 	mul.w	r0, r7, r6
 8000c56:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c5a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c5e:	4298      	cmp	r0, r3
 8000c60:	d908      	bls.n	8000c74 <__udivmoddi4+0x11c>
 8000c62:	eb1c 0303 	adds.w	r3, ip, r3
 8000c66:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c6a:	d202      	bcs.n	8000c72 <__udivmoddi4+0x11a>
 8000c6c:	4298      	cmp	r0, r3
 8000c6e:	f200 80cb 	bhi.w	8000e08 <__udivmoddi4+0x2b0>
 8000c72:	4626      	mov	r6, r4
 8000c74:	1a1c      	subs	r4, r3, r0
 8000c76:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c7a:	fb08 4410 	mls	r4, r8, r0, r4
 8000c7e:	fb00 f707 	mul.w	r7, r0, r7
 8000c82:	fa1f f38e 	uxth.w	r3, lr
 8000c86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c8a:	429f      	cmp	r7, r3
 8000c8c:	d908      	bls.n	8000ca0 <__udivmoddi4+0x148>
 8000c8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c92:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c96:	d202      	bcs.n	8000c9e <__udivmoddi4+0x146>
 8000c98:	429f      	cmp	r7, r3
 8000c9a:	f200 80ae 	bhi.w	8000dfa <__udivmoddi4+0x2a2>
 8000c9e:	4620      	mov	r0, r4
 8000ca0:	1bdb      	subs	r3, r3, r7
 8000ca2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca6:	e7a5      	b.n	8000bf4 <__udivmoddi4+0x9c>
 8000ca8:	f1c1 0720 	rsb	r7, r1, #32
 8000cac:	408b      	lsls	r3, r1
 8000cae:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cb2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cb6:	fa24 f607 	lsr.w	r6, r4, r7
 8000cba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cbe:	fbb6 f8f9 	udiv	r8, r6, r9
 8000cc2:	fa1f fe8c 	uxth.w	lr, ip
 8000cc6:	fb09 6618 	mls	r6, r9, r8, r6
 8000cca:	fa20 f307 	lsr.w	r3, r0, r7
 8000cce:	408c      	lsls	r4, r1
 8000cd0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cd4:	fb08 f00e 	mul.w	r0, r8, lr
 8000cd8:	431c      	orrs	r4, r3
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ce0:	4298      	cmp	r0, r3
 8000ce2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ce6:	d90a      	bls.n	8000cfe <__udivmoddi4+0x1a6>
 8000ce8:	eb1c 0303 	adds.w	r3, ip, r3
 8000cec:	f108 36ff 	add.w	r6, r8, #4294967295
 8000cf0:	f080 8081 	bcs.w	8000df6 <__udivmoddi4+0x29e>
 8000cf4:	4298      	cmp	r0, r3
 8000cf6:	d97e      	bls.n	8000df6 <__udivmoddi4+0x29e>
 8000cf8:	f1a8 0802 	sub.w	r8, r8, #2
 8000cfc:	4463      	add	r3, ip
 8000cfe:	1a1e      	subs	r6, r3, r0
 8000d00:	fbb6 f3f9 	udiv	r3, r6, r9
 8000d04:	fb09 6613 	mls	r6, r9, r3, r6
 8000d08:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d0c:	b2a4      	uxth	r4, r4
 8000d0e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000d12:	45a6      	cmp	lr, r4
 8000d14:	d908      	bls.n	8000d28 <__udivmoddi4+0x1d0>
 8000d16:	eb1c 0404 	adds.w	r4, ip, r4
 8000d1a:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d1e:	d266      	bcs.n	8000dee <__udivmoddi4+0x296>
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d964      	bls.n	8000dee <__udivmoddi4+0x296>
 8000d24:	3b02      	subs	r3, #2
 8000d26:	4464      	add	r4, ip
 8000d28:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d2c:	fba0 8302 	umull	r8, r3, r0, r2
 8000d30:	eba4 040e 	sub.w	r4, r4, lr
 8000d34:	429c      	cmp	r4, r3
 8000d36:	46c6      	mov	lr, r8
 8000d38:	461e      	mov	r6, r3
 8000d3a:	d350      	bcc.n	8000dde <__udivmoddi4+0x286>
 8000d3c:	d04d      	beq.n	8000dda <__udivmoddi4+0x282>
 8000d3e:	b155      	cbz	r5, 8000d56 <__udivmoddi4+0x1fe>
 8000d40:	ebba 030e 	subs.w	r3, sl, lr
 8000d44:	eb64 0406 	sbc.w	r4, r4, r6
 8000d48:	fa04 f707 	lsl.w	r7, r4, r7
 8000d4c:	40cb      	lsrs	r3, r1
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	40cc      	lsrs	r4, r1
 8000d52:	e9c5 7400 	strd	r7, r4, [r5]
 8000d56:	2100      	movs	r1, #0
 8000d58:	e751      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	f1c2 0320 	rsb	r3, r2, #32
 8000d62:	40d9      	lsrs	r1, r3
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d70:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d74:	fb08 1110 	mls	r1, r8, r0, r1
 8000d78:	4094      	lsls	r4, r2
 8000d7a:	431c      	orrs	r4, r3
 8000d7c:	fa1f f78c 	uxth.w	r7, ip
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d86:	fb00 f107 	mul.w	r1, r0, r7
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	d908      	bls.n	8000da0 <__udivmoddi4+0x248>
 8000d8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d92:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d96:	d22c      	bcs.n	8000df2 <__udivmoddi4+0x29a>
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d92a      	bls.n	8000df2 <__udivmoddi4+0x29a>
 8000d9c:	3802      	subs	r0, #2
 8000d9e:	4463      	add	r3, ip
 8000da0:	1a5b      	subs	r3, r3, r1
 8000da2:	fbb3 f1f8 	udiv	r1, r3, r8
 8000da6:	fb08 3311 	mls	r3, r8, r1, r3
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db0:	fb01 f307 	mul.w	r3, r1, r7
 8000db4:	42a3      	cmp	r3, r4
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x272>
 8000db8:	eb1c 0404 	adds.w	r4, ip, r4
 8000dbc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000dc0:	d213      	bcs.n	8000dea <__udivmoddi4+0x292>
 8000dc2:	42a3      	cmp	r3, r4
 8000dc4:	d911      	bls.n	8000dea <__udivmoddi4+0x292>
 8000dc6:	3902      	subs	r1, #2
 8000dc8:	4464      	add	r4, ip
 8000dca:	1ae4      	subs	r4, r4, r3
 8000dcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000dd0:	e73b      	b.n	8000c4a <__udivmoddi4+0xf2>
 8000dd2:	4604      	mov	r4, r0
 8000dd4:	e6f2      	b.n	8000bbc <__udivmoddi4+0x64>
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e708      	b.n	8000bec <__udivmoddi4+0x94>
 8000dda:	45c2      	cmp	sl, r8
 8000ddc:	d2af      	bcs.n	8000d3e <__udivmoddi4+0x1e6>
 8000dde:	ebb8 0e02 	subs.w	lr, r8, r2
 8000de2:	eb63 060c 	sbc.w	r6, r3, ip
 8000de6:	3801      	subs	r0, #1
 8000de8:	e7a9      	b.n	8000d3e <__udivmoddi4+0x1e6>
 8000dea:	4631      	mov	r1, r6
 8000dec:	e7ed      	b.n	8000dca <__udivmoddi4+0x272>
 8000dee:	4603      	mov	r3, r0
 8000df0:	e79a      	b.n	8000d28 <__udivmoddi4+0x1d0>
 8000df2:	4630      	mov	r0, r6
 8000df4:	e7d4      	b.n	8000da0 <__udivmoddi4+0x248>
 8000df6:	46b0      	mov	r8, r6
 8000df8:	e781      	b.n	8000cfe <__udivmoddi4+0x1a6>
 8000dfa:	4463      	add	r3, ip
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	e74f      	b.n	8000ca0 <__udivmoddi4+0x148>
 8000e00:	4606      	mov	r6, r0
 8000e02:	4623      	mov	r3, r4
 8000e04:	4608      	mov	r0, r1
 8000e06:	e711      	b.n	8000c2c <__udivmoddi4+0xd4>
 8000e08:	3e02      	subs	r6, #2
 8000e0a:	4463      	add	r3, ip
 8000e0c:	e732      	b.n	8000c74 <__udivmoddi4+0x11c>
 8000e0e:	bf00      	nop

08000e10 <__aeabi_idiv0>:
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop

08000e14 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un m�me num�ro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b088      	sub	sp, #32
 8000e18:	af02      	add	r7, sp, #8
 8000e1a:	60f8      	str	r0, [r7, #12]
 8000e1c:	60b9      	str	r1, [r7, #8]
 8000e1e:	603b      	str	r3, [r7, #0]
 8000e20:	4613      	mov	r3, r2
 8000e22:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8000e24:	2301      	movs	r3, #1
 8000e26:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	75bb      	strb	r3, [r7, #22]
 8000e2c:	e04c      	b.n	8000ec8 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 8000e2e:	7dbb      	ldrb	r3, [r7, #22]
 8000e30:	4a29      	ldr	r2, [pc, #164]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e32:	015b      	lsls	r3, r3, #5
 8000e34:	4413      	add	r3, r2
 8000e36:	330e      	adds	r3, #14
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d141      	bne.n	8000ec2 <HCSR04_add+0xae>
		{
			//on a trouv� une case libre.
			*id = i;
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	7dba      	ldrb	r2, [r7, #22]
 8000e42:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8000e44:	7dbb      	ldrb	r3, [r7, #22]
 8000e46:	4a24      	ldr	r2, [pc, #144]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e48:	015b      	lsls	r3, r3, #5
 8000e4a:	4413      	add	r3, r2
 8000e4c:	330e      	adds	r3, #14
 8000e4e:	2201      	movs	r2, #1
 8000e50:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8000e52:	7dbb      	ldrb	r3, [r7, #22]
 8000e54:	4a20      	ldr	r2, [pc, #128]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e56:	015b      	lsls	r3, r3, #5
 8000e58:	4413      	add	r3, r2
 8000e5a:	68ba      	ldr	r2, [r7, #8]
 8000e5c:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8000e5e:	7dbb      	ldrb	r3, [r7, #22]
 8000e60:	4a1d      	ldr	r2, [pc, #116]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e62:	015b      	lsls	r3, r3, #5
 8000e64:	4413      	add	r3, r2
 8000e66:	3304      	adds	r3, #4
 8000e68:	88fa      	ldrh	r2, [r7, #6]
 8000e6a:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8000e6c:	7dbb      	ldrb	r3, [r7, #22]
 8000e6e:	4a1a      	ldr	r2, [pc, #104]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e70:	015b      	lsls	r3, r3, #5
 8000e72:	4413      	add	r3, r2
 8000e74:	3308      	adds	r3, #8
 8000e76:	683a      	ldr	r2, [r7, #0]
 8000e78:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8000e7a:	7dbb      	ldrb	r3, [r7, #22]
 8000e7c:	4a16      	ldr	r2, [pc, #88]	@ (8000ed8 <HCSR04_add+0xc4>)
 8000e7e:	015b      	lsls	r3, r3, #5
 8000e80:	4413      	add	r3, r2
 8000e82:	330c      	adds	r3, #12
 8000e84:	8c3a      	ldrh	r2, [r7, #32]
 8000e86:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8000e88:	8c39      	ldrh	r1, [r7, #32]
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	9300      	str	r3, [sp, #0]
 8000e8e:	2302      	movs	r3, #2
 8000e90:	4a12      	ldr	r2, [pc, #72]	@ (8000edc <HCSR04_add+0xc8>)
 8000e92:	6838      	ldr	r0, [r7, #0]
 8000e94:	f000 fcbe 	bl	8001814 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8000e98:	88f9      	ldrh	r1, [r7, #6]
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	9300      	str	r3, [sp, #0]
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	68b8      	ldr	r0, [r7, #8]
 8000ea4:	f000 fcb6 	bl	8001814 <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8000ea8:	8c3b      	ldrh	r3, [r7, #32]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f000 fb04 	bl	80014b8 <EXTI_gpiopin_to_pin_number>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	480a      	ldr	r0, [pc, #40]	@ (8000ee0 <HCSR04_add+0xcc>)
 8000eb8:	f000 fa96 	bl	80013e8 <EXTIT_set_callback>
			ret = HAL_OK;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	75fb      	strb	r3, [r7, #23]
			break;
 8000ec0:	e005      	b.n	8000ece <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000ec2:	7dbb      	ldrb	r3, [r7, #22]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	75bb      	strb	r3, [r7, #22]
 8000ec8:	7dbb      	ldrb	r3, [r7, #22]
 8000eca:	2b04      	cmp	r3, #4
 8000ecc:	d9af      	bls.n	8000e2e <HCSR04_add+0x1a>
		}
	}

	return ret;
 8000ece:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	200006fc 	.word	0x200006fc
 8000edc:	10310000 	.word	0x10310000
 8000ee0:	08000f25 	.word	0x08000f25

08000ee4 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <HCSR04_run_measure+0x38>)
 8000ef2:	015b      	lsls	r3, r3, #5
 8000ef4:	4413      	add	r3, r2
 8000ef6:	330e      	adds	r3, #14
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d009      	beq.n	8000f12 <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 8000efe:	4b08      	ldr	r3, [pc, #32]	@ (8000f20 <HCSR04_run_measure+0x3c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d101      	bne.n	8000f0a <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 8000f06:	f000 f8e1 	bl	80010cc <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f000 f881 	bl	8001014 <HCSR04_trig>
	}
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	200006fc 	.word	0x200006fc
 8000f20:	2000079c 	.word	0x2000079c

08000f24 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant �tre appel�e uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 8000f24:	b590      	push	{r4, r7, lr}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	73fb      	strb	r3, [r7, #15]
 8000f32:	e063      	b.n	8000ffc <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv� !
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	4a36      	ldr	r2, [pc, #216]	@ (8001010 <HCSR04_callback+0xec>)
 8000f38:	015b      	lsls	r3, r3, #5
 8000f3a:	4413      	add	r3, r2
 8000f3c:	330c      	adds	r3, #12
 8000f3e:	881b      	ldrh	r3, [r3, #0]
 8000f40:	88fa      	ldrh	r2, [r7, #6]
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d157      	bne.n	8000ff6 <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
 8000f48:	4a31      	ldr	r2, [pc, #196]	@ (8001010 <HCSR04_callback+0xec>)
 8000f4a:	015b      	lsls	r3, r3, #5
 8000f4c:	4413      	add	r3, r2
 8000f4e:	330e      	adds	r3, #14
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	2b03      	cmp	r3, #3
 8000f54:	d123      	bne.n	8000f9e <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	4a2d      	ldr	r2, [pc, #180]	@ (8001010 <HCSR04_callback+0xec>)
 8000f5a:	015b      	lsls	r3, r3, #5
 8000f5c:	4413      	add	r3, r2
 8000f5e:	3308      	adds	r3, #8
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	7bfb      	ldrb	r3, [r7, #15]
 8000f64:	492a      	ldr	r1, [pc, #168]	@ (8001010 <HCSR04_callback+0xec>)
 8000f66:	015b      	lsls	r3, r3, #5
 8000f68:	440b      	add	r3, r1
 8000f6a:	330c      	adds	r3, #12
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4610      	mov	r0, r2
 8000f72:	f002 fc3f 	bl	80037f4 <HAL_GPIO_ReadPin>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d143      	bne.n	8001004 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8000f7c:	7bfc      	ldrb	r4, [r7, #15]
 8000f7e:	f000 f89d 	bl	80010bc <HCSR04_ReadTimerUs>
 8000f82:	4602      	mov	r2, r0
 8000f84:	4922      	ldr	r1, [pc, #136]	@ (8001010 <HCSR04_callback+0xec>)
 8000f86:	0163      	lsls	r3, r4, #5
 8000f88:	440b      	add	r3, r1
 8000f8a:	3318      	adds	r3, #24
 8000f8c:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8000f8e:	7bfb      	ldrb	r3, [r7, #15]
 8000f90:	4a1f      	ldr	r2, [pc, #124]	@ (8001010 <HCSR04_callback+0xec>)
 8000f92:	015b      	lsls	r3, r3, #5
 8000f94:	4413      	add	r3, r2
 8000f96:	330e      	adds	r3, #14
 8000f98:	2204      	movs	r2, #4
 8000f9a:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8000f9c:	e032      	b.n	8001004 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	4a1b      	ldr	r2, [pc, #108]	@ (8001010 <HCSR04_callback+0xec>)
 8000fa2:	015b      	lsls	r3, r3, #5
 8000fa4:	4413      	add	r3, r2
 8000fa6:	330e      	adds	r3, #14
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b04      	cmp	r3, #4
 8000fac:	d12a      	bne.n	8001004 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	4a17      	ldr	r2, [pc, #92]	@ (8001010 <HCSR04_callback+0xec>)
 8000fb2:	015b      	lsls	r3, r3, #5
 8000fb4:	4413      	add	r3, r2
 8000fb6:	3308      	adds	r3, #8
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	4914      	ldr	r1, [pc, #80]	@ (8001010 <HCSR04_callback+0xec>)
 8000fbe:	015b      	lsls	r3, r3, #5
 8000fc0:	440b      	add	r3, r1
 8000fc2:	330c      	adds	r3, #12
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4610      	mov	r0, r2
 8000fca:	f002 fc13 	bl	80037f4 <HAL_GPIO_ReadPin>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d117      	bne.n	8001004 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 8000fd4:	7bfc      	ldrb	r4, [r7, #15]
 8000fd6:	f000 f871 	bl	80010bc <HCSR04_ReadTimerUs>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	490c      	ldr	r1, [pc, #48]	@ (8001010 <HCSR04_callback+0xec>)
 8000fde:	0163      	lsls	r3, r4, #5
 8000fe0:	440b      	add	r3, r1
 8000fe2:	3314      	adds	r3, #20
 8000fe4:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 8000fe6:	7bfb      	ldrb	r3, [r7, #15]
 8000fe8:	4a09      	ldr	r2, [pc, #36]	@ (8001010 <HCSR04_callback+0xec>)
 8000fea:	015b      	lsls	r3, r3, #5
 8000fec:	4413      	add	r3, r2
 8000fee:	330e      	adds	r3, #14
 8000ff0:	2205      	movs	r2, #5
 8000ff2:	701a      	strb	r2, [r3, #0]
			break;
 8000ff4:	e006      	b.n	8001004 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8000ff6:	7bfb      	ldrb	r3, [r7, #15]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	73fb      	strb	r3, [r7, #15]
 8000ffc:	7bfb      	ldrb	r3, [r7, #15]
 8000ffe:	2b04      	cmp	r3, #4
 8001000:	d998      	bls.n	8000f34 <HCSR04_callback+0x10>
		}
	}
}
 8001002:	e000      	b.n	8001006 <HCSR04_callback+0xe2>
			break;
 8001004:	bf00      	nop
}
 8001006:	bf00      	nop
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	bd90      	pop	{r4, r7, pc}
 800100e:	bf00      	nop
 8001010:	200006fc 	.word	0x200006fc

08001014 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 8001014:	b590      	push	{r4, r7, lr}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	4a25      	ldr	r2, [pc, #148]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001022:	015b      	lsls	r3, r3, #5
 8001024:	4413      	add	r3, r2
 8001026:	330e      	adds	r3, #14
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d03f      	beq.n	80010ae <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	4a21      	ldr	r2, [pc, #132]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001032:	015b      	lsls	r3, r3, #5
 8001034:	4413      	add	r3, r2
 8001036:	330e      	adds	r3, #14
 8001038:	2202      	movs	r2, #2
 800103a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	4a1e      	ldr	r2, [pc, #120]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001040:	015b      	lsls	r3, r3, #5
 8001042:	4413      	add	r3, r2
 8001044:	6818      	ldr	r0, [r3, #0]
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	4a1b      	ldr	r2, [pc, #108]	@ (80010b8 <HCSR04_trig+0xa4>)
 800104a:	015b      	lsls	r3, r3, #5
 800104c:	4413      	add	r3, r2
 800104e:	3304      	adds	r3, #4
 8001050:	881b      	ldrh	r3, [r3, #0]
 8001052:	2201      	movs	r2, #1
 8001054:	4619      	mov	r1, r3
 8001056:	f002 fbe4 	bl	8003822 <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 800105a:	f000 f82f 	bl	80010bc <HCSR04_ReadTimerUs>
 800105e:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//d�lai d'au moins 10us
 8001060:	bf00      	nop
 8001062:	f000 f82b 	bl	80010bc <HCSR04_ReadTimerUs>
 8001066:	4602      	mov	r2, r0
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	2b09      	cmp	r3, #9
 800106e:	d9f8      	bls.n	8001062 <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	4a11      	ldr	r2, [pc, #68]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001074:	015b      	lsls	r3, r3, #5
 8001076:	4413      	add	r3, r2
 8001078:	6818      	ldr	r0, [r3, #0]
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	4a0e      	ldr	r2, [pc, #56]	@ (80010b8 <HCSR04_trig+0xa4>)
 800107e:	015b      	lsls	r3, r3, #5
 8001080:	4413      	add	r3, r2
 8001082:	3304      	adds	r3, #4
 8001084:	881b      	ldrh	r3, [r3, #0]
 8001086:	2200      	movs	r2, #0
 8001088:	4619      	mov	r1, r3
 800108a:	f002 fbca 	bl	8003822 <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	4a09      	ldr	r2, [pc, #36]	@ (80010b8 <HCSR04_trig+0xa4>)
 8001092:	015b      	lsls	r3, r3, #5
 8001094:	4413      	add	r3, r2
 8001096:	330e      	adds	r3, #14
 8001098:	2203      	movs	r2, #3
 800109a:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 800109c:	79fc      	ldrb	r4, [r7, #7]
 800109e:	f001 ff85 	bl	8002fac <HAL_GetTick>
 80010a2:	4602      	mov	r2, r0
 80010a4:	4904      	ldr	r1, [pc, #16]	@ (80010b8 <HCSR04_trig+0xa4>)
 80010a6:	0163      	lsls	r3, r4, #5
 80010a8:	440b      	add	r3, r1
 80010aa:	3310      	adds	r3, #16
 80010ac:	601a      	str	r2, [r3, #0]
	}
}
 80010ae:	bf00      	nop
 80010b0:	3714      	adds	r7, #20
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd90      	pop	{r4, r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200006fc 	.word	0x200006fc

080010bc <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu'� 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette r�solution correspond � 0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 80010c0:	2000      	movs	r0, #0
 80010c2:	f001 f831 	bl	8002128 <TIMER_read>
 80010c6:	4603      	mov	r3, r0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	bd80      	pop	{r7, pc}

080010cc <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 80010d0:	2200      	movs	r2, #0
 80010d2:	f242 7110 	movw	r1, #10000	@ 0x2710
 80010d6:	2000      	movs	r0, #0
 80010d8:	f000 feba 	bl	8001e50 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 80010dc:	21a0      	movs	r1, #160	@ 0xa0
 80010de:	2000      	movs	r0, #0
 80010e0:	f001 f858 	bl	8002194 <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 80010e4:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80010e8:	2000      	movs	r0, #0
 80010ea:	f001 f831 	bl	8002150 <TIMER_set_period>
	timer_is_running = TRUE;
 80010ee:	4b02      	ldr	r3, [pc, #8]	@ (80010f8 <HCSR04_RunTimerUs+0x2c>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	601a      	str	r2, [r3, #0]
}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	2000079c 	.word	0x2000079c

080010fc <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001102:	2300      	movs	r3, #0
 8001104:	71fb      	strb	r3, [r7, #7]
 8001106:	e04e      	b.n	80011a6 <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	4a2b      	ldr	r2, [pc, #172]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800110c:	015b      	lsls	r3, r3, #5
 800110e:	4413      	add	r3, r2
 8001110:	330e      	adds	r3, #14
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b08      	cmp	r3, #8
 8001116:	d840      	bhi.n	800119a <HCSR04_process_main+0x9e>
 8001118:	a201      	add	r2, pc, #4	@ (adr r2, 8001120 <HCSR04_process_main+0x24>)
 800111a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800111e:	bf00      	nop
 8001120:	0800119b 	.word	0x0800119b
 8001124:	0800119b 	.word	0x0800119b
 8001128:	0800119b 	.word	0x0800119b
 800112c:	08001145 	.word	0x08001145
 8001130:	08001145 	.word	0x08001145
 8001134:	0800116d 	.word	0x0800116d
 8001138:	0800119b 	.word	0x0800119b
 800113c:	0800119b 	.word	0x0800119b
 8001140:	0800119b 	.word	0x0800119b
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 8001144:	f001 ff32 	bl	8002fac <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	491a      	ldr	r1, [pc, #104]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800114e:	015b      	lsls	r3, r3, #5
 8001150:	440b      	add	r3, r1
 8001152:	3310      	adds	r3, #16
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	2b96      	cmp	r3, #150	@ 0x96
 800115a:	d920      	bls.n	800119e <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	4a16      	ldr	r2, [pc, #88]	@ (80011b8 <HCSR04_process_main+0xbc>)
 8001160:	015b      	lsls	r3, r3, #5
 8001162:	4413      	add	r3, r2
 8001164:	330e      	adds	r3, #14
 8001166:	2206      	movs	r2, #6
 8001168:	701a      	strb	r2, [r3, #0]
				}
				break;
 800116a:	e018      	b.n	800119e <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement re�u un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	4618      	mov	r0, r3
 8001170:	f000 f824 	bl	80011bc <HCSR04_compute_distance>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d107      	bne.n	800118a <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	4a0e      	ldr	r2, [pc, #56]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800117e:	015b      	lsls	r3, r3, #5
 8001180:	4413      	add	r3, r2
 8001182:	330e      	adds	r3, #14
 8001184:	2208      	movs	r2, #8
 8001186:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 8001188:	e00a      	b.n	80011a0 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <HCSR04_process_main+0xbc>)
 800118e:	015b      	lsls	r3, r3, #5
 8001190:	4413      	add	r3, r2
 8001192:	330e      	adds	r3, #14
 8001194:	2207      	movs	r2, #7
 8001196:	701a      	strb	r2, [r3, #0]
				break;
 8001198:	e002      	b.n	80011a0 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien � faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 800119a:	bf00      	nop
 800119c:	e000      	b.n	80011a0 <HCSR04_process_main+0xa4>
				break;
 800119e:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	3301      	adds	r3, #1
 80011a4:	71fb      	strb	r3, [r7, #7]
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	2b04      	cmp	r3, #4
 80011aa:	d9ad      	bls.n	8001108 <HCSR04_process_main+0xc>
		}
	}
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	200006fc 	.word	0x200006fc

080011bc <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypoth�se tant qu'on a pas une valeur correcte.
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	4a48      	ldr	r2, [pc, #288]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011ca:	015b      	lsls	r3, r3, #5
 80011cc:	4413      	add	r3, r2
 80011ce:	331c      	adds	r3, #28
 80011d0:	2200      	movs	r2, #0
 80011d2:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	4a45      	ldr	r2, [pc, #276]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011d8:	015b      	lsls	r3, r3, #5
 80011da:	4413      	add	r3, r2
 80011dc:	330e      	adds	r3, #14
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b05      	cmp	r3, #5
 80011e2:	d001      	beq.n	80011e8 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e07d      	b.n	80012e4 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	4a40      	ldr	r2, [pc, #256]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011ec:	015b      	lsls	r3, r3, #5
 80011ee:	4413      	add	r3, r2
 80011f0:	3314      	adds	r3, #20
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	493d      	ldr	r1, [pc, #244]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80011f8:	015b      	lsls	r3, r3, #5
 80011fa:	440b      	add	r3, r1
 80011fc:	3318      	adds	r3, #24
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	429a      	cmp	r2, r3
 8001202:	d20e      	bcs.n	8001222 <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 8001204:	79fb      	ldrb	r3, [r7, #7]
 8001206:	4a39      	ldr	r2, [pc, #228]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001208:	015b      	lsls	r3, r3, #5
 800120a:	4413      	add	r3, r2
 800120c:	3314      	adds	r3, #20
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	79fa      	ldrb	r2, [r7, #7]
 8001212:	f503 431c 	add.w	r3, r3, #39936	@ 0x9c00
 8001216:	3340      	adds	r3, #64	@ 0x40
 8001218:	4934      	ldr	r1, [pc, #208]	@ (80012ec <HCSR04_compute_distance+0x130>)
 800121a:	0152      	lsls	r2, r2, #5
 800121c:	440a      	add	r2, r1
 800121e:	3214      	adds	r2, #20
 8001220:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	4a31      	ldr	r2, [pc, #196]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001226:	015b      	lsls	r3, r3, #5
 8001228:	4413      	add	r3, r2
 800122a:	3314      	adds	r3, #20
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	492e      	ldr	r1, [pc, #184]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001232:	015b      	lsls	r3, r3, #5
 8001234:	440b      	add	r3, r1
 8001236:	3318      	adds	r3, #24
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	429a      	cmp	r2, r3
 800123c:	d201      	bcs.n	8001242 <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e050      	b.n	80012e4 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	4a29      	ldr	r2, [pc, #164]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001246:	015b      	lsls	r3, r3, #5
 8001248:	4413      	add	r3, r2
 800124a:	3314      	adds	r3, #20
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	4926      	ldr	r1, [pc, #152]	@ (80012ec <HCSR04_compute_distance+0x130>)
 8001252:	015b      	lsls	r3, r3, #5
 8001254:	440b      	add	r3, r1
 8001256:	3318      	adds	r3, #24
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim� ici en pulses de timer purs
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	4613      	mov	r3, r2
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	4413      	add	r3, r2
 8001266:	015b      	lsls	r3, r3, #5
 8001268:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Fr�quence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800126a:	f002 fedb 	bl	8004024 <HAL_RCC_GetPCLK2Freq>
 800126e:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8001270:	4b1f      	ldr	r3, [pc, #124]	@ (80012f0 <HCSR04_compute_distance+0x134>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	0adb      	lsrs	r3, r3, #11
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	2b00      	cmp	r3, #0
 800127c:	d002      	beq.n	8001284 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	60bb      	str	r3, [r7, #8]
		//Fr�quence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//fr�quence exprim�e en MHz
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	4a1b      	ldr	r2, [pc, #108]	@ (80012f4 <HCSR04_compute_distance+0x138>)
 8001288:	fba2 2303 	umull	r2, r3, r2, r3
 800128c:	0c9b      	lsrs	r3, r3, #18
 800128e:	60bb      	str	r3, [r7, #8]
	if(!freq)
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d101      	bne.n	800129a <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e024      	b.n	80012e4 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 800129a:	68fa      	ldr	r2, [r7, #12]
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a2:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 80012aa:	fb02 f303 	mul.w	r3, r2, r3
 80012ae:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4a11      	ldr	r2, [pc, #68]	@ (80012f8 <HCSR04_compute_distance+0x13c>)
 80012b4:	fba2 2303 	umull	r2, r3, r2, r3
 80012b8:	099b      	lsrs	r3, r3, #6
 80012ba:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	085b      	lsrs	r3, r3, #1
 80012c0:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del� 5m, on consid�re que la distance n'a pas �t� acquise (ou bien est infinie)
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d901      	bls.n	80012d0 <HCSR04_compute_distance+0x114>
		distance = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	68fa      	ldr	r2, [r7, #12]
 80012d4:	b291      	uxth	r1, r2
 80012d6:	4a05      	ldr	r2, [pc, #20]	@ (80012ec <HCSR04_compute_distance+0x130>)
 80012d8:	015b      	lsls	r3, r3, #5
 80012da:	4413      	add	r3, r2
 80012dc:	331c      	adds	r3, #28
 80012de:	460a      	mov	r2, r1
 80012e0:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	200006fc 	.word	0x200006fc
 80012f0:	40021000 	.word	0x40021000
 80012f4:	431bde83 	.word	0x431bde83
 80012f8:	10624dd3 	.word	0x10624dd3

080012fc <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir �t� initialis� pr�alablement
 * @pre		distance doit �tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	6039      	str	r1, [r7, #0]
 8001306:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8001308:	2302      	movs	r3, #2
 800130a:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	4a1b      	ldr	r2, [pc, #108]	@ (800137c <HCSR04_get_value+0x80>)
 8001310:	015b      	lsls	r3, r3, #5
 8001312:	4413      	add	r3, r2
 8001314:	330e      	adds	r3, #14
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b08      	cmp	r3, #8
 800131a:	d826      	bhi.n	800136a <HCSR04_get_value+0x6e>
 800131c:	a201      	add	r2, pc, #4	@ (adr r2, 8001324 <HCSR04_get_value+0x28>)
 800131e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001322:	bf00      	nop
 8001324:	08001365 	.word	0x08001365
 8001328:	08001365 	.word	0x08001365
 800132c:	0800136b 	.word	0x0800136b
 8001330:	0800136b 	.word	0x0800136b
 8001334:	0800136b 	.word	0x0800136b
 8001338:	0800136b 	.word	0x0800136b
 800133c:	0800135f 	.word	0x0800135f
 8001340:	08001365 	.word	0x08001365
 8001344:	08001349 	.word	0x08001349
	{
		case HCSR04_STATE_IDLE:	//on a re�u une distance
			*distance = sensors[id].distance;
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	4a0c      	ldr	r2, [pc, #48]	@ (800137c <HCSR04_get_value+0x80>)
 800134c:	015b      	lsls	r3, r3, #5
 800134e:	4413      	add	r3, r2
 8001350:	331c      	adds	r3, #28
 8001352:	881a      	ldrh	r2, [r3, #0]
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 8001358:	2300      	movs	r3, #0
 800135a:	73fb      	strb	r3, [r7, #15]
			break;
 800135c:	e008      	b.n	8001370 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	73fb      	strb	r3, [r7, #15]
			break;
 8001362:	e005      	b.n	8001370 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis�
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc� en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	73fb      	strb	r3, [r7, #15]
			break;
 8001368:	e002      	b.n	8001370 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 800136a:	2302      	movs	r3, #2
 800136c:	73fb      	strb	r3, [r7, #15]
			break;
 800136e:	bf00      	nop
	}
	return ret;
 8001370:	7bfb      	ldrb	r3, [r7, #15]
}
 8001372:	4618      	mov	r0, r3
 8001374:	3714      	adds	r7, #20
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr
 800137c:	200006fc 	.word	0x200006fc

08001380 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8001384:	4b07      	ldr	r3, [pc, #28]	@ (80013a4 <DMA1_Channel1_IRQHandler+0x24>)
 8001386:	2201      	movs	r2, #1
 8001388:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 800138a:	4807      	ldr	r0, [pc, #28]	@ (80013a8 <DMA1_Channel1_IRQHandler+0x28>)
 800138c:	f001 ffa8 	bl	80032e0 <HAL_DMA_IRQHandler>
	if(callback_function)
 8001390:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <DMA1_Channel1_IRQHandler+0x2c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d002      	beq.n	800139e <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8001398:	4b04      	ldr	r3, [pc, #16]	@ (80013ac <DMA1_Channel1_IRQHandler+0x2c>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4798      	blx	r3
}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200007e8 	.word	0x200007e8
 80013a8:	200007a0 	.word	0x200007a0
 80013ac:	200007e4 	.word	0x200007e4

080013b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	db0b      	blt.n	80013da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	f003 021f 	and.w	r2, r3, #31
 80013c8:	4906      	ldr	r1, [pc, #24]	@ (80013e4 <__NVIC_EnableIRQ+0x34>)
 80013ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ce:	095b      	lsrs	r3, r3, #5
 80013d0:	2001      	movs	r0, #1
 80013d2:	fa00 f202 	lsl.w	r2, r0, r2
 80013d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr
 80013e4:	e000e100 	.word	0xe000e100

080013e8 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	60f8      	str	r0, [r7, #12]
 80013f0:	460b      	mov	r3, r1
 80013f2:	607a      	str	r2, [r7, #4]
 80013f4:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 80013f6:	7afb      	ldrb	r3, [r7, #11]
 80013f8:	4907      	ldr	r1, [pc, #28]	@ (8001418 <EXTIT_set_callback+0x30>)
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d003      	beq.n	800140e <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 8001406:	7afb      	ldrb	r3, [r7, #11]
 8001408:	4618      	mov	r0, r3
 800140a:	f000 f807 	bl	800141c <EXTIT_enable>
}
 800140e:	bf00      	nop
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	200007ec 	.word	0x200007ec

0800141c <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	2b0f      	cmp	r3, #15
 800142a:	d80c      	bhi.n	8001446 <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	2201      	movs	r2, #1
 8001430:	fa02 f303 	lsl.w	r3, r2, r3
 8001434:	b21a      	sxth	r2, r3
 8001436:	4b1f      	ldr	r3, [pc, #124]	@ (80014b4 <EXTIT_enable+0x98>)
 8001438:	881b      	ldrh	r3, [r3, #0]
 800143a:	b21b      	sxth	r3, r3
 800143c:	4313      	orrs	r3, r2
 800143e:	b21b      	sxth	r3, r3
 8001440:	b29a      	uxth	r2, r3
 8001442:	4b1c      	ldr	r3, [pc, #112]	@ (80014b4 <EXTIT_enable+0x98>)
 8001444:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	2b04      	cmp	r3, #4
 800144a:	d821      	bhi.n	8001490 <EXTIT_enable+0x74>
 800144c:	a201      	add	r2, pc, #4	@ (adr r2, 8001454 <EXTIT_enable+0x38>)
 800144e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001452:	bf00      	nop
 8001454:	08001469 	.word	0x08001469
 8001458:	08001471 	.word	0x08001471
 800145c:	08001479 	.word	0x08001479
 8001460:	08001481 	.word	0x08001481
 8001464:	08001489 	.word	0x08001489
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 8001468:	2006      	movs	r0, #6
 800146a:	f7ff ffa1 	bl	80013b0 <__NVIC_EnableIRQ>
 800146e:	e01d      	b.n	80014ac <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 8001470:	2007      	movs	r0, #7
 8001472:	f7ff ff9d 	bl	80013b0 <__NVIC_EnableIRQ>
 8001476:	e019      	b.n	80014ac <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 8001478:	2008      	movs	r0, #8
 800147a:	f7ff ff99 	bl	80013b0 <__NVIC_EnableIRQ>
 800147e:	e015      	b.n	80014ac <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 8001480:	2009      	movs	r0, #9
 8001482:	f7ff ff95 	bl	80013b0 <__NVIC_EnableIRQ>
 8001486:	e011      	b.n	80014ac <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 8001488:	200a      	movs	r0, #10
 800148a:	f7ff ff91 	bl	80013b0 <__NVIC_EnableIRQ>
 800148e:	e00d      	b.n	80014ac <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	2b09      	cmp	r3, #9
 8001494:	d803      	bhi.n	800149e <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001496:	2017      	movs	r0, #23
 8001498:	f7ff ff8a 	bl	80013b0 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 800149c:	e005      	b.n	80014aa <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 800149e:	79fb      	ldrb	r3, [r7, #7]
 80014a0:	2b0f      	cmp	r3, #15
 80014a2:	d802      	bhi.n	80014aa <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014a4:	2028      	movs	r0, #40	@ 0x28
 80014a6:	f7ff ff83 	bl	80013b0 <__NVIC_EnableIRQ>
			break;
 80014aa:	bf00      	nop
	}
}
 80014ac:	bf00      	nop
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	2000082c 	.word	0x2000082c

080014b8 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b085      	sub	sp, #20
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 80014c2:	23ff      	movs	r3, #255	@ 0xff
 80014c4:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 80014c6:	88fb      	ldrh	r3, [r7, #6]
 80014c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80014cc:	f000 80b8 	beq.w	8001640 <EXTI_gpiopin_to_pin_number+0x188>
 80014d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80014d4:	f300 80b7 	bgt.w	8001646 <EXTI_gpiopin_to_pin_number+0x18e>
 80014d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80014dc:	f000 80ad 	beq.w	800163a <EXTI_gpiopin_to_pin_number+0x182>
 80014e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80014e4:	f300 80af 	bgt.w	8001646 <EXTI_gpiopin_to_pin_number+0x18e>
 80014e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80014ec:	f000 80a2 	beq.w	8001634 <EXTI_gpiopin_to_pin_number+0x17c>
 80014f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80014f4:	f300 80a7 	bgt.w	8001646 <EXTI_gpiopin_to_pin_number+0x18e>
 80014f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80014fc:	f000 8097 	beq.w	800162e <EXTI_gpiopin_to_pin_number+0x176>
 8001500:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001504:	f300 809f 	bgt.w	8001646 <EXTI_gpiopin_to_pin_number+0x18e>
 8001508:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800150c:	f000 808c 	beq.w	8001628 <EXTI_gpiopin_to_pin_number+0x170>
 8001510:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001514:	f300 8097 	bgt.w	8001646 <EXTI_gpiopin_to_pin_number+0x18e>
 8001518:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800151c:	f000 8081 	beq.w	8001622 <EXTI_gpiopin_to_pin_number+0x16a>
 8001520:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001524:	f300 808f 	bgt.w	8001646 <EXTI_gpiopin_to_pin_number+0x18e>
 8001528:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800152c:	d076      	beq.n	800161c <EXTI_gpiopin_to_pin_number+0x164>
 800152e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001532:	f300 8088 	bgt.w	8001646 <EXTI_gpiopin_to_pin_number+0x18e>
 8001536:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800153a:	d06c      	beq.n	8001616 <EXTI_gpiopin_to_pin_number+0x15e>
 800153c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001540:	f300 8081 	bgt.w	8001646 <EXTI_gpiopin_to_pin_number+0x18e>
 8001544:	2b80      	cmp	r3, #128	@ 0x80
 8001546:	d063      	beq.n	8001610 <EXTI_gpiopin_to_pin_number+0x158>
 8001548:	2b80      	cmp	r3, #128	@ 0x80
 800154a:	dc7c      	bgt.n	8001646 <EXTI_gpiopin_to_pin_number+0x18e>
 800154c:	2b20      	cmp	r3, #32
 800154e:	dc47      	bgt.n	80015e0 <EXTI_gpiopin_to_pin_number+0x128>
 8001550:	2b00      	cmp	r3, #0
 8001552:	dd78      	ble.n	8001646 <EXTI_gpiopin_to_pin_number+0x18e>
 8001554:	3b01      	subs	r3, #1
 8001556:	2b1f      	cmp	r3, #31
 8001558:	d875      	bhi.n	8001646 <EXTI_gpiopin_to_pin_number+0x18e>
 800155a:	a201      	add	r2, pc, #4	@ (adr r2, 8001560 <EXTI_gpiopin_to_pin_number+0xa8>)
 800155c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001560:	080015e7 	.word	0x080015e7
 8001564:	080015ed 	.word	0x080015ed
 8001568:	08001647 	.word	0x08001647
 800156c:	080015f3 	.word	0x080015f3
 8001570:	08001647 	.word	0x08001647
 8001574:	08001647 	.word	0x08001647
 8001578:	08001647 	.word	0x08001647
 800157c:	080015f9 	.word	0x080015f9
 8001580:	08001647 	.word	0x08001647
 8001584:	08001647 	.word	0x08001647
 8001588:	08001647 	.word	0x08001647
 800158c:	08001647 	.word	0x08001647
 8001590:	08001647 	.word	0x08001647
 8001594:	08001647 	.word	0x08001647
 8001598:	08001647 	.word	0x08001647
 800159c:	080015ff 	.word	0x080015ff
 80015a0:	08001647 	.word	0x08001647
 80015a4:	08001647 	.word	0x08001647
 80015a8:	08001647 	.word	0x08001647
 80015ac:	08001647 	.word	0x08001647
 80015b0:	08001647 	.word	0x08001647
 80015b4:	08001647 	.word	0x08001647
 80015b8:	08001647 	.word	0x08001647
 80015bc:	08001647 	.word	0x08001647
 80015c0:	08001647 	.word	0x08001647
 80015c4:	08001647 	.word	0x08001647
 80015c8:	08001647 	.word	0x08001647
 80015cc:	08001647 	.word	0x08001647
 80015d0:	08001647 	.word	0x08001647
 80015d4:	08001647 	.word	0x08001647
 80015d8:	08001647 	.word	0x08001647
 80015dc:	08001605 	.word	0x08001605
 80015e0:	2b40      	cmp	r3, #64	@ 0x40
 80015e2:	d012      	beq.n	800160a <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 80015e4:	e02f      	b.n	8001646 <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 80015e6:	2300      	movs	r3, #0
 80015e8:	73fb      	strb	r3, [r7, #15]
 80015ea:	e02d      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 80015ec:	2301      	movs	r3, #1
 80015ee:	73fb      	strb	r3, [r7, #15]
 80015f0:	e02a      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 80015f2:	2302      	movs	r3, #2
 80015f4:	73fb      	strb	r3, [r7, #15]
 80015f6:	e027      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 80015f8:	2303      	movs	r3, #3
 80015fa:	73fb      	strb	r3, [r7, #15]
 80015fc:	e024      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 80015fe:	2304      	movs	r3, #4
 8001600:	73fb      	strb	r3, [r7, #15]
 8001602:	e021      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 8001604:	2305      	movs	r3, #5
 8001606:	73fb      	strb	r3, [r7, #15]
 8001608:	e01e      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 800160a:	2306      	movs	r3, #6
 800160c:	73fb      	strb	r3, [r7, #15]
 800160e:	e01b      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 8001610:	2307      	movs	r3, #7
 8001612:	73fb      	strb	r3, [r7, #15]
 8001614:	e018      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 8001616:	2308      	movs	r3, #8
 8001618:	73fb      	strb	r3, [r7, #15]
 800161a:	e015      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 800161c:	2309      	movs	r3, #9
 800161e:	73fb      	strb	r3, [r7, #15]
 8001620:	e012      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 8001622:	230a      	movs	r3, #10
 8001624:	73fb      	strb	r3, [r7, #15]
 8001626:	e00f      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 8001628:	230b      	movs	r3, #11
 800162a:	73fb      	strb	r3, [r7, #15]
 800162c:	e00c      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 800162e:	230c      	movs	r3, #12
 8001630:	73fb      	strb	r3, [r7, #15]
 8001632:	e009      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 8001634:	230d      	movs	r3, #13
 8001636:	73fb      	strb	r3, [r7, #15]
 8001638:	e006      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 800163a:	230e      	movs	r3, #14
 800163c:	73fb      	strb	r3, [r7, #15]
 800163e:	e003      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 8001640:	230f      	movs	r3, #15
 8001642:	73fb      	strb	r3, [r7, #15]
 8001644:	e000      	b.n	8001648 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 8001646:	bf00      	nop
	}
	return ret;
 8001648:	7bfb      	ldrb	r3, [r7, #15]
}
 800164a:	4618      	mov	r0, r3
 800164c:	3714      	adds	r7, #20
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr

08001654 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	2201      	movs	r2, #1
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001668:	4b10      	ldr	r3, [pc, #64]	@ (80016ac <EXTI_call+0x58>)
 800166a:	695a      	ldr	r2, [r3, #20]
 800166c:	89fb      	ldrh	r3, [r7, #14]
 800166e:	4013      	ands	r3, r2
 8001670:	2b00      	cmp	r3, #0
 8001672:	d016      	beq.n	80016a2 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001674:	4a0d      	ldr	r2, [pc, #52]	@ (80016ac <EXTI_call+0x58>)
 8001676:	89fb      	ldrh	r3, [r7, #14]
 8001678:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 800167a:	4b0d      	ldr	r3, [pc, #52]	@ (80016b0 <EXTI_call+0x5c>)
 800167c:	881a      	ldrh	r2, [r3, #0]
 800167e:	89fb      	ldrh	r3, [r7, #14]
 8001680:	4013      	ands	r3, r2
 8001682:	b29b      	uxth	r3, r3
 8001684:	2b00      	cmp	r3, #0
 8001686:	d00c      	beq.n	80016a2 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	4a0a      	ldr	r2, [pc, #40]	@ (80016b4 <EXTI_call+0x60>)
 800168c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d006      	beq.n	80016a2 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001694:	79fb      	ldrb	r3, [r7, #7]
 8001696:	4a07      	ldr	r2, [pc, #28]	@ (80016b4 <EXTI_call+0x60>)
 8001698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800169c:	89fa      	ldrh	r2, [r7, #14]
 800169e:	4610      	mov	r0, r2
 80016a0:	4798      	blx	r3
		}
	}
}
 80016a2:	bf00      	nop
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40010400 	.word	0x40010400
 80016b0:	2000082c 	.word	0x2000082c
 80016b4:	200007ec 	.word	0x200007ec

080016b8 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
	EXTI_call(0);
 80016bc:	2000      	movs	r0, #0
 80016be:	f7ff ffc9 	bl	8001654 <EXTI_call>
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	af00      	add	r7, sp, #0
	EXTI_call(1);
 80016ca:	2001      	movs	r0, #1
 80016cc:	f7ff ffc2 	bl	8001654 <EXTI_call>
}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
	EXTI_call(2);
 80016d8:	2002      	movs	r0, #2
 80016da:	f7ff ffbb 	bl	8001654 <EXTI_call>
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	af00      	add	r7, sp, #0
	EXTI_call(3);
 80016e6:	2003      	movs	r0, #3
 80016e8:	f7ff ffb4 	bl	8001654 <EXTI_call>
}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
	EXTI_call(4);
 80016f4:	2004      	movs	r0, #4
 80016f6:	f7ff ffad 	bl	8001654 <EXTI_call>
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}

080016fe <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8001702:	2005      	movs	r0, #5
 8001704:	f7ff ffa6 	bl	8001654 <EXTI_call>
	EXTI_call(6);
 8001708:	2006      	movs	r0, #6
 800170a:	f7ff ffa3 	bl	8001654 <EXTI_call>
	EXTI_call(7);
 800170e:	2007      	movs	r0, #7
 8001710:	f7ff ffa0 	bl	8001654 <EXTI_call>
	EXTI_call(8);
 8001714:	2008      	movs	r0, #8
 8001716:	f7ff ff9d 	bl	8001654 <EXTI_call>
	EXTI_call(9);
 800171a:	2009      	movs	r0, #9
 800171c:	f7ff ff9a 	bl	8001654 <EXTI_call>
}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}

08001724 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001728:	200a      	movs	r0, #10
 800172a:	f7ff ff93 	bl	8001654 <EXTI_call>
	EXTI_call(11);
 800172e:	200b      	movs	r0, #11
 8001730:	f7ff ff90 	bl	8001654 <EXTI_call>
	EXTI_call(12);
 8001734:	200c      	movs	r0, #12
 8001736:	f7ff ff8d 	bl	8001654 <EXTI_call>
	EXTI_call(13);
 800173a:	200d      	movs	r0, #13
 800173c:	f7ff ff8a 	bl	8001654 <EXTI_call>
	EXTI_call(14);
 8001740:	200e      	movs	r0, #14
 8001742:	f7ff ff87 	bl	8001654 <EXTI_call>
	EXTI_call(15);
 8001746:	200f      	movs	r0, #15
 8001748:	f7ff ff84 	bl	8001654 <EXTI_call>
}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}

08001750 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001750:	b480      	push	{r7}
 8001752:	b089      	sub	sp, #36	@ 0x24
 8001754:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001756:	4b2d      	ldr	r3, [pc, #180]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	4a2c      	ldr	r2, [pc, #176]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 800175c:	f043 0304 	orr.w	r3, r3, #4
 8001760:	6193      	str	r3, [r2, #24]
 8001762:	4b2a      	ldr	r3, [pc, #168]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 8001764:	699b      	ldr	r3, [r3, #24]
 8001766:	f003 0304 	and.w	r3, r3, #4
 800176a:	61bb      	str	r3, [r7, #24]
 800176c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800176e:	4b27      	ldr	r3, [pc, #156]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 8001770:	699b      	ldr	r3, [r3, #24]
 8001772:	4a26      	ldr	r2, [pc, #152]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 8001774:	f043 0308 	orr.w	r3, r3, #8
 8001778:	6193      	str	r3, [r2, #24]
 800177a:	4b24      	ldr	r3, [pc, #144]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	f003 0308 	and.w	r3, r3, #8
 8001782:	617b      	str	r3, [r7, #20]
 8001784:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001786:	4b21      	ldr	r3, [pc, #132]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 8001788:	699b      	ldr	r3, [r3, #24]
 800178a:	4a20      	ldr	r2, [pc, #128]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 800178c:	f043 0310 	orr.w	r3, r3, #16
 8001790:	6193      	str	r3, [r2, #24]
 8001792:	4b1e      	ldr	r3, [pc, #120]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 8001794:	699b      	ldr	r3, [r3, #24]
 8001796:	f003 0310 	and.w	r3, r3, #16
 800179a:	613b      	str	r3, [r7, #16]
 800179c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800179e:	4b1b      	ldr	r3, [pc, #108]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 80017a0:	699b      	ldr	r3, [r3, #24]
 80017a2:	4a1a      	ldr	r2, [pc, #104]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 80017a4:	f043 0320 	orr.w	r3, r3, #32
 80017a8:	6193      	str	r3, [r2, #24]
 80017aa:	4b18      	ldr	r3, [pc, #96]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 80017ac:	699b      	ldr	r3, [r3, #24]
 80017ae:	f003 0320 	and.w	r3, r3, #32
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80017b6:	4b15      	ldr	r3, [pc, #84]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 80017b8:	699b      	ldr	r3, [r3, #24]
 80017ba:	4a14      	ldr	r2, [pc, #80]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 80017bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017c0:	6193      	str	r3, [r2, #24]
 80017c2:	4b12      	ldr	r3, [pc, #72]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017ca:	60bb      	str	r3, [r7, #8]
 80017cc:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 80017ce:	4b0f      	ldr	r3, [pc, #60]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 80017d0:	699b      	ldr	r3, [r3, #24]
 80017d2:	4a0e      	ldr	r2, [pc, #56]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6193      	str	r3, [r2, #24]
 80017da:	4b0c      	ldr	r3, [pc, #48]	@ (800180c <BSP_GPIO_Enable+0xbc>)
 80017dc:	699b      	ldr	r3, [r3, #24]
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	607b      	str	r3, [r7, #4]
 80017e4:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 80017e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001810 <BSP_GPIO_Enable+0xc0>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	61fb      	str	r3, [r7, #28]
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80017f2:	61fb      	str	r3, [r7, #28]
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017fa:	61fb      	str	r3, [r7, #28]
 80017fc:	4a04      	ldr	r2, [pc, #16]	@ (8001810 <BSP_GPIO_Enable+0xc0>)
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	6053      	str	r3, [r2, #4]
#endif
}
 8001802:	bf00      	nop
 8001804:	3724      	adds	r7, #36	@ 0x24
 8001806:	46bd      	mov	sp, r7
 8001808:	bc80      	pop	{r7}
 800180a:	4770      	bx	lr
 800180c:	40021000 	.word	0x40021000
 8001810:	40010000 	.word	0x40010000

08001814 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b088      	sub	sp, #32
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
 8001820:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 800182e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001830:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001832:	f107 0310 	add.w	r3, r7, #16
 8001836:	4619      	mov	r1, r3
 8001838:	68f8      	ldr	r0, [r7, #12]
 800183a:	f001 fe57 	bl	80034ec <HAL_GPIO_Init>
}
 800183e:	bf00      	nop
 8001840:	3720      	adds	r7, #32
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
	...

08001848 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800184c:	f3bf 8f4f 	dsb	sy
}
 8001850:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001852:	4b06      	ldr	r3, [pc, #24]	@ (800186c <__NVIC_SystemReset+0x24>)
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800185a:	4904      	ldr	r1, [pc, #16]	@ (800186c <__NVIC_SystemReset+0x24>)
 800185c:	4b04      	ldr	r3, [pc, #16]	@ (8001870 <__NVIC_SystemReset+0x28>)
 800185e:	4313      	orrs	r3, r2
 8001860:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001862:	f3bf 8f4f 	dsb	sy
}
 8001866:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001868:	bf00      	nop
 800186a:	e7fd      	b.n	8001868 <__NVIC_SystemReset+0x20>
 800186c:	e000ed00 	.word	0xe000ed00
 8001870:	05fa0004 	.word	0x05fa0004

08001874 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001878:	f7ff ff6a 	bl	8001750 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 800187c:	4b25      	ldr	r3, [pc, #148]	@ (8001914 <HAL_MspInit+0xa0>)
 800187e:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001882:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8001884:	4b23      	ldr	r3, [pc, #140]	@ (8001914 <HAL_MspInit+0xa0>)
 8001886:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 800188a:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 800188c:	4b21      	ldr	r3, [pc, #132]	@ (8001914 <HAL_MspInit+0xa0>)
 800188e:	2200      	movs	r2, #0
 8001890:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8001892:	4b20      	ldr	r3, [pc, #128]	@ (8001914 <HAL_MspInit+0xa0>)
 8001894:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001898:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 800189a:	4b1f      	ldr	r3, [pc, #124]	@ (8001918 <HAL_MspInit+0xa4>)
 800189c:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80018a0:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 80018a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001918 <HAL_MspInit+0xa4>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 80018a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001918 <HAL_MspInit+0xa4>)
 80018aa:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80018ae:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80018b0:	4b19      	ldr	r3, [pc, #100]	@ (8001918 <HAL_MspInit+0xa4>)
 80018b2:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80018b6:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 80018b8:	4b18      	ldr	r3, [pc, #96]	@ (800191c <HAL_MspInit+0xa8>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 80018be:	4b17      	ldr	r3, [pc, #92]	@ (800191c <HAL_MspInit+0xa8>)
 80018c0:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80018c4:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 80018c6:	4b15      	ldr	r3, [pc, #84]	@ (800191c <HAL_MspInit+0xa8>)
 80018c8:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80018cc:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 80018ce:	4b13      	ldr	r3, [pc, #76]	@ (800191c <HAL_MspInit+0xa8>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 80018d4:	4b12      	ldr	r3, [pc, #72]	@ (8001920 <HAL_MspInit+0xac>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 80018da:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <HAL_MspInit+0xac>)
 80018dc:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80018e0:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 80018e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001920 <HAL_MspInit+0xac>)
 80018e4:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80018e8:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 80018ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001920 <HAL_MspInit+0xac>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 80018f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001924 <HAL_MspInit+0xb0>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 80018f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001924 <HAL_MspInit+0xb0>)
 80018f8:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80018fc:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 80018fe:	4b09      	ldr	r3, [pc, #36]	@ (8001924 <HAL_MspInit+0xb0>)
 8001900:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001904:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8001906:	4b07      	ldr	r3, [pc, #28]	@ (8001924 <HAL_MspInit+0xb0>)
 8001908:	2200      	movs	r2, #0
 800190a:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 800190c:	f000 f813 	bl	8001936 <SYS_ClockConfig>
}
 8001910:	bf00      	nop
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40010800 	.word	0x40010800
 8001918:	40010c00 	.word	0x40010c00
 800191c:	40011000 	.word	0x40011000
 8001920:	40011400 	.word	0x40011400
 8001924:	40011800 	.word	0x40011800

08001928 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800192c:	2003      	movs	r0, #3
 800192e:	f001 fc13 	bl	8003158 <HAL_NVIC_SetPriorityGrouping>
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}

08001936 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b090      	sub	sp, #64	@ 0x40
 800193a:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 800193c:	f107 0318 	add.w	r3, r7, #24
 8001940:	2228      	movs	r2, #40	@ 0x28
 8001942:	2100      	movs	r1, #0
 8001944:	4618      	mov	r0, r3
 8001946:	f003 fe1d 	bl	8005584 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 800194a:	2302      	movs	r3, #2
 800194c:	637b      	str	r3, [r7, #52]	@ 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800194e:	2300      	movs	r3, #0
 8001950:	63bb      	str	r3, [r7, #56]	@ 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001952:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001956:	63fb      	str	r3, [r7, #60]	@ 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001958:	2302      	movs	r3, #2
 800195a:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800195c:	2310      	movs	r3, #16
 800195e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001960:	2301      	movs	r3, #1
 8001962:	62bb      	str	r3, [r7, #40]	@ 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001964:	2300      	movs	r3, #0
 8001966:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001968:	2300      	movs	r3, #0
 800196a:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_RCC_OscConfig(&osc);
 800196c:	f107 0318 	add.w	r3, r7, #24
 8001970:	4618      	mov	r0, r3
 8001972:	f001 ff6f 	bl	8003854 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 800197a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800197e:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001980:	2300      	movs	r3, #0
 8001982:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001984:	2302      	movs	r3, #2
 8001986:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001988:	230f      	movs	r3, #15
 800198a:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 800198c:	1d3b      	adds	r3, r7, #4
 800198e:	2102      	movs	r1, #2
 8001990:	4618      	mov	r0, r3
 8001992:	f002 f9e1 	bl	8003d58 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001996:	f001 f9f3 	bl	8002d80 <SystemCoreClockUpdate>
}
 800199a:	bf00      	nop
 800199c:	3740      	adds	r7, #64	@ 0x40
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80019ac:	2204      	movs	r2, #4
 80019ae:	4903      	ldr	r1, [pc, #12]	@ (80019bc <_exit+0x18>)
 80019b0:	2001      	movs	r0, #1
 80019b2:	f000 f8dd 	bl	8001b70 <_write>
	while (1) {
 80019b6:	bf00      	nop
 80019b8:	e7fd      	b.n	80019b6 <_exit+0x12>
 80019ba:	bf00      	nop
 80019bc:	0800aed0 	.word	0x0800aed0

080019c0 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019d0:	605a      	str	r2, [r3, #4]
	return 0;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr

080019de <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 80019de:	b480      	push	{r7}
 80019e0:	af00      	add	r7, sp, #0
	return 1;
 80019e2:	2301      	movs	r3, #1
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr

080019ec <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80019f6:	f003 fe13 	bl	8005620 <__errno>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2216      	movs	r2, #22
 80019fe:	601a      	str	r2, [r3, #0]
	return (-1);
 8001a00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001a14:	4b11      	ldr	r3, [pc, #68]	@ (8001a5c <_sbrk+0x50>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d102      	bne.n	8001a22 <_sbrk+0x16>
		heap_end = &end;
 8001a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a5c <_sbrk+0x50>)
 8001a1e:	4a10      	ldr	r2, [pc, #64]	@ (8001a60 <_sbrk+0x54>)
 8001a20:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001a22:	4b0e      	ldr	r3, [pc, #56]	@ (8001a5c <_sbrk+0x50>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001a28:	4b0c      	ldr	r3, [pc, #48]	@ (8001a5c <_sbrk+0x50>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4413      	add	r3, r2
 8001a30:	466a      	mov	r2, sp
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d907      	bls.n	8001a46 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001a36:	f003 fdf3 	bl	8005620 <__errno>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	220c      	movs	r2, #12
 8001a3e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001a40:	f04f 33ff 	mov.w	r3, #4294967295
 8001a44:	e006      	b.n	8001a54 <_sbrk+0x48>
	}

	heap_end += incr;
 8001a46:	4b05      	ldr	r3, [pc, #20]	@ (8001a5c <_sbrk+0x50>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	4a03      	ldr	r2, [pc, #12]	@ (8001a5c <_sbrk+0x50>)
 8001a50:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001a52:	68fb      	ldr	r3, [r7, #12]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3710      	adds	r7, #16
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20000838 	.word	0x20000838
 8001a60:	20000fb0 	.word	0x20000fb0

08001a64 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001a6e:	f003 fdd7 	bl	8005620 <__errno>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001a78:	6838      	ldr	r0, [r7, #0]
 8001a7a:	f7ff ffc7 	bl	8001a0c <_sbrk>
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a86:	d10b      	bne.n	8001aa0 <_sbrk_r+0x3c>
 8001a88:	f003 fdca 	bl	8005620 <__errno>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d005      	beq.n	8001aa0 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001a94:	f003 fdc4 	bl	8005620 <__errno>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	601a      	str	r2, [r3, #0]
  return ret;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
	...

08001aac <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	71bb      	strb	r3, [r7, #6]
 8001aba:	4613      	mov	r3, r2
 8001abc:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001abe:	4b08      	ldr	r3, [pc, #32]	@ (8001ae0 <SYS_set_std_usart+0x34>)
 8001ac0:	4a08      	ldr	r2, [pc, #32]	@ (8001ae4 <SYS_set_std_usart+0x38>)
 8001ac2:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001ac4:	4a08      	ldr	r2, [pc, #32]	@ (8001ae8 <SYS_set_std_usart+0x3c>)
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001aca:	4a08      	ldr	r2, [pc, #32]	@ (8001aec <SYS_set_std_usart+0x40>)
 8001acc:	79bb      	ldrb	r3, [r7, #6]
 8001ace:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001ad0:	4a07      	ldr	r2, [pc, #28]	@ (8001af0 <SYS_set_std_usart+0x44>)
 8001ad2:	797b      	ldrb	r3, [r7, #5]
 8001ad4:	7013      	strb	r3, [r2, #0]
}
 8001ad6:	bf00      	nop
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bc80      	pop	{r7}
 8001ade:	4770      	bx	lr
 8001ae0:	20000834 	.word	0x20000834
 8001ae4:	e5e0e5e0 	.word	0xe5e0e5e0
 8001ae8:	20000830 	.word	0x20000830
 8001aec:	2000082e 	.word	0x2000082e
 8001af0:	2000082f 	.word	0x2000082f

08001af4 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b088      	sub	sp, #32
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d122      	bne.n	8001b50 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
 8001b0e:	e01a      	b.n	8001b46 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001b10:	bf00      	nop
 8001b12:	4b16      	ldr	r3, [pc, #88]	@ (8001b6c <_read+0x78>)
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f000 fd1c 	bl	8002554 <UART_data_ready>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d0f7      	beq.n	8001b12 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8001b22:	4b12      	ldr	r3, [pc, #72]	@ (8001b6c <_read+0x78>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f000 fd32 	bl	8002590 <UART_get_next_byte>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	1c5a      	adds	r2, r3, #1
 8001b34:	60ba      	str	r2, [r7, #8]
 8001b36:	7dfa      	ldrb	r2, [r7, #23]
 8001b38:	701a      	strb	r2, [r3, #0]
				num++;
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	3301      	adds	r3, #1
 8001b44:	61fb      	str	r3, [r7, #28]
 8001b46:	69fa      	ldr	r2, [r7, #28]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	dbe0      	blt.n	8001b10 <_read+0x1c>
			}
			break;
 8001b4e:	e007      	b.n	8001b60 <_read+0x6c>
		default:
			errno = EBADF;
 8001b50:	f003 fd66 	bl	8005620 <__errno>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2209      	movs	r2, #9
 8001b58:	601a      	str	r2, [r3, #0]
			return -1;
 8001b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5e:	e000      	b.n	8001b62 <_read+0x6e>
	}
	return num;
 8001b60:	69bb      	ldr	r3, [r7, #24]
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3720      	adds	r7, #32
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20000830 	.word	0x20000830

08001b70 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d003      	beq.n	8001b8a <_write+0x1a>
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d014      	beq.n	8001bb2 <_write+0x42>
 8001b88:	e027      	b.n	8001bda <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	e00b      	b.n	8001ba8 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8001b90:	4b18      	ldr	r3, [pc, #96]	@ (8001bf4 <_write+0x84>)
 8001b92:	7818      	ldrb	r0, [r3, #0]
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	1c5a      	adds	r2, r3, #1
 8001b98:	60ba      	str	r2, [r7, #8]
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	f000 fd53 	bl	8002648 <UART_putc>
			for (n = 0; n < len; n++)
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	617b      	str	r3, [r7, #20]
 8001ba8:	697a      	ldr	r2, [r7, #20]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	dbef      	blt.n	8001b90 <_write+0x20>
#endif
			}
			break;
 8001bb0:	e01b      	b.n	8001bea <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
 8001bb6:	e00b      	b.n	8001bd0 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8001bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf8 <_write+0x88>)
 8001bba:	7818      	ldrb	r0, [r3, #0]
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	1c5a      	adds	r2, r3, #1
 8001bc0:	60ba      	str	r2, [r7, #8]
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	f000 fd3f 	bl	8002648 <UART_putc>
			for (n = 0; n < len; n++)
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	617b      	str	r3, [r7, #20]
 8001bd0:	697a      	ldr	r2, [r7, #20]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	dbef      	blt.n	8001bb8 <_write+0x48>
#endif
			}
			break;
 8001bd8:	e007      	b.n	8001bea <_write+0x7a>
		default:
			errno = EBADF;
 8001bda:	f003 fd21 	bl	8005620 <__errno>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2209      	movs	r2, #9
 8001be2:	601a      	str	r2, [r3, #0]
			return -1;
 8001be4:	f04f 33ff 	mov.w	r3, #4294967295
 8001be8:	e000      	b.n	8001bec <_write+0x7c>
	}
	return len;
 8001bea:	687b      	ldr	r3, [r7, #4]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3718      	adds	r7, #24
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	2000082e 	.word	0x2000082e
 8001bf8:	2000082f 	.word	0x2000082f

08001bfc <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8001bfc:	b40f      	push	{r0, r1, r2, r3}
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b0c2      	sub	sp, #264	@ 0x108
 8001c02:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001c04:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001c08:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8001c0c:	4638      	mov	r0, r7
 8001c0e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001c12:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001c16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c1a:	f003 fca5 	bl	8005568 <vsnprintf>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001c24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001c28:	2bff      	cmp	r3, #255	@ 0xff
 8001c2a:	d902      	bls.n	8001c32 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001c2c:	23ff      	movs	r3, #255	@ 0xff
 8001c2e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8001c32:	463b      	mov	r3, r7
 8001c34:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8001c38:	4619      	mov	r1, r3
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	f000 fd46 	bl	80026cc <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8001c40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001c50:	b004      	add	sp, #16
 8001c52:	4770      	bx	lr

08001c54 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8001c5e:	4b51      	ldr	r3, [pc, #324]	@ (8001da4 <dump_trap_info+0x150>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a51      	ldr	r2, [pc, #324]	@ (8001da8 <dump_trap_info+0x154>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d001      	beq.n	8001c6c <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8001c68:	f7ff fdee 	bl	8001848 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c6c:	f3ef 8305 	mrs	r3, IPSR
 8001c70:	60fb      	str	r3, [r7, #12]
  return(result);
 8001c72:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	4619      	mov	r1, r3
 8001c78:	484c      	ldr	r0, [pc, #304]	@ (8001dac <dump_trap_info+0x158>)
 8001c7a:	f7ff ffbf 	bl	8001bfc <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	f003 0308 	and.w	r3, r3, #8
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d003      	beq.n	8001c90 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8001c88:	4849      	ldr	r0, [pc, #292]	@ (8001db0 <dump_trap_info+0x15c>)
 8001c8a:	f7ff ffb7 	bl	8001bfc <dump_printf>
 8001c8e:	e002      	b.n	8001c96 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8001c90:	4848      	ldr	r0, [pc, #288]	@ (8001db4 <dump_trap_info+0x160>)
 8001c92:	f7ff ffb3 	bl	8001bfc <dump_printf>

	int offset, i;
	offset = 0;
 8001c96:	2300      	movs	r3, #0
 8001c98:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8001c9a:	4847      	ldr	r0, [pc, #284]	@ (8001db8 <dump_trap_info+0x164>)
 8001c9c:	f7ff ffae 	bl	8001bfc <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	6819      	ldr	r1, [r3, #0]
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	3301      	adds	r3, #1
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	4840      	ldr	r0, [pc, #256]	@ (8001dbc <dump_trap_info+0x168>)
 8001cba:	f7ff ff9f 	bl	8001bfc <dump_printf>
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	3302      	adds	r3, #2
 8001cc2:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	4413      	add	r3, r2
 8001ccc:	6819      	ldr	r1, [r3, #0]
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	461a      	mov	r2, r3
 8001cdc:	4838      	ldr	r0, [pc, #224]	@ (8001dc0 <dump_trap_info+0x16c>)
 8001cde:	f7ff ff8d 	bl	8001bfc <dump_printf>
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	3302      	adds	r3, #2
 8001ce6:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	1c5a      	adds	r2, r3, #1
 8001cec:	617a      	str	r2, [r7, #20]
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4832      	ldr	r0, [pc, #200]	@ (8001dc4 <dump_trap_info+0x170>)
 8001cfa:	f7ff ff7f 	bl	8001bfc <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	1c5a      	adds	r2, r3, #1
 8001d02:	617a      	str	r2, [r7, #20]
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	4413      	add	r3, r2
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	482e      	ldr	r0, [pc, #184]	@ (8001dc8 <dump_trap_info+0x174>)
 8001d10:	f7ff ff74 	bl	8001bfc <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	1c5a      	adds	r2, r3, #1
 8001d18:	617a      	str	r2, [r7, #20]
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	4413      	add	r3, r2
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4619      	mov	r1, r3
 8001d24:	4829      	ldr	r0, [pc, #164]	@ (8001dcc <dump_trap_info+0x178>)
 8001d26:	f7ff ff69 	bl	8001bfc <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	1c5a      	adds	r2, r3, #1
 8001d2e:	617a      	str	r2, [r7, #20]
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	4413      	add	r3, r2
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4825      	ldr	r0, [pc, #148]	@ (8001dd0 <dump_trap_info+0x17c>)
 8001d3c:	f7ff ff5e 	bl	8001bfc <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8001d40:	4824      	ldr	r0, [pc, #144]	@ (8001dd4 <dump_trap_info+0x180>)
 8001d42:	f7ff ff5b 	bl	8001bfc <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001d46:	2300      	movs	r3, #0
 8001d48:	613b      	str	r3, [r7, #16]
 8001d4a:	e019      	b.n	8001d80 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	f003 0303 	and.w	r3, r3, #3
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d105      	bne.n	8001d64 <dump_trap_info+0x110>
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d002      	beq.n	8001d64 <dump_trap_info+0x110>
			dump_printf("\n");
 8001d5e:	481e      	ldr	r0, [pc, #120]	@ (8001dd8 <dump_trap_info+0x184>)
 8001d60:	f7ff ff4c 	bl	8001bfc <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	1c5a      	adds	r2, r3, #1
 8001d68:	617a      	str	r2, [r7, #20]
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	4413      	add	r3, r2
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4619      	mov	r1, r3
 8001d74:	4819      	ldr	r0, [pc, #100]	@ (8001ddc <dump_trap_info+0x188>)
 8001d76:	f7ff ff41 	bl	8001bfc <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	613b      	str	r3, [r7, #16]
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	2b1f      	cmp	r3, #31
 8001d84:	dc06      	bgt.n	8001d94 <dump_trap_info+0x140>
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	4a14      	ldr	r2, [pc, #80]	@ (8001de0 <dump_trap_info+0x18c>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d3db      	bcc.n	8001d4c <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8001d94:	4810      	ldr	r0, [pc, #64]	@ (8001dd8 <dump_trap_info+0x184>)
 8001d96:	f7ff ff31 	bl	8001bfc <dump_printf>
	dump_printf("END of Fault Handler\n");
 8001d9a:	4812      	ldr	r0, [pc, #72]	@ (8001de4 <dump_trap_info+0x190>)
 8001d9c:	f7ff ff2e 	bl	8001bfc <dump_printf>
	while(1);
 8001da0:	bf00      	nop
 8001da2:	e7fd      	b.n	8001da0 <dump_trap_info+0x14c>
 8001da4:	20000834 	.word	0x20000834
 8001da8:	e5e0e5e0 	.word	0xe5e0e5e0
 8001dac:	0800af14 	.word	0x0800af14
 8001db0:	0800af34 	.word	0x0800af34
 8001db4:	0800af4c 	.word	0x0800af4c
 8001db8:	0800af68 	.word	0x0800af68
 8001dbc:	0800af7c 	.word	0x0800af7c
 8001dc0:	0800af9c 	.word	0x0800af9c
 8001dc4:	0800afbc 	.word	0x0800afbc
 8001dc8:	0800afcc 	.word	0x0800afcc
 8001dcc:	0800afe0 	.word	0x0800afe0
 8001dd0:	0800aff4 	.word	0x0800aff4
 8001dd4:	0800b008 	.word	0x0800b008
 8001dd8:	0800b018 	.word	0x0800b018
 8001ddc:	0800b01c 	.word	0x0800b01c
 8001de0:	20005000 	.word	0x20005000
 8001de4:	0800b028 	.word	0x0800b028

08001de8 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8001de8:	f01e 0f04 	tst.w	lr, #4
 8001dec:	bf0c      	ite	eq
 8001dee:	f3ef 8008 	mrseq	r0, MSP
 8001df2:	f3ef 8009 	mrsne	r0, PSP
 8001df6:	4671      	mov	r1, lr
 8001df8:	f7ff bf2c 	b.w	8001c54 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001dfc:	bf00      	nop
	...

08001e00 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001e04:	4802      	ldr	r0, [pc, #8]	@ (8001e10 <NMI_Handler+0x10>)
 8001e06:	f7ff fef9 	bl	8001bfc <dump_printf>
}
 8001e0a:	bf00      	nop
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	0800b040 	.word	0x0800b040

08001e14 <SVC_Handler>:

void SVC_Handler(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8001e18:	4802      	ldr	r0, [pc, #8]	@ (8001e24 <SVC_Handler+0x10>)
 8001e1a:	f7ff feef 	bl	8001bfc <dump_printf>
}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	0800b054 	.word	0x0800b054

08001e28 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001e2c:	4802      	ldr	r0, [pc, #8]	@ (8001e38 <DebugMon_Handler+0x10>)
 8001e2e:	f7ff fee5 	bl	8001bfc <dump_printf>
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	0800b074 	.word	0x0800b074

08001e3c <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001e40:	4802      	ldr	r0, [pc, #8]	@ (8001e4c <PendSV_Handler+0x10>)
 8001e42:	f7ff fedb 	bl	8001bfc <dump_printf>
}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	0800b090 	.word	0x0800b090

08001e50 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8001e50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e54:	b096      	sub	sp, #88	@ 0x58
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	4603      	mov	r3, r0
 8001e5a:	6239      	str	r1, [r7, #32]
 8001e5c:	61fa      	str	r2, [r7, #28]
 8001e5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	// On active l'horloge du timer demand.
	switch(timer_id)
 8001e62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e66:	2b03      	cmp	r3, #3
 8001e68:	d83e      	bhi.n	8001ee8 <TIMER_run_us+0x98>
 8001e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8001e70 <TIMER_run_us+0x20>)
 8001e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e70:	08001e81 	.word	0x08001e81
 8001e74:	08001e9b 	.word	0x08001e9b
 8001e78:	08001eb5 	.word	0x08001eb5
 8001e7c:	08001ecf 	.word	0x08001ecf
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8001e80:	4ba5      	ldr	r3, [pc, #660]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001e82:	699b      	ldr	r3, [r3, #24]
 8001e84:	4aa4      	ldr	r2, [pc, #656]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001e86:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e8a:	6193      	str	r3, [r2, #24]
 8001e8c:	4ba2      	ldr	r3, [pc, #648]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e94:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
			break;
 8001e98:	e027      	b.n	8001eea <TIMER_run_us+0x9a>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8001e9a:	4b9f      	ldr	r3, [pc, #636]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	4a9e      	ldr	r2, [pc, #632]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001ea0:	f043 0301 	orr.w	r3, r3, #1
 8001ea4:	61d3      	str	r3, [r2, #28]
 8001ea6:	4b9c      	ldr	r3, [pc, #624]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	633b      	str	r3, [r7, #48]	@ 0x30
 8001eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
			break;
 8001eb2:	e01a      	b.n	8001eea <TIMER_run_us+0x9a>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8001eb4:	4b98      	ldr	r3, [pc, #608]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001eb6:	69db      	ldr	r3, [r3, #28]
 8001eb8:	4a97      	ldr	r2, [pc, #604]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001eba:	f043 0302 	orr.w	r3, r3, #2
 8001ebe:	61d3      	str	r3, [r2, #28]
 8001ec0:	4b95      	ldr	r3, [pc, #596]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001ec2:	69db      	ldr	r3, [r3, #28]
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
			break;
 8001ecc:	e00d      	b.n	8001eea <TIMER_run_us+0x9a>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8001ece:	4b92      	ldr	r3, [pc, #584]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001ed0:	69db      	ldr	r3, [r3, #28]
 8001ed2:	4a91      	ldr	r2, [pc, #580]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001ed4:	f043 0304 	orr.w	r3, r3, #4
 8001ed8:	61d3      	str	r3, [r2, #28]
 8001eda:	4b8f      	ldr	r3, [pc, #572]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	f003 0304 	and.w	r3, r3, #4
 8001ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
			break;
 8001ee6:	e000      	b.n	8001eea <TIMER_run_us+0x9a>
		default:
			break;
 8001ee8:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 8001eea:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001eee:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 8001ef2:	4b8a      	ldr	r3, [pc, #552]	@ (800211c <TIMER_run_us+0x2cc>)
 8001ef4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001ef8:	4a89      	ldr	r2, [pc, #548]	@ (8002120 <TIMER_run_us+0x2d0>)
 8001efa:	0183      	lsls	r3, r0, #6
 8001efc:	4413      	add	r3, r2
 8001efe:	6019      	str	r1, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8001f00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d10d      	bne.n	8001f24 <TIMER_run_us+0xd4>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8001f08:	f002 f88c 	bl	8004024 <HAL_RCC_GetPCLK2Freq>
 8001f0c:	6578      	str	r0, [r7, #84]	@ 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8001f0e:	4b82      	ldr	r3, [pc, #520]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	0adb      	lsrs	r3, r3, #11
 8001f14:	f003 0307 	and.w	r3, r3, #7
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d010      	beq.n	8001f3e <TIMER_run_us+0xee>
			freq *= 2;
 8001f1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	657b      	str	r3, [r7, #84]	@ 0x54
 8001f22:	e00c      	b.n	8001f3e <TIMER_run_us+0xee>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8001f24:	f002 f86a 	bl	8003ffc <HAL_RCC_GetPCLK1Freq>
 8001f28:	6578      	str	r0, [r7, #84]	@ 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8001f2a:	4b7b      	ldr	r3, [pc, #492]	@ (8002118 <TIMER_run_us+0x2c8>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	0a1b      	lsrs	r3, r3, #8
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d002      	beq.n	8001f3e <TIMER_run_us+0xee>
			freq *= 2;
 8001f38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	657b      	str	r3, [r7, #84]	@ 0x54
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8001f3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f40:	2200      	movs	r2, #0
 8001f42:	613b      	str	r3, [r7, #16]
 8001f44:	617a      	str	r2, [r7, #20]
 8001f46:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f4a:	a171      	add	r1, pc, #452	@ (adr r1, 8002110 <TIMER_run_us+0x2c0>)
 8001f4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001f50:	f7fe fd9a 	bl	8000a88 <__aeabi_ldivmod>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8001f5c:	6a3b      	ldr	r3, [r7, #32]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	469a      	mov	sl, r3
 8001f62:	4693      	mov	fp, r2
 8001f64:	4652      	mov	r2, sl
 8001f66:	465b      	mov	r3, fp
 8001f68:	f04f 0000 	mov.w	r0, #0
 8001f6c:	f04f 0100 	mov.w	r1, #0
 8001f70:	0159      	lsls	r1, r3, #5
 8001f72:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f76:	0150      	lsls	r0, r2, #5
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	ebb2 040a 	subs.w	r4, r2, sl
 8001f80:	eb63 050b 	sbc.w	r5, r3, fp
 8001f84:	f04f 0200 	mov.w	r2, #0
 8001f88:	f04f 0300 	mov.w	r3, #0
 8001f8c:	026b      	lsls	r3, r5, #9
 8001f8e:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8001f92:	0262      	lsls	r2, r4, #9
 8001f94:	4614      	mov	r4, r2
 8001f96:	461d      	mov	r5, r3
 8001f98:	eb14 080a 	adds.w	r8, r4, sl
 8001f9c:	eb45 090b 	adc.w	r9, r5, fp
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	f04f 0300 	mov.w	r3, #0
 8001fa8:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001fac:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001fb0:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001fb4:	ebb2 0108 	subs.w	r1, r2, r8
 8001fb8:	6039      	str	r1, [r7, #0]
 8001fba:	eb63 0309 	sbc.w	r3, r3, r9
 8001fbe:	607b      	str	r3, [r7, #4]
 8001fc0:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	eb12 020a 	adds.w	r2, r2, sl
 8001fca:	60ba      	str	r2, [r7, #8]
 8001fcc:	4623      	mov	r3, r4
 8001fce:	eb43 030b 	adc.w	r3, r3, fp
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001fd8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fdc:	f7fe fda4 	bl	8000b28 <__aeabi_uldivmod>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

	if(period > 65536)
 8001fe8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001fec:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8001ff0:	f173 0300 	sbcs.w	r3, r3, #0
 8001ff4:	d32b      	bcc.n	800204e <TIMER_run_us+0x1fe>
	{
		uint32_t prescaler = 1;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	647b      	str	r3, [r7, #68]	@ 0x44
		while(period > 65536)
 8001ffa:	e00e      	b.n	800201a <TIMER_run_us+0x1ca>
		{
			prescaler *= 2;
 8001ffc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	647b      	str	r3, [r7, #68]	@ 0x44
			period /= 2;
 8002002:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8002006:	f04f 0200 	mov.w	r2, #0
 800200a:	f04f 0300 	mov.w	r3, #0
 800200e:	0842      	lsrs	r2, r0, #1
 8002010:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002014:	084b      	lsrs	r3, r1, #1
 8002016:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		while(period > 65536)
 800201a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800201e:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8002022:	f173 0300 	sbcs.w	r3, r3, #0
 8002026:	d2e9      	bcs.n	8001ffc <TIMER_run_us+0x1ac>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8002028:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800202c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800202e:	3a01      	subs	r2, #1
 8002030:	493b      	ldr	r1, [pc, #236]	@ (8002120 <TIMER_run_us+0x2d0>)
 8002032:	019b      	lsls	r3, r3, #6
 8002034:	440b      	add	r3, r1
 8002036:	3304      	adds	r3, #4
 8002038:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 800203a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800203c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002040:	3a01      	subs	r2, #1
 8002042:	4937      	ldr	r1, [pc, #220]	@ (8002120 <TIMER_run_us+0x2d0>)
 8002044:	019b      	lsls	r3, r3, #6
 8002046:	440b      	add	r3, r1
 8002048:	330c      	adds	r3, #12
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	e010      	b.n	8002070 <TIMER_run_us+0x220>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 800204e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002052:	4a33      	ldr	r2, [pc, #204]	@ (8002120 <TIMER_run_us+0x2d0>)
 8002054:	019b      	lsls	r3, r3, #6
 8002056:	4413      	add	r3, r2
 8002058:	3304      	adds	r3, #4
 800205a:	2200      	movs	r2, #0
 800205c:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 800205e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002060:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002064:	3a01      	subs	r2, #1
 8002066:	492e      	ldr	r1, [pc, #184]	@ (8002120 <TIMER_run_us+0x2d0>)
 8002068:	019b      	lsls	r3, r3, #6
 800206a:	440b      	add	r3, r1
 800206c:	330c      	adds	r3, #12
 800206e:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002070:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002074:	4a2a      	ldr	r2, [pc, #168]	@ (8002120 <TIMER_run_us+0x2d0>)
 8002076:	019b      	lsls	r3, r3, #6
 8002078:	4413      	add	r3, r2
 800207a:	3310      	adds	r3, #16
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8002080:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002084:	4a26      	ldr	r2, [pc, #152]	@ (8002120 <TIMER_run_us+0x2d0>)
 8002086:	019b      	lsls	r3, r3, #6
 8002088:	4413      	add	r3, r2
 800208a:	3308      	adds	r3, #8
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8002090:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002094:	019b      	lsls	r3, r3, #6
 8002096:	4a22      	ldr	r2, [pc, #136]	@ (8002120 <TIMER_run_us+0x2d0>)
 8002098:	4413      	add	r3, r2
 800209a:	4618      	mov	r0, r3
 800209c:	f001 fff4 	bl	8004088 <HAL_TIM_Base_Init>

	if(enable_irq)
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d014      	beq.n	80020d0 <TIMER_run_us+0x280>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 80020a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020aa:	4618      	mov	r0, r3
 80020ac:	f000 f8f6 	bl	800229c <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80020b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002124 <TIMER_run_us+0x2d4>)
 80020b6:	56d3      	ldrsb	r3, [r2, r3]
 80020b8:	2201      	movs	r2, #1
 80020ba:	2104      	movs	r1, #4
 80020bc:	4618      	mov	r0, r3
 80020be:	f001 f856 	bl	800316e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80020c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020c6:	4a17      	ldr	r2, [pc, #92]	@ (8002124 <TIMER_run_us+0x2d4>)
 80020c8:	56d3      	ldrsb	r3, [r2, r3]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f001 f86b 	bl	80031a6 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80020d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020d4:	019b      	lsls	r3, r3, #6
 80020d6:	4a12      	ldr	r2, [pc, #72]	@ (8002120 <TIMER_run_us+0x2d0>)
 80020d8:	4413      	add	r3, r2
 80020da:	4618      	mov	r0, r3
 80020dc:	f002 f808 	bl	80040f0 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80020e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020e4:	4a0e      	ldr	r2, [pc, #56]	@ (8002120 <TIMER_run_us+0x2d0>)
 80020e6:	019b      	lsls	r3, r3, #6
 80020e8:	4413      	add	r3, r2
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020f2:	490b      	ldr	r1, [pc, #44]	@ (8002120 <TIMER_run_us+0x2d0>)
 80020f4:	019b      	lsls	r3, r3, #6
 80020f6:	440b      	add	r3, r1
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f042 0201 	orr.w	r2, r2, #1
 80020fe:	601a      	str	r2, [r3, #0]
}
 8002100:	bf00      	nop
 8002102:	3758      	adds	r7, #88	@ 0x58
 8002104:	46bd      	mov	sp, r7
 8002106:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800210a:	bf00      	nop
 800210c:	f3af 8000 	nop.w
 8002110:	d4a51000 	.word	0xd4a51000
 8002114:	000000e8 	.word	0x000000e8
 8002118:	40021000 	.word	0x40021000
 800211c:	20000000 	.word	0x20000000
 8002120:	2000083c 	.word	0x2000083c
 8002124:	0800b3f0 	.word	0x0800b3f0

08002128 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	4603      	mov	r3, r0
 8002130:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 8002132:	79fb      	ldrb	r3, [r7, #7]
 8002134:	4a05      	ldr	r2, [pc, #20]	@ (800214c <TIMER_read+0x24>)
 8002136:	019b      	lsls	r3, r3, #6
 8002138:	4413      	add	r3, r2
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800213e:	b29b      	uxth	r3, r3
}
 8002140:	4618      	mov	r0, r3
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	2000083c 	.word	0x2000083c

08002150 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	460a      	mov	r2, r1
 800215a:	71fb      	strb	r3, [r7, #7]
 800215c:	4613      	mov	r3, r2
 800215e:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8002160:	88bb      	ldrh	r3, [r7, #4]
 8002162:	1e59      	subs	r1, r3, #1
 8002164:	79fb      	ldrb	r3, [r7, #7]
 8002166:	4a0a      	ldr	r2, [pc, #40]	@ (8002190 <TIMER_set_period+0x40>)
 8002168:	019b      	lsls	r3, r3, #6
 800216a:	4413      	add	r3, r2
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	460a      	mov	r2, r1
 8002170:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002172:	88bb      	ldrh	r3, [r7, #4]
 8002174:	1e5a      	subs	r2, r3, #1
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	4611      	mov	r1, r2
 800217a:	4a05      	ldr	r2, [pc, #20]	@ (8002190 <TIMER_set_period+0x40>)
 800217c:	019b      	lsls	r3, r3, #6
 800217e:	4413      	add	r3, r2
 8002180:	330c      	adds	r3, #12
 8002182:	6019      	str	r1, [r3, #0]
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	bc80      	pop	{r7}
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	2000083c 	.word	0x2000083c

08002194 <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	460a      	mov	r2, r1
 800219e:	71fb      	strb	r3, [r7, #7]
 80021a0:	4613      	mov	r3, r2
 80021a2:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 80021a4:	88bb      	ldrh	r3, [r7, #4]
 80021a6:	1e59      	subs	r1, r3, #1
 80021a8:	79fb      	ldrb	r3, [r7, #7]
 80021aa:	4a05      	ldr	r2, [pc, #20]	@ (80021c0 <TIMER_set_prescaler+0x2c>)
 80021ac:	019b      	lsls	r3, r3, #6
 80021ae:	4413      	add	r3, r2
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	460a      	mov	r2, r1
 80021b4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80021b6:	bf00      	nop
 80021b8:	370c      	adds	r7, #12
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bc80      	pop	{r7}
 80021be:	4770      	bx	lr
 80021c0:	2000083c 	.word	0x2000083c

080021c4 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0

}
 80021c8:	bf00      	nop
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bc80      	pop	{r7}
 80021ce:	4770      	bx	lr

080021d0 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0

}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr

080021dc <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0

}
 80021e0:	bf00      	nop
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bc80      	pop	{r7}
 80021e6:	4770      	bx	lr

080021e8 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0

}
 80021ec:	bf00      	nop
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bc80      	pop	{r7}
 80021f2:	4770      	bx	lr

080021f4 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80021f8:	4b07      	ldr	r3, [pc, #28]	@ (8002218 <TIM1_UP_IRQHandler+0x24>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	2b01      	cmp	r3, #1
 8002204:	d106      	bne.n	8002214 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002206:	4b04      	ldr	r3, [pc, #16]	@ (8002218 <TIM1_UP_IRQHandler+0x24>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f06f 0201 	mvn.w	r2, #1
 800220e:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002210:	f7ff ffd8 	bl	80021c4 <TIMER1_user_handler_it>
	}
}
 8002214:	bf00      	nop
 8002216:	bd80      	pop	{r7, pc}
 8002218:	2000083c 	.word	0x2000083c

0800221c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002220:	4b07      	ldr	r3, [pc, #28]	@ (8002240 <TIM2_IRQHandler+0x24>)
 8002222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002224:	68db      	ldr	r3, [r3, #12]
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	2b01      	cmp	r3, #1
 800222c:	d106      	bne.n	800223c <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800222e:	4b04      	ldr	r3, [pc, #16]	@ (8002240 <TIM2_IRQHandler+0x24>)
 8002230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002232:	f06f 0201 	mvn.w	r2, #1
 8002236:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002238:	f7ff ffca 	bl	80021d0 <TIMER2_user_handler_it>
	}
}
 800223c:	bf00      	nop
 800223e:	bd80      	pop	{r7, pc}
 8002240:	2000083c 	.word	0x2000083c

08002244 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002248:	4b08      	ldr	r3, [pc, #32]	@ (800226c <TIM3_IRQHandler+0x28>)
 800224a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	f003 0301 	and.w	r3, r3, #1
 8002254:	2b01      	cmp	r3, #1
 8002256:	d107      	bne.n	8002268 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002258:	4b04      	ldr	r3, [pc, #16]	@ (800226c <TIM3_IRQHandler+0x28>)
 800225a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800225e:	f06f 0201 	mvn.w	r2, #1
 8002262:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002264:	f7ff ffba 	bl	80021dc <TIMER3_user_handler_it>
	}
}
 8002268:	bf00      	nop
 800226a:	bd80      	pop	{r7, pc}
 800226c:	2000083c 	.word	0x2000083c

08002270 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002274:	4b08      	ldr	r3, [pc, #32]	@ (8002298 <TIM4_IRQHandler+0x28>)
 8002276:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	f003 0301 	and.w	r3, r3, #1
 8002280:	2b01      	cmp	r3, #1
 8002282:	d107      	bne.n	8002294 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002284:	4b04      	ldr	r3, [pc, #16]	@ (8002298 <TIM4_IRQHandler+0x28>)
 8002286:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800228a:	f06f 0201 	mvn.w	r2, #1
 800228e:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002290:	f7ff ffaa 	bl	80021e8 <TIMER4_user_handler_it>
	}
}
 8002294:	bf00      	nop
 8002296:	bd80      	pop	{r7, pc}
 8002298:	2000083c 	.word	0x2000083c

0800229c <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	4603      	mov	r3, r0
 80022a4:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 80022a6:	79fb      	ldrb	r3, [r7, #7]
 80022a8:	2b03      	cmp	r3, #3
 80022aa:	d825      	bhi.n	80022f8 <clear_it_status+0x5c>
 80022ac:	a201      	add	r2, pc, #4	@ (adr r2, 80022b4 <clear_it_status+0x18>)
 80022ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022b2:	bf00      	nop
 80022b4:	080022c5 	.word	0x080022c5
 80022b8:	080022d1 	.word	0x080022d1
 80022bc:	080022dd 	.word	0x080022dd
 80022c0:	080022eb 	.word	0x080022eb
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 80022c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002304 <clear_it_status+0x68>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f06f 0201 	mvn.w	r2, #1
 80022cc:	611a      	str	r2, [r3, #16]
			break;
 80022ce:	e014      	b.n	80022fa <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 80022d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002304 <clear_it_status+0x68>)
 80022d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d4:	f06f 0201 	mvn.w	r2, #1
 80022d8:	611a      	str	r2, [r3, #16]
			break;
 80022da:	e00e      	b.n	80022fa <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 80022dc:	4b09      	ldr	r3, [pc, #36]	@ (8002304 <clear_it_status+0x68>)
 80022de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022e2:	f06f 0201 	mvn.w	r2, #1
 80022e6:	611a      	str	r2, [r3, #16]
			break;
 80022e8:	e007      	b.n	80022fa <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80022ea:	4b06      	ldr	r3, [pc, #24]	@ (8002304 <clear_it_status+0x68>)
 80022ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80022f0:	f06f 0201 	mvn.w	r2, #1
 80022f4:	611a      	str	r2, [r3, #16]
			break;
 80022f6:	e000      	b.n	80022fa <clear_it_status+0x5e>
		default:
			break;
 80022f8:	bf00      	nop

	}
}
 80022fa:	bf00      	nop
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr
 8002304:	2000083c 	.word	0x2000083c

08002308 <__NVIC_EnableIRQ>:
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	4603      	mov	r3, r0
 8002310:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002316:	2b00      	cmp	r3, #0
 8002318:	db0b      	blt.n	8002332 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800231a:	79fb      	ldrb	r3, [r7, #7]
 800231c:	f003 021f 	and.w	r2, r3, #31
 8002320:	4906      	ldr	r1, [pc, #24]	@ (800233c <__NVIC_EnableIRQ+0x34>)
 8002322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002326:	095b      	lsrs	r3, r3, #5
 8002328:	2001      	movs	r0, #1
 800232a:	fa00 f202 	lsl.w	r2, r0, r2
 800232e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002332:	bf00      	nop
 8002334:	370c      	adds	r7, #12
 8002336:	46bd      	mov	sp, r7
 8002338:	bc80      	pop	{r7}
 800233a:	4770      	bx	lr
 800233c:	e000e100 	.word	0xe000e100

08002340 <__NVIC_DisableIRQ>:
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	4603      	mov	r3, r0
 8002348:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800234a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234e:	2b00      	cmp	r3, #0
 8002350:	db12      	blt.n	8002378 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	f003 021f 	and.w	r2, r3, #31
 8002358:	490a      	ldr	r1, [pc, #40]	@ (8002384 <__NVIC_DisableIRQ+0x44>)
 800235a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235e:	095b      	lsrs	r3, r3, #5
 8002360:	2001      	movs	r0, #1
 8002362:	fa00 f202 	lsl.w	r2, r0, r2
 8002366:	3320      	adds	r3, #32
 8002368:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800236c:	f3bf 8f4f 	dsb	sy
}
 8002370:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002372:	f3bf 8f6f 	isb	sy
}
 8002376:	bf00      	nop
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	bc80      	pop	{r7}
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	e000e100 	.word	0xe000e100

08002388 <__NVIC_SystemReset>:
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800238c:	f3bf 8f4f 	dsb	sy
}
 8002390:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002392:	4b06      	ldr	r3, [pc, #24]	@ (80023ac <__NVIC_SystemReset+0x24>)
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800239a:	4904      	ldr	r1, [pc, #16]	@ (80023ac <__NVIC_SystemReset+0x24>)
 800239c:	4b04      	ldr	r3, [pc, #16]	@ (80023b0 <__NVIC_SystemReset+0x28>)
 800239e:	4313      	orrs	r3, r2
 80023a0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80023a2:	f3bf 8f4f 	dsb	sy
}
 80023a6:	bf00      	nop
    __NOP();
 80023a8:	bf00      	nop
 80023aa:	e7fd      	b.n	80023a8 <__NVIC_SystemReset+0x20>
 80023ac:	e000ed00 	.word	0xe000ed00
 80023b0:	05fa0004 	.word	0x05fa0004

080023b4 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	6039      	str	r1, [r7, #0]
 80023be:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023c6:	d806      	bhi.n	80023d6 <UART_init+0x22>
 80023c8:	4a56      	ldr	r2, [pc, #344]	@ (8002524 <UART_init+0x170>)
 80023ca:	218a      	movs	r1, #138	@ 0x8a
 80023cc:	4856      	ldr	r0, [pc, #344]	@ (8002528 <UART_init+0x174>)
 80023ce:	f002 ff41 	bl	8005254 <printf>
 80023d2:	f7ff ffd9 	bl	8002388 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d906      	bls.n	80023ea <UART_init+0x36>
 80023dc:	4a53      	ldr	r2, [pc, #332]	@ (800252c <UART_init+0x178>)
 80023de:	218b      	movs	r1, #139	@ 0x8b
 80023e0:	4851      	ldr	r0, [pc, #324]	@ (8002528 <UART_init+0x174>)
 80023e2:	f002 ff37 	bl	8005254 <printf>
 80023e6:	f7ff ffcf 	bl	8002388 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 80023ea:	79fb      	ldrb	r3, [r7, #7]
 80023ec:	4a50      	ldr	r2, [pc, #320]	@ (8002530 <UART_init+0x17c>)
 80023ee:	2100      	movs	r1, #0
 80023f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 80023f4:	79fb      	ldrb	r3, [r7, #7]
 80023f6:	4a4f      	ldr	r2, [pc, #316]	@ (8002534 <UART_init+0x180>)
 80023f8:	2100      	movs	r1, #0
 80023fa:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	4a4e      	ldr	r2, [pc, #312]	@ (8002538 <UART_init+0x184>)
 8002400:	2100      	movs	r1, #0
 8002402:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002406:	79fa      	ldrb	r2, [r7, #7]
 8002408:	79fb      	ldrb	r3, [r7, #7]
 800240a:	494c      	ldr	r1, [pc, #304]	@ (800253c <UART_init+0x188>)
 800240c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002410:	494b      	ldr	r1, [pc, #300]	@ (8002540 <UART_init+0x18c>)
 8002412:	019b      	lsls	r3, r3, #6
 8002414:	440b      	add	r3, r1
 8002416:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002418:	79fb      	ldrb	r3, [r7, #7]
 800241a:	4a49      	ldr	r2, [pc, #292]	@ (8002540 <UART_init+0x18c>)
 800241c:	019b      	lsls	r3, r3, #6
 800241e:	4413      	add	r3, r2
 8002420:	3304      	adds	r3, #4
 8002422:	683a      	ldr	r2, [r7, #0]
 8002424:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002426:	79fb      	ldrb	r3, [r7, #7]
 8002428:	4a45      	ldr	r2, [pc, #276]	@ (8002540 <UART_init+0x18c>)
 800242a:	019b      	lsls	r3, r3, #6
 800242c:	4413      	add	r3, r2
 800242e:	3308      	adds	r3, #8
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002434:	79fb      	ldrb	r3, [r7, #7]
 8002436:	4a42      	ldr	r2, [pc, #264]	@ (8002540 <UART_init+0x18c>)
 8002438:	019b      	lsls	r3, r3, #6
 800243a:	4413      	add	r3, r2
 800243c:	330c      	adds	r3, #12
 800243e:	2200      	movs	r2, #0
 8002440:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8002442:	79fb      	ldrb	r3, [r7, #7]
 8002444:	4a3e      	ldr	r2, [pc, #248]	@ (8002540 <UART_init+0x18c>)
 8002446:	019b      	lsls	r3, r3, #6
 8002448:	4413      	add	r3, r2
 800244a:	3310      	adds	r3, #16
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002450:	79fb      	ldrb	r3, [r7, #7]
 8002452:	4a3b      	ldr	r2, [pc, #236]	@ (8002540 <UART_init+0x18c>)
 8002454:	019b      	lsls	r3, r3, #6
 8002456:	4413      	add	r3, r2
 8002458:	3318      	adds	r3, #24
 800245a:	2200      	movs	r2, #0
 800245c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 800245e:	79fb      	ldrb	r3, [r7, #7]
 8002460:	4a37      	ldr	r2, [pc, #220]	@ (8002540 <UART_init+0x18c>)
 8002462:	019b      	lsls	r3, r3, #6
 8002464:	4413      	add	r3, r2
 8002466:	3314      	adds	r3, #20
 8002468:	220c      	movs	r2, #12
 800246a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 800246c:	79fb      	ldrb	r3, [r7, #7]
 800246e:	4a34      	ldr	r2, [pc, #208]	@ (8002540 <UART_init+0x18c>)
 8002470:	019b      	lsls	r3, r3, #6
 8002472:	4413      	add	r3, r2
 8002474:	331c      	adds	r3, #28
 8002476:	2200      	movs	r2, #0
 8002478:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	019b      	lsls	r3, r3, #6
 800247e:	4a30      	ldr	r2, [pc, #192]	@ (8002540 <UART_init+0x18c>)
 8002480:	4413      	add	r3, r2
 8002482:	4618      	mov	r0, r3
 8002484:	f001 feba 	bl	80041fc <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002488:	79fb      	ldrb	r3, [r7, #7]
 800248a:	4a2d      	ldr	r2, [pc, #180]	@ (8002540 <UART_init+0x18c>)
 800248c:	019b      	lsls	r3, r3, #6
 800248e:	4413      	add	r3, r2
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	68da      	ldr	r2, [r3, #12]
 8002494:	79fb      	ldrb	r3, [r7, #7]
 8002496:	492a      	ldr	r1, [pc, #168]	@ (8002540 <UART_init+0x18c>)
 8002498:	019b      	lsls	r3, r3, #6
 800249a:	440b      	add	r3, r1
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80024a2:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	4a27      	ldr	r2, [pc, #156]	@ (8002544 <UART_init+0x190>)
 80024a8:	56d3      	ldrsb	r3, [r2, r3]
 80024aa:	2201      	movs	r2, #1
 80024ac:	2101      	movs	r1, #1
 80024ae:	4618      	mov	r0, r3
 80024b0:	f000 fe5d 	bl	800316e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	4a23      	ldr	r2, [pc, #140]	@ (8002544 <UART_init+0x190>)
 80024b8:	56d3      	ldrsb	r3, [r2, r3]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f000 fe73 	bl	80031a6 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80024c0:	79fb      	ldrb	r3, [r7, #7]
 80024c2:	019b      	lsls	r3, r3, #6
 80024c4:	4a1e      	ldr	r2, [pc, #120]	@ (8002540 <UART_init+0x18c>)
 80024c6:	1898      	adds	r0, r3, r2
 80024c8:	79fb      	ldrb	r3, [r7, #7]
 80024ca:	79fa      	ldrb	r2, [r7, #7]
 80024cc:	4919      	ldr	r1, [pc, #100]	@ (8002534 <UART_init+0x180>)
 80024ce:	5c8a      	ldrb	r2, [r1, r2]
 80024d0:	01db      	lsls	r3, r3, #7
 80024d2:	4413      	add	r3, r2
 80024d4:	4a1c      	ldr	r2, [pc, #112]	@ (8002548 <UART_init+0x194>)
 80024d6:	4413      	add	r3, r2
 80024d8:	2201      	movs	r2, #1
 80024da:	4619      	mov	r1, r3
 80024dc:	f001 ff1f 	bl	800431e <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80024e0:	4b1a      	ldr	r3, [pc, #104]	@ (800254c <UART_init+0x198>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6898      	ldr	r0, [r3, #8]
 80024e6:	2300      	movs	r3, #0
 80024e8:	2202      	movs	r2, #2
 80024ea:	2100      	movs	r1, #0
 80024ec:	f002 ff12 	bl	8005314 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 80024f0:	4b16      	ldr	r3, [pc, #88]	@ (800254c <UART_init+0x198>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	68d8      	ldr	r0, [r3, #12]
 80024f6:	2300      	movs	r3, #0
 80024f8:	2202      	movs	r2, #2
 80024fa:	2100      	movs	r1, #0
 80024fc:	f002 ff0a 	bl	8005314 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002500:	4b12      	ldr	r3, [pc, #72]	@ (800254c <UART_init+0x198>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6858      	ldr	r0, [r3, #4]
 8002506:	2300      	movs	r3, #0
 8002508:	2202      	movs	r2, #2
 800250a:	2100      	movs	r1, #0
 800250c:	f002 ff02 	bl	8005314 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002510:	79fb      	ldrb	r3, [r7, #7]
 8002512:	4a0f      	ldr	r2, [pc, #60]	@ (8002550 <UART_init+0x19c>)
 8002514:	2101      	movs	r1, #1
 8002516:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800251a:	bf00      	nop
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	0800b0b8 	.word	0x0800b0b8
 8002528:	0800b0c8 	.word	0x0800b0c8
 800252c:	0800b104 	.word	0x0800b104
 8002530:	20000b80 	.word	0x20000b80
 8002534:	20000b7c 	.word	0x20000b7c
 8002538:	20000b8c 	.word	0x20000b8c
 800253c:	20000010 	.word	0x20000010
 8002540:	2000093c 	.word	0x2000093c
 8002544:	0800b3f4 	.word	0x0800b3f4
 8002548:	200009fc 	.word	0x200009fc
 800254c:	20000448 	.word	0x20000448
 8002550:	20000b98 	.word	0x20000b98

08002554 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	4603      	mov	r3, r0
 800255c:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800255e:	79fb      	ldrb	r3, [r7, #7]
 8002560:	2b02      	cmp	r3, #2
 8002562:	d906      	bls.n	8002572 <UART_data_ready+0x1e>
 8002564:	4a07      	ldr	r2, [pc, #28]	@ (8002584 <UART_data_ready+0x30>)
 8002566:	21cd      	movs	r1, #205	@ 0xcd
 8002568:	4807      	ldr	r0, [pc, #28]	@ (8002588 <UART_data_ready+0x34>)
 800256a:	f002 fe73 	bl	8005254 <printf>
 800256e:	f7ff ff0b 	bl	8002388 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8002572:	79fb      	ldrb	r3, [r7, #7]
 8002574:	4a05      	ldr	r2, [pc, #20]	@ (800258c <UART_data_ready+0x38>)
 8002576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800257a:	4618      	mov	r0, r3
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	0800b104 	.word	0x0800b104
 8002588:	0800b0c8 	.word	0x0800b0c8
 800258c:	20000b8c 	.word	0x20000b8c

08002590 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	2b02      	cmp	r3, #2
 800259e:	d906      	bls.n	80025ae <UART_get_next_byte+0x1e>
 80025a0:	4a22      	ldr	r2, [pc, #136]	@ (800262c <UART_get_next_byte+0x9c>)
 80025a2:	21d9      	movs	r1, #217	@ 0xd9
 80025a4:	4822      	ldr	r0, [pc, #136]	@ (8002630 <UART_get_next_byte+0xa0>)
 80025a6:	f002 fe55 	bl	8005254 <printf>
 80025aa:	f7ff feed 	bl	8002388 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80025ae:	79fb      	ldrb	r3, [r7, #7]
 80025b0:	4a20      	ldr	r2, [pc, #128]	@ (8002634 <UART_get_next_byte+0xa4>)
 80025b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <UART_get_next_byte+0x2e>
		return 0;
 80025ba:	2300      	movs	r3, #0
 80025bc:	e031      	b.n	8002622 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80025be:	79fa      	ldrb	r2, [r7, #7]
 80025c0:	79fb      	ldrb	r3, [r7, #7]
 80025c2:	491d      	ldr	r1, [pc, #116]	@ (8002638 <UART_get_next_byte+0xa8>)
 80025c4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80025c8:	491c      	ldr	r1, [pc, #112]	@ (800263c <UART_get_next_byte+0xac>)
 80025ca:	01d2      	lsls	r2, r2, #7
 80025cc:	440a      	add	r2, r1
 80025ce:	4413      	add	r3, r2
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	4a18      	ldr	r2, [pc, #96]	@ (8002638 <UART_get_next_byte+0xa8>)
 80025d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025dc:	1c5a      	adds	r2, r3, #1
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80025e4:	4914      	ldr	r1, [pc, #80]	@ (8002638 <UART_get_next_byte+0xa8>)
 80025e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80025ea:	79fb      	ldrb	r3, [r7, #7]
 80025ec:	4a14      	ldr	r2, [pc, #80]	@ (8002640 <UART_get_next_byte+0xb0>)
 80025ee:	56d3      	ldrsb	r3, [r2, r3]
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7ff fea5 	bl	8002340 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	4a12      	ldr	r2, [pc, #72]	@ (8002644 <UART_get_next_byte+0xb4>)
 80025fa:	5cd3      	ldrb	r3, [r2, r3]
 80025fc:	4619      	mov	r1, r3
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	4a0d      	ldr	r2, [pc, #52]	@ (8002638 <UART_get_next_byte+0xa8>)
 8002602:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002606:	4299      	cmp	r1, r3
 8002608:	d104      	bne.n	8002614 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	4a09      	ldr	r2, [pc, #36]	@ (8002634 <UART_get_next_byte+0xa4>)
 800260e:	2100      	movs	r1, #0
 8002610:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	4a0a      	ldr	r2, [pc, #40]	@ (8002640 <UART_get_next_byte+0xb0>)
 8002618:	56d3      	ldrsb	r3, [r2, r3]
 800261a:	4618      	mov	r0, r3
 800261c:	f7ff fe74 	bl	8002308 <__NVIC_EnableIRQ>
	return ret;
 8002620:	7bfb      	ldrb	r3, [r7, #15]
}
 8002622:	4618      	mov	r0, r3
 8002624:	3710      	adds	r7, #16
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	0800b104 	.word	0x0800b104
 8002630:	0800b0c8 	.word	0x0800b0c8
 8002634:	20000b8c 	.word	0x20000b8c
 8002638:	20000b80 	.word	0x20000b80
 800263c:	200009fc 	.word	0x200009fc
 8002640:	0800b3f4 	.word	0x0800b3f4
 8002644:	20000b7c 	.word	0x20000b7c

08002648 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	4603      	mov	r3, r0
 8002650:	460a      	mov	r2, r1
 8002652:	71fb      	strb	r3, [r7, #7]
 8002654:	4613      	mov	r3, r2
 8002656:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002658:	79fb      	ldrb	r3, [r7, #7]
 800265a:	2b02      	cmp	r3, #2
 800265c:	d907      	bls.n	800266e <UART_putc+0x26>
 800265e:	4a16      	ldr	r2, [pc, #88]	@ (80026b8 <UART_putc+0x70>)
 8002660:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8002664:	4815      	ldr	r0, [pc, #84]	@ (80026bc <UART_putc+0x74>)
 8002666:	f002 fdf5 	bl	8005254 <printf>
 800266a:	f7ff fe8d 	bl	8002388 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 800266e:	79fb      	ldrb	r3, [r7, #7]
 8002670:	4a13      	ldr	r2, [pc, #76]	@ (80026c0 <UART_putc+0x78>)
 8002672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d019      	beq.n	80026ae <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800267a:	79fb      	ldrb	r3, [r7, #7]
 800267c:	4a11      	ldr	r2, [pc, #68]	@ (80026c4 <UART_putc+0x7c>)
 800267e:	56d3      	ldrsb	r3, [r2, r3]
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff fe5d 	bl	8002340 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	019b      	lsls	r3, r3, #6
 800268a:	4a0f      	ldr	r2, [pc, #60]	@ (80026c8 <UART_putc+0x80>)
 800268c:	4413      	add	r3, r2
 800268e:	1db9      	adds	r1, r7, #6
 8002690:	2201      	movs	r2, #1
 8002692:	4618      	mov	r0, r3
 8002694:	f001 fdff 	bl	8004296 <HAL_UART_Transmit_IT>
 8002698:	4603      	mov	r3, r0
 800269a:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800269c:	79fb      	ldrb	r3, [r7, #7]
 800269e:	4a09      	ldr	r2, [pc, #36]	@ (80026c4 <UART_putc+0x7c>)
 80026a0:	56d3      	ldrsb	r3, [r2, r3]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff fe30 	bl	8002308 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 80026a8:	7bfb      	ldrb	r3, [r7, #15]
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d0e5      	beq.n	800267a <UART_putc+0x32>
	}
}
 80026ae:	bf00      	nop
 80026b0:	3710      	adds	r7, #16
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	0800b104 	.word	0x0800b104
 80026bc:	0800b0c8 	.word	0x0800b0c8
 80026c0:	20000b98 	.word	0x20000b98
 80026c4:	0800b3f4 	.word	0x0800b3f4
 80026c8:	2000093c 	.word	0x2000093c

080026cc <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b087      	sub	sp, #28
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
 80026d8:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 80026da:	7bfb      	ldrb	r3, [r7, #15]
 80026dc:	4a13      	ldr	r2, [pc, #76]	@ (800272c <UART_impolite_force_puts_on_uart+0x60>)
 80026de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d01d      	beq.n	8002722 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 80026e6:	7bfb      	ldrb	r3, [r7, #15]
 80026e8:	4a11      	ldr	r2, [pc, #68]	@ (8002730 <UART_impolite_force_puts_on_uart+0x64>)
 80026ea:	019b      	lsls	r3, r3, #6
 80026ec:	4413      	add	r3, r2
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
 80026f6:	e010      	b.n	800271a <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 80026f8:	bf00      	nop
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002702:	2b00      	cmp	r3, #0
 8002704:	d0f9      	beq.n	80026fa <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8002706:	68ba      	ldr	r2, [r7, #8]
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	4413      	add	r3, r2
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	461a      	mov	r2, r3
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	3301      	adds	r3, #1
 8002718:	617b      	str	r3, [r7, #20]
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	429a      	cmp	r2, r3
 8002720:	d3ea      	bcc.n	80026f8 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8002722:	bf00      	nop
 8002724:	371c      	adds	r7, #28
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr
 800272c:	20000b98 	.word	0x20000b98
 8002730:	2000093c 	.word	0x2000093c

08002734 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002738:	4802      	ldr	r0, [pc, #8]	@ (8002744 <USART1_IRQHandler+0x10>)
 800273a:	f001 fe45 	bl	80043c8 <HAL_UART_IRQHandler>
}
 800273e:	bf00      	nop
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	2000093c 	.word	0x2000093c

08002748 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 800274c:	4802      	ldr	r0, [pc, #8]	@ (8002758 <USART2_IRQHandler+0x10>)
 800274e:	f001 fe3b 	bl	80043c8 <HAL_UART_IRQHandler>
}
 8002752:	bf00      	nop
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	2000097c 	.word	0x2000097c

0800275c <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002760:	4802      	ldr	r0, [pc, #8]	@ (800276c <USART3_IRQHandler+0x10>)
 8002762:	f001 fe31 	bl	80043c8 <HAL_UART_IRQHandler>
}
 8002766:	bf00      	nop
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	200009bc 	.word	0x200009bc

08002770 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a24      	ldr	r2, [pc, #144]	@ (8002810 <HAL_UART_RxCpltCallback+0xa0>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d102      	bne.n	8002788 <HAL_UART_RxCpltCallback+0x18>
 8002782:	2300      	movs	r3, #0
 8002784:	73fb      	strb	r3, [r7, #15]
 8002786:	e00e      	b.n	80027a6 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a21      	ldr	r2, [pc, #132]	@ (8002814 <HAL_UART_RxCpltCallback+0xa4>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d102      	bne.n	8002798 <HAL_UART_RxCpltCallback+0x28>
 8002792:	2301      	movs	r3, #1
 8002794:	73fb      	strb	r3, [r7, #15]
 8002796:	e006      	b.n	80027a6 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a1e      	ldr	r2, [pc, #120]	@ (8002818 <HAL_UART_RxCpltCallback+0xa8>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d131      	bne.n	8002806 <HAL_UART_RxCpltCallback+0x96>
 80027a2:	2302      	movs	r3, #2
 80027a4:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 80027a6:	7bfb      	ldrb	r3, [r7, #15]
 80027a8:	4a1c      	ldr	r2, [pc, #112]	@ (800281c <HAL_UART_RxCpltCallback+0xac>)
 80027aa:	2101      	movs	r1, #1
 80027ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 80027b0:	7bfb      	ldrb	r3, [r7, #15]
 80027b2:	4a1b      	ldr	r2, [pc, #108]	@ (8002820 <HAL_UART_RxCpltCallback+0xb0>)
 80027b4:	5cd3      	ldrb	r3, [r2, r3]
 80027b6:	3301      	adds	r3, #1
 80027b8:	425a      	negs	r2, r3
 80027ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027be:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80027c2:	bf58      	it	pl
 80027c4:	4253      	negpl	r3, r2
 80027c6:	7bfa      	ldrb	r2, [r7, #15]
 80027c8:	b2d9      	uxtb	r1, r3
 80027ca:	4b15      	ldr	r3, [pc, #84]	@ (8002820 <HAL_UART_RxCpltCallback+0xb0>)
 80027cc:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 80027ce:	7bfb      	ldrb	r3, [r7, #15]
 80027d0:	019b      	lsls	r3, r3, #6
 80027d2:	4a14      	ldr	r2, [pc, #80]	@ (8002824 <HAL_UART_RxCpltCallback+0xb4>)
 80027d4:	1898      	adds	r0, r3, r2
 80027d6:	7bfb      	ldrb	r3, [r7, #15]
 80027d8:	7bfa      	ldrb	r2, [r7, #15]
 80027da:	4911      	ldr	r1, [pc, #68]	@ (8002820 <HAL_UART_RxCpltCallback+0xb0>)
 80027dc:	5c8a      	ldrb	r2, [r1, r2]
 80027de:	01db      	lsls	r3, r3, #7
 80027e0:	4413      	add	r3, r2
 80027e2:	4a11      	ldr	r2, [pc, #68]	@ (8002828 <HAL_UART_RxCpltCallback+0xb8>)
 80027e4:	4413      	add	r3, r2
 80027e6:	2201      	movs	r2, #1
 80027e8:	4619      	mov	r1, r3
 80027ea:	f001 fd98 	bl	800431e <HAL_UART_Receive_IT>

	if(callback_uart_rx[uart_id] != NULL)
 80027ee:	7bfb      	ldrb	r3, [r7, #15]
 80027f0:	4a0e      	ldr	r2, [pc, #56]	@ (800282c <HAL_UART_RxCpltCallback+0xbc>)
 80027f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d006      	beq.n	8002808 <HAL_UART_RxCpltCallback+0x98>
		callback_uart_rx[uart_id]();
 80027fa:	7bfb      	ldrb	r3, [r7, #15]
 80027fc:	4a0b      	ldr	r2, [pc, #44]	@ (800282c <HAL_UART_RxCpltCallback+0xbc>)
 80027fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002802:	4798      	blx	r3
 8002804:	e000      	b.n	8002808 <HAL_UART_RxCpltCallback+0x98>
	else return;
 8002806:	bf00      	nop
}
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40013800 	.word	0x40013800
 8002814:	40004400 	.word	0x40004400
 8002818:	40004800 	.word	0x40004800
 800281c:	20000b8c 	.word	0x20000b8c
 8002820:	20000b7c 	.word	0x20000b7c
 8002824:	2000093c 	.word	0x2000093c
 8002828:	200009fc 	.word	0x200009fc
 800282c:	20000ba4 	.word	0x20000ba4

08002830 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b08c      	sub	sp, #48	@ 0x30
 8002834:	af02      	add	r7, sp, #8
 8002836:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	22c0      	movs	r2, #192	@ 0xc0
 800283e:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2200      	movs	r2, #0
 8002846:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2200      	movs	r2, #0
 800284e:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2200      	movs	r2, #0
 8002856:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2200      	movs	r2, #0
 800285e:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2200      	movs	r2, #0
 8002866:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2200      	movs	r2, #0
 800286e:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a53      	ldr	r2, [pc, #332]	@ (80029c4 <HAL_UART_MspInit+0x194>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d142      	bne.n	8002900 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 800287a:	4b53      	ldr	r3, [pc, #332]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	4a52      	ldr	r2, [pc, #328]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 8002880:	f043 0301 	orr.w	r3, r3, #1
 8002884:	6193      	str	r3, [r2, #24]
 8002886:	4b50      	ldr	r3, [pc, #320]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	623b      	str	r3, [r7, #32]
 8002890:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002892:	4b4d      	ldr	r3, [pc, #308]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	4a4c      	ldr	r2, [pc, #304]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 8002898:	f043 0308 	orr.w	r3, r3, #8
 800289c:	6193      	str	r3, [r2, #24]
 800289e:	4b4a      	ldr	r3, [pc, #296]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	f003 0308 	and.w	r3, r3, #8
 80028a6:	61fb      	str	r3, [r7, #28]
 80028a8:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 80028aa:	2303      	movs	r3, #3
 80028ac:	9300      	str	r3, [sp, #0]
 80028ae:	2301      	movs	r3, #1
 80028b0:	2202      	movs	r2, #2
 80028b2:	2140      	movs	r1, #64	@ 0x40
 80028b4:	4845      	ldr	r0, [pc, #276]	@ (80029cc <HAL_UART_MspInit+0x19c>)
 80028b6:	f7fe ffad 	bl	8001814 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80028ba:	2303      	movs	r3, #3
 80028bc:	9300      	str	r3, [sp, #0]
 80028be:	2301      	movs	r3, #1
 80028c0:	2200      	movs	r2, #0
 80028c2:	2180      	movs	r1, #128	@ 0x80
 80028c4:	4841      	ldr	r0, [pc, #260]	@ (80029cc <HAL_UART_MspInit+0x19c>)
 80028c6:	f7fe ffa5 	bl	8001814 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 80028ca:	4b41      	ldr	r3, [pc, #260]	@ (80029d0 <HAL_UART_MspInit+0x1a0>)
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80028d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d2:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80028d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80028d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028da:	f043 0304 	orr.w	r3, r3, #4
 80028de:	627b      	str	r3, [r7, #36]	@ 0x24
 80028e0:	4a3b      	ldr	r2, [pc, #236]	@ (80029d0 <HAL_UART_MspInit+0x1a0>)
 80028e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e4:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80028e6:	4b38      	ldr	r3, [pc, #224]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 80028e8:	699b      	ldr	r3, [r3, #24]
 80028ea:	4a37      	ldr	r2, [pc, #220]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 80028ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028f0:	6193      	str	r3, [r2, #24]
 80028f2:	4b35      	ldr	r3, [pc, #212]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028fa:	61bb      	str	r3, [r7, #24]
 80028fc:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 80028fe:	e05c      	b.n	80029ba <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a33      	ldr	r2, [pc, #204]	@ (80029d4 <HAL_UART_MspInit+0x1a4>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d128      	bne.n	800295c <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 800290a:	4b2f      	ldr	r3, [pc, #188]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	4a2e      	ldr	r2, [pc, #184]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 8002910:	f043 0304 	orr.w	r3, r3, #4
 8002914:	6193      	str	r3, [r2, #24]
 8002916:	4b2c      	ldr	r3, [pc, #176]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	f003 0304 	and.w	r3, r3, #4
 800291e:	617b      	str	r3, [r7, #20]
 8002920:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002922:	2303      	movs	r3, #3
 8002924:	9300      	str	r3, [sp, #0]
 8002926:	2301      	movs	r3, #1
 8002928:	2202      	movs	r2, #2
 800292a:	2104      	movs	r1, #4
 800292c:	482a      	ldr	r0, [pc, #168]	@ (80029d8 <HAL_UART_MspInit+0x1a8>)
 800292e:	f7fe ff71 	bl	8001814 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002932:	2303      	movs	r3, #3
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	2301      	movs	r3, #1
 8002938:	2200      	movs	r2, #0
 800293a:	2108      	movs	r1, #8
 800293c:	4826      	ldr	r0, [pc, #152]	@ (80029d8 <HAL_UART_MspInit+0x1a8>)
 800293e:	f7fe ff69 	bl	8001814 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8002942:	4b21      	ldr	r3, [pc, #132]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 8002944:	69db      	ldr	r3, [r3, #28]
 8002946:	4a20      	ldr	r2, [pc, #128]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 8002948:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800294c:	61d3      	str	r3, [r2, #28]
 800294e:	4b1e      	ldr	r3, [pc, #120]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 8002950:	69db      	ldr	r3, [r3, #28]
 8002952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002956:	613b      	str	r3, [r7, #16]
 8002958:	693b      	ldr	r3, [r7, #16]
}
 800295a:	e02e      	b.n	80029ba <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a1e      	ldr	r2, [pc, #120]	@ (80029dc <HAL_UART_MspInit+0x1ac>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d129      	bne.n	80029ba <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002966:	4b18      	ldr	r3, [pc, #96]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	4a17      	ldr	r2, [pc, #92]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 800296c:	f043 0308 	orr.w	r3, r3, #8
 8002970:	6193      	str	r3, [r2, #24]
 8002972:	4b15      	ldr	r3, [pc, #84]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 8002974:	699b      	ldr	r3, [r3, #24]
 8002976:	f003 0308 	and.w	r3, r3, #8
 800297a:	60fb      	str	r3, [r7, #12]
 800297c:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800297e:	2303      	movs	r3, #3
 8002980:	9300      	str	r3, [sp, #0]
 8002982:	2301      	movs	r3, #1
 8002984:	2202      	movs	r2, #2
 8002986:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800298a:	4810      	ldr	r0, [pc, #64]	@ (80029cc <HAL_UART_MspInit+0x19c>)
 800298c:	f7fe ff42 	bl	8001814 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002990:	2303      	movs	r3, #3
 8002992:	9300      	str	r3, [sp, #0]
 8002994:	2301      	movs	r3, #1
 8002996:	2200      	movs	r2, #0
 8002998:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800299c:	480b      	ldr	r0, [pc, #44]	@ (80029cc <HAL_UART_MspInit+0x19c>)
 800299e:	f7fe ff39 	bl	8001814 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 80029a2:	4b09      	ldr	r3, [pc, #36]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 80029a4:	69db      	ldr	r3, [r3, #28]
 80029a6:	4a08      	ldr	r2, [pc, #32]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 80029a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029ac:	61d3      	str	r3, [r2, #28]
 80029ae:	4b06      	ldr	r3, [pc, #24]	@ (80029c8 <HAL_UART_MspInit+0x198>)
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029b6:	60bb      	str	r3, [r7, #8]
 80029b8:	68bb      	ldr	r3, [r7, #8]
}
 80029ba:	bf00      	nop
 80029bc:	3728      	adds	r7, #40	@ 0x28
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	40013800 	.word	0x40013800
 80029c8:	40021000 	.word	0x40021000
 80029cc:	40010c00 	.word	0x40010c00
 80029d0:	40010000 	.word	0x40010000
 80029d4:	40004400 	.word	0x40004400
 80029d8:	40010800 	.word	0x40010800
 80029dc:	40004800 	.word	0x40004800

080029e0 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ec:	2b08      	cmp	r3, #8
 80029ee:	d106      	bne.n	80029fe <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	63da      	str	r2, [r3, #60]	@ 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2222      	movs	r2, #34	@ 0x22
 80029fa:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }

}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr

08002a08 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8002a0c:	4b03      	ldr	r3, [pc, #12]	@ (8002a1c <WWDG_IRQHandler+0x14>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4903      	ldr	r1, [pc, #12]	@ (8002a20 <WWDG_IRQHandler+0x18>)
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7ff f8f2 	bl	8001bfc <dump_printf>
	while(1);
 8002a18:	bf00      	nop
 8002a1a:	e7fd      	b.n	8002a18 <WWDG_IRQHandler+0x10>
 8002a1c:	2000001c 	.word	0x2000001c
 8002a20:	0800b194 	.word	0x0800b194

08002a24 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8002a28:	4b03      	ldr	r3, [pc, #12]	@ (8002a38 <PVD_IRQHandler+0x14>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4903      	ldr	r1, [pc, #12]	@ (8002a3c <PVD_IRQHandler+0x18>)
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff f8e4 	bl	8001bfc <dump_printf>
	while(1);
 8002a34:	bf00      	nop
 8002a36:	e7fd      	b.n	8002a34 <PVD_IRQHandler+0x10>
 8002a38:	2000001c 	.word	0x2000001c
 8002a3c:	0800b19c 	.word	0x0800b19c

08002a40 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8002a44:	4b03      	ldr	r3, [pc, #12]	@ (8002a54 <TAMPER_IRQHandler+0x14>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4903      	ldr	r1, [pc, #12]	@ (8002a58 <TAMPER_IRQHandler+0x18>)
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7ff f8d6 	bl	8001bfc <dump_printf>
	while(1);
 8002a50:	bf00      	nop
 8002a52:	e7fd      	b.n	8002a50 <TAMPER_IRQHandler+0x10>
 8002a54:	2000001c 	.word	0x2000001c
 8002a58:	0800b1a0 	.word	0x0800b1a0

08002a5c <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8002a60:	4b03      	ldr	r3, [pc, #12]	@ (8002a70 <RTC_IRQHandler+0x14>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4903      	ldr	r1, [pc, #12]	@ (8002a74 <RTC_IRQHandler+0x18>)
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7ff f8c8 	bl	8001bfc <dump_printf>
	while(1);
 8002a6c:	bf00      	nop
 8002a6e:	e7fd      	b.n	8002a6c <RTC_IRQHandler+0x10>
 8002a70:	2000001c 	.word	0x2000001c
 8002a74:	0800b1a8 	.word	0x0800b1a8

08002a78 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8002a7c:	4b03      	ldr	r3, [pc, #12]	@ (8002a8c <FLASH_IRQHandler+0x14>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4903      	ldr	r1, [pc, #12]	@ (8002a90 <FLASH_IRQHandler+0x18>)
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff f8ba 	bl	8001bfc <dump_printf>
	while(1);
 8002a88:	bf00      	nop
 8002a8a:	e7fd      	b.n	8002a88 <FLASH_IRQHandler+0x10>
 8002a8c:	2000001c 	.word	0x2000001c
 8002a90:	0800b1ac 	.word	0x0800b1ac

08002a94 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8002a98:	4b03      	ldr	r3, [pc, #12]	@ (8002aa8 <RCC_IRQHandler+0x14>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4903      	ldr	r1, [pc, #12]	@ (8002aac <RCC_IRQHandler+0x18>)
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7ff f8ac 	bl	8001bfc <dump_printf>
	while(1);
 8002aa4:	bf00      	nop
 8002aa6:	e7fd      	b.n	8002aa4 <RCC_IRQHandler+0x10>
 8002aa8:	2000001c 	.word	0x2000001c
 8002aac:	0800b1b4 	.word	0x0800b1b4

08002ab0 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002ab4:	4b03      	ldr	r3, [pc, #12]	@ (8002ac4 <DMA1_Channel2_IRQHandler+0x14>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4903      	ldr	r1, [pc, #12]	@ (8002ac8 <DMA1_Channel2_IRQHandler+0x18>)
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff f89e 	bl	8001bfc <dump_printf>
	while(1);
 8002ac0:	bf00      	nop
 8002ac2:	e7fd      	b.n	8002ac0 <DMA1_Channel2_IRQHandler+0x10>
 8002ac4:	2000001c 	.word	0x2000001c
 8002ac8:	0800b1f0 	.word	0x0800b1f0

08002acc <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002ad0:	4b03      	ldr	r3, [pc, #12]	@ (8002ae0 <DMA1_Channel3_IRQHandler+0x14>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4903      	ldr	r1, [pc, #12]	@ (8002ae4 <DMA1_Channel3_IRQHandler+0x18>)
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff f890 	bl	8001bfc <dump_printf>
	while(1);
 8002adc:	bf00      	nop
 8002ade:	e7fd      	b.n	8002adc <DMA1_Channel3_IRQHandler+0x10>
 8002ae0:	2000001c 	.word	0x2000001c
 8002ae4:	0800b200 	.word	0x0800b200

08002ae8 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8002aec:	4b03      	ldr	r3, [pc, #12]	@ (8002afc <DMA1_Channel4_IRQHandler+0x14>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4903      	ldr	r1, [pc, #12]	@ (8002b00 <DMA1_Channel4_IRQHandler+0x18>)
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff f882 	bl	8001bfc <dump_printf>
	while(1);
 8002af8:	bf00      	nop
 8002afa:	e7fd      	b.n	8002af8 <DMA1_Channel4_IRQHandler+0x10>
 8002afc:	2000001c 	.word	0x2000001c
 8002b00:	0800b210 	.word	0x0800b210

08002b04 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8002b08:	4b03      	ldr	r3, [pc, #12]	@ (8002b18 <DMA1_Channel5_IRQHandler+0x14>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4903      	ldr	r1, [pc, #12]	@ (8002b1c <DMA1_Channel5_IRQHandler+0x18>)
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff f874 	bl	8001bfc <dump_printf>
	while(1);
 8002b14:	bf00      	nop
 8002b16:	e7fd      	b.n	8002b14 <DMA1_Channel5_IRQHandler+0x10>
 8002b18:	2000001c 	.word	0x2000001c
 8002b1c:	0800b220 	.word	0x0800b220

08002b20 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8002b24:	4b03      	ldr	r3, [pc, #12]	@ (8002b34 <DMA1_Channel6_IRQHandler+0x14>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4903      	ldr	r1, [pc, #12]	@ (8002b38 <DMA1_Channel6_IRQHandler+0x18>)
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7ff f866 	bl	8001bfc <dump_printf>
	while(1);
 8002b30:	bf00      	nop
 8002b32:	e7fd      	b.n	8002b30 <DMA1_Channel6_IRQHandler+0x10>
 8002b34:	2000001c 	.word	0x2000001c
 8002b38:	0800b230 	.word	0x0800b230

08002b3c <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8002b40:	4b03      	ldr	r3, [pc, #12]	@ (8002b50 <DMA1_Channel7_IRQHandler+0x14>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4903      	ldr	r1, [pc, #12]	@ (8002b54 <DMA1_Channel7_IRQHandler+0x18>)
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff f858 	bl	8001bfc <dump_printf>
	while(1);
 8002b4c:	bf00      	nop
 8002b4e:	e7fd      	b.n	8002b4c <DMA1_Channel7_IRQHandler+0x10>
 8002b50:	2000001c 	.word	0x2000001c
 8002b54:	0800b240 	.word	0x0800b240

08002b58 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8002b5c:	4b03      	ldr	r3, [pc, #12]	@ (8002b6c <ADC1_2_IRQHandler+0x14>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4903      	ldr	r1, [pc, #12]	@ (8002b70 <ADC1_2_IRQHandler+0x18>)
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7ff f84a 	bl	8001bfc <dump_printf>
	while(1);
 8002b68:	bf00      	nop
 8002b6a:	e7fd      	b.n	8002b68 <ADC1_2_IRQHandler+0x10>
 8002b6c:	2000001c 	.word	0x2000001c
 8002b70:	0800b250 	.word	0x0800b250

08002b74 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8002b78:	4b03      	ldr	r3, [pc, #12]	@ (8002b88 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4903      	ldr	r1, [pc, #12]	@ (8002b8c <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7ff f83c 	bl	8001bfc <dump_printf>
	while(1);
 8002b84:	bf00      	nop
 8002b86:	e7fd      	b.n	8002b84 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8002b88:	2000001c 	.word	0x2000001c
 8002b8c:	0800b258 	.word	0x0800b258

08002b90 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8002b94:	4b03      	ldr	r3, [pc, #12]	@ (8002ba4 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4903      	ldr	r1, [pc, #12]	@ (8002ba8 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7ff f82e 	bl	8001bfc <dump_printf>
	while(1);
 8002ba0:	bf00      	nop
 8002ba2:	e7fd      	b.n	8002ba0 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002ba4:	2000001c 	.word	0x2000001c
 8002ba8:	0800b268 	.word	0x0800b268

08002bac <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002bb0:	4b03      	ldr	r3, [pc, #12]	@ (8002bc0 <CAN1_RX1_IRQHandler+0x14>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4903      	ldr	r1, [pc, #12]	@ (8002bc4 <CAN1_RX1_IRQHandler+0x18>)
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff f820 	bl	8001bfc <dump_printf>
	while(1);
 8002bbc:	bf00      	nop
 8002bbe:	e7fd      	b.n	8002bbc <CAN1_RX1_IRQHandler+0x10>
 8002bc0:	2000001c 	.word	0x2000001c
 8002bc4:	0800b278 	.word	0x0800b278

08002bc8 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8002bcc:	4b03      	ldr	r3, [pc, #12]	@ (8002bdc <CAN1_SCE_IRQHandler+0x14>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4903      	ldr	r1, [pc, #12]	@ (8002be0 <CAN1_SCE_IRQHandler+0x18>)
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7ff f812 	bl	8001bfc <dump_printf>
	while(1);
 8002bd8:	bf00      	nop
 8002bda:	e7fd      	b.n	8002bd8 <CAN1_SCE_IRQHandler+0x10>
 8002bdc:	2000001c 	.word	0x2000001c
 8002be0:	0800b284 	.word	0x0800b284

08002be4 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8002be8:	4b03      	ldr	r3, [pc, #12]	@ (8002bf8 <TIM1_BRK_IRQHandler+0x14>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4903      	ldr	r1, [pc, #12]	@ (8002bfc <TIM1_BRK_IRQHandler+0x18>)
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff f804 	bl	8001bfc <dump_printf>
	while(1);
 8002bf4:	bf00      	nop
 8002bf6:	e7fd      	b.n	8002bf4 <TIM1_BRK_IRQHandler+0x10>
 8002bf8:	2000001c 	.word	0x2000001c
 8002bfc:	0800b298 	.word	0x0800b298

08002c00 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002c04:	4b03      	ldr	r3, [pc, #12]	@ (8002c14 <TIM1_TRG_COM_IRQHandler+0x14>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4903      	ldr	r1, [pc, #12]	@ (8002c18 <TIM1_TRG_COM_IRQHandler+0x18>)
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7fe fff6 	bl	8001bfc <dump_printf>
	while(1);
 8002c10:	bf00      	nop
 8002c12:	e7fd      	b.n	8002c10 <TIM1_TRG_COM_IRQHandler+0x10>
 8002c14:	2000001c 	.word	0x2000001c
 8002c18:	0800b2ac 	.word	0x0800b2ac

08002c1c <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8002c20:	4b03      	ldr	r3, [pc, #12]	@ (8002c30 <TIM1_CC_IRQHandler+0x14>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4903      	ldr	r1, [pc, #12]	@ (8002c34 <TIM1_CC_IRQHandler+0x18>)
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7fe ffe8 	bl	8001bfc <dump_printf>
	while(1);
 8002c2c:	bf00      	nop
 8002c2e:	e7fd      	b.n	8002c2c <TIM1_CC_IRQHandler+0x10>
 8002c30:	2000001c 	.word	0x2000001c
 8002c34:	0800b2bc 	.word	0x0800b2bc

08002c38 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8002c3c:	4b03      	ldr	r3, [pc, #12]	@ (8002c4c <I2C1_EV_IRQHandler+0x14>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4903      	ldr	r1, [pc, #12]	@ (8002c50 <I2C1_EV_IRQHandler+0x18>)
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fe ffda 	bl	8001bfc <dump_printf>
	while(1);
 8002c48:	bf00      	nop
 8002c4a:	e7fd      	b.n	8002c48 <I2C1_EV_IRQHandler+0x10>
 8002c4c:	2000001c 	.word	0x2000001c
 8002c50:	0800b2dc 	.word	0x0800b2dc

08002c54 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8002c58:	4b03      	ldr	r3, [pc, #12]	@ (8002c68 <I2C1_ER_IRQHandler+0x14>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4903      	ldr	r1, [pc, #12]	@ (8002c6c <I2C1_ER_IRQHandler+0x18>)
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7fe ffcc 	bl	8001bfc <dump_printf>
	while(1);
 8002c64:	bf00      	nop
 8002c66:	e7fd      	b.n	8002c64 <I2C1_ER_IRQHandler+0x10>
 8002c68:	2000001c 	.word	0x2000001c
 8002c6c:	0800b2e4 	.word	0x0800b2e4

08002c70 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002c74:	4b03      	ldr	r3, [pc, #12]	@ (8002c84 <I2C2_EV_IRQHandler+0x14>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4903      	ldr	r1, [pc, #12]	@ (8002c88 <I2C2_EV_IRQHandler+0x18>)
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fe ffbe 	bl	8001bfc <dump_printf>
	while(1);
 8002c80:	bf00      	nop
 8002c82:	e7fd      	b.n	8002c80 <I2C2_EV_IRQHandler+0x10>
 8002c84:	2000001c 	.word	0x2000001c
 8002c88:	0800b2ec 	.word	0x0800b2ec

08002c8c <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002c90:	4b03      	ldr	r3, [pc, #12]	@ (8002ca0 <I2C2_ER_IRQHandler+0x14>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4903      	ldr	r1, [pc, #12]	@ (8002ca4 <I2C2_ER_IRQHandler+0x18>)
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fe ffb0 	bl	8001bfc <dump_printf>
	while(1);
 8002c9c:	bf00      	nop
 8002c9e:	e7fd      	b.n	8002c9c <I2C2_ER_IRQHandler+0x10>
 8002ca0:	2000001c 	.word	0x2000001c
 8002ca4:	0800b2f4 	.word	0x0800b2f4

08002ca8 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002cac:	4b03      	ldr	r3, [pc, #12]	@ (8002cbc <SPI1_IRQHandler+0x14>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4903      	ldr	r1, [pc, #12]	@ (8002cc0 <SPI1_IRQHandler+0x18>)
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7fe ffa2 	bl	8001bfc <dump_printf>
	while(1);
 8002cb8:	bf00      	nop
 8002cba:	e7fd      	b.n	8002cb8 <SPI1_IRQHandler+0x10>
 8002cbc:	2000001c 	.word	0x2000001c
 8002cc0:	0800b2fc 	.word	0x0800b2fc

08002cc4 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002cc8:	4b03      	ldr	r3, [pc, #12]	@ (8002cd8 <SPI2_IRQHandler+0x14>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4903      	ldr	r1, [pc, #12]	@ (8002cdc <SPI2_IRQHandler+0x18>)
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7fe ff94 	bl	8001bfc <dump_printf>
	while(1);
 8002cd4:	bf00      	nop
 8002cd6:	e7fd      	b.n	8002cd4 <SPI2_IRQHandler+0x10>
 8002cd8:	2000001c 	.word	0x2000001c
 8002cdc:	0800b304 	.word	0x0800b304

08002ce0 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002ce4:	4b03      	ldr	r3, [pc, #12]	@ (8002cf4 <RTC_Alarm_IRQHandler+0x14>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4903      	ldr	r1, [pc, #12]	@ (8002cf8 <RTC_Alarm_IRQHandler+0x18>)
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7fe ff86 	bl	8001bfc <dump_printf>
	while(1);
 8002cf0:	bf00      	nop
 8002cf2:	e7fd      	b.n	8002cf0 <RTC_Alarm_IRQHandler+0x10>
 8002cf4:	2000001c 	.word	0x2000001c
 8002cf8:	0800b330 	.word	0x0800b330

08002cfc <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002d00:	4b03      	ldr	r3, [pc, #12]	@ (8002d10 <USBWakeUp_IRQHandler+0x14>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4903      	ldr	r1, [pc, #12]	@ (8002d14 <USBWakeUp_IRQHandler+0x18>)
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7fe ff78 	bl	8001bfc <dump_printf>
}
 8002d0c:	bf00      	nop
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	2000001c 	.word	0x2000001c
 8002d14:	0800b33c 	.word	0x0800b33c

08002d18 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002d1c:	4b15      	ldr	r3, [pc, #84]	@ (8002d74 <SystemInit+0x5c>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a14      	ldr	r2, [pc, #80]	@ (8002d74 <SystemInit+0x5c>)
 8002d22:	f043 0301 	orr.w	r3, r3, #1
 8002d26:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002d28:	4b12      	ldr	r3, [pc, #72]	@ (8002d74 <SystemInit+0x5c>)
 8002d2a:	685a      	ldr	r2, [r3, #4]
 8002d2c:	4911      	ldr	r1, [pc, #68]	@ (8002d74 <SystemInit+0x5c>)
 8002d2e:	4b12      	ldr	r3, [pc, #72]	@ (8002d78 <SystemInit+0x60>)
 8002d30:	4013      	ands	r3, r2
 8002d32:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002d34:	4b0f      	ldr	r3, [pc, #60]	@ (8002d74 <SystemInit+0x5c>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a0e      	ldr	r2, [pc, #56]	@ (8002d74 <SystemInit+0x5c>)
 8002d3a:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8002d3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d42:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002d44:	4b0b      	ldr	r3, [pc, #44]	@ (8002d74 <SystemInit+0x5c>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a0a      	ldr	r2, [pc, #40]	@ (8002d74 <SystemInit+0x5c>)
 8002d4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d4e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002d50:	4b08      	ldr	r3, [pc, #32]	@ (8002d74 <SystemInit+0x5c>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	4a07      	ldr	r2, [pc, #28]	@ (8002d74 <SystemInit+0x5c>)
 8002d56:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 8002d5a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002d5c:	4b05      	ldr	r3, [pc, #20]	@ (8002d74 <SystemInit+0x5c>)
 8002d5e:	f44f 021f 	mov.w	r2, #10420224	@ 0x9f0000
 8002d62:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002d64:	4b05      	ldr	r3, [pc, #20]	@ (8002d7c <SystemInit+0x64>)
 8002d66:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002d6a:	609a      	str	r2, [r3, #8]
#endif 
}
 8002d6c:	bf00      	nop
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr
 8002d74:	40021000 	.word	0x40021000
 8002d78:	f8ff0000 	.word	0xf8ff0000
 8002d7c:	e000ed00 	.word	0xe000ed00

08002d80 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002d86:	2300      	movs	r3, #0
 8002d88:	60fb      	str	r3, [r7, #12]
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	60bb      	str	r3, [r7, #8]
 8002d8e:	2300      	movs	r3, #0
 8002d90:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002d92:	4b2f      	ldr	r3, [pc, #188]	@ (8002e50 <SystemCoreClockUpdate+0xd0>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f003 030c 	and.w	r3, r3, #12
 8002d9a:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2b08      	cmp	r3, #8
 8002da0:	d011      	beq.n	8002dc6 <SystemCoreClockUpdate+0x46>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2b08      	cmp	r3, #8
 8002da6:	d83a      	bhi.n	8002e1e <SystemCoreClockUpdate+0x9e>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d003      	beq.n	8002db6 <SystemCoreClockUpdate+0x36>
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2b04      	cmp	r3, #4
 8002db2:	d004      	beq.n	8002dbe <SystemCoreClockUpdate+0x3e>
 8002db4:	e033      	b.n	8002e1e <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002db6:	4b27      	ldr	r3, [pc, #156]	@ (8002e54 <SystemCoreClockUpdate+0xd4>)
 8002db8:	4a27      	ldr	r2, [pc, #156]	@ (8002e58 <SystemCoreClockUpdate+0xd8>)
 8002dba:	601a      	str	r2, [r3, #0]
      break;
 8002dbc:	e033      	b.n	8002e26 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002dbe:	4b25      	ldr	r3, [pc, #148]	@ (8002e54 <SystemCoreClockUpdate+0xd4>)
 8002dc0:	4a25      	ldr	r2, [pc, #148]	@ (8002e58 <SystemCoreClockUpdate+0xd8>)
 8002dc2:	601a      	str	r2, [r3, #0]
      break;
 8002dc4:	e02f      	b.n	8002e26 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002dc6:	4b22      	ldr	r3, [pc, #136]	@ (8002e50 <SystemCoreClockUpdate+0xd0>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8002dce:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002dd0:	4b1f      	ldr	r3, [pc, #124]	@ (8002e50 <SystemCoreClockUpdate+0xd0>)
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd8:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	0c9b      	lsrs	r3, r3, #18
 8002dde:	3302      	adds	r3, #2
 8002de0:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d106      	bne.n	8002df6 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	4a1c      	ldr	r2, [pc, #112]	@ (8002e5c <SystemCoreClockUpdate+0xdc>)
 8002dec:	fb02 f303 	mul.w	r3, r2, r3
 8002df0:	4a18      	ldr	r2, [pc, #96]	@ (8002e54 <SystemCoreClockUpdate+0xd4>)
 8002df2:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8002df4:	e017      	b.n	8002e26 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002df6:	4b16      	ldr	r3, [pc, #88]	@ (8002e50 <SystemCoreClockUpdate+0xd0>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d006      	beq.n	8002e10 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	4a15      	ldr	r2, [pc, #84]	@ (8002e5c <SystemCoreClockUpdate+0xdc>)
 8002e06:	fb02 f303 	mul.w	r3, r2, r3
 8002e0a:	4a12      	ldr	r2, [pc, #72]	@ (8002e54 <SystemCoreClockUpdate+0xd4>)
 8002e0c:	6013      	str	r3, [r2, #0]
      break;
 8002e0e:	e00a      	b.n	8002e26 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	4a11      	ldr	r2, [pc, #68]	@ (8002e58 <SystemCoreClockUpdate+0xd8>)
 8002e14:	fb02 f303 	mul.w	r3, r2, r3
 8002e18:	4a0e      	ldr	r2, [pc, #56]	@ (8002e54 <SystemCoreClockUpdate+0xd4>)
 8002e1a:	6013      	str	r3, [r2, #0]
      break;
 8002e1c:	e003      	b.n	8002e26 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e54 <SystemCoreClockUpdate+0xd4>)
 8002e20:	4a0d      	ldr	r2, [pc, #52]	@ (8002e58 <SystemCoreClockUpdate+0xd8>)
 8002e22:	601a      	str	r2, [r3, #0]
      break;
 8002e24:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002e26:	4b0a      	ldr	r3, [pc, #40]	@ (8002e50 <SystemCoreClockUpdate+0xd0>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	091b      	lsrs	r3, r3, #4
 8002e2c:	f003 030f 	and.w	r3, r3, #15
 8002e30:	4a0b      	ldr	r2, [pc, #44]	@ (8002e60 <SystemCoreClockUpdate+0xe0>)
 8002e32:	5cd3      	ldrb	r3, [r2, r3]
 8002e34:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002e36:	4b07      	ldr	r3, [pc, #28]	@ (8002e54 <SystemCoreClockUpdate+0xd4>)
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e40:	4a04      	ldr	r2, [pc, #16]	@ (8002e54 <SystemCoreClockUpdate+0xd4>)
 8002e42:	6013      	str	r3, [r2, #0]
}
 8002e44:	bf00      	nop
 8002e46:	3714      	adds	r7, #20
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bc80      	pop	{r7}
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	40021000 	.word	0x40021000
 8002e54:	20000020 	.word	0x20000020
 8002e58:	007a1200 	.word	0x007a1200
 8002e5c:	003d0900 	.word	0x003d0900
 8002e60:	0800b3f8 	.word	0x0800b3f8

08002e64 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	71fb      	strb	r3, [r7, #7]
 8002e6e:	e007      	b.n	8002e80 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002e70:	79fb      	ldrb	r3, [r7, #7]
 8002e72:	4a0b      	ldr	r2, [pc, #44]	@ (8002ea0 <Systick_init+0x3c>)
 8002e74:	2100      	movs	r1, #0
 8002e76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002e7a:	79fb      	ldrb	r3, [r7, #7]
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	71fb      	strb	r3, [r7, #7]
 8002e80:	79fb      	ldrb	r3, [r7, #7]
 8002e82:	2b0f      	cmp	r3, #15
 8002e84:	d9f4      	bls.n	8002e70 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002e86:	2200      	movs	r2, #0
 8002e88:	2100      	movs	r1, #0
 8002e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8002e8e:	f000 f96e 	bl	800316e <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002e92:	4b04      	ldr	r3, [pc, #16]	@ (8002ea4 <Systick_init+0x40>)
 8002e94:	2201      	movs	r2, #1
 8002e96:	601a      	str	r2, [r3, #0]
}
 8002e98:	bf00      	nop
 8002e9a:	3708      	adds	r7, #8
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	20000bb0 	.word	0x20000bb0
 8002ea4:	20000bf0 	.word	0x20000bf0

08002ea8 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002eae:	f000 f86b 	bl	8002f88 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002eb2:	f000 f992 	bl	80031da <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8002eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8002ef4 <SysTick_Handler+0x4c>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <SysTick_Handler+0x1a>
		Systick_init();
 8002ebe:	f7ff ffd1 	bl	8002e64 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	71fb      	strb	r3, [r7, #7]
 8002ec6:	e00d      	b.n	8002ee4 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8002ec8:	79fb      	ldrb	r3, [r7, #7]
 8002eca:	4a0b      	ldr	r2, [pc, #44]	@ (8002ef8 <SysTick_Handler+0x50>)
 8002ecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d004      	beq.n	8002ede <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002ed4:	79fb      	ldrb	r3, [r7, #7]
 8002ed6:	4a08      	ldr	r2, [pc, #32]	@ (8002ef8 <SysTick_Handler+0x50>)
 8002ed8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002edc:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002ede:	79fb      	ldrb	r3, [r7, #7]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	71fb      	strb	r3, [r7, #7]
 8002ee4:	79fb      	ldrb	r3, [r7, #7]
 8002ee6:	2b0f      	cmp	r3, #15
 8002ee8:	d9ee      	bls.n	8002ec8 <SysTick_Handler+0x20>
	}
}
 8002eea:	bf00      	nop
 8002eec:	bf00      	nop
 8002eee:	3708      	adds	r7, #8
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	20000bf0 	.word	0x20000bf0
 8002ef8:	20000bb0 	.word	0x20000bb0

08002efc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f00:	4b08      	ldr	r3, [pc, #32]	@ (8002f24 <HAL_Init+0x28>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a07      	ldr	r2, [pc, #28]	@ (8002f24 <HAL_Init+0x28>)
 8002f06:	f043 0310 	orr.w	r3, r3, #16
 8002f0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f0c:	2003      	movs	r0, #3
 8002f0e:	f000 f923 	bl	8003158 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f12:	200f      	movs	r0, #15
 8002f14:	f000 f808 	bl	8002f28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f18:	f7fe fcac 	bl	8001874 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	40022000 	.word	0x40022000

08002f28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f30:	4b12      	ldr	r3, [pc, #72]	@ (8002f7c <HAL_InitTick+0x54>)
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	4b12      	ldr	r3, [pc, #72]	@ (8002f80 <HAL_InitTick+0x58>)
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	4619      	mov	r1, r3
 8002f3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 f93b 	bl	80031c2 <HAL_SYSTICK_Config>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e00e      	b.n	8002f74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2b0f      	cmp	r3, #15
 8002f5a:	d80a      	bhi.n	8002f72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	6879      	ldr	r1, [r7, #4]
 8002f60:	f04f 30ff 	mov.w	r0, #4294967295
 8002f64:	f000 f903 	bl	800316e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f68:	4a06      	ldr	r2, [pc, #24]	@ (8002f84 <HAL_InitTick+0x5c>)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	e000      	b.n	8002f74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3708      	adds	r7, #8
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	20000020 	.word	0x20000020
 8002f80:	20000028 	.word	0x20000028
 8002f84:	20000024 	.word	0x20000024

08002f88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f8c:	4b05      	ldr	r3, [pc, #20]	@ (8002fa4 <HAL_IncTick+0x1c>)
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	461a      	mov	r2, r3
 8002f92:	4b05      	ldr	r3, [pc, #20]	@ (8002fa8 <HAL_IncTick+0x20>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4413      	add	r3, r2
 8002f98:	4a03      	ldr	r2, [pc, #12]	@ (8002fa8 <HAL_IncTick+0x20>)
 8002f9a:	6013      	str	r3, [r2, #0]
}
 8002f9c:	bf00      	nop
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bc80      	pop	{r7}
 8002fa2:	4770      	bx	lr
 8002fa4:	20000028 	.word	0x20000028
 8002fa8:	20000bf4 	.word	0x20000bf4

08002fac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  return uwTick;
 8002fb0:	4b02      	ldr	r3, [pc, #8]	@ (8002fbc <HAL_GetTick+0x10>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr
 8002fbc:	20000bf4 	.word	0x20000bf4

08002fc0 <__NVIC_SetPriorityGrouping>:
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b085      	sub	sp, #20
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8003004 <__NVIC_SetPriorityGrouping+0x44>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fd6:	68ba      	ldr	r2, [r7, #8]
 8002fd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fdc:	4013      	ands	r3, r2
 8002fde:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fe8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ff0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ff2:	4a04      	ldr	r2, [pc, #16]	@ (8003004 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	60d3      	str	r3, [r2, #12]
}
 8002ff8:	bf00      	nop
 8002ffa:	3714      	adds	r7, #20
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bc80      	pop	{r7}
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop
 8003004:	e000ed00 	.word	0xe000ed00

08003008 <__NVIC_GetPriorityGrouping>:
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800300c:	4b04      	ldr	r3, [pc, #16]	@ (8003020 <__NVIC_GetPriorityGrouping+0x18>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	0a1b      	lsrs	r3, r3, #8
 8003012:	f003 0307 	and.w	r3, r3, #7
}
 8003016:	4618      	mov	r0, r3
 8003018:	46bd      	mov	sp, r7
 800301a:	bc80      	pop	{r7}
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	e000ed00 	.word	0xe000ed00

08003024 <__NVIC_EnableIRQ>:
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	4603      	mov	r3, r0
 800302c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800302e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003032:	2b00      	cmp	r3, #0
 8003034:	db0b      	blt.n	800304e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003036:	79fb      	ldrb	r3, [r7, #7]
 8003038:	f003 021f 	and.w	r2, r3, #31
 800303c:	4906      	ldr	r1, [pc, #24]	@ (8003058 <__NVIC_EnableIRQ+0x34>)
 800303e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003042:	095b      	lsrs	r3, r3, #5
 8003044:	2001      	movs	r0, #1
 8003046:	fa00 f202 	lsl.w	r2, r0, r2
 800304a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800304e:	bf00      	nop
 8003050:	370c      	adds	r7, #12
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr
 8003058:	e000e100 	.word	0xe000e100

0800305c <__NVIC_SetPriority>:
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	4603      	mov	r3, r0
 8003064:	6039      	str	r1, [r7, #0]
 8003066:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003068:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306c:	2b00      	cmp	r3, #0
 800306e:	db0a      	blt.n	8003086 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	b2da      	uxtb	r2, r3
 8003074:	490c      	ldr	r1, [pc, #48]	@ (80030a8 <__NVIC_SetPriority+0x4c>)
 8003076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307a:	0112      	lsls	r2, r2, #4
 800307c:	b2d2      	uxtb	r2, r2
 800307e:	440b      	add	r3, r1
 8003080:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003084:	e00a      	b.n	800309c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	b2da      	uxtb	r2, r3
 800308a:	4908      	ldr	r1, [pc, #32]	@ (80030ac <__NVIC_SetPriority+0x50>)
 800308c:	79fb      	ldrb	r3, [r7, #7]
 800308e:	f003 030f 	and.w	r3, r3, #15
 8003092:	3b04      	subs	r3, #4
 8003094:	0112      	lsls	r2, r2, #4
 8003096:	b2d2      	uxtb	r2, r2
 8003098:	440b      	add	r3, r1
 800309a:	761a      	strb	r2, [r3, #24]
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bc80      	pop	{r7}
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	e000e100 	.word	0xe000e100
 80030ac:	e000ed00 	.word	0xe000ed00

080030b0 <NVIC_EncodePriority>:
{
 80030b0:	b480      	push	{r7}
 80030b2:	b089      	sub	sp, #36	@ 0x24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f003 0307 	and.w	r3, r3, #7
 80030c2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	f1c3 0307 	rsb	r3, r3, #7
 80030ca:	2b04      	cmp	r3, #4
 80030cc:	bf28      	it	cs
 80030ce:	2304      	movcs	r3, #4
 80030d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	3304      	adds	r3, #4
 80030d6:	2b06      	cmp	r3, #6
 80030d8:	d902      	bls.n	80030e0 <NVIC_EncodePriority+0x30>
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	3b03      	subs	r3, #3
 80030de:	e000      	b.n	80030e2 <NVIC_EncodePriority+0x32>
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e4:	f04f 32ff 	mov.w	r2, #4294967295
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	fa02 f303 	lsl.w	r3, r2, r3
 80030ee:	43da      	mvns	r2, r3
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	401a      	ands	r2, r3
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030f8:	f04f 31ff 	mov.w	r1, #4294967295
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003102:	43d9      	mvns	r1, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003108:	4313      	orrs	r3, r2
}
 800310a:	4618      	mov	r0, r3
 800310c:	3724      	adds	r7, #36	@ 0x24
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr

08003114 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	3b01      	subs	r3, #1
 8003120:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003124:	d301      	bcc.n	800312a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003126:	2301      	movs	r3, #1
 8003128:	e00f      	b.n	800314a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800312a:	4a0a      	ldr	r2, [pc, #40]	@ (8003154 <SysTick_Config+0x40>)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	3b01      	subs	r3, #1
 8003130:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003132:	210f      	movs	r1, #15
 8003134:	f04f 30ff 	mov.w	r0, #4294967295
 8003138:	f7ff ff90 	bl	800305c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800313c:	4b05      	ldr	r3, [pc, #20]	@ (8003154 <SysTick_Config+0x40>)
 800313e:	2200      	movs	r2, #0
 8003140:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003142:	4b04      	ldr	r3, [pc, #16]	@ (8003154 <SysTick_Config+0x40>)
 8003144:	2207      	movs	r2, #7
 8003146:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	e000e010 	.word	0xe000e010

08003158 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f7ff ff2d 	bl	8002fc0 <__NVIC_SetPriorityGrouping>
}
 8003166:	bf00      	nop
 8003168:	3708      	adds	r7, #8
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800316e:	b580      	push	{r7, lr}
 8003170:	b086      	sub	sp, #24
 8003172:	af00      	add	r7, sp, #0
 8003174:	4603      	mov	r3, r0
 8003176:	60b9      	str	r1, [r7, #8]
 8003178:	607a      	str	r2, [r7, #4]
 800317a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800317c:	2300      	movs	r3, #0
 800317e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003180:	f7ff ff42 	bl	8003008 <__NVIC_GetPriorityGrouping>
 8003184:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	68b9      	ldr	r1, [r7, #8]
 800318a:	6978      	ldr	r0, [r7, #20]
 800318c:	f7ff ff90 	bl	80030b0 <NVIC_EncodePriority>
 8003190:	4602      	mov	r2, r0
 8003192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003196:	4611      	mov	r1, r2
 8003198:	4618      	mov	r0, r3
 800319a:	f7ff ff5f 	bl	800305c <__NVIC_SetPriority>
}
 800319e:	bf00      	nop
 80031a0:	3718      	adds	r7, #24
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}

080031a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031a6:	b580      	push	{r7, lr}
 80031a8:	b082      	sub	sp, #8
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	4603      	mov	r3, r0
 80031ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7ff ff35 	bl	8003024 <__NVIC_EnableIRQ>
}
 80031ba:	bf00      	nop
 80031bc:	3708      	adds	r7, #8
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}

080031c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b082      	sub	sp, #8
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f7ff ffa2 	bl	8003114 <SysTick_Config>
 80031d0:	4603      	mov	r3, r0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80031da:	b580      	push	{r7, lr}
 80031dc:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80031de:	f000 f802 	bl	80031e6 <HAL_SYSTICK_Callback>
}
 80031e2:	bf00      	nop
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80031e6:	b480      	push	{r7}
 80031e8:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80031ea:	bf00      	nop
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr
	...

080031f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031fc:	2300      	movs	r3, #0
 80031fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003206:	2b02      	cmp	r3, #2
 8003208:	d005      	beq.n	8003216 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2204      	movs	r2, #4
 800320e:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	73fb      	strb	r3, [r7, #15]
 8003214:	e051      	b.n	80032ba <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f022 020e 	bic.w	r2, r2, #14
 8003224:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f022 0201 	bic.w	r2, r2, #1
 8003234:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a22      	ldr	r2, [pc, #136]	@ (80032c4 <HAL_DMA_Abort_IT+0xd0>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d029      	beq.n	8003294 <HAL_DMA_Abort_IT+0xa0>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a20      	ldr	r2, [pc, #128]	@ (80032c8 <HAL_DMA_Abort_IT+0xd4>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d022      	beq.n	8003290 <HAL_DMA_Abort_IT+0x9c>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a1f      	ldr	r2, [pc, #124]	@ (80032cc <HAL_DMA_Abort_IT+0xd8>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d01a      	beq.n	800328a <HAL_DMA_Abort_IT+0x96>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a1d      	ldr	r2, [pc, #116]	@ (80032d0 <HAL_DMA_Abort_IT+0xdc>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d012      	beq.n	8003284 <HAL_DMA_Abort_IT+0x90>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a1c      	ldr	r2, [pc, #112]	@ (80032d4 <HAL_DMA_Abort_IT+0xe0>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d00a      	beq.n	800327e <HAL_DMA_Abort_IT+0x8a>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a1a      	ldr	r2, [pc, #104]	@ (80032d8 <HAL_DMA_Abort_IT+0xe4>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d102      	bne.n	8003278 <HAL_DMA_Abort_IT+0x84>
 8003272:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003276:	e00e      	b.n	8003296 <HAL_DMA_Abort_IT+0xa2>
 8003278:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800327c:	e00b      	b.n	8003296 <HAL_DMA_Abort_IT+0xa2>
 800327e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003282:	e008      	b.n	8003296 <HAL_DMA_Abort_IT+0xa2>
 8003284:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003288:	e005      	b.n	8003296 <HAL_DMA_Abort_IT+0xa2>
 800328a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800328e:	e002      	b.n	8003296 <HAL_DMA_Abort_IT+0xa2>
 8003290:	2310      	movs	r3, #16
 8003292:	e000      	b.n	8003296 <HAL_DMA_Abort_IT+0xa2>
 8003294:	2301      	movs	r3, #1
 8003296:	4a11      	ldr	r2, [pc, #68]	@ (80032dc <HAL_DMA_Abort_IT+0xe8>)
 8003298:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2201      	movs	r2, #1
 800329e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	4798      	blx	r3
    } 
  }
  return status;
 80032ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3710      	adds	r7, #16
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	40020008 	.word	0x40020008
 80032c8:	4002001c 	.word	0x4002001c
 80032cc:	40020030 	.word	0x40020030
 80032d0:	40020044 	.word	0x40020044
 80032d4:	40020058 	.word	0x40020058
 80032d8:	4002006c 	.word	0x4002006c
 80032dc:	40020000 	.word	0x40020000

080032e0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fc:	2204      	movs	r2, #4
 80032fe:	409a      	lsls	r2, r3
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4013      	ands	r3, r2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d04f      	beq.n	80033a8 <HAL_DMA_IRQHandler+0xc8>
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	f003 0304 	and.w	r3, r3, #4
 800330e:	2b00      	cmp	r3, #0
 8003310:	d04a      	beq.n	80033a8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0320 	and.w	r3, r3, #32
 800331c:	2b00      	cmp	r3, #0
 800331e:	d107      	bne.n	8003330 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 0204 	bic.w	r2, r2, #4
 800332e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a66      	ldr	r2, [pc, #408]	@ (80034d0 <HAL_DMA_IRQHandler+0x1f0>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d029      	beq.n	800338e <HAL_DMA_IRQHandler+0xae>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a65      	ldr	r2, [pc, #404]	@ (80034d4 <HAL_DMA_IRQHandler+0x1f4>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d022      	beq.n	800338a <HAL_DMA_IRQHandler+0xaa>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a63      	ldr	r2, [pc, #396]	@ (80034d8 <HAL_DMA_IRQHandler+0x1f8>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d01a      	beq.n	8003384 <HAL_DMA_IRQHandler+0xa4>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a62      	ldr	r2, [pc, #392]	@ (80034dc <HAL_DMA_IRQHandler+0x1fc>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d012      	beq.n	800337e <HAL_DMA_IRQHandler+0x9e>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a60      	ldr	r2, [pc, #384]	@ (80034e0 <HAL_DMA_IRQHandler+0x200>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d00a      	beq.n	8003378 <HAL_DMA_IRQHandler+0x98>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a5f      	ldr	r2, [pc, #380]	@ (80034e4 <HAL_DMA_IRQHandler+0x204>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d102      	bne.n	8003372 <HAL_DMA_IRQHandler+0x92>
 800336c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003370:	e00e      	b.n	8003390 <HAL_DMA_IRQHandler+0xb0>
 8003372:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003376:	e00b      	b.n	8003390 <HAL_DMA_IRQHandler+0xb0>
 8003378:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800337c:	e008      	b.n	8003390 <HAL_DMA_IRQHandler+0xb0>
 800337e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003382:	e005      	b.n	8003390 <HAL_DMA_IRQHandler+0xb0>
 8003384:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003388:	e002      	b.n	8003390 <HAL_DMA_IRQHandler+0xb0>
 800338a:	2340      	movs	r3, #64	@ 0x40
 800338c:	e000      	b.n	8003390 <HAL_DMA_IRQHandler+0xb0>
 800338e:	2304      	movs	r3, #4
 8003390:	4a55      	ldr	r2, [pc, #340]	@ (80034e8 <HAL_DMA_IRQHandler+0x208>)
 8003392:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003398:	2b00      	cmp	r3, #0
 800339a:	f000 8094 	beq.w	80034c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80033a6:	e08e      	b.n	80034c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ac:	2202      	movs	r2, #2
 80033ae:	409a      	lsls	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	4013      	ands	r3, r2
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d056      	beq.n	8003466 <HAL_DMA_IRQHandler+0x186>
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d051      	beq.n	8003466 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0320 	and.w	r3, r3, #32
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d10b      	bne.n	80033e8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f022 020a 	bic.w	r2, r2, #10
 80033de:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a38      	ldr	r2, [pc, #224]	@ (80034d0 <HAL_DMA_IRQHandler+0x1f0>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d029      	beq.n	8003446 <HAL_DMA_IRQHandler+0x166>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a37      	ldr	r2, [pc, #220]	@ (80034d4 <HAL_DMA_IRQHandler+0x1f4>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d022      	beq.n	8003442 <HAL_DMA_IRQHandler+0x162>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a35      	ldr	r2, [pc, #212]	@ (80034d8 <HAL_DMA_IRQHandler+0x1f8>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d01a      	beq.n	800343c <HAL_DMA_IRQHandler+0x15c>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a34      	ldr	r2, [pc, #208]	@ (80034dc <HAL_DMA_IRQHandler+0x1fc>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d012      	beq.n	8003436 <HAL_DMA_IRQHandler+0x156>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a32      	ldr	r2, [pc, #200]	@ (80034e0 <HAL_DMA_IRQHandler+0x200>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d00a      	beq.n	8003430 <HAL_DMA_IRQHandler+0x150>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a31      	ldr	r2, [pc, #196]	@ (80034e4 <HAL_DMA_IRQHandler+0x204>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d102      	bne.n	800342a <HAL_DMA_IRQHandler+0x14a>
 8003424:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003428:	e00e      	b.n	8003448 <HAL_DMA_IRQHandler+0x168>
 800342a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800342e:	e00b      	b.n	8003448 <HAL_DMA_IRQHandler+0x168>
 8003430:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003434:	e008      	b.n	8003448 <HAL_DMA_IRQHandler+0x168>
 8003436:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800343a:	e005      	b.n	8003448 <HAL_DMA_IRQHandler+0x168>
 800343c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003440:	e002      	b.n	8003448 <HAL_DMA_IRQHandler+0x168>
 8003442:	2320      	movs	r3, #32
 8003444:	e000      	b.n	8003448 <HAL_DMA_IRQHandler+0x168>
 8003446:	2302      	movs	r3, #2
 8003448:	4a27      	ldr	r2, [pc, #156]	@ (80034e8 <HAL_DMA_IRQHandler+0x208>)
 800344a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003458:	2b00      	cmp	r3, #0
 800345a:	d034      	beq.n	80034c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003464:	e02f      	b.n	80034c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800346a:	2208      	movs	r2, #8
 800346c:	409a      	lsls	r2, r3
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	4013      	ands	r3, r2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d028      	beq.n	80034c8 <HAL_DMA_IRQHandler+0x1e8>
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	f003 0308 	and.w	r3, r3, #8
 800347c:	2b00      	cmp	r3, #0
 800347e:	d023      	beq.n	80034c8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 020e 	bic.w	r2, r2, #14
 800348e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003498:	2101      	movs	r1, #1
 800349a:	fa01 f202 	lsl.w	r2, r1, r2
 800349e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2201      	movs	r2, #1
 80034aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d004      	beq.n	80034c8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	4798      	blx	r3
    }
  }
  return;
 80034c6:	bf00      	nop
 80034c8:	bf00      	nop
}
 80034ca:	3710      	adds	r7, #16
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	40020008 	.word	0x40020008
 80034d4:	4002001c 	.word	0x4002001c
 80034d8:	40020030 	.word	0x40020030
 80034dc:	40020044 	.word	0x40020044
 80034e0:	40020058 	.word	0x40020058
 80034e4:	4002006c 	.word	0x4002006c
 80034e8:	40020000 	.word	0x40020000

080034ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b08b      	sub	sp, #44	@ 0x2c
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034f6:	2300      	movs	r3, #0
 80034f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80034fa:	2300      	movs	r3, #0
 80034fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034fe:	e169      	b.n	80037d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003500:	2201      	movs	r2, #1
 8003502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	69fa      	ldr	r2, [r7, #28]
 8003510:	4013      	ands	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003514:	69ba      	ldr	r2, [r7, #24]
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	429a      	cmp	r2, r3
 800351a:	f040 8158 	bne.w	80037ce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	4a9a      	ldr	r2, [pc, #616]	@ (800378c <HAL_GPIO_Init+0x2a0>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d05e      	beq.n	80035e6 <HAL_GPIO_Init+0xfa>
 8003528:	4a98      	ldr	r2, [pc, #608]	@ (800378c <HAL_GPIO_Init+0x2a0>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d875      	bhi.n	800361a <HAL_GPIO_Init+0x12e>
 800352e:	4a98      	ldr	r2, [pc, #608]	@ (8003790 <HAL_GPIO_Init+0x2a4>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d058      	beq.n	80035e6 <HAL_GPIO_Init+0xfa>
 8003534:	4a96      	ldr	r2, [pc, #600]	@ (8003790 <HAL_GPIO_Init+0x2a4>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d86f      	bhi.n	800361a <HAL_GPIO_Init+0x12e>
 800353a:	4a96      	ldr	r2, [pc, #600]	@ (8003794 <HAL_GPIO_Init+0x2a8>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d052      	beq.n	80035e6 <HAL_GPIO_Init+0xfa>
 8003540:	4a94      	ldr	r2, [pc, #592]	@ (8003794 <HAL_GPIO_Init+0x2a8>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d869      	bhi.n	800361a <HAL_GPIO_Init+0x12e>
 8003546:	4a94      	ldr	r2, [pc, #592]	@ (8003798 <HAL_GPIO_Init+0x2ac>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d04c      	beq.n	80035e6 <HAL_GPIO_Init+0xfa>
 800354c:	4a92      	ldr	r2, [pc, #584]	@ (8003798 <HAL_GPIO_Init+0x2ac>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d863      	bhi.n	800361a <HAL_GPIO_Init+0x12e>
 8003552:	4a92      	ldr	r2, [pc, #584]	@ (800379c <HAL_GPIO_Init+0x2b0>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d046      	beq.n	80035e6 <HAL_GPIO_Init+0xfa>
 8003558:	4a90      	ldr	r2, [pc, #576]	@ (800379c <HAL_GPIO_Init+0x2b0>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d85d      	bhi.n	800361a <HAL_GPIO_Init+0x12e>
 800355e:	2b12      	cmp	r3, #18
 8003560:	d82a      	bhi.n	80035b8 <HAL_GPIO_Init+0xcc>
 8003562:	2b12      	cmp	r3, #18
 8003564:	d859      	bhi.n	800361a <HAL_GPIO_Init+0x12e>
 8003566:	a201      	add	r2, pc, #4	@ (adr r2, 800356c <HAL_GPIO_Init+0x80>)
 8003568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800356c:	080035e7 	.word	0x080035e7
 8003570:	080035c1 	.word	0x080035c1
 8003574:	080035d3 	.word	0x080035d3
 8003578:	08003615 	.word	0x08003615
 800357c:	0800361b 	.word	0x0800361b
 8003580:	0800361b 	.word	0x0800361b
 8003584:	0800361b 	.word	0x0800361b
 8003588:	0800361b 	.word	0x0800361b
 800358c:	0800361b 	.word	0x0800361b
 8003590:	0800361b 	.word	0x0800361b
 8003594:	0800361b 	.word	0x0800361b
 8003598:	0800361b 	.word	0x0800361b
 800359c:	0800361b 	.word	0x0800361b
 80035a0:	0800361b 	.word	0x0800361b
 80035a4:	0800361b 	.word	0x0800361b
 80035a8:	0800361b 	.word	0x0800361b
 80035ac:	0800361b 	.word	0x0800361b
 80035b0:	080035c9 	.word	0x080035c9
 80035b4:	080035dd 	.word	0x080035dd
 80035b8:	4a79      	ldr	r2, [pc, #484]	@ (80037a0 <HAL_GPIO_Init+0x2b4>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d013      	beq.n	80035e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80035be:	e02c      	b.n	800361a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	623b      	str	r3, [r7, #32]
          break;
 80035c6:	e029      	b.n	800361c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	3304      	adds	r3, #4
 80035ce:	623b      	str	r3, [r7, #32]
          break;
 80035d0:	e024      	b.n	800361c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	3308      	adds	r3, #8
 80035d8:	623b      	str	r3, [r7, #32]
          break;
 80035da:	e01f      	b.n	800361c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	330c      	adds	r3, #12
 80035e2:	623b      	str	r3, [r7, #32]
          break;
 80035e4:	e01a      	b.n	800361c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d102      	bne.n	80035f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80035ee:	2304      	movs	r3, #4
 80035f0:	623b      	str	r3, [r7, #32]
          break;
 80035f2:	e013      	b.n	800361c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d105      	bne.n	8003608 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035fc:	2308      	movs	r3, #8
 80035fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	69fa      	ldr	r2, [r7, #28]
 8003604:	611a      	str	r2, [r3, #16]
          break;
 8003606:	e009      	b.n	800361c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003608:	2308      	movs	r3, #8
 800360a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	69fa      	ldr	r2, [r7, #28]
 8003610:	615a      	str	r2, [r3, #20]
          break;
 8003612:	e003      	b.n	800361c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003614:	2300      	movs	r3, #0
 8003616:	623b      	str	r3, [r7, #32]
          break;
 8003618:	e000      	b.n	800361c <HAL_GPIO_Init+0x130>
          break;
 800361a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	2bff      	cmp	r3, #255	@ 0xff
 8003620:	d801      	bhi.n	8003626 <HAL_GPIO_Init+0x13a>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	e001      	b.n	800362a <HAL_GPIO_Init+0x13e>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	3304      	adds	r3, #4
 800362a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	2bff      	cmp	r3, #255	@ 0xff
 8003630:	d802      	bhi.n	8003638 <HAL_GPIO_Init+0x14c>
 8003632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	e002      	b.n	800363e <HAL_GPIO_Init+0x152>
 8003638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800363a:	3b08      	subs	r3, #8
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	210f      	movs	r1, #15
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	fa01 f303 	lsl.w	r3, r1, r3
 800364c:	43db      	mvns	r3, r3
 800364e:	401a      	ands	r2, r3
 8003650:	6a39      	ldr	r1, [r7, #32]
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	fa01 f303 	lsl.w	r3, r1, r3
 8003658:	431a      	orrs	r2, r3
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	f000 80b1 	beq.w	80037ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800366c:	4b4d      	ldr	r3, [pc, #308]	@ (80037a4 <HAL_GPIO_Init+0x2b8>)
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	4a4c      	ldr	r2, [pc, #304]	@ (80037a4 <HAL_GPIO_Init+0x2b8>)
 8003672:	f043 0301 	orr.w	r3, r3, #1
 8003676:	6193      	str	r3, [r2, #24]
 8003678:	4b4a      	ldr	r3, [pc, #296]	@ (80037a4 <HAL_GPIO_Init+0x2b8>)
 800367a:	699b      	ldr	r3, [r3, #24]
 800367c:	f003 0301 	and.w	r3, r3, #1
 8003680:	60bb      	str	r3, [r7, #8]
 8003682:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003684:	4a48      	ldr	r2, [pc, #288]	@ (80037a8 <HAL_GPIO_Init+0x2bc>)
 8003686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003688:	089b      	lsrs	r3, r3, #2
 800368a:	3302      	adds	r3, #2
 800368c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003690:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003694:	f003 0303 	and.w	r3, r3, #3
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	220f      	movs	r2, #15
 800369c:	fa02 f303 	lsl.w	r3, r2, r3
 80036a0:	43db      	mvns	r3, r3
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	4013      	ands	r3, r2
 80036a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	4a40      	ldr	r2, [pc, #256]	@ (80037ac <HAL_GPIO_Init+0x2c0>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d013      	beq.n	80036d8 <HAL_GPIO_Init+0x1ec>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a3f      	ldr	r2, [pc, #252]	@ (80037b0 <HAL_GPIO_Init+0x2c4>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d00d      	beq.n	80036d4 <HAL_GPIO_Init+0x1e8>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	4a3e      	ldr	r2, [pc, #248]	@ (80037b4 <HAL_GPIO_Init+0x2c8>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d007      	beq.n	80036d0 <HAL_GPIO_Init+0x1e4>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a3d      	ldr	r2, [pc, #244]	@ (80037b8 <HAL_GPIO_Init+0x2cc>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d101      	bne.n	80036cc <HAL_GPIO_Init+0x1e0>
 80036c8:	2303      	movs	r3, #3
 80036ca:	e006      	b.n	80036da <HAL_GPIO_Init+0x1ee>
 80036cc:	2304      	movs	r3, #4
 80036ce:	e004      	b.n	80036da <HAL_GPIO_Init+0x1ee>
 80036d0:	2302      	movs	r3, #2
 80036d2:	e002      	b.n	80036da <HAL_GPIO_Init+0x1ee>
 80036d4:	2301      	movs	r3, #1
 80036d6:	e000      	b.n	80036da <HAL_GPIO_Init+0x1ee>
 80036d8:	2300      	movs	r3, #0
 80036da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036dc:	f002 0203 	and.w	r2, r2, #3
 80036e0:	0092      	lsls	r2, r2, #2
 80036e2:	4093      	lsls	r3, r2
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80036ea:	492f      	ldr	r1, [pc, #188]	@ (80037a8 <HAL_GPIO_Init+0x2bc>)
 80036ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ee:	089b      	lsrs	r3, r3, #2
 80036f0:	3302      	adds	r3, #2
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d006      	beq.n	8003712 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003704:	4b2d      	ldr	r3, [pc, #180]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	492c      	ldr	r1, [pc, #176]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 800370a:	69bb      	ldr	r3, [r7, #24]
 800370c:	4313      	orrs	r3, r2
 800370e:	600b      	str	r3, [r1, #0]
 8003710:	e006      	b.n	8003720 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003712:	4b2a      	ldr	r3, [pc, #168]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	43db      	mvns	r3, r3
 800371a:	4928      	ldr	r1, [pc, #160]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 800371c:	4013      	ands	r3, r2
 800371e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d006      	beq.n	800373a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800372c:	4b23      	ldr	r3, [pc, #140]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 800372e:	685a      	ldr	r2, [r3, #4]
 8003730:	4922      	ldr	r1, [pc, #136]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	4313      	orrs	r3, r2
 8003736:	604b      	str	r3, [r1, #4]
 8003738:	e006      	b.n	8003748 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800373a:	4b20      	ldr	r3, [pc, #128]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 800373c:	685a      	ldr	r2, [r3, #4]
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	43db      	mvns	r3, r3
 8003742:	491e      	ldr	r1, [pc, #120]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 8003744:	4013      	ands	r3, r2
 8003746:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d006      	beq.n	8003762 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003754:	4b19      	ldr	r3, [pc, #100]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 8003756:	689a      	ldr	r2, [r3, #8]
 8003758:	4918      	ldr	r1, [pc, #96]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	4313      	orrs	r3, r2
 800375e:	608b      	str	r3, [r1, #8]
 8003760:	e006      	b.n	8003770 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003762:	4b16      	ldr	r3, [pc, #88]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 8003764:	689a      	ldr	r2, [r3, #8]
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	43db      	mvns	r3, r3
 800376a:	4914      	ldr	r1, [pc, #80]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 800376c:	4013      	ands	r3, r2
 800376e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d021      	beq.n	80037c0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800377c:	4b0f      	ldr	r3, [pc, #60]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 800377e:	68da      	ldr	r2, [r3, #12]
 8003780:	490e      	ldr	r1, [pc, #56]	@ (80037bc <HAL_GPIO_Init+0x2d0>)
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	4313      	orrs	r3, r2
 8003786:	60cb      	str	r3, [r1, #12]
 8003788:	e021      	b.n	80037ce <HAL_GPIO_Init+0x2e2>
 800378a:	bf00      	nop
 800378c:	10320000 	.word	0x10320000
 8003790:	10310000 	.word	0x10310000
 8003794:	10220000 	.word	0x10220000
 8003798:	10210000 	.word	0x10210000
 800379c:	10120000 	.word	0x10120000
 80037a0:	10110000 	.word	0x10110000
 80037a4:	40021000 	.word	0x40021000
 80037a8:	40010000 	.word	0x40010000
 80037ac:	40010800 	.word	0x40010800
 80037b0:	40010c00 	.word	0x40010c00
 80037b4:	40011000 	.word	0x40011000
 80037b8:	40011400 	.word	0x40011400
 80037bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80037c0:	4b0b      	ldr	r3, [pc, #44]	@ (80037f0 <HAL_GPIO_Init+0x304>)
 80037c2:	68da      	ldr	r2, [r3, #12]
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	43db      	mvns	r3, r3
 80037c8:	4909      	ldr	r1, [pc, #36]	@ (80037f0 <HAL_GPIO_Init+0x304>)
 80037ca:	4013      	ands	r3, r2
 80037cc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80037ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d0:	3301      	adds	r3, #1
 80037d2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037da:	fa22 f303 	lsr.w	r3, r2, r3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f47f ae8e 	bne.w	8003500 <HAL_GPIO_Init+0x14>
  }
}
 80037e4:	bf00      	nop
 80037e6:	bf00      	nop
 80037e8:	372c      	adds	r7, #44	@ 0x2c
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bc80      	pop	{r7}
 80037ee:	4770      	bx	lr
 80037f0:	40010400 	.word	0x40010400

080037f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b085      	sub	sp, #20
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	460b      	mov	r3, r1
 80037fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689a      	ldr	r2, [r3, #8]
 8003804:	887b      	ldrh	r3, [r7, #2]
 8003806:	4013      	ands	r3, r2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d002      	beq.n	8003812 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800380c:	2301      	movs	r3, #1
 800380e:	73fb      	strb	r3, [r7, #15]
 8003810:	e001      	b.n	8003816 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003812:	2300      	movs	r3, #0
 8003814:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003816:	7bfb      	ldrb	r3, [r7, #15]
}
 8003818:	4618      	mov	r0, r3
 800381a:	3714      	adds	r7, #20
 800381c:	46bd      	mov	sp, r7
 800381e:	bc80      	pop	{r7}
 8003820:	4770      	bx	lr

08003822 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
 800382a:	460b      	mov	r3, r1
 800382c:	807b      	strh	r3, [r7, #2]
 800382e:	4613      	mov	r3, r2
 8003830:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003832:	787b      	ldrb	r3, [r7, #1]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d003      	beq.n	8003840 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003838:	887a      	ldrh	r2, [r7, #2]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800383e:	e003      	b.n	8003848 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003840:	887b      	ldrh	r3, [r7, #2]
 8003842:	041a      	lsls	r2, r3, #16
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	611a      	str	r2, [r3, #16]
}
 8003848:	bf00      	nop
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	bc80      	pop	{r7}
 8003850:	4770      	bx	lr
	...

08003854 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b086      	sub	sp, #24
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d101      	bne.n	8003866 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e272      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0301 	and.w	r3, r3, #1
 800386e:	2b00      	cmp	r3, #0
 8003870:	f000 8087 	beq.w	8003982 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003874:	4b92      	ldr	r3, [pc, #584]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f003 030c 	and.w	r3, r3, #12
 800387c:	2b04      	cmp	r3, #4
 800387e:	d00c      	beq.n	800389a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003880:	4b8f      	ldr	r3, [pc, #572]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f003 030c 	and.w	r3, r3, #12
 8003888:	2b08      	cmp	r3, #8
 800388a:	d112      	bne.n	80038b2 <HAL_RCC_OscConfig+0x5e>
 800388c:	4b8c      	ldr	r3, [pc, #560]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003894:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003898:	d10b      	bne.n	80038b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800389a:	4b89      	ldr	r3, [pc, #548]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d06c      	beq.n	8003980 <HAL_RCC_OscConfig+0x12c>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d168      	bne.n	8003980 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e24c      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038ba:	d106      	bne.n	80038ca <HAL_RCC_OscConfig+0x76>
 80038bc:	4b80      	ldr	r3, [pc, #512]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a7f      	ldr	r2, [pc, #508]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 80038c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038c6:	6013      	str	r3, [r2, #0]
 80038c8:	e02e      	b.n	8003928 <HAL_RCC_OscConfig+0xd4>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d10c      	bne.n	80038ec <HAL_RCC_OscConfig+0x98>
 80038d2:	4b7b      	ldr	r3, [pc, #492]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a7a      	ldr	r2, [pc, #488]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 80038d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038dc:	6013      	str	r3, [r2, #0]
 80038de:	4b78      	ldr	r3, [pc, #480]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a77      	ldr	r2, [pc, #476]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 80038e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038e8:	6013      	str	r3, [r2, #0]
 80038ea:	e01d      	b.n	8003928 <HAL_RCC_OscConfig+0xd4>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038f4:	d10c      	bne.n	8003910 <HAL_RCC_OscConfig+0xbc>
 80038f6:	4b72      	ldr	r3, [pc, #456]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a71      	ldr	r2, [pc, #452]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 80038fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003900:	6013      	str	r3, [r2, #0]
 8003902:	4b6f      	ldr	r3, [pc, #444]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a6e      	ldr	r2, [pc, #440]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800390c:	6013      	str	r3, [r2, #0]
 800390e:	e00b      	b.n	8003928 <HAL_RCC_OscConfig+0xd4>
 8003910:	4b6b      	ldr	r3, [pc, #428]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a6a      	ldr	r2, [pc, #424]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800391a:	6013      	str	r3, [r2, #0]
 800391c:	4b68      	ldr	r3, [pc, #416]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a67      	ldr	r2, [pc, #412]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003922:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003926:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d013      	beq.n	8003958 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003930:	f7ff fb3c 	bl	8002fac <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003938:	f7ff fb38 	bl	8002fac <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b64      	cmp	r3, #100	@ 0x64
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e200      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800394a:	4b5d      	ldr	r3, [pc, #372]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d0f0      	beq.n	8003938 <HAL_RCC_OscConfig+0xe4>
 8003956:	e014      	b.n	8003982 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003958:	f7ff fb28 	bl	8002fac <HAL_GetTick>
 800395c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800395e:	e008      	b.n	8003972 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003960:	f7ff fb24 	bl	8002fac <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b64      	cmp	r3, #100	@ 0x64
 800396c:	d901      	bls.n	8003972 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e1ec      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003972:	4b53      	ldr	r3, [pc, #332]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1f0      	bne.n	8003960 <HAL_RCC_OscConfig+0x10c>
 800397e:	e000      	b.n	8003982 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003980:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d063      	beq.n	8003a56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800398e:	4b4c      	ldr	r3, [pc, #304]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	f003 030c 	and.w	r3, r3, #12
 8003996:	2b00      	cmp	r3, #0
 8003998:	d00b      	beq.n	80039b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800399a:	4b49      	ldr	r3, [pc, #292]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f003 030c 	and.w	r3, r3, #12
 80039a2:	2b08      	cmp	r3, #8
 80039a4:	d11c      	bne.n	80039e0 <HAL_RCC_OscConfig+0x18c>
 80039a6:	4b46      	ldr	r3, [pc, #280]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d116      	bne.n	80039e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039b2:	4b43      	ldr	r3, [pc, #268]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d005      	beq.n	80039ca <HAL_RCC_OscConfig+0x176>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	691b      	ldr	r3, [r3, #16]
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d001      	beq.n	80039ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e1c0      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ca:	4b3d      	ldr	r3, [pc, #244]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	00db      	lsls	r3, r3, #3
 80039d8:	4939      	ldr	r1, [pc, #228]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039de:	e03a      	b.n	8003a56 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	691b      	ldr	r3, [r3, #16]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d020      	beq.n	8003a2a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039e8:	4b36      	ldr	r3, [pc, #216]	@ (8003ac4 <HAL_RCC_OscConfig+0x270>)
 80039ea:	2201      	movs	r2, #1
 80039ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ee:	f7ff fadd 	bl	8002fac <HAL_GetTick>
 80039f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039f4:	e008      	b.n	8003a08 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039f6:	f7ff fad9 	bl	8002fac <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d901      	bls.n	8003a08 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e1a1      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a08:	4b2d      	ldr	r3, [pc, #180]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0302 	and.w	r3, r3, #2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d0f0      	beq.n	80039f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a14:	4b2a      	ldr	r3, [pc, #168]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	695b      	ldr	r3, [r3, #20]
 8003a20:	00db      	lsls	r3, r3, #3
 8003a22:	4927      	ldr	r1, [pc, #156]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	600b      	str	r3, [r1, #0]
 8003a28:	e015      	b.n	8003a56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a2a:	4b26      	ldr	r3, [pc, #152]	@ (8003ac4 <HAL_RCC_OscConfig+0x270>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a30:	f7ff fabc 	bl	8002fac <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a36:	e008      	b.n	8003a4a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a38:	f7ff fab8 	bl	8002fac <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e180      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1f0      	bne.n	8003a38 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0308 	and.w	r3, r3, #8
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d03a      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d019      	beq.n	8003a9e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a6a:	4b17      	ldr	r3, [pc, #92]	@ (8003ac8 <HAL_RCC_OscConfig+0x274>)
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a70:	f7ff fa9c 	bl	8002fac <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a76:	e008      	b.n	8003a8a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a78:	f7ff fa98 	bl	8002fac <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e160      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ac0 <HAL_RCC_OscConfig+0x26c>)
 8003a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d0f0      	beq.n	8003a78 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a96:	2001      	movs	r0, #1
 8003a98:	f000 fad8 	bl	800404c <RCC_Delay>
 8003a9c:	e01c      	b.n	8003ad8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a9e:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac8 <HAL_RCC_OscConfig+0x274>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aa4:	f7ff fa82 	bl	8002fac <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aaa:	e00f      	b.n	8003acc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aac:	f7ff fa7e 	bl	8002fac <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d908      	bls.n	8003acc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e146      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
 8003abe:	bf00      	nop
 8003ac0:	40021000 	.word	0x40021000
 8003ac4:	42420000 	.word	0x42420000
 8003ac8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003acc:	4b92      	ldr	r3, [pc, #584]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1e9      	bne.n	8003aac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f000 80a6 	beq.w	8003c32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003aea:	4b8b      	ldr	r3, [pc, #556]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003aec:	69db      	ldr	r3, [r3, #28]
 8003aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d10d      	bne.n	8003b12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003af6:	4b88      	ldr	r3, [pc, #544]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003af8:	69db      	ldr	r3, [r3, #28]
 8003afa:	4a87      	ldr	r2, [pc, #540]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b00:	61d3      	str	r3, [r2, #28]
 8003b02:	4b85      	ldr	r3, [pc, #532]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003b04:	69db      	ldr	r3, [r3, #28]
 8003b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b0a:	60bb      	str	r3, [r7, #8]
 8003b0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b12:	4b82      	ldr	r3, [pc, #520]	@ (8003d1c <HAL_RCC_OscConfig+0x4c8>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d118      	bne.n	8003b50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b1e:	4b7f      	ldr	r3, [pc, #508]	@ (8003d1c <HAL_RCC_OscConfig+0x4c8>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a7e      	ldr	r2, [pc, #504]	@ (8003d1c <HAL_RCC_OscConfig+0x4c8>)
 8003b24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b2a:	f7ff fa3f 	bl	8002fac <HAL_GetTick>
 8003b2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b30:	e008      	b.n	8003b44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b32:	f7ff fa3b 	bl	8002fac <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	2b64      	cmp	r3, #100	@ 0x64
 8003b3e:	d901      	bls.n	8003b44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e103      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b44:	4b75      	ldr	r3, [pc, #468]	@ (8003d1c <HAL_RCC_OscConfig+0x4c8>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d0f0      	beq.n	8003b32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d106      	bne.n	8003b66 <HAL_RCC_OscConfig+0x312>
 8003b58:	4b6f      	ldr	r3, [pc, #444]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	4a6e      	ldr	r2, [pc, #440]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003b5e:	f043 0301 	orr.w	r3, r3, #1
 8003b62:	6213      	str	r3, [r2, #32]
 8003b64:	e02d      	b.n	8003bc2 <HAL_RCC_OscConfig+0x36e>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10c      	bne.n	8003b88 <HAL_RCC_OscConfig+0x334>
 8003b6e:	4b6a      	ldr	r3, [pc, #424]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003b70:	6a1b      	ldr	r3, [r3, #32]
 8003b72:	4a69      	ldr	r2, [pc, #420]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003b74:	f023 0301 	bic.w	r3, r3, #1
 8003b78:	6213      	str	r3, [r2, #32]
 8003b7a:	4b67      	ldr	r3, [pc, #412]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	4a66      	ldr	r2, [pc, #408]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003b80:	f023 0304 	bic.w	r3, r3, #4
 8003b84:	6213      	str	r3, [r2, #32]
 8003b86:	e01c      	b.n	8003bc2 <HAL_RCC_OscConfig+0x36e>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	2b05      	cmp	r3, #5
 8003b8e:	d10c      	bne.n	8003baa <HAL_RCC_OscConfig+0x356>
 8003b90:	4b61      	ldr	r3, [pc, #388]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	4a60      	ldr	r2, [pc, #384]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003b96:	f043 0304 	orr.w	r3, r3, #4
 8003b9a:	6213      	str	r3, [r2, #32]
 8003b9c:	4b5e      	ldr	r3, [pc, #376]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003b9e:	6a1b      	ldr	r3, [r3, #32]
 8003ba0:	4a5d      	ldr	r2, [pc, #372]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003ba2:	f043 0301 	orr.w	r3, r3, #1
 8003ba6:	6213      	str	r3, [r2, #32]
 8003ba8:	e00b      	b.n	8003bc2 <HAL_RCC_OscConfig+0x36e>
 8003baa:	4b5b      	ldr	r3, [pc, #364]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	4a5a      	ldr	r2, [pc, #360]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003bb0:	f023 0301 	bic.w	r3, r3, #1
 8003bb4:	6213      	str	r3, [r2, #32]
 8003bb6:	4b58      	ldr	r3, [pc, #352]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003bb8:	6a1b      	ldr	r3, [r3, #32]
 8003bba:	4a57      	ldr	r2, [pc, #348]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003bbc:	f023 0304 	bic.w	r3, r3, #4
 8003bc0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d015      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bca:	f7ff f9ef 	bl	8002fac <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd0:	e00a      	b.n	8003be8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd2:	f7ff f9eb 	bl	8002fac <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d901      	bls.n	8003be8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e0b1      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be8:	4b4b      	ldr	r3, [pc, #300]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	f003 0302 	and.w	r3, r3, #2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d0ee      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x37e>
 8003bf4:	e014      	b.n	8003c20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bf6:	f7ff f9d9 	bl	8002fac <HAL_GetTick>
 8003bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bfc:	e00a      	b.n	8003c14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bfe:	f7ff f9d5 	bl	8002fac <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d901      	bls.n	8003c14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e09b      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c14:	4b40      	ldr	r3, [pc, #256]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003c16:	6a1b      	ldr	r3, [r3, #32]
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d1ee      	bne.n	8003bfe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c20:	7dfb      	ldrb	r3, [r7, #23]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d105      	bne.n	8003c32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c26:	4b3c      	ldr	r3, [pc, #240]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003c28:	69db      	ldr	r3, [r3, #28]
 8003c2a:	4a3b      	ldr	r2, [pc, #236]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003c2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f000 8087 	beq.w	8003d4a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c3c:	4b36      	ldr	r3, [pc, #216]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f003 030c 	and.w	r3, r3, #12
 8003c44:	2b08      	cmp	r3, #8
 8003c46:	d061      	beq.n	8003d0c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	69db      	ldr	r3, [r3, #28]
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d146      	bne.n	8003cde <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c50:	4b33      	ldr	r3, [pc, #204]	@ (8003d20 <HAL_RCC_OscConfig+0x4cc>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c56:	f7ff f9a9 	bl	8002fac <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c5c:	e008      	b.n	8003c70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c5e:	f7ff f9a5 	bl	8002fac <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e06d      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c70:	4b29      	ldr	r3, [pc, #164]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d1f0      	bne.n	8003c5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a1b      	ldr	r3, [r3, #32]
 8003c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c84:	d108      	bne.n	8003c98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003c86:	4b24      	ldr	r3, [pc, #144]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	4921      	ldr	r1, [pc, #132]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c98:	4b1f      	ldr	r3, [pc, #124]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a19      	ldr	r1, [r3, #32]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca8:	430b      	orrs	r3, r1
 8003caa:	491b      	ldr	r1, [pc, #108]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cb0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d20 <HAL_RCC_OscConfig+0x4cc>)
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb6:	f7ff f979 	bl	8002fac <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cbe:	f7ff f975 	bl	8002fac <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e03d      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cd0:	4b11      	ldr	r3, [pc, #68]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d0f0      	beq.n	8003cbe <HAL_RCC_OscConfig+0x46a>
 8003cdc:	e035      	b.n	8003d4a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cde:	4b10      	ldr	r3, [pc, #64]	@ (8003d20 <HAL_RCC_OscConfig+0x4cc>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce4:	f7ff f962 	bl	8002fac <HAL_GetTick>
 8003ce8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cea:	e008      	b.n	8003cfe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cec:	f7ff f95e 	bl	8002fac <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e026      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cfe:	4b06      	ldr	r3, [pc, #24]	@ (8003d18 <HAL_RCC_OscConfig+0x4c4>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d1f0      	bne.n	8003cec <HAL_RCC_OscConfig+0x498>
 8003d0a:	e01e      	b.n	8003d4a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	69db      	ldr	r3, [r3, #28]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d107      	bne.n	8003d24 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e019      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
 8003d18:	40021000 	.word	0x40021000
 8003d1c:	40007000 	.word	0x40007000
 8003d20:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d24:	4b0b      	ldr	r3, [pc, #44]	@ (8003d54 <HAL_RCC_OscConfig+0x500>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d106      	bne.n	8003d46 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d001      	beq.n	8003d4a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e000      	b.n	8003d4c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003d4a:	2300      	movs	r3, #0
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3718      	adds	r7, #24
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	40021000 	.word	0x40021000

08003d58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d101      	bne.n	8003d6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e0d0      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d6c:	4b6a      	ldr	r3, [pc, #424]	@ (8003f18 <HAL_RCC_ClockConfig+0x1c0>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d910      	bls.n	8003d9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d7a:	4b67      	ldr	r3, [pc, #412]	@ (8003f18 <HAL_RCC_ClockConfig+0x1c0>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f023 0207 	bic.w	r2, r3, #7
 8003d82:	4965      	ldr	r1, [pc, #404]	@ (8003f18 <HAL_RCC_ClockConfig+0x1c0>)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d8a:	4b63      	ldr	r3, [pc, #396]	@ (8003f18 <HAL_RCC_ClockConfig+0x1c0>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0307 	and.w	r3, r3, #7
 8003d92:	683a      	ldr	r2, [r7, #0]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d001      	beq.n	8003d9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e0b8      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d020      	beq.n	8003dea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0304 	and.w	r3, r3, #4
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d005      	beq.n	8003dc0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003db4:	4b59      	ldr	r3, [pc, #356]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	4a58      	ldr	r2, [pc, #352]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003dba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003dbe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0308 	and.w	r3, r3, #8
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d005      	beq.n	8003dd8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dcc:	4b53      	ldr	r3, [pc, #332]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	4a52      	ldr	r2, [pc, #328]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003dd2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003dd6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dd8:	4b50      	ldr	r3, [pc, #320]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	494d      	ldr	r1, [pc, #308]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d040      	beq.n	8003e78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d107      	bne.n	8003e0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dfe:	4b47      	ldr	r3, [pc, #284]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d115      	bne.n	8003e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e07f      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d107      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e16:	4b41      	ldr	r3, [pc, #260]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d109      	bne.n	8003e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e073      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e26:	4b3d      	ldr	r3, [pc, #244]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e06b      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e36:	4b39      	ldr	r3, [pc, #228]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f023 0203 	bic.w	r2, r3, #3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	4936      	ldr	r1, [pc, #216]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003e44:	4313      	orrs	r3, r2
 8003e46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e48:	f7ff f8b0 	bl	8002fac <HAL_GetTick>
 8003e4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e4e:	e00a      	b.n	8003e66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e50:	f7ff f8ac 	bl	8002fac <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e053      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e66:	4b2d      	ldr	r3, [pc, #180]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f003 020c 	and.w	r2, r3, #12
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d1eb      	bne.n	8003e50 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e78:	4b27      	ldr	r3, [pc, #156]	@ (8003f18 <HAL_RCC_ClockConfig+0x1c0>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0307 	and.w	r3, r3, #7
 8003e80:	683a      	ldr	r2, [r7, #0]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d210      	bcs.n	8003ea8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e86:	4b24      	ldr	r3, [pc, #144]	@ (8003f18 <HAL_RCC_ClockConfig+0x1c0>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f023 0207 	bic.w	r2, r3, #7
 8003e8e:	4922      	ldr	r1, [pc, #136]	@ (8003f18 <HAL_RCC_ClockConfig+0x1c0>)
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e96:	4b20      	ldr	r3, [pc, #128]	@ (8003f18 <HAL_RCC_ClockConfig+0x1c0>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0307 	and.w	r3, r3, #7
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d001      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e032      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0304 	and.w	r3, r3, #4
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d008      	beq.n	8003ec6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003eb4:	4b19      	ldr	r3, [pc, #100]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	4916      	ldr	r1, [pc, #88]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0308 	and.w	r3, r3, #8
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d009      	beq.n	8003ee6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ed2:	4b12      	ldr	r3, [pc, #72]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	00db      	lsls	r3, r3, #3
 8003ee0:	490e      	ldr	r1, [pc, #56]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ee6:	f000 f821 	bl	8003f2c <HAL_RCC_GetSysClockFreq>
 8003eea:	4602      	mov	r2, r0
 8003eec:	4b0b      	ldr	r3, [pc, #44]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c4>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	091b      	lsrs	r3, r3, #4
 8003ef2:	f003 030f 	and.w	r3, r3, #15
 8003ef6:	490a      	ldr	r1, [pc, #40]	@ (8003f20 <HAL_RCC_ClockConfig+0x1c8>)
 8003ef8:	5ccb      	ldrb	r3, [r1, r3]
 8003efa:	fa22 f303 	lsr.w	r3, r2, r3
 8003efe:	4a09      	ldr	r2, [pc, #36]	@ (8003f24 <HAL_RCC_ClockConfig+0x1cc>)
 8003f00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f02:	4b09      	ldr	r3, [pc, #36]	@ (8003f28 <HAL_RCC_ClockConfig+0x1d0>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7ff f80e 	bl	8002f28 <HAL_InitTick>

  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3710      	adds	r7, #16
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	40022000 	.word	0x40022000
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	0800b3f8 	.word	0x0800b3f8
 8003f24:	20000020 	.word	0x20000020
 8003f28:	20000024 	.word	0x20000024

08003f2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f2c:	b490      	push	{r4, r7}
 8003f2e:	b08a      	sub	sp, #40	@ 0x28
 8003f30:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003f32:	4b29      	ldr	r3, [pc, #164]	@ (8003fd8 <HAL_RCC_GetSysClockFreq+0xac>)
 8003f34:	1d3c      	adds	r4, r7, #4
 8003f36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003f3c:	f240 2301 	movw	r3, #513	@ 0x201
 8003f40:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f42:	2300      	movs	r3, #0
 8003f44:	61fb      	str	r3, [r7, #28]
 8003f46:	2300      	movs	r3, #0
 8003f48:	61bb      	str	r3, [r7, #24]
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f4e:	2300      	movs	r3, #0
 8003f50:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003f52:	2300      	movs	r3, #0
 8003f54:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f56:	4b21      	ldr	r3, [pc, #132]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	f003 030c 	and.w	r3, r3, #12
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	d002      	beq.n	8003f6c <HAL_RCC_GetSysClockFreq+0x40>
 8003f66:	2b08      	cmp	r3, #8
 8003f68:	d003      	beq.n	8003f72 <HAL_RCC_GetSysClockFreq+0x46>
 8003f6a:	e02b      	b.n	8003fc4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f6c:	4b1c      	ldr	r3, [pc, #112]	@ (8003fe0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003f6e:	623b      	str	r3, [r7, #32]
      break;
 8003f70:	e02b      	b.n	8003fca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	0c9b      	lsrs	r3, r3, #18
 8003f76:	f003 030f 	and.w	r3, r3, #15
 8003f7a:	3328      	adds	r3, #40	@ 0x28
 8003f7c:	443b      	add	r3, r7
 8003f7e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003f82:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d012      	beq.n	8003fb4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f8e:	4b13      	ldr	r3, [pc, #76]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	0c5b      	lsrs	r3, r3, #17
 8003f94:	f003 0301 	and.w	r3, r3, #1
 8003f98:	3328      	adds	r3, #40	@ 0x28
 8003f9a:	443b      	add	r3, r7
 8003f9c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003fa0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	4a0e      	ldr	r2, [pc, #56]	@ (8003fe0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003fa6:	fb03 f202 	mul.w	r2, r3, r2
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fb2:	e004      	b.n	8003fbe <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	4a0b      	ldr	r2, [pc, #44]	@ (8003fe4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fb8:	fb02 f303 	mul.w	r3, r2, r3
 8003fbc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 8003fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc0:	623b      	str	r3, [r7, #32]
      break;
 8003fc2:	e002      	b.n	8003fca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003fc4:	4b06      	ldr	r3, [pc, #24]	@ (8003fe0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003fc6:	623b      	str	r3, [r7, #32]
      break;
 8003fc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fca:	6a3b      	ldr	r3, [r7, #32]
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3728      	adds	r7, #40	@ 0x28
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bc90      	pop	{r4, r7}
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop
 8003fd8:	0800b348 	.word	0x0800b348
 8003fdc:	40021000 	.word	0x40021000
 8003fe0:	007a1200 	.word	0x007a1200
 8003fe4:	003d0900 	.word	0x003d0900

08003fe8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fec:	4b02      	ldr	r3, [pc, #8]	@ (8003ff8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003fee:	681b      	ldr	r3, [r3, #0]
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bc80      	pop	{r7}
 8003ff6:	4770      	bx	lr
 8003ff8:	20000020 	.word	0x20000020

08003ffc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004000:	f7ff fff2 	bl	8003fe8 <HAL_RCC_GetHCLKFreq>
 8004004:	4602      	mov	r2, r0
 8004006:	4b05      	ldr	r3, [pc, #20]	@ (800401c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	0a1b      	lsrs	r3, r3, #8
 800400c:	f003 0307 	and.w	r3, r3, #7
 8004010:	4903      	ldr	r1, [pc, #12]	@ (8004020 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004012:	5ccb      	ldrb	r3, [r1, r3]
 8004014:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004018:	4618      	mov	r0, r3
 800401a:	bd80      	pop	{r7, pc}
 800401c:	40021000 	.word	0x40021000
 8004020:	0800b408 	.word	0x0800b408

08004024 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004028:	f7ff ffde 	bl	8003fe8 <HAL_RCC_GetHCLKFreq>
 800402c:	4602      	mov	r2, r0
 800402e:	4b05      	ldr	r3, [pc, #20]	@ (8004044 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	0adb      	lsrs	r3, r3, #11
 8004034:	f003 0307 	and.w	r3, r3, #7
 8004038:	4903      	ldr	r1, [pc, #12]	@ (8004048 <HAL_RCC_GetPCLK2Freq+0x24>)
 800403a:	5ccb      	ldrb	r3, [r1, r3]
 800403c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004040:	4618      	mov	r0, r3
 8004042:	bd80      	pop	{r7, pc}
 8004044:	40021000 	.word	0x40021000
 8004048:	0800b408 	.word	0x0800b408

0800404c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800404c:	b480      	push	{r7}
 800404e:	b085      	sub	sp, #20
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004054:	4b0a      	ldr	r3, [pc, #40]	@ (8004080 <RCC_Delay+0x34>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a0a      	ldr	r2, [pc, #40]	@ (8004084 <RCC_Delay+0x38>)
 800405a:	fba2 2303 	umull	r2, r3, r2, r3
 800405e:	0a5b      	lsrs	r3, r3, #9
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	fb02 f303 	mul.w	r3, r2, r3
 8004066:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004068:	bf00      	nop
  }
  while (Delay --);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	1e5a      	subs	r2, r3, #1
 800406e:	60fa      	str	r2, [r7, #12]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1f9      	bne.n	8004068 <RCC_Delay+0x1c>
}
 8004074:	bf00      	nop
 8004076:	bf00      	nop
 8004078:	3714      	adds	r7, #20
 800407a:	46bd      	mov	sp, r7
 800407c:	bc80      	pop	{r7}
 800407e:	4770      	bx	lr
 8004080:	20000020 	.word	0x20000020
 8004084:	10624dd3 	.word	0x10624dd3

08004088 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e01d      	b.n	80040d6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d106      	bne.n	80040b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 f815 	bl	80040de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2202      	movs	r2, #2
 80040b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	3304      	adds	r3, #4
 80040c4:	4619      	mov	r1, r3
 80040c6:	4610      	mov	r0, r2
 80040c8:	f000 f836 	bl	8004138 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3708      	adds	r7, #8
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80040de:	b480      	push	{r7}
 80040e0:	b083      	sub	sp, #12
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80040e6:	bf00      	nop
 80040e8:	370c      	adds	r7, #12
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bc80      	pop	{r7}
 80040ee:	4770      	bx	lr

080040f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b085      	sub	sp, #20
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68da      	ldr	r2, [r3, #12]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f042 0201 	orr.w	r2, r2, #1
 8004106:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f003 0307 	and.w	r3, r3, #7
 8004112:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2b06      	cmp	r3, #6
 8004118:	d007      	beq.n	800412a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f042 0201 	orr.w	r2, r2, #1
 8004128:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	3714      	adds	r7, #20
 8004130:	46bd      	mov	sp, r7
 8004132:	bc80      	pop	{r7}
 8004134:	4770      	bx	lr
	...

08004138 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004138:	b480      	push	{r7}
 800413a:	b085      	sub	sp, #20
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a29      	ldr	r2, [pc, #164]	@ (80041f0 <TIM_Base_SetConfig+0xb8>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d00b      	beq.n	8004168 <TIM_Base_SetConfig+0x30>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004156:	d007      	beq.n	8004168 <TIM_Base_SetConfig+0x30>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a26      	ldr	r2, [pc, #152]	@ (80041f4 <TIM_Base_SetConfig+0xbc>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d003      	beq.n	8004168 <TIM_Base_SetConfig+0x30>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	4a25      	ldr	r2, [pc, #148]	@ (80041f8 <TIM_Base_SetConfig+0xc0>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d108      	bne.n	800417a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800416e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	68fa      	ldr	r2, [r7, #12]
 8004176:	4313      	orrs	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a1c      	ldr	r2, [pc, #112]	@ (80041f0 <TIM_Base_SetConfig+0xb8>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d00b      	beq.n	800419a <TIM_Base_SetConfig+0x62>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004188:	d007      	beq.n	800419a <TIM_Base_SetConfig+0x62>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a19      	ldr	r2, [pc, #100]	@ (80041f4 <TIM_Base_SetConfig+0xbc>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d003      	beq.n	800419a <TIM_Base_SetConfig+0x62>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a18      	ldr	r2, [pc, #96]	@ (80041f8 <TIM_Base_SetConfig+0xc0>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d108      	bne.n	80041ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	68fa      	ldr	r2, [r7, #12]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	68fa      	ldr	r2, [r7, #12]
 80041be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	689a      	ldr	r2, [r3, #8]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a07      	ldr	r2, [pc, #28]	@ (80041f0 <TIM_Base_SetConfig+0xb8>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d103      	bne.n	80041e0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	691a      	ldr	r2, [r3, #16]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	615a      	str	r2, [r3, #20]
}
 80041e6:	bf00      	nop
 80041e8:	3714      	adds	r7, #20
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bc80      	pop	{r7}
 80041ee:	4770      	bx	lr
 80041f0:	40012c00 	.word	0x40012c00
 80041f4:	40000400 	.word	0x40000400
 80041f8:	40000800 	.word	0x40000800

080041fc <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e03f      	b.n	800428e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004214:	b2db      	uxtb	r3, r3
 8004216:	2b00      	cmp	r3, #0
 8004218:	d106      	bne.n	8004228 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f7fe fb04 	bl	8002830 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2224      	movs	r2, #36	@ 0x24
 800422c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	68da      	ldr	r2, [r3, #12]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800423e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f000 fae3 	bl	800480c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	691a      	ldr	r2, [r3, #16]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004254:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	695a      	ldr	r2, [r3, #20]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004264:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	68da      	ldr	r2, [r3, #12]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004274:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2220      	movs	r2, #32
 8004280:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2220      	movs	r2, #32
 8004288:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  
  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3708      	adds	r7, #8
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}

08004296 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004296:	b480      	push	{r7}
 8004298:	b085      	sub	sp, #20
 800429a:	af00      	add	r7, sp, #0
 800429c:	60f8      	str	r0, [r7, #12]
 800429e:	60b9      	str	r1, [r7, #8]
 80042a0:	4613      	mov	r3, r2
 80042a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b20      	cmp	r3, #32
 80042ae:	d130      	bne.n	8004312 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d002      	beq.n	80042bc <HAL_UART_Transmit_IT+0x26>
 80042b6:	88fb      	ldrh	r3, [r7, #6]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d101      	bne.n	80042c0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e029      	b.n	8004314 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d101      	bne.n	80042ce <HAL_UART_Transmit_IT+0x38>
 80042ca:	2302      	movs	r3, #2
 80042cc:	e022      	b.n	8004314 <HAL_UART_Transmit_IT+0x7e>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pTxBuffPtr = pData;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	68ba      	ldr	r2, [r7, #8]
 80042da:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	88fa      	ldrh	r2, [r7, #6]
 80042e0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	88fa      	ldrh	r2, [r7, #6]
 80042e6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2200      	movs	r2, #0
 80042ec:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2221      	movs	r2, #33	@ 0x21
 80042f2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68da      	ldr	r2, [r3, #12]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800430c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800430e:	2300      	movs	r3, #0
 8004310:	e000      	b.n	8004314 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004312:	2302      	movs	r3, #2
  }
}
 8004314:	4618      	mov	r0, r3
 8004316:	3714      	adds	r7, #20
 8004318:	46bd      	mov	sp, r7
 800431a:	bc80      	pop	{r7}
 800431c:	4770      	bx	lr

0800431e <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800431e:	b480      	push	{r7}
 8004320:	b085      	sub	sp, #20
 8004322:	af00      	add	r7, sp, #0
 8004324:	60f8      	str	r0, [r7, #12]
 8004326:	60b9      	str	r1, [r7, #8]
 8004328:	4613      	mov	r3, r2
 800432a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004332:	b2db      	uxtb	r3, r3
 8004334:	2b20      	cmp	r3, #32
 8004336:	d140      	bne.n	80043ba <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d002      	beq.n	8004344 <HAL_UART_Receive_IT+0x26>
 800433e:	88fb      	ldrh	r3, [r7, #6]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d101      	bne.n	8004348 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e039      	b.n	80043bc <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800434e:	2b01      	cmp	r3, #1
 8004350:	d101      	bne.n	8004356 <HAL_UART_Receive_IT+0x38>
 8004352:	2302      	movs	r3, #2
 8004354:	e032      	b.n	80043bc <HAL_UART_Receive_IT+0x9e>
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2201      	movs	r2, #1
 800435a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pRxBuffPtr = pData;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	629a      	str	r2, [r3, #40]	@ 0x28
    huart->RxXferSize = Size;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	88fa      	ldrh	r2, [r7, #6]
 8004368:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	88fa      	ldrh	r2, [r7, #6]
 800436e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2222      	movs	r2, #34	@ 0x22
 800437a:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68da      	ldr	r2, [r3, #12]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004394:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	695a      	ldr	r2, [r3, #20]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f042 0201 	orr.w	r2, r2, #1
 80043a4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68da      	ldr	r2, [r3, #12]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f042 0220 	orr.w	r2, r2, #32
 80043b4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80043b6:	2300      	movs	r3, #0
 80043b8:	e000      	b.n	80043bc <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80043ba:	2302      	movs	r3, #2
  }
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3714      	adds	r7, #20
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bc80      	pop	{r7}
 80043c4:	4770      	bx	lr
	...

080043c8 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b088      	sub	sp, #32
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 80043ec:	2300      	movs	r3, #0
 80043ee:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f003 030f 	and.w	r3, r3, #15
 80043f6:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d10d      	bne.n	800441a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	f003 0320 	and.w	r3, r3, #32
 8004404:	2b00      	cmp	r3, #0
 8004406:	d008      	beq.n	800441a <HAL_UART_IRQHandler+0x52>
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	f003 0320 	and.w	r3, r3, #32
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f979 	bl	800470a <UART_Receive_IT>
      return;
 8004418:	e0cb      	b.n	80045b2 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	2b00      	cmp	r3, #0
 800441e:	f000 80ab 	beq.w	8004578 <HAL_UART_IRQHandler+0x1b0>
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	f003 0301 	and.w	r3, r3, #1
 8004428:	2b00      	cmp	r3, #0
 800442a:	d105      	bne.n	8004438 <HAL_UART_IRQHandler+0x70>
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004432:	2b00      	cmp	r3, #0
 8004434:	f000 80a0 	beq.w	8004578 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	f003 0301 	and.w	r3, r3, #1
 800443e:	2b00      	cmp	r3, #0
 8004440:	d00a      	beq.n	8004458 <HAL_UART_IRQHandler+0x90>
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004448:	2b00      	cmp	r3, #0
 800444a:	d005      	beq.n	8004458 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004450:	f043 0201 	orr.w	r2, r3, #1
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	f003 0304 	and.w	r3, r3, #4
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00a      	beq.n	8004478 <HAL_UART_IRQHandler+0xb0>
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	f003 0301 	and.w	r3, r3, #1
 8004468:	2b00      	cmp	r3, #0
 800446a:	d005      	beq.n	8004478 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004470:	f043 0202 	orr.w	r2, r3, #2
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00a      	beq.n	8004498 <HAL_UART_IRQHandler+0xd0>
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	f003 0301 	and.w	r3, r3, #1
 8004488:	2b00      	cmp	r3, #0
 800448a:	d005      	beq.n	8004498 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004490:	f043 0204 	orr.w	r2, r3, #4
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004498:	69fb      	ldr	r3, [r7, #28]
 800449a:	f003 0308 	and.w	r3, r3, #8
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00a      	beq.n	80044b8 <HAL_UART_IRQHandler+0xf0>
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	f003 0301 	and.w	r3, r3, #1
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d005      	beq.n	80044b8 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044b0:	f043 0208 	orr.w	r2, r3, #8
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d077      	beq.n	80045b0 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	f003 0320 	and.w	r3, r3, #32
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d007      	beq.n	80044da <HAL_UART_IRQHandler+0x112>
 80044ca:	69bb      	ldr	r3, [r7, #24]
 80044cc:	f003 0320 	and.w	r3, r3, #32
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d002      	beq.n	80044da <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 f918 	bl	800470a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	695b      	ldr	r3, [r3, #20]
 80044e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	bf14      	ite	ne
 80044e8:	2301      	movne	r3, #1
 80044ea:	2300      	moveq	r3, #0
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044f4:	f003 0308 	and.w	r3, r3, #8
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d102      	bne.n	8004502 <HAL_UART_IRQHandler+0x13a>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d031      	beq.n	8004566 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 f863 	bl	80045ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	695b      	ldr	r3, [r3, #20]
 800450e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004512:	2b00      	cmp	r3, #0
 8004514:	d023      	beq.n	800455e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	695a      	ldr	r2, [r3, #20]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004524:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800452a:	2b00      	cmp	r3, #0
 800452c:	d013      	beq.n	8004556 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004532:	4a21      	ldr	r2, [pc, #132]	@ (80045b8 <HAL_UART_IRQHandler+0x1f0>)
 8004534:	635a      	str	r2, [r3, #52]	@ 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800453a:	4618      	mov	r0, r3
 800453c:	f7fe fe5a 	bl	80031f4 <HAL_DMA_Abort_IT>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d016      	beq.n	8004574 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800454a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004550:	4610      	mov	r0, r2
 8004552:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004554:	e00e      	b.n	8004574 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f7fe fa42 	bl	80029e0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800455c:	e00a      	b.n	8004574 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f7fe fa3e 	bl	80029e0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004564:	e006      	b.n	8004574 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f7fe fa3a 	bl	80029e0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
    return;
 8004572:	e01d      	b.n	80045b0 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004574:	bf00      	nop
    return;
 8004576:	e01b      	b.n	80045b0 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800457e:	2b00      	cmp	r3, #0
 8004580:	d008      	beq.n	8004594 <HAL_UART_IRQHandler+0x1cc>
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004588:	2b00      	cmp	r3, #0
 800458a:	d003      	beq.n	8004594 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 f84f 	bl	8004630 <UART_Transmit_IT>
    return;
 8004592:	e00e      	b.n	80045b2 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800459a:	2b00      	cmp	r3, #0
 800459c:	d009      	beq.n	80045b2 <HAL_UART_IRQHandler+0x1ea>
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d004      	beq.n	80045b2 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 f896 	bl	80046da <UART_EndTransmit_IT>
    return;
 80045ae:	e000      	b.n	80045b2 <HAL_UART_IRQHandler+0x1ea>
    return;
 80045b0:	bf00      	nop
  }
}
 80045b2:	3720      	adds	r7, #32
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	08004609 	.word	0x08004609

080045bc <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bc80      	pop	{r7}
 80045cc:	4770      	bx	lr

080045ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045ce:	b480      	push	{r7}
 80045d0:	b083      	sub	sp, #12
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68da      	ldr	r2, [r3, #12]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 80045e4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	695a      	ldr	r2, [r3, #20]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 0201 	bic.w	r2, r2, #1
 80045f4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2220      	movs	r2, #32
 80045fa:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
}
 80045fe:	bf00      	nop
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	bc80      	pop	{r7}
 8004606:	4770      	bx	lr

08004608 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004614:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2200      	movs	r2, #0
 8004620:	84da      	strh	r2, [r3, #38]	@ 0x26

  HAL_UART_ErrorCallback(huart);
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f7fe f9dc 	bl	80029e0 <HAL_UART_ErrorCallback>
}
 8004628:	bf00      	nop
 800462a:	3710      	adds	r7, #16
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}

08004630 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004630:	b480      	push	{r7}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b21      	cmp	r3, #33	@ 0x21
 8004642:	d144      	bne.n	80046ce <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800464c:	d11a      	bne.n	8004684 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a1b      	ldr	r3, [r3, #32]
 8004652:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	881b      	ldrh	r3, [r3, #0]
 8004658:	461a      	mov	r2, r3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004662:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	691b      	ldr	r3, [r3, #16]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d105      	bne.n	8004678 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a1b      	ldr	r3, [r3, #32]
 8004670:	1c9a      	adds	r2, r3, #2
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	621a      	str	r2, [r3, #32]
 8004676:	e00e      	b.n	8004696 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a1b      	ldr	r3, [r3, #32]
 800467c:	1c5a      	adds	r2, r3, #1
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	621a      	str	r2, [r3, #32]
 8004682:	e008      	b.n	8004696 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a1b      	ldr	r3, [r3, #32]
 8004688:	1c59      	adds	r1, r3, #1
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	6211      	str	r1, [r2, #32]
 800468e:	781a      	ldrb	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800469a:	b29b      	uxth	r3, r3
 800469c:	3b01      	subs	r3, #1
 800469e:	b29b      	uxth	r3, r3
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	4619      	mov	r1, r3
 80046a4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10f      	bne.n	80046ca <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68da      	ldr	r2, [r3, #12]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80046b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68da      	ldr	r2, [r3, #12]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046ca:	2300      	movs	r3, #0
 80046cc:	e000      	b.n	80046d0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80046ce:	2302      	movs	r3, #2
  }
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3714      	adds	r7, #20
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bc80      	pop	{r7}
 80046d8:	4770      	bx	lr

080046da <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b082      	sub	sp, #8
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68da      	ldr	r2, [r3, #12]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046f0:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2220      	movs	r2, #32
 80046f6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  HAL_UART_TxCpltCallback(huart);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7ff ff5e 	bl	80045bc <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3708      	adds	r7, #8
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}

0800470a <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800470a:	b580      	push	{r7, lr}
 800470c:	b084      	sub	sp, #16
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004718:	b2db      	uxtb	r3, r3
 800471a:	2b22      	cmp	r3, #34	@ 0x22
 800471c:	d171      	bne.n	8004802 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004726:	d123      	bne.n	8004770 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800472c:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10e      	bne.n	8004754 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	b29b      	uxth	r3, r3
 800473e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004742:	b29a      	uxth	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800474c:	1c9a      	adds	r2, r3, #2
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	629a      	str	r2, [r3, #40]	@ 0x28
 8004752:	e029      	b.n	80047a8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	b29b      	uxth	r3, r3
 800475c:	b2db      	uxtb	r3, r3
 800475e:	b29a      	uxth	r2, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004768:	1c5a      	adds	r2, r3, #1
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	629a      	str	r2, [r3, #40]	@ 0x28
 800476e:	e01b      	b.n	80047a8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	691b      	ldr	r3, [r3, #16]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d10a      	bne.n	800478e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6858      	ldr	r0, [r3, #4]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004782:	1c59      	adds	r1, r3, #1
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	6291      	str	r1, [r2, #40]	@ 0x28
 8004788:	b2c2      	uxtb	r2, r0
 800478a:	701a      	strb	r2, [r3, #0]
 800478c:	e00c      	b.n	80047a8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	b2da      	uxtb	r2, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800479a:	1c58      	adds	r0, r3, #1
 800479c:	6879      	ldr	r1, [r7, #4]
 800479e:	6288      	str	r0, [r1, #40]	@ 0x28
 80047a0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80047a4:	b2d2      	uxtb	r2, r2
 80047a6:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	3b01      	subs	r3, #1
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	4619      	mov	r1, r3
 80047b6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d120      	bne.n	80047fe <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68da      	ldr	r2, [r3, #12]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0220 	bic.w	r2, r2, #32
 80047ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68da      	ldr	r2, [r3, #12]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047da:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	695a      	ldr	r2, [r3, #20]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f022 0201 	bic.w	r2, r2, #1
 80047ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2220      	movs	r2, #32
 80047f0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

      HAL_UART_RxCpltCallback(huart);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f7fd ffbb 	bl	8002770 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80047fa:	2300      	movs	r3, #0
 80047fc:	e002      	b.n	8004804 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80047fe:	2300      	movs	r3, #0
 8004800:	e000      	b.n	8004804 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004802:	2302      	movs	r3, #2
  }
}
 8004804:	4618      	mov	r0, r3
 8004806:	3710      	adds	r7, #16
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800480c:	b5b0      	push	{r4, r5, r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004814:	2300      	movs	r3, #0
 8004816:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	68da      	ldr	r2, [r3, #12]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	430a      	orrs	r2, r1
 800482c:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	689a      	ldr	r2, [r3, #8]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	431a      	orrs	r2, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	695b      	ldr	r3, [r3, #20]
 800483c:	4313      	orrs	r3, r2
 800483e:	68fa      	ldr	r2, [r7, #12]
 8004840:	4313      	orrs	r3, r2
 8004842:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800484e:	f023 030c 	bic.w	r3, r3, #12
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	6812      	ldr	r2, [r2, #0]
 8004856:	68f9      	ldr	r1, [r7, #12]
 8004858:	430b      	orrs	r3, r1
 800485a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	699a      	ldr	r2, [r3, #24]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	430a      	orrs	r2, r1
 8004870:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a6f      	ldr	r2, [pc, #444]	@ (8004a34 <UART_SetConfig+0x228>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d16b      	bne.n	8004954 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800487c:	f7ff fbd2 	bl	8004024 <HAL_RCC_GetPCLK2Freq>
 8004880:	4602      	mov	r2, r0
 8004882:	4613      	mov	r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	4413      	add	r3, r2
 8004888:	009a      	lsls	r2, r3, #2
 800488a:	441a      	add	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	fbb2 f3f3 	udiv	r3, r2, r3
 8004896:	4a68      	ldr	r2, [pc, #416]	@ (8004a38 <UART_SetConfig+0x22c>)
 8004898:	fba2 2303 	umull	r2, r3, r2, r3
 800489c:	095b      	lsrs	r3, r3, #5
 800489e:	011c      	lsls	r4, r3, #4
 80048a0:	f7ff fbc0 	bl	8004024 <HAL_RCC_GetPCLK2Freq>
 80048a4:	4602      	mov	r2, r0
 80048a6:	4613      	mov	r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	4413      	add	r3, r2
 80048ac:	009a      	lsls	r2, r3, #2
 80048ae:	441a      	add	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	fbb2 f5f3 	udiv	r5, r2, r3
 80048ba:	f7ff fbb3 	bl	8004024 <HAL_RCC_GetPCLK2Freq>
 80048be:	4602      	mov	r2, r0
 80048c0:	4613      	mov	r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	4413      	add	r3, r2
 80048c6:	009a      	lsls	r2, r3, #2
 80048c8:	441a      	add	r2, r3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048d4:	4a58      	ldr	r2, [pc, #352]	@ (8004a38 <UART_SetConfig+0x22c>)
 80048d6:	fba2 2303 	umull	r2, r3, r2, r3
 80048da:	095b      	lsrs	r3, r3, #5
 80048dc:	2264      	movs	r2, #100	@ 0x64
 80048de:	fb02 f303 	mul.w	r3, r2, r3
 80048e2:	1aeb      	subs	r3, r5, r3
 80048e4:	011b      	lsls	r3, r3, #4
 80048e6:	3332      	adds	r3, #50	@ 0x32
 80048e8:	4a53      	ldr	r2, [pc, #332]	@ (8004a38 <UART_SetConfig+0x22c>)
 80048ea:	fba2 2303 	umull	r2, r3, r2, r3
 80048ee:	095b      	lsrs	r3, r3, #5
 80048f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048f4:	441c      	add	r4, r3
 80048f6:	f7ff fb95 	bl	8004024 <HAL_RCC_GetPCLK2Freq>
 80048fa:	4602      	mov	r2, r0
 80048fc:	4613      	mov	r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	4413      	add	r3, r2
 8004902:	009a      	lsls	r2, r3, #2
 8004904:	441a      	add	r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	fbb2 f5f3 	udiv	r5, r2, r3
 8004910:	f7ff fb88 	bl	8004024 <HAL_RCC_GetPCLK2Freq>
 8004914:	4602      	mov	r2, r0
 8004916:	4613      	mov	r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	4413      	add	r3, r2
 800491c:	009a      	lsls	r2, r3, #2
 800491e:	441a      	add	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	fbb2 f3f3 	udiv	r3, r2, r3
 800492a:	4a43      	ldr	r2, [pc, #268]	@ (8004a38 <UART_SetConfig+0x22c>)
 800492c:	fba2 2303 	umull	r2, r3, r2, r3
 8004930:	095b      	lsrs	r3, r3, #5
 8004932:	2264      	movs	r2, #100	@ 0x64
 8004934:	fb02 f303 	mul.w	r3, r2, r3
 8004938:	1aeb      	subs	r3, r5, r3
 800493a:	011b      	lsls	r3, r3, #4
 800493c:	3332      	adds	r3, #50	@ 0x32
 800493e:	4a3e      	ldr	r2, [pc, #248]	@ (8004a38 <UART_SetConfig+0x22c>)
 8004940:	fba2 2303 	umull	r2, r3, r2, r3
 8004944:	095b      	lsrs	r3, r3, #5
 8004946:	f003 020f 	and.w	r2, r3, #15
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4422      	add	r2, r4
 8004950:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004952:	e06a      	b.n	8004a2a <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004954:	f7ff fb52 	bl	8003ffc <HAL_RCC_GetPCLK1Freq>
 8004958:	4602      	mov	r2, r0
 800495a:	4613      	mov	r3, r2
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	4413      	add	r3, r2
 8004960:	009a      	lsls	r2, r3, #2
 8004962:	441a      	add	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	fbb2 f3f3 	udiv	r3, r2, r3
 800496e:	4a32      	ldr	r2, [pc, #200]	@ (8004a38 <UART_SetConfig+0x22c>)
 8004970:	fba2 2303 	umull	r2, r3, r2, r3
 8004974:	095b      	lsrs	r3, r3, #5
 8004976:	011c      	lsls	r4, r3, #4
 8004978:	f7ff fb40 	bl	8003ffc <HAL_RCC_GetPCLK1Freq>
 800497c:	4602      	mov	r2, r0
 800497e:	4613      	mov	r3, r2
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	4413      	add	r3, r2
 8004984:	009a      	lsls	r2, r3, #2
 8004986:	441a      	add	r2, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004992:	f7ff fb33 	bl	8003ffc <HAL_RCC_GetPCLK1Freq>
 8004996:	4602      	mov	r2, r0
 8004998:	4613      	mov	r3, r2
 800499a:	009b      	lsls	r3, r3, #2
 800499c:	4413      	add	r3, r2
 800499e:	009a      	lsls	r2, r3, #2
 80049a0:	441a      	add	r2, r3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ac:	4a22      	ldr	r2, [pc, #136]	@ (8004a38 <UART_SetConfig+0x22c>)
 80049ae:	fba2 2303 	umull	r2, r3, r2, r3
 80049b2:	095b      	lsrs	r3, r3, #5
 80049b4:	2264      	movs	r2, #100	@ 0x64
 80049b6:	fb02 f303 	mul.w	r3, r2, r3
 80049ba:	1aeb      	subs	r3, r5, r3
 80049bc:	011b      	lsls	r3, r3, #4
 80049be:	3332      	adds	r3, #50	@ 0x32
 80049c0:	4a1d      	ldr	r2, [pc, #116]	@ (8004a38 <UART_SetConfig+0x22c>)
 80049c2:	fba2 2303 	umull	r2, r3, r2, r3
 80049c6:	095b      	lsrs	r3, r3, #5
 80049c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049cc:	441c      	add	r4, r3
 80049ce:	f7ff fb15 	bl	8003ffc <HAL_RCC_GetPCLK1Freq>
 80049d2:	4602      	mov	r2, r0
 80049d4:	4613      	mov	r3, r2
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	4413      	add	r3, r2
 80049da:	009a      	lsls	r2, r3, #2
 80049dc:	441a      	add	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	fbb2 f5f3 	udiv	r5, r2, r3
 80049e8:	f7ff fb08 	bl	8003ffc <HAL_RCC_GetPCLK1Freq>
 80049ec:	4602      	mov	r2, r0
 80049ee:	4613      	mov	r3, r2
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	4413      	add	r3, r2
 80049f4:	009a      	lsls	r2, r3, #2
 80049f6:	441a      	add	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a02:	4a0d      	ldr	r2, [pc, #52]	@ (8004a38 <UART_SetConfig+0x22c>)
 8004a04:	fba2 2303 	umull	r2, r3, r2, r3
 8004a08:	095b      	lsrs	r3, r3, #5
 8004a0a:	2264      	movs	r2, #100	@ 0x64
 8004a0c:	fb02 f303 	mul.w	r3, r2, r3
 8004a10:	1aeb      	subs	r3, r5, r3
 8004a12:	011b      	lsls	r3, r3, #4
 8004a14:	3332      	adds	r3, #50	@ 0x32
 8004a16:	4a08      	ldr	r2, [pc, #32]	@ (8004a38 <UART_SetConfig+0x22c>)
 8004a18:	fba2 2303 	umull	r2, r3, r2, r3
 8004a1c:	095b      	lsrs	r3, r3, #5
 8004a1e:	f003 020f 	and.w	r2, r3, #15
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4422      	add	r2, r4
 8004a28:	609a      	str	r2, [r3, #8]
}
 8004a2a:	bf00      	nop
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bdb0      	pop	{r4, r5, r7, pc}
 8004a32:	bf00      	nop
 8004a34:	40013800 	.word	0x40013800
 8004a38:	51eb851f 	.word	0x51eb851f

08004a3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004a3c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004a3e:	e003      	b.n	8004a48 <LoopCopyDataInit>

08004a40 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004a40:	4b12      	ldr	r3, [pc, #72]	@ (8004a8c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8004a42:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004a44:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004a46:	3104      	adds	r1, #4

08004a48 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004a48:	4811      	ldr	r0, [pc, #68]	@ (8004a90 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8004a4a:	4b12      	ldr	r3, [pc, #72]	@ (8004a94 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8004a4c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004a4e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004a50:	d3f6      	bcc.n	8004a40 <CopyDataInit>
  ldr r2, =_sbss
 8004a52:	4a11      	ldr	r2, [pc, #68]	@ (8004a98 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8004a54:	e002      	b.n	8004a5c <LoopFillZerobss>

08004a56 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004a56:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004a58:	f842 3b04 	str.w	r3, [r2], #4

08004a5c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8004a9c <LoopPaintStack+0x30>)
  cmp r2, r3
 8004a5e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004a60:	d3f9      	bcc.n	8004a56 <FillZerobss>

  ldr r3, =0x55555555
 8004a62:	f04f 3355 	mov.w	r3, #1431655765	@ 0x55555555
  sub ip, sp, #4
 8004a66:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8004a6a:	4a0c      	ldr	r2, [pc, #48]	@ (8004a9c <LoopPaintStack+0x30>)

08004a6c <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8004a6c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8004a70:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8004a72:	d1fb      	bne.n	8004a6c <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004a74:	f7fe f950 	bl	8002d18 <SystemInit>
    bl  SystemCoreClockUpdate
 8004a78:	f7fe f982 	bl	8002d80 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8004a7c:	f7fc ff54 	bl	8001928 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8004a80:	f000 fdd4 	bl	800562c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004a84:	f000 f81c 	bl	8004ac0 <main>
  b Infinite_Loop
 8004a88:	f000 b80a 	b.w	8004aa0 <Default_Handler>
  ldr r3, =_sidata
 8004a8c:	0800b7d4 	.word	0x0800b7d4
  ldr r0, =_sdata
 8004a90:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004a94:	200006e0 	.word	0x200006e0
  ldr r2, =_sbss
 8004a98:	200006e0 	.word	0x200006e0
  ldr r3, = _ebss
 8004a9c:	20000fac 	.word	0x20000fac

08004aa0 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004aa0:	e7fe      	b.n	8004aa0 <Default_Handler>

08004aa2 <UART_full_init>:

#include "stm32f103xb.h"
#include "HC-SR04/HCSR04.h" // on évite les warnings dégeulasses


void UART_full_init(void){
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	af00      	add	r7, sp, #0
	//Initialisation de l'UART2 � la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas reli�es jusqu'au connecteur de la Nucleo.
		//Ces broches sont redirig�es vers la sonde de d�bogage, la liaison UART �tant ensuite encapsul�e sur l'USB vers le PC de d�veloppement.
	UART_init(UART2_ID,115200);
 8004aa6:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8004aaa:	2001      	movs	r0, #1
 8004aac:	f7fd fc82 	bl	80023b4 <UART_init>

	//"Indique que les printf sortent vers le p�riph�rique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	2101      	movs	r1, #1
 8004ab4:	2001      	movs	r0, #1
 8004ab6:	f7fc fff9 	bl	8001aac <SYS_set_std_usart>
};
 8004aba:	bf00      	nop
 8004abc:	bd80      	pop	{r7, pc}
	...

08004ac0 <main>:

int main(void)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	af00      	add	r7, sp, #0

	// uint16_t distance;
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi�re �tape de la fonction main().
	HAL_Init();
 8004ac4:	f7fe fa1a 	bl	8002efc <HAL_Init>

	//Initialisation du de l'interfaçage UART.
	UART_full_init();
 8004ac8:	f7ff ffeb 	bl	8004aa2 <UART_full_init>

	while (1)
	{
//		HCSR04_process_main();
		HCSRO4_mesures(GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6);
 8004acc:	2340      	movs	r3, #64	@ 0x40
 8004ace:	4a03      	ldr	r2, [pc, #12]	@ (8004adc <main+0x1c>)
 8004ad0:	2180      	movs	r1, #128	@ 0x80
 8004ad2:	4803      	ldr	r0, [pc, #12]	@ (8004ae0 <main+0x20>)
 8004ad4:	f000 f806 	bl	8004ae4 <HCSRO4_mesures>
 8004ad8:	e7f8      	b.n	8004acc <main+0xc>
 8004ada:	bf00      	nop
 8004adc:	40010c00 	.word	0x40010c00
 8004ae0:	40011000 	.word	0x40011000

08004ae4 <HCSRO4_mesures>:
#define PERIOD_MEASURE			100
#define NB_MEASURES				10


uint16_t HCSRO4_mesures(GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b088      	sub	sp, #32
 8004ae8:	af02      	add	r7, sp, #8
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	607a      	str	r2, [r7, #4]
 8004aee:	461a      	mov	r2, r3
 8004af0:	460b      	mov	r3, r1
 8004af2:	817b      	strh	r3, [r7, #10]
 8004af4:	4613      	mov	r3, r2
 8004af6:	813b      	strh	r3, [r7, #8]
	static uint32_t tlocal;
	static uint8_t id_sensor;
	uint16_t distance;

	//ne pas oublier d'appeler en t�che de fond cette fonction.
	HCSR04_process_main();
 8004af8:	f7fc fb00 	bl	80010fc <HCSR04_process_main>


	switch(state)
 8004afc:	4b45      	ldr	r3, [pc, #276]	@ (8004c14 <HCSRO4_mesures+0x130>)
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	2b05      	cmp	r3, #5
 8004b02:	d87d      	bhi.n	8004c00 <HCSRO4_mesures+0x11c>
 8004b04:	a201      	add	r2, pc, #4	@ (adr r2, 8004b0c <HCSRO4_mesures+0x28>)
 8004b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b0a:	bf00      	nop
 8004b0c:	08004b25 	.word	0x08004b25
 8004b10:	08004c01 	.word	0x08004c01
 8004b14:	08004b5b 	.word	0x08004b5b
 8004b18:	08004c01 	.word	0x08004c01
 8004b1c:	08004b77 	.word	0x08004b77
 8004b20:	08004be9 	.word	0x08004be9
	{
		case INIT:
			if(HCSR04_add(&id_sensor, &TRIG_GPIO, TRIG_PIN, &ECHO_GPIO, ECHO_PIN) != HAL_OK)
 8004b24:	1d38      	adds	r0, r7, #4
 8004b26:	897a      	ldrh	r2, [r7, #10]
 8004b28:	f107 010c 	add.w	r1, r7, #12
 8004b2c:	893b      	ldrh	r3, [r7, #8]
 8004b2e:	9300      	str	r3, [sp, #0]
 8004b30:	4603      	mov	r3, r0
 8004b32:	4839      	ldr	r0, [pc, #228]	@ (8004c18 <HCSRO4_mesures+0x134>)
 8004b34:	f7fc f96e 	bl	8000e14 <HCSR04_add>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d006      	beq.n	8004b4c <HCSRO4_mesures+0x68>
			{
				printf("HCSR04 non ajout� - erreur g�nante\n");
 8004b3e:	4837      	ldr	r0, [pc, #220]	@ (8004c1c <HCSRO4_mesures+0x138>)
 8004b40:	f000 fbe0 	bl	8005304 <puts>
				state = FAIL;
 8004b44:	4b33      	ldr	r3, [pc, #204]	@ (8004c14 <HCSRO4_mesures+0x130>)
 8004b46:	2201      	movs	r2, #1
 8004b48:	701a      	strb	r2, [r3, #0]
			else
			{
				printf("HCSR04 ajout�\n");
				state = LAUNCH_MEASURE;
			}
			break;
 8004b4a:	e05e      	b.n	8004c0a <HCSRO4_mesures+0x126>
				printf("HCSR04 ajout�\n");
 8004b4c:	4834      	ldr	r0, [pc, #208]	@ (8004c20 <HCSRO4_mesures+0x13c>)
 8004b4e:	f000 fbd9 	bl	8005304 <puts>
				state = LAUNCH_MEASURE;
 8004b52:	4b30      	ldr	r3, [pc, #192]	@ (8004c14 <HCSRO4_mesures+0x130>)
 8004b54:	2202      	movs	r2, #2
 8004b56:	701a      	strb	r2, [r3, #0]
			break;
 8004b58:	e057      	b.n	8004c0a <HCSRO4_mesures+0x126>
		case LAUNCH_MEASURE:
			HCSR04_run_measure(id_sensor);
 8004b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8004c18 <HCSRO4_mesures+0x134>)
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f7fc f9c0 	bl	8000ee4 <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 8004b64:	f7fe fa22 	bl	8002fac <HAL_GetTick>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	4a2e      	ldr	r2, [pc, #184]	@ (8004c24 <HCSRO4_mesures+0x140>)
 8004b6c:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 8004b6e:	4b29      	ldr	r3, [pc, #164]	@ (8004c14 <HCSRO4_mesures+0x130>)
 8004b70:	2204      	movs	r2, #4
 8004b72:	701a      	strb	r2, [r3, #0]
			break;
 8004b74:	e049      	b.n	8004c0a <HCSRO4_mesures+0x126>
		case WAIT_DURING_MEASURE:
			switch(HCSR04_get_value(id_sensor, &distance))
 8004b76:	4b28      	ldr	r3, [pc, #160]	@ (8004c18 <HCSRO4_mesures+0x134>)
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	f107 0216 	add.w	r2, r7, #22
 8004b7e:	4611      	mov	r1, r2
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7fc fbbb 	bl	80012fc <HCSR04_get_value>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b03      	cmp	r3, #3
 8004b8a:	d83b      	bhi.n	8004c04 <HCSRO4_mesures+0x120>
 8004b8c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b94 <HCSRO4_mesures+0xb0>)
 8004b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b92:	bf00      	nop
 8004b94:	08004ba5 	.word	0x08004ba5
 8004b98:	08004bbd 	.word	0x08004bbd
 8004b9c:	08004be5 	.word	0x08004be5
 8004ba0:	08004bd1 	.word	0x08004bd1
			{
				case HAL_BUSY:
					//rien � faire... on attend...
					break;
				case HAL_OK:
					printf("sensor %d - distance : %d\n", id_sensor, distance);
 8004ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8004c18 <HCSRO4_mesures+0x134>)
 8004ba6:	781b      	ldrb	r3, [r3, #0]
 8004ba8:	4619      	mov	r1, r3
 8004baa:	8afb      	ldrh	r3, [r7, #22]
 8004bac:	461a      	mov	r2, r3
 8004bae:	481e      	ldr	r0, [pc, #120]	@ (8004c28 <HCSRO4_mesures+0x144>)
 8004bb0:	f000 fb50 	bl	8005254 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 8004bb4:	4b17      	ldr	r3, [pc, #92]	@ (8004c14 <HCSRO4_mesures+0x130>)
 8004bb6:	2205      	movs	r2, #5
 8004bb8:	701a      	strb	r2, [r3, #0]
					break;
 8004bba:	e014      	b.n	8004be6 <HCSRO4_mesures+0x102>
				case HAL_ERROR:
					printf("sensor %d - erreur ou mesure non lanc�e\n", id_sensor);
 8004bbc:	4b16      	ldr	r3, [pc, #88]	@ (8004c18 <HCSRO4_mesures+0x134>)
 8004bbe:	781b      	ldrb	r3, [r3, #0]
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	481a      	ldr	r0, [pc, #104]	@ (8004c2c <HCSRO4_mesures+0x148>)
 8004bc4:	f000 fb46 	bl	8005254 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 8004bc8:	4b12      	ldr	r3, [pc, #72]	@ (8004c14 <HCSRO4_mesures+0x130>)
 8004bca:	2205      	movs	r2, #5
 8004bcc:	701a      	strb	r2, [r3, #0]
					break;
 8004bce:	e00a      	b.n	8004be6 <HCSRO4_mesures+0x102>

				case HAL_TIMEOUT:
					printf("sensor %d - timeout\n", id_sensor);
 8004bd0:	4b11      	ldr	r3, [pc, #68]	@ (8004c18 <HCSRO4_mesures+0x134>)
 8004bd2:	781b      	ldrb	r3, [r3, #0]
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	4816      	ldr	r0, [pc, #88]	@ (8004c30 <HCSRO4_mesures+0x14c>)
 8004bd8:	f000 fb3c 	bl	8005254 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 8004bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8004c14 <HCSRO4_mesures+0x130>)
 8004bde:	2205      	movs	r2, #5
 8004be0:	701a      	strb	r2, [r3, #0]
					break;
 8004be2:	e000      	b.n	8004be6 <HCSRO4_mesures+0x102>
					break;
 8004be4:	bf00      	nop
			}
			break;
 8004be6:	e00d      	b.n	8004c04 <HCSRO4_mesures+0x120>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 8004be8:	f7fe f9e0 	bl	8002fac <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	4b0d      	ldr	r3, [pc, #52]	@ (8004c24 <HCSRO4_mesures+0x140>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	3364      	adds	r3, #100	@ 0x64
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d907      	bls.n	8004c08 <HCSRO4_mesures+0x124>
				state = LAUNCH_MEASURE;
 8004bf8:	4b06      	ldr	r3, [pc, #24]	@ (8004c14 <HCSRO4_mesures+0x130>)
 8004bfa:	2202      	movs	r2, #2
 8004bfc:	701a      	strb	r2, [r3, #0]
			break;
 8004bfe:	e003      	b.n	8004c08 <HCSRO4_mesures+0x124>
		default:
			break;
 8004c00:	bf00      	nop
 8004c02:	e002      	b.n	8004c0a <HCSRO4_mesures+0x126>
			break;
 8004c04:	bf00      	nop
 8004c06:	e000      	b.n	8004c0a <HCSRO4_mesures+0x126>
			break;
 8004c08:	bf00      	nop
	}
}
 8004c0a:	bf00      	nop
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3718      	adds	r7, #24
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	20000bf8 	.word	0x20000bf8
 8004c18:	20000bf9 	.word	0x20000bf9
 8004c1c:	0800b358 	.word	0x0800b358
 8004c20:	0800b380 	.word	0x0800b380
 8004c24:	20000bfc 	.word	0x20000bfc
 8004c28:	0800b390 	.word	0x0800b390
 8004c2c:	0800b3ac 	.word	0x0800b3ac
 8004c30:	0800b3d8 	.word	0x0800b3d8

08004c34 <malloc>:
 8004c34:	4b02      	ldr	r3, [pc, #8]	@ (8004c40 <malloc+0xc>)
 8004c36:	4601      	mov	r1, r0
 8004c38:	6818      	ldr	r0, [r3, #0]
 8004c3a:	f000 b803 	b.w	8004c44 <_malloc_r>
 8004c3e:	bf00      	nop
 8004c40:	20000448 	.word	0x20000448

08004c44 <_malloc_r>:
 8004c44:	f101 030b 	add.w	r3, r1, #11
 8004c48:	2b16      	cmp	r3, #22
 8004c4a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c4e:	4605      	mov	r5, r0
 8004c50:	d906      	bls.n	8004c60 <_malloc_r+0x1c>
 8004c52:	f033 0707 	bics.w	r7, r3, #7
 8004c56:	d504      	bpl.n	8004c62 <_malloc_r+0x1e>
 8004c58:	230c      	movs	r3, #12
 8004c5a:	602b      	str	r3, [r5, #0]
 8004c5c:	2400      	movs	r4, #0
 8004c5e:	e1a1      	b.n	8004fa4 <_malloc_r+0x360>
 8004c60:	2710      	movs	r7, #16
 8004c62:	42b9      	cmp	r1, r7
 8004c64:	d8f8      	bhi.n	8004c58 <_malloc_r+0x14>
 8004c66:	4628      	mov	r0, r5
 8004c68:	f000 fa26 	bl	80050b8 <__malloc_lock>
 8004c6c:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 8004c70:	4eae      	ldr	r6, [pc, #696]	@ (8004f2c <_malloc_r+0x2e8>)
 8004c72:	d237      	bcs.n	8004ce4 <_malloc_r+0xa0>
 8004c74:	f107 0208 	add.w	r2, r7, #8
 8004c78:	4432      	add	r2, r6
 8004c7a:	6854      	ldr	r4, [r2, #4]
 8004c7c:	f1a2 0108 	sub.w	r1, r2, #8
 8004c80:	428c      	cmp	r4, r1
 8004c82:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8004c86:	d102      	bne.n	8004c8e <_malloc_r+0x4a>
 8004c88:	68d4      	ldr	r4, [r2, #12]
 8004c8a:	42a2      	cmp	r2, r4
 8004c8c:	d010      	beq.n	8004cb0 <_malloc_r+0x6c>
 8004c8e:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8004c92:	6863      	ldr	r3, [r4, #4]
 8004c94:	60ca      	str	r2, [r1, #12]
 8004c96:	f023 0303 	bic.w	r3, r3, #3
 8004c9a:	6091      	str	r1, [r2, #8]
 8004c9c:	4423      	add	r3, r4
 8004c9e:	685a      	ldr	r2, [r3, #4]
 8004ca0:	f042 0201 	orr.w	r2, r2, #1
 8004ca4:	605a      	str	r2, [r3, #4]
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	f000 fa0c 	bl	80050c4 <__malloc_unlock>
 8004cac:	3408      	adds	r4, #8
 8004cae:	e179      	b.n	8004fa4 <_malloc_r+0x360>
 8004cb0:	3302      	adds	r3, #2
 8004cb2:	6934      	ldr	r4, [r6, #16]
 8004cb4:	499e      	ldr	r1, [pc, #632]	@ (8004f30 <_malloc_r+0x2ec>)
 8004cb6:	428c      	cmp	r4, r1
 8004cb8:	d077      	beq.n	8004daa <_malloc_r+0x166>
 8004cba:	6862      	ldr	r2, [r4, #4]
 8004cbc:	f022 0c03 	bic.w	ip, r2, #3
 8004cc0:	ebac 0007 	sub.w	r0, ip, r7
 8004cc4:	280f      	cmp	r0, #15
 8004cc6:	dd48      	ble.n	8004d5a <_malloc_r+0x116>
 8004cc8:	19e2      	adds	r2, r4, r7
 8004cca:	f040 0301 	orr.w	r3, r0, #1
 8004cce:	f047 0701 	orr.w	r7, r7, #1
 8004cd2:	6067      	str	r7, [r4, #4]
 8004cd4:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8004cd8:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8004cdc:	6053      	str	r3, [r2, #4]
 8004cde:	f844 000c 	str.w	r0, [r4, ip]
 8004ce2:	e7e0      	b.n	8004ca6 <_malloc_r+0x62>
 8004ce4:	0a7b      	lsrs	r3, r7, #9
 8004ce6:	d02a      	beq.n	8004d3e <_malloc_r+0xfa>
 8004ce8:	2b04      	cmp	r3, #4
 8004cea:	d812      	bhi.n	8004d12 <_malloc_r+0xce>
 8004cec:	09bb      	lsrs	r3, r7, #6
 8004cee:	3338      	adds	r3, #56	@ 0x38
 8004cf0:	1c5a      	adds	r2, r3, #1
 8004cf2:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8004cf6:	6854      	ldr	r4, [r2, #4]
 8004cf8:	f1a2 0c08 	sub.w	ip, r2, #8
 8004cfc:	4564      	cmp	r4, ip
 8004cfe:	d006      	beq.n	8004d0e <_malloc_r+0xca>
 8004d00:	6862      	ldr	r2, [r4, #4]
 8004d02:	f022 0203 	bic.w	r2, r2, #3
 8004d06:	1bd0      	subs	r0, r2, r7
 8004d08:	280f      	cmp	r0, #15
 8004d0a:	dd1c      	ble.n	8004d46 <_malloc_r+0x102>
 8004d0c:	3b01      	subs	r3, #1
 8004d0e:	3301      	adds	r3, #1
 8004d10:	e7cf      	b.n	8004cb2 <_malloc_r+0x6e>
 8004d12:	2b14      	cmp	r3, #20
 8004d14:	d801      	bhi.n	8004d1a <_malloc_r+0xd6>
 8004d16:	335b      	adds	r3, #91	@ 0x5b
 8004d18:	e7ea      	b.n	8004cf0 <_malloc_r+0xac>
 8004d1a:	2b54      	cmp	r3, #84	@ 0x54
 8004d1c:	d802      	bhi.n	8004d24 <_malloc_r+0xe0>
 8004d1e:	0b3b      	lsrs	r3, r7, #12
 8004d20:	336e      	adds	r3, #110	@ 0x6e
 8004d22:	e7e5      	b.n	8004cf0 <_malloc_r+0xac>
 8004d24:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 8004d28:	d802      	bhi.n	8004d30 <_malloc_r+0xec>
 8004d2a:	0bfb      	lsrs	r3, r7, #15
 8004d2c:	3377      	adds	r3, #119	@ 0x77
 8004d2e:	e7df      	b.n	8004cf0 <_malloc_r+0xac>
 8004d30:	f240 5254 	movw	r2, #1364	@ 0x554
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d804      	bhi.n	8004d42 <_malloc_r+0xfe>
 8004d38:	0cbb      	lsrs	r3, r7, #18
 8004d3a:	337c      	adds	r3, #124	@ 0x7c
 8004d3c:	e7d8      	b.n	8004cf0 <_malloc_r+0xac>
 8004d3e:	233f      	movs	r3, #63	@ 0x3f
 8004d40:	e7d6      	b.n	8004cf0 <_malloc_r+0xac>
 8004d42:	237e      	movs	r3, #126	@ 0x7e
 8004d44:	e7d4      	b.n	8004cf0 <_malloc_r+0xac>
 8004d46:	2800      	cmp	r0, #0
 8004d48:	68e1      	ldr	r1, [r4, #12]
 8004d4a:	db04      	blt.n	8004d56 <_malloc_r+0x112>
 8004d4c:	68a3      	ldr	r3, [r4, #8]
 8004d4e:	60d9      	str	r1, [r3, #12]
 8004d50:	608b      	str	r3, [r1, #8]
 8004d52:	18a3      	adds	r3, r4, r2
 8004d54:	e7a3      	b.n	8004c9e <_malloc_r+0x5a>
 8004d56:	460c      	mov	r4, r1
 8004d58:	e7d0      	b.n	8004cfc <_malloc_r+0xb8>
 8004d5a:	2800      	cmp	r0, #0
 8004d5c:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8004d60:	db07      	blt.n	8004d72 <_malloc_r+0x12e>
 8004d62:	44a4      	add	ip, r4
 8004d64:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8004d68:	f043 0301 	orr.w	r3, r3, #1
 8004d6c:	f8cc 3004 	str.w	r3, [ip, #4]
 8004d70:	e799      	b.n	8004ca6 <_malloc_r+0x62>
 8004d72:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 8004d76:	6870      	ldr	r0, [r6, #4]
 8004d78:	f080 8093 	bcs.w	8004ea2 <_malloc_r+0x25e>
 8004d7c:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8004d80:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8004d84:	f04f 0c01 	mov.w	ip, #1
 8004d88:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004d8c:	ea4c 0000 	orr.w	r0, ip, r0
 8004d90:	3201      	adds	r2, #1
 8004d92:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8004d96:	6070      	str	r0, [r6, #4]
 8004d98:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8004d9c:	3808      	subs	r0, #8
 8004d9e:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8004da2:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8004da6:	f8cc 400c 	str.w	r4, [ip, #12]
 8004daa:	2201      	movs	r2, #1
 8004dac:	1098      	asrs	r0, r3, #2
 8004dae:	4082      	lsls	r2, r0
 8004db0:	6870      	ldr	r0, [r6, #4]
 8004db2:	4290      	cmp	r0, r2
 8004db4:	d326      	bcc.n	8004e04 <_malloc_r+0x1c0>
 8004db6:	4210      	tst	r0, r2
 8004db8:	d106      	bne.n	8004dc8 <_malloc_r+0x184>
 8004dba:	f023 0303 	bic.w	r3, r3, #3
 8004dbe:	0052      	lsls	r2, r2, #1
 8004dc0:	4210      	tst	r0, r2
 8004dc2:	f103 0304 	add.w	r3, r3, #4
 8004dc6:	d0fa      	beq.n	8004dbe <_malloc_r+0x17a>
 8004dc8:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8004dcc:	46c1      	mov	r9, r8
 8004dce:	469e      	mov	lr, r3
 8004dd0:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8004dd4:	454c      	cmp	r4, r9
 8004dd6:	f040 80b7 	bne.w	8004f48 <_malloc_r+0x304>
 8004dda:	f10e 0e01 	add.w	lr, lr, #1
 8004dde:	f01e 0f03 	tst.w	lr, #3
 8004de2:	f109 0908 	add.w	r9, r9, #8
 8004de6:	d1f3      	bne.n	8004dd0 <_malloc_r+0x18c>
 8004de8:	0798      	lsls	r0, r3, #30
 8004dea:	f040 80e1 	bne.w	8004fb0 <_malloc_r+0x36c>
 8004dee:	6873      	ldr	r3, [r6, #4]
 8004df0:	ea23 0302 	bic.w	r3, r3, r2
 8004df4:	6073      	str	r3, [r6, #4]
 8004df6:	6870      	ldr	r0, [r6, #4]
 8004df8:	0052      	lsls	r2, r2, #1
 8004dfa:	4290      	cmp	r0, r2
 8004dfc:	d302      	bcc.n	8004e04 <_malloc_r+0x1c0>
 8004dfe:	2a00      	cmp	r2, #0
 8004e00:	f040 80e2 	bne.w	8004fc8 <_malloc_r+0x384>
 8004e04:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8004e08:	f8da 3004 	ldr.w	r3, [sl, #4]
 8004e0c:	f023 0903 	bic.w	r9, r3, #3
 8004e10:	45b9      	cmp	r9, r7
 8004e12:	d304      	bcc.n	8004e1e <_malloc_r+0x1da>
 8004e14:	eba9 0207 	sub.w	r2, r9, r7
 8004e18:	2a0f      	cmp	r2, #15
 8004e1a:	f300 8140 	bgt.w	800509e <_malloc_r+0x45a>
 8004e1e:	4b45      	ldr	r3, [pc, #276]	@ (8004f34 <_malloc_r+0x2f0>)
 8004e20:	2008      	movs	r0, #8
 8004e22:	6819      	ldr	r1, [r3, #0]
 8004e24:	eb0a 0b09 	add.w	fp, sl, r9
 8004e28:	3110      	adds	r1, #16
 8004e2a:	4439      	add	r1, r7
 8004e2c:	9101      	str	r1, [sp, #4]
 8004e2e:	f000 fc25 	bl	800567c <sysconf>
 8004e32:	4a41      	ldr	r2, [pc, #260]	@ (8004f38 <_malloc_r+0x2f4>)
 8004e34:	9901      	ldr	r1, [sp, #4]
 8004e36:	6813      	ldr	r3, [r2, #0]
 8004e38:	4680      	mov	r8, r0
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	bf1f      	itttt	ne
 8004e3e:	f101 31ff 	addne.w	r1, r1, #4294967295
 8004e42:	1809      	addne	r1, r1, r0
 8004e44:	4243      	negne	r3, r0
 8004e46:	4019      	andne	r1, r3
 8004e48:	4628      	mov	r0, r5
 8004e4a:	9101      	str	r1, [sp, #4]
 8004e4c:	f7fc fe0a 	bl	8001a64 <_sbrk_r>
 8004e50:	1c42      	adds	r2, r0, #1
 8004e52:	4604      	mov	r4, r0
 8004e54:	f000 80f6 	beq.w	8005044 <_malloc_r+0x400>
 8004e58:	4583      	cmp	fp, r0
 8004e5a:	9901      	ldr	r1, [sp, #4]
 8004e5c:	4a36      	ldr	r2, [pc, #216]	@ (8004f38 <_malloc_r+0x2f4>)
 8004e5e:	d902      	bls.n	8004e66 <_malloc_r+0x222>
 8004e60:	45b2      	cmp	sl, r6
 8004e62:	f040 80ef 	bne.w	8005044 <_malloc_r+0x400>
 8004e66:	4b35      	ldr	r3, [pc, #212]	@ (8004f3c <_malloc_r+0x2f8>)
 8004e68:	45a3      	cmp	fp, r4
 8004e6a:	6818      	ldr	r0, [r3, #0]
 8004e6c:	f108 3cff 	add.w	ip, r8, #4294967295
 8004e70:	4408      	add	r0, r1
 8004e72:	6018      	str	r0, [r3, #0]
 8004e74:	f040 80aa 	bne.w	8004fcc <_malloc_r+0x388>
 8004e78:	ea1b 0f0c 	tst.w	fp, ip
 8004e7c:	f040 80a6 	bne.w	8004fcc <_malloc_r+0x388>
 8004e80:	68b2      	ldr	r2, [r6, #8]
 8004e82:	4449      	add	r1, r9
 8004e84:	f041 0101 	orr.w	r1, r1, #1
 8004e88:	6051      	str	r1, [r2, #4]
 8004e8a:	4a2d      	ldr	r2, [pc, #180]	@ (8004f40 <_malloc_r+0x2fc>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	6811      	ldr	r1, [r2, #0]
 8004e90:	428b      	cmp	r3, r1
 8004e92:	bf88      	it	hi
 8004e94:	6013      	strhi	r3, [r2, #0]
 8004e96:	4a2b      	ldr	r2, [pc, #172]	@ (8004f44 <_malloc_r+0x300>)
 8004e98:	6811      	ldr	r1, [r2, #0]
 8004e9a:	428b      	cmp	r3, r1
 8004e9c:	bf88      	it	hi
 8004e9e:	6013      	strhi	r3, [r2, #0]
 8004ea0:	e0d0      	b.n	8005044 <_malloc_r+0x400>
 8004ea2:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 8004ea6:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8004eaa:	d218      	bcs.n	8004ede <_malloc_r+0x29a>
 8004eac:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8004eb0:	3238      	adds	r2, #56	@ 0x38
 8004eb2:	f102 0e01 	add.w	lr, r2, #1
 8004eb6:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8004eba:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8004ebe:	45f0      	cmp	r8, lr
 8004ec0:	d12b      	bne.n	8004f1a <_malloc_r+0x2d6>
 8004ec2:	f04f 0c01 	mov.w	ip, #1
 8004ec6:	1092      	asrs	r2, r2, #2
 8004ec8:	fa0c f202 	lsl.w	r2, ip, r2
 8004ecc:	4302      	orrs	r2, r0
 8004ece:	6072      	str	r2, [r6, #4]
 8004ed0:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8004ed4:	f8c8 4008 	str.w	r4, [r8, #8]
 8004ed8:	f8ce 400c 	str.w	r4, [lr, #12]
 8004edc:	e765      	b.n	8004daa <_malloc_r+0x166>
 8004ede:	2a14      	cmp	r2, #20
 8004ee0:	d801      	bhi.n	8004ee6 <_malloc_r+0x2a2>
 8004ee2:	325b      	adds	r2, #91	@ 0x5b
 8004ee4:	e7e5      	b.n	8004eb2 <_malloc_r+0x26e>
 8004ee6:	2a54      	cmp	r2, #84	@ 0x54
 8004ee8:	d803      	bhi.n	8004ef2 <_malloc_r+0x2ae>
 8004eea:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8004eee:	326e      	adds	r2, #110	@ 0x6e
 8004ef0:	e7df      	b.n	8004eb2 <_malloc_r+0x26e>
 8004ef2:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8004ef6:	d803      	bhi.n	8004f00 <_malloc_r+0x2bc>
 8004ef8:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8004efc:	3277      	adds	r2, #119	@ 0x77
 8004efe:	e7d8      	b.n	8004eb2 <_malloc_r+0x26e>
 8004f00:	f240 5e54 	movw	lr, #1364	@ 0x554
 8004f04:	4572      	cmp	r2, lr
 8004f06:	bf96      	itet	ls
 8004f08:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8004f0c:	227e      	movhi	r2, #126	@ 0x7e
 8004f0e:	327c      	addls	r2, #124	@ 0x7c
 8004f10:	e7cf      	b.n	8004eb2 <_malloc_r+0x26e>
 8004f12:	f8de e008 	ldr.w	lr, [lr, #8]
 8004f16:	45f0      	cmp	r8, lr
 8004f18:	d005      	beq.n	8004f26 <_malloc_r+0x2e2>
 8004f1a:	f8de 2004 	ldr.w	r2, [lr, #4]
 8004f1e:	f022 0203 	bic.w	r2, r2, #3
 8004f22:	4562      	cmp	r2, ip
 8004f24:	d8f5      	bhi.n	8004f12 <_malloc_r+0x2ce>
 8004f26:	f8de 800c 	ldr.w	r8, [lr, #12]
 8004f2a:	e7d1      	b.n	8004ed0 <_malloc_r+0x28c>
 8004f2c:	20000034 	.word	0x20000034
 8004f30:	2000003c 	.word	0x2000003c
 8004f34:	20000c30 	.word	0x20000c30
 8004f38:	2000002c 	.word	0x2000002c
 8004f3c:	20000c00 	.word	0x20000c00
 8004f40:	20000c2c 	.word	0x20000c2c
 8004f44:	20000c28 	.word	0x20000c28
 8004f48:	6860      	ldr	r0, [r4, #4]
 8004f4a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8004f4e:	f020 0003 	bic.w	r0, r0, #3
 8004f52:	eba0 0a07 	sub.w	sl, r0, r7
 8004f56:	f1ba 0f0f 	cmp.w	sl, #15
 8004f5a:	dd12      	ble.n	8004f82 <_malloc_r+0x33e>
 8004f5c:	68a3      	ldr	r3, [r4, #8]
 8004f5e:	19e2      	adds	r2, r4, r7
 8004f60:	f047 0701 	orr.w	r7, r7, #1
 8004f64:	6067      	str	r7, [r4, #4]
 8004f66:	f8c3 c00c 	str.w	ip, [r3, #12]
 8004f6a:	f8cc 3008 	str.w	r3, [ip, #8]
 8004f6e:	f04a 0301 	orr.w	r3, sl, #1
 8004f72:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8004f76:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8004f7a:	6053      	str	r3, [r2, #4]
 8004f7c:	f844 a000 	str.w	sl, [r4, r0]
 8004f80:	e691      	b.n	8004ca6 <_malloc_r+0x62>
 8004f82:	f1ba 0f00 	cmp.w	sl, #0
 8004f86:	db11      	blt.n	8004fac <_malloc_r+0x368>
 8004f88:	4420      	add	r0, r4
 8004f8a:	6843      	ldr	r3, [r0, #4]
 8004f8c:	f043 0301 	orr.w	r3, r3, #1
 8004f90:	6043      	str	r3, [r0, #4]
 8004f92:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8004f96:	4628      	mov	r0, r5
 8004f98:	f8c3 c00c 	str.w	ip, [r3, #12]
 8004f9c:	f8cc 3008 	str.w	r3, [ip, #8]
 8004fa0:	f000 f890 	bl	80050c4 <__malloc_unlock>
 8004fa4:	4620      	mov	r0, r4
 8004fa6:	b003      	add	sp, #12
 8004fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fac:	4664      	mov	r4, ip
 8004fae:	e711      	b.n	8004dd4 <_malloc_r+0x190>
 8004fb0:	f858 0908 	ldr.w	r0, [r8], #-8
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	4540      	cmp	r0, r8
 8004fb8:	f43f af16 	beq.w	8004de8 <_malloc_r+0x1a4>
 8004fbc:	e71b      	b.n	8004df6 <_malloc_r+0x1b2>
 8004fbe:	3304      	adds	r3, #4
 8004fc0:	0052      	lsls	r2, r2, #1
 8004fc2:	4210      	tst	r0, r2
 8004fc4:	d0fb      	beq.n	8004fbe <_malloc_r+0x37a>
 8004fc6:	e6ff      	b.n	8004dc8 <_malloc_r+0x184>
 8004fc8:	4673      	mov	r3, lr
 8004fca:	e7fa      	b.n	8004fc2 <_malloc_r+0x37e>
 8004fcc:	f8d2 e000 	ldr.w	lr, [r2]
 8004fd0:	f1be 3fff 	cmp.w	lr, #4294967295
 8004fd4:	bf1b      	ittet	ne
 8004fd6:	eba4 0b0b 	subne.w	fp, r4, fp
 8004fda:	eb0b 0200 	addne.w	r2, fp, r0
 8004fde:	6014      	streq	r4, [r2, #0]
 8004fe0:	601a      	strne	r2, [r3, #0]
 8004fe2:	f014 0b07 	ands.w	fp, r4, #7
 8004fe6:	bf0e      	itee	eq
 8004fe8:	4658      	moveq	r0, fp
 8004fea:	f1cb 0008 	rsbne	r0, fp, #8
 8004fee:	1824      	addne	r4, r4, r0
 8004ff0:	1862      	adds	r2, r4, r1
 8004ff2:	ea02 010c 	and.w	r1, r2, ip
 8004ff6:	4480      	add	r8, r0
 8004ff8:	eba8 0801 	sub.w	r8, r8, r1
 8004ffc:	ea08 080c 	and.w	r8, r8, ip
 8005000:	4641      	mov	r1, r8
 8005002:	4628      	mov	r0, r5
 8005004:	9201      	str	r2, [sp, #4]
 8005006:	f7fc fd2d 	bl	8001a64 <_sbrk_r>
 800500a:	1c43      	adds	r3, r0, #1
 800500c:	9a01      	ldr	r2, [sp, #4]
 800500e:	4b29      	ldr	r3, [pc, #164]	@ (80050b4 <_malloc_r+0x470>)
 8005010:	d107      	bne.n	8005022 <_malloc_r+0x3de>
 8005012:	f1bb 0f00 	cmp.w	fp, #0
 8005016:	d023      	beq.n	8005060 <_malloc_r+0x41c>
 8005018:	f04f 0800 	mov.w	r8, #0
 800501c:	f1ab 0008 	sub.w	r0, fp, #8
 8005020:	4410      	add	r0, r2
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	1b00      	subs	r0, r0, r4
 8005026:	4440      	add	r0, r8
 8005028:	4442      	add	r2, r8
 800502a:	f040 0001 	orr.w	r0, r0, #1
 800502e:	45b2      	cmp	sl, r6
 8005030:	60b4      	str	r4, [r6, #8]
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	6060      	str	r0, [r4, #4]
 8005036:	f43f af28 	beq.w	8004e8a <_malloc_r+0x246>
 800503a:	f1b9 0f0f 	cmp.w	r9, #15
 800503e:	d812      	bhi.n	8005066 <_malloc_r+0x422>
 8005040:	2301      	movs	r3, #1
 8005042:	6063      	str	r3, [r4, #4]
 8005044:	68b3      	ldr	r3, [r6, #8]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f023 0303 	bic.w	r3, r3, #3
 800504c:	42bb      	cmp	r3, r7
 800504e:	eba3 0207 	sub.w	r2, r3, r7
 8005052:	d301      	bcc.n	8005058 <_malloc_r+0x414>
 8005054:	2a0f      	cmp	r2, #15
 8005056:	dc22      	bgt.n	800509e <_malloc_r+0x45a>
 8005058:	4628      	mov	r0, r5
 800505a:	f000 f833 	bl	80050c4 <__malloc_unlock>
 800505e:	e5fd      	b.n	8004c5c <_malloc_r+0x18>
 8005060:	4610      	mov	r0, r2
 8005062:	46d8      	mov	r8, fp
 8005064:	e7dd      	b.n	8005022 <_malloc_r+0x3de>
 8005066:	2105      	movs	r1, #5
 8005068:	f8da 2004 	ldr.w	r2, [sl, #4]
 800506c:	f1a9 090c 	sub.w	r9, r9, #12
 8005070:	f029 0907 	bic.w	r9, r9, #7
 8005074:	f002 0201 	and.w	r2, r2, #1
 8005078:	ea42 0209 	orr.w	r2, r2, r9
 800507c:	f8ca 2004 	str.w	r2, [sl, #4]
 8005080:	f1b9 0f0f 	cmp.w	r9, #15
 8005084:	eb0a 0209 	add.w	r2, sl, r9
 8005088:	e9c2 1101 	strd	r1, r1, [r2, #4]
 800508c:	f67f aefd 	bls.w	8004e8a <_malloc_r+0x246>
 8005090:	4628      	mov	r0, r5
 8005092:	f10a 0108 	add.w	r1, sl, #8
 8005096:	f000 fb63 	bl	8005760 <_free_r>
 800509a:	4b06      	ldr	r3, [pc, #24]	@ (80050b4 <_malloc_r+0x470>)
 800509c:	e6f5      	b.n	8004e8a <_malloc_r+0x246>
 800509e:	68b4      	ldr	r4, [r6, #8]
 80050a0:	f047 0301 	orr.w	r3, r7, #1
 80050a4:	f042 0201 	orr.w	r2, r2, #1
 80050a8:	4427      	add	r7, r4
 80050aa:	6063      	str	r3, [r4, #4]
 80050ac:	60b7      	str	r7, [r6, #8]
 80050ae:	607a      	str	r2, [r7, #4]
 80050b0:	e5f9      	b.n	8004ca6 <_malloc_r+0x62>
 80050b2:	bf00      	nop
 80050b4:	20000c00 	.word	0x20000c00

080050b8 <__malloc_lock>:
 80050b8:	4801      	ldr	r0, [pc, #4]	@ (80050c0 <__malloc_lock+0x8>)
 80050ba:	f000 badd 	b.w	8005678 <__retarget_lock_acquire_recursive>
 80050be:	bf00      	nop
 80050c0:	20000d74 	.word	0x20000d74

080050c4 <__malloc_unlock>:
 80050c4:	4801      	ldr	r0, [pc, #4]	@ (80050cc <__malloc_unlock+0x8>)
 80050c6:	f000 bad8 	b.w	800567a <__retarget_lock_release_recursive>
 80050ca:	bf00      	nop
 80050cc:	20000d74 	.word	0x20000d74

080050d0 <std>:
 80050d0:	2300      	movs	r3, #0
 80050d2:	b510      	push	{r4, lr}
 80050d4:	4604      	mov	r4, r0
 80050d6:	e9c0 3300 	strd	r3, r3, [r0]
 80050da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80050de:	6083      	str	r3, [r0, #8]
 80050e0:	8181      	strh	r1, [r0, #12]
 80050e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80050e4:	81c2      	strh	r2, [r0, #14]
 80050e6:	6183      	str	r3, [r0, #24]
 80050e8:	4619      	mov	r1, r3
 80050ea:	2208      	movs	r2, #8
 80050ec:	305c      	adds	r0, #92	@ 0x5c
 80050ee:	f000 fa49 	bl	8005584 <memset>
 80050f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005128 <std+0x58>)
 80050f4:	61e4      	str	r4, [r4, #28]
 80050f6:	6223      	str	r3, [r4, #32]
 80050f8:	4b0c      	ldr	r3, [pc, #48]	@ (800512c <std+0x5c>)
 80050fa:	6263      	str	r3, [r4, #36]	@ 0x24
 80050fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005130 <std+0x60>)
 80050fe:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005100:	4b0c      	ldr	r3, [pc, #48]	@ (8005134 <std+0x64>)
 8005102:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005104:	4b0c      	ldr	r3, [pc, #48]	@ (8005138 <std+0x68>)
 8005106:	429c      	cmp	r4, r3
 8005108:	d006      	beq.n	8005118 <std+0x48>
 800510a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800510e:	4294      	cmp	r4, r2
 8005110:	d002      	beq.n	8005118 <std+0x48>
 8005112:	33d0      	adds	r3, #208	@ 0xd0
 8005114:	429c      	cmp	r4, r3
 8005116:	d105      	bne.n	8005124 <std+0x54>
 8005118:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800511c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005120:	f000 baa8 	b.w	8005674 <__retarget_lock_init_recursive>
 8005124:	bd10      	pop	{r4, pc}
 8005126:	bf00      	nop
 8005128:	0800548d 	.word	0x0800548d
 800512c:	080054af 	.word	0x080054af
 8005130:	080054e7 	.word	0x080054e7
 8005134:	0800550b 	.word	0x0800550b
 8005138:	20000c34 	.word	0x20000c34

0800513c <stdio_exit_handler>:
 800513c:	4a02      	ldr	r2, [pc, #8]	@ (8005148 <stdio_exit_handler+0xc>)
 800513e:	4903      	ldr	r1, [pc, #12]	@ (800514c <stdio_exit_handler+0x10>)
 8005140:	4803      	ldr	r0, [pc, #12]	@ (8005150 <stdio_exit_handler+0x14>)
 8005142:	f000 b869 	b.w	8005218 <_fwalk_sglue>
 8005146:	bf00      	nop
 8005148:	2000043c 	.word	0x2000043c
 800514c:	08008ae9 	.word	0x08008ae9
 8005150:	20000450 	.word	0x20000450

08005154 <cleanup_stdio>:
 8005154:	6841      	ldr	r1, [r0, #4]
 8005156:	4b0c      	ldr	r3, [pc, #48]	@ (8005188 <cleanup_stdio+0x34>)
 8005158:	b510      	push	{r4, lr}
 800515a:	4299      	cmp	r1, r3
 800515c:	4604      	mov	r4, r0
 800515e:	d001      	beq.n	8005164 <cleanup_stdio+0x10>
 8005160:	f003 fcc2 	bl	8008ae8 <_fclose_r>
 8005164:	68a1      	ldr	r1, [r4, #8]
 8005166:	4b09      	ldr	r3, [pc, #36]	@ (800518c <cleanup_stdio+0x38>)
 8005168:	4299      	cmp	r1, r3
 800516a:	d002      	beq.n	8005172 <cleanup_stdio+0x1e>
 800516c:	4620      	mov	r0, r4
 800516e:	f003 fcbb 	bl	8008ae8 <_fclose_r>
 8005172:	68e1      	ldr	r1, [r4, #12]
 8005174:	4b06      	ldr	r3, [pc, #24]	@ (8005190 <cleanup_stdio+0x3c>)
 8005176:	4299      	cmp	r1, r3
 8005178:	d004      	beq.n	8005184 <cleanup_stdio+0x30>
 800517a:	4620      	mov	r0, r4
 800517c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005180:	f003 bcb2 	b.w	8008ae8 <_fclose_r>
 8005184:	bd10      	pop	{r4, pc}
 8005186:	bf00      	nop
 8005188:	20000c34 	.word	0x20000c34
 800518c:	20000c9c 	.word	0x20000c9c
 8005190:	20000d04 	.word	0x20000d04

08005194 <global_stdio_init.part.0>:
 8005194:	b510      	push	{r4, lr}
 8005196:	4b0b      	ldr	r3, [pc, #44]	@ (80051c4 <global_stdio_init.part.0+0x30>)
 8005198:	4c0b      	ldr	r4, [pc, #44]	@ (80051c8 <global_stdio_init.part.0+0x34>)
 800519a:	4a0c      	ldr	r2, [pc, #48]	@ (80051cc <global_stdio_init.part.0+0x38>)
 800519c:	4620      	mov	r0, r4
 800519e:	601a      	str	r2, [r3, #0]
 80051a0:	2104      	movs	r1, #4
 80051a2:	2200      	movs	r2, #0
 80051a4:	f7ff ff94 	bl	80050d0 <std>
 80051a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80051ac:	2201      	movs	r2, #1
 80051ae:	2109      	movs	r1, #9
 80051b0:	f7ff ff8e 	bl	80050d0 <std>
 80051b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80051b8:	2202      	movs	r2, #2
 80051ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051be:	2112      	movs	r1, #18
 80051c0:	f7ff bf86 	b.w	80050d0 <std>
 80051c4:	20000d6c 	.word	0x20000d6c
 80051c8:	20000c34 	.word	0x20000c34
 80051cc:	0800513d 	.word	0x0800513d

080051d0 <__sfp_lock_acquire>:
 80051d0:	4801      	ldr	r0, [pc, #4]	@ (80051d8 <__sfp_lock_acquire+0x8>)
 80051d2:	f000 ba51 	b.w	8005678 <__retarget_lock_acquire_recursive>
 80051d6:	bf00      	nop
 80051d8:	20000d76 	.word	0x20000d76

080051dc <__sfp_lock_release>:
 80051dc:	4801      	ldr	r0, [pc, #4]	@ (80051e4 <__sfp_lock_release+0x8>)
 80051de:	f000 ba4c 	b.w	800567a <__retarget_lock_release_recursive>
 80051e2:	bf00      	nop
 80051e4:	20000d76 	.word	0x20000d76

080051e8 <__sinit>:
 80051e8:	b510      	push	{r4, lr}
 80051ea:	4604      	mov	r4, r0
 80051ec:	f7ff fff0 	bl	80051d0 <__sfp_lock_acquire>
 80051f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80051f2:	b11b      	cbz	r3, 80051fc <__sinit+0x14>
 80051f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051f8:	f7ff bff0 	b.w	80051dc <__sfp_lock_release>
 80051fc:	4b04      	ldr	r3, [pc, #16]	@ (8005210 <__sinit+0x28>)
 80051fe:	6363      	str	r3, [r4, #52]	@ 0x34
 8005200:	4b04      	ldr	r3, [pc, #16]	@ (8005214 <__sinit+0x2c>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d1f5      	bne.n	80051f4 <__sinit+0xc>
 8005208:	f7ff ffc4 	bl	8005194 <global_stdio_init.part.0>
 800520c:	e7f2      	b.n	80051f4 <__sinit+0xc>
 800520e:	bf00      	nop
 8005210:	08005155 	.word	0x08005155
 8005214:	20000d6c 	.word	0x20000d6c

08005218 <_fwalk_sglue>:
 8005218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800521c:	4607      	mov	r7, r0
 800521e:	4688      	mov	r8, r1
 8005220:	4614      	mov	r4, r2
 8005222:	2600      	movs	r6, #0
 8005224:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005228:	f1b9 0901 	subs.w	r9, r9, #1
 800522c:	d505      	bpl.n	800523a <_fwalk_sglue+0x22>
 800522e:	6824      	ldr	r4, [r4, #0]
 8005230:	2c00      	cmp	r4, #0
 8005232:	d1f7      	bne.n	8005224 <_fwalk_sglue+0xc>
 8005234:	4630      	mov	r0, r6
 8005236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800523a:	89ab      	ldrh	r3, [r5, #12]
 800523c:	2b01      	cmp	r3, #1
 800523e:	d907      	bls.n	8005250 <_fwalk_sglue+0x38>
 8005240:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005244:	3301      	adds	r3, #1
 8005246:	d003      	beq.n	8005250 <_fwalk_sglue+0x38>
 8005248:	4629      	mov	r1, r5
 800524a:	4638      	mov	r0, r7
 800524c:	47c0      	blx	r8
 800524e:	4306      	orrs	r6, r0
 8005250:	3568      	adds	r5, #104	@ 0x68
 8005252:	e7e9      	b.n	8005228 <_fwalk_sglue+0x10>

08005254 <printf>:
 8005254:	b40f      	push	{r0, r1, r2, r3}
 8005256:	b507      	push	{r0, r1, r2, lr}
 8005258:	4906      	ldr	r1, [pc, #24]	@ (8005274 <printf+0x20>)
 800525a:	ab04      	add	r3, sp, #16
 800525c:	6808      	ldr	r0, [r1, #0]
 800525e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005262:	6881      	ldr	r1, [r0, #8]
 8005264:	9301      	str	r3, [sp, #4]
 8005266:	f001 fcf7 	bl	8006c58 <_vfprintf_r>
 800526a:	b003      	add	sp, #12
 800526c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005270:	b004      	add	sp, #16
 8005272:	4770      	bx	lr
 8005274:	20000448 	.word	0x20000448

08005278 <_puts_r>:
 8005278:	b530      	push	{r4, r5, lr}
 800527a:	4605      	mov	r5, r0
 800527c:	b089      	sub	sp, #36	@ 0x24
 800527e:	4608      	mov	r0, r1
 8005280:	460c      	mov	r4, r1
 8005282:	f7fa ff65 	bl	8000150 <strlen>
 8005286:	4b1e      	ldr	r3, [pc, #120]	@ (8005300 <_puts_r+0x88>)
 8005288:	e9cd 4004 	strd	r4, r0, [sp, #16]
 800528c:	9306      	str	r3, [sp, #24]
 800528e:	2301      	movs	r3, #1
 8005290:	4418      	add	r0, r3
 8005292:	9307      	str	r3, [sp, #28]
 8005294:	ab04      	add	r3, sp, #16
 8005296:	9301      	str	r3, [sp, #4]
 8005298:	2302      	movs	r3, #2
 800529a:	9302      	str	r3, [sp, #8]
 800529c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800529e:	68ac      	ldr	r4, [r5, #8]
 80052a0:	9003      	str	r0, [sp, #12]
 80052a2:	b913      	cbnz	r3, 80052aa <_puts_r+0x32>
 80052a4:	4628      	mov	r0, r5
 80052a6:	f7ff ff9f 	bl	80051e8 <__sinit>
 80052aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80052ac:	07db      	lsls	r3, r3, #31
 80052ae:	d405      	bmi.n	80052bc <_puts_r+0x44>
 80052b0:	89a3      	ldrh	r3, [r4, #12]
 80052b2:	0598      	lsls	r0, r3, #22
 80052b4:	d402      	bmi.n	80052bc <_puts_r+0x44>
 80052b6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052b8:	f000 f9de 	bl	8005678 <__retarget_lock_acquire_recursive>
 80052bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052c0:	0499      	lsls	r1, r3, #18
 80052c2:	d406      	bmi.n	80052d2 <_puts_r+0x5a>
 80052c4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80052c8:	81a3      	strh	r3, [r4, #12]
 80052ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80052cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80052d0:	6663      	str	r3, [r4, #100]	@ 0x64
 80052d2:	4628      	mov	r0, r5
 80052d4:	aa01      	add	r2, sp, #4
 80052d6:	4621      	mov	r1, r4
 80052d8:	f003 fd06 	bl	8008ce8 <__sfvwrite_r>
 80052dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80052de:	2800      	cmp	r0, #0
 80052e0:	bf0c      	ite	eq
 80052e2:	250a      	moveq	r5, #10
 80052e4:	f04f 35ff 	movne.w	r5, #4294967295
 80052e8:	07da      	lsls	r2, r3, #31
 80052ea:	d405      	bmi.n	80052f8 <_puts_r+0x80>
 80052ec:	89a3      	ldrh	r3, [r4, #12]
 80052ee:	059b      	lsls	r3, r3, #22
 80052f0:	d402      	bmi.n	80052f8 <_puts_r+0x80>
 80052f2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052f4:	f000 f9c1 	bl	800567a <__retarget_lock_release_recursive>
 80052f8:	4628      	mov	r0, r5
 80052fa:	b009      	add	sp, #36	@ 0x24
 80052fc:	bd30      	pop	{r4, r5, pc}
 80052fe:	bf00      	nop
 8005300:	0800b7bb 	.word	0x0800b7bb

08005304 <puts>:
 8005304:	4b02      	ldr	r3, [pc, #8]	@ (8005310 <puts+0xc>)
 8005306:	4601      	mov	r1, r0
 8005308:	6818      	ldr	r0, [r3, #0]
 800530a:	f7ff bfb5 	b.w	8005278 <_puts_r>
 800530e:	bf00      	nop
 8005310:	20000448 	.word	0x20000448

08005314 <setvbuf>:
 8005314:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005318:	461d      	mov	r5, r3
 800531a:	4b5b      	ldr	r3, [pc, #364]	@ (8005488 <setvbuf+0x174>)
 800531c:	4604      	mov	r4, r0
 800531e:	681f      	ldr	r7, [r3, #0]
 8005320:	460e      	mov	r6, r1
 8005322:	4690      	mov	r8, r2
 8005324:	b127      	cbz	r7, 8005330 <setvbuf+0x1c>
 8005326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005328:	b913      	cbnz	r3, 8005330 <setvbuf+0x1c>
 800532a:	4638      	mov	r0, r7
 800532c:	f7ff ff5c 	bl	80051e8 <__sinit>
 8005330:	f1b8 0f02 	cmp.w	r8, #2
 8005334:	d006      	beq.n	8005344 <setvbuf+0x30>
 8005336:	f1b8 0f01 	cmp.w	r8, #1
 800533a:	f200 80a1 	bhi.w	8005480 <setvbuf+0x16c>
 800533e:	2d00      	cmp	r5, #0
 8005340:	f2c0 809e 	blt.w	8005480 <setvbuf+0x16c>
 8005344:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005346:	07d9      	lsls	r1, r3, #31
 8005348:	d405      	bmi.n	8005356 <setvbuf+0x42>
 800534a:	89a3      	ldrh	r3, [r4, #12]
 800534c:	059a      	lsls	r2, r3, #22
 800534e:	d402      	bmi.n	8005356 <setvbuf+0x42>
 8005350:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005352:	f000 f991 	bl	8005678 <__retarget_lock_acquire_recursive>
 8005356:	4621      	mov	r1, r4
 8005358:	4638      	mov	r0, r7
 800535a:	f003 fc9f 	bl	8008c9c <_fflush_r>
 800535e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005360:	b141      	cbz	r1, 8005374 <setvbuf+0x60>
 8005362:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8005366:	4299      	cmp	r1, r3
 8005368:	d002      	beq.n	8005370 <setvbuf+0x5c>
 800536a:	4638      	mov	r0, r7
 800536c:	f000 f9f8 	bl	8005760 <_free_r>
 8005370:	2300      	movs	r3, #0
 8005372:	6323      	str	r3, [r4, #48]	@ 0x30
 8005374:	2300      	movs	r3, #0
 8005376:	61a3      	str	r3, [r4, #24]
 8005378:	6063      	str	r3, [r4, #4]
 800537a:	89a3      	ldrh	r3, [r4, #12]
 800537c:	061b      	lsls	r3, r3, #24
 800537e:	d503      	bpl.n	8005388 <setvbuf+0x74>
 8005380:	4638      	mov	r0, r7
 8005382:	6921      	ldr	r1, [r4, #16]
 8005384:	f000 f9ec 	bl	8005760 <_free_r>
 8005388:	89a3      	ldrh	r3, [r4, #12]
 800538a:	f1b8 0f02 	cmp.w	r8, #2
 800538e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8005392:	f023 0303 	bic.w	r3, r3, #3
 8005396:	81a3      	strh	r3, [r4, #12]
 8005398:	d068      	beq.n	800546c <setvbuf+0x158>
 800539a:	ab01      	add	r3, sp, #4
 800539c:	466a      	mov	r2, sp
 800539e:	4621      	mov	r1, r4
 80053a0:	4638      	mov	r0, r7
 80053a2:	f003 fded 	bl	8008f80 <__swhatbuf_r>
 80053a6:	89a3      	ldrh	r3, [r4, #12]
 80053a8:	4318      	orrs	r0, r3
 80053aa:	81a0      	strh	r0, [r4, #12]
 80053ac:	bb2d      	cbnz	r5, 80053fa <setvbuf+0xe6>
 80053ae:	9d00      	ldr	r5, [sp, #0]
 80053b0:	4628      	mov	r0, r5
 80053b2:	f7ff fc3f 	bl	8004c34 <malloc>
 80053b6:	4606      	mov	r6, r0
 80053b8:	2800      	cmp	r0, #0
 80053ba:	d159      	bne.n	8005470 <setvbuf+0x15c>
 80053bc:	f8dd 9000 	ldr.w	r9, [sp]
 80053c0:	45a9      	cmp	r9, r5
 80053c2:	d147      	bne.n	8005454 <setvbuf+0x140>
 80053c4:	f04f 35ff 	mov.w	r5, #4294967295
 80053c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053cc:	f043 0202 	orr.w	r2, r3, #2
 80053d0:	81a2      	strh	r2, [r4, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	60a2      	str	r2, [r4, #8]
 80053d6:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80053da:	6022      	str	r2, [r4, #0]
 80053dc:	6122      	str	r2, [r4, #16]
 80053de:	2201      	movs	r2, #1
 80053e0:	6162      	str	r2, [r4, #20]
 80053e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80053e4:	07d6      	lsls	r6, r2, #31
 80053e6:	d404      	bmi.n	80053f2 <setvbuf+0xde>
 80053e8:	0598      	lsls	r0, r3, #22
 80053ea:	d402      	bmi.n	80053f2 <setvbuf+0xde>
 80053ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053ee:	f000 f944 	bl	800567a <__retarget_lock_release_recursive>
 80053f2:	4628      	mov	r0, r5
 80053f4:	b003      	add	sp, #12
 80053f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80053fa:	2e00      	cmp	r6, #0
 80053fc:	d0d8      	beq.n	80053b0 <setvbuf+0x9c>
 80053fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005400:	b913      	cbnz	r3, 8005408 <setvbuf+0xf4>
 8005402:	4638      	mov	r0, r7
 8005404:	f7ff fef0 	bl	80051e8 <__sinit>
 8005408:	9b00      	ldr	r3, [sp, #0]
 800540a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800540e:	42ab      	cmp	r3, r5
 8005410:	bf18      	it	ne
 8005412:	89a3      	ldrhne	r3, [r4, #12]
 8005414:	6026      	str	r6, [r4, #0]
 8005416:	bf1c      	itt	ne
 8005418:	f443 6300 	orrne.w	r3, r3, #2048	@ 0x800
 800541c:	81a3      	strhne	r3, [r4, #12]
 800541e:	f1b8 0f01 	cmp.w	r8, #1
 8005422:	bf02      	ittt	eq
 8005424:	89a3      	ldrheq	r3, [r4, #12]
 8005426:	f043 0301 	orreq.w	r3, r3, #1
 800542a:	81a3      	strheq	r3, [r4, #12]
 800542c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005430:	f013 0208 	ands.w	r2, r3, #8
 8005434:	d01e      	beq.n	8005474 <setvbuf+0x160>
 8005436:	07d9      	lsls	r1, r3, #31
 8005438:	bf41      	itttt	mi
 800543a:	2200      	movmi	r2, #0
 800543c:	426d      	negmi	r5, r5
 800543e:	60a2      	strmi	r2, [r4, #8]
 8005440:	61a5      	strmi	r5, [r4, #24]
 8005442:	bf58      	it	pl
 8005444:	60a5      	strpl	r5, [r4, #8]
 8005446:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005448:	07d2      	lsls	r2, r2, #31
 800544a:	d401      	bmi.n	8005450 <setvbuf+0x13c>
 800544c:	059b      	lsls	r3, r3, #22
 800544e:	d513      	bpl.n	8005478 <setvbuf+0x164>
 8005450:	2500      	movs	r5, #0
 8005452:	e7ce      	b.n	80053f2 <setvbuf+0xde>
 8005454:	4648      	mov	r0, r9
 8005456:	f7ff fbed 	bl	8004c34 <malloc>
 800545a:	4606      	mov	r6, r0
 800545c:	2800      	cmp	r0, #0
 800545e:	d0b1      	beq.n	80053c4 <setvbuf+0xb0>
 8005460:	89a3      	ldrh	r3, [r4, #12]
 8005462:	464d      	mov	r5, r9
 8005464:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005468:	81a3      	strh	r3, [r4, #12]
 800546a:	e7c8      	b.n	80053fe <setvbuf+0xea>
 800546c:	2500      	movs	r5, #0
 800546e:	e7ab      	b.n	80053c8 <setvbuf+0xb4>
 8005470:	46a9      	mov	r9, r5
 8005472:	e7f5      	b.n	8005460 <setvbuf+0x14c>
 8005474:	60a2      	str	r2, [r4, #8]
 8005476:	e7e6      	b.n	8005446 <setvbuf+0x132>
 8005478:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800547a:	f000 f8fe 	bl	800567a <__retarget_lock_release_recursive>
 800547e:	e7e7      	b.n	8005450 <setvbuf+0x13c>
 8005480:	f04f 35ff 	mov.w	r5, #4294967295
 8005484:	e7b5      	b.n	80053f2 <setvbuf+0xde>
 8005486:	bf00      	nop
 8005488:	20000448 	.word	0x20000448

0800548c <__sread>:
 800548c:	b510      	push	{r4, lr}
 800548e:	460c      	mov	r4, r1
 8005490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005494:	f000 f8a0 	bl	80055d8 <_read_r>
 8005498:	2800      	cmp	r0, #0
 800549a:	bfab      	itete	ge
 800549c:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 800549e:	89a3      	ldrhlt	r3, [r4, #12]
 80054a0:	181b      	addge	r3, r3, r0
 80054a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80054a6:	bfac      	ite	ge
 80054a8:	6523      	strge	r3, [r4, #80]	@ 0x50
 80054aa:	81a3      	strhlt	r3, [r4, #12]
 80054ac:	bd10      	pop	{r4, pc}

080054ae <__swrite>:
 80054ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054b2:	461f      	mov	r7, r3
 80054b4:	898b      	ldrh	r3, [r1, #12]
 80054b6:	4605      	mov	r5, r0
 80054b8:	05db      	lsls	r3, r3, #23
 80054ba:	460c      	mov	r4, r1
 80054bc:	4616      	mov	r6, r2
 80054be:	d505      	bpl.n	80054cc <__swrite+0x1e>
 80054c0:	2302      	movs	r3, #2
 80054c2:	2200      	movs	r2, #0
 80054c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054c8:	f000 f874 	bl	80055b4 <_lseek_r>
 80054cc:	89a3      	ldrh	r3, [r4, #12]
 80054ce:	4632      	mov	r2, r6
 80054d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80054d4:	81a3      	strh	r3, [r4, #12]
 80054d6:	4628      	mov	r0, r5
 80054d8:	463b      	mov	r3, r7
 80054da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054e2:	f000 b88b 	b.w	80055fc <_write_r>

080054e6 <__sseek>:
 80054e6:	b510      	push	{r4, lr}
 80054e8:	460c      	mov	r4, r1
 80054ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054ee:	f000 f861 	bl	80055b4 <_lseek_r>
 80054f2:	1c43      	adds	r3, r0, #1
 80054f4:	89a3      	ldrh	r3, [r4, #12]
 80054f6:	bf15      	itete	ne
 80054f8:	6520      	strne	r0, [r4, #80]	@ 0x50
 80054fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80054fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005502:	81a3      	strheq	r3, [r4, #12]
 8005504:	bf18      	it	ne
 8005506:	81a3      	strhne	r3, [r4, #12]
 8005508:	bd10      	pop	{r4, pc}

0800550a <__sclose>:
 800550a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800550e:	f000 b841 	b.w	8005594 <_close_r>

08005512 <_vsnprintf_r>:
 8005512:	b530      	push	{r4, r5, lr}
 8005514:	4614      	mov	r4, r2
 8005516:	2c00      	cmp	r4, #0
 8005518:	4605      	mov	r5, r0
 800551a:	461a      	mov	r2, r3
 800551c:	b09b      	sub	sp, #108	@ 0x6c
 800551e:	da05      	bge.n	800552c <_vsnprintf_r+0x1a>
 8005520:	238b      	movs	r3, #139	@ 0x8b
 8005522:	6003      	str	r3, [r0, #0]
 8005524:	f04f 30ff 	mov.w	r0, #4294967295
 8005528:	b01b      	add	sp, #108	@ 0x6c
 800552a:	bd30      	pop	{r4, r5, pc}
 800552c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005530:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005534:	bf0c      	ite	eq
 8005536:	4623      	moveq	r3, r4
 8005538:	f104 33ff 	addne.w	r3, r4, #4294967295
 800553c:	9302      	str	r3, [sp, #8]
 800553e:	9305      	str	r3, [sp, #20]
 8005540:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005544:	9100      	str	r1, [sp, #0]
 8005546:	9104      	str	r1, [sp, #16]
 8005548:	f8ad 300e 	strh.w	r3, [sp, #14]
 800554c:	4669      	mov	r1, sp
 800554e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005550:	f000 f9c6 	bl	80058e0 <_svfprintf_r>
 8005554:	1c43      	adds	r3, r0, #1
 8005556:	bfbc      	itt	lt
 8005558:	238b      	movlt	r3, #139	@ 0x8b
 800555a:	602b      	strlt	r3, [r5, #0]
 800555c:	2c00      	cmp	r4, #0
 800555e:	d0e3      	beq.n	8005528 <_vsnprintf_r+0x16>
 8005560:	2200      	movs	r2, #0
 8005562:	9b00      	ldr	r3, [sp, #0]
 8005564:	701a      	strb	r2, [r3, #0]
 8005566:	e7df      	b.n	8005528 <_vsnprintf_r+0x16>

08005568 <vsnprintf>:
 8005568:	b507      	push	{r0, r1, r2, lr}
 800556a:	9300      	str	r3, [sp, #0]
 800556c:	4613      	mov	r3, r2
 800556e:	460a      	mov	r2, r1
 8005570:	4601      	mov	r1, r0
 8005572:	4803      	ldr	r0, [pc, #12]	@ (8005580 <vsnprintf+0x18>)
 8005574:	6800      	ldr	r0, [r0, #0]
 8005576:	f7ff ffcc 	bl	8005512 <_vsnprintf_r>
 800557a:	b003      	add	sp, #12
 800557c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005580:	20000448 	.word	0x20000448

08005584 <memset>:
 8005584:	4603      	mov	r3, r0
 8005586:	4402      	add	r2, r0
 8005588:	4293      	cmp	r3, r2
 800558a:	d100      	bne.n	800558e <memset+0xa>
 800558c:	4770      	bx	lr
 800558e:	f803 1b01 	strb.w	r1, [r3], #1
 8005592:	e7f9      	b.n	8005588 <memset+0x4>

08005594 <_close_r>:
 8005594:	b538      	push	{r3, r4, r5, lr}
 8005596:	2300      	movs	r3, #0
 8005598:	4d05      	ldr	r5, [pc, #20]	@ (80055b0 <_close_r+0x1c>)
 800559a:	4604      	mov	r4, r0
 800559c:	4608      	mov	r0, r1
 800559e:	602b      	str	r3, [r5, #0]
 80055a0:	f005 fc4a 	bl	800ae38 <_close>
 80055a4:	1c43      	adds	r3, r0, #1
 80055a6:	d102      	bne.n	80055ae <_close_r+0x1a>
 80055a8:	682b      	ldr	r3, [r5, #0]
 80055aa:	b103      	cbz	r3, 80055ae <_close_r+0x1a>
 80055ac:	6023      	str	r3, [r4, #0]
 80055ae:	bd38      	pop	{r3, r4, r5, pc}
 80055b0:	20000d70 	.word	0x20000d70

080055b4 <_lseek_r>:
 80055b4:	b538      	push	{r3, r4, r5, lr}
 80055b6:	4604      	mov	r4, r0
 80055b8:	4608      	mov	r0, r1
 80055ba:	4611      	mov	r1, r2
 80055bc:	2200      	movs	r2, #0
 80055be:	4d05      	ldr	r5, [pc, #20]	@ (80055d4 <_lseek_r+0x20>)
 80055c0:	602a      	str	r2, [r5, #0]
 80055c2:	461a      	mov	r2, r3
 80055c4:	f005 fc29 	bl	800ae1a <_lseek>
 80055c8:	1c43      	adds	r3, r0, #1
 80055ca:	d102      	bne.n	80055d2 <_lseek_r+0x1e>
 80055cc:	682b      	ldr	r3, [r5, #0]
 80055ce:	b103      	cbz	r3, 80055d2 <_lseek_r+0x1e>
 80055d0:	6023      	str	r3, [r4, #0]
 80055d2:	bd38      	pop	{r3, r4, r5, pc}
 80055d4:	20000d70 	.word	0x20000d70

080055d8 <_read_r>:
 80055d8:	b538      	push	{r3, r4, r5, lr}
 80055da:	4604      	mov	r4, r0
 80055dc:	4608      	mov	r0, r1
 80055de:	4611      	mov	r1, r2
 80055e0:	2200      	movs	r2, #0
 80055e2:	4d05      	ldr	r5, [pc, #20]	@ (80055f8 <_read_r+0x20>)
 80055e4:	602a      	str	r2, [r5, #0]
 80055e6:	461a      	mov	r2, r3
 80055e8:	f7fc fa84 	bl	8001af4 <_read>
 80055ec:	1c43      	adds	r3, r0, #1
 80055ee:	d102      	bne.n	80055f6 <_read_r+0x1e>
 80055f0:	682b      	ldr	r3, [r5, #0]
 80055f2:	b103      	cbz	r3, 80055f6 <_read_r+0x1e>
 80055f4:	6023      	str	r3, [r4, #0]
 80055f6:	bd38      	pop	{r3, r4, r5, pc}
 80055f8:	20000d70 	.word	0x20000d70

080055fc <_write_r>:
 80055fc:	b538      	push	{r3, r4, r5, lr}
 80055fe:	4604      	mov	r4, r0
 8005600:	4608      	mov	r0, r1
 8005602:	4611      	mov	r1, r2
 8005604:	2200      	movs	r2, #0
 8005606:	4d05      	ldr	r5, [pc, #20]	@ (800561c <_write_r+0x20>)
 8005608:	602a      	str	r2, [r5, #0]
 800560a:	461a      	mov	r2, r3
 800560c:	f7fc fab0 	bl	8001b70 <_write>
 8005610:	1c43      	adds	r3, r0, #1
 8005612:	d102      	bne.n	800561a <_write_r+0x1e>
 8005614:	682b      	ldr	r3, [r5, #0]
 8005616:	b103      	cbz	r3, 800561a <_write_r+0x1e>
 8005618:	6023      	str	r3, [r4, #0]
 800561a:	bd38      	pop	{r3, r4, r5, pc}
 800561c:	20000d70 	.word	0x20000d70

08005620 <__errno>:
 8005620:	4b01      	ldr	r3, [pc, #4]	@ (8005628 <__errno+0x8>)
 8005622:	6818      	ldr	r0, [r3, #0]
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	20000448 	.word	0x20000448

0800562c <__libc_init_array>:
 800562c:	b570      	push	{r4, r5, r6, lr}
 800562e:	2600      	movs	r6, #0
 8005630:	4d0c      	ldr	r5, [pc, #48]	@ (8005664 <__libc_init_array+0x38>)
 8005632:	4c0d      	ldr	r4, [pc, #52]	@ (8005668 <__libc_init_array+0x3c>)
 8005634:	1b64      	subs	r4, r4, r5
 8005636:	10a4      	asrs	r4, r4, #2
 8005638:	42a6      	cmp	r6, r4
 800563a:	d109      	bne.n	8005650 <__libc_init_array+0x24>
 800563c:	f005 fc3c 	bl	800aeb8 <_init>
 8005640:	2600      	movs	r6, #0
 8005642:	4d0a      	ldr	r5, [pc, #40]	@ (800566c <__libc_init_array+0x40>)
 8005644:	4c0a      	ldr	r4, [pc, #40]	@ (8005670 <__libc_init_array+0x44>)
 8005646:	1b64      	subs	r4, r4, r5
 8005648:	10a4      	asrs	r4, r4, #2
 800564a:	42a6      	cmp	r6, r4
 800564c:	d105      	bne.n	800565a <__libc_init_array+0x2e>
 800564e:	bd70      	pop	{r4, r5, r6, pc}
 8005650:	f855 3b04 	ldr.w	r3, [r5], #4
 8005654:	4798      	blx	r3
 8005656:	3601      	adds	r6, #1
 8005658:	e7ee      	b.n	8005638 <__libc_init_array+0xc>
 800565a:	f855 3b04 	ldr.w	r3, [r5], #4
 800565e:	4798      	blx	r3
 8005660:	3601      	adds	r6, #1
 8005662:	e7f2      	b.n	800564a <__libc_init_array+0x1e>
 8005664:	0800b7c8 	.word	0x0800b7c8
 8005668:	0800b7c8 	.word	0x0800b7c8
 800566c:	0800b7c8 	.word	0x0800b7c8
 8005670:	0800b7d0 	.word	0x0800b7d0

08005674 <__retarget_lock_init_recursive>:
 8005674:	4770      	bx	lr

08005676 <__retarget_lock_close_recursive>:
 8005676:	4770      	bx	lr

08005678 <__retarget_lock_acquire_recursive>:
 8005678:	4770      	bx	lr

0800567a <__retarget_lock_release_recursive>:
 800567a:	4770      	bx	lr

0800567c <sysconf>:
 800567c:	2808      	cmp	r0, #8
 800567e:	b508      	push	{r3, lr}
 8005680:	d006      	beq.n	8005690 <sysconf+0x14>
 8005682:	f7ff ffcd 	bl	8005620 <__errno>
 8005686:	2316      	movs	r3, #22
 8005688:	6003      	str	r3, [r0, #0]
 800568a:	f04f 30ff 	mov.w	r0, #4294967295
 800568e:	bd08      	pop	{r3, pc}
 8005690:	2080      	movs	r0, #128	@ 0x80
 8005692:	e7fc      	b.n	800568e <sysconf+0x12>

08005694 <register_fini>:
 8005694:	4b02      	ldr	r3, [pc, #8]	@ (80056a0 <register_fini+0xc>)
 8005696:	b113      	cbz	r3, 800569e <register_fini+0xa>
 8005698:	4802      	ldr	r0, [pc, #8]	@ (80056a4 <register_fini+0x10>)
 800569a:	f000 b805 	b.w	80056a8 <atexit>
 800569e:	4770      	bx	lr
 80056a0:	00000000 	.word	0x00000000
 80056a4:	08009311 	.word	0x08009311

080056a8 <atexit>:
 80056a8:	2300      	movs	r3, #0
 80056aa:	4601      	mov	r1, r0
 80056ac:	461a      	mov	r2, r3
 80056ae:	4618      	mov	r0, r3
 80056b0:	f003 be92 	b.w	80093d8 <__register_exitproc>

080056b4 <_malloc_trim_r>:
 80056b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056b8:	4606      	mov	r6, r0
 80056ba:	2008      	movs	r0, #8
 80056bc:	4689      	mov	r9, r1
 80056be:	f7ff ffdd 	bl	800567c <sysconf>
 80056c2:	4680      	mov	r8, r0
 80056c4:	4f23      	ldr	r7, [pc, #140]	@ (8005754 <_malloc_trim_r+0xa0>)
 80056c6:	4630      	mov	r0, r6
 80056c8:	f7ff fcf6 	bl	80050b8 <__malloc_lock>
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	685d      	ldr	r5, [r3, #4]
 80056d0:	f025 0503 	bic.w	r5, r5, #3
 80056d4:	f1a5 0411 	sub.w	r4, r5, #17
 80056d8:	eba4 0409 	sub.w	r4, r4, r9
 80056dc:	4444      	add	r4, r8
 80056de:	fbb4 f4f8 	udiv	r4, r4, r8
 80056e2:	3c01      	subs	r4, #1
 80056e4:	fb08 f404 	mul.w	r4, r8, r4
 80056e8:	45a0      	cmp	r8, r4
 80056ea:	dd05      	ble.n	80056f8 <_malloc_trim_r+0x44>
 80056ec:	4630      	mov	r0, r6
 80056ee:	f7ff fce9 	bl	80050c4 <__malloc_unlock>
 80056f2:	2000      	movs	r0, #0
 80056f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056f8:	2100      	movs	r1, #0
 80056fa:	4630      	mov	r0, r6
 80056fc:	f7fc f9b2 	bl	8001a64 <_sbrk_r>
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	442b      	add	r3, r5
 8005704:	4298      	cmp	r0, r3
 8005706:	d1f1      	bne.n	80056ec <_malloc_trim_r+0x38>
 8005708:	4630      	mov	r0, r6
 800570a:	4261      	negs	r1, r4
 800570c:	f7fc f9aa 	bl	8001a64 <_sbrk_r>
 8005710:	3001      	adds	r0, #1
 8005712:	d110      	bne.n	8005736 <_malloc_trim_r+0x82>
 8005714:	2100      	movs	r1, #0
 8005716:	4630      	mov	r0, r6
 8005718:	f7fc f9a4 	bl	8001a64 <_sbrk_r>
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	1a83      	subs	r3, r0, r2
 8005720:	2b0f      	cmp	r3, #15
 8005722:	dde3      	ble.n	80056ec <_malloc_trim_r+0x38>
 8005724:	490c      	ldr	r1, [pc, #48]	@ (8005758 <_malloc_trim_r+0xa4>)
 8005726:	f043 0301 	orr.w	r3, r3, #1
 800572a:	6809      	ldr	r1, [r1, #0]
 800572c:	6053      	str	r3, [r2, #4]
 800572e:	1a40      	subs	r0, r0, r1
 8005730:	490a      	ldr	r1, [pc, #40]	@ (800575c <_malloc_trim_r+0xa8>)
 8005732:	6008      	str	r0, [r1, #0]
 8005734:	e7da      	b.n	80056ec <_malloc_trim_r+0x38>
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	4a08      	ldr	r2, [pc, #32]	@ (800575c <_malloc_trim_r+0xa8>)
 800573a:	1b2d      	subs	r5, r5, r4
 800573c:	f045 0501 	orr.w	r5, r5, #1
 8005740:	605d      	str	r5, [r3, #4]
 8005742:	6813      	ldr	r3, [r2, #0]
 8005744:	4630      	mov	r0, r6
 8005746:	1b1b      	subs	r3, r3, r4
 8005748:	6013      	str	r3, [r2, #0]
 800574a:	f7ff fcbb 	bl	80050c4 <__malloc_unlock>
 800574e:	2001      	movs	r0, #1
 8005750:	e7d0      	b.n	80056f4 <_malloc_trim_r+0x40>
 8005752:	bf00      	nop
 8005754:	20000034 	.word	0x20000034
 8005758:	2000002c 	.word	0x2000002c
 800575c:	20000c00 	.word	0x20000c00

08005760 <_free_r>:
 8005760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005762:	4604      	mov	r4, r0
 8005764:	460f      	mov	r7, r1
 8005766:	2900      	cmp	r1, #0
 8005768:	f000 80b1 	beq.w	80058ce <_free_r+0x16e>
 800576c:	f7ff fca4 	bl	80050b8 <__malloc_lock>
 8005770:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8005774:	4d56      	ldr	r5, [pc, #344]	@ (80058d0 <_free_r+0x170>)
 8005776:	f022 0001 	bic.w	r0, r2, #1
 800577a:	f1a7 0308 	sub.w	r3, r7, #8
 800577e:	eb03 0c00 	add.w	ip, r3, r0
 8005782:	68a9      	ldr	r1, [r5, #8]
 8005784:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8005788:	4561      	cmp	r1, ip
 800578a:	f026 0603 	bic.w	r6, r6, #3
 800578e:	f002 0201 	and.w	r2, r2, #1
 8005792:	d11b      	bne.n	80057cc <_free_r+0x6c>
 8005794:	4406      	add	r6, r0
 8005796:	b93a      	cbnz	r2, 80057a8 <_free_r+0x48>
 8005798:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800579c:	1a9b      	subs	r3, r3, r2
 800579e:	4416      	add	r6, r2
 80057a0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 80057a4:	60ca      	str	r2, [r1, #12]
 80057a6:	6091      	str	r1, [r2, #8]
 80057a8:	f046 0201 	orr.w	r2, r6, #1
 80057ac:	605a      	str	r2, [r3, #4]
 80057ae:	60ab      	str	r3, [r5, #8]
 80057b0:	4b48      	ldr	r3, [pc, #288]	@ (80058d4 <_free_r+0x174>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	42b3      	cmp	r3, r6
 80057b6:	d804      	bhi.n	80057c2 <_free_r+0x62>
 80057b8:	4b47      	ldr	r3, [pc, #284]	@ (80058d8 <_free_r+0x178>)
 80057ba:	4620      	mov	r0, r4
 80057bc:	6819      	ldr	r1, [r3, #0]
 80057be:	f7ff ff79 	bl	80056b4 <_malloc_trim_r>
 80057c2:	4620      	mov	r0, r4
 80057c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80057c8:	f7ff bc7c 	b.w	80050c4 <__malloc_unlock>
 80057cc:	f8cc 6004 	str.w	r6, [ip, #4]
 80057d0:	2a00      	cmp	r2, #0
 80057d2:	d138      	bne.n	8005846 <_free_r+0xe6>
 80057d4:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80057d8:	f105 0708 	add.w	r7, r5, #8
 80057dc:	1a5b      	subs	r3, r3, r1
 80057de:	4408      	add	r0, r1
 80057e0:	6899      	ldr	r1, [r3, #8]
 80057e2:	42b9      	cmp	r1, r7
 80057e4:	d031      	beq.n	800584a <_free_r+0xea>
 80057e6:	68df      	ldr	r7, [r3, #12]
 80057e8:	60cf      	str	r7, [r1, #12]
 80057ea:	60b9      	str	r1, [r7, #8]
 80057ec:	eb0c 0106 	add.w	r1, ip, r6
 80057f0:	6849      	ldr	r1, [r1, #4]
 80057f2:	07c9      	lsls	r1, r1, #31
 80057f4:	d40b      	bmi.n	800580e <_free_r+0xae>
 80057f6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80057fa:	4430      	add	r0, r6
 80057fc:	bb3a      	cbnz	r2, 800584e <_free_r+0xee>
 80057fe:	4e37      	ldr	r6, [pc, #220]	@ (80058dc <_free_r+0x17c>)
 8005800:	42b1      	cmp	r1, r6
 8005802:	d124      	bne.n	800584e <_free_r+0xee>
 8005804:	2201      	movs	r2, #1
 8005806:	e9c5 3304 	strd	r3, r3, [r5, #16]
 800580a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800580e:	f040 0101 	orr.w	r1, r0, #1
 8005812:	6059      	str	r1, [r3, #4]
 8005814:	5018      	str	r0, [r3, r0]
 8005816:	2a00      	cmp	r2, #0
 8005818:	d1d3      	bne.n	80057c2 <_free_r+0x62>
 800581a:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800581e:	d21b      	bcs.n	8005858 <_free_r+0xf8>
 8005820:	2101      	movs	r1, #1
 8005822:	08c2      	lsrs	r2, r0, #3
 8005824:	0940      	lsrs	r0, r0, #5
 8005826:	4081      	lsls	r1, r0
 8005828:	6868      	ldr	r0, [r5, #4]
 800582a:	3201      	adds	r2, #1
 800582c:	4301      	orrs	r1, r0
 800582e:	6069      	str	r1, [r5, #4]
 8005830:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 8005834:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 8005838:	3908      	subs	r1, #8
 800583a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800583e:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 8005842:	60c3      	str	r3, [r0, #12]
 8005844:	e7bd      	b.n	80057c2 <_free_r+0x62>
 8005846:	2200      	movs	r2, #0
 8005848:	e7d0      	b.n	80057ec <_free_r+0x8c>
 800584a:	2201      	movs	r2, #1
 800584c:	e7ce      	b.n	80057ec <_free_r+0x8c>
 800584e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8005852:	60ce      	str	r6, [r1, #12]
 8005854:	60b1      	str	r1, [r6, #8]
 8005856:	e7da      	b.n	800580e <_free_r+0xae>
 8005858:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 800585c:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8005860:	d214      	bcs.n	800588c <_free_r+0x12c>
 8005862:	0982      	lsrs	r2, r0, #6
 8005864:	3238      	adds	r2, #56	@ 0x38
 8005866:	1c51      	adds	r1, r2, #1
 8005868:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800586c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005870:	428e      	cmp	r6, r1
 8005872:	d125      	bne.n	80058c0 <_free_r+0x160>
 8005874:	2001      	movs	r0, #1
 8005876:	1092      	asrs	r2, r2, #2
 8005878:	fa00 f202 	lsl.w	r2, r0, r2
 800587c:	6868      	ldr	r0, [r5, #4]
 800587e:	4302      	orrs	r2, r0
 8005880:	606a      	str	r2, [r5, #4]
 8005882:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8005886:	60b3      	str	r3, [r6, #8]
 8005888:	60cb      	str	r3, [r1, #12]
 800588a:	e79a      	b.n	80057c2 <_free_r+0x62>
 800588c:	2a14      	cmp	r2, #20
 800588e:	d801      	bhi.n	8005894 <_free_r+0x134>
 8005890:	325b      	adds	r2, #91	@ 0x5b
 8005892:	e7e8      	b.n	8005866 <_free_r+0x106>
 8005894:	2a54      	cmp	r2, #84	@ 0x54
 8005896:	d802      	bhi.n	800589e <_free_r+0x13e>
 8005898:	0b02      	lsrs	r2, r0, #12
 800589a:	326e      	adds	r2, #110	@ 0x6e
 800589c:	e7e3      	b.n	8005866 <_free_r+0x106>
 800589e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 80058a2:	d802      	bhi.n	80058aa <_free_r+0x14a>
 80058a4:	0bc2      	lsrs	r2, r0, #15
 80058a6:	3277      	adds	r2, #119	@ 0x77
 80058a8:	e7dd      	b.n	8005866 <_free_r+0x106>
 80058aa:	f240 5154 	movw	r1, #1364	@ 0x554
 80058ae:	428a      	cmp	r2, r1
 80058b0:	bf96      	itet	ls
 80058b2:	0c82      	lsrls	r2, r0, #18
 80058b4:	227e      	movhi	r2, #126	@ 0x7e
 80058b6:	327c      	addls	r2, #124	@ 0x7c
 80058b8:	e7d5      	b.n	8005866 <_free_r+0x106>
 80058ba:	6889      	ldr	r1, [r1, #8]
 80058bc:	428e      	cmp	r6, r1
 80058be:	d004      	beq.n	80058ca <_free_r+0x16a>
 80058c0:	684a      	ldr	r2, [r1, #4]
 80058c2:	f022 0203 	bic.w	r2, r2, #3
 80058c6:	4282      	cmp	r2, r0
 80058c8:	d8f7      	bhi.n	80058ba <_free_r+0x15a>
 80058ca:	68ce      	ldr	r6, [r1, #12]
 80058cc:	e7d9      	b.n	8005882 <_free_r+0x122>
 80058ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058d0:	20000034 	.word	0x20000034
 80058d4:	20000030 	.word	0x20000030
 80058d8:	20000c30 	.word	0x20000c30
 80058dc:	2000003c 	.word	0x2000003c

080058e0 <_svfprintf_r>:
 80058e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058e4:	b0d7      	sub	sp, #348	@ 0x15c
 80058e6:	4688      	mov	r8, r1
 80058e8:	4691      	mov	r9, r2
 80058ea:	461e      	mov	r6, r3
 80058ec:	9007      	str	r0, [sp, #28]
 80058ee:	f003 fce9 	bl	80092c4 <_localeconv_r>
 80058f2:	6803      	ldr	r3, [r0, #0]
 80058f4:	4618      	mov	r0, r3
 80058f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80058f8:	f7fa fc2a 	bl	8000150 <strlen>
 80058fc:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005900:	9011      	str	r0, [sp, #68]	@ 0x44
 8005902:	0619      	lsls	r1, r3, #24
 8005904:	d515      	bpl.n	8005932 <_svfprintf_r+0x52>
 8005906:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800590a:	b993      	cbnz	r3, 8005932 <_svfprintf_r+0x52>
 800590c:	2140      	movs	r1, #64	@ 0x40
 800590e:	9807      	ldr	r0, [sp, #28]
 8005910:	f7ff f998 	bl	8004c44 <_malloc_r>
 8005914:	f8c8 0000 	str.w	r0, [r8]
 8005918:	f8c8 0010 	str.w	r0, [r8, #16]
 800591c:	b930      	cbnz	r0, 800592c <_svfprintf_r+0x4c>
 800591e:	230c      	movs	r3, #12
 8005920:	9a07      	ldr	r2, [sp, #28]
 8005922:	6013      	str	r3, [r2, #0]
 8005924:	f04f 33ff 	mov.w	r3, #4294967295
 8005928:	9313      	str	r3, [sp, #76]	@ 0x4c
 800592a:	e1ef      	b.n	8005d0c <_svfprintf_r+0x42c>
 800592c:	2340      	movs	r3, #64	@ 0x40
 800592e:	f8c8 3014 	str.w	r3, [r8, #20]
 8005932:	2300      	movs	r3, #0
 8005934:	2200      	movs	r2, #0
 8005936:	e9cd 332b 	strd	r3, r3, [sp, #172]	@ 0xac
 800593a:	9308      	str	r3, [sp, #32]
 800593c:	2300      	movs	r3, #0
 800593e:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8005942:	2300      	movs	r3, #0
 8005944:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
 8005948:	ac2d      	add	r4, sp, #180	@ 0xb4
 800594a:	942a      	str	r4, [sp, #168]	@ 0xa8
 800594c:	930d      	str	r3, [sp, #52]	@ 0x34
 800594e:	9316      	str	r3, [sp, #88]	@ 0x58
 8005950:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005952:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005954:	464b      	mov	r3, r9
 8005956:	461d      	mov	r5, r3
 8005958:	f813 2b01 	ldrb.w	r2, [r3], #1
 800595c:	b10a      	cbz	r2, 8005962 <_svfprintf_r+0x82>
 800595e:	2a25      	cmp	r2, #37	@ 0x25
 8005960:	d1f9      	bne.n	8005956 <_svfprintf_r+0x76>
 8005962:	ebb5 0709 	subs.w	r7, r5, r9
 8005966:	d00d      	beq.n	8005984 <_svfprintf_r+0xa4>
 8005968:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800596a:	e9c4 9700 	strd	r9, r7, [r4]
 800596e:	443b      	add	r3, r7
 8005970:	932c      	str	r3, [sp, #176]	@ 0xb0
 8005972:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8005974:	3301      	adds	r3, #1
 8005976:	2b07      	cmp	r3, #7
 8005978:	932b      	str	r3, [sp, #172]	@ 0xac
 800597a:	dc75      	bgt.n	8005a68 <_svfprintf_r+0x188>
 800597c:	3408      	adds	r4, #8
 800597e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005980:	443b      	add	r3, r7
 8005982:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005984:	782b      	ldrb	r3, [r5, #0]
 8005986:	2b00      	cmp	r3, #0
 8005988:	f001 8124 	beq.w	8006bd4 <_svfprintf_r+0x12f4>
 800598c:	2200      	movs	r2, #0
 800598e:	1c6b      	adds	r3, r5, #1
 8005990:	4693      	mov	fp, r2
 8005992:	f04f 35ff 	mov.w	r5, #4294967295
 8005996:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 800599a:	9212      	str	r2, [sp, #72]	@ 0x48
 800599c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059a0:	920a      	str	r2, [sp, #40]	@ 0x28
 80059a2:	9310      	str	r3, [sp, #64]	@ 0x40
 80059a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059a6:	3b20      	subs	r3, #32
 80059a8:	2b5a      	cmp	r3, #90	@ 0x5a
 80059aa:	f200 8596 	bhi.w	80064da <_svfprintf_r+0xbfa>
 80059ae:	e8df f013 	tbh	[pc, r3, lsl #1]
 80059b2:	009e      	.short	0x009e
 80059b4:	05940594 	.word	0x05940594
 80059b8:	059400a6 	.word	0x059400a6
 80059bc:	05940594 	.word	0x05940594
 80059c0:	05940086 	.word	0x05940086
 80059c4:	00a90594 	.word	0x00a90594
 80059c8:	059400b3 	.word	0x059400b3
 80059cc:	00b500b0 	.word	0x00b500b0
 80059d0:	00ce0594 	.word	0x00ce0594
 80059d4:	00d100d1 	.word	0x00d100d1
 80059d8:	00d100d1 	.word	0x00d100d1
 80059dc:	00d100d1 	.word	0x00d100d1
 80059e0:	00d100d1 	.word	0x00d100d1
 80059e4:	059400d1 	.word	0x059400d1
 80059e8:	05940594 	.word	0x05940594
 80059ec:	05940594 	.word	0x05940594
 80059f0:	05940594 	.word	0x05940594
 80059f4:	05940140 	.word	0x05940140
 80059f8:	011100ff 	.word	0x011100ff
 80059fc:	01400140 	.word	0x01400140
 8005a00:	05940140 	.word	0x05940140
 8005a04:	05940594 	.word	0x05940594
 8005a08:	00e20594 	.word	0x00e20594
 8005a0c:	05940594 	.word	0x05940594
 8005a10:	0594048f 	.word	0x0594048f
 8005a14:	05940594 	.word	0x05940594
 8005a18:	059404d7 	.word	0x059404d7
 8005a1c:	059404f6 	.word	0x059404f6
 8005a20:	05180594 	.word	0x05180594
 8005a24:	05940594 	.word	0x05940594
 8005a28:	05940594 	.word	0x05940594
 8005a2c:	05940594 	.word	0x05940594
 8005a30:	05940594 	.word	0x05940594
 8005a34:	05940140 	.word	0x05940140
 8005a38:	011300ff 	.word	0x011300ff
 8005a3c:	01400140 	.word	0x01400140
 8005a40:	00e50140 	.word	0x00e50140
 8005a44:	00f90113 	.word	0x00f90113
 8005a48:	00f20594 	.word	0x00f20594
 8005a4c:	046c0594 	.word	0x046c0594
 8005a50:	04c60491 	.word	0x04c60491
 8005a54:	059400f9 	.word	0x059400f9
 8005a58:	009c04d7 	.word	0x009c04d7
 8005a5c:	059404f8 	.word	0x059404f8
 8005a60:	00650594 	.word	0x00650594
 8005a64:	009c0594 	.word	0x009c0594
 8005a68:	4641      	mov	r1, r8
 8005a6a:	9807      	ldr	r0, [sp, #28]
 8005a6c:	aa2a      	add	r2, sp, #168	@ 0xa8
 8005a6e:	f005 f83b 	bl	800aae8 <__ssprint_r>
 8005a72:	2800      	cmp	r0, #0
 8005a74:	f040 8145 	bne.w	8005d02 <_svfprintf_r+0x422>
 8005a78:	ac2d      	add	r4, sp, #180	@ 0xb4
 8005a7a:	e780      	b.n	800597e <_svfprintf_r+0x9e>
 8005a7c:	4ba6      	ldr	r3, [pc, #664]	@ (8005d18 <_svfprintf_r+0x438>)
 8005a7e:	931d      	str	r3, [sp, #116]	@ 0x74
 8005a80:	f01b 0320 	ands.w	r3, fp, #32
 8005a84:	f000 84b0 	beq.w	80063e8 <_svfprintf_r+0xb08>
 8005a88:	3607      	adds	r6, #7
 8005a8a:	f026 0307 	bic.w	r3, r6, #7
 8005a8e:	461a      	mov	r2, r3
 8005a90:	f852 6b08 	ldr.w	r6, [r2], #8
 8005a94:	685f      	ldr	r7, [r3, #4]
 8005a96:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005a98:	f01b 0f01 	tst.w	fp, #1
 8005a9c:	d00a      	beq.n	8005ab4 <_svfprintf_r+0x1d4>
 8005a9e:	ea56 0307 	orrs.w	r3, r6, r7
 8005aa2:	d007      	beq.n	8005ab4 <_svfprintf_r+0x1d4>
 8005aa4:	2330      	movs	r3, #48	@ 0x30
 8005aa6:	f88d 308c 	strb.w	r3, [sp, #140]	@ 0x8c
 8005aaa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005aac:	f04b 0b02 	orr.w	fp, fp, #2
 8005ab0:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8005aba:	f000 bc19 	b.w	80062f0 <_svfprintf_r+0xa10>
 8005abe:	9807      	ldr	r0, [sp, #28]
 8005ac0:	f003 fc00 	bl	80092c4 <_localeconv_r>
 8005ac4:	6843      	ldr	r3, [r0, #4]
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005aca:	f7fa fb41 	bl	8000150 <strlen>
 8005ace:	9016      	str	r0, [sp, #88]	@ 0x58
 8005ad0:	9807      	ldr	r0, [sp, #28]
 8005ad2:	f003 fbf7 	bl	80092c4 <_localeconv_r>
 8005ad6:	6883      	ldr	r3, [r0, #8]
 8005ad8:	930d      	str	r3, [sp, #52]	@ 0x34
 8005ada:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005adc:	b12b      	cbz	r3, 8005aea <_svfprintf_r+0x20a>
 8005ade:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ae0:	b11b      	cbz	r3, 8005aea <_svfprintf_r+0x20a>
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	b10b      	cbz	r3, 8005aea <_svfprintf_r+0x20a>
 8005ae6:	f44b 6b80 	orr.w	fp, fp, #1024	@ 0x400
 8005aea:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005aec:	e756      	b.n	800599c <_svfprintf_r+0xbc>
 8005aee:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d1f9      	bne.n	8005aea <_svfprintf_r+0x20a>
 8005af6:	2320      	movs	r3, #32
 8005af8:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8005afc:	e7f5      	b.n	8005aea <_svfprintf_r+0x20a>
 8005afe:	f04b 0b01 	orr.w	fp, fp, #1
 8005b02:	e7f2      	b.n	8005aea <_svfprintf_r+0x20a>
 8005b04:	f856 3b04 	ldr.w	r3, [r6], #4
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	9312      	str	r3, [sp, #72]	@ 0x48
 8005b0c:	daed      	bge.n	8005aea <_svfprintf_r+0x20a>
 8005b0e:	425b      	negs	r3, r3
 8005b10:	9312      	str	r3, [sp, #72]	@ 0x48
 8005b12:	f04b 0b04 	orr.w	fp, fp, #4
 8005b16:	e7e8      	b.n	8005aea <_svfprintf_r+0x20a>
 8005b18:	232b      	movs	r3, #43	@ 0x2b
 8005b1a:	e7ed      	b.n	8005af8 <_svfprintf_r+0x218>
 8005b1c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005b1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b22:	2a2a      	cmp	r2, #42	@ 0x2a
 8005b24:	920a      	str	r2, [sp, #40]	@ 0x28
 8005b26:	d10f      	bne.n	8005b48 <_svfprintf_r+0x268>
 8005b28:	f856 5b04 	ldr.w	r5, [r6], #4
 8005b2c:	9310      	str	r3, [sp, #64]	@ 0x40
 8005b2e:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8005b32:	e7da      	b.n	8005aea <_svfprintf_r+0x20a>
 8005b34:	fb01 2505 	mla	r5, r1, r5, r2
 8005b38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b3c:	920a      	str	r2, [sp, #40]	@ 0x28
 8005b3e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b40:	3a30      	subs	r2, #48	@ 0x30
 8005b42:	2a09      	cmp	r2, #9
 8005b44:	d9f6      	bls.n	8005b34 <_svfprintf_r+0x254>
 8005b46:	e72c      	b.n	80059a2 <_svfprintf_r+0xc2>
 8005b48:	2500      	movs	r5, #0
 8005b4a:	210a      	movs	r1, #10
 8005b4c:	e7f7      	b.n	8005b3e <_svfprintf_r+0x25e>
 8005b4e:	f04b 0b80 	orr.w	fp, fp, #128	@ 0x80
 8005b52:	e7ca      	b.n	8005aea <_svfprintf_r+0x20a>
 8005b54:	2200      	movs	r2, #0
 8005b56:	210a      	movs	r1, #10
 8005b58:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005b5a:	9212      	str	r2, [sp, #72]	@ 0x48
 8005b5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b5e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005b60:	3a30      	subs	r2, #48	@ 0x30
 8005b62:	fb01 2200 	mla	r2, r1, r0, r2
 8005b66:	9212      	str	r2, [sp, #72]	@ 0x48
 8005b68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b6c:	920a      	str	r2, [sp, #40]	@ 0x28
 8005b6e:	3a30      	subs	r2, #48	@ 0x30
 8005b70:	2a09      	cmp	r2, #9
 8005b72:	d9f3      	bls.n	8005b5c <_svfprintf_r+0x27c>
 8005b74:	e715      	b.n	80059a2 <_svfprintf_r+0xc2>
 8005b76:	f04b 0b08 	orr.w	fp, fp, #8
 8005b7a:	e7b6      	b.n	8005aea <_svfprintf_r+0x20a>
 8005b7c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	2b68      	cmp	r3, #104	@ 0x68
 8005b82:	bf01      	itttt	eq
 8005b84:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8005b86:	f44b 7b00 	orreq.w	fp, fp, #512	@ 0x200
 8005b8a:	3301      	addeq	r3, #1
 8005b8c:	9310      	streq	r3, [sp, #64]	@ 0x40
 8005b8e:	bf18      	it	ne
 8005b90:	f04b 0b40 	orrne.w	fp, fp, #64	@ 0x40
 8005b94:	e7a9      	b.n	8005aea <_svfprintf_r+0x20a>
 8005b96:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005b98:	781b      	ldrb	r3, [r3, #0]
 8005b9a:	2b6c      	cmp	r3, #108	@ 0x6c
 8005b9c:	d105      	bne.n	8005baa <_svfprintf_r+0x2ca>
 8005b9e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	9310      	str	r3, [sp, #64]	@ 0x40
 8005ba4:	f04b 0b20 	orr.w	fp, fp, #32
 8005ba8:	e79f      	b.n	8005aea <_svfprintf_r+0x20a>
 8005baa:	f04b 0b10 	orr.w	fp, fp, #16
 8005bae:	e79c      	b.n	8005aea <_svfprintf_r+0x20a>
 8005bb0:	4632      	mov	r2, r6
 8005bb2:	f852 3b04 	ldr.w	r3, [r2], #4
 8005bb6:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 8005bba:	2300      	movs	r3, #0
 8005bbc:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005bbe:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8005bc2:	469a      	mov	sl, r3
 8005bc4:	2501      	movs	r5, #1
 8005bc6:	461f      	mov	r7, r3
 8005bc8:	461e      	mov	r6, r3
 8005bca:	9314      	str	r3, [sp, #80]	@ 0x50
 8005bcc:	930c      	str	r3, [sp, #48]	@ 0x30
 8005bce:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 8005bd2:	e1cd      	b.n	8005f70 <_svfprintf_r+0x690>
 8005bd4:	f04b 0b10 	orr.w	fp, fp, #16
 8005bd8:	f01b 0f20 	tst.w	fp, #32
 8005bdc:	d011      	beq.n	8005c02 <_svfprintf_r+0x322>
 8005bde:	3607      	adds	r6, #7
 8005be0:	f026 0307 	bic.w	r3, r6, #7
 8005be4:	461a      	mov	r2, r3
 8005be6:	f852 6b08 	ldr.w	r6, [r2], #8
 8005bea:	685f      	ldr	r7, [r3, #4]
 8005bec:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005bee:	2f00      	cmp	r7, #0
 8005bf0:	da05      	bge.n	8005bfe <_svfprintf_r+0x31e>
 8005bf2:	232d      	movs	r3, #45	@ 0x2d
 8005bf4:	4276      	negs	r6, r6
 8005bf6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005bfa:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e379      	b.n	80062f6 <_svfprintf_r+0xa16>
 8005c02:	4633      	mov	r3, r6
 8005c04:	f853 7b04 	ldr.w	r7, [r3], #4
 8005c08:	f01b 0f10 	tst.w	fp, #16
 8005c0c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c0e:	d002      	beq.n	8005c16 <_svfprintf_r+0x336>
 8005c10:	463e      	mov	r6, r7
 8005c12:	17ff      	asrs	r7, r7, #31
 8005c14:	e7eb      	b.n	8005bee <_svfprintf_r+0x30e>
 8005c16:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8005c1a:	d003      	beq.n	8005c24 <_svfprintf_r+0x344>
 8005c1c:	b23e      	sxth	r6, r7
 8005c1e:	f347 37c0 	sbfx	r7, r7, #15, #1
 8005c22:	e7e4      	b.n	8005bee <_svfprintf_r+0x30e>
 8005c24:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8005c28:	d0f2      	beq.n	8005c10 <_svfprintf_r+0x330>
 8005c2a:	b27e      	sxtb	r6, r7
 8005c2c:	f347 17c0 	sbfx	r7, r7, #7, #1
 8005c30:	e7dd      	b.n	8005bee <_svfprintf_r+0x30e>
 8005c32:	3607      	adds	r6, #7
 8005c34:	f026 0307 	bic.w	r3, r6, #7
 8005c38:	4619      	mov	r1, r3
 8005c3a:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005c3e:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8005c42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c44:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005c46:	931e      	str	r3, [sp, #120]	@ 0x78
 8005c48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c4a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c4e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005c52:	931f      	str	r3, [sp, #124]	@ 0x7c
 8005c54:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8005c58:	4b30      	ldr	r3, [pc, #192]	@ (8005d1c <_svfprintf_r+0x43c>)
 8005c5a:	f7fa fed7 	bl	8000a0c <__aeabi_dcmpun>
 8005c5e:	bb08      	cbnz	r0, 8005ca4 <_svfprintf_r+0x3c4>
 8005c60:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8005c64:	f04f 32ff 	mov.w	r2, #4294967295
 8005c68:	4b2c      	ldr	r3, [pc, #176]	@ (8005d1c <_svfprintf_r+0x43c>)
 8005c6a:	f7fa feb1 	bl	80009d0 <__aeabi_dcmple>
 8005c6e:	b9c8      	cbnz	r0, 8005ca4 <_svfprintf_r+0x3c4>
 8005c70:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005c74:	2200      	movs	r2, #0
 8005c76:	2300      	movs	r3, #0
 8005c78:	f7fa fea0 	bl	80009bc <__aeabi_dcmplt>
 8005c7c:	b110      	cbz	r0, 8005c84 <_svfprintf_r+0x3a4>
 8005c7e:	232d      	movs	r3, #45	@ 0x2d
 8005c80:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8005c84:	4a26      	ldr	r2, [pc, #152]	@ (8005d20 <_svfprintf_r+0x440>)
 8005c86:	4b27      	ldr	r3, [pc, #156]	@ (8005d24 <_svfprintf_r+0x444>)
 8005c88:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c8a:	f04f 0a00 	mov.w	sl, #0
 8005c8e:	2947      	cmp	r1, #71	@ 0x47
 8005c90:	bfd4      	ite	le
 8005c92:	4691      	movle	r9, r2
 8005c94:	4699      	movgt	r9, r3
 8005c96:	2503      	movs	r5, #3
 8005c98:	f02b 0b80 	bic.w	fp, fp, #128	@ 0x80
 8005c9c:	f8cd a050 	str.w	sl, [sp, #80]	@ 0x50
 8005ca0:	f000 bfd0 	b.w	8006c44 <_svfprintf_r+0x1364>
 8005ca4:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005ca8:	4610      	mov	r0, r2
 8005caa:	4619      	mov	r1, r3
 8005cac:	f7fa feae 	bl	8000a0c <__aeabi_dcmpun>
 8005cb0:	4682      	mov	sl, r0
 8005cb2:	b140      	cbz	r0, 8005cc6 <_svfprintf_r+0x3e6>
 8005cb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005cb6:	4a1c      	ldr	r2, [pc, #112]	@ (8005d28 <_svfprintf_r+0x448>)
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	bfbc      	itt	lt
 8005cbc:	232d      	movlt	r3, #45	@ 0x2d
 8005cbe:	f88d 308b 	strblt.w	r3, [sp, #139]	@ 0x8b
 8005cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8005d2c <_svfprintf_r+0x44c>)
 8005cc4:	e7e0      	b.n	8005c88 <_svfprintf_r+0x3a8>
 8005cc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005cc8:	2b61      	cmp	r3, #97	@ 0x61
 8005cca:	d023      	beq.n	8005d14 <_svfprintf_r+0x434>
 8005ccc:	2b41      	cmp	r3, #65	@ 0x41
 8005cce:	d12f      	bne.n	8005d30 <_svfprintf_r+0x450>
 8005cd0:	2358      	movs	r3, #88	@ 0x58
 8005cd2:	2230      	movs	r2, #48	@ 0x30
 8005cd4:	2d63      	cmp	r5, #99	@ 0x63
 8005cd6:	f88d 208c 	strb.w	r2, [sp, #140]	@ 0x8c
 8005cda:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8005cde:	f04b 0b02 	orr.w	fp, fp, #2
 8005ce2:	f340 80a8 	ble.w	8005e36 <_svfprintf_r+0x556>
 8005ce6:	9807      	ldr	r0, [sp, #28]
 8005ce8:	1c69      	adds	r1, r5, #1
 8005cea:	f7fe ffab 	bl	8004c44 <_malloc_r>
 8005cee:	4681      	mov	r9, r0
 8005cf0:	2800      	cmp	r0, #0
 8005cf2:	f040 80a5 	bne.w	8005e40 <_svfprintf_r+0x560>
 8005cf6:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005cfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cfe:	f8a8 300c 	strh.w	r3, [r8, #12]
 8005d02:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005d06:	065b      	lsls	r3, r3, #25
 8005d08:	f53f ae0c 	bmi.w	8005924 <_svfprintf_r+0x44>
 8005d0c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8005d0e:	b057      	add	sp, #348	@ 0x15c
 8005d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d14:	2378      	movs	r3, #120	@ 0x78
 8005d16:	e7dc      	b.n	8005cd2 <_svfprintf_r+0x3f2>
 8005d18:	0800b420 	.word	0x0800b420
 8005d1c:	7fefffff 	.word	0x7fefffff
 8005d20:	0800b410 	.word	0x0800b410
 8005d24:	0800b414 	.word	0x0800b414
 8005d28:	0800b418 	.word	0x0800b418
 8005d2c:	0800b41c 	.word	0x0800b41c
 8005d30:	1c6a      	adds	r2, r5, #1
 8005d32:	f000 8087 	beq.w	8005e44 <_svfprintf_r+0x564>
 8005d36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d38:	f023 0320 	bic.w	r3, r3, #32
 8005d3c:	2b47      	cmp	r3, #71	@ 0x47
 8005d3e:	d102      	bne.n	8005d46 <_svfprintf_r+0x466>
 8005d40:	b90d      	cbnz	r5, 8005d46 <_svfprintf_r+0x466>
 8005d42:	46aa      	mov	sl, r5
 8005d44:	2501      	movs	r5, #1
 8005d46:	f44b 7380 	orr.w	r3, fp, #256	@ 0x100
 8005d4a:	9315      	str	r3, [sp, #84]	@ 0x54
 8005d4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	da7a      	bge.n	8005e48 <_svfprintf_r+0x568>
 8005d52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d54:	9318      	str	r3, [sp, #96]	@ 0x60
 8005d56:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d58:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005d5c:	9319      	str	r3, [sp, #100]	@ 0x64
 8005d5e:	232d      	movs	r3, #45	@ 0x2d
 8005d60:	9320      	str	r3, [sp, #128]	@ 0x80
 8005d62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d64:	f023 0320 	bic.w	r3, r3, #32
 8005d68:	2b41      	cmp	r3, #65	@ 0x41
 8005d6a:	930c      	str	r3, [sp, #48]	@ 0x30
 8005d6c:	f040 81d6 	bne.w	800611c <_svfprintf_r+0x83c>
 8005d70:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8005d74:	aa24      	add	r2, sp, #144	@ 0x90
 8005d76:	f003 fafb 	bl	8009370 <frexp>
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8005d80:	f7fa fbaa 	bl	80004d8 <__aeabi_dmul>
 8005d84:	4602      	mov	r2, r0
 8005d86:	460b      	mov	r3, r1
 8005d88:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	2300      	movs	r3, #0
 8005d90:	f7fa fe0a 	bl	80009a8 <__aeabi_dcmpeq>
 8005d94:	b108      	cbz	r0, 8005d9a <_svfprintf_r+0x4ba>
 8005d96:	2301      	movs	r3, #1
 8005d98:	9324      	str	r3, [sp, #144]	@ 0x90
 8005d9a:	4a2f      	ldr	r2, [pc, #188]	@ (8005e58 <_svfprintf_r+0x578>)
 8005d9c:	4b2f      	ldr	r3, [pc, #188]	@ (8005e5c <_svfprintf_r+0x57c>)
 8005d9e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005da0:	464e      	mov	r6, r9
 8005da2:	2961      	cmp	r1, #97	@ 0x61
 8005da4:	bf18      	it	ne
 8005da6:	461a      	movne	r2, r3
 8005da8:	1e6f      	subs	r7, r5, #1
 8005daa:	9214      	str	r2, [sp, #80]	@ 0x50
 8005dac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005db0:	2200      	movs	r2, #0
 8005db2:	4b2b      	ldr	r3, [pc, #172]	@ (8005e60 <_svfprintf_r+0x580>)
 8005db4:	f7fa fb90 	bl	80004d8 <__aeabi_dmul>
 8005db8:	4602      	mov	r2, r0
 8005dba:	460b      	mov	r3, r1
 8005dbc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005dc0:	f7fa fe3a 	bl	8000a38 <__aeabi_d2iz>
 8005dc4:	9017      	str	r0, [sp, #92]	@ 0x5c
 8005dc6:	f7fa fb1d 	bl	8000404 <__aeabi_i2d>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	460b      	mov	r3, r1
 8005dce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005dd2:	f7fa f9c9 	bl	8000168 <__aeabi_dsub>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	460b      	mov	r3, r1
 8005dda:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005dde:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005de0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005de2:	5c9b      	ldrb	r3, [r3, r2]
 8005de4:	f806 3b01 	strb.w	r3, [r6], #1
 8005de8:	1c7b      	adds	r3, r7, #1
 8005dea:	d006      	beq.n	8005dfa <_svfprintf_r+0x51a>
 8005dec:	1e7b      	subs	r3, r7, #1
 8005dee:	9321      	str	r3, [sp, #132]	@ 0x84
 8005df0:	2200      	movs	r2, #0
 8005df2:	2300      	movs	r3, #0
 8005df4:	f7fa fdd8 	bl	80009a8 <__aeabi_dcmpeq>
 8005df8:	b360      	cbz	r0, 8005e54 <_svfprintf_r+0x574>
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005e00:	4b18      	ldr	r3, [pc, #96]	@ (8005e64 <_svfprintf_r+0x584>)
 8005e02:	f7fa fdf9 	bl	80009f8 <__aeabi_dcmpgt>
 8005e06:	bb78      	cbnz	r0, 8005e68 <_svfprintf_r+0x588>
 8005e08:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	4b15      	ldr	r3, [pc, #84]	@ (8005e64 <_svfprintf_r+0x584>)
 8005e10:	f7fa fdca 	bl	80009a8 <__aeabi_dcmpeq>
 8005e14:	b110      	cbz	r0, 8005e1c <_svfprintf_r+0x53c>
 8005e16:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005e18:	07da      	lsls	r2, r3, #31
 8005e1a:	d425      	bmi.n	8005e68 <_svfprintf_r+0x588>
 8005e1c:	4633      	mov	r3, r6
 8005e1e:	2030      	movs	r0, #48	@ 0x30
 8005e20:	19f1      	adds	r1, r6, r7
 8005e22:	1aca      	subs	r2, r1, r3
 8005e24:	2a00      	cmp	r2, #0
 8005e26:	f280 8176 	bge.w	8006116 <_svfprintf_r+0x836>
 8005e2a:	1c7b      	adds	r3, r7, #1
 8005e2c:	3701      	adds	r7, #1
 8005e2e:	bfb8      	it	lt
 8005e30:	2300      	movlt	r3, #0
 8005e32:	441e      	add	r6, r3
 8005e34:	e02c      	b.n	8005e90 <_svfprintf_r+0x5b0>
 8005e36:	f04f 0a00 	mov.w	sl, #0
 8005e3a:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 8005e3e:	e782      	b.n	8005d46 <_svfprintf_r+0x466>
 8005e40:	4682      	mov	sl, r0
 8005e42:	e780      	b.n	8005d46 <_svfprintf_r+0x466>
 8005e44:	2506      	movs	r5, #6
 8005e46:	e77e      	b.n	8005d46 <_svfprintf_r+0x466>
 8005e48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005e4c:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8005e50:	2300      	movs	r3, #0
 8005e52:	e785      	b.n	8005d60 <_svfprintf_r+0x480>
 8005e54:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8005e56:	e7a9      	b.n	8005dac <_svfprintf_r+0x4cc>
 8005e58:	0800b420 	.word	0x0800b420
 8005e5c:	0800b431 	.word	0x0800b431
 8005e60:	40300000 	.word	0x40300000
 8005e64:	3fe00000 	.word	0x3fe00000
 8005e68:	2030      	movs	r0, #48	@ 0x30
 8005e6a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005e6c:	9628      	str	r6, [sp, #160]	@ 0xa0
 8005e6e:	7bd9      	ldrb	r1, [r3, #15]
 8005e70:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8005e72:	1e53      	subs	r3, r2, #1
 8005e74:	9328      	str	r3, [sp, #160]	@ 0xa0
 8005e76:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005e7a:	428b      	cmp	r3, r1
 8005e7c:	f000 8148 	beq.w	8006110 <_svfprintf_r+0x830>
 8005e80:	2b39      	cmp	r3, #57	@ 0x39
 8005e82:	bf0b      	itete	eq
 8005e84:	9b14      	ldreq	r3, [sp, #80]	@ 0x50
 8005e86:	3301      	addne	r3, #1
 8005e88:	7a9b      	ldrbeq	r3, [r3, #10]
 8005e8a:	b2db      	uxtbne	r3, r3
 8005e8c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005e90:	eba6 0309 	sub.w	r3, r6, r9
 8005e94:	9308      	str	r3, [sp, #32]
 8005e96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005e98:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 8005e9a:	2b47      	cmp	r3, #71	@ 0x47
 8005e9c:	f040 8187 	bne.w	80061ae <_svfprintf_r+0x8ce>
 8005ea0:	1cf3      	adds	r3, r6, #3
 8005ea2:	db02      	blt.n	8005eaa <_svfprintf_r+0x5ca>
 8005ea4:	42ae      	cmp	r6, r5
 8005ea6:	f340 81a5 	ble.w	80061f4 <_svfprintf_r+0x914>
 8005eaa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005eac:	3b02      	subs	r3, #2
 8005eae:	930a      	str	r3, [sp, #40]	@ 0x28
 8005eb0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005eb2:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 8005eb6:	f021 0120 	bic.w	r1, r1, #32
 8005eba:	2941      	cmp	r1, #65	@ 0x41
 8005ebc:	bf08      	it	eq
 8005ebe:	320f      	addeq	r2, #15
 8005ec0:	f106 33ff 	add.w	r3, r6, #4294967295
 8005ec4:	bf06      	itte	eq
 8005ec6:	b2d2      	uxtbeq	r2, r2
 8005ec8:	2101      	moveq	r1, #1
 8005eca:	2100      	movne	r1, #0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f88d 2098 	strb.w	r2, [sp, #152]	@ 0x98
 8005ed2:	bfb4      	ite	lt
 8005ed4:	222d      	movlt	r2, #45	@ 0x2d
 8005ed6:	222b      	movge	r2, #43	@ 0x2b
 8005ed8:	9324      	str	r3, [sp, #144]	@ 0x90
 8005eda:	bfb8      	it	lt
 8005edc:	f1c6 0301 	rsblt	r3, r6, #1
 8005ee0:	2b09      	cmp	r3, #9
 8005ee2:	f88d 2099 	strb.w	r2, [sp, #153]	@ 0x99
 8005ee6:	f340 8178 	ble.w	80061da <_svfprintf_r+0x8fa>
 8005eea:	260a      	movs	r6, #10
 8005eec:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8005ef0:	fbb3 f5f6 	udiv	r5, r3, r6
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	fb06 3115 	mls	r1, r6, r5, r3
 8005efa:	3130      	adds	r1, #48	@ 0x30
 8005efc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005f00:	4619      	mov	r1, r3
 8005f02:	2963      	cmp	r1, #99	@ 0x63
 8005f04:	462b      	mov	r3, r5
 8005f06:	f100 30ff 	add.w	r0, r0, #4294967295
 8005f0a:	dcf1      	bgt.n	8005ef0 <_svfprintf_r+0x610>
 8005f0c:	3330      	adds	r3, #48	@ 0x30
 8005f0e:	1e91      	subs	r1, r2, #2
 8005f10:	f800 3c01 	strb.w	r3, [r0, #-1]
 8005f14:	460b      	mov	r3, r1
 8005f16:	f10d 0599 	add.w	r5, sp, #153	@ 0x99
 8005f1a:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8005f1e:	4283      	cmp	r3, r0
 8005f20:	f0c0 8156 	bcc.w	80061d0 <_svfprintf_r+0x8f0>
 8005f24:	f10d 03a9 	add.w	r3, sp, #169	@ 0xa9
 8005f28:	1a9b      	subs	r3, r3, r2
 8005f2a:	4281      	cmp	r1, r0
 8005f2c:	bf88      	it	hi
 8005f2e:	2300      	movhi	r3, #0
 8005f30:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8005f34:	441a      	add	r2, r3
 8005f36:	ab26      	add	r3, sp, #152	@ 0x98
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	9a08      	ldr	r2, [sp, #32]
 8005f3c:	931c      	str	r3, [sp, #112]	@ 0x70
 8005f3e:	2a01      	cmp	r2, #1
 8005f40:	eb03 0502 	add.w	r5, r3, r2
 8005f44:	dc02      	bgt.n	8005f4c <_svfprintf_r+0x66c>
 8005f46:	f01b 0f01 	tst.w	fp, #1
 8005f4a:	d001      	beq.n	8005f50 <_svfprintf_r+0x670>
 8005f4c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005f4e:	441d      	add	r5, r3
 8005f50:	2700      	movs	r7, #0
 8005f52:	463e      	mov	r6, r7
 8005f54:	f42b 6380 	bic.w	r3, fp, #1024	@ 0x400
 8005f58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f5c:	9315      	str	r3, [sp, #84]	@ 0x54
 8005f5e:	970c      	str	r7, [sp, #48]	@ 0x30
 8005f60:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	f040 818d 	bne.w	8006282 <_svfprintf_r+0x9a2>
 8005f68:	2300      	movs	r3, #0
 8005f6a:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 8005f6e:	9314      	str	r3, [sp, #80]	@ 0x50
 8005f70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f72:	42ab      	cmp	r3, r5
 8005f74:	bfb8      	it	lt
 8005f76:	462b      	movlt	r3, r5
 8005f78:	9315      	str	r3, [sp, #84]	@ 0x54
 8005f7a:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8005f7e:	b113      	cbz	r3, 8005f86 <_svfprintf_r+0x6a6>
 8005f80:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005f82:	3301      	adds	r3, #1
 8005f84:	9315      	str	r3, [sp, #84]	@ 0x54
 8005f86:	f01b 0302 	ands.w	r3, fp, #2
 8005f8a:	9320      	str	r3, [sp, #128]	@ 0x80
 8005f8c:	bf1e      	ittt	ne
 8005f8e:	9b15      	ldrne	r3, [sp, #84]	@ 0x54
 8005f90:	3302      	addne	r3, #2
 8005f92:	9315      	strne	r3, [sp, #84]	@ 0x54
 8005f94:	f01b 0384 	ands.w	r3, fp, #132	@ 0x84
 8005f98:	9321      	str	r3, [sp, #132]	@ 0x84
 8005f9a:	d121      	bne.n	8005fe0 <_svfprintf_r+0x700>
 8005f9c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005f9e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005fa0:	1a9b      	subs	r3, r3, r2
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	9317      	str	r3, [sp, #92]	@ 0x5c
 8005fa6:	dd1b      	ble.n	8005fe0 <_svfprintf_r+0x700>
 8005fa8:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8005fac:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8005fae:	3201      	adds	r2, #1
 8005fb0:	2810      	cmp	r0, #16
 8005fb2:	489d      	ldr	r0, [pc, #628]	@ (8006228 <_svfprintf_r+0x948>)
 8005fb4:	f104 0108 	add.w	r1, r4, #8
 8005fb8:	6020      	str	r0, [r4, #0]
 8005fba:	f300 829a 	bgt.w	80064f2 <_svfprintf_r+0xc12>
 8005fbe:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8005fc0:	2a07      	cmp	r2, #7
 8005fc2:	4403      	add	r3, r0
 8005fc4:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8005fc8:	6060      	str	r0, [r4, #4]
 8005fca:	f340 82a7 	ble.w	800651c <_svfprintf_r+0xc3c>
 8005fce:	4641      	mov	r1, r8
 8005fd0:	9807      	ldr	r0, [sp, #28]
 8005fd2:	aa2a      	add	r2, sp, #168	@ 0xa8
 8005fd4:	f004 fd88 	bl	800aae8 <__ssprint_r>
 8005fd8:	2800      	cmp	r0, #0
 8005fda:	f040 85d9 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8005fde:	ac2d      	add	r4, sp, #180	@ 0xb4
 8005fe0:	f89d 208b 	ldrb.w	r2, [sp, #139]	@ 0x8b
 8005fe4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8005fe6:	b16a      	cbz	r2, 8006004 <_svfprintf_r+0x724>
 8005fe8:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8005fec:	6022      	str	r2, [r4, #0]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	4413      	add	r3, r2
 8005ff2:	932c      	str	r3, [sp, #176]	@ 0xb0
 8005ff4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8005ff6:	6062      	str	r2, [r4, #4]
 8005ff8:	4413      	add	r3, r2
 8005ffa:	2b07      	cmp	r3, #7
 8005ffc:	932b      	str	r3, [sp, #172]	@ 0xac
 8005ffe:	f300 828f 	bgt.w	8006520 <_svfprintf_r+0xc40>
 8006002:	3408      	adds	r4, #8
 8006004:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006006:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006008:	b162      	cbz	r2, 8006024 <_svfprintf_r+0x744>
 800600a:	aa23      	add	r2, sp, #140	@ 0x8c
 800600c:	6022      	str	r2, [r4, #0]
 800600e:	2202      	movs	r2, #2
 8006010:	4413      	add	r3, r2
 8006012:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006014:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006016:	6062      	str	r2, [r4, #4]
 8006018:	3301      	adds	r3, #1
 800601a:	2b07      	cmp	r3, #7
 800601c:	932b      	str	r3, [sp, #172]	@ 0xac
 800601e:	f300 8289 	bgt.w	8006534 <_svfprintf_r+0xc54>
 8006022:	3408      	adds	r4, #8
 8006024:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006026:	2b80      	cmp	r3, #128	@ 0x80
 8006028:	d121      	bne.n	800606e <_svfprintf_r+0x78e>
 800602a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800602c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800602e:	1a9b      	subs	r3, r3, r2
 8006030:	2b00      	cmp	r3, #0
 8006032:	9317      	str	r3, [sp, #92]	@ 0x5c
 8006034:	dd1b      	ble.n	800606e <_svfprintf_r+0x78e>
 8006036:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 800603a:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800603c:	3201      	adds	r2, #1
 800603e:	2810      	cmp	r0, #16
 8006040:	487a      	ldr	r0, [pc, #488]	@ (800622c <_svfprintf_r+0x94c>)
 8006042:	f104 0108 	add.w	r1, r4, #8
 8006046:	6020      	str	r0, [r4, #0]
 8006048:	f300 827e 	bgt.w	8006548 <_svfprintf_r+0xc68>
 800604c:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800604e:	2a07      	cmp	r2, #7
 8006050:	4403      	add	r3, r0
 8006052:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006056:	6060      	str	r0, [r4, #4]
 8006058:	f340 828b 	ble.w	8006572 <_svfprintf_r+0xc92>
 800605c:	4641      	mov	r1, r8
 800605e:	9807      	ldr	r0, [sp, #28]
 8006060:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006062:	f004 fd41 	bl	800aae8 <__ssprint_r>
 8006066:	2800      	cmp	r0, #0
 8006068:	f040 8592 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 800606c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800606e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006070:	1b5b      	subs	r3, r3, r5
 8006072:	2b00      	cmp	r3, #0
 8006074:	9314      	str	r3, [sp, #80]	@ 0x50
 8006076:	dd1b      	ble.n	80060b0 <_svfprintf_r+0x7d0>
 8006078:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 800607c:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800607e:	3201      	adds	r2, #1
 8006080:	2810      	cmp	r0, #16
 8006082:	486a      	ldr	r0, [pc, #424]	@ (800622c <_svfprintf_r+0x94c>)
 8006084:	f104 0108 	add.w	r1, r4, #8
 8006088:	6020      	str	r0, [r4, #0]
 800608a:	f300 8274 	bgt.w	8006576 <_svfprintf_r+0xc96>
 800608e:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8006090:	2a07      	cmp	r2, #7
 8006092:	4403      	add	r3, r0
 8006094:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006098:	6060      	str	r0, [r4, #4]
 800609a:	f340 8281 	ble.w	80065a0 <_svfprintf_r+0xcc0>
 800609e:	4641      	mov	r1, r8
 80060a0:	9807      	ldr	r0, [sp, #28]
 80060a2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80060a4:	f004 fd20 	bl	800aae8 <__ssprint_r>
 80060a8:	2800      	cmp	r0, #0
 80060aa:	f040 8571 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 80060ae:	ac2d      	add	r4, sp, #180	@ 0xb4
 80060b0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80060b2:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 80060b6:	9314      	str	r3, [sp, #80]	@ 0x50
 80060b8:	f040 8278 	bne.w	80065ac <_svfprintf_r+0xccc>
 80060bc:	e9c4 9500 	strd	r9, r5, [r4]
 80060c0:	441d      	add	r5, r3
 80060c2:	952c      	str	r5, [sp, #176]	@ 0xb0
 80060c4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80060c6:	3301      	adds	r3, #1
 80060c8:	2b07      	cmp	r3, #7
 80060ca:	932b      	str	r3, [sp, #172]	@ 0xac
 80060cc:	f300 82b4 	bgt.w	8006638 <_svfprintf_r+0xd58>
 80060d0:	3408      	adds	r4, #8
 80060d2:	f01b 0f04 	tst.w	fp, #4
 80060d6:	f040 853d 	bne.w	8006b54 <_svfprintf_r+0x1274>
 80060da:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
 80060de:	9915      	ldr	r1, [sp, #84]	@ 0x54
 80060e0:	428a      	cmp	r2, r1
 80060e2:	bfac      	ite	ge
 80060e4:	189b      	addge	r3, r3, r2
 80060e6:	185b      	addlt	r3, r3, r1
 80060e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80060ea:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80060ec:	b13b      	cbz	r3, 80060fe <_svfprintf_r+0x81e>
 80060ee:	4641      	mov	r1, r8
 80060f0:	9807      	ldr	r0, [sp, #28]
 80060f2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80060f4:	f004 fcf8 	bl	800aae8 <__ssprint_r>
 80060f8:	2800      	cmp	r0, #0
 80060fa:	f040 8549 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 80060fe:	2300      	movs	r3, #0
 8006100:	932b      	str	r3, [sp, #172]	@ 0xac
 8006102:	f1ba 0f00 	cmp.w	sl, #0
 8006106:	f040 855f 	bne.w	8006bc8 <_svfprintf_r+0x12e8>
 800610a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800610c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800610e:	e0c6      	b.n	800629e <_svfprintf_r+0x9be>
 8006110:	f802 0c01 	strb.w	r0, [r2, #-1]
 8006114:	e6ac      	b.n	8005e70 <_svfprintf_r+0x590>
 8006116:	f803 0b01 	strb.w	r0, [r3], #1
 800611a:	e682      	b.n	8005e22 <_svfprintf_r+0x542>
 800611c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800611e:	2b46      	cmp	r3, #70	@ 0x46
 8006120:	d004      	beq.n	800612c <_svfprintf_r+0x84c>
 8006122:	2b45      	cmp	r3, #69	@ 0x45
 8006124:	d11c      	bne.n	8006160 <_svfprintf_r+0x880>
 8006126:	1c6e      	adds	r6, r5, #1
 8006128:	2302      	movs	r3, #2
 800612a:	e001      	b.n	8006130 <_svfprintf_r+0x850>
 800612c:	462e      	mov	r6, r5
 800612e:	2303      	movs	r3, #3
 8006130:	aa28      	add	r2, sp, #160	@ 0xa0
 8006132:	9204      	str	r2, [sp, #16]
 8006134:	aa25      	add	r2, sp, #148	@ 0x94
 8006136:	9203      	str	r2, [sp, #12]
 8006138:	aa24      	add	r2, sp, #144	@ 0x90
 800613a:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800613e:	9300      	str	r3, [sp, #0]
 8006140:	9807      	ldr	r0, [sp, #28]
 8006142:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8006146:	f003 fa0f 	bl	8009568 <_dtoa_r>
 800614a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800614c:	4681      	mov	r9, r0
 800614e:	2b47      	cmp	r3, #71	@ 0x47
 8006150:	d119      	bne.n	8006186 <_svfprintf_r+0x8a6>
 8006152:	f01b 0f01 	tst.w	fp, #1
 8006156:	d105      	bne.n	8006164 <_svfprintf_r+0x884>
 8006158:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800615a:	eba3 0309 	sub.w	r3, r3, r9
 800615e:	e699      	b.n	8005e94 <_svfprintf_r+0x5b4>
 8006160:	462e      	mov	r6, r5
 8006162:	e7e1      	b.n	8006128 <_svfprintf_r+0x848>
 8006164:	1987      	adds	r7, r0, r6
 8006166:	2200      	movs	r2, #0
 8006168:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 800616c:	2300      	movs	r3, #0
 800616e:	f7fa fc1b 	bl	80009a8 <__aeabi_dcmpeq>
 8006172:	b100      	cbz	r0, 8006176 <_svfprintf_r+0x896>
 8006174:	9728      	str	r7, [sp, #160]	@ 0xa0
 8006176:	2230      	movs	r2, #48	@ 0x30
 8006178:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800617a:	429f      	cmp	r7, r3
 800617c:	d9ec      	bls.n	8006158 <_svfprintf_r+0x878>
 800617e:	1c59      	adds	r1, r3, #1
 8006180:	9128      	str	r1, [sp, #160]	@ 0xa0
 8006182:	701a      	strb	r2, [r3, #0]
 8006184:	e7f8      	b.n	8006178 <_svfprintf_r+0x898>
 8006186:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006188:	1987      	adds	r7, r0, r6
 800618a:	2b46      	cmp	r3, #70	@ 0x46
 800618c:	d1eb      	bne.n	8006166 <_svfprintf_r+0x886>
 800618e:	7803      	ldrb	r3, [r0, #0]
 8006190:	2b30      	cmp	r3, #48	@ 0x30
 8006192:	d109      	bne.n	80061a8 <_svfprintf_r+0x8c8>
 8006194:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8006198:	2200      	movs	r2, #0
 800619a:	2300      	movs	r3, #0
 800619c:	f7fa fc04 	bl	80009a8 <__aeabi_dcmpeq>
 80061a0:	b910      	cbnz	r0, 80061a8 <_svfprintf_r+0x8c8>
 80061a2:	f1c6 0601 	rsb	r6, r6, #1
 80061a6:	9624      	str	r6, [sp, #144]	@ 0x90
 80061a8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80061aa:	441f      	add	r7, r3
 80061ac:	e7db      	b.n	8006166 <_svfprintf_r+0x886>
 80061ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80061b0:	2b46      	cmp	r3, #70	@ 0x46
 80061b2:	f47f ae7d 	bne.w	8005eb0 <_svfprintf_r+0x5d0>
 80061b6:	f00b 0301 	and.w	r3, fp, #1
 80061ba:	2e00      	cmp	r6, #0
 80061bc:	ea43 0305 	orr.w	r3, r3, r5
 80061c0:	dd25      	ble.n	800620e <_svfprintf_r+0x92e>
 80061c2:	b37b      	cbz	r3, 8006224 <_svfprintf_r+0x944>
 80061c4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80061c6:	18f3      	adds	r3, r6, r3
 80061c8:	441d      	add	r5, r3
 80061ca:	2366      	movs	r3, #102	@ 0x66
 80061cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80061ce:	e032      	b.n	8006236 <_svfprintf_r+0x956>
 80061d0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80061d4:	f805 6f01 	strb.w	r6, [r5, #1]!
 80061d8:	e6a1      	b.n	8005f1e <_svfprintf_r+0x63e>
 80061da:	b941      	cbnz	r1, 80061ee <_svfprintf_r+0x90e>
 80061dc:	2230      	movs	r2, #48	@ 0x30
 80061de:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
 80061e2:	f10d 029b 	add.w	r2, sp, #155	@ 0x9b
 80061e6:	3330      	adds	r3, #48	@ 0x30
 80061e8:	f802 3b01 	strb.w	r3, [r2], #1
 80061ec:	e6a3      	b.n	8005f36 <_svfprintf_r+0x656>
 80061ee:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 80061f2:	e7f8      	b.n	80061e6 <_svfprintf_r+0x906>
 80061f4:	9b08      	ldr	r3, [sp, #32]
 80061f6:	429e      	cmp	r6, r3
 80061f8:	da0d      	bge.n	8006216 <_svfprintf_r+0x936>
 80061fa:	9b08      	ldr	r3, [sp, #32]
 80061fc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80061fe:	2e00      	cmp	r6, #0
 8006200:	eb03 0502 	add.w	r5, r3, r2
 8006204:	dc0c      	bgt.n	8006220 <_svfprintf_r+0x940>
 8006206:	f1c6 0301 	rsb	r3, r6, #1
 800620a:	441d      	add	r5, r3
 800620c:	e008      	b.n	8006220 <_svfprintf_r+0x940>
 800620e:	b17b      	cbz	r3, 8006230 <_svfprintf_r+0x950>
 8006210:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006212:	3301      	adds	r3, #1
 8006214:	e7d8      	b.n	80061c8 <_svfprintf_r+0x8e8>
 8006216:	f01b 0f01 	tst.w	fp, #1
 800621a:	d01f      	beq.n	800625c <_svfprintf_r+0x97c>
 800621c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800621e:	18f5      	adds	r5, r6, r3
 8006220:	2367      	movs	r3, #103	@ 0x67
 8006222:	e7d3      	b.n	80061cc <_svfprintf_r+0x8ec>
 8006224:	4635      	mov	r5, r6
 8006226:	e7d0      	b.n	80061ca <_svfprintf_r+0x8ea>
 8006228:	0800b454 	.word	0x0800b454
 800622c:	0800b444 	.word	0x0800b444
 8006230:	2366      	movs	r3, #102	@ 0x66
 8006232:	2501      	movs	r5, #1
 8006234:	930a      	str	r3, [sp, #40]	@ 0x28
 8006236:	f41b 6380 	ands.w	r3, fp, #1024	@ 0x400
 800623a:	930c      	str	r3, [sp, #48]	@ 0x30
 800623c:	d01f      	beq.n	800627e <_svfprintf_r+0x99e>
 800623e:	2700      	movs	r7, #0
 8006240:	2e00      	cmp	r6, #0
 8006242:	970c      	str	r7, [sp, #48]	@ 0x30
 8006244:	f77f ae8c 	ble.w	8005f60 <_svfprintf_r+0x680>
 8006248:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800624a:	781b      	ldrb	r3, [r3, #0]
 800624c:	2bff      	cmp	r3, #255	@ 0xff
 800624e:	d107      	bne.n	8006260 <_svfprintf_r+0x980>
 8006250:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006252:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006254:	443b      	add	r3, r7
 8006256:	fb02 5503 	mla	r5, r2, r3, r5
 800625a:	e681      	b.n	8005f60 <_svfprintf_r+0x680>
 800625c:	4635      	mov	r5, r6
 800625e:	e7df      	b.n	8006220 <_svfprintf_r+0x940>
 8006260:	42b3      	cmp	r3, r6
 8006262:	daf5      	bge.n	8006250 <_svfprintf_r+0x970>
 8006264:	1af6      	subs	r6, r6, r3
 8006266:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006268:	785b      	ldrb	r3, [r3, #1]
 800626a:	b133      	cbz	r3, 800627a <_svfprintf_r+0x99a>
 800626c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800626e:	3301      	adds	r3, #1
 8006270:	930c      	str	r3, [sp, #48]	@ 0x30
 8006272:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006274:	3301      	adds	r3, #1
 8006276:	930d      	str	r3, [sp, #52]	@ 0x34
 8006278:	e7e6      	b.n	8006248 <_svfprintf_r+0x968>
 800627a:	3701      	adds	r7, #1
 800627c:	e7e4      	b.n	8006248 <_svfprintf_r+0x968>
 800627e:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8006280:	e66e      	b.n	8005f60 <_svfprintf_r+0x680>
 8006282:	232d      	movs	r3, #45	@ 0x2d
 8006284:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8006288:	e66e      	b.n	8005f68 <_svfprintf_r+0x688>
 800628a:	f01b 0f20 	tst.w	fp, #32
 800628e:	d00a      	beq.n	80062a6 <_svfprintf_r+0x9c6>
 8006290:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006292:	6833      	ldr	r3, [r6, #0]
 8006294:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006296:	17d2      	asrs	r2, r2, #31
 8006298:	e9c3 1200 	strd	r1, r2, [r3]
 800629c:	3604      	adds	r6, #4
 800629e:	f8dd 9040 	ldr.w	r9, [sp, #64]	@ 0x40
 80062a2:	f7ff bb57 	b.w	8005954 <_svfprintf_r+0x74>
 80062a6:	f01b 0f10 	tst.w	fp, #16
 80062aa:	d003      	beq.n	80062b4 <_svfprintf_r+0x9d4>
 80062ac:	6833      	ldr	r3, [r6, #0]
 80062ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80062b0:	601a      	str	r2, [r3, #0]
 80062b2:	e7f3      	b.n	800629c <_svfprintf_r+0x9bc>
 80062b4:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 80062b8:	d003      	beq.n	80062c2 <_svfprintf_r+0x9e2>
 80062ba:	6833      	ldr	r3, [r6, #0]
 80062bc:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80062be:	801a      	strh	r2, [r3, #0]
 80062c0:	e7ec      	b.n	800629c <_svfprintf_r+0x9bc>
 80062c2:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 80062c6:	d0f1      	beq.n	80062ac <_svfprintf_r+0x9cc>
 80062c8:	6833      	ldr	r3, [r6, #0]
 80062ca:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80062cc:	701a      	strb	r2, [r3, #0]
 80062ce:	e7e5      	b.n	800629c <_svfprintf_r+0x9bc>
 80062d0:	f04b 0b10 	orr.w	fp, fp, #16
 80062d4:	f01b 0320 	ands.w	r3, fp, #32
 80062d8:	d01e      	beq.n	8006318 <_svfprintf_r+0xa38>
 80062da:	3607      	adds	r6, #7
 80062dc:	f026 0307 	bic.w	r3, r6, #7
 80062e0:	461a      	mov	r2, r3
 80062e2:	f852 6b08 	ldr.w	r6, [r2], #8
 80062e6:	685f      	ldr	r7, [r3, #4]
 80062e8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80062ea:	2300      	movs	r3, #0
 80062ec:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 80062f0:	2200      	movs	r2, #0
 80062f2:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 80062f6:	1c68      	adds	r0, r5, #1
 80062f8:	f000 8477 	beq.w	8006bea <_svfprintf_r+0x130a>
 80062fc:	f02b 0280 	bic.w	r2, fp, #128	@ 0x80
 8006300:	920c      	str	r2, [sp, #48]	@ 0x30
 8006302:	ea56 0207 	orrs.w	r2, r6, r7
 8006306:	f040 8476 	bne.w	8006bf6 <_svfprintf_r+0x1316>
 800630a:	2d00      	cmp	r5, #0
 800630c:	f000 80dc 	beq.w	80064c8 <_svfprintf_r+0xbe8>
 8006310:	2b01      	cmp	r3, #1
 8006312:	f040 8473 	bne.w	8006bfc <_svfprintf_r+0x131c>
 8006316:	e081      	b.n	800641c <_svfprintf_r+0xb3c>
 8006318:	4632      	mov	r2, r6
 800631a:	f852 6b04 	ldr.w	r6, [r2], #4
 800631e:	f01b 0710 	ands.w	r7, fp, #16
 8006322:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006324:	d001      	beq.n	800632a <_svfprintf_r+0xa4a>
 8006326:	461f      	mov	r7, r3
 8006328:	e7df      	b.n	80062ea <_svfprintf_r+0xa0a>
 800632a:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 800632e:	d001      	beq.n	8006334 <_svfprintf_r+0xa54>
 8006330:	b2b6      	uxth	r6, r6
 8006332:	e7da      	b.n	80062ea <_svfprintf_r+0xa0a>
 8006334:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8006338:	d0d7      	beq.n	80062ea <_svfprintf_r+0xa0a>
 800633a:	b2f6      	uxtb	r6, r6
 800633c:	e7f3      	b.n	8006326 <_svfprintf_r+0xa46>
 800633e:	4633      	mov	r3, r6
 8006340:	f853 6b04 	ldr.w	r6, [r3], #4
 8006344:	2278      	movs	r2, #120	@ 0x78
 8006346:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006348:	f647 0330 	movw	r3, #30768	@ 0x7830
 800634c:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 8006350:	4b94      	ldr	r3, [pc, #592]	@ (80065a4 <_svfprintf_r+0xcc4>)
 8006352:	2700      	movs	r7, #0
 8006354:	931d      	str	r3, [sp, #116]	@ 0x74
 8006356:	f04b 0b02 	orr.w	fp, fp, #2
 800635a:	2302      	movs	r3, #2
 800635c:	920a      	str	r2, [sp, #40]	@ 0x28
 800635e:	e7c7      	b.n	80062f0 <_svfprintf_r+0xa10>
 8006360:	4633      	mov	r3, r6
 8006362:	2600      	movs	r6, #0
 8006364:	f853 9b04 	ldr.w	r9, [r3], #4
 8006368:	1c6f      	adds	r7, r5, #1
 800636a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800636c:	f88d 608b 	strb.w	r6, [sp, #139]	@ 0x8b
 8006370:	d00f      	beq.n	8006392 <_svfprintf_r+0xab2>
 8006372:	462a      	mov	r2, r5
 8006374:	4631      	mov	r1, r6
 8006376:	4648      	mov	r0, r9
 8006378:	f002 ffde 	bl	8009338 <memchr>
 800637c:	4682      	mov	sl, r0
 800637e:	2800      	cmp	r0, #0
 8006380:	f43f ac8c 	beq.w	8005c9c <_svfprintf_r+0x3bc>
 8006384:	46b2      	mov	sl, r6
 8006386:	4637      	mov	r7, r6
 8006388:	eba0 0509 	sub.w	r5, r0, r9
 800638c:	9614      	str	r6, [sp, #80]	@ 0x50
 800638e:	960c      	str	r6, [sp, #48]	@ 0x30
 8006390:	e5ee      	b.n	8005f70 <_svfprintf_r+0x690>
 8006392:	4648      	mov	r0, r9
 8006394:	f7f9 fedc 	bl	8000150 <strlen>
 8006398:	46b2      	mov	sl, r6
 800639a:	4605      	mov	r5, r0
 800639c:	e47e      	b.n	8005c9c <_svfprintf_r+0x3bc>
 800639e:	f04b 0b10 	orr.w	fp, fp, #16
 80063a2:	f01b 0320 	ands.w	r3, fp, #32
 80063a6:	d009      	beq.n	80063bc <_svfprintf_r+0xadc>
 80063a8:	3607      	adds	r6, #7
 80063aa:	f026 0307 	bic.w	r3, r6, #7
 80063ae:	461a      	mov	r2, r3
 80063b0:	f852 6b08 	ldr.w	r6, [r2], #8
 80063b4:	685f      	ldr	r7, [r3, #4]
 80063b6:	920b      	str	r2, [sp, #44]	@ 0x2c
 80063b8:	2301      	movs	r3, #1
 80063ba:	e799      	b.n	80062f0 <_svfprintf_r+0xa10>
 80063bc:	4632      	mov	r2, r6
 80063be:	f852 6b04 	ldr.w	r6, [r2], #4
 80063c2:	f01b 0710 	ands.w	r7, fp, #16
 80063c6:	920b      	str	r2, [sp, #44]	@ 0x2c
 80063c8:	d001      	beq.n	80063ce <_svfprintf_r+0xaee>
 80063ca:	461f      	mov	r7, r3
 80063cc:	e7f4      	b.n	80063b8 <_svfprintf_r+0xad8>
 80063ce:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 80063d2:	d001      	beq.n	80063d8 <_svfprintf_r+0xaf8>
 80063d4:	b2b6      	uxth	r6, r6
 80063d6:	e7ef      	b.n	80063b8 <_svfprintf_r+0xad8>
 80063d8:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 80063dc:	d0ec      	beq.n	80063b8 <_svfprintf_r+0xad8>
 80063de:	b2f6      	uxtb	r6, r6
 80063e0:	e7f3      	b.n	80063ca <_svfprintf_r+0xaea>
 80063e2:	4b71      	ldr	r3, [pc, #452]	@ (80065a8 <_svfprintf_r+0xcc8>)
 80063e4:	f7ff bb4b 	b.w	8005a7e <_svfprintf_r+0x19e>
 80063e8:	4632      	mov	r2, r6
 80063ea:	f852 6b04 	ldr.w	r6, [r2], #4
 80063ee:	f01b 0710 	ands.w	r7, fp, #16
 80063f2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80063f4:	d002      	beq.n	80063fc <_svfprintf_r+0xb1c>
 80063f6:	461f      	mov	r7, r3
 80063f8:	f7ff bb4e 	b.w	8005a98 <_svfprintf_r+0x1b8>
 80063fc:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8006400:	d002      	beq.n	8006408 <_svfprintf_r+0xb28>
 8006402:	b2b6      	uxth	r6, r6
 8006404:	f7ff bb48 	b.w	8005a98 <_svfprintf_r+0x1b8>
 8006408:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 800640c:	f43f ab44 	beq.w	8005a98 <_svfprintf_r+0x1b8>
 8006410:	b2f6      	uxtb	r6, r6
 8006412:	e7f0      	b.n	80063f6 <_svfprintf_r+0xb16>
 8006414:	2e0a      	cmp	r6, #10
 8006416:	f177 0300 	sbcs.w	r3, r7, #0
 800641a:	d207      	bcs.n	800642c <_svfprintf_r+0xb4c>
 800641c:	3630      	adds	r6, #48	@ 0x30
 800641e:	b2f6      	uxtb	r6, r6
 8006420:	f88d 6157 	strb.w	r6, [sp, #343]	@ 0x157
 8006424:	f20d 1957 	addw	r9, sp, #343	@ 0x157
 8006428:	f000 bc04 	b.w	8006c34 <_svfprintf_r+0x1354>
 800642c:	2300      	movs	r3, #0
 800642e:	9308      	str	r3, [sp, #32]
 8006430:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006432:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 8006436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800643a:	9314      	str	r3, [sp, #80]	@ 0x50
 800643c:	220a      	movs	r2, #10
 800643e:	2300      	movs	r3, #0
 8006440:	4630      	mov	r0, r6
 8006442:	4639      	mov	r1, r7
 8006444:	f7fa fb70 	bl	8000b28 <__aeabi_uldivmod>
 8006448:	3230      	adds	r2, #48	@ 0x30
 800644a:	f80a 2c01 	strb.w	r2, [sl, #-1]
 800644e:	9a08      	ldr	r2, [sp, #32]
 8006450:	4683      	mov	fp, r0
 8006452:	3201      	adds	r2, #1
 8006454:	9208      	str	r2, [sp, #32]
 8006456:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006458:	460b      	mov	r3, r1
 800645a:	f10a 39ff 	add.w	r9, sl, #4294967295
 800645e:	b1e2      	cbz	r2, 800649a <_svfprintf_r+0xbba>
 8006460:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006462:	9908      	ldr	r1, [sp, #32]
 8006464:	7812      	ldrb	r2, [r2, #0]
 8006466:	4291      	cmp	r1, r2
 8006468:	d117      	bne.n	800649a <_svfprintf_r+0xbba>
 800646a:	29ff      	cmp	r1, #255	@ 0xff
 800646c:	d015      	beq.n	800649a <_svfprintf_r+0xbba>
 800646e:	2e0a      	cmp	r6, #10
 8006470:	f177 0200 	sbcs.w	r2, r7, #0
 8006474:	d311      	bcc.n	800649a <_svfprintf_r+0xbba>
 8006476:	9308      	str	r3, [sp, #32]
 8006478:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800647a:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800647c:	eba9 0903 	sub.w	r9, r9, r3
 8006480:	461a      	mov	r2, r3
 8006482:	4648      	mov	r0, r9
 8006484:	f002 ff04 	bl	8009290 <strncpy>
 8006488:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800648a:	785a      	ldrb	r2, [r3, #1]
 800648c:	9b08      	ldr	r3, [sp, #32]
 800648e:	b11a      	cbz	r2, 8006498 <_svfprintf_r+0xbb8>
 8006490:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006492:	3201      	adds	r2, #1
 8006494:	920d      	str	r2, [sp, #52]	@ 0x34
 8006496:	2200      	movs	r2, #0
 8006498:	9208      	str	r2, [sp, #32]
 800649a:	2e0a      	cmp	r6, #10
 800649c:	f177 0700 	sbcs.w	r7, r7, #0
 80064a0:	f0c0 83c8 	bcc.w	8006c34 <_svfprintf_r+0x1354>
 80064a4:	465e      	mov	r6, fp
 80064a6:	461f      	mov	r7, r3
 80064a8:	46ca      	mov	sl, r9
 80064aa:	e7c7      	b.n	800643c <_svfprintf_r+0xb5c>
 80064ac:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80064ae:	f006 030f 	and.w	r3, r6, #15
 80064b2:	5cd3      	ldrb	r3, [r2, r3]
 80064b4:	0936      	lsrs	r6, r6, #4
 80064b6:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 80064ba:	093f      	lsrs	r7, r7, #4
 80064bc:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80064c0:	ea56 0307 	orrs.w	r3, r6, r7
 80064c4:	d1f2      	bne.n	80064ac <_svfprintf_r+0xbcc>
 80064c6:	e3b5      	b.n	8006c34 <_svfprintf_r+0x1354>
 80064c8:	b923      	cbnz	r3, 80064d4 <_svfprintf_r+0xbf4>
 80064ca:	f01b 0f01 	tst.w	fp, #1
 80064ce:	d001      	beq.n	80064d4 <_svfprintf_r+0xbf4>
 80064d0:	2630      	movs	r6, #48	@ 0x30
 80064d2:	e7a5      	b.n	8006420 <_svfprintf_r+0xb40>
 80064d4:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 80064d8:	e3ac      	b.n	8006c34 <_svfprintf_r+0x1354>
 80064da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f000 8379 	beq.w	8006bd4 <_svfprintf_r+0x12f4>
 80064e2:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 80064e6:	2300      	movs	r3, #0
 80064e8:	960b      	str	r6, [sp, #44]	@ 0x2c
 80064ea:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80064ee:	f7ff bb68 	b.w	8005bc2 <_svfprintf_r+0x2e2>
 80064f2:	2010      	movs	r0, #16
 80064f4:	2a07      	cmp	r2, #7
 80064f6:	4403      	add	r3, r0
 80064f8:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80064fc:	6060      	str	r0, [r4, #4]
 80064fe:	dd08      	ble.n	8006512 <_svfprintf_r+0xc32>
 8006500:	4641      	mov	r1, r8
 8006502:	9807      	ldr	r0, [sp, #28]
 8006504:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006506:	f004 faef 	bl	800aae8 <__ssprint_r>
 800650a:	2800      	cmp	r0, #0
 800650c:	f040 8340 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006510:	a92d      	add	r1, sp, #180	@ 0xb4
 8006512:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006514:	460c      	mov	r4, r1
 8006516:	3b10      	subs	r3, #16
 8006518:	9317      	str	r3, [sp, #92]	@ 0x5c
 800651a:	e545      	b.n	8005fa8 <_svfprintf_r+0x6c8>
 800651c:	460c      	mov	r4, r1
 800651e:	e55f      	b.n	8005fe0 <_svfprintf_r+0x700>
 8006520:	4641      	mov	r1, r8
 8006522:	9807      	ldr	r0, [sp, #28]
 8006524:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006526:	f004 fadf 	bl	800aae8 <__ssprint_r>
 800652a:	2800      	cmp	r0, #0
 800652c:	f040 8330 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006530:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006532:	e567      	b.n	8006004 <_svfprintf_r+0x724>
 8006534:	4641      	mov	r1, r8
 8006536:	9807      	ldr	r0, [sp, #28]
 8006538:	aa2a      	add	r2, sp, #168	@ 0xa8
 800653a:	f004 fad5 	bl	800aae8 <__ssprint_r>
 800653e:	2800      	cmp	r0, #0
 8006540:	f040 8326 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006544:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006546:	e56d      	b.n	8006024 <_svfprintf_r+0x744>
 8006548:	2010      	movs	r0, #16
 800654a:	2a07      	cmp	r2, #7
 800654c:	4403      	add	r3, r0
 800654e:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006552:	6060      	str	r0, [r4, #4]
 8006554:	dd08      	ble.n	8006568 <_svfprintf_r+0xc88>
 8006556:	4641      	mov	r1, r8
 8006558:	9807      	ldr	r0, [sp, #28]
 800655a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800655c:	f004 fac4 	bl	800aae8 <__ssprint_r>
 8006560:	2800      	cmp	r0, #0
 8006562:	f040 8315 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006566:	a92d      	add	r1, sp, #180	@ 0xb4
 8006568:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800656a:	460c      	mov	r4, r1
 800656c:	3b10      	subs	r3, #16
 800656e:	9317      	str	r3, [sp, #92]	@ 0x5c
 8006570:	e561      	b.n	8006036 <_svfprintf_r+0x756>
 8006572:	460c      	mov	r4, r1
 8006574:	e57b      	b.n	800606e <_svfprintf_r+0x78e>
 8006576:	2010      	movs	r0, #16
 8006578:	2a07      	cmp	r2, #7
 800657a:	4403      	add	r3, r0
 800657c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006580:	6060      	str	r0, [r4, #4]
 8006582:	dd08      	ble.n	8006596 <_svfprintf_r+0xcb6>
 8006584:	4641      	mov	r1, r8
 8006586:	9807      	ldr	r0, [sp, #28]
 8006588:	aa2a      	add	r2, sp, #168	@ 0xa8
 800658a:	f004 faad 	bl	800aae8 <__ssprint_r>
 800658e:	2800      	cmp	r0, #0
 8006590:	f040 82fe 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006594:	a92d      	add	r1, sp, #180	@ 0xb4
 8006596:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006598:	460c      	mov	r4, r1
 800659a:	3b10      	subs	r3, #16
 800659c:	9314      	str	r3, [sp, #80]	@ 0x50
 800659e:	e56b      	b.n	8006078 <_svfprintf_r+0x798>
 80065a0:	460c      	mov	r4, r1
 80065a2:	e585      	b.n	80060b0 <_svfprintf_r+0x7d0>
 80065a4:	0800b420 	.word	0x0800b420
 80065a8:	0800b431 	.word	0x0800b431
 80065ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065ae:	2b65      	cmp	r3, #101	@ 0x65
 80065b0:	f340 8234 	ble.w	8006a1c <_svfprintf_r+0x113c>
 80065b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80065b8:	2200      	movs	r2, #0
 80065ba:	2300      	movs	r3, #0
 80065bc:	f7fa f9f4 	bl	80009a8 <__aeabi_dcmpeq>
 80065c0:	2800      	cmp	r0, #0
 80065c2:	d069      	beq.n	8006698 <_svfprintf_r+0xdb8>
 80065c4:	4b6e      	ldr	r3, [pc, #440]	@ (8006780 <_svfprintf_r+0xea0>)
 80065c6:	6023      	str	r3, [r4, #0]
 80065c8:	2301      	movs	r3, #1
 80065ca:	6063      	str	r3, [r4, #4]
 80065cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80065ce:	3301      	adds	r3, #1
 80065d0:	932c      	str	r3, [sp, #176]	@ 0xb0
 80065d2:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80065d4:	3301      	adds	r3, #1
 80065d6:	2b07      	cmp	r3, #7
 80065d8:	932b      	str	r3, [sp, #172]	@ 0xac
 80065da:	dc37      	bgt.n	800664c <_svfprintf_r+0xd6c>
 80065dc:	3408      	adds	r4, #8
 80065de:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80065e0:	9a08      	ldr	r2, [sp, #32]
 80065e2:	4293      	cmp	r3, r2
 80065e4:	db03      	blt.n	80065ee <_svfprintf_r+0xd0e>
 80065e6:	f01b 0f01 	tst.w	fp, #1
 80065ea:	f43f ad72 	beq.w	80060d2 <_svfprintf_r+0x7f2>
 80065ee:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80065f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80065f2:	6023      	str	r3, [r4, #0]
 80065f4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80065f6:	6063      	str	r3, [r4, #4]
 80065f8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80065fa:	4413      	add	r3, r2
 80065fc:	932c      	str	r3, [sp, #176]	@ 0xb0
 80065fe:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006600:	3301      	adds	r3, #1
 8006602:	2b07      	cmp	r3, #7
 8006604:	932b      	str	r3, [sp, #172]	@ 0xac
 8006606:	dc2b      	bgt.n	8006660 <_svfprintf_r+0xd80>
 8006608:	3408      	adds	r4, #8
 800660a:	9b08      	ldr	r3, [sp, #32]
 800660c:	1e5d      	subs	r5, r3, #1
 800660e:	2d00      	cmp	r5, #0
 8006610:	f77f ad5f 	ble.w	80060d2 <_svfprintf_r+0x7f2>
 8006614:	2710      	movs	r7, #16
 8006616:	4e5b      	ldr	r6, [pc, #364]	@ (8006784 <_svfprintf_r+0xea4>)
 8006618:	2d10      	cmp	r5, #16
 800661a:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800661e:	f104 0108 	add.w	r1, r4, #8
 8006622:	f103 0301 	add.w	r3, r3, #1
 8006626:	6026      	str	r6, [r4, #0]
 8006628:	dc24      	bgt.n	8006674 <_svfprintf_r+0xd94>
 800662a:	6065      	str	r5, [r4, #4]
 800662c:	2b07      	cmp	r3, #7
 800662e:	4415      	add	r5, r2
 8006630:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8006634:	f340 828b 	ble.w	8006b4e <_svfprintf_r+0x126e>
 8006638:	4641      	mov	r1, r8
 800663a:	9807      	ldr	r0, [sp, #28]
 800663c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800663e:	f004 fa53 	bl	800aae8 <__ssprint_r>
 8006642:	2800      	cmp	r0, #0
 8006644:	f040 82a4 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006648:	ac2d      	add	r4, sp, #180	@ 0xb4
 800664a:	e542      	b.n	80060d2 <_svfprintf_r+0x7f2>
 800664c:	4641      	mov	r1, r8
 800664e:	9807      	ldr	r0, [sp, #28]
 8006650:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006652:	f004 fa49 	bl	800aae8 <__ssprint_r>
 8006656:	2800      	cmp	r0, #0
 8006658:	f040 829a 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 800665c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800665e:	e7be      	b.n	80065de <_svfprintf_r+0xcfe>
 8006660:	4641      	mov	r1, r8
 8006662:	9807      	ldr	r0, [sp, #28]
 8006664:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006666:	f004 fa3f 	bl	800aae8 <__ssprint_r>
 800666a:	2800      	cmp	r0, #0
 800666c:	f040 8290 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006670:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006672:	e7ca      	b.n	800660a <_svfprintf_r+0xd2a>
 8006674:	3210      	adds	r2, #16
 8006676:	2b07      	cmp	r3, #7
 8006678:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800667c:	6067      	str	r7, [r4, #4]
 800667e:	dd08      	ble.n	8006692 <_svfprintf_r+0xdb2>
 8006680:	4641      	mov	r1, r8
 8006682:	9807      	ldr	r0, [sp, #28]
 8006684:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006686:	f004 fa2f 	bl	800aae8 <__ssprint_r>
 800668a:	2800      	cmp	r0, #0
 800668c:	f040 8280 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006690:	a92d      	add	r1, sp, #180	@ 0xb4
 8006692:	460c      	mov	r4, r1
 8006694:	3d10      	subs	r5, #16
 8006696:	e7bf      	b.n	8006618 <_svfprintf_r+0xd38>
 8006698:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800669a:	2b00      	cmp	r3, #0
 800669c:	dc74      	bgt.n	8006788 <_svfprintf_r+0xea8>
 800669e:	4b38      	ldr	r3, [pc, #224]	@ (8006780 <_svfprintf_r+0xea0>)
 80066a0:	6023      	str	r3, [r4, #0]
 80066a2:	2301      	movs	r3, #1
 80066a4:	6063      	str	r3, [r4, #4]
 80066a6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80066a8:	3301      	adds	r3, #1
 80066aa:	932c      	str	r3, [sp, #176]	@ 0xb0
 80066ac:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80066ae:	3301      	adds	r3, #1
 80066b0:	2b07      	cmp	r3, #7
 80066b2:	932b      	str	r3, [sp, #172]	@ 0xac
 80066b4:	dc3d      	bgt.n	8006732 <_svfprintf_r+0xe52>
 80066b6:	3408      	adds	r4, #8
 80066b8:	9908      	ldr	r1, [sp, #32]
 80066ba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80066bc:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 80066be:	430b      	orrs	r3, r1
 80066c0:	f00b 0101 	and.w	r1, fp, #1
 80066c4:	430b      	orrs	r3, r1
 80066c6:	f43f ad04 	beq.w	80060d2 <_svfprintf_r+0x7f2>
 80066ca:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80066cc:	6023      	str	r3, [r4, #0]
 80066ce:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80066d0:	441a      	add	r2, r3
 80066d2:	6063      	str	r3, [r4, #4]
 80066d4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80066d6:	922c      	str	r2, [sp, #176]	@ 0xb0
 80066d8:	3301      	adds	r3, #1
 80066da:	2b07      	cmp	r3, #7
 80066dc:	932b      	str	r3, [sp, #172]	@ 0xac
 80066de:	dc32      	bgt.n	8006746 <_svfprintf_r+0xe66>
 80066e0:	3408      	adds	r4, #8
 80066e2:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 80066e4:	2d00      	cmp	r5, #0
 80066e6:	da1b      	bge.n	8006720 <_svfprintf_r+0xe40>
 80066e8:	4623      	mov	r3, r4
 80066ea:	2710      	movs	r7, #16
 80066ec:	4e25      	ldr	r6, [pc, #148]	@ (8006784 <_svfprintf_r+0xea4>)
 80066ee:	426d      	negs	r5, r5
 80066f0:	2d10      	cmp	r5, #16
 80066f2:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
 80066f6:	f104 0408 	add.w	r4, r4, #8
 80066fa:	f102 0201 	add.w	r2, r2, #1
 80066fe:	601e      	str	r6, [r3, #0]
 8006700:	dc2b      	bgt.n	800675a <_svfprintf_r+0xe7a>
 8006702:	605d      	str	r5, [r3, #4]
 8006704:	2a07      	cmp	r2, #7
 8006706:	440d      	add	r5, r1
 8006708:	e9cd 252b 	strd	r2, r5, [sp, #172]	@ 0xac
 800670c:	dd08      	ble.n	8006720 <_svfprintf_r+0xe40>
 800670e:	4641      	mov	r1, r8
 8006710:	9807      	ldr	r0, [sp, #28]
 8006712:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006714:	f004 f9e8 	bl	800aae8 <__ssprint_r>
 8006718:	2800      	cmp	r0, #0
 800671a:	f040 8239 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 800671e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006720:	9b08      	ldr	r3, [sp, #32]
 8006722:	9a08      	ldr	r2, [sp, #32]
 8006724:	6063      	str	r3, [r4, #4]
 8006726:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006728:	f8c4 9000 	str.w	r9, [r4]
 800672c:	4413      	add	r3, r2
 800672e:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006730:	e4c8      	b.n	80060c4 <_svfprintf_r+0x7e4>
 8006732:	4641      	mov	r1, r8
 8006734:	9807      	ldr	r0, [sp, #28]
 8006736:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006738:	f004 f9d6 	bl	800aae8 <__ssprint_r>
 800673c:	2800      	cmp	r0, #0
 800673e:	f040 8227 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006742:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006744:	e7b8      	b.n	80066b8 <_svfprintf_r+0xdd8>
 8006746:	4641      	mov	r1, r8
 8006748:	9807      	ldr	r0, [sp, #28]
 800674a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800674c:	f004 f9cc 	bl	800aae8 <__ssprint_r>
 8006750:	2800      	cmp	r0, #0
 8006752:	f040 821d 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006756:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006758:	e7c3      	b.n	80066e2 <_svfprintf_r+0xe02>
 800675a:	3110      	adds	r1, #16
 800675c:	2a07      	cmp	r2, #7
 800675e:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
 8006762:	605f      	str	r7, [r3, #4]
 8006764:	dd08      	ble.n	8006778 <_svfprintf_r+0xe98>
 8006766:	4641      	mov	r1, r8
 8006768:	9807      	ldr	r0, [sp, #28]
 800676a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800676c:	f004 f9bc 	bl	800aae8 <__ssprint_r>
 8006770:	2800      	cmp	r0, #0
 8006772:	f040 820d 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006776:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006778:	4623      	mov	r3, r4
 800677a:	3d10      	subs	r5, #16
 800677c:	e7b8      	b.n	80066f0 <_svfprintf_r+0xe10>
 800677e:	bf00      	nop
 8006780:	0800b442 	.word	0x0800b442
 8006784:	0800b444 	.word	0x0800b444
 8006788:	9b08      	ldr	r3, [sp, #32]
 800678a:	444b      	add	r3, r9
 800678c:	930a      	str	r3, [sp, #40]	@ 0x28
 800678e:	9b08      	ldr	r3, [sp, #32]
 8006790:	42b3      	cmp	r3, r6
 8006792:	bfa8      	it	ge
 8006794:	4633      	movge	r3, r6
 8006796:	2b00      	cmp	r3, #0
 8006798:	461d      	mov	r5, r3
 800679a:	dd0b      	ble.n	80067b4 <_svfprintf_r+0xed4>
 800679c:	e9c4 9300 	strd	r9, r3, [r4]
 80067a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80067a2:	442b      	add	r3, r5
 80067a4:	932c      	str	r3, [sp, #176]	@ 0xb0
 80067a6:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80067a8:	3301      	adds	r3, #1
 80067aa:	2b07      	cmp	r3, #7
 80067ac:	932b      	str	r3, [sp, #172]	@ 0xac
 80067ae:	f300 8082 	bgt.w	80068b6 <_svfprintf_r+0xfd6>
 80067b2:	3408      	adds	r4, #8
 80067b4:	2d00      	cmp	r5, #0
 80067b6:	bfb4      	ite	lt
 80067b8:	4635      	movlt	r5, r6
 80067ba:	1b75      	subge	r5, r6, r5
 80067bc:	2d00      	cmp	r5, #0
 80067be:	dd19      	ble.n	80067f4 <_svfprintf_r+0xf14>
 80067c0:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 80067c4:	4894      	ldr	r0, [pc, #592]	@ (8006a18 <_svfprintf_r+0x1138>)
 80067c6:	2d10      	cmp	r5, #16
 80067c8:	f103 0301 	add.w	r3, r3, #1
 80067cc:	f104 0108 	add.w	r1, r4, #8
 80067d0:	6020      	str	r0, [r4, #0]
 80067d2:	dc7a      	bgt.n	80068ca <_svfprintf_r+0xfea>
 80067d4:	6065      	str	r5, [r4, #4]
 80067d6:	2b07      	cmp	r3, #7
 80067d8:	4415      	add	r5, r2
 80067da:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 80067de:	f340 8087 	ble.w	80068f0 <_svfprintf_r+0x1010>
 80067e2:	4641      	mov	r1, r8
 80067e4:	9807      	ldr	r0, [sp, #28]
 80067e6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80067e8:	f004 f97e 	bl	800aae8 <__ssprint_r>
 80067ec:	2800      	cmp	r0, #0
 80067ee:	f040 81cf 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 80067f2:	ac2d      	add	r4, sp, #180	@ 0xb4
 80067f4:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 80067f8:	444e      	add	r6, r9
 80067fa:	d008      	beq.n	800680e <_svfprintf_r+0xf2e>
 80067fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d178      	bne.n	80068f4 <_svfprintf_r+0x1014>
 8006802:	2f00      	cmp	r7, #0
 8006804:	d178      	bne.n	80068f8 <_svfprintf_r+0x1018>
 8006806:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006808:	429e      	cmp	r6, r3
 800680a:	bf28      	it	cs
 800680c:	461e      	movcs	r6, r3
 800680e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006810:	9a08      	ldr	r2, [sp, #32]
 8006812:	4293      	cmp	r3, r2
 8006814:	db02      	blt.n	800681c <_svfprintf_r+0xf3c>
 8006816:	f01b 0f01 	tst.w	fp, #1
 800681a:	d00e      	beq.n	800683a <_svfprintf_r+0xf5a>
 800681c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800681e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006820:	6023      	str	r3, [r4, #0]
 8006822:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006824:	6063      	str	r3, [r4, #4]
 8006826:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006828:	4413      	add	r3, r2
 800682a:	932c      	str	r3, [sp, #176]	@ 0xb0
 800682c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800682e:	3301      	adds	r3, #1
 8006830:	2b07      	cmp	r3, #7
 8006832:	932b      	str	r3, [sp, #172]	@ 0xac
 8006834:	f300 80db 	bgt.w	80069ee <_svfprintf_r+0x110e>
 8006838:	3408      	adds	r4, #8
 800683a:	9b08      	ldr	r3, [sp, #32]
 800683c:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 800683e:	1bdf      	subs	r7, r3, r7
 8006840:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006842:	1b9b      	subs	r3, r3, r6
 8006844:	429f      	cmp	r7, r3
 8006846:	bfa8      	it	ge
 8006848:	461f      	movge	r7, r3
 800684a:	2f00      	cmp	r7, #0
 800684c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800684e:	dd0a      	ble.n	8006866 <_svfprintf_r+0xf86>
 8006850:	443b      	add	r3, r7
 8006852:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006854:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006856:	e9c4 6700 	strd	r6, r7, [r4]
 800685a:	3301      	adds	r3, #1
 800685c:	2b07      	cmp	r3, #7
 800685e:	932b      	str	r3, [sp, #172]	@ 0xac
 8006860:	f300 80cf 	bgt.w	8006a02 <_svfprintf_r+0x1122>
 8006864:	3408      	adds	r4, #8
 8006866:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8006868:	9b08      	ldr	r3, [sp, #32]
 800686a:	2f00      	cmp	r7, #0
 800686c:	eba3 0505 	sub.w	r5, r3, r5
 8006870:	bfa8      	it	ge
 8006872:	1bed      	subge	r5, r5, r7
 8006874:	2d00      	cmp	r5, #0
 8006876:	f77f ac2c 	ble.w	80060d2 <_svfprintf_r+0x7f2>
 800687a:	2710      	movs	r7, #16
 800687c:	4e66      	ldr	r6, [pc, #408]	@ (8006a18 <_svfprintf_r+0x1138>)
 800687e:	2d10      	cmp	r5, #16
 8006880:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006884:	f104 0108 	add.w	r1, r4, #8
 8006888:	f103 0301 	add.w	r3, r3, #1
 800688c:	6026      	str	r6, [r4, #0]
 800688e:	f77f aecc 	ble.w	800662a <_svfprintf_r+0xd4a>
 8006892:	3210      	adds	r2, #16
 8006894:	2b07      	cmp	r3, #7
 8006896:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800689a:	6067      	str	r7, [r4, #4]
 800689c:	dd08      	ble.n	80068b0 <_svfprintf_r+0xfd0>
 800689e:	4641      	mov	r1, r8
 80068a0:	9807      	ldr	r0, [sp, #28]
 80068a2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80068a4:	f004 f920 	bl	800aae8 <__ssprint_r>
 80068a8:	2800      	cmp	r0, #0
 80068aa:	f040 8171 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 80068ae:	a92d      	add	r1, sp, #180	@ 0xb4
 80068b0:	460c      	mov	r4, r1
 80068b2:	3d10      	subs	r5, #16
 80068b4:	e7e3      	b.n	800687e <_svfprintf_r+0xf9e>
 80068b6:	4641      	mov	r1, r8
 80068b8:	9807      	ldr	r0, [sp, #28]
 80068ba:	aa2a      	add	r2, sp, #168	@ 0xa8
 80068bc:	f004 f914 	bl	800aae8 <__ssprint_r>
 80068c0:	2800      	cmp	r0, #0
 80068c2:	f040 8165 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 80068c6:	ac2d      	add	r4, sp, #180	@ 0xb4
 80068c8:	e774      	b.n	80067b4 <_svfprintf_r+0xed4>
 80068ca:	2010      	movs	r0, #16
 80068cc:	2b07      	cmp	r3, #7
 80068ce:	4402      	add	r2, r0
 80068d0:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80068d4:	6060      	str	r0, [r4, #4]
 80068d6:	dd08      	ble.n	80068ea <_svfprintf_r+0x100a>
 80068d8:	4641      	mov	r1, r8
 80068da:	9807      	ldr	r0, [sp, #28]
 80068dc:	aa2a      	add	r2, sp, #168	@ 0xa8
 80068de:	f004 f903 	bl	800aae8 <__ssprint_r>
 80068e2:	2800      	cmp	r0, #0
 80068e4:	f040 8154 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 80068e8:	a92d      	add	r1, sp, #180	@ 0xb4
 80068ea:	460c      	mov	r4, r1
 80068ec:	3d10      	subs	r5, #16
 80068ee:	e767      	b.n	80067c0 <_svfprintf_r+0xee0>
 80068f0:	460c      	mov	r4, r1
 80068f2:	e77f      	b.n	80067f4 <_svfprintf_r+0xf14>
 80068f4:	2f00      	cmp	r7, #0
 80068f6:	d04a      	beq.n	800698e <_svfprintf_r+0x10ae>
 80068f8:	3f01      	subs	r7, #1
 80068fa:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80068fc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80068fe:	6023      	str	r3, [r4, #0]
 8006900:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006902:	6063      	str	r3, [r4, #4]
 8006904:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006906:	4413      	add	r3, r2
 8006908:	932c      	str	r3, [sp, #176]	@ 0xb0
 800690a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800690c:	3301      	adds	r3, #1
 800690e:	2b07      	cmp	r3, #7
 8006910:	932b      	str	r3, [sp, #172]	@ 0xac
 8006912:	dc43      	bgt.n	800699c <_svfprintf_r+0x10bc>
 8006914:	3408      	adds	r4, #8
 8006916:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006918:	f893 9000 	ldrb.w	r9, [r3]
 800691c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800691e:	1b9b      	subs	r3, r3, r6
 8006920:	4599      	cmp	r9, r3
 8006922:	bfa8      	it	ge
 8006924:	4699      	movge	r9, r3
 8006926:	f1b9 0f00 	cmp.w	r9, #0
 800692a:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800692c:	dd09      	ble.n	8006942 <_svfprintf_r+0x1062>
 800692e:	444b      	add	r3, r9
 8006930:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006932:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006934:	e9c4 6900 	strd	r6, r9, [r4]
 8006938:	3301      	adds	r3, #1
 800693a:	2b07      	cmp	r3, #7
 800693c:	932b      	str	r3, [sp, #172]	@ 0xac
 800693e:	dc37      	bgt.n	80069b0 <_svfprintf_r+0x10d0>
 8006940:	3408      	adds	r4, #8
 8006942:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006944:	f1b9 0f00 	cmp.w	r9, #0
 8006948:	781d      	ldrb	r5, [r3, #0]
 800694a:	bfa8      	it	ge
 800694c:	eba5 0509 	subge.w	r5, r5, r9
 8006950:	2d00      	cmp	r5, #0
 8006952:	dd18      	ble.n	8006986 <_svfprintf_r+0x10a6>
 8006954:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006958:	482f      	ldr	r0, [pc, #188]	@ (8006a18 <_svfprintf_r+0x1138>)
 800695a:	2d10      	cmp	r5, #16
 800695c:	f103 0301 	add.w	r3, r3, #1
 8006960:	f104 0108 	add.w	r1, r4, #8
 8006964:	6020      	str	r0, [r4, #0]
 8006966:	dc2d      	bgt.n	80069c4 <_svfprintf_r+0x10e4>
 8006968:	6065      	str	r5, [r4, #4]
 800696a:	2b07      	cmp	r3, #7
 800696c:	4415      	add	r5, r2
 800696e:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8006972:	dd3a      	ble.n	80069ea <_svfprintf_r+0x110a>
 8006974:	4641      	mov	r1, r8
 8006976:	9807      	ldr	r0, [sp, #28]
 8006978:	aa2a      	add	r2, sp, #168	@ 0xa8
 800697a:	f004 f8b5 	bl	800aae8 <__ssprint_r>
 800697e:	2800      	cmp	r0, #0
 8006980:	f040 8106 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006984:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006986:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	441e      	add	r6, r3
 800698c:	e736      	b.n	80067fc <_svfprintf_r+0xf1c>
 800698e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006990:	3b01      	subs	r3, #1
 8006992:	930d      	str	r3, [sp, #52]	@ 0x34
 8006994:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006996:	3b01      	subs	r3, #1
 8006998:	930c      	str	r3, [sp, #48]	@ 0x30
 800699a:	e7ae      	b.n	80068fa <_svfprintf_r+0x101a>
 800699c:	4641      	mov	r1, r8
 800699e:	9807      	ldr	r0, [sp, #28]
 80069a0:	aa2a      	add	r2, sp, #168	@ 0xa8
 80069a2:	f004 f8a1 	bl	800aae8 <__ssprint_r>
 80069a6:	2800      	cmp	r0, #0
 80069a8:	f040 80f2 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 80069ac:	ac2d      	add	r4, sp, #180	@ 0xb4
 80069ae:	e7b2      	b.n	8006916 <_svfprintf_r+0x1036>
 80069b0:	4641      	mov	r1, r8
 80069b2:	9807      	ldr	r0, [sp, #28]
 80069b4:	aa2a      	add	r2, sp, #168	@ 0xa8
 80069b6:	f004 f897 	bl	800aae8 <__ssprint_r>
 80069ba:	2800      	cmp	r0, #0
 80069bc:	f040 80e8 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 80069c0:	ac2d      	add	r4, sp, #180	@ 0xb4
 80069c2:	e7be      	b.n	8006942 <_svfprintf_r+0x1062>
 80069c4:	2010      	movs	r0, #16
 80069c6:	2b07      	cmp	r3, #7
 80069c8:	4402      	add	r2, r0
 80069ca:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80069ce:	6060      	str	r0, [r4, #4]
 80069d0:	dd08      	ble.n	80069e4 <_svfprintf_r+0x1104>
 80069d2:	4641      	mov	r1, r8
 80069d4:	9807      	ldr	r0, [sp, #28]
 80069d6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80069d8:	f004 f886 	bl	800aae8 <__ssprint_r>
 80069dc:	2800      	cmp	r0, #0
 80069de:	f040 80d7 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 80069e2:	a92d      	add	r1, sp, #180	@ 0xb4
 80069e4:	460c      	mov	r4, r1
 80069e6:	3d10      	subs	r5, #16
 80069e8:	e7b4      	b.n	8006954 <_svfprintf_r+0x1074>
 80069ea:	460c      	mov	r4, r1
 80069ec:	e7cb      	b.n	8006986 <_svfprintf_r+0x10a6>
 80069ee:	4641      	mov	r1, r8
 80069f0:	9807      	ldr	r0, [sp, #28]
 80069f2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80069f4:	f004 f878 	bl	800aae8 <__ssprint_r>
 80069f8:	2800      	cmp	r0, #0
 80069fa:	f040 80c9 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 80069fe:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006a00:	e71b      	b.n	800683a <_svfprintf_r+0xf5a>
 8006a02:	4641      	mov	r1, r8
 8006a04:	9807      	ldr	r0, [sp, #28]
 8006a06:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006a08:	f004 f86e 	bl	800aae8 <__ssprint_r>
 8006a0c:	2800      	cmp	r0, #0
 8006a0e:	f040 80bf 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006a12:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006a14:	e727      	b.n	8006866 <_svfprintf_r+0xf86>
 8006a16:	bf00      	nop
 8006a18:	0800b444 	.word	0x0800b444
 8006a1c:	9908      	ldr	r1, [sp, #32]
 8006a1e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006a20:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8006a22:	2901      	cmp	r1, #1
 8006a24:	f103 0301 	add.w	r3, r3, #1
 8006a28:	f102 0201 	add.w	r2, r2, #1
 8006a2c:	f104 0508 	add.w	r5, r4, #8
 8006a30:	dc02      	bgt.n	8006a38 <_svfprintf_r+0x1158>
 8006a32:	f01b 0f01 	tst.w	fp, #1
 8006a36:	d07f      	beq.n	8006b38 <_svfprintf_r+0x1258>
 8006a38:	2101      	movs	r1, #1
 8006a3a:	2a07      	cmp	r2, #7
 8006a3c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006a40:	f8c4 9000 	str.w	r9, [r4]
 8006a44:	6061      	str	r1, [r4, #4]
 8006a46:	dd08      	ble.n	8006a5a <_svfprintf_r+0x117a>
 8006a48:	4641      	mov	r1, r8
 8006a4a:	9807      	ldr	r0, [sp, #28]
 8006a4c:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006a4e:	f004 f84b 	bl	800aae8 <__ssprint_r>
 8006a52:	2800      	cmp	r0, #0
 8006a54:	f040 809c 	bne.w	8006b90 <_svfprintf_r+0x12b0>
 8006a58:	ad2d      	add	r5, sp, #180	@ 0xb4
 8006a5a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006a5c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006a5e:	602b      	str	r3, [r5, #0]
 8006a60:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006a62:	606b      	str	r3, [r5, #4]
 8006a64:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006a66:	4413      	add	r3, r2
 8006a68:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006a6a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	2b07      	cmp	r3, #7
 8006a70:	932b      	str	r3, [sp, #172]	@ 0xac
 8006a72:	dc32      	bgt.n	8006ada <_svfprintf_r+0x11fa>
 8006a74:	3508      	adds	r5, #8
 8006a76:	9b08      	ldr	r3, [sp, #32]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006a7e:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 8006a82:	1e5c      	subs	r4, r3, #1
 8006a84:	2300      	movs	r3, #0
 8006a86:	f7f9 ff8f 	bl	80009a8 <__aeabi_dcmpeq>
 8006a8a:	2800      	cmp	r0, #0
 8006a8c:	d12e      	bne.n	8006aec <_svfprintf_r+0x120c>
 8006a8e:	f109 0301 	add.w	r3, r9, #1
 8006a92:	e9c5 3400 	strd	r3, r4, [r5]
 8006a96:	9b08      	ldr	r3, [sp, #32]
 8006a98:	3701      	adds	r7, #1
 8006a9a:	3e01      	subs	r6, #1
 8006a9c:	441e      	add	r6, r3
 8006a9e:	2f07      	cmp	r7, #7
 8006aa0:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
 8006aa4:	dd51      	ble.n	8006b4a <_svfprintf_r+0x126a>
 8006aa6:	4641      	mov	r1, r8
 8006aa8:	9807      	ldr	r0, [sp, #28]
 8006aaa:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006aac:	f004 f81c 	bl	800aae8 <__ssprint_r>
 8006ab0:	2800      	cmp	r0, #0
 8006ab2:	d16d      	bne.n	8006b90 <_svfprintf_r+0x12b0>
 8006ab4:	ad2d      	add	r5, sp, #180	@ 0xb4
 8006ab6:	ab26      	add	r3, sp, #152	@ 0x98
 8006ab8:	602b      	str	r3, [r5, #0]
 8006aba:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8006abc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006abe:	606b      	str	r3, [r5, #4]
 8006ac0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006ac2:	4413      	add	r3, r2
 8006ac4:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006ac6:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006ac8:	3301      	adds	r3, #1
 8006aca:	2b07      	cmp	r3, #7
 8006acc:	932b      	str	r3, [sp, #172]	@ 0xac
 8006ace:	f73f adb3 	bgt.w	8006638 <_svfprintf_r+0xd58>
 8006ad2:	f105 0408 	add.w	r4, r5, #8
 8006ad6:	f7ff bafc 	b.w	80060d2 <_svfprintf_r+0x7f2>
 8006ada:	4641      	mov	r1, r8
 8006adc:	9807      	ldr	r0, [sp, #28]
 8006ade:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006ae0:	f004 f802 	bl	800aae8 <__ssprint_r>
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	d153      	bne.n	8006b90 <_svfprintf_r+0x12b0>
 8006ae8:	ad2d      	add	r5, sp, #180	@ 0xb4
 8006aea:	e7c4      	b.n	8006a76 <_svfprintf_r+0x1196>
 8006aec:	9b08      	ldr	r3, [sp, #32]
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	dde1      	ble.n	8006ab6 <_svfprintf_r+0x11d6>
 8006af2:	2710      	movs	r7, #16
 8006af4:	4e56      	ldr	r6, [pc, #344]	@ (8006c50 <_svfprintf_r+0x1370>)
 8006af6:	2c10      	cmp	r4, #16
 8006af8:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006afc:	f105 0108 	add.w	r1, r5, #8
 8006b00:	f103 0301 	add.w	r3, r3, #1
 8006b04:	602e      	str	r6, [r5, #0]
 8006b06:	dc07      	bgt.n	8006b18 <_svfprintf_r+0x1238>
 8006b08:	606c      	str	r4, [r5, #4]
 8006b0a:	2b07      	cmp	r3, #7
 8006b0c:	4414      	add	r4, r2
 8006b0e:	e9cd 342b 	strd	r3, r4, [sp, #172]	@ 0xac
 8006b12:	dcc8      	bgt.n	8006aa6 <_svfprintf_r+0x11c6>
 8006b14:	460d      	mov	r5, r1
 8006b16:	e7ce      	b.n	8006ab6 <_svfprintf_r+0x11d6>
 8006b18:	3210      	adds	r2, #16
 8006b1a:	2b07      	cmp	r3, #7
 8006b1c:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006b20:	606f      	str	r7, [r5, #4]
 8006b22:	dd06      	ble.n	8006b32 <_svfprintf_r+0x1252>
 8006b24:	4641      	mov	r1, r8
 8006b26:	9807      	ldr	r0, [sp, #28]
 8006b28:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006b2a:	f003 ffdd 	bl	800aae8 <__ssprint_r>
 8006b2e:	bb78      	cbnz	r0, 8006b90 <_svfprintf_r+0x12b0>
 8006b30:	a92d      	add	r1, sp, #180	@ 0xb4
 8006b32:	460d      	mov	r5, r1
 8006b34:	3c10      	subs	r4, #16
 8006b36:	e7de      	b.n	8006af6 <_svfprintf_r+0x1216>
 8006b38:	2101      	movs	r1, #1
 8006b3a:	2a07      	cmp	r2, #7
 8006b3c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006b40:	f8c4 9000 	str.w	r9, [r4]
 8006b44:	6061      	str	r1, [r4, #4]
 8006b46:	ddb6      	ble.n	8006ab6 <_svfprintf_r+0x11d6>
 8006b48:	e7ad      	b.n	8006aa6 <_svfprintf_r+0x11c6>
 8006b4a:	3508      	adds	r5, #8
 8006b4c:	e7b3      	b.n	8006ab6 <_svfprintf_r+0x11d6>
 8006b4e:	460c      	mov	r4, r1
 8006b50:	f7ff babf 	b.w	80060d2 <_svfprintf_r+0x7f2>
 8006b54:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006b56:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006b58:	1a9d      	subs	r5, r3, r2
 8006b5a:	2d00      	cmp	r5, #0
 8006b5c:	f77f aabd 	ble.w	80060da <_svfprintf_r+0x7fa>
 8006b60:	2710      	movs	r7, #16
 8006b62:	4e3c      	ldr	r6, [pc, #240]	@ (8006c54 <_svfprintf_r+0x1374>)
 8006b64:	2d10      	cmp	r5, #16
 8006b66:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006b6a:	6026      	str	r6, [r4, #0]
 8006b6c:	f103 0301 	add.w	r3, r3, #1
 8006b70:	dc18      	bgt.n	8006ba4 <_svfprintf_r+0x12c4>
 8006b72:	442a      	add	r2, r5
 8006b74:	2b07      	cmp	r3, #7
 8006b76:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006b7a:	6065      	str	r5, [r4, #4]
 8006b7c:	f77f aaad 	ble.w	80060da <_svfprintf_r+0x7fa>
 8006b80:	4641      	mov	r1, r8
 8006b82:	9807      	ldr	r0, [sp, #28]
 8006b84:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006b86:	f003 ffaf 	bl	800aae8 <__ssprint_r>
 8006b8a:	2800      	cmp	r0, #0
 8006b8c:	f43f aaa5 	beq.w	80060da <_svfprintf_r+0x7fa>
 8006b90:	f1ba 0f00 	cmp.w	sl, #0
 8006b94:	f43f a8b5 	beq.w	8005d02 <_svfprintf_r+0x422>
 8006b98:	4651      	mov	r1, sl
 8006b9a:	9807      	ldr	r0, [sp, #28]
 8006b9c:	f7fe fde0 	bl	8005760 <_free_r>
 8006ba0:	f7ff b8af 	b.w	8005d02 <_svfprintf_r+0x422>
 8006ba4:	3210      	adds	r2, #16
 8006ba6:	2b07      	cmp	r3, #7
 8006ba8:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006bac:	6067      	str	r7, [r4, #4]
 8006bae:	dc02      	bgt.n	8006bb6 <_svfprintf_r+0x12d6>
 8006bb0:	3408      	adds	r4, #8
 8006bb2:	3d10      	subs	r5, #16
 8006bb4:	e7d6      	b.n	8006b64 <_svfprintf_r+0x1284>
 8006bb6:	4641      	mov	r1, r8
 8006bb8:	9807      	ldr	r0, [sp, #28]
 8006bba:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006bbc:	f003 ff94 	bl	800aae8 <__ssprint_r>
 8006bc0:	2800      	cmp	r0, #0
 8006bc2:	d1e5      	bne.n	8006b90 <_svfprintf_r+0x12b0>
 8006bc4:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006bc6:	e7f4      	b.n	8006bb2 <_svfprintf_r+0x12d2>
 8006bc8:	4651      	mov	r1, sl
 8006bca:	9807      	ldr	r0, [sp, #28]
 8006bcc:	f7fe fdc8 	bl	8005760 <_free_r>
 8006bd0:	f7ff ba9b 	b.w	800610a <_svfprintf_r+0x82a>
 8006bd4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	f43f a893 	beq.w	8005d02 <_svfprintf_r+0x422>
 8006bdc:	4641      	mov	r1, r8
 8006bde:	9807      	ldr	r0, [sp, #28]
 8006be0:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006be2:	f003 ff81 	bl	800aae8 <__ssprint_r>
 8006be6:	f7ff b88c 	b.w	8005d02 <_svfprintf_r+0x422>
 8006bea:	ea56 0207 	orrs.w	r2, r6, r7
 8006bee:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006bf2:	f43f ab8d 	beq.w	8006310 <_svfprintf_r+0xa30>
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	f43f ac0c 	beq.w	8006414 <_svfprintf_r+0xb34>
 8006bfc:	2b02      	cmp	r3, #2
 8006bfe:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 8006c02:	f43f ac53 	beq.w	80064ac <_svfprintf_r+0xbcc>
 8006c06:	f006 0307 	and.w	r3, r6, #7
 8006c0a:	08f6      	lsrs	r6, r6, #3
 8006c0c:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8006c10:	08ff      	lsrs	r7, r7, #3
 8006c12:	3330      	adds	r3, #48	@ 0x30
 8006c14:	ea56 0107 	orrs.w	r1, r6, r7
 8006c18:	464a      	mov	r2, r9
 8006c1a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8006c1e:	d1f2      	bne.n	8006c06 <_svfprintf_r+0x1326>
 8006c20:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006c22:	07c9      	lsls	r1, r1, #31
 8006c24:	d506      	bpl.n	8006c34 <_svfprintf_r+0x1354>
 8006c26:	2b30      	cmp	r3, #48	@ 0x30
 8006c28:	d004      	beq.n	8006c34 <_svfprintf_r+0x1354>
 8006c2a:	2330      	movs	r3, #48	@ 0x30
 8006c2c:	f809 3c01 	strb.w	r3, [r9, #-1]
 8006c30:	f1a2 0902 	sub.w	r9, r2, #2
 8006c34:	f04f 0a00 	mov.w	sl, #0
 8006c38:	ab56      	add	r3, sp, #344	@ 0x158
 8006c3a:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 8006c3e:	9514      	str	r5, [sp, #80]	@ 0x50
 8006c40:	eba3 0509 	sub.w	r5, r3, r9
 8006c44:	4657      	mov	r7, sl
 8006c46:	4656      	mov	r6, sl
 8006c48:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8006c4c:	f7ff b990 	b.w	8005f70 <_svfprintf_r+0x690>
 8006c50:	0800b444 	.word	0x0800b444
 8006c54:	0800b454 	.word	0x0800b454

08006c58 <_vfprintf_r>:
 8006c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c5c:	b0d7      	sub	sp, #348	@ 0x15c
 8006c5e:	4688      	mov	r8, r1
 8006c60:	4692      	mov	sl, r2
 8006c62:	461c      	mov	r4, r3
 8006c64:	461e      	mov	r6, r3
 8006c66:	9007      	str	r0, [sp, #28]
 8006c68:	f002 fb2c 	bl	80092c4 <_localeconv_r>
 8006c6c:	6803      	ldr	r3, [r0, #0]
 8006c6e:	4618      	mov	r0, r3
 8006c70:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c72:	f7f9 fa6d 	bl	8000150 <strlen>
 8006c76:	9b07      	ldr	r3, [sp, #28]
 8006c78:	9011      	str	r0, [sp, #68]	@ 0x44
 8006c7a:	b123      	cbz	r3, 8006c86 <_vfprintf_r+0x2e>
 8006c7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c7e:	b913      	cbnz	r3, 8006c86 <_vfprintf_r+0x2e>
 8006c80:	9807      	ldr	r0, [sp, #28]
 8006c82:	f7fe fab1 	bl	80051e8 <__sinit>
 8006c86:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8006c8a:	07d8      	lsls	r0, r3, #31
 8006c8c:	d407      	bmi.n	8006c9e <_vfprintf_r+0x46>
 8006c8e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006c92:	0599      	lsls	r1, r3, #22
 8006c94:	d403      	bmi.n	8006c9e <_vfprintf_r+0x46>
 8006c96:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 8006c9a:	f7fe fced 	bl	8005678 <__retarget_lock_acquire_recursive>
 8006c9e:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8006ca2:	049a      	lsls	r2, r3, #18
 8006ca4:	d409      	bmi.n	8006cba <_vfprintf_r+0x62>
 8006ca6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006caa:	f8a8 300c 	strh.w	r3, [r8, #12]
 8006cae:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8006cb2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006cb6:	f8c8 3064 	str.w	r3, [r8, #100]	@ 0x64
 8006cba:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006cbe:	071b      	lsls	r3, r3, #28
 8006cc0:	d502      	bpl.n	8006cc8 <_vfprintf_r+0x70>
 8006cc2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006cc6:	b9c3      	cbnz	r3, 8006cfa <_vfprintf_r+0xa2>
 8006cc8:	4641      	mov	r1, r8
 8006cca:	9807      	ldr	r0, [sp, #28]
 8006ccc:	f002 fa06 	bl	80090dc <__swsetup_r>
 8006cd0:	b198      	cbz	r0, 8006cfa <_vfprintf_r+0xa2>
 8006cd2:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8006cd6:	07df      	lsls	r7, r3, #31
 8006cd8:	d506      	bpl.n	8006ce8 <_vfprintf_r+0x90>
 8006cda:	f04f 33ff 	mov.w	r3, #4294967295
 8006cde:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006ce0:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8006ce2:	b057      	add	sp, #348	@ 0x15c
 8006ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ce8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006cec:	059e      	lsls	r6, r3, #22
 8006cee:	d4f4      	bmi.n	8006cda <_vfprintf_r+0x82>
 8006cf0:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 8006cf4:	f7fe fcc1 	bl	800567a <__retarget_lock_release_recursive>
 8006cf8:	e7ef      	b.n	8006cda <_vfprintf_r+0x82>
 8006cfa:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8006cfe:	f003 021a 	and.w	r2, r3, #26
 8006d02:	2a0a      	cmp	r2, #10
 8006d04:	d116      	bne.n	8006d34 <_vfprintf_r+0xdc>
 8006d06:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8006d0a:	2a00      	cmp	r2, #0
 8006d0c:	db12      	blt.n	8006d34 <_vfprintf_r+0xdc>
 8006d0e:	f8d8 2064 	ldr.w	r2, [r8, #100]	@ 0x64
 8006d12:	07d5      	lsls	r5, r2, #31
 8006d14:	d405      	bmi.n	8006d22 <_vfprintf_r+0xca>
 8006d16:	0598      	lsls	r0, r3, #22
 8006d18:	d403      	bmi.n	8006d22 <_vfprintf_r+0xca>
 8006d1a:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 8006d1e:	f7fe fcac 	bl	800567a <__retarget_lock_release_recursive>
 8006d22:	4623      	mov	r3, r4
 8006d24:	4652      	mov	r2, sl
 8006d26:	4641      	mov	r1, r8
 8006d28:	9807      	ldr	r0, [sp, #28]
 8006d2a:	b057      	add	sp, #348	@ 0x15c
 8006d2c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d30:	f001 b99e 	b.w	8008070 <__sbprintf>
 8006d34:	2300      	movs	r3, #0
 8006d36:	2200      	movs	r2, #0
 8006d38:	e9cd 332b 	strd	r3, r3, [sp, #172]	@ 0xac
 8006d3c:	9308      	str	r3, [sp, #32]
 8006d3e:	2300      	movs	r3, #0
 8006d40:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8006d44:	2300      	movs	r3, #0
 8006d46:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
 8006d4a:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006d4c:	942a      	str	r4, [sp, #168]	@ 0xa8
 8006d4e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006d50:	9316      	str	r3, [sp, #88]	@ 0x58
 8006d52:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006d54:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006d56:	4653      	mov	r3, sl
 8006d58:	461d      	mov	r5, r3
 8006d5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d5e:	b10a      	cbz	r2, 8006d64 <_vfprintf_r+0x10c>
 8006d60:	2a25      	cmp	r2, #37	@ 0x25
 8006d62:	d1f9      	bne.n	8006d58 <_vfprintf_r+0x100>
 8006d64:	ebb5 070a 	subs.w	r7, r5, sl
 8006d68:	d00d      	beq.n	8006d86 <_vfprintf_r+0x12e>
 8006d6a:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006d6c:	e9c4 a700 	strd	sl, r7, [r4]
 8006d70:	443b      	add	r3, r7
 8006d72:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006d74:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006d76:	3301      	adds	r3, #1
 8006d78:	2b07      	cmp	r3, #7
 8006d7a:	932b      	str	r3, [sp, #172]	@ 0xac
 8006d7c:	dc75      	bgt.n	8006e6a <_vfprintf_r+0x212>
 8006d7e:	3408      	adds	r4, #8
 8006d80:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d82:	443b      	add	r3, r7
 8006d84:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006d86:	782b      	ldrb	r3, [r5, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	f001 812b 	beq.w	8007fe4 <_vfprintf_r+0x138c>
 8006d8e:	2200      	movs	r2, #0
 8006d90:	1c6b      	adds	r3, r5, #1
 8006d92:	4693      	mov	fp, r2
 8006d94:	f04f 35ff 	mov.w	r5, #4294967295
 8006d98:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8006d9c:	9212      	str	r2, [sp, #72]	@ 0x48
 8006d9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006da2:	920a      	str	r2, [sp, #40]	@ 0x28
 8006da4:	9310      	str	r3, [sp, #64]	@ 0x40
 8006da6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006da8:	3b20      	subs	r3, #32
 8006daa:	2b5a      	cmp	r3, #90	@ 0x5a
 8006dac:	f200 859e 	bhi.w	80078ec <_vfprintf_r+0xc94>
 8006db0:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006db4:	059c009e 	.word	0x059c009e
 8006db8:	00a6059c 	.word	0x00a6059c
 8006dbc:	059c059c 	.word	0x059c059c
 8006dc0:	0086059c 	.word	0x0086059c
 8006dc4:	059c059c 	.word	0x059c059c
 8006dc8:	00b300a9 	.word	0x00b300a9
 8006dcc:	00b0059c 	.word	0x00b0059c
 8006dd0:	059c00b5 	.word	0x059c00b5
 8006dd4:	00d100ce 	.word	0x00d100ce
 8006dd8:	00d100d1 	.word	0x00d100d1
 8006ddc:	00d100d1 	.word	0x00d100d1
 8006de0:	00d100d1 	.word	0x00d100d1
 8006de4:	00d100d1 	.word	0x00d100d1
 8006de8:	059c059c 	.word	0x059c059c
 8006dec:	059c059c 	.word	0x059c059c
 8006df0:	059c059c 	.word	0x059c059c
 8006df4:	0140059c 	.word	0x0140059c
 8006df8:	00ff059c 	.word	0x00ff059c
 8006dfc:	01400111 	.word	0x01400111
 8006e00:	01400140 	.word	0x01400140
 8006e04:	059c059c 	.word	0x059c059c
 8006e08:	059c059c 	.word	0x059c059c
 8006e0c:	059c00e2 	.word	0x059c00e2
 8006e10:	0497059c 	.word	0x0497059c
 8006e14:	059c059c 	.word	0x059c059c
 8006e18:	04df059c 	.word	0x04df059c
 8006e1c:	04fe059c 	.word	0x04fe059c
 8006e20:	059c059c 	.word	0x059c059c
 8006e24:	059c0520 	.word	0x059c0520
 8006e28:	059c059c 	.word	0x059c059c
 8006e2c:	059c059c 	.word	0x059c059c
 8006e30:	059c059c 	.word	0x059c059c
 8006e34:	0140059c 	.word	0x0140059c
 8006e38:	00ff059c 	.word	0x00ff059c
 8006e3c:	01400113 	.word	0x01400113
 8006e40:	01400140 	.word	0x01400140
 8006e44:	011300e5 	.word	0x011300e5
 8006e48:	059c00f9 	.word	0x059c00f9
 8006e4c:	059c00f2 	.word	0x059c00f2
 8006e50:	04990477 	.word	0x04990477
 8006e54:	00f904ce 	.word	0x00f904ce
 8006e58:	04df059c 	.word	0x04df059c
 8006e5c:	0500009c 	.word	0x0500009c
 8006e60:	059c059c 	.word	0x059c059c
 8006e64:	059c0065 	.word	0x059c0065
 8006e68:	009c      	.short	0x009c
 8006e6a:	4641      	mov	r1, r8
 8006e6c:	9807      	ldr	r0, [sp, #28]
 8006e6e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006e70:	f001 f93e 	bl	80080f0 <__sprint_r>
 8006e74:	2800      	cmp	r0, #0
 8006e76:	f040 8145 	bne.w	8007104 <_vfprintf_r+0x4ac>
 8006e7a:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006e7c:	e780      	b.n	8006d80 <_vfprintf_r+0x128>
 8006e7e:	4bab      	ldr	r3, [pc, #684]	@ (800712c <_vfprintf_r+0x4d4>)
 8006e80:	931d      	str	r3, [sp, #116]	@ 0x74
 8006e82:	f01b 0320 	ands.w	r3, fp, #32
 8006e86:	f000 84b8 	beq.w	80077fa <_vfprintf_r+0xba2>
 8006e8a:	3607      	adds	r6, #7
 8006e8c:	f026 0307 	bic.w	r3, r6, #7
 8006e90:	461a      	mov	r2, r3
 8006e92:	f852 6b08 	ldr.w	r6, [r2], #8
 8006e96:	685f      	ldr	r7, [r3, #4]
 8006e98:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006e9a:	f01b 0f01 	tst.w	fp, #1
 8006e9e:	d00a      	beq.n	8006eb6 <_vfprintf_r+0x25e>
 8006ea0:	ea56 0307 	orrs.w	r3, r6, r7
 8006ea4:	d007      	beq.n	8006eb6 <_vfprintf_r+0x25e>
 8006ea6:	2330      	movs	r3, #48	@ 0x30
 8006ea8:	f88d 308c 	strb.w	r3, [sp, #140]	@ 0x8c
 8006eac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006eae:	f04b 0b02 	orr.w	fp, fp, #2
 8006eb2:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8006eb6:	2302      	movs	r3, #2
 8006eb8:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8006ebc:	f000 bc21 	b.w	8007702 <_vfprintf_r+0xaaa>
 8006ec0:	9807      	ldr	r0, [sp, #28]
 8006ec2:	f002 f9ff 	bl	80092c4 <_localeconv_r>
 8006ec6:	6843      	ldr	r3, [r0, #4]
 8006ec8:	4618      	mov	r0, r3
 8006eca:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006ecc:	f7f9 f940 	bl	8000150 <strlen>
 8006ed0:	9016      	str	r0, [sp, #88]	@ 0x58
 8006ed2:	9807      	ldr	r0, [sp, #28]
 8006ed4:	f002 f9f6 	bl	80092c4 <_localeconv_r>
 8006ed8:	6883      	ldr	r3, [r0, #8]
 8006eda:	930d      	str	r3, [sp, #52]	@ 0x34
 8006edc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006ede:	b12b      	cbz	r3, 8006eec <_vfprintf_r+0x294>
 8006ee0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ee2:	b11b      	cbz	r3, 8006eec <_vfprintf_r+0x294>
 8006ee4:	781b      	ldrb	r3, [r3, #0]
 8006ee6:	b10b      	cbz	r3, 8006eec <_vfprintf_r+0x294>
 8006ee8:	f44b 6b80 	orr.w	fp, fp, #1024	@ 0x400
 8006eec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006eee:	e756      	b.n	8006d9e <_vfprintf_r+0x146>
 8006ef0:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1f9      	bne.n	8006eec <_vfprintf_r+0x294>
 8006ef8:	2320      	movs	r3, #32
 8006efa:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8006efe:	e7f5      	b.n	8006eec <_vfprintf_r+0x294>
 8006f00:	f04b 0b01 	orr.w	fp, fp, #1
 8006f04:	e7f2      	b.n	8006eec <_vfprintf_r+0x294>
 8006f06:	f856 3b04 	ldr.w	r3, [r6], #4
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	9312      	str	r3, [sp, #72]	@ 0x48
 8006f0e:	daed      	bge.n	8006eec <_vfprintf_r+0x294>
 8006f10:	425b      	negs	r3, r3
 8006f12:	9312      	str	r3, [sp, #72]	@ 0x48
 8006f14:	f04b 0b04 	orr.w	fp, fp, #4
 8006f18:	e7e8      	b.n	8006eec <_vfprintf_r+0x294>
 8006f1a:	232b      	movs	r3, #43	@ 0x2b
 8006f1c:	e7ed      	b.n	8006efa <_vfprintf_r+0x2a2>
 8006f1e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f24:	2a2a      	cmp	r2, #42	@ 0x2a
 8006f26:	920a      	str	r2, [sp, #40]	@ 0x28
 8006f28:	d10f      	bne.n	8006f4a <_vfprintf_r+0x2f2>
 8006f2a:	f856 5b04 	ldr.w	r5, [r6], #4
 8006f2e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006f30:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8006f34:	e7da      	b.n	8006eec <_vfprintf_r+0x294>
 8006f36:	fb01 2505 	mla	r5, r1, r5, r2
 8006f3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f3e:	920a      	str	r2, [sp, #40]	@ 0x28
 8006f40:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006f42:	3a30      	subs	r2, #48	@ 0x30
 8006f44:	2a09      	cmp	r2, #9
 8006f46:	d9f6      	bls.n	8006f36 <_vfprintf_r+0x2de>
 8006f48:	e72c      	b.n	8006da4 <_vfprintf_r+0x14c>
 8006f4a:	2500      	movs	r5, #0
 8006f4c:	210a      	movs	r1, #10
 8006f4e:	e7f7      	b.n	8006f40 <_vfprintf_r+0x2e8>
 8006f50:	f04b 0b80 	orr.w	fp, fp, #128	@ 0x80
 8006f54:	e7ca      	b.n	8006eec <_vfprintf_r+0x294>
 8006f56:	2200      	movs	r2, #0
 8006f58:	210a      	movs	r1, #10
 8006f5a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f5c:	9212      	str	r2, [sp, #72]	@ 0x48
 8006f5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006f60:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006f62:	3a30      	subs	r2, #48	@ 0x30
 8006f64:	fb01 2200 	mla	r2, r1, r0, r2
 8006f68:	9212      	str	r2, [sp, #72]	@ 0x48
 8006f6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f6e:	920a      	str	r2, [sp, #40]	@ 0x28
 8006f70:	3a30      	subs	r2, #48	@ 0x30
 8006f72:	2a09      	cmp	r2, #9
 8006f74:	d9f3      	bls.n	8006f5e <_vfprintf_r+0x306>
 8006f76:	e715      	b.n	8006da4 <_vfprintf_r+0x14c>
 8006f78:	f04b 0b08 	orr.w	fp, fp, #8
 8006f7c:	e7b6      	b.n	8006eec <_vfprintf_r+0x294>
 8006f7e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	2b68      	cmp	r3, #104	@ 0x68
 8006f84:	bf01      	itttt	eq
 8006f86:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8006f88:	f44b 7b00 	orreq.w	fp, fp, #512	@ 0x200
 8006f8c:	3301      	addeq	r3, #1
 8006f8e:	9310      	streq	r3, [sp, #64]	@ 0x40
 8006f90:	bf18      	it	ne
 8006f92:	f04b 0b40 	orrne.w	fp, fp, #64	@ 0x40
 8006f96:	e7a9      	b.n	8006eec <_vfprintf_r+0x294>
 8006f98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f9a:	781b      	ldrb	r3, [r3, #0]
 8006f9c:	2b6c      	cmp	r3, #108	@ 0x6c
 8006f9e:	d105      	bne.n	8006fac <_vfprintf_r+0x354>
 8006fa0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006fa2:	3301      	adds	r3, #1
 8006fa4:	9310      	str	r3, [sp, #64]	@ 0x40
 8006fa6:	f04b 0b20 	orr.w	fp, fp, #32
 8006faa:	e79f      	b.n	8006eec <_vfprintf_r+0x294>
 8006fac:	f04b 0b10 	orr.w	fp, fp, #16
 8006fb0:	e79c      	b.n	8006eec <_vfprintf_r+0x294>
 8006fb2:	4632      	mov	r2, r6
 8006fb4:	f852 3b04 	ldr.w	r3, [r2], #4
 8006fb8:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006fc0:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8006fc4:	4699      	mov	r9, r3
 8006fc6:	2501      	movs	r5, #1
 8006fc8:	461f      	mov	r7, r3
 8006fca:	461e      	mov	r6, r3
 8006fcc:	9314      	str	r3, [sp, #80]	@ 0x50
 8006fce:	930c      	str	r3, [sp, #48]	@ 0x30
 8006fd0:	f10d 0af4 	add.w	sl, sp, #244	@ 0xf4
 8006fd4:	e1d6      	b.n	8007384 <_vfprintf_r+0x72c>
 8006fd6:	f04b 0b10 	orr.w	fp, fp, #16
 8006fda:	f01b 0f20 	tst.w	fp, #32
 8006fde:	d011      	beq.n	8007004 <_vfprintf_r+0x3ac>
 8006fe0:	3607      	adds	r6, #7
 8006fe2:	f026 0307 	bic.w	r3, r6, #7
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	f852 6b08 	ldr.w	r6, [r2], #8
 8006fec:	685f      	ldr	r7, [r3, #4]
 8006fee:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006ff0:	2f00      	cmp	r7, #0
 8006ff2:	da05      	bge.n	8007000 <_vfprintf_r+0x3a8>
 8006ff4:	232d      	movs	r3, #45	@ 0x2d
 8006ff6:	4276      	negs	r6, r6
 8006ff8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8006ffc:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007000:	2301      	movs	r3, #1
 8007002:	e381      	b.n	8007708 <_vfprintf_r+0xab0>
 8007004:	4633      	mov	r3, r6
 8007006:	f853 7b04 	ldr.w	r7, [r3], #4
 800700a:	f01b 0f10 	tst.w	fp, #16
 800700e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007010:	d002      	beq.n	8007018 <_vfprintf_r+0x3c0>
 8007012:	463e      	mov	r6, r7
 8007014:	17ff      	asrs	r7, r7, #31
 8007016:	e7eb      	b.n	8006ff0 <_vfprintf_r+0x398>
 8007018:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 800701c:	d003      	beq.n	8007026 <_vfprintf_r+0x3ce>
 800701e:	b23e      	sxth	r6, r7
 8007020:	f347 37c0 	sbfx	r7, r7, #15, #1
 8007024:	e7e4      	b.n	8006ff0 <_vfprintf_r+0x398>
 8007026:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 800702a:	d0f2      	beq.n	8007012 <_vfprintf_r+0x3ba>
 800702c:	b27e      	sxtb	r6, r7
 800702e:	f347 17c0 	sbfx	r7, r7, #7, #1
 8007032:	e7dd      	b.n	8006ff0 <_vfprintf_r+0x398>
 8007034:	3607      	adds	r6, #7
 8007036:	f026 0307 	bic.w	r3, r6, #7
 800703a:	4619      	mov	r1, r3
 800703c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007040:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8007044:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007046:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007048:	931e      	str	r3, [sp, #120]	@ 0x78
 800704a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800704c:	f04f 32ff 	mov.w	r2, #4294967295
 8007050:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007054:	931f      	str	r3, [sp, #124]	@ 0x7c
 8007056:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 800705a:	4b35      	ldr	r3, [pc, #212]	@ (8007130 <_vfprintf_r+0x4d8>)
 800705c:	f7f9 fcd6 	bl	8000a0c <__aeabi_dcmpun>
 8007060:	bb08      	cbnz	r0, 80070a6 <_vfprintf_r+0x44e>
 8007062:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8007066:	f04f 32ff 	mov.w	r2, #4294967295
 800706a:	4b31      	ldr	r3, [pc, #196]	@ (8007130 <_vfprintf_r+0x4d8>)
 800706c:	f7f9 fcb0 	bl	80009d0 <__aeabi_dcmple>
 8007070:	b9c8      	cbnz	r0, 80070a6 <_vfprintf_r+0x44e>
 8007072:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007076:	2200      	movs	r2, #0
 8007078:	2300      	movs	r3, #0
 800707a:	f7f9 fc9f 	bl	80009bc <__aeabi_dcmplt>
 800707e:	b110      	cbz	r0, 8007086 <_vfprintf_r+0x42e>
 8007080:	232d      	movs	r3, #45	@ 0x2d
 8007082:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007086:	4a2b      	ldr	r2, [pc, #172]	@ (8007134 <_vfprintf_r+0x4dc>)
 8007088:	4b2b      	ldr	r3, [pc, #172]	@ (8007138 <_vfprintf_r+0x4e0>)
 800708a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800708c:	f04f 0900 	mov.w	r9, #0
 8007090:	2947      	cmp	r1, #71	@ 0x47
 8007092:	bfd4      	ite	le
 8007094:	4692      	movle	sl, r2
 8007096:	469a      	movgt	sl, r3
 8007098:	2503      	movs	r5, #3
 800709a:	f02b 0b80 	bic.w	fp, fp, #128	@ 0x80
 800709e:	f8cd 9050 	str.w	r9, [sp, #80]	@ 0x50
 80070a2:	f000 bfdb 	b.w	800805c <_vfprintf_r+0x1404>
 80070a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80070aa:	4610      	mov	r0, r2
 80070ac:	4619      	mov	r1, r3
 80070ae:	f7f9 fcad 	bl	8000a0c <__aeabi_dcmpun>
 80070b2:	4681      	mov	r9, r0
 80070b4:	b140      	cbz	r0, 80070c8 <_vfprintf_r+0x470>
 80070b6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070b8:	4a20      	ldr	r2, [pc, #128]	@ (800713c <_vfprintf_r+0x4e4>)
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	bfbc      	itt	lt
 80070be:	232d      	movlt	r3, #45	@ 0x2d
 80070c0:	f88d 308b 	strblt.w	r3, [sp, #139]	@ 0x8b
 80070c4:	4b1e      	ldr	r3, [pc, #120]	@ (8007140 <_vfprintf_r+0x4e8>)
 80070c6:	e7e0      	b.n	800708a <_vfprintf_r+0x432>
 80070c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070ca:	2b61      	cmp	r3, #97	@ 0x61
 80070cc:	d02c      	beq.n	8007128 <_vfprintf_r+0x4d0>
 80070ce:	2b41      	cmp	r3, #65	@ 0x41
 80070d0:	d138      	bne.n	8007144 <_vfprintf_r+0x4ec>
 80070d2:	2358      	movs	r3, #88	@ 0x58
 80070d4:	2230      	movs	r2, #48	@ 0x30
 80070d6:	2d63      	cmp	r5, #99	@ 0x63
 80070d8:	f88d 208c 	strb.w	r2, [sp, #140]	@ 0x8c
 80070dc:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 80070e0:	f04b 0b02 	orr.w	fp, fp, #2
 80070e4:	f340 80b1 	ble.w	800724a <_vfprintf_r+0x5f2>
 80070e8:	9807      	ldr	r0, [sp, #28]
 80070ea:	1c69      	adds	r1, r5, #1
 80070ec:	f7fd fdaa 	bl	8004c44 <_malloc_r>
 80070f0:	4682      	mov	sl, r0
 80070f2:	2800      	cmp	r0, #0
 80070f4:	f040 80ae 	bne.w	8007254 <_vfprintf_r+0x5fc>
 80070f8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80070fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007100:	f8a8 300c 	strh.w	r3, [r8, #12]
 8007104:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8007108:	07d9      	lsls	r1, r3, #31
 800710a:	d407      	bmi.n	800711c <_vfprintf_r+0x4c4>
 800710c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007110:	059a      	lsls	r2, r3, #22
 8007112:	d403      	bmi.n	800711c <_vfprintf_r+0x4c4>
 8007114:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 8007118:	f7fe faaf 	bl	800567a <__retarget_lock_release_recursive>
 800711c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007120:	065b      	lsls	r3, r3, #25
 8007122:	f57f addd 	bpl.w	8006ce0 <_vfprintf_r+0x88>
 8007126:	e5d8      	b.n	8006cda <_vfprintf_r+0x82>
 8007128:	2378      	movs	r3, #120	@ 0x78
 800712a:	e7d3      	b.n	80070d4 <_vfprintf_r+0x47c>
 800712c:	0800b420 	.word	0x0800b420
 8007130:	7fefffff 	.word	0x7fefffff
 8007134:	0800b410 	.word	0x0800b410
 8007138:	0800b414 	.word	0x0800b414
 800713c:	0800b418 	.word	0x0800b418
 8007140:	0800b41c 	.word	0x0800b41c
 8007144:	1c69      	adds	r1, r5, #1
 8007146:	f000 8087 	beq.w	8007258 <_vfprintf_r+0x600>
 800714a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800714c:	f023 0320 	bic.w	r3, r3, #32
 8007150:	2b47      	cmp	r3, #71	@ 0x47
 8007152:	d102      	bne.n	800715a <_vfprintf_r+0x502>
 8007154:	b90d      	cbnz	r5, 800715a <_vfprintf_r+0x502>
 8007156:	46a9      	mov	r9, r5
 8007158:	2501      	movs	r5, #1
 800715a:	f44b 7380 	orr.w	r3, fp, #256	@ 0x100
 800715e:	9315      	str	r3, [sp, #84]	@ 0x54
 8007160:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007162:	2b00      	cmp	r3, #0
 8007164:	da7a      	bge.n	800725c <_vfprintf_r+0x604>
 8007166:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007168:	9318      	str	r3, [sp, #96]	@ 0x60
 800716a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800716c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007170:	9319      	str	r3, [sp, #100]	@ 0x64
 8007172:	232d      	movs	r3, #45	@ 0x2d
 8007174:	9320      	str	r3, [sp, #128]	@ 0x80
 8007176:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007178:	f023 0320 	bic.w	r3, r3, #32
 800717c:	2b41      	cmp	r3, #65	@ 0x41
 800717e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007180:	f040 81d8 	bne.w	8007534 <_vfprintf_r+0x8dc>
 8007184:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8007188:	aa24      	add	r2, sp, #144	@ 0x90
 800718a:	f002 f8f1 	bl	8009370 <frexp>
 800718e:	2200      	movs	r2, #0
 8007190:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8007194:	f7f9 f9a0 	bl	80004d8 <__aeabi_dmul>
 8007198:	4602      	mov	r2, r0
 800719a:	460b      	mov	r3, r1
 800719c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80071a0:	2200      	movs	r2, #0
 80071a2:	2300      	movs	r3, #0
 80071a4:	f7f9 fc00 	bl	80009a8 <__aeabi_dcmpeq>
 80071a8:	b108      	cbz	r0, 80071ae <_vfprintf_r+0x556>
 80071aa:	2301      	movs	r3, #1
 80071ac:	9324      	str	r3, [sp, #144]	@ 0x90
 80071ae:	4a2f      	ldr	r2, [pc, #188]	@ (800726c <_vfprintf_r+0x614>)
 80071b0:	4b2f      	ldr	r3, [pc, #188]	@ (8007270 <_vfprintf_r+0x618>)
 80071b2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80071b4:	4656      	mov	r6, sl
 80071b6:	2961      	cmp	r1, #97	@ 0x61
 80071b8:	bf18      	it	ne
 80071ba:	461a      	movne	r2, r3
 80071bc:	1e6f      	subs	r7, r5, #1
 80071be:	9214      	str	r2, [sp, #80]	@ 0x50
 80071c0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80071c4:	2200      	movs	r2, #0
 80071c6:	4b2b      	ldr	r3, [pc, #172]	@ (8007274 <_vfprintf_r+0x61c>)
 80071c8:	f7f9 f986 	bl	80004d8 <__aeabi_dmul>
 80071cc:	4602      	mov	r2, r0
 80071ce:	460b      	mov	r3, r1
 80071d0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80071d4:	f7f9 fc30 	bl	8000a38 <__aeabi_d2iz>
 80071d8:	9017      	str	r0, [sp, #92]	@ 0x5c
 80071da:	f7f9 f913 	bl	8000404 <__aeabi_i2d>
 80071de:	4602      	mov	r2, r0
 80071e0:	460b      	mov	r3, r1
 80071e2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80071e6:	f7f8 ffbf 	bl	8000168 <__aeabi_dsub>
 80071ea:	4602      	mov	r2, r0
 80071ec:	460b      	mov	r3, r1
 80071ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80071f2:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80071f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80071f6:	5c9b      	ldrb	r3, [r3, r2]
 80071f8:	1c7a      	adds	r2, r7, #1
 80071fa:	f806 3b01 	strb.w	r3, [r6], #1
 80071fe:	d006      	beq.n	800720e <_vfprintf_r+0x5b6>
 8007200:	1e7b      	subs	r3, r7, #1
 8007202:	9321      	str	r3, [sp, #132]	@ 0x84
 8007204:	2200      	movs	r2, #0
 8007206:	2300      	movs	r3, #0
 8007208:	f7f9 fbce 	bl	80009a8 <__aeabi_dcmpeq>
 800720c:	b360      	cbz	r0, 8007268 <_vfprintf_r+0x610>
 800720e:	2200      	movs	r2, #0
 8007210:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007214:	4b18      	ldr	r3, [pc, #96]	@ (8007278 <_vfprintf_r+0x620>)
 8007216:	f7f9 fbef 	bl	80009f8 <__aeabi_dcmpgt>
 800721a:	bb78      	cbnz	r0, 800727c <_vfprintf_r+0x624>
 800721c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007220:	2200      	movs	r2, #0
 8007222:	4b15      	ldr	r3, [pc, #84]	@ (8007278 <_vfprintf_r+0x620>)
 8007224:	f7f9 fbc0 	bl	80009a8 <__aeabi_dcmpeq>
 8007228:	b110      	cbz	r0, 8007230 <_vfprintf_r+0x5d8>
 800722a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800722c:	07db      	lsls	r3, r3, #31
 800722e:	d425      	bmi.n	800727c <_vfprintf_r+0x624>
 8007230:	4633      	mov	r3, r6
 8007232:	2030      	movs	r0, #48	@ 0x30
 8007234:	19f1      	adds	r1, r6, r7
 8007236:	1aca      	subs	r2, r1, r3
 8007238:	2a00      	cmp	r2, #0
 800723a:	f280 8178 	bge.w	800752e <_vfprintf_r+0x8d6>
 800723e:	1c7b      	adds	r3, r7, #1
 8007240:	3701      	adds	r7, #1
 8007242:	bfb8      	it	lt
 8007244:	2300      	movlt	r3, #0
 8007246:	441e      	add	r6, r3
 8007248:	e02c      	b.n	80072a4 <_vfprintf_r+0x64c>
 800724a:	f04f 0900 	mov.w	r9, #0
 800724e:	f10d 0af4 	add.w	sl, sp, #244	@ 0xf4
 8007252:	e782      	b.n	800715a <_vfprintf_r+0x502>
 8007254:	4681      	mov	r9, r0
 8007256:	e780      	b.n	800715a <_vfprintf_r+0x502>
 8007258:	2506      	movs	r5, #6
 800725a:	e77e      	b.n	800715a <_vfprintf_r+0x502>
 800725c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007260:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8007264:	2300      	movs	r3, #0
 8007266:	e785      	b.n	8007174 <_vfprintf_r+0x51c>
 8007268:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 800726a:	e7a9      	b.n	80071c0 <_vfprintf_r+0x568>
 800726c:	0800b420 	.word	0x0800b420
 8007270:	0800b431 	.word	0x0800b431
 8007274:	40300000 	.word	0x40300000
 8007278:	3fe00000 	.word	0x3fe00000
 800727c:	2030      	movs	r0, #48	@ 0x30
 800727e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007280:	9628      	str	r6, [sp, #160]	@ 0xa0
 8007282:	7bd9      	ldrb	r1, [r3, #15]
 8007284:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8007286:	1e53      	subs	r3, r2, #1
 8007288:	9328      	str	r3, [sp, #160]	@ 0xa0
 800728a:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800728e:	428b      	cmp	r3, r1
 8007290:	f000 814a 	beq.w	8007528 <_vfprintf_r+0x8d0>
 8007294:	2b39      	cmp	r3, #57	@ 0x39
 8007296:	bf0b      	itete	eq
 8007298:	9b14      	ldreq	r3, [sp, #80]	@ 0x50
 800729a:	3301      	addne	r3, #1
 800729c:	7a9b      	ldrbeq	r3, [r3, #10]
 800729e:	b2db      	uxtbne	r3, r3
 80072a0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80072a4:	eba6 030a 	sub.w	r3, r6, sl
 80072a8:	9308      	str	r3, [sp, #32]
 80072aa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80072ac:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 80072ae:	2b47      	cmp	r3, #71	@ 0x47
 80072b0:	f040 8189 	bne.w	80075c6 <_vfprintf_r+0x96e>
 80072b4:	1cf0      	adds	r0, r6, #3
 80072b6:	db02      	blt.n	80072be <_vfprintf_r+0x666>
 80072b8:	42b5      	cmp	r5, r6
 80072ba:	f280 81a7 	bge.w	800760c <_vfprintf_r+0x9b4>
 80072be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072c0:	3b02      	subs	r3, #2
 80072c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80072c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072c6:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 80072ca:	f021 0120 	bic.w	r1, r1, #32
 80072ce:	2941      	cmp	r1, #65	@ 0x41
 80072d0:	bf08      	it	eq
 80072d2:	320f      	addeq	r2, #15
 80072d4:	f106 33ff 	add.w	r3, r6, #4294967295
 80072d8:	bf06      	itte	eq
 80072da:	b2d2      	uxtbeq	r2, r2
 80072dc:	2101      	moveq	r1, #1
 80072de:	2100      	movne	r1, #0
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f88d 2098 	strb.w	r2, [sp, #152]	@ 0x98
 80072e6:	bfb4      	ite	lt
 80072e8:	222d      	movlt	r2, #45	@ 0x2d
 80072ea:	222b      	movge	r2, #43	@ 0x2b
 80072ec:	9324      	str	r3, [sp, #144]	@ 0x90
 80072ee:	bfb8      	it	lt
 80072f0:	f1c6 0301 	rsblt	r3, r6, #1
 80072f4:	2b09      	cmp	r3, #9
 80072f6:	f88d 2099 	strb.w	r2, [sp, #153]	@ 0x99
 80072fa:	f340 817a 	ble.w	80075f2 <_vfprintf_r+0x99a>
 80072fe:	260a      	movs	r6, #10
 8007300:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8007304:	fbb3 f5f6 	udiv	r5, r3, r6
 8007308:	4602      	mov	r2, r0
 800730a:	fb06 3115 	mls	r1, r6, r5, r3
 800730e:	3130      	adds	r1, #48	@ 0x30
 8007310:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007314:	4619      	mov	r1, r3
 8007316:	2963      	cmp	r1, #99	@ 0x63
 8007318:	462b      	mov	r3, r5
 800731a:	f100 30ff 	add.w	r0, r0, #4294967295
 800731e:	dcf1      	bgt.n	8007304 <_vfprintf_r+0x6ac>
 8007320:	3330      	adds	r3, #48	@ 0x30
 8007322:	1e91      	subs	r1, r2, #2
 8007324:	f800 3c01 	strb.w	r3, [r0, #-1]
 8007328:	460b      	mov	r3, r1
 800732a:	f10d 0599 	add.w	r5, sp, #153	@ 0x99
 800732e:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8007332:	4283      	cmp	r3, r0
 8007334:	f0c0 8158 	bcc.w	80075e8 <_vfprintf_r+0x990>
 8007338:	f10d 03a9 	add.w	r3, sp, #169	@ 0xa9
 800733c:	1a9b      	subs	r3, r3, r2
 800733e:	4281      	cmp	r1, r0
 8007340:	bf88      	it	hi
 8007342:	2300      	movhi	r3, #0
 8007344:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8007348:	441a      	add	r2, r3
 800734a:	ab26      	add	r3, sp, #152	@ 0x98
 800734c:	1ad3      	subs	r3, r2, r3
 800734e:	9a08      	ldr	r2, [sp, #32]
 8007350:	931c      	str	r3, [sp, #112]	@ 0x70
 8007352:	2a01      	cmp	r2, #1
 8007354:	eb03 0502 	add.w	r5, r3, r2
 8007358:	dc02      	bgt.n	8007360 <_vfprintf_r+0x708>
 800735a:	f01b 0f01 	tst.w	fp, #1
 800735e:	d001      	beq.n	8007364 <_vfprintf_r+0x70c>
 8007360:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007362:	441d      	add	r5, r3
 8007364:	2700      	movs	r7, #0
 8007366:	463e      	mov	r6, r7
 8007368:	f42b 6380 	bic.w	r3, fp, #1024	@ 0x400
 800736c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007370:	9315      	str	r3, [sp, #84]	@ 0x54
 8007372:	970c      	str	r7, [sp, #48]	@ 0x30
 8007374:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007376:	2b00      	cmp	r3, #0
 8007378:	f040 818f 	bne.w	800769a <_vfprintf_r+0xa42>
 800737c:	2300      	movs	r3, #0
 800737e:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 8007382:	9314      	str	r3, [sp, #80]	@ 0x50
 8007384:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007386:	42ab      	cmp	r3, r5
 8007388:	bfb8      	it	lt
 800738a:	462b      	movlt	r3, r5
 800738c:	9315      	str	r3, [sp, #84]	@ 0x54
 800738e:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8007392:	b113      	cbz	r3, 800739a <_vfprintf_r+0x742>
 8007394:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007396:	3301      	adds	r3, #1
 8007398:	9315      	str	r3, [sp, #84]	@ 0x54
 800739a:	f01b 0302 	ands.w	r3, fp, #2
 800739e:	9320      	str	r3, [sp, #128]	@ 0x80
 80073a0:	bf1e      	ittt	ne
 80073a2:	9b15      	ldrne	r3, [sp, #84]	@ 0x54
 80073a4:	3302      	addne	r3, #2
 80073a6:	9315      	strne	r3, [sp, #84]	@ 0x54
 80073a8:	f01b 0384 	ands.w	r3, fp, #132	@ 0x84
 80073ac:	9321      	str	r3, [sp, #132]	@ 0x84
 80073ae:	d121      	bne.n	80073f4 <_vfprintf_r+0x79c>
 80073b0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80073b2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80073b4:	1a9b      	subs	r3, r3, r2
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	9317      	str	r3, [sp, #92]	@ 0x5c
 80073ba:	dd1b      	ble.n	80073f4 <_vfprintf_r+0x79c>
 80073bc:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 80073c0:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80073c2:	3201      	adds	r2, #1
 80073c4:	2810      	cmp	r0, #16
 80073c6:	489e      	ldr	r0, [pc, #632]	@ (8007640 <_vfprintf_r+0x9e8>)
 80073c8:	f104 0108 	add.w	r1, r4, #8
 80073cc:	6020      	str	r0, [r4, #0]
 80073ce:	f300 8299 	bgt.w	8007904 <_vfprintf_r+0xcac>
 80073d2:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80073d4:	2a07      	cmp	r2, #7
 80073d6:	4403      	add	r3, r0
 80073d8:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80073dc:	6060      	str	r0, [r4, #4]
 80073de:	f340 82a6 	ble.w	800792e <_vfprintf_r+0xcd6>
 80073e2:	4641      	mov	r1, r8
 80073e4:	9807      	ldr	r0, [sp, #28]
 80073e6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80073e8:	f000 fe82 	bl	80080f0 <__sprint_r>
 80073ec:	2800      	cmp	r0, #0
 80073ee:	f040 85d7 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 80073f2:	ac2d      	add	r4, sp, #180	@ 0xb4
 80073f4:	f89d 208b 	ldrb.w	r2, [sp, #139]	@ 0x8b
 80073f8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80073fa:	b16a      	cbz	r2, 8007418 <_vfprintf_r+0x7c0>
 80073fc:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8007400:	6022      	str	r2, [r4, #0]
 8007402:	2201      	movs	r2, #1
 8007404:	4413      	add	r3, r2
 8007406:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007408:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800740a:	6062      	str	r2, [r4, #4]
 800740c:	4413      	add	r3, r2
 800740e:	2b07      	cmp	r3, #7
 8007410:	932b      	str	r3, [sp, #172]	@ 0xac
 8007412:	f300 828e 	bgt.w	8007932 <_vfprintf_r+0xcda>
 8007416:	3408      	adds	r4, #8
 8007418:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800741a:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800741c:	b162      	cbz	r2, 8007438 <_vfprintf_r+0x7e0>
 800741e:	aa23      	add	r2, sp, #140	@ 0x8c
 8007420:	6022      	str	r2, [r4, #0]
 8007422:	2202      	movs	r2, #2
 8007424:	4413      	add	r3, r2
 8007426:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007428:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800742a:	6062      	str	r2, [r4, #4]
 800742c:	3301      	adds	r3, #1
 800742e:	2b07      	cmp	r3, #7
 8007430:	932b      	str	r3, [sp, #172]	@ 0xac
 8007432:	f300 8288 	bgt.w	8007946 <_vfprintf_r+0xcee>
 8007436:	3408      	adds	r4, #8
 8007438:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800743a:	2b80      	cmp	r3, #128	@ 0x80
 800743c:	d121      	bne.n	8007482 <_vfprintf_r+0x82a>
 800743e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007440:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007442:	1a9b      	subs	r3, r3, r2
 8007444:	2b00      	cmp	r3, #0
 8007446:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007448:	dd1b      	ble.n	8007482 <_vfprintf_r+0x82a>
 800744a:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 800744e:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8007450:	3201      	adds	r2, #1
 8007452:	2810      	cmp	r0, #16
 8007454:	487b      	ldr	r0, [pc, #492]	@ (8007644 <_vfprintf_r+0x9ec>)
 8007456:	f104 0108 	add.w	r1, r4, #8
 800745a:	6020      	str	r0, [r4, #0]
 800745c:	f300 827d 	bgt.w	800795a <_vfprintf_r+0xd02>
 8007460:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8007462:	2a07      	cmp	r2, #7
 8007464:	4403      	add	r3, r0
 8007466:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800746a:	6060      	str	r0, [r4, #4]
 800746c:	f340 828a 	ble.w	8007984 <_vfprintf_r+0xd2c>
 8007470:	4641      	mov	r1, r8
 8007472:	9807      	ldr	r0, [sp, #28]
 8007474:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007476:	f000 fe3b 	bl	80080f0 <__sprint_r>
 800747a:	2800      	cmp	r0, #0
 800747c:	f040 8590 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007480:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007482:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007484:	1b5b      	subs	r3, r3, r5
 8007486:	2b00      	cmp	r3, #0
 8007488:	9314      	str	r3, [sp, #80]	@ 0x50
 800748a:	dd1b      	ble.n	80074c4 <_vfprintf_r+0x86c>
 800748c:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8007490:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8007492:	3201      	adds	r2, #1
 8007494:	2810      	cmp	r0, #16
 8007496:	486b      	ldr	r0, [pc, #428]	@ (8007644 <_vfprintf_r+0x9ec>)
 8007498:	f104 0108 	add.w	r1, r4, #8
 800749c:	6020      	str	r0, [r4, #0]
 800749e:	f300 8273 	bgt.w	8007988 <_vfprintf_r+0xd30>
 80074a2:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80074a4:	2a07      	cmp	r2, #7
 80074a6:	4403      	add	r3, r0
 80074a8:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80074ac:	6060      	str	r0, [r4, #4]
 80074ae:	f340 8280 	ble.w	80079b2 <_vfprintf_r+0xd5a>
 80074b2:	4641      	mov	r1, r8
 80074b4:	9807      	ldr	r0, [sp, #28]
 80074b6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80074b8:	f000 fe1a 	bl	80080f0 <__sprint_r>
 80074bc:	2800      	cmp	r0, #0
 80074be:	f040 856f 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 80074c2:	ac2d      	add	r4, sp, #180	@ 0xb4
 80074c4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80074c6:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 80074ca:	9314      	str	r3, [sp, #80]	@ 0x50
 80074cc:	f040 8278 	bne.w	80079c0 <_vfprintf_r+0xd68>
 80074d0:	e9c4 a500 	strd	sl, r5, [r4]
 80074d4:	441d      	add	r5, r3
 80074d6:	952c      	str	r5, [sp, #176]	@ 0xb0
 80074d8:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80074da:	3301      	adds	r3, #1
 80074dc:	2b07      	cmp	r3, #7
 80074de:	932b      	str	r3, [sp, #172]	@ 0xac
 80074e0:	f300 82b4 	bgt.w	8007a4c <_vfprintf_r+0xdf4>
 80074e4:	3408      	adds	r4, #8
 80074e6:	f01b 0f04 	tst.w	fp, #4
 80074ea:	f040 853b 	bne.w	8007f64 <_vfprintf_r+0x130c>
 80074ee:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
 80074f2:	9915      	ldr	r1, [sp, #84]	@ 0x54
 80074f4:	428a      	cmp	r2, r1
 80074f6:	bfac      	ite	ge
 80074f8:	189b      	addge	r3, r3, r2
 80074fa:	185b      	addlt	r3, r3, r1
 80074fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80074fe:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007500:	b13b      	cbz	r3, 8007512 <_vfprintf_r+0x8ba>
 8007502:	4641      	mov	r1, r8
 8007504:	9807      	ldr	r0, [sp, #28]
 8007506:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007508:	f000 fdf2 	bl	80080f0 <__sprint_r>
 800750c:	2800      	cmp	r0, #0
 800750e:	f040 8547 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007512:	2300      	movs	r3, #0
 8007514:	932b      	str	r3, [sp, #172]	@ 0xac
 8007516:	f1b9 0f00 	cmp.w	r9, #0
 800751a:	f040 855d 	bne.w	8007fd8 <_vfprintf_r+0x1380>
 800751e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007520:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007522:	f8dd a040 	ldr.w	sl, [sp, #64]	@ 0x40
 8007526:	e416      	b.n	8006d56 <_vfprintf_r+0xfe>
 8007528:	f802 0c01 	strb.w	r0, [r2, #-1]
 800752c:	e6aa      	b.n	8007284 <_vfprintf_r+0x62c>
 800752e:	f803 0b01 	strb.w	r0, [r3], #1
 8007532:	e680      	b.n	8007236 <_vfprintf_r+0x5de>
 8007534:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007536:	2b46      	cmp	r3, #70	@ 0x46
 8007538:	d004      	beq.n	8007544 <_vfprintf_r+0x8ec>
 800753a:	2b45      	cmp	r3, #69	@ 0x45
 800753c:	d11c      	bne.n	8007578 <_vfprintf_r+0x920>
 800753e:	1c6e      	adds	r6, r5, #1
 8007540:	2302      	movs	r3, #2
 8007542:	e001      	b.n	8007548 <_vfprintf_r+0x8f0>
 8007544:	462e      	mov	r6, r5
 8007546:	2303      	movs	r3, #3
 8007548:	aa28      	add	r2, sp, #160	@ 0xa0
 800754a:	9204      	str	r2, [sp, #16]
 800754c:	aa25      	add	r2, sp, #148	@ 0x94
 800754e:	9203      	str	r2, [sp, #12]
 8007550:	aa24      	add	r2, sp, #144	@ 0x90
 8007552:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007556:	9300      	str	r3, [sp, #0]
 8007558:	9807      	ldr	r0, [sp, #28]
 800755a:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 800755e:	f002 f803 	bl	8009568 <_dtoa_r>
 8007562:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007564:	4682      	mov	sl, r0
 8007566:	2b47      	cmp	r3, #71	@ 0x47
 8007568:	d119      	bne.n	800759e <_vfprintf_r+0x946>
 800756a:	f01b 0f01 	tst.w	fp, #1
 800756e:	d105      	bne.n	800757c <_vfprintf_r+0x924>
 8007570:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8007572:	eba3 030a 	sub.w	r3, r3, sl
 8007576:	e697      	b.n	80072a8 <_vfprintf_r+0x650>
 8007578:	462e      	mov	r6, r5
 800757a:	e7e1      	b.n	8007540 <_vfprintf_r+0x8e8>
 800757c:	1987      	adds	r7, r0, r6
 800757e:	2200      	movs	r2, #0
 8007580:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8007584:	2300      	movs	r3, #0
 8007586:	f7f9 fa0f 	bl	80009a8 <__aeabi_dcmpeq>
 800758a:	b100      	cbz	r0, 800758e <_vfprintf_r+0x936>
 800758c:	9728      	str	r7, [sp, #160]	@ 0xa0
 800758e:	2230      	movs	r2, #48	@ 0x30
 8007590:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8007592:	429f      	cmp	r7, r3
 8007594:	d9ec      	bls.n	8007570 <_vfprintf_r+0x918>
 8007596:	1c59      	adds	r1, r3, #1
 8007598:	9128      	str	r1, [sp, #160]	@ 0xa0
 800759a:	701a      	strb	r2, [r3, #0]
 800759c:	e7f8      	b.n	8007590 <_vfprintf_r+0x938>
 800759e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075a0:	1987      	adds	r7, r0, r6
 80075a2:	2b46      	cmp	r3, #70	@ 0x46
 80075a4:	d1eb      	bne.n	800757e <_vfprintf_r+0x926>
 80075a6:	7803      	ldrb	r3, [r0, #0]
 80075a8:	2b30      	cmp	r3, #48	@ 0x30
 80075aa:	d109      	bne.n	80075c0 <_vfprintf_r+0x968>
 80075ac:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 80075b0:	2200      	movs	r2, #0
 80075b2:	2300      	movs	r3, #0
 80075b4:	f7f9 f9f8 	bl	80009a8 <__aeabi_dcmpeq>
 80075b8:	b910      	cbnz	r0, 80075c0 <_vfprintf_r+0x968>
 80075ba:	f1c6 0601 	rsb	r6, r6, #1
 80075be:	9624      	str	r6, [sp, #144]	@ 0x90
 80075c0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80075c2:	441f      	add	r7, r3
 80075c4:	e7db      	b.n	800757e <_vfprintf_r+0x926>
 80075c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075c8:	2b46      	cmp	r3, #70	@ 0x46
 80075ca:	f47f ae7b 	bne.w	80072c4 <_vfprintf_r+0x66c>
 80075ce:	f00b 0301 	and.w	r3, fp, #1
 80075d2:	2e00      	cmp	r6, #0
 80075d4:	ea43 0305 	orr.w	r3, r3, r5
 80075d8:	dd25      	ble.n	8007626 <_vfprintf_r+0x9ce>
 80075da:	b37b      	cbz	r3, 800763c <_vfprintf_r+0x9e4>
 80075dc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80075de:	18f3      	adds	r3, r6, r3
 80075e0:	441d      	add	r5, r3
 80075e2:	2366      	movs	r3, #102	@ 0x66
 80075e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80075e6:	e032      	b.n	800764e <_vfprintf_r+0x9f6>
 80075e8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80075ec:	f805 6f01 	strb.w	r6, [r5, #1]!
 80075f0:	e69f      	b.n	8007332 <_vfprintf_r+0x6da>
 80075f2:	b941      	cbnz	r1, 8007606 <_vfprintf_r+0x9ae>
 80075f4:	2230      	movs	r2, #48	@ 0x30
 80075f6:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
 80075fa:	f10d 029b 	add.w	r2, sp, #155	@ 0x9b
 80075fe:	3330      	adds	r3, #48	@ 0x30
 8007600:	f802 3b01 	strb.w	r3, [r2], #1
 8007604:	e6a1      	b.n	800734a <_vfprintf_r+0x6f2>
 8007606:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 800760a:	e7f8      	b.n	80075fe <_vfprintf_r+0x9a6>
 800760c:	9b08      	ldr	r3, [sp, #32]
 800760e:	42b3      	cmp	r3, r6
 8007610:	dd0d      	ble.n	800762e <_vfprintf_r+0x9d6>
 8007612:	9b08      	ldr	r3, [sp, #32]
 8007614:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007616:	2e00      	cmp	r6, #0
 8007618:	eb03 0502 	add.w	r5, r3, r2
 800761c:	dc0c      	bgt.n	8007638 <_vfprintf_r+0x9e0>
 800761e:	f1c6 0301 	rsb	r3, r6, #1
 8007622:	441d      	add	r5, r3
 8007624:	e008      	b.n	8007638 <_vfprintf_r+0x9e0>
 8007626:	b17b      	cbz	r3, 8007648 <_vfprintf_r+0x9f0>
 8007628:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800762a:	3301      	adds	r3, #1
 800762c:	e7d8      	b.n	80075e0 <_vfprintf_r+0x988>
 800762e:	f01b 0f01 	tst.w	fp, #1
 8007632:	d01f      	beq.n	8007674 <_vfprintf_r+0xa1c>
 8007634:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007636:	18f5      	adds	r5, r6, r3
 8007638:	2367      	movs	r3, #103	@ 0x67
 800763a:	e7d3      	b.n	80075e4 <_vfprintf_r+0x98c>
 800763c:	4635      	mov	r5, r6
 800763e:	e7d0      	b.n	80075e2 <_vfprintf_r+0x98a>
 8007640:	0800b474 	.word	0x0800b474
 8007644:	0800b464 	.word	0x0800b464
 8007648:	2366      	movs	r3, #102	@ 0x66
 800764a:	2501      	movs	r5, #1
 800764c:	930a      	str	r3, [sp, #40]	@ 0x28
 800764e:	f41b 6380 	ands.w	r3, fp, #1024	@ 0x400
 8007652:	930c      	str	r3, [sp, #48]	@ 0x30
 8007654:	d01f      	beq.n	8007696 <_vfprintf_r+0xa3e>
 8007656:	2700      	movs	r7, #0
 8007658:	2e00      	cmp	r6, #0
 800765a:	970c      	str	r7, [sp, #48]	@ 0x30
 800765c:	f77f ae8a 	ble.w	8007374 <_vfprintf_r+0x71c>
 8007660:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	2bff      	cmp	r3, #255	@ 0xff
 8007666:	d107      	bne.n	8007678 <_vfprintf_r+0xa20>
 8007668:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800766a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800766c:	443b      	add	r3, r7
 800766e:	fb02 5503 	mla	r5, r2, r3, r5
 8007672:	e67f      	b.n	8007374 <_vfprintf_r+0x71c>
 8007674:	4635      	mov	r5, r6
 8007676:	e7df      	b.n	8007638 <_vfprintf_r+0x9e0>
 8007678:	42b3      	cmp	r3, r6
 800767a:	daf5      	bge.n	8007668 <_vfprintf_r+0xa10>
 800767c:	1af6      	subs	r6, r6, r3
 800767e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007680:	785b      	ldrb	r3, [r3, #1]
 8007682:	b133      	cbz	r3, 8007692 <_vfprintf_r+0xa3a>
 8007684:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007686:	3301      	adds	r3, #1
 8007688:	930c      	str	r3, [sp, #48]	@ 0x30
 800768a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800768c:	3301      	adds	r3, #1
 800768e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007690:	e7e6      	b.n	8007660 <_vfprintf_r+0xa08>
 8007692:	3701      	adds	r7, #1
 8007694:	e7e4      	b.n	8007660 <_vfprintf_r+0xa08>
 8007696:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8007698:	e66c      	b.n	8007374 <_vfprintf_r+0x71c>
 800769a:	232d      	movs	r3, #45	@ 0x2d
 800769c:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80076a0:	e66c      	b.n	800737c <_vfprintf_r+0x724>
 80076a2:	f01b 0f20 	tst.w	fp, #32
 80076a6:	d007      	beq.n	80076b8 <_vfprintf_r+0xa60>
 80076a8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80076aa:	6833      	ldr	r3, [r6, #0]
 80076ac:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80076ae:	17d2      	asrs	r2, r2, #31
 80076b0:	e9c3 1200 	strd	r1, r2, [r3]
 80076b4:	3604      	adds	r6, #4
 80076b6:	e734      	b.n	8007522 <_vfprintf_r+0x8ca>
 80076b8:	f01b 0f10 	tst.w	fp, #16
 80076bc:	d003      	beq.n	80076c6 <_vfprintf_r+0xa6e>
 80076be:	6833      	ldr	r3, [r6, #0]
 80076c0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80076c2:	601a      	str	r2, [r3, #0]
 80076c4:	e7f6      	b.n	80076b4 <_vfprintf_r+0xa5c>
 80076c6:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 80076ca:	d003      	beq.n	80076d4 <_vfprintf_r+0xa7c>
 80076cc:	6833      	ldr	r3, [r6, #0]
 80076ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80076d0:	801a      	strh	r2, [r3, #0]
 80076d2:	e7ef      	b.n	80076b4 <_vfprintf_r+0xa5c>
 80076d4:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 80076d8:	d0f1      	beq.n	80076be <_vfprintf_r+0xa66>
 80076da:	6833      	ldr	r3, [r6, #0]
 80076dc:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80076de:	701a      	strb	r2, [r3, #0]
 80076e0:	e7e8      	b.n	80076b4 <_vfprintf_r+0xa5c>
 80076e2:	f04b 0b10 	orr.w	fp, fp, #16
 80076e6:	f01b 0320 	ands.w	r3, fp, #32
 80076ea:	d01e      	beq.n	800772a <_vfprintf_r+0xad2>
 80076ec:	3607      	adds	r6, #7
 80076ee:	f026 0307 	bic.w	r3, r6, #7
 80076f2:	461a      	mov	r2, r3
 80076f4:	f852 6b08 	ldr.w	r6, [r2], #8
 80076f8:	685f      	ldr	r7, [r3, #4]
 80076fa:	920b      	str	r2, [sp, #44]	@ 0x2c
 80076fc:	2300      	movs	r3, #0
 80076fe:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8007702:	2200      	movs	r2, #0
 8007704:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8007708:	1c6a      	adds	r2, r5, #1
 800770a:	f000 847a 	beq.w	8008002 <_vfprintf_r+0x13aa>
 800770e:	f02b 0280 	bic.w	r2, fp, #128	@ 0x80
 8007712:	920c      	str	r2, [sp, #48]	@ 0x30
 8007714:	ea56 0207 	orrs.w	r2, r6, r7
 8007718:	f040 8479 	bne.w	800800e <_vfprintf_r+0x13b6>
 800771c:	2d00      	cmp	r5, #0
 800771e:	f000 80dc 	beq.w	80078da <_vfprintf_r+0xc82>
 8007722:	2b01      	cmp	r3, #1
 8007724:	f040 8476 	bne.w	8008014 <_vfprintf_r+0x13bc>
 8007728:	e081      	b.n	800782e <_vfprintf_r+0xbd6>
 800772a:	4632      	mov	r2, r6
 800772c:	f852 6b04 	ldr.w	r6, [r2], #4
 8007730:	f01b 0710 	ands.w	r7, fp, #16
 8007734:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007736:	d001      	beq.n	800773c <_vfprintf_r+0xae4>
 8007738:	461f      	mov	r7, r3
 800773a:	e7df      	b.n	80076fc <_vfprintf_r+0xaa4>
 800773c:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8007740:	d001      	beq.n	8007746 <_vfprintf_r+0xaee>
 8007742:	b2b6      	uxth	r6, r6
 8007744:	e7da      	b.n	80076fc <_vfprintf_r+0xaa4>
 8007746:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 800774a:	d0d7      	beq.n	80076fc <_vfprintf_r+0xaa4>
 800774c:	b2f6      	uxtb	r6, r6
 800774e:	e7f3      	b.n	8007738 <_vfprintf_r+0xae0>
 8007750:	4633      	mov	r3, r6
 8007752:	f853 6b04 	ldr.w	r6, [r3], #4
 8007756:	2278      	movs	r2, #120	@ 0x78
 8007758:	930b      	str	r3, [sp, #44]	@ 0x2c
 800775a:	f647 0330 	movw	r3, #30768	@ 0x7830
 800775e:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 8007762:	4b95      	ldr	r3, [pc, #596]	@ (80079b8 <_vfprintf_r+0xd60>)
 8007764:	2700      	movs	r7, #0
 8007766:	931d      	str	r3, [sp, #116]	@ 0x74
 8007768:	f04b 0b02 	orr.w	fp, fp, #2
 800776c:	2302      	movs	r3, #2
 800776e:	920a      	str	r2, [sp, #40]	@ 0x28
 8007770:	e7c7      	b.n	8007702 <_vfprintf_r+0xaaa>
 8007772:	4633      	mov	r3, r6
 8007774:	2600      	movs	r6, #0
 8007776:	f853 ab04 	ldr.w	sl, [r3], #4
 800777a:	1c69      	adds	r1, r5, #1
 800777c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800777e:	f88d 608b 	strb.w	r6, [sp, #139]	@ 0x8b
 8007782:	d00f      	beq.n	80077a4 <_vfprintf_r+0xb4c>
 8007784:	462a      	mov	r2, r5
 8007786:	4631      	mov	r1, r6
 8007788:	4650      	mov	r0, sl
 800778a:	f001 fdd5 	bl	8009338 <memchr>
 800778e:	4681      	mov	r9, r0
 8007790:	2800      	cmp	r0, #0
 8007792:	f43f ac84 	beq.w	800709e <_vfprintf_r+0x446>
 8007796:	46b1      	mov	r9, r6
 8007798:	4637      	mov	r7, r6
 800779a:	eba0 050a 	sub.w	r5, r0, sl
 800779e:	9614      	str	r6, [sp, #80]	@ 0x50
 80077a0:	960c      	str	r6, [sp, #48]	@ 0x30
 80077a2:	e5ef      	b.n	8007384 <_vfprintf_r+0x72c>
 80077a4:	4650      	mov	r0, sl
 80077a6:	f7f8 fcd3 	bl	8000150 <strlen>
 80077aa:	46b1      	mov	r9, r6
 80077ac:	4605      	mov	r5, r0
 80077ae:	e476      	b.n	800709e <_vfprintf_r+0x446>
 80077b0:	f04b 0b10 	orr.w	fp, fp, #16
 80077b4:	f01b 0320 	ands.w	r3, fp, #32
 80077b8:	d009      	beq.n	80077ce <_vfprintf_r+0xb76>
 80077ba:	3607      	adds	r6, #7
 80077bc:	f026 0307 	bic.w	r3, r6, #7
 80077c0:	461a      	mov	r2, r3
 80077c2:	f852 6b08 	ldr.w	r6, [r2], #8
 80077c6:	685f      	ldr	r7, [r3, #4]
 80077c8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80077ca:	2301      	movs	r3, #1
 80077cc:	e799      	b.n	8007702 <_vfprintf_r+0xaaa>
 80077ce:	4632      	mov	r2, r6
 80077d0:	f852 6b04 	ldr.w	r6, [r2], #4
 80077d4:	f01b 0710 	ands.w	r7, fp, #16
 80077d8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80077da:	d001      	beq.n	80077e0 <_vfprintf_r+0xb88>
 80077dc:	461f      	mov	r7, r3
 80077de:	e7f4      	b.n	80077ca <_vfprintf_r+0xb72>
 80077e0:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 80077e4:	d001      	beq.n	80077ea <_vfprintf_r+0xb92>
 80077e6:	b2b6      	uxth	r6, r6
 80077e8:	e7ef      	b.n	80077ca <_vfprintf_r+0xb72>
 80077ea:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 80077ee:	d0ec      	beq.n	80077ca <_vfprintf_r+0xb72>
 80077f0:	b2f6      	uxtb	r6, r6
 80077f2:	e7f3      	b.n	80077dc <_vfprintf_r+0xb84>
 80077f4:	4b71      	ldr	r3, [pc, #452]	@ (80079bc <_vfprintf_r+0xd64>)
 80077f6:	f7ff bb43 	b.w	8006e80 <_vfprintf_r+0x228>
 80077fa:	4632      	mov	r2, r6
 80077fc:	f852 6b04 	ldr.w	r6, [r2], #4
 8007800:	f01b 0710 	ands.w	r7, fp, #16
 8007804:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007806:	d002      	beq.n	800780e <_vfprintf_r+0xbb6>
 8007808:	461f      	mov	r7, r3
 800780a:	f7ff bb46 	b.w	8006e9a <_vfprintf_r+0x242>
 800780e:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8007812:	d002      	beq.n	800781a <_vfprintf_r+0xbc2>
 8007814:	b2b6      	uxth	r6, r6
 8007816:	f7ff bb40 	b.w	8006e9a <_vfprintf_r+0x242>
 800781a:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 800781e:	f43f ab3c 	beq.w	8006e9a <_vfprintf_r+0x242>
 8007822:	b2f6      	uxtb	r6, r6
 8007824:	e7f0      	b.n	8007808 <_vfprintf_r+0xbb0>
 8007826:	2e0a      	cmp	r6, #10
 8007828:	f177 0300 	sbcs.w	r3, r7, #0
 800782c:	d207      	bcs.n	800783e <_vfprintf_r+0xbe6>
 800782e:	3630      	adds	r6, #48	@ 0x30
 8007830:	b2f6      	uxtb	r6, r6
 8007832:	f88d 6157 	strb.w	r6, [sp, #343]	@ 0x157
 8007836:	f20d 1a57 	addw	sl, sp, #343	@ 0x157
 800783a:	f000 bc07 	b.w	800804c <_vfprintf_r+0x13f4>
 800783e:	2300      	movs	r3, #0
 8007840:	9308      	str	r3, [sp, #32]
 8007842:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007844:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 8007848:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800784c:	9314      	str	r3, [sp, #80]	@ 0x50
 800784e:	220a      	movs	r2, #10
 8007850:	2300      	movs	r3, #0
 8007852:	4630      	mov	r0, r6
 8007854:	4639      	mov	r1, r7
 8007856:	f7f9 f967 	bl	8000b28 <__aeabi_uldivmod>
 800785a:	3230      	adds	r2, #48	@ 0x30
 800785c:	f809 2c01 	strb.w	r2, [r9, #-1]
 8007860:	9a08      	ldr	r2, [sp, #32]
 8007862:	4683      	mov	fp, r0
 8007864:	3201      	adds	r2, #1
 8007866:	9208      	str	r2, [sp, #32]
 8007868:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800786a:	460b      	mov	r3, r1
 800786c:	f109 3aff 	add.w	sl, r9, #4294967295
 8007870:	b1e2      	cbz	r2, 80078ac <_vfprintf_r+0xc54>
 8007872:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007874:	9908      	ldr	r1, [sp, #32]
 8007876:	7812      	ldrb	r2, [r2, #0]
 8007878:	4291      	cmp	r1, r2
 800787a:	d117      	bne.n	80078ac <_vfprintf_r+0xc54>
 800787c:	29ff      	cmp	r1, #255	@ 0xff
 800787e:	d015      	beq.n	80078ac <_vfprintf_r+0xc54>
 8007880:	2e0a      	cmp	r6, #10
 8007882:	f177 0200 	sbcs.w	r2, r7, #0
 8007886:	d311      	bcc.n	80078ac <_vfprintf_r+0xc54>
 8007888:	9308      	str	r3, [sp, #32]
 800788a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800788c:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800788e:	ebaa 0a03 	sub.w	sl, sl, r3
 8007892:	461a      	mov	r2, r3
 8007894:	4650      	mov	r0, sl
 8007896:	f001 fcfb 	bl	8009290 <strncpy>
 800789a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800789c:	785a      	ldrb	r2, [r3, #1]
 800789e:	9b08      	ldr	r3, [sp, #32]
 80078a0:	b11a      	cbz	r2, 80078aa <_vfprintf_r+0xc52>
 80078a2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80078a4:	3201      	adds	r2, #1
 80078a6:	920d      	str	r2, [sp, #52]	@ 0x34
 80078a8:	2200      	movs	r2, #0
 80078aa:	9208      	str	r2, [sp, #32]
 80078ac:	2e0a      	cmp	r6, #10
 80078ae:	f177 0700 	sbcs.w	r7, r7, #0
 80078b2:	f0c0 83cb 	bcc.w	800804c <_vfprintf_r+0x13f4>
 80078b6:	465e      	mov	r6, fp
 80078b8:	461f      	mov	r7, r3
 80078ba:	46d1      	mov	r9, sl
 80078bc:	e7c7      	b.n	800784e <_vfprintf_r+0xbf6>
 80078be:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80078c0:	f006 030f 	and.w	r3, r6, #15
 80078c4:	5cd3      	ldrb	r3, [r2, r3]
 80078c6:	0936      	lsrs	r6, r6, #4
 80078c8:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 80078cc:	093f      	lsrs	r7, r7, #4
 80078ce:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 80078d2:	ea56 0307 	orrs.w	r3, r6, r7
 80078d6:	d1f2      	bne.n	80078be <_vfprintf_r+0xc66>
 80078d8:	e3b8      	b.n	800804c <_vfprintf_r+0x13f4>
 80078da:	b923      	cbnz	r3, 80078e6 <_vfprintf_r+0xc8e>
 80078dc:	f01b 0f01 	tst.w	fp, #1
 80078e0:	d001      	beq.n	80078e6 <_vfprintf_r+0xc8e>
 80078e2:	2630      	movs	r6, #48	@ 0x30
 80078e4:	e7a5      	b.n	8007832 <_vfprintf_r+0xbda>
 80078e6:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 80078ea:	e3af      	b.n	800804c <_vfprintf_r+0x13f4>
 80078ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f000 8378 	beq.w	8007fe4 <_vfprintf_r+0x138c>
 80078f4:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 80078f8:	2300      	movs	r3, #0
 80078fa:	960b      	str	r6, [sp, #44]	@ 0x2c
 80078fc:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007900:	f7ff bb60 	b.w	8006fc4 <_vfprintf_r+0x36c>
 8007904:	2010      	movs	r0, #16
 8007906:	2a07      	cmp	r2, #7
 8007908:	4403      	add	r3, r0
 800790a:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800790e:	6060      	str	r0, [r4, #4]
 8007910:	dd08      	ble.n	8007924 <_vfprintf_r+0xccc>
 8007912:	4641      	mov	r1, r8
 8007914:	9807      	ldr	r0, [sp, #28]
 8007916:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007918:	f000 fbea 	bl	80080f0 <__sprint_r>
 800791c:	2800      	cmp	r0, #0
 800791e:	f040 833f 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007922:	a92d      	add	r1, sp, #180	@ 0xb4
 8007924:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007926:	460c      	mov	r4, r1
 8007928:	3b10      	subs	r3, #16
 800792a:	9317      	str	r3, [sp, #92]	@ 0x5c
 800792c:	e546      	b.n	80073bc <_vfprintf_r+0x764>
 800792e:	460c      	mov	r4, r1
 8007930:	e560      	b.n	80073f4 <_vfprintf_r+0x79c>
 8007932:	4641      	mov	r1, r8
 8007934:	9807      	ldr	r0, [sp, #28]
 8007936:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007938:	f000 fbda 	bl	80080f0 <__sprint_r>
 800793c:	2800      	cmp	r0, #0
 800793e:	f040 832f 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007942:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007944:	e568      	b.n	8007418 <_vfprintf_r+0x7c0>
 8007946:	4641      	mov	r1, r8
 8007948:	9807      	ldr	r0, [sp, #28]
 800794a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800794c:	f000 fbd0 	bl	80080f0 <__sprint_r>
 8007950:	2800      	cmp	r0, #0
 8007952:	f040 8325 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007956:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007958:	e56e      	b.n	8007438 <_vfprintf_r+0x7e0>
 800795a:	2010      	movs	r0, #16
 800795c:	2a07      	cmp	r2, #7
 800795e:	4403      	add	r3, r0
 8007960:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007964:	6060      	str	r0, [r4, #4]
 8007966:	dd08      	ble.n	800797a <_vfprintf_r+0xd22>
 8007968:	4641      	mov	r1, r8
 800796a:	9807      	ldr	r0, [sp, #28]
 800796c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800796e:	f000 fbbf 	bl	80080f0 <__sprint_r>
 8007972:	2800      	cmp	r0, #0
 8007974:	f040 8314 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007978:	a92d      	add	r1, sp, #180	@ 0xb4
 800797a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800797c:	460c      	mov	r4, r1
 800797e:	3b10      	subs	r3, #16
 8007980:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007982:	e562      	b.n	800744a <_vfprintf_r+0x7f2>
 8007984:	460c      	mov	r4, r1
 8007986:	e57c      	b.n	8007482 <_vfprintf_r+0x82a>
 8007988:	2010      	movs	r0, #16
 800798a:	2a07      	cmp	r2, #7
 800798c:	4403      	add	r3, r0
 800798e:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007992:	6060      	str	r0, [r4, #4]
 8007994:	dd08      	ble.n	80079a8 <_vfprintf_r+0xd50>
 8007996:	4641      	mov	r1, r8
 8007998:	9807      	ldr	r0, [sp, #28]
 800799a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800799c:	f000 fba8 	bl	80080f0 <__sprint_r>
 80079a0:	2800      	cmp	r0, #0
 80079a2:	f040 82fd 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 80079a6:	a92d      	add	r1, sp, #180	@ 0xb4
 80079a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80079aa:	460c      	mov	r4, r1
 80079ac:	3b10      	subs	r3, #16
 80079ae:	9314      	str	r3, [sp, #80]	@ 0x50
 80079b0:	e56c      	b.n	800748c <_vfprintf_r+0x834>
 80079b2:	460c      	mov	r4, r1
 80079b4:	e586      	b.n	80074c4 <_vfprintf_r+0x86c>
 80079b6:	bf00      	nop
 80079b8:	0800b420 	.word	0x0800b420
 80079bc:	0800b431 	.word	0x0800b431
 80079c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079c2:	2b65      	cmp	r3, #101	@ 0x65
 80079c4:	f340 8232 	ble.w	8007e2c <_vfprintf_r+0x11d4>
 80079c8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80079cc:	2200      	movs	r2, #0
 80079ce:	2300      	movs	r3, #0
 80079d0:	f7f8 ffea 	bl	80009a8 <__aeabi_dcmpeq>
 80079d4:	2800      	cmp	r0, #0
 80079d6:	d069      	beq.n	8007aac <_vfprintf_r+0xe54>
 80079d8:	4b6e      	ldr	r3, [pc, #440]	@ (8007b94 <_vfprintf_r+0xf3c>)
 80079da:	6023      	str	r3, [r4, #0]
 80079dc:	2301      	movs	r3, #1
 80079de:	6063      	str	r3, [r4, #4]
 80079e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80079e2:	3301      	adds	r3, #1
 80079e4:	932c      	str	r3, [sp, #176]	@ 0xb0
 80079e6:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80079e8:	3301      	adds	r3, #1
 80079ea:	2b07      	cmp	r3, #7
 80079ec:	932b      	str	r3, [sp, #172]	@ 0xac
 80079ee:	dc37      	bgt.n	8007a60 <_vfprintf_r+0xe08>
 80079f0:	3408      	adds	r4, #8
 80079f2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80079f4:	9a08      	ldr	r2, [sp, #32]
 80079f6:	4293      	cmp	r3, r2
 80079f8:	db03      	blt.n	8007a02 <_vfprintf_r+0xdaa>
 80079fa:	f01b 0f01 	tst.w	fp, #1
 80079fe:	f43f ad72 	beq.w	80074e6 <_vfprintf_r+0x88e>
 8007a02:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007a04:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007a06:	6023      	str	r3, [r4, #0]
 8007a08:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007a0a:	6063      	str	r3, [r4, #4]
 8007a0c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007a0e:	4413      	add	r3, r2
 8007a10:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007a12:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007a14:	3301      	adds	r3, #1
 8007a16:	2b07      	cmp	r3, #7
 8007a18:	932b      	str	r3, [sp, #172]	@ 0xac
 8007a1a:	dc2b      	bgt.n	8007a74 <_vfprintf_r+0xe1c>
 8007a1c:	3408      	adds	r4, #8
 8007a1e:	9b08      	ldr	r3, [sp, #32]
 8007a20:	1e5d      	subs	r5, r3, #1
 8007a22:	2d00      	cmp	r5, #0
 8007a24:	f77f ad5f 	ble.w	80074e6 <_vfprintf_r+0x88e>
 8007a28:	2710      	movs	r7, #16
 8007a2a:	4e5b      	ldr	r6, [pc, #364]	@ (8007b98 <_vfprintf_r+0xf40>)
 8007a2c:	2d10      	cmp	r5, #16
 8007a2e:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8007a32:	f104 0108 	add.w	r1, r4, #8
 8007a36:	f103 0301 	add.w	r3, r3, #1
 8007a3a:	6026      	str	r6, [r4, #0]
 8007a3c:	dc24      	bgt.n	8007a88 <_vfprintf_r+0xe30>
 8007a3e:	6065      	str	r5, [r4, #4]
 8007a40:	2b07      	cmp	r3, #7
 8007a42:	4415      	add	r5, r2
 8007a44:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8007a48:	f340 8289 	ble.w	8007f5e <_vfprintf_r+0x1306>
 8007a4c:	4641      	mov	r1, r8
 8007a4e:	9807      	ldr	r0, [sp, #28]
 8007a50:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007a52:	f000 fb4d 	bl	80080f0 <__sprint_r>
 8007a56:	2800      	cmp	r0, #0
 8007a58:	f040 82a2 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007a5c:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007a5e:	e542      	b.n	80074e6 <_vfprintf_r+0x88e>
 8007a60:	4641      	mov	r1, r8
 8007a62:	9807      	ldr	r0, [sp, #28]
 8007a64:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007a66:	f000 fb43 	bl	80080f0 <__sprint_r>
 8007a6a:	2800      	cmp	r0, #0
 8007a6c:	f040 8298 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007a70:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007a72:	e7be      	b.n	80079f2 <_vfprintf_r+0xd9a>
 8007a74:	4641      	mov	r1, r8
 8007a76:	9807      	ldr	r0, [sp, #28]
 8007a78:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007a7a:	f000 fb39 	bl	80080f0 <__sprint_r>
 8007a7e:	2800      	cmp	r0, #0
 8007a80:	f040 828e 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007a84:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007a86:	e7ca      	b.n	8007a1e <_vfprintf_r+0xdc6>
 8007a88:	3210      	adds	r2, #16
 8007a8a:	2b07      	cmp	r3, #7
 8007a8c:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007a90:	6067      	str	r7, [r4, #4]
 8007a92:	dd08      	ble.n	8007aa6 <_vfprintf_r+0xe4e>
 8007a94:	4641      	mov	r1, r8
 8007a96:	9807      	ldr	r0, [sp, #28]
 8007a98:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007a9a:	f000 fb29 	bl	80080f0 <__sprint_r>
 8007a9e:	2800      	cmp	r0, #0
 8007aa0:	f040 827e 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007aa4:	a92d      	add	r1, sp, #180	@ 0xb4
 8007aa6:	460c      	mov	r4, r1
 8007aa8:	3d10      	subs	r5, #16
 8007aaa:	e7bf      	b.n	8007a2c <_vfprintf_r+0xdd4>
 8007aac:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	dc74      	bgt.n	8007b9c <_vfprintf_r+0xf44>
 8007ab2:	4b38      	ldr	r3, [pc, #224]	@ (8007b94 <_vfprintf_r+0xf3c>)
 8007ab4:	6023      	str	r3, [r4, #0]
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	6063      	str	r3, [r4, #4]
 8007aba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007abc:	3301      	adds	r3, #1
 8007abe:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007ac0:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007ac2:	3301      	adds	r3, #1
 8007ac4:	2b07      	cmp	r3, #7
 8007ac6:	932b      	str	r3, [sp, #172]	@ 0xac
 8007ac8:	dc3d      	bgt.n	8007b46 <_vfprintf_r+0xeee>
 8007aca:	3408      	adds	r4, #8
 8007acc:	9908      	ldr	r1, [sp, #32]
 8007ace:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007ad0:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8007ad2:	430b      	orrs	r3, r1
 8007ad4:	f00b 0101 	and.w	r1, fp, #1
 8007ad8:	430b      	orrs	r3, r1
 8007ada:	f43f ad04 	beq.w	80074e6 <_vfprintf_r+0x88e>
 8007ade:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007ae0:	6023      	str	r3, [r4, #0]
 8007ae2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ae4:	441a      	add	r2, r3
 8007ae6:	6063      	str	r3, [r4, #4]
 8007ae8:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007aea:	922c      	str	r2, [sp, #176]	@ 0xb0
 8007aec:	3301      	adds	r3, #1
 8007aee:	2b07      	cmp	r3, #7
 8007af0:	932b      	str	r3, [sp, #172]	@ 0xac
 8007af2:	dc32      	bgt.n	8007b5a <_vfprintf_r+0xf02>
 8007af4:	3408      	adds	r4, #8
 8007af6:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8007af8:	2d00      	cmp	r5, #0
 8007afa:	da1b      	bge.n	8007b34 <_vfprintf_r+0xedc>
 8007afc:	4623      	mov	r3, r4
 8007afe:	2710      	movs	r7, #16
 8007b00:	4e25      	ldr	r6, [pc, #148]	@ (8007b98 <_vfprintf_r+0xf40>)
 8007b02:	426d      	negs	r5, r5
 8007b04:	2d10      	cmp	r5, #16
 8007b06:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
 8007b0a:	f104 0408 	add.w	r4, r4, #8
 8007b0e:	f102 0201 	add.w	r2, r2, #1
 8007b12:	601e      	str	r6, [r3, #0]
 8007b14:	dc2b      	bgt.n	8007b6e <_vfprintf_r+0xf16>
 8007b16:	605d      	str	r5, [r3, #4]
 8007b18:	2a07      	cmp	r2, #7
 8007b1a:	440d      	add	r5, r1
 8007b1c:	e9cd 252b 	strd	r2, r5, [sp, #172]	@ 0xac
 8007b20:	dd08      	ble.n	8007b34 <_vfprintf_r+0xedc>
 8007b22:	4641      	mov	r1, r8
 8007b24:	9807      	ldr	r0, [sp, #28]
 8007b26:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007b28:	f000 fae2 	bl	80080f0 <__sprint_r>
 8007b2c:	2800      	cmp	r0, #0
 8007b2e:	f040 8237 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007b32:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007b34:	9b08      	ldr	r3, [sp, #32]
 8007b36:	9a08      	ldr	r2, [sp, #32]
 8007b38:	6063      	str	r3, [r4, #4]
 8007b3a:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007b3c:	f8c4 a000 	str.w	sl, [r4]
 8007b40:	4413      	add	r3, r2
 8007b42:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007b44:	e4c8      	b.n	80074d8 <_vfprintf_r+0x880>
 8007b46:	4641      	mov	r1, r8
 8007b48:	9807      	ldr	r0, [sp, #28]
 8007b4a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007b4c:	f000 fad0 	bl	80080f0 <__sprint_r>
 8007b50:	2800      	cmp	r0, #0
 8007b52:	f040 8225 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007b56:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007b58:	e7b8      	b.n	8007acc <_vfprintf_r+0xe74>
 8007b5a:	4641      	mov	r1, r8
 8007b5c:	9807      	ldr	r0, [sp, #28]
 8007b5e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007b60:	f000 fac6 	bl	80080f0 <__sprint_r>
 8007b64:	2800      	cmp	r0, #0
 8007b66:	f040 821b 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007b6a:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007b6c:	e7c3      	b.n	8007af6 <_vfprintf_r+0xe9e>
 8007b6e:	3110      	adds	r1, #16
 8007b70:	2a07      	cmp	r2, #7
 8007b72:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
 8007b76:	605f      	str	r7, [r3, #4]
 8007b78:	dd08      	ble.n	8007b8c <_vfprintf_r+0xf34>
 8007b7a:	4641      	mov	r1, r8
 8007b7c:	9807      	ldr	r0, [sp, #28]
 8007b7e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007b80:	f000 fab6 	bl	80080f0 <__sprint_r>
 8007b84:	2800      	cmp	r0, #0
 8007b86:	f040 820b 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007b8a:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007b8c:	4623      	mov	r3, r4
 8007b8e:	3d10      	subs	r5, #16
 8007b90:	e7b8      	b.n	8007b04 <_vfprintf_r+0xeac>
 8007b92:	bf00      	nop
 8007b94:	0800b442 	.word	0x0800b442
 8007b98:	0800b464 	.word	0x0800b464
 8007b9c:	9b08      	ldr	r3, [sp, #32]
 8007b9e:	4453      	add	r3, sl
 8007ba0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ba2:	9b08      	ldr	r3, [sp, #32]
 8007ba4:	42b3      	cmp	r3, r6
 8007ba6:	bfa8      	it	ge
 8007ba8:	4633      	movge	r3, r6
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	461d      	mov	r5, r3
 8007bae:	dd0b      	ble.n	8007bc8 <_vfprintf_r+0xf70>
 8007bb0:	e9c4 a300 	strd	sl, r3, [r4]
 8007bb4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007bb6:	442b      	add	r3, r5
 8007bb8:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007bba:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007bbc:	3301      	adds	r3, #1
 8007bbe:	2b07      	cmp	r3, #7
 8007bc0:	932b      	str	r3, [sp, #172]	@ 0xac
 8007bc2:	f300 8082 	bgt.w	8007cca <_vfprintf_r+0x1072>
 8007bc6:	3408      	adds	r4, #8
 8007bc8:	2d00      	cmp	r5, #0
 8007bca:	bfb4      	ite	lt
 8007bcc:	4635      	movlt	r5, r6
 8007bce:	1b75      	subge	r5, r6, r5
 8007bd0:	2d00      	cmp	r5, #0
 8007bd2:	dd19      	ble.n	8007c08 <_vfprintf_r+0xfb0>
 8007bd4:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8007bd8:	4893      	ldr	r0, [pc, #588]	@ (8007e28 <_vfprintf_r+0x11d0>)
 8007bda:	2d10      	cmp	r5, #16
 8007bdc:	f103 0301 	add.w	r3, r3, #1
 8007be0:	f104 0108 	add.w	r1, r4, #8
 8007be4:	6020      	str	r0, [r4, #0]
 8007be6:	dc7a      	bgt.n	8007cde <_vfprintf_r+0x1086>
 8007be8:	6065      	str	r5, [r4, #4]
 8007bea:	2b07      	cmp	r3, #7
 8007bec:	4415      	add	r5, r2
 8007bee:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8007bf2:	f340 8087 	ble.w	8007d04 <_vfprintf_r+0x10ac>
 8007bf6:	4641      	mov	r1, r8
 8007bf8:	9807      	ldr	r0, [sp, #28]
 8007bfa:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007bfc:	f000 fa78 	bl	80080f0 <__sprint_r>
 8007c00:	2800      	cmp	r0, #0
 8007c02:	f040 81cd 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007c06:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007c08:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 8007c0c:	4456      	add	r6, sl
 8007c0e:	d008      	beq.n	8007c22 <_vfprintf_r+0xfca>
 8007c10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d178      	bne.n	8007d08 <_vfprintf_r+0x10b0>
 8007c16:	2f00      	cmp	r7, #0
 8007c18:	d178      	bne.n	8007d0c <_vfprintf_r+0x10b4>
 8007c1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c1c:	429e      	cmp	r6, r3
 8007c1e:	bf28      	it	cs
 8007c20:	461e      	movcs	r6, r3
 8007c22:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007c24:	9a08      	ldr	r2, [sp, #32]
 8007c26:	4293      	cmp	r3, r2
 8007c28:	db02      	blt.n	8007c30 <_vfprintf_r+0xfd8>
 8007c2a:	f01b 0f01 	tst.w	fp, #1
 8007c2e:	d00e      	beq.n	8007c4e <_vfprintf_r+0xff6>
 8007c30:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007c32:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007c34:	6023      	str	r3, [r4, #0]
 8007c36:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c38:	6063      	str	r3, [r4, #4]
 8007c3a:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007c3c:	4413      	add	r3, r2
 8007c3e:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007c40:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007c42:	3301      	adds	r3, #1
 8007c44:	2b07      	cmp	r3, #7
 8007c46:	932b      	str	r3, [sp, #172]	@ 0xac
 8007c48:	f300 80da 	bgt.w	8007e00 <_vfprintf_r+0x11a8>
 8007c4c:	3408      	adds	r4, #8
 8007c4e:	9b08      	ldr	r3, [sp, #32]
 8007c50:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 8007c52:	1bdf      	subs	r7, r3, r7
 8007c54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c56:	1b9b      	subs	r3, r3, r6
 8007c58:	429f      	cmp	r7, r3
 8007c5a:	bfa8      	it	ge
 8007c5c:	461f      	movge	r7, r3
 8007c5e:	2f00      	cmp	r7, #0
 8007c60:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007c62:	dd0a      	ble.n	8007c7a <_vfprintf_r+0x1022>
 8007c64:	443b      	add	r3, r7
 8007c66:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007c68:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007c6a:	e9c4 6700 	strd	r6, r7, [r4]
 8007c6e:	3301      	adds	r3, #1
 8007c70:	2b07      	cmp	r3, #7
 8007c72:	932b      	str	r3, [sp, #172]	@ 0xac
 8007c74:	f300 80ce 	bgt.w	8007e14 <_vfprintf_r+0x11bc>
 8007c78:	3408      	adds	r4, #8
 8007c7a:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8007c7c:	9b08      	ldr	r3, [sp, #32]
 8007c7e:	2f00      	cmp	r7, #0
 8007c80:	eba3 0505 	sub.w	r5, r3, r5
 8007c84:	bfa8      	it	ge
 8007c86:	1bed      	subge	r5, r5, r7
 8007c88:	2d00      	cmp	r5, #0
 8007c8a:	f77f ac2c 	ble.w	80074e6 <_vfprintf_r+0x88e>
 8007c8e:	2710      	movs	r7, #16
 8007c90:	4e65      	ldr	r6, [pc, #404]	@ (8007e28 <_vfprintf_r+0x11d0>)
 8007c92:	2d10      	cmp	r5, #16
 8007c94:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8007c98:	f104 0108 	add.w	r1, r4, #8
 8007c9c:	f103 0301 	add.w	r3, r3, #1
 8007ca0:	6026      	str	r6, [r4, #0]
 8007ca2:	f77f aecc 	ble.w	8007a3e <_vfprintf_r+0xde6>
 8007ca6:	3210      	adds	r2, #16
 8007ca8:	2b07      	cmp	r3, #7
 8007caa:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007cae:	6067      	str	r7, [r4, #4]
 8007cb0:	dd08      	ble.n	8007cc4 <_vfprintf_r+0x106c>
 8007cb2:	4641      	mov	r1, r8
 8007cb4:	9807      	ldr	r0, [sp, #28]
 8007cb6:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007cb8:	f000 fa1a 	bl	80080f0 <__sprint_r>
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	f040 816f 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007cc2:	a92d      	add	r1, sp, #180	@ 0xb4
 8007cc4:	460c      	mov	r4, r1
 8007cc6:	3d10      	subs	r5, #16
 8007cc8:	e7e3      	b.n	8007c92 <_vfprintf_r+0x103a>
 8007cca:	4641      	mov	r1, r8
 8007ccc:	9807      	ldr	r0, [sp, #28]
 8007cce:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007cd0:	f000 fa0e 	bl	80080f0 <__sprint_r>
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	f040 8163 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007cda:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007cdc:	e774      	b.n	8007bc8 <_vfprintf_r+0xf70>
 8007cde:	2010      	movs	r0, #16
 8007ce0:	2b07      	cmp	r3, #7
 8007ce2:	4402      	add	r2, r0
 8007ce4:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007ce8:	6060      	str	r0, [r4, #4]
 8007cea:	dd08      	ble.n	8007cfe <_vfprintf_r+0x10a6>
 8007cec:	4641      	mov	r1, r8
 8007cee:	9807      	ldr	r0, [sp, #28]
 8007cf0:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007cf2:	f000 f9fd 	bl	80080f0 <__sprint_r>
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	f040 8152 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007cfc:	a92d      	add	r1, sp, #180	@ 0xb4
 8007cfe:	460c      	mov	r4, r1
 8007d00:	3d10      	subs	r5, #16
 8007d02:	e767      	b.n	8007bd4 <_vfprintf_r+0xf7c>
 8007d04:	460c      	mov	r4, r1
 8007d06:	e77f      	b.n	8007c08 <_vfprintf_r+0xfb0>
 8007d08:	2f00      	cmp	r7, #0
 8007d0a:	d049      	beq.n	8007da0 <_vfprintf_r+0x1148>
 8007d0c:	3f01      	subs	r7, #1
 8007d0e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007d10:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007d12:	6023      	str	r3, [r4, #0]
 8007d14:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007d16:	6063      	str	r3, [r4, #4]
 8007d18:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007d1a:	4413      	add	r3, r2
 8007d1c:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007d1e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007d20:	3301      	adds	r3, #1
 8007d22:	2b07      	cmp	r3, #7
 8007d24:	932b      	str	r3, [sp, #172]	@ 0xac
 8007d26:	dc42      	bgt.n	8007dae <_vfprintf_r+0x1156>
 8007d28:	3408      	adds	r4, #8
 8007d2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d2c:	781a      	ldrb	r2, [r3, #0]
 8007d2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d30:	1b9b      	subs	r3, r3, r6
 8007d32:	429a      	cmp	r2, r3
 8007d34:	bfa8      	it	ge
 8007d36:	461a      	movge	r2, r3
 8007d38:	2a00      	cmp	r2, #0
 8007d3a:	4692      	mov	sl, r2
 8007d3c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007d3e:	dd09      	ble.n	8007d54 <_vfprintf_r+0x10fc>
 8007d40:	4413      	add	r3, r2
 8007d42:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007d44:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007d46:	e9c4 6200 	strd	r6, r2, [r4]
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	2b07      	cmp	r3, #7
 8007d4e:	932b      	str	r3, [sp, #172]	@ 0xac
 8007d50:	dc37      	bgt.n	8007dc2 <_vfprintf_r+0x116a>
 8007d52:	3408      	adds	r4, #8
 8007d54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d56:	f1ba 0f00 	cmp.w	sl, #0
 8007d5a:	781d      	ldrb	r5, [r3, #0]
 8007d5c:	bfa8      	it	ge
 8007d5e:	eba5 050a 	subge.w	r5, r5, sl
 8007d62:	2d00      	cmp	r5, #0
 8007d64:	dd18      	ble.n	8007d98 <_vfprintf_r+0x1140>
 8007d66:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8007d6a:	482f      	ldr	r0, [pc, #188]	@ (8007e28 <_vfprintf_r+0x11d0>)
 8007d6c:	2d10      	cmp	r5, #16
 8007d6e:	f103 0301 	add.w	r3, r3, #1
 8007d72:	f104 0108 	add.w	r1, r4, #8
 8007d76:	6020      	str	r0, [r4, #0]
 8007d78:	dc2d      	bgt.n	8007dd6 <_vfprintf_r+0x117e>
 8007d7a:	6065      	str	r5, [r4, #4]
 8007d7c:	2b07      	cmp	r3, #7
 8007d7e:	4415      	add	r5, r2
 8007d80:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8007d84:	dd3a      	ble.n	8007dfc <_vfprintf_r+0x11a4>
 8007d86:	4641      	mov	r1, r8
 8007d88:	9807      	ldr	r0, [sp, #28]
 8007d8a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007d8c:	f000 f9b0 	bl	80080f0 <__sprint_r>
 8007d90:	2800      	cmp	r0, #0
 8007d92:	f040 8105 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007d96:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007d98:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d9a:	781b      	ldrb	r3, [r3, #0]
 8007d9c:	441e      	add	r6, r3
 8007d9e:	e737      	b.n	8007c10 <_vfprintf_r+0xfb8>
 8007da0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007da2:	3b01      	subs	r3, #1
 8007da4:	930d      	str	r3, [sp, #52]	@ 0x34
 8007da6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007da8:	3b01      	subs	r3, #1
 8007daa:	930c      	str	r3, [sp, #48]	@ 0x30
 8007dac:	e7af      	b.n	8007d0e <_vfprintf_r+0x10b6>
 8007dae:	4641      	mov	r1, r8
 8007db0:	9807      	ldr	r0, [sp, #28]
 8007db2:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007db4:	f000 f99c 	bl	80080f0 <__sprint_r>
 8007db8:	2800      	cmp	r0, #0
 8007dba:	f040 80f1 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007dbe:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007dc0:	e7b3      	b.n	8007d2a <_vfprintf_r+0x10d2>
 8007dc2:	4641      	mov	r1, r8
 8007dc4:	9807      	ldr	r0, [sp, #28]
 8007dc6:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007dc8:	f000 f992 	bl	80080f0 <__sprint_r>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	f040 80e7 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007dd2:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007dd4:	e7be      	b.n	8007d54 <_vfprintf_r+0x10fc>
 8007dd6:	2010      	movs	r0, #16
 8007dd8:	2b07      	cmp	r3, #7
 8007dda:	4402      	add	r2, r0
 8007ddc:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007de0:	6060      	str	r0, [r4, #4]
 8007de2:	dd08      	ble.n	8007df6 <_vfprintf_r+0x119e>
 8007de4:	4641      	mov	r1, r8
 8007de6:	9807      	ldr	r0, [sp, #28]
 8007de8:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007dea:	f000 f981 	bl	80080f0 <__sprint_r>
 8007dee:	2800      	cmp	r0, #0
 8007df0:	f040 80d6 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007df4:	a92d      	add	r1, sp, #180	@ 0xb4
 8007df6:	460c      	mov	r4, r1
 8007df8:	3d10      	subs	r5, #16
 8007dfa:	e7b4      	b.n	8007d66 <_vfprintf_r+0x110e>
 8007dfc:	460c      	mov	r4, r1
 8007dfe:	e7cb      	b.n	8007d98 <_vfprintf_r+0x1140>
 8007e00:	4641      	mov	r1, r8
 8007e02:	9807      	ldr	r0, [sp, #28]
 8007e04:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007e06:	f000 f973 	bl	80080f0 <__sprint_r>
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	f040 80c8 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007e10:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007e12:	e71c      	b.n	8007c4e <_vfprintf_r+0xff6>
 8007e14:	4641      	mov	r1, r8
 8007e16:	9807      	ldr	r0, [sp, #28]
 8007e18:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007e1a:	f000 f969 	bl	80080f0 <__sprint_r>
 8007e1e:	2800      	cmp	r0, #0
 8007e20:	f040 80be 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007e24:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007e26:	e728      	b.n	8007c7a <_vfprintf_r+0x1022>
 8007e28:	0800b464 	.word	0x0800b464
 8007e2c:	9908      	ldr	r1, [sp, #32]
 8007e2e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e30:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8007e32:	2901      	cmp	r1, #1
 8007e34:	f103 0301 	add.w	r3, r3, #1
 8007e38:	f102 0201 	add.w	r2, r2, #1
 8007e3c:	f104 0508 	add.w	r5, r4, #8
 8007e40:	dc02      	bgt.n	8007e48 <_vfprintf_r+0x11f0>
 8007e42:	f01b 0f01 	tst.w	fp, #1
 8007e46:	d07f      	beq.n	8007f48 <_vfprintf_r+0x12f0>
 8007e48:	2101      	movs	r1, #1
 8007e4a:	2a07      	cmp	r2, #7
 8007e4c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007e50:	f8c4 a000 	str.w	sl, [r4]
 8007e54:	6061      	str	r1, [r4, #4]
 8007e56:	dd08      	ble.n	8007e6a <_vfprintf_r+0x1212>
 8007e58:	4641      	mov	r1, r8
 8007e5a:	9807      	ldr	r0, [sp, #28]
 8007e5c:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007e5e:	f000 f947 	bl	80080f0 <__sprint_r>
 8007e62:	2800      	cmp	r0, #0
 8007e64:	f040 809c 	bne.w	8007fa0 <_vfprintf_r+0x1348>
 8007e68:	ad2d      	add	r5, sp, #180	@ 0xb4
 8007e6a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007e6c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007e6e:	602b      	str	r3, [r5, #0]
 8007e70:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007e72:	606b      	str	r3, [r5, #4]
 8007e74:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007e76:	4413      	add	r3, r2
 8007e78:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007e7a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007e7c:	3301      	adds	r3, #1
 8007e7e:	2b07      	cmp	r3, #7
 8007e80:	932b      	str	r3, [sp, #172]	@ 0xac
 8007e82:	dc32      	bgt.n	8007eea <_vfprintf_r+0x1292>
 8007e84:	3508      	adds	r5, #8
 8007e86:	9b08      	ldr	r3, [sp, #32]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007e8e:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 8007e92:	1e5c      	subs	r4, r3, #1
 8007e94:	2300      	movs	r3, #0
 8007e96:	f7f8 fd87 	bl	80009a8 <__aeabi_dcmpeq>
 8007e9a:	2800      	cmp	r0, #0
 8007e9c:	d12e      	bne.n	8007efc <_vfprintf_r+0x12a4>
 8007e9e:	f10a 0301 	add.w	r3, sl, #1
 8007ea2:	e9c5 3400 	strd	r3, r4, [r5]
 8007ea6:	9b08      	ldr	r3, [sp, #32]
 8007ea8:	3701      	adds	r7, #1
 8007eaa:	3e01      	subs	r6, #1
 8007eac:	441e      	add	r6, r3
 8007eae:	2f07      	cmp	r7, #7
 8007eb0:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
 8007eb4:	dd51      	ble.n	8007f5a <_vfprintf_r+0x1302>
 8007eb6:	4641      	mov	r1, r8
 8007eb8:	9807      	ldr	r0, [sp, #28]
 8007eba:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007ebc:	f000 f918 	bl	80080f0 <__sprint_r>
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	d16d      	bne.n	8007fa0 <_vfprintf_r+0x1348>
 8007ec4:	ad2d      	add	r5, sp, #180	@ 0xb4
 8007ec6:	ab26      	add	r3, sp, #152	@ 0x98
 8007ec8:	602b      	str	r3, [r5, #0]
 8007eca:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8007ecc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007ece:	606b      	str	r3, [r5, #4]
 8007ed0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007ed2:	4413      	add	r3, r2
 8007ed4:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007ed6:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007ed8:	3301      	adds	r3, #1
 8007eda:	2b07      	cmp	r3, #7
 8007edc:	932b      	str	r3, [sp, #172]	@ 0xac
 8007ede:	f73f adb5 	bgt.w	8007a4c <_vfprintf_r+0xdf4>
 8007ee2:	f105 0408 	add.w	r4, r5, #8
 8007ee6:	f7ff bafe 	b.w	80074e6 <_vfprintf_r+0x88e>
 8007eea:	4641      	mov	r1, r8
 8007eec:	9807      	ldr	r0, [sp, #28]
 8007eee:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007ef0:	f000 f8fe 	bl	80080f0 <__sprint_r>
 8007ef4:	2800      	cmp	r0, #0
 8007ef6:	d153      	bne.n	8007fa0 <_vfprintf_r+0x1348>
 8007ef8:	ad2d      	add	r5, sp, #180	@ 0xb4
 8007efa:	e7c4      	b.n	8007e86 <_vfprintf_r+0x122e>
 8007efc:	9b08      	ldr	r3, [sp, #32]
 8007efe:	2b01      	cmp	r3, #1
 8007f00:	dde1      	ble.n	8007ec6 <_vfprintf_r+0x126e>
 8007f02:	2710      	movs	r7, #16
 8007f04:	4e58      	ldr	r6, [pc, #352]	@ (8008068 <_vfprintf_r+0x1410>)
 8007f06:	2c10      	cmp	r4, #16
 8007f08:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8007f0c:	f105 0108 	add.w	r1, r5, #8
 8007f10:	f103 0301 	add.w	r3, r3, #1
 8007f14:	602e      	str	r6, [r5, #0]
 8007f16:	dc07      	bgt.n	8007f28 <_vfprintf_r+0x12d0>
 8007f18:	606c      	str	r4, [r5, #4]
 8007f1a:	2b07      	cmp	r3, #7
 8007f1c:	4414      	add	r4, r2
 8007f1e:	e9cd 342b 	strd	r3, r4, [sp, #172]	@ 0xac
 8007f22:	dcc8      	bgt.n	8007eb6 <_vfprintf_r+0x125e>
 8007f24:	460d      	mov	r5, r1
 8007f26:	e7ce      	b.n	8007ec6 <_vfprintf_r+0x126e>
 8007f28:	3210      	adds	r2, #16
 8007f2a:	2b07      	cmp	r3, #7
 8007f2c:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007f30:	606f      	str	r7, [r5, #4]
 8007f32:	dd06      	ble.n	8007f42 <_vfprintf_r+0x12ea>
 8007f34:	4641      	mov	r1, r8
 8007f36:	9807      	ldr	r0, [sp, #28]
 8007f38:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007f3a:	f000 f8d9 	bl	80080f0 <__sprint_r>
 8007f3e:	bb78      	cbnz	r0, 8007fa0 <_vfprintf_r+0x1348>
 8007f40:	a92d      	add	r1, sp, #180	@ 0xb4
 8007f42:	460d      	mov	r5, r1
 8007f44:	3c10      	subs	r4, #16
 8007f46:	e7de      	b.n	8007f06 <_vfprintf_r+0x12ae>
 8007f48:	2101      	movs	r1, #1
 8007f4a:	2a07      	cmp	r2, #7
 8007f4c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007f50:	f8c4 a000 	str.w	sl, [r4]
 8007f54:	6061      	str	r1, [r4, #4]
 8007f56:	ddb6      	ble.n	8007ec6 <_vfprintf_r+0x126e>
 8007f58:	e7ad      	b.n	8007eb6 <_vfprintf_r+0x125e>
 8007f5a:	3508      	adds	r5, #8
 8007f5c:	e7b3      	b.n	8007ec6 <_vfprintf_r+0x126e>
 8007f5e:	460c      	mov	r4, r1
 8007f60:	f7ff bac1 	b.w	80074e6 <_vfprintf_r+0x88e>
 8007f64:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007f66:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007f68:	1a9d      	subs	r5, r3, r2
 8007f6a:	2d00      	cmp	r5, #0
 8007f6c:	f77f aabf 	ble.w	80074ee <_vfprintf_r+0x896>
 8007f70:	2710      	movs	r7, #16
 8007f72:	4e3e      	ldr	r6, [pc, #248]	@ (800806c <_vfprintf_r+0x1414>)
 8007f74:	2d10      	cmp	r5, #16
 8007f76:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8007f7a:	6026      	str	r6, [r4, #0]
 8007f7c:	f103 0301 	add.w	r3, r3, #1
 8007f80:	dc18      	bgt.n	8007fb4 <_vfprintf_r+0x135c>
 8007f82:	6065      	str	r5, [r4, #4]
 8007f84:	2b07      	cmp	r3, #7
 8007f86:	4415      	add	r5, r2
 8007f88:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8007f8c:	f77f aaaf 	ble.w	80074ee <_vfprintf_r+0x896>
 8007f90:	4641      	mov	r1, r8
 8007f92:	9807      	ldr	r0, [sp, #28]
 8007f94:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007f96:	f000 f8ab 	bl	80080f0 <__sprint_r>
 8007f9a:	2800      	cmp	r0, #0
 8007f9c:	f43f aaa7 	beq.w	80074ee <_vfprintf_r+0x896>
 8007fa0:	f1b9 0f00 	cmp.w	r9, #0
 8007fa4:	f43f a8ae 	beq.w	8007104 <_vfprintf_r+0x4ac>
 8007fa8:	4649      	mov	r1, r9
 8007faa:	9807      	ldr	r0, [sp, #28]
 8007fac:	f7fd fbd8 	bl	8005760 <_free_r>
 8007fb0:	f7ff b8a8 	b.w	8007104 <_vfprintf_r+0x4ac>
 8007fb4:	3210      	adds	r2, #16
 8007fb6:	2b07      	cmp	r3, #7
 8007fb8:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007fbc:	6067      	str	r7, [r4, #4]
 8007fbe:	dc02      	bgt.n	8007fc6 <_vfprintf_r+0x136e>
 8007fc0:	3408      	adds	r4, #8
 8007fc2:	3d10      	subs	r5, #16
 8007fc4:	e7d6      	b.n	8007f74 <_vfprintf_r+0x131c>
 8007fc6:	4641      	mov	r1, r8
 8007fc8:	9807      	ldr	r0, [sp, #28]
 8007fca:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007fcc:	f000 f890 	bl	80080f0 <__sprint_r>
 8007fd0:	2800      	cmp	r0, #0
 8007fd2:	d1e5      	bne.n	8007fa0 <_vfprintf_r+0x1348>
 8007fd4:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007fd6:	e7f4      	b.n	8007fc2 <_vfprintf_r+0x136a>
 8007fd8:	4649      	mov	r1, r9
 8007fda:	9807      	ldr	r0, [sp, #28]
 8007fdc:	f7fd fbc0 	bl	8005760 <_free_r>
 8007fe0:	f7ff ba9d 	b.w	800751e <_vfprintf_r+0x8c6>
 8007fe4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007fe6:	b91b      	cbnz	r3, 8007ff0 <_vfprintf_r+0x1398>
 8007fe8:	2300      	movs	r3, #0
 8007fea:	932b      	str	r3, [sp, #172]	@ 0xac
 8007fec:	f7ff b88a 	b.w	8007104 <_vfprintf_r+0x4ac>
 8007ff0:	4641      	mov	r1, r8
 8007ff2:	9807      	ldr	r0, [sp, #28]
 8007ff4:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007ff6:	f000 f87b 	bl	80080f0 <__sprint_r>
 8007ffa:	2800      	cmp	r0, #0
 8007ffc:	d0f4      	beq.n	8007fe8 <_vfprintf_r+0x1390>
 8007ffe:	f7ff b881 	b.w	8007104 <_vfprintf_r+0x4ac>
 8008002:	ea56 0207 	orrs.w	r2, r6, r7
 8008006:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800800a:	f43f ab8a 	beq.w	8007722 <_vfprintf_r+0xaca>
 800800e:	2b01      	cmp	r3, #1
 8008010:	f43f ac09 	beq.w	8007826 <_vfprintf_r+0xbce>
 8008014:	2b02      	cmp	r3, #2
 8008016:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 800801a:	f43f ac50 	beq.w	80078be <_vfprintf_r+0xc66>
 800801e:	f006 0307 	and.w	r3, r6, #7
 8008022:	08f6      	lsrs	r6, r6, #3
 8008024:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8008028:	08ff      	lsrs	r7, r7, #3
 800802a:	3330      	adds	r3, #48	@ 0x30
 800802c:	ea56 0107 	orrs.w	r1, r6, r7
 8008030:	4652      	mov	r2, sl
 8008032:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 8008036:	d1f2      	bne.n	800801e <_vfprintf_r+0x13c6>
 8008038:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800803a:	07c8      	lsls	r0, r1, #31
 800803c:	d506      	bpl.n	800804c <_vfprintf_r+0x13f4>
 800803e:	2b30      	cmp	r3, #48	@ 0x30
 8008040:	d004      	beq.n	800804c <_vfprintf_r+0x13f4>
 8008042:	2330      	movs	r3, #48	@ 0x30
 8008044:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8008048:	f1a2 0a02 	sub.w	sl, r2, #2
 800804c:	f04f 0900 	mov.w	r9, #0
 8008050:	ab56      	add	r3, sp, #344	@ 0x158
 8008052:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 8008056:	9514      	str	r5, [sp, #80]	@ 0x50
 8008058:	eba3 050a 	sub.w	r5, r3, sl
 800805c:	464f      	mov	r7, r9
 800805e:	464e      	mov	r6, r9
 8008060:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 8008064:	f7ff b98e 	b.w	8007384 <_vfprintf_r+0x72c>
 8008068:	0800b464 	.word	0x0800b464
 800806c:	0800b474 	.word	0x0800b474

08008070 <__sbprintf>:
 8008070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008072:	461f      	mov	r7, r3
 8008074:	898b      	ldrh	r3, [r1, #12]
 8008076:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800807a:	f023 0302 	bic.w	r3, r3, #2
 800807e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008082:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8008084:	4615      	mov	r5, r2
 8008086:	9319      	str	r3, [sp, #100]	@ 0x64
 8008088:	89cb      	ldrh	r3, [r1, #14]
 800808a:	4606      	mov	r6, r0
 800808c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008090:	69cb      	ldr	r3, [r1, #28]
 8008092:	a816      	add	r0, sp, #88	@ 0x58
 8008094:	9307      	str	r3, [sp, #28]
 8008096:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8008098:	460c      	mov	r4, r1
 800809a:	9309      	str	r3, [sp, #36]	@ 0x24
 800809c:	ab1a      	add	r3, sp, #104	@ 0x68
 800809e:	9300      	str	r3, [sp, #0]
 80080a0:	9304      	str	r3, [sp, #16]
 80080a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80080a6:	9302      	str	r3, [sp, #8]
 80080a8:	9305      	str	r3, [sp, #20]
 80080aa:	2300      	movs	r3, #0
 80080ac:	9306      	str	r3, [sp, #24]
 80080ae:	f7fd fae1 	bl	8005674 <__retarget_lock_init_recursive>
 80080b2:	462a      	mov	r2, r5
 80080b4:	463b      	mov	r3, r7
 80080b6:	4669      	mov	r1, sp
 80080b8:	4630      	mov	r0, r6
 80080ba:	f7fe fdcd 	bl	8006c58 <_vfprintf_r>
 80080be:	1e05      	subs	r5, r0, #0
 80080c0:	db07      	blt.n	80080d2 <__sbprintf+0x62>
 80080c2:	4669      	mov	r1, sp
 80080c4:	4630      	mov	r0, r6
 80080c6:	f000 fde9 	bl	8008c9c <_fflush_r>
 80080ca:	2800      	cmp	r0, #0
 80080cc:	bf18      	it	ne
 80080ce:	f04f 35ff 	movne.w	r5, #4294967295
 80080d2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80080d6:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80080d8:	065b      	lsls	r3, r3, #25
 80080da:	bf42      	ittt	mi
 80080dc:	89a3      	ldrhmi	r3, [r4, #12]
 80080de:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 80080e2:	81a3      	strhmi	r3, [r4, #12]
 80080e4:	f7fd fac7 	bl	8005676 <__retarget_lock_close_recursive>
 80080e8:	4628      	mov	r0, r5
 80080ea:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 80080ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080080f0 <__sprint_r>:
 80080f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f4:	6893      	ldr	r3, [r2, #8]
 80080f6:	4680      	mov	r8, r0
 80080f8:	460e      	mov	r6, r1
 80080fa:	4614      	mov	r4, r2
 80080fc:	b343      	cbz	r3, 8008150 <__sprint_r+0x60>
 80080fe:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8008100:	049d      	lsls	r5, r3, #18
 8008102:	d522      	bpl.n	800814a <__sprint_r+0x5a>
 8008104:	6815      	ldr	r5, [r2, #0]
 8008106:	68a0      	ldr	r0, [r4, #8]
 8008108:	3508      	adds	r5, #8
 800810a:	b928      	cbnz	r0, 8008118 <__sprint_r+0x28>
 800810c:	2300      	movs	r3, #0
 800810e:	60a3      	str	r3, [r4, #8]
 8008110:	2300      	movs	r3, #0
 8008112:	6063      	str	r3, [r4, #4]
 8008114:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008118:	f04f 0900 	mov.w	r9, #0
 800811c:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 8008120:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 8008124:	45ca      	cmp	sl, r9
 8008126:	dc05      	bgt.n	8008134 <__sprint_r+0x44>
 8008128:	68a3      	ldr	r3, [r4, #8]
 800812a:	f027 0703 	bic.w	r7, r7, #3
 800812e:	1bdb      	subs	r3, r3, r7
 8008130:	60a3      	str	r3, [r4, #8]
 8008132:	e7e8      	b.n	8008106 <__sprint_r+0x16>
 8008134:	4632      	mov	r2, r6
 8008136:	4640      	mov	r0, r8
 8008138:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800813c:	f001 f865 	bl	800920a <_fputwc_r>
 8008140:	1c43      	adds	r3, r0, #1
 8008142:	d0e3      	beq.n	800810c <__sprint_r+0x1c>
 8008144:	f109 0901 	add.w	r9, r9, #1
 8008148:	e7ec      	b.n	8008124 <__sprint_r+0x34>
 800814a:	f000 fdcd 	bl	8008ce8 <__sfvwrite_r>
 800814e:	e7dd      	b.n	800810c <__sprint_r+0x1c>
 8008150:	4618      	mov	r0, r3
 8008152:	e7dd      	b.n	8008110 <__sprint_r+0x20>

08008154 <_vfiprintf_r>:
 8008154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008158:	b0bb      	sub	sp, #236	@ 0xec
 800815a:	460f      	mov	r7, r1
 800815c:	4693      	mov	fp, r2
 800815e:	461c      	mov	r4, r3
 8008160:	461d      	mov	r5, r3
 8008162:	9000      	str	r0, [sp, #0]
 8008164:	b118      	cbz	r0, 800816e <_vfiprintf_r+0x1a>
 8008166:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8008168:	b90b      	cbnz	r3, 800816e <_vfiprintf_r+0x1a>
 800816a:	f7fd f83d 	bl	80051e8 <__sinit>
 800816e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008170:	07db      	lsls	r3, r3, #31
 8008172:	d405      	bmi.n	8008180 <_vfiprintf_r+0x2c>
 8008174:	89bb      	ldrh	r3, [r7, #12]
 8008176:	059e      	lsls	r6, r3, #22
 8008178:	d402      	bmi.n	8008180 <_vfiprintf_r+0x2c>
 800817a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800817c:	f7fd fa7c 	bl	8005678 <__retarget_lock_acquire_recursive>
 8008180:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008184:	0498      	lsls	r0, r3, #18
 8008186:	d406      	bmi.n	8008196 <_vfiprintf_r+0x42>
 8008188:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800818c:	81bb      	strh	r3, [r7, #12]
 800818e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008190:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008194:	667b      	str	r3, [r7, #100]	@ 0x64
 8008196:	89bb      	ldrh	r3, [r7, #12]
 8008198:	0719      	lsls	r1, r3, #28
 800819a:	d501      	bpl.n	80081a0 <_vfiprintf_r+0x4c>
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	b9ab      	cbnz	r3, 80081cc <_vfiprintf_r+0x78>
 80081a0:	4639      	mov	r1, r7
 80081a2:	9800      	ldr	r0, [sp, #0]
 80081a4:	f000 ff9a 	bl	80090dc <__swsetup_r>
 80081a8:	b180      	cbz	r0, 80081cc <_vfiprintf_r+0x78>
 80081aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081ac:	07da      	lsls	r2, r3, #31
 80081ae:	d506      	bpl.n	80081be <_vfiprintf_r+0x6a>
 80081b0:	f04f 33ff 	mov.w	r3, #4294967295
 80081b4:	9303      	str	r3, [sp, #12]
 80081b6:	9803      	ldr	r0, [sp, #12]
 80081b8:	b03b      	add	sp, #236	@ 0xec
 80081ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081be:	89bb      	ldrh	r3, [r7, #12]
 80081c0:	059b      	lsls	r3, r3, #22
 80081c2:	d4f5      	bmi.n	80081b0 <_vfiprintf_r+0x5c>
 80081c4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80081c6:	f7fd fa58 	bl	800567a <__retarget_lock_release_recursive>
 80081ca:	e7f1      	b.n	80081b0 <_vfiprintf_r+0x5c>
 80081cc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80081d0:	f003 021a 	and.w	r2, r3, #26
 80081d4:	2a0a      	cmp	r2, #10
 80081d6:	d114      	bne.n	8008202 <_vfiprintf_r+0xae>
 80081d8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80081dc:	2a00      	cmp	r2, #0
 80081de:	db10      	blt.n	8008202 <_vfiprintf_r+0xae>
 80081e0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80081e2:	07d6      	lsls	r6, r2, #31
 80081e4:	d404      	bmi.n	80081f0 <_vfiprintf_r+0x9c>
 80081e6:	059d      	lsls	r5, r3, #22
 80081e8:	d402      	bmi.n	80081f0 <_vfiprintf_r+0x9c>
 80081ea:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80081ec:	f7fd fa45 	bl	800567a <__retarget_lock_release_recursive>
 80081f0:	4623      	mov	r3, r4
 80081f2:	465a      	mov	r2, fp
 80081f4:	4639      	mov	r1, r7
 80081f6:	9800      	ldr	r0, [sp, #0]
 80081f8:	b03b      	add	sp, #236	@ 0xec
 80081fa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081fe:	f000 bc33 	b.w	8008a68 <__sbprintf>
 8008202:	2300      	movs	r3, #0
 8008204:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 8008208:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800820c:	ae11      	add	r6, sp, #68	@ 0x44
 800820e:	960e      	str	r6, [sp, #56]	@ 0x38
 8008210:	9307      	str	r3, [sp, #28]
 8008212:	9309      	str	r3, [sp, #36]	@ 0x24
 8008214:	9303      	str	r3, [sp, #12]
 8008216:	465b      	mov	r3, fp
 8008218:	461c      	mov	r4, r3
 800821a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800821e:	b10a      	cbz	r2, 8008224 <_vfiprintf_r+0xd0>
 8008220:	2a25      	cmp	r2, #37	@ 0x25
 8008222:	d1f9      	bne.n	8008218 <_vfiprintf_r+0xc4>
 8008224:	ebb4 080b 	subs.w	r8, r4, fp
 8008228:	d00d      	beq.n	8008246 <_vfiprintf_r+0xf2>
 800822a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800822c:	e9c6 b800 	strd	fp, r8, [r6]
 8008230:	4443      	add	r3, r8
 8008232:	9310      	str	r3, [sp, #64]	@ 0x40
 8008234:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008236:	3301      	adds	r3, #1
 8008238:	2b07      	cmp	r3, #7
 800823a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800823c:	dc75      	bgt.n	800832a <_vfiprintf_r+0x1d6>
 800823e:	3608      	adds	r6, #8
 8008240:	9b03      	ldr	r3, [sp, #12]
 8008242:	4443      	add	r3, r8
 8008244:	9303      	str	r3, [sp, #12]
 8008246:	7823      	ldrb	r3, [r4, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	f000 83cf 	beq.w	80089ec <_vfiprintf_r+0x898>
 800824e:	2300      	movs	r3, #0
 8008250:	f04f 32ff 	mov.w	r2, #4294967295
 8008254:	469a      	mov	sl, r3
 8008256:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800825a:	3401      	adds	r4, #1
 800825c:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8008260:	46a3      	mov	fp, r4
 8008262:	f81b 3b01 	ldrb.w	r3, [fp], #1
 8008266:	f1a3 0220 	sub.w	r2, r3, #32
 800826a:	2a5a      	cmp	r2, #90	@ 0x5a
 800826c:	f200 8313 	bhi.w	8008896 <_vfiprintf_r+0x742>
 8008270:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008274:	0311009a 	.word	0x0311009a
 8008278:	00a20311 	.word	0x00a20311
 800827c:	03110311 	.word	0x03110311
 8008280:	00820311 	.word	0x00820311
 8008284:	03110311 	.word	0x03110311
 8008288:	00af00a5 	.word	0x00af00a5
 800828c:	00ac0311 	.word	0x00ac0311
 8008290:	031100b1 	.word	0x031100b1
 8008294:	00d000cd 	.word	0x00d000cd
 8008298:	00d000d0 	.word	0x00d000d0
 800829c:	00d000d0 	.word	0x00d000d0
 80082a0:	00d000d0 	.word	0x00d000d0
 80082a4:	00d000d0 	.word	0x00d000d0
 80082a8:	03110311 	.word	0x03110311
 80082ac:	03110311 	.word	0x03110311
 80082b0:	03110311 	.word	0x03110311
 80082b4:	03110311 	.word	0x03110311
 80082b8:	00f70311 	.word	0x00f70311
 80082bc:	03110104 	.word	0x03110104
 80082c0:	03110311 	.word	0x03110311
 80082c4:	03110311 	.word	0x03110311
 80082c8:	03110311 	.word	0x03110311
 80082cc:	03110311 	.word	0x03110311
 80082d0:	01510311 	.word	0x01510311
 80082d4:	03110311 	.word	0x03110311
 80082d8:	01980311 	.word	0x01980311
 80082dc:	02770311 	.word	0x02770311
 80082e0:	03110311 	.word	0x03110311
 80082e4:	03110297 	.word	0x03110297
 80082e8:	03110311 	.word	0x03110311
 80082ec:	03110311 	.word	0x03110311
 80082f0:	03110311 	.word	0x03110311
 80082f4:	03110311 	.word	0x03110311
 80082f8:	00f70311 	.word	0x00f70311
 80082fc:	03110106 	.word	0x03110106
 8008300:	03110311 	.word	0x03110311
 8008304:	010600e0 	.word	0x010600e0
 8008308:	031100f1 	.word	0x031100f1
 800830c:	031100eb 	.word	0x031100eb
 8008310:	01530131 	.word	0x01530131
 8008314:	00f10188 	.word	0x00f10188
 8008318:	01980311 	.word	0x01980311
 800831c:	02790098 	.word	0x02790098
 8008320:	03110311 	.word	0x03110311
 8008324:	03110065 	.word	0x03110065
 8008328:	0098      	.short	0x0098
 800832a:	4639      	mov	r1, r7
 800832c:	9800      	ldr	r0, [sp, #0]
 800832e:	aa0e      	add	r2, sp, #56	@ 0x38
 8008330:	f7ff fede 	bl	80080f0 <__sprint_r>
 8008334:	2800      	cmp	r0, #0
 8008336:	f040 8338 	bne.w	80089aa <_vfiprintf_r+0x856>
 800833a:	ae11      	add	r6, sp, #68	@ 0x44
 800833c:	e780      	b.n	8008240 <_vfiprintf_r+0xec>
 800833e:	4a98      	ldr	r2, [pc, #608]	@ (80085a0 <_vfiprintf_r+0x44c>)
 8008340:	9205      	str	r2, [sp, #20]
 8008342:	f01a 0220 	ands.w	r2, sl, #32
 8008346:	f000 822e 	beq.w	80087a6 <_vfiprintf_r+0x652>
 800834a:	3507      	adds	r5, #7
 800834c:	f025 0507 	bic.w	r5, r5, #7
 8008350:	46a8      	mov	r8, r5
 8008352:	686d      	ldr	r5, [r5, #4]
 8008354:	f858 4b08 	ldr.w	r4, [r8], #8
 8008358:	f01a 0f01 	tst.w	sl, #1
 800835c:	d009      	beq.n	8008372 <_vfiprintf_r+0x21e>
 800835e:	ea54 0205 	orrs.w	r2, r4, r5
 8008362:	bf1f      	itttt	ne
 8008364:	2230      	movne	r2, #48	@ 0x30
 8008366:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 800836a:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800836e:	f04a 0a02 	orrne.w	sl, sl, #2
 8008372:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8008376:	e111      	b.n	800859c <_vfiprintf_r+0x448>
 8008378:	9800      	ldr	r0, [sp, #0]
 800837a:	f000 ffa3 	bl	80092c4 <_localeconv_r>
 800837e:	6843      	ldr	r3, [r0, #4]
 8008380:	4618      	mov	r0, r3
 8008382:	9309      	str	r3, [sp, #36]	@ 0x24
 8008384:	f7f7 fee4 	bl	8000150 <strlen>
 8008388:	9007      	str	r0, [sp, #28]
 800838a:	9800      	ldr	r0, [sp, #0]
 800838c:	f000 ff9a 	bl	80092c4 <_localeconv_r>
 8008390:	6883      	ldr	r3, [r0, #8]
 8008392:	9306      	str	r3, [sp, #24]
 8008394:	9b07      	ldr	r3, [sp, #28]
 8008396:	b12b      	cbz	r3, 80083a4 <_vfiprintf_r+0x250>
 8008398:	9b06      	ldr	r3, [sp, #24]
 800839a:	b11b      	cbz	r3, 80083a4 <_vfiprintf_r+0x250>
 800839c:	781b      	ldrb	r3, [r3, #0]
 800839e:	b10b      	cbz	r3, 80083a4 <_vfiprintf_r+0x250>
 80083a0:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 80083a4:	465c      	mov	r4, fp
 80083a6:	e75b      	b.n	8008260 <_vfiprintf_r+0x10c>
 80083a8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d1f9      	bne.n	80083a4 <_vfiprintf_r+0x250>
 80083b0:	2320      	movs	r3, #32
 80083b2:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 80083b6:	e7f5      	b.n	80083a4 <_vfiprintf_r+0x250>
 80083b8:	f04a 0a01 	orr.w	sl, sl, #1
 80083bc:	e7f2      	b.n	80083a4 <_vfiprintf_r+0x250>
 80083be:	f855 3b04 	ldr.w	r3, [r5], #4
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	9302      	str	r3, [sp, #8]
 80083c6:	daed      	bge.n	80083a4 <_vfiprintf_r+0x250>
 80083c8:	425b      	negs	r3, r3
 80083ca:	9302      	str	r3, [sp, #8]
 80083cc:	f04a 0a04 	orr.w	sl, sl, #4
 80083d0:	e7e8      	b.n	80083a4 <_vfiprintf_r+0x250>
 80083d2:	232b      	movs	r3, #43	@ 0x2b
 80083d4:	e7ed      	b.n	80083b2 <_vfiprintf_r+0x25e>
 80083d6:	465a      	mov	r2, fp
 80083d8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80083dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80083de:	d112      	bne.n	8008406 <_vfiprintf_r+0x2b2>
 80083e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80083e4:	4693      	mov	fp, r2
 80083e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80083ea:	9301      	str	r3, [sp, #4]
 80083ec:	e7da      	b.n	80083a4 <_vfiprintf_r+0x250>
 80083ee:	9b01      	ldr	r3, [sp, #4]
 80083f0:	fb00 1303 	mla	r3, r0, r3, r1
 80083f4:	9301      	str	r3, [sp, #4]
 80083f6:	f812 3b01 	ldrb.w	r3, [r2], #1
 80083fa:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 80083fe:	2909      	cmp	r1, #9
 8008400:	d9f5      	bls.n	80083ee <_vfiprintf_r+0x29a>
 8008402:	4693      	mov	fp, r2
 8008404:	e72f      	b.n	8008266 <_vfiprintf_r+0x112>
 8008406:	2100      	movs	r1, #0
 8008408:	200a      	movs	r0, #10
 800840a:	9101      	str	r1, [sp, #4]
 800840c:	e7f5      	b.n	80083fa <_vfiprintf_r+0x2a6>
 800840e:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 8008412:	e7c7      	b.n	80083a4 <_vfiprintf_r+0x250>
 8008414:	2100      	movs	r1, #0
 8008416:	465a      	mov	r2, fp
 8008418:	200a      	movs	r0, #10
 800841a:	9102      	str	r1, [sp, #8]
 800841c:	9902      	ldr	r1, [sp, #8]
 800841e:	3b30      	subs	r3, #48	@ 0x30
 8008420:	fb00 3301 	mla	r3, r0, r1, r3
 8008424:	9302      	str	r3, [sp, #8]
 8008426:	f812 3b01 	ldrb.w	r3, [r2], #1
 800842a:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800842e:	2909      	cmp	r1, #9
 8008430:	d9f4      	bls.n	800841c <_vfiprintf_r+0x2c8>
 8008432:	e7e6      	b.n	8008402 <_vfiprintf_r+0x2ae>
 8008434:	f89b 3000 	ldrb.w	r3, [fp]
 8008438:	2b68      	cmp	r3, #104	@ 0x68
 800843a:	bf06      	itte	eq
 800843c:	f10b 0b01 	addeq.w	fp, fp, #1
 8008440:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 8008444:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 8008448:	e7ac      	b.n	80083a4 <_vfiprintf_r+0x250>
 800844a:	f89b 3000 	ldrb.w	r3, [fp]
 800844e:	2b6c      	cmp	r3, #108	@ 0x6c
 8008450:	d104      	bne.n	800845c <_vfiprintf_r+0x308>
 8008452:	f10b 0b01 	add.w	fp, fp, #1
 8008456:	f04a 0a20 	orr.w	sl, sl, #32
 800845a:	e7a3      	b.n	80083a4 <_vfiprintf_r+0x250>
 800845c:	f04a 0a10 	orr.w	sl, sl, #16
 8008460:	e7a0      	b.n	80083a4 <_vfiprintf_r+0x250>
 8008462:	46a8      	mov	r8, r5
 8008464:	2400      	movs	r4, #0
 8008466:	f858 3b04 	ldr.w	r3, [r8], #4
 800846a:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800846e:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8008472:	2301      	movs	r3, #1
 8008474:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 8008478:	9301      	str	r3, [sp, #4]
 800847a:	e0a8      	b.n	80085ce <_vfiprintf_r+0x47a>
 800847c:	f04a 0a10 	orr.w	sl, sl, #16
 8008480:	f01a 0f20 	tst.w	sl, #32
 8008484:	d010      	beq.n	80084a8 <_vfiprintf_r+0x354>
 8008486:	3507      	adds	r5, #7
 8008488:	f025 0507 	bic.w	r5, r5, #7
 800848c:	46a8      	mov	r8, r5
 800848e:	686d      	ldr	r5, [r5, #4]
 8008490:	f858 4b08 	ldr.w	r4, [r8], #8
 8008494:	2d00      	cmp	r5, #0
 8008496:	da05      	bge.n	80084a4 <_vfiprintf_r+0x350>
 8008498:	232d      	movs	r3, #45	@ 0x2d
 800849a:	4264      	negs	r4, r4
 800849c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80084a0:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 80084a4:	2301      	movs	r3, #1
 80084a6:	e048      	b.n	800853a <_vfiprintf_r+0x3e6>
 80084a8:	46a8      	mov	r8, r5
 80084aa:	f01a 0f10 	tst.w	sl, #16
 80084ae:	f858 5b04 	ldr.w	r5, [r8], #4
 80084b2:	d002      	beq.n	80084ba <_vfiprintf_r+0x366>
 80084b4:	462c      	mov	r4, r5
 80084b6:	17ed      	asrs	r5, r5, #31
 80084b8:	e7ec      	b.n	8008494 <_vfiprintf_r+0x340>
 80084ba:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 80084be:	d003      	beq.n	80084c8 <_vfiprintf_r+0x374>
 80084c0:	b22c      	sxth	r4, r5
 80084c2:	f345 35c0 	sbfx	r5, r5, #15, #1
 80084c6:	e7e5      	b.n	8008494 <_vfiprintf_r+0x340>
 80084c8:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 80084cc:	d0f2      	beq.n	80084b4 <_vfiprintf_r+0x360>
 80084ce:	b26c      	sxtb	r4, r5
 80084d0:	f345 15c0 	sbfx	r5, r5, #7, #1
 80084d4:	e7de      	b.n	8008494 <_vfiprintf_r+0x340>
 80084d6:	f01a 0f20 	tst.w	sl, #32
 80084da:	d007      	beq.n	80084ec <_vfiprintf_r+0x398>
 80084dc:	9a03      	ldr	r2, [sp, #12]
 80084de:	682b      	ldr	r3, [r5, #0]
 80084e0:	9903      	ldr	r1, [sp, #12]
 80084e2:	17d2      	asrs	r2, r2, #31
 80084e4:	e9c3 1200 	strd	r1, r2, [r3]
 80084e8:	3504      	adds	r5, #4
 80084ea:	e694      	b.n	8008216 <_vfiprintf_r+0xc2>
 80084ec:	f01a 0f10 	tst.w	sl, #16
 80084f0:	d003      	beq.n	80084fa <_vfiprintf_r+0x3a6>
 80084f2:	682b      	ldr	r3, [r5, #0]
 80084f4:	9a03      	ldr	r2, [sp, #12]
 80084f6:	601a      	str	r2, [r3, #0]
 80084f8:	e7f6      	b.n	80084e8 <_vfiprintf_r+0x394>
 80084fa:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 80084fe:	d003      	beq.n	8008508 <_vfiprintf_r+0x3b4>
 8008500:	682b      	ldr	r3, [r5, #0]
 8008502:	9a03      	ldr	r2, [sp, #12]
 8008504:	801a      	strh	r2, [r3, #0]
 8008506:	e7ef      	b.n	80084e8 <_vfiprintf_r+0x394>
 8008508:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800850c:	d0f1      	beq.n	80084f2 <_vfiprintf_r+0x39e>
 800850e:	682b      	ldr	r3, [r5, #0]
 8008510:	9a03      	ldr	r2, [sp, #12]
 8008512:	701a      	strb	r2, [r3, #0]
 8008514:	e7e8      	b.n	80084e8 <_vfiprintf_r+0x394>
 8008516:	f04a 0a10 	orr.w	sl, sl, #16
 800851a:	f01a 0320 	ands.w	r3, sl, #32
 800851e:	d01f      	beq.n	8008560 <_vfiprintf_r+0x40c>
 8008520:	3507      	adds	r5, #7
 8008522:	f025 0507 	bic.w	r5, r5, #7
 8008526:	46a8      	mov	r8, r5
 8008528:	686d      	ldr	r5, [r5, #4]
 800852a:	f858 4b08 	ldr.w	r4, [r8], #8
 800852e:	2300      	movs	r3, #0
 8008530:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8008534:	2200      	movs	r2, #0
 8008536:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 800853a:	9a01      	ldr	r2, [sp, #4]
 800853c:	3201      	adds	r2, #1
 800853e:	f000 8262 	beq.w	8008a06 <_vfiprintf_r+0x8b2>
 8008542:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 8008546:	9204      	str	r2, [sp, #16]
 8008548:	ea54 0205 	orrs.w	r2, r4, r5
 800854c:	f040 8261 	bne.w	8008a12 <_vfiprintf_r+0x8be>
 8008550:	9a01      	ldr	r2, [sp, #4]
 8008552:	2a00      	cmp	r2, #0
 8008554:	f000 8196 	beq.w	8008884 <_vfiprintf_r+0x730>
 8008558:	2b01      	cmp	r3, #1
 800855a:	f040 825d 	bne.w	8008a18 <_vfiprintf_r+0x8c4>
 800855e:	e139      	b.n	80087d4 <_vfiprintf_r+0x680>
 8008560:	46a8      	mov	r8, r5
 8008562:	f01a 0510 	ands.w	r5, sl, #16
 8008566:	f858 4b04 	ldr.w	r4, [r8], #4
 800856a:	d001      	beq.n	8008570 <_vfiprintf_r+0x41c>
 800856c:	461d      	mov	r5, r3
 800856e:	e7de      	b.n	800852e <_vfiprintf_r+0x3da>
 8008570:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8008574:	d001      	beq.n	800857a <_vfiprintf_r+0x426>
 8008576:	b2a4      	uxth	r4, r4
 8008578:	e7d9      	b.n	800852e <_vfiprintf_r+0x3da>
 800857a:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800857e:	d0d6      	beq.n	800852e <_vfiprintf_r+0x3da>
 8008580:	b2e4      	uxtb	r4, r4
 8008582:	e7f3      	b.n	800856c <_vfiprintf_r+0x418>
 8008584:	f647 0330 	movw	r3, #30768	@ 0x7830
 8008588:	46a8      	mov	r8, r5
 800858a:	2500      	movs	r5, #0
 800858c:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 8008590:	4b03      	ldr	r3, [pc, #12]	@ (80085a0 <_vfiprintf_r+0x44c>)
 8008592:	f858 4b04 	ldr.w	r4, [r8], #4
 8008596:	f04a 0a02 	orr.w	sl, sl, #2
 800859a:	9305      	str	r3, [sp, #20]
 800859c:	2302      	movs	r3, #2
 800859e:	e7c9      	b.n	8008534 <_vfiprintf_r+0x3e0>
 80085a0:	0800b420 	.word	0x0800b420
 80085a4:	46a8      	mov	r8, r5
 80085a6:	2500      	movs	r5, #0
 80085a8:	9b01      	ldr	r3, [sp, #4]
 80085aa:	f858 9b04 	ldr.w	r9, [r8], #4
 80085ae:	1c5c      	adds	r4, r3, #1
 80085b0:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 80085b4:	f000 80d0 	beq.w	8008758 <_vfiprintf_r+0x604>
 80085b8:	461a      	mov	r2, r3
 80085ba:	4629      	mov	r1, r5
 80085bc:	4648      	mov	r0, r9
 80085be:	f000 febb 	bl	8009338 <memchr>
 80085c2:	4604      	mov	r4, r0
 80085c4:	b118      	cbz	r0, 80085ce <_vfiprintf_r+0x47a>
 80085c6:	eba0 0309 	sub.w	r3, r0, r9
 80085ca:	9301      	str	r3, [sp, #4]
 80085cc:	462c      	mov	r4, r5
 80085ce:	9b01      	ldr	r3, [sp, #4]
 80085d0:	42a3      	cmp	r3, r4
 80085d2:	bfb8      	it	lt
 80085d4:	4623      	movlt	r3, r4
 80085d6:	9304      	str	r3, [sp, #16]
 80085d8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80085dc:	b113      	cbz	r3, 80085e4 <_vfiprintf_r+0x490>
 80085de:	9b04      	ldr	r3, [sp, #16]
 80085e0:	3301      	adds	r3, #1
 80085e2:	9304      	str	r3, [sp, #16]
 80085e4:	f01a 0302 	ands.w	r3, sl, #2
 80085e8:	9308      	str	r3, [sp, #32]
 80085ea:	bf1e      	ittt	ne
 80085ec:	9b04      	ldrne	r3, [sp, #16]
 80085ee:	3302      	addne	r3, #2
 80085f0:	9304      	strne	r3, [sp, #16]
 80085f2:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 80085f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80085f8:	d11f      	bne.n	800863a <_vfiprintf_r+0x4e6>
 80085fa:	9b02      	ldr	r3, [sp, #8]
 80085fc:	9a04      	ldr	r2, [sp, #16]
 80085fe:	1a9d      	subs	r5, r3, r2
 8008600:	2d00      	cmp	r5, #0
 8008602:	dd1a      	ble.n	800863a <_vfiprintf_r+0x4e6>
 8008604:	4ba9      	ldr	r3, [pc, #676]	@ (80088ac <_vfiprintf_r+0x758>)
 8008606:	2d10      	cmp	r5, #16
 8008608:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800860c:	f106 0008 	add.w	r0, r6, #8
 8008610:	f102 0201 	add.w	r2, r2, #1
 8008614:	6033      	str	r3, [r6, #0]
 8008616:	f300 814f 	bgt.w	80088b8 <_vfiprintf_r+0x764>
 800861a:	6075      	str	r5, [r6, #4]
 800861c:	2a07      	cmp	r2, #7
 800861e:	440d      	add	r5, r1
 8008620:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8008624:	f340 815d 	ble.w	80088e2 <_vfiprintf_r+0x78e>
 8008628:	4639      	mov	r1, r7
 800862a:	9800      	ldr	r0, [sp, #0]
 800862c:	aa0e      	add	r2, sp, #56	@ 0x38
 800862e:	f7ff fd5f 	bl	80080f0 <__sprint_r>
 8008632:	2800      	cmp	r0, #0
 8008634:	f040 81b9 	bne.w	80089aa <_vfiprintf_r+0x856>
 8008638:	ae11      	add	r6, sp, #68	@ 0x44
 800863a:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 800863e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8008642:	b161      	cbz	r1, 800865e <_vfiprintf_r+0x50a>
 8008644:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 8008648:	6031      	str	r1, [r6, #0]
 800864a:	2101      	movs	r1, #1
 800864c:	3301      	adds	r3, #1
 800864e:	440a      	add	r2, r1
 8008650:	2b07      	cmp	r3, #7
 8008652:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8008656:	6071      	str	r1, [r6, #4]
 8008658:	f300 8145 	bgt.w	80088e6 <_vfiprintf_r+0x792>
 800865c:	3608      	adds	r6, #8
 800865e:	9908      	ldr	r1, [sp, #32]
 8008660:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8008664:	b159      	cbz	r1, 800867e <_vfiprintf_r+0x52a>
 8008666:	a90d      	add	r1, sp, #52	@ 0x34
 8008668:	6031      	str	r1, [r6, #0]
 800866a:	2102      	movs	r1, #2
 800866c:	3301      	adds	r3, #1
 800866e:	440a      	add	r2, r1
 8008670:	2b07      	cmp	r3, #7
 8008672:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8008676:	6071      	str	r1, [r6, #4]
 8008678:	f300 813e 	bgt.w	80088f8 <_vfiprintf_r+0x7a4>
 800867c:	3608      	adds	r6, #8
 800867e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008680:	2b80      	cmp	r3, #128	@ 0x80
 8008682:	d11f      	bne.n	80086c4 <_vfiprintf_r+0x570>
 8008684:	9b02      	ldr	r3, [sp, #8]
 8008686:	9a04      	ldr	r2, [sp, #16]
 8008688:	1a9d      	subs	r5, r3, r2
 800868a:	2d00      	cmp	r5, #0
 800868c:	dd1a      	ble.n	80086c4 <_vfiprintf_r+0x570>
 800868e:	4b88      	ldr	r3, [pc, #544]	@ (80088b0 <_vfiprintf_r+0x75c>)
 8008690:	2d10      	cmp	r5, #16
 8008692:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8008696:	f106 0008 	add.w	r0, r6, #8
 800869a:	f102 0201 	add.w	r2, r2, #1
 800869e:	6033      	str	r3, [r6, #0]
 80086a0:	f300 8133 	bgt.w	800890a <_vfiprintf_r+0x7b6>
 80086a4:	6075      	str	r5, [r6, #4]
 80086a6:	2a07      	cmp	r2, #7
 80086a8:	440d      	add	r5, r1
 80086aa:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 80086ae:	f340 8141 	ble.w	8008934 <_vfiprintf_r+0x7e0>
 80086b2:	4639      	mov	r1, r7
 80086b4:	9800      	ldr	r0, [sp, #0]
 80086b6:	aa0e      	add	r2, sp, #56	@ 0x38
 80086b8:	f7ff fd1a 	bl	80080f0 <__sprint_r>
 80086bc:	2800      	cmp	r0, #0
 80086be:	f040 8174 	bne.w	80089aa <_vfiprintf_r+0x856>
 80086c2:	ae11      	add	r6, sp, #68	@ 0x44
 80086c4:	9b01      	ldr	r3, [sp, #4]
 80086c6:	1ae4      	subs	r4, r4, r3
 80086c8:	2c00      	cmp	r4, #0
 80086ca:	dd1a      	ble.n	8008702 <_vfiprintf_r+0x5ae>
 80086cc:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 80086d0:	4877      	ldr	r0, [pc, #476]	@ (80088b0 <_vfiprintf_r+0x75c>)
 80086d2:	2c10      	cmp	r4, #16
 80086d4:	f103 0301 	add.w	r3, r3, #1
 80086d8:	f106 0108 	add.w	r1, r6, #8
 80086dc:	6030      	str	r0, [r6, #0]
 80086de:	f300 812b 	bgt.w	8008938 <_vfiprintf_r+0x7e4>
 80086e2:	6074      	str	r4, [r6, #4]
 80086e4:	2b07      	cmp	r3, #7
 80086e6:	4414      	add	r4, r2
 80086e8:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 80086ec:	f340 8135 	ble.w	800895a <_vfiprintf_r+0x806>
 80086f0:	4639      	mov	r1, r7
 80086f2:	9800      	ldr	r0, [sp, #0]
 80086f4:	aa0e      	add	r2, sp, #56	@ 0x38
 80086f6:	f7ff fcfb 	bl	80080f0 <__sprint_r>
 80086fa:	2800      	cmp	r0, #0
 80086fc:	f040 8155 	bne.w	80089aa <_vfiprintf_r+0x856>
 8008700:	ae11      	add	r6, sp, #68	@ 0x44
 8008702:	9b01      	ldr	r3, [sp, #4]
 8008704:	9a01      	ldr	r2, [sp, #4]
 8008706:	6073      	str	r3, [r6, #4]
 8008708:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800870a:	f8c6 9000 	str.w	r9, [r6]
 800870e:	4413      	add	r3, r2
 8008710:	9310      	str	r3, [sp, #64]	@ 0x40
 8008712:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008714:	3301      	adds	r3, #1
 8008716:	2b07      	cmp	r3, #7
 8008718:	930f      	str	r3, [sp, #60]	@ 0x3c
 800871a:	f300 8120 	bgt.w	800895e <_vfiprintf_r+0x80a>
 800871e:	f106 0308 	add.w	r3, r6, #8
 8008722:	f01a 0f04 	tst.w	sl, #4
 8008726:	f040 8122 	bne.w	800896e <_vfiprintf_r+0x81a>
 800872a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800872e:	9904      	ldr	r1, [sp, #16]
 8008730:	428a      	cmp	r2, r1
 8008732:	bfac      	ite	ge
 8008734:	189b      	addge	r3, r3, r2
 8008736:	185b      	addlt	r3, r3, r1
 8008738:	9303      	str	r3, [sp, #12]
 800873a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800873c:	b13b      	cbz	r3, 800874e <_vfiprintf_r+0x5fa>
 800873e:	4639      	mov	r1, r7
 8008740:	9800      	ldr	r0, [sp, #0]
 8008742:	aa0e      	add	r2, sp, #56	@ 0x38
 8008744:	f7ff fcd4 	bl	80080f0 <__sprint_r>
 8008748:	2800      	cmp	r0, #0
 800874a:	f040 812e 	bne.w	80089aa <_vfiprintf_r+0x856>
 800874e:	2300      	movs	r3, #0
 8008750:	4645      	mov	r5, r8
 8008752:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008754:	ae11      	add	r6, sp, #68	@ 0x44
 8008756:	e55e      	b.n	8008216 <_vfiprintf_r+0xc2>
 8008758:	4648      	mov	r0, r9
 800875a:	f7f7 fcf9 	bl	8000150 <strlen>
 800875e:	9001      	str	r0, [sp, #4]
 8008760:	e734      	b.n	80085cc <_vfiprintf_r+0x478>
 8008762:	f04a 0a10 	orr.w	sl, sl, #16
 8008766:	f01a 0320 	ands.w	r3, sl, #32
 800876a:	d008      	beq.n	800877e <_vfiprintf_r+0x62a>
 800876c:	3507      	adds	r5, #7
 800876e:	f025 0507 	bic.w	r5, r5, #7
 8008772:	46a8      	mov	r8, r5
 8008774:	686d      	ldr	r5, [r5, #4]
 8008776:	f858 4b08 	ldr.w	r4, [r8], #8
 800877a:	2301      	movs	r3, #1
 800877c:	e6da      	b.n	8008534 <_vfiprintf_r+0x3e0>
 800877e:	46a8      	mov	r8, r5
 8008780:	f01a 0510 	ands.w	r5, sl, #16
 8008784:	f858 4b04 	ldr.w	r4, [r8], #4
 8008788:	d001      	beq.n	800878e <_vfiprintf_r+0x63a>
 800878a:	461d      	mov	r5, r3
 800878c:	e7f5      	b.n	800877a <_vfiprintf_r+0x626>
 800878e:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8008792:	d001      	beq.n	8008798 <_vfiprintf_r+0x644>
 8008794:	b2a4      	uxth	r4, r4
 8008796:	e7f0      	b.n	800877a <_vfiprintf_r+0x626>
 8008798:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800879c:	d0ed      	beq.n	800877a <_vfiprintf_r+0x626>
 800879e:	b2e4      	uxtb	r4, r4
 80087a0:	e7f3      	b.n	800878a <_vfiprintf_r+0x636>
 80087a2:	4a44      	ldr	r2, [pc, #272]	@ (80088b4 <_vfiprintf_r+0x760>)
 80087a4:	e5cc      	b.n	8008340 <_vfiprintf_r+0x1ec>
 80087a6:	46a8      	mov	r8, r5
 80087a8:	f01a 0510 	ands.w	r5, sl, #16
 80087ac:	f858 4b04 	ldr.w	r4, [r8], #4
 80087b0:	d001      	beq.n	80087b6 <_vfiprintf_r+0x662>
 80087b2:	4615      	mov	r5, r2
 80087b4:	e5d0      	b.n	8008358 <_vfiprintf_r+0x204>
 80087b6:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 80087ba:	d001      	beq.n	80087c0 <_vfiprintf_r+0x66c>
 80087bc:	b2a4      	uxth	r4, r4
 80087be:	e5cb      	b.n	8008358 <_vfiprintf_r+0x204>
 80087c0:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 80087c4:	f43f adc8 	beq.w	8008358 <_vfiprintf_r+0x204>
 80087c8:	b2e4      	uxtb	r4, r4
 80087ca:	e7f2      	b.n	80087b2 <_vfiprintf_r+0x65e>
 80087cc:	2c0a      	cmp	r4, #10
 80087ce:	f175 0300 	sbcs.w	r3, r5, #0
 80087d2:	d206      	bcs.n	80087e2 <_vfiprintf_r+0x68e>
 80087d4:	3430      	adds	r4, #48	@ 0x30
 80087d6:	b2e4      	uxtb	r4, r4
 80087d8:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 80087dc:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 80087e0:	e136      	b.n	8008a50 <_vfiprintf_r+0x8fc>
 80087e2:	f04f 0a00 	mov.w	sl, #0
 80087e6:	ab3a      	add	r3, sp, #232	@ 0xe8
 80087e8:	9308      	str	r3, [sp, #32]
 80087ea:	9b04      	ldr	r3, [sp, #16]
 80087ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80087f2:	220a      	movs	r2, #10
 80087f4:	2300      	movs	r3, #0
 80087f6:	4620      	mov	r0, r4
 80087f8:	4629      	mov	r1, r5
 80087fa:	f7f8 f995 	bl	8000b28 <__aeabi_uldivmod>
 80087fe:	460b      	mov	r3, r1
 8008800:	9908      	ldr	r1, [sp, #32]
 8008802:	3230      	adds	r2, #48	@ 0x30
 8008804:	f801 2c01 	strb.w	r2, [r1, #-1]
 8008808:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800880a:	900b      	str	r0, [sp, #44]	@ 0x2c
 800880c:	f101 39ff 	add.w	r9, r1, #4294967295
 8008810:	f10a 0a01 	add.w	sl, sl, #1
 8008814:	b1e2      	cbz	r2, 8008850 <_vfiprintf_r+0x6fc>
 8008816:	9a06      	ldr	r2, [sp, #24]
 8008818:	7812      	ldrb	r2, [r2, #0]
 800881a:	4552      	cmp	r2, sl
 800881c:	d118      	bne.n	8008850 <_vfiprintf_r+0x6fc>
 800881e:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 8008822:	d015      	beq.n	8008850 <_vfiprintf_r+0x6fc>
 8008824:	2c0a      	cmp	r4, #10
 8008826:	f175 0200 	sbcs.w	r2, r5, #0
 800882a:	d311      	bcc.n	8008850 <_vfiprintf_r+0x6fc>
 800882c:	9308      	str	r3, [sp, #32]
 800882e:	9b07      	ldr	r3, [sp, #28]
 8008830:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008832:	eba9 0903 	sub.w	r9, r9, r3
 8008836:	461a      	mov	r2, r3
 8008838:	4648      	mov	r0, r9
 800883a:	f000 fd29 	bl	8009290 <strncpy>
 800883e:	9b06      	ldr	r3, [sp, #24]
 8008840:	785a      	ldrb	r2, [r3, #1]
 8008842:	9b08      	ldr	r3, [sp, #32]
 8008844:	b172      	cbz	r2, 8008864 <_vfiprintf_r+0x710>
 8008846:	f04f 0a00 	mov.w	sl, #0
 800884a:	9a06      	ldr	r2, [sp, #24]
 800884c:	3201      	adds	r2, #1
 800884e:	9206      	str	r2, [sp, #24]
 8008850:	2c0a      	cmp	r4, #10
 8008852:	f175 0500 	sbcs.w	r5, r5, #0
 8008856:	f0c0 80fb 	bcc.w	8008a50 <_vfiprintf_r+0x8fc>
 800885a:	461d      	mov	r5, r3
 800885c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800885e:	f8cd 9020 	str.w	r9, [sp, #32]
 8008862:	e7c6      	b.n	80087f2 <_vfiprintf_r+0x69e>
 8008864:	4692      	mov	sl, r2
 8008866:	e7f3      	b.n	8008850 <_vfiprintf_r+0x6fc>
 8008868:	9a05      	ldr	r2, [sp, #20]
 800886a:	f004 030f 	and.w	r3, r4, #15
 800886e:	5cd3      	ldrb	r3, [r2, r3]
 8008870:	0924      	lsrs	r4, r4, #4
 8008872:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8008876:	092d      	lsrs	r5, r5, #4
 8008878:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800887c:	ea54 0305 	orrs.w	r3, r4, r5
 8008880:	d1f2      	bne.n	8008868 <_vfiprintf_r+0x714>
 8008882:	e0e5      	b.n	8008a50 <_vfiprintf_r+0x8fc>
 8008884:	b923      	cbnz	r3, 8008890 <_vfiprintf_r+0x73c>
 8008886:	f01a 0f01 	tst.w	sl, #1
 800888a:	d001      	beq.n	8008890 <_vfiprintf_r+0x73c>
 800888c:	2430      	movs	r4, #48	@ 0x30
 800888e:	e7a3      	b.n	80087d8 <_vfiprintf_r+0x684>
 8008890:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8008894:	e0dc      	b.n	8008a50 <_vfiprintf_r+0x8fc>
 8008896:	2b00      	cmp	r3, #0
 8008898:	f000 80a8 	beq.w	80089ec <_vfiprintf_r+0x898>
 800889c:	2400      	movs	r4, #0
 800889e:	46a8      	mov	r8, r5
 80088a0:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 80088a4:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 80088a8:	e5e3      	b.n	8008472 <_vfiprintf_r+0x31e>
 80088aa:	bf00      	nop
 80088ac:	0800b494 	.word	0x0800b494
 80088b0:	0800b484 	.word	0x0800b484
 80088b4:	0800b431 	.word	0x0800b431
 80088b8:	f04f 0c10 	mov.w	ip, #16
 80088bc:	2a07      	cmp	r2, #7
 80088be:	4461      	add	r1, ip
 80088c0:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 80088c4:	f8c6 c004 	str.w	ip, [r6, #4]
 80088c8:	dd08      	ble.n	80088dc <_vfiprintf_r+0x788>
 80088ca:	4639      	mov	r1, r7
 80088cc:	9800      	ldr	r0, [sp, #0]
 80088ce:	aa0e      	add	r2, sp, #56	@ 0x38
 80088d0:	f7ff fc0e 	bl	80080f0 <__sprint_r>
 80088d4:	2800      	cmp	r0, #0
 80088d6:	d168      	bne.n	80089aa <_vfiprintf_r+0x856>
 80088d8:	4b61      	ldr	r3, [pc, #388]	@ (8008a60 <_vfiprintf_r+0x90c>)
 80088da:	a811      	add	r0, sp, #68	@ 0x44
 80088dc:	4606      	mov	r6, r0
 80088de:	3d10      	subs	r5, #16
 80088e0:	e691      	b.n	8008606 <_vfiprintf_r+0x4b2>
 80088e2:	4606      	mov	r6, r0
 80088e4:	e6a9      	b.n	800863a <_vfiprintf_r+0x4e6>
 80088e6:	4639      	mov	r1, r7
 80088e8:	9800      	ldr	r0, [sp, #0]
 80088ea:	aa0e      	add	r2, sp, #56	@ 0x38
 80088ec:	f7ff fc00 	bl	80080f0 <__sprint_r>
 80088f0:	2800      	cmp	r0, #0
 80088f2:	d15a      	bne.n	80089aa <_vfiprintf_r+0x856>
 80088f4:	ae11      	add	r6, sp, #68	@ 0x44
 80088f6:	e6b2      	b.n	800865e <_vfiprintf_r+0x50a>
 80088f8:	4639      	mov	r1, r7
 80088fa:	9800      	ldr	r0, [sp, #0]
 80088fc:	aa0e      	add	r2, sp, #56	@ 0x38
 80088fe:	f7ff fbf7 	bl	80080f0 <__sprint_r>
 8008902:	2800      	cmp	r0, #0
 8008904:	d151      	bne.n	80089aa <_vfiprintf_r+0x856>
 8008906:	ae11      	add	r6, sp, #68	@ 0x44
 8008908:	e6b9      	b.n	800867e <_vfiprintf_r+0x52a>
 800890a:	f04f 0c10 	mov.w	ip, #16
 800890e:	2a07      	cmp	r2, #7
 8008910:	4461      	add	r1, ip
 8008912:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8008916:	f8c6 c004 	str.w	ip, [r6, #4]
 800891a:	dd08      	ble.n	800892e <_vfiprintf_r+0x7da>
 800891c:	4639      	mov	r1, r7
 800891e:	9800      	ldr	r0, [sp, #0]
 8008920:	aa0e      	add	r2, sp, #56	@ 0x38
 8008922:	f7ff fbe5 	bl	80080f0 <__sprint_r>
 8008926:	2800      	cmp	r0, #0
 8008928:	d13f      	bne.n	80089aa <_vfiprintf_r+0x856>
 800892a:	4b4e      	ldr	r3, [pc, #312]	@ (8008a64 <_vfiprintf_r+0x910>)
 800892c:	a811      	add	r0, sp, #68	@ 0x44
 800892e:	4606      	mov	r6, r0
 8008930:	3d10      	subs	r5, #16
 8008932:	e6ad      	b.n	8008690 <_vfiprintf_r+0x53c>
 8008934:	4606      	mov	r6, r0
 8008936:	e6c5      	b.n	80086c4 <_vfiprintf_r+0x570>
 8008938:	2010      	movs	r0, #16
 800893a:	2b07      	cmp	r3, #7
 800893c:	4402      	add	r2, r0
 800893e:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8008942:	6070      	str	r0, [r6, #4]
 8008944:	dd06      	ble.n	8008954 <_vfiprintf_r+0x800>
 8008946:	4639      	mov	r1, r7
 8008948:	9800      	ldr	r0, [sp, #0]
 800894a:	aa0e      	add	r2, sp, #56	@ 0x38
 800894c:	f7ff fbd0 	bl	80080f0 <__sprint_r>
 8008950:	bb58      	cbnz	r0, 80089aa <_vfiprintf_r+0x856>
 8008952:	a911      	add	r1, sp, #68	@ 0x44
 8008954:	460e      	mov	r6, r1
 8008956:	3c10      	subs	r4, #16
 8008958:	e6b8      	b.n	80086cc <_vfiprintf_r+0x578>
 800895a:	460e      	mov	r6, r1
 800895c:	e6d1      	b.n	8008702 <_vfiprintf_r+0x5ae>
 800895e:	4639      	mov	r1, r7
 8008960:	9800      	ldr	r0, [sp, #0]
 8008962:	aa0e      	add	r2, sp, #56	@ 0x38
 8008964:	f7ff fbc4 	bl	80080f0 <__sprint_r>
 8008968:	b9f8      	cbnz	r0, 80089aa <_vfiprintf_r+0x856>
 800896a:	ab11      	add	r3, sp, #68	@ 0x44
 800896c:	e6d9      	b.n	8008722 <_vfiprintf_r+0x5ce>
 800896e:	9a02      	ldr	r2, [sp, #8]
 8008970:	9904      	ldr	r1, [sp, #16]
 8008972:	1a54      	subs	r4, r2, r1
 8008974:	2c00      	cmp	r4, #0
 8008976:	f77f aed8 	ble.w	800872a <_vfiprintf_r+0x5d6>
 800897a:	2610      	movs	r6, #16
 800897c:	4d38      	ldr	r5, [pc, #224]	@ (8008a60 <_vfiprintf_r+0x90c>)
 800897e:	2c10      	cmp	r4, #16
 8008980:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8008984:	601d      	str	r5, [r3, #0]
 8008986:	f102 0201 	add.w	r2, r2, #1
 800898a:	dc1d      	bgt.n	80089c8 <_vfiprintf_r+0x874>
 800898c:	605c      	str	r4, [r3, #4]
 800898e:	2a07      	cmp	r2, #7
 8008990:	440c      	add	r4, r1
 8008992:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 8008996:	f77f aec8 	ble.w	800872a <_vfiprintf_r+0x5d6>
 800899a:	4639      	mov	r1, r7
 800899c:	9800      	ldr	r0, [sp, #0]
 800899e:	aa0e      	add	r2, sp, #56	@ 0x38
 80089a0:	f7ff fba6 	bl	80080f0 <__sprint_r>
 80089a4:	2800      	cmp	r0, #0
 80089a6:	f43f aec0 	beq.w	800872a <_vfiprintf_r+0x5d6>
 80089aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089ac:	07d9      	lsls	r1, r3, #31
 80089ae:	d405      	bmi.n	80089bc <_vfiprintf_r+0x868>
 80089b0:	89bb      	ldrh	r3, [r7, #12]
 80089b2:	059a      	lsls	r2, r3, #22
 80089b4:	d402      	bmi.n	80089bc <_vfiprintf_r+0x868>
 80089b6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80089b8:	f7fc fe5f 	bl	800567a <__retarget_lock_release_recursive>
 80089bc:	89bb      	ldrh	r3, [r7, #12]
 80089be:	065b      	lsls	r3, r3, #25
 80089c0:	f57f abf9 	bpl.w	80081b6 <_vfiprintf_r+0x62>
 80089c4:	f7ff bbf4 	b.w	80081b0 <_vfiprintf_r+0x5c>
 80089c8:	3110      	adds	r1, #16
 80089ca:	2a07      	cmp	r2, #7
 80089cc:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 80089d0:	605e      	str	r6, [r3, #4]
 80089d2:	dc02      	bgt.n	80089da <_vfiprintf_r+0x886>
 80089d4:	3308      	adds	r3, #8
 80089d6:	3c10      	subs	r4, #16
 80089d8:	e7d1      	b.n	800897e <_vfiprintf_r+0x82a>
 80089da:	4639      	mov	r1, r7
 80089dc:	9800      	ldr	r0, [sp, #0]
 80089de:	aa0e      	add	r2, sp, #56	@ 0x38
 80089e0:	f7ff fb86 	bl	80080f0 <__sprint_r>
 80089e4:	2800      	cmp	r0, #0
 80089e6:	d1e0      	bne.n	80089aa <_vfiprintf_r+0x856>
 80089e8:	ab11      	add	r3, sp, #68	@ 0x44
 80089ea:	e7f4      	b.n	80089d6 <_vfiprintf_r+0x882>
 80089ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80089ee:	b913      	cbnz	r3, 80089f6 <_vfiprintf_r+0x8a2>
 80089f0:	2300      	movs	r3, #0
 80089f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80089f4:	e7d9      	b.n	80089aa <_vfiprintf_r+0x856>
 80089f6:	4639      	mov	r1, r7
 80089f8:	9800      	ldr	r0, [sp, #0]
 80089fa:	aa0e      	add	r2, sp, #56	@ 0x38
 80089fc:	f7ff fb78 	bl	80080f0 <__sprint_r>
 8008a00:	2800      	cmp	r0, #0
 8008a02:	d0f5      	beq.n	80089f0 <_vfiprintf_r+0x89c>
 8008a04:	e7d1      	b.n	80089aa <_vfiprintf_r+0x856>
 8008a06:	ea54 0205 	orrs.w	r2, r4, r5
 8008a0a:	f8cd a010 	str.w	sl, [sp, #16]
 8008a0e:	f43f ada3 	beq.w	8008558 <_vfiprintf_r+0x404>
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	f43f aeda 	beq.w	80087cc <_vfiprintf_r+0x678>
 8008a18:	2b02      	cmp	r3, #2
 8008a1a:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8008a1e:	f43f af23 	beq.w	8008868 <_vfiprintf_r+0x714>
 8008a22:	f004 0307 	and.w	r3, r4, #7
 8008a26:	08e4      	lsrs	r4, r4, #3
 8008a28:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8008a2c:	08ed      	lsrs	r5, r5, #3
 8008a2e:	3330      	adds	r3, #48	@ 0x30
 8008a30:	ea54 0105 	orrs.w	r1, r4, r5
 8008a34:	464a      	mov	r2, r9
 8008a36:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008a3a:	d1f2      	bne.n	8008a22 <_vfiprintf_r+0x8ce>
 8008a3c:	9904      	ldr	r1, [sp, #16]
 8008a3e:	07c8      	lsls	r0, r1, #31
 8008a40:	d506      	bpl.n	8008a50 <_vfiprintf_r+0x8fc>
 8008a42:	2b30      	cmp	r3, #48	@ 0x30
 8008a44:	d004      	beq.n	8008a50 <_vfiprintf_r+0x8fc>
 8008a46:	2330      	movs	r3, #48	@ 0x30
 8008a48:	f809 3c01 	strb.w	r3, [r9, #-1]
 8008a4c:	f1a2 0902 	sub.w	r9, r2, #2
 8008a50:	ab3a      	add	r3, sp, #232	@ 0xe8
 8008a52:	eba3 0309 	sub.w	r3, r3, r9
 8008a56:	9c01      	ldr	r4, [sp, #4]
 8008a58:	f8dd a010 	ldr.w	sl, [sp, #16]
 8008a5c:	9301      	str	r3, [sp, #4]
 8008a5e:	e5b6      	b.n	80085ce <_vfiprintf_r+0x47a>
 8008a60:	0800b494 	.word	0x0800b494
 8008a64:	0800b484 	.word	0x0800b484

08008a68 <__sbprintf>:
 8008a68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a6a:	461f      	mov	r7, r3
 8008a6c:	898b      	ldrh	r3, [r1, #12]
 8008a6e:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8008a72:	f023 0302 	bic.w	r3, r3, #2
 8008a76:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008a7a:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8008a7c:	4615      	mov	r5, r2
 8008a7e:	9319      	str	r3, [sp, #100]	@ 0x64
 8008a80:	89cb      	ldrh	r3, [r1, #14]
 8008a82:	4606      	mov	r6, r0
 8008a84:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008a88:	69cb      	ldr	r3, [r1, #28]
 8008a8a:	a816      	add	r0, sp, #88	@ 0x58
 8008a8c:	9307      	str	r3, [sp, #28]
 8008a8e:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8008a90:	460c      	mov	r4, r1
 8008a92:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a94:	ab1a      	add	r3, sp, #104	@ 0x68
 8008a96:	9300      	str	r3, [sp, #0]
 8008a98:	9304      	str	r3, [sp, #16]
 8008a9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a9e:	9302      	str	r3, [sp, #8]
 8008aa0:	9305      	str	r3, [sp, #20]
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	9306      	str	r3, [sp, #24]
 8008aa6:	f7fc fde5 	bl	8005674 <__retarget_lock_init_recursive>
 8008aaa:	462a      	mov	r2, r5
 8008aac:	463b      	mov	r3, r7
 8008aae:	4669      	mov	r1, sp
 8008ab0:	4630      	mov	r0, r6
 8008ab2:	f7ff fb4f 	bl	8008154 <_vfiprintf_r>
 8008ab6:	1e05      	subs	r5, r0, #0
 8008ab8:	db07      	blt.n	8008aca <__sbprintf+0x62>
 8008aba:	4669      	mov	r1, sp
 8008abc:	4630      	mov	r0, r6
 8008abe:	f000 f8ed 	bl	8008c9c <_fflush_r>
 8008ac2:	2800      	cmp	r0, #0
 8008ac4:	bf18      	it	ne
 8008ac6:	f04f 35ff 	movne.w	r5, #4294967295
 8008aca:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008ace:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8008ad0:	065b      	lsls	r3, r3, #25
 8008ad2:	bf42      	ittt	mi
 8008ad4:	89a3      	ldrhmi	r3, [r4, #12]
 8008ad6:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 8008ada:	81a3      	strhmi	r3, [r4, #12]
 8008adc:	f7fc fdcb 	bl	8005676 <__retarget_lock_close_recursive>
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 8008ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008ae8 <_fclose_r>:
 8008ae8:	b570      	push	{r4, r5, r6, lr}
 8008aea:	4605      	mov	r5, r0
 8008aec:	460c      	mov	r4, r1
 8008aee:	b1b1      	cbz	r1, 8008b1e <_fclose_r+0x36>
 8008af0:	b118      	cbz	r0, 8008afa <_fclose_r+0x12>
 8008af2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8008af4:	b90b      	cbnz	r3, 8008afa <_fclose_r+0x12>
 8008af6:	f7fc fb77 	bl	80051e8 <__sinit>
 8008afa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008afc:	07de      	lsls	r6, r3, #31
 8008afe:	d405      	bmi.n	8008b0c <_fclose_r+0x24>
 8008b00:	89a3      	ldrh	r3, [r4, #12]
 8008b02:	0598      	lsls	r0, r3, #22
 8008b04:	d402      	bmi.n	8008b0c <_fclose_r+0x24>
 8008b06:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b08:	f7fc fdb6 	bl	8005678 <__retarget_lock_acquire_recursive>
 8008b0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b10:	b943      	cbnz	r3, 8008b24 <_fclose_r+0x3c>
 8008b12:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b14:	07d9      	lsls	r1, r3, #31
 8008b16:	d402      	bmi.n	8008b1e <_fclose_r+0x36>
 8008b18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b1a:	f7fc fdae 	bl	800567a <__retarget_lock_release_recursive>
 8008b1e:	2600      	movs	r6, #0
 8008b20:	4630      	mov	r0, r6
 8008b22:	bd70      	pop	{r4, r5, r6, pc}
 8008b24:	4621      	mov	r1, r4
 8008b26:	4628      	mov	r0, r5
 8008b28:	f000 f834 	bl	8008b94 <__sflush_r>
 8008b2c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008b2e:	4606      	mov	r6, r0
 8008b30:	b133      	cbz	r3, 8008b40 <_fclose_r+0x58>
 8008b32:	4628      	mov	r0, r5
 8008b34:	69e1      	ldr	r1, [r4, #28]
 8008b36:	4798      	blx	r3
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	bfb8      	it	lt
 8008b3c:	f04f 36ff 	movlt.w	r6, #4294967295
 8008b40:	89a3      	ldrh	r3, [r4, #12]
 8008b42:	061a      	lsls	r2, r3, #24
 8008b44:	d503      	bpl.n	8008b4e <_fclose_r+0x66>
 8008b46:	4628      	mov	r0, r5
 8008b48:	6921      	ldr	r1, [r4, #16]
 8008b4a:	f7fc fe09 	bl	8005760 <_free_r>
 8008b4e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008b50:	b141      	cbz	r1, 8008b64 <_fclose_r+0x7c>
 8008b52:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8008b56:	4299      	cmp	r1, r3
 8008b58:	d002      	beq.n	8008b60 <_fclose_r+0x78>
 8008b5a:	4628      	mov	r0, r5
 8008b5c:	f7fc fe00 	bl	8005760 <_free_r>
 8008b60:	2300      	movs	r3, #0
 8008b62:	6323      	str	r3, [r4, #48]	@ 0x30
 8008b64:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008b66:	b121      	cbz	r1, 8008b72 <_fclose_r+0x8a>
 8008b68:	4628      	mov	r0, r5
 8008b6a:	f7fc fdf9 	bl	8005760 <_free_r>
 8008b6e:	2300      	movs	r3, #0
 8008b70:	6463      	str	r3, [r4, #68]	@ 0x44
 8008b72:	f7fc fb2d 	bl	80051d0 <__sfp_lock_acquire>
 8008b76:	2300      	movs	r3, #0
 8008b78:	81a3      	strh	r3, [r4, #12]
 8008b7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b7c:	07db      	lsls	r3, r3, #31
 8008b7e:	d402      	bmi.n	8008b86 <_fclose_r+0x9e>
 8008b80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b82:	f7fc fd7a 	bl	800567a <__retarget_lock_release_recursive>
 8008b86:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b88:	f7fc fd75 	bl	8005676 <__retarget_lock_close_recursive>
 8008b8c:	f7fc fb26 	bl	80051dc <__sfp_lock_release>
 8008b90:	e7c6      	b.n	8008b20 <_fclose_r+0x38>
	...

08008b94 <__sflush_r>:
 8008b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b96:	4605      	mov	r5, r0
 8008b98:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8008b9c:	460c      	mov	r4, r1
 8008b9e:	0706      	lsls	r6, r0, #28
 8008ba0:	d457      	bmi.n	8008c52 <__sflush_r+0xbe>
 8008ba2:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 8008ba6:	818b      	strh	r3, [r1, #12]
 8008ba8:	684b      	ldr	r3, [r1, #4]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	dc02      	bgt.n	8008bb4 <__sflush_r+0x20>
 8008bae:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	dd4c      	ble.n	8008c4e <__sflush_r+0xba>
 8008bb4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008bb6:	2e00      	cmp	r6, #0
 8008bb8:	d049      	beq.n	8008c4e <__sflush_r+0xba>
 8008bba:	2300      	movs	r3, #0
 8008bbc:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 8008bc0:	682f      	ldr	r7, [r5, #0]
 8008bc2:	69e1      	ldr	r1, [r4, #28]
 8008bc4:	602b      	str	r3, [r5, #0]
 8008bc6:	d034      	beq.n	8008c32 <__sflush_r+0x9e>
 8008bc8:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8008bca:	89a3      	ldrh	r3, [r4, #12]
 8008bcc:	0759      	lsls	r1, r3, #29
 8008bce:	d505      	bpl.n	8008bdc <__sflush_r+0x48>
 8008bd0:	6863      	ldr	r3, [r4, #4]
 8008bd2:	1ad2      	subs	r2, r2, r3
 8008bd4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008bd6:	b10b      	cbz	r3, 8008bdc <__sflush_r+0x48>
 8008bd8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008bda:	1ad2      	subs	r2, r2, r3
 8008bdc:	2300      	movs	r3, #0
 8008bde:	4628      	mov	r0, r5
 8008be0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008be2:	69e1      	ldr	r1, [r4, #28]
 8008be4:	47b0      	blx	r6
 8008be6:	1c43      	adds	r3, r0, #1
 8008be8:	d106      	bne.n	8008bf8 <__sflush_r+0x64>
 8008bea:	682a      	ldr	r2, [r5, #0]
 8008bec:	2a1d      	cmp	r2, #29
 8008bee:	d847      	bhi.n	8008c80 <__sflush_r+0xec>
 8008bf0:	4b29      	ldr	r3, [pc, #164]	@ (8008c98 <__sflush_r+0x104>)
 8008bf2:	4113      	asrs	r3, r2
 8008bf4:	07de      	lsls	r6, r3, #31
 8008bf6:	d443      	bmi.n	8008c80 <__sflush_r+0xec>
 8008bf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bfc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008c00:	81a2      	strh	r2, [r4, #12]
 8008c02:	2200      	movs	r2, #0
 8008c04:	6062      	str	r2, [r4, #4]
 8008c06:	6922      	ldr	r2, [r4, #16]
 8008c08:	04d9      	lsls	r1, r3, #19
 8008c0a:	6022      	str	r2, [r4, #0]
 8008c0c:	d504      	bpl.n	8008c18 <__sflush_r+0x84>
 8008c0e:	1c42      	adds	r2, r0, #1
 8008c10:	d101      	bne.n	8008c16 <__sflush_r+0x82>
 8008c12:	682b      	ldr	r3, [r5, #0]
 8008c14:	b903      	cbnz	r3, 8008c18 <__sflush_r+0x84>
 8008c16:	6520      	str	r0, [r4, #80]	@ 0x50
 8008c18:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008c1a:	602f      	str	r7, [r5, #0]
 8008c1c:	b1b9      	cbz	r1, 8008c4e <__sflush_r+0xba>
 8008c1e:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8008c22:	4299      	cmp	r1, r3
 8008c24:	d002      	beq.n	8008c2c <__sflush_r+0x98>
 8008c26:	4628      	mov	r0, r5
 8008c28:	f7fc fd9a 	bl	8005760 <_free_r>
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	6323      	str	r3, [r4, #48]	@ 0x30
 8008c30:	e00d      	b.n	8008c4e <__sflush_r+0xba>
 8008c32:	2301      	movs	r3, #1
 8008c34:	4628      	mov	r0, r5
 8008c36:	47b0      	blx	r6
 8008c38:	4602      	mov	r2, r0
 8008c3a:	1c50      	adds	r0, r2, #1
 8008c3c:	d1c5      	bne.n	8008bca <__sflush_r+0x36>
 8008c3e:	682b      	ldr	r3, [r5, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d0c2      	beq.n	8008bca <__sflush_r+0x36>
 8008c44:	2b1d      	cmp	r3, #29
 8008c46:	d001      	beq.n	8008c4c <__sflush_r+0xb8>
 8008c48:	2b16      	cmp	r3, #22
 8008c4a:	d119      	bne.n	8008c80 <__sflush_r+0xec>
 8008c4c:	602f      	str	r7, [r5, #0]
 8008c4e:	2000      	movs	r0, #0
 8008c50:	e01d      	b.n	8008c8e <__sflush_r+0xfa>
 8008c52:	690f      	ldr	r7, [r1, #16]
 8008c54:	2f00      	cmp	r7, #0
 8008c56:	d0fa      	beq.n	8008c4e <__sflush_r+0xba>
 8008c58:	0783      	lsls	r3, r0, #30
 8008c5a:	bf18      	it	ne
 8008c5c:	2300      	movne	r3, #0
 8008c5e:	680e      	ldr	r6, [r1, #0]
 8008c60:	bf08      	it	eq
 8008c62:	694b      	ldreq	r3, [r1, #20]
 8008c64:	1bf6      	subs	r6, r6, r7
 8008c66:	600f      	str	r7, [r1, #0]
 8008c68:	608b      	str	r3, [r1, #8]
 8008c6a:	2e00      	cmp	r6, #0
 8008c6c:	ddef      	ble.n	8008c4e <__sflush_r+0xba>
 8008c6e:	4633      	mov	r3, r6
 8008c70:	463a      	mov	r2, r7
 8008c72:	4628      	mov	r0, r5
 8008c74:	69e1      	ldr	r1, [r4, #28]
 8008c76:	f8d4 c024 	ldr.w	ip, [r4, #36]	@ 0x24
 8008c7a:	47e0      	blx	ip
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	dc07      	bgt.n	8008c90 <__sflush_r+0xfc>
 8008c80:	f04f 30ff 	mov.w	r0, #4294967295
 8008c84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c8c:	81a3      	strh	r3, [r4, #12]
 8008c8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c90:	4407      	add	r7, r0
 8008c92:	1a36      	subs	r6, r6, r0
 8008c94:	e7e9      	b.n	8008c6a <__sflush_r+0xd6>
 8008c96:	bf00      	nop
 8008c98:	dfbffffe 	.word	0xdfbffffe

08008c9c <_fflush_r>:
 8008c9c:	b538      	push	{r3, r4, r5, lr}
 8008c9e:	460c      	mov	r4, r1
 8008ca0:	4605      	mov	r5, r0
 8008ca2:	b118      	cbz	r0, 8008cac <_fflush_r+0x10>
 8008ca4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8008ca6:	b90b      	cbnz	r3, 8008cac <_fflush_r+0x10>
 8008ca8:	f7fc fa9e 	bl	80051e8 <__sinit>
 8008cac:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8008cb0:	b1b8      	cbz	r0, 8008ce2 <_fflush_r+0x46>
 8008cb2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008cb4:	07db      	lsls	r3, r3, #31
 8008cb6:	d404      	bmi.n	8008cc2 <_fflush_r+0x26>
 8008cb8:	0581      	lsls	r1, r0, #22
 8008cba:	d402      	bmi.n	8008cc2 <_fflush_r+0x26>
 8008cbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cbe:	f7fc fcdb 	bl	8005678 <__retarget_lock_acquire_recursive>
 8008cc2:	4628      	mov	r0, r5
 8008cc4:	4621      	mov	r1, r4
 8008cc6:	f7ff ff65 	bl	8008b94 <__sflush_r>
 8008cca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008ccc:	4605      	mov	r5, r0
 8008cce:	07da      	lsls	r2, r3, #31
 8008cd0:	d405      	bmi.n	8008cde <_fflush_r+0x42>
 8008cd2:	89a3      	ldrh	r3, [r4, #12]
 8008cd4:	059b      	lsls	r3, r3, #22
 8008cd6:	d402      	bmi.n	8008cde <_fflush_r+0x42>
 8008cd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cda:	f7fc fcce 	bl	800567a <__retarget_lock_release_recursive>
 8008cde:	4628      	mov	r0, r5
 8008ce0:	bd38      	pop	{r3, r4, r5, pc}
 8008ce2:	4605      	mov	r5, r0
 8008ce4:	e7fb      	b.n	8008cde <_fflush_r+0x42>
	...

08008ce8 <__sfvwrite_r>:
 8008ce8:	6893      	ldr	r3, [r2, #8]
 8008cea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cee:	4606      	mov	r6, r0
 8008cf0:	460c      	mov	r4, r1
 8008cf2:	4691      	mov	r9, r2
 8008cf4:	b91b      	cbnz	r3, 8008cfe <__sfvwrite_r+0x16>
 8008cf6:	2000      	movs	r0, #0
 8008cf8:	b003      	add	sp, #12
 8008cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cfe:	898b      	ldrh	r3, [r1, #12]
 8008d00:	0718      	lsls	r0, r3, #28
 8008d02:	d550      	bpl.n	8008da6 <__sfvwrite_r+0xbe>
 8008d04:	690b      	ldr	r3, [r1, #16]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d04d      	beq.n	8008da6 <__sfvwrite_r+0xbe>
 8008d0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d0e:	f8d9 8000 	ldr.w	r8, [r9]
 8008d12:	f013 0702 	ands.w	r7, r3, #2
 8008d16:	d16b      	bne.n	8008df0 <__sfvwrite_r+0x108>
 8008d18:	f013 0301 	ands.w	r3, r3, #1
 8008d1c:	f000 809c 	beq.w	8008e58 <__sfvwrite_r+0x170>
 8008d20:	4638      	mov	r0, r7
 8008d22:	46ba      	mov	sl, r7
 8008d24:	46bb      	mov	fp, r7
 8008d26:	f1bb 0f00 	cmp.w	fp, #0
 8008d2a:	f000 8103 	beq.w	8008f34 <__sfvwrite_r+0x24c>
 8008d2e:	b950      	cbnz	r0, 8008d46 <__sfvwrite_r+0x5e>
 8008d30:	465a      	mov	r2, fp
 8008d32:	210a      	movs	r1, #10
 8008d34:	4650      	mov	r0, sl
 8008d36:	f000 faff 	bl	8009338 <memchr>
 8008d3a:	2800      	cmp	r0, #0
 8008d3c:	f000 8100 	beq.w	8008f40 <__sfvwrite_r+0x258>
 8008d40:	3001      	adds	r0, #1
 8008d42:	eba0 070a 	sub.w	r7, r0, sl
 8008d46:	6820      	ldr	r0, [r4, #0]
 8008d48:	6921      	ldr	r1, [r4, #16]
 8008d4a:	455f      	cmp	r7, fp
 8008d4c:	463a      	mov	r2, r7
 8008d4e:	bf28      	it	cs
 8008d50:	465a      	movcs	r2, fp
 8008d52:	4288      	cmp	r0, r1
 8008d54:	68a5      	ldr	r5, [r4, #8]
 8008d56:	6963      	ldr	r3, [r4, #20]
 8008d58:	f240 80f5 	bls.w	8008f46 <__sfvwrite_r+0x25e>
 8008d5c:	441d      	add	r5, r3
 8008d5e:	42aa      	cmp	r2, r5
 8008d60:	f340 80f1 	ble.w	8008f46 <__sfvwrite_r+0x25e>
 8008d64:	4651      	mov	r1, sl
 8008d66:	462a      	mov	r2, r5
 8008d68:	f000 fa78 	bl	800925c <memmove>
 8008d6c:	6823      	ldr	r3, [r4, #0]
 8008d6e:	4621      	mov	r1, r4
 8008d70:	442b      	add	r3, r5
 8008d72:	4630      	mov	r0, r6
 8008d74:	6023      	str	r3, [r4, #0]
 8008d76:	f7ff ff91 	bl	8008c9c <_fflush_r>
 8008d7a:	2800      	cmp	r0, #0
 8008d7c:	d167      	bne.n	8008e4e <__sfvwrite_r+0x166>
 8008d7e:	1b7f      	subs	r7, r7, r5
 8008d80:	f040 80f9 	bne.w	8008f76 <__sfvwrite_r+0x28e>
 8008d84:	4621      	mov	r1, r4
 8008d86:	4630      	mov	r0, r6
 8008d88:	f7ff ff88 	bl	8008c9c <_fflush_r>
 8008d8c:	2800      	cmp	r0, #0
 8008d8e:	d15e      	bne.n	8008e4e <__sfvwrite_r+0x166>
 8008d90:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008d94:	44aa      	add	sl, r5
 8008d96:	1b5b      	subs	r3, r3, r5
 8008d98:	ebab 0b05 	sub.w	fp, fp, r5
 8008d9c:	f8c9 3008 	str.w	r3, [r9, #8]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d1c0      	bne.n	8008d26 <__sfvwrite_r+0x3e>
 8008da4:	e7a7      	b.n	8008cf6 <__sfvwrite_r+0xe>
 8008da6:	4621      	mov	r1, r4
 8008da8:	4630      	mov	r0, r6
 8008daa:	f000 f997 	bl	80090dc <__swsetup_r>
 8008dae:	2800      	cmp	r0, #0
 8008db0:	d0ab      	beq.n	8008d0a <__sfvwrite_r+0x22>
 8008db2:	f04f 30ff 	mov.w	r0, #4294967295
 8008db6:	e79f      	b.n	8008cf8 <__sfvwrite_r+0x10>
 8008db8:	e9d8 a500 	ldrd	sl, r5, [r8]
 8008dbc:	f108 0808 	add.w	r8, r8, #8
 8008dc0:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 8008dc4:	69e1      	ldr	r1, [r4, #28]
 8008dc6:	2d00      	cmp	r5, #0
 8008dc8:	d0f6      	beq.n	8008db8 <__sfvwrite_r+0xd0>
 8008dca:	42bd      	cmp	r5, r7
 8008dcc:	462b      	mov	r3, r5
 8008dce:	4652      	mov	r2, sl
 8008dd0:	bf28      	it	cs
 8008dd2:	463b      	movcs	r3, r7
 8008dd4:	4630      	mov	r0, r6
 8008dd6:	47d8      	blx	fp
 8008dd8:	2800      	cmp	r0, #0
 8008dda:	dd38      	ble.n	8008e4e <__sfvwrite_r+0x166>
 8008ddc:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008de0:	4482      	add	sl, r0
 8008de2:	1a1b      	subs	r3, r3, r0
 8008de4:	1a2d      	subs	r5, r5, r0
 8008de6:	f8c9 3008 	str.w	r3, [r9, #8]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d1e8      	bne.n	8008dc0 <__sfvwrite_r+0xd8>
 8008dee:	e782      	b.n	8008cf6 <__sfvwrite_r+0xe>
 8008df0:	f04f 0a00 	mov.w	sl, #0
 8008df4:	4f61      	ldr	r7, [pc, #388]	@ (8008f7c <__sfvwrite_r+0x294>)
 8008df6:	4655      	mov	r5, sl
 8008df8:	e7e2      	b.n	8008dc0 <__sfvwrite_r+0xd8>
 8008dfa:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8008dfe:	f108 0808 	add.w	r8, r8, #8
 8008e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e06:	6820      	ldr	r0, [r4, #0]
 8008e08:	68a2      	ldr	r2, [r4, #8]
 8008e0a:	f1ba 0f00 	cmp.w	sl, #0
 8008e0e:	d0f4      	beq.n	8008dfa <__sfvwrite_r+0x112>
 8008e10:	0599      	lsls	r1, r3, #22
 8008e12:	d563      	bpl.n	8008edc <__sfvwrite_r+0x1f4>
 8008e14:	4552      	cmp	r2, sl
 8008e16:	d836      	bhi.n	8008e86 <__sfvwrite_r+0x19e>
 8008e18:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 8008e1c:	d033      	beq.n	8008e86 <__sfvwrite_r+0x19e>
 8008e1e:	6921      	ldr	r1, [r4, #16]
 8008e20:	6965      	ldr	r5, [r4, #20]
 8008e22:	eba0 0b01 	sub.w	fp, r0, r1
 8008e26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e2a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008e2e:	f10b 0201 	add.w	r2, fp, #1
 8008e32:	106d      	asrs	r5, r5, #1
 8008e34:	4452      	add	r2, sl
 8008e36:	4295      	cmp	r5, r2
 8008e38:	bf38      	it	cc
 8008e3a:	4615      	movcc	r5, r2
 8008e3c:	055b      	lsls	r3, r3, #21
 8008e3e:	d53d      	bpl.n	8008ebc <__sfvwrite_r+0x1d4>
 8008e40:	4629      	mov	r1, r5
 8008e42:	4630      	mov	r0, r6
 8008e44:	f7fb fefe 	bl	8004c44 <_malloc_r>
 8008e48:	b948      	cbnz	r0, 8008e5e <__sfvwrite_r+0x176>
 8008e4a:	230c      	movs	r3, #12
 8008e4c:	6033      	str	r3, [r6, #0]
 8008e4e:	89a3      	ldrh	r3, [r4, #12]
 8008e50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e54:	81a3      	strh	r3, [r4, #12]
 8008e56:	e7ac      	b.n	8008db2 <__sfvwrite_r+0xca>
 8008e58:	461f      	mov	r7, r3
 8008e5a:	469a      	mov	sl, r3
 8008e5c:	e7d1      	b.n	8008e02 <__sfvwrite_r+0x11a>
 8008e5e:	465a      	mov	r2, fp
 8008e60:	6921      	ldr	r1, [r4, #16]
 8008e62:	9001      	str	r0, [sp, #4]
 8008e64:	f000 fa76 	bl	8009354 <memcpy>
 8008e68:	89a2      	ldrh	r2, [r4, #12]
 8008e6a:	9b01      	ldr	r3, [sp, #4]
 8008e6c:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8008e70:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008e74:	81a2      	strh	r2, [r4, #12]
 8008e76:	4652      	mov	r2, sl
 8008e78:	6123      	str	r3, [r4, #16]
 8008e7a:	6165      	str	r5, [r4, #20]
 8008e7c:	445b      	add	r3, fp
 8008e7e:	eba5 050b 	sub.w	r5, r5, fp
 8008e82:	6023      	str	r3, [r4, #0]
 8008e84:	60a5      	str	r5, [r4, #8]
 8008e86:	4552      	cmp	r2, sl
 8008e88:	bf28      	it	cs
 8008e8a:	4652      	movcs	r2, sl
 8008e8c:	4655      	mov	r5, sl
 8008e8e:	4639      	mov	r1, r7
 8008e90:	6820      	ldr	r0, [r4, #0]
 8008e92:	9201      	str	r2, [sp, #4]
 8008e94:	f000 f9e2 	bl	800925c <memmove>
 8008e98:	68a3      	ldr	r3, [r4, #8]
 8008e9a:	9a01      	ldr	r2, [sp, #4]
 8008e9c:	1a9b      	subs	r3, r3, r2
 8008e9e:	60a3      	str	r3, [r4, #8]
 8008ea0:	6823      	ldr	r3, [r4, #0]
 8008ea2:	4413      	add	r3, r2
 8008ea4:	6023      	str	r3, [r4, #0]
 8008ea6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008eaa:	442f      	add	r7, r5
 8008eac:	1b5b      	subs	r3, r3, r5
 8008eae:	ebaa 0a05 	sub.w	sl, sl, r5
 8008eb2:	f8c9 3008 	str.w	r3, [r9, #8]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d1a3      	bne.n	8008e02 <__sfvwrite_r+0x11a>
 8008eba:	e71c      	b.n	8008cf6 <__sfvwrite_r+0xe>
 8008ebc:	462a      	mov	r2, r5
 8008ebe:	4630      	mov	r0, r6
 8008ec0:	f001 fc42 	bl	800a748 <_realloc_r>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	d1d5      	bne.n	8008e76 <__sfvwrite_r+0x18e>
 8008eca:	4630      	mov	r0, r6
 8008ecc:	6921      	ldr	r1, [r4, #16]
 8008ece:	f7fc fc47 	bl	8005760 <_free_r>
 8008ed2:	89a3      	ldrh	r3, [r4, #12]
 8008ed4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ed8:	81a3      	strh	r3, [r4, #12]
 8008eda:	e7b6      	b.n	8008e4a <__sfvwrite_r+0x162>
 8008edc:	6923      	ldr	r3, [r4, #16]
 8008ede:	4283      	cmp	r3, r0
 8008ee0:	d302      	bcc.n	8008ee8 <__sfvwrite_r+0x200>
 8008ee2:	6961      	ldr	r1, [r4, #20]
 8008ee4:	4551      	cmp	r1, sl
 8008ee6:	d915      	bls.n	8008f14 <__sfvwrite_r+0x22c>
 8008ee8:	4552      	cmp	r2, sl
 8008eea:	bf28      	it	cs
 8008eec:	4652      	movcs	r2, sl
 8008eee:	4615      	mov	r5, r2
 8008ef0:	4639      	mov	r1, r7
 8008ef2:	f000 f9b3 	bl	800925c <memmove>
 8008ef6:	68a3      	ldr	r3, [r4, #8]
 8008ef8:	6822      	ldr	r2, [r4, #0]
 8008efa:	1b5b      	subs	r3, r3, r5
 8008efc:	442a      	add	r2, r5
 8008efe:	60a3      	str	r3, [r4, #8]
 8008f00:	6022      	str	r2, [r4, #0]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d1cf      	bne.n	8008ea6 <__sfvwrite_r+0x1be>
 8008f06:	4621      	mov	r1, r4
 8008f08:	4630      	mov	r0, r6
 8008f0a:	f7ff fec7 	bl	8008c9c <_fflush_r>
 8008f0e:	2800      	cmp	r0, #0
 8008f10:	d0c9      	beq.n	8008ea6 <__sfvwrite_r+0x1be>
 8008f12:	e79c      	b.n	8008e4e <__sfvwrite_r+0x166>
 8008f14:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8008f18:	4553      	cmp	r3, sl
 8008f1a:	bf28      	it	cs
 8008f1c:	4653      	movcs	r3, sl
 8008f1e:	fb93 f3f1 	sdiv	r3, r3, r1
 8008f22:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008f24:	434b      	muls	r3, r1
 8008f26:	463a      	mov	r2, r7
 8008f28:	4630      	mov	r0, r6
 8008f2a:	69e1      	ldr	r1, [r4, #28]
 8008f2c:	47a8      	blx	r5
 8008f2e:	1e05      	subs	r5, r0, #0
 8008f30:	dcb9      	bgt.n	8008ea6 <__sfvwrite_r+0x1be>
 8008f32:	e78c      	b.n	8008e4e <__sfvwrite_r+0x166>
 8008f34:	e9d8 ab00 	ldrd	sl, fp, [r8]
 8008f38:	2000      	movs	r0, #0
 8008f3a:	f108 0808 	add.w	r8, r8, #8
 8008f3e:	e6f2      	b.n	8008d26 <__sfvwrite_r+0x3e>
 8008f40:	f10b 0701 	add.w	r7, fp, #1
 8008f44:	e6ff      	b.n	8008d46 <__sfvwrite_r+0x5e>
 8008f46:	4293      	cmp	r3, r2
 8008f48:	dc08      	bgt.n	8008f5c <__sfvwrite_r+0x274>
 8008f4a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008f4c:	4652      	mov	r2, sl
 8008f4e:	4630      	mov	r0, r6
 8008f50:	69e1      	ldr	r1, [r4, #28]
 8008f52:	47a8      	blx	r5
 8008f54:	1e05      	subs	r5, r0, #0
 8008f56:	f73f af12 	bgt.w	8008d7e <__sfvwrite_r+0x96>
 8008f5a:	e778      	b.n	8008e4e <__sfvwrite_r+0x166>
 8008f5c:	4651      	mov	r1, sl
 8008f5e:	9201      	str	r2, [sp, #4]
 8008f60:	f000 f97c 	bl	800925c <memmove>
 8008f64:	9a01      	ldr	r2, [sp, #4]
 8008f66:	68a3      	ldr	r3, [r4, #8]
 8008f68:	4615      	mov	r5, r2
 8008f6a:	1a9b      	subs	r3, r3, r2
 8008f6c:	60a3      	str	r3, [r4, #8]
 8008f6e:	6823      	ldr	r3, [r4, #0]
 8008f70:	4413      	add	r3, r2
 8008f72:	6023      	str	r3, [r4, #0]
 8008f74:	e703      	b.n	8008d7e <__sfvwrite_r+0x96>
 8008f76:	2001      	movs	r0, #1
 8008f78:	e70a      	b.n	8008d90 <__sfvwrite_r+0xa8>
 8008f7a:	bf00      	nop
 8008f7c:	7ffffc00 	.word	0x7ffffc00

08008f80 <__swhatbuf_r>:
 8008f80:	b570      	push	{r4, r5, r6, lr}
 8008f82:	460c      	mov	r4, r1
 8008f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f88:	4615      	mov	r5, r2
 8008f8a:	2900      	cmp	r1, #0
 8008f8c:	461e      	mov	r6, r3
 8008f8e:	b096      	sub	sp, #88	@ 0x58
 8008f90:	da07      	bge.n	8008fa2 <__swhatbuf_r+0x22>
 8008f92:	89a1      	ldrh	r1, [r4, #12]
 8008f94:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8008f98:	d117      	bne.n	8008fca <__swhatbuf_r+0x4a>
 8008f9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f9e:	4608      	mov	r0, r1
 8008fa0:	e00f      	b.n	8008fc2 <__swhatbuf_r+0x42>
 8008fa2:	466a      	mov	r2, sp
 8008fa4:	f000 f992 	bl	80092cc <_fstat_r>
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	dbf2      	blt.n	8008f92 <__swhatbuf_r+0x12>
 8008fac:	9901      	ldr	r1, [sp, #4]
 8008fae:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8008fb2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008fb6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008fba:	4259      	negs	r1, r3
 8008fbc:	4159      	adcs	r1, r3
 8008fbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008fc2:	6031      	str	r1, [r6, #0]
 8008fc4:	602b      	str	r3, [r5, #0]
 8008fc6:	b016      	add	sp, #88	@ 0x58
 8008fc8:	bd70      	pop	{r4, r5, r6, pc}
 8008fca:	2100      	movs	r1, #0
 8008fcc:	2340      	movs	r3, #64	@ 0x40
 8008fce:	e7e6      	b.n	8008f9e <__swhatbuf_r+0x1e>

08008fd0 <__smakebuf_r>:
 8008fd0:	898b      	ldrh	r3, [r1, #12]
 8008fd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008fd4:	079d      	lsls	r5, r3, #30
 8008fd6:	4606      	mov	r6, r0
 8008fd8:	460c      	mov	r4, r1
 8008fda:	d507      	bpl.n	8008fec <__smakebuf_r+0x1c>
 8008fdc:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 8008fe0:	6023      	str	r3, [r4, #0]
 8008fe2:	6123      	str	r3, [r4, #16]
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	6163      	str	r3, [r4, #20]
 8008fe8:	b003      	add	sp, #12
 8008fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fec:	466a      	mov	r2, sp
 8008fee:	ab01      	add	r3, sp, #4
 8008ff0:	f7ff ffc6 	bl	8008f80 <__swhatbuf_r>
 8008ff4:	9f00      	ldr	r7, [sp, #0]
 8008ff6:	4605      	mov	r5, r0
 8008ff8:	4639      	mov	r1, r7
 8008ffa:	4630      	mov	r0, r6
 8008ffc:	f7fb fe22 	bl	8004c44 <_malloc_r>
 8009000:	b948      	cbnz	r0, 8009016 <__smakebuf_r+0x46>
 8009002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009006:	059a      	lsls	r2, r3, #22
 8009008:	d4ee      	bmi.n	8008fe8 <__smakebuf_r+0x18>
 800900a:	f023 0303 	bic.w	r3, r3, #3
 800900e:	f043 0302 	orr.w	r3, r3, #2
 8009012:	81a3      	strh	r3, [r4, #12]
 8009014:	e7e2      	b.n	8008fdc <__smakebuf_r+0xc>
 8009016:	89a3      	ldrh	r3, [r4, #12]
 8009018:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800901c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009020:	81a3      	strh	r3, [r4, #12]
 8009022:	9b01      	ldr	r3, [sp, #4]
 8009024:	6020      	str	r0, [r4, #0]
 8009026:	b15b      	cbz	r3, 8009040 <__smakebuf_r+0x70>
 8009028:	4630      	mov	r0, r6
 800902a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800902e:	f000 f95f 	bl	80092f0 <_isatty_r>
 8009032:	b128      	cbz	r0, 8009040 <__smakebuf_r+0x70>
 8009034:	89a3      	ldrh	r3, [r4, #12]
 8009036:	f023 0303 	bic.w	r3, r3, #3
 800903a:	f043 0301 	orr.w	r3, r3, #1
 800903e:	81a3      	strh	r3, [r4, #12]
 8009040:	89a3      	ldrh	r3, [r4, #12]
 8009042:	431d      	orrs	r5, r3
 8009044:	81a5      	strh	r5, [r4, #12]
 8009046:	e7cf      	b.n	8008fe8 <__smakebuf_r+0x18>

08009048 <__swbuf_r>:
 8009048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800904a:	460e      	mov	r6, r1
 800904c:	4614      	mov	r4, r2
 800904e:	4605      	mov	r5, r0
 8009050:	b118      	cbz	r0, 800905a <__swbuf_r+0x12>
 8009052:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009054:	b90b      	cbnz	r3, 800905a <__swbuf_r+0x12>
 8009056:	f7fc f8c7 	bl	80051e8 <__sinit>
 800905a:	69a3      	ldr	r3, [r4, #24]
 800905c:	60a3      	str	r3, [r4, #8]
 800905e:	89a3      	ldrh	r3, [r4, #12]
 8009060:	0719      	lsls	r1, r3, #28
 8009062:	d501      	bpl.n	8009068 <__swbuf_r+0x20>
 8009064:	6923      	ldr	r3, [r4, #16]
 8009066:	b943      	cbnz	r3, 800907a <__swbuf_r+0x32>
 8009068:	4621      	mov	r1, r4
 800906a:	4628      	mov	r0, r5
 800906c:	f000 f836 	bl	80090dc <__swsetup_r>
 8009070:	b118      	cbz	r0, 800907a <__swbuf_r+0x32>
 8009072:	f04f 37ff 	mov.w	r7, #4294967295
 8009076:	4638      	mov	r0, r7
 8009078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800907a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800907e:	b2f6      	uxtb	r6, r6
 8009080:	049a      	lsls	r2, r3, #18
 8009082:	4637      	mov	r7, r6
 8009084:	d406      	bmi.n	8009094 <__swbuf_r+0x4c>
 8009086:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800908a:	81a3      	strh	r3, [r4, #12]
 800908c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800908e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009092:	6663      	str	r3, [r4, #100]	@ 0x64
 8009094:	6823      	ldr	r3, [r4, #0]
 8009096:	6922      	ldr	r2, [r4, #16]
 8009098:	1a98      	subs	r0, r3, r2
 800909a:	6963      	ldr	r3, [r4, #20]
 800909c:	4283      	cmp	r3, r0
 800909e:	dc05      	bgt.n	80090ac <__swbuf_r+0x64>
 80090a0:	4621      	mov	r1, r4
 80090a2:	4628      	mov	r0, r5
 80090a4:	f7ff fdfa 	bl	8008c9c <_fflush_r>
 80090a8:	2800      	cmp	r0, #0
 80090aa:	d1e2      	bne.n	8009072 <__swbuf_r+0x2a>
 80090ac:	68a3      	ldr	r3, [r4, #8]
 80090ae:	3b01      	subs	r3, #1
 80090b0:	60a3      	str	r3, [r4, #8]
 80090b2:	6823      	ldr	r3, [r4, #0]
 80090b4:	1c5a      	adds	r2, r3, #1
 80090b6:	6022      	str	r2, [r4, #0]
 80090b8:	701e      	strb	r6, [r3, #0]
 80090ba:	6962      	ldr	r2, [r4, #20]
 80090bc:	1c43      	adds	r3, r0, #1
 80090be:	429a      	cmp	r2, r3
 80090c0:	d004      	beq.n	80090cc <__swbuf_r+0x84>
 80090c2:	89a3      	ldrh	r3, [r4, #12]
 80090c4:	07db      	lsls	r3, r3, #31
 80090c6:	d5d6      	bpl.n	8009076 <__swbuf_r+0x2e>
 80090c8:	2e0a      	cmp	r6, #10
 80090ca:	d1d4      	bne.n	8009076 <__swbuf_r+0x2e>
 80090cc:	4621      	mov	r1, r4
 80090ce:	4628      	mov	r0, r5
 80090d0:	f7ff fde4 	bl	8008c9c <_fflush_r>
 80090d4:	2800      	cmp	r0, #0
 80090d6:	d0ce      	beq.n	8009076 <__swbuf_r+0x2e>
 80090d8:	e7cb      	b.n	8009072 <__swbuf_r+0x2a>
	...

080090dc <__swsetup_r>:
 80090dc:	b538      	push	{r3, r4, r5, lr}
 80090de:	4b29      	ldr	r3, [pc, #164]	@ (8009184 <__swsetup_r+0xa8>)
 80090e0:	4605      	mov	r5, r0
 80090e2:	6818      	ldr	r0, [r3, #0]
 80090e4:	460c      	mov	r4, r1
 80090e6:	b118      	cbz	r0, 80090f0 <__swsetup_r+0x14>
 80090e8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80090ea:	b90b      	cbnz	r3, 80090f0 <__swsetup_r+0x14>
 80090ec:	f7fc f87c 	bl	80051e8 <__sinit>
 80090f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090f4:	0719      	lsls	r1, r3, #28
 80090f6:	d422      	bmi.n	800913e <__swsetup_r+0x62>
 80090f8:	06da      	lsls	r2, r3, #27
 80090fa:	d407      	bmi.n	800910c <__swsetup_r+0x30>
 80090fc:	2209      	movs	r2, #9
 80090fe:	602a      	str	r2, [r5, #0]
 8009100:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009104:	f04f 30ff 	mov.w	r0, #4294967295
 8009108:	81a3      	strh	r3, [r4, #12]
 800910a:	e033      	b.n	8009174 <__swsetup_r+0x98>
 800910c:	0758      	lsls	r0, r3, #29
 800910e:	d512      	bpl.n	8009136 <__swsetup_r+0x5a>
 8009110:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009112:	b141      	cbz	r1, 8009126 <__swsetup_r+0x4a>
 8009114:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8009118:	4299      	cmp	r1, r3
 800911a:	d002      	beq.n	8009122 <__swsetup_r+0x46>
 800911c:	4628      	mov	r0, r5
 800911e:	f7fc fb1f 	bl	8005760 <_free_r>
 8009122:	2300      	movs	r3, #0
 8009124:	6323      	str	r3, [r4, #48]	@ 0x30
 8009126:	89a3      	ldrh	r3, [r4, #12]
 8009128:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800912c:	81a3      	strh	r3, [r4, #12]
 800912e:	2300      	movs	r3, #0
 8009130:	6063      	str	r3, [r4, #4]
 8009132:	6923      	ldr	r3, [r4, #16]
 8009134:	6023      	str	r3, [r4, #0]
 8009136:	89a3      	ldrh	r3, [r4, #12]
 8009138:	f043 0308 	orr.w	r3, r3, #8
 800913c:	81a3      	strh	r3, [r4, #12]
 800913e:	6923      	ldr	r3, [r4, #16]
 8009140:	b94b      	cbnz	r3, 8009156 <__swsetup_r+0x7a>
 8009142:	89a3      	ldrh	r3, [r4, #12]
 8009144:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009148:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800914c:	d003      	beq.n	8009156 <__swsetup_r+0x7a>
 800914e:	4621      	mov	r1, r4
 8009150:	4628      	mov	r0, r5
 8009152:	f7ff ff3d 	bl	8008fd0 <__smakebuf_r>
 8009156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800915a:	f013 0201 	ands.w	r2, r3, #1
 800915e:	d00a      	beq.n	8009176 <__swsetup_r+0x9a>
 8009160:	2200      	movs	r2, #0
 8009162:	60a2      	str	r2, [r4, #8]
 8009164:	6962      	ldr	r2, [r4, #20]
 8009166:	4252      	negs	r2, r2
 8009168:	61a2      	str	r2, [r4, #24]
 800916a:	6922      	ldr	r2, [r4, #16]
 800916c:	b942      	cbnz	r2, 8009180 <__swsetup_r+0xa4>
 800916e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009172:	d1c5      	bne.n	8009100 <__swsetup_r+0x24>
 8009174:	bd38      	pop	{r3, r4, r5, pc}
 8009176:	0799      	lsls	r1, r3, #30
 8009178:	bf58      	it	pl
 800917a:	6962      	ldrpl	r2, [r4, #20]
 800917c:	60a2      	str	r2, [r4, #8]
 800917e:	e7f4      	b.n	800916a <__swsetup_r+0x8e>
 8009180:	2000      	movs	r0, #0
 8009182:	e7f7      	b.n	8009174 <__swsetup_r+0x98>
 8009184:	20000448 	.word	0x20000448

08009188 <__fputwc>:
 8009188:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800918c:	4680      	mov	r8, r0
 800918e:	460f      	mov	r7, r1
 8009190:	4614      	mov	r4, r2
 8009192:	f000 f891 	bl	80092b8 <__locale_mb_cur_max>
 8009196:	2801      	cmp	r0, #1
 8009198:	4605      	mov	r5, r0
 800919a:	d11b      	bne.n	80091d4 <__fputwc+0x4c>
 800919c:	1e7b      	subs	r3, r7, #1
 800919e:	2bfe      	cmp	r3, #254	@ 0xfe
 80091a0:	d818      	bhi.n	80091d4 <__fputwc+0x4c>
 80091a2:	f88d 7004 	strb.w	r7, [sp, #4]
 80091a6:	2600      	movs	r6, #0
 80091a8:	f10d 0904 	add.w	r9, sp, #4
 80091ac:	42ae      	cmp	r6, r5
 80091ae:	d021      	beq.n	80091f4 <__fputwc+0x6c>
 80091b0:	68a3      	ldr	r3, [r4, #8]
 80091b2:	f816 1009 	ldrb.w	r1, [r6, r9]
 80091b6:	3b01      	subs	r3, #1
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	60a3      	str	r3, [r4, #8]
 80091bc:	da04      	bge.n	80091c8 <__fputwc+0x40>
 80091be:	69a2      	ldr	r2, [r4, #24]
 80091c0:	4293      	cmp	r3, r2
 80091c2:	db1b      	blt.n	80091fc <__fputwc+0x74>
 80091c4:	290a      	cmp	r1, #10
 80091c6:	d019      	beq.n	80091fc <__fputwc+0x74>
 80091c8:	6823      	ldr	r3, [r4, #0]
 80091ca:	1c5a      	adds	r2, r3, #1
 80091cc:	6022      	str	r2, [r4, #0]
 80091ce:	7019      	strb	r1, [r3, #0]
 80091d0:	3601      	adds	r6, #1
 80091d2:	e7eb      	b.n	80091ac <__fputwc+0x24>
 80091d4:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 80091d8:	463a      	mov	r2, r7
 80091da:	4640      	mov	r0, r8
 80091dc:	a901      	add	r1, sp, #4
 80091de:	f001 fc6d 	bl	800aabc <_wcrtomb_r>
 80091e2:	1c43      	adds	r3, r0, #1
 80091e4:	4605      	mov	r5, r0
 80091e6:	d1de      	bne.n	80091a6 <__fputwc+0x1e>
 80091e8:	89a3      	ldrh	r3, [r4, #12]
 80091ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091ee:	81a3      	strh	r3, [r4, #12]
 80091f0:	f04f 37ff 	mov.w	r7, #4294967295
 80091f4:	4638      	mov	r0, r7
 80091f6:	b003      	add	sp, #12
 80091f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091fc:	4622      	mov	r2, r4
 80091fe:	4640      	mov	r0, r8
 8009200:	f7ff ff22 	bl	8009048 <__swbuf_r>
 8009204:	3001      	adds	r0, #1
 8009206:	d1e3      	bne.n	80091d0 <__fputwc+0x48>
 8009208:	e7f2      	b.n	80091f0 <__fputwc+0x68>

0800920a <_fputwc_r>:
 800920a:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 800920c:	b570      	push	{r4, r5, r6, lr}
 800920e:	07db      	lsls	r3, r3, #31
 8009210:	4605      	mov	r5, r0
 8009212:	460e      	mov	r6, r1
 8009214:	4614      	mov	r4, r2
 8009216:	d405      	bmi.n	8009224 <_fputwc_r+0x1a>
 8009218:	8993      	ldrh	r3, [r2, #12]
 800921a:	0598      	lsls	r0, r3, #22
 800921c:	d402      	bmi.n	8009224 <_fputwc_r+0x1a>
 800921e:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 8009220:	f7fc fa2a 	bl	8005678 <__retarget_lock_acquire_recursive>
 8009224:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009228:	0499      	lsls	r1, r3, #18
 800922a:	d406      	bmi.n	800923a <_fputwc_r+0x30>
 800922c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009230:	81a3      	strh	r3, [r4, #12]
 8009232:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009234:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009238:	6663      	str	r3, [r4, #100]	@ 0x64
 800923a:	4622      	mov	r2, r4
 800923c:	4628      	mov	r0, r5
 800923e:	4631      	mov	r1, r6
 8009240:	f7ff ffa2 	bl	8009188 <__fputwc>
 8009244:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009246:	4605      	mov	r5, r0
 8009248:	07da      	lsls	r2, r3, #31
 800924a:	d405      	bmi.n	8009258 <_fputwc_r+0x4e>
 800924c:	89a3      	ldrh	r3, [r4, #12]
 800924e:	059b      	lsls	r3, r3, #22
 8009250:	d402      	bmi.n	8009258 <_fputwc_r+0x4e>
 8009252:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009254:	f7fc fa11 	bl	800567a <__retarget_lock_release_recursive>
 8009258:	4628      	mov	r0, r5
 800925a:	bd70      	pop	{r4, r5, r6, pc}

0800925c <memmove>:
 800925c:	4288      	cmp	r0, r1
 800925e:	b510      	push	{r4, lr}
 8009260:	eb01 0402 	add.w	r4, r1, r2
 8009264:	d902      	bls.n	800926c <memmove+0x10>
 8009266:	4284      	cmp	r4, r0
 8009268:	4623      	mov	r3, r4
 800926a:	d807      	bhi.n	800927c <memmove+0x20>
 800926c:	1e43      	subs	r3, r0, #1
 800926e:	42a1      	cmp	r1, r4
 8009270:	d008      	beq.n	8009284 <memmove+0x28>
 8009272:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009276:	f803 2f01 	strb.w	r2, [r3, #1]!
 800927a:	e7f8      	b.n	800926e <memmove+0x12>
 800927c:	4601      	mov	r1, r0
 800927e:	4402      	add	r2, r0
 8009280:	428a      	cmp	r2, r1
 8009282:	d100      	bne.n	8009286 <memmove+0x2a>
 8009284:	bd10      	pop	{r4, pc}
 8009286:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800928a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800928e:	e7f7      	b.n	8009280 <memmove+0x24>

08009290 <strncpy>:
 8009290:	4603      	mov	r3, r0
 8009292:	b510      	push	{r4, lr}
 8009294:	3901      	subs	r1, #1
 8009296:	b132      	cbz	r2, 80092a6 <strncpy+0x16>
 8009298:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800929c:	3a01      	subs	r2, #1
 800929e:	f803 4b01 	strb.w	r4, [r3], #1
 80092a2:	2c00      	cmp	r4, #0
 80092a4:	d1f7      	bne.n	8009296 <strncpy+0x6>
 80092a6:	2100      	movs	r1, #0
 80092a8:	441a      	add	r2, r3
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d100      	bne.n	80092b0 <strncpy+0x20>
 80092ae:	bd10      	pop	{r4, pc}
 80092b0:	f803 1b01 	strb.w	r1, [r3], #1
 80092b4:	e7f9      	b.n	80092aa <strncpy+0x1a>
	...

080092b8 <__locale_mb_cur_max>:
 80092b8:	4b01      	ldr	r3, [pc, #4]	@ (80092c0 <__locale_mb_cur_max+0x8>)
 80092ba:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 80092be:	4770      	bx	lr
 80092c0:	20000574 	.word	0x20000574

080092c4 <_localeconv_r>:
 80092c4:	4800      	ldr	r0, [pc, #0]	@ (80092c8 <_localeconv_r+0x4>)
 80092c6:	4770      	bx	lr
 80092c8:	20000664 	.word	0x20000664

080092cc <_fstat_r>:
 80092cc:	b538      	push	{r3, r4, r5, lr}
 80092ce:	2300      	movs	r3, #0
 80092d0:	4d06      	ldr	r5, [pc, #24]	@ (80092ec <_fstat_r+0x20>)
 80092d2:	4604      	mov	r4, r0
 80092d4:	4608      	mov	r0, r1
 80092d6:	4611      	mov	r1, r2
 80092d8:	602b      	str	r3, [r5, #0]
 80092da:	f7f8 fb71 	bl	80019c0 <_fstat>
 80092de:	1c43      	adds	r3, r0, #1
 80092e0:	d102      	bne.n	80092e8 <_fstat_r+0x1c>
 80092e2:	682b      	ldr	r3, [r5, #0]
 80092e4:	b103      	cbz	r3, 80092e8 <_fstat_r+0x1c>
 80092e6:	6023      	str	r3, [r4, #0]
 80092e8:	bd38      	pop	{r3, r4, r5, pc}
 80092ea:	bf00      	nop
 80092ec:	20000d70 	.word	0x20000d70

080092f0 <_isatty_r>:
 80092f0:	b538      	push	{r3, r4, r5, lr}
 80092f2:	2300      	movs	r3, #0
 80092f4:	4d05      	ldr	r5, [pc, #20]	@ (800930c <_isatty_r+0x1c>)
 80092f6:	4604      	mov	r4, r0
 80092f8:	4608      	mov	r0, r1
 80092fa:	602b      	str	r3, [r5, #0]
 80092fc:	f001 fdbe 	bl	800ae7c <_isatty>
 8009300:	1c43      	adds	r3, r0, #1
 8009302:	d102      	bne.n	800930a <_isatty_r+0x1a>
 8009304:	682b      	ldr	r3, [r5, #0]
 8009306:	b103      	cbz	r3, 800930a <_isatty_r+0x1a>
 8009308:	6023      	str	r3, [r4, #0]
 800930a:	bd38      	pop	{r3, r4, r5, pc}
 800930c:	20000d70 	.word	0x20000d70

08009310 <__libc_fini_array>:
 8009310:	b538      	push	{r3, r4, r5, lr}
 8009312:	4d07      	ldr	r5, [pc, #28]	@ (8009330 <__libc_fini_array+0x20>)
 8009314:	4c07      	ldr	r4, [pc, #28]	@ (8009334 <__libc_fini_array+0x24>)
 8009316:	1b64      	subs	r4, r4, r5
 8009318:	10a4      	asrs	r4, r4, #2
 800931a:	b91c      	cbnz	r4, 8009324 <__libc_fini_array+0x14>
 800931c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009320:	f001 bdd0 	b.w	800aec4 <_fini>
 8009324:	3c01      	subs	r4, #1
 8009326:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800932a:	4798      	blx	r3
 800932c:	e7f5      	b.n	800931a <__libc_fini_array+0xa>
 800932e:	bf00      	nop
 8009330:	0800b7d0 	.word	0x0800b7d0
 8009334:	0800b7d4 	.word	0x0800b7d4

08009338 <memchr>:
 8009338:	4603      	mov	r3, r0
 800933a:	b510      	push	{r4, lr}
 800933c:	b2c9      	uxtb	r1, r1
 800933e:	4402      	add	r2, r0
 8009340:	4293      	cmp	r3, r2
 8009342:	4618      	mov	r0, r3
 8009344:	d101      	bne.n	800934a <memchr+0x12>
 8009346:	2000      	movs	r0, #0
 8009348:	e003      	b.n	8009352 <memchr+0x1a>
 800934a:	7804      	ldrb	r4, [r0, #0]
 800934c:	3301      	adds	r3, #1
 800934e:	428c      	cmp	r4, r1
 8009350:	d1f6      	bne.n	8009340 <memchr+0x8>
 8009352:	bd10      	pop	{r4, pc}

08009354 <memcpy>:
 8009354:	440a      	add	r2, r1
 8009356:	4291      	cmp	r1, r2
 8009358:	f100 33ff 	add.w	r3, r0, #4294967295
 800935c:	d100      	bne.n	8009360 <memcpy+0xc>
 800935e:	4770      	bx	lr
 8009360:	b510      	push	{r4, lr}
 8009362:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009366:	4291      	cmp	r1, r2
 8009368:	f803 4f01 	strb.w	r4, [r3, #1]!
 800936c:	d1f9      	bne.n	8009362 <memcpy+0xe>
 800936e:	bd10      	pop	{r4, pc}

08009370 <frexp>:
 8009370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009372:	4617      	mov	r7, r2
 8009374:	2200      	movs	r2, #0
 8009376:	603a      	str	r2, [r7, #0]
 8009378:	4a14      	ldr	r2, [pc, #80]	@ (80093cc <frexp+0x5c>)
 800937a:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800937e:	4296      	cmp	r6, r2
 8009380:	4604      	mov	r4, r0
 8009382:	460d      	mov	r5, r1
 8009384:	460b      	mov	r3, r1
 8009386:	d81e      	bhi.n	80093c6 <frexp+0x56>
 8009388:	4602      	mov	r2, r0
 800938a:	4332      	orrs	r2, r6
 800938c:	d01b      	beq.n	80093c6 <frexp+0x56>
 800938e:	4a10      	ldr	r2, [pc, #64]	@ (80093d0 <frexp+0x60>)
 8009390:	400a      	ands	r2, r1
 8009392:	b952      	cbnz	r2, 80093aa <frexp+0x3a>
 8009394:	2200      	movs	r2, #0
 8009396:	4b0f      	ldr	r3, [pc, #60]	@ (80093d4 <frexp+0x64>)
 8009398:	f7f7 f89e 	bl	80004d8 <__aeabi_dmul>
 800939c:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 80093a0:	4604      	mov	r4, r0
 80093a2:	460b      	mov	r3, r1
 80093a4:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 80093a8:	603a      	str	r2, [r7, #0]
 80093aa:	683a      	ldr	r2, [r7, #0]
 80093ac:	1536      	asrs	r6, r6, #20
 80093ae:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80093b2:	f2a6 36fe 	subw	r6, r6, #1022	@ 0x3fe
 80093b6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80093ba:	4432      	add	r2, r6
 80093bc:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 80093c0:	603a      	str	r2, [r7, #0]
 80093c2:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 80093c6:	4620      	mov	r0, r4
 80093c8:	4629      	mov	r1, r5
 80093ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093cc:	7fefffff 	.word	0x7fefffff
 80093d0:	7ff00000 	.word	0x7ff00000
 80093d4:	43500000 	.word	0x43500000

080093d8 <__register_exitproc>:
 80093d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093dc:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 800944c <__register_exitproc+0x74>
 80093e0:	4606      	mov	r6, r0
 80093e2:	f8da 0000 	ldr.w	r0, [sl]
 80093e6:	4698      	mov	r8, r3
 80093e8:	460f      	mov	r7, r1
 80093ea:	4691      	mov	r9, r2
 80093ec:	f7fc f944 	bl	8005678 <__retarget_lock_acquire_recursive>
 80093f0:	4b17      	ldr	r3, [pc, #92]	@ (8009450 <__register_exitproc+0x78>)
 80093f2:	681c      	ldr	r4, [r3, #0]
 80093f4:	b90c      	cbnz	r4, 80093fa <__register_exitproc+0x22>
 80093f6:	4c17      	ldr	r4, [pc, #92]	@ (8009454 <__register_exitproc+0x7c>)
 80093f8:	601c      	str	r4, [r3, #0]
 80093fa:	6865      	ldr	r5, [r4, #4]
 80093fc:	f8da 0000 	ldr.w	r0, [sl]
 8009400:	2d1f      	cmp	r5, #31
 8009402:	dd05      	ble.n	8009410 <__register_exitproc+0x38>
 8009404:	f7fc f939 	bl	800567a <__retarget_lock_release_recursive>
 8009408:	f04f 30ff 	mov.w	r0, #4294967295
 800940c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009410:	b19e      	cbz	r6, 800943a <__register_exitproc+0x62>
 8009412:	2201      	movs	r2, #1
 8009414:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8009418:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 800941c:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8009420:	40aa      	lsls	r2, r5
 8009422:	4313      	orrs	r3, r2
 8009424:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8009428:	2e02      	cmp	r6, #2
 800942a:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 800942e:	bf02      	ittt	eq
 8009430:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 8009434:	4313      	orreq	r3, r2
 8009436:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 800943a:	1c6b      	adds	r3, r5, #1
 800943c:	3502      	adds	r5, #2
 800943e:	6063      	str	r3, [r4, #4]
 8009440:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8009444:	f7fc f919 	bl	800567a <__retarget_lock_release_recursive>
 8009448:	2000      	movs	r0, #0
 800944a:	e7df      	b.n	800940c <__register_exitproc+0x34>
 800944c:	20000570 	.word	0x20000570
 8009450:	20000d78 	.word	0x20000d78
 8009454:	20000d7c 	.word	0x20000d7c

08009458 <quorem>:
 8009458:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800945c:	6903      	ldr	r3, [r0, #16]
 800945e:	690c      	ldr	r4, [r1, #16]
 8009460:	4607      	mov	r7, r0
 8009462:	42a3      	cmp	r3, r4
 8009464:	db7e      	blt.n	8009564 <quorem+0x10c>
 8009466:	3c01      	subs	r4, #1
 8009468:	00a3      	lsls	r3, r4, #2
 800946a:	f100 0514 	add.w	r5, r0, #20
 800946e:	f101 0814 	add.w	r8, r1, #20
 8009472:	9300      	str	r3, [sp, #0]
 8009474:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009478:	9301      	str	r3, [sp, #4]
 800947a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800947e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009482:	3301      	adds	r3, #1
 8009484:	429a      	cmp	r2, r3
 8009486:	fbb2 f6f3 	udiv	r6, r2, r3
 800948a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800948e:	d32e      	bcc.n	80094ee <quorem+0x96>
 8009490:	f04f 0a00 	mov.w	sl, #0
 8009494:	46c4      	mov	ip, r8
 8009496:	46ae      	mov	lr, r5
 8009498:	46d3      	mov	fp, sl
 800949a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800949e:	b298      	uxth	r0, r3
 80094a0:	fb06 a000 	mla	r0, r6, r0, sl
 80094a4:	0c1b      	lsrs	r3, r3, #16
 80094a6:	0c02      	lsrs	r2, r0, #16
 80094a8:	fb06 2303 	mla	r3, r6, r3, r2
 80094ac:	f8de 2000 	ldr.w	r2, [lr]
 80094b0:	b280      	uxth	r0, r0
 80094b2:	b292      	uxth	r2, r2
 80094b4:	1a12      	subs	r2, r2, r0
 80094b6:	445a      	add	r2, fp
 80094b8:	f8de 0000 	ldr.w	r0, [lr]
 80094bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80094c0:	b29b      	uxth	r3, r3
 80094c2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80094c6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80094ca:	b292      	uxth	r2, r2
 80094cc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80094d0:	45e1      	cmp	r9, ip
 80094d2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80094d6:	f84e 2b04 	str.w	r2, [lr], #4
 80094da:	d2de      	bcs.n	800949a <quorem+0x42>
 80094dc:	9b00      	ldr	r3, [sp, #0]
 80094de:	58eb      	ldr	r3, [r5, r3]
 80094e0:	b92b      	cbnz	r3, 80094ee <quorem+0x96>
 80094e2:	9b01      	ldr	r3, [sp, #4]
 80094e4:	3b04      	subs	r3, #4
 80094e6:	429d      	cmp	r5, r3
 80094e8:	461a      	mov	r2, r3
 80094ea:	d32f      	bcc.n	800954c <quorem+0xf4>
 80094ec:	613c      	str	r4, [r7, #16]
 80094ee:	4638      	mov	r0, r7
 80094f0:	f001 f822 	bl	800a538 <__mcmp>
 80094f4:	2800      	cmp	r0, #0
 80094f6:	db25      	blt.n	8009544 <quorem+0xec>
 80094f8:	4629      	mov	r1, r5
 80094fa:	2000      	movs	r0, #0
 80094fc:	f858 2b04 	ldr.w	r2, [r8], #4
 8009500:	f8d1 c000 	ldr.w	ip, [r1]
 8009504:	fa1f fe82 	uxth.w	lr, r2
 8009508:	fa1f f38c 	uxth.w	r3, ip
 800950c:	eba3 030e 	sub.w	r3, r3, lr
 8009510:	4403      	add	r3, r0
 8009512:	0c12      	lsrs	r2, r2, #16
 8009514:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009518:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800951c:	b29b      	uxth	r3, r3
 800951e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009522:	45c1      	cmp	r9, r8
 8009524:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009528:	f841 3b04 	str.w	r3, [r1], #4
 800952c:	d2e6      	bcs.n	80094fc <quorem+0xa4>
 800952e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009532:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009536:	b922      	cbnz	r2, 8009542 <quorem+0xea>
 8009538:	3b04      	subs	r3, #4
 800953a:	429d      	cmp	r5, r3
 800953c:	461a      	mov	r2, r3
 800953e:	d30b      	bcc.n	8009558 <quorem+0x100>
 8009540:	613c      	str	r4, [r7, #16]
 8009542:	3601      	adds	r6, #1
 8009544:	4630      	mov	r0, r6
 8009546:	b003      	add	sp, #12
 8009548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800954c:	6812      	ldr	r2, [r2, #0]
 800954e:	3b04      	subs	r3, #4
 8009550:	2a00      	cmp	r2, #0
 8009552:	d1cb      	bne.n	80094ec <quorem+0x94>
 8009554:	3c01      	subs	r4, #1
 8009556:	e7c6      	b.n	80094e6 <quorem+0x8e>
 8009558:	6812      	ldr	r2, [r2, #0]
 800955a:	3b04      	subs	r3, #4
 800955c:	2a00      	cmp	r2, #0
 800955e:	d1ef      	bne.n	8009540 <quorem+0xe8>
 8009560:	3c01      	subs	r4, #1
 8009562:	e7ea      	b.n	800953a <quorem+0xe2>
 8009564:	2000      	movs	r0, #0
 8009566:	e7ee      	b.n	8009546 <quorem+0xee>

08009568 <_dtoa_r>:
 8009568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800956c:	4614      	mov	r4, r2
 800956e:	461d      	mov	r5, r3
 8009570:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8009572:	b097      	sub	sp, #92	@ 0x5c
 8009574:	4683      	mov	fp, r0
 8009576:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800957a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800957c:	b149      	cbz	r1, 8009592 <_dtoa_r+0x2a>
 800957e:	2301      	movs	r3, #1
 8009580:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009582:	4093      	lsls	r3, r2
 8009584:	608b      	str	r3, [r1, #8]
 8009586:	604a      	str	r2, [r1, #4]
 8009588:	f000 fdd1 	bl	800a12e <_Bfree>
 800958c:	2300      	movs	r3, #0
 800958e:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 8009592:	1e2b      	subs	r3, r5, #0
 8009594:	bfaf      	iteee	ge
 8009596:	2300      	movge	r3, #0
 8009598:	2201      	movlt	r2, #1
 800959a:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800959e:	9303      	strlt	r3, [sp, #12]
 80095a0:	bfa8      	it	ge
 80095a2:	6033      	strge	r3, [r6, #0]
 80095a4:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80095a8:	4b97      	ldr	r3, [pc, #604]	@ (8009808 <_dtoa_r+0x2a0>)
 80095aa:	bfb8      	it	lt
 80095ac:	6032      	strlt	r2, [r6, #0]
 80095ae:	ea33 0308 	bics.w	r3, r3, r8
 80095b2:	d114      	bne.n	80095de <_dtoa_r+0x76>
 80095b4:	f242 730f 	movw	r3, #9999	@ 0x270f
 80095b8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80095ba:	6013      	str	r3, [r2, #0]
 80095bc:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80095c0:	4323      	orrs	r3, r4
 80095c2:	f000 854d 	beq.w	800a060 <_dtoa_r+0xaf8>
 80095c6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80095c8:	f8df a240 	ldr.w	sl, [pc, #576]	@ 800980c <_dtoa_r+0x2a4>
 80095cc:	b11b      	cbz	r3, 80095d6 <_dtoa_r+0x6e>
 80095ce:	f10a 0303 	add.w	r3, sl, #3
 80095d2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80095d4:	6013      	str	r3, [r2, #0]
 80095d6:	4650      	mov	r0, sl
 80095d8:	b017      	add	sp, #92	@ 0x5c
 80095da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80095e2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80095e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80095ea:	2200      	movs	r2, #0
 80095ec:	2300      	movs	r3, #0
 80095ee:	f7f7 f9db 	bl	80009a8 <__aeabi_dcmpeq>
 80095f2:	4607      	mov	r7, r0
 80095f4:	b150      	cbz	r0, 800960c <_dtoa_r+0xa4>
 80095f6:	2301      	movs	r3, #1
 80095f8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80095fa:	6013      	str	r3, [r2, #0]
 80095fc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80095fe:	b113      	cbz	r3, 8009606 <_dtoa_r+0x9e>
 8009600:	4b83      	ldr	r3, [pc, #524]	@ (8009810 <_dtoa_r+0x2a8>)
 8009602:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009604:	6013      	str	r3, [r2, #0]
 8009606:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 8009814 <_dtoa_r+0x2ac>
 800960a:	e7e4      	b.n	80095d6 <_dtoa_r+0x6e>
 800960c:	ab14      	add	r3, sp, #80	@ 0x50
 800960e:	9301      	str	r3, [sp, #4]
 8009610:	ab15      	add	r3, sp, #84	@ 0x54
 8009612:	9300      	str	r3, [sp, #0]
 8009614:	4658      	mov	r0, fp
 8009616:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800961a:	f001 f83d 	bl	800a698 <__d2b>
 800961e:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8009622:	4681      	mov	r9, r0
 8009624:	2e00      	cmp	r6, #0
 8009626:	d077      	beq.n	8009718 <_dtoa_r+0x1b0>
 8009628:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800962c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800962e:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009632:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009636:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800963a:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800963e:	9712      	str	r7, [sp, #72]	@ 0x48
 8009640:	4619      	mov	r1, r3
 8009642:	2200      	movs	r2, #0
 8009644:	4b74      	ldr	r3, [pc, #464]	@ (8009818 <_dtoa_r+0x2b0>)
 8009646:	f7f6 fd8f 	bl	8000168 <__aeabi_dsub>
 800964a:	a369      	add	r3, pc, #420	@ (adr r3, 80097f0 <_dtoa_r+0x288>)
 800964c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009650:	f7f6 ff42 	bl	80004d8 <__aeabi_dmul>
 8009654:	a368      	add	r3, pc, #416	@ (adr r3, 80097f8 <_dtoa_r+0x290>)
 8009656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800965a:	f7f6 fd87 	bl	800016c <__adddf3>
 800965e:	4604      	mov	r4, r0
 8009660:	4630      	mov	r0, r6
 8009662:	460d      	mov	r5, r1
 8009664:	f7f6 fece 	bl	8000404 <__aeabi_i2d>
 8009668:	a365      	add	r3, pc, #404	@ (adr r3, 8009800 <_dtoa_r+0x298>)
 800966a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800966e:	f7f6 ff33 	bl	80004d8 <__aeabi_dmul>
 8009672:	4602      	mov	r2, r0
 8009674:	460b      	mov	r3, r1
 8009676:	4620      	mov	r0, r4
 8009678:	4629      	mov	r1, r5
 800967a:	f7f6 fd77 	bl	800016c <__adddf3>
 800967e:	4604      	mov	r4, r0
 8009680:	460d      	mov	r5, r1
 8009682:	f7f7 f9d9 	bl	8000a38 <__aeabi_d2iz>
 8009686:	2200      	movs	r2, #0
 8009688:	4607      	mov	r7, r0
 800968a:	2300      	movs	r3, #0
 800968c:	4620      	mov	r0, r4
 800968e:	4629      	mov	r1, r5
 8009690:	f7f7 f994 	bl	80009bc <__aeabi_dcmplt>
 8009694:	b140      	cbz	r0, 80096a8 <_dtoa_r+0x140>
 8009696:	4638      	mov	r0, r7
 8009698:	f7f6 feb4 	bl	8000404 <__aeabi_i2d>
 800969c:	4622      	mov	r2, r4
 800969e:	462b      	mov	r3, r5
 80096a0:	f7f7 f982 	bl	80009a8 <__aeabi_dcmpeq>
 80096a4:	b900      	cbnz	r0, 80096a8 <_dtoa_r+0x140>
 80096a6:	3f01      	subs	r7, #1
 80096a8:	2f16      	cmp	r7, #22
 80096aa:	d853      	bhi.n	8009754 <_dtoa_r+0x1ec>
 80096ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80096b0:	4b5a      	ldr	r3, [pc, #360]	@ (800981c <_dtoa_r+0x2b4>)
 80096b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80096b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ba:	f7f7 f97f 	bl	80009bc <__aeabi_dcmplt>
 80096be:	2800      	cmp	r0, #0
 80096c0:	d04a      	beq.n	8009758 <_dtoa_r+0x1f0>
 80096c2:	2300      	movs	r3, #0
 80096c4:	3f01      	subs	r7, #1
 80096c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80096c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80096ca:	1b9b      	subs	r3, r3, r6
 80096cc:	1e5a      	subs	r2, r3, #1
 80096ce:	bf46      	itte	mi
 80096d0:	f1c3 0801 	rsbmi	r8, r3, #1
 80096d4:	2300      	movmi	r3, #0
 80096d6:	f04f 0800 	movpl.w	r8, #0
 80096da:	9209      	str	r2, [sp, #36]	@ 0x24
 80096dc:	bf48      	it	mi
 80096de:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80096e0:	2f00      	cmp	r7, #0
 80096e2:	db3b      	blt.n	800975c <_dtoa_r+0x1f4>
 80096e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096e6:	970e      	str	r7, [sp, #56]	@ 0x38
 80096e8:	443b      	add	r3, r7
 80096ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80096ec:	2300      	movs	r3, #0
 80096ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80096f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80096f2:	2b09      	cmp	r3, #9
 80096f4:	d867      	bhi.n	80097c6 <_dtoa_r+0x25e>
 80096f6:	2b05      	cmp	r3, #5
 80096f8:	bfc4      	itt	gt
 80096fa:	3b04      	subgt	r3, #4
 80096fc:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80096fe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009700:	bfc8      	it	gt
 8009702:	2400      	movgt	r4, #0
 8009704:	f1a3 0302 	sub.w	r3, r3, #2
 8009708:	bfd8      	it	le
 800970a:	2401      	movle	r4, #1
 800970c:	2b03      	cmp	r3, #3
 800970e:	d865      	bhi.n	80097dc <_dtoa_r+0x274>
 8009710:	e8df f003 	tbb	[pc, r3]
 8009714:	5736382b 	.word	0x5736382b
 8009718:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800971c:	441e      	add	r6, r3
 800971e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009722:	2b20      	cmp	r3, #32
 8009724:	bfc1      	itttt	gt
 8009726:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800972a:	fa08 f803 	lslgt.w	r8, r8, r3
 800972e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009732:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009736:	bfd6      	itet	le
 8009738:	f1c3 0320 	rsble	r3, r3, #32
 800973c:	ea48 0003 	orrgt.w	r0, r8, r3
 8009740:	fa04 f003 	lslle.w	r0, r4, r3
 8009744:	f7f6 fe4e 	bl	80003e4 <__aeabi_ui2d>
 8009748:	2201      	movs	r2, #1
 800974a:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800974e:	3e01      	subs	r6, #1
 8009750:	9212      	str	r2, [sp, #72]	@ 0x48
 8009752:	e775      	b.n	8009640 <_dtoa_r+0xd8>
 8009754:	2301      	movs	r3, #1
 8009756:	e7b6      	b.n	80096c6 <_dtoa_r+0x15e>
 8009758:	900f      	str	r0, [sp, #60]	@ 0x3c
 800975a:	e7b5      	b.n	80096c8 <_dtoa_r+0x160>
 800975c:	427b      	negs	r3, r7
 800975e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009760:	2300      	movs	r3, #0
 8009762:	eba8 0807 	sub.w	r8, r8, r7
 8009766:	930e      	str	r3, [sp, #56]	@ 0x38
 8009768:	e7c2      	b.n	80096f0 <_dtoa_r+0x188>
 800976a:	2300      	movs	r3, #0
 800976c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800976e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009770:	2b00      	cmp	r3, #0
 8009772:	dc36      	bgt.n	80097e2 <_dtoa_r+0x27a>
 8009774:	2301      	movs	r3, #1
 8009776:	461a      	mov	r2, r3
 8009778:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800977c:	9221      	str	r2, [sp, #132]	@ 0x84
 800977e:	e00b      	b.n	8009798 <_dtoa_r+0x230>
 8009780:	2301      	movs	r3, #1
 8009782:	e7f3      	b.n	800976c <_dtoa_r+0x204>
 8009784:	2300      	movs	r3, #0
 8009786:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009788:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800978a:	18fb      	adds	r3, r7, r3
 800978c:	9308      	str	r3, [sp, #32]
 800978e:	3301      	adds	r3, #1
 8009790:	2b01      	cmp	r3, #1
 8009792:	9307      	str	r3, [sp, #28]
 8009794:	bfb8      	it	lt
 8009796:	2301      	movlt	r3, #1
 8009798:	2100      	movs	r1, #0
 800979a:	2204      	movs	r2, #4
 800979c:	f102 0014 	add.w	r0, r2, #20
 80097a0:	4298      	cmp	r0, r3
 80097a2:	d922      	bls.n	80097ea <_dtoa_r+0x282>
 80097a4:	4658      	mov	r0, fp
 80097a6:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 80097aa:	f000 fc9b 	bl	800a0e4 <_Balloc>
 80097ae:	4682      	mov	sl, r0
 80097b0:	2800      	cmp	r0, #0
 80097b2:	d139      	bne.n	8009828 <_dtoa_r+0x2c0>
 80097b4:	4602      	mov	r2, r0
 80097b6:	f240 11af 	movw	r1, #431	@ 0x1af
 80097ba:	4b19      	ldr	r3, [pc, #100]	@ (8009820 <_dtoa_r+0x2b8>)
 80097bc:	4819      	ldr	r0, [pc, #100]	@ (8009824 <_dtoa_r+0x2bc>)
 80097be:	f001 fa11 	bl	800abe4 <__assert_func>
 80097c2:	2301      	movs	r3, #1
 80097c4:	e7df      	b.n	8009786 <_dtoa_r+0x21e>
 80097c6:	2401      	movs	r4, #1
 80097c8:	2300      	movs	r3, #0
 80097ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 80097cc:	9320      	str	r3, [sp, #128]	@ 0x80
 80097ce:	f04f 33ff 	mov.w	r3, #4294967295
 80097d2:	2200      	movs	r2, #0
 80097d4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80097d8:	2312      	movs	r3, #18
 80097da:	e7cf      	b.n	800977c <_dtoa_r+0x214>
 80097dc:	2301      	movs	r3, #1
 80097de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80097e0:	e7f5      	b.n	80097ce <_dtoa_r+0x266>
 80097e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80097e4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80097e8:	e7d6      	b.n	8009798 <_dtoa_r+0x230>
 80097ea:	3101      	adds	r1, #1
 80097ec:	0052      	lsls	r2, r2, #1
 80097ee:	e7d5      	b.n	800979c <_dtoa_r+0x234>
 80097f0:	636f4361 	.word	0x636f4361
 80097f4:	3fd287a7 	.word	0x3fd287a7
 80097f8:	8b60c8b3 	.word	0x8b60c8b3
 80097fc:	3fc68a28 	.word	0x3fc68a28
 8009800:	509f79fb 	.word	0x509f79fb
 8009804:	3fd34413 	.word	0x3fd34413
 8009808:	7ff00000 	.word	0x7ff00000
 800980c:	0800b4b7 	.word	0x0800b4b7
 8009810:	0800b443 	.word	0x0800b443
 8009814:	0800b442 	.word	0x0800b442
 8009818:	3ff80000 	.word	0x3ff80000
 800981c:	0800b5b8 	.word	0x0800b5b8
 8009820:	0800b4bb 	.word	0x0800b4bb
 8009824:	0800b4cc 	.word	0x0800b4cc
 8009828:	9b07      	ldr	r3, [sp, #28]
 800982a:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 800982e:	2b0e      	cmp	r3, #14
 8009830:	f200 80a4 	bhi.w	800997c <_dtoa_r+0x414>
 8009834:	2c00      	cmp	r4, #0
 8009836:	f000 80a1 	beq.w	800997c <_dtoa_r+0x414>
 800983a:	2f00      	cmp	r7, #0
 800983c:	dd33      	ble.n	80098a6 <_dtoa_r+0x33e>
 800983e:	4b86      	ldr	r3, [pc, #536]	@ (8009a58 <_dtoa_r+0x4f0>)
 8009840:	f007 020f 	and.w	r2, r7, #15
 8009844:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009848:	05f8      	lsls	r0, r7, #23
 800984a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800984e:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009852:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009856:	d516      	bpl.n	8009886 <_dtoa_r+0x31e>
 8009858:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800985c:	4b7f      	ldr	r3, [pc, #508]	@ (8009a5c <_dtoa_r+0x4f4>)
 800985e:	2603      	movs	r6, #3
 8009860:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009864:	f7f6 ff62 	bl	800072c <__aeabi_ddiv>
 8009868:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800986c:	f004 040f 	and.w	r4, r4, #15
 8009870:	4d7a      	ldr	r5, [pc, #488]	@ (8009a5c <_dtoa_r+0x4f4>)
 8009872:	b954      	cbnz	r4, 800988a <_dtoa_r+0x322>
 8009874:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009878:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800987c:	f7f6 ff56 	bl	800072c <__aeabi_ddiv>
 8009880:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009884:	e028      	b.n	80098d8 <_dtoa_r+0x370>
 8009886:	2602      	movs	r6, #2
 8009888:	e7f2      	b.n	8009870 <_dtoa_r+0x308>
 800988a:	07e1      	lsls	r1, r4, #31
 800988c:	d508      	bpl.n	80098a0 <_dtoa_r+0x338>
 800988e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009892:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009896:	f7f6 fe1f 	bl	80004d8 <__aeabi_dmul>
 800989a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800989e:	3601      	adds	r6, #1
 80098a0:	1064      	asrs	r4, r4, #1
 80098a2:	3508      	adds	r5, #8
 80098a4:	e7e5      	b.n	8009872 <_dtoa_r+0x30a>
 80098a6:	f000 80d2 	beq.w	8009a4e <_dtoa_r+0x4e6>
 80098aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098ae:	427c      	negs	r4, r7
 80098b0:	4b69      	ldr	r3, [pc, #420]	@ (8009a58 <_dtoa_r+0x4f0>)
 80098b2:	f004 020f 	and.w	r2, r4, #15
 80098b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098be:	f7f6 fe0b 	bl	80004d8 <__aeabi_dmul>
 80098c2:	2602      	movs	r6, #2
 80098c4:	2300      	movs	r3, #0
 80098c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098ca:	4d64      	ldr	r5, [pc, #400]	@ (8009a5c <_dtoa_r+0x4f4>)
 80098cc:	1124      	asrs	r4, r4, #4
 80098ce:	2c00      	cmp	r4, #0
 80098d0:	f040 80b2 	bne.w	8009a38 <_dtoa_r+0x4d0>
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d1d3      	bne.n	8009880 <_dtoa_r+0x318>
 80098d8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80098dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098de:	2b00      	cmp	r3, #0
 80098e0:	f000 80b7 	beq.w	8009a52 <_dtoa_r+0x4ea>
 80098e4:	2200      	movs	r2, #0
 80098e6:	4620      	mov	r0, r4
 80098e8:	4629      	mov	r1, r5
 80098ea:	4b5d      	ldr	r3, [pc, #372]	@ (8009a60 <_dtoa_r+0x4f8>)
 80098ec:	f7f7 f866 	bl	80009bc <__aeabi_dcmplt>
 80098f0:	2800      	cmp	r0, #0
 80098f2:	f000 80ae 	beq.w	8009a52 <_dtoa_r+0x4ea>
 80098f6:	9b07      	ldr	r3, [sp, #28]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	f000 80aa 	beq.w	8009a52 <_dtoa_r+0x4ea>
 80098fe:	9b08      	ldr	r3, [sp, #32]
 8009900:	2b00      	cmp	r3, #0
 8009902:	dd37      	ble.n	8009974 <_dtoa_r+0x40c>
 8009904:	1e7b      	subs	r3, r7, #1
 8009906:	4620      	mov	r0, r4
 8009908:	9304      	str	r3, [sp, #16]
 800990a:	2200      	movs	r2, #0
 800990c:	4629      	mov	r1, r5
 800990e:	4b55      	ldr	r3, [pc, #340]	@ (8009a64 <_dtoa_r+0x4fc>)
 8009910:	f7f6 fde2 	bl	80004d8 <__aeabi_dmul>
 8009914:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009918:	9c08      	ldr	r4, [sp, #32]
 800991a:	3601      	adds	r6, #1
 800991c:	4630      	mov	r0, r6
 800991e:	f7f6 fd71 	bl	8000404 <__aeabi_i2d>
 8009922:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009926:	f7f6 fdd7 	bl	80004d8 <__aeabi_dmul>
 800992a:	2200      	movs	r2, #0
 800992c:	4b4e      	ldr	r3, [pc, #312]	@ (8009a68 <_dtoa_r+0x500>)
 800992e:	f7f6 fc1d 	bl	800016c <__adddf3>
 8009932:	4605      	mov	r5, r0
 8009934:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009938:	2c00      	cmp	r4, #0
 800993a:	f040 8099 	bne.w	8009a70 <_dtoa_r+0x508>
 800993e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009942:	2200      	movs	r2, #0
 8009944:	4b49      	ldr	r3, [pc, #292]	@ (8009a6c <_dtoa_r+0x504>)
 8009946:	f7f6 fc0f 	bl	8000168 <__aeabi_dsub>
 800994a:	4602      	mov	r2, r0
 800994c:	460b      	mov	r3, r1
 800994e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009952:	462a      	mov	r2, r5
 8009954:	4633      	mov	r3, r6
 8009956:	f7f7 f84f 	bl	80009f8 <__aeabi_dcmpgt>
 800995a:	2800      	cmp	r0, #0
 800995c:	f040 828d 	bne.w	8009e7a <_dtoa_r+0x912>
 8009960:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009964:	462a      	mov	r2, r5
 8009966:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800996a:	f7f7 f827 	bl	80009bc <__aeabi_dcmplt>
 800996e:	2800      	cmp	r0, #0
 8009970:	f040 8126 	bne.w	8009bc0 <_dtoa_r+0x658>
 8009974:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009978:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800997c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800997e:	2b00      	cmp	r3, #0
 8009980:	f2c0 8162 	blt.w	8009c48 <_dtoa_r+0x6e0>
 8009984:	2f0e      	cmp	r7, #14
 8009986:	f300 815f 	bgt.w	8009c48 <_dtoa_r+0x6e0>
 800998a:	4b33      	ldr	r3, [pc, #204]	@ (8009a58 <_dtoa_r+0x4f0>)
 800998c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009990:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009994:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009998:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800999a:	2b00      	cmp	r3, #0
 800999c:	da03      	bge.n	80099a6 <_dtoa_r+0x43e>
 800999e:	9b07      	ldr	r3, [sp, #28]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	f340 80ff 	ble.w	8009ba4 <_dtoa_r+0x63c>
 80099a6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80099aa:	4656      	mov	r6, sl
 80099ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099b0:	4620      	mov	r0, r4
 80099b2:	4629      	mov	r1, r5
 80099b4:	f7f6 feba 	bl	800072c <__aeabi_ddiv>
 80099b8:	f7f7 f83e 	bl	8000a38 <__aeabi_d2iz>
 80099bc:	4680      	mov	r8, r0
 80099be:	f7f6 fd21 	bl	8000404 <__aeabi_i2d>
 80099c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099c6:	f7f6 fd87 	bl	80004d8 <__aeabi_dmul>
 80099ca:	4602      	mov	r2, r0
 80099cc:	460b      	mov	r3, r1
 80099ce:	4620      	mov	r0, r4
 80099d0:	4629      	mov	r1, r5
 80099d2:	f7f6 fbc9 	bl	8000168 <__aeabi_dsub>
 80099d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80099da:	9d07      	ldr	r5, [sp, #28]
 80099dc:	f806 4b01 	strb.w	r4, [r6], #1
 80099e0:	eba6 040a 	sub.w	r4, r6, sl
 80099e4:	42a5      	cmp	r5, r4
 80099e6:	4602      	mov	r2, r0
 80099e8:	460b      	mov	r3, r1
 80099ea:	f040 8115 	bne.w	8009c18 <_dtoa_r+0x6b0>
 80099ee:	f7f6 fbbd 	bl	800016c <__adddf3>
 80099f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099f6:	4604      	mov	r4, r0
 80099f8:	460d      	mov	r5, r1
 80099fa:	f7f6 fffd 	bl	80009f8 <__aeabi_dcmpgt>
 80099fe:	2800      	cmp	r0, #0
 8009a00:	f040 80f7 	bne.w	8009bf2 <_dtoa_r+0x68a>
 8009a04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a08:	4620      	mov	r0, r4
 8009a0a:	4629      	mov	r1, r5
 8009a0c:	f7f6 ffcc 	bl	80009a8 <__aeabi_dcmpeq>
 8009a10:	b118      	cbz	r0, 8009a1a <_dtoa_r+0x4b2>
 8009a12:	f018 0f01 	tst.w	r8, #1
 8009a16:	f040 80ec 	bne.w	8009bf2 <_dtoa_r+0x68a>
 8009a1a:	4649      	mov	r1, r9
 8009a1c:	4658      	mov	r0, fp
 8009a1e:	f000 fb86 	bl	800a12e <_Bfree>
 8009a22:	2300      	movs	r3, #0
 8009a24:	7033      	strb	r3, [r6, #0]
 8009a26:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009a28:	3701      	adds	r7, #1
 8009a2a:	601f      	str	r7, [r3, #0]
 8009a2c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	f43f add1 	beq.w	80095d6 <_dtoa_r+0x6e>
 8009a34:	601e      	str	r6, [r3, #0]
 8009a36:	e5ce      	b.n	80095d6 <_dtoa_r+0x6e>
 8009a38:	07e2      	lsls	r2, r4, #31
 8009a3a:	d505      	bpl.n	8009a48 <_dtoa_r+0x4e0>
 8009a3c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009a40:	f7f6 fd4a 	bl	80004d8 <__aeabi_dmul>
 8009a44:	2301      	movs	r3, #1
 8009a46:	3601      	adds	r6, #1
 8009a48:	1064      	asrs	r4, r4, #1
 8009a4a:	3508      	adds	r5, #8
 8009a4c:	e73f      	b.n	80098ce <_dtoa_r+0x366>
 8009a4e:	2602      	movs	r6, #2
 8009a50:	e742      	b.n	80098d8 <_dtoa_r+0x370>
 8009a52:	9c07      	ldr	r4, [sp, #28]
 8009a54:	9704      	str	r7, [sp, #16]
 8009a56:	e761      	b.n	800991c <_dtoa_r+0x3b4>
 8009a58:	0800b5b8 	.word	0x0800b5b8
 8009a5c:	0800b590 	.word	0x0800b590
 8009a60:	3ff00000 	.word	0x3ff00000
 8009a64:	40240000 	.word	0x40240000
 8009a68:	401c0000 	.word	0x401c0000
 8009a6c:	40140000 	.word	0x40140000
 8009a70:	4b70      	ldr	r3, [pc, #448]	@ (8009c34 <_dtoa_r+0x6cc>)
 8009a72:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009a74:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009a78:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009a7c:	4454      	add	r4, sl
 8009a7e:	2900      	cmp	r1, #0
 8009a80:	d045      	beq.n	8009b0e <_dtoa_r+0x5a6>
 8009a82:	2000      	movs	r0, #0
 8009a84:	496c      	ldr	r1, [pc, #432]	@ (8009c38 <_dtoa_r+0x6d0>)
 8009a86:	f7f6 fe51 	bl	800072c <__aeabi_ddiv>
 8009a8a:	4633      	mov	r3, r6
 8009a8c:	462a      	mov	r2, r5
 8009a8e:	f7f6 fb6b 	bl	8000168 <__aeabi_dsub>
 8009a92:	4656      	mov	r6, sl
 8009a94:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009a98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a9c:	f7f6 ffcc 	bl	8000a38 <__aeabi_d2iz>
 8009aa0:	4605      	mov	r5, r0
 8009aa2:	f7f6 fcaf 	bl	8000404 <__aeabi_i2d>
 8009aa6:	4602      	mov	r2, r0
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009aae:	f7f6 fb5b 	bl	8000168 <__aeabi_dsub>
 8009ab2:	4602      	mov	r2, r0
 8009ab4:	460b      	mov	r3, r1
 8009ab6:	3530      	adds	r5, #48	@ 0x30
 8009ab8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009abc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009ac0:	f806 5b01 	strb.w	r5, [r6], #1
 8009ac4:	f7f6 ff7a 	bl	80009bc <__aeabi_dcmplt>
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	d163      	bne.n	8009b94 <_dtoa_r+0x62c>
 8009acc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ad0:	2000      	movs	r0, #0
 8009ad2:	495a      	ldr	r1, [pc, #360]	@ (8009c3c <_dtoa_r+0x6d4>)
 8009ad4:	f7f6 fb48 	bl	8000168 <__aeabi_dsub>
 8009ad8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009adc:	f7f6 ff6e 	bl	80009bc <__aeabi_dcmplt>
 8009ae0:	2800      	cmp	r0, #0
 8009ae2:	f040 8087 	bne.w	8009bf4 <_dtoa_r+0x68c>
 8009ae6:	42a6      	cmp	r6, r4
 8009ae8:	f43f af44 	beq.w	8009974 <_dtoa_r+0x40c>
 8009aec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009af0:	2200      	movs	r2, #0
 8009af2:	4b53      	ldr	r3, [pc, #332]	@ (8009c40 <_dtoa_r+0x6d8>)
 8009af4:	f7f6 fcf0 	bl	80004d8 <__aeabi_dmul>
 8009af8:	2200      	movs	r2, #0
 8009afa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009afe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b02:	4b4f      	ldr	r3, [pc, #316]	@ (8009c40 <_dtoa_r+0x6d8>)
 8009b04:	f7f6 fce8 	bl	80004d8 <__aeabi_dmul>
 8009b08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b0c:	e7c4      	b.n	8009a98 <_dtoa_r+0x530>
 8009b0e:	4631      	mov	r1, r6
 8009b10:	4628      	mov	r0, r5
 8009b12:	f7f6 fce1 	bl	80004d8 <__aeabi_dmul>
 8009b16:	4656      	mov	r6, sl
 8009b18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009b1c:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009b1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b22:	f7f6 ff89 	bl	8000a38 <__aeabi_d2iz>
 8009b26:	4605      	mov	r5, r0
 8009b28:	f7f6 fc6c 	bl	8000404 <__aeabi_i2d>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	460b      	mov	r3, r1
 8009b30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b34:	f7f6 fb18 	bl	8000168 <__aeabi_dsub>
 8009b38:	4602      	mov	r2, r0
 8009b3a:	460b      	mov	r3, r1
 8009b3c:	3530      	adds	r5, #48	@ 0x30
 8009b3e:	f806 5b01 	strb.w	r5, [r6], #1
 8009b42:	42a6      	cmp	r6, r4
 8009b44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009b48:	f04f 0200 	mov.w	r2, #0
 8009b4c:	d124      	bne.n	8009b98 <_dtoa_r+0x630>
 8009b4e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009b52:	4b39      	ldr	r3, [pc, #228]	@ (8009c38 <_dtoa_r+0x6d0>)
 8009b54:	f7f6 fb0a 	bl	800016c <__adddf3>
 8009b58:	4602      	mov	r2, r0
 8009b5a:	460b      	mov	r3, r1
 8009b5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b60:	f7f6 ff4a 	bl	80009f8 <__aeabi_dcmpgt>
 8009b64:	2800      	cmp	r0, #0
 8009b66:	d145      	bne.n	8009bf4 <_dtoa_r+0x68c>
 8009b68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009b6c:	2000      	movs	r0, #0
 8009b6e:	4932      	ldr	r1, [pc, #200]	@ (8009c38 <_dtoa_r+0x6d0>)
 8009b70:	f7f6 fafa 	bl	8000168 <__aeabi_dsub>
 8009b74:	4602      	mov	r2, r0
 8009b76:	460b      	mov	r3, r1
 8009b78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b7c:	f7f6 ff1e 	bl	80009bc <__aeabi_dcmplt>
 8009b80:	2800      	cmp	r0, #0
 8009b82:	f43f aef7 	beq.w	8009974 <_dtoa_r+0x40c>
 8009b86:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009b88:	1e73      	subs	r3, r6, #1
 8009b8a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b8c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009b90:	2b30      	cmp	r3, #48	@ 0x30
 8009b92:	d0f8      	beq.n	8009b86 <_dtoa_r+0x61e>
 8009b94:	9f04      	ldr	r7, [sp, #16]
 8009b96:	e740      	b.n	8009a1a <_dtoa_r+0x4b2>
 8009b98:	4b29      	ldr	r3, [pc, #164]	@ (8009c40 <_dtoa_r+0x6d8>)
 8009b9a:	f7f6 fc9d 	bl	80004d8 <__aeabi_dmul>
 8009b9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ba2:	e7bc      	b.n	8009b1e <_dtoa_r+0x5b6>
 8009ba4:	d10c      	bne.n	8009bc0 <_dtoa_r+0x658>
 8009ba6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009baa:	2200      	movs	r2, #0
 8009bac:	4b25      	ldr	r3, [pc, #148]	@ (8009c44 <_dtoa_r+0x6dc>)
 8009bae:	f7f6 fc93 	bl	80004d8 <__aeabi_dmul>
 8009bb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009bb6:	f7f6 ff15 	bl	80009e4 <__aeabi_dcmpge>
 8009bba:	2800      	cmp	r0, #0
 8009bbc:	f000 815b 	beq.w	8009e76 <_dtoa_r+0x90e>
 8009bc0:	2400      	movs	r4, #0
 8009bc2:	4625      	mov	r5, r4
 8009bc4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009bc6:	4656      	mov	r6, sl
 8009bc8:	43db      	mvns	r3, r3
 8009bca:	9304      	str	r3, [sp, #16]
 8009bcc:	2700      	movs	r7, #0
 8009bce:	4621      	mov	r1, r4
 8009bd0:	4658      	mov	r0, fp
 8009bd2:	f000 faac 	bl	800a12e <_Bfree>
 8009bd6:	2d00      	cmp	r5, #0
 8009bd8:	d0dc      	beq.n	8009b94 <_dtoa_r+0x62c>
 8009bda:	b12f      	cbz	r7, 8009be8 <_dtoa_r+0x680>
 8009bdc:	42af      	cmp	r7, r5
 8009bde:	d003      	beq.n	8009be8 <_dtoa_r+0x680>
 8009be0:	4639      	mov	r1, r7
 8009be2:	4658      	mov	r0, fp
 8009be4:	f000 faa3 	bl	800a12e <_Bfree>
 8009be8:	4629      	mov	r1, r5
 8009bea:	4658      	mov	r0, fp
 8009bec:	f000 fa9f 	bl	800a12e <_Bfree>
 8009bf0:	e7d0      	b.n	8009b94 <_dtoa_r+0x62c>
 8009bf2:	9704      	str	r7, [sp, #16]
 8009bf4:	4633      	mov	r3, r6
 8009bf6:	461e      	mov	r6, r3
 8009bf8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009bfc:	2a39      	cmp	r2, #57	@ 0x39
 8009bfe:	d107      	bne.n	8009c10 <_dtoa_r+0x6a8>
 8009c00:	459a      	cmp	sl, r3
 8009c02:	d1f8      	bne.n	8009bf6 <_dtoa_r+0x68e>
 8009c04:	9a04      	ldr	r2, [sp, #16]
 8009c06:	3201      	adds	r2, #1
 8009c08:	9204      	str	r2, [sp, #16]
 8009c0a:	2230      	movs	r2, #48	@ 0x30
 8009c0c:	f88a 2000 	strb.w	r2, [sl]
 8009c10:	781a      	ldrb	r2, [r3, #0]
 8009c12:	3201      	adds	r2, #1
 8009c14:	701a      	strb	r2, [r3, #0]
 8009c16:	e7bd      	b.n	8009b94 <_dtoa_r+0x62c>
 8009c18:	2200      	movs	r2, #0
 8009c1a:	4b09      	ldr	r3, [pc, #36]	@ (8009c40 <_dtoa_r+0x6d8>)
 8009c1c:	f7f6 fc5c 	bl	80004d8 <__aeabi_dmul>
 8009c20:	2200      	movs	r2, #0
 8009c22:	2300      	movs	r3, #0
 8009c24:	4604      	mov	r4, r0
 8009c26:	460d      	mov	r5, r1
 8009c28:	f7f6 febe 	bl	80009a8 <__aeabi_dcmpeq>
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	f43f aebd 	beq.w	80099ac <_dtoa_r+0x444>
 8009c32:	e6f2      	b.n	8009a1a <_dtoa_r+0x4b2>
 8009c34:	0800b5b8 	.word	0x0800b5b8
 8009c38:	3fe00000 	.word	0x3fe00000
 8009c3c:	3ff00000 	.word	0x3ff00000
 8009c40:	40240000 	.word	0x40240000
 8009c44:	40140000 	.word	0x40140000
 8009c48:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009c4a:	2a00      	cmp	r2, #0
 8009c4c:	f000 80db 	beq.w	8009e06 <_dtoa_r+0x89e>
 8009c50:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009c52:	2a01      	cmp	r2, #1
 8009c54:	f300 80bf 	bgt.w	8009dd6 <_dtoa_r+0x86e>
 8009c58:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009c5a:	2a00      	cmp	r2, #0
 8009c5c:	f000 80b7 	beq.w	8009dce <_dtoa_r+0x866>
 8009c60:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009c64:	4646      	mov	r6, r8
 8009c66:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009c68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c6a:	2101      	movs	r1, #1
 8009c6c:	441a      	add	r2, r3
 8009c6e:	4658      	mov	r0, fp
 8009c70:	4498      	add	r8, r3
 8009c72:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c74:	f000 faf6 	bl	800a264 <__i2b>
 8009c78:	4605      	mov	r5, r0
 8009c7a:	b15e      	cbz	r6, 8009c94 <_dtoa_r+0x72c>
 8009c7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	dd08      	ble.n	8009c94 <_dtoa_r+0x72c>
 8009c82:	42b3      	cmp	r3, r6
 8009c84:	bfa8      	it	ge
 8009c86:	4633      	movge	r3, r6
 8009c88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c8a:	eba8 0803 	sub.w	r8, r8, r3
 8009c8e:	1af6      	subs	r6, r6, r3
 8009c90:	1ad3      	subs	r3, r2, r3
 8009c92:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c96:	b1f3      	cbz	r3, 8009cd6 <_dtoa_r+0x76e>
 8009c98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	f000 80b7 	beq.w	8009e0e <_dtoa_r+0x8a6>
 8009ca0:	b18c      	cbz	r4, 8009cc6 <_dtoa_r+0x75e>
 8009ca2:	4629      	mov	r1, r5
 8009ca4:	4622      	mov	r2, r4
 8009ca6:	4658      	mov	r0, fp
 8009ca8:	f000 fb9a 	bl	800a3e0 <__pow5mult>
 8009cac:	464a      	mov	r2, r9
 8009cae:	4601      	mov	r1, r0
 8009cb0:	4605      	mov	r5, r0
 8009cb2:	4658      	mov	r0, fp
 8009cb4:	f000 faec 	bl	800a290 <__multiply>
 8009cb8:	4649      	mov	r1, r9
 8009cba:	9004      	str	r0, [sp, #16]
 8009cbc:	4658      	mov	r0, fp
 8009cbe:	f000 fa36 	bl	800a12e <_Bfree>
 8009cc2:	9b04      	ldr	r3, [sp, #16]
 8009cc4:	4699      	mov	r9, r3
 8009cc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cc8:	1b1a      	subs	r2, r3, r4
 8009cca:	d004      	beq.n	8009cd6 <_dtoa_r+0x76e>
 8009ccc:	4649      	mov	r1, r9
 8009cce:	4658      	mov	r0, fp
 8009cd0:	f000 fb86 	bl	800a3e0 <__pow5mult>
 8009cd4:	4681      	mov	r9, r0
 8009cd6:	2101      	movs	r1, #1
 8009cd8:	4658      	mov	r0, fp
 8009cda:	f000 fac3 	bl	800a264 <__i2b>
 8009cde:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ce0:	4604      	mov	r4, r0
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	f000 81c6 	beq.w	800a074 <_dtoa_r+0xb0c>
 8009ce8:	461a      	mov	r2, r3
 8009cea:	4601      	mov	r1, r0
 8009cec:	4658      	mov	r0, fp
 8009cee:	f000 fb77 	bl	800a3e0 <__pow5mult>
 8009cf2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009cf4:	4604      	mov	r4, r0
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	f300 808f 	bgt.w	8009e1a <_dtoa_r+0x8b2>
 8009cfc:	9b02      	ldr	r3, [sp, #8]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	f040 8087 	bne.w	8009e12 <_dtoa_r+0x8aa>
 8009d04:	9b03      	ldr	r3, [sp, #12]
 8009d06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	f040 8083 	bne.w	8009e16 <_dtoa_r+0x8ae>
 8009d10:	9b03      	ldr	r3, [sp, #12]
 8009d12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009d16:	0d1b      	lsrs	r3, r3, #20
 8009d18:	051b      	lsls	r3, r3, #20
 8009d1a:	b12b      	cbz	r3, 8009d28 <_dtoa_r+0x7c0>
 8009d1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d1e:	f108 0801 	add.w	r8, r8, #1
 8009d22:	3301      	adds	r3, #1
 8009d24:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d26:	2301      	movs	r3, #1
 8009d28:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	f000 81a7 	beq.w	800a080 <_dtoa_r+0xb18>
 8009d32:	6923      	ldr	r3, [r4, #16]
 8009d34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009d38:	6918      	ldr	r0, [r3, #16]
 8009d3a:	f000 fa47 	bl	800a1cc <__hi0bits>
 8009d3e:	f1c0 0020 	rsb	r0, r0, #32
 8009d42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d44:	4418      	add	r0, r3
 8009d46:	f010 001f 	ands.w	r0, r0, #31
 8009d4a:	d071      	beq.n	8009e30 <_dtoa_r+0x8c8>
 8009d4c:	f1c0 0320 	rsb	r3, r0, #32
 8009d50:	2b04      	cmp	r3, #4
 8009d52:	dd65      	ble.n	8009e20 <_dtoa_r+0x8b8>
 8009d54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d56:	f1c0 001c 	rsb	r0, r0, #28
 8009d5a:	4403      	add	r3, r0
 8009d5c:	4480      	add	r8, r0
 8009d5e:	4406      	add	r6, r0
 8009d60:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d62:	f1b8 0f00 	cmp.w	r8, #0
 8009d66:	dd05      	ble.n	8009d74 <_dtoa_r+0x80c>
 8009d68:	4649      	mov	r1, r9
 8009d6a:	4642      	mov	r2, r8
 8009d6c:	4658      	mov	r0, fp
 8009d6e:	f000 fb77 	bl	800a460 <__lshift>
 8009d72:	4681      	mov	r9, r0
 8009d74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	dd05      	ble.n	8009d86 <_dtoa_r+0x81e>
 8009d7a:	4621      	mov	r1, r4
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	4658      	mov	r0, fp
 8009d80:	f000 fb6e 	bl	800a460 <__lshift>
 8009d84:	4604      	mov	r4, r0
 8009d86:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d053      	beq.n	8009e34 <_dtoa_r+0x8cc>
 8009d8c:	4621      	mov	r1, r4
 8009d8e:	4648      	mov	r0, r9
 8009d90:	f000 fbd2 	bl	800a538 <__mcmp>
 8009d94:	2800      	cmp	r0, #0
 8009d96:	da4d      	bge.n	8009e34 <_dtoa_r+0x8cc>
 8009d98:	1e7b      	subs	r3, r7, #1
 8009d9a:	4649      	mov	r1, r9
 8009d9c:	9304      	str	r3, [sp, #16]
 8009d9e:	220a      	movs	r2, #10
 8009da0:	2300      	movs	r3, #0
 8009da2:	4658      	mov	r0, fp
 8009da4:	f000 f9cc 	bl	800a140 <__multadd>
 8009da8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009daa:	4681      	mov	r9, r0
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	f000 8169 	beq.w	800a084 <_dtoa_r+0xb1c>
 8009db2:	2300      	movs	r3, #0
 8009db4:	4629      	mov	r1, r5
 8009db6:	220a      	movs	r2, #10
 8009db8:	4658      	mov	r0, fp
 8009dba:	f000 f9c1 	bl	800a140 <__multadd>
 8009dbe:	9b08      	ldr	r3, [sp, #32]
 8009dc0:	4605      	mov	r5, r0
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	dc61      	bgt.n	8009e8a <_dtoa_r+0x922>
 8009dc6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009dc8:	2b02      	cmp	r3, #2
 8009dca:	dc3b      	bgt.n	8009e44 <_dtoa_r+0x8dc>
 8009dcc:	e05d      	b.n	8009e8a <_dtoa_r+0x922>
 8009dce:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009dd0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009dd4:	e746      	b.n	8009c64 <_dtoa_r+0x6fc>
 8009dd6:	9b07      	ldr	r3, [sp, #28]
 8009dd8:	1e5c      	subs	r4, r3, #1
 8009dda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ddc:	42a3      	cmp	r3, r4
 8009dde:	bfbf      	itttt	lt
 8009de0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009de2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8009de4:	1ae3      	sublt	r3, r4, r3
 8009de6:	18d2      	addlt	r2, r2, r3
 8009de8:	bfa8      	it	ge
 8009dea:	1b1c      	subge	r4, r3, r4
 8009dec:	9b07      	ldr	r3, [sp, #28]
 8009dee:	bfbe      	ittt	lt
 8009df0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009df2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8009df4:	2400      	movlt	r4, #0
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	bfb5      	itete	lt
 8009dfa:	eba8 0603 	sublt.w	r6, r8, r3
 8009dfe:	4646      	movge	r6, r8
 8009e00:	2300      	movlt	r3, #0
 8009e02:	9b07      	ldrge	r3, [sp, #28]
 8009e04:	e730      	b.n	8009c68 <_dtoa_r+0x700>
 8009e06:	4646      	mov	r6, r8
 8009e08:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009e0a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009e0c:	e735      	b.n	8009c7a <_dtoa_r+0x712>
 8009e0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e10:	e75c      	b.n	8009ccc <_dtoa_r+0x764>
 8009e12:	2300      	movs	r3, #0
 8009e14:	e788      	b.n	8009d28 <_dtoa_r+0x7c0>
 8009e16:	9b02      	ldr	r3, [sp, #8]
 8009e18:	e786      	b.n	8009d28 <_dtoa_r+0x7c0>
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e1e:	e788      	b.n	8009d32 <_dtoa_r+0x7ca>
 8009e20:	d09f      	beq.n	8009d62 <_dtoa_r+0x7fa>
 8009e22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e24:	331c      	adds	r3, #28
 8009e26:	441a      	add	r2, r3
 8009e28:	4498      	add	r8, r3
 8009e2a:	441e      	add	r6, r3
 8009e2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e2e:	e798      	b.n	8009d62 <_dtoa_r+0x7fa>
 8009e30:	4603      	mov	r3, r0
 8009e32:	e7f6      	b.n	8009e22 <_dtoa_r+0x8ba>
 8009e34:	9b07      	ldr	r3, [sp, #28]
 8009e36:	9704      	str	r7, [sp, #16]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	dc20      	bgt.n	8009e7e <_dtoa_r+0x916>
 8009e3c:	9308      	str	r3, [sp, #32]
 8009e3e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009e40:	2b02      	cmp	r3, #2
 8009e42:	dd1e      	ble.n	8009e82 <_dtoa_r+0x91a>
 8009e44:	9b08      	ldr	r3, [sp, #32]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	f47f aebc 	bne.w	8009bc4 <_dtoa_r+0x65c>
 8009e4c:	4621      	mov	r1, r4
 8009e4e:	2205      	movs	r2, #5
 8009e50:	4658      	mov	r0, fp
 8009e52:	f000 f975 	bl	800a140 <__multadd>
 8009e56:	4601      	mov	r1, r0
 8009e58:	4604      	mov	r4, r0
 8009e5a:	4648      	mov	r0, r9
 8009e5c:	f000 fb6c 	bl	800a538 <__mcmp>
 8009e60:	2800      	cmp	r0, #0
 8009e62:	f77f aeaf 	ble.w	8009bc4 <_dtoa_r+0x65c>
 8009e66:	2331      	movs	r3, #49	@ 0x31
 8009e68:	4656      	mov	r6, sl
 8009e6a:	f806 3b01 	strb.w	r3, [r6], #1
 8009e6e:	9b04      	ldr	r3, [sp, #16]
 8009e70:	3301      	adds	r3, #1
 8009e72:	9304      	str	r3, [sp, #16]
 8009e74:	e6aa      	b.n	8009bcc <_dtoa_r+0x664>
 8009e76:	9c07      	ldr	r4, [sp, #28]
 8009e78:	9704      	str	r7, [sp, #16]
 8009e7a:	4625      	mov	r5, r4
 8009e7c:	e7f3      	b.n	8009e66 <_dtoa_r+0x8fe>
 8009e7e:	9b07      	ldr	r3, [sp, #28]
 8009e80:	9308      	str	r3, [sp, #32]
 8009e82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	f000 8101 	beq.w	800a08c <_dtoa_r+0xb24>
 8009e8a:	2e00      	cmp	r6, #0
 8009e8c:	dd05      	ble.n	8009e9a <_dtoa_r+0x932>
 8009e8e:	4629      	mov	r1, r5
 8009e90:	4632      	mov	r2, r6
 8009e92:	4658      	mov	r0, fp
 8009e94:	f000 fae4 	bl	800a460 <__lshift>
 8009e98:	4605      	mov	r5, r0
 8009e9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d059      	beq.n	8009f54 <_dtoa_r+0x9ec>
 8009ea0:	4658      	mov	r0, fp
 8009ea2:	6869      	ldr	r1, [r5, #4]
 8009ea4:	f000 f91e 	bl	800a0e4 <_Balloc>
 8009ea8:	4606      	mov	r6, r0
 8009eaa:	b920      	cbnz	r0, 8009eb6 <_dtoa_r+0x94e>
 8009eac:	4602      	mov	r2, r0
 8009eae:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009eb2:	4b81      	ldr	r3, [pc, #516]	@ (800a0b8 <_dtoa_r+0xb50>)
 8009eb4:	e482      	b.n	80097bc <_dtoa_r+0x254>
 8009eb6:	692a      	ldr	r2, [r5, #16]
 8009eb8:	f105 010c 	add.w	r1, r5, #12
 8009ebc:	3202      	adds	r2, #2
 8009ebe:	0092      	lsls	r2, r2, #2
 8009ec0:	300c      	adds	r0, #12
 8009ec2:	f7ff fa47 	bl	8009354 <memcpy>
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	4631      	mov	r1, r6
 8009eca:	4658      	mov	r0, fp
 8009ecc:	f000 fac8 	bl	800a460 <__lshift>
 8009ed0:	462f      	mov	r7, r5
 8009ed2:	4605      	mov	r5, r0
 8009ed4:	f10a 0301 	add.w	r3, sl, #1
 8009ed8:	9307      	str	r3, [sp, #28]
 8009eda:	9b08      	ldr	r3, [sp, #32]
 8009edc:	4453      	add	r3, sl
 8009ede:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009ee0:	9b02      	ldr	r3, [sp, #8]
 8009ee2:	f003 0301 	and.w	r3, r3, #1
 8009ee6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ee8:	9b07      	ldr	r3, [sp, #28]
 8009eea:	4621      	mov	r1, r4
 8009eec:	3b01      	subs	r3, #1
 8009eee:	4648      	mov	r0, r9
 8009ef0:	9302      	str	r3, [sp, #8]
 8009ef2:	f7ff fab1 	bl	8009458 <quorem>
 8009ef6:	4639      	mov	r1, r7
 8009ef8:	9008      	str	r0, [sp, #32]
 8009efa:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009efe:	4648      	mov	r0, r9
 8009f00:	f000 fb1a 	bl	800a538 <__mcmp>
 8009f04:	462a      	mov	r2, r5
 8009f06:	9009      	str	r0, [sp, #36]	@ 0x24
 8009f08:	4621      	mov	r1, r4
 8009f0a:	4658      	mov	r0, fp
 8009f0c:	f000 fb30 	bl	800a570 <__mdiff>
 8009f10:	68c2      	ldr	r2, [r0, #12]
 8009f12:	4606      	mov	r6, r0
 8009f14:	bb02      	cbnz	r2, 8009f58 <_dtoa_r+0x9f0>
 8009f16:	4601      	mov	r1, r0
 8009f18:	4648      	mov	r0, r9
 8009f1a:	f000 fb0d 	bl	800a538 <__mcmp>
 8009f1e:	4602      	mov	r2, r0
 8009f20:	4631      	mov	r1, r6
 8009f22:	4658      	mov	r0, fp
 8009f24:	920c      	str	r2, [sp, #48]	@ 0x30
 8009f26:	f000 f902 	bl	800a12e <_Bfree>
 8009f2a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009f2c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009f2e:	9e07      	ldr	r6, [sp, #28]
 8009f30:	ea43 0102 	orr.w	r1, r3, r2
 8009f34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f36:	4319      	orrs	r1, r3
 8009f38:	d110      	bne.n	8009f5c <_dtoa_r+0x9f4>
 8009f3a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009f3e:	d029      	beq.n	8009f94 <_dtoa_r+0xa2c>
 8009f40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	dd02      	ble.n	8009f4c <_dtoa_r+0x9e4>
 8009f46:	9b08      	ldr	r3, [sp, #32]
 8009f48:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009f4c:	9b02      	ldr	r3, [sp, #8]
 8009f4e:	f883 8000 	strb.w	r8, [r3]
 8009f52:	e63c      	b.n	8009bce <_dtoa_r+0x666>
 8009f54:	4628      	mov	r0, r5
 8009f56:	e7bb      	b.n	8009ed0 <_dtoa_r+0x968>
 8009f58:	2201      	movs	r2, #1
 8009f5a:	e7e1      	b.n	8009f20 <_dtoa_r+0x9b8>
 8009f5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	db04      	blt.n	8009f6c <_dtoa_r+0xa04>
 8009f62:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8009f64:	430b      	orrs	r3, r1
 8009f66:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009f68:	430b      	orrs	r3, r1
 8009f6a:	d120      	bne.n	8009fae <_dtoa_r+0xa46>
 8009f6c:	2a00      	cmp	r2, #0
 8009f6e:	dded      	ble.n	8009f4c <_dtoa_r+0x9e4>
 8009f70:	4649      	mov	r1, r9
 8009f72:	2201      	movs	r2, #1
 8009f74:	4658      	mov	r0, fp
 8009f76:	f000 fa73 	bl	800a460 <__lshift>
 8009f7a:	4621      	mov	r1, r4
 8009f7c:	4681      	mov	r9, r0
 8009f7e:	f000 fadb 	bl	800a538 <__mcmp>
 8009f82:	2800      	cmp	r0, #0
 8009f84:	dc03      	bgt.n	8009f8e <_dtoa_r+0xa26>
 8009f86:	d1e1      	bne.n	8009f4c <_dtoa_r+0x9e4>
 8009f88:	f018 0f01 	tst.w	r8, #1
 8009f8c:	d0de      	beq.n	8009f4c <_dtoa_r+0x9e4>
 8009f8e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009f92:	d1d8      	bne.n	8009f46 <_dtoa_r+0x9de>
 8009f94:	2339      	movs	r3, #57	@ 0x39
 8009f96:	9a02      	ldr	r2, [sp, #8]
 8009f98:	7013      	strb	r3, [r2, #0]
 8009f9a:	4633      	mov	r3, r6
 8009f9c:	461e      	mov	r6, r3
 8009f9e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009fa2:	3b01      	subs	r3, #1
 8009fa4:	2a39      	cmp	r2, #57	@ 0x39
 8009fa6:	d052      	beq.n	800a04e <_dtoa_r+0xae6>
 8009fa8:	3201      	adds	r2, #1
 8009faa:	701a      	strb	r2, [r3, #0]
 8009fac:	e60f      	b.n	8009bce <_dtoa_r+0x666>
 8009fae:	2a00      	cmp	r2, #0
 8009fb0:	dd07      	ble.n	8009fc2 <_dtoa_r+0xa5a>
 8009fb2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009fb6:	d0ed      	beq.n	8009f94 <_dtoa_r+0xa2c>
 8009fb8:	9a02      	ldr	r2, [sp, #8]
 8009fba:	f108 0301 	add.w	r3, r8, #1
 8009fbe:	7013      	strb	r3, [r2, #0]
 8009fc0:	e605      	b.n	8009bce <_dtoa_r+0x666>
 8009fc2:	9b07      	ldr	r3, [sp, #28]
 8009fc4:	9a07      	ldr	r2, [sp, #28]
 8009fc6:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009fca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	d028      	beq.n	800a022 <_dtoa_r+0xaba>
 8009fd0:	4649      	mov	r1, r9
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	220a      	movs	r2, #10
 8009fd6:	4658      	mov	r0, fp
 8009fd8:	f000 f8b2 	bl	800a140 <__multadd>
 8009fdc:	42af      	cmp	r7, r5
 8009fde:	4681      	mov	r9, r0
 8009fe0:	f04f 0300 	mov.w	r3, #0
 8009fe4:	f04f 020a 	mov.w	r2, #10
 8009fe8:	4639      	mov	r1, r7
 8009fea:	4658      	mov	r0, fp
 8009fec:	d107      	bne.n	8009ffe <_dtoa_r+0xa96>
 8009fee:	f000 f8a7 	bl	800a140 <__multadd>
 8009ff2:	4607      	mov	r7, r0
 8009ff4:	4605      	mov	r5, r0
 8009ff6:	9b07      	ldr	r3, [sp, #28]
 8009ff8:	3301      	adds	r3, #1
 8009ffa:	9307      	str	r3, [sp, #28]
 8009ffc:	e774      	b.n	8009ee8 <_dtoa_r+0x980>
 8009ffe:	f000 f89f 	bl	800a140 <__multadd>
 800a002:	4629      	mov	r1, r5
 800a004:	4607      	mov	r7, r0
 800a006:	2300      	movs	r3, #0
 800a008:	220a      	movs	r2, #10
 800a00a:	4658      	mov	r0, fp
 800a00c:	f000 f898 	bl	800a140 <__multadd>
 800a010:	4605      	mov	r5, r0
 800a012:	e7f0      	b.n	8009ff6 <_dtoa_r+0xa8e>
 800a014:	9b08      	ldr	r3, [sp, #32]
 800a016:	2700      	movs	r7, #0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	bfcc      	ite	gt
 800a01c:	461e      	movgt	r6, r3
 800a01e:	2601      	movle	r6, #1
 800a020:	4456      	add	r6, sl
 800a022:	4649      	mov	r1, r9
 800a024:	2201      	movs	r2, #1
 800a026:	4658      	mov	r0, fp
 800a028:	f000 fa1a 	bl	800a460 <__lshift>
 800a02c:	4621      	mov	r1, r4
 800a02e:	4681      	mov	r9, r0
 800a030:	f000 fa82 	bl	800a538 <__mcmp>
 800a034:	2800      	cmp	r0, #0
 800a036:	dcb0      	bgt.n	8009f9a <_dtoa_r+0xa32>
 800a038:	d102      	bne.n	800a040 <_dtoa_r+0xad8>
 800a03a:	f018 0f01 	tst.w	r8, #1
 800a03e:	d1ac      	bne.n	8009f9a <_dtoa_r+0xa32>
 800a040:	4633      	mov	r3, r6
 800a042:	461e      	mov	r6, r3
 800a044:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a048:	2a30      	cmp	r2, #48	@ 0x30
 800a04a:	d0fa      	beq.n	800a042 <_dtoa_r+0xada>
 800a04c:	e5bf      	b.n	8009bce <_dtoa_r+0x666>
 800a04e:	459a      	cmp	sl, r3
 800a050:	d1a4      	bne.n	8009f9c <_dtoa_r+0xa34>
 800a052:	9b04      	ldr	r3, [sp, #16]
 800a054:	3301      	adds	r3, #1
 800a056:	9304      	str	r3, [sp, #16]
 800a058:	2331      	movs	r3, #49	@ 0x31
 800a05a:	f88a 3000 	strb.w	r3, [sl]
 800a05e:	e5b6      	b.n	8009bce <_dtoa_r+0x666>
 800a060:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a062:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a0bc <_dtoa_r+0xb54>
 800a066:	2b00      	cmp	r3, #0
 800a068:	f43f aab5 	beq.w	80095d6 <_dtoa_r+0x6e>
 800a06c:	f10a 0308 	add.w	r3, sl, #8
 800a070:	f7ff baaf 	b.w	80095d2 <_dtoa_r+0x6a>
 800a074:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a076:	2b01      	cmp	r3, #1
 800a078:	f77f ae40 	ble.w	8009cfc <_dtoa_r+0x794>
 800a07c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a07e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a080:	2001      	movs	r0, #1
 800a082:	e65e      	b.n	8009d42 <_dtoa_r+0x7da>
 800a084:	9b08      	ldr	r3, [sp, #32]
 800a086:	2b00      	cmp	r3, #0
 800a088:	f77f aed9 	ble.w	8009e3e <_dtoa_r+0x8d6>
 800a08c:	4656      	mov	r6, sl
 800a08e:	4621      	mov	r1, r4
 800a090:	4648      	mov	r0, r9
 800a092:	f7ff f9e1 	bl	8009458 <quorem>
 800a096:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a09a:	9b08      	ldr	r3, [sp, #32]
 800a09c:	f806 8b01 	strb.w	r8, [r6], #1
 800a0a0:	eba6 020a 	sub.w	r2, r6, sl
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	ddb5      	ble.n	800a014 <_dtoa_r+0xaac>
 800a0a8:	4649      	mov	r1, r9
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	220a      	movs	r2, #10
 800a0ae:	4658      	mov	r0, fp
 800a0b0:	f000 f846 	bl	800a140 <__multadd>
 800a0b4:	4681      	mov	r9, r0
 800a0b6:	e7ea      	b.n	800a08e <_dtoa_r+0xb26>
 800a0b8:	0800b4bb 	.word	0x0800b4bb
 800a0bc:	0800b4ae 	.word	0x0800b4ae

0800a0c0 <__ascii_mbtowc>:
 800a0c0:	b082      	sub	sp, #8
 800a0c2:	b901      	cbnz	r1, 800a0c6 <__ascii_mbtowc+0x6>
 800a0c4:	a901      	add	r1, sp, #4
 800a0c6:	b142      	cbz	r2, 800a0da <__ascii_mbtowc+0x1a>
 800a0c8:	b14b      	cbz	r3, 800a0de <__ascii_mbtowc+0x1e>
 800a0ca:	7813      	ldrb	r3, [r2, #0]
 800a0cc:	600b      	str	r3, [r1, #0]
 800a0ce:	7812      	ldrb	r2, [r2, #0]
 800a0d0:	1e10      	subs	r0, r2, #0
 800a0d2:	bf18      	it	ne
 800a0d4:	2001      	movne	r0, #1
 800a0d6:	b002      	add	sp, #8
 800a0d8:	4770      	bx	lr
 800a0da:	4610      	mov	r0, r2
 800a0dc:	e7fb      	b.n	800a0d6 <__ascii_mbtowc+0x16>
 800a0de:	f06f 0001 	mvn.w	r0, #1
 800a0e2:	e7f8      	b.n	800a0d6 <__ascii_mbtowc+0x16>

0800a0e4 <_Balloc>:
 800a0e4:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800a0e6:	b570      	push	{r4, r5, r6, lr}
 800a0e8:	4605      	mov	r5, r0
 800a0ea:	460c      	mov	r4, r1
 800a0ec:	b17b      	cbz	r3, 800a10e <_Balloc+0x2a>
 800a0ee:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800a0f0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800a0f4:	b9a0      	cbnz	r0, 800a120 <_Balloc+0x3c>
 800a0f6:	2101      	movs	r1, #1
 800a0f8:	fa01 f604 	lsl.w	r6, r1, r4
 800a0fc:	1d72      	adds	r2, r6, #5
 800a0fe:	4628      	mov	r0, r5
 800a100:	0092      	lsls	r2, r2, #2
 800a102:	f000 fd8d 	bl	800ac20 <_calloc_r>
 800a106:	b148      	cbz	r0, 800a11c <_Balloc+0x38>
 800a108:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800a10c:	e00b      	b.n	800a126 <_Balloc+0x42>
 800a10e:	2221      	movs	r2, #33	@ 0x21
 800a110:	2104      	movs	r1, #4
 800a112:	f000 fd85 	bl	800ac20 <_calloc_r>
 800a116:	6468      	str	r0, [r5, #68]	@ 0x44
 800a118:	2800      	cmp	r0, #0
 800a11a:	d1e8      	bne.n	800a0ee <_Balloc+0xa>
 800a11c:	2000      	movs	r0, #0
 800a11e:	bd70      	pop	{r4, r5, r6, pc}
 800a120:	6802      	ldr	r2, [r0, #0]
 800a122:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800a126:	2300      	movs	r3, #0
 800a128:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a12c:	e7f7      	b.n	800a11e <_Balloc+0x3a>

0800a12e <_Bfree>:
 800a12e:	b131      	cbz	r1, 800a13e <_Bfree+0x10>
 800a130:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800a132:	684a      	ldr	r2, [r1, #4]
 800a134:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a138:	6008      	str	r0, [r1, #0]
 800a13a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a13e:	4770      	bx	lr

0800a140 <__multadd>:
 800a140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a144:	4607      	mov	r7, r0
 800a146:	460c      	mov	r4, r1
 800a148:	461e      	mov	r6, r3
 800a14a:	2000      	movs	r0, #0
 800a14c:	690d      	ldr	r5, [r1, #16]
 800a14e:	f101 0c14 	add.w	ip, r1, #20
 800a152:	f8dc 3000 	ldr.w	r3, [ip]
 800a156:	3001      	adds	r0, #1
 800a158:	b299      	uxth	r1, r3
 800a15a:	fb02 6101 	mla	r1, r2, r1, r6
 800a15e:	0c1e      	lsrs	r6, r3, #16
 800a160:	0c0b      	lsrs	r3, r1, #16
 800a162:	fb02 3306 	mla	r3, r2, r6, r3
 800a166:	b289      	uxth	r1, r1
 800a168:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a16c:	4285      	cmp	r5, r0
 800a16e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a172:	f84c 1b04 	str.w	r1, [ip], #4
 800a176:	dcec      	bgt.n	800a152 <__multadd+0x12>
 800a178:	b30e      	cbz	r6, 800a1be <__multadd+0x7e>
 800a17a:	68a3      	ldr	r3, [r4, #8]
 800a17c:	42ab      	cmp	r3, r5
 800a17e:	dc19      	bgt.n	800a1b4 <__multadd+0x74>
 800a180:	6861      	ldr	r1, [r4, #4]
 800a182:	4638      	mov	r0, r7
 800a184:	3101      	adds	r1, #1
 800a186:	f7ff ffad 	bl	800a0e4 <_Balloc>
 800a18a:	4680      	mov	r8, r0
 800a18c:	b928      	cbnz	r0, 800a19a <__multadd+0x5a>
 800a18e:	4602      	mov	r2, r0
 800a190:	21ba      	movs	r1, #186	@ 0xba
 800a192:	4b0c      	ldr	r3, [pc, #48]	@ (800a1c4 <__multadd+0x84>)
 800a194:	480c      	ldr	r0, [pc, #48]	@ (800a1c8 <__multadd+0x88>)
 800a196:	f000 fd25 	bl	800abe4 <__assert_func>
 800a19a:	6922      	ldr	r2, [r4, #16]
 800a19c:	f104 010c 	add.w	r1, r4, #12
 800a1a0:	3202      	adds	r2, #2
 800a1a2:	0092      	lsls	r2, r2, #2
 800a1a4:	300c      	adds	r0, #12
 800a1a6:	f7ff f8d5 	bl	8009354 <memcpy>
 800a1aa:	4621      	mov	r1, r4
 800a1ac:	4638      	mov	r0, r7
 800a1ae:	f7ff ffbe 	bl	800a12e <_Bfree>
 800a1b2:	4644      	mov	r4, r8
 800a1b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a1b8:	3501      	adds	r5, #1
 800a1ba:	615e      	str	r6, [r3, #20]
 800a1bc:	6125      	str	r5, [r4, #16]
 800a1be:	4620      	mov	r0, r4
 800a1c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1c4:	0800b4bb 	.word	0x0800b4bb
 800a1c8:	0800b524 	.word	0x0800b524

0800a1cc <__hi0bits>:
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a1d2:	bf3a      	itte	cc
 800a1d4:	0403      	lslcc	r3, r0, #16
 800a1d6:	2010      	movcc	r0, #16
 800a1d8:	2000      	movcs	r0, #0
 800a1da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a1de:	bf3c      	itt	cc
 800a1e0:	021b      	lslcc	r3, r3, #8
 800a1e2:	3008      	addcc	r0, #8
 800a1e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a1e8:	bf3c      	itt	cc
 800a1ea:	011b      	lslcc	r3, r3, #4
 800a1ec:	3004      	addcc	r0, #4
 800a1ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1f2:	bf3c      	itt	cc
 800a1f4:	009b      	lslcc	r3, r3, #2
 800a1f6:	3002      	addcc	r0, #2
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	db05      	blt.n	800a208 <__hi0bits+0x3c>
 800a1fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a200:	f100 0001 	add.w	r0, r0, #1
 800a204:	bf08      	it	eq
 800a206:	2020      	moveq	r0, #32
 800a208:	4770      	bx	lr

0800a20a <__lo0bits>:
 800a20a:	6803      	ldr	r3, [r0, #0]
 800a20c:	4602      	mov	r2, r0
 800a20e:	f013 0007 	ands.w	r0, r3, #7
 800a212:	d00b      	beq.n	800a22c <__lo0bits+0x22>
 800a214:	07d9      	lsls	r1, r3, #31
 800a216:	d421      	bmi.n	800a25c <__lo0bits+0x52>
 800a218:	0798      	lsls	r0, r3, #30
 800a21a:	bf49      	itett	mi
 800a21c:	085b      	lsrmi	r3, r3, #1
 800a21e:	089b      	lsrpl	r3, r3, #2
 800a220:	2001      	movmi	r0, #1
 800a222:	6013      	strmi	r3, [r2, #0]
 800a224:	bf5c      	itt	pl
 800a226:	2002      	movpl	r0, #2
 800a228:	6013      	strpl	r3, [r2, #0]
 800a22a:	4770      	bx	lr
 800a22c:	b299      	uxth	r1, r3
 800a22e:	b909      	cbnz	r1, 800a234 <__lo0bits+0x2a>
 800a230:	2010      	movs	r0, #16
 800a232:	0c1b      	lsrs	r3, r3, #16
 800a234:	b2d9      	uxtb	r1, r3
 800a236:	b909      	cbnz	r1, 800a23c <__lo0bits+0x32>
 800a238:	3008      	adds	r0, #8
 800a23a:	0a1b      	lsrs	r3, r3, #8
 800a23c:	0719      	lsls	r1, r3, #28
 800a23e:	bf04      	itt	eq
 800a240:	091b      	lsreq	r3, r3, #4
 800a242:	3004      	addeq	r0, #4
 800a244:	0799      	lsls	r1, r3, #30
 800a246:	bf04      	itt	eq
 800a248:	089b      	lsreq	r3, r3, #2
 800a24a:	3002      	addeq	r0, #2
 800a24c:	07d9      	lsls	r1, r3, #31
 800a24e:	d403      	bmi.n	800a258 <__lo0bits+0x4e>
 800a250:	085b      	lsrs	r3, r3, #1
 800a252:	f100 0001 	add.w	r0, r0, #1
 800a256:	d003      	beq.n	800a260 <__lo0bits+0x56>
 800a258:	6013      	str	r3, [r2, #0]
 800a25a:	4770      	bx	lr
 800a25c:	2000      	movs	r0, #0
 800a25e:	4770      	bx	lr
 800a260:	2020      	movs	r0, #32
 800a262:	4770      	bx	lr

0800a264 <__i2b>:
 800a264:	b510      	push	{r4, lr}
 800a266:	460c      	mov	r4, r1
 800a268:	2101      	movs	r1, #1
 800a26a:	f7ff ff3b 	bl	800a0e4 <_Balloc>
 800a26e:	4602      	mov	r2, r0
 800a270:	b928      	cbnz	r0, 800a27e <__i2b+0x1a>
 800a272:	f240 1145 	movw	r1, #325	@ 0x145
 800a276:	4b04      	ldr	r3, [pc, #16]	@ (800a288 <__i2b+0x24>)
 800a278:	4804      	ldr	r0, [pc, #16]	@ (800a28c <__i2b+0x28>)
 800a27a:	f000 fcb3 	bl	800abe4 <__assert_func>
 800a27e:	2301      	movs	r3, #1
 800a280:	6144      	str	r4, [r0, #20]
 800a282:	6103      	str	r3, [r0, #16]
 800a284:	bd10      	pop	{r4, pc}
 800a286:	bf00      	nop
 800a288:	0800b4bb 	.word	0x0800b4bb
 800a28c:	0800b524 	.word	0x0800b524

0800a290 <__multiply>:
 800a290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a294:	4614      	mov	r4, r2
 800a296:	690a      	ldr	r2, [r1, #16]
 800a298:	6923      	ldr	r3, [r4, #16]
 800a29a:	460f      	mov	r7, r1
 800a29c:	429a      	cmp	r2, r3
 800a29e:	bfa2      	ittt	ge
 800a2a0:	4623      	movge	r3, r4
 800a2a2:	460c      	movge	r4, r1
 800a2a4:	461f      	movge	r7, r3
 800a2a6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a2aa:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a2ae:	68a3      	ldr	r3, [r4, #8]
 800a2b0:	6861      	ldr	r1, [r4, #4]
 800a2b2:	eb0a 0609 	add.w	r6, sl, r9
 800a2b6:	42b3      	cmp	r3, r6
 800a2b8:	b085      	sub	sp, #20
 800a2ba:	bfb8      	it	lt
 800a2bc:	3101      	addlt	r1, #1
 800a2be:	f7ff ff11 	bl	800a0e4 <_Balloc>
 800a2c2:	b930      	cbnz	r0, 800a2d2 <__multiply+0x42>
 800a2c4:	4602      	mov	r2, r0
 800a2c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a2ca:	4b43      	ldr	r3, [pc, #268]	@ (800a3d8 <__multiply+0x148>)
 800a2cc:	4843      	ldr	r0, [pc, #268]	@ (800a3dc <__multiply+0x14c>)
 800a2ce:	f000 fc89 	bl	800abe4 <__assert_func>
 800a2d2:	f100 0514 	add.w	r5, r0, #20
 800a2d6:	462b      	mov	r3, r5
 800a2d8:	2200      	movs	r2, #0
 800a2da:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a2de:	4543      	cmp	r3, r8
 800a2e0:	d321      	bcc.n	800a326 <__multiply+0x96>
 800a2e2:	f107 0114 	add.w	r1, r7, #20
 800a2e6:	f104 0214 	add.w	r2, r4, #20
 800a2ea:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a2ee:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a2f2:	9302      	str	r3, [sp, #8]
 800a2f4:	1b13      	subs	r3, r2, r4
 800a2f6:	3b15      	subs	r3, #21
 800a2f8:	f023 0303 	bic.w	r3, r3, #3
 800a2fc:	3304      	adds	r3, #4
 800a2fe:	f104 0715 	add.w	r7, r4, #21
 800a302:	42ba      	cmp	r2, r7
 800a304:	bf38      	it	cc
 800a306:	2304      	movcc	r3, #4
 800a308:	9301      	str	r3, [sp, #4]
 800a30a:	9b02      	ldr	r3, [sp, #8]
 800a30c:	9103      	str	r1, [sp, #12]
 800a30e:	428b      	cmp	r3, r1
 800a310:	d80c      	bhi.n	800a32c <__multiply+0x9c>
 800a312:	2e00      	cmp	r6, #0
 800a314:	dd03      	ble.n	800a31e <__multiply+0x8e>
 800a316:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d05a      	beq.n	800a3d4 <__multiply+0x144>
 800a31e:	6106      	str	r6, [r0, #16]
 800a320:	b005      	add	sp, #20
 800a322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a326:	f843 2b04 	str.w	r2, [r3], #4
 800a32a:	e7d8      	b.n	800a2de <__multiply+0x4e>
 800a32c:	f8b1 a000 	ldrh.w	sl, [r1]
 800a330:	f1ba 0f00 	cmp.w	sl, #0
 800a334:	d023      	beq.n	800a37e <__multiply+0xee>
 800a336:	46a9      	mov	r9, r5
 800a338:	f04f 0c00 	mov.w	ip, #0
 800a33c:	f104 0e14 	add.w	lr, r4, #20
 800a340:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a344:	f8d9 3000 	ldr.w	r3, [r9]
 800a348:	fa1f fb87 	uxth.w	fp, r7
 800a34c:	b29b      	uxth	r3, r3
 800a34e:	fb0a 330b 	mla	r3, sl, fp, r3
 800a352:	4463      	add	r3, ip
 800a354:	f8d9 c000 	ldr.w	ip, [r9]
 800a358:	0c3f      	lsrs	r7, r7, #16
 800a35a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a35e:	fb0a c707 	mla	r7, sl, r7, ip
 800a362:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a366:	b29b      	uxth	r3, r3
 800a368:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a36c:	4572      	cmp	r2, lr
 800a36e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a372:	f849 3b04 	str.w	r3, [r9], #4
 800a376:	d8e3      	bhi.n	800a340 <__multiply+0xb0>
 800a378:	9b01      	ldr	r3, [sp, #4]
 800a37a:	f845 c003 	str.w	ip, [r5, r3]
 800a37e:	9b03      	ldr	r3, [sp, #12]
 800a380:	3104      	adds	r1, #4
 800a382:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a386:	f1b9 0f00 	cmp.w	r9, #0
 800a38a:	d021      	beq.n	800a3d0 <__multiply+0x140>
 800a38c:	46ae      	mov	lr, r5
 800a38e:	f04f 0a00 	mov.w	sl, #0
 800a392:	682b      	ldr	r3, [r5, #0]
 800a394:	f104 0c14 	add.w	ip, r4, #20
 800a398:	f8bc b000 	ldrh.w	fp, [ip]
 800a39c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a3a0:	b29b      	uxth	r3, r3
 800a3a2:	fb09 770b 	mla	r7, r9, fp, r7
 800a3a6:	4457      	add	r7, sl
 800a3a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a3ac:	f84e 3b04 	str.w	r3, [lr], #4
 800a3b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a3b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3b8:	f8be 3000 	ldrh.w	r3, [lr]
 800a3bc:	4562      	cmp	r2, ip
 800a3be:	fb09 330a 	mla	r3, r9, sl, r3
 800a3c2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a3c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3ca:	d8e5      	bhi.n	800a398 <__multiply+0x108>
 800a3cc:	9f01      	ldr	r7, [sp, #4]
 800a3ce:	51eb      	str	r3, [r5, r7]
 800a3d0:	3504      	adds	r5, #4
 800a3d2:	e79a      	b.n	800a30a <__multiply+0x7a>
 800a3d4:	3e01      	subs	r6, #1
 800a3d6:	e79c      	b.n	800a312 <__multiply+0x82>
 800a3d8:	0800b4bb 	.word	0x0800b4bb
 800a3dc:	0800b524 	.word	0x0800b524

0800a3e0 <__pow5mult>:
 800a3e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3e4:	4615      	mov	r5, r2
 800a3e6:	f012 0203 	ands.w	r2, r2, #3
 800a3ea:	4607      	mov	r7, r0
 800a3ec:	460e      	mov	r6, r1
 800a3ee:	d007      	beq.n	800a400 <__pow5mult+0x20>
 800a3f0:	4c1a      	ldr	r4, [pc, #104]	@ (800a45c <__pow5mult+0x7c>)
 800a3f2:	3a01      	subs	r2, #1
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a3fa:	f7ff fea1 	bl	800a140 <__multadd>
 800a3fe:	4606      	mov	r6, r0
 800a400:	10ad      	asrs	r5, r5, #2
 800a402:	d027      	beq.n	800a454 <__pow5mult+0x74>
 800a404:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 800a406:	b944      	cbnz	r4, 800a41a <__pow5mult+0x3a>
 800a408:	f240 2171 	movw	r1, #625	@ 0x271
 800a40c:	4638      	mov	r0, r7
 800a40e:	f7ff ff29 	bl	800a264 <__i2b>
 800a412:	2300      	movs	r3, #0
 800a414:	4604      	mov	r4, r0
 800a416:	6438      	str	r0, [r7, #64]	@ 0x40
 800a418:	6003      	str	r3, [r0, #0]
 800a41a:	f04f 0900 	mov.w	r9, #0
 800a41e:	07eb      	lsls	r3, r5, #31
 800a420:	d50a      	bpl.n	800a438 <__pow5mult+0x58>
 800a422:	4631      	mov	r1, r6
 800a424:	4622      	mov	r2, r4
 800a426:	4638      	mov	r0, r7
 800a428:	f7ff ff32 	bl	800a290 <__multiply>
 800a42c:	4680      	mov	r8, r0
 800a42e:	4631      	mov	r1, r6
 800a430:	4638      	mov	r0, r7
 800a432:	f7ff fe7c 	bl	800a12e <_Bfree>
 800a436:	4646      	mov	r6, r8
 800a438:	106d      	asrs	r5, r5, #1
 800a43a:	d00b      	beq.n	800a454 <__pow5mult+0x74>
 800a43c:	6820      	ldr	r0, [r4, #0]
 800a43e:	b938      	cbnz	r0, 800a450 <__pow5mult+0x70>
 800a440:	4622      	mov	r2, r4
 800a442:	4621      	mov	r1, r4
 800a444:	4638      	mov	r0, r7
 800a446:	f7ff ff23 	bl	800a290 <__multiply>
 800a44a:	6020      	str	r0, [r4, #0]
 800a44c:	f8c0 9000 	str.w	r9, [r0]
 800a450:	4604      	mov	r4, r0
 800a452:	e7e4      	b.n	800a41e <__pow5mult+0x3e>
 800a454:	4630      	mov	r0, r6
 800a456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a45a:	bf00      	nop
 800a45c:	0800b580 	.word	0x0800b580

0800a460 <__lshift>:
 800a460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a464:	460c      	mov	r4, r1
 800a466:	4607      	mov	r7, r0
 800a468:	4691      	mov	r9, r2
 800a46a:	6923      	ldr	r3, [r4, #16]
 800a46c:	6849      	ldr	r1, [r1, #4]
 800a46e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a472:	68a3      	ldr	r3, [r4, #8]
 800a474:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a478:	f108 0601 	add.w	r6, r8, #1
 800a47c:	42b3      	cmp	r3, r6
 800a47e:	db0b      	blt.n	800a498 <__lshift+0x38>
 800a480:	4638      	mov	r0, r7
 800a482:	f7ff fe2f 	bl	800a0e4 <_Balloc>
 800a486:	4605      	mov	r5, r0
 800a488:	b948      	cbnz	r0, 800a49e <__lshift+0x3e>
 800a48a:	4602      	mov	r2, r0
 800a48c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a490:	4b27      	ldr	r3, [pc, #156]	@ (800a530 <__lshift+0xd0>)
 800a492:	4828      	ldr	r0, [pc, #160]	@ (800a534 <__lshift+0xd4>)
 800a494:	f000 fba6 	bl	800abe4 <__assert_func>
 800a498:	3101      	adds	r1, #1
 800a49a:	005b      	lsls	r3, r3, #1
 800a49c:	e7ee      	b.n	800a47c <__lshift+0x1c>
 800a49e:	2300      	movs	r3, #0
 800a4a0:	f100 0114 	add.w	r1, r0, #20
 800a4a4:	f100 0210 	add.w	r2, r0, #16
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	4553      	cmp	r3, sl
 800a4ac:	db33      	blt.n	800a516 <__lshift+0xb6>
 800a4ae:	6920      	ldr	r0, [r4, #16]
 800a4b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a4b4:	f104 0314 	add.w	r3, r4, #20
 800a4b8:	f019 091f 	ands.w	r9, r9, #31
 800a4bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a4c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a4c4:	d02b      	beq.n	800a51e <__lshift+0xbe>
 800a4c6:	468a      	mov	sl, r1
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	f1c9 0e20 	rsb	lr, r9, #32
 800a4ce:	6818      	ldr	r0, [r3, #0]
 800a4d0:	fa00 f009 	lsl.w	r0, r0, r9
 800a4d4:	4310      	orrs	r0, r2
 800a4d6:	f84a 0b04 	str.w	r0, [sl], #4
 800a4da:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4de:	459c      	cmp	ip, r3
 800a4e0:	fa22 f20e 	lsr.w	r2, r2, lr
 800a4e4:	d8f3      	bhi.n	800a4ce <__lshift+0x6e>
 800a4e6:	ebac 0304 	sub.w	r3, ip, r4
 800a4ea:	3b15      	subs	r3, #21
 800a4ec:	f023 0303 	bic.w	r3, r3, #3
 800a4f0:	3304      	adds	r3, #4
 800a4f2:	f104 0015 	add.w	r0, r4, #21
 800a4f6:	4584      	cmp	ip, r0
 800a4f8:	bf38      	it	cc
 800a4fa:	2304      	movcc	r3, #4
 800a4fc:	50ca      	str	r2, [r1, r3]
 800a4fe:	b10a      	cbz	r2, 800a504 <__lshift+0xa4>
 800a500:	f108 0602 	add.w	r6, r8, #2
 800a504:	3e01      	subs	r6, #1
 800a506:	4638      	mov	r0, r7
 800a508:	4621      	mov	r1, r4
 800a50a:	612e      	str	r6, [r5, #16]
 800a50c:	f7ff fe0f 	bl	800a12e <_Bfree>
 800a510:	4628      	mov	r0, r5
 800a512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a516:	f842 0f04 	str.w	r0, [r2, #4]!
 800a51a:	3301      	adds	r3, #1
 800a51c:	e7c5      	b.n	800a4aa <__lshift+0x4a>
 800a51e:	3904      	subs	r1, #4
 800a520:	f853 2b04 	ldr.w	r2, [r3], #4
 800a524:	459c      	cmp	ip, r3
 800a526:	f841 2f04 	str.w	r2, [r1, #4]!
 800a52a:	d8f9      	bhi.n	800a520 <__lshift+0xc0>
 800a52c:	e7ea      	b.n	800a504 <__lshift+0xa4>
 800a52e:	bf00      	nop
 800a530:	0800b4bb 	.word	0x0800b4bb
 800a534:	0800b524 	.word	0x0800b524

0800a538 <__mcmp>:
 800a538:	4603      	mov	r3, r0
 800a53a:	690a      	ldr	r2, [r1, #16]
 800a53c:	6900      	ldr	r0, [r0, #16]
 800a53e:	b530      	push	{r4, r5, lr}
 800a540:	1a80      	subs	r0, r0, r2
 800a542:	d10e      	bne.n	800a562 <__mcmp+0x2a>
 800a544:	3314      	adds	r3, #20
 800a546:	3114      	adds	r1, #20
 800a548:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a54c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a550:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a554:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a558:	4295      	cmp	r5, r2
 800a55a:	d003      	beq.n	800a564 <__mcmp+0x2c>
 800a55c:	d205      	bcs.n	800a56a <__mcmp+0x32>
 800a55e:	f04f 30ff 	mov.w	r0, #4294967295
 800a562:	bd30      	pop	{r4, r5, pc}
 800a564:	42a3      	cmp	r3, r4
 800a566:	d3f3      	bcc.n	800a550 <__mcmp+0x18>
 800a568:	e7fb      	b.n	800a562 <__mcmp+0x2a>
 800a56a:	2001      	movs	r0, #1
 800a56c:	e7f9      	b.n	800a562 <__mcmp+0x2a>
	...

0800a570 <__mdiff>:
 800a570:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a574:	4689      	mov	r9, r1
 800a576:	4606      	mov	r6, r0
 800a578:	4611      	mov	r1, r2
 800a57a:	4648      	mov	r0, r9
 800a57c:	4614      	mov	r4, r2
 800a57e:	f7ff ffdb 	bl	800a538 <__mcmp>
 800a582:	1e05      	subs	r5, r0, #0
 800a584:	d112      	bne.n	800a5ac <__mdiff+0x3c>
 800a586:	4629      	mov	r1, r5
 800a588:	4630      	mov	r0, r6
 800a58a:	f7ff fdab 	bl	800a0e4 <_Balloc>
 800a58e:	4602      	mov	r2, r0
 800a590:	b928      	cbnz	r0, 800a59e <__mdiff+0x2e>
 800a592:	f240 2137 	movw	r1, #567	@ 0x237
 800a596:	4b3e      	ldr	r3, [pc, #248]	@ (800a690 <__mdiff+0x120>)
 800a598:	483e      	ldr	r0, [pc, #248]	@ (800a694 <__mdiff+0x124>)
 800a59a:	f000 fb23 	bl	800abe4 <__assert_func>
 800a59e:	2301      	movs	r3, #1
 800a5a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a5a4:	4610      	mov	r0, r2
 800a5a6:	b003      	add	sp, #12
 800a5a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5ac:	bfbc      	itt	lt
 800a5ae:	464b      	movlt	r3, r9
 800a5b0:	46a1      	movlt	r9, r4
 800a5b2:	4630      	mov	r0, r6
 800a5b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a5b8:	bfba      	itte	lt
 800a5ba:	461c      	movlt	r4, r3
 800a5bc:	2501      	movlt	r5, #1
 800a5be:	2500      	movge	r5, #0
 800a5c0:	f7ff fd90 	bl	800a0e4 <_Balloc>
 800a5c4:	4602      	mov	r2, r0
 800a5c6:	b918      	cbnz	r0, 800a5d0 <__mdiff+0x60>
 800a5c8:	f240 2145 	movw	r1, #581	@ 0x245
 800a5cc:	4b30      	ldr	r3, [pc, #192]	@ (800a690 <__mdiff+0x120>)
 800a5ce:	e7e3      	b.n	800a598 <__mdiff+0x28>
 800a5d0:	f100 0b14 	add.w	fp, r0, #20
 800a5d4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a5d8:	f109 0310 	add.w	r3, r9, #16
 800a5dc:	60c5      	str	r5, [r0, #12]
 800a5de:	f04f 0c00 	mov.w	ip, #0
 800a5e2:	f109 0514 	add.w	r5, r9, #20
 800a5e6:	46d9      	mov	r9, fp
 800a5e8:	6926      	ldr	r6, [r4, #16]
 800a5ea:	f104 0e14 	add.w	lr, r4, #20
 800a5ee:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a5f2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a5f6:	9301      	str	r3, [sp, #4]
 800a5f8:	9b01      	ldr	r3, [sp, #4]
 800a5fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a5fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a602:	b281      	uxth	r1, r0
 800a604:	9301      	str	r3, [sp, #4]
 800a606:	fa1f f38a 	uxth.w	r3, sl
 800a60a:	1a5b      	subs	r3, r3, r1
 800a60c:	0c00      	lsrs	r0, r0, #16
 800a60e:	4463      	add	r3, ip
 800a610:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a614:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a618:	b29b      	uxth	r3, r3
 800a61a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a61e:	4576      	cmp	r6, lr
 800a620:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a624:	f849 3b04 	str.w	r3, [r9], #4
 800a628:	d8e6      	bhi.n	800a5f8 <__mdiff+0x88>
 800a62a:	1b33      	subs	r3, r6, r4
 800a62c:	3b15      	subs	r3, #21
 800a62e:	f023 0303 	bic.w	r3, r3, #3
 800a632:	3415      	adds	r4, #21
 800a634:	3304      	adds	r3, #4
 800a636:	42a6      	cmp	r6, r4
 800a638:	bf38      	it	cc
 800a63a:	2304      	movcc	r3, #4
 800a63c:	441d      	add	r5, r3
 800a63e:	445b      	add	r3, fp
 800a640:	461e      	mov	r6, r3
 800a642:	462c      	mov	r4, r5
 800a644:	4544      	cmp	r4, r8
 800a646:	d30e      	bcc.n	800a666 <__mdiff+0xf6>
 800a648:	f108 0103 	add.w	r1, r8, #3
 800a64c:	1b49      	subs	r1, r1, r5
 800a64e:	f021 0103 	bic.w	r1, r1, #3
 800a652:	3d03      	subs	r5, #3
 800a654:	45a8      	cmp	r8, r5
 800a656:	bf38      	it	cc
 800a658:	2100      	movcc	r1, #0
 800a65a:	440b      	add	r3, r1
 800a65c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a660:	b199      	cbz	r1, 800a68a <__mdiff+0x11a>
 800a662:	6117      	str	r7, [r2, #16]
 800a664:	e79e      	b.n	800a5a4 <__mdiff+0x34>
 800a666:	46e6      	mov	lr, ip
 800a668:	f854 1b04 	ldr.w	r1, [r4], #4
 800a66c:	fa1f fc81 	uxth.w	ip, r1
 800a670:	44f4      	add	ip, lr
 800a672:	0c08      	lsrs	r0, r1, #16
 800a674:	4471      	add	r1, lr
 800a676:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a67a:	b289      	uxth	r1, r1
 800a67c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a680:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a684:	f846 1b04 	str.w	r1, [r6], #4
 800a688:	e7dc      	b.n	800a644 <__mdiff+0xd4>
 800a68a:	3f01      	subs	r7, #1
 800a68c:	e7e6      	b.n	800a65c <__mdiff+0xec>
 800a68e:	bf00      	nop
 800a690:	0800b4bb 	.word	0x0800b4bb
 800a694:	0800b524 	.word	0x0800b524

0800a698 <__d2b>:
 800a698:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800a69c:	2101      	movs	r1, #1
 800a69e:	4690      	mov	r8, r2
 800a6a0:	4699      	mov	r9, r3
 800a6a2:	9e08      	ldr	r6, [sp, #32]
 800a6a4:	f7ff fd1e 	bl	800a0e4 <_Balloc>
 800a6a8:	4604      	mov	r4, r0
 800a6aa:	b930      	cbnz	r0, 800a6ba <__d2b+0x22>
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	f240 310f 	movw	r1, #783	@ 0x30f
 800a6b2:	4b23      	ldr	r3, [pc, #140]	@ (800a740 <__d2b+0xa8>)
 800a6b4:	4823      	ldr	r0, [pc, #140]	@ (800a744 <__d2b+0xac>)
 800a6b6:	f000 fa95 	bl	800abe4 <__assert_func>
 800a6ba:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a6be:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a6c2:	b10d      	cbz	r5, 800a6c8 <__d2b+0x30>
 800a6c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a6c8:	9301      	str	r3, [sp, #4]
 800a6ca:	f1b8 0300 	subs.w	r3, r8, #0
 800a6ce:	d024      	beq.n	800a71a <__d2b+0x82>
 800a6d0:	4668      	mov	r0, sp
 800a6d2:	9300      	str	r3, [sp, #0]
 800a6d4:	f7ff fd99 	bl	800a20a <__lo0bits>
 800a6d8:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a6dc:	b1d8      	cbz	r0, 800a716 <__d2b+0x7e>
 800a6de:	f1c0 0320 	rsb	r3, r0, #32
 800a6e2:	fa02 f303 	lsl.w	r3, r2, r3
 800a6e6:	430b      	orrs	r3, r1
 800a6e8:	40c2      	lsrs	r2, r0
 800a6ea:	6163      	str	r3, [r4, #20]
 800a6ec:	9201      	str	r2, [sp, #4]
 800a6ee:	9b01      	ldr	r3, [sp, #4]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	bf0c      	ite	eq
 800a6f4:	2201      	moveq	r2, #1
 800a6f6:	2202      	movne	r2, #2
 800a6f8:	61a3      	str	r3, [r4, #24]
 800a6fa:	6122      	str	r2, [r4, #16]
 800a6fc:	b1ad      	cbz	r5, 800a72a <__d2b+0x92>
 800a6fe:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a702:	4405      	add	r5, r0
 800a704:	6035      	str	r5, [r6, #0]
 800a706:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a70a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a70c:	6018      	str	r0, [r3, #0]
 800a70e:	4620      	mov	r0, r4
 800a710:	b002      	add	sp, #8
 800a712:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a716:	6161      	str	r1, [r4, #20]
 800a718:	e7e9      	b.n	800a6ee <__d2b+0x56>
 800a71a:	a801      	add	r0, sp, #4
 800a71c:	f7ff fd75 	bl	800a20a <__lo0bits>
 800a720:	9b01      	ldr	r3, [sp, #4]
 800a722:	2201      	movs	r2, #1
 800a724:	6163      	str	r3, [r4, #20]
 800a726:	3020      	adds	r0, #32
 800a728:	e7e7      	b.n	800a6fa <__d2b+0x62>
 800a72a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a72e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a732:	6030      	str	r0, [r6, #0]
 800a734:	6918      	ldr	r0, [r3, #16]
 800a736:	f7ff fd49 	bl	800a1cc <__hi0bits>
 800a73a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a73e:	e7e4      	b.n	800a70a <__d2b+0x72>
 800a740:	0800b4bb 	.word	0x0800b4bb
 800a744:	0800b524 	.word	0x0800b524

0800a748 <_realloc_r>:
 800a748:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a74c:	4682      	mov	sl, r0
 800a74e:	4693      	mov	fp, r2
 800a750:	460c      	mov	r4, r1
 800a752:	b929      	cbnz	r1, 800a760 <_realloc_r+0x18>
 800a754:	4611      	mov	r1, r2
 800a756:	b003      	add	sp, #12
 800a758:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a75c:	f7fa ba72 	b.w	8004c44 <_malloc_r>
 800a760:	f7fa fcaa 	bl	80050b8 <__malloc_lock>
 800a764:	f10b 080b 	add.w	r8, fp, #11
 800a768:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a76c:	f1b8 0f16 	cmp.w	r8, #22
 800a770:	f1a4 0908 	sub.w	r9, r4, #8
 800a774:	f025 0603 	bic.w	r6, r5, #3
 800a778:	d908      	bls.n	800a78c <_realloc_r+0x44>
 800a77a:	f038 0807 	bics.w	r8, r8, #7
 800a77e:	d507      	bpl.n	800a790 <_realloc_r+0x48>
 800a780:	230c      	movs	r3, #12
 800a782:	f8ca 3000 	str.w	r3, [sl]
 800a786:	f04f 0b00 	mov.w	fp, #0
 800a78a:	e032      	b.n	800a7f2 <_realloc_r+0xaa>
 800a78c:	f04f 0810 	mov.w	r8, #16
 800a790:	45c3      	cmp	fp, r8
 800a792:	d8f5      	bhi.n	800a780 <_realloc_r+0x38>
 800a794:	4546      	cmp	r6, r8
 800a796:	f280 8179 	bge.w	800aa8c <_realloc_r+0x344>
 800a79a:	4ba0      	ldr	r3, [pc, #640]	@ (800aa1c <_realloc_r+0x2d4>)
 800a79c:	eb09 0106 	add.w	r1, r9, r6
 800a7a0:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800a7a4:	6848      	ldr	r0, [r1, #4]
 800a7a6:	458c      	cmp	ip, r1
 800a7a8:	d005      	beq.n	800a7b6 <_realloc_r+0x6e>
 800a7aa:	f020 0201 	bic.w	r2, r0, #1
 800a7ae:	440a      	add	r2, r1
 800a7b0:	6852      	ldr	r2, [r2, #4]
 800a7b2:	07d7      	lsls	r7, r2, #31
 800a7b4:	d449      	bmi.n	800a84a <_realloc_r+0x102>
 800a7b6:	f020 0003 	bic.w	r0, r0, #3
 800a7ba:	458c      	cmp	ip, r1
 800a7bc:	eb06 0700 	add.w	r7, r6, r0
 800a7c0:	d11b      	bne.n	800a7fa <_realloc_r+0xb2>
 800a7c2:	f108 0210 	add.w	r2, r8, #16
 800a7c6:	42ba      	cmp	r2, r7
 800a7c8:	dc41      	bgt.n	800a84e <_realloc_r+0x106>
 800a7ca:	eba7 0708 	sub.w	r7, r7, r8
 800a7ce:	eb09 0208 	add.w	r2, r9, r8
 800a7d2:	f047 0701 	orr.w	r7, r7, #1
 800a7d6:	609a      	str	r2, [r3, #8]
 800a7d8:	6057      	str	r7, [r2, #4]
 800a7da:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a7de:	4650      	mov	r0, sl
 800a7e0:	f003 0301 	and.w	r3, r3, #1
 800a7e4:	ea43 0308 	orr.w	r3, r3, r8
 800a7e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a7ec:	f7fa fc6a 	bl	80050c4 <__malloc_unlock>
 800a7f0:	46a3      	mov	fp, r4
 800a7f2:	4658      	mov	r0, fp
 800a7f4:	b003      	add	sp, #12
 800a7f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7fa:	45b8      	cmp	r8, r7
 800a7fc:	dc27      	bgt.n	800a84e <_realloc_r+0x106>
 800a7fe:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800a802:	60d3      	str	r3, [r2, #12]
 800a804:	609a      	str	r2, [r3, #8]
 800a806:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a80a:	eba7 0008 	sub.w	r0, r7, r8
 800a80e:	280f      	cmp	r0, #15
 800a810:	f003 0301 	and.w	r3, r3, #1
 800a814:	eb09 0207 	add.w	r2, r9, r7
 800a818:	f240 813a 	bls.w	800aa90 <_realloc_r+0x348>
 800a81c:	eb09 0108 	add.w	r1, r9, r8
 800a820:	ea48 0303 	orr.w	r3, r8, r3
 800a824:	f040 0001 	orr.w	r0, r0, #1
 800a828:	f8c9 3004 	str.w	r3, [r9, #4]
 800a82c:	6048      	str	r0, [r1, #4]
 800a82e:	6853      	ldr	r3, [r2, #4]
 800a830:	4650      	mov	r0, sl
 800a832:	f043 0301 	orr.w	r3, r3, #1
 800a836:	6053      	str	r3, [r2, #4]
 800a838:	3108      	adds	r1, #8
 800a83a:	f7fa ff91 	bl	8005760 <_free_r>
 800a83e:	4650      	mov	r0, sl
 800a840:	f7fa fc40 	bl	80050c4 <__malloc_unlock>
 800a844:	f109 0b08 	add.w	fp, r9, #8
 800a848:	e7d3      	b.n	800a7f2 <_realloc_r+0xaa>
 800a84a:	2000      	movs	r0, #0
 800a84c:	4601      	mov	r1, r0
 800a84e:	07ea      	lsls	r2, r5, #31
 800a850:	f100 80ca 	bmi.w	800a9e8 <_realloc_r+0x2a0>
 800a854:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a858:	eba9 0505 	sub.w	r5, r9, r5
 800a85c:	686a      	ldr	r2, [r5, #4]
 800a85e:	f022 0203 	bic.w	r2, r2, #3
 800a862:	4432      	add	r2, r6
 800a864:	9201      	str	r2, [sp, #4]
 800a866:	2900      	cmp	r1, #0
 800a868:	f000 8088 	beq.w	800a97c <_realloc_r+0x234>
 800a86c:	458c      	cmp	ip, r1
 800a86e:	eb00 0702 	add.w	r7, r0, r2
 800a872:	d14a      	bne.n	800a90a <_realloc_r+0x1c2>
 800a874:	f108 0210 	add.w	r2, r8, #16
 800a878:	42ba      	cmp	r2, r7
 800a87a:	dc7f      	bgt.n	800a97c <_realloc_r+0x234>
 800a87c:	46ab      	mov	fp, r5
 800a87e:	68ea      	ldr	r2, [r5, #12]
 800a880:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 800a884:	60ca      	str	r2, [r1, #12]
 800a886:	6091      	str	r1, [r2, #8]
 800a888:	1f32      	subs	r2, r6, #4
 800a88a:	2a24      	cmp	r2, #36	@ 0x24
 800a88c:	d837      	bhi.n	800a8fe <_realloc_r+0x1b6>
 800a88e:	2a13      	cmp	r2, #19
 800a890:	d933      	bls.n	800a8fa <_realloc_r+0x1b2>
 800a892:	6821      	ldr	r1, [r4, #0]
 800a894:	2a1b      	cmp	r2, #27
 800a896:	60a9      	str	r1, [r5, #8]
 800a898:	6861      	ldr	r1, [r4, #4]
 800a89a:	60e9      	str	r1, [r5, #12]
 800a89c:	d81a      	bhi.n	800a8d4 <_realloc_r+0x18c>
 800a89e:	3408      	adds	r4, #8
 800a8a0:	f105 0210 	add.w	r2, r5, #16
 800a8a4:	6821      	ldr	r1, [r4, #0]
 800a8a6:	6011      	str	r1, [r2, #0]
 800a8a8:	6861      	ldr	r1, [r4, #4]
 800a8aa:	6051      	str	r1, [r2, #4]
 800a8ac:	68a1      	ldr	r1, [r4, #8]
 800a8ae:	6091      	str	r1, [r2, #8]
 800a8b0:	eba7 0708 	sub.w	r7, r7, r8
 800a8b4:	eb05 0208 	add.w	r2, r5, r8
 800a8b8:	f047 0701 	orr.w	r7, r7, #1
 800a8bc:	609a      	str	r2, [r3, #8]
 800a8be:	6057      	str	r7, [r2, #4]
 800a8c0:	686b      	ldr	r3, [r5, #4]
 800a8c2:	f003 0301 	and.w	r3, r3, #1
 800a8c6:	ea43 0308 	orr.w	r3, r3, r8
 800a8ca:	606b      	str	r3, [r5, #4]
 800a8cc:	4650      	mov	r0, sl
 800a8ce:	f7fa fbf9 	bl	80050c4 <__malloc_unlock>
 800a8d2:	e78e      	b.n	800a7f2 <_realloc_r+0xaa>
 800a8d4:	68a1      	ldr	r1, [r4, #8]
 800a8d6:	2a24      	cmp	r2, #36	@ 0x24
 800a8d8:	6129      	str	r1, [r5, #16]
 800a8da:	68e1      	ldr	r1, [r4, #12]
 800a8dc:	bf18      	it	ne
 800a8de:	f105 0218 	addne.w	r2, r5, #24
 800a8e2:	6169      	str	r1, [r5, #20]
 800a8e4:	bf09      	itett	eq
 800a8e6:	6922      	ldreq	r2, [r4, #16]
 800a8e8:	3410      	addne	r4, #16
 800a8ea:	61aa      	streq	r2, [r5, #24]
 800a8ec:	6961      	ldreq	r1, [r4, #20]
 800a8ee:	bf02      	ittt	eq
 800a8f0:	f105 0220 	addeq.w	r2, r5, #32
 800a8f4:	61e9      	streq	r1, [r5, #28]
 800a8f6:	3418      	addeq	r4, #24
 800a8f8:	e7d4      	b.n	800a8a4 <_realloc_r+0x15c>
 800a8fa:	465a      	mov	r2, fp
 800a8fc:	e7d2      	b.n	800a8a4 <_realloc_r+0x15c>
 800a8fe:	4621      	mov	r1, r4
 800a900:	4658      	mov	r0, fp
 800a902:	f7fe fcab 	bl	800925c <memmove>
 800a906:	4b45      	ldr	r3, [pc, #276]	@ (800aa1c <_realloc_r+0x2d4>)
 800a908:	e7d2      	b.n	800a8b0 <_realloc_r+0x168>
 800a90a:	45b8      	cmp	r8, r7
 800a90c:	dc36      	bgt.n	800a97c <_realloc_r+0x234>
 800a90e:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800a912:	4628      	mov	r0, r5
 800a914:	60d3      	str	r3, [r2, #12]
 800a916:	609a      	str	r2, [r3, #8]
 800a918:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a91c:	68eb      	ldr	r3, [r5, #12]
 800a91e:	60d3      	str	r3, [r2, #12]
 800a920:	609a      	str	r2, [r3, #8]
 800a922:	1f32      	subs	r2, r6, #4
 800a924:	2a24      	cmp	r2, #36	@ 0x24
 800a926:	d825      	bhi.n	800a974 <_realloc_r+0x22c>
 800a928:	2a13      	cmp	r2, #19
 800a92a:	d908      	bls.n	800a93e <_realloc_r+0x1f6>
 800a92c:	6823      	ldr	r3, [r4, #0]
 800a92e:	2a1b      	cmp	r2, #27
 800a930:	60ab      	str	r3, [r5, #8]
 800a932:	6863      	ldr	r3, [r4, #4]
 800a934:	60eb      	str	r3, [r5, #12]
 800a936:	d80a      	bhi.n	800a94e <_realloc_r+0x206>
 800a938:	3408      	adds	r4, #8
 800a93a:	f105 0010 	add.w	r0, r5, #16
 800a93e:	6823      	ldr	r3, [r4, #0]
 800a940:	6003      	str	r3, [r0, #0]
 800a942:	6863      	ldr	r3, [r4, #4]
 800a944:	6043      	str	r3, [r0, #4]
 800a946:	68a3      	ldr	r3, [r4, #8]
 800a948:	6083      	str	r3, [r0, #8]
 800a94a:	46a9      	mov	r9, r5
 800a94c:	e75b      	b.n	800a806 <_realloc_r+0xbe>
 800a94e:	68a3      	ldr	r3, [r4, #8]
 800a950:	2a24      	cmp	r2, #36	@ 0x24
 800a952:	612b      	str	r3, [r5, #16]
 800a954:	68e3      	ldr	r3, [r4, #12]
 800a956:	bf18      	it	ne
 800a958:	f105 0018 	addne.w	r0, r5, #24
 800a95c:	616b      	str	r3, [r5, #20]
 800a95e:	bf09      	itett	eq
 800a960:	6923      	ldreq	r3, [r4, #16]
 800a962:	3410      	addne	r4, #16
 800a964:	61ab      	streq	r3, [r5, #24]
 800a966:	6963      	ldreq	r3, [r4, #20]
 800a968:	bf02      	ittt	eq
 800a96a:	f105 0020 	addeq.w	r0, r5, #32
 800a96e:	61eb      	streq	r3, [r5, #28]
 800a970:	3418      	addeq	r4, #24
 800a972:	e7e4      	b.n	800a93e <_realloc_r+0x1f6>
 800a974:	4621      	mov	r1, r4
 800a976:	f7fe fc71 	bl	800925c <memmove>
 800a97a:	e7e6      	b.n	800a94a <_realloc_r+0x202>
 800a97c:	9b01      	ldr	r3, [sp, #4]
 800a97e:	4598      	cmp	r8, r3
 800a980:	dc32      	bgt.n	800a9e8 <_realloc_r+0x2a0>
 800a982:	4628      	mov	r0, r5
 800a984:	68eb      	ldr	r3, [r5, #12]
 800a986:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a98a:	60d3      	str	r3, [r2, #12]
 800a98c:	609a      	str	r2, [r3, #8]
 800a98e:	1f32      	subs	r2, r6, #4
 800a990:	2a24      	cmp	r2, #36	@ 0x24
 800a992:	d825      	bhi.n	800a9e0 <_realloc_r+0x298>
 800a994:	2a13      	cmp	r2, #19
 800a996:	d908      	bls.n	800a9aa <_realloc_r+0x262>
 800a998:	6823      	ldr	r3, [r4, #0]
 800a99a:	2a1b      	cmp	r2, #27
 800a99c:	60ab      	str	r3, [r5, #8]
 800a99e:	6863      	ldr	r3, [r4, #4]
 800a9a0:	60eb      	str	r3, [r5, #12]
 800a9a2:	d80a      	bhi.n	800a9ba <_realloc_r+0x272>
 800a9a4:	3408      	adds	r4, #8
 800a9a6:	f105 0010 	add.w	r0, r5, #16
 800a9aa:	6823      	ldr	r3, [r4, #0]
 800a9ac:	6003      	str	r3, [r0, #0]
 800a9ae:	6863      	ldr	r3, [r4, #4]
 800a9b0:	6043      	str	r3, [r0, #4]
 800a9b2:	68a3      	ldr	r3, [r4, #8]
 800a9b4:	6083      	str	r3, [r0, #8]
 800a9b6:	9f01      	ldr	r7, [sp, #4]
 800a9b8:	e7c7      	b.n	800a94a <_realloc_r+0x202>
 800a9ba:	68a3      	ldr	r3, [r4, #8]
 800a9bc:	2a24      	cmp	r2, #36	@ 0x24
 800a9be:	612b      	str	r3, [r5, #16]
 800a9c0:	68e3      	ldr	r3, [r4, #12]
 800a9c2:	bf18      	it	ne
 800a9c4:	f105 0018 	addne.w	r0, r5, #24
 800a9c8:	616b      	str	r3, [r5, #20]
 800a9ca:	bf09      	itett	eq
 800a9cc:	6923      	ldreq	r3, [r4, #16]
 800a9ce:	3410      	addne	r4, #16
 800a9d0:	61ab      	streq	r3, [r5, #24]
 800a9d2:	6963      	ldreq	r3, [r4, #20]
 800a9d4:	bf02      	ittt	eq
 800a9d6:	f105 0020 	addeq.w	r0, r5, #32
 800a9da:	61eb      	streq	r3, [r5, #28]
 800a9dc:	3418      	addeq	r4, #24
 800a9de:	e7e4      	b.n	800a9aa <_realloc_r+0x262>
 800a9e0:	4621      	mov	r1, r4
 800a9e2:	f7fe fc3b 	bl	800925c <memmove>
 800a9e6:	e7e6      	b.n	800a9b6 <_realloc_r+0x26e>
 800a9e8:	4659      	mov	r1, fp
 800a9ea:	4650      	mov	r0, sl
 800a9ec:	f7fa f92a 	bl	8004c44 <_malloc_r>
 800a9f0:	4683      	mov	fp, r0
 800a9f2:	b918      	cbnz	r0, 800a9fc <_realloc_r+0x2b4>
 800a9f4:	4650      	mov	r0, sl
 800a9f6:	f7fa fb65 	bl	80050c4 <__malloc_unlock>
 800a9fa:	e6c4      	b.n	800a786 <_realloc_r+0x3e>
 800a9fc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800aa00:	f1a0 0208 	sub.w	r2, r0, #8
 800aa04:	f023 0301 	bic.w	r3, r3, #1
 800aa08:	444b      	add	r3, r9
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	d108      	bne.n	800aa20 <_realloc_r+0x2d8>
 800aa0e:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800aa12:	f027 0703 	bic.w	r7, r7, #3
 800aa16:	4437      	add	r7, r6
 800aa18:	e6f5      	b.n	800a806 <_realloc_r+0xbe>
 800aa1a:	bf00      	nop
 800aa1c:	20000034 	.word	0x20000034
 800aa20:	1f32      	subs	r2, r6, #4
 800aa22:	2a24      	cmp	r2, #36	@ 0x24
 800aa24:	d82e      	bhi.n	800aa84 <_realloc_r+0x33c>
 800aa26:	2a13      	cmp	r2, #19
 800aa28:	d929      	bls.n	800aa7e <_realloc_r+0x336>
 800aa2a:	6823      	ldr	r3, [r4, #0]
 800aa2c:	2a1b      	cmp	r2, #27
 800aa2e:	6003      	str	r3, [r0, #0]
 800aa30:	6863      	ldr	r3, [r4, #4]
 800aa32:	6043      	str	r3, [r0, #4]
 800aa34:	d80e      	bhi.n	800aa54 <_realloc_r+0x30c>
 800aa36:	f104 0208 	add.w	r2, r4, #8
 800aa3a:	f100 0308 	add.w	r3, r0, #8
 800aa3e:	6811      	ldr	r1, [r2, #0]
 800aa40:	6019      	str	r1, [r3, #0]
 800aa42:	6851      	ldr	r1, [r2, #4]
 800aa44:	6059      	str	r1, [r3, #4]
 800aa46:	6892      	ldr	r2, [r2, #8]
 800aa48:	609a      	str	r2, [r3, #8]
 800aa4a:	4621      	mov	r1, r4
 800aa4c:	4650      	mov	r0, sl
 800aa4e:	f7fa fe87 	bl	8005760 <_free_r>
 800aa52:	e73b      	b.n	800a8cc <_realloc_r+0x184>
 800aa54:	68a3      	ldr	r3, [r4, #8]
 800aa56:	2a24      	cmp	r2, #36	@ 0x24
 800aa58:	6083      	str	r3, [r0, #8]
 800aa5a:	68e3      	ldr	r3, [r4, #12]
 800aa5c:	bf18      	it	ne
 800aa5e:	f104 0210 	addne.w	r2, r4, #16
 800aa62:	60c3      	str	r3, [r0, #12]
 800aa64:	bf09      	itett	eq
 800aa66:	6923      	ldreq	r3, [r4, #16]
 800aa68:	f100 0310 	addne.w	r3, r0, #16
 800aa6c:	6103      	streq	r3, [r0, #16]
 800aa6e:	6961      	ldreq	r1, [r4, #20]
 800aa70:	bf02      	ittt	eq
 800aa72:	f104 0218 	addeq.w	r2, r4, #24
 800aa76:	f100 0318 	addeq.w	r3, r0, #24
 800aa7a:	6141      	streq	r1, [r0, #20]
 800aa7c:	e7df      	b.n	800aa3e <_realloc_r+0x2f6>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	4622      	mov	r2, r4
 800aa82:	e7dc      	b.n	800aa3e <_realloc_r+0x2f6>
 800aa84:	4621      	mov	r1, r4
 800aa86:	f7fe fbe9 	bl	800925c <memmove>
 800aa8a:	e7de      	b.n	800aa4a <_realloc_r+0x302>
 800aa8c:	4637      	mov	r7, r6
 800aa8e:	e6ba      	b.n	800a806 <_realloc_r+0xbe>
 800aa90:	431f      	orrs	r7, r3
 800aa92:	f8c9 7004 	str.w	r7, [r9, #4]
 800aa96:	6853      	ldr	r3, [r2, #4]
 800aa98:	f043 0301 	orr.w	r3, r3, #1
 800aa9c:	6053      	str	r3, [r2, #4]
 800aa9e:	e6ce      	b.n	800a83e <_realloc_r+0xf6>

0800aaa0 <__ascii_wctomb>:
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	4608      	mov	r0, r1
 800aaa4:	b141      	cbz	r1, 800aab8 <__ascii_wctomb+0x18>
 800aaa6:	2aff      	cmp	r2, #255	@ 0xff
 800aaa8:	d904      	bls.n	800aab4 <__ascii_wctomb+0x14>
 800aaaa:	228a      	movs	r2, #138	@ 0x8a
 800aaac:	f04f 30ff 	mov.w	r0, #4294967295
 800aab0:	601a      	str	r2, [r3, #0]
 800aab2:	4770      	bx	lr
 800aab4:	2001      	movs	r0, #1
 800aab6:	700a      	strb	r2, [r1, #0]
 800aab8:	4770      	bx	lr
	...

0800aabc <_wcrtomb_r>:
 800aabc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aabe:	4c09      	ldr	r4, [pc, #36]	@ (800aae4 <_wcrtomb_r+0x28>)
 800aac0:	4605      	mov	r5, r0
 800aac2:	461e      	mov	r6, r3
 800aac4:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 800aac8:	b085      	sub	sp, #20
 800aaca:	b909      	cbnz	r1, 800aad0 <_wcrtomb_r+0x14>
 800aacc:	460a      	mov	r2, r1
 800aace:	a901      	add	r1, sp, #4
 800aad0:	47b8      	blx	r7
 800aad2:	1c43      	adds	r3, r0, #1
 800aad4:	bf01      	itttt	eq
 800aad6:	2300      	moveq	r3, #0
 800aad8:	6033      	streq	r3, [r6, #0]
 800aada:	238a      	moveq	r3, #138	@ 0x8a
 800aadc:	602b      	streq	r3, [r5, #0]
 800aade:	b005      	add	sp, #20
 800aae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aae2:	bf00      	nop
 800aae4:	20000574 	.word	0x20000574

0800aae8 <__ssprint_r>:
 800aae8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaec:	6893      	ldr	r3, [r2, #8]
 800aaee:	460c      	mov	r4, r1
 800aaf0:	4617      	mov	r7, r2
 800aaf2:	f8d2 b000 	ldr.w	fp, [r2]
 800aaf6:	9001      	str	r0, [sp, #4]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d157      	bne.n	800abac <__ssprint_r+0xc4>
 800aafc:	2000      	movs	r0, #0
 800aafe:	2300      	movs	r3, #0
 800ab00:	607b      	str	r3, [r7, #4]
 800ab02:	b003      	add	sp, #12
 800ab04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab08:	e9db a800 	ldrd	sl, r8, [fp]
 800ab0c:	f10b 0b08 	add.w	fp, fp, #8
 800ab10:	68a6      	ldr	r6, [r4, #8]
 800ab12:	6820      	ldr	r0, [r4, #0]
 800ab14:	f1b8 0f00 	cmp.w	r8, #0
 800ab18:	d0f6      	beq.n	800ab08 <__ssprint_r+0x20>
 800ab1a:	45b0      	cmp	r8, r6
 800ab1c:	d32e      	bcc.n	800ab7c <__ssprint_r+0x94>
 800ab1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ab22:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ab26:	d029      	beq.n	800ab7c <__ssprint_r+0x94>
 800ab28:	6921      	ldr	r1, [r4, #16]
 800ab2a:	6965      	ldr	r5, [r4, #20]
 800ab2c:	eba0 0901 	sub.w	r9, r0, r1
 800ab30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ab34:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ab38:	f109 0001 	add.w	r0, r9, #1
 800ab3c:	106d      	asrs	r5, r5, #1
 800ab3e:	4440      	add	r0, r8
 800ab40:	4285      	cmp	r5, r0
 800ab42:	bf38      	it	cc
 800ab44:	4605      	movcc	r5, r0
 800ab46:	0553      	lsls	r3, r2, #21
 800ab48:	d534      	bpl.n	800abb4 <__ssprint_r+0xcc>
 800ab4a:	4629      	mov	r1, r5
 800ab4c:	9801      	ldr	r0, [sp, #4]
 800ab4e:	f7fa f879 	bl	8004c44 <_malloc_r>
 800ab52:	4606      	mov	r6, r0
 800ab54:	2800      	cmp	r0, #0
 800ab56:	d038      	beq.n	800abca <__ssprint_r+0xe2>
 800ab58:	464a      	mov	r2, r9
 800ab5a:	6921      	ldr	r1, [r4, #16]
 800ab5c:	f7fe fbfa 	bl	8009354 <memcpy>
 800ab60:	89a2      	ldrh	r2, [r4, #12]
 800ab62:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800ab66:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ab6a:	81a2      	strh	r2, [r4, #12]
 800ab6c:	6126      	str	r6, [r4, #16]
 800ab6e:	444e      	add	r6, r9
 800ab70:	6026      	str	r6, [r4, #0]
 800ab72:	4646      	mov	r6, r8
 800ab74:	6165      	str	r5, [r4, #20]
 800ab76:	eba5 0509 	sub.w	r5, r5, r9
 800ab7a:	60a5      	str	r5, [r4, #8]
 800ab7c:	4546      	cmp	r6, r8
 800ab7e:	bf28      	it	cs
 800ab80:	4646      	movcs	r6, r8
 800ab82:	4651      	mov	r1, sl
 800ab84:	4632      	mov	r2, r6
 800ab86:	6820      	ldr	r0, [r4, #0]
 800ab88:	f7fe fb68 	bl	800925c <memmove>
 800ab8c:	68a2      	ldr	r2, [r4, #8]
 800ab8e:	44c2      	add	sl, r8
 800ab90:	1b92      	subs	r2, r2, r6
 800ab92:	60a2      	str	r2, [r4, #8]
 800ab94:	6822      	ldr	r2, [r4, #0]
 800ab96:	4432      	add	r2, r6
 800ab98:	6022      	str	r2, [r4, #0]
 800ab9a:	68ba      	ldr	r2, [r7, #8]
 800ab9c:	eba2 0308 	sub.w	r3, r2, r8
 800aba0:	60bb      	str	r3, [r7, #8]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d0aa      	beq.n	800aafc <__ssprint_r+0x14>
 800aba6:	f04f 0800 	mov.w	r8, #0
 800abaa:	e7b1      	b.n	800ab10 <__ssprint_r+0x28>
 800abac:	f04f 0a00 	mov.w	sl, #0
 800abb0:	46d0      	mov	r8, sl
 800abb2:	e7ad      	b.n	800ab10 <__ssprint_r+0x28>
 800abb4:	462a      	mov	r2, r5
 800abb6:	9801      	ldr	r0, [sp, #4]
 800abb8:	f7ff fdc6 	bl	800a748 <_realloc_r>
 800abbc:	4606      	mov	r6, r0
 800abbe:	2800      	cmp	r0, #0
 800abc0:	d1d4      	bne.n	800ab6c <__ssprint_r+0x84>
 800abc2:	6921      	ldr	r1, [r4, #16]
 800abc4:	9801      	ldr	r0, [sp, #4]
 800abc6:	f7fa fdcb 	bl	8005760 <_free_r>
 800abca:	230c      	movs	r3, #12
 800abcc:	9a01      	ldr	r2, [sp, #4]
 800abce:	f04f 30ff 	mov.w	r0, #4294967295
 800abd2:	6013      	str	r3, [r2, #0]
 800abd4:	89a3      	ldrh	r3, [r4, #12]
 800abd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abda:	81a3      	strh	r3, [r4, #12]
 800abdc:	2300      	movs	r3, #0
 800abde:	60bb      	str	r3, [r7, #8]
 800abe0:	e78d      	b.n	800aafe <__ssprint_r+0x16>
	...

0800abe4 <__assert_func>:
 800abe4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800abe6:	4614      	mov	r4, r2
 800abe8:	461a      	mov	r2, r3
 800abea:	4b09      	ldr	r3, [pc, #36]	@ (800ac10 <__assert_func+0x2c>)
 800abec:	4605      	mov	r5, r0
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	68d8      	ldr	r0, [r3, #12]
 800abf2:	b954      	cbnz	r4, 800ac0a <__assert_func+0x26>
 800abf4:	4b07      	ldr	r3, [pc, #28]	@ (800ac14 <__assert_func+0x30>)
 800abf6:	461c      	mov	r4, r3
 800abf8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800abfc:	9100      	str	r1, [sp, #0]
 800abfe:	462b      	mov	r3, r5
 800ac00:	4905      	ldr	r1, [pc, #20]	@ (800ac18 <__assert_func+0x34>)
 800ac02:	f000 f843 	bl	800ac8c <fiprintf>
 800ac06:	f000 f853 	bl	800acb0 <abort>
 800ac0a:	4b04      	ldr	r3, [pc, #16]	@ (800ac1c <__assert_func+0x38>)
 800ac0c:	e7f4      	b.n	800abf8 <__assert_func+0x14>
 800ac0e:	bf00      	nop
 800ac10:	20000448 	.word	0x20000448
 800ac14:	0800b7bc 	.word	0x0800b7bc
 800ac18:	0800b78e 	.word	0x0800b78e
 800ac1c:	0800b781 	.word	0x0800b781

0800ac20 <_calloc_r>:
 800ac20:	b538      	push	{r3, r4, r5, lr}
 800ac22:	fba1 1502 	umull	r1, r5, r1, r2
 800ac26:	b935      	cbnz	r5, 800ac36 <_calloc_r+0x16>
 800ac28:	f7fa f80c 	bl	8004c44 <_malloc_r>
 800ac2c:	4604      	mov	r4, r0
 800ac2e:	b938      	cbnz	r0, 800ac40 <_calloc_r+0x20>
 800ac30:	2400      	movs	r4, #0
 800ac32:	4620      	mov	r0, r4
 800ac34:	bd38      	pop	{r3, r4, r5, pc}
 800ac36:	f7fa fcf3 	bl	8005620 <__errno>
 800ac3a:	230c      	movs	r3, #12
 800ac3c:	6003      	str	r3, [r0, #0]
 800ac3e:	e7f7      	b.n	800ac30 <_calloc_r+0x10>
 800ac40:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ac44:	f022 0203 	bic.w	r2, r2, #3
 800ac48:	3a04      	subs	r2, #4
 800ac4a:	2a24      	cmp	r2, #36	@ 0x24
 800ac4c:	d819      	bhi.n	800ac82 <_calloc_r+0x62>
 800ac4e:	2a13      	cmp	r2, #19
 800ac50:	d915      	bls.n	800ac7e <_calloc_r+0x5e>
 800ac52:	2a1b      	cmp	r2, #27
 800ac54:	e9c0 5500 	strd	r5, r5, [r0]
 800ac58:	d806      	bhi.n	800ac68 <_calloc_r+0x48>
 800ac5a:	f100 0308 	add.w	r3, r0, #8
 800ac5e:	2200      	movs	r2, #0
 800ac60:	e9c3 2200 	strd	r2, r2, [r3]
 800ac64:	609a      	str	r2, [r3, #8]
 800ac66:	e7e4      	b.n	800ac32 <_calloc_r+0x12>
 800ac68:	2a24      	cmp	r2, #36	@ 0x24
 800ac6a:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800ac6e:	bf11      	iteee	ne
 800ac70:	f100 0310 	addne.w	r3, r0, #16
 800ac74:	6105      	streq	r5, [r0, #16]
 800ac76:	f100 0318 	addeq.w	r3, r0, #24
 800ac7a:	6145      	streq	r5, [r0, #20]
 800ac7c:	e7ef      	b.n	800ac5e <_calloc_r+0x3e>
 800ac7e:	4603      	mov	r3, r0
 800ac80:	e7ed      	b.n	800ac5e <_calloc_r+0x3e>
 800ac82:	4629      	mov	r1, r5
 800ac84:	f7fa fc7e 	bl	8005584 <memset>
 800ac88:	e7d3      	b.n	800ac32 <_calloc_r+0x12>
	...

0800ac8c <fiprintf>:
 800ac8c:	b40e      	push	{r1, r2, r3}
 800ac8e:	b503      	push	{r0, r1, lr}
 800ac90:	4601      	mov	r1, r0
 800ac92:	ab03      	add	r3, sp, #12
 800ac94:	4805      	ldr	r0, [pc, #20]	@ (800acac <fiprintf+0x20>)
 800ac96:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac9a:	6800      	ldr	r0, [r0, #0]
 800ac9c:	9301      	str	r3, [sp, #4]
 800ac9e:	f7fd fa59 	bl	8008154 <_vfiprintf_r>
 800aca2:	b002      	add	sp, #8
 800aca4:	f85d eb04 	ldr.w	lr, [sp], #4
 800aca8:	b003      	add	sp, #12
 800acaa:	4770      	bx	lr
 800acac:	20000448 	.word	0x20000448

0800acb0 <abort>:
 800acb0:	2006      	movs	r0, #6
 800acb2:	b508      	push	{r3, lr}
 800acb4:	f000 f82c 	bl	800ad10 <raise>
 800acb8:	2001      	movs	r0, #1
 800acba:	f7f6 fe73 	bl	80019a4 <_exit>

0800acbe <_raise_r>:
 800acbe:	291f      	cmp	r1, #31
 800acc0:	b538      	push	{r3, r4, r5, lr}
 800acc2:	4605      	mov	r5, r0
 800acc4:	460c      	mov	r4, r1
 800acc6:	d904      	bls.n	800acd2 <_raise_r+0x14>
 800acc8:	2316      	movs	r3, #22
 800acca:	6003      	str	r3, [r0, #0]
 800accc:	f04f 30ff 	mov.w	r0, #4294967295
 800acd0:	bd38      	pop	{r3, r4, r5, pc}
 800acd2:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 800acd6:	b112      	cbz	r2, 800acde <_raise_r+0x20>
 800acd8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800acdc:	b94b      	cbnz	r3, 800acf2 <_raise_r+0x34>
 800acde:	4628      	mov	r0, r5
 800ace0:	f000 f830 	bl	800ad44 <_getpid_r>
 800ace4:	4622      	mov	r2, r4
 800ace6:	4601      	mov	r1, r0
 800ace8:	4628      	mov	r0, r5
 800acea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acee:	f000 b817 	b.w	800ad20 <_kill_r>
 800acf2:	2b01      	cmp	r3, #1
 800acf4:	d00a      	beq.n	800ad0c <_raise_r+0x4e>
 800acf6:	1c59      	adds	r1, r3, #1
 800acf8:	d103      	bne.n	800ad02 <_raise_r+0x44>
 800acfa:	2316      	movs	r3, #22
 800acfc:	6003      	str	r3, [r0, #0]
 800acfe:	2001      	movs	r0, #1
 800ad00:	e7e6      	b.n	800acd0 <_raise_r+0x12>
 800ad02:	2100      	movs	r1, #0
 800ad04:	4620      	mov	r0, r4
 800ad06:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ad0a:	4798      	blx	r3
 800ad0c:	2000      	movs	r0, #0
 800ad0e:	e7df      	b.n	800acd0 <_raise_r+0x12>

0800ad10 <raise>:
 800ad10:	4b02      	ldr	r3, [pc, #8]	@ (800ad1c <raise+0xc>)
 800ad12:	4601      	mov	r1, r0
 800ad14:	6818      	ldr	r0, [r3, #0]
 800ad16:	f7ff bfd2 	b.w	800acbe <_raise_r>
 800ad1a:	bf00      	nop
 800ad1c:	20000448 	.word	0x20000448

0800ad20 <_kill_r>:
 800ad20:	b538      	push	{r3, r4, r5, lr}
 800ad22:	2300      	movs	r3, #0
 800ad24:	4d06      	ldr	r5, [pc, #24]	@ (800ad40 <_kill_r+0x20>)
 800ad26:	4604      	mov	r4, r0
 800ad28:	4608      	mov	r0, r1
 800ad2a:	4611      	mov	r1, r2
 800ad2c:	602b      	str	r3, [r5, #0]
 800ad2e:	f7f6 fe5d 	bl	80019ec <_kill>
 800ad32:	1c43      	adds	r3, r0, #1
 800ad34:	d102      	bne.n	800ad3c <_kill_r+0x1c>
 800ad36:	682b      	ldr	r3, [r5, #0]
 800ad38:	b103      	cbz	r3, 800ad3c <_kill_r+0x1c>
 800ad3a:	6023      	str	r3, [r4, #0]
 800ad3c:	bd38      	pop	{r3, r4, r5, pc}
 800ad3e:	bf00      	nop
 800ad40:	20000d70 	.word	0x20000d70

0800ad44 <_getpid_r>:
 800ad44:	f7f6 be4b 	b.w	80019de <_getpid>

0800ad48 <findslot>:
 800ad48:	4b0a      	ldr	r3, [pc, #40]	@ (800ad74 <findslot+0x2c>)
 800ad4a:	b510      	push	{r4, lr}
 800ad4c:	4604      	mov	r4, r0
 800ad4e:	6818      	ldr	r0, [r3, #0]
 800ad50:	b118      	cbz	r0, 800ad5a <findslot+0x12>
 800ad52:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800ad54:	b90b      	cbnz	r3, 800ad5a <findslot+0x12>
 800ad56:	f7fa fa47 	bl	80051e8 <__sinit>
 800ad5a:	2c13      	cmp	r4, #19
 800ad5c:	d807      	bhi.n	800ad6e <findslot+0x26>
 800ad5e:	4806      	ldr	r0, [pc, #24]	@ (800ad78 <findslot+0x30>)
 800ad60:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800ad64:	3201      	adds	r2, #1
 800ad66:	d002      	beq.n	800ad6e <findslot+0x26>
 800ad68:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800ad6c:	bd10      	pop	{r4, pc}
 800ad6e:	2000      	movs	r0, #0
 800ad70:	e7fc      	b.n	800ad6c <findslot+0x24>
 800ad72:	bf00      	nop
 800ad74:	20000448 	.word	0x20000448
 800ad78:	20000f0c 	.word	0x20000f0c

0800ad7c <error>:
 800ad7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad7e:	4604      	mov	r4, r0
 800ad80:	f7fa fc4e 	bl	8005620 <__errno>
 800ad84:	2613      	movs	r6, #19
 800ad86:	4605      	mov	r5, r0
 800ad88:	2700      	movs	r7, #0
 800ad8a:	4630      	mov	r0, r6
 800ad8c:	4639      	mov	r1, r7
 800ad8e:	beab      	bkpt	0x00ab
 800ad90:	4606      	mov	r6, r0
 800ad92:	4620      	mov	r0, r4
 800ad94:	602e      	str	r6, [r5, #0]
 800ad96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ad98 <checkerror>:
 800ad98:	1c43      	adds	r3, r0, #1
 800ad9a:	d101      	bne.n	800ada0 <checkerror+0x8>
 800ad9c:	f7ff bfee 	b.w	800ad7c <error>
 800ada0:	4770      	bx	lr

0800ada2 <_swilseek>:
 800ada2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ada4:	460c      	mov	r4, r1
 800ada6:	4616      	mov	r6, r2
 800ada8:	f7ff ffce 	bl	800ad48 <findslot>
 800adac:	4605      	mov	r5, r0
 800adae:	b940      	cbnz	r0, 800adc2 <_swilseek+0x20>
 800adb0:	f7fa fc36 	bl	8005620 <__errno>
 800adb4:	2309      	movs	r3, #9
 800adb6:	6003      	str	r3, [r0, #0]
 800adb8:	f04f 34ff 	mov.w	r4, #4294967295
 800adbc:	4620      	mov	r0, r4
 800adbe:	b003      	add	sp, #12
 800adc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adc2:	2e02      	cmp	r6, #2
 800adc4:	d903      	bls.n	800adce <_swilseek+0x2c>
 800adc6:	f7fa fc2b 	bl	8005620 <__errno>
 800adca:	2316      	movs	r3, #22
 800adcc:	e7f3      	b.n	800adb6 <_swilseek+0x14>
 800adce:	2e01      	cmp	r6, #1
 800add0:	d112      	bne.n	800adf8 <_swilseek+0x56>
 800add2:	6843      	ldr	r3, [r0, #4]
 800add4:	18e4      	adds	r4, r4, r3
 800add6:	d4f6      	bmi.n	800adc6 <_swilseek+0x24>
 800add8:	682b      	ldr	r3, [r5, #0]
 800adda:	260a      	movs	r6, #10
 800addc:	466f      	mov	r7, sp
 800adde:	e9cd 3400 	strd	r3, r4, [sp]
 800ade2:	4630      	mov	r0, r6
 800ade4:	4639      	mov	r1, r7
 800ade6:	beab      	bkpt	0x00ab
 800ade8:	4606      	mov	r6, r0
 800adea:	4630      	mov	r0, r6
 800adec:	f7ff ffd4 	bl	800ad98 <checkerror>
 800adf0:	2800      	cmp	r0, #0
 800adf2:	dbe1      	blt.n	800adb8 <_swilseek+0x16>
 800adf4:	606c      	str	r4, [r5, #4]
 800adf6:	e7e1      	b.n	800adbc <_swilseek+0x1a>
 800adf8:	2e02      	cmp	r6, #2
 800adfa:	6803      	ldr	r3, [r0, #0]
 800adfc:	d1ec      	bne.n	800add8 <_swilseek+0x36>
 800adfe:	260c      	movs	r6, #12
 800ae00:	466f      	mov	r7, sp
 800ae02:	9300      	str	r3, [sp, #0]
 800ae04:	4630      	mov	r0, r6
 800ae06:	4639      	mov	r1, r7
 800ae08:	beab      	bkpt	0x00ab
 800ae0a:	4606      	mov	r6, r0
 800ae0c:	4630      	mov	r0, r6
 800ae0e:	f7ff ffc3 	bl	800ad98 <checkerror>
 800ae12:	1c43      	adds	r3, r0, #1
 800ae14:	d0d0      	beq.n	800adb8 <_swilseek+0x16>
 800ae16:	4404      	add	r4, r0
 800ae18:	e7de      	b.n	800add8 <_swilseek+0x36>

0800ae1a <_lseek>:
 800ae1a:	f7ff bfc2 	b.w	800ada2 <_swilseek>

0800ae1e <_swiclose>:
 800ae1e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ae20:	2402      	movs	r4, #2
 800ae22:	9001      	str	r0, [sp, #4]
 800ae24:	ad01      	add	r5, sp, #4
 800ae26:	4620      	mov	r0, r4
 800ae28:	4629      	mov	r1, r5
 800ae2a:	beab      	bkpt	0x00ab
 800ae2c:	4604      	mov	r4, r0
 800ae2e:	4620      	mov	r0, r4
 800ae30:	f7ff ffb2 	bl	800ad98 <checkerror>
 800ae34:	b003      	add	sp, #12
 800ae36:	bd30      	pop	{r4, r5, pc}

0800ae38 <_close>:
 800ae38:	b538      	push	{r3, r4, r5, lr}
 800ae3a:	4605      	mov	r5, r0
 800ae3c:	f7ff ff84 	bl	800ad48 <findslot>
 800ae40:	4604      	mov	r4, r0
 800ae42:	b930      	cbnz	r0, 800ae52 <_close+0x1a>
 800ae44:	f7fa fbec 	bl	8005620 <__errno>
 800ae48:	2309      	movs	r3, #9
 800ae4a:	6003      	str	r3, [r0, #0]
 800ae4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae50:	bd38      	pop	{r3, r4, r5, pc}
 800ae52:	3d01      	subs	r5, #1
 800ae54:	2d01      	cmp	r5, #1
 800ae56:	d809      	bhi.n	800ae6c <_close+0x34>
 800ae58:	4b07      	ldr	r3, [pc, #28]	@ (800ae78 <_close+0x40>)
 800ae5a:	689a      	ldr	r2, [r3, #8]
 800ae5c:	691b      	ldr	r3, [r3, #16]
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d104      	bne.n	800ae6c <_close+0x34>
 800ae62:	f04f 33ff 	mov.w	r3, #4294967295
 800ae66:	2000      	movs	r0, #0
 800ae68:	6023      	str	r3, [r4, #0]
 800ae6a:	e7f1      	b.n	800ae50 <_close+0x18>
 800ae6c:	6820      	ldr	r0, [r4, #0]
 800ae6e:	f7ff ffd6 	bl	800ae1e <_swiclose>
 800ae72:	2800      	cmp	r0, #0
 800ae74:	d0f5      	beq.n	800ae62 <_close+0x2a>
 800ae76:	e7eb      	b.n	800ae50 <_close+0x18>
 800ae78:	20000f0c 	.word	0x20000f0c

0800ae7c <_isatty>:
 800ae7c:	b570      	push	{r4, r5, r6, lr}
 800ae7e:	f7ff ff63 	bl	800ad48 <findslot>
 800ae82:	2409      	movs	r4, #9
 800ae84:	4605      	mov	r5, r0
 800ae86:	b920      	cbnz	r0, 800ae92 <_isatty+0x16>
 800ae88:	f7fa fbca 	bl	8005620 <__errno>
 800ae8c:	6004      	str	r4, [r0, #0]
 800ae8e:	2000      	movs	r0, #0
 800ae90:	bd70      	pop	{r4, r5, r6, pc}
 800ae92:	4620      	mov	r0, r4
 800ae94:	4629      	mov	r1, r5
 800ae96:	beab      	bkpt	0x00ab
 800ae98:	4604      	mov	r4, r0
 800ae9a:	2c01      	cmp	r4, #1
 800ae9c:	4620      	mov	r0, r4
 800ae9e:	d0f7      	beq.n	800ae90 <_isatty+0x14>
 800aea0:	f7fa fbbe 	bl	8005620 <__errno>
 800aea4:	2513      	movs	r5, #19
 800aea6:	4604      	mov	r4, r0
 800aea8:	2600      	movs	r6, #0
 800aeaa:	4628      	mov	r0, r5
 800aeac:	4631      	mov	r1, r6
 800aeae:	beab      	bkpt	0x00ab
 800aeb0:	4605      	mov	r5, r0
 800aeb2:	6025      	str	r5, [r4, #0]
 800aeb4:	e7eb      	b.n	800ae8e <_isatty+0x12>
	...

0800aeb8 <_init>:
 800aeb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeba:	bf00      	nop
 800aebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aebe:	bc08      	pop	{r3}
 800aec0:	469e      	mov	lr, r3
 800aec2:	4770      	bx	lr

0800aec4 <_fini>:
 800aec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aec6:	bf00      	nop
 800aec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aeca:	bc08      	pop	{r3}
 800aecc:	469e      	mov	lr, r3
 800aece:	4770      	bx	lr
