$date
	Tue May 25 15:35:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 32 ! data_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # input1 [31:0] $end
$var reg 32 $ input2 [31:0] $end
$scope module adder_inst $end
$var wire 32 % input1 [31:0] $end
$var wire 32 & input2 [31:0] $end
$var wire 32 ' out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#1
b1010 !
b1010 '
b1010 $
b1010 &
1"
#2
b1111110010 !
b1111110010 '
b1111101000 #
b1111101000 %
0"
#3
b1010101111010000000000000000 $
b1010101111010000000000000000 &
b1010101111011111111111111111 !
b1010101111011111111111111111 '
b1111111111111111 #
b1111111111111111 %
1"
#4
b1111111111111111 $
b1111111111111111 &
b10000000000000000 !
b10000000000000000 '
b1 #
b1 %
0"
#5
b11111111111111110 !
b11111111111111110 '
b1111111111111111 #
b1111111111111111 %
1"
#6
b1010111111010000000000000000 $
b1010111111010000000000000000 &
b1011101011000000000000000000 !
b1011101011000000000000000000 '
b101011110000000000000000 #
b101011110000000000000000 %
0"
#7
1"
