v 3
file . "test.vhdl" "20131107160657.000" "20131107213659.782":
  entity adder at 1( 0) + 0 on 23;
  architecture rtl of adder at 7( 223) + 5 on 24;
file . "tb.vhdl" "20131107164048.000" "20131107221052.942":
  entity adder_tb at 2( 30) + 5 on 41;
  architecture behav of adder_tb at 7( 150) + 5 on 42;
