
JanaticsIOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000113d4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005bc  08011564  08011564  00021564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011b20  08011b20  00030088  2**0
                  CONTENTS
  4 .ARM          00000008  08011b20  08011b20  00021b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011b28  08011b28  00030088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08011b28  08011b28  00021b28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08011b30  08011b30  00021b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08011b38  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ed4  20000088  08011bc0  00030088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f5c  08011bc0  00030f5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020c65  00000000  00000000  000300b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000510e  00000000  00000000  00050d1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019f8  00000000  00000000  00055e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001828  00000000  00000000  00057828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007636  00000000  00000000  00059050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023b32  00000000  00000000  00060686  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df3e2  00000000  00000000  000841b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016359a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f38  00000000  00000000  001635ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801154c 	.word	0x0801154c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0801154c 	.word	0x0801154c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <ESPRXDataSeg>:
uint8_t wifiusernamecheck[15] = {'N','A','V','E','E','N','P','H','O','N','E'};

void ReadOnlineData(void);

void ESPRXDataSeg(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
	if(!RxCompleteU2C1WIFI){return;}
 8000588:	4bb6      	ldr	r3, [pc, #728]	; (8000864 <ESPRXDataSeg+0x2e0>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	2b00      	cmp	r3, #0
 800058e:	f000 8271 	beq.w	8000a74 <ESPRXDataSeg+0x4f0>
	RxCompleteU2C1WIFI=0;
 8000592:	4bb4      	ldr	r3, [pc, #720]	; (8000864 <ESPRXDataSeg+0x2e0>)
 8000594:	2200      	movs	r2, #0
 8000596:	701a      	strb	r2, [r3, #0]

	Production_Total  	= Uart_rx_buffer[19]+(Uart_rx_buffer[18]*10)+(Uart_rx_buffer[17]*100)+(Uart_rx_buffer[16]*1000)+(Uart_rx_buffer[15]*10000);//Production
 8000598:	4bb3      	ldr	r3, [pc, #716]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800059a:	7cdb      	ldrb	r3, [r3, #19]
 800059c:	b29a      	uxth	r2, r3
 800059e:	4bb2      	ldr	r3, [pc, #712]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80005a0:	7c5b      	ldrb	r3, [r3, #17]
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	4619      	mov	r1, r3
 80005a6:	0089      	lsls	r1, r1, #2
 80005a8:	440b      	add	r3, r1
 80005aa:	4619      	mov	r1, r3
 80005ac:	0088      	lsls	r0, r1, #2
 80005ae:	4619      	mov	r1, r3
 80005b0:	4603      	mov	r3, r0
 80005b2:	440b      	add	r3, r1
 80005b4:	009b      	lsls	r3, r3, #2
 80005b6:	b299      	uxth	r1, r3
 80005b8:	4bab      	ldr	r3, [pc, #684]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80005ba:	7c9b      	ldrb	r3, [r3, #18]
 80005bc:	b29b      	uxth	r3, r3
 80005be:	4618      	mov	r0, r3
 80005c0:	0080      	lsls	r0, r0, #2
 80005c2:	4403      	add	r3, r0
 80005c4:	005b      	lsls	r3, r3, #1
 80005c6:	b29b      	uxth	r3, r3
 80005c8:	440b      	add	r3, r1
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	4413      	add	r3, r2
 80005ce:	b29a      	uxth	r2, r3
 80005d0:	4ba5      	ldr	r3, [pc, #660]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80005d2:	7bdb      	ldrb	r3, [r3, #15]
 80005d4:	b29b      	uxth	r3, r3
 80005d6:	4619      	mov	r1, r3
 80005d8:	0149      	lsls	r1, r1, #5
 80005da:	1ac9      	subs	r1, r1, r3
 80005dc:	0089      	lsls	r1, r1, #2
 80005de:	440b      	add	r3, r1
 80005e0:	4619      	mov	r1, r3
 80005e2:	0088      	lsls	r0, r1, #2
 80005e4:	4619      	mov	r1, r3
 80005e6:	4603      	mov	r3, r0
 80005e8:	440b      	add	r3, r1
 80005ea:	011b      	lsls	r3, r3, #4
 80005ec:	b299      	uxth	r1, r3
 80005ee:	4b9e      	ldr	r3, [pc, #632]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80005f0:	7c1b      	ldrb	r3, [r3, #16]
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	4618      	mov	r0, r3
 80005f6:	0140      	lsls	r0, r0, #5
 80005f8:	1ac0      	subs	r0, r0, r3
 80005fa:	0080      	lsls	r0, r0, #2
 80005fc:	4403      	add	r3, r0
 80005fe:	00db      	lsls	r3, r3, #3
 8000600:	b29b      	uxth	r3, r3
 8000602:	440b      	add	r3, r1
 8000604:	b29b      	uxth	r3, r3
 8000606:	4413      	add	r3, r2
 8000608:	b29a      	uxth	r2, r3
 800060a:	4b98      	ldr	r3, [pc, #608]	; (800086c <ESPRXDataSeg+0x2e8>)
 800060c:	801a      	strh	r2, [r3, #0]
	Rejection_Total 	= Uart_rx_buffer[24]+(Uart_rx_buffer[23]*10)+(Uart_rx_buffer[22]*100)+(Uart_rx_buffer[21]*1000)+(Uart_rx_buffer[20]*10000);//Rejection
 800060e:	4b96      	ldr	r3, [pc, #600]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000610:	7e1b      	ldrb	r3, [r3, #24]
 8000612:	b29a      	uxth	r2, r3
 8000614:	4b94      	ldr	r3, [pc, #592]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000616:	7d9b      	ldrb	r3, [r3, #22]
 8000618:	b29b      	uxth	r3, r3
 800061a:	4619      	mov	r1, r3
 800061c:	0089      	lsls	r1, r1, #2
 800061e:	440b      	add	r3, r1
 8000620:	4619      	mov	r1, r3
 8000622:	0088      	lsls	r0, r1, #2
 8000624:	4619      	mov	r1, r3
 8000626:	4603      	mov	r3, r0
 8000628:	440b      	add	r3, r1
 800062a:	009b      	lsls	r3, r3, #2
 800062c:	b299      	uxth	r1, r3
 800062e:	4b8e      	ldr	r3, [pc, #568]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000630:	7ddb      	ldrb	r3, [r3, #23]
 8000632:	b29b      	uxth	r3, r3
 8000634:	4618      	mov	r0, r3
 8000636:	0080      	lsls	r0, r0, #2
 8000638:	4403      	add	r3, r0
 800063a:	005b      	lsls	r3, r3, #1
 800063c:	b29b      	uxth	r3, r3
 800063e:	440b      	add	r3, r1
 8000640:	b29b      	uxth	r3, r3
 8000642:	4413      	add	r3, r2
 8000644:	b29a      	uxth	r2, r3
 8000646:	4b88      	ldr	r3, [pc, #544]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000648:	7d1b      	ldrb	r3, [r3, #20]
 800064a:	b29b      	uxth	r3, r3
 800064c:	4619      	mov	r1, r3
 800064e:	0149      	lsls	r1, r1, #5
 8000650:	1ac9      	subs	r1, r1, r3
 8000652:	0089      	lsls	r1, r1, #2
 8000654:	440b      	add	r3, r1
 8000656:	4619      	mov	r1, r3
 8000658:	0088      	lsls	r0, r1, #2
 800065a:	4619      	mov	r1, r3
 800065c:	4603      	mov	r3, r0
 800065e:	440b      	add	r3, r1
 8000660:	011b      	lsls	r3, r3, #4
 8000662:	b299      	uxth	r1, r3
 8000664:	4b80      	ldr	r3, [pc, #512]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000666:	7d5b      	ldrb	r3, [r3, #21]
 8000668:	b29b      	uxth	r3, r3
 800066a:	4618      	mov	r0, r3
 800066c:	0140      	lsls	r0, r0, #5
 800066e:	1ac0      	subs	r0, r0, r3
 8000670:	0080      	lsls	r0, r0, #2
 8000672:	4403      	add	r3, r0
 8000674:	00db      	lsls	r3, r3, #3
 8000676:	b29b      	uxth	r3, r3
 8000678:	440b      	add	r3, r1
 800067a:	b29b      	uxth	r3, r3
 800067c:	4413      	add	r3, r2
 800067e:	b29a      	uxth	r2, r3
 8000680:	4b7b      	ldr	r3, [pc, #492]	; (8000870 <ESPRXDataSeg+0x2ec>)
 8000682:	801a      	strh	r2, [r3, #0]
	batchTargetquantity = Uart_rx_buffer[29]+(Uart_rx_buffer[28]*10)+(Uart_rx_buffer[27]*100)+(Uart_rx_buffer[26]*1000)+(Uart_rx_buffer[25]*10000); //
 8000684:	4b78      	ldr	r3, [pc, #480]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000686:	7f5b      	ldrb	r3, [r3, #29]
 8000688:	b29a      	uxth	r2, r3
 800068a:	4b77      	ldr	r3, [pc, #476]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800068c:	7edb      	ldrb	r3, [r3, #27]
 800068e:	b29b      	uxth	r3, r3
 8000690:	4619      	mov	r1, r3
 8000692:	0089      	lsls	r1, r1, #2
 8000694:	440b      	add	r3, r1
 8000696:	4619      	mov	r1, r3
 8000698:	0088      	lsls	r0, r1, #2
 800069a:	4619      	mov	r1, r3
 800069c:	4603      	mov	r3, r0
 800069e:	440b      	add	r3, r1
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	b299      	uxth	r1, r3
 80006a4:	4b70      	ldr	r3, [pc, #448]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80006a6:	7f1b      	ldrb	r3, [r3, #28]
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	4618      	mov	r0, r3
 80006ac:	0080      	lsls	r0, r0, #2
 80006ae:	4403      	add	r3, r0
 80006b0:	005b      	lsls	r3, r3, #1
 80006b2:	b29b      	uxth	r3, r3
 80006b4:	440b      	add	r3, r1
 80006b6:	b29b      	uxth	r3, r3
 80006b8:	4413      	add	r3, r2
 80006ba:	b29a      	uxth	r2, r3
 80006bc:	4b6a      	ldr	r3, [pc, #424]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80006be:	7e5b      	ldrb	r3, [r3, #25]
 80006c0:	b29b      	uxth	r3, r3
 80006c2:	4619      	mov	r1, r3
 80006c4:	0149      	lsls	r1, r1, #5
 80006c6:	1ac9      	subs	r1, r1, r3
 80006c8:	0089      	lsls	r1, r1, #2
 80006ca:	440b      	add	r3, r1
 80006cc:	4619      	mov	r1, r3
 80006ce:	0088      	lsls	r0, r1, #2
 80006d0:	4619      	mov	r1, r3
 80006d2:	4603      	mov	r3, r0
 80006d4:	440b      	add	r3, r1
 80006d6:	011b      	lsls	r3, r3, #4
 80006d8:	b299      	uxth	r1, r3
 80006da:	4b63      	ldr	r3, [pc, #396]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80006dc:	7e9b      	ldrb	r3, [r3, #26]
 80006de:	b29b      	uxth	r3, r3
 80006e0:	4618      	mov	r0, r3
 80006e2:	0140      	lsls	r0, r0, #5
 80006e4:	1ac0      	subs	r0, r0, r3
 80006e6:	0080      	lsls	r0, r0, #2
 80006e8:	4403      	add	r3, r0
 80006ea:	00db      	lsls	r3, r3, #3
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	440b      	add	r3, r1
 80006f0:	b29b      	uxth	r3, r3
 80006f2:	4413      	add	r3, r2
 80006f4:	b29a      	uxth	r2, r3
 80006f6:	4b5f      	ldr	r3, [pc, #380]	; (8000874 <ESPRXDataSeg+0x2f0>)
 80006f8:	801a      	strh	r2, [r3, #0]
	temperateSet 		= Uart_rx_buffer[32]+(Uart_rx_buffer[31]*10)+(Uart_rx_buffer[30]*100);//temperateSet
 80006fa:	4b5b      	ldr	r3, [pc, #364]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80006fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000700:	b29a      	uxth	r2, r3
 8000702:	4b59      	ldr	r3, [pc, #356]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000704:	7f9b      	ldrb	r3, [r3, #30]
 8000706:	b29b      	uxth	r3, r3
 8000708:	4619      	mov	r1, r3
 800070a:	0089      	lsls	r1, r1, #2
 800070c:	440b      	add	r3, r1
 800070e:	4619      	mov	r1, r3
 8000710:	0088      	lsls	r0, r1, #2
 8000712:	4619      	mov	r1, r3
 8000714:	4603      	mov	r3, r0
 8000716:	440b      	add	r3, r1
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	b299      	uxth	r1, r3
 800071c:	4b52      	ldr	r3, [pc, #328]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800071e:	7fdb      	ldrb	r3, [r3, #31]
 8000720:	b29b      	uxth	r3, r3
 8000722:	4618      	mov	r0, r3
 8000724:	0080      	lsls	r0, r0, #2
 8000726:	4403      	add	r3, r0
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	b29b      	uxth	r3, r3
 800072c:	440b      	add	r3, r1
 800072e:	b29b      	uxth	r3, r3
 8000730:	4413      	add	r3, r2
 8000732:	b29a      	uxth	r2, r3
 8000734:	4b50      	ldr	r3, [pc, #320]	; (8000878 <ESPRXDataSeg+0x2f4>)
 8000736:	801a      	strh	r2, [r3, #0]
	temperateSetHigh 	= Uart_rx_buffer[35]+(Uart_rx_buffer[34]*10)+(Uart_rx_buffer[33]*100);//temperateSetHigh
 8000738:	4b4b      	ldr	r3, [pc, #300]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800073a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800073e:	b29a      	uxth	r2, r3
 8000740:	4b49      	ldr	r3, [pc, #292]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000742:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000746:	b29b      	uxth	r3, r3
 8000748:	4619      	mov	r1, r3
 800074a:	0089      	lsls	r1, r1, #2
 800074c:	440b      	add	r3, r1
 800074e:	4619      	mov	r1, r3
 8000750:	0088      	lsls	r0, r1, #2
 8000752:	4619      	mov	r1, r3
 8000754:	4603      	mov	r3, r0
 8000756:	440b      	add	r3, r1
 8000758:	009b      	lsls	r3, r3, #2
 800075a:	b299      	uxth	r1, r3
 800075c:	4b42      	ldr	r3, [pc, #264]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800075e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8000762:	b29b      	uxth	r3, r3
 8000764:	4618      	mov	r0, r3
 8000766:	0080      	lsls	r0, r0, #2
 8000768:	4403      	add	r3, r0
 800076a:	005b      	lsls	r3, r3, #1
 800076c:	b29b      	uxth	r3, r3
 800076e:	440b      	add	r3, r1
 8000770:	b29b      	uxth	r3, r3
 8000772:	4413      	add	r3, r2
 8000774:	b29a      	uxth	r2, r3
 8000776:	4b41      	ldr	r3, [pc, #260]	; (800087c <ESPRXDataSeg+0x2f8>)
 8000778:	801a      	strh	r2, [r3, #0]
	temperateSetLow 	= Uart_rx_buffer[38]+(Uart_rx_buffer[37]*10)+(Uart_rx_buffer[36]*100);//temperateSetLow
 800077a:	4b3b      	ldr	r3, [pc, #236]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800077c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8000780:	b29a      	uxth	r2, r3
 8000782:	4b39      	ldr	r3, [pc, #228]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000784:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000788:	b29b      	uxth	r3, r3
 800078a:	4619      	mov	r1, r3
 800078c:	0089      	lsls	r1, r1, #2
 800078e:	440b      	add	r3, r1
 8000790:	4619      	mov	r1, r3
 8000792:	0088      	lsls	r0, r1, #2
 8000794:	4619      	mov	r1, r3
 8000796:	4603      	mov	r3, r0
 8000798:	440b      	add	r3, r1
 800079a:	009b      	lsls	r3, r3, #2
 800079c:	b299      	uxth	r1, r3
 800079e:	4b32      	ldr	r3, [pc, #200]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80007a4:	b29b      	uxth	r3, r3
 80007a6:	4618      	mov	r0, r3
 80007a8:	0080      	lsls	r0, r0, #2
 80007aa:	4403      	add	r3, r0
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	b29b      	uxth	r3, r3
 80007b0:	440b      	add	r3, r1
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	4413      	add	r3, r2
 80007b6:	b29a      	uxth	r2, r3
 80007b8:	4b31      	ldr	r3, [pc, #196]	; (8000880 <ESPRXDataSeg+0x2fc>)
 80007ba:	801a      	strh	r2, [r3, #0]
	requirementId	 	= Uart_rx_buffer[44]+(Uart_rx_buffer[43]*10)+(Uart_rx_buffer[42]*100)+(Uart_rx_buffer[41]*1000)+(Uart_rx_buffer[40]*10000)+(Uart_rx_buffer[39]*100000);//requirementId
 80007bc:	4b2a      	ldr	r3, [pc, #168]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80007c2:	b29a      	uxth	r2, r3
 80007c4:	4b28      	ldr	r3, [pc, #160]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007c6:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80007ca:	b29b      	uxth	r3, r3
 80007cc:	4619      	mov	r1, r3
 80007ce:	0089      	lsls	r1, r1, #2
 80007d0:	440b      	add	r3, r1
 80007d2:	4619      	mov	r1, r3
 80007d4:	0088      	lsls	r0, r1, #2
 80007d6:	4619      	mov	r1, r3
 80007d8:	4603      	mov	r3, r0
 80007da:	440b      	add	r3, r1
 80007dc:	009b      	lsls	r3, r3, #2
 80007de:	b299      	uxth	r1, r3
 80007e0:	4b21      	ldr	r3, [pc, #132]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007e2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80007e6:	b29b      	uxth	r3, r3
 80007e8:	4618      	mov	r0, r3
 80007ea:	0080      	lsls	r0, r0, #2
 80007ec:	4403      	add	r3, r0
 80007ee:	005b      	lsls	r3, r3, #1
 80007f0:	b29b      	uxth	r3, r3
 80007f2:	440b      	add	r3, r1
 80007f4:	b29b      	uxth	r3, r3
 80007f6:	4413      	add	r3, r2
 80007f8:	b29a      	uxth	r2, r3
 80007fa:	4b1b      	ldr	r3, [pc, #108]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000800:	b29b      	uxth	r3, r3
 8000802:	4619      	mov	r1, r3
 8000804:	0149      	lsls	r1, r1, #5
 8000806:	1ac9      	subs	r1, r1, r3
 8000808:	0089      	lsls	r1, r1, #2
 800080a:	440b      	add	r3, r1
 800080c:	4619      	mov	r1, r3
 800080e:	0088      	lsls	r0, r1, #2
 8000810:	4619      	mov	r1, r3
 8000812:	4603      	mov	r3, r0
 8000814:	440b      	add	r3, r1
 8000816:	011b      	lsls	r3, r3, #4
 8000818:	b299      	uxth	r1, r3
 800081a:	4b13      	ldr	r3, [pc, #76]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800081c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8000820:	b29b      	uxth	r3, r3
 8000822:	4618      	mov	r0, r3
 8000824:	0140      	lsls	r0, r0, #5
 8000826:	1ac0      	subs	r0, r0, r3
 8000828:	0080      	lsls	r0, r0, #2
 800082a:	4403      	add	r3, r0
 800082c:	00db      	lsls	r3, r3, #3
 800082e:	b29b      	uxth	r3, r3
 8000830:	440b      	add	r3, r1
 8000832:	b29b      	uxth	r3, r3
 8000834:	4413      	add	r3, r2
 8000836:	b29a      	uxth	r2, r3
 8000838:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800083a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800083e:	b29b      	uxth	r3, r3
 8000840:	4619      	mov	r1, r3
 8000842:	0049      	lsls	r1, r1, #1
 8000844:	4419      	add	r1, r3
 8000846:	4608      	mov	r0, r1
 8000848:	0100      	lsls	r0, r0, #4
 800084a:	1a41      	subs	r1, r0, r1
 800084c:	00c9      	lsls	r1, r1, #3
 800084e:	1acb      	subs	r3, r1, r3
 8000850:	4619      	mov	r1, r3
 8000852:	0089      	lsls	r1, r1, #2
 8000854:	1acb      	subs	r3, r1, r3
 8000856:	015b      	lsls	r3, r3, #5
 8000858:	b29b      	uxth	r3, r3
 800085a:	4413      	add	r3, r2
 800085c:	b29a      	uxth	r2, r3
 800085e:	4b09      	ldr	r3, [pc, #36]	; (8000884 <ESPRXDataSeg+0x300>)
 8000860:	801a      	strh	r2, [r3, #0]
 8000862:	e011      	b.n	8000888 <ESPRXDataSeg+0x304>
 8000864:	200000ef 	.word	0x200000ef
 8000868:	200000a4 	.word	0x200000a4
 800086c:	200000fe 	.word	0x200000fe
 8000870:	20000100 	.word	0x20000100
 8000874:	20000102 	.word	0x20000102
 8000878:	20000104 	.word	0x20000104
 800087c:	20000106 	.word	0x20000106
 8000880:	20000108 	.word	0x20000108
 8000884:	2000010a 	.word	0x2000010a

	batchNumber  	 = Uart_rx_buffer[57]+(Uart_rx_buffer[56]*10)+(Uart_rx_buffer[55]*100);
 8000888:	4b7d      	ldr	r3, [pc, #500]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 800088a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800088e:	b29a      	uxth	r2, r3
 8000890:	4b7b      	ldr	r3, [pc, #492]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 8000892:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8000896:	b29b      	uxth	r3, r3
 8000898:	4619      	mov	r1, r3
 800089a:	0089      	lsls	r1, r1, #2
 800089c:	440b      	add	r3, r1
 800089e:	4619      	mov	r1, r3
 80008a0:	0088      	lsls	r0, r1, #2
 80008a2:	4619      	mov	r1, r3
 80008a4:	4603      	mov	r3, r0
 80008a6:	440b      	add	r3, r1
 80008a8:	009b      	lsls	r3, r3, #2
 80008aa:	b299      	uxth	r1, r3
 80008ac:	4b74      	ldr	r3, [pc, #464]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80008ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80008b2:	b29b      	uxth	r3, r3
 80008b4:	4618      	mov	r0, r3
 80008b6:	0080      	lsls	r0, r0, #2
 80008b8:	4403      	add	r3, r0
 80008ba:	005b      	lsls	r3, r3, #1
 80008bc:	b29b      	uxth	r3, r3
 80008be:	440b      	add	r3, r1
 80008c0:	b29b      	uxth	r3, r3
 80008c2:	4413      	add	r3, r2
 80008c4:	b29a      	uxth	r2, r3
 80008c6:	4b6f      	ldr	r3, [pc, #444]	; (8000a84 <ESPRXDataSeg+0x500>)
 80008c8:	801a      	strh	r2, [r3, #0]
	resetStatus  	 = Uart_rx_buffer[59]+(Uart_rx_buffer[58]*10);
 80008ca:	4b6d      	ldr	r3, [pc, #436]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80008cc:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
 80008d0:	4b6b      	ldr	r3, [pc, #428]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80008d2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80008d6:	4619      	mov	r1, r3
 80008d8:	0089      	lsls	r1, r1, #2
 80008da:	440b      	add	r3, r1
 80008dc:	005b      	lsls	r3, r3, #1
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	4413      	add	r3, r2
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	4b68      	ldr	r3, [pc, #416]	; (8000a88 <ESPRXDataSeg+0x504>)
 80008e6:	701a      	strb	r2, [r3, #0]
	startStopStatus  = Uart_rx_buffer[61]+(Uart_rx_buffer[60]*10);
 80008e8:	4b65      	ldr	r3, [pc, #404]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80008ea:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 80008ee:	4b64      	ldr	r3, [pc, #400]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80008f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80008f4:	4619      	mov	r1, r3
 80008f6:	0089      	lsls	r1, r1, #2
 80008f8:	440b      	add	r3, r1
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	4413      	add	r3, r2
 8000900:	b2da      	uxtb	r2, r3
 8000902:	4b62      	ldr	r3, [pc, #392]	; (8000a8c <ESPRXDataSeg+0x508>)
 8000904:	701a      	strb	r2, [r3, #0]
	reasonEntryStatus  = Uart_rx_buffer[63]+(Uart_rx_buffer[62]*10);
 8000906:	4b5e      	ldr	r3, [pc, #376]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 8000908:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
 800090c:	4b5c      	ldr	r3, [pc, #368]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 800090e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000912:	4619      	mov	r1, r3
 8000914:	0089      	lsls	r1, r1, #2
 8000916:	440b      	add	r3, r1
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	b2db      	uxtb	r3, r3
 800091c:	4413      	add	r3, r2
 800091e:	b2da      	uxtb	r2, r3
 8000920:	4b5b      	ldr	r3, [pc, #364]	; (8000a90 <ESPRXDataSeg+0x50c>)
 8000922:	701a      	strb	r2, [r3, #0]
	//Date,Month,Year
	SW_Date = Uart_rx_buffer[4]+(Uart_rx_buffer[3]*10);//SW_Date
 8000924:	4b56      	ldr	r3, [pc, #344]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 8000926:	791a      	ldrb	r2, [r3, #4]
 8000928:	4b55      	ldr	r3, [pc, #340]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 800092a:	78db      	ldrb	r3, [r3, #3]
 800092c:	4619      	mov	r1, r3
 800092e:	0089      	lsls	r1, r1, #2
 8000930:	440b      	add	r3, r1
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	b2db      	uxtb	r3, r3
 8000936:	4413      	add	r3, r2
 8000938:	b2da      	uxtb	r2, r3
 800093a:	4b56      	ldr	r3, [pc, #344]	; (8000a94 <ESPRXDataSeg+0x510>)
 800093c:	701a      	strb	r2, [r3, #0]
	SW_Month = Uart_rx_buffer[6]+(Uart_rx_buffer[5]*10);//SW_Month
 800093e:	4b50      	ldr	r3, [pc, #320]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 8000940:	799a      	ldrb	r2, [r3, #6]
 8000942:	4b4f      	ldr	r3, [pc, #316]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 8000944:	795b      	ldrb	r3, [r3, #5]
 8000946:	4619      	mov	r1, r3
 8000948:	0089      	lsls	r1, r1, #2
 800094a:	440b      	add	r3, r1
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	b2db      	uxtb	r3, r3
 8000950:	4413      	add	r3, r2
 8000952:	b2da      	uxtb	r2, r3
 8000954:	4b50      	ldr	r3, [pc, #320]	; (8000a98 <ESPRXDataSeg+0x514>)
 8000956:	701a      	strb	r2, [r3, #0]
	SW_Year = Uart_rx_buffer[8]+(Uart_rx_buffer[7]*10);//SW_Year
 8000958:	4b49      	ldr	r3, [pc, #292]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 800095a:	7a1a      	ldrb	r2, [r3, #8]
 800095c:	4b48      	ldr	r3, [pc, #288]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 800095e:	79db      	ldrb	r3, [r3, #7]
 8000960:	4619      	mov	r1, r3
 8000962:	0089      	lsls	r1, r1, #2
 8000964:	440b      	add	r3, r1
 8000966:	005b      	lsls	r3, r3, #1
 8000968:	b2db      	uxtb	r3, r3
 800096a:	4413      	add	r3, r2
 800096c:	b2da      	uxtb	r2, r3
 800096e:	4b4b      	ldr	r3, [pc, #300]	; (8000a9c <ESPRXDataSeg+0x518>)
 8000970:	701a      	strb	r2, [r3, #0]
	SW_Hour = Uart_rx_buffer[10]+(Uart_rx_buffer[9]*10);//SW_Hour
 8000972:	4b43      	ldr	r3, [pc, #268]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 8000974:	7a9a      	ldrb	r2, [r3, #10]
 8000976:	4b42      	ldr	r3, [pc, #264]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 8000978:	7a5b      	ldrb	r3, [r3, #9]
 800097a:	4619      	mov	r1, r3
 800097c:	0089      	lsls	r1, r1, #2
 800097e:	440b      	add	r3, r1
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	b2db      	uxtb	r3, r3
 8000984:	4413      	add	r3, r2
 8000986:	b2da      	uxtb	r2, r3
 8000988:	4b45      	ldr	r3, [pc, #276]	; (8000aa0 <ESPRXDataSeg+0x51c>)
 800098a:	701a      	strb	r2, [r3, #0]
	SW_Minute = Uart_rx_buffer[12]+(Uart_rx_buffer[11]*10);//SW_Minute
 800098c:	4b3c      	ldr	r3, [pc, #240]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 800098e:	7b1a      	ldrb	r2, [r3, #12]
 8000990:	4b3b      	ldr	r3, [pc, #236]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 8000992:	7adb      	ldrb	r3, [r3, #11]
 8000994:	4619      	mov	r1, r3
 8000996:	0089      	lsls	r1, r1, #2
 8000998:	440b      	add	r3, r1
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	b2db      	uxtb	r3, r3
 800099e:	4413      	add	r3, r2
 80009a0:	b2da      	uxtb	r2, r3
 80009a2:	4b40      	ldr	r3, [pc, #256]	; (8000aa4 <ESPRXDataSeg+0x520>)
 80009a4:	701a      	strb	r2, [r3, #0]

	itemNumber[0] = Uart_rx_buffer[45];
 80009a6:	4b36      	ldr	r3, [pc, #216]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80009a8:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 80009ac:	4b3e      	ldr	r3, [pc, #248]	; (8000aa8 <ESPRXDataSeg+0x524>)
 80009ae:	701a      	strb	r2, [r3, #0]
	itemNumber[1] = Uart_rx_buffer[46];
 80009b0:	4b33      	ldr	r3, [pc, #204]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80009b2:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 80009b6:	4b3c      	ldr	r3, [pc, #240]	; (8000aa8 <ESPRXDataSeg+0x524>)
 80009b8:	705a      	strb	r2, [r3, #1]
	itemNumber[0] = Uart_rx_buffer[47];
 80009ba:	4b31      	ldr	r3, [pc, #196]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80009bc:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80009c0:	4b39      	ldr	r3, [pc, #228]	; (8000aa8 <ESPRXDataSeg+0x524>)
 80009c2:	701a      	strb	r2, [r3, #0]
	itemNumber[0] = Uart_rx_buffer[48];
 80009c4:	4b2e      	ldr	r3, [pc, #184]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80009c6:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80009ca:	4b37      	ldr	r3, [pc, #220]	; (8000aa8 <ESPRXDataSeg+0x524>)
 80009cc:	701a      	strb	r2, [r3, #0]
	itemNumber[0] = Uart_rx_buffer[49];
 80009ce:	4b2c      	ldr	r3, [pc, #176]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80009d0:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 80009d4:	4b34      	ldr	r3, [pc, #208]	; (8000aa8 <ESPRXDataSeg+0x524>)
 80009d6:	701a      	strb	r2, [r3, #0]
	itemNumber[0] = Uart_rx_buffer[50];
 80009d8:	4b29      	ldr	r3, [pc, #164]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80009da:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 80009de:	4b32      	ldr	r3, [pc, #200]	; (8000aa8 <ESPRXDataSeg+0x524>)
 80009e0:	701a      	strb	r2, [r3, #0]
	itemNumber[0] = Uart_rx_buffer[51];
 80009e2:	4b27      	ldr	r3, [pc, #156]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80009e4:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
 80009e8:	4b2f      	ldr	r3, [pc, #188]	; (8000aa8 <ESPRXDataSeg+0x524>)
 80009ea:	701a      	strb	r2, [r3, #0]
	itemNumber[0] = Uart_rx_buffer[52];
 80009ec:	4b24      	ldr	r3, [pc, #144]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80009ee:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80009f2:	4b2d      	ldr	r3, [pc, #180]	; (8000aa8 <ESPRXDataSeg+0x524>)
 80009f4:	701a      	strb	r2, [r3, #0]
	itemNumber[0] = Uart_rx_buffer[53];
 80009f6:	4b22      	ldr	r3, [pc, #136]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 80009f8:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 80009fc:	4b2a      	ldr	r3, [pc, #168]	; (8000aa8 <ESPRXDataSeg+0x524>)
 80009fe:	701a      	strb	r2, [r3, #0]
	itemNumber[0] = Uart_rx_buffer[54];
 8000a00:	4b1f      	ldr	r3, [pc, #124]	; (8000a80 <ESPRXDataSeg+0x4fc>)
 8000a02:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8000a06:	4b28      	ldr	r3, [pc, #160]	; (8000aa8 <ESPRXDataSeg+0x524>)
 8000a08:	701a      	strb	r2, [r3, #0]

	commFeedbackFlag = 1;
 8000a0a:	4b28      	ldr	r3, [pc, #160]	; (8000aac <ESPRXDataSeg+0x528>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	701a      	strb	r2, [r3, #0]
if((esp8266IpObtained==0)&& (ipConfimation==1)){
 8000a10:	4b27      	ldr	r3, [pc, #156]	; (8000ab0 <ESPRXDataSeg+0x52c>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d12e      	bne.n	8000a76 <ESPRXDataSeg+0x4f2>
 8000a18:	4b26      	ldr	r3, [pc, #152]	; (8000ab4 <ESPRXDataSeg+0x530>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d12a      	bne.n	8000a76 <ESPRXDataSeg+0x4f2>
	for(as = 25;as<= 41;as++){
 8000a20:	4b25      	ldr	r3, [pc, #148]	; (8000ab8 <ESPRXDataSeg+0x534>)
 8000a22:	2219      	movs	r2, #25
 8000a24:	701a      	strb	r2, [r3, #0]
 8000a26:	e020      	b.n	8000a6a <ESPRXDataSeg+0x4e6>
		if(tempbuff[as] == 34)//"
 8000a28:	4b23      	ldr	r3, [pc, #140]	; (8000ab8 <ESPRXDataSeg+0x534>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	4b23      	ldr	r3, [pc, #140]	; (8000abc <ESPRXDataSeg+0x538>)
 8000a30:	5c9b      	ldrb	r3, [r3, r2]
 8000a32:	2b22      	cmp	r3, #34	; 0x22
 8000a34:	d103      	bne.n	8000a3e <ESPRXDataSeg+0x4ba>
		{esp8266IpObtained=1;break;}
 8000a36:	4b1e      	ldr	r3, [pc, #120]	; (8000ab0 <ESPRXDataSeg+0x52c>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	701a      	strb	r2, [r3, #0]
 8000a3c:	e01b      	b.n	8000a76 <ESPRXDataSeg+0x4f2>
		++len_espIpAddress;
 8000a3e:	4b20      	ldr	r3, [pc, #128]	; (8000ac0 <ESPRXDataSeg+0x53c>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	3301      	adds	r3, #1
 8000a44:	b2da      	uxtb	r2, r3
 8000a46:	4b1e      	ldr	r3, [pc, #120]	; (8000ac0 <ESPRXDataSeg+0x53c>)
 8000a48:	701a      	strb	r2, [r3, #0]
		espIpAddress[as-25]= tempbuff[as];
 8000a4a:	4b1b      	ldr	r3, [pc, #108]	; (8000ab8 <ESPRXDataSeg+0x534>)
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4b19      	ldr	r3, [pc, #100]	; (8000ab8 <ESPRXDataSeg+0x534>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	3b19      	subs	r3, #25
 8000a56:	4a19      	ldr	r2, [pc, #100]	; (8000abc <ESPRXDataSeg+0x538>)
 8000a58:	5c51      	ldrb	r1, [r2, r1]
 8000a5a:	4a1a      	ldr	r2, [pc, #104]	; (8000ac4 <ESPRXDataSeg+0x540>)
 8000a5c:	54d1      	strb	r1, [r2, r3]
	for(as = 25;as<= 41;as++){
 8000a5e:	4b16      	ldr	r3, [pc, #88]	; (8000ab8 <ESPRXDataSeg+0x534>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	3301      	adds	r3, #1
 8000a64:	b2da      	uxtb	r2, r3
 8000a66:	4b14      	ldr	r3, [pc, #80]	; (8000ab8 <ESPRXDataSeg+0x534>)
 8000a68:	701a      	strb	r2, [r3, #0]
 8000a6a:	4b13      	ldr	r3, [pc, #76]	; (8000ab8 <ESPRXDataSeg+0x534>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2b29      	cmp	r3, #41	; 0x29
 8000a70:	d9da      	bls.n	8000a28 <ESPRXDataSeg+0x4a4>
 8000a72:	e000      	b.n	8000a76 <ESPRXDataSeg+0x4f2>
	if(!RxCompleteU2C1WIFI){return;}
 8000a74:	bf00      	nop
	}
}

}
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	200000a4 	.word	0x200000a4
 8000a84:	2000010c 	.word	0x2000010c
 8000a88:	2000010e 	.word	0x2000010e
 8000a8c:	2000010f 	.word	0x2000010f
 8000a90:	20000110 	.word	0x20000110
 8000a94:	200000f3 	.word	0x200000f3
 8000a98:	200000f4 	.word	0x200000f4
 8000a9c:	200000f5 	.word	0x200000f5
 8000aa0:	200000f1 	.word	0x200000f1
 8000aa4:	200000f2 	.word	0x200000f2
 8000aa8:	20000114 	.word	0x20000114
 8000aac:	20000111 	.word	0x20000111
 8000ab0:	20000131 	.word	0x20000131
 8000ab4:	20000198 	.word	0x20000198
 8000ab8:	2000011f 	.word	0x2000011f
 8000abc:	20000134 	.word	0x20000134
 8000ac0:	20000130 	.word	0x20000130
 8000ac4:	20000120 	.word	0x20000120

08000ac8 <ESPRxDecoder>:
	productionhysNegSetOL   = FlashReadOLdata[9];
}


void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4603      	mov	r3, r0
 8000ad0:	460a      	mov	r2, r1
 8000ad2:	71fb      	strb	r3, [r7, #7]
 8000ad4:	4613      	mov	r3, r2
 8000ad6:	71bb      	strb	r3, [r7, #6]

   static unsigned char Error_Retry;
	 switch(Rxseqdecoder)
 8000ad8:	79bb      	ldrb	r3, [r7, #6]
 8000ada:	3b01      	subs	r3, #1
 8000adc:	2b08      	cmp	r3, #8
 8000ade:	f201 81cd 	bhi.w	8001e7c <ESPRxDecoder+0x13b4>
 8000ae2:	a201      	add	r2, pc, #4	; (adr r2, 8000ae8 <ESPRxDecoder+0x20>)
 8000ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ae8:	08000b0d 	.word	0x08000b0d
 8000aec:	08000c23 	.word	0x08000c23
 8000af0:	08000c73 	.word	0x08000c73
 8000af4:	08000ed9 	.word	0x08000ed9
 8000af8:	08000f17 	.word	0x08000f17
 8000afc:	0800112f 	.word	0x0800112f
 8000b00:	08001155 	.word	0x08001155
 8000b04:	08001df3 	.word	0x08001df3
 8000b08:	08001e29 	.word	0x08001e29
	   {
	   	case 1:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8000b0c:	79fb      	ldrb	r3, [r7, #7]
 8000b0e:	2b4f      	cmp	r3, #79	; 0x4f
 8000b10:	d107      	bne.n	8000b22 <ESPRxDecoder+0x5a>
 8000b12:	4b92      	ldr	r3, [pc, #584]	; (8000d5c <ESPRxDecoder+0x294>)
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d103      	bne.n	8000b22 <ESPRxDecoder+0x5a>
			 {
			 	bufferptr=1;
 8000b1a:	4b90      	ldr	r3, [pc, #576]	; (8000d5c <ESPRxDecoder+0x294>)
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	701a      	strb	r2, [r3, #0]
 8000b20:	e011      	b.n	8000b46 <ESPRxDecoder+0x7e>
			 }
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	2b4b      	cmp	r3, #75	; 0x4b
 8000b26:	d10e      	bne.n	8000b46 <ESPRxDecoder+0x7e>
 8000b28:	4b8c      	ldr	r3, [pc, #560]	; (8000d5c <ESPRxDecoder+0x294>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d10a      	bne.n	8000b46 <ESPRxDecoder+0x7e>
			 {
			 	bufferptr=0;
 8000b30:	4b8a      	ldr	r3, [pc, #552]	; (8000d5c <ESPRxDecoder+0x294>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000b36:	2300      	movs	r3, #0
 8000b38:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 8000b3a:	4b89      	ldr	r3, [pc, #548]	; (8000d60 <ESPRxDecoder+0x298>)
 8000b3c:	221e      	movs	r2, #30
 8000b3e:	701a      	strb	r2, [r3, #0]
//				WifiStatusVar = 1;
				Check_CWMODE_For_Hang=0;
 8000b40:	4b88      	ldr	r3, [pc, #544]	; (8000d64 <ESPRxDecoder+0x29c>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	701a      	strb	r2, [r3, #0]
			 }
			 else{;}

			 if((Rxwifi_data=='n')&&(bufferptr==0))
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	2b6e      	cmp	r3, #110	; 0x6e
 8000b4a:	d107      	bne.n	8000b5c <ESPRxDecoder+0x94>
 8000b4c:	4b83      	ldr	r3, [pc, #524]	; (8000d5c <ESPRxDecoder+0x294>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d103      	bne.n	8000b5c <ESPRxDecoder+0x94>
			 {
			 	bufferptr=1;
 8000b54:	4b81      	ldr	r3, [pc, #516]	; (8000d5c <ESPRxDecoder+0x294>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	701a      	strb	r2, [r3, #0]
 8000b5a:	e060      	b.n	8000c1e <ESPRxDecoder+0x156>
			 }
			 else if((Rxwifi_data=='o')&&(bufferptr==1))
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
 8000b5e:	2b6f      	cmp	r3, #111	; 0x6f
 8000b60:	d107      	bne.n	8000b72 <ESPRxDecoder+0xaa>
 8000b62:	4b7e      	ldr	r3, [pc, #504]	; (8000d5c <ESPRxDecoder+0x294>)
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d103      	bne.n	8000b72 <ESPRxDecoder+0xaa>
			 {
			 	bufferptr=2;
 8000b6a:	4b7c      	ldr	r3, [pc, #496]	; (8000d5c <ESPRxDecoder+0x294>)
 8000b6c:	2202      	movs	r2, #2
 8000b6e:	701a      	strb	r2, [r3, #0]
 8000b70:	e055      	b.n	8000c1e <ESPRxDecoder+0x156>
			 }
			 else if(bufferptr==2)
 8000b72:	4b7a      	ldr	r3, [pc, #488]	; (8000d5c <ESPRxDecoder+0x294>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	2b02      	cmp	r3, #2
 8000b78:	d104      	bne.n	8000b84 <ESPRxDecoder+0xbc>
			 {
			 	bufferptr=3;
 8000b7a:	4b78      	ldr	r3, [pc, #480]	; (8000d5c <ESPRxDecoder+0x294>)
 8000b7c:	2203      	movs	r2, #3
 8000b7e:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
				wifi_command=30;
				Check_CWMODE_For_Hang=0;
			 }
			 else{;}
		break;
 8000b80:	f001 b97e 	b.w	8001e80 <ESPRxDecoder+0x13b8>
			 else if((Rxwifi_data=='c')&&(bufferptr==3))
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	2b63      	cmp	r3, #99	; 0x63
 8000b88:	d107      	bne.n	8000b9a <ESPRxDecoder+0xd2>
 8000b8a:	4b74      	ldr	r3, [pc, #464]	; (8000d5c <ESPRxDecoder+0x294>)
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	2b03      	cmp	r3, #3
 8000b90:	d103      	bne.n	8000b9a <ESPRxDecoder+0xd2>
			 	bufferptr=4;
 8000b92:	4b72      	ldr	r3, [pc, #456]	; (8000d5c <ESPRxDecoder+0x294>)
 8000b94:	2204      	movs	r2, #4
 8000b96:	701a      	strb	r2, [r3, #0]
 8000b98:	e041      	b.n	8000c1e <ESPRxDecoder+0x156>
			 else if((Rxwifi_data=='h')&&(bufferptr==4))
 8000b9a:	79fb      	ldrb	r3, [r7, #7]
 8000b9c:	2b68      	cmp	r3, #104	; 0x68
 8000b9e:	d107      	bne.n	8000bb0 <ESPRxDecoder+0xe8>
 8000ba0:	4b6e      	ldr	r3, [pc, #440]	; (8000d5c <ESPRxDecoder+0x294>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	2b04      	cmp	r3, #4
 8000ba6:	d103      	bne.n	8000bb0 <ESPRxDecoder+0xe8>
			 	bufferptr=5;
 8000ba8:	4b6c      	ldr	r3, [pc, #432]	; (8000d5c <ESPRxDecoder+0x294>)
 8000baa:	2205      	movs	r2, #5
 8000bac:	701a      	strb	r2, [r3, #0]
 8000bae:	e036      	b.n	8000c1e <ESPRxDecoder+0x156>
			 else if((Rxwifi_data=='a')&&(bufferptr==5))
 8000bb0:	79fb      	ldrb	r3, [r7, #7]
 8000bb2:	2b61      	cmp	r3, #97	; 0x61
 8000bb4:	d107      	bne.n	8000bc6 <ESPRxDecoder+0xfe>
 8000bb6:	4b69      	ldr	r3, [pc, #420]	; (8000d5c <ESPRxDecoder+0x294>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b05      	cmp	r3, #5
 8000bbc:	d103      	bne.n	8000bc6 <ESPRxDecoder+0xfe>
			 	bufferptr=6;
 8000bbe:	4b67      	ldr	r3, [pc, #412]	; (8000d5c <ESPRxDecoder+0x294>)
 8000bc0:	2206      	movs	r2, #6
 8000bc2:	701a      	strb	r2, [r3, #0]
 8000bc4:	e02b      	b.n	8000c1e <ESPRxDecoder+0x156>
			 else if((Rxwifi_data=='n')&&(bufferptr==6))
 8000bc6:	79fb      	ldrb	r3, [r7, #7]
 8000bc8:	2b6e      	cmp	r3, #110	; 0x6e
 8000bca:	d107      	bne.n	8000bdc <ESPRxDecoder+0x114>
 8000bcc:	4b63      	ldr	r3, [pc, #396]	; (8000d5c <ESPRxDecoder+0x294>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	2b06      	cmp	r3, #6
 8000bd2:	d103      	bne.n	8000bdc <ESPRxDecoder+0x114>
			 	bufferptr=7;
 8000bd4:	4b61      	ldr	r3, [pc, #388]	; (8000d5c <ESPRxDecoder+0x294>)
 8000bd6:	2207      	movs	r2, #7
 8000bd8:	701a      	strb	r2, [r3, #0]
 8000bda:	e020      	b.n	8000c1e <ESPRxDecoder+0x156>
			 else if((Rxwifi_data=='g')&&(bufferptr==7))
 8000bdc:	79fb      	ldrb	r3, [r7, #7]
 8000bde:	2b67      	cmp	r3, #103	; 0x67
 8000be0:	d107      	bne.n	8000bf2 <ESPRxDecoder+0x12a>
 8000be2:	4b5e      	ldr	r3, [pc, #376]	; (8000d5c <ESPRxDecoder+0x294>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b07      	cmp	r3, #7
 8000be8:	d103      	bne.n	8000bf2 <ESPRxDecoder+0x12a>
			 	bufferptr=8;
 8000bea:	4b5c      	ldr	r3, [pc, #368]	; (8000d5c <ESPRxDecoder+0x294>)
 8000bec:	2208      	movs	r2, #8
 8000bee:	701a      	strb	r2, [r3, #0]
 8000bf0:	e015      	b.n	8000c1e <ESPRxDecoder+0x156>
			 else if((Rxwifi_data=='e')&&(bufferptr==8))
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	2b65      	cmp	r3, #101	; 0x65
 8000bf6:	f041 8143 	bne.w	8001e80 <ESPRxDecoder+0x13b8>
 8000bfa:	4b58      	ldr	r3, [pc, #352]	; (8000d5c <ESPRxDecoder+0x294>)
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	2b08      	cmp	r3, #8
 8000c00:	f041 813e 	bne.w	8001e80 <ESPRxDecoder+0x13b8>
			 	bufferptr=0;
 8000c04:	4b55      	ldr	r3, [pc, #340]	; (8000d5c <ESPRxDecoder+0x294>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 8000c0e:	4b54      	ldr	r3, [pc, #336]	; (8000d60 <ESPRxDecoder+0x298>)
 8000c10:	221e      	movs	r2, #30
 8000c12:	701a      	strb	r2, [r3, #0]
				Check_CWMODE_For_Hang=0;
 8000c14:	4b53      	ldr	r3, [pc, #332]	; (8000d64 <ESPRxDecoder+0x29c>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	701a      	strb	r2, [r3, #0]
		break;
 8000c1a:	f001 b931 	b.w	8001e80 <ESPRxDecoder+0x13b8>
 8000c1e:	f001 b92f 	b.w	8001e80 <ESPRxDecoder+0x13b8>
		case 2:
			if((Rxwifi_data=='O')&&(bufferptr==0))
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	2b4f      	cmp	r3, #79	; 0x4f
 8000c26:	d108      	bne.n	8000c3a <ESPRxDecoder+0x172>
 8000c28:	4b4c      	ldr	r3, [pc, #304]	; (8000d5c <ESPRxDecoder+0x294>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d104      	bne.n	8000c3a <ESPRxDecoder+0x172>
			 {
			 	bufferptr=1;
 8000c30:	4b4a      	ldr	r3, [pc, #296]	; (8000d5c <ESPRxDecoder+0x294>)
 8000c32:	2201      	movs	r2, #1
 8000c34:	701a      	strb	r2, [r3, #0]
				if(esp8266IpObtained==0){
					wifi_command=121;}
				else{
					wifi_command=49;}
			 }
		break;
 8000c36:	f001 b925 	b.w	8001e84 <ESPRxDecoder+0x13bc>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000c3a:	79fb      	ldrb	r3, [r7, #7]
 8000c3c:	2b4b      	cmp	r3, #75	; 0x4b
 8000c3e:	f041 8121 	bne.w	8001e84 <ESPRxDecoder+0x13bc>
 8000c42:	4b46      	ldr	r3, [pc, #280]	; (8000d5c <ESPRxDecoder+0x294>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	f041 811c 	bne.w	8001e84 <ESPRxDecoder+0x13bc>
			 	bufferptr=0;
 8000c4c:	4b43      	ldr	r3, [pc, #268]	; (8000d5c <ESPRxDecoder+0x294>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	71bb      	strb	r3, [r7, #6]
				if(esp8266IpObtained==0){
 8000c56:	4b44      	ldr	r3, [pc, #272]	; (8000d68 <ESPRxDecoder+0x2a0>)
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d104      	bne.n	8000c68 <ESPRxDecoder+0x1a0>
					wifi_command=121;}
 8000c5e:	4b40      	ldr	r3, [pc, #256]	; (8000d60 <ESPRxDecoder+0x298>)
 8000c60:	2279      	movs	r2, #121	; 0x79
 8000c62:	701a      	strb	r2, [r3, #0]
		break;
 8000c64:	f001 b90e 	b.w	8001e84 <ESPRxDecoder+0x13bc>
					wifi_command=49;}
 8000c68:	4b3d      	ldr	r3, [pc, #244]	; (8000d60 <ESPRxDecoder+0x298>)
 8000c6a:	2231      	movs	r2, #49	; 0x31
 8000c6c:	701a      	strb	r2, [r3, #0]
		break;
 8000c6e:	f001 b909 	b.w	8001e84 <ESPRxDecoder+0x13bc>
		case 3:
			//wifiusernamecheck[15] "define the username at top"
			//
			if((Rxwifi_data== wifiusernamecheck[0])&&(bufferptr==0))
 8000c72:	4b3e      	ldr	r3, [pc, #248]	; (8000d6c <ESPRxDecoder+0x2a4>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	79fa      	ldrb	r2, [r7, #7]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d107      	bne.n	8000c8c <ESPRxDecoder+0x1c4>
 8000c7c:	4b37      	ldr	r3, [pc, #220]	; (8000d5c <ESPRxDecoder+0x294>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d103      	bne.n	8000c8c <ESPRxDecoder+0x1c4>
			 {
				bufferptr=1;
 8000c84:	4b35      	ldr	r3, [pc, #212]	; (8000d5c <ESPRxDecoder+0x294>)
 8000c86:	2201      	movs	r2, #1
 8000c88:	701a      	strb	r2, [r3, #0]
 8000c8a:	e0d7      	b.n	8000e3c <ESPRxDecoder+0x374>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[1])&&(bufferptr==1))
 8000c8c:	4b37      	ldr	r3, [pc, #220]	; (8000d6c <ESPRxDecoder+0x2a4>)
 8000c8e:	785b      	ldrb	r3, [r3, #1]
 8000c90:	79fa      	ldrb	r2, [r7, #7]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d107      	bne.n	8000ca6 <ESPRxDecoder+0x1de>
 8000c96:	4b31      	ldr	r3, [pc, #196]	; (8000d5c <ESPRxDecoder+0x294>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d103      	bne.n	8000ca6 <ESPRxDecoder+0x1de>
			 {
				bufferptr=2;
 8000c9e:	4b2f      	ldr	r3, [pc, #188]	; (8000d5c <ESPRxDecoder+0x294>)
 8000ca0:	2202      	movs	r2, #2
 8000ca2:	701a      	strb	r2, [r3, #0]
 8000ca4:	e0ca      	b.n	8000e3c <ESPRxDecoder+0x374>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[2])&&(bufferptr==2))
 8000ca6:	4b31      	ldr	r3, [pc, #196]	; (8000d6c <ESPRxDecoder+0x2a4>)
 8000ca8:	789b      	ldrb	r3, [r3, #2]
 8000caa:	79fa      	ldrb	r2, [r7, #7]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d107      	bne.n	8000cc0 <ESPRxDecoder+0x1f8>
 8000cb0:	4b2a      	ldr	r3, [pc, #168]	; (8000d5c <ESPRxDecoder+0x294>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	d103      	bne.n	8000cc0 <ESPRxDecoder+0x1f8>
			 {
				bufferptr=3;
 8000cb8:	4b28      	ldr	r3, [pc, #160]	; (8000d5c <ESPRxDecoder+0x294>)
 8000cba:	2203      	movs	r2, #3
 8000cbc:	701a      	strb	r2, [r3, #0]
 8000cbe:	e0bd      	b.n	8000e3c <ESPRxDecoder+0x374>
			 }

			 else if((Rxwifi_data== wifiusernamecheck[3])&&(bufferptr==3))
 8000cc0:	4b2a      	ldr	r3, [pc, #168]	; (8000d6c <ESPRxDecoder+0x2a4>)
 8000cc2:	78db      	ldrb	r3, [r3, #3]
 8000cc4:	79fa      	ldrb	r2, [r7, #7]
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d107      	bne.n	8000cda <ESPRxDecoder+0x212>
 8000cca:	4b24      	ldr	r3, [pc, #144]	; (8000d5c <ESPRxDecoder+0x294>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	2b03      	cmp	r3, #3
 8000cd0:	d103      	bne.n	8000cda <ESPRxDecoder+0x212>
			 {
				bufferptr=4;
 8000cd2:	4b22      	ldr	r3, [pc, #136]	; (8000d5c <ESPRxDecoder+0x294>)
 8000cd4:	2204      	movs	r2, #4
 8000cd6:	701a      	strb	r2, [r3, #0]
 8000cd8:	e0b0      	b.n	8000e3c <ESPRxDecoder+0x374>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[4])&&(bufferptr==4))
 8000cda:	4b24      	ldr	r3, [pc, #144]	; (8000d6c <ESPRxDecoder+0x2a4>)
 8000cdc:	791b      	ldrb	r3, [r3, #4]
 8000cde:	79fa      	ldrb	r2, [r7, #7]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d107      	bne.n	8000cf4 <ESPRxDecoder+0x22c>
 8000ce4:	4b1d      	ldr	r3, [pc, #116]	; (8000d5c <ESPRxDecoder+0x294>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	2b04      	cmp	r3, #4
 8000cea:	d103      	bne.n	8000cf4 <ESPRxDecoder+0x22c>
			 {
				bufferptr=5;
 8000cec:	4b1b      	ldr	r3, [pc, #108]	; (8000d5c <ESPRxDecoder+0x294>)
 8000cee:	2205      	movs	r2, #5
 8000cf0:	701a      	strb	r2, [r3, #0]
 8000cf2:	e0a3      	b.n	8000e3c <ESPRxDecoder+0x374>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[5])&&(bufferptr==5))
 8000cf4:	4b1d      	ldr	r3, [pc, #116]	; (8000d6c <ESPRxDecoder+0x2a4>)
 8000cf6:	795b      	ldrb	r3, [r3, #5]
 8000cf8:	79fa      	ldrb	r2, [r7, #7]
 8000cfa:	429a      	cmp	r2, r3
 8000cfc:	d107      	bne.n	8000d0e <ESPRxDecoder+0x246>
 8000cfe:	4b17      	ldr	r3, [pc, #92]	; (8000d5c <ESPRxDecoder+0x294>)
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	2b05      	cmp	r3, #5
 8000d04:	d103      	bne.n	8000d0e <ESPRxDecoder+0x246>
			 {
				bufferptr=6;
 8000d06:	4b15      	ldr	r3, [pc, #84]	; (8000d5c <ESPRxDecoder+0x294>)
 8000d08:	2206      	movs	r2, #6
 8000d0a:	701a      	strb	r2, [r3, #0]
 8000d0c:	e096      	b.n	8000e3c <ESPRxDecoder+0x374>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[6])&&(bufferptr==6))
 8000d0e:	4b17      	ldr	r3, [pc, #92]	; (8000d6c <ESPRxDecoder+0x2a4>)
 8000d10:	799b      	ldrb	r3, [r3, #6]
 8000d12:	79fa      	ldrb	r2, [r7, #7]
 8000d14:	429a      	cmp	r2, r3
 8000d16:	d107      	bne.n	8000d28 <ESPRxDecoder+0x260>
 8000d18:	4b10      	ldr	r3, [pc, #64]	; (8000d5c <ESPRxDecoder+0x294>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b06      	cmp	r3, #6
 8000d1e:	d103      	bne.n	8000d28 <ESPRxDecoder+0x260>
			 {
				bufferptr=7;
 8000d20:	4b0e      	ldr	r3, [pc, #56]	; (8000d5c <ESPRxDecoder+0x294>)
 8000d22:	2207      	movs	r2, #7
 8000d24:	701a      	strb	r2, [r3, #0]
 8000d26:	e089      	b.n	8000e3c <ESPRxDecoder+0x374>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[7])&&(bufferptr==7))
 8000d28:	4b10      	ldr	r3, [pc, #64]	; (8000d6c <ESPRxDecoder+0x2a4>)
 8000d2a:	79db      	ldrb	r3, [r3, #7]
 8000d2c:	79fa      	ldrb	r2, [r7, #7]
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d107      	bne.n	8000d42 <ESPRxDecoder+0x27a>
 8000d32:	4b0a      	ldr	r3, [pc, #40]	; (8000d5c <ESPRxDecoder+0x294>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	2b07      	cmp	r3, #7
 8000d38:	d103      	bne.n	8000d42 <ESPRxDecoder+0x27a>
			 {
				bufferptr=8;
 8000d3a:	4b08      	ldr	r3, [pc, #32]	; (8000d5c <ESPRxDecoder+0x294>)
 8000d3c:	2208      	movs	r2, #8
 8000d3e:	701a      	strb	r2, [r3, #0]
 8000d40:	e07c      	b.n	8000e3c <ESPRxDecoder+0x374>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[8])&&(bufferptr==8))
 8000d42:	4b0a      	ldr	r3, [pc, #40]	; (8000d6c <ESPRxDecoder+0x2a4>)
 8000d44:	7a1b      	ldrb	r3, [r3, #8]
 8000d46:	79fa      	ldrb	r2, [r7, #7]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d111      	bne.n	8000d70 <ESPRxDecoder+0x2a8>
 8000d4c:	4b03      	ldr	r3, [pc, #12]	; (8000d5c <ESPRxDecoder+0x294>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b08      	cmp	r3, #8
 8000d52:	d10d      	bne.n	8000d70 <ESPRxDecoder+0x2a8>
			 {
				bufferptr=9;
 8000d54:	4b01      	ldr	r3, [pc, #4]	; (8000d5c <ESPRxDecoder+0x294>)
 8000d56:	2209      	movs	r2, #9
 8000d58:	701a      	strb	r2, [r3, #0]
 8000d5a:	e06f      	b.n	8000e3c <ESPRxDecoder+0x374>
 8000d5c:	20000bd4 	.word	0x20000bd4
 8000d60:	20000a0d 	.word	0x20000a0d
 8000d64:	20000bd6 	.word	0x20000bd6
 8000d68:	20000131 	.word	0x20000131
 8000d6c:	20000004 	.word	0x20000004
			 }
			 else if((Rxwifi_data== wifiusernamecheck[9])&&(bufferptr==9))
 8000d70:	4b8a      	ldr	r3, [pc, #552]	; (8000f9c <ESPRxDecoder+0x4d4>)
 8000d72:	7a5b      	ldrb	r3, [r3, #9]
 8000d74:	79fa      	ldrb	r2, [r7, #7]
 8000d76:	429a      	cmp	r2, r3
 8000d78:	d115      	bne.n	8000da6 <ESPRxDecoder+0x2de>
 8000d7a:	4b89      	ldr	r3, [pc, #548]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	2b09      	cmp	r3, #9
 8000d80:	d111      	bne.n	8000da6 <ESPRxDecoder+0x2de>
			 {
				 bufferptr=0;
 8000d82:	4b87      	ldr	r3, [pc, #540]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000d88:	4b86      	ldr	r3, [pc, #536]	; (8000fa4 <ESPRxDecoder+0x4dc>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	71bb      	strb	r3, [r7, #6]
				wifi_command=70;
 8000d92:	4b85      	ldr	r3, [pc, #532]	; (8000fa8 <ESPRxDecoder+0x4e0>)
 8000d94:	2246      	movs	r2, #70	; 0x46
 8000d96:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000d98:	4b84      	ldr	r3, [pc, #528]	; (8000fac <ESPRxDecoder+0x4e4>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
				WifiDisplay = 1;
 8000d9e:	4b84      	ldr	r3, [pc, #528]	; (8000fb0 <ESPRxDecoder+0x4e8>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	701a      	strb	r2, [r3, #0]
 8000da4:	e04a      	b.n	8000e3c <ESPRxDecoder+0x374>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[10])&&(bufferptr==10))
 8000da6:	4b7d      	ldr	r3, [pc, #500]	; (8000f9c <ESPRxDecoder+0x4d4>)
 8000da8:	7a9b      	ldrb	r3, [r3, #10]
 8000daa:	79fa      	ldrb	r2, [r7, #7]
 8000dac:	429a      	cmp	r2, r3
 8000dae:	d107      	bne.n	8000dc0 <ESPRxDecoder+0x2f8>
 8000db0:	4b7b      	ldr	r3, [pc, #492]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	2b0a      	cmp	r3, #10
 8000db6:	d103      	bne.n	8000dc0 <ESPRxDecoder+0x2f8>
			 {
				bufferptr=11;
 8000db8:	4b79      	ldr	r3, [pc, #484]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000dba:	220b      	movs	r2, #11
 8000dbc:	701a      	strb	r2, [r3, #0]
 8000dbe:	e03d      	b.n	8000e3c <ESPRxDecoder+0x374>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[11])&&(bufferptr==11))
 8000dc0:	4b76      	ldr	r3, [pc, #472]	; (8000f9c <ESPRxDecoder+0x4d4>)
 8000dc2:	7adb      	ldrb	r3, [r3, #11]
 8000dc4:	79fa      	ldrb	r2, [r7, #7]
 8000dc6:	429a      	cmp	r2, r3
 8000dc8:	d115      	bne.n	8000df6 <ESPRxDecoder+0x32e>
 8000dca:	4b75      	ldr	r3, [pc, #468]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	2b0b      	cmp	r3, #11
 8000dd0:	d111      	bne.n	8000df6 <ESPRxDecoder+0x32e>
			 {
				//bufferptr=12;
				bufferptr=0;
 8000dd2:	4b73      	ldr	r3, [pc, #460]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000dd8:	4b72      	ldr	r3, [pc, #456]	; (8000fa4 <ESPRxDecoder+0x4dc>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	71bb      	strb	r3, [r7, #6]
				wifi_command=70;
 8000de2:	4b71      	ldr	r3, [pc, #452]	; (8000fa8 <ESPRxDecoder+0x4e0>)
 8000de4:	2246      	movs	r2, #70	; 0x46
 8000de6:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000de8:	4b70      	ldr	r3, [pc, #448]	; (8000fac <ESPRxDecoder+0x4e4>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	701a      	strb	r2, [r3, #0]
				WifiDisplay = 1;
 8000dee:	4b70      	ldr	r3, [pc, #448]	; (8000fb0 <ESPRxDecoder+0x4e8>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	701a      	strb	r2, [r3, #0]
 8000df4:	e022      	b.n	8000e3c <ESPRxDecoder+0x374>
			 }
			 else if((Rxwifi_data=='A')&&(bufferptr==12))
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	2b41      	cmp	r3, #65	; 0x41
 8000dfa:	d107      	bne.n	8000e0c <ESPRxDecoder+0x344>
 8000dfc:	4b68      	ldr	r3, [pc, #416]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b0c      	cmp	r3, #12
 8000e02:	d103      	bne.n	8000e0c <ESPRxDecoder+0x344>
			 {
				bufferptr=13;
 8000e04:	4b66      	ldr	r3, [pc, #408]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000e06:	220d      	movs	r2, #13
 8000e08:	701a      	strb	r2, [r3, #0]
 8000e0a:	e017      	b.n	8000e3c <ESPRxDecoder+0x374>
			 }
			 else if((Rxwifi_data=='X')&&(bufferptr==13))
 8000e0c:	79fb      	ldrb	r3, [r7, #7]
 8000e0e:	2b58      	cmp	r3, #88	; 0x58
 8000e10:	d114      	bne.n	8000e3c <ESPRxDecoder+0x374>
 8000e12:	4b63      	ldr	r3, [pc, #396]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	2b0d      	cmp	r3, #13
 8000e18:	d110      	bne.n	8000e3c <ESPRxDecoder+0x374>
				 {
				bufferptr=0;
 8000e1a:	4b61      	ldr	r3, [pc, #388]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000e20:	4b60      	ldr	r3, [pc, #384]	; (8000fa4 <ESPRxDecoder+0x4dc>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	71bb      	strb	r3, [r7, #6]
				wifi_command=70;
 8000e2a:	4b5f      	ldr	r3, [pc, #380]	; (8000fa8 <ESPRxDecoder+0x4e0>)
 8000e2c:	2246      	movs	r2, #70	; 0x46
 8000e2e:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000e30:	4b5e      	ldr	r3, [pc, #376]	; (8000fac <ESPRxDecoder+0x4e4>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	701a      	strb	r2, [r3, #0]
				WifiDisplay = 1;
 8000e36:	4b5e      	ldr	r3, [pc, #376]	; (8000fb0 <ESPRxDecoder+0x4e8>)
 8000e38:	2201      	movs	r2, #1
 8000e3a:	701a      	strb	r2, [r3, #0]
//				WifiStatusVar = 2;
			 }



			 if((Rxwifi_data=='N')&&(Err_bufferptr==0))
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	2b4e      	cmp	r3, #78	; 0x4e
 8000e40:	d107      	bne.n	8000e52 <ESPRxDecoder+0x38a>
 8000e42:	4b58      	ldr	r3, [pc, #352]	; (8000fa4 <ESPRxDecoder+0x4dc>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d103      	bne.n	8000e52 <ESPRxDecoder+0x38a>
			 {
			 	Err_bufferptr=1;
 8000e4a:	4b56      	ldr	r3, [pc, #344]	; (8000fa4 <ESPRxDecoder+0x4dc>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	701a      	strb	r2, [r3, #0]
 8000e50:	e040      	b.n	8000ed4 <ESPRxDecoder+0x40c>
			 }
			 else if((Rxwifi_data=='o')&&(Err_bufferptr==1))
 8000e52:	79fb      	ldrb	r3, [r7, #7]
 8000e54:	2b6f      	cmp	r3, #111	; 0x6f
 8000e56:	d107      	bne.n	8000e68 <ESPRxDecoder+0x3a0>
 8000e58:	4b52      	ldr	r3, [pc, #328]	; (8000fa4 <ESPRxDecoder+0x4dc>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d103      	bne.n	8000e68 <ESPRxDecoder+0x3a0>
			 {
			 	Err_bufferptr=2;
 8000e60:	4b50      	ldr	r3, [pc, #320]	; (8000fa4 <ESPRxDecoder+0x4dc>)
 8000e62:	2202      	movs	r2, #2
 8000e64:	701a      	strb	r2, [r3, #0]
 8000e66:	e035      	b.n	8000ed4 <ESPRxDecoder+0x40c>
			 }
			 else if((Rxwifi_data=='A')&&(Err_bufferptr==2))
 8000e68:	79fb      	ldrb	r3, [r7, #7]
 8000e6a:	2b41      	cmp	r3, #65	; 0x41
 8000e6c:	d107      	bne.n	8000e7e <ESPRxDecoder+0x3b6>
 8000e6e:	4b4d      	ldr	r3, [pc, #308]	; (8000fa4 <ESPRxDecoder+0x4dc>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	2b02      	cmp	r3, #2
 8000e74:	d103      	bne.n	8000e7e <ESPRxDecoder+0x3b6>
			 {
			 	Err_bufferptr=3;
 8000e76:	4b4b      	ldr	r3, [pc, #300]	; (8000fa4 <ESPRxDecoder+0x4dc>)
 8000e78:	2203      	movs	r2, #3
 8000e7a:	701a      	strb	r2, [r3, #0]
 8000e7c:	e02a      	b.n	8000ed4 <ESPRxDecoder+0x40c>
			 }
			 else if((Rxwifi_data=='P')&&(Err_bufferptr==3))
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
 8000e80:	2b50      	cmp	r3, #80	; 0x50
 8000e82:	f041 8001 	bne.w	8001e88 <ESPRxDecoder+0x13c0>
 8000e86:	4b47      	ldr	r3, [pc, #284]	; (8000fa4 <ESPRxDecoder+0x4dc>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b03      	cmp	r3, #3
 8000e8c:	f040 87fc 	bne.w	8001e88 <ESPRxDecoder+0x13c0>
			 {
			 	Err_bufferptr=0;
 8000e90:	4b44      	ldr	r3, [pc, #272]	; (8000fa4 <ESPRxDecoder+0x4dc>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000e96:	4b42      	ldr	r3, [pc, #264]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 3;
 8000ea0:	4b43      	ldr	r3, [pc, #268]	; (8000fb0 <ESPRxDecoder+0x4e8>)
 8000ea2:	2203      	movs	r2, #3
 8000ea4:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 8000ea6:	4b41      	ldr	r3, [pc, #260]	; (8000fac <ESPRxDecoder+0x4e4>)
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	b2da      	uxtb	r2, r3
 8000eae:	4b3f      	ldr	r3, [pc, #252]	; (8000fac <ESPRxDecoder+0x4e4>)
 8000eb0:	701a      	strb	r2, [r3, #0]
 8000eb2:	4b3e      	ldr	r3, [pc, #248]	; (8000fac <ESPRxDecoder+0x4e4>)
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	2b02      	cmp	r3, #2
 8000eb8:	d804      	bhi.n	8000ec4 <ESPRxDecoder+0x3fc>
				{
				   wifi_command=50;
 8000eba:	4b3b      	ldr	r3, [pc, #236]	; (8000fa8 <ESPRxDecoder+0x4e0>)
 8000ebc:	2232      	movs	r2, #50	; 0x32
 8000ebe:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=10;
				   Error_Retry=0;
				}
			 }
		break;
 8000ec0:	f000 bfe2 	b.w	8001e88 <ESPRxDecoder+0x13c0>
				   wifi_command=10;
 8000ec4:	4b38      	ldr	r3, [pc, #224]	; (8000fa8 <ESPRxDecoder+0x4e0>)
 8000ec6:	220a      	movs	r2, #10
 8000ec8:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 8000eca:	4b38      	ldr	r3, [pc, #224]	; (8000fac <ESPRxDecoder+0x4e4>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	701a      	strb	r2, [r3, #0]
		break;
 8000ed0:	f000 bfda 	b.w	8001e88 <ESPRxDecoder+0x13c0>
 8000ed4:	f000 bfd8 	b.w	8001e88 <ESPRxDecoder+0x13c0>
		case 4:	   //retry need to be added
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8000ed8:	79fb      	ldrb	r3, [r7, #7]
 8000eda:	2b4f      	cmp	r3, #79	; 0x4f
 8000edc:	d108      	bne.n	8000ef0 <ESPRxDecoder+0x428>
 8000ede:	4b30      	ldr	r3, [pc, #192]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d104      	bne.n	8000ef0 <ESPRxDecoder+0x428>
			 {
			 	bufferptr=1;
 8000ee6:	4b2e      	ldr	r3, [pc, #184]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000ee8:	2201      	movs	r2, #1
 8000eea:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=80;
			 }
		break;
 8000eec:	f000 bfce 	b.w	8001e8c <ESPRxDecoder+0x13c4>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	2b4b      	cmp	r3, #75	; 0x4b
 8000ef4:	f040 87ca 	bne.w	8001e8c <ESPRxDecoder+0x13c4>
 8000ef8:	4b29      	ldr	r3, [pc, #164]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	f040 87c5 	bne.w	8001e8c <ESPRxDecoder+0x13c4>
			 	bufferptr=0;
 8000f02:	4b27      	ldr	r3, [pc, #156]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	71bb      	strb	r3, [r7, #6]
				wifi_command=80;
 8000f0c:	4b26      	ldr	r3, [pc, #152]	; (8000fa8 <ESPRxDecoder+0x4e0>)
 8000f0e:	2250      	movs	r2, #80	; 0x50
 8000f10:	701a      	strb	r2, [r3, #0]
		break;
 8000f12:	f000 bfbb 	b.w	8001e8c <ESPRxDecoder+0x13c4>
		case 5:

			if((Rxwifi_data=='C')&&(bufferptr==0))
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	2b43      	cmp	r3, #67	; 0x43
 8000f1a:	d107      	bne.n	8000f2c <ESPRxDecoder+0x464>
 8000f1c:	4b20      	ldr	r3, [pc, #128]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d103      	bne.n	8000f2c <ESPRxDecoder+0x464>
			 {
			 	bufferptr=1;
 8000f24:	4b1e      	ldr	r3, [pc, #120]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000f26:	2201      	movs	r2, #1
 8000f28:	701a      	strb	r2, [r3, #0]
 8000f2a:	e05b      	b.n	8000fe4 <ESPRxDecoder+0x51c>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==1))
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	2b4f      	cmp	r3, #79	; 0x4f
 8000f30:	d107      	bne.n	8000f42 <ESPRxDecoder+0x47a>
 8000f32:	4b1b      	ldr	r3, [pc, #108]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d103      	bne.n	8000f42 <ESPRxDecoder+0x47a>
			 {
			 	bufferptr=2;
 8000f3a:	4b19      	ldr	r3, [pc, #100]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000f3c:	2202      	movs	r2, #2
 8000f3e:	701a      	strb	r2, [r3, #0]
 8000f40:	e050      	b.n	8000fe4 <ESPRxDecoder+0x51c>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==2))
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	2b4e      	cmp	r3, #78	; 0x4e
 8000f46:	d107      	bne.n	8000f58 <ESPRxDecoder+0x490>
 8000f48:	4b15      	ldr	r3, [pc, #84]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2b02      	cmp	r3, #2
 8000f4e:	d103      	bne.n	8000f58 <ESPRxDecoder+0x490>
			 {
			 	bufferptr=3;
 8000f50:	4b13      	ldr	r3, [pc, #76]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000f52:	2203      	movs	r2, #3
 8000f54:	701a      	strb	r2, [r3, #0]
 8000f56:	e045      	b.n	8000fe4 <ESPRxDecoder+0x51c>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==3))
 8000f58:	79fb      	ldrb	r3, [r7, #7]
 8000f5a:	2b4e      	cmp	r3, #78	; 0x4e
 8000f5c:	d107      	bne.n	8000f6e <ESPRxDecoder+0x4a6>
 8000f5e:	4b10      	ldr	r3, [pc, #64]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b03      	cmp	r3, #3
 8000f64:	d103      	bne.n	8000f6e <ESPRxDecoder+0x4a6>
			 {
			 	bufferptr=4;
 8000f66:	4b0e      	ldr	r3, [pc, #56]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000f68:	2204      	movs	r2, #4
 8000f6a:	701a      	strb	r2, [r3, #0]
 8000f6c:	e03a      	b.n	8000fe4 <ESPRxDecoder+0x51c>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	2b45      	cmp	r3, #69	; 0x45
 8000f72:	d107      	bne.n	8000f84 <ESPRxDecoder+0x4bc>
 8000f74:	4b0a      	ldr	r3, [pc, #40]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2b04      	cmp	r3, #4
 8000f7a:	d103      	bne.n	8000f84 <ESPRxDecoder+0x4bc>
			 {
			 	bufferptr=5;
 8000f7c:	4b08      	ldr	r3, [pc, #32]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000f7e:	2205      	movs	r2, #5
 8000f80:	701a      	strb	r2, [r3, #0]
 8000f82:	e02f      	b.n	8000fe4 <ESPRxDecoder+0x51c>
			 }
			 else if((Rxwifi_data=='C')&&(bufferptr==5))
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	2b43      	cmp	r3, #67	; 0x43
 8000f88:	d114      	bne.n	8000fb4 <ESPRxDecoder+0x4ec>
 8000f8a:	4b05      	ldr	r3, [pc, #20]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	2b05      	cmp	r3, #5
 8000f90:	d110      	bne.n	8000fb4 <ESPRxDecoder+0x4ec>
			 {
			 	bufferptr=6;
 8000f92:	4b03      	ldr	r3, [pc, #12]	; (8000fa0 <ESPRxDecoder+0x4d8>)
 8000f94:	2206      	movs	r2, #6
 8000f96:	701a      	strb	r2, [r3, #0]
 8000f98:	e024      	b.n	8000fe4 <ESPRxDecoder+0x51c>
 8000f9a:	bf00      	nop
 8000f9c:	20000004 	.word	0x20000004
 8000fa0:	20000bd4 	.word	0x20000bd4
 8000fa4:	200000eb 	.word	0x200000eb
 8000fa8:	20000a0d 	.word	0x20000a0d
 8000fac:	20000199 	.word	0x20000199
 8000fb0:	200000ec 	.word	0x200000ec
			 }
			 else if((Rxwifi_data=='T')&&(bufferptr==6))
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	2b54      	cmp	r3, #84	; 0x54
 8000fb8:	d114      	bne.n	8000fe4 <ESPRxDecoder+0x51c>
 8000fba:	4ba1      	ldr	r3, [pc, #644]	; (8001240 <ESPRxDecoder+0x778>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b06      	cmp	r3, #6
 8000fc0:	d110      	bne.n	8000fe4 <ESPRxDecoder+0x51c>
			 {
			 	Rxseqdecoder=0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 8000fc6:	4b9f      	ldr	r3, [pc, #636]	; (8001244 <ESPRxDecoder+0x77c>)
 8000fc8:	225a      	movs	r2, #90	; 0x5a
 8000fca:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000fcc:	4b9c      	ldr	r3, [pc, #624]	; (8001240 <ESPRxDecoder+0x778>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000fd2:	4b9d      	ldr	r3, [pc, #628]	; (8001248 <ESPRxDecoder+0x780>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0; //wifi connected
 8000fd8:	4b9c      	ldr	r3, [pc, #624]	; (800124c <ESPRxDecoder+0x784>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	701a      	strb	r2, [r3, #0]
			   WifiDisplay = 2;
 8000fde:	4b9c      	ldr	r3, [pc, #624]	; (8001250 <ESPRxDecoder+0x788>)
 8000fe0:	2202      	movs	r2, #2
 8000fe2:	701a      	strb	r2, [r3, #0]
			 }
			 	if((Rxwifi_data=='L')&&(bufferptr==0))	  //linked
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	2b4c      	cmp	r3, #76	; 0x4c
 8000fe8:	d107      	bne.n	8000ffa <ESPRxDecoder+0x532>
 8000fea:	4b95      	ldr	r3, [pc, #596]	; (8001240 <ESPRxDecoder+0x778>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d103      	bne.n	8000ffa <ESPRxDecoder+0x532>
			 {
			 	bufferptr=1;
 8000ff2:	4b93      	ldr	r3, [pc, #588]	; (8001240 <ESPRxDecoder+0x778>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	701a      	strb	r2, [r3, #0]
 8000ff8:	e040      	b.n	800107c <ESPRxDecoder+0x5b4>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==1))
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	2b69      	cmp	r3, #105	; 0x69
 8000ffe:	d107      	bne.n	8001010 <ESPRxDecoder+0x548>
 8001000:	4b8f      	ldr	r3, [pc, #572]	; (8001240 <ESPRxDecoder+0x778>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d103      	bne.n	8001010 <ESPRxDecoder+0x548>
			 {
			 	bufferptr=2;
 8001008:	4b8d      	ldr	r3, [pc, #564]	; (8001240 <ESPRxDecoder+0x778>)
 800100a:	2202      	movs	r2, #2
 800100c:	701a      	strb	r2, [r3, #0]
 800100e:	e035      	b.n	800107c <ESPRxDecoder+0x5b4>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==2))
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	2b6e      	cmp	r3, #110	; 0x6e
 8001014:	d107      	bne.n	8001026 <ESPRxDecoder+0x55e>
 8001016:	4b8a      	ldr	r3, [pc, #552]	; (8001240 <ESPRxDecoder+0x778>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b02      	cmp	r3, #2
 800101c:	d103      	bne.n	8001026 <ESPRxDecoder+0x55e>
			 {
			 	bufferptr=3;
 800101e:	4b88      	ldr	r3, [pc, #544]	; (8001240 <ESPRxDecoder+0x778>)
 8001020:	2203      	movs	r2, #3
 8001022:	701a      	strb	r2, [r3, #0]
 8001024:	e02a      	b.n	800107c <ESPRxDecoder+0x5b4>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==3))
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	2b6b      	cmp	r3, #107	; 0x6b
 800102a:	d107      	bne.n	800103c <ESPRxDecoder+0x574>
 800102c:	4b84      	ldr	r3, [pc, #528]	; (8001240 <ESPRxDecoder+0x778>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b03      	cmp	r3, #3
 8001032:	d103      	bne.n	800103c <ESPRxDecoder+0x574>
			 {
			 	bufferptr=4;
 8001034:	4b82      	ldr	r3, [pc, #520]	; (8001240 <ESPRxDecoder+0x778>)
 8001036:	2204      	movs	r2, #4
 8001038:	701a      	strb	r2, [r3, #0]
 800103a:	e01f      	b.n	800107c <ESPRxDecoder+0x5b4>
			 }
			 else if((Rxwifi_data=='e')&&(bufferptr==4))
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	2b65      	cmp	r3, #101	; 0x65
 8001040:	d107      	bne.n	8001052 <ESPRxDecoder+0x58a>
 8001042:	4b7f      	ldr	r3, [pc, #508]	; (8001240 <ESPRxDecoder+0x778>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	2b04      	cmp	r3, #4
 8001048:	d103      	bne.n	8001052 <ESPRxDecoder+0x58a>
			 {
			 	bufferptr=5;
 800104a:	4b7d      	ldr	r3, [pc, #500]	; (8001240 <ESPRxDecoder+0x778>)
 800104c:	2205      	movs	r2, #5
 800104e:	701a      	strb	r2, [r3, #0]
 8001050:	e014      	b.n	800107c <ESPRxDecoder+0x5b4>
			 }
			 else if((Rxwifi_data=='d')&&(bufferptr==5))
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	2b64      	cmp	r3, #100	; 0x64
 8001056:	d111      	bne.n	800107c <ESPRxDecoder+0x5b4>
 8001058:	4b79      	ldr	r3, [pc, #484]	; (8001240 <ESPRxDecoder+0x778>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	2b05      	cmp	r3, #5
 800105e:	d10d      	bne.n	800107c <ESPRxDecoder+0x5b4>
			 {
			 	Rxseqdecoder=0;
 8001060:	2300      	movs	r3, #0
 8001062:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 8001064:	4b77      	ldr	r3, [pc, #476]	; (8001244 <ESPRxDecoder+0x77c>)
 8001066:	225a      	movs	r2, #90	; 0x5a
 8001068:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 800106a:	4b75      	ldr	r3, [pc, #468]	; (8001240 <ESPRxDecoder+0x778>)
 800106c:	2200      	movs	r2, #0
 800106e:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8001070:	4b75      	ldr	r3, [pc, #468]	; (8001248 <ESPRxDecoder+0x780>)
 8001072:	2200      	movs	r2, #0
 8001074:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8001076:	4b75      	ldr	r3, [pc, #468]	; (800124c <ESPRxDecoder+0x784>)
 8001078:	2200      	movs	r2, #0
 800107a:	701a      	strb	r2, [r3, #0]
			 }
			 if((Rxwifi_data=='E')&&(Err_bufferptr==0))
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	2b45      	cmp	r3, #69	; 0x45
 8001080:	d107      	bne.n	8001092 <ESPRxDecoder+0x5ca>
 8001082:	4b72      	ldr	r3, [pc, #456]	; (800124c <ESPRxDecoder+0x784>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d103      	bne.n	8001092 <ESPRxDecoder+0x5ca>
			 {
			 	Err_bufferptr=1;
 800108a:	4b70      	ldr	r3, [pc, #448]	; (800124c <ESPRxDecoder+0x784>)
 800108c:	2201      	movs	r2, #1
 800108e:	701a      	strb	r2, [r3, #0]
 8001090:	e04b      	b.n	800112a <ESPRxDecoder+0x662>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==1))
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	2b52      	cmp	r3, #82	; 0x52
 8001096:	d107      	bne.n	80010a8 <ESPRxDecoder+0x5e0>
 8001098:	4b6c      	ldr	r3, [pc, #432]	; (800124c <ESPRxDecoder+0x784>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b01      	cmp	r3, #1
 800109e:	d103      	bne.n	80010a8 <ESPRxDecoder+0x5e0>
			 {
			 	Err_bufferptr=2;
 80010a0:	4b6a      	ldr	r3, [pc, #424]	; (800124c <ESPRxDecoder+0x784>)
 80010a2:	2202      	movs	r2, #2
 80010a4:	701a      	strb	r2, [r3, #0]
 80010a6:	e040      	b.n	800112a <ESPRxDecoder+0x662>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==2))
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	2b52      	cmp	r3, #82	; 0x52
 80010ac:	d107      	bne.n	80010be <ESPRxDecoder+0x5f6>
 80010ae:	4b67      	ldr	r3, [pc, #412]	; (800124c <ESPRxDecoder+0x784>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b02      	cmp	r3, #2
 80010b4:	d103      	bne.n	80010be <ESPRxDecoder+0x5f6>
			 {
			 	Err_bufferptr=3;
 80010b6:	4b65      	ldr	r3, [pc, #404]	; (800124c <ESPRxDecoder+0x784>)
 80010b8:	2203      	movs	r2, #3
 80010ba:	701a      	strb	r2, [r3, #0]
 80010bc:	e035      	b.n	800112a <ESPRxDecoder+0x662>
			 }
			 else if((Rxwifi_data=='O')&&(Err_bufferptr==3))
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	2b4f      	cmp	r3, #79	; 0x4f
 80010c2:	d107      	bne.n	80010d4 <ESPRxDecoder+0x60c>
 80010c4:	4b61      	ldr	r3, [pc, #388]	; (800124c <ESPRxDecoder+0x784>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b03      	cmp	r3, #3
 80010ca:	d103      	bne.n	80010d4 <ESPRxDecoder+0x60c>
			 {
			 	Err_bufferptr=4;
 80010cc:	4b5f      	ldr	r3, [pc, #380]	; (800124c <ESPRxDecoder+0x784>)
 80010ce:	2204      	movs	r2, #4
 80010d0:	701a      	strb	r2, [r3, #0]
 80010d2:	e02a      	b.n	800112a <ESPRxDecoder+0x662>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==4))
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	2b52      	cmp	r3, #82	; 0x52
 80010d8:	f040 86da 	bne.w	8001e90 <ESPRxDecoder+0x13c8>
 80010dc:	4b5b      	ldr	r3, [pc, #364]	; (800124c <ESPRxDecoder+0x784>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b04      	cmp	r3, #4
 80010e2:	f040 86d5 	bne.w	8001e90 <ESPRxDecoder+0x13c8>
			 {
			   	Err_bufferptr=0;
 80010e6:	4b59      	ldr	r3, [pc, #356]	; (800124c <ESPRxDecoder+0x784>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 80010ec:	4b54      	ldr	r3, [pc, #336]	; (8001240 <ESPRxDecoder+0x778>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 4;
 80010f6:	4b56      	ldr	r3, [pc, #344]	; (8001250 <ESPRxDecoder+0x788>)
 80010f8:	2204      	movs	r2, #4
 80010fa:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 80010fc:	4b52      	ldr	r3, [pc, #328]	; (8001248 <ESPRxDecoder+0x780>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	3301      	adds	r3, #1
 8001102:	b2da      	uxtb	r2, r3
 8001104:	4b50      	ldr	r3, [pc, #320]	; (8001248 <ESPRxDecoder+0x780>)
 8001106:	701a      	strb	r2, [r3, #0]
 8001108:	4b4f      	ldr	r3, [pc, #316]	; (8001248 <ESPRxDecoder+0x780>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2b02      	cmp	r3, #2
 800110e:	d804      	bhi.n	800111a <ESPRxDecoder+0x652>
				{
				   wifi_command=80;
 8001110:	4b4c      	ldr	r3, [pc, #304]	; (8001244 <ESPRxDecoder+0x77c>)
 8001112:	2250      	movs	r2, #80	; 0x50
 8001114:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=50;	 // modified by satheesh
				   Error_Retry=0;
				}
			 }
		break;
 8001116:	f000 bebb 	b.w	8001e90 <ESPRxDecoder+0x13c8>
				   wifi_command=50;	 // modified by satheesh
 800111a:	4b4a      	ldr	r3, [pc, #296]	; (8001244 <ESPRxDecoder+0x77c>)
 800111c:	2232      	movs	r2, #50	; 0x32
 800111e:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 8001120:	4b49      	ldr	r3, [pc, #292]	; (8001248 <ESPRxDecoder+0x780>)
 8001122:	2200      	movs	r2, #0
 8001124:	701a      	strb	r2, [r3, #0]
		break;
 8001126:	f000 beb3 	b.w	8001e90 <ESPRxDecoder+0x13c8>
 800112a:	f000 beb1 	b.w	8001e90 <ESPRxDecoder+0x13c8>
		case 6:
			 if((Rxwifi_data=='>')&&(bufferptr==0))
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	2b3e      	cmp	r3, #62	; 0x3e
 8001132:	f040 86af 	bne.w	8001e94 <ESPRxDecoder+0x13cc>
 8001136:	4b42      	ldr	r3, [pc, #264]	; (8001240 <ESPRxDecoder+0x778>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	f040 86aa 	bne.w	8001e94 <ESPRxDecoder+0x13cc>
			 {
			 	bufferptr=0;
 8001140:	4b3f      	ldr	r3, [pc, #252]	; (8001240 <ESPRxDecoder+0x778>)
 8001142:	2200      	movs	r2, #0
 8001144:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001146:	2300      	movs	r3, #0
 8001148:	71bb      	strb	r3, [r7, #6]
				wifi_command=100;
 800114a:	4b3e      	ldr	r3, [pc, #248]	; (8001244 <ESPRxDecoder+0x77c>)
 800114c:	2264      	movs	r2, #100	; 0x64
 800114e:	701a      	strb	r2, [r3, #0]
			 }
		break;
 8001150:	f000 bea0 	b.w	8001e94 <ESPRxDecoder+0x13cc>
		case 7:
			if((Rxwifi_data=='$')&&(Data_bufferptr==0))
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	2b24      	cmp	r3, #36	; 0x24
 8001158:	d10b      	bne.n	8001172 <ESPRxDecoder+0x6aa>
 800115a:	4b3e      	ldr	r3, [pc, #248]	; (8001254 <ESPRxDecoder+0x78c>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d107      	bne.n	8001172 <ESPRxDecoder+0x6aa>
			{
				 Data_bufferptr=1;
 8001162:	4b3c      	ldr	r3, [pc, #240]	; (8001254 <ESPRxDecoder+0x78c>)
 8001164:	2201      	movs	r2, #1
 8001166:	701a      	strb	r2, [r3, #0]
				 Valid_DataWifi1= 1;
 8001168:	4b3b      	ldr	r3, [pc, #236]	; (8001258 <ESPRxDecoder+0x790>)
 800116a:	2201      	movs	r2, #1
 800116c:	701a      	strb	r2, [r3, #0]
 800116e:	f000 bce5 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==1)
 8001172:	4b38      	ldr	r3, [pc, #224]	; (8001254 <ESPRxDecoder+0x78c>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d10c      	bne.n	8001194 <ESPRxDecoder+0x6cc>
			 {
				Uart_rx_buffer[0] = DecToASCIIFun(Rxwifi_data);
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	4618      	mov	r0, r3
 800117e:	f000 fea3 	bl	8001ec8 <DecToASCIIFun>
 8001182:	4603      	mov	r3, r0
 8001184:	461a      	mov	r2, r3
 8001186:	4b35      	ldr	r3, [pc, #212]	; (800125c <ESPRxDecoder+0x794>)
 8001188:	701a      	strb	r2, [r3, #0]
				Data_bufferptr=2;
 800118a:	4b32      	ldr	r3, [pc, #200]	; (8001254 <ESPRxDecoder+0x78c>)
 800118c:	2202      	movs	r2, #2
 800118e:	701a      	strb	r2, [r3, #0]
 8001190:	f000 bcd4 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==2)
 8001194:	4b2f      	ldr	r3, [pc, #188]	; (8001254 <ESPRxDecoder+0x78c>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2b02      	cmp	r3, #2
 800119a:	d10c      	bne.n	80011b6 <ESPRxDecoder+0x6ee>
			{
				 Uart_rx_buffer[1] = DecToASCIIFun(Rxwifi_data);
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	4618      	mov	r0, r3
 80011a0:	f000 fe92 	bl	8001ec8 <DecToASCIIFun>
 80011a4:	4603      	mov	r3, r0
 80011a6:	461a      	mov	r2, r3
 80011a8:	4b2c      	ldr	r3, [pc, #176]	; (800125c <ESPRxDecoder+0x794>)
 80011aa:	705a      	strb	r2, [r3, #1]
				 Data_bufferptr=3;
 80011ac:	4b29      	ldr	r3, [pc, #164]	; (8001254 <ESPRxDecoder+0x78c>)
 80011ae:	2203      	movs	r2, #3
 80011b0:	701a      	strb	r2, [r3, #0]
 80011b2:	f000 bcc3 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==3)//,
 80011b6:	4b27      	ldr	r3, [pc, #156]	; (8001254 <ESPRxDecoder+0x78c>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b03      	cmp	r3, #3
 80011bc:	d10c      	bne.n	80011d8 <ESPRxDecoder+0x710>
			{
				 Data_bufferptr=4;
 80011be:	4b25      	ldr	r3, [pc, #148]	; (8001254 <ESPRxDecoder+0x78c>)
 80011c0:	2204      	movs	r2, #4
 80011c2:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[2] = DecToASCIIFun(Rxwifi_data);//cyclic time
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f000 fe7e 	bl	8001ec8 <DecToASCIIFun>
 80011cc:	4603      	mov	r3, r0
 80011ce:	461a      	mov	r2, r3
 80011d0:	4b22      	ldr	r3, [pc, #136]	; (800125c <ESPRxDecoder+0x794>)
 80011d2:	709a      	strb	r2, [r3, #2]
 80011d4:	f000 bcb2 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==4)
 80011d8:	4b1e      	ldr	r3, [pc, #120]	; (8001254 <ESPRxDecoder+0x78c>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	2b04      	cmp	r3, #4
 80011de:	d104      	bne.n	80011ea <ESPRxDecoder+0x722>
			{
				 Data_bufferptr=5;
 80011e0:	4b1c      	ldr	r3, [pc, #112]	; (8001254 <ESPRxDecoder+0x78c>)
 80011e2:	2205      	movs	r2, #5
 80011e4:	701a      	strb	r2, [r3, #0]
 80011e6:	f000 bca9 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==5)
 80011ea:	4b1a      	ldr	r3, [pc, #104]	; (8001254 <ESPRxDecoder+0x78c>)
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b05      	cmp	r3, #5
 80011f0:	d10c      	bne.n	800120c <ESPRxDecoder+0x744>
			{
				Uart_rx_buffer[3] = DecToASCIIFun(Rxwifi_data);
 80011f2:	79fb      	ldrb	r3, [r7, #7]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f000 fe67 	bl	8001ec8 <DecToASCIIFun>
 80011fa:	4603      	mov	r3, r0
 80011fc:	461a      	mov	r2, r3
 80011fe:	4b17      	ldr	r3, [pc, #92]	; (800125c <ESPRxDecoder+0x794>)
 8001200:	70da      	strb	r2, [r3, #3]
				 Data_bufferptr=6;
 8001202:	4b14      	ldr	r3, [pc, #80]	; (8001254 <ESPRxDecoder+0x78c>)
 8001204:	2206      	movs	r2, #6
 8001206:	701a      	strb	r2, [r3, #0]
 8001208:	f000 bc98 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==6)
 800120c:	4b11      	ldr	r3, [pc, #68]	; (8001254 <ESPRxDecoder+0x78c>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b06      	cmp	r3, #6
 8001212:	d10c      	bne.n	800122e <ESPRxDecoder+0x766>
			{
				Uart_rx_buffer[4] = DecToASCIIFun(Rxwifi_data);//date
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	4618      	mov	r0, r3
 8001218:	f000 fe56 	bl	8001ec8 <DecToASCIIFun>
 800121c:	4603      	mov	r3, r0
 800121e:	461a      	mov	r2, r3
 8001220:	4b0e      	ldr	r3, [pc, #56]	; (800125c <ESPRxDecoder+0x794>)
 8001222:	711a      	strb	r2, [r3, #4]
				Data_bufferptr=7;
 8001224:	4b0b      	ldr	r3, [pc, #44]	; (8001254 <ESPRxDecoder+0x78c>)
 8001226:	2207      	movs	r2, #7
 8001228:	701a      	strb	r2, [r3, #0]
 800122a:	f000 bc87 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==7)// '/'
 800122e:	4b09      	ldr	r3, [pc, #36]	; (8001254 <ESPRxDecoder+0x78c>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b07      	cmp	r3, #7
 8001234:	d114      	bne.n	8001260 <ESPRxDecoder+0x798>
			{
				 Data_bufferptr=8;
 8001236:	4b07      	ldr	r3, [pc, #28]	; (8001254 <ESPRxDecoder+0x78c>)
 8001238:	2208      	movs	r2, #8
 800123a:	701a      	strb	r2, [r3, #0]
 800123c:	f000 bc7e 	b.w	8001b3c <ESPRxDecoder+0x1074>
 8001240:	20000bd4 	.word	0x20000bd4
 8001244:	20000a0d 	.word	0x20000a0d
 8001248:	20000199 	.word	0x20000199
 800124c:	200000eb 	.word	0x200000eb
 8001250:	200000ec 	.word	0x200000ec
 8001254:	200000ea 	.word	0x200000ea
 8001258:	200000f0 	.word	0x200000f0
 800125c:	200000a4 	.word	0x200000a4
			}
			else if(Data_bufferptr==8)
 8001260:	4ba3      	ldr	r3, [pc, #652]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b08      	cmp	r3, #8
 8001266:	d10c      	bne.n	8001282 <ESPRxDecoder+0x7ba>
			{
				 Uart_rx_buffer[5] = DecToASCIIFun(Rxwifi_data);
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	4618      	mov	r0, r3
 800126c:	f000 fe2c 	bl	8001ec8 <DecToASCIIFun>
 8001270:	4603      	mov	r3, r0
 8001272:	461a      	mov	r2, r3
 8001274:	4b9f      	ldr	r3, [pc, #636]	; (80014f4 <ESPRxDecoder+0xa2c>)
 8001276:	715a      	strb	r2, [r3, #5]
				 Data_bufferptr=9;
 8001278:	4b9d      	ldr	r3, [pc, #628]	; (80014f0 <ESPRxDecoder+0xa28>)
 800127a:	2209      	movs	r2, #9
 800127c:	701a      	strb	r2, [r3, #0]
 800127e:	f000 bc5d 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==9)
 8001282:	4b9b      	ldr	r3, [pc, #620]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b09      	cmp	r3, #9
 8001288:	d10c      	bne.n	80012a4 <ESPRxDecoder+0x7dc>
			{
				Uart_rx_buffer[6] = DecToASCIIFun(Rxwifi_data);
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	4618      	mov	r0, r3
 800128e:	f000 fe1b 	bl	8001ec8 <DecToASCIIFun>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	4b97      	ldr	r3, [pc, #604]	; (80014f4 <ESPRxDecoder+0xa2c>)
 8001298:	719a      	strb	r2, [r3, #6]
				 Data_bufferptr=10;//month
 800129a:	4b95      	ldr	r3, [pc, #596]	; (80014f0 <ESPRxDecoder+0xa28>)
 800129c:	220a      	movs	r2, #10
 800129e:	701a      	strb	r2, [r3, #0]
 80012a0:	f000 bc4c 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==10)
 80012a4:	4b92      	ldr	r3, [pc, #584]	; (80014f0 <ESPRxDecoder+0xa28>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b0a      	cmp	r3, #10
 80012aa:	d104      	bne.n	80012b6 <ESPRxDecoder+0x7ee>
			{
				 Data_bufferptr=11;//month
 80012ac:	4b90      	ldr	r3, [pc, #576]	; (80014f0 <ESPRxDecoder+0xa28>)
 80012ae:	220b      	movs	r2, #11
 80012b0:	701a      	strb	r2, [r3, #0]
 80012b2:	f000 bc43 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}

			else if(Data_bufferptr==11)// '/'
 80012b6:	4b8e      	ldr	r3, [pc, #568]	; (80014f0 <ESPRxDecoder+0xa28>)
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	2b0b      	cmp	r3, #11
 80012bc:	d10c      	bne.n	80012d8 <ESPRxDecoder+0x810>
			 {
				Uart_rx_buffer[7] = DecToASCIIFun(Rxwifi_data);
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 fe01 	bl	8001ec8 <DecToASCIIFun>
 80012c6:	4603      	mov	r3, r0
 80012c8:	461a      	mov	r2, r3
 80012ca:	4b8a      	ldr	r3, [pc, #552]	; (80014f4 <ESPRxDecoder+0xa2c>)
 80012cc:	71da      	strb	r2, [r3, #7]
				Data_bufferptr=12;
 80012ce:	4b88      	ldr	r3, [pc, #544]	; (80014f0 <ESPRxDecoder+0xa28>)
 80012d0:	220c      	movs	r2, #12
 80012d2:	701a      	strb	r2, [r3, #0]
 80012d4:	f000 bc32 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==12)////year
 80012d8:	4b85      	ldr	r3, [pc, #532]	; (80014f0 <ESPRxDecoder+0xa28>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	2b0c      	cmp	r3, #12
 80012de:	d10c      	bne.n	80012fa <ESPRxDecoder+0x832>
			{
				Uart_rx_buffer[8] = DecToASCIIFun(Rxwifi_data);
 80012e0:	79fb      	ldrb	r3, [r7, #7]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 fdf0 	bl	8001ec8 <DecToASCIIFun>
 80012e8:	4603      	mov	r3, r0
 80012ea:	461a      	mov	r2, r3
 80012ec:	4b81      	ldr	r3, [pc, #516]	; (80014f4 <ESPRxDecoder+0xa2c>)
 80012ee:	721a      	strb	r2, [r3, #8]
				 Data_bufferptr=13;
 80012f0:	4b7f      	ldr	r3, [pc, #508]	; (80014f0 <ESPRxDecoder+0xa28>)
 80012f2:	220d      	movs	r2, #13
 80012f4:	701a      	strb	r2, [r3, #0]
 80012f6:	f000 bc21 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==13)//_
 80012fa:	4b7d      	ldr	r3, [pc, #500]	; (80014f0 <ESPRxDecoder+0xa28>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2b0d      	cmp	r3, #13
 8001300:	d104      	bne.n	800130c <ESPRxDecoder+0x844>
			{

				 Data_bufferptr=14;
 8001302:	4b7b      	ldr	r3, [pc, #492]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001304:	220e      	movs	r2, #14
 8001306:	701a      	strb	r2, [r3, #0]
 8001308:	f000 bc18 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==14)//
 800130c:	4b78      	ldr	r3, [pc, #480]	; (80014f0 <ESPRxDecoder+0xa28>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b0e      	cmp	r3, #14
 8001312:	d10c      	bne.n	800132e <ESPRxDecoder+0x866>
			{
				Uart_rx_buffer[9] = DecToASCIIFun(Rxwifi_data);
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	4618      	mov	r0, r3
 8001318:	f000 fdd6 	bl	8001ec8 <DecToASCIIFun>
 800131c:	4603      	mov	r3, r0
 800131e:	461a      	mov	r2, r3
 8001320:	4b74      	ldr	r3, [pc, #464]	; (80014f4 <ESPRxDecoder+0xa2c>)
 8001322:	725a      	strb	r2, [r3, #9]
				Data_bufferptr=15;
 8001324:	4b72      	ldr	r3, [pc, #456]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001326:	220f      	movs	r2, #15
 8001328:	701a      	strb	r2, [r3, #0]
 800132a:	f000 bc07 	b.w	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==15)
 800132e:	4b70      	ldr	r3, [pc, #448]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b0f      	cmp	r3, #15
 8001334:	d10b      	bne.n	800134e <ESPRxDecoder+0x886>
			{
				Uart_rx_buffer[10] = DecToASCIIFun(Rxwifi_data);
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	4618      	mov	r0, r3
 800133a:	f000 fdc5 	bl	8001ec8 <DecToASCIIFun>
 800133e:	4603      	mov	r3, r0
 8001340:	461a      	mov	r2, r3
 8001342:	4b6c      	ldr	r3, [pc, #432]	; (80014f4 <ESPRxDecoder+0xa2c>)
 8001344:	729a      	strb	r2, [r3, #10]
				Data_bufferptr=16;
 8001346:	4b6a      	ldr	r3, [pc, #424]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001348:	2210      	movs	r2, #16
 800134a:	701a      	strb	r2, [r3, #0]
 800134c:	e3f6      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}

			else if(Data_bufferptr==16)
 800134e:	4b68      	ldr	r3, [pc, #416]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	2b10      	cmp	r3, #16
 8001354:	d103      	bne.n	800135e <ESPRxDecoder+0x896>
			 {

				Data_bufferptr=17;//hour
 8001356:	4b66      	ldr	r3, [pc, #408]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001358:	2211      	movs	r2, #17
 800135a:	701a      	strb	r2, [r3, #0]
 800135c:	e3ee      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==17)//:
 800135e:	4b64      	ldr	r3, [pc, #400]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b11      	cmp	r3, #17
 8001364:	d10b      	bne.n	800137e <ESPRxDecoder+0x8b6>
			{
				Uart_rx_buffer[11] = DecToASCIIFun(Rxwifi_data);
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	4618      	mov	r0, r3
 800136a:	f000 fdad 	bl	8001ec8 <DecToASCIIFun>
 800136e:	4603      	mov	r3, r0
 8001370:	461a      	mov	r2, r3
 8001372:	4b60      	ldr	r3, [pc, #384]	; (80014f4 <ESPRxDecoder+0xa2c>)
 8001374:	72da      	strb	r2, [r3, #11]
				 Data_bufferptr=18;//minute
 8001376:	4b5e      	ldr	r3, [pc, #376]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001378:	2212      	movs	r2, #18
 800137a:	701a      	strb	r2, [r3, #0]
 800137c:	e3de      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==18)
 800137e:	4b5c      	ldr	r3, [pc, #368]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	2b12      	cmp	r3, #18
 8001384:	d10b      	bne.n	800139e <ESPRxDecoder+0x8d6>
			{
				Uart_rx_buffer[12] = DecToASCIIFun(Rxwifi_data);
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	4618      	mov	r0, r3
 800138a:	f000 fd9d 	bl	8001ec8 <DecToASCIIFun>
 800138e:	4603      	mov	r3, r0
 8001390:	461a      	mov	r2, r3
 8001392:	4b58      	ldr	r3, [pc, #352]	; (80014f4 <ESPRxDecoder+0xa2c>)
 8001394:	731a      	strb	r2, [r3, #12]
				Data_bufferptr=19;
 8001396:	4b56      	ldr	r3, [pc, #344]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001398:	2213      	movs	r2, #19
 800139a:	701a      	strb	r2, [r3, #0]
 800139c:	e3ce      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==19)
 800139e:	4b54      	ldr	r3, [pc, #336]	; (80014f0 <ESPRxDecoder+0xa28>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b13      	cmp	r3, #19
 80013a4:	d103      	bne.n	80013ae <ESPRxDecoder+0x8e6>
			{

				 Data_bufferptr=20;
 80013a6:	4b52      	ldr	r3, [pc, #328]	; (80014f0 <ESPRxDecoder+0xa28>)
 80013a8:	2214      	movs	r2, #20
 80013aa:	701a      	strb	r2, [r3, #0]
 80013ac:	e3c6      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==20)//:
 80013ae:	4b50      	ldr	r3, [pc, #320]	; (80014f0 <ESPRxDecoder+0xa28>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b14      	cmp	r3, #20
 80013b4:	d10b      	bne.n	80013ce <ESPRxDecoder+0x906>
			{
				Data_bufferptr=21;
 80013b6:	4b4e      	ldr	r3, [pc, #312]	; (80014f0 <ESPRxDecoder+0xa28>)
 80013b8:	2215      	movs	r2, #21
 80013ba:	701a      	strb	r2, [r3, #0]
				Uart_rx_buffer[13] = DecToASCIIFun(Rxwifi_data);
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	4618      	mov	r0, r3
 80013c0:	f000 fd82 	bl	8001ec8 <DecToASCIIFun>
 80013c4:	4603      	mov	r3, r0
 80013c6:	461a      	mov	r2, r3
 80013c8:	4b4a      	ldr	r3, [pc, #296]	; (80014f4 <ESPRxDecoder+0xa2c>)
 80013ca:	735a      	strb	r2, [r3, #13]
 80013cc:	e3b6      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}

			else if(Data_bufferptr==21)       	//seconds
 80013ce:	4b48      	ldr	r3, [pc, #288]	; (80014f0 <ESPRxDecoder+0xa28>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	2b15      	cmp	r3, #21
 80013d4:	d10b      	bne.n	80013ee <ESPRxDecoder+0x926>
			 {
				Uart_rx_buffer[14] = DecToASCIIFun(Rxwifi_data);
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 fd75 	bl	8001ec8 <DecToASCIIFun>
 80013de:	4603      	mov	r3, r0
 80013e0:	461a      	mov	r2, r3
 80013e2:	4b44      	ldr	r3, [pc, #272]	; (80014f4 <ESPRxDecoder+0xa2c>)
 80013e4:	739a      	strb	r2, [r3, #14]
				Data_bufferptr=22;
 80013e6:	4b42      	ldr	r3, [pc, #264]	; (80014f0 <ESPRxDecoder+0xa28>)
 80013e8:	2216      	movs	r2, #22
 80013ea:	701a      	strb	r2, [r3, #0]
 80013ec:	e3a6      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==22)
 80013ee:	4b40      	ldr	r3, [pc, #256]	; (80014f0 <ESPRxDecoder+0xa28>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b16      	cmp	r3, #22
 80013f4:	d103      	bne.n	80013fe <ESPRxDecoder+0x936>
			{

				 Data_bufferptr=23;
 80013f6:	4b3e      	ldr	r3, [pc, #248]	; (80014f0 <ESPRxDecoder+0xa28>)
 80013f8:	2217      	movs	r2, #23
 80013fa:	701a      	strb	r2, [r3, #0]
 80013fc:	e39e      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==23)      //,(to seperate data)
 80013fe:	4b3c      	ldr	r3, [pc, #240]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2b17      	cmp	r3, #23
 8001404:	d10b      	bne.n	800141e <ESPRxDecoder+0x956>
			{
				 Data_bufferptr=24;
 8001406:	4b3a      	ldr	r3, [pc, #232]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001408:	2218      	movs	r2, #24
 800140a:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[15] = DecToASCIIFun(Rxwifi_data);
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	4618      	mov	r0, r3
 8001410:	f000 fd5a 	bl	8001ec8 <DecToASCIIFun>
 8001414:	4603      	mov	r3, r0
 8001416:	461a      	mov	r2, r3
 8001418:	4b36      	ldr	r3, [pc, #216]	; (80014f4 <ESPRxDecoder+0xa2c>)
 800141a:	73da      	strb	r2, [r3, #15]
 800141c:	e38e      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==24)
 800141e:	4b34      	ldr	r3, [pc, #208]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b18      	cmp	r3, #24
 8001424:	d10b      	bne.n	800143e <ESPRxDecoder+0x976>
			{
				Uart_rx_buffer[16] = DecToASCIIFun(Rxwifi_data);
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	4618      	mov	r0, r3
 800142a:	f000 fd4d 	bl	8001ec8 <DecToASCIIFun>
 800142e:	4603      	mov	r3, r0
 8001430:	461a      	mov	r2, r3
 8001432:	4b30      	ldr	r3, [pc, #192]	; (80014f4 <ESPRxDecoder+0xa2c>)
 8001434:	741a      	strb	r2, [r3, #16]
				 Data_bufferptr=25;
 8001436:	4b2e      	ldr	r3, [pc, #184]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001438:	2219      	movs	r2, #25
 800143a:	701a      	strb	r2, [r3, #0]
 800143c:	e37e      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==25)
 800143e:	4b2c      	ldr	r3, [pc, #176]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b19      	cmp	r3, #25
 8001444:	d10b      	bne.n	800145e <ESPRxDecoder+0x996>
			{
				Uart_rx_buffer[17] = DecToASCIIFun(Rxwifi_data);
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	4618      	mov	r0, r3
 800144a:	f000 fd3d 	bl	8001ec8 <DecToASCIIFun>
 800144e:	4603      	mov	r3, r0
 8001450:	461a      	mov	r2, r3
 8001452:	4b28      	ldr	r3, [pc, #160]	; (80014f4 <ESPRxDecoder+0xa2c>)
 8001454:	745a      	strb	r2, [r3, #17]
				 Data_bufferptr=26;
 8001456:	4b26      	ldr	r3, [pc, #152]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001458:	221a      	movs	r2, #26
 800145a:	701a      	strb	r2, [r3, #0]
 800145c:	e36e      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==26)
 800145e:	4b24      	ldr	r3, [pc, #144]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b1a      	cmp	r3, #26
 8001464:	d10b      	bne.n	800147e <ESPRxDecoder+0x9b6>
			{
				 Data_bufferptr=27;
 8001466:	4b22      	ldr	r3, [pc, #136]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001468:	221b      	movs	r2, #27
 800146a:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[18] = DecToASCIIFun(Rxwifi_data);
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	4618      	mov	r0, r3
 8001470:	f000 fd2a 	bl	8001ec8 <DecToASCIIFun>
 8001474:	4603      	mov	r3, r0
 8001476:	461a      	mov	r2, r3
 8001478:	4b1e      	ldr	r3, [pc, #120]	; (80014f4 <ESPRxDecoder+0xa2c>)
 800147a:	749a      	strb	r2, [r3, #18]
 800147c:	e35e      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==27)
 800147e:	4b1c      	ldr	r3, [pc, #112]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b1b      	cmp	r3, #27
 8001484:	d10b      	bne.n	800149e <ESPRxDecoder+0x9d6>
			 {
				Uart_rx_buffer[19] = DecToASCIIFun(Rxwifi_data);
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	4618      	mov	r0, r3
 800148a:	f000 fd1d 	bl	8001ec8 <DecToASCIIFun>
 800148e:	4603      	mov	r3, r0
 8001490:	461a      	mov	r2, r3
 8001492:	4b18      	ldr	r3, [pc, #96]	; (80014f4 <ESPRxDecoder+0xa2c>)
 8001494:	74da      	strb	r2, [r3, #19]
				Data_bufferptr=28;//production
 8001496:	4b16      	ldr	r3, [pc, #88]	; (80014f0 <ESPRxDecoder+0xa28>)
 8001498:	221c      	movs	r2, #28
 800149a:	701a      	strb	r2, [r3, #0]
 800149c:	e34e      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==28)//,
 800149e:	4b14      	ldr	r3, [pc, #80]	; (80014f0 <ESPRxDecoder+0xa28>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b1c      	cmp	r3, #28
 80014a4:	d103      	bne.n	80014ae <ESPRxDecoder+0x9e6>
			{

				 Data_bufferptr=29;
 80014a6:	4b12      	ldr	r3, [pc, #72]	; (80014f0 <ESPRxDecoder+0xa28>)
 80014a8:	221d      	movs	r2, #29
 80014aa:	701a      	strb	r2, [r3, #0]
 80014ac:	e346      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==29)//rejection
 80014ae:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <ESPRxDecoder+0xa28>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b1d      	cmp	r3, #29
 80014b4:	d10b      	bne.n	80014ce <ESPRxDecoder+0xa06>
			{
				 Data_bufferptr=30;
 80014b6:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <ESPRxDecoder+0xa28>)
 80014b8:	221e      	movs	r2, #30
 80014ba:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[20] = DecToASCIIFun(Rxwifi_data);
 80014bc:	79fb      	ldrb	r3, [r7, #7]
 80014be:	4618      	mov	r0, r3
 80014c0:	f000 fd02 	bl	8001ec8 <DecToASCIIFun>
 80014c4:	4603      	mov	r3, r0
 80014c6:	461a      	mov	r2, r3
 80014c8:	4b0a      	ldr	r3, [pc, #40]	; (80014f4 <ESPRxDecoder+0xa2c>)
 80014ca:	751a      	strb	r2, [r3, #20]
 80014cc:	e336      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==30)
 80014ce:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <ESPRxDecoder+0xa28>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	2b1e      	cmp	r3, #30
 80014d4:	d110      	bne.n	80014f8 <ESPRxDecoder+0xa30>
			{
				Uart_rx_buffer[21] = DecToASCIIFun(Rxwifi_data);
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	4618      	mov	r0, r3
 80014da:	f000 fcf5 	bl	8001ec8 <DecToASCIIFun>
 80014de:	4603      	mov	r3, r0
 80014e0:	461a      	mov	r2, r3
 80014e2:	4b04      	ldr	r3, [pc, #16]	; (80014f4 <ESPRxDecoder+0xa2c>)
 80014e4:	755a      	strb	r2, [r3, #21]
				 Data_bufferptr=31;
 80014e6:	4b02      	ldr	r3, [pc, #8]	; (80014f0 <ESPRxDecoder+0xa28>)
 80014e8:	221f      	movs	r2, #31
 80014ea:	701a      	strb	r2, [r3, #0]
 80014ec:	e326      	b.n	8001b3c <ESPRxDecoder+0x1074>
 80014ee:	bf00      	nop
 80014f0:	200000ea 	.word	0x200000ea
 80014f4:	200000a4 	.word	0x200000a4
			}
			else if(Data_bufferptr==31)
 80014f8:	4b9f      	ldr	r3, [pc, #636]	; (8001778 <ESPRxDecoder+0xcb0>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b1f      	cmp	r3, #31
 80014fe:	d10b      	bne.n	8001518 <ESPRxDecoder+0xa50>
			{
				 Data_bufferptr=32;
 8001500:	4b9d      	ldr	r3, [pc, #628]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001502:	2220      	movs	r2, #32
 8001504:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[22] = DecToASCIIFun(Rxwifi_data);
 8001506:	79fb      	ldrb	r3, [r7, #7]
 8001508:	4618      	mov	r0, r3
 800150a:	f000 fcdd 	bl	8001ec8 <DecToASCIIFun>
 800150e:	4603      	mov	r3, r0
 8001510:	461a      	mov	r2, r3
 8001512:	4b9a      	ldr	r3, [pc, #616]	; (800177c <ESPRxDecoder+0xcb4>)
 8001514:	759a      	strb	r2, [r3, #22]
 8001516:	e311      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==32)
 8001518:	4b97      	ldr	r3, [pc, #604]	; (8001778 <ESPRxDecoder+0xcb0>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b20      	cmp	r3, #32
 800151e:	d10b      	bne.n	8001538 <ESPRxDecoder+0xa70>
			{
				 Uart_rx_buffer[23] = DecToASCIIFun(Rxwifi_data);
 8001520:	79fb      	ldrb	r3, [r7, #7]
 8001522:	4618      	mov	r0, r3
 8001524:	f000 fcd0 	bl	8001ec8 <DecToASCIIFun>
 8001528:	4603      	mov	r3, r0
 800152a:	461a      	mov	r2, r3
 800152c:	4b93      	ldr	r3, [pc, #588]	; (800177c <ESPRxDecoder+0xcb4>)
 800152e:	75da      	strb	r2, [r3, #23]
				 Data_bufferptr=33;
 8001530:	4b91      	ldr	r3, [pc, #580]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001532:	2221      	movs	r2, #33	; 0x21
 8001534:	701a      	strb	r2, [r3, #0]
 8001536:	e301      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==33)//rejection calculated in software
 8001538:	4b8f      	ldr	r3, [pc, #572]	; (8001778 <ESPRxDecoder+0xcb0>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b21      	cmp	r3, #33	; 0x21
 800153e:	d10b      	bne.n	8001558 <ESPRxDecoder+0xa90>
			{
				 Uart_rx_buffer[24] = DecToASCIIFun(Rxwifi_data);
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	4618      	mov	r0, r3
 8001544:	f000 fcc0 	bl	8001ec8 <DecToASCIIFun>
 8001548:	4603      	mov	r3, r0
 800154a:	461a      	mov	r2, r3
 800154c:	4b8b      	ldr	r3, [pc, #556]	; (800177c <ESPRxDecoder+0xcb4>)
 800154e:	761a      	strb	r2, [r3, #24]
				 Data_bufferptr=34;
 8001550:	4b89      	ldr	r3, [pc, #548]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001552:	2222      	movs	r2, #34	; 0x22
 8001554:	701a      	strb	r2, [r3, #0]
 8001556:	e2f1      	b.n	8001b3c <ESPRxDecoder+0x1074>
		/*		RefreshBlockInfo = 0;
				RxCompleteU2C1WIFI=1;
				Updatetimeinfo=1;*/
			}
			else if(Data_bufferptr==34)      //,
 8001558:	4b87      	ldr	r3, [pc, #540]	; (8001778 <ESPRxDecoder+0xcb0>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b22      	cmp	r3, #34	; 0x22
 800155e:	d103      	bne.n	8001568 <ESPRxDecoder+0xaa0>
			{
				Data_bufferptr=35;
 8001560:	4b85      	ldr	r3, [pc, #532]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001562:	2223      	movs	r2, #35	; 0x23
 8001564:	701a      	strb	r2, [r3, #0]
 8001566:	e2e9      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==35)      //batchTargetquantity
 8001568:	4b83      	ldr	r3, [pc, #524]	; (8001778 <ESPRxDecoder+0xcb0>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b23      	cmp	r3, #35	; 0x23
 800156e:	d10b      	bne.n	8001588 <ESPRxDecoder+0xac0>
			 {
				Data_bufferptr=36;
 8001570:	4b81      	ldr	r3, [pc, #516]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001572:	2224      	movs	r2, #36	; 0x24
 8001574:	701a      	strb	r2, [r3, #0]
				Uart_rx_buffer[25] = DecToASCIIFun(Rxwifi_data);
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	4618      	mov	r0, r3
 800157a:	f000 fca5 	bl	8001ec8 <DecToASCIIFun>
 800157e:	4603      	mov	r3, r0
 8001580:	461a      	mov	r2, r3
 8001582:	4b7e      	ldr	r3, [pc, #504]	; (800177c <ESPRxDecoder+0xcb4>)
 8001584:	765a      	strb	r2, [r3, #25]
 8001586:	e2d9      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==36)
 8001588:	4b7b      	ldr	r3, [pc, #492]	; (8001778 <ESPRxDecoder+0xcb0>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b24      	cmp	r3, #36	; 0x24
 800158e:	d10b      	bne.n	80015a8 <ESPRxDecoder+0xae0>
			 {
				Uart_rx_buffer[26] = DecToASCIIFun(Rxwifi_data);
 8001590:	79fb      	ldrb	r3, [r7, #7]
 8001592:	4618      	mov	r0, r3
 8001594:	f000 fc98 	bl	8001ec8 <DecToASCIIFun>
 8001598:	4603      	mov	r3, r0
 800159a:	461a      	mov	r2, r3
 800159c:	4b77      	ldr	r3, [pc, #476]	; (800177c <ESPRxDecoder+0xcb4>)
 800159e:	769a      	strb	r2, [r3, #26]
				Data_bufferptr=37;
 80015a0:	4b75      	ldr	r3, [pc, #468]	; (8001778 <ESPRxDecoder+0xcb0>)
 80015a2:	2225      	movs	r2, #37	; 0x25
 80015a4:	701a      	strb	r2, [r3, #0]
 80015a6:	e2c9      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==37)
 80015a8:	4b73      	ldr	r3, [pc, #460]	; (8001778 <ESPRxDecoder+0xcb0>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	2b25      	cmp	r3, #37	; 0x25
 80015ae:	d10b      	bne.n	80015c8 <ESPRxDecoder+0xb00>
			{
				Uart_rx_buffer[27] = DecToASCIIFun(Rxwifi_data);
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 fc88 	bl	8001ec8 <DecToASCIIFun>
 80015b8:	4603      	mov	r3, r0
 80015ba:	461a      	mov	r2, r3
 80015bc:	4b6f      	ldr	r3, [pc, #444]	; (800177c <ESPRxDecoder+0xcb4>)
 80015be:	76da      	strb	r2, [r3, #27]
				Data_bufferptr=38;
 80015c0:	4b6d      	ldr	r3, [pc, #436]	; (8001778 <ESPRxDecoder+0xcb0>)
 80015c2:	2226      	movs	r2, #38	; 0x26
 80015c4:	701a      	strb	r2, [r3, #0]
 80015c6:	e2b9      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==38)
 80015c8:	4b6b      	ldr	r3, [pc, #428]	; (8001778 <ESPRxDecoder+0xcb0>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b26      	cmp	r3, #38	; 0x26
 80015ce:	d10b      	bne.n	80015e8 <ESPRxDecoder+0xb20>
			{
				Uart_rx_buffer[28] = DecToASCIIFun(Rxwifi_data);
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f000 fc78 	bl	8001ec8 <DecToASCIIFun>
 80015d8:	4603      	mov	r3, r0
 80015da:	461a      	mov	r2, r3
 80015dc:	4b67      	ldr	r3, [pc, #412]	; (800177c <ESPRxDecoder+0xcb4>)
 80015de:	771a      	strb	r2, [r3, #28]
				Data_bufferptr=39;
 80015e0:	4b65      	ldr	r3, [pc, #404]	; (8001778 <ESPRxDecoder+0xcb0>)
 80015e2:	2227      	movs	r2, #39	; 0x27
 80015e4:	701a      	strb	r2, [r3, #0]
 80015e6:	e2a9      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==39)
 80015e8:	4b63      	ldr	r3, [pc, #396]	; (8001778 <ESPRxDecoder+0xcb0>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b27      	cmp	r3, #39	; 0x27
 80015ee:	d10b      	bne.n	8001608 <ESPRxDecoder+0xb40>
			{
				Uart_rx_buffer[29] = DecToASCIIFun(Rxwifi_data);
 80015f0:	79fb      	ldrb	r3, [r7, #7]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f000 fc68 	bl	8001ec8 <DecToASCIIFun>
 80015f8:	4603      	mov	r3, r0
 80015fa:	461a      	mov	r2, r3
 80015fc:	4b5f      	ldr	r3, [pc, #380]	; (800177c <ESPRxDecoder+0xcb4>)
 80015fe:	775a      	strb	r2, [r3, #29]
				Data_bufferptr=40;
 8001600:	4b5d      	ldr	r3, [pc, #372]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001602:	2228      	movs	r2, #40	; 0x28
 8001604:	701a      	strb	r2, [r3, #0]
 8001606:	e299      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==40)//,
 8001608:	4b5b      	ldr	r3, [pc, #364]	; (8001778 <ESPRxDecoder+0xcb0>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	2b28      	cmp	r3, #40	; 0x28
 800160e:	d103      	bne.n	8001618 <ESPRxDecoder+0xb50>
			{
				Data_bufferptr=41;
 8001610:	4b59      	ldr	r3, [pc, #356]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001612:	2229      	movs	r2, #41	; 0x29
 8001614:	701a      	strb	r2, [r3, #0]
 8001616:	e291      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==41)//temperateSet
 8001618:	4b57      	ldr	r3, [pc, #348]	; (8001778 <ESPRxDecoder+0xcb0>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	2b29      	cmp	r3, #41	; 0x29
 800161e:	d10b      	bne.n	8001638 <ESPRxDecoder+0xb70>
			{
				Uart_rx_buffer[30] = DecToASCIIFun(Rxwifi_data);
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	4618      	mov	r0, r3
 8001624:	f000 fc50 	bl	8001ec8 <DecToASCIIFun>
 8001628:	4603      	mov	r3, r0
 800162a:	461a      	mov	r2, r3
 800162c:	4b53      	ldr	r3, [pc, #332]	; (800177c <ESPRxDecoder+0xcb4>)
 800162e:	779a      	strb	r2, [r3, #30]
				Data_bufferptr=42;
 8001630:	4b51      	ldr	r3, [pc, #324]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001632:	222a      	movs	r2, #42	; 0x2a
 8001634:	701a      	strb	r2, [r3, #0]
 8001636:	e281      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==42)
 8001638:	4b4f      	ldr	r3, [pc, #316]	; (8001778 <ESPRxDecoder+0xcb0>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b2a      	cmp	r3, #42	; 0x2a
 800163e:	d10b      	bne.n	8001658 <ESPRxDecoder+0xb90>
			{
				Uart_rx_buffer[31] = DecToASCIIFun(Rxwifi_data);
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	4618      	mov	r0, r3
 8001644:	f000 fc40 	bl	8001ec8 <DecToASCIIFun>
 8001648:	4603      	mov	r3, r0
 800164a:	461a      	mov	r2, r3
 800164c:	4b4b      	ldr	r3, [pc, #300]	; (800177c <ESPRxDecoder+0xcb4>)
 800164e:	77da      	strb	r2, [r3, #31]
				Data_bufferptr=43;
 8001650:	4b49      	ldr	r3, [pc, #292]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001652:	222b      	movs	r2, #43	; 0x2b
 8001654:	701a      	strb	r2, [r3, #0]
 8001656:	e271      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==43)
 8001658:	4b47      	ldr	r3, [pc, #284]	; (8001778 <ESPRxDecoder+0xcb0>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b2b      	cmp	r3, #43	; 0x2b
 800165e:	d10c      	bne.n	800167a <ESPRxDecoder+0xbb2>
			{
				Uart_rx_buffer[32] = DecToASCIIFun(Rxwifi_data);
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	4618      	mov	r0, r3
 8001664:	f000 fc30 	bl	8001ec8 <DecToASCIIFun>
 8001668:	4603      	mov	r3, r0
 800166a:	461a      	mov	r2, r3
 800166c:	4b43      	ldr	r3, [pc, #268]	; (800177c <ESPRxDecoder+0xcb4>)
 800166e:	f883 2020 	strb.w	r2, [r3, #32]
				Data_bufferptr=44;
 8001672:	4b41      	ldr	r3, [pc, #260]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001674:	222c      	movs	r2, #44	; 0x2c
 8001676:	701a      	strb	r2, [r3, #0]
 8001678:	e260      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==44)//,
 800167a:	4b3f      	ldr	r3, [pc, #252]	; (8001778 <ESPRxDecoder+0xcb0>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	2b2c      	cmp	r3, #44	; 0x2c
 8001680:	d103      	bne.n	800168a <ESPRxDecoder+0xbc2>
			{
				Data_bufferptr=45;
 8001682:	4b3d      	ldr	r3, [pc, #244]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001684:	222d      	movs	r2, #45	; 0x2d
 8001686:	701a      	strb	r2, [r3, #0]
 8001688:	e258      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==45)//temperateSetHigh
 800168a:	4b3b      	ldr	r3, [pc, #236]	; (8001778 <ESPRxDecoder+0xcb0>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b2d      	cmp	r3, #45	; 0x2d
 8001690:	d10c      	bne.n	80016ac <ESPRxDecoder+0xbe4>
			{
				Uart_rx_buffer[33] = DecToASCIIFun(Rxwifi_data);
 8001692:	79fb      	ldrb	r3, [r7, #7]
 8001694:	4618      	mov	r0, r3
 8001696:	f000 fc17 	bl	8001ec8 <DecToASCIIFun>
 800169a:	4603      	mov	r3, r0
 800169c:	461a      	mov	r2, r3
 800169e:	4b37      	ldr	r3, [pc, #220]	; (800177c <ESPRxDecoder+0xcb4>)
 80016a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				Data_bufferptr=46;
 80016a4:	4b34      	ldr	r3, [pc, #208]	; (8001778 <ESPRxDecoder+0xcb0>)
 80016a6:	222e      	movs	r2, #46	; 0x2e
 80016a8:	701a      	strb	r2, [r3, #0]
 80016aa:	e247      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==46)
 80016ac:	4b32      	ldr	r3, [pc, #200]	; (8001778 <ESPRxDecoder+0xcb0>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	2b2e      	cmp	r3, #46	; 0x2e
 80016b2:	d10c      	bne.n	80016ce <ESPRxDecoder+0xc06>
			{
				Uart_rx_buffer[34] = DecToASCIIFun(Rxwifi_data);
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f000 fc06 	bl	8001ec8 <DecToASCIIFun>
 80016bc:	4603      	mov	r3, r0
 80016be:	461a      	mov	r2, r3
 80016c0:	4b2e      	ldr	r3, [pc, #184]	; (800177c <ESPRxDecoder+0xcb4>)
 80016c2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				Data_bufferptr=47;
 80016c6:	4b2c      	ldr	r3, [pc, #176]	; (8001778 <ESPRxDecoder+0xcb0>)
 80016c8:	222f      	movs	r2, #47	; 0x2f
 80016ca:	701a      	strb	r2, [r3, #0]
 80016cc:	e236      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==47)
 80016ce:	4b2a      	ldr	r3, [pc, #168]	; (8001778 <ESPRxDecoder+0xcb0>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	2b2f      	cmp	r3, #47	; 0x2f
 80016d4:	d10c      	bne.n	80016f0 <ESPRxDecoder+0xc28>
			{
				Uart_rx_buffer[35] = DecToASCIIFun(Rxwifi_data);
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	4618      	mov	r0, r3
 80016da:	f000 fbf5 	bl	8001ec8 <DecToASCIIFun>
 80016de:	4603      	mov	r3, r0
 80016e0:	461a      	mov	r2, r3
 80016e2:	4b26      	ldr	r3, [pc, #152]	; (800177c <ESPRxDecoder+0xcb4>)
 80016e4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				Data_bufferptr=48;
 80016e8:	4b23      	ldr	r3, [pc, #140]	; (8001778 <ESPRxDecoder+0xcb0>)
 80016ea:	2230      	movs	r2, #48	; 0x30
 80016ec:	701a      	strb	r2, [r3, #0]
 80016ee:	e225      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==48)//,
 80016f0:	4b21      	ldr	r3, [pc, #132]	; (8001778 <ESPRxDecoder+0xcb0>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b30      	cmp	r3, #48	; 0x30
 80016f6:	d103      	bne.n	8001700 <ESPRxDecoder+0xc38>
			{
				Data_bufferptr=49;
 80016f8:	4b1f      	ldr	r3, [pc, #124]	; (8001778 <ESPRxDecoder+0xcb0>)
 80016fa:	2231      	movs	r2, #49	; 0x31
 80016fc:	701a      	strb	r2, [r3, #0]
 80016fe:	e21d      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==49)//temperateSetLow
 8001700:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b31      	cmp	r3, #49	; 0x31
 8001706:	d10c      	bne.n	8001722 <ESPRxDecoder+0xc5a>
			{
				Uart_rx_buffer[36] = DecToASCIIFun(Rxwifi_data);
 8001708:	79fb      	ldrb	r3, [r7, #7]
 800170a:	4618      	mov	r0, r3
 800170c:	f000 fbdc 	bl	8001ec8 <DecToASCIIFun>
 8001710:	4603      	mov	r3, r0
 8001712:	461a      	mov	r2, r3
 8001714:	4b19      	ldr	r3, [pc, #100]	; (800177c <ESPRxDecoder+0xcb4>)
 8001716:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
				Data_bufferptr=50;
 800171a:	4b17      	ldr	r3, [pc, #92]	; (8001778 <ESPRxDecoder+0xcb0>)
 800171c:	2232      	movs	r2, #50	; 0x32
 800171e:	701a      	strb	r2, [r3, #0]
 8001720:	e20c      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==50)
 8001722:	4b15      	ldr	r3, [pc, #84]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2b32      	cmp	r3, #50	; 0x32
 8001728:	d10c      	bne.n	8001744 <ESPRxDecoder+0xc7c>
			{
				Uart_rx_buffer[37] = DecToASCIIFun(Rxwifi_data);
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	4618      	mov	r0, r3
 800172e:	f000 fbcb 	bl	8001ec8 <DecToASCIIFun>
 8001732:	4603      	mov	r3, r0
 8001734:	461a      	mov	r2, r3
 8001736:	4b11      	ldr	r3, [pc, #68]	; (800177c <ESPRxDecoder+0xcb4>)
 8001738:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
				Data_bufferptr=51;
 800173c:	4b0e      	ldr	r3, [pc, #56]	; (8001778 <ESPRxDecoder+0xcb0>)
 800173e:	2233      	movs	r2, #51	; 0x33
 8001740:	701a      	strb	r2, [r3, #0]
 8001742:	e1fb      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==51)
 8001744:	4b0c      	ldr	r3, [pc, #48]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	2b33      	cmp	r3, #51	; 0x33
 800174a:	d10c      	bne.n	8001766 <ESPRxDecoder+0xc9e>
			{
				Uart_rx_buffer[38] = DecToASCIIFun(Rxwifi_data);
 800174c:	79fb      	ldrb	r3, [r7, #7]
 800174e:	4618      	mov	r0, r3
 8001750:	f000 fbba 	bl	8001ec8 <DecToASCIIFun>
 8001754:	4603      	mov	r3, r0
 8001756:	461a      	mov	r2, r3
 8001758:	4b08      	ldr	r3, [pc, #32]	; (800177c <ESPRxDecoder+0xcb4>)
 800175a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
				Data_bufferptr=52;
 800175e:	4b06      	ldr	r3, [pc, #24]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001760:	2234      	movs	r2, #52	; 0x34
 8001762:	701a      	strb	r2, [r3, #0]
 8001764:	e1ea      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==52)//,
 8001766:	4b04      	ldr	r3, [pc, #16]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	2b34      	cmp	r3, #52	; 0x34
 800176c:	d108      	bne.n	8001780 <ESPRxDecoder+0xcb8>
			{
				Data_bufferptr=53;
 800176e:	4b02      	ldr	r3, [pc, #8]	; (8001778 <ESPRxDecoder+0xcb0>)
 8001770:	2235      	movs	r2, #53	; 0x35
 8001772:	701a      	strb	r2, [r3, #0]
 8001774:	e1e2      	b.n	8001b3c <ESPRxDecoder+0x1074>
 8001776:	bf00      	nop
 8001778:	200000ea 	.word	0x200000ea
 800177c:	200000a4 	.word	0x200000a4
			}
			else if(Data_bufferptr==53)//requirementId
 8001780:	4ba9      	ldr	r3, [pc, #676]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b35      	cmp	r3, #53	; 0x35
 8001786:	d10c      	bne.n	80017a2 <ESPRxDecoder+0xcda>
			{
				Uart_rx_buffer[39] = DecToASCIIFun(Rxwifi_data);
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	4618      	mov	r0, r3
 800178c:	f000 fb9c 	bl	8001ec8 <DecToASCIIFun>
 8001790:	4603      	mov	r3, r0
 8001792:	461a      	mov	r2, r3
 8001794:	4ba5      	ldr	r3, [pc, #660]	; (8001a2c <ESPRxDecoder+0xf64>)
 8001796:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
				Data_bufferptr=54;
 800179a:	4ba3      	ldr	r3, [pc, #652]	; (8001a28 <ESPRxDecoder+0xf60>)
 800179c:	2236      	movs	r2, #54	; 0x36
 800179e:	701a      	strb	r2, [r3, #0]
 80017a0:	e1cc      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==54)
 80017a2:	4ba1      	ldr	r3, [pc, #644]	; (8001a28 <ESPRxDecoder+0xf60>)
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2b36      	cmp	r3, #54	; 0x36
 80017a8:	d10c      	bne.n	80017c4 <ESPRxDecoder+0xcfc>
			{
				Uart_rx_buffer[40] = DecToASCIIFun(Rxwifi_data);
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f000 fb8b 	bl	8001ec8 <DecToASCIIFun>
 80017b2:	4603      	mov	r3, r0
 80017b4:	461a      	mov	r2, r3
 80017b6:	4b9d      	ldr	r3, [pc, #628]	; (8001a2c <ESPRxDecoder+0xf64>)
 80017b8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				Data_bufferptr=55;
 80017bc:	4b9a      	ldr	r3, [pc, #616]	; (8001a28 <ESPRxDecoder+0xf60>)
 80017be:	2237      	movs	r2, #55	; 0x37
 80017c0:	701a      	strb	r2, [r3, #0]
 80017c2:	e1bb      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==55)
 80017c4:	4b98      	ldr	r3, [pc, #608]	; (8001a28 <ESPRxDecoder+0xf60>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b37      	cmp	r3, #55	; 0x37
 80017ca:	d10c      	bne.n	80017e6 <ESPRxDecoder+0xd1e>
			{
				Uart_rx_buffer[41] = DecToASCIIFun(Rxwifi_data);
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f000 fb7a 	bl	8001ec8 <DecToASCIIFun>
 80017d4:	4603      	mov	r3, r0
 80017d6:	461a      	mov	r2, r3
 80017d8:	4b94      	ldr	r3, [pc, #592]	; (8001a2c <ESPRxDecoder+0xf64>)
 80017da:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
				Data_bufferptr=56;
 80017de:	4b92      	ldr	r3, [pc, #584]	; (8001a28 <ESPRxDecoder+0xf60>)
 80017e0:	2238      	movs	r2, #56	; 0x38
 80017e2:	701a      	strb	r2, [r3, #0]
 80017e4:	e1aa      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==56)
 80017e6:	4b90      	ldr	r3, [pc, #576]	; (8001a28 <ESPRxDecoder+0xf60>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b38      	cmp	r3, #56	; 0x38
 80017ec:	d10c      	bne.n	8001808 <ESPRxDecoder+0xd40>
			{
				Uart_rx_buffer[42] = DecToASCIIFun(Rxwifi_data);
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f000 fb69 	bl	8001ec8 <DecToASCIIFun>
 80017f6:	4603      	mov	r3, r0
 80017f8:	461a      	mov	r2, r3
 80017fa:	4b8c      	ldr	r3, [pc, #560]	; (8001a2c <ESPRxDecoder+0xf64>)
 80017fc:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				Data_bufferptr=57;
 8001800:	4b89      	ldr	r3, [pc, #548]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001802:	2239      	movs	r2, #57	; 0x39
 8001804:	701a      	strb	r2, [r3, #0]
 8001806:	e199      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==57)
 8001808:	4b87      	ldr	r3, [pc, #540]	; (8001a28 <ESPRxDecoder+0xf60>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b39      	cmp	r3, #57	; 0x39
 800180e:	d10c      	bne.n	800182a <ESPRxDecoder+0xd62>
			{
				Uart_rx_buffer[43] = DecToASCIIFun(Rxwifi_data);
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	4618      	mov	r0, r3
 8001814:	f000 fb58 	bl	8001ec8 <DecToASCIIFun>
 8001818:	4603      	mov	r3, r0
 800181a:	461a      	mov	r2, r3
 800181c:	4b83      	ldr	r3, [pc, #524]	; (8001a2c <ESPRxDecoder+0xf64>)
 800181e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				Data_bufferptr=58;
 8001822:	4b81      	ldr	r3, [pc, #516]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001824:	223a      	movs	r2, #58	; 0x3a
 8001826:	701a      	strb	r2, [r3, #0]
 8001828:	e188      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==58)
 800182a:	4b7f      	ldr	r3, [pc, #508]	; (8001a28 <ESPRxDecoder+0xf60>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	2b3a      	cmp	r3, #58	; 0x3a
 8001830:	d10c      	bne.n	800184c <ESPRxDecoder+0xd84>
			{
				Uart_rx_buffer[44] = DecToASCIIFun(Rxwifi_data);
 8001832:	79fb      	ldrb	r3, [r7, #7]
 8001834:	4618      	mov	r0, r3
 8001836:	f000 fb47 	bl	8001ec8 <DecToASCIIFun>
 800183a:	4603      	mov	r3, r0
 800183c:	461a      	mov	r2, r3
 800183e:	4b7b      	ldr	r3, [pc, #492]	; (8001a2c <ESPRxDecoder+0xf64>)
 8001840:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
				Data_bufferptr=59;
 8001844:	4b78      	ldr	r3, [pc, #480]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001846:	223b      	movs	r2, #59	; 0x3b
 8001848:	701a      	strb	r2, [r3, #0]
 800184a:	e177      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==59)//,
 800184c:	4b76      	ldr	r3, [pc, #472]	; (8001a28 <ESPRxDecoder+0xf60>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b3b      	cmp	r3, #59	; 0x3b
 8001852:	d103      	bne.n	800185c <ESPRxDecoder+0xd94>
			{
				Data_bufferptr=60;
 8001854:	4b74      	ldr	r3, [pc, #464]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001856:	223c      	movs	r2, #60	; 0x3c
 8001858:	701a      	strb	r2, [r3, #0]
 800185a:	e16f      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==60)//itemNumber
 800185c:	4b72      	ldr	r3, [pc, #456]	; (8001a28 <ESPRxDecoder+0xf60>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b3c      	cmp	r3, #60	; 0x3c
 8001862:	d10c      	bne.n	800187e <ESPRxDecoder+0xdb6>
			{
				Uart_rx_buffer[45] = DecToASCIIFun(Rxwifi_data);
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	4618      	mov	r0, r3
 8001868:	f000 fb2e 	bl	8001ec8 <DecToASCIIFun>
 800186c:	4603      	mov	r3, r0
 800186e:	461a      	mov	r2, r3
 8001870:	4b6e      	ldr	r3, [pc, #440]	; (8001a2c <ESPRxDecoder+0xf64>)
 8001872:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
				Data_bufferptr=61;
 8001876:	4b6c      	ldr	r3, [pc, #432]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001878:	223d      	movs	r2, #61	; 0x3d
 800187a:	701a      	strb	r2, [r3, #0]
 800187c:	e15e      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==61)
 800187e:	4b6a      	ldr	r3, [pc, #424]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	2b3d      	cmp	r3, #61	; 0x3d
 8001884:	d10c      	bne.n	80018a0 <ESPRxDecoder+0xdd8>
			{
				Uart_rx_buffer[46] = DecToASCIIFun(Rxwifi_data);
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	4618      	mov	r0, r3
 800188a:	f000 fb1d 	bl	8001ec8 <DecToASCIIFun>
 800188e:	4603      	mov	r3, r0
 8001890:	461a      	mov	r2, r3
 8001892:	4b66      	ldr	r3, [pc, #408]	; (8001a2c <ESPRxDecoder+0xf64>)
 8001894:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				Data_bufferptr=62;
 8001898:	4b63      	ldr	r3, [pc, #396]	; (8001a28 <ESPRxDecoder+0xf60>)
 800189a:	223e      	movs	r2, #62	; 0x3e
 800189c:	701a      	strb	r2, [r3, #0]
 800189e:	e14d      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==62)
 80018a0:	4b61      	ldr	r3, [pc, #388]	; (8001a28 <ESPRxDecoder+0xf60>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2b3e      	cmp	r3, #62	; 0x3e
 80018a6:	d10c      	bne.n	80018c2 <ESPRxDecoder+0xdfa>
			{
				Uart_rx_buffer[47] = DecToASCIIFun(Rxwifi_data);
 80018a8:	79fb      	ldrb	r3, [r7, #7]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f000 fb0c 	bl	8001ec8 <DecToASCIIFun>
 80018b0:	4603      	mov	r3, r0
 80018b2:	461a      	mov	r2, r3
 80018b4:	4b5d      	ldr	r3, [pc, #372]	; (8001a2c <ESPRxDecoder+0xf64>)
 80018b6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				Data_bufferptr=63;
 80018ba:	4b5b      	ldr	r3, [pc, #364]	; (8001a28 <ESPRxDecoder+0xf60>)
 80018bc:	223f      	movs	r2, #63	; 0x3f
 80018be:	701a      	strb	r2, [r3, #0]
 80018c0:	e13c      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==63)
 80018c2:	4b59      	ldr	r3, [pc, #356]	; (8001a28 <ESPRxDecoder+0xf60>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	2b3f      	cmp	r3, #63	; 0x3f
 80018c8:	d10c      	bne.n	80018e4 <ESPRxDecoder+0xe1c>
			{
				Uart_rx_buffer[48] = DecToASCIIFun(Rxwifi_data);
 80018ca:	79fb      	ldrb	r3, [r7, #7]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f000 fafb 	bl	8001ec8 <DecToASCIIFun>
 80018d2:	4603      	mov	r3, r0
 80018d4:	461a      	mov	r2, r3
 80018d6:	4b55      	ldr	r3, [pc, #340]	; (8001a2c <ESPRxDecoder+0xf64>)
 80018d8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				Data_bufferptr=64;
 80018dc:	4b52      	ldr	r3, [pc, #328]	; (8001a28 <ESPRxDecoder+0xf60>)
 80018de:	2240      	movs	r2, #64	; 0x40
 80018e0:	701a      	strb	r2, [r3, #0]
 80018e2:	e12b      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==64)
 80018e4:	4b50      	ldr	r3, [pc, #320]	; (8001a28 <ESPRxDecoder+0xf60>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2b40      	cmp	r3, #64	; 0x40
 80018ea:	d10c      	bne.n	8001906 <ESPRxDecoder+0xe3e>
			{
				Uart_rx_buffer[49] = DecToASCIIFun(Rxwifi_data);
 80018ec:	79fb      	ldrb	r3, [r7, #7]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 faea 	bl	8001ec8 <DecToASCIIFun>
 80018f4:	4603      	mov	r3, r0
 80018f6:	461a      	mov	r2, r3
 80018f8:	4b4c      	ldr	r3, [pc, #304]	; (8001a2c <ESPRxDecoder+0xf64>)
 80018fa:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				Data_bufferptr=65;
 80018fe:	4b4a      	ldr	r3, [pc, #296]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001900:	2241      	movs	r2, #65	; 0x41
 8001902:	701a      	strb	r2, [r3, #0]
 8001904:	e11a      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==65)
 8001906:	4b48      	ldr	r3, [pc, #288]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b41      	cmp	r3, #65	; 0x41
 800190c:	d10c      	bne.n	8001928 <ESPRxDecoder+0xe60>
			{
				Uart_rx_buffer[50] = DecToASCIIFun(Rxwifi_data);
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	4618      	mov	r0, r3
 8001912:	f000 fad9 	bl	8001ec8 <DecToASCIIFun>
 8001916:	4603      	mov	r3, r0
 8001918:	461a      	mov	r2, r3
 800191a:	4b44      	ldr	r3, [pc, #272]	; (8001a2c <ESPRxDecoder+0xf64>)
 800191c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
				Data_bufferptr=66;
 8001920:	4b41      	ldr	r3, [pc, #260]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001922:	2242      	movs	r2, #66	; 0x42
 8001924:	701a      	strb	r2, [r3, #0]
 8001926:	e109      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==66)
 8001928:	4b3f      	ldr	r3, [pc, #252]	; (8001a28 <ESPRxDecoder+0xf60>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	2b42      	cmp	r3, #66	; 0x42
 800192e:	d10c      	bne.n	800194a <ESPRxDecoder+0xe82>
			{
				Uart_rx_buffer[51] = DecToASCIIFun(Rxwifi_data);
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	4618      	mov	r0, r3
 8001934:	f000 fac8 	bl	8001ec8 <DecToASCIIFun>
 8001938:	4603      	mov	r3, r0
 800193a:	461a      	mov	r2, r3
 800193c:	4b3b      	ldr	r3, [pc, #236]	; (8001a2c <ESPRxDecoder+0xf64>)
 800193e:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
				Data_bufferptr=67;
 8001942:	4b39      	ldr	r3, [pc, #228]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001944:	2243      	movs	r2, #67	; 0x43
 8001946:	701a      	strb	r2, [r3, #0]
 8001948:	e0f8      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==67)
 800194a:	4b37      	ldr	r3, [pc, #220]	; (8001a28 <ESPRxDecoder+0xf60>)
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	2b43      	cmp	r3, #67	; 0x43
 8001950:	d10c      	bne.n	800196c <ESPRxDecoder+0xea4>
			{
				Uart_rx_buffer[52] = DecToASCIIFun(Rxwifi_data);
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	4618      	mov	r0, r3
 8001956:	f000 fab7 	bl	8001ec8 <DecToASCIIFun>
 800195a:	4603      	mov	r3, r0
 800195c:	461a      	mov	r2, r3
 800195e:	4b33      	ldr	r3, [pc, #204]	; (8001a2c <ESPRxDecoder+0xf64>)
 8001960:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				Data_bufferptr=68;
 8001964:	4b30      	ldr	r3, [pc, #192]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001966:	2244      	movs	r2, #68	; 0x44
 8001968:	701a      	strb	r2, [r3, #0]
 800196a:	e0e7      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==68)
 800196c:	4b2e      	ldr	r3, [pc, #184]	; (8001a28 <ESPRxDecoder+0xf60>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	2b44      	cmp	r3, #68	; 0x44
 8001972:	d10c      	bne.n	800198e <ESPRxDecoder+0xec6>
			{
				Uart_rx_buffer[53] = DecToASCIIFun(Rxwifi_data);
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	4618      	mov	r0, r3
 8001978:	f000 faa6 	bl	8001ec8 <DecToASCIIFun>
 800197c:	4603      	mov	r3, r0
 800197e:	461a      	mov	r2, r3
 8001980:	4b2a      	ldr	r3, [pc, #168]	; (8001a2c <ESPRxDecoder+0xf64>)
 8001982:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
				Data_bufferptr=69;
 8001986:	4b28      	ldr	r3, [pc, #160]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001988:	2245      	movs	r2, #69	; 0x45
 800198a:	701a      	strb	r2, [r3, #0]
 800198c:	e0d6      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==69)
 800198e:	4b26      	ldr	r3, [pc, #152]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b45      	cmp	r3, #69	; 0x45
 8001994:	d10c      	bne.n	80019b0 <ESPRxDecoder+0xee8>
			{
				Uart_rx_buffer[54] = DecToASCIIFun(Rxwifi_data);
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	4618      	mov	r0, r3
 800199a:	f000 fa95 	bl	8001ec8 <DecToASCIIFun>
 800199e:	4603      	mov	r3, r0
 80019a0:	461a      	mov	r2, r3
 80019a2:	4b22      	ldr	r3, [pc, #136]	; (8001a2c <ESPRxDecoder+0xf64>)
 80019a4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
				Data_bufferptr=70;
 80019a8:	4b1f      	ldr	r3, [pc, #124]	; (8001a28 <ESPRxDecoder+0xf60>)
 80019aa:	2246      	movs	r2, #70	; 0x46
 80019ac:	701a      	strb	r2, [r3, #0]
 80019ae:	e0c5      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==70)//,
 80019b0:	4b1d      	ldr	r3, [pc, #116]	; (8001a28 <ESPRxDecoder+0xf60>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b46      	cmp	r3, #70	; 0x46
 80019b6:	d103      	bne.n	80019c0 <ESPRxDecoder+0xef8>
			{
				Data_bufferptr=71;
 80019b8:	4b1b      	ldr	r3, [pc, #108]	; (8001a28 <ESPRxDecoder+0xf60>)
 80019ba:	2247      	movs	r2, #71	; 0x47
 80019bc:	701a      	strb	r2, [r3, #0]
 80019be:	e0bd      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==71)//batchNumber
 80019c0:	4b19      	ldr	r3, [pc, #100]	; (8001a28 <ESPRxDecoder+0xf60>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	2b47      	cmp	r3, #71	; 0x47
 80019c6:	d10c      	bne.n	80019e2 <ESPRxDecoder+0xf1a>
			{
				Uart_rx_buffer[55] = DecToASCIIFun(Rxwifi_data);
 80019c8:	79fb      	ldrb	r3, [r7, #7]
 80019ca:	4618      	mov	r0, r3
 80019cc:	f000 fa7c 	bl	8001ec8 <DecToASCIIFun>
 80019d0:	4603      	mov	r3, r0
 80019d2:	461a      	mov	r2, r3
 80019d4:	4b15      	ldr	r3, [pc, #84]	; (8001a2c <ESPRxDecoder+0xf64>)
 80019d6:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
				Data_bufferptr=72;
 80019da:	4b13      	ldr	r3, [pc, #76]	; (8001a28 <ESPRxDecoder+0xf60>)
 80019dc:	2248      	movs	r2, #72	; 0x48
 80019de:	701a      	strb	r2, [r3, #0]
 80019e0:	e0ac      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==72)
 80019e2:	4b11      	ldr	r3, [pc, #68]	; (8001a28 <ESPRxDecoder+0xf60>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b48      	cmp	r3, #72	; 0x48
 80019e8:	d10c      	bne.n	8001a04 <ESPRxDecoder+0xf3c>
			{
				Uart_rx_buffer[56] = DecToASCIIFun(Rxwifi_data);
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f000 fa6b 	bl	8001ec8 <DecToASCIIFun>
 80019f2:	4603      	mov	r3, r0
 80019f4:	461a      	mov	r2, r3
 80019f6:	4b0d      	ldr	r3, [pc, #52]	; (8001a2c <ESPRxDecoder+0xf64>)
 80019f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
				Data_bufferptr=73;
 80019fc:	4b0a      	ldr	r3, [pc, #40]	; (8001a28 <ESPRxDecoder+0xf60>)
 80019fe:	2249      	movs	r2, #73	; 0x49
 8001a00:	701a      	strb	r2, [r3, #0]
 8001a02:	e09b      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==73)
 8001a04:	4b08      	ldr	r3, [pc, #32]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	2b49      	cmp	r3, #73	; 0x49
 8001a0a:	d111      	bne.n	8001a30 <ESPRxDecoder+0xf68>
			{
				Uart_rx_buffer[57] = DecToASCIIFun(Rxwifi_data);
 8001a0c:	79fb      	ldrb	r3, [r7, #7]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 fa5a 	bl	8001ec8 <DecToASCIIFun>
 8001a14:	4603      	mov	r3, r0
 8001a16:	461a      	mov	r2, r3
 8001a18:	4b04      	ldr	r3, [pc, #16]	; (8001a2c <ESPRxDecoder+0xf64>)
 8001a1a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
				Data_bufferptr=74;
 8001a1e:	4b02      	ldr	r3, [pc, #8]	; (8001a28 <ESPRxDecoder+0xf60>)
 8001a20:	224a      	movs	r2, #74	; 0x4a
 8001a22:	701a      	strb	r2, [r3, #0]
 8001a24:	e08a      	b.n	8001b3c <ESPRxDecoder+0x1074>
 8001a26:	bf00      	nop
 8001a28:	200000ea 	.word	0x200000ea
 8001a2c:	200000a4 	.word	0x200000a4
			}
			else if(Data_bufferptr==74)//,
 8001a30:	4b98      	ldr	r3, [pc, #608]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b4a      	cmp	r3, #74	; 0x4a
 8001a36:	d103      	bne.n	8001a40 <ESPRxDecoder+0xf78>
			{
				Data_bufferptr=75;
 8001a38:	4b96      	ldr	r3, [pc, #600]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001a3a:	224b      	movs	r2, #75	; 0x4b
 8001a3c:	701a      	strb	r2, [r3, #0]
 8001a3e:	e07d      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==75)//resetStatus
 8001a40:	4b94      	ldr	r3, [pc, #592]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b4b      	cmp	r3, #75	; 0x4b
 8001a46:	d10c      	bne.n	8001a62 <ESPRxDecoder+0xf9a>
			{
				Uart_rx_buffer[58] = DecToASCIIFun(Rxwifi_data);
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f000 fa3c 	bl	8001ec8 <DecToASCIIFun>
 8001a50:	4603      	mov	r3, r0
 8001a52:	461a      	mov	r2, r3
 8001a54:	4b90      	ldr	r3, [pc, #576]	; (8001c98 <ESPRxDecoder+0x11d0>)
 8001a56:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
				Data_bufferptr=76;
 8001a5a:	4b8e      	ldr	r3, [pc, #568]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001a5c:	224c      	movs	r2, #76	; 0x4c
 8001a5e:	701a      	strb	r2, [r3, #0]
 8001a60:	e06c      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==76)
 8001a62:	4b8c      	ldr	r3, [pc, #560]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b4c      	cmp	r3, #76	; 0x4c
 8001a68:	d10c      	bne.n	8001a84 <ESPRxDecoder+0xfbc>
			{
				Uart_rx_buffer[59] = DecToASCIIFun(Rxwifi_data);
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f000 fa2b 	bl	8001ec8 <DecToASCIIFun>
 8001a72:	4603      	mov	r3, r0
 8001a74:	461a      	mov	r2, r3
 8001a76:	4b88      	ldr	r3, [pc, #544]	; (8001c98 <ESPRxDecoder+0x11d0>)
 8001a78:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
				Data_bufferptr=77;
 8001a7c:	4b85      	ldr	r3, [pc, #532]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001a7e:	224d      	movs	r2, #77	; 0x4d
 8001a80:	701a      	strb	r2, [r3, #0]
 8001a82:	e05b      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==77)//,
 8001a84:	4b83      	ldr	r3, [pc, #524]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b4d      	cmp	r3, #77	; 0x4d
 8001a8a:	d103      	bne.n	8001a94 <ESPRxDecoder+0xfcc>
			{
				Data_bufferptr=78;
 8001a8c:	4b81      	ldr	r3, [pc, #516]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001a8e:	224e      	movs	r2, #78	; 0x4e
 8001a90:	701a      	strb	r2, [r3, #0]
 8001a92:	e053      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==78)//Reset status
 8001a94:	4b7f      	ldr	r3, [pc, #508]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b4e      	cmp	r3, #78	; 0x4e
 8001a9a:	d10c      	bne.n	8001ab6 <ESPRxDecoder+0xfee>
			{
				Uart_rx_buffer[60] = DecToASCIIFun(Rxwifi_data);
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 fa12 	bl	8001ec8 <DecToASCIIFun>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	4b7b      	ldr	r3, [pc, #492]	; (8001c98 <ESPRxDecoder+0x11d0>)
 8001aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
				Data_bufferptr=79;
 8001aae:	4b79      	ldr	r3, [pc, #484]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001ab0:	224f      	movs	r2, #79	; 0x4f
 8001ab2:	701a      	strb	r2, [r3, #0]
 8001ab4:	e042      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==79)
 8001ab6:	4b77      	ldr	r3, [pc, #476]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	2b4f      	cmp	r3, #79	; 0x4f
 8001abc:	d10c      	bne.n	8001ad8 <ESPRxDecoder+0x1010>
			{
				Uart_rx_buffer[61] = DecToASCIIFun(Rxwifi_data);
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f000 fa01 	bl	8001ec8 <DecToASCIIFun>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	461a      	mov	r2, r3
 8001aca:	4b73      	ldr	r3, [pc, #460]	; (8001c98 <ESPRxDecoder+0x11d0>)
 8001acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
				Data_bufferptr=80;
 8001ad0:	4b70      	ldr	r3, [pc, #448]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001ad2:	2250      	movs	r2, #80	; 0x50
 8001ad4:	701a      	strb	r2, [r3, #0]
 8001ad6:	e031      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==80)//,
 8001ad8:	4b6e      	ldr	r3, [pc, #440]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	2b50      	cmp	r3, #80	; 0x50
 8001ade:	d103      	bne.n	8001ae8 <ESPRxDecoder+0x1020>
			{
				Data_bufferptr=81;
 8001ae0:	4b6c      	ldr	r3, [pc, #432]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001ae2:	2251      	movs	r2, #81	; 0x51
 8001ae4:	701a      	strb	r2, [r3, #0]
 8001ae6:	e029      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==81)//Reason entry status
 8001ae8:	4b6a      	ldr	r3, [pc, #424]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b51      	cmp	r3, #81	; 0x51
 8001aee:	d10c      	bne.n	8001b0a <ESPRxDecoder+0x1042>
			{
				Uart_rx_buffer[62] = DecToASCIIFun(Rxwifi_data);
 8001af0:	79fb      	ldrb	r3, [r7, #7]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f000 f9e8 	bl	8001ec8 <DecToASCIIFun>
 8001af8:	4603      	mov	r3, r0
 8001afa:	461a      	mov	r2, r3
 8001afc:	4b66      	ldr	r3, [pc, #408]	; (8001c98 <ESPRxDecoder+0x11d0>)
 8001afe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
				Data_bufferptr=82;
 8001b02:	4b64      	ldr	r3, [pc, #400]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001b04:	2252      	movs	r2, #82	; 0x52
 8001b06:	701a      	strb	r2, [r3, #0]
 8001b08:	e018      	b.n	8001b3c <ESPRxDecoder+0x1074>
			}
			else if(Data_bufferptr==82)
 8001b0a:	4b62      	ldr	r3, [pc, #392]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b52      	cmp	r3, #82	; 0x52
 8001b10:	d114      	bne.n	8001b3c <ESPRxDecoder+0x1074>
			{
				Uart_rx_buffer[63] = DecToASCIIFun(Rxwifi_data);
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f000 f9d7 	bl	8001ec8 <DecToASCIIFun>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	4b5e      	ldr	r3, [pc, #376]	; (8001c98 <ESPRxDecoder+0x11d0>)
 8001b20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
				Data_bufferptr=0;
 8001b24:	4b5b      	ldr	r3, [pc, #364]	; (8001c94 <ESPRxDecoder+0x11cc>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	701a      	strb	r2, [r3, #0]
				RefreshBlockInfo = 0;
 8001b2a:	4b5c      	ldr	r3, [pc, #368]	; (8001c9c <ESPRxDecoder+0x11d4>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	701a      	strb	r2, [r3, #0]
				RxCompleteU2C1WIFI=1;
 8001b30:	4b5b      	ldr	r3, [pc, #364]	; (8001ca0 <ESPRxDecoder+0x11d8>)
 8001b32:	2201      	movs	r2, #1
 8001b34:	701a      	strb	r2, [r3, #0]
				Updatetimeinfo=1;
 8001b36:	4b5b      	ldr	r3, [pc, #364]	; (8001ca4 <ESPRxDecoder+0x11dc>)
 8001b38:	2201      	movs	r2, #1
 8001b3a:	701a      	strb	r2, [r3, #0]
			}


		   if(Valid_DataWifi1)
 8001b3c:	4b5a      	ldr	r3, [pc, #360]	; (8001ca8 <ESPRxDecoder+0x11e0>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	f000 809b 	beq.w	8001c7c <ESPRxDecoder+0x11b4>
		   {
			 if((Rxwifi_data=='U')&&(bufferptr==0))
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	2b55      	cmp	r3, #85	; 0x55
 8001b4a:	d107      	bne.n	8001b5c <ESPRxDecoder+0x1094>
 8001b4c:	4b57      	ldr	r3, [pc, #348]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d103      	bne.n	8001b5c <ESPRxDecoder+0x1094>
			 {
			 	bufferptr=1;
 8001b54:	4b55      	ldr	r3, [pc, #340]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	701a      	strb	r2, [r3, #0]
 8001b5a:	e040      	b.n	8001bde <ESPRxDecoder+0x1116>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 8001b5c:	79fb      	ldrb	r3, [r7, #7]
 8001b5e:	2b6e      	cmp	r3, #110	; 0x6e
 8001b60:	d107      	bne.n	8001b72 <ESPRxDecoder+0x10aa>
 8001b62:	4b52      	ldr	r3, [pc, #328]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d103      	bne.n	8001b72 <ESPRxDecoder+0x10aa>
			 {
			 	bufferptr=2;
 8001b6a:	4b50      	ldr	r3, [pc, #320]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001b6c:	2202      	movs	r2, #2
 8001b6e:	701a      	strb	r2, [r3, #0]
 8001b70:	e035      	b.n	8001bde <ESPRxDecoder+0x1116>
			 }
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	2b6c      	cmp	r3, #108	; 0x6c
 8001b76:	d107      	bne.n	8001b88 <ESPRxDecoder+0x10c0>
 8001b78:	4b4c      	ldr	r3, [pc, #304]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d103      	bne.n	8001b88 <ESPRxDecoder+0x10c0>
			 {
			    bufferptr=3;
 8001b80:	4b4a      	ldr	r3, [pc, #296]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001b82:	2203      	movs	r2, #3
 8001b84:	701a      	strb	r2, [r3, #0]
 8001b86:	e02a      	b.n	8001bde <ESPRxDecoder+0x1116>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	2b69      	cmp	r3, #105	; 0x69
 8001b8c:	d107      	bne.n	8001b9e <ESPRxDecoder+0x10d6>
 8001b8e:	4b47      	ldr	r3, [pc, #284]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b03      	cmp	r3, #3
 8001b94:	d103      	bne.n	8001b9e <ESPRxDecoder+0x10d6>
			 {
			    bufferptr=4;
 8001b96:	4b45      	ldr	r3, [pc, #276]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001b98:	2204      	movs	r2, #4
 8001b9a:	701a      	strb	r2, [r3, #0]
 8001b9c:	e01f      	b.n	8001bde <ESPRxDecoder+0x1116>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	2b6e      	cmp	r3, #110	; 0x6e
 8001ba2:	d107      	bne.n	8001bb4 <ESPRxDecoder+0x10ec>
 8001ba4:	4b41      	ldr	r3, [pc, #260]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	2b04      	cmp	r3, #4
 8001baa:	d103      	bne.n	8001bb4 <ESPRxDecoder+0x10ec>
			 {
			    bufferptr=5;
 8001bac:	4b3f      	ldr	r3, [pc, #252]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001bae:	2205      	movs	r2, #5
 8001bb0:	701a      	strb	r2, [r3, #0]
 8001bb2:	e014      	b.n	8001bde <ESPRxDecoder+0x1116>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 8001bb4:	79fb      	ldrb	r3, [r7, #7]
 8001bb6:	2b6b      	cmp	r3, #107	; 0x6b
 8001bb8:	d111      	bne.n	8001bde <ESPRxDecoder+0x1116>
 8001bba:	4b3c      	ldr	r3, [pc, #240]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2b05      	cmp	r3, #5
 8001bc0:	d10d      	bne.n	8001bde <ESPRxDecoder+0x1116>
			 {
			    bufferptr=0;
 8001bc2:	4b3a      	ldr	r3, [pc, #232]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001bcc:	4b38      	ldr	r3, [pc, #224]	; (8001cb0 <ESPRxDecoder+0x11e8>)
 8001bce:	2266      	movs	r2, #102	; 0x66
 8001bd0:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 8001bd2:	4b38      	ldr	r3, [pc, #224]	; (8001cb4 <ESPRxDecoder+0x11ec>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001bd8:	4b33      	ldr	r3, [pc, #204]	; (8001ca8 <ESPRxDecoder+0x11e0>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	701a      	strb	r2, [r3, #0]
				//RxCompleteU2C1WIFI=1;			  /*receive complete*/
			 }
			 if((Rxwifi_data=='C')&&(bufferptr==0))
 8001bde:	79fb      	ldrb	r3, [r7, #7]
 8001be0:	2b43      	cmp	r3, #67	; 0x43
 8001be2:	d107      	bne.n	8001bf4 <ESPRxDecoder+0x112c>
 8001be4:	4b31      	ldr	r3, [pc, #196]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d103      	bne.n	8001bf4 <ESPRxDecoder+0x112c>
			 {
			 	bufferptr=1;
 8001bec:	4b2f      	ldr	r3, [pc, #188]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001bee:	2201      	movs	r2, #1
 8001bf0:	701a      	strb	r2, [r3, #0]
 8001bf2:	e0fd      	b.n	8001df0 <ESPRxDecoder+0x1328>
			 }
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
 8001bf6:	2b4c      	cmp	r3, #76	; 0x4c
 8001bf8:	d107      	bne.n	8001c0a <ESPRxDecoder+0x1142>
 8001bfa:	4b2c      	ldr	r3, [pc, #176]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d103      	bne.n	8001c0a <ESPRxDecoder+0x1142>
			 {
			 	bufferptr=2;
 8001c02:	4b2a      	ldr	r3, [pc, #168]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001c04:	2202      	movs	r2, #2
 8001c06:	701a      	strb	r2, [r3, #0]
 8001c08:	e0f2      	b.n	8001df0 <ESPRxDecoder+0x1328>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 8001c0a:	79fb      	ldrb	r3, [r7, #7]
 8001c0c:	2b4f      	cmp	r3, #79	; 0x4f
 8001c0e:	d107      	bne.n	8001c20 <ESPRxDecoder+0x1158>
 8001c10:	4b26      	ldr	r3, [pc, #152]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d103      	bne.n	8001c20 <ESPRxDecoder+0x1158>
			 {
			    bufferptr=3;
 8001c18:	4b24      	ldr	r3, [pc, #144]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001c1a:	2203      	movs	r2, #3
 8001c1c:	701a      	strb	r2, [r3, #0]
 8001c1e:	e0e7      	b.n	8001df0 <ESPRxDecoder+0x1328>
			 }
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 8001c20:	79fb      	ldrb	r3, [r7, #7]
 8001c22:	2b53      	cmp	r3, #83	; 0x53
 8001c24:	d107      	bne.n	8001c36 <ESPRxDecoder+0x116e>
 8001c26:	4b21      	ldr	r3, [pc, #132]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	2b03      	cmp	r3, #3
 8001c2c:	d103      	bne.n	8001c36 <ESPRxDecoder+0x116e>
			 {
			    bufferptr=4;
 8001c2e:	4b1f      	ldr	r3, [pc, #124]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001c30:	2204      	movs	r2, #4
 8001c32:	701a      	strb	r2, [r3, #0]
 8001c34:	e0dc      	b.n	8001df0 <ESPRxDecoder+0x1328>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	2b45      	cmp	r3, #69	; 0x45
 8001c3a:	d107      	bne.n	8001c4c <ESPRxDecoder+0x1184>
 8001c3c:	4b1b      	ldr	r3, [pc, #108]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	2b04      	cmp	r3, #4
 8001c42:	d103      	bne.n	8001c4c <ESPRxDecoder+0x1184>
			 {
			    bufferptr=5;
 8001c44:	4b19      	ldr	r3, [pc, #100]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001c46:	2205      	movs	r2, #5
 8001c48:	701a      	strb	r2, [r3, #0]
 8001c4a:	e0d1      	b.n	8001df0 <ESPRxDecoder+0x1328>
			 }
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	2b44      	cmp	r3, #68	; 0x44
 8001c50:	f040 8122 	bne.w	8001e98 <ESPRxDecoder+0x13d0>
 8001c54:	4b15      	ldr	r3, [pc, #84]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	2b05      	cmp	r3, #5
 8001c5a:	f040 811d 	bne.w	8001e98 <ESPRxDecoder+0x13d0>
			 {
			    bufferptr=0;
 8001c5e:	4b13      	ldr	r3, [pc, #76]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001c64:	2300      	movs	r3, #0
 8001c66:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001c68:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <ESPRxDecoder+0x11e8>)
 8001c6a:	2266      	movs	r2, #102	; 0x66
 8001c6c:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 8001c6e:	4b11      	ldr	r3, [pc, #68]	; (8001cb4 <ESPRxDecoder+0x11ec>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001c74:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <ESPRxDecoder+0x11e0>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	701a      	strb	r2, [r3, #0]
					wifi_command=102;}
				Valid_DataWifi1=0;
				//RxCompleteU2C1WIFI=0;   /*Wrong receive*/
			 }
			}
		break;
 8001c7a:	e10d      	b.n	8001e98 <ESPRxDecoder+0x13d0>
			  if((Rxwifi_data=='U')&&(bufferptr==0))
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	2b55      	cmp	r3, #85	; 0x55
 8001c80:	d11a      	bne.n	8001cb8 <ESPRxDecoder+0x11f0>
 8001c82:	4b0a      	ldr	r3, [pc, #40]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d116      	bne.n	8001cb8 <ESPRxDecoder+0x11f0>
			 	bufferptr=1;
 8001c8a:	4b08      	ldr	r3, [pc, #32]	; (8001cac <ESPRxDecoder+0x11e4>)
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	701a      	strb	r2, [r3, #0]
 8001c90:	e053      	b.n	8001d3a <ESPRxDecoder+0x1272>
 8001c92:	bf00      	nop
 8001c94:	200000ea 	.word	0x200000ea
 8001c98:	200000a4 	.word	0x200000a4
 8001c9c:	20000bde 	.word	0x20000bde
 8001ca0:	200000ef 	.word	0x200000ef
 8001ca4:	200000ee 	.word	0x200000ee
 8001ca8:	200000f0 	.word	0x200000f0
 8001cac:	20000bd4 	.word	0x20000bd4
 8001cb0:	20000a0d 	.word	0x20000a0d
 8001cb4:	200000ed 	.word	0x200000ed
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	2b6e      	cmp	r3, #110	; 0x6e
 8001cbc:	d107      	bne.n	8001cce <ESPRxDecoder+0x1206>
 8001cbe:	4b7b      	ldr	r3, [pc, #492]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d103      	bne.n	8001cce <ESPRxDecoder+0x1206>
			 	bufferptr=2;
 8001cc6:	4b79      	ldr	r3, [pc, #484]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001cc8:	2202      	movs	r2, #2
 8001cca:	701a      	strb	r2, [r3, #0]
 8001ccc:	e035      	b.n	8001d3a <ESPRxDecoder+0x1272>
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	2b6c      	cmp	r3, #108	; 0x6c
 8001cd2:	d107      	bne.n	8001ce4 <ESPRxDecoder+0x121c>
 8001cd4:	4b75      	ldr	r3, [pc, #468]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d103      	bne.n	8001ce4 <ESPRxDecoder+0x121c>
			    bufferptr=3;
 8001cdc:	4b73      	ldr	r3, [pc, #460]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001cde:	2203      	movs	r2, #3
 8001ce0:	701a      	strb	r2, [r3, #0]
 8001ce2:	e02a      	b.n	8001d3a <ESPRxDecoder+0x1272>
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	2b69      	cmp	r3, #105	; 0x69
 8001ce8:	d107      	bne.n	8001cfa <ESPRxDecoder+0x1232>
 8001cea:	4b70      	ldr	r3, [pc, #448]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	2b03      	cmp	r3, #3
 8001cf0:	d103      	bne.n	8001cfa <ESPRxDecoder+0x1232>
			    bufferptr=4;
 8001cf2:	4b6e      	ldr	r3, [pc, #440]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001cf4:	2204      	movs	r2, #4
 8001cf6:	701a      	strb	r2, [r3, #0]
 8001cf8:	e01f      	b.n	8001d3a <ESPRxDecoder+0x1272>
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	2b6e      	cmp	r3, #110	; 0x6e
 8001cfe:	d107      	bne.n	8001d10 <ESPRxDecoder+0x1248>
 8001d00:	4b6a      	ldr	r3, [pc, #424]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	2b04      	cmp	r3, #4
 8001d06:	d103      	bne.n	8001d10 <ESPRxDecoder+0x1248>
			    bufferptr=5;
 8001d08:	4b68      	ldr	r3, [pc, #416]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001d0a:	2205      	movs	r2, #5
 8001d0c:	701a      	strb	r2, [r3, #0]
 8001d0e:	e014      	b.n	8001d3a <ESPRxDecoder+0x1272>
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	2b6b      	cmp	r3, #107	; 0x6b
 8001d14:	d111      	bne.n	8001d3a <ESPRxDecoder+0x1272>
 8001d16:	4b65      	ldr	r3, [pc, #404]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	2b05      	cmp	r3, #5
 8001d1c:	d10d      	bne.n	8001d3a <ESPRxDecoder+0x1272>
			    bufferptr=0;
 8001d1e:	4b63      	ldr	r3, [pc, #396]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001d24:	2300      	movs	r3, #0
 8001d26:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001d28:	4b61      	ldr	r3, [pc, #388]	; (8001eb0 <ESPRxDecoder+0x13e8>)
 8001d2a:	2266      	movs	r2, #102	; 0x66
 8001d2c:	701a      	strb	r2, [r3, #0]
				Error_Close=0;
 8001d2e:	4b61      	ldr	r3, [pc, #388]	; (8001eb4 <ESPRxDecoder+0x13ec>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001d34:	4b60      	ldr	r3, [pc, #384]	; (8001eb8 <ESPRxDecoder+0x13f0>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	701a      	strb	r2, [r3, #0]
			   if((Rxwifi_data=='C')&&(bufferptr==0))
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	2b43      	cmp	r3, #67	; 0x43
 8001d3e:	d107      	bne.n	8001d50 <ESPRxDecoder+0x1288>
 8001d40:	4b5a      	ldr	r3, [pc, #360]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d103      	bne.n	8001d50 <ESPRxDecoder+0x1288>
			 	bufferptr=1;
 8001d48:	4b58      	ldr	r3, [pc, #352]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	701a      	strb	r2, [r3, #0]
 8001d4e:	e04f      	b.n	8001df0 <ESPRxDecoder+0x1328>
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	2b4c      	cmp	r3, #76	; 0x4c
 8001d54:	d107      	bne.n	8001d66 <ESPRxDecoder+0x129e>
 8001d56:	4b55      	ldr	r3, [pc, #340]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d103      	bne.n	8001d66 <ESPRxDecoder+0x129e>
			 	bufferptr=2;
 8001d5e:	4b53      	ldr	r3, [pc, #332]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001d60:	2202      	movs	r2, #2
 8001d62:	701a      	strb	r2, [r3, #0]
 8001d64:	e044      	b.n	8001df0 <ESPRxDecoder+0x1328>
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	2b4f      	cmp	r3, #79	; 0x4f
 8001d6a:	d107      	bne.n	8001d7c <ESPRxDecoder+0x12b4>
 8001d6c:	4b4f      	ldr	r3, [pc, #316]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d103      	bne.n	8001d7c <ESPRxDecoder+0x12b4>
			    bufferptr=3;
 8001d74:	4b4d      	ldr	r3, [pc, #308]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001d76:	2203      	movs	r2, #3
 8001d78:	701a      	strb	r2, [r3, #0]
 8001d7a:	e039      	b.n	8001df0 <ESPRxDecoder+0x1328>
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	2b53      	cmp	r3, #83	; 0x53
 8001d80:	d107      	bne.n	8001d92 <ESPRxDecoder+0x12ca>
 8001d82:	4b4a      	ldr	r3, [pc, #296]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	2b03      	cmp	r3, #3
 8001d88:	d103      	bne.n	8001d92 <ESPRxDecoder+0x12ca>
			    bufferptr=4;
 8001d8a:	4b48      	ldr	r3, [pc, #288]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001d8c:	2204      	movs	r2, #4
 8001d8e:	701a      	strb	r2, [r3, #0]
 8001d90:	e02e      	b.n	8001df0 <ESPRxDecoder+0x1328>
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	2b45      	cmp	r3, #69	; 0x45
 8001d96:	d107      	bne.n	8001da8 <ESPRxDecoder+0x12e0>
 8001d98:	4b44      	ldr	r3, [pc, #272]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	2b04      	cmp	r3, #4
 8001d9e:	d103      	bne.n	8001da8 <ESPRxDecoder+0x12e0>
			    bufferptr=5;
 8001da0:	4b42      	ldr	r3, [pc, #264]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001da2:	2205      	movs	r2, #5
 8001da4:	701a      	strb	r2, [r3, #0]
 8001da6:	e023      	b.n	8001df0 <ESPRxDecoder+0x1328>
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	2b44      	cmp	r3, #68	; 0x44
 8001dac:	d174      	bne.n	8001e98 <ESPRxDecoder+0x13d0>
 8001dae:	4b3f      	ldr	r3, [pc, #252]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	2b05      	cmp	r3, #5
 8001db4:	d170      	bne.n	8001e98 <ESPRxDecoder+0x13d0>
			    bufferptr=0;
 8001db6:	4b3d      	ldr	r3, [pc, #244]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	71bb      	strb	r3, [r7, #6]
				if(++Error_Close>3){wifi_command=10;Error_Close=0;}
 8001dc0:	4b3c      	ldr	r3, [pc, #240]	; (8001eb4 <ESPRxDecoder+0x13ec>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	4b3a      	ldr	r3, [pc, #232]	; (8001eb4 <ESPRxDecoder+0x13ec>)
 8001dca:	701a      	strb	r2, [r3, #0]
 8001dcc:	4b39      	ldr	r3, [pc, #228]	; (8001eb4 <ESPRxDecoder+0x13ec>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b03      	cmp	r3, #3
 8001dd2:	d906      	bls.n	8001de2 <ESPRxDecoder+0x131a>
 8001dd4:	4b36      	ldr	r3, [pc, #216]	; (8001eb0 <ESPRxDecoder+0x13e8>)
 8001dd6:	220a      	movs	r2, #10
 8001dd8:	701a      	strb	r2, [r3, #0]
 8001dda:	4b36      	ldr	r3, [pc, #216]	; (8001eb4 <ESPRxDecoder+0x13ec>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	701a      	strb	r2, [r3, #0]
 8001de0:	e002      	b.n	8001de8 <ESPRxDecoder+0x1320>
					wifi_command=102;}
 8001de2:	4b33      	ldr	r3, [pc, #204]	; (8001eb0 <ESPRxDecoder+0x13e8>)
 8001de4:	2266      	movs	r2, #102	; 0x66
 8001de6:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001de8:	4b33      	ldr	r3, [pc, #204]	; (8001eb8 <ESPRxDecoder+0x13f0>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	701a      	strb	r2, [r3, #0]
		break;
 8001dee:	e053      	b.n	8001e98 <ESPRxDecoder+0x13d0>
 8001df0:	e052      	b.n	8001e98 <ESPRxDecoder+0x13d0>
		case 8:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8001df2:	79fb      	ldrb	r3, [r7, #7]
 8001df4:	2b4f      	cmp	r3, #79	; 0x4f
 8001df6:	d107      	bne.n	8001e08 <ESPRxDecoder+0x1340>
 8001df8:	4b2c      	ldr	r3, [pc, #176]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d103      	bne.n	8001e08 <ESPRxDecoder+0x1340>
			 {
			 	bufferptr=1;
 8001e00:	4b2a      	ldr	r3, [pc, #168]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001e02:	2201      	movs	r2, #1
 8001e04:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=20;
			 }
		break;
 8001e06:	e049      	b.n	8001e9c <ESPRxDecoder+0x13d4>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	2b4b      	cmp	r3, #75	; 0x4b
 8001e0c:	d146      	bne.n	8001e9c <ESPRxDecoder+0x13d4>
 8001e0e:	4b27      	ldr	r3, [pc, #156]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d142      	bne.n	8001e9c <ESPRxDecoder+0x13d4>
			 	bufferptr=0;
 8001e16:	4b25      	ldr	r3, [pc, #148]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	71bb      	strb	r3, [r7, #6]
				wifi_command=20;
 8001e20:	4b23      	ldr	r3, [pc, #140]	; (8001eb0 <ESPRxDecoder+0x13e8>)
 8001e22:	2214      	movs	r2, #20
 8001e24:	701a      	strb	r2, [r3, #0]
		break;
 8001e26:	e039      	b.n	8001e9c <ESPRxDecoder+0x13d4>
		case 9:
			tempbuff[refinc] = Rxwifi_data;
 8001e28:	4b24      	ldr	r3, [pc, #144]	; (8001ebc <ESPRxDecoder+0x13f4>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4a24      	ldr	r2, [pc, #144]	; (8001ec0 <ESPRxDecoder+0x13f8>)
 8001e30:	79fb      	ldrb	r3, [r7, #7]
 8001e32:	5453      	strb	r3, [r2, r1]
			refinc= refinc+1;
 8001e34:	4b21      	ldr	r3, [pc, #132]	; (8001ebc <ESPRxDecoder+0x13f4>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	4b1f      	ldr	r3, [pc, #124]	; (8001ebc <ESPRxDecoder+0x13f4>)
 8001e3e:	701a      	strb	r2, [r3, #0]
			if((Rxwifi_data=='O')&&(bufferptr==0))
 8001e40:	79fb      	ldrb	r3, [r7, #7]
 8001e42:	2b4f      	cmp	r3, #79	; 0x4f
 8001e44:	d107      	bne.n	8001e56 <ESPRxDecoder+0x138e>
 8001e46:	4b19      	ldr	r3, [pc, #100]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d103      	bne.n	8001e56 <ESPRxDecoder+0x138e>
			 {
				bufferptr=1;
 8001e4e:	4b17      	ldr	r3, [pc, #92]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001e50:	2201      	movs	r2, #1
 8001e52:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
				Rxseqdecoder=0;
				ipConfimation=1;
				wifi_command=49;
			 }
		break;
 8001e54:	e024      	b.n	8001ea0 <ESPRxDecoder+0x13d8>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8001e56:	79fb      	ldrb	r3, [r7, #7]
 8001e58:	2b4b      	cmp	r3, #75	; 0x4b
 8001e5a:	d121      	bne.n	8001ea0 <ESPRxDecoder+0x13d8>
 8001e5c:	4b13      	ldr	r3, [pc, #76]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d11d      	bne.n	8001ea0 <ESPRxDecoder+0x13d8>
				bufferptr=0;
 8001e64:	4b11      	ldr	r3, [pc, #68]	; (8001eac <ESPRxDecoder+0x13e4>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	71bb      	strb	r3, [r7, #6]
				ipConfimation=1;
 8001e6e:	4b15      	ldr	r3, [pc, #84]	; (8001ec4 <ESPRxDecoder+0x13fc>)
 8001e70:	2201      	movs	r2, #1
 8001e72:	701a      	strb	r2, [r3, #0]
				wifi_command=49;
 8001e74:	4b0e      	ldr	r3, [pc, #56]	; (8001eb0 <ESPRxDecoder+0x13e8>)
 8001e76:	2231      	movs	r2, #49	; 0x31
 8001e78:	701a      	strb	r2, [r3, #0]
		break;
 8001e7a:	e011      	b.n	8001ea0 <ESPRxDecoder+0x13d8>
	   	default:
		break;
 8001e7c:	bf00      	nop
 8001e7e:	e010      	b.n	8001ea2 <ESPRxDecoder+0x13da>
		break;
 8001e80:	bf00      	nop
 8001e82:	e00e      	b.n	8001ea2 <ESPRxDecoder+0x13da>
		break;
 8001e84:	bf00      	nop
 8001e86:	e00c      	b.n	8001ea2 <ESPRxDecoder+0x13da>
		break;
 8001e88:	bf00      	nop
 8001e8a:	e00a      	b.n	8001ea2 <ESPRxDecoder+0x13da>
		break;
 8001e8c:	bf00      	nop
 8001e8e:	e008      	b.n	8001ea2 <ESPRxDecoder+0x13da>
		break;
 8001e90:	bf00      	nop
 8001e92:	e006      	b.n	8001ea2 <ESPRxDecoder+0x13da>
		break;
 8001e94:	bf00      	nop
 8001e96:	e004      	b.n	8001ea2 <ESPRxDecoder+0x13da>
		break;
 8001e98:	bf00      	nop
 8001e9a:	e002      	b.n	8001ea2 <ESPRxDecoder+0x13da>
		break;
 8001e9c:	bf00      	nop
 8001e9e:	e000      	b.n	8001ea2 <ESPRxDecoder+0x13da>
		break;
 8001ea0:	bf00      	nop
		}
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000bd4 	.word	0x20000bd4
 8001eb0:	20000a0d 	.word	0x20000a0d
 8001eb4:	200000ed 	.word	0x200000ed
 8001eb8:	200000f0 	.word	0x200000f0
 8001ebc:	200001a9 	.word	0x200001a9
 8001ec0:	20000134 	.word	0x20000134
 8001ec4:	20000198 	.word	0x20000198

08001ec8 <DecToASCIIFun>:

unsigned char DecToASCIIFun(unsigned char TempVar)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	71fb      	strb	r3, [r7, #7]
	unsigned char  ASCIIHex;
	switch(TempVar)
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
 8001ed4:	3b30      	subs	r3, #48	; 0x30
 8001ed6:	2b16      	cmp	r3, #22
 8001ed8:	d860      	bhi.n	8001f9c <DecToASCIIFun+0xd4>
 8001eda:	a201      	add	r2, pc, #4	; (adr r2, 8001ee0 <DecToASCIIFun+0x18>)
 8001edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ee0:	08001f3d 	.word	0x08001f3d
 8001ee4:	08001f43 	.word	0x08001f43
 8001ee8:	08001f49 	.word	0x08001f49
 8001eec:	08001f4f 	.word	0x08001f4f
 8001ef0:	08001f55 	.word	0x08001f55
 8001ef4:	08001f5b 	.word	0x08001f5b
 8001ef8:	08001f61 	.word	0x08001f61
 8001efc:	08001f67 	.word	0x08001f67
 8001f00:	08001f6d 	.word	0x08001f6d
 8001f04:	08001f73 	.word	0x08001f73
 8001f08:	08001f9d 	.word	0x08001f9d
 8001f0c:	08001f9d 	.word	0x08001f9d
 8001f10:	08001f9d 	.word	0x08001f9d
 8001f14:	08001f9d 	.word	0x08001f9d
 8001f18:	08001f9d 	.word	0x08001f9d
 8001f1c:	08001f9d 	.word	0x08001f9d
 8001f20:	08001f9d 	.word	0x08001f9d
 8001f24:	08001f79 	.word	0x08001f79
 8001f28:	08001f7f 	.word	0x08001f7f
 8001f2c:	08001f85 	.word	0x08001f85
 8001f30:	08001f8b 	.word	0x08001f8b
 8001f34:	08001f91 	.word	0x08001f91
 8001f38:	08001f97 	.word	0x08001f97
	{
	case 48:
			ASCIIHex = 0x00;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	73fb      	strb	r3, [r7, #15]
			break;
 8001f40:	e02c      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 49:
			ASCIIHex = 0x01;
 8001f42:	2301      	movs	r3, #1
 8001f44:	73fb      	strb	r3, [r7, #15]
			break;
 8001f46:	e029      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 50:
			ASCIIHex = 0x02;
 8001f48:	2302      	movs	r3, #2
 8001f4a:	73fb      	strb	r3, [r7, #15]
			break;
 8001f4c:	e026      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 51:
			ASCIIHex = 0x03;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	73fb      	strb	r3, [r7, #15]
			break;
 8001f52:	e023      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 52:
			ASCIIHex = 0x04;
 8001f54:	2304      	movs	r3, #4
 8001f56:	73fb      	strb	r3, [r7, #15]
			break;
 8001f58:	e020      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 53:
			ASCIIHex = 0x05;
 8001f5a:	2305      	movs	r3, #5
 8001f5c:	73fb      	strb	r3, [r7, #15]
			break;
 8001f5e:	e01d      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 54:
			ASCIIHex = 0x06;
 8001f60:	2306      	movs	r3, #6
 8001f62:	73fb      	strb	r3, [r7, #15]
			break;
 8001f64:	e01a      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 55:
			ASCIIHex = 0x07;
 8001f66:	2307      	movs	r3, #7
 8001f68:	73fb      	strb	r3, [r7, #15]
			break;
 8001f6a:	e017      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 56:
			ASCIIHex = 0x08;
 8001f6c:	2308      	movs	r3, #8
 8001f6e:	73fb      	strb	r3, [r7, #15]
			break;
 8001f70:	e014      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 57:
			ASCIIHex = 0x09;
 8001f72:	2309      	movs	r3, #9
 8001f74:	73fb      	strb	r3, [r7, #15]
			break;
 8001f76:	e011      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 65:
			ASCIIHex = 0x0A;
 8001f78:	230a      	movs	r3, #10
 8001f7a:	73fb      	strb	r3, [r7, #15]
			break;
 8001f7c:	e00e      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 66:
			ASCIIHex = 0x0B;
 8001f7e:	230b      	movs	r3, #11
 8001f80:	73fb      	strb	r3, [r7, #15]
			break;
 8001f82:	e00b      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 67:
			ASCIIHex = 0x0C;
 8001f84:	230c      	movs	r3, #12
 8001f86:	73fb      	strb	r3, [r7, #15]
			break;
 8001f88:	e008      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 68:
			ASCIIHex = 0x0D;
 8001f8a:	230d      	movs	r3, #13
 8001f8c:	73fb      	strb	r3, [r7, #15]
			break;
 8001f8e:	e005      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 69:
			ASCIIHex = 0x0E;
 8001f90:	230e      	movs	r3, #14
 8001f92:	73fb      	strb	r3, [r7, #15]
			break;
 8001f94:	e002      	b.n	8001f9c <DecToASCIIFun+0xd4>
	case 70:
			ASCIIHex = 0x0F;
 8001f96:	230f      	movs	r3, #15
 8001f98:	73fb      	strb	r3, [r7, #15]
			break;
 8001f9a:	bf00      	nop
	}
	return (ASCIIHex);
 8001f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3714      	adds	r7, #20
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop

08001fac <HAL_GPIO_EXTI_Callback>:
uint8_t ProductionInput1,ProductionInput2;
uint8_t ProductionInputFallingEdge1,ProductionInputFallingEdge2;
uint16_t GPIO_Pin_Value1,GPIO_Pin_Value2;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	80fb      	strh	r3, [r7, #6]

  if(GPIO_Pin == ProductionInput1_Pin)
 8001fb6:	88fb      	ldrh	r3, [r7, #6]
 8001fb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fbc:	d10f      	bne.n	8001fde <HAL_GPIO_EXTI_Callback+0x32>
  {
	  ++ProductionInput1;
 8001fbe:	4b16      	ldr	r3, [pc, #88]	; (8002018 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	4b14      	ldr	r3, [pc, #80]	; (8002018 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001fc8:	701a      	strb	r2, [r3, #0]
	  ProductionInputFallingEdge1 = 1;
 8001fca:	4b14      	ldr	r3, [pc, #80]	; (800201c <HAL_GPIO_EXTI_Callback+0x70>)
 8001fcc:	2201      	movs	r2, #1
 8001fce:	701a      	strb	r2, [r3, #0]
	  ProductionInputFallingEdge2 = 0;
 8001fd0:	4b13      	ldr	r3, [pc, #76]	; (8002020 <HAL_GPIO_EXTI_Callback+0x74>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	701a      	strb	r2, [r3, #0]
	  GPIO_Pin_Value1 = GPIO_Pin;
 8001fd6:	4a13      	ldr	r2, [pc, #76]	; (8002024 <HAL_GPIO_EXTI_Callback+0x78>)
 8001fd8:	88fb      	ldrh	r3, [r7, #6]
 8001fda:	8013      	strh	r3, [r2, #0]
		  ProductionInputFallingEdge1= 0;
		  ProductionInputFallingEdge2= 1;
		  GPIO_Pin_Value2 = GPIO_Pin;
	  }
  }
}
 8001fdc:	e016      	b.n	800200c <HAL_GPIO_EXTI_Callback+0x60>
  else if(GPIO_Pin == ProductionInput2_Pin)
 8001fde:	88fb      	ldrh	r3, [r7, #6]
 8001fe0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fe4:	d112      	bne.n	800200c <HAL_GPIO_EXTI_Callback+0x60>
	  ++ProductionInput2;
 8001fe6:	4b10      	ldr	r3, [pc, #64]	; (8002028 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	3301      	adds	r3, #1
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001ff0:	701a      	strb	r2, [r3, #0]
	  if(ProductionInputFallingEdge1==1){
 8001ff2:	4b0a      	ldr	r3, [pc, #40]	; (800201c <HAL_GPIO_EXTI_Callback+0x70>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d108      	bne.n	800200c <HAL_GPIO_EXTI_Callback+0x60>
		  ProductionInputFallingEdge1= 0;
 8001ffa:	4b08      	ldr	r3, [pc, #32]	; (800201c <HAL_GPIO_EXTI_Callback+0x70>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	701a      	strb	r2, [r3, #0]
		  ProductionInputFallingEdge2= 1;
 8002000:	4b07      	ldr	r3, [pc, #28]	; (8002020 <HAL_GPIO_EXTI_Callback+0x74>)
 8002002:	2201      	movs	r2, #1
 8002004:	701a      	strb	r2, [r3, #0]
		  GPIO_Pin_Value2 = GPIO_Pin;
 8002006:	4a09      	ldr	r2, [pc, #36]	; (800202c <HAL_GPIO_EXTI_Callback+0x80>)
 8002008:	88fb      	ldrh	r3, [r7, #6]
 800200a:	8013      	strh	r3, [r2, #0]
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	2000019a 	.word	0x2000019a
 800201c:	2000019c 	.word	0x2000019c
 8002020:	2000019d 	.word	0x2000019d
 8002024:	2000019e 	.word	0x2000019e
 8002028:	2000019b 	.word	0x2000019b
 800202c:	200001a0 	.word	0x200001a0

08002030 <HAL_TIM_PeriodElapsedCallback>:
 extern uint8_t MAC_A_Prod_Input1_StartTimer;
 extern uint16_t MAC_A_Prod_Input1_CountBase;
 extern GPIO_PinState Sim_Trigger;
 
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 	if(htim == &htim7)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a2d      	ldr	r2, [pc, #180]	; (80020f0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d102      	bne.n	8002046 <HAL_TIM_PeriodElapsedCallback+0x16>
 	{
 		Flag1MS=1;
 8002040:	4b2c      	ldr	r3, [pc, #176]	; (80020f4 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002042:	2201      	movs	r2, #1
 8002044:	701a      	strb	r2, [r3, #0]
 	}
 	if(htim == &htim6)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a2b      	ldr	r2, [pc, #172]	; (80020f8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d14b      	bne.n	80020e6 <HAL_TIM_PeriodElapsedCallback+0xb6>
	{
 		Flag100milliSeconds=1;
 800204e:	4b2b      	ldr	r3, [pc, #172]	; (80020fc <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002050:	2201      	movs	r2, #1
 8002052:	701a      	strb	r2, [r3, #0]
 		if(++LocCount1S >= 10)
 8002054:	4b2a      	ldr	r3, [pc, #168]	; (8002100 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	3301      	adds	r3, #1
 800205a:	b2da      	uxtb	r2, r3
 800205c:	4b28      	ldr	r3, [pc, #160]	; (8002100 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800205e:	701a      	strb	r2, [r3, #0]
 8002060:	4b27      	ldr	r3, [pc, #156]	; (8002100 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	2b09      	cmp	r3, #9
 8002066:	d934      	bls.n	80020d2 <HAL_TIM_PeriodElapsedCallback+0xa2>
		{
			LocCount1S=0;
 8002068:	4b25      	ldr	r3, [pc, #148]	; (8002100 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800206a:	2200      	movs	r2, #0
 800206c:	701a      	strb	r2, [r3, #0]
			if(++SimCount >= 20)
 800206e:	4b25      	ldr	r3, [pc, #148]	; (8002104 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	3301      	adds	r3, #1
 8002074:	b2da      	uxtb	r2, r3
 8002076:	4b23      	ldr	r3, [pc, #140]	; (8002104 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002078:	701a      	strb	r2, [r3, #0]
 800207a:	4b22      	ldr	r3, [pc, #136]	; (8002104 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	2b13      	cmp	r3, #19
 8002080:	d906      	bls.n	8002090 <HAL_TIM_PeriodElapsedCallback+0x60>
			{
				SimCount=0;
 8002082:	4b20      	ldr	r3, [pc, #128]	; (8002104 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002084:	2200      	movs	r2, #0
 8002086:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, RELAY3_Pin);
 8002088:	2110      	movs	r1, #16
 800208a:	481f      	ldr	r0, [pc, #124]	; (8002108 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800208c:	f009 fe6a 	bl	800bd64 <HAL_GPIO_TogglePin>
				//Sim_Trigger = GPIO_PIN_RESET;
			}
			Flag1Second =1;
 8002090:	4b1e      	ldr	r3, [pc, #120]	; (800210c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002092:	2201      	movs	r2, #1
 8002094:	701a      	strb	r2, [r3, #0]
			if(commFeedbackFlag==1){
 8002096:	4b1e      	ldr	r3, [pc, #120]	; (8002110 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d109      	bne.n	80020b2 <HAL_TIM_PeriodElapsedCallback+0x82>
				commFeedbackFlag=0;
 800209e:	4b1c      	ldr	r3, [pc, #112]	; (8002110 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	701a      	strb	r2, [r3, #0]
				wifiConnection = 1;
 80020a4:	4b1b      	ldr	r3, [pc, #108]	; (8002114 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80020a6:	2201      	movs	r2, #1
 80020a8:	701a      	strb	r2, [r3, #0]
				commFeedbackcount=0;
 80020aa:	4b1b      	ldr	r3, [pc, #108]	; (8002118 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	701a      	strb	r2, [r3, #0]
 80020b0:	e00f      	b.n	80020d2 <HAL_TIM_PeriodElapsedCallback+0xa2>
			}
			else
			{
				if(++commFeedbackcount > 50){
 80020b2:	4b19      	ldr	r3, [pc, #100]	; (8002118 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	3301      	adds	r3, #1
 80020b8:	b2da      	uxtb	r2, r3
 80020ba:	4b17      	ldr	r3, [pc, #92]	; (8002118 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80020bc:	701a      	strb	r2, [r3, #0]
 80020be:	4b16      	ldr	r3, [pc, #88]	; (8002118 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	2b32      	cmp	r3, #50	; 0x32
 80020c4:	d905      	bls.n	80020d2 <HAL_TIM_PeriodElapsedCallback+0xa2>
					wifiConnection=0;
 80020c6:	4b13      	ldr	r3, [pc, #76]	; (8002114 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	701a      	strb	r2, [r3, #0]
					commFeedbackcount=81;
 80020cc:	4b12      	ldr	r3, [pc, #72]	; (8002118 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80020ce:	2251      	movs	r2, #81	; 0x51
 80020d0:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		if(MAC_A_Prod_Input1_StartTimer)
 80020d2:	4b12      	ldr	r3, [pc, #72]	; (800211c <HAL_TIM_PeriodElapsedCallback+0xec>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d005      	beq.n	80020e6 <HAL_TIM_PeriodElapsedCallback+0xb6>
		{
		   ++MAC_A_Prod_Input1_CountBase;
 80020da:	4b11      	ldr	r3, [pc, #68]	; (8002120 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80020dc:	881b      	ldrh	r3, [r3, #0]
 80020de:	3301      	adds	r3, #1
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80020e4:	801a      	strh	r2, [r3, #0]
		}
	}
 }
 80020e6:	bf00      	nop
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	200006c8 	.word	0x200006c8
 80020f4:	200001a2 	.word	0x200001a2
 80020f8:	2000067c 	.word	0x2000067c
 80020fc:	200001a4 	.word	0x200001a4
 8002100:	200001a6 	.word	0x200001a6
 8002104:	200001a5 	.word	0x200001a5
 8002108:	48000800 	.word	0x48000800
 800210c:	200001a3 	.word	0x200001a3
 8002110:	20000111 	.word	0x20000111
 8002114:	200001a7 	.word	0x200001a7
 8002118:	200001a8 	.word	0x200001a8
 800211c:	20000753 	.word	0x20000753
 8002120:	20000754 	.word	0x20000754

08002124 <HAL_UART_RxCpltCallback>:
extern void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder);
void DwinFrameDecode(uint8_t Dwindatarx);


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
	if(huart == &hlpuart1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	4a3e      	ldr	r2, [pc, #248]	; (8002228 <HAL_UART_RxCpltCallback+0x104>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d10c      	bne.n	800214e <HAL_UART_RxCpltCallback+0x2a>
	{
		ESPRxDecoder(rxTempBuff[0],Rxseqdecoder);
 8002134:	4b3d      	ldr	r3, [pc, #244]	; (800222c <HAL_UART_RxCpltCallback+0x108>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	4a3d      	ldr	r2, [pc, #244]	; (8002230 <HAL_UART_RxCpltCallback+0x10c>)
 800213a:	7812      	ldrb	r2, [r2, #0]
 800213c:	4611      	mov	r1, r2
 800213e:	4618      	mov	r0, r3
 8002140:	f7fe fcc2 	bl	8000ac8 <ESPRxDecoder>

		HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 8002144:	2201      	movs	r2, #1
 8002146:	4939      	ldr	r1, [pc, #228]	; (800222c <HAL_UART_RxCpltCallback+0x108>)
 8002148:	4837      	ldr	r0, [pc, #220]	; (8002228 <HAL_UART_RxCpltCallback+0x104>)
 800214a:	f00d fa67 	bl	800f61c <HAL_UART_Receive_IT>
	}

	if(huart == &huart1)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a38      	ldr	r2, [pc, #224]	; (8002234 <HAL_UART_RxCpltCallback+0x110>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d141      	bne.n	80021da <HAL_UART_RxCpltCallback+0xb6>
	{
		if((u8rxbuf[0]==1)&&(u8rxbuf[1]==3)&&(u8rxbuf[2]==8))
 8002156:	4b38      	ldr	r3, [pc, #224]	; (8002238 <HAL_UART_RxCpltCallback+0x114>)
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	2b01      	cmp	r3, #1
 800215c:	d11c      	bne.n	8002198 <HAL_UART_RxCpltCallback+0x74>
 800215e:	4b36      	ldr	r3, [pc, #216]	; (8002238 <HAL_UART_RxCpltCallback+0x114>)
 8002160:	785b      	ldrb	r3, [r3, #1]
 8002162:	2b03      	cmp	r3, #3
 8002164:	d118      	bne.n	8002198 <HAL_UART_RxCpltCallback+0x74>
 8002166:	4b34      	ldr	r3, [pc, #208]	; (8002238 <HAL_UART_RxCpltCallback+0x114>)
 8002168:	789b      	ldrb	r3, [r3, #2]
 800216a:	2b08      	cmp	r3, #8
 800216c:	d114      	bne.n	8002198 <HAL_UART_RxCpltCallback+0x74>
		{
			Dye_Temperature = (u8rxbuf[3]<<8|u8rxbuf[4]);
 800216e:	4b32      	ldr	r3, [pc, #200]	; (8002238 <HAL_UART_RxCpltCallback+0x114>)
 8002170:	78db      	ldrb	r3, [r3, #3]
 8002172:	021b      	lsls	r3, r3, #8
 8002174:	b21a      	sxth	r2, r3
 8002176:	4b30      	ldr	r3, [pc, #192]	; (8002238 <HAL_UART_RxCpltCallback+0x114>)
 8002178:	791b      	ldrb	r3, [r3, #4]
 800217a:	b21b      	sxth	r3, r3
 800217c:	4313      	orrs	r3, r2
 800217e:	b21b      	sxth	r3, r3
 8002180:	b29a      	uxth	r2, r3
 8002182:	4b2e      	ldr	r3, [pc, #184]	; (800223c <HAL_UART_RxCpltCallback+0x118>)
 8002184:	801a      	strh	r2, [r3, #0]
			Dye_Temperature = Dye_Temperature/10;
 8002186:	4b2d      	ldr	r3, [pc, #180]	; (800223c <HAL_UART_RxCpltCallback+0x118>)
 8002188:	881b      	ldrh	r3, [r3, #0]
 800218a:	4a2d      	ldr	r2, [pc, #180]	; (8002240 <HAL_UART_RxCpltCallback+0x11c>)
 800218c:	fba2 2303 	umull	r2, r3, r2, r3
 8002190:	08db      	lsrs	r3, r3, #3
 8002192:	b29a      	uxth	r2, r3
 8002194:	4b29      	ldr	r3, [pc, #164]	; (800223c <HAL_UART_RxCpltCallback+0x118>)
 8002196:	801a      	strh	r2, [r3, #0]
		}
		if((u8rxbuf[0]==2)&&(u8rxbuf[1]==3)&&(u8rxbuf[2]==8))
 8002198:	4b27      	ldr	r3, [pc, #156]	; (8002238 <HAL_UART_RxCpltCallback+0x114>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b02      	cmp	r3, #2
 800219e:	d11c      	bne.n	80021da <HAL_UART_RxCpltCallback+0xb6>
 80021a0:	4b25      	ldr	r3, [pc, #148]	; (8002238 <HAL_UART_RxCpltCallback+0x114>)
 80021a2:	785b      	ldrb	r3, [r3, #1]
 80021a4:	2b03      	cmp	r3, #3
 80021a6:	d118      	bne.n	80021da <HAL_UART_RxCpltCallback+0xb6>
 80021a8:	4b23      	ldr	r3, [pc, #140]	; (8002238 <HAL_UART_RxCpltCallback+0x114>)
 80021aa:	789b      	ldrb	r3, [r3, #2]
 80021ac:	2b08      	cmp	r3, #8
 80021ae:	d114      	bne.n	80021da <HAL_UART_RxCpltCallback+0xb6>
		{
			Connector_Temperature = (u8rxbuf[3]<<8|u8rxbuf[4]);
 80021b0:	4b21      	ldr	r3, [pc, #132]	; (8002238 <HAL_UART_RxCpltCallback+0x114>)
 80021b2:	78db      	ldrb	r3, [r3, #3]
 80021b4:	021b      	lsls	r3, r3, #8
 80021b6:	b21a      	sxth	r2, r3
 80021b8:	4b1f      	ldr	r3, [pc, #124]	; (8002238 <HAL_UART_RxCpltCallback+0x114>)
 80021ba:	791b      	ldrb	r3, [r3, #4]
 80021bc:	b21b      	sxth	r3, r3
 80021be:	4313      	orrs	r3, r2
 80021c0:	b21b      	sxth	r3, r3
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	4b1f      	ldr	r3, [pc, #124]	; (8002244 <HAL_UART_RxCpltCallback+0x120>)
 80021c6:	801a      	strh	r2, [r3, #0]
			Connector_Temperature = Connector_Temperature/10;
 80021c8:	4b1e      	ldr	r3, [pc, #120]	; (8002244 <HAL_UART_RxCpltCallback+0x120>)
 80021ca:	881b      	ldrh	r3, [r3, #0]
 80021cc:	4a1c      	ldr	r2, [pc, #112]	; (8002240 <HAL_UART_RxCpltCallback+0x11c>)
 80021ce:	fba2 2303 	umull	r2, r3, r2, r3
 80021d2:	08db      	lsrs	r3, r3, #3
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	4b1b      	ldr	r3, [pc, #108]	; (8002244 <HAL_UART_RxCpltCallback+0x120>)
 80021d8:	801a      	strh	r2, [r3, #0]
		}
	}

	if(huart == &huart2)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a1a      	ldr	r2, [pc, #104]	; (8002248 <HAL_UART_RxCpltCallback+0x124>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d11d      	bne.n	800221e <HAL_UART_RxCpltCallback+0xfa>
	{
		DwinFrameDecode(rxDwinBuff[0]);
 80021e2:	4b1a      	ldr	r3, [pc, #104]	; (800224c <HAL_UART_RxCpltCallback+0x128>)
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f000 f836 	bl	8002258 <DwinFrameDecode>
		check[trackpoint]=rxDwinBuff[0];
 80021ec:	4b18      	ldr	r3, [pc, #96]	; (8002250 <HAL_UART_RxCpltCallback+0x12c>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	461a      	mov	r2, r3
 80021f2:	4b16      	ldr	r3, [pc, #88]	; (800224c <HAL_UART_RxCpltCallback+0x128>)
 80021f4:	7819      	ldrb	r1, [r3, #0]
 80021f6:	4b17      	ldr	r3, [pc, #92]	; (8002254 <HAL_UART_RxCpltCallback+0x130>)
 80021f8:	5499      	strb	r1, [r3, r2]
		if(++trackpoint>200){trackpoint=0;}
 80021fa:	4b15      	ldr	r3, [pc, #84]	; (8002250 <HAL_UART_RxCpltCallback+0x12c>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	3301      	adds	r3, #1
 8002200:	b2da      	uxtb	r2, r3
 8002202:	4b13      	ldr	r3, [pc, #76]	; (8002250 <HAL_UART_RxCpltCallback+0x12c>)
 8002204:	701a      	strb	r2, [r3, #0]
 8002206:	4b12      	ldr	r3, [pc, #72]	; (8002250 <HAL_UART_RxCpltCallback+0x12c>)
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	2bc8      	cmp	r3, #200	; 0xc8
 800220c:	d902      	bls.n	8002214 <HAL_UART_RxCpltCallback+0xf0>
 800220e:	4b10      	ldr	r3, [pc, #64]	; (8002250 <HAL_UART_RxCpltCallback+0x12c>)
 8002210:	2200      	movs	r2, #0
 8002212:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2,rxDwinBuff,1);
 8002214:	2201      	movs	r2, #1
 8002216:	490d      	ldr	r1, [pc, #52]	; (800224c <HAL_UART_RxCpltCallback+0x128>)
 8002218:	480b      	ldr	r0, [pc, #44]	; (8002248 <HAL_UART_RxCpltCallback+0x124>)
 800221a:	f00d f9ff 	bl	800f61c <HAL_UART_Receive_IT>
	}
}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	200003dc 	.word	0x200003dc
 800222c:	20000714 	.word	0x20000714
 8002230:	20000bd5 	.word	0x20000bd5
 8002234:	20000460 	.word	0x20000460
 8002238:	20000808 	.word	0x20000808
 800223c:	200001aa 	.word	0x200001aa
 8002240:	cccccccd 	.word	0xcccccccd
 8002244:	200001ac 	.word	0x200001ac
 8002248:	200004e4 	.word	0x200004e4
 800224c:	2000071c 	.word	0x2000071c
 8002250:	20000282 	.word	0x20000282
 8002254:	200001b0 	.word	0x200001b0

08002258 <DwinFrameDecode>:

void DwinFrameDecode(uint8_t Dwindatarx){
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	71fb      	strb	r3, [r7, #7]

	switch(Dwinseq)
 8002262:	4b3f      	ldr	r3, [pc, #252]	; (8002360 <DwinFrameDecode+0x108>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	2b06      	cmp	r3, #6
 8002268:	d870      	bhi.n	800234c <DwinFrameDecode+0xf4>
 800226a:	a201      	add	r2, pc, #4	; (adr r2, 8002270 <DwinFrameDecode+0x18>)
 800226c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002270:	0800228d 	.word	0x0800228d
 8002274:	080022a3 	.word	0x080022a3
 8002278:	080022b9 	.word	0x080022b9
 800227c:	080022cb 	.word	0x080022cb
 8002280:	080022e1 	.word	0x080022e1
 8002284:	080022f7 	.word	0x080022f7
 8002288:	08002313 	.word	0x08002313
	{
		case 0:
			if(Dwindatarx == 0x5A){
 800228c:	79fb      	ldrb	r3, [r7, #7]
 800228e:	2b5a      	cmp	r3, #90	; 0x5a
 8002290:	d103      	bne.n	800229a <DwinFrameDecode+0x42>
				Dwinseq=1;
 8002292:	4b33      	ldr	r3, [pc, #204]	; (8002360 <DwinFrameDecode+0x108>)
 8002294:	2201      	movs	r2, #1
 8002296:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 8002298:	e05b      	b.n	8002352 <DwinFrameDecode+0xfa>
				Dwinseq=0;
 800229a:	4b31      	ldr	r3, [pc, #196]	; (8002360 <DwinFrameDecode+0x108>)
 800229c:	2200      	movs	r2, #0
 800229e:	701a      	strb	r2, [r3, #0]
		break;
 80022a0:	e057      	b.n	8002352 <DwinFrameDecode+0xfa>
		case 1:
			if(Dwindatarx == 0xA5){
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	2ba5      	cmp	r3, #165	; 0xa5
 80022a6:	d103      	bne.n	80022b0 <DwinFrameDecode+0x58>
				Dwinseq=2;
 80022a8:	4b2d      	ldr	r3, [pc, #180]	; (8002360 <DwinFrameDecode+0x108>)
 80022aa:	2202      	movs	r2, #2
 80022ac:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 80022ae:	e050      	b.n	8002352 <DwinFrameDecode+0xfa>
				Dwinseq=0;
 80022b0:	4b2b      	ldr	r3, [pc, #172]	; (8002360 <DwinFrameDecode+0x108>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	701a      	strb	r2, [r3, #0]
		break;
 80022b6:	e04c      	b.n	8002352 <DwinFrameDecode+0xfa>
		case 2:
			NoOfDwinRxdata = Dwindatarx-3;
 80022b8:	79fb      	ldrb	r3, [r7, #7]
 80022ba:	3b03      	subs	r3, #3
 80022bc:	b2da      	uxtb	r2, r3
 80022be:	4b29      	ldr	r3, [pc, #164]	; (8002364 <DwinFrameDecode+0x10c>)
 80022c0:	701a      	strb	r2, [r3, #0]
			Dwinseq=3;
 80022c2:	4b27      	ldr	r3, [pc, #156]	; (8002360 <DwinFrameDecode+0x108>)
 80022c4:	2203      	movs	r2, #3
 80022c6:	701a      	strb	r2, [r3, #0]
		break;
 80022c8:	e043      	b.n	8002352 <DwinFrameDecode+0xfa>
		case 3:
			if(Dwindatarx == 0x83){
 80022ca:	79fb      	ldrb	r3, [r7, #7]
 80022cc:	2b83      	cmp	r3, #131	; 0x83
 80022ce:	d103      	bne.n	80022d8 <DwinFrameDecode+0x80>
			Dwinseq=4;}
 80022d0:	4b23      	ldr	r3, [pc, #140]	; (8002360 <DwinFrameDecode+0x108>)
 80022d2:	2204      	movs	r2, #4
 80022d4:	701a      	strb	r2, [r3, #0]
			else{
				Dwinseq=0;
			}
		break;
 80022d6:	e03c      	b.n	8002352 <DwinFrameDecode+0xfa>
				Dwinseq=0;
 80022d8:	4b21      	ldr	r3, [pc, #132]	; (8002360 <DwinFrameDecode+0x108>)
 80022da:	2200      	movs	r2, #0
 80022dc:	701a      	strb	r2, [r3, #0]
		break;
 80022de:	e038      	b.n	8002352 <DwinFrameDecode+0xfa>
		case 4:
			if(Dwindatarx == 0x30){
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	2b30      	cmp	r3, #48	; 0x30
 80022e4:	d103      	bne.n	80022ee <DwinFrameDecode+0x96>
				Dwinseq=5;
 80022e6:	4b1e      	ldr	r3, [pc, #120]	; (8002360 <DwinFrameDecode+0x108>)
 80022e8:	2205      	movs	r2, #5
 80022ea:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 80022ec:	e031      	b.n	8002352 <DwinFrameDecode+0xfa>
				Dwinseq=0;
 80022ee:	4b1c      	ldr	r3, [pc, #112]	; (8002360 <DwinFrameDecode+0x108>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	701a      	strb	r2, [r3, #0]
		break;
 80022f4:	e02d      	b.n	8002352 <DwinFrameDecode+0xfa>
		case 5:
			if(Dwindatarx == 0x00){
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d106      	bne.n	800230a <DwinFrameDecode+0xb2>
				Dwinseq=6;
 80022fc:	4b18      	ldr	r3, [pc, #96]	; (8002360 <DwinFrameDecode+0x108>)
 80022fe:	2206      	movs	r2, #6
 8002300:	701a      	strb	r2, [r3, #0]
				Rx_Dwin_Data_Buff_Point=0;
 8002302:	4b19      	ldr	r3, [pc, #100]	; (8002368 <DwinFrameDecode+0x110>)
 8002304:	2200      	movs	r2, #0
 8002306:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 8002308:	e023      	b.n	8002352 <DwinFrameDecode+0xfa>
				Dwinseq=0;
 800230a:	4b15      	ldr	r3, [pc, #84]	; (8002360 <DwinFrameDecode+0x108>)
 800230c:	2200      	movs	r2, #0
 800230e:	701a      	strb	r2, [r3, #0]
		break;
 8002310:	e01f      	b.n	8002352 <DwinFrameDecode+0xfa>
		case 6:
				DwinDatabuffer[Rx_Dwin_Data_Buff_Point]=Dwindatarx;
 8002312:	4b15      	ldr	r3, [pc, #84]	; (8002368 <DwinFrameDecode+0x110>)
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	4619      	mov	r1, r3
 8002318:	4a14      	ldr	r2, [pc, #80]	; (800236c <DwinFrameDecode+0x114>)
 800231a:	79fb      	ldrb	r3, [r7, #7]
 800231c:	5453      	strb	r3, [r2, r1]
				NoOfDwinRxdata= NoOfDwinRxdata-1;
 800231e:	4b11      	ldr	r3, [pc, #68]	; (8002364 <DwinFrameDecode+0x10c>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	3b01      	subs	r3, #1
 8002324:	b2da      	uxtb	r2, r3
 8002326:	4b0f      	ldr	r3, [pc, #60]	; (8002364 <DwinFrameDecode+0x10c>)
 8002328:	701a      	strb	r2, [r3, #0]
				Rx_Dwin_Data_Buff_Point = Rx_Dwin_Data_Buff_Point+1;
 800232a:	4b0f      	ldr	r3, [pc, #60]	; (8002368 <DwinFrameDecode+0x110>)
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	3301      	adds	r3, #1
 8002330:	b2da      	uxtb	r2, r3
 8002332:	4b0d      	ldr	r3, [pc, #52]	; (8002368 <DwinFrameDecode+0x110>)
 8002334:	701a      	strb	r2, [r3, #0]
				if(NoOfDwinRxdata == 0){
 8002336:	4b0b      	ldr	r3, [pc, #44]	; (8002364 <DwinFrameDecode+0x10c>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d108      	bne.n	8002350 <DwinFrameDecode+0xf8>
					Dwinseq=0;
 800233e:	4b08      	ldr	r3, [pc, #32]	; (8002360 <DwinFrameDecode+0x108>)
 8002340:	2200      	movs	r2, #0
 8002342:	701a      	strb	r2, [r3, #0]
					Rx_Dwin_Complete=1;
 8002344:	4b0a      	ldr	r3, [pc, #40]	; (8002370 <DwinFrameDecode+0x118>)
 8002346:	2201      	movs	r2, #1
 8002348:	701a      	strb	r2, [r3, #0]
				}
		break;
 800234a:	e001      	b.n	8002350 <DwinFrameDecode+0xf8>
		default:
		break;
 800234c:	bf00      	nop
 800234e:	e000      	b.n	8002352 <DwinFrameDecode+0xfa>
		break;
 8002350:	bf00      	nop
	}
}
 8002352:	bf00      	nop
 8002354:	370c      	adds	r7, #12
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	200007fd 	.word	0x200007fd
 8002364:	20000283 	.word	0x20000283
 8002368:	20000284 	.word	0x20000284
 800236c:	20000288 	.word	0x20000288
 8002370:	20000285 	.word	0x20000285

08002374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002378:	f009 f922 	bl	800b5c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800237c:	f000 f84c 	bl	8002418 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002380:	f000 faba 	bl	80028f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002384:	f000 f936 	bl	80025f4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002388:	f000 f898 	bl	80024bc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800238c:	f000 f902 	bl	8002594 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8002390:	f000 fa44 	bl	800281c <MX_TIM6_Init>
  MX_SPI2_Init();
 8002394:	f000 f9a6 	bl	80026e4 <MX_SPI2_Init>
  MX_TIM1_Init();
 8002398:	f000 f9ec 	bl	8002774 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 800239c:	f000 f8ce 	bl	800253c <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 80023a0:	f000 f958 	bl	8002654 <MX_SPI1_Init>
  MX_TIM7_Init();
 80023a4:	f000 fa70 	bl	8002888 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 80023a8:	4814      	ldr	r0, [pc, #80]	; (80023fc <main+0x88>)
 80023aa:	f00c fc95 	bl	800ecd8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 80023ae:	4814      	ldr	r0, [pc, #80]	; (8002400 <main+0x8c>)
 80023b0:	f00c fc92 	bl	800ecd8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 80023b4:	4813      	ldr	r0, [pc, #76]	; (8002404 <main+0x90>)
 80023b6:	f00c fc43 	bl	800ec40 <HAL_TIM_Base_Start>
//  for(i=0;i<=250;i++)
//  {
//	  data[i]=i;
//  }

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80023ba:	2200      	movs	r2, #0
 80023bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023c4:	f009 fcb6 	bl	800bd34 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 80023c8:	2002      	movs	r0, #2
 80023ca:	f009 f96d 	bl	800b6a8 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80023ce:	2201      	movs	r2, #1
 80023d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023d8:	f009 fcac 	bl	800bd34 <HAL_GPIO_WritePin>
  {
	  while(1);
  }
#endif
 // HAL_UART_Transmit_IT(&huart1,data,sizeof(data));
  HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 80023dc:	2201      	movs	r2, #1
 80023de:	490a      	ldr	r1, [pc, #40]	; (8002408 <main+0x94>)
 80023e0:	480a      	ldr	r0, [pc, #40]	; (800240c <main+0x98>)
 80023e2:	f00d f91b 	bl	800f61c <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2,rxDwinBuff,1);
 80023e6:	2201      	movs	r2, #1
 80023e8:	4909      	ldr	r1, [pc, #36]	; (8002410 <main+0x9c>)
 80023ea:	480a      	ldr	r0, [pc, #40]	; (8002414 <main+0xa0>)
 80023ec:	f00d f916 	bl	800f61c <HAL_UART_Receive_IT>
  W25qxx_Init();
 80023f0:	f001 f8b6 	bl	8003560 <W25qxx_Init>
  //rtc_set_time(13,14,30);
  //rtc_set_date(2,20,2,23);
  while (1)
  {
	  cppMain();
 80023f4:	f009 f81e 	bl	800b434 <cppMain>
 80023f8:	e7fc      	b.n	80023f4 <main+0x80>
 80023fa:	bf00      	nop
 80023fc:	2000067c 	.word	0x2000067c
 8002400:	200006c8 	.word	0x200006c8
 8002404:	20000630 	.word	0x20000630
 8002408:	20000714 	.word	0x20000714
 800240c:	200003dc 	.word	0x200003dc
 8002410:	2000071c 	.word	0x2000071c
 8002414:	200004e4 	.word	0x200004e4

08002418 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b096      	sub	sp, #88	; 0x58
 800241c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800241e:	f107 0314 	add.w	r3, r7, #20
 8002422:	2244      	movs	r2, #68	; 0x44
 8002424:	2100      	movs	r1, #0
 8002426:	4618      	mov	r0, r3
 8002428:	f00e fc28 	bl	8010c7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800242c:	463b      	mov	r3, r7
 800242e:	2200      	movs	r2, #0
 8002430:	601a      	str	r2, [r3, #0]
 8002432:	605a      	str	r2, [r3, #4]
 8002434:	609a      	str	r2, [r3, #8]
 8002436:	60da      	str	r2, [r3, #12]
 8002438:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800243a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800243e:	f00a facd 	bl	800c9dc <HAL_PWREx_ControlVoltageScaling>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002448:	f000 fb6e 	bl	8002b28 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800244c:	2310      	movs	r3, #16
 800244e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002450:	2301      	movs	r3, #1
 8002452:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002454:	2300      	movs	r3, #0
 8002456:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002458:	2360      	movs	r3, #96	; 0x60
 800245a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800245c:	2302      	movs	r3, #2
 800245e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002460:	2301      	movs	r3, #1
 8002462:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002464:	2301      	movs	r3, #1
 8002466:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 86;
 8002468:	2356      	movs	r3, #86	; 0x56
 800246a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800246c:	2307      	movs	r3, #7
 800246e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002470:	2302      	movs	r3, #2
 8002472:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 8002474:	2308      	movs	r3, #8
 8002476:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002478:	f107 0314 	add.w	r3, r7, #20
 800247c:	4618      	mov	r0, r3
 800247e:	f00a fb03 	bl	800ca88 <HAL_RCC_OscConfig>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002488:	f000 fb4e 	bl	8002b28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800248c:	230f      	movs	r3, #15
 800248e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002490:	2303      	movs	r3, #3
 8002492:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002494:	2300      	movs	r3, #0
 8002496:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002498:	2300      	movs	r3, #0
 800249a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800249c:	2300      	movs	r3, #0
 800249e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80024a0:	463b      	mov	r3, r7
 80024a2:	2102      	movs	r1, #2
 80024a4:	4618      	mov	r0, r3
 80024a6:	f00a ff03 	bl	800d2b0 <HAL_RCC_ClockConfig>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80024b0:	f000 fb3a 	bl	8002b28 <Error_Handler>
  }
}
 80024b4:	bf00      	nop
 80024b6:	3758      	adds	r7, #88	; 0x58
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80024c0:	4b1b      	ldr	r3, [pc, #108]	; (8002530 <MX_I2C1_Init+0x74>)
 80024c2:	4a1c      	ldr	r2, [pc, #112]	; (8002534 <MX_I2C1_Init+0x78>)
 80024c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00A0A7FD;
 80024c6:	4b1a      	ldr	r3, [pc, #104]	; (8002530 <MX_I2C1_Init+0x74>)
 80024c8:	4a1b      	ldr	r2, [pc, #108]	; (8002538 <MX_I2C1_Init+0x7c>)
 80024ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80024cc:	4b18      	ldr	r3, [pc, #96]	; (8002530 <MX_I2C1_Init+0x74>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024d2:	4b17      	ldr	r3, [pc, #92]	; (8002530 <MX_I2C1_Init+0x74>)
 80024d4:	2201      	movs	r2, #1
 80024d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024d8:	4b15      	ldr	r3, [pc, #84]	; (8002530 <MX_I2C1_Init+0x74>)
 80024da:	2200      	movs	r2, #0
 80024dc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80024de:	4b14      	ldr	r3, [pc, #80]	; (8002530 <MX_I2C1_Init+0x74>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80024e4:	4b12      	ldr	r3, [pc, #72]	; (8002530 <MX_I2C1_Init+0x74>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024ea:	4b11      	ldr	r3, [pc, #68]	; (8002530 <MX_I2C1_Init+0x74>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024f0:	4b0f      	ldr	r3, [pc, #60]	; (8002530 <MX_I2C1_Init+0x74>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80024f6:	480e      	ldr	r0, [pc, #56]	; (8002530 <MX_I2C1_Init+0x74>)
 80024f8:	f009 fc66 	bl	800bdc8 <HAL_I2C_Init>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002502:	f000 fb11 	bl	8002b28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002506:	2100      	movs	r1, #0
 8002508:	4809      	ldr	r0, [pc, #36]	; (8002530 <MX_I2C1_Init+0x74>)
 800250a:	f00a f9c1 	bl	800c890 <HAL_I2CEx_ConfigAnalogFilter>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002514:	f000 fb08 	bl	8002b28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002518:	2100      	movs	r1, #0
 800251a:	4805      	ldr	r0, [pc, #20]	; (8002530 <MX_I2C1_Init+0x74>)
 800251c:	f00a fa03 	bl	800c926 <HAL_I2CEx_ConfigDigitalFilter>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002526:	f000 faff 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800252a:	bf00      	nop
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	20000388 	.word	0x20000388
 8002534:	40005400 	.word	0x40005400
 8002538:	00a0a7fd 	.word	0x00a0a7fd

0800253c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002540:	4b12      	ldr	r3, [pc, #72]	; (800258c <MX_LPUART1_UART_Init+0x50>)
 8002542:	4a13      	ldr	r2, [pc, #76]	; (8002590 <MX_LPUART1_UART_Init+0x54>)
 8002544:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002546:	4b11      	ldr	r3, [pc, #68]	; (800258c <MX_LPUART1_UART_Init+0x50>)
 8002548:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800254c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800254e:	4b0f      	ldr	r3, [pc, #60]	; (800258c <MX_LPUART1_UART_Init+0x50>)
 8002550:	2200      	movs	r2, #0
 8002552:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002554:	4b0d      	ldr	r3, [pc, #52]	; (800258c <MX_LPUART1_UART_Init+0x50>)
 8002556:	2200      	movs	r2, #0
 8002558:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800255a:	4b0c      	ldr	r3, [pc, #48]	; (800258c <MX_LPUART1_UART_Init+0x50>)
 800255c:	2200      	movs	r2, #0
 800255e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002560:	4b0a      	ldr	r3, [pc, #40]	; (800258c <MX_LPUART1_UART_Init+0x50>)
 8002562:	220c      	movs	r2, #12
 8002564:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002566:	4b09      	ldr	r3, [pc, #36]	; (800258c <MX_LPUART1_UART_Init+0x50>)
 8002568:	2200      	movs	r2, #0
 800256a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800256c:	4b07      	ldr	r3, [pc, #28]	; (800258c <MX_LPUART1_UART_Init+0x50>)
 800256e:	2200      	movs	r2, #0
 8002570:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002572:	4b06      	ldr	r3, [pc, #24]	; (800258c <MX_LPUART1_UART_Init+0x50>)
 8002574:	2200      	movs	r2, #0
 8002576:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002578:	4804      	ldr	r0, [pc, #16]	; (800258c <MX_LPUART1_UART_Init+0x50>)
 800257a:	f00c ff93 	bl	800f4a4 <HAL_UART_Init>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8002584:	f000 fad0 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002588:	bf00      	nop
 800258a:	bd80      	pop	{r7, pc}
 800258c:	200003dc 	.word	0x200003dc
 8002590:	40008000 	.word	0x40008000

08002594 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002598:	4b14      	ldr	r3, [pc, #80]	; (80025ec <MX_USART1_UART_Init+0x58>)
 800259a:	4a15      	ldr	r2, [pc, #84]	; (80025f0 <MX_USART1_UART_Init+0x5c>)
 800259c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800259e:	4b13      	ldr	r3, [pc, #76]	; (80025ec <MX_USART1_UART_Init+0x58>)
 80025a0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80025a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025a6:	4b11      	ldr	r3, [pc, #68]	; (80025ec <MX_USART1_UART_Init+0x58>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80025ac:	4b0f      	ldr	r3, [pc, #60]	; (80025ec <MX_USART1_UART_Init+0x58>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80025b2:	4b0e      	ldr	r3, [pc, #56]	; (80025ec <MX_USART1_UART_Init+0x58>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80025b8:	4b0c      	ldr	r3, [pc, #48]	; (80025ec <MX_USART1_UART_Init+0x58>)
 80025ba:	220c      	movs	r2, #12
 80025bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025be:	4b0b      	ldr	r3, [pc, #44]	; (80025ec <MX_USART1_UART_Init+0x58>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80025c4:	4b09      	ldr	r3, [pc, #36]	; (80025ec <MX_USART1_UART_Init+0x58>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025ca:	4b08      	ldr	r3, [pc, #32]	; (80025ec <MX_USART1_UART_Init+0x58>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025d0:	4b06      	ldr	r3, [pc, #24]	; (80025ec <MX_USART1_UART_Init+0x58>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80025d6:	4805      	ldr	r0, [pc, #20]	; (80025ec <MX_USART1_UART_Init+0x58>)
 80025d8:	f00c ff64 	bl	800f4a4 <HAL_UART_Init>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80025e2:	f000 faa1 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20000460 	.word	0x20000460
 80025f0:	40013800 	.word	0x40013800

080025f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80025f8:	4b14      	ldr	r3, [pc, #80]	; (800264c <MX_USART2_UART_Init+0x58>)
 80025fa:	4a15      	ldr	r2, [pc, #84]	; (8002650 <MX_USART2_UART_Init+0x5c>)
 80025fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80025fe:	4b13      	ldr	r3, [pc, #76]	; (800264c <MX_USART2_UART_Init+0x58>)
 8002600:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002604:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002606:	4b11      	ldr	r3, [pc, #68]	; (800264c <MX_USART2_UART_Init+0x58>)
 8002608:	2200      	movs	r2, #0
 800260a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800260c:	4b0f      	ldr	r3, [pc, #60]	; (800264c <MX_USART2_UART_Init+0x58>)
 800260e:	2200      	movs	r2, #0
 8002610:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002612:	4b0e      	ldr	r3, [pc, #56]	; (800264c <MX_USART2_UART_Init+0x58>)
 8002614:	2200      	movs	r2, #0
 8002616:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002618:	4b0c      	ldr	r3, [pc, #48]	; (800264c <MX_USART2_UART_Init+0x58>)
 800261a:	220c      	movs	r2, #12
 800261c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800261e:	4b0b      	ldr	r3, [pc, #44]	; (800264c <MX_USART2_UART_Init+0x58>)
 8002620:	2200      	movs	r2, #0
 8002622:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002624:	4b09      	ldr	r3, [pc, #36]	; (800264c <MX_USART2_UART_Init+0x58>)
 8002626:	2200      	movs	r2, #0
 8002628:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800262a:	4b08      	ldr	r3, [pc, #32]	; (800264c <MX_USART2_UART_Init+0x58>)
 800262c:	2200      	movs	r2, #0
 800262e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002630:	4b06      	ldr	r3, [pc, #24]	; (800264c <MX_USART2_UART_Init+0x58>)
 8002632:	2200      	movs	r2, #0
 8002634:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002636:	4805      	ldr	r0, [pc, #20]	; (800264c <MX_USART2_UART_Init+0x58>)
 8002638:	f00c ff34 	bl	800f4a4 <HAL_UART_Init>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002642:	f000 fa71 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002646:	bf00      	nop
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	200004e4 	.word	0x200004e4
 8002650:	40004400 	.word	0x40004400

08002654 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002658:	4b1f      	ldr	r3, [pc, #124]	; (80026d8 <MX_SPI1_Init+0x84>)
 800265a:	4a20      	ldr	r2, [pc, #128]	; (80026dc <MX_SPI1_Init+0x88>)
 800265c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800265e:	4b1e      	ldr	r3, [pc, #120]	; (80026d8 <MX_SPI1_Init+0x84>)
 8002660:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002664:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002666:	4b1c      	ldr	r3, [pc, #112]	; (80026d8 <MX_SPI1_Init+0x84>)
 8002668:	2200      	movs	r2, #0
 800266a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800266c:	4b1a      	ldr	r3, [pc, #104]	; (80026d8 <MX_SPI1_Init+0x84>)
 800266e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002672:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002674:	4b18      	ldr	r3, [pc, #96]	; (80026d8 <MX_SPI1_Init+0x84>)
 8002676:	2200      	movs	r2, #0
 8002678:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800267a:	4b17      	ldr	r3, [pc, #92]	; (80026d8 <MX_SPI1_Init+0x84>)
 800267c:	2200      	movs	r2, #0
 800267e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002680:	4b15      	ldr	r3, [pc, #84]	; (80026d8 <MX_SPI1_Init+0x84>)
 8002682:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002686:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002688:	4b13      	ldr	r3, [pc, #76]	; (80026d8 <MX_SPI1_Init+0x84>)
 800268a:	2210      	movs	r2, #16
 800268c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800268e:	4b12      	ldr	r3, [pc, #72]	; (80026d8 <MX_SPI1_Init+0x84>)
 8002690:	2200      	movs	r2, #0
 8002692:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002694:	4b10      	ldr	r3, [pc, #64]	; (80026d8 <MX_SPI1_Init+0x84>)
 8002696:	2200      	movs	r2, #0
 8002698:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800269a:	4b0f      	ldr	r3, [pc, #60]	; (80026d8 <MX_SPI1_Init+0x84>)
 800269c:	2200      	movs	r2, #0
 800269e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80026a0:	4b0d      	ldr	r3, [pc, #52]	; (80026d8 <MX_SPI1_Init+0x84>)
 80026a2:	2207      	movs	r2, #7
 80026a4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80026a6:	4b0c      	ldr	r3, [pc, #48]	; (80026d8 <MX_SPI1_Init+0x84>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80026ac:	4b0a      	ldr	r3, [pc, #40]	; (80026d8 <MX_SPI1_Init+0x84>)
 80026ae:	2208      	movs	r2, #8
 80026b0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80026b2:	4809      	ldr	r0, [pc, #36]	; (80026d8 <MX_SPI1_Init+0x84>)
 80026b4:	f00b fb5c 	bl	800dd70 <HAL_SPI_Init>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80026be:	f000 fa33 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi2);
 80026c2:	4b07      	ldr	r3, [pc, #28]	; (80026e0 <MX_SPI1_Init+0x8c>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	4b05      	ldr	r3, [pc, #20]	; (80026e0 <MX_SPI1_Init+0x8c>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80026d0:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 80026d2:	bf00      	nop
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000568 	.word	0x20000568
 80026dc:	40013000 	.word	0x40013000
 80026e0:	200005cc 	.word	0x200005cc

080026e4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80026e8:	4b1f      	ldr	r3, [pc, #124]	; (8002768 <MX_SPI2_Init+0x84>)
 80026ea:	4a20      	ldr	r2, [pc, #128]	; (800276c <MX_SPI2_Init+0x88>)
 80026ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80026ee:	4b1e      	ldr	r3, [pc, #120]	; (8002768 <MX_SPI2_Init+0x84>)
 80026f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80026f6:	4b1c      	ldr	r3, [pc, #112]	; (8002768 <MX_SPI2_Init+0x84>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80026fc:	4b1a      	ldr	r3, [pc, #104]	; (8002768 <MX_SPI2_Init+0x84>)
 80026fe:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002702:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002704:	4b18      	ldr	r3, [pc, #96]	; (8002768 <MX_SPI2_Init+0x84>)
 8002706:	2200      	movs	r2, #0
 8002708:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800270a:	4b17      	ldr	r3, [pc, #92]	; (8002768 <MX_SPI2_Init+0x84>)
 800270c:	2200      	movs	r2, #0
 800270e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002710:	4b15      	ldr	r3, [pc, #84]	; (8002768 <MX_SPI2_Init+0x84>)
 8002712:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002716:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002718:	4b13      	ldr	r3, [pc, #76]	; (8002768 <MX_SPI2_Init+0x84>)
 800271a:	2208      	movs	r2, #8
 800271c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800271e:	4b12      	ldr	r3, [pc, #72]	; (8002768 <MX_SPI2_Init+0x84>)
 8002720:	2200      	movs	r2, #0
 8002722:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002724:	4b10      	ldr	r3, [pc, #64]	; (8002768 <MX_SPI2_Init+0x84>)
 8002726:	2200      	movs	r2, #0
 8002728:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800272a:	4b0f      	ldr	r3, [pc, #60]	; (8002768 <MX_SPI2_Init+0x84>)
 800272c:	2200      	movs	r2, #0
 800272e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002730:	4b0d      	ldr	r3, [pc, #52]	; (8002768 <MX_SPI2_Init+0x84>)
 8002732:	2207      	movs	r2, #7
 8002734:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002736:	4b0c      	ldr	r3, [pc, #48]	; (8002768 <MX_SPI2_Init+0x84>)
 8002738:	2200      	movs	r2, #0
 800273a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800273c:	4b0a      	ldr	r3, [pc, #40]	; (8002768 <MX_SPI2_Init+0x84>)
 800273e:	2208      	movs	r2, #8
 8002740:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002742:	4809      	ldr	r0, [pc, #36]	; (8002768 <MX_SPI2_Init+0x84>)
 8002744:	f00b fb14 	bl	800dd70 <HAL_SPI_Init>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800274e:	f000 f9eb 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 8002752:	4b07      	ldr	r3, [pc, #28]	; (8002770 <MX_SPI2_Init+0x8c>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	4b05      	ldr	r3, [pc, #20]	; (8002770 <MX_SPI2_Init+0x8c>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002760:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI2_Init 2 */

}
 8002762:	bf00      	nop
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	200005cc 	.word	0x200005cc
 800276c:	40003800 	.word	0x40003800
 8002770:	20000568 	.word	0x20000568

08002774 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b088      	sub	sp, #32
 8002778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800277a:	f107 0310 	add.w	r3, r7, #16
 800277e:	2200      	movs	r2, #0
 8002780:	601a      	str	r2, [r3, #0]
 8002782:	605a      	str	r2, [r3, #4]
 8002784:	609a      	str	r2, [r3, #8]
 8002786:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002788:	1d3b      	adds	r3, r7, #4
 800278a:	2200      	movs	r2, #0
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	605a      	str	r2, [r3, #4]
 8002790:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002792:	4b20      	ldr	r3, [pc, #128]	; (8002814 <MX_TIM1_Init+0xa0>)
 8002794:	4a20      	ldr	r2, [pc, #128]	; (8002818 <MX_TIM1_Init+0xa4>)
 8002796:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002798:	4b1e      	ldr	r3, [pc, #120]	; (8002814 <MX_TIM1_Init+0xa0>)
 800279a:	2200      	movs	r2, #0
 800279c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800279e:	4b1d      	ldr	r3, [pc, #116]	; (8002814 <MX_TIM1_Init+0xa0>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80027a4:	4b1b      	ldr	r3, [pc, #108]	; (8002814 <MX_TIM1_Init+0xa0>)
 80027a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027aa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027ac:	4b19      	ldr	r3, [pc, #100]	; (8002814 <MX_TIM1_Init+0xa0>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80027b2:	4b18      	ldr	r3, [pc, #96]	; (8002814 <MX_TIM1_Init+0xa0>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027b8:	4b16      	ldr	r3, [pc, #88]	; (8002814 <MX_TIM1_Init+0xa0>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80027be:	4815      	ldr	r0, [pc, #84]	; (8002814 <MX_TIM1_Init+0xa0>)
 80027c0:	f00c f9e6 	bl	800eb90 <HAL_TIM_Base_Init>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80027ca:	f000 f9ad 	bl	8002b28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027d2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80027d4:	f107 0310 	add.w	r3, r7, #16
 80027d8:	4619      	mov	r1, r3
 80027da:	480e      	ldr	r0, [pc, #56]	; (8002814 <MX_TIM1_Init+0xa0>)
 80027dc:	f00c fbef 	bl	800efbe <HAL_TIM_ConfigClockSource>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80027e6:	f000 f99f 	bl	8002b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027ea:	2300      	movs	r3, #0
 80027ec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80027ee:	2300      	movs	r3, #0
 80027f0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027f2:	2300      	movs	r3, #0
 80027f4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027f6:	1d3b      	adds	r3, r7, #4
 80027f8:	4619      	mov	r1, r3
 80027fa:	4806      	ldr	r0, [pc, #24]	; (8002814 <MX_TIM1_Init+0xa0>)
 80027fc:	f00c fdce 	bl	800f39c <HAL_TIMEx_MasterConfigSynchronization>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002806:	f000 f98f 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800280a:	bf00      	nop
 800280c:	3720      	adds	r7, #32
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	20000630 	.word	0x20000630
 8002818:	40012c00 	.word	0x40012c00

0800281c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002822:	1d3b      	adds	r3, r7, #4
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	605a      	str	r2, [r3, #4]
 800282a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800282c:	4b14      	ldr	r3, [pc, #80]	; (8002880 <MX_TIM6_Init+0x64>)
 800282e:	4a15      	ldr	r2, [pc, #84]	; (8002884 <MX_TIM6_Init+0x68>)
 8002830:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 43000-1;
 8002832:	4b13      	ldr	r3, [pc, #76]	; (8002880 <MX_TIM6_Init+0x64>)
 8002834:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 8002838:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800283a:	4b11      	ldr	r3, [pc, #68]	; (8002880 <MX_TIM6_Init+0x64>)
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 8002840:	4b0f      	ldr	r3, [pc, #60]	; (8002880 <MX_TIM6_Init+0x64>)
 8002842:	2264      	movs	r2, #100	; 0x64
 8002844:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002846:	4b0e      	ldr	r3, [pc, #56]	; (8002880 <MX_TIM6_Init+0x64>)
 8002848:	2200      	movs	r2, #0
 800284a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800284c:	480c      	ldr	r0, [pc, #48]	; (8002880 <MX_TIM6_Init+0x64>)
 800284e:	f00c f99f 	bl	800eb90 <HAL_TIM_Base_Init>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002858:	f000 f966 	bl	8002b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800285c:	2300      	movs	r3, #0
 800285e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002860:	2300      	movs	r3, #0
 8002862:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002864:	1d3b      	adds	r3, r7, #4
 8002866:	4619      	mov	r1, r3
 8002868:	4805      	ldr	r0, [pc, #20]	; (8002880 <MX_TIM6_Init+0x64>)
 800286a:	f00c fd97 	bl	800f39c <HAL_TIMEx_MasterConfigSynchronization>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002874:	f000 f958 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002878:	bf00      	nop
 800287a:	3710      	adds	r7, #16
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	2000067c 	.word	0x2000067c
 8002884:	40001000 	.word	0x40001000

08002888 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800288e:	1d3b      	adds	r3, r7, #4
 8002890:	2200      	movs	r2, #0
 8002892:	601a      	str	r2, [r3, #0]
 8002894:	605a      	str	r2, [r3, #4]
 8002896:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002898:	4b15      	ldr	r3, [pc, #84]	; (80028f0 <MX_TIM7_Init+0x68>)
 800289a:	4a16      	ldr	r2, [pc, #88]	; (80028f4 <MX_TIM7_Init+0x6c>)
 800289c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 43000-1;
 800289e:	4b14      	ldr	r3, [pc, #80]	; (80028f0 <MX_TIM7_Init+0x68>)
 80028a0:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 80028a4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a6:	4b12      	ldr	r3, [pc, #72]	; (80028f0 <MX_TIM7_Init+0x68>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 80028ac:	4b10      	ldr	r3, [pc, #64]	; (80028f0 <MX_TIM7_Init+0x68>)
 80028ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80028b2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028b4:	4b0e      	ldr	r3, [pc, #56]	; (80028f0 <MX_TIM7_Init+0x68>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80028ba:	480d      	ldr	r0, [pc, #52]	; (80028f0 <MX_TIM7_Init+0x68>)
 80028bc:	f00c f968 	bl	800eb90 <HAL_TIM_Base_Init>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80028c6:	f000 f92f 	bl	8002b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028ca:	2300      	movs	r3, #0
 80028cc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028ce:	2300      	movs	r3, #0
 80028d0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80028d2:	1d3b      	adds	r3, r7, #4
 80028d4:	4619      	mov	r1, r3
 80028d6:	4806      	ldr	r0, [pc, #24]	; (80028f0 <MX_TIM7_Init+0x68>)
 80028d8:	f00c fd60 	bl	800f39c <HAL_TIMEx_MasterConfigSynchronization>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80028e2:	f000 f921 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80028e6:	bf00      	nop
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	200006c8 	.word	0x200006c8
 80028f4:	40001400 	.word	0x40001400

080028f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b08a      	sub	sp, #40	; 0x28
 80028fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028fe:	f107 0314 	add.w	r3, r7, #20
 8002902:	2200      	movs	r2, #0
 8002904:	601a      	str	r2, [r3, #0]
 8002906:	605a      	str	r2, [r3, #4]
 8002908:	609a      	str	r2, [r3, #8]
 800290a:	60da      	str	r2, [r3, #12]
 800290c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800290e:	4b82      	ldr	r3, [pc, #520]	; (8002b18 <MX_GPIO_Init+0x220>)
 8002910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002912:	4a81      	ldr	r2, [pc, #516]	; (8002b18 <MX_GPIO_Init+0x220>)
 8002914:	f043 0304 	orr.w	r3, r3, #4
 8002918:	64d3      	str	r3, [r2, #76]	; 0x4c
 800291a:	4b7f      	ldr	r3, [pc, #508]	; (8002b18 <MX_GPIO_Init+0x220>)
 800291c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800291e:	f003 0304 	and.w	r3, r3, #4
 8002922:	613b      	str	r3, [r7, #16]
 8002924:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002926:	4b7c      	ldr	r3, [pc, #496]	; (8002b18 <MX_GPIO_Init+0x220>)
 8002928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800292a:	4a7b      	ldr	r2, [pc, #492]	; (8002b18 <MX_GPIO_Init+0x220>)
 800292c:	f043 0301 	orr.w	r3, r3, #1
 8002930:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002932:	4b79      	ldr	r3, [pc, #484]	; (8002b18 <MX_GPIO_Init+0x220>)
 8002934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800293e:	4b76      	ldr	r3, [pc, #472]	; (8002b18 <MX_GPIO_Init+0x220>)
 8002940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002942:	4a75      	ldr	r2, [pc, #468]	; (8002b18 <MX_GPIO_Init+0x220>)
 8002944:	f043 0302 	orr.w	r3, r3, #2
 8002948:	64d3      	str	r3, [r2, #76]	; 0x4c
 800294a:	4b73      	ldr	r3, [pc, #460]	; (8002b18 <MX_GPIO_Init+0x220>)
 800294c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002956:	4b70      	ldr	r3, [pc, #448]	; (8002b18 <MX_GPIO_Init+0x220>)
 8002958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800295a:	4a6f      	ldr	r2, [pc, #444]	; (8002b18 <MX_GPIO_Init+0x220>)
 800295c:	f043 0308 	orr.w	r3, r3, #8
 8002960:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002962:	4b6d      	ldr	r3, [pc, #436]	; (8002b18 <MX_GPIO_Init+0x220>)
 8002964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002966:	f003 0308 	and.w	r3, r3, #8
 800296a:	607b      	str	r3, [r7, #4]
 800296c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 800296e:	2200      	movs	r2, #0
 8002970:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 8002974:	4869      	ldr	r0, [pc, #420]	; (8002b1c <MX_GPIO_Init+0x224>)
 8002976:	f009 f9dd 	bl	800bd34 <HAL_GPIO_WritePin>
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|GLCDEN_Pin|GLCDCS2_Pin
                          |GLCDRW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RELAY2_Pin|LCDRS_Pin, GPIO_PIN_RESET);
 800297a:	2200      	movs	r2, #0
 800297c:	2112      	movs	r1, #18
 800297e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002982:	f009 f9d7 	bl	800bd34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin, GPIO_PIN_RESET);
 8002986:	2200      	movs	r2, #0
 8002988:	2125      	movs	r1, #37	; 0x25
 800298a:	4865      	ldr	r0, [pc, #404]	; (8002b20 <MX_GPIO_Init+0x228>)
 800298c:	f009 f9d2 	bl	800bd34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 8002990:	2201      	movs	r2, #1
 8002992:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002996:	4862      	ldr	r0, [pc, #392]	; (8002b20 <MX_GPIO_Init+0x228>)
 8002998:	f009 f9cc 	bl	800bd34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_SET);
 800299c:	2201      	movs	r2, #1
 800299e:	2180      	movs	r1, #128	; 0x80
 80029a0:	485e      	ldr	r0, [pc, #376]	; (8002b1c <MX_GPIO_Init+0x224>)
 80029a2:	f009 f9c7 	bl	800bd34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(InputMachine_GPIO_Port, InputMachine_Pin, GPIO_PIN_SET);
 80029a6:	2201      	movs	r2, #1
 80029a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029b0:	f009 f9c0 	bl	800bd34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 80029b4:	2200      	movs	r2, #0
 80029b6:	2104      	movs	r1, #4
 80029b8:	485a      	ldr	r0, [pc, #360]	; (8002b24 <MX_GPIO_Init+0x22c>)
 80029ba:	f009 f9bb 	bl	800bd34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCDD6_Pin LCDD5_Pin LCDD4_Pin LCDD3_Pin
                           LCDD2_Pin LCDD1_Pin LCDD0_Pin RELAY3_Pin
                           RELAY4_Pin W5500_INT_Pin W5500RST_Pin */
  GPIO_InitStruct.Pin = LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 80029be:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 80029c2:	617b      	str	r3, [r7, #20]
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|W5500RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c4:	2301      	movs	r3, #1
 80029c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c8:	2300      	movs	r3, #0
 80029ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029cc:	2300      	movs	r3, #0
 80029ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029d0:	f107 0314 	add.w	r3, r7, #20
 80029d4:	4619      	mov	r1, r3
 80029d6:	4851      	ldr	r0, [pc, #324]	; (8002b1c <MX_GPIO_Init+0x224>)
 80029d8:	f009 f81a 	bl	800ba10 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY2_Pin InputMachine_Pin */
  GPIO_InitStruct.Pin = RELAY2_Pin|InputMachine_Pin;
 80029dc:	f241 0302 	movw	r3, #4098	; 0x1002
 80029e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e2:	2301      	movs	r3, #1
 80029e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ea:	2300      	movs	r3, #0
 80029ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ee:	f107 0314 	add.w	r3, r7, #20
 80029f2:	4619      	mov	r1, r3
 80029f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029f8:	f009 f80a 	bl	800ba10 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCDRS_Pin */
  GPIO_InitStruct.Pin = LCDRS_Pin;
 80029fc:	2310      	movs	r3, #16
 80029fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a00:	2301      	movs	r3, #1
 8002a02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a04:	2301      	movs	r3, #1
 8002a06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCDRS_GPIO_Port, &GPIO_InitStruct);
 8002a0c:	f107 0314 	add.w	r3, r7, #20
 8002a10:	4619      	mov	r1, r3
 8002a12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a16:	f008 fffb 	bl	800ba10 <HAL_GPIO_Init>

  /*Configure GPIO pins : _W25QXX_CS_PIN_Pin WIFIRST_Pin LCDD7_Pin */
  GPIO_InitStruct.Pin = _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin;
 8002a1a:	2325      	movs	r3, #37	; 0x25
 8002a1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a22:	2300      	movs	r3, #0
 8002a24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a26:	2300      	movs	r3, #0
 8002a28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a2a:	f107 0314 	add.w	r3, r7, #20
 8002a2e:	4619      	mov	r1, r3
 8002a30:	483b      	ldr	r0, [pc, #236]	; (8002b20 <MX_GPIO_Init+0x228>)
 8002a32:	f008 ffed 	bl	800ba10 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_CS_Pin */
  GPIO_InitStruct.Pin = W5500_CS_Pin;
 8002a36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a40:	2300      	movs	r3, #0
 8002a42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a44:	2302      	movs	r3, #2
 8002a46:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(W5500_CS_GPIO_Port, &GPIO_InitStruct);
 8002a48:	f107 0314 	add.w	r3, r7, #20
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4834      	ldr	r0, [pc, #208]	; (8002b20 <MX_GPIO_Init+0x228>)
 8002a50:	f008 ffde 	bl	800ba10 <HAL_GPIO_Init>

  /*Configure GPIO pin : InputMachine1_Pin */
  GPIO_InitStruct.Pin = InputMachine1_Pin;
 8002a54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(InputMachine1_GPIO_Port, &GPIO_InitStruct);
 8002a62:	f107 0314 	add.w	r3, r7, #20
 8002a66:	4619      	mov	r1, r3
 8002a68:	482c      	ldr	r0, [pc, #176]	; (8002b1c <MX_GPIO_Init+0x224>)
 8002a6a:	f008 ffd1 	bl	800ba10 <HAL_GPIO_Init>

  /*Configure GPIO pin : ProductionInput1_Pin */
  GPIO_InitStruct.Pin = ProductionInput1_Pin;
 8002a6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002a74:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002a78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ProductionInput1_GPIO_Port, &GPIO_InitStruct);
 8002a7e:	f107 0314 	add.w	r3, r7, #20
 8002a82:	4619      	mov	r1, r3
 8002a84:	4825      	ldr	r0, [pc, #148]	; (8002b1c <MX_GPIO_Init+0x224>)
 8002a86:	f008 ffc3 	bl	800ba10 <HAL_GPIO_Init>

  /*Configure GPIO pin : ProductionInput2_Pin */
  GPIO_InitStruct.Pin = ProductionInput2_Pin;
 8002a8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002a90:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002a94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a96:	2300      	movs	r3, #0
 8002a98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ProductionInput2_GPIO_Port, &GPIO_InitStruct);
 8002a9a:	f107 0314 	add.w	r3, r7, #20
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002aa4:	f008 ffb4 	bl	800ba10 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine4_Pin InputMachine5_Pin InputMachine6_Pin */
  GPIO_InitStruct.Pin = InputMachine4_Pin|InputMachine5_Pin|InputMachine6_Pin;
 8002aa8:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8002aac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab6:	f107 0314 	add.w	r3, r7, #20
 8002aba:	4619      	mov	r1, r3
 8002abc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ac0:	f008 ffa6 	bl	800ba10 <HAL_GPIO_Init>

  /*Configure GPIO pins : GLCDEN_Pin GLCDCS2_Pin GLCDRW_Pin */
  GPIO_InitStruct.Pin = GLCDEN_Pin|GLCDCS2_Pin|GLCDRW_Pin;
 8002ac4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aca:	2301      	movs	r3, #1
 8002acc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ad6:	f107 0314 	add.w	r3, r7, #20
 8002ada:	4619      	mov	r1, r3
 8002adc:	480f      	ldr	r0, [pc, #60]	; (8002b1c <MX_GPIO_Init+0x224>)
 8002ade:	f008 ff97 	bl	800ba10 <HAL_GPIO_Init>

  /*Configure GPIO pin : GLCDCS1_Pin */
  GPIO_InitStruct.Pin = GLCDCS1_Pin;
 8002ae2:	2304      	movs	r3, #4
 8002ae4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002aea:	2301      	movs	r3, #1
 8002aec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aee:	2300      	movs	r3, #0
 8002af0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GLCDCS1_GPIO_Port, &GPIO_InitStruct);
 8002af2:	f107 0314 	add.w	r3, r7, #20
 8002af6:	4619      	mov	r1, r3
 8002af8:	480a      	ldr	r0, [pc, #40]	; (8002b24 <MX_GPIO_Init+0x22c>)
 8002afa:	f008 ff89 	bl	800ba10 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8002afe:	2200      	movs	r2, #0
 8002b00:	2101      	movs	r1, #1
 8002b02:	2017      	movs	r0, #23
 8002b04:	f008 fecf 	bl	800b8a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002b08:	2017      	movs	r0, #23
 8002b0a:	f008 fee8 	bl	800b8de <HAL_NVIC_EnableIRQ>

}
 8002b0e:	bf00      	nop
 8002b10:	3728      	adds	r7, #40	; 0x28
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	48000800 	.word	0x48000800
 8002b20:	48000400 	.word	0x48000400
 8002b24:	48000c00 	.word	0x48000c00

08002b28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b2c:	b672      	cpsid	i
}
 8002b2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b30:	e7fe      	b.n	8002b30 <Error_Handler+0x8>
	...

08002b34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b3a:	4b0f      	ldr	r3, [pc, #60]	; (8002b78 <HAL_MspInit+0x44>)
 8002b3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b3e:	4a0e      	ldr	r2, [pc, #56]	; (8002b78 <HAL_MspInit+0x44>)
 8002b40:	f043 0301 	orr.w	r3, r3, #1
 8002b44:	6613      	str	r3, [r2, #96]	; 0x60
 8002b46:	4b0c      	ldr	r3, [pc, #48]	; (8002b78 <HAL_MspInit+0x44>)
 8002b48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	607b      	str	r3, [r7, #4]
 8002b50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b52:	4b09      	ldr	r3, [pc, #36]	; (8002b78 <HAL_MspInit+0x44>)
 8002b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b56:	4a08      	ldr	r2, [pc, #32]	; (8002b78 <HAL_MspInit+0x44>)
 8002b58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b5c:	6593      	str	r3, [r2, #88]	; 0x58
 8002b5e:	4b06      	ldr	r3, [pc, #24]	; (8002b78 <HAL_MspInit+0x44>)
 8002b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b66:	603b      	str	r3, [r7, #0]
 8002b68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop
 8002b78:	40021000 	.word	0x40021000

08002b7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b0a2      	sub	sp, #136	; 0x88
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b84:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
 8002b8c:	605a      	str	r2, [r3, #4]
 8002b8e:	609a      	str	r2, [r3, #8]
 8002b90:	60da      	str	r2, [r3, #12]
 8002b92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b94:	f107 0314 	add.w	r3, r7, #20
 8002b98:	2260      	movs	r2, #96	; 0x60
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f00e f86d 	bl	8010c7c <memset>
  if(hi2c->Instance==I2C1)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a20      	ldr	r2, [pc, #128]	; (8002c28 <HAL_I2C_MspInit+0xac>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d138      	bne.n	8002c1e <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002bac:	2340      	movs	r3, #64	; 0x40
 8002bae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bb4:	f107 0314 	add.w	r3, r7, #20
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f00a fd9d 	bl	800d6f8 <HAL_RCCEx_PeriphCLKConfig>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002bc4:	f7ff ffb0 	bl	8002b28 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bc8:	4b18      	ldr	r3, [pc, #96]	; (8002c2c <HAL_I2C_MspInit+0xb0>)
 8002bca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bcc:	4a17      	ldr	r2, [pc, #92]	; (8002c2c <HAL_I2C_MspInit+0xb0>)
 8002bce:	f043 0302 	orr.w	r3, r3, #2
 8002bd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bd4:	4b15      	ldr	r3, [pc, #84]	; (8002c2c <HAL_I2C_MspInit+0xb0>)
 8002bd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bd8:	f003 0302 	and.w	r3, r3, #2
 8002bdc:	613b      	str	r3, [r7, #16]
 8002bde:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002be0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002be4:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002be6:	2312      	movs	r3, #18
 8002be8:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bea:	2300      	movs	r3, #0
 8002bec:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002bf4:	2304      	movs	r3, #4
 8002bf6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bfa:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002bfe:	4619      	mov	r1, r3
 8002c00:	480b      	ldr	r0, [pc, #44]	; (8002c30 <HAL_I2C_MspInit+0xb4>)
 8002c02:	f008 ff05 	bl	800ba10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c06:	4b09      	ldr	r3, [pc, #36]	; (8002c2c <HAL_I2C_MspInit+0xb0>)
 8002c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c0a:	4a08      	ldr	r2, [pc, #32]	; (8002c2c <HAL_I2C_MspInit+0xb0>)
 8002c0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002c10:	6593      	str	r3, [r2, #88]	; 0x58
 8002c12:	4b06      	ldr	r3, [pc, #24]	; (8002c2c <HAL_I2C_MspInit+0xb0>)
 8002c14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c1a:	60fb      	str	r3, [r7, #12]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002c1e:	bf00      	nop
 8002c20:	3788      	adds	r7, #136	; 0x88
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40005400 	.word	0x40005400
 8002c2c:	40021000 	.word	0x40021000
 8002c30:	48000400 	.word	0x48000400

08002c34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b0a6      	sub	sp, #152	; 0x98
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c3c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]
 8002c44:	605a      	str	r2, [r3, #4]
 8002c46:	609a      	str	r2, [r3, #8]
 8002c48:	60da      	str	r2, [r3, #12]
 8002c4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c50:	2260      	movs	r2, #96	; 0x60
 8002c52:	2100      	movs	r1, #0
 8002c54:	4618      	mov	r0, r3
 8002c56:	f00e f811 	bl	8010c7c <memset>
  if(huart->Instance==LPUART1)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a6f      	ldr	r2, [pc, #444]	; (8002e1c <HAL_UART_MspInit+0x1e8>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d144      	bne.n	8002cee <HAL_UART_MspInit+0xba>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002c64:	2320      	movs	r3, #32
 8002c66:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c70:	4618      	mov	r0, r3
 8002c72:	f00a fd41 	bl	800d6f8 <HAL_RCCEx_PeriphCLKConfig>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d001      	beq.n	8002c80 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002c7c:	f7ff ff54 	bl	8002b28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002c80:	4b67      	ldr	r3, [pc, #412]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c84:	4a66      	ldr	r2, [pc, #408]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002c86:	f043 0301 	orr.w	r3, r3, #1
 8002c8a:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002c8c:	4b64      	ldr	r3, [pc, #400]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	623b      	str	r3, [r7, #32]
 8002c96:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c98:	4b61      	ldr	r3, [pc, #388]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002c9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c9c:	4a60      	ldr	r2, [pc, #384]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002c9e:	f043 0302 	orr.w	r3, r3, #2
 8002ca2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ca4:	4b5e      	ldr	r3, [pc, #376]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002ca6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ca8:	f003 0302 	and.w	r3, r3, #2
 8002cac:	61fb      	str	r3, [r7, #28]
 8002cae:	69fb      	ldr	r3, [r7, #28]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002cb0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002cb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb8:	2302      	movs	r3, #2
 8002cba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002cca:	2308      	movs	r3, #8
 8002ccc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cd0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	4853      	ldr	r0, [pc, #332]	; (8002e24 <HAL_UART_MspInit+0x1f0>)
 8002cd8:	f008 fe9a 	bl	800ba10 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002cdc:	2200      	movs	r2, #0
 8002cde:	2100      	movs	r1, #0
 8002ce0:	2046      	movs	r0, #70	; 0x46
 8002ce2:	f008 fde0 	bl	800b8a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002ce6:	2046      	movs	r0, #70	; 0x46
 8002ce8:	f008 fdf9 	bl	800b8de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002cec:	e091      	b.n	8002e12 <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==USART1)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a4d      	ldr	r2, [pc, #308]	; (8002e28 <HAL_UART_MspInit+0x1f4>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d143      	bne.n	8002d80 <HAL_UART_MspInit+0x14c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d04:	4618      	mov	r0, r3
 8002d06:	f00a fcf7 	bl	800d6f8 <HAL_RCCEx_PeriphCLKConfig>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8002d10:	f7ff ff0a 	bl	8002b28 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d14:	4b42      	ldr	r3, [pc, #264]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002d16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d18:	4a41      	ldr	r2, [pc, #260]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002d1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d1e:	6613      	str	r3, [r2, #96]	; 0x60
 8002d20:	4b3f      	ldr	r3, [pc, #252]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002d22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d28:	61bb      	str	r3, [r7, #24]
 8002d2a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d2c:	4b3c      	ldr	r3, [pc, #240]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d30:	4a3b      	ldr	r2, [pc, #236]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002d32:	f043 0302 	orr.w	r3, r3, #2
 8002d36:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d38:	4b39      	ldr	r3, [pc, #228]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002d3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d3c:	f003 0302 	and.w	r3, r3, #2
 8002d40:	617b      	str	r3, [r7, #20]
 8002d42:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d44:	23c0      	movs	r3, #192	; 0xc0
 8002d46:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d50:	2300      	movs	r3, #0
 8002d52:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d56:	2303      	movs	r3, #3
 8002d58:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d5c:	2307      	movs	r3, #7
 8002d5e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d62:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002d66:	4619      	mov	r1, r3
 8002d68:	482e      	ldr	r0, [pc, #184]	; (8002e24 <HAL_UART_MspInit+0x1f0>)
 8002d6a:	f008 fe51 	bl	800ba10 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002d6e:	2200      	movs	r2, #0
 8002d70:	2100      	movs	r1, #0
 8002d72:	2025      	movs	r0, #37	; 0x25
 8002d74:	f008 fd97 	bl	800b8a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d78:	2025      	movs	r0, #37	; 0x25
 8002d7a:	f008 fdb0 	bl	800b8de <HAL_NVIC_EnableIRQ>
}
 8002d7e:	e048      	b.n	8002e12 <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==USART2)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a29      	ldr	r2, [pc, #164]	; (8002e2c <HAL_UART_MspInit+0x1f8>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d143      	bne.n	8002e12 <HAL_UART_MspInit+0x1de>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d96:	4618      	mov	r0, r3
 8002d98:	f00a fcae 	bl	800d6f8 <HAL_RCCEx_PeriphCLKConfig>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <HAL_UART_MspInit+0x172>
      Error_Handler();
 8002da2:	f7ff fec1 	bl	8002b28 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002da6:	4b1e      	ldr	r3, [pc, #120]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002daa:	4a1d      	ldr	r2, [pc, #116]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002dac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002db0:	6593      	str	r3, [r2, #88]	; 0x58
 8002db2:	4b1b      	ldr	r3, [pc, #108]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dba:	613b      	str	r3, [r7, #16]
 8002dbc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dbe:	4b18      	ldr	r3, [pc, #96]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dc2:	4a17      	ldr	r2, [pc, #92]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002dc4:	f043 0301 	orr.w	r3, r3, #1
 8002dc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002dca:	4b15      	ldr	r3, [pc, #84]	; (8002e20 <HAL_UART_MspInit+0x1ec>)
 8002dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	60fb      	str	r3, [r7, #12]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002dd6:	230c      	movs	r3, #12
 8002dd8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ddc:	2302      	movs	r3, #2
 8002dde:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de2:	2300      	movs	r3, #0
 8002de4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002de8:	2303      	movs	r3, #3
 8002dea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002dee:	2307      	movs	r3, #7
 8002df0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002df4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002df8:	4619      	mov	r1, r3
 8002dfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002dfe:	f008 fe07 	bl	800ba10 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002e02:	2200      	movs	r2, #0
 8002e04:	2100      	movs	r1, #0
 8002e06:	2026      	movs	r0, #38	; 0x26
 8002e08:	f008 fd4d 	bl	800b8a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002e0c:	2026      	movs	r0, #38	; 0x26
 8002e0e:	f008 fd66 	bl	800b8de <HAL_NVIC_EnableIRQ>
}
 8002e12:	bf00      	nop
 8002e14:	3798      	adds	r7, #152	; 0x98
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	40008000 	.word	0x40008000
 8002e20:	40021000 	.word	0x40021000
 8002e24:	48000400 	.word	0x48000400
 8002e28:	40013800 	.word	0x40013800
 8002e2c:	40004400 	.word	0x40004400

08002e30 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b08c      	sub	sp, #48	; 0x30
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e38:	f107 031c 	add.w	r3, r7, #28
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]
 8002e40:	605a      	str	r2, [r3, #4]
 8002e42:	609a      	str	r2, [r3, #8]
 8002e44:	60da      	str	r2, [r3, #12]
 8002e46:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a2f      	ldr	r2, [pc, #188]	; (8002f0c <HAL_SPI_MspInit+0xdc>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d129      	bne.n	8002ea6 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e52:	4b2f      	ldr	r3, [pc, #188]	; (8002f10 <HAL_SPI_MspInit+0xe0>)
 8002e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e56:	4a2e      	ldr	r2, [pc, #184]	; (8002f10 <HAL_SPI_MspInit+0xe0>)
 8002e58:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002e5c:	6613      	str	r3, [r2, #96]	; 0x60
 8002e5e:	4b2c      	ldr	r3, [pc, #176]	; (8002f10 <HAL_SPI_MspInit+0xe0>)
 8002e60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e66:	61bb      	str	r3, [r7, #24]
 8002e68:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e6a:	4b29      	ldr	r3, [pc, #164]	; (8002f10 <HAL_SPI_MspInit+0xe0>)
 8002e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e6e:	4a28      	ldr	r2, [pc, #160]	; (8002f10 <HAL_SPI_MspInit+0xe0>)
 8002e70:	f043 0301 	orr.w	r3, r3, #1
 8002e74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e76:	4b26      	ldr	r3, [pc, #152]	; (8002f10 <HAL_SPI_MspInit+0xe0>)
 8002e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	617b      	str	r3, [r7, #20]
 8002e80:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002e82:	23e0      	movs	r3, #224	; 0xe0
 8002e84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e86:	2302      	movs	r3, #2
 8002e88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e92:	2305      	movs	r3, #5
 8002e94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e96:	f107 031c 	add.w	r3, r7, #28
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ea0:	f008 fdb6 	bl	800ba10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002ea4:	e02d      	b.n	8002f02 <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI2)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a1a      	ldr	r2, [pc, #104]	; (8002f14 <HAL_SPI_MspInit+0xe4>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d128      	bne.n	8002f02 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002eb0:	4b17      	ldr	r3, [pc, #92]	; (8002f10 <HAL_SPI_MspInit+0xe0>)
 8002eb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eb4:	4a16      	ldr	r2, [pc, #88]	; (8002f10 <HAL_SPI_MspInit+0xe0>)
 8002eb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002eba:	6593      	str	r3, [r2, #88]	; 0x58
 8002ebc:	4b14      	ldr	r3, [pc, #80]	; (8002f10 <HAL_SPI_MspInit+0xe0>)
 8002ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ec0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ec4:	613b      	str	r3, [r7, #16]
 8002ec6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ec8:	4b11      	ldr	r3, [pc, #68]	; (8002f10 <HAL_SPI_MspInit+0xe0>)
 8002eca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ecc:	4a10      	ldr	r2, [pc, #64]	; (8002f10 <HAL_SPI_MspInit+0xe0>)
 8002ece:	f043 0302 	orr.w	r3, r3, #2
 8002ed2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ed4:	4b0e      	ldr	r3, [pc, #56]	; (8002f10 <HAL_SPI_MspInit+0xe0>)
 8002ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed8:	f003 0302 	and.w	r3, r3, #2
 8002edc:	60fb      	str	r3, [r7, #12]
 8002ede:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002ee0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eea:	2300      	movs	r3, #0
 8002eec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ef2:	2305      	movs	r3, #5
 8002ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ef6:	f107 031c 	add.w	r3, r7, #28
 8002efa:	4619      	mov	r1, r3
 8002efc:	4806      	ldr	r0, [pc, #24]	; (8002f18 <HAL_SPI_MspInit+0xe8>)
 8002efe:	f008 fd87 	bl	800ba10 <HAL_GPIO_Init>
}
 8002f02:	bf00      	nop
 8002f04:	3730      	adds	r7, #48	; 0x30
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	40013000 	.word	0x40013000
 8002f10:	40021000 	.word	0x40021000
 8002f14:	40003800 	.word	0x40003800
 8002f18:	48000400 	.word	0x48000400

08002f1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a23      	ldr	r2, [pc, #140]	; (8002fb8 <HAL_TIM_Base_MspInit+0x9c>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d10c      	bne.n	8002f48 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f2e:	4b23      	ldr	r3, [pc, #140]	; (8002fbc <HAL_TIM_Base_MspInit+0xa0>)
 8002f30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f32:	4a22      	ldr	r2, [pc, #136]	; (8002fbc <HAL_TIM_Base_MspInit+0xa0>)
 8002f34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f38:	6613      	str	r3, [r2, #96]	; 0x60
 8002f3a:	4b20      	ldr	r3, [pc, #128]	; (8002fbc <HAL_TIM_Base_MspInit+0xa0>)
 8002f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f42:	617b      	str	r3, [r7, #20]
 8002f44:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002f46:	e032      	b.n	8002fae <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a1c      	ldr	r2, [pc, #112]	; (8002fc0 <HAL_TIM_Base_MspInit+0xa4>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d114      	bne.n	8002f7c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002f52:	4b1a      	ldr	r3, [pc, #104]	; (8002fbc <HAL_TIM_Base_MspInit+0xa0>)
 8002f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f56:	4a19      	ldr	r2, [pc, #100]	; (8002fbc <HAL_TIM_Base_MspInit+0xa0>)
 8002f58:	f043 0310 	orr.w	r3, r3, #16
 8002f5c:	6593      	str	r3, [r2, #88]	; 0x58
 8002f5e:	4b17      	ldr	r3, [pc, #92]	; (8002fbc <HAL_TIM_Base_MspInit+0xa0>)
 8002f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f62:	f003 0310 	and.w	r3, r3, #16
 8002f66:	613b      	str	r3, [r7, #16]
 8002f68:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	2036      	movs	r0, #54	; 0x36
 8002f70:	f008 fc99 	bl	800b8a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002f74:	2036      	movs	r0, #54	; 0x36
 8002f76:	f008 fcb2 	bl	800b8de <HAL_NVIC_EnableIRQ>
}
 8002f7a:	e018      	b.n	8002fae <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a10      	ldr	r2, [pc, #64]	; (8002fc4 <HAL_TIM_Base_MspInit+0xa8>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d113      	bne.n	8002fae <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002f86:	4b0d      	ldr	r3, [pc, #52]	; (8002fbc <HAL_TIM_Base_MspInit+0xa0>)
 8002f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f8a:	4a0c      	ldr	r2, [pc, #48]	; (8002fbc <HAL_TIM_Base_MspInit+0xa0>)
 8002f8c:	f043 0320 	orr.w	r3, r3, #32
 8002f90:	6593      	str	r3, [r2, #88]	; 0x58
 8002f92:	4b0a      	ldr	r3, [pc, #40]	; (8002fbc <HAL_TIM_Base_MspInit+0xa0>)
 8002f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f96:	f003 0320 	and.w	r3, r3, #32
 8002f9a:	60fb      	str	r3, [r7, #12]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	2100      	movs	r1, #0
 8002fa2:	2037      	movs	r0, #55	; 0x37
 8002fa4:	f008 fc7f 	bl	800b8a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002fa8:	2037      	movs	r0, #55	; 0x37
 8002faa:	f008 fc98 	bl	800b8de <HAL_NVIC_EnableIRQ>
}
 8002fae:	bf00      	nop
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40012c00 	.word	0x40012c00
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	40001000 	.word	0x40001000
 8002fc4:	40001400 	.word	0x40001400

08002fc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002fcc:	e7fe      	b.n	8002fcc <NMI_Handler+0x4>

08002fce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fd2:	e7fe      	b.n	8002fd2 <HardFault_Handler+0x4>

08002fd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fd8:	e7fe      	b.n	8002fd8 <MemManage_Handler+0x4>

08002fda <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fda:	b480      	push	{r7}
 8002fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fde:	e7fe      	b.n	8002fde <BusFault_Handler+0x4>

08002fe0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fe4:	e7fe      	b.n	8002fe4 <UsageFault_Handler+0x4>

08002fe6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fea:	bf00      	nop
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ff8:	bf00      	nop
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr

08003002 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003002:	b480      	push	{r7}
 8003004:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003006:	bf00      	nop
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003014:	f008 fb28 	bl	800b668 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003018:	bf00      	nop
 800301a:	bd80      	pop	{r7, pc}

0800301c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ProductionInput2_Pin);
 8003020:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003024:	f008 feb8 	bl	800bd98 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ProductionInput1_Pin);
 8003028:	f44f 7000 	mov.w	r0, #512	; 0x200
 800302c:	f008 feb4 	bl	800bd98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003030:	bf00      	nop
 8003032:	bd80      	pop	{r7, pc}

08003034 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003038:	4802      	ldr	r0, [pc, #8]	; (8003044 <USART1_IRQHandler+0x10>)
 800303a:	f00c fb45 	bl	800f6c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800303e:	bf00      	nop
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	20000460 	.word	0x20000460

08003048 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800304c:	4802      	ldr	r0, [pc, #8]	; (8003058 <USART2_IRQHandler+0x10>)
 800304e:	f00c fb3b 	bl	800f6c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	200004e4 	.word	0x200004e4

0800305c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003060:	4802      	ldr	r0, [pc, #8]	; (800306c <TIM6_DAC_IRQHandler+0x10>)
 8003062:	f00b fe8d 	bl	800ed80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003066:	bf00      	nop
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	2000067c 	.word	0x2000067c

08003070 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003074:	4802      	ldr	r0, [pc, #8]	; (8003080 <TIM7_IRQHandler+0x10>)
 8003076:	f00b fe83 	bl	800ed80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800307a:	bf00      	nop
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	200006c8 	.word	0x200006c8

08003084 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003088:	4802      	ldr	r0, [pc, #8]	; (8003094 <LPUART1_IRQHandler+0x10>)
 800308a:	f00c fb1d 	bl	800f6c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800308e:	bf00      	nop
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	200003dc 	.word	0x200003dc

08003098 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030a0:	4a14      	ldr	r2, [pc, #80]	; (80030f4 <_sbrk+0x5c>)
 80030a2:	4b15      	ldr	r3, [pc, #84]	; (80030f8 <_sbrk+0x60>)
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030ac:	4b13      	ldr	r3, [pc, #76]	; (80030fc <_sbrk+0x64>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d102      	bne.n	80030ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030b4:	4b11      	ldr	r3, [pc, #68]	; (80030fc <_sbrk+0x64>)
 80030b6:	4a12      	ldr	r2, [pc, #72]	; (8003100 <_sbrk+0x68>)
 80030b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030ba:	4b10      	ldr	r3, [pc, #64]	; (80030fc <_sbrk+0x64>)
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4413      	add	r3, r2
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d207      	bcs.n	80030d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030c8:	f00d fd98 	bl	8010bfc <__errno>
 80030cc:	4603      	mov	r3, r0
 80030ce:	220c      	movs	r2, #12
 80030d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030d2:	f04f 33ff 	mov.w	r3, #4294967295
 80030d6:	e009      	b.n	80030ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030d8:	4b08      	ldr	r3, [pc, #32]	; (80030fc <_sbrk+0x64>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030de:	4b07      	ldr	r3, [pc, #28]	; (80030fc <_sbrk+0x64>)
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4413      	add	r3, r2
 80030e6:	4a05      	ldr	r2, [pc, #20]	; (80030fc <_sbrk+0x64>)
 80030e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030ea:	68fb      	ldr	r3, [r7, #12]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3718      	adds	r7, #24
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	20010000 	.word	0x20010000
 80030f8:	00000400 	.word	0x00000400
 80030fc:	20000724 	.word	0x20000724
 8003100:	20000f60 	.word	0x20000f60

08003104 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003108:	4b06      	ldr	r3, [pc, #24]	; (8003124 <SystemInit+0x20>)
 800310a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800310e:	4a05      	ldr	r2, [pc, #20]	; (8003124 <SystemInit+0x20>)
 8003110:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003114:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003118:	bf00      	nop
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	e000ed00 	.word	0xe000ed00

08003128 <bcd2bin>:
#include "ds1307.h"

extern I2C_HandleTypeDef hi2c1;


uint8_t bcd2bin(uint8_t data){
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	4603      	mov	r3, r0
 8003130:	71fb      	strb	r3, [r7, #7]
 return ((data>>4)*10)+(data&0x0F);
 8003132:	79fb      	ldrb	r3, [r7, #7]
 8003134:	091b      	lsrs	r3, r3, #4
 8003136:	b2db      	uxtb	r3, r3
 8003138:	461a      	mov	r2, r3
 800313a:	0092      	lsls	r2, r2, #2
 800313c:	4413      	add	r3, r2
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	b2da      	uxtb	r2, r3
 8003142:	79fb      	ldrb	r3, [r7, #7]
 8003144:	f003 030f 	and.w	r3, r3, #15
 8003148:	b2db      	uxtb	r3, r3
 800314a:	4413      	add	r3, r2
 800314c:	b2db      	uxtb	r3, r3
}
 800314e:	4618      	mov	r0, r3
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
	...

0800315c <bin2bcd>:

uint8_t bin2bcd(uint8_t data){
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	4603      	mov	r3, r0
 8003164:	71fb      	strb	r3, [r7, #7]
	return ((data/10)<<4)|(data%10);
 8003166:	79fb      	ldrb	r3, [r7, #7]
 8003168:	4a0d      	ldr	r2, [pc, #52]	; (80031a0 <bin2bcd+0x44>)
 800316a:	fba2 2303 	umull	r2, r3, r2, r3
 800316e:	08db      	lsrs	r3, r3, #3
 8003170:	b2db      	uxtb	r3, r3
 8003172:	011b      	lsls	r3, r3, #4
 8003174:	b258      	sxtb	r0, r3
 8003176:	79fa      	ldrb	r2, [r7, #7]
 8003178:	4b09      	ldr	r3, [pc, #36]	; (80031a0 <bin2bcd+0x44>)
 800317a:	fba3 1302 	umull	r1, r3, r3, r2
 800317e:	08d9      	lsrs	r1, r3, #3
 8003180:	460b      	mov	r3, r1
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	440b      	add	r3, r1
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	b2db      	uxtb	r3, r3
 800318c:	b25b      	sxtb	r3, r3
 800318e:	4303      	orrs	r3, r0
 8003190:	b25b      	sxtb	r3, r3
 8003192:	b2db      	uxtb	r3, r3
}
 8003194:	4618      	mov	r0, r3
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr
 80031a0:	cccccccd 	.word	0xcccccccd

080031a4 <rtc_get_time>:

	rtc_write(0x07,rs);
}

void rtc_get_time(uint8_t *hour,uint8_t *min,uint8_t *sec)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b08a      	sub	sp, #40	; 0x28
 80031a8:	af04      	add	r7, sp, #16
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
	uint8_t data[3];
	if(HAL_I2C_Mem_Read(&hi2c1,addr_ds1307,0x00,I2C_MEMADD_SIZE_8BIT,data,3,1000)!=HAL_OK){
 80031b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031b4:	9302      	str	r3, [sp, #8]
 80031b6:	2303      	movs	r3, #3
 80031b8:	9301      	str	r3, [sp, #4]
 80031ba:	f107 0314 	add.w	r3, r7, #20
 80031be:	9300      	str	r3, [sp, #0]
 80031c0:	2301      	movs	r3, #1
 80031c2:	2200      	movs	r2, #0
 80031c4:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 80031c8:	480f      	ldr	r0, [pc, #60]	; (8003208 <rtc_get_time+0x64>)
 80031ca:	f008 ffa1 	bl	800c110 <HAL_I2C_Mem_Read>
		//_Error_Handler(__FILE__,__LINE__);
	}

	*sec=bcd2bin(data[0]);
 80031ce:	7d3b      	ldrb	r3, [r7, #20]
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7ff ffa9 	bl	8003128 <bcd2bin>
 80031d6:	4603      	mov	r3, r0
 80031d8:	461a      	mov	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	701a      	strb	r2, [r3, #0]
	*min=bcd2bin(data[1]);
 80031de:	7d7b      	ldrb	r3, [r7, #21]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff ffa1 	bl	8003128 <bcd2bin>
 80031e6:	4603      	mov	r3, r0
 80031e8:	461a      	mov	r2, r3
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	701a      	strb	r2, [r3, #0]
	*hour=bcd2bin(data[2]);
 80031ee:	7dbb      	ldrb	r3, [r7, #22]
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7ff ff99 	bl	8003128 <bcd2bin>
 80031f6:	4603      	mov	r3, r0
 80031f8:	461a      	mov	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	701a      	strb	r2, [r3, #0]
}
 80031fe:	bf00      	nop
 8003200:	3718      	adds	r7, #24
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	20000388 	.word	0x20000388

0800320c <rtc_set_time>:

void rtc_set_time(uint8_t hour,uint8_t min,uint8_t sec)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b088      	sub	sp, #32
 8003210:	af04      	add	r7, sp, #16
 8003212:	4603      	mov	r3, r0
 8003214:	71fb      	strb	r3, [r7, #7]
 8003216:	460b      	mov	r3, r1
 8003218:	71bb      	strb	r3, [r7, #6]
 800321a:	4613      	mov	r3, r2
 800321c:	717b      	strb	r3, [r7, #5]
	uint8_t data[3]={bin2bcd(sec),bin2bcd(min),bin2bcd(hour)};
 800321e:	797b      	ldrb	r3, [r7, #5]
 8003220:	4618      	mov	r0, r3
 8003222:	f7ff ff9b 	bl	800315c <bin2bcd>
 8003226:	4603      	mov	r3, r0
 8003228:	733b      	strb	r3, [r7, #12]
 800322a:	79bb      	ldrb	r3, [r7, #6]
 800322c:	4618      	mov	r0, r3
 800322e:	f7ff ff95 	bl	800315c <bin2bcd>
 8003232:	4603      	mov	r3, r0
 8003234:	737b      	strb	r3, [r7, #13]
 8003236:	79fb      	ldrb	r3, [r7, #7]
 8003238:	4618      	mov	r0, r3
 800323a:	f7ff ff8f 	bl	800315c <bin2bcd>
 800323e:	4603      	mov	r3, r0
 8003240:	73bb      	strb	r3, [r7, #14]
	if(HAL_I2C_Mem_Write(&hi2c1,addr_ds1307,0x00,I2C_MEMADD_SIZE_8BIT,data,3,1000)!=HAL_OK){
 8003242:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003246:	9302      	str	r3, [sp, #8]
 8003248:	2303      	movs	r3, #3
 800324a:	9301      	str	r3, [sp, #4]
 800324c:	f107 030c 	add.w	r3, r7, #12
 8003250:	9300      	str	r3, [sp, #0]
 8003252:	2301      	movs	r3, #1
 8003254:	2200      	movs	r2, #0
 8003256:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 800325a:	4803      	ldr	r0, [pc, #12]	; (8003268 <rtc_set_time+0x5c>)
 800325c:	f008 fe44 	bl	800bee8 <HAL_I2C_Mem_Write>
	//	_Error_Handler(__FILE__,__LINE__);
	}
}
 8003260:	bf00      	nop
 8003262:	3710      	adds	r7, #16
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	20000388 	.word	0x20000388

0800326c <rtc_get_date>:

void rtc_get_date(uint8_t *week_day,uint8_t *day,uint8_t *month,uint8_t *year)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b08a      	sub	sp, #40	; 0x28
 8003270:	af04      	add	r7, sp, #16
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
 8003278:	603b      	str	r3, [r7, #0]
	uint8_t data[4]={0,0,0,0};
 800327a:	2300      	movs	r3, #0
 800327c:	617b      	str	r3, [r7, #20]
	if(HAL_I2C_Mem_Read(&hi2c1,addr_ds1307,0x03,I2C_MEMADD_SIZE_8BIT,data,4,1000)!=HAL_OK){
 800327e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003282:	9302      	str	r3, [sp, #8]
 8003284:	2304      	movs	r3, #4
 8003286:	9301      	str	r3, [sp, #4]
 8003288:	f107 0314 	add.w	r3, r7, #20
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	2301      	movs	r3, #1
 8003290:	2203      	movs	r2, #3
 8003292:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 8003296:	4811      	ldr	r0, [pc, #68]	; (80032dc <rtc_get_date+0x70>)
 8003298:	f008 ff3a 	bl	800c110 <HAL_I2C_Mem_Read>
	//	_Error_Handler(__FILE__,__LINE__);
	}

	*week_day=data[0];
 800329c:	7d3a      	ldrb	r2, [r7, #20]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	701a      	strb	r2, [r3, #0]
	*day=bcd2bin(data[1]);
 80032a2:	7d7b      	ldrb	r3, [r7, #21]
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7ff ff3f 	bl	8003128 <bcd2bin>
 80032aa:	4603      	mov	r3, r0
 80032ac:	461a      	mov	r2, r3
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	701a      	strb	r2, [r3, #0]
	*month=bcd2bin(data[2]);
 80032b2:	7dbb      	ldrb	r3, [r7, #22]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff ff37 	bl	8003128 <bcd2bin>
 80032ba:	4603      	mov	r3, r0
 80032bc:	461a      	mov	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	701a      	strb	r2, [r3, #0]
	*year=bcd2bin(data[3]);
 80032c2:	7dfb      	ldrb	r3, [r7, #23]
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7ff ff2f 	bl	8003128 <bcd2bin>
 80032ca:	4603      	mov	r3, r0
 80032cc:	461a      	mov	r2, r3
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	701a      	strb	r2, [r3, #0]
}
 80032d2:	bf00      	nop
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	20000388 	.word	0x20000388

080032e0 <rtc_set_date>:

void rtc_set_date(uint8_t week_day,uint8_t day,uint8_t month,uint8_t year)
{
 80032e0:	b590      	push	{r4, r7, lr}
 80032e2:	b089      	sub	sp, #36	; 0x24
 80032e4:	af04      	add	r7, sp, #16
 80032e6:	4604      	mov	r4, r0
 80032e8:	4608      	mov	r0, r1
 80032ea:	4611      	mov	r1, r2
 80032ec:	461a      	mov	r2, r3
 80032ee:	4623      	mov	r3, r4
 80032f0:	71fb      	strb	r3, [r7, #7]
 80032f2:	4603      	mov	r3, r0
 80032f4:	71bb      	strb	r3, [r7, #6]
 80032f6:	460b      	mov	r3, r1
 80032f8:	717b      	strb	r3, [r7, #5]
 80032fa:	4613      	mov	r3, r2
 80032fc:	713b      	strb	r3, [r7, #4]
	uint8_t data[4]={week_day,bin2bcd(day),bin2bcd(month),bin2bcd(year)};
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	733b      	strb	r3, [r7, #12]
 8003302:	79bb      	ldrb	r3, [r7, #6]
 8003304:	4618      	mov	r0, r3
 8003306:	f7ff ff29 	bl	800315c <bin2bcd>
 800330a:	4603      	mov	r3, r0
 800330c:	737b      	strb	r3, [r7, #13]
 800330e:	797b      	ldrb	r3, [r7, #5]
 8003310:	4618      	mov	r0, r3
 8003312:	f7ff ff23 	bl	800315c <bin2bcd>
 8003316:	4603      	mov	r3, r0
 8003318:	73bb      	strb	r3, [r7, #14]
 800331a:	793b      	ldrb	r3, [r7, #4]
 800331c:	4618      	mov	r0, r3
 800331e:	f7ff ff1d 	bl	800315c <bin2bcd>
 8003322:	4603      	mov	r3, r0
 8003324:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(&hi2c1,addr_ds1307,0x03,I2C_MEMADD_SIZE_8BIT,data,4,1000)!=HAL_OK){
 8003326:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800332a:	9302      	str	r3, [sp, #8]
 800332c:	2304      	movs	r3, #4
 800332e:	9301      	str	r3, [sp, #4]
 8003330:	f107 030c 	add.w	r3, r7, #12
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	2301      	movs	r3, #1
 8003338:	2203      	movs	r2, #3
 800333a:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 800333e:	4803      	ldr	r0, [pc, #12]	; (800334c <rtc_set_date+0x6c>)
 8003340:	f008 fdd2 	bl	800bee8 <HAL_I2C_Mem_Write>
	//	_Error_Handler(__FILE__,__LINE__);
	}
}
 8003344:	bf00      	nop
 8003346:	3714      	adds	r7, #20
 8003348:	46bd      	mov	sp, r7
 800334a:	bd90      	pop	{r4, r7, pc}
 800334c:	20000388 	.word	0x20000388

08003350 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af02      	add	r7, sp, #8
 8003356:	4603      	mov	r3, r0
 8003358:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 800335a:	f107 020f 	add.w	r2, r7, #15
 800335e:	1df9      	adds	r1, r7, #7
 8003360:	2364      	movs	r3, #100	; 0x64
 8003362:	9300      	str	r3, [sp, #0]
 8003364:	2301      	movs	r3, #1
 8003366:	4804      	ldr	r0, [pc, #16]	; (8003378 <W25qxx_Spi+0x28>)
 8003368:	f00b f843 	bl	800e3f2 <HAL_SPI_TransmitReceive>
	return ret;
 800336c:	7bfb      	ldrb	r3, [r7, #15]
}
 800336e:	4618      	mov	r0, r3
 8003370:	3710      	adds	r7, #16
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	20000568 	.word	0x20000568

0800337c <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8003382:	2300      	movs	r3, #0
 8003384:	60fb      	str	r3, [r7, #12]
 8003386:	2300      	movs	r3, #0
 8003388:	60bb      	str	r3, [r7, #8]
 800338a:	2300      	movs	r3, #0
 800338c:	607b      	str	r3, [r7, #4]
 800338e:	2300      	movs	r3, #0
 8003390:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003392:	2200      	movs	r2, #0
 8003394:	2101      	movs	r1, #1
 8003396:	4813      	ldr	r0, [pc, #76]	; (80033e4 <W25qxx_ReadID+0x68>)
 8003398:	f008 fccc 	bl	800bd34 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 800339c:	209f      	movs	r0, #159	; 0x9f
 800339e:	f7ff ffd7 	bl	8003350 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80033a2:	20a5      	movs	r0, #165	; 0xa5
 80033a4:	f7ff ffd4 	bl	8003350 <W25qxx_Spi>
 80033a8:	4603      	mov	r3, r0
 80033aa:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80033ac:	20a5      	movs	r0, #165	; 0xa5
 80033ae:	f7ff ffcf 	bl	8003350 <W25qxx_Spi>
 80033b2:	4603      	mov	r3, r0
 80033b4:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80033b6:	20a5      	movs	r0, #165	; 0xa5
 80033b8:	f7ff ffca 	bl	8003350 <W25qxx_Spi>
 80033bc:	4603      	mov	r3, r0
 80033be:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80033c0:	2201      	movs	r2, #1
 80033c2:	2101      	movs	r1, #1
 80033c4:	4807      	ldr	r0, [pc, #28]	; (80033e4 <W25qxx_ReadID+0x68>)
 80033c6:	f008 fcb5 	bl	800bd34 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	041a      	lsls	r2, r3, #16
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	021b      	lsls	r3, r3, #8
 80033d2:	4313      	orrs	r3, r2
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	60fb      	str	r3, [r7, #12]
	return Temp;
 80033da:	68fb      	ldr	r3, [r7, #12]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	48000400 	.word	0x48000400

080033e8 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 80033e8:	b590      	push	{r4, r7, lr}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80033ee:	2200      	movs	r2, #0
 80033f0:	2101      	movs	r1, #1
 80033f2:	4816      	ldr	r0, [pc, #88]	; (800344c <W25qxx_ReadUniqID+0x64>)
 80033f4:	f008 fc9e 	bl	800bd34 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 80033f8:	204b      	movs	r0, #75	; 0x4b
 80033fa:	f7ff ffa9 	bl	8003350 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80033fe:	2300      	movs	r3, #0
 8003400:	71fb      	strb	r3, [r7, #7]
 8003402:	e005      	b.n	8003410 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003404:	20a5      	movs	r0, #165	; 0xa5
 8003406:	f7ff ffa3 	bl	8003350 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800340a:	79fb      	ldrb	r3, [r7, #7]
 800340c:	3301      	adds	r3, #1
 800340e:	71fb      	strb	r3, [r7, #7]
 8003410:	79fb      	ldrb	r3, [r7, #7]
 8003412:	2b03      	cmp	r3, #3
 8003414:	d9f6      	bls.n	8003404 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 8003416:	2300      	movs	r3, #0
 8003418:	71bb      	strb	r3, [r7, #6]
 800341a:	e00b      	b.n	8003434 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800341c:	79bc      	ldrb	r4, [r7, #6]
 800341e:	20a5      	movs	r0, #165	; 0xa5
 8003420:	f7ff ff96 	bl	8003350 <W25qxx_Spi>
 8003424:	4603      	mov	r3, r0
 8003426:	461a      	mov	r2, r3
 8003428:	4b09      	ldr	r3, [pc, #36]	; (8003450 <W25qxx_ReadUniqID+0x68>)
 800342a:	4423      	add	r3, r4
 800342c:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 800342e:	79bb      	ldrb	r3, [r7, #6]
 8003430:	3301      	adds	r3, #1
 8003432:	71bb      	strb	r3, [r7, #6]
 8003434:	79bb      	ldrb	r3, [r7, #6]
 8003436:	2b07      	cmp	r3, #7
 8003438:	d9f0      	bls.n	800341c <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800343a:	2201      	movs	r2, #1
 800343c:	2101      	movs	r1, #1
 800343e:	4803      	ldr	r0, [pc, #12]	; (800344c <W25qxx_ReadUniqID+0x64>)
 8003440:	f008 fc78 	bl	800bd34 <HAL_GPIO_WritePin>
}
 8003444:	bf00      	nop
 8003446:	370c      	adds	r7, #12
 8003448:	46bd      	mov	sp, r7
 800344a:	bd90      	pop	{r4, r7, pc}
 800344c:	48000400 	.word	0x48000400
 8003450:	20000728 	.word	0x20000728

08003454 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003458:	2200      	movs	r2, #0
 800345a:	2101      	movs	r1, #1
 800345c:	4807      	ldr	r0, [pc, #28]	; (800347c <W25qxx_WriteEnable+0x28>)
 800345e:	f008 fc69 	bl	800bd34 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8003462:	2006      	movs	r0, #6
 8003464:	f7ff ff74 	bl	8003350 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003468:	2201      	movs	r2, #1
 800346a:	2101      	movs	r1, #1
 800346c:	4803      	ldr	r0, [pc, #12]	; (800347c <W25qxx_WriteEnable+0x28>)
 800346e:	f008 fc61 	bl	800bd34 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8003472:	2001      	movs	r0, #1
 8003474:	f008 f918 	bl	800b6a8 <HAL_Delay>
}
 8003478:	bf00      	nop
 800347a:	bd80      	pop	{r7, pc}
 800347c:	48000400 	.word	0x48000400

08003480 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	4603      	mov	r3, r0
 8003488:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 800348a:	2300      	movs	r3, #0
 800348c:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800348e:	2200      	movs	r2, #0
 8003490:	2101      	movs	r1, #1
 8003492:	481c      	ldr	r0, [pc, #112]	; (8003504 <W25qxx_ReadStatusRegister+0x84>)
 8003494:	f008 fc4e 	bl	800bd34 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8003498:	79fb      	ldrb	r3, [r7, #7]
 800349a:	2b01      	cmp	r3, #1
 800349c:	d10c      	bne.n	80034b8 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 800349e:	2005      	movs	r0, #5
 80034a0:	f7ff ff56 	bl	8003350 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80034a4:	20a5      	movs	r0, #165	; 0xa5
 80034a6:	f7ff ff53 	bl	8003350 <W25qxx_Spi>
 80034aa:	4603      	mov	r3, r0
 80034ac:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 80034ae:	4a16      	ldr	r2, [pc, #88]	; (8003508 <W25qxx_ReadStatusRegister+0x88>)
 80034b0:	7bfb      	ldrb	r3, [r7, #15]
 80034b2:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80034b6:	e01b      	b.n	80034f0 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 80034b8:	79fb      	ldrb	r3, [r7, #7]
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d10c      	bne.n	80034d8 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 80034be:	2035      	movs	r0, #53	; 0x35
 80034c0:	f7ff ff46 	bl	8003350 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80034c4:	20a5      	movs	r0, #165	; 0xa5
 80034c6:	f7ff ff43 	bl	8003350 <W25qxx_Spi>
 80034ca:	4603      	mov	r3, r0
 80034cc:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80034ce:	4a0e      	ldr	r2, [pc, #56]	; (8003508 <W25qxx_ReadStatusRegister+0x88>)
 80034d0:	7bfb      	ldrb	r3, [r7, #15]
 80034d2:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80034d6:	e00b      	b.n	80034f0 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 80034d8:	2015      	movs	r0, #21
 80034da:	f7ff ff39 	bl	8003350 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80034de:	20a5      	movs	r0, #165	; 0xa5
 80034e0:	f7ff ff36 	bl	8003350 <W25qxx_Spi>
 80034e4:	4603      	mov	r3, r0
 80034e6:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80034e8:	4a07      	ldr	r2, [pc, #28]	; (8003508 <W25qxx_ReadStatusRegister+0x88>)
 80034ea:	7bfb      	ldrb	r3, [r7, #15]
 80034ec:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80034f0:	2201      	movs	r2, #1
 80034f2:	2101      	movs	r1, #1
 80034f4:	4803      	ldr	r0, [pc, #12]	; (8003504 <W25qxx_ReadStatusRegister+0x84>)
 80034f6:	f008 fc1d 	bl	800bd34 <HAL_GPIO_WritePin>
	return status;
 80034fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	48000400 	.word	0x48000400
 8003508:	20000728 	.word	0x20000728

0800350c <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8003510:	2001      	movs	r0, #1
 8003512:	f008 f8c9 	bl	800b6a8 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003516:	2200      	movs	r2, #0
 8003518:	2101      	movs	r1, #1
 800351a:	480f      	ldr	r0, [pc, #60]	; (8003558 <W25qxx_WaitForWriteEnd+0x4c>)
 800351c:	f008 fc0a 	bl	800bd34 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8003520:	2005      	movs	r0, #5
 8003522:	f7ff ff15 	bl	8003350 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003526:	20a5      	movs	r0, #165	; 0xa5
 8003528:	f7ff ff12 	bl	8003350 <W25qxx_Spi>
 800352c:	4603      	mov	r3, r0
 800352e:	461a      	mov	r2, r3
 8003530:	4b0a      	ldr	r3, [pc, #40]	; (800355c <W25qxx_WaitForWriteEnd+0x50>)
 8003532:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8003536:	2001      	movs	r0, #1
 8003538:	f008 f8b6 	bl	800b6a8 <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 800353c:	4b07      	ldr	r3, [pc, #28]	; (800355c <W25qxx_WaitForWriteEnd+0x50>)
 800353e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1ed      	bne.n	8003526 <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800354a:	2201      	movs	r2, #1
 800354c:	2101      	movs	r1, #1
 800354e:	4802      	ldr	r0, [pc, #8]	; (8003558 <W25qxx_WaitForWriteEnd+0x4c>)
 8003550:	f008 fbf0 	bl	800bd34 <HAL_GPIO_WritePin>
}
 8003554:	bf00      	nop
 8003556:	bd80      	pop	{r7, pc}
 8003558:	48000400 	.word	0x48000400
 800355c:	20000728 	.word	0x20000728

08003560 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8003566:	4b65      	ldr	r3, [pc, #404]	; (80036fc <W25qxx_Init+0x19c>)
 8003568:	2201      	movs	r2, #1
 800356a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 800356e:	e002      	b.n	8003576 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8003570:	2001      	movs	r0, #1
 8003572:	f008 f899 	bl	800b6a8 <HAL_Delay>
	while (HAL_GetTick() < 100)
 8003576:	f008 f88b 	bl	800b690 <HAL_GetTick>
 800357a:	4603      	mov	r3, r0
 800357c:	2b63      	cmp	r3, #99	; 0x63
 800357e:	d9f7      	bls.n	8003570 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003580:	2201      	movs	r2, #1
 8003582:	2101      	movs	r1, #1
 8003584:	485e      	ldr	r0, [pc, #376]	; (8003700 <W25qxx_Init+0x1a0>)
 8003586:	f008 fbd5 	bl	800bd34 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 800358a:	2064      	movs	r0, #100	; 0x64
 800358c:	f008 f88c 	bl	800b6a8 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 8003590:	f7ff fef4 	bl	800337c <W25qxx_ReadID>
 8003594:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	b2db      	uxtb	r3, r3
 800359a:	3b11      	subs	r3, #17
 800359c:	2b0f      	cmp	r3, #15
 800359e:	d86c      	bhi.n	800367a <W25qxx_Init+0x11a>
 80035a0:	a201      	add	r2, pc, #4	; (adr r2, 80035a8 <W25qxx_Init+0x48>)
 80035a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a6:	bf00      	nop
 80035a8:	0800366d 	.word	0x0800366d
 80035ac:	0800365f 	.word	0x0800365f
 80035b0:	08003651 	.word	0x08003651
 80035b4:	08003643 	.word	0x08003643
 80035b8:	08003635 	.word	0x08003635
 80035bc:	08003627 	.word	0x08003627
 80035c0:	08003619 	.word	0x08003619
 80035c4:	08003609 	.word	0x08003609
 80035c8:	080035f9 	.word	0x080035f9
 80035cc:	0800367b 	.word	0x0800367b
 80035d0:	0800367b 	.word	0x0800367b
 80035d4:	0800367b 	.word	0x0800367b
 80035d8:	0800367b 	.word	0x0800367b
 80035dc:	0800367b 	.word	0x0800367b
 80035e0:	0800367b 	.word	0x0800367b
 80035e4:	080035e9 	.word	0x080035e9
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 80035e8:	4b44      	ldr	r3, [pc, #272]	; (80036fc <W25qxx_Init+0x19c>)
 80035ea:	220a      	movs	r2, #10
 80035ec:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 80035ee:	4b43      	ldr	r3, [pc, #268]	; (80036fc <W25qxx_Init+0x19c>)
 80035f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80035f4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 80035f6:	e046      	b.n	8003686 <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 80035f8:	4b40      	ldr	r3, [pc, #256]	; (80036fc <W25qxx_Init+0x19c>)
 80035fa:	2209      	movs	r2, #9
 80035fc:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 80035fe:	4b3f      	ldr	r3, [pc, #252]	; (80036fc <W25qxx_Init+0x19c>)
 8003600:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003604:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 8003606:	e03e      	b.n	8003686 <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8003608:	4b3c      	ldr	r3, [pc, #240]	; (80036fc <W25qxx_Init+0x19c>)
 800360a:	2208      	movs	r2, #8
 800360c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 800360e:	4b3b      	ldr	r3, [pc, #236]	; (80036fc <W25qxx_Init+0x19c>)
 8003610:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003614:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 8003616:	e036      	b.n	8003686 <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8003618:	4b38      	ldr	r3, [pc, #224]	; (80036fc <W25qxx_Init+0x19c>)
 800361a:	2207      	movs	r2, #7
 800361c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 800361e:	4b37      	ldr	r3, [pc, #220]	; (80036fc <W25qxx_Init+0x19c>)
 8003620:	2280      	movs	r2, #128	; 0x80
 8003622:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 8003624:	e02f      	b.n	8003686 <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8003626:	4b35      	ldr	r3, [pc, #212]	; (80036fc <W25qxx_Init+0x19c>)
 8003628:	2206      	movs	r2, #6
 800362a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 800362c:	4b33      	ldr	r3, [pc, #204]	; (80036fc <W25qxx_Init+0x19c>)
 800362e:	2240      	movs	r2, #64	; 0x40
 8003630:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 8003632:	e028      	b.n	8003686 <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8003634:	4b31      	ldr	r3, [pc, #196]	; (80036fc <W25qxx_Init+0x19c>)
 8003636:	2205      	movs	r2, #5
 8003638:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 800363a:	4b30      	ldr	r3, [pc, #192]	; (80036fc <W25qxx_Init+0x19c>)
 800363c:	2220      	movs	r2, #32
 800363e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 8003640:	e021      	b.n	8003686 <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8003642:	4b2e      	ldr	r3, [pc, #184]	; (80036fc <W25qxx_Init+0x19c>)
 8003644:	2204      	movs	r2, #4
 8003646:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8003648:	4b2c      	ldr	r3, [pc, #176]	; (80036fc <W25qxx_Init+0x19c>)
 800364a:	2210      	movs	r2, #16
 800364c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 800364e:	e01a      	b.n	8003686 <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8003650:	4b2a      	ldr	r3, [pc, #168]	; (80036fc <W25qxx_Init+0x19c>)
 8003652:	2203      	movs	r2, #3
 8003654:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8003656:	4b29      	ldr	r3, [pc, #164]	; (80036fc <W25qxx_Init+0x19c>)
 8003658:	2208      	movs	r2, #8
 800365a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 800365c:	e013      	b.n	8003686 <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 800365e:	4b27      	ldr	r3, [pc, #156]	; (80036fc <W25qxx_Init+0x19c>)
 8003660:	2202      	movs	r2, #2
 8003662:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8003664:	4b25      	ldr	r3, [pc, #148]	; (80036fc <W25qxx_Init+0x19c>)
 8003666:	2204      	movs	r2, #4
 8003668:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 800366a:	e00c      	b.n	8003686 <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 800366c:	4b23      	ldr	r3, [pc, #140]	; (80036fc <W25qxx_Init+0x19c>)
 800366e:	2201      	movs	r2, #1
 8003670:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8003672:	4b22      	ldr	r3, [pc, #136]	; (80036fc <W25qxx_Init+0x19c>)
 8003674:	2202      	movs	r2, #2
 8003676:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 8003678:	e005      	b.n	8003686 <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 800367a:	4b20      	ldr	r3, [pc, #128]	; (80036fc <W25qxx_Init+0x19c>)
 800367c:	2200      	movs	r2, #0
 800367e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8003682:	2300      	movs	r3, #0
 8003684:	e036      	b.n	80036f4 <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 8003686:	4b1d      	ldr	r3, [pc, #116]	; (80036fc <W25qxx_Init+0x19c>)
 8003688:	f44f 7280 	mov.w	r2, #256	; 0x100
 800368c:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 800368e:	4b1b      	ldr	r3, [pc, #108]	; (80036fc <W25qxx_Init+0x19c>)
 8003690:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003694:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8003696:	4b19      	ldr	r3, [pc, #100]	; (80036fc <W25qxx_Init+0x19c>)
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	011b      	lsls	r3, r3, #4
 800369c:	4a17      	ldr	r2, [pc, #92]	; (80036fc <W25qxx_Init+0x19c>)
 800369e:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 80036a0:	4b16      	ldr	r3, [pc, #88]	; (80036fc <W25qxx_Init+0x19c>)
 80036a2:	695b      	ldr	r3, [r3, #20]
 80036a4:	4a15      	ldr	r2, [pc, #84]	; (80036fc <W25qxx_Init+0x19c>)
 80036a6:	6912      	ldr	r2, [r2, #16]
 80036a8:	fb02 f303 	mul.w	r3, r2, r3
 80036ac:	4a13      	ldr	r2, [pc, #76]	; (80036fc <W25qxx_Init+0x19c>)
 80036ae:	8952      	ldrh	r2, [r2, #10]
 80036b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80036b4:	4a11      	ldr	r2, [pc, #68]	; (80036fc <W25qxx_Init+0x19c>)
 80036b6:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80036b8:	4b10      	ldr	r3, [pc, #64]	; (80036fc <W25qxx_Init+0x19c>)
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	011b      	lsls	r3, r3, #4
 80036be:	4a0f      	ldr	r2, [pc, #60]	; (80036fc <W25qxx_Init+0x19c>)
 80036c0:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80036c2:	4b0e      	ldr	r3, [pc, #56]	; (80036fc <W25qxx_Init+0x19c>)
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	4a0d      	ldr	r2, [pc, #52]	; (80036fc <W25qxx_Init+0x19c>)
 80036c8:	6912      	ldr	r2, [r2, #16]
 80036ca:	fb02 f303 	mul.w	r3, r2, r3
 80036ce:	0a9b      	lsrs	r3, r3, #10
 80036d0:	4a0a      	ldr	r2, [pc, #40]	; (80036fc <W25qxx_Init+0x19c>)
 80036d2:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 80036d4:	f7ff fe88 	bl	80033e8 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 80036d8:	2001      	movs	r0, #1
 80036da:	f7ff fed1 	bl	8003480 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 80036de:	2002      	movs	r0, #2
 80036e0:	f7ff fece 	bl	8003480 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 80036e4:	2003      	movs	r0, #3
 80036e6:	f7ff fecb 	bl	8003480 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 80036ea:	4b04      	ldr	r3, [pc, #16]	; (80036fc <W25qxx_Init+0x19c>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 80036f2:	2301      	movs	r3, #1
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3708      	adds	r7, #8
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	20000728 	.word	0x20000728
 8003700:	48000400 	.word	0x48000400

08003704 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 800370c:	e002      	b.n	8003714 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 800370e:	2001      	movs	r0, #1
 8003710:	f007 ffca 	bl	800b6a8 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8003714:	4b25      	ldr	r3, [pc, #148]	; (80037ac <W25qxx_EraseSector+0xa8>)
 8003716:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800371a:	2b01      	cmp	r3, #1
 800371c:	d0f7      	beq.n	800370e <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 800371e:	4b23      	ldr	r3, [pc, #140]	; (80037ac <W25qxx_EraseSector+0xa8>)
 8003720:	2201      	movs	r2, #1
 8003722:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 8003726:	f7ff fef1 	bl	800350c <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 800372a:	4b20      	ldr	r3, [pc, #128]	; (80037ac <W25qxx_EraseSector+0xa8>)
 800372c:	691a      	ldr	r2, [r3, #16]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	fb02 f303 	mul.w	r3, r2, r3
 8003734:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8003736:	f7ff fe8d 	bl	8003454 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800373a:	2200      	movs	r2, #0
 800373c:	2101      	movs	r1, #1
 800373e:	481c      	ldr	r0, [pc, #112]	; (80037b0 <W25qxx_EraseSector+0xac>)
 8003740:	f008 faf8 	bl	800bd34 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8003744:	4b19      	ldr	r3, [pc, #100]	; (80037ac <W25qxx_EraseSector+0xa8>)
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	2b08      	cmp	r3, #8
 800374a:	d909      	bls.n	8003760 <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 800374c:	2021      	movs	r0, #33	; 0x21
 800374e:	f7ff fdff 	bl	8003350 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	0e1b      	lsrs	r3, r3, #24
 8003756:	b2db      	uxtb	r3, r3
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff fdf9 	bl	8003350 <W25qxx_Spi>
 800375e:	e002      	b.n	8003766 <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 8003760:	2020      	movs	r0, #32
 8003762:	f7ff fdf5 	bl	8003350 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	0c1b      	lsrs	r3, r3, #16
 800376a:	b2db      	uxtb	r3, r3
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff fdef 	bl	8003350 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	0a1b      	lsrs	r3, r3, #8
 8003776:	b2db      	uxtb	r3, r3
 8003778:	4618      	mov	r0, r3
 800377a:	f7ff fde9 	bl	8003350 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	b2db      	uxtb	r3, r3
 8003782:	4618      	mov	r0, r3
 8003784:	f7ff fde4 	bl	8003350 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003788:	2201      	movs	r2, #1
 800378a:	2101      	movs	r1, #1
 800378c:	4808      	ldr	r0, [pc, #32]	; (80037b0 <W25qxx_EraseSector+0xac>)
 800378e:	f008 fad1 	bl	800bd34 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8003792:	f7ff febb 	bl	800350c <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 8003796:	2001      	movs	r0, #1
 8003798:	f007 ff86 	bl	800b6a8 <HAL_Delay>
	w25qxx.Lock = 0;
 800379c:	4b03      	ldr	r3, [pc, #12]	; (80037ac <W25qxx_EraseSector+0xa8>)
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80037a4:	bf00      	nop
 80037a6:	3708      	adds	r7, #8
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	20000728 	.word	0x20000728
 80037b0:	48000400 	.word	0x48000400

080037b4 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 80037bc:	4b07      	ldr	r3, [pc, #28]	; (80037dc <W25qxx_SectorToPage+0x28>)
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	fb02 f303 	mul.w	r3, r2, r3
 80037c6:	4a05      	ldr	r2, [pc, #20]	; (80037dc <W25qxx_SectorToPage+0x28>)
 80037c8:	8952      	ldrh	r2, [r2, #10]
 80037ca:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	20000728 	.word	0x20000728

080037e0 <W25qxx_IsEmptySector>:
	w25qxx.Lock = 0;
	return false;
}
//###################################################################################################################
bool W25qxx_IsEmptySector(uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToCheck_up_to_SectorSize)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b090      	sub	sp, #64	; 0x40
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	607a      	str	r2, [r7, #4]
	while (w25qxx.Lock == 1)
 80037ec:	e002      	b.n	80037f4 <W25qxx_IsEmptySector+0x14>
		W25qxx_Delay(1);
 80037ee:	2001      	movs	r0, #1
 80037f0:	f007 ff5a 	bl	800b6a8 <HAL_Delay>
	while (w25qxx.Lock == 1)
 80037f4:	4b6c      	ldr	r3, [pc, #432]	; (80039a8 <W25qxx_IsEmptySector+0x1c8>)
 80037f6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d0f7      	beq.n	80037ee <W25qxx_IsEmptySector+0xe>
	w25qxx.Lock = 1;
 80037fe:	4b6a      	ldr	r3, [pc, #424]	; (80039a8 <W25qxx_IsEmptySector+0x1c8>)
 8003800:	2201      	movs	r2, #1
 8003802:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToCheck_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToCheck_up_to_SectorSize == 0))
 8003806:	4b68      	ldr	r3, [pc, #416]	; (80039a8 <W25qxx_IsEmptySector+0x1c8>)
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	429a      	cmp	r2, r3
 800380e:	d802      	bhi.n	8003816 <W25qxx_IsEmptySector+0x36>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d102      	bne.n	800381c <W25qxx_IsEmptySector+0x3c>
		NumByteToCheck_up_to_SectorSize = w25qxx.SectorSize;
 8003816:	4b64      	ldr	r3, [pc, #400]	; (80039a8 <W25qxx_IsEmptySector+0x1c8>)
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	607b      	str	r3, [r7, #4]
	uint32_t StartTime = HAL_GetTick();
#endif
	uint8_t pBuffer[32];
	uint32_t WorkAddress;
	uint32_t i;
	for (i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer))
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003820:	e055      	b.n	80038ce <W25qxx_IsEmptySector+0xee>
	{
		HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003822:	2200      	movs	r2, #0
 8003824:	2101      	movs	r1, #1
 8003826:	4861      	ldr	r0, [pc, #388]	; (80039ac <W25qxx_IsEmptySector+0x1cc>)
 8003828:	f008 fa84 	bl	800bd34 <HAL_GPIO_WritePin>
		WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 800382c:	4b5e      	ldr	r3, [pc, #376]	; (80039a8 <W25qxx_IsEmptySector+0x1c8>)
 800382e:	691b      	ldr	r3, [r3, #16]
 8003830:	68fa      	ldr	r2, [r7, #12]
 8003832:	fb02 f303 	mul.w	r3, r2, r3
 8003836:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003838:	4413      	add	r3, r2
 800383a:	637b      	str	r3, [r7, #52]	; 0x34
		if (w25qxx.ID >= W25Q256)
 800383c:	4b5a      	ldr	r3, [pc, #360]	; (80039a8 <W25qxx_IsEmptySector+0x1c8>)
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	2b08      	cmp	r3, #8
 8003842:	d909      	bls.n	8003858 <W25qxx_IsEmptySector+0x78>
		{
			W25qxx_Spi(0x0C);
 8003844:	200c      	movs	r0, #12
 8003846:	f7ff fd83 	bl	8003350 <W25qxx_Spi>
			W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 800384a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800384c:	0e1b      	lsrs	r3, r3, #24
 800384e:	b2db      	uxtb	r3, r3
 8003850:	4618      	mov	r0, r3
 8003852:	f7ff fd7d 	bl	8003350 <W25qxx_Spi>
 8003856:	e002      	b.n	800385e <W25qxx_IsEmptySector+0x7e>
		}
		else
		{
			W25qxx_Spi(0x0B);
 8003858:	200b      	movs	r0, #11
 800385a:	f7ff fd79 	bl	8003350 <W25qxx_Spi>
		}
		W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 800385e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003860:	0c1b      	lsrs	r3, r3, #16
 8003862:	b2db      	uxtb	r3, r3
 8003864:	4618      	mov	r0, r3
 8003866:	f7ff fd73 	bl	8003350 <W25qxx_Spi>
		W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 800386a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800386c:	0a1b      	lsrs	r3, r3, #8
 800386e:	b2db      	uxtb	r3, r3
 8003870:	4618      	mov	r0, r3
 8003872:	f7ff fd6d 	bl	8003350 <W25qxx_Spi>
		W25qxx_Spi(WorkAddress & 0xFF);
 8003876:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003878:	b2db      	uxtb	r3, r3
 800387a:	4618      	mov	r0, r3
 800387c:	f7ff fd68 	bl	8003350 <W25qxx_Spi>
		W25qxx_Spi(0);
 8003880:	2000      	movs	r0, #0
 8003882:	f7ff fd65 	bl	8003350 <W25qxx_Spi>
		HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, sizeof(pBuffer), 100);
 8003886:	f107 0114 	add.w	r1, r7, #20
 800388a:	2364      	movs	r3, #100	; 0x64
 800388c:	2220      	movs	r2, #32
 800388e:	4848      	ldr	r0, [pc, #288]	; (80039b0 <W25qxx_IsEmptySector+0x1d0>)
 8003890:	f00a fc7f 	bl	800e192 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003894:	2201      	movs	r2, #1
 8003896:	2101      	movs	r1, #1
 8003898:	4844      	ldr	r0, [pc, #272]	; (80039ac <W25qxx_IsEmptySector+0x1cc>)
 800389a:	f008 fa4b 	bl	800bd34 <HAL_GPIO_WritePin>
		for (uint8_t x = 0; x < sizeof(pBuffer); x++)
 800389e:	2300      	movs	r3, #0
 80038a0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80038a4:	e00c      	b.n	80038c0 <W25qxx_IsEmptySector+0xe0>
		{
			if (pBuffer[x] != 0xFF)
 80038a6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80038aa:	3340      	adds	r3, #64	; 0x40
 80038ac:	443b      	add	r3, r7
 80038ae:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80038b2:	2bff      	cmp	r3, #255	; 0xff
 80038b4:	d16b      	bne.n	800398e <W25qxx_IsEmptySector+0x1ae>
		for (uint8_t x = 0; x < sizeof(pBuffer); x++)
 80038b6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80038ba:	3301      	adds	r3, #1
 80038bc:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80038c0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80038c4:	2b1f      	cmp	r3, #31
 80038c6:	d9ee      	bls.n	80038a6 <W25qxx_IsEmptySector+0xc6>
	for (i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer))
 80038c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038ca:	3320      	adds	r3, #32
 80038cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038ce:	4b36      	ldr	r3, [pc, #216]	; (80039a8 <W25qxx_IsEmptySector+0x1c8>)
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d3a4      	bcc.n	8003822 <W25qxx_IsEmptySector+0x42>
				goto NOT_EMPTY;
		}
	}
	if ((w25qxx.SectorSize + OffsetInByte) % sizeof(pBuffer) != 0)
 80038d8:	4b33      	ldr	r3, [pc, #204]	; (80039a8 <W25qxx_IsEmptySector+0x1c8>)
 80038da:	691a      	ldr	r2, [r3, #16]
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	4413      	add	r3, r2
 80038e0:	f003 031f 	and.w	r3, r3, #31
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d04c      	beq.n	8003982 <W25qxx_IsEmptySector+0x1a2>
	{
		i -= sizeof(pBuffer);
 80038e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038ea:	3b20      	subs	r3, #32
 80038ec:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (; i < w25qxx.SectorSize; i++)
 80038ee:	e043      	b.n	8003978 <W25qxx_IsEmptySector+0x198>
		{
			HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80038f0:	2200      	movs	r2, #0
 80038f2:	2101      	movs	r1, #1
 80038f4:	482d      	ldr	r0, [pc, #180]	; (80039ac <W25qxx_IsEmptySector+0x1cc>)
 80038f6:	f008 fa1d 	bl	800bd34 <HAL_GPIO_WritePin>
			WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 80038fa:	4b2b      	ldr	r3, [pc, #172]	; (80039a8 <W25qxx_IsEmptySector+0x1c8>)
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	fb02 f303 	mul.w	r3, r2, r3
 8003904:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003906:	4413      	add	r3, r2
 8003908:	637b      	str	r3, [r7, #52]	; 0x34
			if (w25qxx.ID >= W25Q256)
 800390a:	4b27      	ldr	r3, [pc, #156]	; (80039a8 <W25qxx_IsEmptySector+0x1c8>)
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	2b08      	cmp	r3, #8
 8003910:	d909      	bls.n	8003926 <W25qxx_IsEmptySector+0x146>
			{
				W25qxx_Spi(0x0C);
 8003912:	200c      	movs	r0, #12
 8003914:	f7ff fd1c 	bl	8003350 <W25qxx_Spi>
				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 8003918:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800391a:	0e1b      	lsrs	r3, r3, #24
 800391c:	b2db      	uxtb	r3, r3
 800391e:	4618      	mov	r0, r3
 8003920:	f7ff fd16 	bl	8003350 <W25qxx_Spi>
 8003924:	e002      	b.n	800392c <W25qxx_IsEmptySector+0x14c>
			}
			else
			{
				W25qxx_Spi(0x0B);
 8003926:	200b      	movs	r0, #11
 8003928:	f7ff fd12 	bl	8003350 <W25qxx_Spi>
			}
			W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 800392c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800392e:	0c1b      	lsrs	r3, r3, #16
 8003930:	b2db      	uxtb	r3, r3
 8003932:	4618      	mov	r0, r3
 8003934:	f7ff fd0c 	bl	8003350 <W25qxx_Spi>
			W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 8003938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800393a:	0a1b      	lsrs	r3, r3, #8
 800393c:	b2db      	uxtb	r3, r3
 800393e:	4618      	mov	r0, r3
 8003940:	f7ff fd06 	bl	8003350 <W25qxx_Spi>
			W25qxx_Spi(WorkAddress & 0xFF);
 8003944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003946:	b2db      	uxtb	r3, r3
 8003948:	4618      	mov	r0, r3
 800394a:	f7ff fd01 	bl	8003350 <W25qxx_Spi>
			W25qxx_Spi(0);
 800394e:	2000      	movs	r0, #0
 8003950:	f7ff fcfe 	bl	8003350 <W25qxx_Spi>
			HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, 1, 100);
 8003954:	f107 0114 	add.w	r1, r7, #20
 8003958:	2364      	movs	r3, #100	; 0x64
 800395a:	2201      	movs	r2, #1
 800395c:	4814      	ldr	r0, [pc, #80]	; (80039b0 <W25qxx_IsEmptySector+0x1d0>)
 800395e:	f00a fc18 	bl	800e192 <HAL_SPI_Receive>
			HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003962:	2201      	movs	r2, #1
 8003964:	2101      	movs	r1, #1
 8003966:	4811      	ldr	r0, [pc, #68]	; (80039ac <W25qxx_IsEmptySector+0x1cc>)
 8003968:	f008 f9e4 	bl	800bd34 <HAL_GPIO_WritePin>
			if (pBuffer[0] != 0xFF)
 800396c:	7d3b      	ldrb	r3, [r7, #20]
 800396e:	2bff      	cmp	r3, #255	; 0xff
 8003970:	d10f      	bne.n	8003992 <W25qxx_IsEmptySector+0x1b2>
		for (; i < w25qxx.SectorSize; i++)
 8003972:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003974:	3301      	adds	r3, #1
 8003976:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003978:	4b0b      	ldr	r3, [pc, #44]	; (80039a8 <W25qxx_IsEmptySector+0x1c8>)
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800397e:	429a      	cmp	r2, r3
 8003980:	d3b6      	bcc.n	80038f0 <W25qxx_IsEmptySector+0x110>
	}
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx CheckSector is Empty in %d ms\r\n", HAL_GetTick() - StartTime);
	W25qxx_Delay(100);
#endif
	w25qxx.Lock = 0;
 8003982:	4b09      	ldr	r3, [pc, #36]	; (80039a8 <W25qxx_IsEmptySector+0x1c8>)
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 800398a:	2301      	movs	r3, #1
 800398c:	e007      	b.n	800399e <W25qxx_IsEmptySector+0x1be>
				goto NOT_EMPTY;
 800398e:	bf00      	nop
 8003990:	e000      	b.n	8003994 <W25qxx_IsEmptySector+0x1b4>
				goto NOT_EMPTY;
 8003992:	bf00      	nop
NOT_EMPTY:
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx CheckSector is Not Empty in %d ms\r\n", HAL_GetTick() - StartTime);
	W25qxx_Delay(100);
#endif
	w25qxx.Lock = 0;
 8003994:	4b04      	ldr	r3, [pc, #16]	; (80039a8 <W25qxx_IsEmptySector+0x1c8>)
 8003996:	2200      	movs	r2, #0
 8003998:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return false;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3740      	adds	r7, #64	; 0x40
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	20000728 	.word	0x20000728
 80039ac:	48000400 	.word	0x48000400
 80039b0:	20000568 	.word	0x20000568

080039b4 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
 80039c0:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80039c2:	e002      	b.n	80039ca <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 80039c4:	2001      	movs	r0, #1
 80039c6:	f007 fe6f 	bl	800b6a8 <HAL_Delay>
	while (w25qxx.Lock == 1)
 80039ca:	4b39      	ldr	r3, [pc, #228]	; (8003ab0 <W25qxx_WritePage+0xfc>)
 80039cc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d0f7      	beq.n	80039c4 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 80039d4:	4b36      	ldr	r3, [pc, #216]	; (8003ab0 <W25qxx_WritePage+0xfc>)
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4413      	add	r3, r2
 80039e2:	4a33      	ldr	r2, [pc, #204]	; (8003ab0 <W25qxx_WritePage+0xfc>)
 80039e4:	8952      	ldrh	r2, [r2, #10]
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d802      	bhi.n	80039f0 <W25qxx_WritePage+0x3c>
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d105      	bne.n	80039fc <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80039f0:	4b2f      	ldr	r3, [pc, #188]	; (8003ab0 <W25qxx_WritePage+0xfc>)
 80039f2:	895b      	ldrh	r3, [r3, #10]
 80039f4:	461a      	mov	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	4413      	add	r3, r2
 8003a02:	4a2b      	ldr	r2, [pc, #172]	; (8003ab0 <W25qxx_WritePage+0xfc>)
 8003a04:	8952      	ldrh	r2, [r2, #10]
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d905      	bls.n	8003a16 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8003a0a:	4b29      	ldr	r3, [pc, #164]	; (8003ab0 <W25qxx_WritePage+0xfc>)
 8003a0c:	895b      	ldrh	r3, [r3, #10]
 8003a0e:	461a      	mov	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 8003a16:	f7ff fd79 	bl	800350c <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8003a1a:	f7ff fd1b 	bl	8003454 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003a1e:	2200      	movs	r2, #0
 8003a20:	2101      	movs	r1, #1
 8003a22:	4824      	ldr	r0, [pc, #144]	; (8003ab4 <W25qxx_WritePage+0x100>)
 8003a24:	f008 f986 	bl	800bd34 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8003a28:	4b21      	ldr	r3, [pc, #132]	; (8003ab0 <W25qxx_WritePage+0xfc>)
 8003a2a:	895b      	ldrh	r3, [r3, #10]
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	fb02 f303 	mul.w	r3, r2, r3
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	4413      	add	r3, r2
 8003a38:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8003a3a:	4b1d      	ldr	r3, [pc, #116]	; (8003ab0 <W25qxx_WritePage+0xfc>)
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	2b08      	cmp	r3, #8
 8003a40:	d909      	bls.n	8003a56 <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 8003a42:	2012      	movs	r0, #18
 8003a44:	f7ff fc84 	bl	8003350 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	0e1b      	lsrs	r3, r3, #24
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7ff fc7e 	bl	8003350 <W25qxx_Spi>
 8003a54:	e002      	b.n	8003a5c <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 8003a56:	2002      	movs	r0, #2
 8003a58:	f7ff fc7a 	bl	8003350 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	0c1b      	lsrs	r3, r3, #16
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7ff fc74 	bl	8003350 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	0a1b      	lsrs	r3, r3, #8
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7ff fc6e 	bl	8003350 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff fc69 	bl	8003350 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	b29a      	uxth	r2, r3
 8003a82:	2364      	movs	r3, #100	; 0x64
 8003a84:	68f9      	ldr	r1, [r7, #12]
 8003a86:	480c      	ldr	r0, [pc, #48]	; (8003ab8 <W25qxx_WritePage+0x104>)
 8003a88:	f00a fa15 	bl	800deb6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	2101      	movs	r1, #1
 8003a90:	4808      	ldr	r0, [pc, #32]	; (8003ab4 <W25qxx_WritePage+0x100>)
 8003a92:	f008 f94f 	bl	800bd34 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8003a96:	f7ff fd39 	bl	800350c <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8003a9a:	2001      	movs	r0, #1
 8003a9c:	f007 fe04 	bl	800b6a8 <HAL_Delay>
	w25qxx.Lock = 0;
 8003aa0:	4b03      	ldr	r3, [pc, #12]	; (8003ab0 <W25qxx_WritePage+0xfc>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003aa8:	bf00      	nop
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	20000728 	.word	0x20000728
 8003ab4:	48000400 	.word	0x48000400
 8003ab8:	20000568 	.word	0x20000568

08003abc <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b088      	sub	sp, #32
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	607a      	str	r2, [r7, #4]
 8003ac8:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8003aca:	4b2c      	ldr	r3, [pc, #176]	; (8003b7c <W25qxx_WriteSector+0xc0>)
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	683a      	ldr	r2, [r7, #0]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d802      	bhi.n	8003ada <W25qxx_WriteSector+0x1e>
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d102      	bne.n	8003ae0 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8003ada:	4b28      	ldr	r3, [pc, #160]	; (8003b7c <W25qxx_WriteSector+0xc0>)
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8003ae0:	4b26      	ldr	r3, [pc, #152]	; (8003b7c <W25qxx_WriteSector+0xc0>)
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d243      	bcs.n	8003b72 <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	441a      	add	r2, r3
 8003af0:	4b22      	ldr	r3, [pc, #136]	; (8003b7c <W25qxx_WriteSector+0xc0>)
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d905      	bls.n	8003b04 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8003af8:	4b20      	ldr	r3, [pc, #128]	; (8003b7c <W25qxx_WriteSector+0xc0>)
 8003afa:	691a      	ldr	r2, [r3, #16]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	61bb      	str	r3, [r7, #24]
 8003b02:	e001      	b.n	8003b08 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8003b08:	68b8      	ldr	r0, [r7, #8]
 8003b0a:	f7ff fe53 	bl	80037b4 <W25qxx_SectorToPage>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	4b1a      	ldr	r3, [pc, #104]	; (8003b7c <W25qxx_WriteSector+0xc0>)
 8003b12:	895b      	ldrh	r3, [r3, #10]
 8003b14:	4619      	mov	r1, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b1c:	4413      	add	r3, r2
 8003b1e:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003b20:	4b16      	ldr	r3, [pc, #88]	; (8003b7c <W25qxx_WriteSector+0xc0>)
 8003b22:	895b      	ldrh	r3, [r3, #10]
 8003b24:	461a      	mov	r2, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	fbb3 f1f2 	udiv	r1, r3, r2
 8003b2c:	fb01 f202 	mul.w	r2, r1, r2
 8003b30:	1a9b      	subs	r3, r3, r2
 8003b32:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	69f9      	ldr	r1, [r7, #28]
 8003b3a:	68f8      	ldr	r0, [r7, #12]
 8003b3c:	f7ff ff3a 	bl	80039b4 <W25qxx_WritePage>
		StartPage++;
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	3301      	adds	r3, #1
 8003b44:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8003b46:	4b0d      	ldr	r3, [pc, #52]	; (8003b7c <W25qxx_WriteSector+0xc0>)
 8003b48:	895b      	ldrh	r3, [r3, #10]
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	1a9a      	subs	r2, r3, r2
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	4413      	add	r3, r2
 8003b54:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8003b56:	4b09      	ldr	r3, [pc, #36]	; (8003b7c <W25qxx_WriteSector+0xc0>)
 8003b58:	895b      	ldrh	r3, [r3, #10]
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	68fa      	ldr	r2, [r7, #12]
 8003b62:	4413      	add	r3, r2
 8003b64:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8003b66:	2300      	movs	r3, #0
 8003b68:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	dce1      	bgt.n	8003b34 <W25qxx_WriteSector+0x78>
 8003b70:	e000      	b.n	8003b74 <W25qxx_WriteSector+0xb8>
		return;
 8003b72:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8003b74:	3720      	adds	r7, #32
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	20000728 	.word	0x20000728

08003b80 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	60b9      	str	r1, [r7, #8]
 8003b8a:	607a      	str	r2, [r7, #4]
 8003b8c:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8003b8e:	e002      	b.n	8003b96 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8003b90:	2001      	movs	r0, #1
 8003b92:	f007 fd89 	bl	800b6a8 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8003b96:	4b36      	ldr	r3, [pc, #216]	; (8003c70 <W25qxx_ReadPage+0xf0>)
 8003b98:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d0f7      	beq.n	8003b90 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8003ba0:	4b33      	ldr	r3, [pc, #204]	; (8003c70 <W25qxx_ReadPage+0xf0>)
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8003ba8:	4b31      	ldr	r3, [pc, #196]	; (8003c70 <W25qxx_ReadPage+0xf0>)
 8003baa:	895b      	ldrh	r3, [r3, #10]
 8003bac:	461a      	mov	r2, r3
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d802      	bhi.n	8003bba <W25qxx_ReadPage+0x3a>
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d102      	bne.n	8003bc0 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8003bba:	4b2d      	ldr	r3, [pc, #180]	; (8003c70 <W25qxx_ReadPage+0xf0>)
 8003bbc:	895b      	ldrh	r3, [r3, #10]
 8003bbe:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	4413      	add	r3, r2
 8003bc6:	4a2a      	ldr	r2, [pc, #168]	; (8003c70 <W25qxx_ReadPage+0xf0>)
 8003bc8:	8952      	ldrh	r2, [r2, #10]
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d905      	bls.n	8003bda <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8003bce:	4b28      	ldr	r3, [pc, #160]	; (8003c70 <W25qxx_ReadPage+0xf0>)
 8003bd0:	895b      	ldrh	r3, [r3, #10]
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8003bda:	4b25      	ldr	r3, [pc, #148]	; (8003c70 <W25qxx_ReadPage+0xf0>)
 8003bdc:	895b      	ldrh	r3, [r3, #10]
 8003bde:	461a      	mov	r2, r3
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	fb02 f303 	mul.w	r3, r2, r3
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	4413      	add	r3, r2
 8003bea:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003bec:	2200      	movs	r2, #0
 8003bee:	2101      	movs	r1, #1
 8003bf0:	4820      	ldr	r0, [pc, #128]	; (8003c74 <W25qxx_ReadPage+0xf4>)
 8003bf2:	f008 f89f 	bl	800bd34 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8003bf6:	4b1e      	ldr	r3, [pc, #120]	; (8003c70 <W25qxx_ReadPage+0xf0>)
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	2b08      	cmp	r3, #8
 8003bfc:	d909      	bls.n	8003c12 <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 8003bfe:	200c      	movs	r0, #12
 8003c00:	f7ff fba6 	bl	8003350 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	0e1b      	lsrs	r3, r3, #24
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7ff fba0 	bl	8003350 <W25qxx_Spi>
 8003c10:	e002      	b.n	8003c18 <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8003c12:	200b      	movs	r0, #11
 8003c14:	f7ff fb9c 	bl	8003350 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	0c1b      	lsrs	r3, r3, #16
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7ff fb96 	bl	8003350 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	0a1b      	lsrs	r3, r3, #8
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7ff fb90 	bl	8003350 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	4618      	mov	r0, r3
 8003c36:	f7ff fb8b 	bl	8003350 <W25qxx_Spi>
	W25qxx_Spi(0);
 8003c3a:	2000      	movs	r0, #0
 8003c3c:	f7ff fb88 	bl	8003350 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	2364      	movs	r3, #100	; 0x64
 8003c46:	68f9      	ldr	r1, [r7, #12]
 8003c48:	480b      	ldr	r0, [pc, #44]	; (8003c78 <W25qxx_ReadPage+0xf8>)
 8003c4a:	f00a faa2 	bl	800e192 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003c4e:	2201      	movs	r2, #1
 8003c50:	2101      	movs	r1, #1
 8003c52:	4808      	ldr	r0, [pc, #32]	; (8003c74 <W25qxx_ReadPage+0xf4>)
 8003c54:	f008 f86e 	bl	800bd34 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8003c58:	2001      	movs	r0, #1
 8003c5a:	f007 fd25 	bl	800b6a8 <HAL_Delay>
	w25qxx.Lock = 0;
 8003c5e:	4b04      	ldr	r3, [pc, #16]	; (8003c70 <W25qxx_ReadPage+0xf0>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003c66:	bf00      	nop
 8003c68:	3710      	adds	r7, #16
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	20000728 	.word	0x20000728
 8003c74:	48000400 	.word	0x48000400
 8003c78:	20000568 	.word	0x20000568

08003c7c <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b088      	sub	sp, #32
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
 8003c88:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8003c8a:	4b2c      	ldr	r3, [pc, #176]	; (8003d3c <W25qxx_ReadSector+0xc0>)
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	683a      	ldr	r2, [r7, #0]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d802      	bhi.n	8003c9a <W25qxx_ReadSector+0x1e>
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d102      	bne.n	8003ca0 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8003c9a:	4b28      	ldr	r3, [pc, #160]	; (8003d3c <W25qxx_ReadSector+0xc0>)
 8003c9c:	691b      	ldr	r3, [r3, #16]
 8003c9e:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8003ca0:	4b26      	ldr	r3, [pc, #152]	; (8003d3c <W25qxx_ReadSector+0xc0>)
 8003ca2:	691b      	ldr	r3, [r3, #16]
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d243      	bcs.n	8003d32 <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	441a      	add	r2, r3
 8003cb0:	4b22      	ldr	r3, [pc, #136]	; (8003d3c <W25qxx_ReadSector+0xc0>)
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d905      	bls.n	8003cc4 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8003cb8:	4b20      	ldr	r3, [pc, #128]	; (8003d3c <W25qxx_ReadSector+0xc0>)
 8003cba:	691a      	ldr	r2, [r3, #16]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	61bb      	str	r3, [r7, #24]
 8003cc2:	e001      	b.n	8003cc8 <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8003cc8:	68b8      	ldr	r0, [r7, #8]
 8003cca:	f7ff fd73 	bl	80037b4 <W25qxx_SectorToPage>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	4b1a      	ldr	r3, [pc, #104]	; (8003d3c <W25qxx_ReadSector+0xc0>)
 8003cd2:	895b      	ldrh	r3, [r3, #10]
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cdc:	4413      	add	r3, r2
 8003cde:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003ce0:	4b16      	ldr	r3, [pc, #88]	; (8003d3c <W25qxx_ReadSector+0xc0>)
 8003ce2:	895b      	ldrh	r3, [r3, #10]
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	fbb3 f1f2 	udiv	r1, r3, r2
 8003cec:	fb01 f202 	mul.w	r2, r1, r2
 8003cf0:	1a9b      	subs	r3, r3, r2
 8003cf2:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	697a      	ldr	r2, [r7, #20]
 8003cf8:	69f9      	ldr	r1, [r7, #28]
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f7ff ff40 	bl	8003b80 <W25qxx_ReadPage>
		StartPage++;
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	3301      	adds	r3, #1
 8003d04:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8003d06:	4b0d      	ldr	r3, [pc, #52]	; (8003d3c <W25qxx_ReadSector+0xc0>)
 8003d08:	895b      	ldrh	r3, [r3, #10]
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	1a9a      	subs	r2, r3, r2
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	4413      	add	r3, r2
 8003d14:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8003d16:	4b09      	ldr	r3, [pc, #36]	; (8003d3c <W25qxx_ReadSector+0xc0>)
 8003d18:	895b      	ldrh	r3, [r3, #10]
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	4413      	add	r3, r2
 8003d24:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8003d26:	2300      	movs	r3, #0
 8003d28:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	dce1      	bgt.n	8003cf4 <W25qxx_ReadSector+0x78>
 8003d30:	e000      	b.n	8003d34 <W25qxx_ReadSector+0xb8>
		return;
 8003d32:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8003d34:	3720      	adds	r7, #32
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	20000728 	.word	0x20000728

08003d40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003d40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003d78 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003d44:	f7ff f9de 	bl	8003104 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003d48:	480c      	ldr	r0, [pc, #48]	; (8003d7c <LoopForever+0x6>)
  ldr r1, =_edata
 8003d4a:	490d      	ldr	r1, [pc, #52]	; (8003d80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003d4c:	4a0d      	ldr	r2, [pc, #52]	; (8003d84 <LoopForever+0xe>)
  movs r3, #0
 8003d4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003d50:	e002      	b.n	8003d58 <LoopCopyDataInit>

08003d52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d56:	3304      	adds	r3, #4

08003d58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003d5c:	d3f9      	bcc.n	8003d52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003d5e:	4a0a      	ldr	r2, [pc, #40]	; (8003d88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003d60:	4c0a      	ldr	r4, [pc, #40]	; (8003d8c <LoopForever+0x16>)
  movs r3, #0
 8003d62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003d64:	e001      	b.n	8003d6a <LoopFillZerobss>

08003d66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003d66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003d68:	3204      	adds	r2, #4

08003d6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003d6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003d6c:	d3fb      	bcc.n	8003d66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003d6e:	f00c ff4b 	bl	8010c08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003d72:	f7fe faff 	bl	8002374 <main>

08003d76 <LoopForever>:

LoopForever:
    b LoopForever
 8003d76:	e7fe      	b.n	8003d76 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003d78:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003d7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d80:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8003d84:	08011b38 	.word	0x08011b38
  ldr r2, =_sbss
 8003d88:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8003d8c:	20000f5c 	.word	0x20000f5c

08003d90 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003d90:	e7fe      	b.n	8003d90 <ADC1_IRQHandler>
	...

08003d94 <_ZN9LpdcLogicC1Ev>:
uint16_t requirementIdK1;
uint16_t productionTarget;
uint8_t triggerStartForReq;


LpdcLogic::LpdcLogic() {
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	4a06      	ldr	r2, [pc, #24]	; (8003db8 <_ZN9LpdcLogicC1Ev+0x24>)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2201      	movs	r2, #1
 8003da6:	721a      	strb	r2, [r3, #8]
	// TODO Auto-generated constructor stub

}
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4618      	mov	r0, r3
 8003dac:	370c      	adds	r7, #12
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	08011a54 	.word	0x08011a54

08003dbc <_ZN9LpdcLogicD1Ev>:

LpdcLogic::~LpdcLogic() {
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	4a04      	ldr	r2, [pc, #16]	; (8003dd8 <_ZN9LpdcLogicD1Ev+0x1c>)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4618      	mov	r0, r3
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr
 8003dd8:	08011a54 	.word	0x08011a54

08003ddc <_ZN9LpdcLogicD0Ev>:
LpdcLogic::~LpdcLogic() {
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
}
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f7ff ffe9 	bl	8003dbc <_ZN9LpdcLogicD1Ev>
 8003dea:	210c      	movs	r1, #12
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f00c ff00 	bl	8010bf2 <_ZdlPvj>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4618      	mov	r0, r3
 8003df6:	3708      	adds	r7, #8
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <_ZN9LpdcLogic3runEv>:

void LpdcLogic::run()
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
	shiftChange();
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f000 f813 	bl	8003e30 <_ZN9LpdcLogic11shiftChangeEv>
	machineControl();
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 f914 	bl	8004038 <_ZN9LpdcLogic14machineControlEv>
	productChange();
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f000 f84d 	bl	8003eb0 <_ZN9LpdcLogic13productChangeEv>
	production();
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f000 f882 	bl	8003f20 <_ZN9LpdcLogic10productionEv>
	manualRejection();
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 f8c7 	bl	8003fb0 <_ZN9LpdcLogic15manualRejectionEv>
	mAlarmControl();
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 f8fe 	bl	8004024 <_ZN9LpdcLogic13mAlarmControlEv>
}
 8003e28:	bf00      	nop
 8003e2a:	3708      	adds	r7, #8
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <_ZN9LpdcLogic11shiftChangeEv>:

void LpdcLogic::shiftChange()
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
	if((CurrentShift != CurrentShift_K1)&&(UpdateShiftInfo==1))
 8003e38:	4b14      	ldr	r3, [pc, #80]	; (8003e8c <_ZN9LpdcLogic11shiftChangeEv+0x5c>)
 8003e3a:	781a      	ldrb	r2, [r3, #0]
 8003e3c:	4b14      	ldr	r3, [pc, #80]	; (8003e90 <_ZN9LpdcLogic11shiftChangeEv+0x60>)
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d01c      	beq.n	8003e7e <_ZN9LpdcLogic11shiftChangeEv+0x4e>
 8003e44:	4b13      	ldr	r3, [pc, #76]	; (8003e94 <_ZN9LpdcLogic11shiftChangeEv+0x64>)
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d118      	bne.n	8003e7e <_ZN9LpdcLogic11shiftChangeEv+0x4e>
	{
		MAC_Gen_Prod_Input1_Production=0;
 8003e4c:	4b12      	ldr	r3, [pc, #72]	; (8003e98 <_ZN9LpdcLogic11shiftChangeEv+0x68>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	801a      	strh	r2, [r3, #0]
		MAC_Gen_Rej_Input_Production=0;
 8003e52:	4b12      	ldr	r3, [pc, #72]	; (8003e9c <_ZN9LpdcLogic11shiftChangeEv+0x6c>)
 8003e54:	2200      	movs	r2, #0
 8003e56:	801a      	strh	r2, [r3, #0]
		Manual_RejectionCount=0;
 8003e58:	4b11      	ldr	r3, [pc, #68]	; (8003ea0 <_ZN9LpdcLogic11shiftChangeEv+0x70>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	801a      	strh	r2, [r3, #0]
		Production_Zeit=0;
 8003e5e:	4b11      	ldr	r3, [pc, #68]	; (8003ea4 <_ZN9LpdcLogic11shiftChangeEv+0x74>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	801a      	strh	r2, [r3, #0]
		Rejection_Zeit=0;
 8003e64:	4b10      	ldr	r3, [pc, #64]	; (8003ea8 <_ZN9LpdcLogic11shiftChangeEv+0x78>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	801a      	strh	r2, [r3, #0]
		UpdateShiftInfo=0;
 8003e6a:	4b0a      	ldr	r3, [pc, #40]	; (8003e94 <_ZN9LpdcLogic11shiftChangeEv+0x64>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	701a      	strb	r2, [r3, #0]
		CurrentShift_K1= CurrentShift;
 8003e70:	4b06      	ldr	r3, [pc, #24]	; (8003e8c <_ZN9LpdcLogic11shiftChangeEv+0x5c>)
 8003e72:	781a      	ldrb	r2, [r3, #0]
 8003e74:	4b06      	ldr	r3, [pc, #24]	; (8003e90 <_ZN9LpdcLogic11shiftChangeEv+0x60>)
 8003e76:	701a      	strb	r2, [r3, #0]
		IsCurrentShiftUpdated=1;
 8003e78:	4b0c      	ldr	r3, [pc, #48]	; (8003eac <_ZN9LpdcLogic11shiftChangeEv+0x7c>)
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	701a      	strb	r2, [r3, #0]
	}
}
 8003e7e:	bf00      	nop
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	20000a0b 	.word	0x20000a0b
 8003e90:	20000760 	.word	0x20000760
 8003e94:	20000a0c 	.word	0x20000a0c
 8003e98:	20000756 	.word	0x20000756
 8003e9c:	2000075a 	.word	0x2000075a
 8003ea0:	2000075e 	.word	0x2000075e
 8003ea4:	20000758 	.word	0x20000758
 8003ea8:	2000075c 	.word	0x2000075c
 8003eac:	20000761 	.word	0x20000761

08003eb0 <_ZN9LpdcLogic13productChangeEv>:

void LpdcLogic::productChange()
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
	if((productChangeOL ==1)&&(Debounce_productChangeOL ==1))	  /*reset due to product change*/
 8003eb8:	4b13      	ldr	r3, [pc, #76]	; (8003f08 <_ZN9LpdcLogic13productChangeEv+0x58>)
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d116      	bne.n	8003eee <_ZN9LpdcLogic13productChangeEv+0x3e>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	7a1b      	ldrb	r3, [r3, #8]
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d112      	bne.n	8003eee <_ZN9LpdcLogic13productChangeEv+0x3e>
	  {
		MAC_Gen_Prod_Input1_Production=0;
 8003ec8:	4b10      	ldr	r3, [pc, #64]	; (8003f0c <_ZN9LpdcLogic13productChangeEv+0x5c>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	801a      	strh	r2, [r3, #0]
		MAC_Gen_Rej_Input_Production=0;
 8003ece:	4b10      	ldr	r3, [pc, #64]	; (8003f10 <_ZN9LpdcLogic13productChangeEv+0x60>)
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	801a      	strh	r2, [r3, #0]
		Manual_RejectionCount=0;
 8003ed4:	4b0f      	ldr	r3, [pc, #60]	; (8003f14 <_ZN9LpdcLogic13productChangeEv+0x64>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	801a      	strh	r2, [r3, #0]
		Production_Zeit=0;
 8003eda:	4b0f      	ldr	r3, [pc, #60]	; (8003f18 <_ZN9LpdcLogic13productChangeEv+0x68>)
 8003edc:	2200      	movs	r2, #0
 8003ede:	801a      	strh	r2, [r3, #0]
		Rejection_Zeit=0;
 8003ee0:	4b0e      	ldr	r3, [pc, #56]	; (8003f1c <_ZN9LpdcLogic13productChangeEv+0x6c>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	801a      	strh	r2, [r3, #0]
		Debounce_productChangeOL=0;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	721a      	strb	r2, [r3, #8]
	  }
	  else if(productChangeOL==0)
	  {
	  	Debounce_productChangeOL=1;
	  }
}
 8003eec:	e006      	b.n	8003efc <_ZN9LpdcLogic13productChangeEv+0x4c>
	  else if(productChangeOL==0)
 8003eee:	4b06      	ldr	r3, [pc, #24]	; (8003f08 <_ZN9LpdcLogic13productChangeEv+0x58>)
 8003ef0:	781b      	ldrb	r3, [r3, #0]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d102      	bne.n	8003efc <_ZN9LpdcLogic13productChangeEv+0x4c>
	  	Debounce_productChangeOL=1;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	721a      	strb	r2, [r3, #8]
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr
 8003f08:	200000fc 	.word	0x200000fc
 8003f0c:	20000756 	.word	0x20000756
 8003f10:	2000075a 	.word	0x2000075a
 8003f14:	2000075e 	.word	0x2000075e
 8003f18:	20000758 	.word	0x20000758
 8003f1c:	2000075c 	.word	0x2000075c

08003f20 <_ZN9LpdcLogic10productionEv>:

void LpdcLogic::production()
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]

GPIO_PinStateMac = HAL_GPIO_ReadPin(GPIOC,InputMachine1_Pin);
 8003f28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f2c:	4819      	ldr	r0, [pc, #100]	; (8003f94 <_ZN9LpdcLogic10productionEv+0x74>)
 8003f2e:	f007 fee9 	bl	800bd04 <HAL_GPIO_ReadPin>
 8003f32:	4603      	mov	r3, r0
 8003f34:	461a      	mov	r2, r3
 8003f36:	4b18      	ldr	r3, [pc, #96]	; (8003f98 <_ZN9LpdcLogic10productionEv+0x78>)
 8003f38:	701a      	strb	r2, [r3, #0]
//GPIO_PinStateEjection = Sim_Trigger;//HAL_GPIO_ReadPin(GPIOC,InputMachine2_Pin);
//if(GPIO_PinStateMac == GPIO_PIN_RESET){
	if((GPIO_PinStateMac ==GPIO_PIN_RESET)&&(MAC_A_Prod_Input1_DeBounce))
 8003f3a:	4b17      	ldr	r3, [pc, #92]	; (8003f98 <_ZN9LpdcLogic10productionEv+0x78>)
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d119      	bne.n	8003f76 <_ZN9LpdcLogic10productionEv+0x56>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	791b      	ldrb	r3, [r3, #4]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d015      	beq.n	8003f76 <_ZN9LpdcLogic10productionEv+0x56>
	{
		Sim_Trigger= GPIO_PIN_SET;
 8003f4a:	4b14      	ldr	r3, [pc, #80]	; (8003f9c <_ZN9LpdcLogic10productionEv+0x7c>)
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	701a      	strb	r2, [r3, #0]
		  MAC_A_Prod_Input1_DeBounce	= 0;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	711a      	strb	r2, [r3, #4]
		  MAC_Gen_Prod_Input1_Production =1;
 8003f56:	4b12      	ldr	r3, [pc, #72]	; (8003fa0 <_ZN9LpdcLogic10productionEv+0x80>)
 8003f58:	2201      	movs	r2, #1
 8003f5a:	801a      	strh	r2, [r3, #0]
		  productionInc = productionInc+1;
 8003f5c:	4b11      	ldr	r3, [pc, #68]	; (8003fa4 <_ZN9LpdcLogic10productionEv+0x84>)
 8003f5e:	881b      	ldrh	r3, [r3, #0]
 8003f60:	3301      	adds	r3, #1
 8003f62:	b29a      	uxth	r2, r3
 8003f64:	4b0f      	ldr	r3, [pc, #60]	; (8003fa4 <_ZN9LpdcLogic10productionEv+0x84>)
 8003f66:	801a      	strh	r2, [r3, #0]
		  MAC_Gen_Rej_Input_Production = 0;
 8003f68:	4b0f      	ldr	r3, [pc, #60]	; (8003fa8 <_ZN9LpdcLogic10productionEv+0x88>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	801a      	strh	r2, [r3, #0]
		  UpdateStorage=1;
 8003f6e:	4b0f      	ldr	r3, [pc, #60]	; (8003fac <_ZN9LpdcLogic10productionEv+0x8c>)
 8003f70:	2201      	movs	r2, #1
 8003f72:	701a      	strb	r2, [r3, #0]
	{
		   MAC_A_Prod_Input1_DeBounce	 =1;

	}
	else{}
}
 8003f74:	e00a      	b.n	8003f8c <_ZN9LpdcLogic10productionEv+0x6c>
	else if((GPIO_PinStateMac==GPIO_PIN_SET)&&(!MAC_A_Prod_Input1_DeBounce))
 8003f76:	4b08      	ldr	r3, [pc, #32]	; (8003f98 <_ZN9LpdcLogic10productionEv+0x78>)
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d106      	bne.n	8003f8c <_ZN9LpdcLogic10productionEv+0x6c>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	791b      	ldrb	r3, [r3, #4]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d102      	bne.n	8003f8c <_ZN9LpdcLogic10productionEv+0x6c>
		   MAC_A_Prod_Input1_DeBounce	 =1;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	711a      	strb	r2, [r3, #4]
}
 8003f8c:	bf00      	nop
 8003f8e:	3708      	adds	r7, #8
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	48000800 	.word	0x48000800
 8003f98:	20000750 	.word	0x20000750
 8003f9c:	20000752 	.word	0x20000752
 8003fa0:	20000756 	.word	0x20000756
 8003fa4:	20000764 	.word	0x20000764
 8003fa8:	2000075a 	.word	0x2000075a
 8003fac:	20000762 	.word	0x20000762

08003fb0 <_ZN9LpdcLogic15manualRejectionEv>:

//}

void LpdcLogic::manualRejection()
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
	GPIO_PinStateRej = GPIO_PIN_SET;//HAL_GPIO_ReadPin(GPIOA,InputMachine3_Pin);
 8003fb8:	4b15      	ldr	r3, [pc, #84]	; (8004010 <_ZN9LpdcLogic15manualRejectionEv+0x60>)
 8003fba:	2201      	movs	r2, #1
 8003fbc:	701a      	strb	r2, [r3, #0]
	if((GPIO_PinStateRej ==GPIO_PIN_RESET)&&(DebounceMACA_Rej))
 8003fbe:	4b14      	ldr	r3, [pc, #80]	; (8004010 <_ZN9LpdcLogic15manualRejectionEv+0x60>)
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d116      	bne.n	8003ff4 <_ZN9LpdcLogic15manualRejectionEv+0x44>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	795b      	ldrb	r3, [r3, #5]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d012      	beq.n	8003ff4 <_ZN9LpdcLogic15manualRejectionEv+0x44>
	 {
		  DebounceMACA_Rej=0;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	715a      	strb	r2, [r3, #5]
		  //Manual_RejectionCount	=  Manual_RejectionCount+1;
		  MAC_Gen_Prod_Input1_Production =0;
 8003fd4:	4b0f      	ldr	r3, [pc, #60]	; (8004014 <_ZN9LpdcLogic15manualRejectionEv+0x64>)
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	801a      	strh	r2, [r3, #0]
		  MAC_Gen_Rej_Input_Production = 1;
 8003fda:	4b0f      	ldr	r3, [pc, #60]	; (8004018 <_ZN9LpdcLogic15manualRejectionEv+0x68>)
 8003fdc:	2201      	movs	r2, #1
 8003fde:	801a      	strh	r2, [r3, #0]
		  productionInc = productionInc+1;
 8003fe0:	4b0e      	ldr	r3, [pc, #56]	; (800401c <_ZN9LpdcLogic15manualRejectionEv+0x6c>)
 8003fe2:	881b      	ldrh	r3, [r3, #0]
 8003fe4:	3301      	adds	r3, #1
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	4b0c      	ldr	r3, [pc, #48]	; (800401c <_ZN9LpdcLogic15manualRejectionEv+0x6c>)
 8003fea:	801a      	strh	r2, [r3, #0]
		  UpdateStorage=1;
 8003fec:	4b0c      	ldr	r3, [pc, #48]	; (8004020 <_ZN9LpdcLogic15manualRejectionEv+0x70>)
 8003fee:	2201      	movs	r2, #1
 8003ff0:	701a      	strb	r2, [r3, #0]
	 }
	 else if(GPIO_PinStateRej ==GPIO_PIN_SET)
	 {
		 DebounceMACA_Rej=1;
	 }
}
 8003ff2:	e006      	b.n	8004002 <_ZN9LpdcLogic15manualRejectionEv+0x52>
	 else if(GPIO_PinStateRej ==GPIO_PIN_SET)
 8003ff4:	4b06      	ldr	r3, [pc, #24]	; (8004010 <_ZN9LpdcLogic15manualRejectionEv+0x60>)
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d102      	bne.n	8004002 <_ZN9LpdcLogic15manualRejectionEv+0x52>
		 DebounceMACA_Rej=1;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	715a      	strb	r2, [r3, #5]
}
 8004002:	bf00      	nop
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	20000751 	.word	0x20000751
 8004014:	20000756 	.word	0x20000756
 8004018:	2000075a 	.word	0x2000075a
 800401c:	20000764 	.word	0x20000764
 8004020:	20000762 	.word	0x20000762

08004024 <_ZN9LpdcLogic13mAlarmControlEv>:

void LpdcLogic::mAlarmControl(void)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
	}
	else
	{
	//	HAL_GPIO_WritePin(GPIOC, RELAY4_Pin, GPIO_PIN_RESET);
	}
}
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <_ZN9LpdcLogic14machineControlEv>:

void LpdcLogic::machineControl(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
	if(requirementId != requirementIdK1){
 8004040:	4b1f      	ldr	r3, [pc, #124]	; (80040c0 <_ZN9LpdcLogic14machineControlEv+0x88>)
 8004042:	881a      	ldrh	r2, [r3, #0]
 8004044:	4b1f      	ldr	r3, [pc, #124]	; (80040c4 <_ZN9LpdcLogic14machineControlEv+0x8c>)
 8004046:	881b      	ldrh	r3, [r3, #0]
 8004048:	429a      	cmp	r2, r3
 800404a:	d010      	beq.n	800406e <_ZN9LpdcLogic14machineControlEv+0x36>
		productionInc 		= 0;
 800404c:	4b1e      	ldr	r3, [pc, #120]	; (80040c8 <_ZN9LpdcLogic14machineControlEv+0x90>)
 800404e:	2200      	movs	r2, #0
 8004050:	801a      	strh	r2, [r3, #0]
		requirementIdK1 	= requirementId;
 8004052:	4b1b      	ldr	r3, [pc, #108]	; (80040c0 <_ZN9LpdcLogic14machineControlEv+0x88>)
 8004054:	881a      	ldrh	r2, [r3, #0]
 8004056:	4b1b      	ldr	r3, [pc, #108]	; (80040c4 <_ZN9LpdcLogic14machineControlEv+0x8c>)
 8004058:	801a      	strh	r2, [r3, #0]
		updateMemProcCtrl	= 1;
 800405a:	4b1c      	ldr	r3, [pc, #112]	; (80040cc <_ZN9LpdcLogic14machineControlEv+0x94>)
 800405c:	2201      	movs	r2, #1
 800405e:	701a      	strb	r2, [r3, #0]
		triggerStartForReq  = 1;
 8004060:	4b1b      	ldr	r3, [pc, #108]	; (80040d0 <_ZN9LpdcLogic14machineControlEv+0x98>)
 8004062:	2201      	movs	r2, #1
 8004064:	701a      	strb	r2, [r3, #0]
		productionTarget 	= batchTargetquantity;
 8004066:	4b1b      	ldr	r3, [pc, #108]	; (80040d4 <_ZN9LpdcLogic14machineControlEv+0x9c>)
 8004068:	881a      	ldrh	r2, [r3, #0]
 800406a:	4b1b      	ldr	r3, [pc, #108]	; (80040d8 <_ZN9LpdcLogic14machineControlEv+0xa0>)
 800406c:	801a      	strh	r2, [r3, #0]
	}

	if(triggerStartForReq==1){
 800406e:	4b18      	ldr	r3, [pc, #96]	; (80040d0 <_ZN9LpdcLogic14machineControlEv+0x98>)
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	2b01      	cmp	r3, #1
 8004074:	d107      	bne.n	8004086 <_ZN9LpdcLogic14machineControlEv+0x4e>
		if(startStopStatus ==1){
 8004076:	4b19      	ldr	r3, [pc, #100]	; (80040dc <_ZN9LpdcLogic14machineControlEv+0xa4>)
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	2b01      	cmp	r3, #1
 800407c:	d11c      	bne.n	80040b8 <_ZN9LpdcLogic14machineControlEv+0x80>
			triggerStartForReq=2;
 800407e:	4b14      	ldr	r3, [pc, #80]	; (80040d0 <_ZN9LpdcLogic14machineControlEv+0x98>)
 8004080:	2202      	movs	r2, #2
 8004082:	701a      	strb	r2, [r3, #0]
		{
			HAL_GPIO_WritePin(GPIOC, RELAY4_Pin, GPIO_PIN_RESET);
		}
	}

}
 8004084:	e018      	b.n	80040b8 <_ZN9LpdcLogic14machineControlEv+0x80>
	else if(triggerStartForReq==2){
 8004086:	4b12      	ldr	r3, [pc, #72]	; (80040d0 <_ZN9LpdcLogic14machineControlEv+0x98>)
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	2b02      	cmp	r3, #2
 800408c:	d114      	bne.n	80040b8 <_ZN9LpdcLogic14machineControlEv+0x80>
		if((productionInc <= productionTarget)&&(startStopStatus!=2))
 800408e:	4b0e      	ldr	r3, [pc, #56]	; (80040c8 <_ZN9LpdcLogic14machineControlEv+0x90>)
 8004090:	881a      	ldrh	r2, [r3, #0]
 8004092:	4b11      	ldr	r3, [pc, #68]	; (80040d8 <_ZN9LpdcLogic14machineControlEv+0xa0>)
 8004094:	881b      	ldrh	r3, [r3, #0]
 8004096:	429a      	cmp	r2, r3
 8004098:	d809      	bhi.n	80040ae <_ZN9LpdcLogic14machineControlEv+0x76>
 800409a:	4b10      	ldr	r3, [pc, #64]	; (80040dc <_ZN9LpdcLogic14machineControlEv+0xa4>)
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d005      	beq.n	80040ae <_ZN9LpdcLogic14machineControlEv+0x76>
			HAL_GPIO_WritePin(GPIOC, RELAY4_Pin, GPIO_PIN_SET);
 80040a2:	2201      	movs	r2, #1
 80040a4:	2120      	movs	r1, #32
 80040a6:	480e      	ldr	r0, [pc, #56]	; (80040e0 <_ZN9LpdcLogic14machineControlEv+0xa8>)
 80040a8:	f007 fe44 	bl	800bd34 <HAL_GPIO_WritePin>
}
 80040ac:	e004      	b.n	80040b8 <_ZN9LpdcLogic14machineControlEv+0x80>
			HAL_GPIO_WritePin(GPIOC, RELAY4_Pin, GPIO_PIN_RESET);
 80040ae:	2200      	movs	r2, #0
 80040b0:	2120      	movs	r1, #32
 80040b2:	480b      	ldr	r0, [pc, #44]	; (80040e0 <_ZN9LpdcLogic14machineControlEv+0xa8>)
 80040b4:	f007 fe3e 	bl	800bd34 <HAL_GPIO_WritePin>
}
 80040b8:	bf00      	nop
 80040ba:	3708      	adds	r7, #8
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	2000010a 	.word	0x2000010a
 80040c4:	20000766 	.word	0x20000766
 80040c8:	20000764 	.word	0x20000764
 80040cc:	20000763 	.word	0x20000763
 80040d0:	2000076a 	.word	0x2000076a
 80040d4:	20000102 	.word	0x20000102
 80040d8:	20000768 	.word	0x20000768
 80040dc:	2000010f 	.word	0x2000010f
 80040e0:	48000800 	.word	0x48000800

080040e4 <_ZN6commonC1Ev>:
 *      Author: MKS
 */

#include "common.h"

common::common() {
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	4a04      	ldr	r2, [pc, #16]	; (8004100 <_ZN6commonC1Ev+0x1c>)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4618      	mov	r0, r3
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr
 8004100:	08011a64 	.word	0x08011a64

08004104 <_ZN6commonD1Ev>:

common::~common() {
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	4a04      	ldr	r2, [pc, #16]	; (8004120 <_ZN6commonD1Ev+0x1c>)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4618      	mov	r0, r3
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr
 8004120:	08011a64 	.word	0x08011a64

08004124 <_ZN6commonD0Ev>:
common::~common() {
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
}
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f7ff ffe9 	bl	8004104 <_ZN6commonD1Ev>
 8004132:	2104      	movs	r1, #4
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	f00c fd5c 	bl	8010bf2 <_ZdlPvj>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4618      	mov	r0, r3
 800413e:	3708      	adds	r7, #8
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <_ZN14DisplayRoutineC1Ev>:
extern uint16_t productiontimeSetOL;

char GLCDNumericArray[2];
char gLCDNumericArraySize_4[4];

DisplayRoutine::DisplayRoutine() {
 8004144:	b5b0      	push	{r4, r5, r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	4a26      	ldr	r2, [pc, #152]	; (80041e8 <_ZN14DisplayRoutineC1Ev+0xa4>)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	601a      	str	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	3304      	adds	r3, #4
 8004156:	4618      	mov	r0, r3
 8004158:	f000 fa2a 	bl	80045b0 <_ZN4GLCDC1Ev>
 800415c:	687d      	ldr	r5, [r7, #4]
 800415e:	4b23      	ldr	r3, [pc, #140]	; (80041ec <_ZN14DisplayRoutineC1Ev+0xa8>)
 8004160:	f605 2408 	addw	r4, r5, #2568	; 0xa08
 8004164:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004166:	c407      	stmia	r4!, {r0, r1, r2}
 8004168:	8023      	strh	r3, [r4, #0]
 800416a:	2300      	movs	r3, #0
 800416c:	f885 3a16 	strb.w	r3, [r5, #2582]	; 0xa16
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a1f      	ldr	r2, [pc, #124]	; (80041f0 <_ZN14DisplayRoutineC1Ev+0xac>)
 8004174:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 8004178:	8812      	ldrh	r2, [r2, #0]
 800417a:	801a      	strh	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	491d      	ldr	r1, [pc, #116]	; (80041f4 <_ZN14DisplayRoutineC1Ev+0xb0>)
 8004180:	f603 2219 	addw	r2, r3, #2585	; 0xa19
 8004184:	8808      	ldrh	r0, [r1, #0]
 8004186:	7889      	ldrb	r1, [r1, #2]
 8004188:	8010      	strh	r0, [r2, #0]
 800418a:	7091      	strb	r1, [r2, #2]
 800418c:	2200      	movs	r2, #0
 800418e:	f883 2a1c 	strb.w	r2, [r3, #2588]	; 0xa1c
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a18      	ldr	r2, [pc, #96]	; (80041f8 <_ZN14DisplayRoutineC1Ev+0xb4>)
 8004196:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 800419a:	8812      	ldrh	r2, [r2, #0]
 800419c:	801a      	strh	r2, [r3, #0]
 800419e:	687d      	ldr	r5, [r7, #4]
 80041a0:	4b16      	ldr	r3, [pc, #88]	; (80041fc <_ZN14DisplayRoutineC1Ev+0xb8>)
 80041a2:	f605 241f 	addw	r4, r5, #2591	; 0xa1f
 80041a6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80041a8:	6020      	str	r0, [r4, #0]
 80041aa:	6061      	str	r1, [r4, #4]
 80041ac:	60a2      	str	r2, [r4, #8]
 80041ae:	2300      	movs	r3, #0
 80041b0:	f885 3a2b 	strb.w	r3, [r5, #2603]	; 0xa2b
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	4a12      	ldr	r2, [pc, #72]	; (8004200 <_ZN14DisplayRoutineC1Ev+0xbc>)
 80041b8:	f603 242c 	addw	r4, r3, #2604	; 0xa2c
 80041bc:	ca07      	ldmia	r2, {r0, r1, r2}
 80041be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 2a38 	strb.w	r2, [r3, #2616]	; 0xa38
 80041c8:	687d      	ldr	r5, [r7, #4]
 80041ca:	4b0e      	ldr	r3, [pc, #56]	; (8004204 <_ZN14DisplayRoutineC1Ev+0xc0>)
 80041cc:	f605 2439 	addw	r4, r5, #2617	; 0xa39
 80041d0:	cb07      	ldmia	r3!, {r0, r1, r2}
 80041d2:	6020      	str	r0, [r4, #0]
 80041d4:	6061      	str	r1, [r4, #4]
 80041d6:	60a2      	str	r2, [r4, #8]
 80041d8:	2300      	movs	r3, #0
 80041da:	f885 3a45 	strb.w	r3, [r5, #2629]	; 0xa45
	// TODO Auto-generated constructor stub

}
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4618      	mov	r0, r3
 80041e2:	3708      	adds	r7, #8
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bdb0      	pop	{r4, r5, r7, pc}
 80041e8:	08011a74 	.word	0x08011a74
 80041ec:	08011564 	.word	0x08011564
 80041f0:	08011574 	.word	0x08011574
 80041f4:	08011578 	.word	0x08011578
 80041f8:	0801157c 	.word	0x0801157c
 80041fc:	08011580 	.word	0x08011580
 8004200:	08011590 	.word	0x08011590
 8004204:	080115a0 	.word	0x080115a0

08004208 <_ZN14DisplayRoutineD1Ev>:

DisplayRoutine::~DisplayRoutine() {
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	4a06      	ldr	r2, [pc, #24]	; (800422c <_ZN14DisplayRoutineD1Ev+0x24>)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	601a      	str	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	3304      	adds	r3, #4
 800421a:	4618      	mov	r0, r3
 800421c:	f004 f944 	bl	80084a8 <_ZN4GLCDD1Ev>
	// TODO Auto-generated destructor stub
}
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4618      	mov	r0, r3
 8004224:	3708      	adds	r7, #8
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	08011a74 	.word	0x08011a74

08004230 <_ZN14DisplayRoutineD0Ev>:
DisplayRoutine::~DisplayRoutine() {
 8004230:	b580      	push	{r7, lr}
 8004232:	b082      	sub	sp, #8
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
}
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f7ff ffe5 	bl	8004208 <_ZN14DisplayRoutineD1Ev>
 800423e:	f640 2148 	movw	r1, #2632	; 0xa48
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f00c fcd5 	bl	8010bf2 <_ZdlPvj>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	4618      	mov	r0, r3
 800424c:	3708      	adds	r7, #8
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
	...

08004254 <_ZN14DisplayRoutine3runEv>:

void DisplayRoutine::run()
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
	//m_gLCDDrive.m_clrlcd();/*  Try in local if not need comment out*/
	m_gLCDDrive.m_lcdputs1(0,1,Lpdc);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	1d18      	adds	r0, r3, #4
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 8004266:	2201      	movs	r2, #1
 8004268:	2100      	movs	r1, #0
 800426a:	f004 fbdd 	bl	8008a28 <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(hour_t,2,0);
 800426e:	4b51      	ldr	r3, [pc, #324]	; (80043b4 <_ZN14DisplayRoutine3runEv+0x160>)
 8004270:	7819      	ldrb	r1, [r3, #0]
 8004272:	2300      	movs	r3, #0
 8004274:	2202      	movs	r2, #2
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f8b2 	bl	80043e0 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(15,2,colon);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	1d18      	adds	r0, r3, #4
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 8004286:	2202      	movs	r2, #2
 8004288:	210f      	movs	r1, #15
 800428a:	f004 fbcd 	bl	8008a28 <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(min_t,2,20);
 800428e:	4b4a      	ldr	r3, [pc, #296]	; (80043b8 <_ZN14DisplayRoutine3runEv+0x164>)
 8004290:	7819      	ldrb	r1, [r3, #0]
 8004292:	2314      	movs	r3, #20
 8004294:	2202      	movs	r2, #2
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 f8a2 	bl	80043e0 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(35,2,colon);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	1d18      	adds	r0, r3, #4
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 80042a6:	2202      	movs	r2, #2
 80042a8:	2123      	movs	r1, #35	; 0x23
 80042aa:	f004 fbbd 	bl	8008a28 <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(sec_t,2,40);
 80042ae:	4b43      	ldr	r3, [pc, #268]	; (80043bc <_ZN14DisplayRoutine3runEv+0x168>)
 80042b0:	7819      	ldrb	r1, [r3, #0]
 80042b2:	2328      	movs	r3, #40	; 0x28
 80042b4:	2202      	movs	r2, #2
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 f892 	bl	80043e0 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(54,2,space);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	1d18      	adds	r0, r3, #4
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f603 2319 	addw	r3, r3, #2585	; 0xa19
 80042c6:	2202      	movs	r2, #2
 80042c8:	2136      	movs	r1, #54	; 0x36
 80042ca:	f004 fbad 	bl	8008a28 <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(date_Rtc,2,65);
 80042ce:	4b3c      	ldr	r3, [pc, #240]	; (80043c0 <_ZN14DisplayRoutine3runEv+0x16c>)
 80042d0:	7819      	ldrb	r1, [r3, #0]
 80042d2:	2341      	movs	r3, #65	; 0x41
 80042d4:	2202      	movs	r2, #2
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 f882 	bl	80043e0 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(81,2,backslash);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	1d18      	adds	r0, r3, #4
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 80042e6:	2202      	movs	r2, #2
 80042e8:	2151      	movs	r1, #81	; 0x51
 80042ea:	f004 fb9d 	bl	8008a28 <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(month_Rtc,2,86);
 80042ee:	4b35      	ldr	r3, [pc, #212]	; (80043c4 <_ZN14DisplayRoutine3runEv+0x170>)
 80042f0:	7819      	ldrb	r1, [r3, #0]
 80042f2:	2356      	movs	r3, #86	; 0x56
 80042f4:	2202      	movs	r2, #2
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 f872 	bl	80043e0 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(103,2,backslash);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	1d18      	adds	r0, r3, #4
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 8004306:	2202      	movs	r2, #2
 8004308:	2167      	movs	r1, #103	; 0x67
 800430a:	f004 fb8d 	bl	8008a28 <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(year_Rtc,2,110);
 800430e:	4b2e      	ldr	r3, [pc, #184]	; (80043c8 <_ZN14DisplayRoutine3runEv+0x174>)
 8004310:	7819      	ldrb	r1, [r3, #0]
 8004312:	236e      	movs	r3, #110	; 0x6e
 8004314:	2202      	movs	r2, #2
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 f862 	bl	80043e0 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(0,3,production);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	1d18      	adds	r0, r3, #4
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f603 231f 	addw	r3, r3, #2591	; 0xa1f
 8004326:	2203      	movs	r2, #3
 8004328:	2100      	movs	r1, #0
 800432a:	f004 fb7d 	bl	8008a28 <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(Production_Total,3,85);
 800432e:	4b27      	ldr	r3, [pc, #156]	; (80043cc <_ZN14DisplayRoutine3runEv+0x178>)
 8004330:	8819      	ldrh	r1, [r3, #0]
 8004332:	2355      	movs	r3, #85	; 0x55
 8004334:	2203      	movs	r2, #3
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 f892 	bl	8004460 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(0,4,rejection);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	1d18      	adds	r0, r3, #4
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f603 232c 	addw	r3, r3, #2604	; 0xa2c
 8004346:	2204      	movs	r2, #4
 8004348:	2100      	movs	r1, #0
 800434a:	f004 fb6d 	bl	8008a28 <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(Rejection_Total,4,85);
 800434e:	4b20      	ldr	r3, [pc, #128]	; (80043d0 <_ZN14DisplayRoutine3runEv+0x17c>)
 8004350:	8819      	ldrh	r1, [r3, #0]
 8004352:	2355      	movs	r3, #85	; 0x55
 8004354:	2204      	movs	r2, #4
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 f882 	bl	8004460 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(0,5,Mrejection);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	1d18      	adds	r0, r3, #4
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f603 2339 	addw	r3, r3, #2617	; 0xa39
 8004366:	2205      	movs	r2, #5
 8004368:	2100      	movs	r1, #0
 800436a:	f004 fb5d 	bl	8008a28 <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(productiontimeSetOL,5,90);
 800436e:	4b19      	ldr	r3, [pc, #100]	; (80043d4 <_ZN14DisplayRoutine3runEv+0x180>)
 8004370:	8819      	ldrh	r1, [r3, #0]
 8004372:	235a      	movs	r3, #90	; 0x5a
 8004374:	2205      	movs	r2, #5
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 f872 	bl	8004460 <_ZN14DisplayRoutine11value4DigitEthh>
	value4Digit(wifi_command,6,0);
 800437c:	4b16      	ldr	r3, [pc, #88]	; (80043d8 <_ZN14DisplayRoutine3runEv+0x184>)
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	b299      	uxth	r1, r3
 8004382:	2300      	movs	r3, #0
 8004384:	2206      	movs	r2, #6
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 f86a 	bl	8004460 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(40,6,space);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	1d18      	adds	r0, r3, #4
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f603 2319 	addw	r3, r3, #2585	; 0xa19
 8004396:	2206      	movs	r2, #6
 8004398:	2128      	movs	r1, #40	; 0x28
 800439a:	f004 fb45 	bl	8008a28 <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(SectorPos,6,80);
 800439e:	4b0f      	ldr	r3, [pc, #60]	; (80043dc <_ZN14DisplayRoutine3runEv+0x188>)
 80043a0:	8819      	ldrh	r1, [r3, #0]
 80043a2:	2350      	movs	r3, #80	; 0x50
 80043a4:	2206      	movs	r2, #6
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 f85a 	bl	8004460 <_ZN14DisplayRoutine11value4DigitEthh>

}
 80043ac:	bf00      	nop
 80043ae:	3708      	adds	r7, #8
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	20000a04 	.word	0x20000a04
 80043b8:	20000a05 	.word	0x20000a05
 80043bc:	20000a06 	.word	0x20000a06
 80043c0:	20000a08 	.word	0x20000a08
 80043c4:	20000a09 	.word	0x20000a09
 80043c8:	20000a0a 	.word	0x20000a0a
 80043cc:	200000fe 	.word	0x200000fe
 80043d0:	20000100 	.word	0x20000100
 80043d4:	20000000 	.word	0x20000000
 80043d8:	20000a0d 	.word	0x20000a0d
 80043dc:	200009d6 	.word	0x200009d6

080043e0 <_ZN14DisplayRoutine11value2DigitEhhh>:

void DisplayRoutine::value2Digit(uint8_t value,uint8_t posLine,uint8_t posCol)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	4608      	mov	r0, r1
 80043ea:	4611      	mov	r1, r2
 80043ec:	461a      	mov	r2, r3
 80043ee:	4603      	mov	r3, r0
 80043f0:	70fb      	strb	r3, [r7, #3]
 80043f2:	460b      	mov	r3, r1
 80043f4:	70bb      	strb	r3, [r7, #2]
 80043f6:	4613      	mov	r3, r2
 80043f8:	707b      	strb	r3, [r7, #1]
	GLCDNumericArray[0] =(unsigned char)(((value%100)/10)+0x30);
 80043fa:	78fb      	ldrb	r3, [r7, #3]
 80043fc:	4a15      	ldr	r2, [pc, #84]	; (8004454 <_ZN14DisplayRoutine11value2DigitEhhh+0x74>)
 80043fe:	fba2 1203 	umull	r1, r2, r2, r3
 8004402:	0952      	lsrs	r2, r2, #5
 8004404:	2164      	movs	r1, #100	; 0x64
 8004406:	fb01 f202 	mul.w	r2, r1, r2
 800440a:	1a9b      	subs	r3, r3, r2
 800440c:	b2db      	uxtb	r3, r3
 800440e:	4a12      	ldr	r2, [pc, #72]	; (8004458 <_ZN14DisplayRoutine11value2DigitEhhh+0x78>)
 8004410:	fba2 2303 	umull	r2, r3, r2, r3
 8004414:	08db      	lsrs	r3, r3, #3
 8004416:	b2db      	uxtb	r3, r3
 8004418:	3330      	adds	r3, #48	; 0x30
 800441a:	b2da      	uxtb	r2, r3
 800441c:	4b0f      	ldr	r3, [pc, #60]	; (800445c <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 800441e:	701a      	strb	r2, [r3, #0]
    GLCDNumericArray[1] =(unsigned char)((value%10)+0x30);
 8004420:	78fa      	ldrb	r2, [r7, #3]
 8004422:	4b0d      	ldr	r3, [pc, #52]	; (8004458 <_ZN14DisplayRoutine11value2DigitEhhh+0x78>)
 8004424:	fba3 1302 	umull	r1, r3, r3, r2
 8004428:	08d9      	lsrs	r1, r3, #3
 800442a:	460b      	mov	r3, r1
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	440b      	add	r3, r1
 8004430:	005b      	lsls	r3, r3, #1
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	b2db      	uxtb	r3, r3
 8004436:	3330      	adds	r3, #48	; 0x30
 8004438:	b2da      	uxtb	r2, r3
 800443a:	4b08      	ldr	r3, [pc, #32]	; (800445c <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 800443c:	705a      	strb	r2, [r3, #1]
	m_gLCDDrive.m_lcdputs1(posCol,posLine,GLCDNumericArray);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	1d18      	adds	r0, r3, #4
 8004442:	78ba      	ldrb	r2, [r7, #2]
 8004444:	7879      	ldrb	r1, [r7, #1]
 8004446:	4b05      	ldr	r3, [pc, #20]	; (800445c <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 8004448:	f004 faee 	bl	8008a28 <_ZN4GLCD10m_lcdputs1EhhPc>
}
 800444c:	bf00      	nop
 800444e:	3708      	adds	r7, #8
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	51eb851f 	.word	0x51eb851f
 8004458:	cccccccd 	.word	0xcccccccd
 800445c:	2000076c 	.word	0x2000076c

08004460 <_ZN14DisplayRoutine11value4DigitEthh>:
void DisplayRoutine::value4Digit(uint16_t value4dig,uint8_t posLine,uint8_t posCol)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	4608      	mov	r0, r1
 800446a:	4611      	mov	r1, r2
 800446c:	461a      	mov	r2, r3
 800446e:	4603      	mov	r3, r0
 8004470:	807b      	strh	r3, [r7, #2]
 8004472:	460b      	mov	r3, r1
 8004474:	707b      	strb	r3, [r7, #1]
 8004476:	4613      	mov	r3, r2
 8004478:	703b      	strb	r3, [r7, #0]
	gLCDNumericArraySize_4[0] =(unsigned char)(((value4dig%10000)/1000)+0x30);
 800447a:	887b      	ldrh	r3, [r7, #2]
 800447c:	4a2b      	ldr	r2, [pc, #172]	; (800452c <_ZN14DisplayRoutine11value4DigitEthh+0xcc>)
 800447e:	fba2 1203 	umull	r1, r2, r2, r3
 8004482:	0b52      	lsrs	r2, r2, #13
 8004484:	f242 7110 	movw	r1, #10000	; 0x2710
 8004488:	fb01 f202 	mul.w	r2, r1, r2
 800448c:	1a9b      	subs	r3, r3, r2
 800448e:	b29b      	uxth	r3, r3
 8004490:	4a27      	ldr	r2, [pc, #156]	; (8004530 <_ZN14DisplayRoutine11value4DigitEthh+0xd0>)
 8004492:	fba2 2303 	umull	r2, r3, r2, r3
 8004496:	099b      	lsrs	r3, r3, #6
 8004498:	b29b      	uxth	r3, r3
 800449a:	b2db      	uxtb	r3, r3
 800449c:	3330      	adds	r3, #48	; 0x30
 800449e:	b2da      	uxtb	r2, r3
 80044a0:	4b24      	ldr	r3, [pc, #144]	; (8004534 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 80044a2:	701a      	strb	r2, [r3, #0]
	gLCDNumericArraySize_4[1] =(unsigned char)((value4dig%1000)/100+0x30);
 80044a4:	887b      	ldrh	r3, [r7, #2]
 80044a6:	4a22      	ldr	r2, [pc, #136]	; (8004530 <_ZN14DisplayRoutine11value4DigitEthh+0xd0>)
 80044a8:	fba2 1203 	umull	r1, r2, r2, r3
 80044ac:	0992      	lsrs	r2, r2, #6
 80044ae:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80044b2:	fb01 f202 	mul.w	r2, r1, r2
 80044b6:	1a9b      	subs	r3, r3, r2
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	4a1f      	ldr	r2, [pc, #124]	; (8004538 <_ZN14DisplayRoutine11value4DigitEthh+0xd8>)
 80044bc:	fba2 2303 	umull	r2, r3, r2, r3
 80044c0:	095b      	lsrs	r3, r3, #5
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	3330      	adds	r3, #48	; 0x30
 80044c8:	b2da      	uxtb	r2, r3
 80044ca:	4b1a      	ldr	r3, [pc, #104]	; (8004534 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 80044cc:	705a      	strb	r2, [r3, #1]
	gLCDNumericArraySize_4[2] =(unsigned char)(((value4dig%100)/10)+0x30);
 80044ce:	887b      	ldrh	r3, [r7, #2]
 80044d0:	4a19      	ldr	r2, [pc, #100]	; (8004538 <_ZN14DisplayRoutine11value4DigitEthh+0xd8>)
 80044d2:	fba2 1203 	umull	r1, r2, r2, r3
 80044d6:	0952      	lsrs	r2, r2, #5
 80044d8:	2164      	movs	r1, #100	; 0x64
 80044da:	fb01 f202 	mul.w	r2, r1, r2
 80044de:	1a9b      	subs	r3, r3, r2
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	4a16      	ldr	r2, [pc, #88]	; (800453c <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 80044e4:	fba2 2303 	umull	r2, r3, r2, r3
 80044e8:	08db      	lsrs	r3, r3, #3
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	3330      	adds	r3, #48	; 0x30
 80044f0:	b2da      	uxtb	r2, r3
 80044f2:	4b10      	ldr	r3, [pc, #64]	; (8004534 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 80044f4:	709a      	strb	r2, [r3, #2]
	gLCDNumericArraySize_4[3] =(unsigned char)((value4dig%10)+0x30);
 80044f6:	887a      	ldrh	r2, [r7, #2]
 80044f8:	4b10      	ldr	r3, [pc, #64]	; (800453c <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 80044fa:	fba3 1302 	umull	r1, r3, r3, r2
 80044fe:	08d9      	lsrs	r1, r3, #3
 8004500:	460b      	mov	r3, r1
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	440b      	add	r3, r1
 8004506:	005b      	lsls	r3, r3, #1
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	b29b      	uxth	r3, r3
 800450c:	b2db      	uxtb	r3, r3
 800450e:	3330      	adds	r3, #48	; 0x30
 8004510:	b2da      	uxtb	r2, r3
 8004512:	4b08      	ldr	r3, [pc, #32]	; (8004534 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 8004514:	70da      	strb	r2, [r3, #3]
	m_gLCDDrive.m_lcdputs1(posCol,posLine,gLCDNumericArraySize_4);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	1d18      	adds	r0, r3, #4
 800451a:	787a      	ldrb	r2, [r7, #1]
 800451c:	7839      	ldrb	r1, [r7, #0]
 800451e:	4b05      	ldr	r3, [pc, #20]	; (8004534 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 8004520:	f004 fa82 	bl	8008a28 <_ZN4GLCD10m_lcdputs1EhhPc>
}
 8004524:	bf00      	nop
 8004526:	3708      	adds	r7, #8
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}
 800452c:	d1b71759 	.word	0xd1b71759
 8004530:	10624dd3 	.word	0x10624dd3
 8004534:	20000770 	.word	0x20000770
 8004538:	51eb851f 	.word	0x51eb851f
 800453c:	cccccccd 	.word	0xcccccccd

08004540 <_ZN14DisplayRoutine4InitEv>:

void DisplayRoutine::Init()
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
	m_gLCDDrive.m_displayon();
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	3304      	adds	r3, #4
 800454c:	4618      	mov	r0, r3
 800454e:	f004 f88d 	bl	800866c <_ZN4GLCD11m_displayonEv>
	m_gLCDDrive.m_setstartline(0);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	3304      	adds	r3, #4
 8004556:	2100      	movs	r1, #0
 8004558:	4618      	mov	r0, r3
 800455a:	f004 f989 	bl	8008870 <_ZN4GLCD14m_setstartlineEh>
	m_gLCDDrive.m_clrlcd();
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	3304      	adds	r3, #4
 8004562:	4618      	mov	r0, r3
 8004564:	f004 faa0 	bl	8008aa8 <_ZN4GLCD8m_clrlcdEv>


}
 8004568:	bf00      	nop
 800456a:	3708      	adds	r7, #8
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <_ZN6common26ReadtheValueAssignPinstateEhh>:

class common {
public:
	common();
	virtual ~common();
	GPIO_PinState ReadtheValueAssignPinstate(uint8_t position, uint8_t value)
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	460b      	mov	r3, r1
 800457a:	70fb      	strb	r3, [r7, #3]
 800457c:	4613      	mov	r3, r2
 800457e:	70bb      	strb	r3, [r7, #2]
	{
		GPIO_PinState pinstate;
		position = 1 << position;
 8004580:	78fb      	ldrb	r3, [r7, #3]
 8004582:	2201      	movs	r2, #1
 8004584:	fa02 f303 	lsl.w	r3, r2, r3
 8004588:	70fb      	strb	r3, [r7, #3]
		if(position & value){
 800458a:	78fa      	ldrb	r2, [r7, #3]
 800458c:	78bb      	ldrb	r3, [r7, #2]
 800458e:	4013      	ands	r3, r2
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d002      	beq.n	800459c <_ZN6common26ReadtheValueAssignPinstateEhh+0x2c>
			pinstate = GPIO_PIN_SET;
 8004596:	2301      	movs	r3, #1
 8004598:	73fb      	strb	r3, [r7, #15]
 800459a:	e001      	b.n	80045a0 <_ZN6common26ReadtheValueAssignPinstateEhh+0x30>
		}
		else
		{
			pinstate = GPIO_PIN_RESET;
 800459c:	2300      	movs	r3, #0
 800459e:	73fb      	strb	r3, [r7, #15]
		}
		return(pinstate);
 80045a0:	7bfb      	ldrb	r3, [r7, #15]
	}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3714      	adds	r7, #20
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr
	...

080045b0 <_ZN4GLCDC1Ev>:
#include "main.h"
#include <string.h>
#define GLCDDELAY 10
extern TIM_HandleTypeDef htim1;
uint8_t length;
GLCD::GLCD() {
 80045b0:	b5b0      	push	{r4, r5, r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7ff fd92 	bl	80040e4 <_ZN6commonC1Ev>
 80045c0:	4ac8      	ldr	r2, [pc, #800]	; (80048e4 <_ZN4GLCDC1Ev+0x334>)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	601a      	str	r2, [r3, #0]
 80045c6:	687d      	ldr	r5, [r7, #4]
 80045c8:	4bc7      	ldr	r3, [pc, #796]	; (80048e8 <_ZN4GLCDC1Ev+0x338>)
 80045ca:	1d2c      	adds	r4, r5, #4
 80045cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80045ce:	c407      	stmia	r4!, {r0, r1, r2}
 80045d0:	8023      	strh	r3, [r4, #0]
 80045d2:	2300      	movs	r3, #0
 80045d4:	74ab      	strb	r3, [r5, #18]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	615a      	str	r2, [r3, #20]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	619a      	str	r2, [r3, #24]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	775a      	strb	r2, [r3, #29]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	331e      	adds	r3, #30
 80045ec:	f640 0208 	movw	r2, #2056	; 0x808
 80045f0:	2100      	movs	r1, #0
 80045f2:	4618      	mov	r0, r3
 80045f4:	f00c fb42 	bl	8010c7c <memset>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	227e      	movs	r2, #126	; 0x7e
 80045fc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2281      	movs	r2, #129	; 0x81
 8004604:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2295      	movs	r2, #149	; 0x95
 800460c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	22b1      	movs	r2, #177	; 0xb1
 8004614:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	22b1      	movs	r2, #177	; 0xb1
 800461c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2295      	movs	r2, #149	; 0x95
 8004624:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2281      	movs	r2, #129	; 0x81
 800462c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	227e      	movs	r2, #126	; 0x7e
 8004634:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	227e      	movs	r2, #126	; 0x7e
 800463c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	22ff      	movs	r2, #255	; 0xff
 8004644:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	22eb      	movs	r2, #235	; 0xeb
 800464c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	22cf      	movs	r2, #207	; 0xcf
 8004654:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	22cf      	movs	r2, #207	; 0xcf
 800465c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	22eb      	movs	r2, #235	; 0xeb
 8004664:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	22ff      	movs	r2, #255	; 0xff
 800466c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	227e      	movs	r2, #126	; 0x7e
 8004674:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	220e      	movs	r2, #14
 800467c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	221f      	movs	r2, #31
 8004684:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	223f      	movs	r2, #63	; 0x3f
 800468c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	227e      	movs	r2, #126	; 0x7e
 8004694:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	223f      	movs	r2, #63	; 0x3f
 800469c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	221f      	movs	r2, #31
 80046a4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	220e      	movs	r2, #14
 80046ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2208      	movs	r2, #8
 80046b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	221c      	movs	r2, #28
 80046bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	223e      	movs	r2, #62	; 0x3e
 80046c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	227f      	movs	r2, #127	; 0x7f
 80046cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	223e      	movs	r2, #62	; 0x3e
 80046d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	221c      	movs	r2, #28
 80046dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2208      	movs	r2, #8
 80046e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2218      	movs	r2, #24
 80046ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	22ba      	movs	r2, #186	; 0xba
 80046f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	22ff      	movs	r2, #255	; 0xff
 80046fc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	22ff      	movs	r2, #255	; 0xff
 8004704:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	22ff      	movs	r2, #255	; 0xff
 800470c:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	22ba      	movs	r2, #186	; 0xba
 8004714:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2218      	movs	r2, #24
 800471c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2210      	movs	r2, #16
 8004724:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	22b8      	movs	r2, #184	; 0xb8
 800472c:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	22fc      	movs	r2, #252	; 0xfc
 8004734:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	22ff      	movs	r2, #255	; 0xff
 800473c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	22fc      	movs	r2, #252	; 0xfc
 8004744:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	22b8      	movs	r2, #184	; 0xb8
 800474c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2210      	movs	r2, #16
 8004754:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2218      	movs	r2, #24
 800475c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	223c      	movs	r2, #60	; 0x3c
 8004764:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	223c      	movs	r2, #60	; 0x3c
 800476c:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2218      	movs	r2, #24
 8004774:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	22ff      	movs	r2, #255	; 0xff
 800477c:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	22ff      	movs	r2, #255	; 0xff
 8004784:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	22e7      	movs	r2, #231	; 0xe7
 800478c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	22c3      	movs	r2, #195	; 0xc3
 8004794:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	22c3      	movs	r2, #195	; 0xc3
 800479c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	22e7      	movs	r2, #231	; 0xe7
 80047a4:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	22ff      	movs	r2, #255	; 0xff
 80047ac:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	22ff      	movs	r2, #255	; 0xff
 80047b4:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	223c      	movs	r2, #60	; 0x3c
 80047bc:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2266      	movs	r2, #102	; 0x66
 80047c4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2242      	movs	r2, #66	; 0x42
 80047cc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2242      	movs	r2, #66	; 0x42
 80047d4:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2266      	movs	r2, #102	; 0x66
 80047dc:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	223c      	movs	r2, #60	; 0x3c
 80047e4:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	22ff      	movs	r2, #255	; 0xff
 80047ec:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	22c3      	movs	r2, #195	; 0xc3
 80047f4:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2299      	movs	r2, #153	; 0x99
 80047fc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	22bd      	movs	r2, #189	; 0xbd
 8004804:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	22bd      	movs	r2, #189	; 0xbd
 800480c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2299      	movs	r2, #153	; 0x99
 8004814:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	22c3      	movs	r2, #195	; 0xc3
 800481c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	22ff      	movs	r2, #255	; 0xff
 8004824:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2270      	movs	r2, #112	; 0x70
 800482c:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	22f8      	movs	r2, #248	; 0xf8
 8004834:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2288      	movs	r2, #136	; 0x88
 800483c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2288      	movs	r2, #136	; 0x88
 8004844:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	22fd      	movs	r2, #253	; 0xfd
 800484c:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	227f      	movs	r2, #127	; 0x7f
 8004854:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2207      	movs	r2, #7
 800485c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	220f      	movs	r2, #15
 8004864:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	224e      	movs	r2, #78	; 0x4e
 800486c:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	225f      	movs	r2, #95	; 0x5f
 8004874:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	22f1      	movs	r2, #241	; 0xf1
 800487c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	22f1      	movs	r2, #241	; 0xf1
 8004884:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	225f      	movs	r2, #95	; 0x5f
 800488c:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	224e      	movs	r2, #78	; 0x4e
 8004894:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	22c0      	movs	r2, #192	; 0xc0
 800489c:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	22e0      	movs	r2, #224	; 0xe0
 80048a4:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	22ff      	movs	r2, #255	; 0xff
 80048ac:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	227f      	movs	r2, #127	; 0x7f
 80048b4:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2205      	movs	r2, #5
 80048bc:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2205      	movs	r2, #5
 80048c4:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2207      	movs	r2, #7
 80048cc:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2207      	movs	r2, #7
 80048d4:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	22c0      	movs	r2, #192	; 0xc0
 80048dc:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 80048e0:	e004      	b.n	80048ec <_ZN4GLCDC1Ev+0x33c>
 80048e2:	bf00      	nop
 80048e4:	08011a84 	.word	0x08011a84
 80048e8:	080115b0 	.word	0x080115b0
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	22ff      	movs	r2, #255	; 0xff
 80048f0:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	227f      	movs	r2, #127	; 0x7f
 80048f8:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2205      	movs	r2, #5
 8004900:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2205      	movs	r2, #5
 8004908:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2265      	movs	r2, #101	; 0x65
 8004910:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	227f      	movs	r2, #127	; 0x7f
 8004918:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	223f      	movs	r2, #63	; 0x3f
 8004920:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2299      	movs	r2, #153	; 0x99
 8004928:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	225a      	movs	r2, #90	; 0x5a
 8004930:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	223c      	movs	r2, #60	; 0x3c
 8004938:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	22e7      	movs	r2, #231	; 0xe7
 8004940:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	22e7      	movs	r2, #231	; 0xe7
 8004948:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	223c      	movs	r2, #60	; 0x3c
 8004950:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	225a      	movs	r2, #90	; 0x5a
 8004958:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2299      	movs	r2, #153	; 0x99
 8004960:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	227f      	movs	r2, #127	; 0x7f
 8004968:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	223e      	movs	r2, #62	; 0x3e
 8004970:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	223e      	movs	r2, #62	; 0x3e
 8004978:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	221c      	movs	r2, #28
 8004980:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	221c      	movs	r2, #28
 8004988:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2208      	movs	r2, #8
 8004990:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2208      	movs	r2, #8
 8004998:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2208      	movs	r2, #8
 80049a0:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2208      	movs	r2, #8
 80049a8:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	221c      	movs	r2, #28
 80049b0:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	221c      	movs	r2, #28
 80049b8:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	223e      	movs	r2, #62	; 0x3e
 80049c0:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	223e      	movs	r2, #62	; 0x3e
 80049c8:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	227f      	movs	r2, #127	; 0x7f
 80049d0:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2224      	movs	r2, #36	; 0x24
 80049d8:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2266      	movs	r2, #102	; 0x66
 80049e0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	22ff      	movs	r2, #255	; 0xff
 80049e8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	22ff      	movs	r2, #255	; 0xff
 80049f0:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2266      	movs	r2, #102	; 0x66
 80049f8:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2224      	movs	r2, #36	; 0x24
 8004a00:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	225f      	movs	r2, #95	; 0x5f
 8004a08:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	225f      	movs	r2, #95	; 0x5f
 8004a10:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	225f      	movs	r2, #95	; 0x5f
 8004a18:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	225f      	movs	r2, #95	; 0x5f
 8004a20:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2206      	movs	r2, #6
 8004a28:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	220f      	movs	r2, #15
 8004a30:	f883 20bf 	strb.w	r2, [r3, #191]	; 0xbf
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2209      	movs	r2, #9
 8004a38:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	227f      	movs	r2, #127	; 0x7f
 8004a40:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	227f      	movs	r2, #127	; 0x7f
 8004a48:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	227f      	movs	r2, #127	; 0x7f
 8004a58:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	227f      	movs	r2, #127	; 0x7f
 8004a60:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2240      	movs	r2, #64	; 0x40
 8004a68:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	22da      	movs	r2, #218	; 0xda
 8004a70:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	22bf      	movs	r2, #191	; 0xbf
 8004a78:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	22a5      	movs	r2, #165	; 0xa5
 8004a80:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	22fd      	movs	r2, #253	; 0xfd
 8004a88:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2259      	movs	r2, #89	; 0x59
 8004a90:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2203      	movs	r2, #3
 8004a98:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2202      	movs	r2, #2
 8004aa0:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2270      	movs	r2, #112	; 0x70
 8004aa8:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2270      	movs	r2, #112	; 0x70
 8004ab0:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2270      	movs	r2, #112	; 0x70
 8004ab8:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2270      	movs	r2, #112	; 0x70
 8004ac0:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2270      	movs	r2, #112	; 0x70
 8004ac8:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2270      	movs	r2, #112	; 0x70
 8004ad0:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2280      	movs	r2, #128	; 0x80
 8004ad8:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2294      	movs	r2, #148	; 0x94
 8004ae0:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	22b6      	movs	r2, #182	; 0xb6
 8004ae8:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	22ff      	movs	r2, #255	; 0xff
 8004af0:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	22ff      	movs	r2, #255	; 0xff
 8004af8:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	22b6      	movs	r2, #182	; 0xb6
 8004b00:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2294      	movs	r2, #148	; 0x94
 8004b08:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2280      	movs	r2, #128	; 0x80
 8004b10:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2204      	movs	r2, #4
 8004b18:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2206      	movs	r2, #6
 8004b20:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	227f      	movs	r2, #127	; 0x7f
 8004b28:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	227f      	movs	r2, #127	; 0x7f
 8004b30:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2206      	movs	r2, #6
 8004b38:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2204      	movs	r2, #4
 8004b40:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2210      	movs	r2, #16
 8004b48:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2230      	movs	r2, #48	; 0x30
 8004b50:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	227f      	movs	r2, #127	; 0x7f
 8004b58:	f883 20e9 	strb.w	r2, [r3, #233]	; 0xe9
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	227f      	movs	r2, #127	; 0x7f
 8004b60:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2230      	movs	r2, #48	; 0x30
 8004b68:	f883 20eb 	strb.w	r2, [r3, #235]	; 0xeb
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2210      	movs	r2, #16
 8004b70:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2208      	movs	r2, #8
 8004b78:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2208      	movs	r2, #8
 8004b80:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2208      	movs	r2, #8
 8004b88:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	222a      	movs	r2, #42	; 0x2a
 8004b90:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	223e      	movs	r2, #62	; 0x3e
 8004b98:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	221c      	movs	r2, #28
 8004ba0:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2208      	movs	r2, #8
 8004ba8:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2208      	movs	r2, #8
 8004bb0:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	221c      	movs	r2, #28
 8004bb8:	f883 20f7 	strb.w	r2, [r3, #247]	; 0xf7
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	223e      	movs	r2, #62	; 0x3e
 8004bc0:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	222a      	movs	r2, #42	; 0x2a
 8004bc8:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2208      	movs	r2, #8
 8004bd0:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2208      	movs	r2, #8
 8004bd8:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2208      	movs	r2, #8
 8004be0:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	223c      	movs	r2, #60	; 0x3c
 8004be8:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	223c      	movs	r2, #60	; 0x3c
 8004bf0:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2220      	movs	r2, #32
 8004c00:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2220      	movs	r2, #32
 8004c08:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2220      	movs	r2, #32
 8004c10:	f883 2103 	strb.w	r2, [r3, #259]	; 0x103
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2220      	movs	r2, #32
 8004c18:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2208      	movs	r2, #8
 8004c20:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	221c      	movs	r2, #28
 8004c28:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	223e      	movs	r2, #62	; 0x3e
 8004c30:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2208      	movs	r2, #8
 8004c38:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2208      	movs	r2, #8
 8004c40:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	223e      	movs	r2, #62	; 0x3e
 8004c48:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	221c      	movs	r2, #28
 8004c50:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2208      	movs	r2, #8
 8004c58:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2230      	movs	r2, #48	; 0x30
 8004c60:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2238      	movs	r2, #56	; 0x38
 8004c68:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	223c      	movs	r2, #60	; 0x3c
 8004c70:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	223e      	movs	r2, #62	; 0x3e
 8004c78:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	223e      	movs	r2, #62	; 0x3e
 8004c80:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	223c      	movs	r2, #60	; 0x3c
 8004c88:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2238      	movs	r2, #56	; 0x38
 8004c90:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2230      	movs	r2, #48	; 0x30
 8004c98:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2206      	movs	r2, #6
 8004ca0:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	220e      	movs	r2, #14
 8004ca8:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	221e      	movs	r2, #30
 8004cb0:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	223e      	movs	r2, #62	; 0x3e
 8004cb8:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	223e      	movs	r2, #62	; 0x3e
 8004cc0:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	221e      	movs	r2, #30
 8004cc8:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	220e      	movs	r2, #14
 8004cd0:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2206      	movs	r2, #6
 8004cd8:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2206      	movs	r2, #6
 8004ce0:	f883 2127 	strb.w	r2, [r3, #295]	; 0x127
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	225f      	movs	r2, #95	; 0x5f
 8004ce8:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	225f      	movs	r2, #95	; 0x5f
 8004cf0:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2206      	movs	r2, #6
 8004cf8:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2207      	movs	r2, #7
 8004d00:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2207      	movs	r2, #7
 8004d08:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2207      	movs	r2, #7
 8004d10:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2207      	movs	r2, #7
 8004d18:	f883 2133 	strb.w	r2, [r3, #307]	; 0x133
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2214      	movs	r2, #20
 8004d20:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	227f      	movs	r2, #127	; 0x7f
 8004d28:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	227f      	movs	r2, #127	; 0x7f
 8004d30:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2214      	movs	r2, #20
 8004d38:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	227f      	movs	r2, #127	; 0x7f
 8004d40:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	227f      	movs	r2, #127	; 0x7f
 8004d48:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2214      	movs	r2, #20
 8004d50:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2224      	movs	r2, #36	; 0x24
 8004d58:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	222e      	movs	r2, #46	; 0x2e
 8004d60:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	226b      	movs	r2, #107	; 0x6b
 8004d68:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	226b      	movs	r2, #107	; 0x6b
 8004d70:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	223a      	movs	r2, #58	; 0x3a
 8004d78:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2212      	movs	r2, #18
 8004d80:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2246      	movs	r2, #70	; 0x46
 8004d88:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2266      	movs	r2, #102	; 0x66
 8004d90:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2230      	movs	r2, #48	; 0x30
 8004d98:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2218      	movs	r2, #24
 8004da0:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	220c      	movs	r2, #12
 8004da8:	f883 214a 	strb.w	r2, [r3, #330]	; 0x14a
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2266      	movs	r2, #102	; 0x66
 8004db0:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2262      	movs	r2, #98	; 0x62
 8004db8:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2230      	movs	r2, #48	; 0x30
 8004dc0:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	227a      	movs	r2, #122	; 0x7a
 8004dc8:	f883 214f 	strb.w	r2, [r3, #335]	; 0x14f
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	224f      	movs	r2, #79	; 0x4f
 8004dd0:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	225d      	movs	r2, #93	; 0x5d
 8004dd8:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2237      	movs	r2, #55	; 0x37
 8004de0:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	227a      	movs	r2, #122	; 0x7a
 8004de8:	f883 2153 	strb.w	r2, [r3, #339]	; 0x153
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2248      	movs	r2, #72	; 0x48
 8004df0:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2204      	movs	r2, #4
 8004df8:	f883 2156 	strb.w	r2, [r3, #342]	; 0x156
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2207      	movs	r2, #7
 8004e00:	f883 2157 	strb.w	r2, [r3, #343]	; 0x157
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2203      	movs	r2, #3
 8004e08:	f883 2158 	strb.w	r2, [r3, #344]	; 0x158
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	221c      	movs	r2, #28
 8004e10:	f883 215f 	strb.w	r2, [r3, #351]	; 0x15f
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	223e      	movs	r2, #62	; 0x3e
 8004e18:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2263      	movs	r2, #99	; 0x63
 8004e20:	f883 2161 	strb.w	r2, [r3, #353]	; 0x161
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2241      	movs	r2, #65	; 0x41
 8004e28:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2241      	movs	r2, #65	; 0x41
 8004e30:	f883 2167 	strb.w	r2, [r3, #359]	; 0x167
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2263      	movs	r2, #99	; 0x63
 8004e38:	f883 2168 	strb.w	r2, [r3, #360]	; 0x168
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	223e      	movs	r2, #62	; 0x3e
 8004e40:	f883 2169 	strb.w	r2, [r3, #361]	; 0x169
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	221c      	movs	r2, #28
 8004e48:	f883 216a 	strb.w	r2, [r3, #362]	; 0x16a
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2208      	movs	r2, #8
 8004e50:	f883 216e 	strb.w	r2, [r3, #366]	; 0x16e
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	222a      	movs	r2, #42	; 0x2a
 8004e58:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	223e      	movs	r2, #62	; 0x3e
 8004e60:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	221c      	movs	r2, #28
 8004e68:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	221c      	movs	r2, #28
 8004e70:	f883 2172 	strb.w	r2, [r3, #370]	; 0x172
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	223e      	movs	r2, #62	; 0x3e
 8004e78:	f883 2173 	strb.w	r2, [r3, #371]	; 0x173
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	222a      	movs	r2, #42	; 0x2a
 8004e80:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2208      	movs	r2, #8
 8004e88:	f883 2175 	strb.w	r2, [r3, #373]	; 0x175
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2208      	movs	r2, #8
 8004e90:	f883 2176 	strb.w	r2, [r3, #374]	; 0x176
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2208      	movs	r2, #8
 8004e98:	f883 2177 	strb.w	r2, [r3, #375]	; 0x177
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	223e      	movs	r2, #62	; 0x3e
 8004ea0:	f883 2178 	strb.w	r2, [r3, #376]	; 0x178
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	223e      	movs	r2, #62	; 0x3e
 8004ea8:	f883 2179 	strb.w	r2, [r3, #377]	; 0x179
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2208      	movs	r2, #8
 8004eb0:	f883 217a 	strb.w	r2, [r3, #378]	; 0x17a
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2208      	movs	r2, #8
 8004eb8:	f883 217b 	strb.w	r2, [r3, #379]	; 0x17b
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2280      	movs	r2, #128	; 0x80
 8004ec0:	f883 217f 	strb.w	r2, [r3, #383]	; 0x17f
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	22e0      	movs	r2, #224	; 0xe0
 8004ec8:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2260      	movs	r2, #96	; 0x60
 8004ed0:	f883 2181 	strb.w	r2, [r3, #385]	; 0x181
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2208      	movs	r2, #8
 8004ed8:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2208      	movs	r2, #8
 8004ee0:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2208      	movs	r2, #8
 8004ee8:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2208      	movs	r2, #8
 8004ef0:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2208      	movs	r2, #8
 8004ef8:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2208      	movs	r2, #8
 8004f00:	f883 218b 	strb.w	r2, [r3, #395]	; 0x18b
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2260      	movs	r2, #96	; 0x60
 8004f08:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2260      	movs	r2, #96	; 0x60
 8004f10:	f883 2191 	strb.w	r2, [r3, #401]	; 0x191
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2260      	movs	r2, #96	; 0x60
 8004f18:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2230      	movs	r2, #48	; 0x30
 8004f20:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2218      	movs	r2, #24
 8004f28:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	220c      	movs	r2, #12
 8004f30:	f883 2199 	strb.w	r2, [r3, #409]	; 0x199
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2206      	movs	r2, #6
 8004f38:	f883 219a 	strb.w	r2, [r3, #410]	; 0x19a
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2203      	movs	r2, #3
 8004f40:	f883 219b 	strb.w	r2, [r3, #411]	; 0x19b
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 219c 	strb.w	r2, [r3, #412]	; 0x19c
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	223e      	movs	r2, #62	; 0x3e
 8004f50:	f883 219e 	strb.w	r2, [r3, #414]	; 0x19e
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	227f      	movs	r2, #127	; 0x7f
 8004f58:	f883 219f 	strb.w	r2, [r3, #415]	; 0x19f
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2271      	movs	r2, #113	; 0x71
 8004f60:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2259      	movs	r2, #89	; 0x59
 8004f68:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	224d      	movs	r2, #77	; 0x4d
 8004f70:	f883 21a2 	strb.w	r2, [r3, #418]	; 0x1a2
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	227f      	movs	r2, #127	; 0x7f
 8004f78:	f883 21a3 	strb.w	r2, [r3, #419]	; 0x1a3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	223e      	movs	r2, #62	; 0x3e
 8004f80:	f883 21a4 	strb.w	r2, [r3, #420]	; 0x1a4
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2240      	movs	r2, #64	; 0x40
 8004f88:	f883 21a6 	strb.w	r2, [r3, #422]	; 0x1a6
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2242      	movs	r2, #66	; 0x42
 8004f90:	f883 21a7 	strb.w	r2, [r3, #423]	; 0x1a7
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	227f      	movs	r2, #127	; 0x7f
 8004f98:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	227f      	movs	r2, #127	; 0x7f
 8004fa0:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2240      	movs	r2, #64	; 0x40
 8004fa8:	f883 21aa 	strb.w	r2, [r3, #426]	; 0x1aa
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2240      	movs	r2, #64	; 0x40
 8004fb0:	f883 21ab 	strb.w	r2, [r3, #427]	; 0x1ab
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2262      	movs	r2, #98	; 0x62
 8004fb8:	f883 21ae 	strb.w	r2, [r3, #430]	; 0x1ae
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2273      	movs	r2, #115	; 0x73
 8004fc0:	f883 21af 	strb.w	r2, [r3, #431]	; 0x1af
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2259      	movs	r2, #89	; 0x59
 8004fc8:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2249      	movs	r2, #73	; 0x49
 8004fd0:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	226f      	movs	r2, #111	; 0x6f
 8004fd8:	f883 21b2 	strb.w	r2, [r3, #434]	; 0x1b2
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2266      	movs	r2, #102	; 0x66
 8004fe0:	f883 21b3 	strb.w	r2, [r3, #435]	; 0x1b3
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2222      	movs	r2, #34	; 0x22
 8004fe8:	f883 21b6 	strb.w	r2, [r3, #438]	; 0x1b6
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2263      	movs	r2, #99	; 0x63
 8004ff0:	f883 21b7 	strb.w	r2, [r3, #439]	; 0x1b7
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2249      	movs	r2, #73	; 0x49
 8004ff8:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2249      	movs	r2, #73	; 0x49
 8005000:	f883 21b9 	strb.w	r2, [r3, #441]	; 0x1b9
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	227f      	movs	r2, #127	; 0x7f
 8005008:	f883 21ba 	strb.w	r2, [r3, #442]	; 0x1ba
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2236      	movs	r2, #54	; 0x36
 8005010:	f883 21bb 	strb.w	r2, [r3, #443]	; 0x1bb
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2218      	movs	r2, #24
 8005018:	f883 21be 	strb.w	r2, [r3, #446]	; 0x1be
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	221c      	movs	r2, #28
 8005020:	f883 21bf 	strb.w	r2, [r3, #447]	; 0x1bf
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2216      	movs	r2, #22
 8005028:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2253      	movs	r2, #83	; 0x53
 8005030:	f883 21c1 	strb.w	r2, [r3, #449]	; 0x1c1
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	227f      	movs	r2, #127	; 0x7f
 8005038:	f883 21c2 	strb.w	r2, [r3, #450]	; 0x1c2
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	227f      	movs	r2, #127	; 0x7f
 8005040:	f883 21c3 	strb.w	r2, [r3, #451]	; 0x1c3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2250      	movs	r2, #80	; 0x50
 8005048:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2227      	movs	r2, #39	; 0x27
 8005050:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2267      	movs	r2, #103	; 0x67
 8005058:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2245      	movs	r2, #69	; 0x45
 8005060:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2245      	movs	r2, #69	; 0x45
 8005068:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	227d      	movs	r2, #125	; 0x7d
 8005070:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2239      	movs	r2, #57	; 0x39
 8005078:	f883 21cb 	strb.w	r2, [r3, #459]	; 0x1cb
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	223c      	movs	r2, #60	; 0x3c
 8005080:	f883 21ce 	strb.w	r2, [r3, #462]	; 0x1ce
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	227e      	movs	r2, #126	; 0x7e
 8005088:	f883 21cf 	strb.w	r2, [r3, #463]	; 0x1cf
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	224b      	movs	r2, #75	; 0x4b
 8005090:	f883 21d0 	strb.w	r2, [r3, #464]	; 0x1d0
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2249      	movs	r2, #73	; 0x49
 8005098:	f883 21d1 	strb.w	r2, [r3, #465]	; 0x1d1
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2279      	movs	r2, #121	; 0x79
 80050a0:	f883 21d2 	strb.w	r2, [r3, #466]	; 0x1d2
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2230      	movs	r2, #48	; 0x30
 80050a8:	f883 21d3 	strb.w	r2, [r3, #467]	; 0x1d3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2203      	movs	r2, #3
 80050b0:	f883 21d6 	strb.w	r2, [r3, #470]	; 0x1d6
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2203      	movs	r2, #3
 80050b8:	f883 21d7 	strb.w	r2, [r3, #471]	; 0x1d7
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2271      	movs	r2, #113	; 0x71
 80050c0:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2279      	movs	r2, #121	; 0x79
 80050c8:	f883 21d9 	strb.w	r2, [r3, #473]	; 0x1d9
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	220f      	movs	r2, #15
 80050d0:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2207      	movs	r2, #7
 80050d8:	f883 21db 	strb.w	r2, [r3, #475]	; 0x1db
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2236      	movs	r2, #54	; 0x36
 80050e0:	f883 21de 	strb.w	r2, [r3, #478]	; 0x1de
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	227f      	movs	r2, #127	; 0x7f
 80050e8:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2249      	movs	r2, #73	; 0x49
 80050f0:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2249      	movs	r2, #73	; 0x49
 80050f8:	f883 21e1 	strb.w	r2, [r3, #481]	; 0x1e1
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	227f      	movs	r2, #127	; 0x7f
 8005100:	f883 21e2 	strb.w	r2, [r3, #482]	; 0x1e2
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2236      	movs	r2, #54	; 0x36
 8005108:	f883 21e3 	strb.w	r2, [r3, #483]	; 0x1e3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2206      	movs	r2, #6
 8005110:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	224f      	movs	r2, #79	; 0x4f
 8005118:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2249      	movs	r2, #73	; 0x49
 8005120:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2269      	movs	r2, #105	; 0x69
 8005128:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	223f      	movs	r2, #63	; 0x3f
 8005130:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	221e      	movs	r2, #30
 8005138:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2266      	movs	r2, #102	; 0x66
 8005140:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2266      	movs	r2, #102	; 0x66
 8005148:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2280      	movs	r2, #128	; 0x80
 8005150:	f883 21f7 	strb.w	r2, [r3, #503]	; 0x1f7
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	22e6      	movs	r2, #230	; 0xe6
 8005158:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2266      	movs	r2, #102	; 0x66
 8005160:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2208      	movs	r2, #8
 8005168:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	221c      	movs	r2, #28
 8005170:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2236      	movs	r2, #54	; 0x36
 8005178:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2263      	movs	r2, #99	; 0x63
 8005180:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2241      	movs	r2, #65	; 0x41
 8005188:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2224      	movs	r2, #36	; 0x24
 8005190:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2224      	movs	r2, #36	; 0x24
 8005198:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2224      	movs	r2, #36	; 0x24
 80051a0:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2224      	movs	r2, #36	; 0x24
 80051a8:	f883 2209 	strb.w	r2, [r3, #521]	; 0x209
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2224      	movs	r2, #36	; 0x24
 80051b0:	f883 220a 	strb.w	r2, [r3, #522]	; 0x20a
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2224      	movs	r2, #36	; 0x24
 80051b8:	f883 220b 	strb.w	r2, [r3, #523]	; 0x20b
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2241      	movs	r2, #65	; 0x41
 80051c0:	f883 220f 	strb.w	r2, [r3, #527]	; 0x20f
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2263      	movs	r2, #99	; 0x63
 80051c8:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2236      	movs	r2, #54	; 0x36
 80051d0:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	221c      	movs	r2, #28
 80051d8:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2208      	movs	r2, #8
 80051e0:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2202      	movs	r2, #2
 80051e8:	f883 2216 	strb.w	r2, [r3, #534]	; 0x216
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2203      	movs	r2, #3
 80051f0:	f883 2217 	strb.w	r2, [r3, #535]	; 0x217
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2251      	movs	r2, #81	; 0x51
 80051f8:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2259      	movs	r2, #89	; 0x59
 8005200:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	220f      	movs	r2, #15
 8005208:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2206      	movs	r2, #6
 8005210:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	223e      	movs	r2, #62	; 0x3e
 8005218:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	227f      	movs	r2, #127	; 0x7f
 8005220:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2241      	movs	r2, #65	; 0x41
 8005228:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	225d      	movs	r2, #93	; 0x5d
 8005230:	f883 2221 	strb.w	r2, [r3, #545]	; 0x221
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	225d      	movs	r2, #93	; 0x5d
 8005238:	f883 2222 	strb.w	r2, [r3, #546]	; 0x222
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	221f      	movs	r2, #31
 8005240:	f883 2223 	strb.w	r2, [r3, #547]	; 0x223
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	221e      	movs	r2, #30
 8005248:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	227c      	movs	r2, #124	; 0x7c
 8005250:	f883 2226 	strb.w	r2, [r3, #550]	; 0x226
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	227e      	movs	r2, #126	; 0x7e
 8005258:	f883 2227 	strb.w	r2, [r3, #551]	; 0x227
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2213      	movs	r2, #19
 8005260:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2213      	movs	r2, #19
 8005268:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	227e      	movs	r2, #126	; 0x7e
 8005270:	f883 222a 	strb.w	r2, [r3, #554]	; 0x22a
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	227c      	movs	r2, #124	; 0x7c
 8005278:	f883 222b 	strb.w	r2, [r3, #555]	; 0x22b
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2241      	movs	r2, #65	; 0x41
 8005280:	f883 222e 	strb.w	r2, [r3, #558]	; 0x22e
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	227f      	movs	r2, #127	; 0x7f
 8005288:	f883 222f 	strb.w	r2, [r3, #559]	; 0x22f
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	227f      	movs	r2, #127	; 0x7f
 8005290:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2249      	movs	r2, #73	; 0x49
 8005298:	f883 2231 	strb.w	r2, [r3, #561]	; 0x231
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2249      	movs	r2, #73	; 0x49
 80052a0:	f883 2232 	strb.w	r2, [r3, #562]	; 0x232
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	227f      	movs	r2, #127	; 0x7f
 80052a8:	f883 2233 	strb.w	r2, [r3, #563]	; 0x233
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2236      	movs	r2, #54	; 0x36
 80052b0:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	221c      	movs	r2, #28
 80052b8:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	223e      	movs	r2, #62	; 0x3e
 80052c0:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2263      	movs	r2, #99	; 0x63
 80052c8:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2241      	movs	r2, #65	; 0x41
 80052d0:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2241      	movs	r2, #65	; 0x41
 80052d8:	f883 223a 	strb.w	r2, [r3, #570]	; 0x23a
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2263      	movs	r2, #99	; 0x63
 80052e0:	f883 223b 	strb.w	r2, [r3, #571]	; 0x23b
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2222      	movs	r2, #34	; 0x22
 80052e8:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2241      	movs	r2, #65	; 0x41
 80052f0:	f883 223e 	strb.w	r2, [r3, #574]	; 0x23e
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	227f      	movs	r2, #127	; 0x7f
 80052f8:	f883 223f 	strb.w	r2, [r3, #575]	; 0x23f
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	227f      	movs	r2, #127	; 0x7f
 8005300:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2241      	movs	r2, #65	; 0x41
 8005308:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2263      	movs	r2, #99	; 0x63
 8005310:	f883 2242 	strb.w	r2, [r3, #578]	; 0x242
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	223e      	movs	r2, #62	; 0x3e
 8005318:	f883 2243 	strb.w	r2, [r3, #579]	; 0x243
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	221c      	movs	r2, #28
 8005320:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2241      	movs	r2, #65	; 0x41
 8005328:	f883 2246 	strb.w	r2, [r3, #582]	; 0x246
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	227f      	movs	r2, #127	; 0x7f
 8005330:	f883 2247 	strb.w	r2, [r3, #583]	; 0x247
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	227f      	movs	r2, #127	; 0x7f
 8005338:	f883 2248 	strb.w	r2, [r3, #584]	; 0x248
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2249      	movs	r2, #73	; 0x49
 8005340:	f883 2249 	strb.w	r2, [r3, #585]	; 0x249
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	225d      	movs	r2, #93	; 0x5d
 8005348:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2241      	movs	r2, #65	; 0x41
 8005350:	f883 224b 	strb.w	r2, [r3, #587]	; 0x24b
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2263      	movs	r2, #99	; 0x63
 8005358:	f883 224c 	strb.w	r2, [r3, #588]	; 0x24c
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2241      	movs	r2, #65	; 0x41
 8005360:	f883 224e 	strb.w	r2, [r3, #590]	; 0x24e
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	227f      	movs	r2, #127	; 0x7f
 8005368:	f883 224f 	strb.w	r2, [r3, #591]	; 0x24f
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	227f      	movs	r2, #127	; 0x7f
 8005370:	f883 2250 	strb.w	r2, [r3, #592]	; 0x250
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2249      	movs	r2, #73	; 0x49
 8005378:	f883 2251 	strb.w	r2, [r3, #593]	; 0x251
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	221d      	movs	r2, #29
 8005380:	f883 2252 	strb.w	r2, [r3, #594]	; 0x252
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2253 	strb.w	r2, [r3, #595]	; 0x253
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2203      	movs	r2, #3
 8005390:	f883 2254 	strb.w	r2, [r3, #596]	; 0x254
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	221c      	movs	r2, #28
 8005398:	f883 2256 	strb.w	r2, [r3, #598]	; 0x256
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	223e      	movs	r2, #62	; 0x3e
 80053a0:	f883 2257 	strb.w	r2, [r3, #599]	; 0x257
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2263      	movs	r2, #99	; 0x63
 80053a8:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2241      	movs	r2, #65	; 0x41
 80053b0:	f883 2259 	strb.w	r2, [r3, #601]	; 0x259
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2251      	movs	r2, #81	; 0x51
 80053b8:	f883 225a 	strb.w	r2, [r3, #602]	; 0x25a
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2273      	movs	r2, #115	; 0x73
 80053c0:	f883 225b 	strb.w	r2, [r3, #603]	; 0x25b
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2272      	movs	r2, #114	; 0x72
 80053c8:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	227f      	movs	r2, #127	; 0x7f
 80053d0:	f883 225e 	strb.w	r2, [r3, #606]	; 0x25e
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	227f      	movs	r2, #127	; 0x7f
 80053d8:	f883 225f 	strb.w	r2, [r3, #607]	; 0x25f
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2208      	movs	r2, #8
 80053e0:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2208      	movs	r2, #8
 80053e8:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	227f      	movs	r2, #127	; 0x7f
 80053f0:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	227f      	movs	r2, #127	; 0x7f
 80053f8:	f883 2263 	strb.w	r2, [r3, #611]	; 0x263
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2241      	movs	r2, #65	; 0x41
 8005400:	f883 2267 	strb.w	r2, [r3, #615]	; 0x267
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	227f      	movs	r2, #127	; 0x7f
 8005408:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	227f      	movs	r2, #127	; 0x7f
 8005410:	f883 2269 	strb.w	r2, [r3, #617]	; 0x269
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2241      	movs	r2, #65	; 0x41
 8005418:	f883 226a 	strb.w	r2, [r3, #618]	; 0x26a
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2230      	movs	r2, #48	; 0x30
 8005420:	f883 226e 	strb.w	r2, [r3, #622]	; 0x26e
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2270      	movs	r2, #112	; 0x70
 8005428:	f883 226f 	strb.w	r2, [r3, #623]	; 0x26f
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2240      	movs	r2, #64	; 0x40
 8005430:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2241      	movs	r2, #65	; 0x41
 8005438:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	227f      	movs	r2, #127	; 0x7f
 8005440:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	223f      	movs	r2, #63	; 0x3f
 8005448:	f883 2273 	strb.w	r2, [r3, #627]	; 0x273
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2241      	movs	r2, #65	; 0x41
 8005458:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	227f      	movs	r2, #127	; 0x7f
 8005460:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	227f      	movs	r2, #127	; 0x7f
 8005468:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2208      	movs	r2, #8
 8005470:	f883 2279 	strb.w	r2, [r3, #633]	; 0x279
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	221c      	movs	r2, #28
 8005478:	f883 227a 	strb.w	r2, [r3, #634]	; 0x27a
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2277      	movs	r2, #119	; 0x77
 8005480:	f883 227b 	strb.w	r2, [r3, #635]	; 0x27b
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2263      	movs	r2, #99	; 0x63
 8005488:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2241      	movs	r2, #65	; 0x41
 8005490:	f883 227e 	strb.w	r2, [r3, #638]	; 0x27e
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	227f      	movs	r2, #127	; 0x7f
 8005498:	f883 227f 	strb.w	r2, [r3, #639]	; 0x27f
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	227f      	movs	r2, #127	; 0x7f
 80054a0:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2241      	movs	r2, #65	; 0x41
 80054a8:	f883 2281 	strb.w	r2, [r3, #641]	; 0x281
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2240      	movs	r2, #64	; 0x40
 80054b0:	f883 2282 	strb.w	r2, [r3, #642]	; 0x282
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2260      	movs	r2, #96	; 0x60
 80054b8:	f883 2283 	strb.w	r2, [r3, #643]	; 0x283
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2270      	movs	r2, #112	; 0x70
 80054c0:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	227f      	movs	r2, #127	; 0x7f
 80054c8:	f883 2286 	strb.w	r2, [r3, #646]	; 0x286
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	227f      	movs	r2, #127	; 0x7f
 80054d0:	f883 2287 	strb.w	r2, [r3, #647]	; 0x287
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	220e      	movs	r2, #14
 80054d8:	f883 2288 	strb.w	r2, [r3, #648]	; 0x288
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	221c      	movs	r2, #28
 80054e0:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	220e      	movs	r2, #14
 80054e8:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	227f      	movs	r2, #127	; 0x7f
 80054f0:	f883 228b 	strb.w	r2, [r3, #651]	; 0x28b
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	227f      	movs	r2, #127	; 0x7f
 80054f8:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	227f      	movs	r2, #127	; 0x7f
 8005500:	f883 228e 	strb.w	r2, [r3, #654]	; 0x28e
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	227f      	movs	r2, #127	; 0x7f
 8005508:	f883 228f 	strb.w	r2, [r3, #655]	; 0x28f
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2206      	movs	r2, #6
 8005510:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	220c      	movs	r2, #12
 8005518:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2218      	movs	r2, #24
 8005520:	f883 2292 	strb.w	r2, [r3, #658]	; 0x292
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	227f      	movs	r2, #127	; 0x7f
 8005528:	f883 2293 	strb.w	r2, [r3, #659]	; 0x293
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	227f      	movs	r2, #127	; 0x7f
 8005530:	f883 2294 	strb.w	r2, [r3, #660]	; 0x294
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	221c      	movs	r2, #28
 8005538:	f883 2296 	strb.w	r2, [r3, #662]	; 0x296
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	223e      	movs	r2, #62	; 0x3e
 8005540:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2263      	movs	r2, #99	; 0x63
 8005548:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2241      	movs	r2, #65	; 0x41
 8005550:	f883 2299 	strb.w	r2, [r3, #665]	; 0x299
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2263      	movs	r2, #99	; 0x63
 8005558:	f883 229a 	strb.w	r2, [r3, #666]	; 0x29a
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	223e      	movs	r2, #62	; 0x3e
 8005560:	f883 229b 	strb.w	r2, [r3, #667]	; 0x29b
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	221c      	movs	r2, #28
 8005568:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2241      	movs	r2, #65	; 0x41
 8005570:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	227f      	movs	r2, #127	; 0x7f
 8005578:	f883 229f 	strb.w	r2, [r3, #671]	; 0x29f
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	227f      	movs	r2, #127	; 0x7f
 8005580:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2249      	movs	r2, #73	; 0x49
 8005588:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2209      	movs	r2, #9
 8005590:	f883 22a2 	strb.w	r2, [r3, #674]	; 0x2a2
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	220f      	movs	r2, #15
 8005598:	f883 22a3 	strb.w	r2, [r3, #675]	; 0x2a3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2206      	movs	r2, #6
 80055a0:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	221e      	movs	r2, #30
 80055a8:	f883 22a6 	strb.w	r2, [r3, #678]	; 0x2a6
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	223f      	movs	r2, #63	; 0x3f
 80055b0:	f883 22a7 	strb.w	r2, [r3, #679]	; 0x2a7
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2221      	movs	r2, #33	; 0x21
 80055b8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2271      	movs	r2, #113	; 0x71
 80055c0:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	227f      	movs	r2, #127	; 0x7f
 80055c8:	f883 22aa 	strb.w	r2, [r3, #682]	; 0x2aa
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	225e      	movs	r2, #94	; 0x5e
 80055d0:	f883 22ab 	strb.w	r2, [r3, #683]	; 0x2ab
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2241      	movs	r2, #65	; 0x41
 80055d8:	f883 22ae 	strb.w	r2, [r3, #686]	; 0x2ae
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	227f      	movs	r2, #127	; 0x7f
 80055e0:	f883 22af 	strb.w	r2, [r3, #687]	; 0x2af
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	227f      	movs	r2, #127	; 0x7f
 80055e8:	f883 22b0 	strb.w	r2, [r3, #688]	; 0x2b0
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2209      	movs	r2, #9
 80055f0:	f883 22b1 	strb.w	r2, [r3, #689]	; 0x2b1
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2219      	movs	r2, #25
 80055f8:	f883 22b2 	strb.w	r2, [r3, #690]	; 0x2b2
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	227f      	movs	r2, #127	; 0x7f
 8005600:	f883 22b3 	strb.w	r2, [r3, #691]	; 0x2b3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2266      	movs	r2, #102	; 0x66
 8005608:	f883 22b4 	strb.w	r2, [r3, #692]	; 0x2b4
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2226      	movs	r2, #38	; 0x26
 8005610:	f883 22b6 	strb.w	r2, [r3, #694]	; 0x2b6
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	226f      	movs	r2, #111	; 0x6f
 8005618:	f883 22b7 	strb.w	r2, [r3, #695]	; 0x2b7
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	224d      	movs	r2, #77	; 0x4d
 8005620:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2259      	movs	r2, #89	; 0x59
 8005628:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2273      	movs	r2, #115	; 0x73
 8005630:	f883 22ba 	strb.w	r2, [r3, #698]	; 0x2ba
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2232      	movs	r2, #50	; 0x32
 8005638:	f883 22bb 	strb.w	r2, [r3, #699]	; 0x2bb
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2203      	movs	r2, #3
 8005640:	f883 22be 	strb.w	r2, [r3, #702]	; 0x2be
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2241      	movs	r2, #65	; 0x41
 8005648:	f883 22bf 	strb.w	r2, [r3, #703]	; 0x2bf
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	227f      	movs	r2, #127	; 0x7f
 8005650:	f883 22c0 	strb.w	r2, [r3, #704]	; 0x2c0
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	227f      	movs	r2, #127	; 0x7f
 8005658:	f883 22c1 	strb.w	r2, [r3, #705]	; 0x2c1
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2241      	movs	r2, #65	; 0x41
 8005660:	f883 22c2 	strb.w	r2, [r3, #706]	; 0x2c2
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2203      	movs	r2, #3
 8005668:	f883 22c3 	strb.w	r2, [r3, #707]	; 0x2c3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	227f      	movs	r2, #127	; 0x7f
 8005670:	f883 22c6 	strb.w	r2, [r3, #710]	; 0x2c6
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	227f      	movs	r2, #127	; 0x7f
 8005678:	f883 22c7 	strb.w	r2, [r3, #711]	; 0x2c7
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2240      	movs	r2, #64	; 0x40
 8005680:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2240      	movs	r2, #64	; 0x40
 8005688:	f883 22c9 	strb.w	r2, [r3, #713]	; 0x2c9
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	227f      	movs	r2, #127	; 0x7f
 8005690:	f883 22ca 	strb.w	r2, [r3, #714]	; 0x2ca
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	227f      	movs	r2, #127	; 0x7f
 8005698:	f883 22cb 	strb.w	r2, [r3, #715]	; 0x2cb
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	221f      	movs	r2, #31
 80056a0:	f883 22ce 	strb.w	r2, [r3, #718]	; 0x2ce
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	223f      	movs	r2, #63	; 0x3f
 80056a8:	f883 22cf 	strb.w	r2, [r3, #719]	; 0x2cf
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2260      	movs	r2, #96	; 0x60
 80056b0:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2260      	movs	r2, #96	; 0x60
 80056b8:	f883 22d1 	strb.w	r2, [r3, #721]	; 0x2d1
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	223f      	movs	r2, #63	; 0x3f
 80056c0:	f883 22d2 	strb.w	r2, [r3, #722]	; 0x2d2
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	221f      	movs	r2, #31
 80056c8:	f883 22d3 	strb.w	r2, [r3, #723]	; 0x2d3
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	227f      	movs	r2, #127	; 0x7f
 80056d0:	f883 22d6 	strb.w	r2, [r3, #726]	; 0x2d6
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	227f      	movs	r2, #127	; 0x7f
 80056d8:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2230      	movs	r2, #48	; 0x30
 80056e0:	f883 22d8 	strb.w	r2, [r3, #728]	; 0x2d8
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2218      	movs	r2, #24
 80056e8:	f883 22d9 	strb.w	r2, [r3, #729]	; 0x2d9
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2230      	movs	r2, #48	; 0x30
 80056f0:	f883 22da 	strb.w	r2, [r3, #730]	; 0x2da
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	227f      	movs	r2, #127	; 0x7f
 80056f8:	f883 22db 	strb.w	r2, [r3, #731]	; 0x2db
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	227f      	movs	r2, #127	; 0x7f
 8005700:	f883 22dc 	strb.w	r2, [r3, #732]	; 0x2dc
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2243      	movs	r2, #67	; 0x43
 8005708:	f883 22de 	strb.w	r2, [r3, #734]	; 0x2de
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2267      	movs	r2, #103	; 0x67
 8005710:	f883 22df 	strb.w	r2, [r3, #735]	; 0x2df
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	223c      	movs	r2, #60	; 0x3c
 8005718:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2218      	movs	r2, #24
 8005720:	f883 22e1 	strb.w	r2, [r3, #737]	; 0x2e1
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	223c      	movs	r2, #60	; 0x3c
 8005728:	f883 22e2 	strb.w	r2, [r3, #738]	; 0x2e2
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2267      	movs	r2, #103	; 0x67
 8005730:	f883 22e3 	strb.w	r2, [r3, #739]	; 0x2e3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2243      	movs	r2, #67	; 0x43
 8005738:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2207      	movs	r2, #7
 8005740:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	224f      	movs	r2, #79	; 0x4f
 8005748:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2278      	movs	r2, #120	; 0x78
 8005750:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2278      	movs	r2, #120	; 0x78
 8005758:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	224f      	movs	r2, #79	; 0x4f
 8005760:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2207      	movs	r2, #7
 8005768:	f883 22eb 	strb.w	r2, [r3, #747]	; 0x2eb
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2247      	movs	r2, #71	; 0x47
 8005770:	f883 22ee 	strb.w	r2, [r3, #750]	; 0x2ee
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2263      	movs	r2, #99	; 0x63
 8005778:	f883 22ef 	strb.w	r2, [r3, #751]	; 0x2ef
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2271      	movs	r2, #113	; 0x71
 8005780:	f883 22f0 	strb.w	r2, [r3, #752]	; 0x2f0
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2259      	movs	r2, #89	; 0x59
 8005788:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	224d      	movs	r2, #77	; 0x4d
 8005790:	f883 22f2 	strb.w	r2, [r3, #754]	; 0x2f2
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2267      	movs	r2, #103	; 0x67
 8005798:	f883 22f3 	strb.w	r2, [r3, #755]	; 0x2f3
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2273      	movs	r2, #115	; 0x73
 80057a0:	f883 22f4 	strb.w	r2, [r3, #756]	; 0x2f4
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	227f      	movs	r2, #127	; 0x7f
 80057a8:	f883 22f7 	strb.w	r2, [r3, #759]	; 0x2f7
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	227f      	movs	r2, #127	; 0x7f
 80057b0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2241      	movs	r2, #65	; 0x41
 80057b8:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2241      	movs	r2, #65	; 0x41
 80057c0:	f883 22fa 	strb.w	r2, [r3, #762]	; 0x2fa
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 22fe 	strb.w	r2, [r3, #766]	; 0x2fe
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2203      	movs	r2, #3
 80057d0:	f883 22ff 	strb.w	r2, [r3, #767]	; 0x2ff
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2206      	movs	r2, #6
 80057d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	220c      	movs	r2, #12
 80057e0:	f883 2301 	strb.w	r2, [r3, #769]	; 0x301
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2218      	movs	r2, #24
 80057e8:	f883 2302 	strb.w	r2, [r3, #770]	; 0x302
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2230      	movs	r2, #48	; 0x30
 80057f0:	f883 2303 	strb.w	r2, [r3, #771]	; 0x303
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2260      	movs	r2, #96	; 0x60
 80057f8:	f883 2304 	strb.w	r2, [r3, #772]	; 0x304
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2241      	movs	r2, #65	; 0x41
 8005800:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2241      	movs	r2, #65	; 0x41
 8005808:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	227f      	movs	r2, #127	; 0x7f
 8005810:	f883 2309 	strb.w	r2, [r3, #777]	; 0x309
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	227f      	movs	r2, #127	; 0x7f
 8005818:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2208      	movs	r2, #8
 8005820:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	220c      	movs	r2, #12
 8005828:	f883 230f 	strb.w	r2, [r3, #783]	; 0x30f
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2206      	movs	r2, #6
 8005830:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2203      	movs	r2, #3
 8005838:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2206      	movs	r2, #6
 8005840:	f883 2312 	strb.w	r2, [r3, #786]	; 0x312
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	220c      	movs	r2, #12
 8005848:	f883 2313 	strb.w	r2, [r3, #787]	; 0x313
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2208      	movs	r2, #8
 8005850:	f883 2314 	strb.w	r2, [r3, #788]	; 0x314
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2280      	movs	r2, #128	; 0x80
 8005858:	f883 2316 	strb.w	r2, [r3, #790]	; 0x316
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2280      	movs	r2, #128	; 0x80
 8005860:	f883 2317 	strb.w	r2, [r3, #791]	; 0x317
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2280      	movs	r2, #128	; 0x80
 8005868:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2280      	movs	r2, #128	; 0x80
 8005870:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2280      	movs	r2, #128	; 0x80
 8005878:	f883 231a 	strb.w	r2, [r3, #794]	; 0x31a
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2280      	movs	r2, #128	; 0x80
 8005880:	f883 231b 	strb.w	r2, [r3, #795]	; 0x31b
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2280      	movs	r2, #128	; 0x80
 8005888:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2280      	movs	r2, #128	; 0x80
 8005890:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2203      	movs	r2, #3
 8005898:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2207      	movs	r2, #7
 80058a0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2204      	movs	r2, #4
 80058a8:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2220      	movs	r2, #32
 80058b0:	f883 2326 	strb.w	r2, [r3, #806]	; 0x326
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2274      	movs	r2, #116	; 0x74
 80058b8:	f883 2327 	strb.w	r2, [r3, #807]	; 0x327
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2254      	movs	r2, #84	; 0x54
 80058c0:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2254      	movs	r2, #84	; 0x54
 80058c8:	f883 2329 	strb.w	r2, [r3, #809]	; 0x329
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	223c      	movs	r2, #60	; 0x3c
 80058d0:	f883 232a 	strb.w	r2, [r3, #810]	; 0x32a
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2278      	movs	r2, #120	; 0x78
 80058d8:	f883 232b 	strb.w	r2, [r3, #811]	; 0x32b
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2240      	movs	r2, #64	; 0x40
 80058e0:	f883 232c 	strb.w	r2, [r3, #812]	; 0x32c
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2241      	movs	r2, #65	; 0x41
 80058e8:	f883 232e 	strb.w	r2, [r3, #814]	; 0x32e
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	227f      	movs	r2, #127	; 0x7f
 80058f0:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	223f      	movs	r2, #63	; 0x3f
 80058f8:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2248      	movs	r2, #72	; 0x48
 8005900:	f883 2331 	strb.w	r2, [r3, #817]	; 0x331
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2248      	movs	r2, #72	; 0x48
 8005908:	f883 2332 	strb.w	r2, [r3, #818]	; 0x332
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2278      	movs	r2, #120	; 0x78
 8005910:	f883 2333 	strb.w	r2, [r3, #819]	; 0x333
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2230      	movs	r2, #48	; 0x30
 8005918:	f883 2334 	strb.w	r2, [r3, #820]	; 0x334
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2238      	movs	r2, #56	; 0x38
 8005920:	f883 2336 	strb.w	r2, [r3, #822]	; 0x336
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	227c      	movs	r2, #124	; 0x7c
 8005928:	f883 2337 	strb.w	r2, [r3, #823]	; 0x337
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2244      	movs	r2, #68	; 0x44
 8005930:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2244      	movs	r2, #68	; 0x44
 8005938:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	226c      	movs	r2, #108	; 0x6c
 8005940:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2228      	movs	r2, #40	; 0x28
 8005948:	f883 233b 	strb.w	r2, [r3, #827]	; 0x33b
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2230      	movs	r2, #48	; 0x30
 8005950:	f883 233e 	strb.w	r2, [r3, #830]	; 0x33e
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2278      	movs	r2, #120	; 0x78
 8005958:	f883 233f 	strb.w	r2, [r3, #831]	; 0x33f
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2248      	movs	r2, #72	; 0x48
 8005960:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2249      	movs	r2, #73	; 0x49
 8005968:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	223f      	movs	r2, #63	; 0x3f
 8005970:	f883 2342 	strb.w	r2, [r3, #834]	; 0x342
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	227f      	movs	r2, #127	; 0x7f
 8005978:	f883 2343 	strb.w	r2, [r3, #835]	; 0x343
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2240      	movs	r2, #64	; 0x40
 8005980:	f883 2344 	strb.w	r2, [r3, #836]	; 0x344
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2238      	movs	r2, #56	; 0x38
 8005988:	f883 2346 	strb.w	r2, [r3, #838]	; 0x346
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	227c      	movs	r2, #124	; 0x7c
 8005990:	f883 2347 	strb.w	r2, [r3, #839]	; 0x347
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2254      	movs	r2, #84	; 0x54
 8005998:	f883 2348 	strb.w	r2, [r3, #840]	; 0x348
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2254      	movs	r2, #84	; 0x54
 80059a0:	f883 2349 	strb.w	r2, [r3, #841]	; 0x349
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	225c      	movs	r2, #92	; 0x5c
 80059a8:	f883 234a 	strb.w	r2, [r3, #842]	; 0x34a
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2218      	movs	r2, #24
 80059b0:	f883 234b 	strb.w	r2, [r3, #843]	; 0x34b
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2248      	movs	r2, #72	; 0x48
 80059b8:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	227e      	movs	r2, #126	; 0x7e
 80059c0:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	227f      	movs	r2, #127	; 0x7f
 80059c8:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2249      	movs	r2, #73	; 0x49
 80059d0:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2203      	movs	r2, #3
 80059d8:	f883 2352 	strb.w	r2, [r3, #850]	; 0x352
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2202      	movs	r2, #2
 80059e0:	f883 2353 	strb.w	r2, [r3, #851]	; 0x353
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2298      	movs	r2, #152	; 0x98
 80059e8:	f883 2356 	strb.w	r2, [r3, #854]	; 0x356
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	22bc      	movs	r2, #188	; 0xbc
 80059f0:	f883 2357 	strb.w	r2, [r3, #855]	; 0x357
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	22a4      	movs	r2, #164	; 0xa4
 80059f8:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	22a4      	movs	r2, #164	; 0xa4
 8005a00:	f883 2359 	strb.w	r2, [r3, #857]	; 0x359
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	22f8      	movs	r2, #248	; 0xf8
 8005a08:	f883 235a 	strb.w	r2, [r3, #858]	; 0x35a
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	227c      	movs	r2, #124	; 0x7c
 8005a10:	f883 235b 	strb.w	r2, [r3, #859]	; 0x35b
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2204      	movs	r2, #4
 8005a18:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2241      	movs	r2, #65	; 0x41
 8005a20:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	227f      	movs	r2, #127	; 0x7f
 8005a28:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	227f      	movs	r2, #127	; 0x7f
 8005a30:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2208      	movs	r2, #8
 8005a38:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2204      	movs	r2, #4
 8005a40:	f883 2362 	strb.w	r2, [r3, #866]	; 0x362
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	227c      	movs	r2, #124	; 0x7c
 8005a48:	f883 2363 	strb.w	r2, [r3, #867]	; 0x363
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2278      	movs	r2, #120	; 0x78
 8005a50:	f883 2364 	strb.w	r2, [r3, #868]	; 0x364
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2244      	movs	r2, #68	; 0x44
 8005a58:	f883 2367 	strb.w	r2, [r3, #871]	; 0x367
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	227d      	movs	r2, #125	; 0x7d
 8005a60:	f883 2368 	strb.w	r2, [r3, #872]	; 0x368
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	227d      	movs	r2, #125	; 0x7d
 8005a68:	f883 2369 	strb.w	r2, [r3, #873]	; 0x369
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2240      	movs	r2, #64	; 0x40
 8005a70:	f883 236a 	strb.w	r2, [r3, #874]	; 0x36a
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2260      	movs	r2, #96	; 0x60
 8005a78:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	22e0      	movs	r2, #224	; 0xe0
 8005a80:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2280      	movs	r2, #128	; 0x80
 8005a88:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2280      	movs	r2, #128	; 0x80
 8005a90:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	22fd      	movs	r2, #253	; 0xfd
 8005a98:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	227d      	movs	r2, #125	; 0x7d
 8005aa0:	f883 2373 	strb.w	r2, [r3, #883]	; 0x373
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2241      	movs	r2, #65	; 0x41
 8005aa8:	f883 2376 	strb.w	r2, [r3, #886]	; 0x376
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	227f      	movs	r2, #127	; 0x7f
 8005ab0:	f883 2377 	strb.w	r2, [r3, #887]	; 0x377
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	227f      	movs	r2, #127	; 0x7f
 8005ab8:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2210      	movs	r2, #16
 8005ac0:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2238      	movs	r2, #56	; 0x38
 8005ac8:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	226c      	movs	r2, #108	; 0x6c
 8005ad0:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2244      	movs	r2, #68	; 0x44
 8005ad8:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2241      	movs	r2, #65	; 0x41
 8005ae0:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	227f      	movs	r2, #127	; 0x7f
 8005ae8:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	227f      	movs	r2, #127	; 0x7f
 8005af0:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2240      	movs	r2, #64	; 0x40
 8005af8:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	227c      	movs	r2, #124	; 0x7c
 8005b00:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	227c      	movs	r2, #124	; 0x7c
 8005b08:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2218      	movs	r2, #24
 8005b10:	f883 2388 	strb.w	r2, [r3, #904]	; 0x388
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2238      	movs	r2, #56	; 0x38
 8005b18:	f883 2389 	strb.w	r2, [r3, #905]	; 0x389
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	221c      	movs	r2, #28
 8005b20:	f883 238a 	strb.w	r2, [r3, #906]	; 0x38a
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	227c      	movs	r2, #124	; 0x7c
 8005b28:	f883 238b 	strb.w	r2, [r3, #907]	; 0x38b
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2278      	movs	r2, #120	; 0x78
 8005b30:	f883 238c 	strb.w	r2, [r3, #908]	; 0x38c
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	227c      	movs	r2, #124	; 0x7c
 8005b38:	f883 238e 	strb.w	r2, [r3, #910]	; 0x38e
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	227c      	movs	r2, #124	; 0x7c
 8005b40:	f883 238f 	strb.w	r2, [r3, #911]	; 0x38f
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2204      	movs	r2, #4
 8005b48:	f883 2390 	strb.w	r2, [r3, #912]	; 0x390
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2204      	movs	r2, #4
 8005b50:	f883 2391 	strb.w	r2, [r3, #913]	; 0x391
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	227c      	movs	r2, #124	; 0x7c
 8005b58:	f883 2392 	strb.w	r2, [r3, #914]	; 0x392
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2278      	movs	r2, #120	; 0x78
 8005b60:	f883 2393 	strb.w	r2, [r3, #915]	; 0x393
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2238      	movs	r2, #56	; 0x38
 8005b68:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	227c      	movs	r2, #124	; 0x7c
 8005b70:	f883 2397 	strb.w	r2, [r3, #919]	; 0x397
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2244      	movs	r2, #68	; 0x44
 8005b78:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2244      	movs	r2, #68	; 0x44
 8005b80:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	227c      	movs	r2, #124	; 0x7c
 8005b88:	f883 239a 	strb.w	r2, [r3, #922]	; 0x39a
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2238      	movs	r2, #56	; 0x38
 8005b90:	f883 239b 	strb.w	r2, [r3, #923]	; 0x39b
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2284      	movs	r2, #132	; 0x84
 8005b98:	f883 239e 	strb.w	r2, [r3, #926]	; 0x39e
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	22fc      	movs	r2, #252	; 0xfc
 8005ba0:	f883 239f 	strb.w	r2, [r3, #927]	; 0x39f
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	22f8      	movs	r2, #248	; 0xf8
 8005ba8:	f883 23a0 	strb.w	r2, [r3, #928]	; 0x3a0
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	22a4      	movs	r2, #164	; 0xa4
 8005bb0:	f883 23a1 	strb.w	r2, [r3, #929]	; 0x3a1
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2224      	movs	r2, #36	; 0x24
 8005bb8:	f883 23a2 	strb.w	r2, [r3, #930]	; 0x3a2
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	223c      	movs	r2, #60	; 0x3c
 8005bc0:	f883 23a3 	strb.w	r2, [r3, #931]	; 0x3a3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2218      	movs	r2, #24
 8005bc8:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2218      	movs	r2, #24
 8005bd0:	f883 23a6 	strb.w	r2, [r3, #934]	; 0x3a6
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	223c      	movs	r2, #60	; 0x3c
 8005bd8:	f883 23a7 	strb.w	r2, [r3, #935]	; 0x3a7
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2224      	movs	r2, #36	; 0x24
 8005be0:	f883 23a8 	strb.w	r2, [r3, #936]	; 0x3a8
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	22a4      	movs	r2, #164	; 0xa4
 8005be8:	f883 23a9 	strb.w	r2, [r3, #937]	; 0x3a9
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	22f8      	movs	r2, #248	; 0xf8
 8005bf0:	f883 23aa 	strb.w	r2, [r3, #938]	; 0x3aa
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	22fc      	movs	r2, #252	; 0xfc
 8005bf8:	f883 23ab 	strb.w	r2, [r3, #939]	; 0x3ab
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2284      	movs	r2, #132	; 0x84
 8005c00:	f883 23ac 	strb.w	r2, [r3, #940]	; 0x3ac
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2244      	movs	r2, #68	; 0x44
 8005c08:	f883 23ae 	strb.w	r2, [r3, #942]	; 0x3ae
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	227c      	movs	r2, #124	; 0x7c
 8005c10:	f883 23af 	strb.w	r2, [r3, #943]	; 0x3af
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2278      	movs	r2, #120	; 0x78
 8005c18:	f883 23b0 	strb.w	r2, [r3, #944]	; 0x3b0
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	224c      	movs	r2, #76	; 0x4c
 8005c20:	f883 23b1 	strb.w	r2, [r3, #945]	; 0x3b1
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2204      	movs	r2, #4
 8005c28:	f883 23b2 	strb.w	r2, [r3, #946]	; 0x3b2
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	221c      	movs	r2, #28
 8005c30:	f883 23b3 	strb.w	r2, [r3, #947]	; 0x3b3
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2218      	movs	r2, #24
 8005c38:	f883 23b4 	strb.w	r2, [r3, #948]	; 0x3b4
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2248      	movs	r2, #72	; 0x48
 8005c40:	f883 23b6 	strb.w	r2, [r3, #950]	; 0x3b6
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	225c      	movs	r2, #92	; 0x5c
 8005c48:	f883 23b7 	strb.w	r2, [r3, #951]	; 0x3b7
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2254      	movs	r2, #84	; 0x54
 8005c50:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2254      	movs	r2, #84	; 0x54
 8005c58:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2274      	movs	r2, #116	; 0x74
 8005c60:	f883 23ba 	strb.w	r2, [r3, #954]	; 0x3ba
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2224      	movs	r2, #36	; 0x24
 8005c68:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2204      	movs	r2, #4
 8005c70:	f883 23bf 	strb.w	r2, [r3, #959]	; 0x3bf
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	223e      	movs	r2, #62	; 0x3e
 8005c78:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	227f      	movs	r2, #127	; 0x7f
 8005c80:	f883 23c1 	strb.w	r2, [r3, #961]	; 0x3c1
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2244      	movs	r2, #68	; 0x44
 8005c88:	f883 23c2 	strb.w	r2, [r3, #962]	; 0x3c2
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2224      	movs	r2, #36	; 0x24
 8005c90:	f883 23c3 	strb.w	r2, [r3, #963]	; 0x3c3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	223c      	movs	r2, #60	; 0x3c
 8005c98:	f883 23c6 	strb.w	r2, [r3, #966]	; 0x3c6
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	227c      	movs	r2, #124	; 0x7c
 8005ca0:	f883 23c7 	strb.w	r2, [r3, #967]	; 0x3c7
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2240      	movs	r2, #64	; 0x40
 8005ca8:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2240      	movs	r2, #64	; 0x40
 8005cb0:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	223c      	movs	r2, #60	; 0x3c
 8005cb8:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	227c      	movs	r2, #124	; 0x7c
 8005cc0:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2240      	movs	r2, #64	; 0x40
 8005cc8:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	221c      	movs	r2, #28
 8005cd0:	f883 23ce 	strb.w	r2, [r3, #974]	; 0x3ce
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	223c      	movs	r2, #60	; 0x3c
 8005cd8:	f883 23cf 	strb.w	r2, [r3, #975]	; 0x3cf
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2260      	movs	r2, #96	; 0x60
 8005ce0:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2260      	movs	r2, #96	; 0x60
 8005ce8:	f883 23d1 	strb.w	r2, [r3, #977]	; 0x3d1
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	223c      	movs	r2, #60	; 0x3c
 8005cf0:	f883 23d2 	strb.w	r2, [r3, #978]	; 0x3d2
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	221c      	movs	r2, #28
 8005cf8:	f883 23d3 	strb.w	r2, [r3, #979]	; 0x3d3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	223c      	movs	r2, #60	; 0x3c
 8005d00:	f883 23d6 	strb.w	r2, [r3, #982]	; 0x3d6
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	227c      	movs	r2, #124	; 0x7c
 8005d08:	f883 23d7 	strb.w	r2, [r3, #983]	; 0x3d7
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2270      	movs	r2, #112	; 0x70
 8005d10:	f883 23d8 	strb.w	r2, [r3, #984]	; 0x3d8
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2238      	movs	r2, #56	; 0x38
 8005d18:	f883 23d9 	strb.w	r2, [r3, #985]	; 0x3d9
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2270      	movs	r2, #112	; 0x70
 8005d20:	f883 23da 	strb.w	r2, [r3, #986]	; 0x3da
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	227c      	movs	r2, #124	; 0x7c
 8005d28:	f883 23db 	strb.w	r2, [r3, #987]	; 0x3db
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	223c      	movs	r2, #60	; 0x3c
 8005d30:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2244      	movs	r2, #68	; 0x44
 8005d38:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	226c      	movs	r2, #108	; 0x6c
 8005d40:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2238      	movs	r2, #56	; 0x38
 8005d48:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2210      	movs	r2, #16
 8005d50:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2238      	movs	r2, #56	; 0x38
 8005d58:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	226c      	movs	r2, #108	; 0x6c
 8005d60:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2244      	movs	r2, #68	; 0x44
 8005d68:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	229c      	movs	r2, #156	; 0x9c
 8005d70:	f883 23e6 	strb.w	r2, [r3, #998]	; 0x3e6
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	22bc      	movs	r2, #188	; 0xbc
 8005d78:	f883 23e7 	strb.w	r2, [r3, #999]	; 0x3e7
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	22a0      	movs	r2, #160	; 0xa0
 8005d80:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	22a0      	movs	r2, #160	; 0xa0
 8005d88:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	22fc      	movs	r2, #252	; 0xfc
 8005d90:	f883 23ea 	strb.w	r2, [r3, #1002]	; 0x3ea
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	227c      	movs	r2, #124	; 0x7c
 8005d98:	f883 23eb 	strb.w	r2, [r3, #1003]	; 0x3eb
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	224c      	movs	r2, #76	; 0x4c
 8005da0:	f883 23ee 	strb.w	r2, [r3, #1006]	; 0x3ee
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2264      	movs	r2, #100	; 0x64
 8005da8:	f883 23ef 	strb.w	r2, [r3, #1007]	; 0x3ef
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2274      	movs	r2, #116	; 0x74
 8005db0:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	225c      	movs	r2, #92	; 0x5c
 8005db8:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	224c      	movs	r2, #76	; 0x4c
 8005dc0:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2264      	movs	r2, #100	; 0x64
 8005dc8:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2208      	movs	r2, #8
 8005dd0:	f883 23f6 	strb.w	r2, [r3, #1014]	; 0x3f6
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2208      	movs	r2, #8
 8005dd8:	f883 23f7 	strb.w	r2, [r3, #1015]	; 0x3f7
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	223e      	movs	r2, #62	; 0x3e
 8005de0:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2277      	movs	r2, #119	; 0x77
 8005de8:	f883 23f9 	strb.w	r2, [r3, #1017]	; 0x3f9
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2241      	movs	r2, #65	; 0x41
 8005df0:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2241      	movs	r2, #65	; 0x41
 8005df8:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2277      	movs	r2, #119	; 0x77
 8005e00:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2277      	movs	r2, #119	; 0x77
 8005e08:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2241      	movs	r2, #65	; 0x41
 8005e10:	f883 2406 	strb.w	r2, [r3, #1030]	; 0x406
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2241      	movs	r2, #65	; 0x41
 8005e18:	f883 2407 	strb.w	r2, [r3, #1031]	; 0x407
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2277      	movs	r2, #119	; 0x77
 8005e20:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	223e      	movs	r2, #62	; 0x3e
 8005e28:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2208      	movs	r2, #8
 8005e30:	f883 240a 	strb.w	r2, [r3, #1034]	; 0x40a
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2208      	movs	r2, #8
 8005e38:	f883 240b 	strb.w	r2, [r3, #1035]	; 0x40b
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2202      	movs	r2, #2
 8005e40:	f883 240e 	strb.w	r2, [r3, #1038]	; 0x40e
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2203      	movs	r2, #3
 8005e48:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2203      	movs	r2, #3
 8005e58:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2202      	movs	r2, #2
 8005e60:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2203      	movs	r2, #3
 8005e68:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2270      	movs	r2, #112	; 0x70
 8005e78:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2278      	movs	r2, #120	; 0x78
 8005e80:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	224c      	movs	r2, #76	; 0x4c
 8005e88:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2246      	movs	r2, #70	; 0x46
 8005e90:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	224c      	movs	r2, #76	; 0x4c
 8005e98:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2278      	movs	r2, #120	; 0x78
 8005ea0:	f883 241b 	strb.w	r2, [r3, #1051]	; 0x41b
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2270      	movs	r2, #112	; 0x70
 8005ea8:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	220e      	movs	r2, #14
 8005eb0:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	229f      	movs	r2, #159	; 0x9f
 8005eb8:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2291      	movs	r2, #145	; 0x91
 8005ec0:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	22b1      	movs	r2, #177	; 0xb1
 8005ec8:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	22fb      	movs	r2, #251	; 0xfb
 8005ed0:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	224a      	movs	r2, #74	; 0x4a
 8005ed8:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	223a      	movs	r2, #58	; 0x3a
 8005ee0:	f883 2426 	strb.w	r2, [r3, #1062]	; 0x426
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	227a      	movs	r2, #122	; 0x7a
 8005ee8:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2240      	movs	r2, #64	; 0x40
 8005ef0:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2240      	movs	r2, #64	; 0x40
 8005ef8:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	227a      	movs	r2, #122	; 0x7a
 8005f00:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	227a      	movs	r2, #122	; 0x7a
 8005f08:	f883 242b 	strb.w	r2, [r3, #1067]	; 0x42b
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2240      	movs	r2, #64	; 0x40
 8005f10:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2238      	movs	r2, #56	; 0x38
 8005f18:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	227c      	movs	r2, #124	; 0x7c
 8005f20:	f883 242f 	strb.w	r2, [r3, #1071]	; 0x42f
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2254      	movs	r2, #84	; 0x54
 8005f28:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2255      	movs	r2, #85	; 0x55
 8005f30:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	225d      	movs	r2, #93	; 0x5d
 8005f38:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2219      	movs	r2, #25
 8005f40:	f883 2433 	strb.w	r2, [r3, #1075]	; 0x433
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2202      	movs	r2, #2
 8005f48:	f883 2436 	strb.w	r2, [r3, #1078]	; 0x436
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2223      	movs	r2, #35	; 0x23
 8005f50:	f883 2437 	strb.w	r2, [r3, #1079]	; 0x437
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2275      	movs	r2, #117	; 0x75
 8005f58:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2255      	movs	r2, #85	; 0x55
 8005f60:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2255      	movs	r2, #85	; 0x55
 8005f68:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	227d      	movs	r2, #125	; 0x7d
 8005f70:	f883 243b 	strb.w	r2, [r3, #1083]	; 0x43b
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	227b      	movs	r2, #123	; 0x7b
 8005f78:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2242      	movs	r2, #66	; 0x42
 8005f80:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2221      	movs	r2, #33	; 0x21
 8005f88:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2275      	movs	r2, #117	; 0x75
 8005f90:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2254      	movs	r2, #84	; 0x54
 8005f98:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2254      	movs	r2, #84	; 0x54
 8005fa0:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	227d      	movs	r2, #125	; 0x7d
 8005fa8:	f883 2442 	strb.w	r2, [r3, #1090]	; 0x442
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2279      	movs	r2, #121	; 0x79
 8005fb0:	f883 2443 	strb.w	r2, [r3, #1091]	; 0x443
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2240      	movs	r2, #64	; 0x40
 8005fb8:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2221      	movs	r2, #33	; 0x21
 8005fc0:	f883 2446 	strb.w	r2, [r3, #1094]	; 0x446
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2275      	movs	r2, #117	; 0x75
 8005fc8:	f883 2447 	strb.w	r2, [r3, #1095]	; 0x447
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2255      	movs	r2, #85	; 0x55
 8005fd0:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2254      	movs	r2, #84	; 0x54
 8005fd8:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	227c      	movs	r2, #124	; 0x7c
 8005fe0:	f883 244a 	strb.w	r2, [r3, #1098]	; 0x44a
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2278      	movs	r2, #120	; 0x78
 8005fe8:	f883 244b 	strb.w	r2, [r3, #1099]	; 0x44b
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2240      	movs	r2, #64	; 0x40
 8005ff0:	f883 244c 	strb.w	r2, [r3, #1100]	; 0x44c
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2220      	movs	r2, #32
 8005ff8:	f883 244e 	strb.w	r2, [r3, #1102]	; 0x44e
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2274      	movs	r2, #116	; 0x74
 8006000:	f883 244f 	strb.w	r2, [r3, #1103]	; 0x44f
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2257      	movs	r2, #87	; 0x57
 8006008:	f883 2450 	strb.w	r2, [r3, #1104]	; 0x450
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2257      	movs	r2, #87	; 0x57
 8006010:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	227c      	movs	r2, #124	; 0x7c
 8006018:	f883 2452 	strb.w	r2, [r3, #1106]	; 0x452
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2278      	movs	r2, #120	; 0x78
 8006020:	f883 2453 	strb.w	r2, [r3, #1107]	; 0x453
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2240      	movs	r2, #64	; 0x40
 8006028:	f883 2454 	strb.w	r2, [r3, #1108]	; 0x454
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2218      	movs	r2, #24
 8006030:	f883 2456 	strb.w	r2, [r3, #1110]	; 0x456
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	223c      	movs	r2, #60	; 0x3c
 8006038:	f883 2457 	strb.w	r2, [r3, #1111]	; 0x457
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	22a4      	movs	r2, #164	; 0xa4
 8006040:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	22a4      	movs	r2, #164	; 0xa4
 8006048:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	22e4      	movs	r2, #228	; 0xe4
 8006050:	f883 245a 	strb.w	r2, [r3, #1114]	; 0x45a
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2240      	movs	r2, #64	; 0x40
 8006058:	f883 245b 	strb.w	r2, [r3, #1115]	; 0x45b
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2202      	movs	r2, #2
 8006060:	f883 245e 	strb.w	r2, [r3, #1118]	; 0x45e
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	223b      	movs	r2, #59	; 0x3b
 8006068:	f883 245f 	strb.w	r2, [r3, #1119]	; 0x45f
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	227d      	movs	r2, #125	; 0x7d
 8006070:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2255      	movs	r2, #85	; 0x55
 8006078:	f883 2461 	strb.w	r2, [r3, #1121]	; 0x461
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2255      	movs	r2, #85	; 0x55
 8006080:	f883 2462 	strb.w	r2, [r3, #1122]	; 0x462
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	225d      	movs	r2, #93	; 0x5d
 8006088:	f883 2463 	strb.w	r2, [r3, #1123]	; 0x463
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	221b      	movs	r2, #27
 8006090:	f883 2464 	strb.w	r2, [r3, #1124]	; 0x464
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2202      	movs	r2, #2
 8006098:	f883 2465 	strb.w	r2, [r3, #1125]	; 0x465
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2239      	movs	r2, #57	; 0x39
 80060a0:	f883 2466 	strb.w	r2, [r3, #1126]	; 0x466
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	227d      	movs	r2, #125	; 0x7d
 80060a8:	f883 2467 	strb.w	r2, [r3, #1127]	; 0x467
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2254      	movs	r2, #84	; 0x54
 80060b0:	f883 2468 	strb.w	r2, [r3, #1128]	; 0x468
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2254      	movs	r2, #84	; 0x54
 80060b8:	f883 2469 	strb.w	r2, [r3, #1129]	; 0x469
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	225d      	movs	r2, #93	; 0x5d
 80060c0:	f883 246a 	strb.w	r2, [r3, #1130]	; 0x46a
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2219      	movs	r2, #25
 80060c8:	f883 246b 	strb.w	r2, [r3, #1131]	; 0x46b
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2239      	movs	r2, #57	; 0x39
 80060d0:	f883 246e 	strb.w	r2, [r3, #1134]	; 0x46e
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	227d      	movs	r2, #125	; 0x7d
 80060d8:	f883 246f 	strb.w	r2, [r3, #1135]	; 0x46f
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2255      	movs	r2, #85	; 0x55
 80060e0:	f883 2470 	strb.w	r2, [r3, #1136]	; 0x470
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2254      	movs	r2, #84	; 0x54
 80060e8:	f883 2471 	strb.w	r2, [r3, #1137]	; 0x471
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	225c      	movs	r2, #92	; 0x5c
 80060f0:	f883 2472 	strb.w	r2, [r3, #1138]	; 0x472
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2218      	movs	r2, #24
 80060f8:	f883 2473 	strb.w	r2, [r3, #1139]	; 0x473
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2201      	movs	r2, #1
 8006100:	f883 2476 	strb.w	r2, [r3, #1142]	; 0x476
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2245      	movs	r2, #69	; 0x45
 8006108:	f883 2477 	strb.w	r2, [r3, #1143]	; 0x477
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	227c      	movs	r2, #124	; 0x7c
 8006110:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	227c      	movs	r2, #124	; 0x7c
 8006118:	f883 2479 	strb.w	r2, [r3, #1145]	; 0x479
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2241      	movs	r2, #65	; 0x41
 8006120:	f883 247a 	strb.w	r2, [r3, #1146]	; 0x47a
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 247b 	strb.w	r2, [r3, #1147]	; 0x47b
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2202      	movs	r2, #2
 8006130:	f883 247e 	strb.w	r2, [r3, #1150]	; 0x47e
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2203      	movs	r2, #3
 8006138:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2245      	movs	r2, #69	; 0x45
 8006140:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	227d      	movs	r2, #125	; 0x7d
 8006148:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	227d      	movs	r2, #125	; 0x7d
 8006150:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2243      	movs	r2, #67	; 0x43
 8006158:	f883 2483 	strb.w	r2, [r3, #1155]	; 0x483
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2202      	movs	r2, #2
 8006160:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 2486 	strb.w	r2, [r3, #1158]	; 0x486
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2245      	movs	r2, #69	; 0x45
 8006170:	f883 2487 	strb.w	r2, [r3, #1159]	; 0x487
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	227d      	movs	r2, #125	; 0x7d
 8006178:	f883 2488 	strb.w	r2, [r3, #1160]	; 0x488
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	227c      	movs	r2, #124	; 0x7c
 8006180:	f883 2489 	strb.w	r2, [r3, #1161]	; 0x489
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2240      	movs	r2, #64	; 0x40
 8006188:	f883 248a 	strb.w	r2, [r3, #1162]	; 0x48a
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2279      	movs	r2, #121	; 0x79
 8006190:	f883 248e 	strb.w	r2, [r3, #1166]	; 0x48e
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	227d      	movs	r2, #125	; 0x7d
 8006198:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2216      	movs	r2, #22
 80061a0:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2212      	movs	r2, #18
 80061a8:	f883 2491 	strb.w	r2, [r3, #1169]	; 0x491
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2216      	movs	r2, #22
 80061b0:	f883 2492 	strb.w	r2, [r3, #1170]	; 0x492
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	227d      	movs	r2, #125	; 0x7d
 80061b8:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2279      	movs	r2, #121	; 0x79
 80061c0:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2270      	movs	r2, #112	; 0x70
 80061c8:	f883 2496 	strb.w	r2, [r3, #1174]	; 0x496
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2278      	movs	r2, #120	; 0x78
 80061d0:	f883 2497 	strb.w	r2, [r3, #1175]	; 0x497
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	222b      	movs	r2, #43	; 0x2b
 80061d8:	f883 2498 	strb.w	r2, [r3, #1176]	; 0x498
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	222b      	movs	r2, #43	; 0x2b
 80061e0:	f883 2499 	strb.w	r2, [r3, #1177]	; 0x499
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2278      	movs	r2, #120	; 0x78
 80061e8:	f883 249a 	strb.w	r2, [r3, #1178]	; 0x49a
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2270      	movs	r2, #112	; 0x70
 80061f0:	f883 249b 	strb.w	r2, [r3, #1179]	; 0x49b
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2244      	movs	r2, #68	; 0x44
 80061f8:	f883 249e 	strb.w	r2, [r3, #1182]	; 0x49e
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	227c      	movs	r2, #124	; 0x7c
 8006200:	f883 249f 	strb.w	r2, [r3, #1183]	; 0x49f
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	227c      	movs	r2, #124	; 0x7c
 8006208:	f883 24a0 	strb.w	r2, [r3, #1184]	; 0x4a0
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2255      	movs	r2, #85	; 0x55
 8006210:	f883 24a1 	strb.w	r2, [r3, #1185]	; 0x4a1
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2255      	movs	r2, #85	; 0x55
 8006218:	f883 24a2 	strb.w	r2, [r3, #1186]	; 0x4a2
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2245      	movs	r2, #69	; 0x45
 8006220:	f883 24a3 	strb.w	r2, [r3, #1187]	; 0x4a3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2220      	movs	r2, #32
 8006228:	f883 24a6 	strb.w	r2, [r3, #1190]	; 0x4a6
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2274      	movs	r2, #116	; 0x74
 8006230:	f883 24a7 	strb.w	r2, [r3, #1191]	; 0x4a7
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2254      	movs	r2, #84	; 0x54
 8006238:	f883 24a8 	strb.w	r2, [r3, #1192]	; 0x4a8
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2254      	movs	r2, #84	; 0x54
 8006240:	f883 24a9 	strb.w	r2, [r3, #1193]	; 0x4a9
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	227c      	movs	r2, #124	; 0x7c
 8006248:	f883 24aa 	strb.w	r2, [r3, #1194]	; 0x4aa
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	227c      	movs	r2, #124	; 0x7c
 8006250:	f883 24ab 	strb.w	r2, [r3, #1195]	; 0x4ab
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2254      	movs	r2, #84	; 0x54
 8006258:	f883 24ac 	strb.w	r2, [r3, #1196]	; 0x4ac
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2254      	movs	r2, #84	; 0x54
 8006260:	f883 24ad 	strb.w	r2, [r3, #1197]	; 0x4ad
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	227c      	movs	r2, #124	; 0x7c
 8006268:	f883 24ae 	strb.w	r2, [r3, #1198]	; 0x4ae
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	227e      	movs	r2, #126	; 0x7e
 8006270:	f883 24af 	strb.w	r2, [r3, #1199]	; 0x4af
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	220b      	movs	r2, #11
 8006278:	f883 24b0 	strb.w	r2, [r3, #1200]	; 0x4b0
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2209      	movs	r2, #9
 8006280:	f883 24b1 	strb.w	r2, [r3, #1201]	; 0x4b1
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	227f      	movs	r2, #127	; 0x7f
 8006288:	f883 24b2 	strb.w	r2, [r3, #1202]	; 0x4b2
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	227f      	movs	r2, #127	; 0x7f
 8006290:	f883 24b3 	strb.w	r2, [r3, #1203]	; 0x4b3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2249      	movs	r2, #73	; 0x49
 8006298:	f883 24b4 	strb.w	r2, [r3, #1204]	; 0x4b4
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2232      	movs	r2, #50	; 0x32
 80062a0:	f883 24b6 	strb.w	r2, [r3, #1206]	; 0x4b6
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	227b      	movs	r2, #123	; 0x7b
 80062a8:	f883 24b7 	strb.w	r2, [r3, #1207]	; 0x4b7
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2249      	movs	r2, #73	; 0x49
 80062b0:	f883 24b8 	strb.w	r2, [r3, #1208]	; 0x4b8
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2249      	movs	r2, #73	; 0x49
 80062b8:	f883 24b9 	strb.w	r2, [r3, #1209]	; 0x4b9
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	227b      	movs	r2, #123	; 0x7b
 80062c0:	f883 24ba 	strb.w	r2, [r3, #1210]	; 0x4ba
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2232      	movs	r2, #50	; 0x32
 80062c8:	f883 24bb 	strb.w	r2, [r3, #1211]	; 0x4bb
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2232      	movs	r2, #50	; 0x32
 80062d0:	f883 24be 	strb.w	r2, [r3, #1214]	; 0x4be
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	227a      	movs	r2, #122	; 0x7a
 80062d8:	f883 24bf 	strb.w	r2, [r3, #1215]	; 0x4bf
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2248      	movs	r2, #72	; 0x48
 80062e0:	f883 24c0 	strb.w	r2, [r3, #1216]	; 0x4c0
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2248      	movs	r2, #72	; 0x48
 80062e8:	f883 24c1 	strb.w	r2, [r3, #1217]	; 0x4c1
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	227a      	movs	r2, #122	; 0x7a
 80062f0:	f883 24c2 	strb.w	r2, [r3, #1218]	; 0x4c2
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2232      	movs	r2, #50	; 0x32
 80062f8:	f883 24c3 	strb.w	r2, [r3, #1219]	; 0x4c3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2232      	movs	r2, #50	; 0x32
 8006300:	f883 24c6 	strb.w	r2, [r3, #1222]	; 0x4c6
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	227a      	movs	r2, #122	; 0x7a
 8006308:	f883 24c7 	strb.w	r2, [r3, #1223]	; 0x4c7
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	224a      	movs	r2, #74	; 0x4a
 8006310:	f883 24c8 	strb.w	r2, [r3, #1224]	; 0x4c8
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2248      	movs	r2, #72	; 0x48
 8006318:	f883 24c9 	strb.w	r2, [r3, #1225]	; 0x4c9
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2278      	movs	r2, #120	; 0x78
 8006320:	f883 24ca 	strb.w	r2, [r3, #1226]	; 0x4ca
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2230      	movs	r2, #48	; 0x30
 8006328:	f883 24cb 	strb.w	r2, [r3, #1227]	; 0x4cb
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	223a      	movs	r2, #58	; 0x3a
 8006330:	f883 24ce 	strb.w	r2, [r3, #1230]	; 0x4ce
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	227b      	movs	r2, #123	; 0x7b
 8006338:	f883 24cf 	strb.w	r2, [r3, #1231]	; 0x4cf
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2241      	movs	r2, #65	; 0x41
 8006340:	f883 24d0 	strb.w	r2, [r3, #1232]	; 0x4d0
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2241      	movs	r2, #65	; 0x41
 8006348:	f883 24d1 	strb.w	r2, [r3, #1233]	; 0x4d1
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	227b      	movs	r2, #123	; 0x7b
 8006350:	f883 24d2 	strb.w	r2, [r3, #1234]	; 0x4d2
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	227a      	movs	r2, #122	; 0x7a
 8006358:	f883 24d3 	strb.w	r2, [r3, #1235]	; 0x4d3
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2240      	movs	r2, #64	; 0x40
 8006360:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	223a      	movs	r2, #58	; 0x3a
 8006368:	f883 24d6 	strb.w	r2, [r3, #1238]	; 0x4d6
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	227a      	movs	r2, #122	; 0x7a
 8006370:	f883 24d7 	strb.w	r2, [r3, #1239]	; 0x4d7
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2242      	movs	r2, #66	; 0x42
 8006378:	f883 24d8 	strb.w	r2, [r3, #1240]	; 0x4d8
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2240      	movs	r2, #64	; 0x40
 8006380:	f883 24d9 	strb.w	r2, [r3, #1241]	; 0x4d9
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2278      	movs	r2, #120	; 0x78
 8006388:	f883 24da 	strb.w	r2, [r3, #1242]	; 0x4da
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2278      	movs	r2, #120	; 0x78
 8006390:	f883 24db 	strb.w	r2, [r3, #1243]	; 0x4db
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2240      	movs	r2, #64	; 0x40
 8006398:	f883 24dc 	strb.w	r2, [r3, #1244]	; 0x4dc
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	229a      	movs	r2, #154	; 0x9a
 80063a0:	f883 24de 	strb.w	r2, [r3, #1246]	; 0x4de
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	22ba      	movs	r2, #186	; 0xba
 80063a8:	f883 24df 	strb.w	r2, [r3, #1247]	; 0x4df
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	22a0      	movs	r2, #160	; 0xa0
 80063b0:	f883 24e0 	strb.w	r2, [r3, #1248]	; 0x4e0
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	22a0      	movs	r2, #160	; 0xa0
 80063b8:	f883 24e1 	strb.w	r2, [r3, #1249]	; 0x4e1
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	22fa      	movs	r2, #250	; 0xfa
 80063c0:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	227a      	movs	r2, #122	; 0x7a
 80063c8:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2201      	movs	r2, #1
 80063d0:	f883 24e6 	strb.w	r2, [r3, #1254]	; 0x4e6
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2219      	movs	r2, #25
 80063d8:	f883 24e7 	strb.w	r2, [r3, #1255]	; 0x4e7
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	223c      	movs	r2, #60	; 0x3c
 80063e0:	f883 24e8 	strb.w	r2, [r3, #1256]	; 0x4e8
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2266      	movs	r2, #102	; 0x66
 80063e8:	f883 24e9 	strb.w	r2, [r3, #1257]	; 0x4e9
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2266      	movs	r2, #102	; 0x66
 80063f0:	f883 24ea 	strb.w	r2, [r3, #1258]	; 0x4ea
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	223c      	movs	r2, #60	; 0x3c
 80063f8:	f883 24eb 	strb.w	r2, [r3, #1259]	; 0x4eb
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2219      	movs	r2, #25
 8006400:	f883 24ec 	strb.w	r2, [r3, #1260]	; 0x4ec
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	f883 24ed 	strb.w	r2, [r3, #1261]	; 0x4ed
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	223d      	movs	r2, #61	; 0x3d
 8006410:	f883 24ee 	strb.w	r2, [r3, #1262]	; 0x4ee
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	227d      	movs	r2, #125	; 0x7d
 8006418:	f883 24ef 	strb.w	r2, [r3, #1263]	; 0x4ef
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2240      	movs	r2, #64	; 0x40
 8006420:	f883 24f0 	strb.w	r2, [r3, #1264]	; 0x4f0
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2240      	movs	r2, #64	; 0x40
 8006428:	f883 24f1 	strb.w	r2, [r3, #1265]	; 0x4f1
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	227d      	movs	r2, #125	; 0x7d
 8006430:	f883 24f2 	strb.w	r2, [r3, #1266]	; 0x4f2
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	223d      	movs	r2, #61	; 0x3d
 8006438:	f883 24f3 	strb.w	r2, [r3, #1267]	; 0x4f3
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2218      	movs	r2, #24
 8006440:	f883 24f6 	strb.w	r2, [r3, #1270]	; 0x4f6
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	223c      	movs	r2, #60	; 0x3c
 8006448:	f883 24f7 	strb.w	r2, [r3, #1271]	; 0x4f7
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2224      	movs	r2, #36	; 0x24
 8006450:	f883 24f8 	strb.w	r2, [r3, #1272]	; 0x4f8
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	22e7      	movs	r2, #231	; 0xe7
 8006458:	f883 24f9 	strb.w	r2, [r3, #1273]	; 0x4f9
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	22e7      	movs	r2, #231	; 0xe7
 8006460:	f883 24fa 	strb.w	r2, [r3, #1274]	; 0x4fa
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2224      	movs	r2, #36	; 0x24
 8006468:	f883 24fb 	strb.w	r2, [r3, #1275]	; 0x4fb
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2224      	movs	r2, #36	; 0x24
 8006470:	f883 24fc 	strb.w	r2, [r3, #1276]	; 0x4fc
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2268      	movs	r2, #104	; 0x68
 8006478:	f883 24fe 	strb.w	r2, [r3, #1278]	; 0x4fe
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	227e      	movs	r2, #126	; 0x7e
 8006480:	f883 24ff 	strb.w	r2, [r3, #1279]	; 0x4ff
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	227f      	movs	r2, #127	; 0x7f
 8006488:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2249      	movs	r2, #73	; 0x49
 8006490:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2243      	movs	r2, #67	; 0x43
 8006498:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2266      	movs	r2, #102	; 0x66
 80064a0:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2220      	movs	r2, #32
 80064a8:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	222b      	movs	r2, #43	; 0x2b
 80064b0:	f883 2506 	strb.w	r2, [r3, #1286]	; 0x506
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	222f      	movs	r2, #47	; 0x2f
 80064b8:	f883 2507 	strb.w	r2, [r3, #1287]	; 0x507
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	22fc      	movs	r2, #252	; 0xfc
 80064c0:	f883 2508 	strb.w	r2, [r3, #1288]	; 0x508
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	22fc      	movs	r2, #252	; 0xfc
 80064c8:	f883 2509 	strb.w	r2, [r3, #1289]	; 0x509
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	222f      	movs	r2, #47	; 0x2f
 80064d0:	f883 250a 	strb.w	r2, [r3, #1290]	; 0x50a
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	222b      	movs	r2, #43	; 0x2b
 80064d8:	f883 250b 	strb.w	r2, [r3, #1291]	; 0x50b
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	22ff      	movs	r2, #255	; 0xff
 80064e0:	f883 250e 	strb.w	r2, [r3, #1294]	; 0x50e
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	22ff      	movs	r2, #255	; 0xff
 80064e8:	f883 250f 	strb.w	r2, [r3, #1295]	; 0x50f
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2209      	movs	r2, #9
 80064f0:	f883 2510 	strb.w	r2, [r3, #1296]	; 0x510
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2209      	movs	r2, #9
 80064f8:	f883 2511 	strb.w	r2, [r3, #1297]	; 0x511
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	222f      	movs	r2, #47	; 0x2f
 8006500:	f883 2512 	strb.w	r2, [r3, #1298]	; 0x512
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	22f6      	movs	r2, #246	; 0xf6
 8006508:	f883 2513 	strb.w	r2, [r3, #1299]	; 0x513
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	22f8      	movs	r2, #248	; 0xf8
 8006510:	f883 2514 	strb.w	r2, [r3, #1300]	; 0x514
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	22a0      	movs	r2, #160	; 0xa0
 8006518:	f883 2515 	strb.w	r2, [r3, #1301]	; 0x515
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2240      	movs	r2, #64	; 0x40
 8006520:	f883 2516 	strb.w	r2, [r3, #1302]	; 0x516
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	22c0      	movs	r2, #192	; 0xc0
 8006528:	f883 2517 	strb.w	r2, [r3, #1303]	; 0x517
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2288      	movs	r2, #136	; 0x88
 8006530:	f883 2518 	strb.w	r2, [r3, #1304]	; 0x518
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	22fe      	movs	r2, #254	; 0xfe
 8006538:	f883 2519 	strb.w	r2, [r3, #1305]	; 0x519
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	227f      	movs	r2, #127	; 0x7f
 8006540:	f883 251a 	strb.w	r2, [r3, #1306]	; 0x51a
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2209      	movs	r2, #9
 8006548:	f883 251b 	strb.w	r2, [r3, #1307]	; 0x51b
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2203      	movs	r2, #3
 8006550:	f883 251c 	strb.w	r2, [r3, #1308]	; 0x51c
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2202      	movs	r2, #2
 8006558:	f883 251d 	strb.w	r2, [r3, #1309]	; 0x51d
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2220      	movs	r2, #32
 8006560:	f883 251e 	strb.w	r2, [r3, #1310]	; 0x51e
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2274      	movs	r2, #116	; 0x74
 8006568:	f883 251f 	strb.w	r2, [r3, #1311]	; 0x51f
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2254      	movs	r2, #84	; 0x54
 8006570:	f883 2520 	strb.w	r2, [r3, #1312]	; 0x520
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2255      	movs	r2, #85	; 0x55
 8006578:	f883 2521 	strb.w	r2, [r3, #1313]	; 0x521
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	227d      	movs	r2, #125	; 0x7d
 8006580:	f883 2522 	strb.w	r2, [r3, #1314]	; 0x522
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2279      	movs	r2, #121	; 0x79
 8006588:	f883 2523 	strb.w	r2, [r3, #1315]	; 0x523
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2240      	movs	r2, #64	; 0x40
 8006590:	f883 2524 	strb.w	r2, [r3, #1316]	; 0x524
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2244      	movs	r2, #68	; 0x44
 8006598:	f883 2527 	strb.w	r2, [r3, #1319]	; 0x527
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	227d      	movs	r2, #125	; 0x7d
 80065a0:	f883 2528 	strb.w	r2, [r3, #1320]	; 0x528
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	227d      	movs	r2, #125	; 0x7d
 80065a8:	f883 2529 	strb.w	r2, [r3, #1321]	; 0x529
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2241      	movs	r2, #65	; 0x41
 80065b0:	f883 252a 	strb.w	r2, [r3, #1322]	; 0x52a
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2230      	movs	r2, #48	; 0x30
 80065b8:	f883 252e 	strb.w	r2, [r3, #1326]	; 0x52e
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2278      	movs	r2, #120	; 0x78
 80065c0:	f883 252f 	strb.w	r2, [r3, #1327]	; 0x52f
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2248      	movs	r2, #72	; 0x48
 80065c8:	f883 2530 	strb.w	r2, [r3, #1328]	; 0x530
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	224a      	movs	r2, #74	; 0x4a
 80065d0:	f883 2531 	strb.w	r2, [r3, #1329]	; 0x531
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	227a      	movs	r2, #122	; 0x7a
 80065d8:	f883 2532 	strb.w	r2, [r3, #1330]	; 0x532
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2232      	movs	r2, #50	; 0x32
 80065e0:	f883 2533 	strb.w	r2, [r3, #1331]	; 0x533
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2238      	movs	r2, #56	; 0x38
 80065e8:	f883 2536 	strb.w	r2, [r3, #1334]	; 0x536
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2278      	movs	r2, #120	; 0x78
 80065f0:	f883 2537 	strb.w	r2, [r3, #1335]	; 0x537
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2240      	movs	r2, #64	; 0x40
 80065f8:	f883 2538 	strb.w	r2, [r3, #1336]	; 0x538
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2242      	movs	r2, #66	; 0x42
 8006600:	f883 2539 	strb.w	r2, [r3, #1337]	; 0x539
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	227a      	movs	r2, #122	; 0x7a
 8006608:	f883 253a 	strb.w	r2, [r3, #1338]	; 0x53a
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	227a      	movs	r2, #122	; 0x7a
 8006610:	f883 253b 	strb.w	r2, [r3, #1339]	; 0x53b
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2240      	movs	r2, #64	; 0x40
 8006618:	f883 253c 	strb.w	r2, [r3, #1340]	; 0x53c
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	227a      	movs	r2, #122	; 0x7a
 8006620:	f883 253e 	strb.w	r2, [r3, #1342]	; 0x53e
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	227a      	movs	r2, #122	; 0x7a
 8006628:	f883 253f 	strb.w	r2, [r3, #1343]	; 0x53f
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	220a      	movs	r2, #10
 8006630:	f883 2540 	strb.w	r2, [r3, #1344]	; 0x540
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	220a      	movs	r2, #10
 8006638:	f883 2541 	strb.w	r2, [r3, #1345]	; 0x541
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	227a      	movs	r2, #122	; 0x7a
 8006640:	f883 2542 	strb.w	r2, [r3, #1346]	; 0x542
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2270      	movs	r2, #112	; 0x70
 8006648:	f883 2543 	strb.w	r2, [r3, #1347]	; 0x543
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	227d      	movs	r2, #125	; 0x7d
 8006650:	f883 2546 	strb.w	r2, [r3, #1350]	; 0x546
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	227d      	movs	r2, #125	; 0x7d
 8006658:	f883 2547 	strb.w	r2, [r3, #1351]	; 0x547
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2219      	movs	r2, #25
 8006660:	f883 2548 	strb.w	r2, [r3, #1352]	; 0x548
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2231      	movs	r2, #49	; 0x31
 8006668:	f883 2549 	strb.w	r2, [r3, #1353]	; 0x549
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	227d      	movs	r2, #125	; 0x7d
 8006670:	f883 254a 	strb.w	r2, [r3, #1354]	; 0x54a
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	227d      	movs	r2, #125	; 0x7d
 8006678:	f883 254b 	strb.w	r2, [r3, #1355]	; 0x54b
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2226      	movs	r2, #38	; 0x26
 8006680:	f883 254f 	strb.w	r2, [r3, #1359]	; 0x54f
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	222f      	movs	r2, #47	; 0x2f
 8006688:	f883 2550 	strb.w	r2, [r3, #1360]	; 0x550
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2229      	movs	r2, #41	; 0x29
 8006690:	f883 2551 	strb.w	r2, [r3, #1361]	; 0x551
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	222f      	movs	r2, #47	; 0x2f
 8006698:	f883 2552 	strb.w	r2, [r3, #1362]	; 0x552
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	222f      	movs	r2, #47	; 0x2f
 80066a0:	f883 2553 	strb.w	r2, [r3, #1363]	; 0x553
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2228      	movs	r2, #40	; 0x28
 80066a8:	f883 2554 	strb.w	r2, [r3, #1364]	; 0x554
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2226      	movs	r2, #38	; 0x26
 80066b0:	f883 2557 	strb.w	r2, [r3, #1367]	; 0x557
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	222f      	movs	r2, #47	; 0x2f
 80066b8:	f883 2558 	strb.w	r2, [r3, #1368]	; 0x558
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2229      	movs	r2, #41	; 0x29
 80066c0:	f883 2559 	strb.w	r2, [r3, #1369]	; 0x559
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	222f      	movs	r2, #47	; 0x2f
 80066c8:	f883 255a 	strb.w	r2, [r3, #1370]	; 0x55a
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2226      	movs	r2, #38	; 0x26
 80066d0:	f883 255b 	strb.w	r2, [r3, #1371]	; 0x55b
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2230      	movs	r2, #48	; 0x30
 80066d8:	f883 255e 	strb.w	r2, [r3, #1374]	; 0x55e
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2278      	movs	r2, #120	; 0x78
 80066e0:	f883 255f 	strb.w	r2, [r3, #1375]	; 0x55f
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	224d      	movs	r2, #77	; 0x4d
 80066e8:	f883 2560 	strb.w	r2, [r3, #1376]	; 0x560
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2245      	movs	r2, #69	; 0x45
 80066f0:	f883 2561 	strb.w	r2, [r3, #1377]	; 0x561
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2260      	movs	r2, #96	; 0x60
 80066f8:	f883 2562 	strb.w	r2, [r3, #1378]	; 0x562
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2220      	movs	r2, #32
 8006700:	f883 2563 	strb.w	r2, [r3, #1379]	; 0x563
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2238      	movs	r2, #56	; 0x38
 8006708:	f883 2566 	strb.w	r2, [r3, #1382]	; 0x566
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2238      	movs	r2, #56	; 0x38
 8006710:	f883 2567 	strb.w	r2, [r3, #1383]	; 0x567
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2208      	movs	r2, #8
 8006718:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2208      	movs	r2, #8
 8006720:	f883 2569 	strb.w	r2, [r3, #1385]	; 0x569
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2208      	movs	r2, #8
 8006728:	f883 256a 	strb.w	r2, [r3, #1386]	; 0x56a
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2208      	movs	r2, #8
 8006730:	f883 256b 	strb.w	r2, [r3, #1387]	; 0x56b
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2208      	movs	r2, #8
 8006738:	f883 256e 	strb.w	r2, [r3, #1390]	; 0x56e
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2208      	movs	r2, #8
 8006740:	f883 256f 	strb.w	r2, [r3, #1391]	; 0x56f
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2208      	movs	r2, #8
 8006748:	f883 2570 	strb.w	r2, [r3, #1392]	; 0x570
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2208      	movs	r2, #8
 8006750:	f883 2571 	strb.w	r2, [r3, #1393]	; 0x571
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2238      	movs	r2, #56	; 0x38
 8006758:	f883 2572 	strb.w	r2, [r3, #1394]	; 0x572
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2238      	movs	r2, #56	; 0x38
 8006760:	f883 2573 	strb.w	r2, [r3, #1395]	; 0x573
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	224f      	movs	r2, #79	; 0x4f
 8006768:	f883 2576 	strb.w	r2, [r3, #1398]	; 0x576
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	226f      	movs	r2, #111	; 0x6f
 8006770:	f883 2577 	strb.w	r2, [r3, #1399]	; 0x577
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2230      	movs	r2, #48	; 0x30
 8006778:	f883 2578 	strb.w	r2, [r3, #1400]	; 0x578
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2218      	movs	r2, #24
 8006780:	f883 2579 	strb.w	r2, [r3, #1401]	; 0x579
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	22cc      	movs	r2, #204	; 0xcc
 8006788:	f883 257a 	strb.w	r2, [r3, #1402]	; 0x57a
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	22ee      	movs	r2, #238	; 0xee
 8006790:	f883 257b 	strb.w	r2, [r3, #1403]	; 0x57b
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	22bb      	movs	r2, #187	; 0xbb
 8006798:	f883 257c 	strb.w	r2, [r3, #1404]	; 0x57c
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2291      	movs	r2, #145	; 0x91
 80067a0:	f883 257d 	strb.w	r2, [r3, #1405]	; 0x57d
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	224f      	movs	r2, #79	; 0x4f
 80067a8:	f883 257e 	strb.w	r2, [r3, #1406]	; 0x57e
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	226f      	movs	r2, #111	; 0x6f
 80067b0:	f883 257f 	strb.w	r2, [r3, #1407]	; 0x57f
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2230      	movs	r2, #48	; 0x30
 80067b8:	f883 2580 	strb.w	r2, [r3, #1408]	; 0x580
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2218      	movs	r2, #24
 80067c0:	f883 2581 	strb.w	r2, [r3, #1409]	; 0x581
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	226c      	movs	r2, #108	; 0x6c
 80067c8:	f883 2582 	strb.w	r2, [r3, #1410]	; 0x582
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2276      	movs	r2, #118	; 0x76
 80067d0:	f883 2583 	strb.w	r2, [r3, #1411]	; 0x583
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	22fb      	movs	r2, #251	; 0xfb
 80067d8:	f883 2584 	strb.w	r2, [r3, #1412]	; 0x584
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	22f9      	movs	r2, #249	; 0xf9
 80067e0:	f883 2585 	strb.w	r2, [r3, #1413]	; 0x585
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	227b      	movs	r2, #123	; 0x7b
 80067e8:	f883 2589 	strb.w	r2, [r3, #1417]	; 0x589
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	227b      	movs	r2, #123	; 0x7b
 80067f0:	f883 258a 	strb.w	r2, [r3, #1418]	; 0x58a
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2208      	movs	r2, #8
 80067f8:	f883 258e 	strb.w	r2, [r3, #1422]	; 0x58e
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	221c      	movs	r2, #28
 8006800:	f883 258f 	strb.w	r2, [r3, #1423]	; 0x58f
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2236      	movs	r2, #54	; 0x36
 8006808:	f883 2590 	strb.w	r2, [r3, #1424]	; 0x590
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2222      	movs	r2, #34	; 0x22
 8006810:	f883 2591 	strb.w	r2, [r3, #1425]	; 0x591
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2208      	movs	r2, #8
 8006818:	f883 2592 	strb.w	r2, [r3, #1426]	; 0x592
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	221c      	movs	r2, #28
 8006820:	f883 2593 	strb.w	r2, [r3, #1427]	; 0x593
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2236      	movs	r2, #54	; 0x36
 8006828:	f883 2594 	strb.w	r2, [r3, #1428]	; 0x594
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2222      	movs	r2, #34	; 0x22
 8006830:	f883 2595 	strb.w	r2, [r3, #1429]	; 0x595
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2222      	movs	r2, #34	; 0x22
 8006838:	f883 2596 	strb.w	r2, [r3, #1430]	; 0x596
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2236      	movs	r2, #54	; 0x36
 8006840:	f883 2597 	strb.w	r2, [r3, #1431]	; 0x597
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	221c      	movs	r2, #28
 8006848:	f883 2598 	strb.w	r2, [r3, #1432]	; 0x598
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2208      	movs	r2, #8
 8006850:	f883 2599 	strb.w	r2, [r3, #1433]	; 0x599
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2222      	movs	r2, #34	; 0x22
 8006858:	f883 259a 	strb.w	r2, [r3, #1434]	; 0x59a
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2236      	movs	r2, #54	; 0x36
 8006860:	f883 259b 	strb.w	r2, [r3, #1435]	; 0x59b
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	221c      	movs	r2, #28
 8006868:	f883 259c 	strb.w	r2, [r3, #1436]	; 0x59c
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2208      	movs	r2, #8
 8006870:	f883 259d 	strb.w	r2, [r3, #1437]	; 0x59d
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	22aa      	movs	r2, #170	; 0xaa
 8006878:	f883 259e 	strb.w	r2, [r3, #1438]	; 0x59e
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2255      	movs	r2, #85	; 0x55
 8006880:	f883 25a0 	strb.w	r2, [r3, #1440]	; 0x5a0
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	22aa      	movs	r2, #170	; 0xaa
 8006888:	f883 25a2 	strb.w	r2, [r3, #1442]	; 0x5a2
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2255      	movs	r2, #85	; 0x55
 8006890:	f883 25a4 	strb.w	r2, [r3, #1444]	; 0x5a4
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	22aa      	movs	r2, #170	; 0xaa
 8006898:	f883 25a6 	strb.w	r2, [r3, #1446]	; 0x5a6
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2255      	movs	r2, #85	; 0x55
 80068a0:	f883 25a7 	strb.w	r2, [r3, #1447]	; 0x5a7
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	22aa      	movs	r2, #170	; 0xaa
 80068a8:	f883 25a8 	strb.w	r2, [r3, #1448]	; 0x5a8
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2255      	movs	r2, #85	; 0x55
 80068b0:	f883 25a9 	strb.w	r2, [r3, #1449]	; 0x5a9
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	22aa      	movs	r2, #170	; 0xaa
 80068b8:	f883 25aa 	strb.w	r2, [r3, #1450]	; 0x5aa
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2255      	movs	r2, #85	; 0x55
 80068c0:	f883 25ab 	strb.w	r2, [r3, #1451]	; 0x5ab
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	22aa      	movs	r2, #170	; 0xaa
 80068c8:	f883 25ac 	strb.w	r2, [r3, #1452]	; 0x5ac
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2255      	movs	r2, #85	; 0x55
 80068d0:	f883 25ad 	strb.w	r2, [r3, #1453]	; 0x5ad
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	22dd      	movs	r2, #221	; 0xdd
 80068d8:	f883 25ae 	strb.w	r2, [r3, #1454]	; 0x5ae
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	22ff      	movs	r2, #255	; 0xff
 80068e0:	f883 25af 	strb.w	r2, [r3, #1455]	; 0x5af
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	22aa      	movs	r2, #170	; 0xaa
 80068e8:	f883 25b0 	strb.w	r2, [r3, #1456]	; 0x5b0
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2277      	movs	r2, #119	; 0x77
 80068f0:	f883 25b1 	strb.w	r2, [r3, #1457]	; 0x5b1
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	22dd      	movs	r2, #221	; 0xdd
 80068f8:	f883 25b2 	strb.w	r2, [r3, #1458]	; 0x5b2
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	22aa      	movs	r2, #170	; 0xaa
 8006900:	f883 25b3 	strb.w	r2, [r3, #1459]	; 0x5b3
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	22ff      	movs	r2, #255	; 0xff
 8006908:	f883 25b4 	strb.w	r2, [r3, #1460]	; 0x5b4
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2277      	movs	r2, #119	; 0x77
 8006910:	f883 25b5 	strb.w	r2, [r3, #1461]	; 0x5b5
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	22ff      	movs	r2, #255	; 0xff
 8006918:	f883 25b9 	strb.w	r2, [r3, #1465]	; 0x5b9
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	22ff      	movs	r2, #255	; 0xff
 8006920:	f883 25ba 	strb.w	r2, [r3, #1466]	; 0x5ba
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2210      	movs	r2, #16
 8006928:	f883 25be 	strb.w	r2, [r3, #1470]	; 0x5be
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2210      	movs	r2, #16
 8006930:	f883 25bf 	strb.w	r2, [r3, #1471]	; 0x5bf
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2210      	movs	r2, #16
 8006938:	f883 25c0 	strb.w	r2, [r3, #1472]	; 0x5c0
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	22ff      	movs	r2, #255	; 0xff
 8006940:	f883 25c1 	strb.w	r2, [r3, #1473]	; 0x5c1
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	22ff      	movs	r2, #255	; 0xff
 8006948:	f883 25c2 	strb.w	r2, [r3, #1474]	; 0x5c2
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2214      	movs	r2, #20
 8006950:	f883 25c6 	strb.w	r2, [r3, #1478]	; 0x5c6
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2214      	movs	r2, #20
 8006958:	f883 25c7 	strb.w	r2, [r3, #1479]	; 0x5c7
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2214      	movs	r2, #20
 8006960:	f883 25c8 	strb.w	r2, [r3, #1480]	; 0x5c8
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	22ff      	movs	r2, #255	; 0xff
 8006968:	f883 25c9 	strb.w	r2, [r3, #1481]	; 0x5c9
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	22ff      	movs	r2, #255	; 0xff
 8006970:	f883 25ca 	strb.w	r2, [r3, #1482]	; 0x5ca
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2210      	movs	r2, #16
 8006978:	f883 25ce 	strb.w	r2, [r3, #1486]	; 0x5ce
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2210      	movs	r2, #16
 8006980:	f883 25cf 	strb.w	r2, [r3, #1487]	; 0x5cf
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	22ff      	movs	r2, #255	; 0xff
 8006988:	f883 25d0 	strb.w	r2, [r3, #1488]	; 0x5d0
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	22ff      	movs	r2, #255	; 0xff
 8006990:	f883 25d1 	strb.w	r2, [r3, #1489]	; 0x5d1
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	22ff      	movs	r2, #255	; 0xff
 8006998:	f883 25d3 	strb.w	r2, [r3, #1491]	; 0x5d3
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	22ff      	movs	r2, #255	; 0xff
 80069a0:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2210      	movs	r2, #16
 80069a8:	f883 25d6 	strb.w	r2, [r3, #1494]	; 0x5d6
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2210      	movs	r2, #16
 80069b0:	f883 25d7 	strb.w	r2, [r3, #1495]	; 0x5d7
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	22f0      	movs	r2, #240	; 0xf0
 80069b8:	f883 25d8 	strb.w	r2, [r3, #1496]	; 0x5d8
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	22f0      	movs	r2, #240	; 0xf0
 80069c0:	f883 25d9 	strb.w	r2, [r3, #1497]	; 0x5d9
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2210      	movs	r2, #16
 80069c8:	f883 25da 	strb.w	r2, [r3, #1498]	; 0x5da
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	22f0      	movs	r2, #240	; 0xf0
 80069d0:	f883 25db 	strb.w	r2, [r3, #1499]	; 0x5db
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	22f0      	movs	r2, #240	; 0xf0
 80069d8:	f883 25dc 	strb.w	r2, [r3, #1500]	; 0x5dc
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2214      	movs	r2, #20
 80069e0:	f883 25de 	strb.w	r2, [r3, #1502]	; 0x5de
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2214      	movs	r2, #20
 80069e8:	f883 25df 	strb.w	r2, [r3, #1503]	; 0x5df
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2214      	movs	r2, #20
 80069f0:	f883 25e0 	strb.w	r2, [r3, #1504]	; 0x5e0
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	22fc      	movs	r2, #252	; 0xfc
 80069f8:	f883 25e1 	strb.w	r2, [r3, #1505]	; 0x5e1
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	22fc      	movs	r2, #252	; 0xfc
 8006a00:	f883 25e2 	strb.w	r2, [r3, #1506]	; 0x5e2
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2214      	movs	r2, #20
 8006a08:	f883 25e6 	strb.w	r2, [r3, #1510]	; 0x5e6
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2214      	movs	r2, #20
 8006a10:	f883 25e7 	strb.w	r2, [r3, #1511]	; 0x5e7
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	22f7      	movs	r2, #247	; 0xf7
 8006a18:	f883 25e8 	strb.w	r2, [r3, #1512]	; 0x5e8
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	22f7      	movs	r2, #247	; 0xf7
 8006a20:	f883 25e9 	strb.w	r2, [r3, #1513]	; 0x5e9
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	22ff      	movs	r2, #255	; 0xff
 8006a28:	f883 25eb 	strb.w	r2, [r3, #1515]	; 0x5eb
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	22ff      	movs	r2, #255	; 0xff
 8006a30:	f883 25ec 	strb.w	r2, [r3, #1516]	; 0x5ec
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	22ff      	movs	r2, #255	; 0xff
 8006a38:	f883 25f0 	strb.w	r2, [r3, #1520]	; 0x5f0
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	22ff      	movs	r2, #255	; 0xff
 8006a40:	f883 25f1 	strb.w	r2, [r3, #1521]	; 0x5f1
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	22ff      	movs	r2, #255	; 0xff
 8006a48:	f883 25f3 	strb.w	r2, [r3, #1523]	; 0x5f3
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	22ff      	movs	r2, #255	; 0xff
 8006a50:	f883 25f4 	strb.w	r2, [r3, #1524]	; 0x5f4
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2214      	movs	r2, #20
 8006a58:	f883 25f6 	strb.w	r2, [r3, #1526]	; 0x5f6
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2214      	movs	r2, #20
 8006a60:	f883 25f7 	strb.w	r2, [r3, #1527]	; 0x5f7
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	22f4      	movs	r2, #244	; 0xf4
 8006a68:	f883 25f8 	strb.w	r2, [r3, #1528]	; 0x5f8
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	22f4      	movs	r2, #244	; 0xf4
 8006a70:	f883 25f9 	strb.w	r2, [r3, #1529]	; 0x5f9
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2204      	movs	r2, #4
 8006a78:	f883 25fa 	strb.w	r2, [r3, #1530]	; 0x5fa
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	22fc      	movs	r2, #252	; 0xfc
 8006a80:	f883 25fb 	strb.w	r2, [r3, #1531]	; 0x5fb
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	22fc      	movs	r2, #252	; 0xfc
 8006a88:	f883 25fc 	strb.w	r2, [r3, #1532]	; 0x5fc
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2214      	movs	r2, #20
 8006a90:	f883 25fe 	strb.w	r2, [r3, #1534]	; 0x5fe
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2214      	movs	r2, #20
 8006a98:	f883 25ff 	strb.w	r2, [r3, #1535]	; 0x5ff
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2217      	movs	r2, #23
 8006aa0:	f883 2600 	strb.w	r2, [r3, #1536]	; 0x600
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2217      	movs	r2, #23
 8006aa8:	f883 2601 	strb.w	r2, [r3, #1537]	; 0x601
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2210      	movs	r2, #16
 8006ab0:	f883 2602 	strb.w	r2, [r3, #1538]	; 0x602
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	221f      	movs	r2, #31
 8006ab8:	f883 2603 	strb.w	r2, [r3, #1539]	; 0x603
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	221f      	movs	r2, #31
 8006ac0:	f883 2604 	strb.w	r2, [r3, #1540]	; 0x604
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2210      	movs	r2, #16
 8006ac8:	f883 2606 	strb.w	r2, [r3, #1542]	; 0x606
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2210      	movs	r2, #16
 8006ad0:	f883 2607 	strb.w	r2, [r3, #1543]	; 0x607
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	221f      	movs	r2, #31
 8006ad8:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	221f      	movs	r2, #31
 8006ae0:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2210      	movs	r2, #16
 8006ae8:	f883 260a 	strb.w	r2, [r3, #1546]	; 0x60a
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	221f      	movs	r2, #31
 8006af0:	f883 260b 	strb.w	r2, [r3, #1547]	; 0x60b
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	221f      	movs	r2, #31
 8006af8:	f883 260c 	strb.w	r2, [r3, #1548]	; 0x60c
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2214      	movs	r2, #20
 8006b00:	f883 260e 	strb.w	r2, [r3, #1550]	; 0x60e
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2214      	movs	r2, #20
 8006b08:	f883 260f 	strb.w	r2, [r3, #1551]	; 0x60f
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2214      	movs	r2, #20
 8006b10:	f883 2610 	strb.w	r2, [r3, #1552]	; 0x610
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	221f      	movs	r2, #31
 8006b18:	f883 2611 	strb.w	r2, [r3, #1553]	; 0x611
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	221f      	movs	r2, #31
 8006b20:	f883 2612 	strb.w	r2, [r3, #1554]	; 0x612
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2210      	movs	r2, #16
 8006b28:	f883 2616 	strb.w	r2, [r3, #1558]	; 0x616
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2210      	movs	r2, #16
 8006b30:	f883 2617 	strb.w	r2, [r3, #1559]	; 0x617
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2210      	movs	r2, #16
 8006b38:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	22f0      	movs	r2, #240	; 0xf0
 8006b40:	f883 2619 	strb.w	r2, [r3, #1561]	; 0x619
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	22f0      	movs	r2, #240	; 0xf0
 8006b48:	f883 261a 	strb.w	r2, [r3, #1562]	; 0x61a
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	221f      	movs	r2, #31
 8006b50:	f883 2621 	strb.w	r2, [r3, #1569]	; 0x621
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	221f      	movs	r2, #31
 8006b58:	f883 2622 	strb.w	r2, [r3, #1570]	; 0x622
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2210      	movs	r2, #16
 8006b60:	f883 2623 	strb.w	r2, [r3, #1571]	; 0x623
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2210      	movs	r2, #16
 8006b68:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2210      	movs	r2, #16
 8006b70:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2210      	movs	r2, #16
 8006b78:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2210      	movs	r2, #16
 8006b80:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2210      	movs	r2, #16
 8006b88:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	221f      	movs	r2, #31
 8006b90:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	221f      	movs	r2, #31
 8006b98:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2210      	movs	r2, #16
 8006ba0:	f883 262b 	strb.w	r2, [r3, #1579]	; 0x62b
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2210      	movs	r2, #16
 8006ba8:	f883 262c 	strb.w	r2, [r3, #1580]	; 0x62c
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2210      	movs	r2, #16
 8006bb0:	f883 262d 	strb.w	r2, [r3, #1581]	; 0x62d
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2210      	movs	r2, #16
 8006bb8:	f883 262e 	strb.w	r2, [r3, #1582]	; 0x62e
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2210      	movs	r2, #16
 8006bc0:	f883 262f 	strb.w	r2, [r3, #1583]	; 0x62f
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2210      	movs	r2, #16
 8006bc8:	f883 2630 	strb.w	r2, [r3, #1584]	; 0x630
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	22f0      	movs	r2, #240	; 0xf0
 8006bd0:	f883 2631 	strb.w	r2, [r3, #1585]	; 0x631
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	22f0      	movs	r2, #240	; 0xf0
 8006bd8:	f883 2632 	strb.w	r2, [r3, #1586]	; 0x632
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2210      	movs	r2, #16
 8006be0:	f883 2633 	strb.w	r2, [r3, #1587]	; 0x633
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2210      	movs	r2, #16
 8006be8:	f883 2634 	strb.w	r2, [r3, #1588]	; 0x634
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2210      	movs	r2, #16
 8006bf0:	f883 2635 	strb.w	r2, [r3, #1589]	; 0x635
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	22ff      	movs	r2, #255	; 0xff
 8006bf8:	f883 2639 	strb.w	r2, [r3, #1593]	; 0x639
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	22ff      	movs	r2, #255	; 0xff
 8006c00:	f883 263a 	strb.w	r2, [r3, #1594]	; 0x63a
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2210      	movs	r2, #16
 8006c08:	f883 263b 	strb.w	r2, [r3, #1595]	; 0x63b
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2210      	movs	r2, #16
 8006c10:	f883 263c 	strb.w	r2, [r3, #1596]	; 0x63c
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2210      	movs	r2, #16
 8006c18:	f883 263d 	strb.w	r2, [r3, #1597]	; 0x63d
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2210      	movs	r2, #16
 8006c20:	f883 263e 	strb.w	r2, [r3, #1598]	; 0x63e
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2210      	movs	r2, #16
 8006c28:	f883 263f 	strb.w	r2, [r3, #1599]	; 0x63f
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2210      	movs	r2, #16
 8006c30:	f883 2640 	strb.w	r2, [r3, #1600]	; 0x640
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2210      	movs	r2, #16
 8006c38:	f883 2641 	strb.w	r2, [r3, #1601]	; 0x641
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2210      	movs	r2, #16
 8006c40:	f883 2642 	strb.w	r2, [r3, #1602]	; 0x642
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2210      	movs	r2, #16
 8006c48:	f883 2643 	strb.w	r2, [r3, #1603]	; 0x643
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2210      	movs	r2, #16
 8006c50:	f883 2644 	strb.w	r2, [r3, #1604]	; 0x644
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2210      	movs	r2, #16
 8006c58:	f883 2645 	strb.w	r2, [r3, #1605]	; 0x645
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2210      	movs	r2, #16
 8006c60:	f883 2646 	strb.w	r2, [r3, #1606]	; 0x646
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2210      	movs	r2, #16
 8006c68:	f883 2647 	strb.w	r2, [r3, #1607]	; 0x647
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2210      	movs	r2, #16
 8006c70:	f883 2648 	strb.w	r2, [r3, #1608]	; 0x648
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	22ff      	movs	r2, #255	; 0xff
 8006c78:	f883 2649 	strb.w	r2, [r3, #1609]	; 0x649
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	22ff      	movs	r2, #255	; 0xff
 8006c80:	f883 264a 	strb.w	r2, [r3, #1610]	; 0x64a
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2210      	movs	r2, #16
 8006c88:	f883 264b 	strb.w	r2, [r3, #1611]	; 0x64b
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2210      	movs	r2, #16
 8006c90:	f883 264c 	strb.w	r2, [r3, #1612]	; 0x64c
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2210      	movs	r2, #16
 8006c98:	f883 264d 	strb.w	r2, [r3, #1613]	; 0x64d
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	22ff      	movs	r2, #255	; 0xff
 8006ca0:	f883 2651 	strb.w	r2, [r3, #1617]	; 0x651
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	22ff      	movs	r2, #255	; 0xff
 8006ca8:	f883 2652 	strb.w	r2, [r3, #1618]	; 0x652
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2214      	movs	r2, #20
 8006cb0:	f883 2653 	strb.w	r2, [r3, #1619]	; 0x653
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2214      	movs	r2, #20
 8006cb8:	f883 2654 	strb.w	r2, [r3, #1620]	; 0x654
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2214      	movs	r2, #20
 8006cc0:	f883 2655 	strb.w	r2, [r3, #1621]	; 0x655
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	22ff      	movs	r2, #255	; 0xff
 8006cc8:	f883 2658 	strb.w	r2, [r3, #1624]	; 0x658
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	22ff      	movs	r2, #255	; 0xff
 8006cd0:	f883 2659 	strb.w	r2, [r3, #1625]	; 0x659
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	22ff      	movs	r2, #255	; 0xff
 8006cd8:	f883 265b 	strb.w	r2, [r3, #1627]	; 0x65b
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	22ff      	movs	r2, #255	; 0xff
 8006ce0:	f883 265c 	strb.w	r2, [r3, #1628]	; 0x65c
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2210      	movs	r2, #16
 8006ce8:	f883 265d 	strb.w	r2, [r3, #1629]	; 0x65d
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	221f      	movs	r2, #31
 8006cf0:	f883 2660 	strb.w	r2, [r3, #1632]	; 0x660
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	221f      	movs	r2, #31
 8006cf8:	f883 2661 	strb.w	r2, [r3, #1633]	; 0x661
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2210      	movs	r2, #16
 8006d00:	f883 2662 	strb.w	r2, [r3, #1634]	; 0x662
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2217      	movs	r2, #23
 8006d08:	f883 2663 	strb.w	r2, [r3, #1635]	; 0x663
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2217      	movs	r2, #23
 8006d10:	f883 2664 	strb.w	r2, [r3, #1636]	; 0x664
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2214      	movs	r2, #20
 8006d18:	f883 2665 	strb.w	r2, [r3, #1637]	; 0x665
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	22fc      	movs	r2, #252	; 0xfc
 8006d20:	f883 2668 	strb.w	r2, [r3, #1640]	; 0x668
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	22fc      	movs	r2, #252	; 0xfc
 8006d28:	f883 2669 	strb.w	r2, [r3, #1641]	; 0x669
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2204      	movs	r2, #4
 8006d30:	f883 266a 	strb.w	r2, [r3, #1642]	; 0x66a
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	22f4      	movs	r2, #244	; 0xf4
 8006d38:	f883 266b 	strb.w	r2, [r3, #1643]	; 0x66b
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	22f4      	movs	r2, #244	; 0xf4
 8006d40:	f883 266c 	strb.w	r2, [r3, #1644]	; 0x66c
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2214      	movs	r2, #20
 8006d48:	f883 266d 	strb.w	r2, [r3, #1645]	; 0x66d
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2214      	movs	r2, #20
 8006d50:	f883 266e 	strb.w	r2, [r3, #1646]	; 0x66e
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2214      	movs	r2, #20
 8006d58:	f883 266f 	strb.w	r2, [r3, #1647]	; 0x66f
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2217      	movs	r2, #23
 8006d60:	f883 2670 	strb.w	r2, [r3, #1648]	; 0x670
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2217      	movs	r2, #23
 8006d68:	f883 2671 	strb.w	r2, [r3, #1649]	; 0x671
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2210      	movs	r2, #16
 8006d70:	f883 2672 	strb.w	r2, [r3, #1650]	; 0x672
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2217      	movs	r2, #23
 8006d78:	f883 2673 	strb.w	r2, [r3, #1651]	; 0x673
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2217      	movs	r2, #23
 8006d80:	f883 2674 	strb.w	r2, [r3, #1652]	; 0x674
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2214      	movs	r2, #20
 8006d88:	f883 2675 	strb.w	r2, [r3, #1653]	; 0x675
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2214      	movs	r2, #20
 8006d90:	f883 2676 	strb.w	r2, [r3, #1654]	; 0x676
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2214      	movs	r2, #20
 8006d98:	f883 2677 	strb.w	r2, [r3, #1655]	; 0x677
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	22f4      	movs	r2, #244	; 0xf4
 8006da0:	f883 2678 	strb.w	r2, [r3, #1656]	; 0x678
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	22f4      	movs	r2, #244	; 0xf4
 8006da8:	f883 2679 	strb.w	r2, [r3, #1657]	; 0x679
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2204      	movs	r2, #4
 8006db0:	f883 267a 	strb.w	r2, [r3, #1658]	; 0x67a
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	22f4      	movs	r2, #244	; 0xf4
 8006db8:	f883 267b 	strb.w	r2, [r3, #1659]	; 0x67b
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	22f4      	movs	r2, #244	; 0xf4
 8006dc0:	f883 267c 	strb.w	r2, [r3, #1660]	; 0x67c
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2214      	movs	r2, #20
 8006dc8:	f883 267d 	strb.w	r2, [r3, #1661]	; 0x67d
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	22ff      	movs	r2, #255	; 0xff
 8006dd0:	f883 2680 	strb.w	r2, [r3, #1664]	; 0x680
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	22ff      	movs	r2, #255	; 0xff
 8006dd8:	f883 2681 	strb.w	r2, [r3, #1665]	; 0x681
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	22f7      	movs	r2, #247	; 0xf7
 8006de0:	f883 2683 	strb.w	r2, [r3, #1667]	; 0x683
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	22f7      	movs	r2, #247	; 0xf7
 8006de8:	f883 2684 	strb.w	r2, [r3, #1668]	; 0x684
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2214      	movs	r2, #20
 8006df0:	f883 2685 	strb.w	r2, [r3, #1669]	; 0x685
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2214      	movs	r2, #20
 8006df8:	f883 2686 	strb.w	r2, [r3, #1670]	; 0x686
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2214      	movs	r2, #20
 8006e00:	f883 2687 	strb.w	r2, [r3, #1671]	; 0x687
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2214      	movs	r2, #20
 8006e08:	f883 2688 	strb.w	r2, [r3, #1672]	; 0x688
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2214      	movs	r2, #20
 8006e10:	f883 2689 	strb.w	r2, [r3, #1673]	; 0x689
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2214      	movs	r2, #20
 8006e18:	f883 268a 	strb.w	r2, [r3, #1674]	; 0x68a
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2214      	movs	r2, #20
 8006e20:	f883 268b 	strb.w	r2, [r3, #1675]	; 0x68b
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2214      	movs	r2, #20
 8006e28:	f883 268c 	strb.w	r2, [r3, #1676]	; 0x68c
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2214      	movs	r2, #20
 8006e30:	f883 268d 	strb.w	r2, [r3, #1677]	; 0x68d
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2214      	movs	r2, #20
 8006e38:	f883 268e 	strb.w	r2, [r3, #1678]	; 0x68e
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2214      	movs	r2, #20
 8006e40:	f883 268f 	strb.w	r2, [r3, #1679]	; 0x68f
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	22f7      	movs	r2, #247	; 0xf7
 8006e48:	f883 2690 	strb.w	r2, [r3, #1680]	; 0x690
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	22f7      	movs	r2, #247	; 0xf7
 8006e50:	f883 2691 	strb.w	r2, [r3, #1681]	; 0x691
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	22f7      	movs	r2, #247	; 0xf7
 8006e58:	f883 2693 	strb.w	r2, [r3, #1683]	; 0x693
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	22f7      	movs	r2, #247	; 0xf7
 8006e60:	f883 2694 	strb.w	r2, [r3, #1684]	; 0x694
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2214      	movs	r2, #20
 8006e68:	f883 2695 	strb.w	r2, [r3, #1685]	; 0x695
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2214      	movs	r2, #20
 8006e70:	f883 2696 	strb.w	r2, [r3, #1686]	; 0x696
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2214      	movs	r2, #20
 8006e78:	f883 2697 	strb.w	r2, [r3, #1687]	; 0x697
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2214      	movs	r2, #20
 8006e80:	f883 2698 	strb.w	r2, [r3, #1688]	; 0x698
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2217      	movs	r2, #23
 8006e88:	f883 2699 	strb.w	r2, [r3, #1689]	; 0x699
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2217      	movs	r2, #23
 8006e90:	f883 269a 	strb.w	r2, [r3, #1690]	; 0x69a
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2214      	movs	r2, #20
 8006e98:	f883 269b 	strb.w	r2, [r3, #1691]	; 0x69b
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2214      	movs	r2, #20
 8006ea0:	f883 269c 	strb.w	r2, [r3, #1692]	; 0x69c
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2214      	movs	r2, #20
 8006ea8:	f883 269d 	strb.w	r2, [r3, #1693]	; 0x69d
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2210      	movs	r2, #16
 8006eb0:	f883 269e 	strb.w	r2, [r3, #1694]	; 0x69e
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2210      	movs	r2, #16
 8006eb8:	f883 269f 	strb.w	r2, [r3, #1695]	; 0x69f
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	221f      	movs	r2, #31
 8006ec0:	f883 26a0 	strb.w	r2, [r3, #1696]	; 0x6a0
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	221f      	movs	r2, #31
 8006ec8:	f883 26a1 	strb.w	r2, [r3, #1697]	; 0x6a1
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2210      	movs	r2, #16
 8006ed0:	f883 26a2 	strb.w	r2, [r3, #1698]	; 0x6a2
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	221f      	movs	r2, #31
 8006ed8:	f883 26a3 	strb.w	r2, [r3, #1699]	; 0x6a3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	221f      	movs	r2, #31
 8006ee0:	f883 26a4 	strb.w	r2, [r3, #1700]	; 0x6a4
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2210      	movs	r2, #16
 8006ee8:	f883 26a5 	strb.w	r2, [r3, #1701]	; 0x6a5
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2214      	movs	r2, #20
 8006ef0:	f883 26a6 	strb.w	r2, [r3, #1702]	; 0x6a6
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2214      	movs	r2, #20
 8006ef8:	f883 26a7 	strb.w	r2, [r3, #1703]	; 0x6a7
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2214      	movs	r2, #20
 8006f00:	f883 26a8 	strb.w	r2, [r3, #1704]	; 0x6a8
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	22f4      	movs	r2, #244	; 0xf4
 8006f08:	f883 26a9 	strb.w	r2, [r3, #1705]	; 0x6a9
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	22f4      	movs	r2, #244	; 0xf4
 8006f10:	f883 26aa 	strb.w	r2, [r3, #1706]	; 0x6aa
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2214      	movs	r2, #20
 8006f18:	f883 26ab 	strb.w	r2, [r3, #1707]	; 0x6ab
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2214      	movs	r2, #20
 8006f20:	f883 26ac 	strb.w	r2, [r3, #1708]	; 0x6ac
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2214      	movs	r2, #20
 8006f28:	f883 26ad 	strb.w	r2, [r3, #1709]	; 0x6ad
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2210      	movs	r2, #16
 8006f30:	f883 26ae 	strb.w	r2, [r3, #1710]	; 0x6ae
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2210      	movs	r2, #16
 8006f38:	f883 26af 	strb.w	r2, [r3, #1711]	; 0x6af
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	22f0      	movs	r2, #240	; 0xf0
 8006f40:	f883 26b0 	strb.w	r2, [r3, #1712]	; 0x6b0
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	22f0      	movs	r2, #240	; 0xf0
 8006f48:	f883 26b1 	strb.w	r2, [r3, #1713]	; 0x6b1
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2210      	movs	r2, #16
 8006f50:	f883 26b2 	strb.w	r2, [r3, #1714]	; 0x6b2
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	22f0      	movs	r2, #240	; 0xf0
 8006f58:	f883 26b3 	strb.w	r2, [r3, #1715]	; 0x6b3
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	22f0      	movs	r2, #240	; 0xf0
 8006f60:	f883 26b4 	strb.w	r2, [r3, #1716]	; 0x6b4
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2210      	movs	r2, #16
 8006f68:	f883 26b5 	strb.w	r2, [r3, #1717]	; 0x6b5
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	221f      	movs	r2, #31
 8006f70:	f883 26b8 	strb.w	r2, [r3, #1720]	; 0x6b8
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	221f      	movs	r2, #31
 8006f78:	f883 26b9 	strb.w	r2, [r3, #1721]	; 0x6b9
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2210      	movs	r2, #16
 8006f80:	f883 26ba 	strb.w	r2, [r3, #1722]	; 0x6ba
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	221f      	movs	r2, #31
 8006f88:	f883 26bb 	strb.w	r2, [r3, #1723]	; 0x6bb
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	221f      	movs	r2, #31
 8006f90:	f883 26bc 	strb.w	r2, [r3, #1724]	; 0x6bc
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2210      	movs	r2, #16
 8006f98:	f883 26bd 	strb.w	r2, [r3, #1725]	; 0x6bd
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	221f      	movs	r2, #31
 8006fa0:	f883 26c1 	strb.w	r2, [r3, #1729]	; 0x6c1
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	221f      	movs	r2, #31
 8006fa8:	f883 26c2 	strb.w	r2, [r3, #1730]	; 0x6c2
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2214      	movs	r2, #20
 8006fb0:	f883 26c3 	strb.w	r2, [r3, #1731]	; 0x6c3
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2214      	movs	r2, #20
 8006fb8:	f883 26c4 	strb.w	r2, [r3, #1732]	; 0x6c4
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2214      	movs	r2, #20
 8006fc0:	f883 26c5 	strb.w	r2, [r3, #1733]	; 0x6c5
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	22fc      	movs	r2, #252	; 0xfc
 8006fc8:	f883 26c9 	strb.w	r2, [r3, #1737]	; 0x6c9
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	22fc      	movs	r2, #252	; 0xfc
 8006fd0:	f883 26ca 	strb.w	r2, [r3, #1738]	; 0x6ca
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2214      	movs	r2, #20
 8006fd8:	f883 26cb 	strb.w	r2, [r3, #1739]	; 0x6cb
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2214      	movs	r2, #20
 8006fe0:	f883 26cc 	strb.w	r2, [r3, #1740]	; 0x6cc
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2214      	movs	r2, #20
 8006fe8:	f883 26cd 	strb.w	r2, [r3, #1741]	; 0x6cd
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	22f0      	movs	r2, #240	; 0xf0
 8006ff0:	f883 26d0 	strb.w	r2, [r3, #1744]	; 0x6d0
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	22f0      	movs	r2, #240	; 0xf0
 8006ff8:	f883 26d1 	strb.w	r2, [r3, #1745]	; 0x6d1
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2210      	movs	r2, #16
 8007000:	f883 26d2 	strb.w	r2, [r3, #1746]	; 0x6d2
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	22f0      	movs	r2, #240	; 0xf0
 8007008:	f883 26d3 	strb.w	r2, [r3, #1747]	; 0x6d3
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	22f0      	movs	r2, #240	; 0xf0
 8007010:	f883 26d4 	strb.w	r2, [r3, #1748]	; 0x6d4
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2210      	movs	r2, #16
 8007018:	f883 26d5 	strb.w	r2, [r3, #1749]	; 0x6d5
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2210      	movs	r2, #16
 8007020:	f883 26d6 	strb.w	r2, [r3, #1750]	; 0x6d6
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2210      	movs	r2, #16
 8007028:	f883 26d7 	strb.w	r2, [r3, #1751]	; 0x6d7
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	22ff      	movs	r2, #255	; 0xff
 8007030:	f883 26d8 	strb.w	r2, [r3, #1752]	; 0x6d8
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	22ff      	movs	r2, #255	; 0xff
 8007038:	f883 26d9 	strb.w	r2, [r3, #1753]	; 0x6d9
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2210      	movs	r2, #16
 8007040:	f883 26da 	strb.w	r2, [r3, #1754]	; 0x6da
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	22ff      	movs	r2, #255	; 0xff
 8007048:	f883 26db 	strb.w	r2, [r3, #1755]	; 0x6db
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	22ff      	movs	r2, #255	; 0xff
 8007050:	f883 26dc 	strb.w	r2, [r3, #1756]	; 0x6dc
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2210      	movs	r2, #16
 8007058:	f883 26dd 	strb.w	r2, [r3, #1757]	; 0x6dd
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2214      	movs	r2, #20
 8007060:	f883 26de 	strb.w	r2, [r3, #1758]	; 0x6de
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2214      	movs	r2, #20
 8007068:	f883 26df 	strb.w	r2, [r3, #1759]	; 0x6df
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2214      	movs	r2, #20
 8007070:	f883 26e0 	strb.w	r2, [r3, #1760]	; 0x6e0
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	22ff      	movs	r2, #255	; 0xff
 8007078:	f883 26e1 	strb.w	r2, [r3, #1761]	; 0x6e1
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	22ff      	movs	r2, #255	; 0xff
 8007080:	f883 26e2 	strb.w	r2, [r3, #1762]	; 0x6e2
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2214      	movs	r2, #20
 8007088:	f883 26e3 	strb.w	r2, [r3, #1763]	; 0x6e3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2214      	movs	r2, #20
 8007090:	f883 26e4 	strb.w	r2, [r3, #1764]	; 0x6e4
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2214      	movs	r2, #20
 8007098:	f883 26e5 	strb.w	r2, [r3, #1765]	; 0x6e5
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2210      	movs	r2, #16
 80070a0:	f883 26e6 	strb.w	r2, [r3, #1766]	; 0x6e6
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2210      	movs	r2, #16
 80070a8:	f883 26e7 	strb.w	r2, [r3, #1767]	; 0x6e7
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2210      	movs	r2, #16
 80070b0:	f883 26e8 	strb.w	r2, [r3, #1768]	; 0x6e8
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	221f      	movs	r2, #31
 80070b8:	f883 26e9 	strb.w	r2, [r3, #1769]	; 0x6e9
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	221f      	movs	r2, #31
 80070c0:	f883 26ea 	strb.w	r2, [r3, #1770]	; 0x6ea
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	22f0      	movs	r2, #240	; 0xf0
 80070c8:	f883 26f1 	strb.w	r2, [r3, #1777]	; 0x6f1
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	22f0      	movs	r2, #240	; 0xf0
 80070d0:	f883 26f2 	strb.w	r2, [r3, #1778]	; 0x6f2
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2210      	movs	r2, #16
 80070d8:	f883 26f3 	strb.w	r2, [r3, #1779]	; 0x6f3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2210      	movs	r2, #16
 80070e0:	f883 26f4 	strb.w	r2, [r3, #1780]	; 0x6f4
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2210      	movs	r2, #16
 80070e8:	f883 26f5 	strb.w	r2, [r3, #1781]	; 0x6f5
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	22ff      	movs	r2, #255	; 0xff
 80070f0:	f883 26f6 	strb.w	r2, [r3, #1782]	; 0x6f6
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	22ff      	movs	r2, #255	; 0xff
 80070f8:	f883 26f7 	strb.w	r2, [r3, #1783]	; 0x6f7
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	22ff      	movs	r2, #255	; 0xff
 8007100:	f883 26f8 	strb.w	r2, [r3, #1784]	; 0x6f8
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	22ff      	movs	r2, #255	; 0xff
 8007108:	f883 26f9 	strb.w	r2, [r3, #1785]	; 0x6f9
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	22ff      	movs	r2, #255	; 0xff
 8007110:	f883 26fa 	strb.w	r2, [r3, #1786]	; 0x6fa
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	22ff      	movs	r2, #255	; 0xff
 8007118:	f883 26fb 	strb.w	r2, [r3, #1787]	; 0x6fb
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	22ff      	movs	r2, #255	; 0xff
 8007120:	f883 26fc 	strb.w	r2, [r3, #1788]	; 0x6fc
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	22ff      	movs	r2, #255	; 0xff
 8007128:	f883 26fd 	strb.w	r2, [r3, #1789]	; 0x6fd
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	22f0      	movs	r2, #240	; 0xf0
 8007130:	f883 26fe 	strb.w	r2, [r3, #1790]	; 0x6fe
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	22f0      	movs	r2, #240	; 0xf0
 8007138:	f883 26ff 	strb.w	r2, [r3, #1791]	; 0x6ff
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	22f0      	movs	r2, #240	; 0xf0
 8007140:	f883 2700 	strb.w	r2, [r3, #1792]	; 0x700
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	22f0      	movs	r2, #240	; 0xf0
 8007148:	f883 2701 	strb.w	r2, [r3, #1793]	; 0x701
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	22f0      	movs	r2, #240	; 0xf0
 8007150:	f883 2702 	strb.w	r2, [r3, #1794]	; 0x702
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	22f0      	movs	r2, #240	; 0xf0
 8007158:	f883 2703 	strb.w	r2, [r3, #1795]	; 0x703
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	22f0      	movs	r2, #240	; 0xf0
 8007160:	f883 2704 	strb.w	r2, [r3, #1796]	; 0x704
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	22f0      	movs	r2, #240	; 0xf0
 8007168:	f883 2705 	strb.w	r2, [r3, #1797]	; 0x705
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	22ff      	movs	r2, #255	; 0xff
 8007170:	f883 2706 	strb.w	r2, [r3, #1798]	; 0x706
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	22ff      	movs	r2, #255	; 0xff
 8007178:	f883 2707 	strb.w	r2, [r3, #1799]	; 0x707
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	22ff      	movs	r2, #255	; 0xff
 8007180:	f883 2708 	strb.w	r2, [r3, #1800]	; 0x708
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	22ff      	movs	r2, #255	; 0xff
 8007188:	f883 2709 	strb.w	r2, [r3, #1801]	; 0x709
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	22ff      	movs	r2, #255	; 0xff
 8007190:	f883 2712 	strb.w	r2, [r3, #1810]	; 0x712
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	22ff      	movs	r2, #255	; 0xff
 8007198:	f883 2713 	strb.w	r2, [r3, #1811]	; 0x713
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	22ff      	movs	r2, #255	; 0xff
 80071a0:	f883 2714 	strb.w	r2, [r3, #1812]	; 0x714
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	22ff      	movs	r2, #255	; 0xff
 80071a8:	f883 2715 	strb.w	r2, [r3, #1813]	; 0x715
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	220f      	movs	r2, #15
 80071b0:	f883 2716 	strb.w	r2, [r3, #1814]	; 0x716
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	220f      	movs	r2, #15
 80071b8:	f883 2717 	strb.w	r2, [r3, #1815]	; 0x717
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	220f      	movs	r2, #15
 80071c0:	f883 2718 	strb.w	r2, [r3, #1816]	; 0x718
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	220f      	movs	r2, #15
 80071c8:	f883 2719 	strb.w	r2, [r3, #1817]	; 0x719
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	220f      	movs	r2, #15
 80071d0:	f883 271a 	strb.w	r2, [r3, #1818]	; 0x71a
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	220f      	movs	r2, #15
 80071d8:	f883 271b 	strb.w	r2, [r3, #1819]	; 0x71b
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	220f      	movs	r2, #15
 80071e0:	f883 271c 	strb.w	r2, [r3, #1820]	; 0x71c
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	220f      	movs	r2, #15
 80071e8:	f883 271d 	strb.w	r2, [r3, #1821]	; 0x71d
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2238      	movs	r2, #56	; 0x38
 80071f0:	f883 271e 	strb.w	r2, [r3, #1822]	; 0x71e
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	227c      	movs	r2, #124	; 0x7c
 80071f8:	f883 271f 	strb.w	r2, [r3, #1823]	; 0x71f
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2244      	movs	r2, #68	; 0x44
 8007200:	f883 2720 	strb.w	r2, [r3, #1824]	; 0x720
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	226c      	movs	r2, #108	; 0x6c
 8007208:	f883 2721 	strb.w	r2, [r3, #1825]	; 0x721
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2238      	movs	r2, #56	; 0x38
 8007210:	f883 2722 	strb.w	r2, [r3, #1826]	; 0x722
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	226c      	movs	r2, #108	; 0x6c
 8007218:	f883 2723 	strb.w	r2, [r3, #1827]	; 0x723
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2244      	movs	r2, #68	; 0x44
 8007220:	f883 2724 	strb.w	r2, [r3, #1828]	; 0x724
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	22fc      	movs	r2, #252	; 0xfc
 8007228:	f883 2726 	strb.w	r2, [r3, #1830]	; 0x726
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	22fe      	movs	r2, #254	; 0xfe
 8007230:	f883 2727 	strb.w	r2, [r3, #1831]	; 0x727
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	222a      	movs	r2, #42	; 0x2a
 8007238:	f883 2728 	strb.w	r2, [r3, #1832]	; 0x728
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	222a      	movs	r2, #42	; 0x2a
 8007240:	f883 2729 	strb.w	r2, [r3, #1833]	; 0x729
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	223e      	movs	r2, #62	; 0x3e
 8007248:	f883 272a 	strb.w	r2, [r3, #1834]	; 0x72a
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2214      	movs	r2, #20
 8007250:	f883 272b 	strb.w	r2, [r3, #1835]	; 0x72b
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	227e      	movs	r2, #126	; 0x7e
 8007258:	f883 272e 	strb.w	r2, [r3, #1838]	; 0x72e
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	227e      	movs	r2, #126	; 0x7e
 8007260:	f883 272f 	strb.w	r2, [r3, #1839]	; 0x72f
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2202      	movs	r2, #2
 8007268:	f883 2730 	strb.w	r2, [r3, #1840]	; 0x730
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2202      	movs	r2, #2
 8007270:	f883 2731 	strb.w	r2, [r3, #1841]	; 0x731
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2206      	movs	r2, #6
 8007278:	f883 2732 	strb.w	r2, [r3, #1842]	; 0x732
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2206      	movs	r2, #6
 8007280:	f883 2733 	strb.w	r2, [r3, #1843]	; 0x733
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2202      	movs	r2, #2
 8007288:	f883 2736 	strb.w	r2, [r3, #1846]	; 0x736
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	227e      	movs	r2, #126	; 0x7e
 8007290:	f883 2737 	strb.w	r2, [r3, #1847]	; 0x737
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	227e      	movs	r2, #126	; 0x7e
 8007298:	f883 2738 	strb.w	r2, [r3, #1848]	; 0x738
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2202      	movs	r2, #2
 80072a0:	f883 2739 	strb.w	r2, [r3, #1849]	; 0x739
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	227e      	movs	r2, #126	; 0x7e
 80072a8:	f883 273a 	strb.w	r2, [r3, #1850]	; 0x73a
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	227e      	movs	r2, #126	; 0x7e
 80072b0:	f883 273b 	strb.w	r2, [r3, #1851]	; 0x73b
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2202      	movs	r2, #2
 80072b8:	f883 273c 	strb.w	r2, [r3, #1852]	; 0x73c
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2263      	movs	r2, #99	; 0x63
 80072c0:	f883 273e 	strb.w	r2, [r3, #1854]	; 0x73e
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2277      	movs	r2, #119	; 0x77
 80072c8:	f883 273f 	strb.w	r2, [r3, #1855]	; 0x73f
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	225d      	movs	r2, #93	; 0x5d
 80072d0:	f883 2740 	strb.w	r2, [r3, #1856]	; 0x740
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2249      	movs	r2, #73	; 0x49
 80072d8:	f883 2741 	strb.w	r2, [r3, #1857]	; 0x741
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2263      	movs	r2, #99	; 0x63
 80072e0:	f883 2742 	strb.w	r2, [r3, #1858]	; 0x742
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2263      	movs	r2, #99	; 0x63
 80072e8:	f883 2743 	strb.w	r2, [r3, #1859]	; 0x743
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2238      	movs	r2, #56	; 0x38
 80072f0:	f883 2746 	strb.w	r2, [r3, #1862]	; 0x746
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	227c      	movs	r2, #124	; 0x7c
 80072f8:	f883 2747 	strb.w	r2, [r3, #1863]	; 0x747
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2244      	movs	r2, #68	; 0x44
 8007300:	f883 2748 	strb.w	r2, [r3, #1864]	; 0x748
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	227c      	movs	r2, #124	; 0x7c
 8007308:	f883 2749 	strb.w	r2, [r3, #1865]	; 0x749
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	223c      	movs	r2, #60	; 0x3c
 8007310:	f883 274a 	strb.w	r2, [r3, #1866]	; 0x74a
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2204      	movs	r2, #4
 8007318:	f883 274b 	strb.w	r2, [r3, #1867]	; 0x74b
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2204      	movs	r2, #4
 8007320:	f883 274c 	strb.w	r2, [r3, #1868]	; 0x74c
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2280      	movs	r2, #128	; 0x80
 8007328:	f883 274e 	strb.w	r2, [r3, #1870]	; 0x74e
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	22fe      	movs	r2, #254	; 0xfe
 8007330:	f883 274f 	strb.w	r2, [r3, #1871]	; 0x74f
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	227e      	movs	r2, #126	; 0x7e
 8007338:	f883 2750 	strb.w	r2, [r3, #1872]	; 0x750
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2220      	movs	r2, #32
 8007340:	f883 2751 	strb.w	r2, [r3, #1873]	; 0x751
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2220      	movs	r2, #32
 8007348:	f883 2752 	strb.w	r2, [r3, #1874]	; 0x752
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	223e      	movs	r2, #62	; 0x3e
 8007350:	f883 2753 	strb.w	r2, [r3, #1875]	; 0x753
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	221e      	movs	r2, #30
 8007358:	f883 2754 	strb.w	r2, [r3, #1876]	; 0x754
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2204      	movs	r2, #4
 8007360:	f883 2756 	strb.w	r2, [r3, #1878]	; 0x756
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2206      	movs	r2, #6
 8007368:	f883 2757 	strb.w	r2, [r3, #1879]	; 0x757
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2202      	movs	r2, #2
 8007370:	f883 2758 	strb.w	r2, [r3, #1880]	; 0x758
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	227e      	movs	r2, #126	; 0x7e
 8007378:	f883 2759 	strb.w	r2, [r3, #1881]	; 0x759
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	227c      	movs	r2, #124	; 0x7c
 8007380:	f883 275a 	strb.w	r2, [r3, #1882]	; 0x75a
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2206      	movs	r2, #6
 8007388:	f883 275b 	strb.w	r2, [r3, #1883]	; 0x75b
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2202      	movs	r2, #2
 8007390:	f883 275c 	strb.w	r2, [r3, #1884]	; 0x75c
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2299      	movs	r2, #153	; 0x99
 8007398:	f883 275e 	strb.w	r2, [r3, #1886]	; 0x75e
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	22bd      	movs	r2, #189	; 0xbd
 80073a0:	f883 275f 	strb.w	r2, [r3, #1887]	; 0x75f
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	22e7      	movs	r2, #231	; 0xe7
 80073a8:	f883 2760 	strb.w	r2, [r3, #1888]	; 0x760
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	22e7      	movs	r2, #231	; 0xe7
 80073b0:	f883 2761 	strb.w	r2, [r3, #1889]	; 0x761
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	22bd      	movs	r2, #189	; 0xbd
 80073b8:	f883 2762 	strb.w	r2, [r3, #1890]	; 0x762
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2299      	movs	r2, #153	; 0x99
 80073c0:	f883 2763 	strb.w	r2, [r3, #1891]	; 0x763
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	221c      	movs	r2, #28
 80073c8:	f883 2766 	strb.w	r2, [r3, #1894]	; 0x766
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	223e      	movs	r2, #62	; 0x3e
 80073d0:	f883 2767 	strb.w	r2, [r3, #1895]	; 0x767
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	226b      	movs	r2, #107	; 0x6b
 80073d8:	f883 2768 	strb.w	r2, [r3, #1896]	; 0x768
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2249      	movs	r2, #73	; 0x49
 80073e0:	f883 2769 	strb.w	r2, [r3, #1897]	; 0x769
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	226b      	movs	r2, #107	; 0x6b
 80073e8:	f883 276a 	strb.w	r2, [r3, #1898]	; 0x76a
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	223e      	movs	r2, #62	; 0x3e
 80073f0:	f883 276b 	strb.w	r2, [r3, #1899]	; 0x76b
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	221c      	movs	r2, #28
 80073f8:	f883 276c 	strb.w	r2, [r3, #1900]	; 0x76c
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	224c      	movs	r2, #76	; 0x4c
 8007400:	f883 276e 	strb.w	r2, [r3, #1902]	; 0x76e
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	227e      	movs	r2, #126	; 0x7e
 8007408:	f883 276f 	strb.w	r2, [r3, #1903]	; 0x76f
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2273      	movs	r2, #115	; 0x73
 8007410:	f883 2770 	strb.w	r2, [r3, #1904]	; 0x770
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2771 	strb.w	r2, [r3, #1905]	; 0x771
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2273      	movs	r2, #115	; 0x73
 8007420:	f883 2772 	strb.w	r2, [r3, #1906]	; 0x772
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	227e      	movs	r2, #126	; 0x7e
 8007428:	f883 2773 	strb.w	r2, [r3, #1907]	; 0x773
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	224c      	movs	r2, #76	; 0x4c
 8007430:	f883 2774 	strb.w	r2, [r3, #1908]	; 0x774
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2230      	movs	r2, #48	; 0x30
 8007438:	f883 2776 	strb.w	r2, [r3, #1910]	; 0x776
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2278      	movs	r2, #120	; 0x78
 8007440:	f883 2777 	strb.w	r2, [r3, #1911]	; 0x777
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	224a      	movs	r2, #74	; 0x4a
 8007448:	f883 2778 	strb.w	r2, [r3, #1912]	; 0x778
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	224f      	movs	r2, #79	; 0x4f
 8007450:	f883 2779 	strb.w	r2, [r3, #1913]	; 0x779
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	227d      	movs	r2, #125	; 0x7d
 8007458:	f883 277a 	strb.w	r2, [r3, #1914]	; 0x77a
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2239      	movs	r2, #57	; 0x39
 8007460:	f883 277b 	strb.w	r2, [r3, #1915]	; 0x77b
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2218      	movs	r2, #24
 8007468:	f883 277e 	strb.w	r2, [r3, #1918]	; 0x77e
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	223c      	movs	r2, #60	; 0x3c
 8007470:	f883 277f 	strb.w	r2, [r3, #1919]	; 0x77f
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2224      	movs	r2, #36	; 0x24
 8007478:	f883 2780 	strb.w	r2, [r3, #1920]	; 0x780
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	223c      	movs	r2, #60	; 0x3c
 8007480:	f883 2781 	strb.w	r2, [r3, #1921]	; 0x781
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	223c      	movs	r2, #60	; 0x3c
 8007488:	f883 2782 	strb.w	r2, [r3, #1922]	; 0x782
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2224      	movs	r2, #36	; 0x24
 8007490:	f883 2783 	strb.w	r2, [r3, #1923]	; 0x783
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	223c      	movs	r2, #60	; 0x3c
 8007498:	f883 2784 	strb.w	r2, [r3, #1924]	; 0x784
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2218      	movs	r2, #24
 80074a0:	f883 2785 	strb.w	r2, [r3, #1925]	; 0x785
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2298      	movs	r2, #152	; 0x98
 80074a8:	f883 2786 	strb.w	r2, [r3, #1926]	; 0x786
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	22fc      	movs	r2, #252	; 0xfc
 80074b0:	f883 2787 	strb.w	r2, [r3, #1927]	; 0x787
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2264      	movs	r2, #100	; 0x64
 80074b8:	f883 2788 	strb.w	r2, [r3, #1928]	; 0x788
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	223c      	movs	r2, #60	; 0x3c
 80074c0:	f883 2789 	strb.w	r2, [r3, #1929]	; 0x789
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	223e      	movs	r2, #62	; 0x3e
 80074c8:	f883 278a 	strb.w	r2, [r3, #1930]	; 0x78a
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2227      	movs	r2, #39	; 0x27
 80074d0:	f883 278b 	strb.w	r2, [r3, #1931]	; 0x78b
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	223d      	movs	r2, #61	; 0x3d
 80074d8:	f883 278c 	strb.w	r2, [r3, #1932]	; 0x78c
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2218      	movs	r2, #24
 80074e0:	f883 278d 	strb.w	r2, [r3, #1933]	; 0x78d
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	221c      	movs	r2, #28
 80074e8:	f883 278e 	strb.w	r2, [r3, #1934]	; 0x78e
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	223e      	movs	r2, #62	; 0x3e
 80074f0:	f883 278f 	strb.w	r2, [r3, #1935]	; 0x78f
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	226b      	movs	r2, #107	; 0x6b
 80074f8:	f883 2790 	strb.w	r2, [r3, #1936]	; 0x790
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2249      	movs	r2, #73	; 0x49
 8007500:	f883 2791 	strb.w	r2, [r3, #1937]	; 0x791
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2249      	movs	r2, #73	; 0x49
 8007508:	f883 2792 	strb.w	r2, [r3, #1938]	; 0x792
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	227e      	movs	r2, #126	; 0x7e
 8007510:	f883 2796 	strb.w	r2, [r3, #1942]	; 0x796
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	227f      	movs	r2, #127	; 0x7f
 8007518:	f883 2797 	strb.w	r2, [r3, #1943]	; 0x797
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 2798 	strb.w	r2, [r3, #1944]	; 0x798
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 2799 	strb.w	r2, [r3, #1945]	; 0x799
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	227f      	movs	r2, #127	; 0x7f
 8007530:	f883 279a 	strb.w	r2, [r3, #1946]	; 0x79a
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	227e      	movs	r2, #126	; 0x7e
 8007538:	f883 279b 	strb.w	r2, [r3, #1947]	; 0x79b
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	222a      	movs	r2, #42	; 0x2a
 8007540:	f883 279e 	strb.w	r2, [r3, #1950]	; 0x79e
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	222a      	movs	r2, #42	; 0x2a
 8007548:	f883 279f 	strb.w	r2, [r3, #1951]	; 0x79f
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	222a      	movs	r2, #42	; 0x2a
 8007550:	f883 27a0 	strb.w	r2, [r3, #1952]	; 0x7a0
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	222a      	movs	r2, #42	; 0x2a
 8007558:	f883 27a1 	strb.w	r2, [r3, #1953]	; 0x7a1
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	222a      	movs	r2, #42	; 0x2a
 8007560:	f883 27a2 	strb.w	r2, [r3, #1954]	; 0x7a2
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	222a      	movs	r2, #42	; 0x2a
 8007568:	f883 27a3 	strb.w	r2, [r3, #1955]	; 0x7a3
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2244      	movs	r2, #68	; 0x44
 8007570:	f883 27a6 	strb.w	r2, [r3, #1958]	; 0x7a6
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2244      	movs	r2, #68	; 0x44
 8007578:	f883 27a7 	strb.w	r2, [r3, #1959]	; 0x7a7
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	225f      	movs	r2, #95	; 0x5f
 8007580:	f883 27a8 	strb.w	r2, [r3, #1960]	; 0x7a8
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	225f      	movs	r2, #95	; 0x5f
 8007588:	f883 27a9 	strb.w	r2, [r3, #1961]	; 0x7a9
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2244      	movs	r2, #68	; 0x44
 8007590:	f883 27aa 	strb.w	r2, [r3, #1962]	; 0x7aa
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2244      	movs	r2, #68	; 0x44
 8007598:	f883 27ab 	strb.w	r2, [r3, #1963]	; 0x7ab
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2240      	movs	r2, #64	; 0x40
 80075a0:	f883 27ae 	strb.w	r2, [r3, #1966]	; 0x7ae
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2251      	movs	r2, #81	; 0x51
 80075a8:	f883 27af 	strb.w	r2, [r3, #1967]	; 0x7af
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	225b      	movs	r2, #91	; 0x5b
 80075b0:	f883 27b0 	strb.w	r2, [r3, #1968]	; 0x7b0
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	224e      	movs	r2, #78	; 0x4e
 80075b8:	f883 27b1 	strb.w	r2, [r3, #1969]	; 0x7b1
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2244      	movs	r2, #68	; 0x44
 80075c0:	f883 27b2 	strb.w	r2, [r3, #1970]	; 0x7b2
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2240      	movs	r2, #64	; 0x40
 80075c8:	f883 27b3 	strb.w	r2, [r3, #1971]	; 0x7b3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2240      	movs	r2, #64	; 0x40
 80075d0:	f883 27b6 	strb.w	r2, [r3, #1974]	; 0x7b6
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2244      	movs	r2, #68	; 0x44
 80075d8:	f883 27b7 	strb.w	r2, [r3, #1975]	; 0x7b7
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	224e      	movs	r2, #78	; 0x4e
 80075e0:	f883 27b8 	strb.w	r2, [r3, #1976]	; 0x7b8
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	225b      	movs	r2, #91	; 0x5b
 80075e8:	f883 27b9 	strb.w	r2, [r3, #1977]	; 0x7b9
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2251      	movs	r2, #81	; 0x51
 80075f0:	f883 27ba 	strb.w	r2, [r3, #1978]	; 0x7ba
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2240      	movs	r2, #64	; 0x40
 80075f8:	f883 27bb 	strb.w	r2, [r3, #1979]	; 0x7bb
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	22fe      	movs	r2, #254	; 0xfe
 8007600:	f883 27c1 	strb.w	r2, [r3, #1985]	; 0x7c1
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	22ff      	movs	r2, #255	; 0xff
 8007608:	f883 27c2 	strb.w	r2, [r3, #1986]	; 0x7c2
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2201      	movs	r2, #1
 8007610:	f883 27c3 	strb.w	r2, [r3, #1987]	; 0x7c3
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2207      	movs	r2, #7
 8007618:	f883 27c4 	strb.w	r2, [r3, #1988]	; 0x7c4
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2206      	movs	r2, #6
 8007620:	f883 27c5 	strb.w	r2, [r3, #1989]	; 0x7c5
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2260      	movs	r2, #96	; 0x60
 8007628:	f883 27c6 	strb.w	r2, [r3, #1990]	; 0x7c6
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	22e0      	movs	r2, #224	; 0xe0
 8007630:	f883 27c7 	strb.w	r2, [r3, #1991]	; 0x7c7
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2280      	movs	r2, #128	; 0x80
 8007638:	f883 27c8 	strb.w	r2, [r3, #1992]	; 0x7c8
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	22ff      	movs	r2, #255	; 0xff
 8007640:	f883 27c9 	strb.w	r2, [r3, #1993]	; 0x7c9
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	227f      	movs	r2, #127	; 0x7f
 8007648:	f883 27ca 	strb.w	r2, [r3, #1994]	; 0x7ca
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2208      	movs	r2, #8
 8007650:	f883 27ce 	strb.w	r2, [r3, #1998]	; 0x7ce
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2208      	movs	r2, #8
 8007658:	f883 27cf 	strb.w	r2, [r3, #1999]	; 0x7cf
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	226b      	movs	r2, #107	; 0x6b
 8007660:	f883 27d0 	strb.w	r2, [r3, #2000]	; 0x7d0
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	226b      	movs	r2, #107	; 0x6b
 8007668:	f883 27d1 	strb.w	r2, [r3, #2001]	; 0x7d1
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2208      	movs	r2, #8
 8007670:	f883 27d2 	strb.w	r2, [r3, #2002]	; 0x7d2
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2208      	movs	r2, #8
 8007678:	f883 27d3 	strb.w	r2, [r3, #2003]	; 0x7d3
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2224      	movs	r2, #36	; 0x24
 8007680:	f883 27d6 	strb.w	r2, [r3, #2006]	; 0x7d6
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2236      	movs	r2, #54	; 0x36
 8007688:	f883 27d7 	strb.w	r2, [r3, #2007]	; 0x7d7
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2212      	movs	r2, #18
 8007690:	f883 27d8 	strb.w	r2, [r3, #2008]	; 0x7d8
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2236      	movs	r2, #54	; 0x36
 8007698:	f883 27d9 	strb.w	r2, [r3, #2009]	; 0x7d9
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2224      	movs	r2, #36	; 0x24
 80076a0:	f883 27da 	strb.w	r2, [r3, #2010]	; 0x7da
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2236      	movs	r2, #54	; 0x36
 80076a8:	f883 27db 	strb.w	r2, [r3, #2011]	; 0x7db
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2212      	movs	r2, #18
 80076b0:	f883 27dc 	strb.w	r2, [r3, #2012]	; 0x7dc
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2206      	movs	r2, #6
 80076b8:	f883 27df 	strb.w	r2, [r3, #2015]	; 0x7df
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	220f      	movs	r2, #15
 80076c0:	f883 27e0 	strb.w	r2, [r3, #2016]	; 0x7e0
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2209      	movs	r2, #9
 80076c8:	f883 27e1 	strb.w	r2, [r3, #2017]	; 0x7e1
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	220f      	movs	r2, #15
 80076d0:	f883 27e2 	strb.w	r2, [r3, #2018]	; 0x7e2
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2206      	movs	r2, #6
 80076d8:	f883 27e3 	strb.w	r2, [r3, #2019]	; 0x7e3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2218      	movs	r2, #24
 80076e0:	f883 27e9 	strb.w	r2, [r3, #2025]	; 0x7e9
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2218      	movs	r2, #24
 80076e8:	f883 27ea 	strb.w	r2, [r3, #2026]	; 0x7ea
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2210      	movs	r2, #16
 80076f0:	f883 27f1 	strb.w	r2, [r3, #2033]	; 0x7f1
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2210      	movs	r2, #16
 80076f8:	f883 27f2 	strb.w	r2, [r3, #2034]	; 0x7f2
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2210      	movs	r2, #16
 8007700:	f883 27f6 	strb.w	r2, [r3, #2038]	; 0x7f6
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2230      	movs	r2, #48	; 0x30
 8007708:	f883 27f7 	strb.w	r2, [r3, #2039]	; 0x7f7
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2270      	movs	r2, #112	; 0x70
 8007710:	f883 27f8 	strb.w	r2, [r3, #2040]	; 0x7f8
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	22c0      	movs	r2, #192	; 0xc0
 8007718:	f883 27f9 	strb.w	r2, [r3, #2041]	; 0x7f9
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	22ff      	movs	r2, #255	; 0xff
 8007720:	f883 27fa 	strb.w	r2, [r3, #2042]	; 0x7fa
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	22ff      	movs	r2, #255	; 0xff
 8007728:	f883 27fb 	strb.w	r2, [r3, #2043]	; 0x7fb
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	f883 27fc 	strb.w	r2, [r3, #2044]	; 0x7fc
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2201      	movs	r2, #1
 8007738:	f883 27fd 	strb.w	r2, [r3, #2045]	; 0x7fd
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	221f      	movs	r2, #31
 8007740:	f883 27ff 	strb.w	r2, [r3, #2047]	; 0x7ff
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	221f      	movs	r2, #31
 8007748:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 2801 	strb.w	r2, [r3, #2049]	; 0x801
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	221f      	movs	r2, #31
 8007758:	f883 2802 	strb.w	r2, [r3, #2050]	; 0x802
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	221e      	movs	r2, #30
 8007760:	f883 2803 	strb.w	r2, [r3, #2051]	; 0x803
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2219      	movs	r2, #25
 8007768:	f883 2807 	strb.w	r2, [r3, #2055]	; 0x807
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	221d      	movs	r2, #29
 8007770:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2217      	movs	r2, #23
 8007778:	f883 2809 	strb.w	r2, [r3, #2057]	; 0x809
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2212      	movs	r2, #18
 8007780:	f883 280a 	strb.w	r2, [r3, #2058]	; 0x80a
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	223c      	movs	r2, #60	; 0x3c
 8007788:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	223c      	movs	r2, #60	; 0x3c
 8007790:	f883 2811 	strb.w	r2, [r3, #2065]	; 0x811
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	223c      	movs	r2, #60	; 0x3c
 8007798:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	223c      	movs	r2, #60	; 0x3c
 80077a0:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f603 0326 	addw	r3, r3, #2086	; 0x826
 80077aa:	f240 12db 	movw	r2, #475	; 0x1db
 80077ae:	2100      	movs	r1, #0
 80077b0:	4618      	mov	r0, r3
 80077b2:	f009 fa63 	bl	8010c7c <memset>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	225f      	movs	r2, #95	; 0x5f
 80077ba:	f883 282d 	strb.w	r2, [r3, #2093]	; 0x82d
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2207      	movs	r2, #7
 80077c2:	f883 2831 	strb.w	r2, [r3, #2097]	; 0x831
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2207      	movs	r2, #7
 80077ca:	f883 2833 	strb.w	r2, [r3, #2099]	; 0x833
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2214      	movs	r2, #20
 80077d2:	f883 2835 	strb.w	r2, [r3, #2101]	; 0x835
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	227f      	movs	r2, #127	; 0x7f
 80077da:	f883 2836 	strb.w	r2, [r3, #2102]	; 0x836
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2214      	movs	r2, #20
 80077e2:	f883 2837 	strb.w	r2, [r3, #2103]	; 0x837
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	227f      	movs	r2, #127	; 0x7f
 80077ea:	f883 2838 	strb.w	r2, [r3, #2104]	; 0x838
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2214      	movs	r2, #20
 80077f2:	f883 2839 	strb.w	r2, [r3, #2105]	; 0x839
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2224      	movs	r2, #36	; 0x24
 80077fa:	f883 283a 	strb.w	r2, [r3, #2106]	; 0x83a
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	222a      	movs	r2, #42	; 0x2a
 8007802:	f883 283b 	strb.w	r2, [r3, #2107]	; 0x83b
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	227f      	movs	r2, #127	; 0x7f
 800780a:	f883 283c 	strb.w	r2, [r3, #2108]	; 0x83c
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	222a      	movs	r2, #42	; 0x2a
 8007812:	f883 283d 	strb.w	r2, [r3, #2109]	; 0x83d
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2212      	movs	r2, #18
 800781a:	f883 283e 	strb.w	r2, [r3, #2110]	; 0x83e
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2223      	movs	r2, #35	; 0x23
 8007822:	f883 283f 	strb.w	r2, [r3, #2111]	; 0x83f
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2213      	movs	r2, #19
 800782a:	f883 2840 	strb.w	r2, [r3, #2112]	; 0x840
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2208      	movs	r2, #8
 8007832:	f883 2841 	strb.w	r2, [r3, #2113]	; 0x841
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2264      	movs	r2, #100	; 0x64
 800783a:	f883 2842 	strb.w	r2, [r3, #2114]	; 0x842
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2262      	movs	r2, #98	; 0x62
 8007842:	f883 2843 	strb.w	r2, [r3, #2115]	; 0x843
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2236      	movs	r2, #54	; 0x36
 800784a:	f883 2844 	strb.w	r2, [r3, #2116]	; 0x844
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2249      	movs	r2, #73	; 0x49
 8007852:	f883 2845 	strb.w	r2, [r3, #2117]	; 0x845
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2255      	movs	r2, #85	; 0x55
 800785a:	f883 2846 	strb.w	r2, [r3, #2118]	; 0x846
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2222      	movs	r2, #34	; 0x22
 8007862:	f883 2847 	strb.w	r2, [r3, #2119]	; 0x847
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2250      	movs	r2, #80	; 0x50
 800786a:	f883 2848 	strb.w	r2, [r3, #2120]	; 0x848
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2205      	movs	r2, #5
 8007872:	f883 284a 	strb.w	r2, [r3, #2122]	; 0x84a
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2203      	movs	r2, #3
 800787a:	f883 284b 	strb.w	r2, [r3, #2123]	; 0x84b
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	221c      	movs	r2, #28
 8007882:	f883 284f 	strb.w	r2, [r3, #2127]	; 0x84f
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2222      	movs	r2, #34	; 0x22
 800788a:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2241      	movs	r2, #65	; 0x41
 8007892:	f883 2851 	strb.w	r2, [r3, #2129]	; 0x851
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2241      	movs	r2, #65	; 0x41
 800789a:	f883 2854 	strb.w	r2, [r3, #2132]	; 0x854
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2222      	movs	r2, #34	; 0x22
 80078a2:	f883 2855 	strb.w	r2, [r3, #2133]	; 0x855
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	221c      	movs	r2, #28
 80078aa:	f883 2856 	strb.w	r2, [r3, #2134]	; 0x856
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2208      	movs	r2, #8
 80078b2:	f883 2858 	strb.w	r2, [r3, #2136]	; 0x858
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	222a      	movs	r2, #42	; 0x2a
 80078ba:	f883 2859 	strb.w	r2, [r3, #2137]	; 0x859
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	221c      	movs	r2, #28
 80078c2:	f883 285a 	strb.w	r2, [r3, #2138]	; 0x85a
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	222a      	movs	r2, #42	; 0x2a
 80078ca:	f883 285b 	strb.w	r2, [r3, #2139]	; 0x85b
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2208      	movs	r2, #8
 80078d2:	f883 285c 	strb.w	r2, [r3, #2140]	; 0x85c
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2208      	movs	r2, #8
 80078da:	f883 285d 	strb.w	r2, [r3, #2141]	; 0x85d
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2208      	movs	r2, #8
 80078e2:	f883 285e 	strb.w	r2, [r3, #2142]	; 0x85e
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	223e      	movs	r2, #62	; 0x3e
 80078ea:	f883 285f 	strb.w	r2, [r3, #2143]	; 0x85f
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2208      	movs	r2, #8
 80078f2:	f883 2860 	strb.w	r2, [r3, #2144]	; 0x860
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2208      	movs	r2, #8
 80078fa:	f883 2861 	strb.w	r2, [r3, #2145]	; 0x861
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2250      	movs	r2, #80	; 0x50
 8007902:	f883 2863 	strb.w	r2, [r3, #2147]	; 0x863
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2230      	movs	r2, #48	; 0x30
 800790a:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2208      	movs	r2, #8
 8007912:	f883 2867 	strb.w	r2, [r3, #2151]	; 0x867
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2208      	movs	r2, #8
 800791a:	f883 2868 	strb.w	r2, [r3, #2152]	; 0x868
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2208      	movs	r2, #8
 8007922:	f883 2869 	strb.w	r2, [r3, #2153]	; 0x869
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2208      	movs	r2, #8
 800792a:	f883 286a 	strb.w	r2, [r3, #2154]	; 0x86a
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2208      	movs	r2, #8
 8007932:	f883 286b 	strb.w	r2, [r3, #2155]	; 0x86b
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2230      	movs	r2, #48	; 0x30
 800793a:	f883 286d 	strb.w	r2, [r3, #2157]	; 0x86d
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2230      	movs	r2, #48	; 0x30
 8007942:	f883 286e 	strb.w	r2, [r3, #2158]	; 0x86e
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2220      	movs	r2, #32
 800794a:	f883 2871 	strb.w	r2, [r3, #2161]	; 0x871
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2210      	movs	r2, #16
 8007952:	f883 2872 	strb.w	r2, [r3, #2162]	; 0x872
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2208      	movs	r2, #8
 800795a:	f883 2873 	strb.w	r2, [r3, #2163]	; 0x873
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2204      	movs	r2, #4
 8007962:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2202      	movs	r2, #2
 800796a:	f883 2875 	strb.w	r2, [r3, #2165]	; 0x875
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	223e      	movs	r2, #62	; 0x3e
 8007972:	f883 2876 	strb.w	r2, [r3, #2166]	; 0x876
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2251      	movs	r2, #81	; 0x51
 800797a:	f883 2877 	strb.w	r2, [r3, #2167]	; 0x877
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2249      	movs	r2, #73	; 0x49
 8007982:	f883 2878 	strb.w	r2, [r3, #2168]	; 0x878
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2245      	movs	r2, #69	; 0x45
 800798a:	f883 2879 	strb.w	r2, [r3, #2169]	; 0x879
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	223e      	movs	r2, #62	; 0x3e
 8007992:	f883 287a 	strb.w	r2, [r3, #2170]	; 0x87a
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2242      	movs	r2, #66	; 0x42
 800799a:	f883 287c 	strb.w	r2, [r3, #2172]	; 0x87c
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	227f      	movs	r2, #127	; 0x7f
 80079a2:	f883 287d 	strb.w	r2, [r3, #2173]	; 0x87d
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2240      	movs	r2, #64	; 0x40
 80079aa:	f883 287e 	strb.w	r2, [r3, #2174]	; 0x87e
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2242      	movs	r2, #66	; 0x42
 80079b2:	f883 2880 	strb.w	r2, [r3, #2176]	; 0x880
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2261      	movs	r2, #97	; 0x61
 80079ba:	f883 2881 	strb.w	r2, [r3, #2177]	; 0x881
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2251      	movs	r2, #81	; 0x51
 80079c2:	f883 2882 	strb.w	r2, [r3, #2178]	; 0x882
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2249      	movs	r2, #73	; 0x49
 80079ca:	f883 2883 	strb.w	r2, [r3, #2179]	; 0x883
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2246      	movs	r2, #70	; 0x46
 80079d2:	f883 2884 	strb.w	r2, [r3, #2180]	; 0x884
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2221      	movs	r2, #33	; 0x21
 80079da:	f883 2885 	strb.w	r2, [r3, #2181]	; 0x885
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2241      	movs	r2, #65	; 0x41
 80079e2:	f883 2886 	strb.w	r2, [r3, #2182]	; 0x886
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2245      	movs	r2, #69	; 0x45
 80079ea:	f883 2887 	strb.w	r2, [r3, #2183]	; 0x887
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	224b      	movs	r2, #75	; 0x4b
 80079f2:	f883 2888 	strb.w	r2, [r3, #2184]	; 0x888
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2231      	movs	r2, #49	; 0x31
 80079fa:	f883 2889 	strb.w	r2, [r3, #2185]	; 0x889
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2218      	movs	r2, #24
 8007a02:	f883 288a 	strb.w	r2, [r3, #2186]	; 0x88a
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2214      	movs	r2, #20
 8007a0a:	f883 288b 	strb.w	r2, [r3, #2187]	; 0x88b
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2212      	movs	r2, #18
 8007a12:	f883 288c 	strb.w	r2, [r3, #2188]	; 0x88c
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	227f      	movs	r2, #127	; 0x7f
 8007a1a:	f883 288d 	strb.w	r2, [r3, #2189]	; 0x88d
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2210      	movs	r2, #16
 8007a22:	f883 288e 	strb.w	r2, [r3, #2190]	; 0x88e
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2227      	movs	r2, #39	; 0x27
 8007a2a:	f883 288f 	strb.w	r2, [r3, #2191]	; 0x88f
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2245      	movs	r2, #69	; 0x45
 8007a32:	f883 2890 	strb.w	r2, [r3, #2192]	; 0x890
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2245      	movs	r2, #69	; 0x45
 8007a3a:	f883 2891 	strb.w	r2, [r3, #2193]	; 0x891
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2245      	movs	r2, #69	; 0x45
 8007a42:	f883 2892 	strb.w	r2, [r3, #2194]	; 0x892
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2239      	movs	r2, #57	; 0x39
 8007a4a:	f883 2893 	strb.w	r2, [r3, #2195]	; 0x893
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	223c      	movs	r2, #60	; 0x3c
 8007a52:	f883 2894 	strb.w	r2, [r3, #2196]	; 0x894
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	224a      	movs	r2, #74	; 0x4a
 8007a5a:	f883 2895 	strb.w	r2, [r3, #2197]	; 0x895
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2249      	movs	r2, #73	; 0x49
 8007a62:	f883 2896 	strb.w	r2, [r3, #2198]	; 0x896
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2249      	movs	r2, #73	; 0x49
 8007a6a:	f883 2897 	strb.w	r2, [r3, #2199]	; 0x897
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2230      	movs	r2, #48	; 0x30
 8007a72:	f883 2898 	strb.w	r2, [r3, #2200]	; 0x898
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	f883 2899 	strb.w	r2, [r3, #2201]	; 0x899
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2271      	movs	r2, #113	; 0x71
 8007a82:	f883 289a 	strb.w	r2, [r3, #2202]	; 0x89a
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2209      	movs	r2, #9
 8007a8a:	f883 289b 	strb.w	r2, [r3, #2203]	; 0x89b
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2205      	movs	r2, #5
 8007a92:	f883 289c 	strb.w	r2, [r3, #2204]	; 0x89c
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2203      	movs	r2, #3
 8007a9a:	f883 289d 	strb.w	r2, [r3, #2205]	; 0x89d
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2236      	movs	r2, #54	; 0x36
 8007aa2:	f883 289e 	strb.w	r2, [r3, #2206]	; 0x89e
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2249      	movs	r2, #73	; 0x49
 8007aaa:	f883 289f 	strb.w	r2, [r3, #2207]	; 0x89f
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2249      	movs	r2, #73	; 0x49
 8007ab2:	f883 28a0 	strb.w	r2, [r3, #2208]	; 0x8a0
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2249      	movs	r2, #73	; 0x49
 8007aba:	f883 28a1 	strb.w	r2, [r3, #2209]	; 0x8a1
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2236      	movs	r2, #54	; 0x36
 8007ac2:	f883 28a2 	strb.w	r2, [r3, #2210]	; 0x8a2
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2206      	movs	r2, #6
 8007aca:	f883 28a3 	strb.w	r2, [r3, #2211]	; 0x8a3
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2249      	movs	r2, #73	; 0x49
 8007ad2:	f883 28a4 	strb.w	r2, [r3, #2212]	; 0x8a4
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2249      	movs	r2, #73	; 0x49
 8007ada:	f883 28a5 	strb.w	r2, [r3, #2213]	; 0x8a5
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2229      	movs	r2, #41	; 0x29
 8007ae2:	f883 28a6 	strb.w	r2, [r3, #2214]	; 0x8a6
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	221e      	movs	r2, #30
 8007aea:	f883 28a7 	strb.w	r2, [r3, #2215]	; 0x8a7
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2236      	movs	r2, #54	; 0x36
 8007af2:	f883 28a9 	strb.w	r2, [r3, #2217]	; 0x8a9
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2236      	movs	r2, #54	; 0x36
 8007afa:	f883 28aa 	strb.w	r2, [r3, #2218]	; 0x8aa
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2256      	movs	r2, #86	; 0x56
 8007b02:	f883 28ae 	strb.w	r2, [r3, #2222]	; 0x8ae
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2236      	movs	r2, #54	; 0x36
 8007b0a:	f883 28af 	strb.w	r2, [r3, #2223]	; 0x8af
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2208      	movs	r2, #8
 8007b12:	f883 28b3 	strb.w	r2, [r3, #2227]	; 0x8b3
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2214      	movs	r2, #20
 8007b1a:	f883 28b4 	strb.w	r2, [r3, #2228]	; 0x8b4
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2222      	movs	r2, #34	; 0x22
 8007b22:	f883 28b5 	strb.w	r2, [r3, #2229]	; 0x8b5
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2241      	movs	r2, #65	; 0x41
 8007b2a:	f883 28b6 	strb.w	r2, [r3, #2230]	; 0x8b6
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2214      	movs	r2, #20
 8007b32:	f883 28b7 	strb.w	r2, [r3, #2231]	; 0x8b7
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2214      	movs	r2, #20
 8007b3a:	f883 28b8 	strb.w	r2, [r3, #2232]	; 0x8b8
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2214      	movs	r2, #20
 8007b42:	f883 28b9 	strb.w	r2, [r3, #2233]	; 0x8b9
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2214      	movs	r2, #20
 8007b4a:	f883 28ba 	strb.w	r2, [r3, #2234]	; 0x8ba
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2214      	movs	r2, #20
 8007b52:	f883 28bb 	strb.w	r2, [r3, #2235]	; 0x8bb
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2241      	movs	r2, #65	; 0x41
 8007b5a:	f883 28bc 	strb.w	r2, [r3, #2236]	; 0x8bc
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2222      	movs	r2, #34	; 0x22
 8007b62:	f883 28bd 	strb.w	r2, [r3, #2237]	; 0x8bd
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2214      	movs	r2, #20
 8007b6a:	f883 28be 	strb.w	r2, [r3, #2238]	; 0x8be
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2208      	movs	r2, #8
 8007b72:	f883 28bf 	strb.w	r2, [r3, #2239]	; 0x8bf
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2202      	movs	r2, #2
 8007b7a:	f883 28c1 	strb.w	r2, [r3, #2241]	; 0x8c1
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2201      	movs	r2, #1
 8007b82:	f883 28c2 	strb.w	r2, [r3, #2242]	; 0x8c2
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2251      	movs	r2, #81	; 0x51
 8007b8a:	f883 28c3 	strb.w	r2, [r3, #2243]	; 0x8c3
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2209      	movs	r2, #9
 8007b92:	f883 28c4 	strb.w	r2, [r3, #2244]	; 0x8c4
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2206      	movs	r2, #6
 8007b9a:	f883 28c5 	strb.w	r2, [r3, #2245]	; 0x8c5
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2232      	movs	r2, #50	; 0x32
 8007ba2:	f883 28c6 	strb.w	r2, [r3, #2246]	; 0x8c6
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2249      	movs	r2, #73	; 0x49
 8007baa:	f883 28c7 	strb.w	r2, [r3, #2247]	; 0x8c7
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2279      	movs	r2, #121	; 0x79
 8007bb2:	f883 28c8 	strb.w	r2, [r3, #2248]	; 0x8c8
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2241      	movs	r2, #65	; 0x41
 8007bba:	f883 28c9 	strb.w	r2, [r3, #2249]	; 0x8c9
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	223e      	movs	r2, #62	; 0x3e
 8007bc2:	f883 28ca 	strb.w	r2, [r3, #2250]	; 0x8ca
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	227e      	movs	r2, #126	; 0x7e
 8007bca:	f883 28cb 	strb.w	r2, [r3, #2251]	; 0x8cb
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2211      	movs	r2, #17
 8007bd2:	f883 28cc 	strb.w	r2, [r3, #2252]	; 0x8cc
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2211      	movs	r2, #17
 8007bda:	f883 28cd 	strb.w	r2, [r3, #2253]	; 0x8cd
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2211      	movs	r2, #17
 8007be2:	f883 28ce 	strb.w	r2, [r3, #2254]	; 0x8ce
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	227e      	movs	r2, #126	; 0x7e
 8007bea:	f883 28cf 	strb.w	r2, [r3, #2255]	; 0x8cf
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	227f      	movs	r2, #127	; 0x7f
 8007bf2:	f883 28d0 	strb.w	r2, [r3, #2256]	; 0x8d0
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2249      	movs	r2, #73	; 0x49
 8007bfa:	f883 28d1 	strb.w	r2, [r3, #2257]	; 0x8d1
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2249      	movs	r2, #73	; 0x49
 8007c02:	f883 28d2 	strb.w	r2, [r3, #2258]	; 0x8d2
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2249      	movs	r2, #73	; 0x49
 8007c0a:	f883 28d3 	strb.w	r2, [r3, #2259]	; 0x8d3
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2236      	movs	r2, #54	; 0x36
 8007c12:	f883 28d4 	strb.w	r2, [r3, #2260]	; 0x8d4
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	223e      	movs	r2, #62	; 0x3e
 8007c1a:	f883 28d5 	strb.w	r2, [r3, #2261]	; 0x8d5
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2241      	movs	r2, #65	; 0x41
 8007c22:	f883 28d6 	strb.w	r2, [r3, #2262]	; 0x8d6
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2241      	movs	r2, #65	; 0x41
 8007c2a:	f883 28d7 	strb.w	r2, [r3, #2263]	; 0x8d7
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2241      	movs	r2, #65	; 0x41
 8007c32:	f883 28d8 	strb.w	r2, [r3, #2264]	; 0x8d8
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2222      	movs	r2, #34	; 0x22
 8007c3a:	f883 28d9 	strb.w	r2, [r3, #2265]	; 0x8d9
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	227f      	movs	r2, #127	; 0x7f
 8007c42:	f883 28da 	strb.w	r2, [r3, #2266]	; 0x8da
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2241      	movs	r2, #65	; 0x41
 8007c4a:	f883 28db 	strb.w	r2, [r3, #2267]	; 0x8db
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2241      	movs	r2, #65	; 0x41
 8007c52:	f883 28dc 	strb.w	r2, [r3, #2268]	; 0x8dc
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2222      	movs	r2, #34	; 0x22
 8007c5a:	f883 28dd 	strb.w	r2, [r3, #2269]	; 0x8dd
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	221c      	movs	r2, #28
 8007c62:	f883 28de 	strb.w	r2, [r3, #2270]	; 0x8de
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	227f      	movs	r2, #127	; 0x7f
 8007c6a:	f883 28df 	strb.w	r2, [r3, #2271]	; 0x8df
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2249      	movs	r2, #73	; 0x49
 8007c72:	f883 28e0 	strb.w	r2, [r3, #2272]	; 0x8e0
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2249      	movs	r2, #73	; 0x49
 8007c7a:	f883 28e1 	strb.w	r2, [r3, #2273]	; 0x8e1
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2249      	movs	r2, #73	; 0x49
 8007c82:	f883 28e2 	strb.w	r2, [r3, #2274]	; 0x8e2
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2241      	movs	r2, #65	; 0x41
 8007c8a:	f883 28e3 	strb.w	r2, [r3, #2275]	; 0x8e3
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	227f      	movs	r2, #127	; 0x7f
 8007c92:	f883 28e4 	strb.w	r2, [r3, #2276]	; 0x8e4
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2209      	movs	r2, #9
 8007c9a:	f883 28e5 	strb.w	r2, [r3, #2277]	; 0x8e5
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2209      	movs	r2, #9
 8007ca2:	f883 28e6 	strb.w	r2, [r3, #2278]	; 0x8e6
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 28e7 	strb.w	r2, [r3, #2279]	; 0x8e7
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	f883 28e8 	strb.w	r2, [r3, #2280]	; 0x8e8
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	223e      	movs	r2, #62	; 0x3e
 8007cba:	f883 28e9 	strb.w	r2, [r3, #2281]	; 0x8e9
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2241      	movs	r2, #65	; 0x41
 8007cc2:	f883 28ea 	strb.w	r2, [r3, #2282]	; 0x8ea
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2241      	movs	r2, #65	; 0x41
 8007cca:	f883 28eb 	strb.w	r2, [r3, #2283]	; 0x8eb
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2251      	movs	r2, #81	; 0x51
 8007cd2:	f883 28ec 	strb.w	r2, [r3, #2284]	; 0x8ec
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2232      	movs	r2, #50	; 0x32
 8007cda:	f883 28ed 	strb.w	r2, [r3, #2285]	; 0x8ed
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	227f      	movs	r2, #127	; 0x7f
 8007ce2:	f883 28ee 	strb.w	r2, [r3, #2286]	; 0x8ee
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2208      	movs	r2, #8
 8007cea:	f883 28ef 	strb.w	r2, [r3, #2287]	; 0x8ef
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2208      	movs	r2, #8
 8007cf2:	f883 28f0 	strb.w	r2, [r3, #2288]	; 0x8f0
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2208      	movs	r2, #8
 8007cfa:	f883 28f1 	strb.w	r2, [r3, #2289]	; 0x8f1
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	227f      	movs	r2, #127	; 0x7f
 8007d02:	f883 28f2 	strb.w	r2, [r3, #2290]	; 0x8f2
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2241      	movs	r2, #65	; 0x41
 8007d0a:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	227f      	movs	r2, #127	; 0x7f
 8007d12:	f883 28f5 	strb.w	r2, [r3, #2293]	; 0x8f5
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2241      	movs	r2, #65	; 0x41
 8007d1a:	f883 28f6 	strb.w	r2, [r3, #2294]	; 0x8f6
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2220      	movs	r2, #32
 8007d22:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2240      	movs	r2, #64	; 0x40
 8007d2a:	f883 28f9 	strb.w	r2, [r3, #2297]	; 0x8f9
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2241      	movs	r2, #65	; 0x41
 8007d32:	f883 28fa 	strb.w	r2, [r3, #2298]	; 0x8fa
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	223f      	movs	r2, #63	; 0x3f
 8007d3a:	f883 28fb 	strb.w	r2, [r3, #2299]	; 0x8fb
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2201      	movs	r2, #1
 8007d42:	f883 28fc 	strb.w	r2, [r3, #2300]	; 0x8fc
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	227f      	movs	r2, #127	; 0x7f
 8007d4a:	f883 28fd 	strb.w	r2, [r3, #2301]	; 0x8fd
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2208      	movs	r2, #8
 8007d52:	f883 28fe 	strb.w	r2, [r3, #2302]	; 0x8fe
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2214      	movs	r2, #20
 8007d5a:	f883 28ff 	strb.w	r2, [r3, #2303]	; 0x8ff
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2222      	movs	r2, #34	; 0x22
 8007d62:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2241      	movs	r2, #65	; 0x41
 8007d6a:	f883 2901 	strb.w	r2, [r3, #2305]	; 0x901
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	227f      	movs	r2, #127	; 0x7f
 8007d72:	f883 2902 	strb.w	r2, [r3, #2306]	; 0x902
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2240      	movs	r2, #64	; 0x40
 8007d7a:	f883 2903 	strb.w	r2, [r3, #2307]	; 0x903
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2240      	movs	r2, #64	; 0x40
 8007d82:	f883 2904 	strb.w	r2, [r3, #2308]	; 0x904
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2240      	movs	r2, #64	; 0x40
 8007d8a:	f883 2905 	strb.w	r2, [r3, #2309]	; 0x905
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2240      	movs	r2, #64	; 0x40
 8007d92:	f883 2906 	strb.w	r2, [r3, #2310]	; 0x906
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	227f      	movs	r2, #127	; 0x7f
 8007d9a:	f883 2907 	strb.w	r2, [r3, #2311]	; 0x907
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2202      	movs	r2, #2
 8007da2:	f883 2908 	strb.w	r2, [r3, #2312]	; 0x908
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2204      	movs	r2, #4
 8007daa:	f883 2909 	strb.w	r2, [r3, #2313]	; 0x909
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2202      	movs	r2, #2
 8007db2:	f883 290a 	strb.w	r2, [r3, #2314]	; 0x90a
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	227f      	movs	r2, #127	; 0x7f
 8007dba:	f883 290b 	strb.w	r2, [r3, #2315]	; 0x90b
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	227f      	movs	r2, #127	; 0x7f
 8007dc2:	f883 290c 	strb.w	r2, [r3, #2316]	; 0x90c
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2204      	movs	r2, #4
 8007dca:	f883 290d 	strb.w	r2, [r3, #2317]	; 0x90d
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2208      	movs	r2, #8
 8007dd2:	f883 290e 	strb.w	r2, [r3, #2318]	; 0x90e
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2210      	movs	r2, #16
 8007dda:	f883 290f 	strb.w	r2, [r3, #2319]	; 0x90f
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	227f      	movs	r2, #127	; 0x7f
 8007de2:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	223e      	movs	r2, #62	; 0x3e
 8007dea:	f883 2911 	strb.w	r2, [r3, #2321]	; 0x911
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2241      	movs	r2, #65	; 0x41
 8007df2:	f883 2912 	strb.w	r2, [r3, #2322]	; 0x912
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2241      	movs	r2, #65	; 0x41
 8007dfa:	f883 2913 	strb.w	r2, [r3, #2323]	; 0x913
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2241      	movs	r2, #65	; 0x41
 8007e02:	f883 2914 	strb.w	r2, [r3, #2324]	; 0x914
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	223e      	movs	r2, #62	; 0x3e
 8007e0a:	f883 2915 	strb.w	r2, [r3, #2325]	; 0x915
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	227f      	movs	r2, #127	; 0x7f
 8007e12:	f883 2916 	strb.w	r2, [r3, #2326]	; 0x916
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2209      	movs	r2, #9
 8007e1a:	f883 2917 	strb.w	r2, [r3, #2327]	; 0x917
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2209      	movs	r2, #9
 8007e22:	f883 2918 	strb.w	r2, [r3, #2328]	; 0x918
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2209      	movs	r2, #9
 8007e2a:	f883 2919 	strb.w	r2, [r3, #2329]	; 0x919
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2206      	movs	r2, #6
 8007e32:	f883 291a 	strb.w	r2, [r3, #2330]	; 0x91a
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	223e      	movs	r2, #62	; 0x3e
 8007e3a:	f883 291b 	strb.w	r2, [r3, #2331]	; 0x91b
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2241      	movs	r2, #65	; 0x41
 8007e42:	f883 291c 	strb.w	r2, [r3, #2332]	; 0x91c
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2251      	movs	r2, #81	; 0x51
 8007e4a:	f883 291d 	strb.w	r2, [r3, #2333]	; 0x91d
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2221      	movs	r2, #33	; 0x21
 8007e52:	f883 291e 	strb.w	r2, [r3, #2334]	; 0x91e
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	225e      	movs	r2, #94	; 0x5e
 8007e5a:	f883 291f 	strb.w	r2, [r3, #2335]	; 0x91f
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	227f      	movs	r2, #127	; 0x7f
 8007e62:	f883 2920 	strb.w	r2, [r3, #2336]	; 0x920
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2209      	movs	r2, #9
 8007e6a:	f883 2921 	strb.w	r2, [r3, #2337]	; 0x921
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2219      	movs	r2, #25
 8007e72:	f883 2922 	strb.w	r2, [r3, #2338]	; 0x922
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2229      	movs	r2, #41	; 0x29
 8007e7a:	f883 2923 	strb.w	r2, [r3, #2339]	; 0x923
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2246      	movs	r2, #70	; 0x46
 8007e82:	f883 2924 	strb.w	r2, [r3, #2340]	; 0x924
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2246      	movs	r2, #70	; 0x46
 8007e8a:	f883 2925 	strb.w	r2, [r3, #2341]	; 0x925
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2249      	movs	r2, #73	; 0x49
 8007e92:	f883 2926 	strb.w	r2, [r3, #2342]	; 0x926
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2249      	movs	r2, #73	; 0x49
 8007e9a:	f883 2927 	strb.w	r2, [r3, #2343]	; 0x927
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2249      	movs	r2, #73	; 0x49
 8007ea2:	f883 2928 	strb.w	r2, [r3, #2344]	; 0x928
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2231      	movs	r2, #49	; 0x31
 8007eaa:	f883 2929 	strb.w	r2, [r3, #2345]	; 0x929
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	f883 292a 	strb.w	r2, [r3, #2346]	; 0x92a
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2201      	movs	r2, #1
 8007eba:	f883 292b 	strb.w	r2, [r3, #2347]	; 0x92b
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	227f      	movs	r2, #127	; 0x7f
 8007ec2:	f883 292c 	strb.w	r2, [r3, #2348]	; 0x92c
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2201      	movs	r2, #1
 8007eca:	f883 292d 	strb.w	r2, [r3, #2349]	; 0x92d
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2201      	movs	r2, #1
 8007ed2:	f883 292e 	strb.w	r2, [r3, #2350]	; 0x92e
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	223f      	movs	r2, #63	; 0x3f
 8007eda:	f883 292f 	strb.w	r2, [r3, #2351]	; 0x92f
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2240      	movs	r2, #64	; 0x40
 8007ee2:	f883 2930 	strb.w	r2, [r3, #2352]	; 0x930
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2240      	movs	r2, #64	; 0x40
 8007eea:	f883 2931 	strb.w	r2, [r3, #2353]	; 0x931
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2240      	movs	r2, #64	; 0x40
 8007ef2:	f883 2932 	strb.w	r2, [r3, #2354]	; 0x932
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	223f      	movs	r2, #63	; 0x3f
 8007efa:	f883 2933 	strb.w	r2, [r3, #2355]	; 0x933
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	221f      	movs	r2, #31
 8007f02:	f883 2934 	strb.w	r2, [r3, #2356]	; 0x934
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2220      	movs	r2, #32
 8007f0a:	f883 2935 	strb.w	r2, [r3, #2357]	; 0x935
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2240      	movs	r2, #64	; 0x40
 8007f12:	f883 2936 	strb.w	r2, [r3, #2358]	; 0x936
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2220      	movs	r2, #32
 8007f1a:	f883 2937 	strb.w	r2, [r3, #2359]	; 0x937
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	221f      	movs	r2, #31
 8007f22:	f883 2938 	strb.w	r2, [r3, #2360]	; 0x938
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	227f      	movs	r2, #127	; 0x7f
 8007f2a:	f883 2939 	strb.w	r2, [r3, #2361]	; 0x939
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2220      	movs	r2, #32
 8007f32:	f883 293a 	strb.w	r2, [r3, #2362]	; 0x93a
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2218      	movs	r2, #24
 8007f3a:	f883 293b 	strb.w	r2, [r3, #2363]	; 0x93b
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2220      	movs	r2, #32
 8007f42:	f883 293c 	strb.w	r2, [r3, #2364]	; 0x93c
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	227f      	movs	r2, #127	; 0x7f
 8007f4a:	f883 293d 	strb.w	r2, [r3, #2365]	; 0x93d
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2263      	movs	r2, #99	; 0x63
 8007f52:	f883 293e 	strb.w	r2, [r3, #2366]	; 0x93e
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2214      	movs	r2, #20
 8007f5a:	f883 293f 	strb.w	r2, [r3, #2367]	; 0x93f
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2208      	movs	r2, #8
 8007f62:	f883 2940 	strb.w	r2, [r3, #2368]	; 0x940
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2214      	movs	r2, #20
 8007f6a:	f883 2941 	strb.w	r2, [r3, #2369]	; 0x941
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2263      	movs	r2, #99	; 0x63
 8007f72:	f883 2942 	strb.w	r2, [r3, #2370]	; 0x942
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2203      	movs	r2, #3
 8007f7a:	f883 2943 	strb.w	r2, [r3, #2371]	; 0x943
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2204      	movs	r2, #4
 8007f82:	f883 2944 	strb.w	r2, [r3, #2372]	; 0x944
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2278      	movs	r2, #120	; 0x78
 8007f8a:	f883 2945 	strb.w	r2, [r3, #2373]	; 0x945
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2204      	movs	r2, #4
 8007f92:	f883 2946 	strb.w	r2, [r3, #2374]	; 0x946
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2203      	movs	r2, #3
 8007f9a:	f883 2947 	strb.w	r2, [r3, #2375]	; 0x947
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2261      	movs	r2, #97	; 0x61
 8007fa2:	f883 2948 	strb.w	r2, [r3, #2376]	; 0x948
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2251      	movs	r2, #81	; 0x51
 8007faa:	f883 2949 	strb.w	r2, [r3, #2377]	; 0x949
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2249      	movs	r2, #73	; 0x49
 8007fb2:	f883 294a 	strb.w	r2, [r3, #2378]	; 0x94a
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2245      	movs	r2, #69	; 0x45
 8007fba:	f883 294b 	strb.w	r2, [r3, #2379]	; 0x94b
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2243      	movs	r2, #67	; 0x43
 8007fc2:	f883 294c 	strb.w	r2, [r3, #2380]	; 0x94c
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	227f      	movs	r2, #127	; 0x7f
 8007fca:	f883 294f 	strb.w	r2, [r3, #2383]	; 0x94f
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2241      	movs	r2, #65	; 0x41
 8007fd2:	f883 2950 	strb.w	r2, [r3, #2384]	; 0x950
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2241      	movs	r2, #65	; 0x41
 8007fda:	f883 2951 	strb.w	r2, [r3, #2385]	; 0x951
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2202      	movs	r2, #2
 8007fe2:	f883 2952 	strb.w	r2, [r3, #2386]	; 0x952
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2204      	movs	r2, #4
 8007fea:	f883 2953 	strb.w	r2, [r3, #2387]	; 0x953
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2208      	movs	r2, #8
 8007ff2:	f883 2954 	strb.w	r2, [r3, #2388]	; 0x954
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2210      	movs	r2, #16
 8007ffa:	f883 2955 	strb.w	r2, [r3, #2389]	; 0x955
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2220      	movs	r2, #32
 8008002:	f883 2956 	strb.w	r2, [r3, #2390]	; 0x956
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2241      	movs	r2, #65	; 0x41
 800800a:	f883 2957 	strb.w	r2, [r3, #2391]	; 0x957
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2241      	movs	r2, #65	; 0x41
 8008012:	f883 2958 	strb.w	r2, [r3, #2392]	; 0x958
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	227f      	movs	r2, #127	; 0x7f
 800801a:	f883 2959 	strb.w	r2, [r3, #2393]	; 0x959
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2204      	movs	r2, #4
 8008022:	f883 295c 	strb.w	r2, [r3, #2396]	; 0x95c
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2202      	movs	r2, #2
 800802a:	f883 295d 	strb.w	r2, [r3, #2397]	; 0x95d
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2201      	movs	r2, #1
 8008032:	f883 295e 	strb.w	r2, [r3, #2398]	; 0x95e
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2202      	movs	r2, #2
 800803a:	f883 295f 	strb.w	r2, [r3, #2399]	; 0x95f
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2204      	movs	r2, #4
 8008042:	f883 2960 	strb.w	r2, [r3, #2400]	; 0x960
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2240      	movs	r2, #64	; 0x40
 800804a:	f883 2961 	strb.w	r2, [r3, #2401]	; 0x961
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2240      	movs	r2, #64	; 0x40
 8008052:	f883 2962 	strb.w	r2, [r3, #2402]	; 0x962
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2240      	movs	r2, #64	; 0x40
 800805a:	f883 2963 	strb.w	r2, [r3, #2403]	; 0x963
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2240      	movs	r2, #64	; 0x40
 8008062:	f883 2964 	strb.w	r2, [r3, #2404]	; 0x964
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2240      	movs	r2, #64	; 0x40
 800806a:	f883 2965 	strb.w	r2, [r3, #2405]	; 0x965
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2201      	movs	r2, #1
 8008072:	f883 2967 	strb.w	r2, [r3, #2407]	; 0x967
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2202      	movs	r2, #2
 800807a:	f883 2968 	strb.w	r2, [r3, #2408]	; 0x968
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2204      	movs	r2, #4
 8008082:	f883 2969 	strb.w	r2, [r3, #2409]	; 0x969
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2220      	movs	r2, #32
 800808a:	f883 296b 	strb.w	r2, [r3, #2411]	; 0x96b
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2254      	movs	r2, #84	; 0x54
 8008092:	f883 296c 	strb.w	r2, [r3, #2412]	; 0x96c
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2254      	movs	r2, #84	; 0x54
 800809a:	f883 296d 	strb.w	r2, [r3, #2413]	; 0x96d
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2254      	movs	r2, #84	; 0x54
 80080a2:	f883 296e 	strb.w	r2, [r3, #2414]	; 0x96e
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2278      	movs	r2, #120	; 0x78
 80080aa:	f883 296f 	strb.w	r2, [r3, #2415]	; 0x96f
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	227f      	movs	r2, #127	; 0x7f
 80080b2:	f883 2970 	strb.w	r2, [r3, #2416]	; 0x970
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2248      	movs	r2, #72	; 0x48
 80080ba:	f883 2971 	strb.w	r2, [r3, #2417]	; 0x971
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2244      	movs	r2, #68	; 0x44
 80080c2:	f883 2972 	strb.w	r2, [r3, #2418]	; 0x972
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2244      	movs	r2, #68	; 0x44
 80080ca:	f883 2973 	strb.w	r2, [r3, #2419]	; 0x973
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2238      	movs	r2, #56	; 0x38
 80080d2:	f883 2974 	strb.w	r2, [r3, #2420]	; 0x974
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2238      	movs	r2, #56	; 0x38
 80080da:	f883 2975 	strb.w	r2, [r3, #2421]	; 0x975
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2244      	movs	r2, #68	; 0x44
 80080e2:	f883 2976 	strb.w	r2, [r3, #2422]	; 0x976
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2244      	movs	r2, #68	; 0x44
 80080ea:	f883 2977 	strb.w	r2, [r3, #2423]	; 0x977
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2244      	movs	r2, #68	; 0x44
 80080f2:	f883 2978 	strb.w	r2, [r3, #2424]	; 0x978
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2220      	movs	r2, #32
 80080fa:	f883 2979 	strb.w	r2, [r3, #2425]	; 0x979
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2238      	movs	r2, #56	; 0x38
 8008102:	f883 297a 	strb.w	r2, [r3, #2426]	; 0x97a
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2244      	movs	r2, #68	; 0x44
 800810a:	f883 297b 	strb.w	r2, [r3, #2427]	; 0x97b
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2244      	movs	r2, #68	; 0x44
 8008112:	f883 297c 	strb.w	r2, [r3, #2428]	; 0x97c
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2248      	movs	r2, #72	; 0x48
 800811a:	f883 297d 	strb.w	r2, [r3, #2429]	; 0x97d
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	227f      	movs	r2, #127	; 0x7f
 8008122:	f883 297e 	strb.w	r2, [r3, #2430]	; 0x97e
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2238      	movs	r2, #56	; 0x38
 800812a:	f883 297f 	strb.w	r2, [r3, #2431]	; 0x97f
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2254      	movs	r2, #84	; 0x54
 8008132:	f883 2980 	strb.w	r2, [r3, #2432]	; 0x980
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2254      	movs	r2, #84	; 0x54
 800813a:	f883 2981 	strb.w	r2, [r3, #2433]	; 0x981
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	2254      	movs	r2, #84	; 0x54
 8008142:	f883 2982 	strb.w	r2, [r3, #2434]	; 0x982
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2218      	movs	r2, #24
 800814a:	f883 2983 	strb.w	r2, [r3, #2435]	; 0x983
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2208      	movs	r2, #8
 8008152:	f883 2984 	strb.w	r2, [r3, #2436]	; 0x984
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	227e      	movs	r2, #126	; 0x7e
 800815a:	f883 2985 	strb.w	r2, [r3, #2437]	; 0x985
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2209      	movs	r2, #9
 8008162:	f883 2986 	strb.w	r2, [r3, #2438]	; 0x986
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2201      	movs	r2, #1
 800816a:	f883 2987 	strb.w	r2, [r3, #2439]	; 0x987
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2202      	movs	r2, #2
 8008172:	f883 2988 	strb.w	r2, [r3, #2440]	; 0x988
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2208      	movs	r2, #8
 800817a:	f883 2989 	strb.w	r2, [r3, #2441]	; 0x989
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2214      	movs	r2, #20
 8008182:	f883 298a 	strb.w	r2, [r3, #2442]	; 0x98a
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2254      	movs	r2, #84	; 0x54
 800818a:	f883 298b 	strb.w	r2, [r3, #2443]	; 0x98b
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2254      	movs	r2, #84	; 0x54
 8008192:	f883 298c 	strb.w	r2, [r3, #2444]	; 0x98c
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	223c      	movs	r2, #60	; 0x3c
 800819a:	f883 298d 	strb.w	r2, [r3, #2445]	; 0x98d
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	227f      	movs	r2, #127	; 0x7f
 80081a2:	f883 298e 	strb.w	r2, [r3, #2446]	; 0x98e
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2208      	movs	r2, #8
 80081aa:	f883 298f 	strb.w	r2, [r3, #2447]	; 0x98f
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2204      	movs	r2, #4
 80081b2:	f883 2990 	strb.w	r2, [r3, #2448]	; 0x990
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2204      	movs	r2, #4
 80081ba:	f883 2991 	strb.w	r2, [r3, #2449]	; 0x991
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2278      	movs	r2, #120	; 0x78
 80081c2:	f883 2992 	strb.w	r2, [r3, #2450]	; 0x992
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2244      	movs	r2, #68	; 0x44
 80081ca:	f883 2994 	strb.w	r2, [r3, #2452]	; 0x994
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	227d      	movs	r2, #125	; 0x7d
 80081d2:	f883 2995 	strb.w	r2, [r3, #2453]	; 0x995
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2240      	movs	r2, #64	; 0x40
 80081da:	f883 2996 	strb.w	r2, [r3, #2454]	; 0x996
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2220      	movs	r2, #32
 80081e2:	f883 2998 	strb.w	r2, [r3, #2456]	; 0x998
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2240      	movs	r2, #64	; 0x40
 80081ea:	f883 2999 	strb.w	r2, [r3, #2457]	; 0x999
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2244      	movs	r2, #68	; 0x44
 80081f2:	f883 299a 	strb.w	r2, [r3, #2458]	; 0x99a
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	223d      	movs	r2, #61	; 0x3d
 80081fa:	f883 299b 	strb.w	r2, [r3, #2459]	; 0x99b
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	227f      	movs	r2, #127	; 0x7f
 8008202:	f883 299e 	strb.w	r2, [r3, #2462]	; 0x99e
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2210      	movs	r2, #16
 800820a:	f883 299f 	strb.w	r2, [r3, #2463]	; 0x99f
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2228      	movs	r2, #40	; 0x28
 8008212:	f883 29a0 	strb.w	r2, [r3, #2464]	; 0x9a0
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2244      	movs	r2, #68	; 0x44
 800821a:	f883 29a1 	strb.w	r2, [r3, #2465]	; 0x9a1
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2241      	movs	r2, #65	; 0x41
 8008222:	f883 29a3 	strb.w	r2, [r3, #2467]	; 0x9a3
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	227f      	movs	r2, #127	; 0x7f
 800822a:	f883 29a4 	strb.w	r2, [r3, #2468]	; 0x9a4
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2240      	movs	r2, #64	; 0x40
 8008232:	f883 29a5 	strb.w	r2, [r3, #2469]	; 0x9a5
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	227c      	movs	r2, #124	; 0x7c
 800823a:	f883 29a7 	strb.w	r2, [r3, #2471]	; 0x9a7
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2204      	movs	r2, #4
 8008242:	f883 29a8 	strb.w	r2, [r3, #2472]	; 0x9a8
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2218      	movs	r2, #24
 800824a:	f883 29a9 	strb.w	r2, [r3, #2473]	; 0x9a9
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2204      	movs	r2, #4
 8008252:	f883 29aa 	strb.w	r2, [r3, #2474]	; 0x9aa
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2278      	movs	r2, #120	; 0x78
 800825a:	f883 29ab 	strb.w	r2, [r3, #2475]	; 0x9ab
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	227c      	movs	r2, #124	; 0x7c
 8008262:	f883 29ac 	strb.w	r2, [r3, #2476]	; 0x9ac
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2208      	movs	r2, #8
 800826a:	f883 29ad 	strb.w	r2, [r3, #2477]	; 0x9ad
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2204      	movs	r2, #4
 8008272:	f883 29ae 	strb.w	r2, [r3, #2478]	; 0x9ae
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2204      	movs	r2, #4
 800827a:	f883 29af 	strb.w	r2, [r3, #2479]	; 0x9af
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2278      	movs	r2, #120	; 0x78
 8008282:	f883 29b0 	strb.w	r2, [r3, #2480]	; 0x9b0
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2238      	movs	r2, #56	; 0x38
 800828a:	f883 29b1 	strb.w	r2, [r3, #2481]	; 0x9b1
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2244      	movs	r2, #68	; 0x44
 8008292:	f883 29b2 	strb.w	r2, [r3, #2482]	; 0x9b2
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2244      	movs	r2, #68	; 0x44
 800829a:	f883 29b3 	strb.w	r2, [r3, #2483]	; 0x9b3
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2244      	movs	r2, #68	; 0x44
 80082a2:	f883 29b4 	strb.w	r2, [r3, #2484]	; 0x9b4
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2238      	movs	r2, #56	; 0x38
 80082aa:	f883 29b5 	strb.w	r2, [r3, #2485]	; 0x9b5
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	227c      	movs	r2, #124	; 0x7c
 80082b2:	f883 29b6 	strb.w	r2, [r3, #2486]	; 0x9b6
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2214      	movs	r2, #20
 80082ba:	f883 29b7 	strb.w	r2, [r3, #2487]	; 0x9b7
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2214      	movs	r2, #20
 80082c2:	f883 29b8 	strb.w	r2, [r3, #2488]	; 0x9b8
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2214      	movs	r2, #20
 80082ca:	f883 29b9 	strb.w	r2, [r3, #2489]	; 0x9b9
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2208      	movs	r2, #8
 80082d2:	f883 29ba 	strb.w	r2, [r3, #2490]	; 0x9ba
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2208      	movs	r2, #8
 80082da:	f883 29bb 	strb.w	r2, [r3, #2491]	; 0x9bb
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2214      	movs	r2, #20
 80082e2:	f883 29bc 	strb.w	r2, [r3, #2492]	; 0x9bc
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2214      	movs	r2, #20
 80082ea:	f883 29bd 	strb.w	r2, [r3, #2493]	; 0x9bd
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2218      	movs	r2, #24
 80082f2:	f883 29be 	strb.w	r2, [r3, #2494]	; 0x9be
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	227c      	movs	r2, #124	; 0x7c
 80082fa:	f883 29bf 	strb.w	r2, [r3, #2495]	; 0x9bf
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	227c      	movs	r2, #124	; 0x7c
 8008302:	f883 29c0 	strb.w	r2, [r3, #2496]	; 0x9c0
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2208      	movs	r2, #8
 800830a:	f883 29c1 	strb.w	r2, [r3, #2497]	; 0x9c1
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2204      	movs	r2, #4
 8008312:	f883 29c2 	strb.w	r2, [r3, #2498]	; 0x9c2
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2204      	movs	r2, #4
 800831a:	f883 29c3 	strb.w	r2, [r3, #2499]	; 0x9c3
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2208      	movs	r2, #8
 8008322:	f883 29c4 	strb.w	r2, [r3, #2500]	; 0x9c4
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2248      	movs	r2, #72	; 0x48
 800832a:	f883 29c5 	strb.w	r2, [r3, #2501]	; 0x9c5
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2254      	movs	r2, #84	; 0x54
 8008332:	f883 29c6 	strb.w	r2, [r3, #2502]	; 0x9c6
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2254      	movs	r2, #84	; 0x54
 800833a:	f883 29c7 	strb.w	r2, [r3, #2503]	; 0x9c7
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2254      	movs	r2, #84	; 0x54
 8008342:	f883 29c8 	strb.w	r2, [r3, #2504]	; 0x9c8
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2220      	movs	r2, #32
 800834a:	f883 29c9 	strb.w	r2, [r3, #2505]	; 0x9c9
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2204      	movs	r2, #4
 8008352:	f883 29ca 	strb.w	r2, [r3, #2506]	; 0x9ca
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	223f      	movs	r2, #63	; 0x3f
 800835a:	f883 29cb 	strb.w	r2, [r3, #2507]	; 0x9cb
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2244      	movs	r2, #68	; 0x44
 8008362:	f883 29cc 	strb.w	r2, [r3, #2508]	; 0x9cc
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2240      	movs	r2, #64	; 0x40
 800836a:	f883 29cd 	strb.w	r2, [r3, #2509]	; 0x9cd
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2220      	movs	r2, #32
 8008372:	f883 29ce 	strb.w	r2, [r3, #2510]	; 0x9ce
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	223c      	movs	r2, #60	; 0x3c
 800837a:	f883 29cf 	strb.w	r2, [r3, #2511]	; 0x9cf
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2240      	movs	r2, #64	; 0x40
 8008382:	f883 29d0 	strb.w	r2, [r3, #2512]	; 0x9d0
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2240      	movs	r2, #64	; 0x40
 800838a:	f883 29d1 	strb.w	r2, [r3, #2513]	; 0x9d1
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2220      	movs	r2, #32
 8008392:	f883 29d2 	strb.w	r2, [r3, #2514]	; 0x9d2
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	227c      	movs	r2, #124	; 0x7c
 800839a:	f883 29d3 	strb.w	r2, [r3, #2515]	; 0x9d3
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	221c      	movs	r2, #28
 80083a2:	f883 29d4 	strb.w	r2, [r3, #2516]	; 0x9d4
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2220      	movs	r2, #32
 80083aa:	f883 29d5 	strb.w	r2, [r3, #2517]	; 0x9d5
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2240      	movs	r2, #64	; 0x40
 80083b2:	f883 29d6 	strb.w	r2, [r3, #2518]	; 0x9d6
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2220      	movs	r2, #32
 80083ba:	f883 29d7 	strb.w	r2, [r3, #2519]	; 0x9d7
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	221c      	movs	r2, #28
 80083c2:	f883 29d8 	strb.w	r2, [r3, #2520]	; 0x9d8
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	223c      	movs	r2, #60	; 0x3c
 80083ca:	f883 29d9 	strb.w	r2, [r3, #2521]	; 0x9d9
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2240      	movs	r2, #64	; 0x40
 80083d2:	f883 29da 	strb.w	r2, [r3, #2522]	; 0x9da
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2230      	movs	r2, #48	; 0x30
 80083da:	f883 29db 	strb.w	r2, [r3, #2523]	; 0x9db
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2240      	movs	r2, #64	; 0x40
 80083e2:	f883 29dc 	strb.w	r2, [r3, #2524]	; 0x9dc
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	223c      	movs	r2, #60	; 0x3c
 80083ea:	f883 29dd 	strb.w	r2, [r3, #2525]	; 0x9dd
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2244      	movs	r2, #68	; 0x44
 80083f2:	f883 29de 	strb.w	r2, [r3, #2526]	; 0x9de
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2228      	movs	r2, #40	; 0x28
 80083fa:	f883 29df 	strb.w	r2, [r3, #2527]	; 0x9df
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2210      	movs	r2, #16
 8008402:	f883 29e0 	strb.w	r2, [r3, #2528]	; 0x9e0
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2228      	movs	r2, #40	; 0x28
 800840a:	f883 29e1 	strb.w	r2, [r3, #2529]	; 0x9e1
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2244      	movs	r2, #68	; 0x44
 8008412:	f883 29e2 	strb.w	r2, [r3, #2530]	; 0x9e2
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	220c      	movs	r2, #12
 800841a:	f883 29e3 	strb.w	r2, [r3, #2531]	; 0x9e3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2250      	movs	r2, #80	; 0x50
 8008422:	f883 29e4 	strb.w	r2, [r3, #2532]	; 0x9e4
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2250      	movs	r2, #80	; 0x50
 800842a:	f883 29e5 	strb.w	r2, [r3, #2533]	; 0x9e5
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2250      	movs	r2, #80	; 0x50
 8008432:	f883 29e6 	strb.w	r2, [r3, #2534]	; 0x9e6
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	223c      	movs	r2, #60	; 0x3c
 800843a:	f883 29e7 	strb.w	r2, [r3, #2535]	; 0x9e7
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2244      	movs	r2, #68	; 0x44
 8008442:	f883 29e8 	strb.w	r2, [r3, #2536]	; 0x9e8
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2264      	movs	r2, #100	; 0x64
 800844a:	f883 29e9 	strb.w	r2, [r3, #2537]	; 0x9e9
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2254      	movs	r2, #84	; 0x54
 8008452:	f883 29ea 	strb.w	r2, [r3, #2538]	; 0x9ea
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	224c      	movs	r2, #76	; 0x4c
 800845a:	f883 29eb 	strb.w	r2, [r3, #2539]	; 0x9eb
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2244      	movs	r2, #68	; 0x44
 8008462:	f883 29ec 	strb.w	r2, [r3, #2540]	; 0x9ec
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2208      	movs	r2, #8
 800846a:	f883 29ee 	strb.w	r2, [r3, #2542]	; 0x9ee
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2236      	movs	r2, #54	; 0x36
 8008472:	f883 29ef 	strb.w	r2, [r3, #2543]	; 0x9ef
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2241      	movs	r2, #65	; 0x41
 800847a:	f883 29f0 	strb.w	r2, [r3, #2544]	; 0x9f0
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	227f      	movs	r2, #127	; 0x7f
 8008482:	f883 29f4 	strb.w	r2, [r3, #2548]	; 0x9f4
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2241      	movs	r2, #65	; 0x41
 800848a:	f883 29f8 	strb.w	r2, [r3, #2552]	; 0x9f8
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2236      	movs	r2, #54	; 0x36
 8008492:	f883 29f9 	strb.w	r2, [r3, #2553]	; 0x9f9
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2208      	movs	r2, #8
 800849a:	f883 29fa 	strb.w	r2, [r3, #2554]	; 0x9fa
	// TODO Auto-generated constructor stub

}
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	4618      	mov	r0, r3
 80084a2:	3708      	adds	r7, #8
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bdb0      	pop	{r4, r5, r7, pc}

080084a8 <_ZN4GLCDD1Ev>:

GLCD::~GLCD() {
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b082      	sub	sp, #8
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
 80084b0:	4a05      	ldr	r2, [pc, #20]	; (80084c8 <_ZN4GLCDD1Ev+0x20>)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	601a      	str	r2, [r3, #0]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	4618      	mov	r0, r3
 80084ba:	f7fb fe23 	bl	8004104 <_ZN6commonD1Ev>
	// TODO Auto-generated destructor stub
}
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	4618      	mov	r0, r3
 80084c2:	3708      	adds	r7, #8
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}
 80084c8:	08011a84 	.word	0x08011a84

080084cc <_ZN4GLCDD0Ev>:
GLCD::~GLCD() {
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b082      	sub	sp, #8
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
}
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f7ff ffe7 	bl	80084a8 <_ZN4GLCDD1Ev>
 80084da:	f640 2104 	movw	r1, #2564	; 0xa04
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f008 fb87 	bl	8010bf2 <_ZdlPvj>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	4618      	mov	r0, r3
 80084e8:	3708      	adds	r7, #8
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
	...

080084f0 <_ZN4GLCD9m_ctrloffEv>:

void GLCD::m_ctrloff(){
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b082      	sub	sp, #8
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 80084f8:	2200      	movs	r2, #0
 80084fa:	2110      	movs	r1, #16
 80084fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008500:	f003 fc18 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8008504:	2200      	movs	r2, #0
 8008506:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800850a:	480c      	ldr	r0, [pc, #48]	; (800853c <_ZN4GLCD9m_ctrloffEv+0x4c>)
 800850c:	f003 fc12 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008510:	2200      	movs	r2, #0
 8008512:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008516:	4809      	ldr	r0, [pc, #36]	; (800853c <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8008518:	f003 fc0c 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 800851c:	2200      	movs	r2, #0
 800851e:	2104      	movs	r1, #4
 8008520:	4807      	ldr	r0, [pc, #28]	; (8008540 <_ZN4GLCD9m_ctrloffEv+0x50>)
 8008522:	f003 fc07 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8008526:	2200      	movs	r2, #0
 8008528:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800852c:	4803      	ldr	r0, [pc, #12]	; (800853c <_ZN4GLCD9m_ctrloffEv+0x4c>)
 800852e:	f003 fc01 	bl	800bd34 <HAL_GPIO_WritePin>
}
 8008532:	bf00      	nop
 8008534:	3708      	adds	r7, #8
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
 800853a:	bf00      	nop
 800853c:	48000800 	.word	0x48000800
 8008540:	48000c00 	.word	0x48000c00

08008544 <_ZN4GLCD7m_delayEjh>:
	__HAL_TIM_SET_COUNTER(&htim1, 0);  // reset the counter
	while ((__HAL_TIM_GET_COUNTER(&htim1))<delay);  // wait for the delay to complete
}

void GLCD::m_delay(unsigned int j,uint8_t a)
{
 8008544:	b480      	push	{r7}
 8008546:	b087      	sub	sp, #28
 8008548:	af00      	add	r7, sp, #0
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	4613      	mov	r3, r2
 8008550:	71fb      	strb	r3, [r7, #7]
	unsigned int i,k;
	for(i=0;i<j;i++)
 8008552:	2300      	movs	r3, #0
 8008554:	617b      	str	r3, [r7, #20]
 8008556:	697a      	ldr	r2, [r7, #20]
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	429a      	cmp	r2, r3
 800855c:	d20d      	bcs.n	800857a <_ZN4GLCD7m_delayEjh+0x36>
 	{for(k=0;k<a;k++);
 800855e:	2300      	movs	r3, #0
 8008560:	613b      	str	r3, [r7, #16]
 8008562:	79fb      	ldrb	r3, [r7, #7]
 8008564:	693a      	ldr	r2, [r7, #16]
 8008566:	429a      	cmp	r2, r3
 8008568:	d203      	bcs.n	8008572 <_ZN4GLCD7m_delayEjh+0x2e>
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	3301      	adds	r3, #1
 800856e:	613b      	str	r3, [r7, #16]
 8008570:	e7f7      	b.n	8008562 <_ZN4GLCD7m_delayEjh+0x1e>
	for(i=0;i<j;i++)
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	3301      	adds	r3, #1
 8008576:	617b      	str	r3, [r7, #20]
 8008578:	e7ed      	b.n	8008556 <_ZN4GLCD7m_delayEjh+0x12>
	}
}
 800857a:	bf00      	nop
 800857c:	371c      	adds	r7, #28
 800857e:	46bd      	mov	sp, r7
 8008580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008584:	4770      	bx	lr
	...

08008588 <_ZN4GLCD16m_IOWritethedataEh>:

void GLCD::m_IOWritethedata(const uint8_t finput)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b082      	sub	sp, #8
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	460b      	mov	r3, r1
 8008592:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOC,LCDD0_Pin,ReadtheValueAssignPinstate(0,finput));
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	78fa      	ldrb	r2, [r7, #3]
 8008598:	2100      	movs	r1, #0
 800859a:	4618      	mov	r0, r3
 800859c:	f7fb ffe8 	bl	8004570 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80085a0:	4603      	mov	r3, r0
 80085a2:	461a      	mov	r2, r3
 80085a4:	2108      	movs	r1, #8
 80085a6:	482f      	ldr	r0, [pc, #188]	; (8008664 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80085a8:	f003 fbc4 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD1_Pin,ReadtheValueAssignPinstate(1,finput));
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	78fa      	ldrb	r2, [r7, #3]
 80085b0:	2101      	movs	r1, #1
 80085b2:	4618      	mov	r0, r3
 80085b4:	f7fb ffdc 	bl	8004570 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80085b8:	4603      	mov	r3, r0
 80085ba:	461a      	mov	r2, r3
 80085bc:	2104      	movs	r1, #4
 80085be:	4829      	ldr	r0, [pc, #164]	; (8008664 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80085c0:	f003 fbb8 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD2_Pin,ReadtheValueAssignPinstate(2,finput));
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	78fa      	ldrb	r2, [r7, #3]
 80085c8:	2102      	movs	r1, #2
 80085ca:	4618      	mov	r0, r3
 80085cc:	f7fb ffd0 	bl	8004570 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80085d0:	4603      	mov	r3, r0
 80085d2:	461a      	mov	r2, r3
 80085d4:	2102      	movs	r1, #2
 80085d6:	4823      	ldr	r0, [pc, #140]	; (8008664 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80085d8:	f003 fbac 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD3_Pin,ReadtheValueAssignPinstate(3,finput));
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	78fa      	ldrb	r2, [r7, #3]
 80085e0:	2103      	movs	r1, #3
 80085e2:	4618      	mov	r0, r3
 80085e4:	f7fb ffc4 	bl	8004570 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80085e8:	4603      	mov	r3, r0
 80085ea:	461a      	mov	r2, r3
 80085ec:	2101      	movs	r1, #1
 80085ee:	481d      	ldr	r0, [pc, #116]	; (8008664 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80085f0:	f003 fba0 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD4_Pin,ReadtheValueAssignPinstate(4,finput));
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	78fa      	ldrb	r2, [r7, #3]
 80085f8:	2104      	movs	r1, #4
 80085fa:	4618      	mov	r0, r3
 80085fc:	f7fb ffb8 	bl	8004570 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8008600:	4603      	mov	r3, r0
 8008602:	461a      	mov	r2, r3
 8008604:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008608:	4816      	ldr	r0, [pc, #88]	; (8008664 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 800860a:	f003 fb93 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD5_Pin,ReadtheValueAssignPinstate(5,finput));
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	78fa      	ldrb	r2, [r7, #3]
 8008612:	2105      	movs	r1, #5
 8008614:	4618      	mov	r0, r3
 8008616:	f7fb ffab 	bl	8004570 <_ZN6common26ReadtheValueAssignPinstateEhh>
 800861a:	4603      	mov	r3, r0
 800861c:	461a      	mov	r2, r3
 800861e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008622:	4810      	ldr	r0, [pc, #64]	; (8008664 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8008624:	f003 fb86 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD6_Pin,ReadtheValueAssignPinstate(6,finput));
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	78fa      	ldrb	r2, [r7, #3]
 800862c:	2106      	movs	r1, #6
 800862e:	4618      	mov	r0, r3
 8008630:	f7fb ff9e 	bl	8004570 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8008634:	4603      	mov	r3, r0
 8008636:	461a      	mov	r2, r3
 8008638:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800863c:	4809      	ldr	r0, [pc, #36]	; (8008664 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 800863e:	f003 fb79 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,LCDD7_Pin, ReadtheValueAssignPinstate(7,finput));
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	78fa      	ldrb	r2, [r7, #3]
 8008646:	2107      	movs	r1, #7
 8008648:	4618      	mov	r0, r3
 800864a:	f7fb ff91 	bl	8004570 <_ZN6common26ReadtheValueAssignPinstateEhh>
 800864e:	4603      	mov	r3, r0
 8008650:	461a      	mov	r2, r3
 8008652:	2120      	movs	r1, #32
 8008654:	4804      	ldr	r0, [pc, #16]	; (8008668 <_ZN4GLCD16m_IOWritethedataEh+0xe0>)
 8008656:	f003 fb6d 	bl	800bd34 <HAL_GPIO_WritePin>
}
 800865a:	bf00      	nop
 800865c:	3708      	adds	r7, #8
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}
 8008662:	bf00      	nop
 8008664:	48000800 	.word	0x48000800
 8008668:	48000400 	.word	0x48000400

0800866c <_ZN4GLCD11m_displayonEv>:

void GLCD::m_displayon(){
 800866c:	b580      	push	{r7, lr}
 800866e:	b082      	sub	sp, #8
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
	m_ctrloff();
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f7ff ff3b 	bl	80084f0 <_ZN4GLCD9m_ctrloffEv>
	m_IOWritethedata(0x3f);
 800867a:	213f      	movs	r1, #63	; 0x3f
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f7ff ff83 	bl	8008588 <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8008682:	2201      	movs	r2, #1
 8008684:	2104      	movs	r1, #4
 8008686:	4815      	ldr	r0, [pc, #84]	; (80086dc <_ZN4GLCD11m_displayonEv+0x70>)
 8008688:	f003 fb54 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 800868c:	2201      	movs	r2, #1
 800868e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008692:	4813      	ldr	r0, [pc, #76]	; (80086e0 <_ZN4GLCD11m_displayonEv+0x74>)
 8008694:	f003 fb4e 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8008698:	2200      	movs	r2, #0
 800869a:	2110      	movs	r1, #16
 800869c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80086a0:	f003 fb48 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80086a4:	2200      	movs	r2, #0
 80086a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80086aa:	480d      	ldr	r0, [pc, #52]	; (80086e0 <_ZN4GLCD11m_displayonEv+0x74>)
 80086ac:	f003 fb42 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80086b0:	2201      	movs	r2, #1
 80086b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80086b6:	480a      	ldr	r0, [pc, #40]	; (80086e0 <_ZN4GLCD11m_displayonEv+0x74>)
 80086b8:	f003 fb3c 	bl	800bd34 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 80086bc:	2264      	movs	r2, #100	; 0x64
 80086be:	210a      	movs	r1, #10
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f7ff ff3f 	bl	8008544 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80086c6:	2200      	movs	r2, #0
 80086c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80086cc:	4804      	ldr	r0, [pc, #16]	; (80086e0 <_ZN4GLCD11m_displayonEv+0x74>)
 80086ce:	f003 fb31 	bl	800bd34 <HAL_GPIO_WritePin>
}
 80086d2:	bf00      	nop
 80086d4:	3708      	adds	r7, #8
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}
 80086da:	bf00      	nop
 80086dc:	48000c00 	.word	0x48000c00
 80086e0:	48000800 	.word	0x48000800

080086e4 <_ZN4GLCD11m_setcolumnEh>:
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
}


void GLCD::m_setcolumn(uint8_t Columvalue)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b084      	sub	sp, #16
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	460b      	mov	r3, r1
 80086ee:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	if(Columvalue <64)
 80086f0:	78fb      	ldrb	r3, [r7, #3]
 80086f2:	2b3f      	cmp	r3, #63	; 0x3f
 80086f4:	d839      	bhi.n	800876a <_ZN4GLCD11m_setcolumnEh+0x86>
	{
		m_ctrloff();
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f7ff fefa 	bl	80084f0 <_ZN4GLCD9m_ctrloffEv>
		c=Columvalue;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	78fa      	ldrb	r2, [r7, #3]
 8008700:	771a      	strb	r2, [r3, #28]
		m_IOWritethedata((0x40|(Columvalue&63)));
 8008702:	78fb      	ldrb	r3, [r7, #3]
 8008704:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008708:	b2db      	uxtb	r3, r3
 800870a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800870e:	b2db      	uxtb	r3, r3
 8008710:	4619      	mov	r1, r3
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f7ff ff38 	bl	8008588 <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8008718:	2201      	movs	r2, #1
 800871a:	2104      	movs	r1, #4
 800871c:	4831      	ldr	r0, [pc, #196]	; (80087e4 <_ZN4GLCD11m_setcolumnEh+0x100>)
 800871e:	f003 fb09 	bl	800bd34 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8008722:	2200      	movs	r2, #0
 8008724:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008728:	482f      	ldr	r0, [pc, #188]	; (80087e8 <_ZN4GLCD11m_setcolumnEh+0x104>)
 800872a:	f003 fb03 	bl	800bd34 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 800872e:	2200      	movs	r2, #0
 8008730:	2110      	movs	r1, #16
 8008732:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008736:	f003 fafd 	bl	800bd34 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 800873a:	2200      	movs	r2, #0
 800873c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008740:	4829      	ldr	r0, [pc, #164]	; (80087e8 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8008742:	f003 faf7 	bl	800bd34 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8008746:	2201      	movs	r2, #1
 8008748:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800874c:	4826      	ldr	r0, [pc, #152]	; (80087e8 <_ZN4GLCD11m_setcolumnEh+0x104>)
 800874e:	f003 faf1 	bl	800bd34 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
 8008752:	2264      	movs	r2, #100	; 0x64
 8008754:	210a      	movs	r1, #10
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f7ff fef4 	bl	8008544 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 800875c:	2200      	movs	r2, #0
 800875e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008762:	4821      	ldr	r0, [pc, #132]	; (80087e8 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8008764:	f003 fae6 	bl	800bd34 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);

	}
}
 8008768:	e038      	b.n	80087dc <_ZN4GLCD11m_setcolumnEh+0xf8>
		c=Columvalue;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	78fa      	ldrb	r2, [r7, #3]
 800876e:	771a      	strb	r2, [r3, #28]
		dport=0x40|((Columvalue-64)&63);	  //0x40 represents Column 0
 8008770:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008774:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008778:	b25b      	sxtb	r3, r3
 800877a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800877e:	b25b      	sxtb	r3, r3
 8008780:	73fb      	strb	r3, [r7, #15]
		m_IOWritethedata(dport);
 8008782:	7bfb      	ldrb	r3, [r7, #15]
 8008784:	4619      	mov	r1, r3
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f7ff fefe 	bl	8008588 <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 800878c:	2200      	movs	r2, #0
 800878e:	2104      	movs	r1, #4
 8008790:	4814      	ldr	r0, [pc, #80]	; (80087e4 <_ZN4GLCD11m_setcolumnEh+0x100>)
 8008792:	f003 facf 	bl	800bd34 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8008796:	2201      	movs	r2, #1
 8008798:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800879c:	4812      	ldr	r0, [pc, #72]	; (80087e8 <_ZN4GLCD11m_setcolumnEh+0x104>)
 800879e:	f003 fac9 	bl	800bd34 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 80087a2:	2200      	movs	r2, #0
 80087a4:	2110      	movs	r1, #16
 80087a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80087aa:	f003 fac3 	bl	800bd34 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80087ae:	2200      	movs	r2, #0
 80087b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80087b4:	480c      	ldr	r0, [pc, #48]	; (80087e8 <_ZN4GLCD11m_setcolumnEh+0x104>)
 80087b6:	f003 fabd 	bl	800bd34 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80087ba:	2201      	movs	r2, #1
 80087bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80087c0:	4809      	ldr	r0, [pc, #36]	; (80087e8 <_ZN4GLCD11m_setcolumnEh+0x104>)
 80087c2:	f003 fab7 	bl	800bd34 <HAL_GPIO_WritePin>
		m_delay(10,100);
 80087c6:	2264      	movs	r2, #100	; 0x64
 80087c8:	210a      	movs	r1, #10
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f7ff feba 	bl	8008544 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80087d0:	2200      	movs	r2, #0
 80087d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80087d6:	4804      	ldr	r0, [pc, #16]	; (80087e8 <_ZN4GLCD11m_setcolumnEh+0x104>)
 80087d8:	f003 faac 	bl	800bd34 <HAL_GPIO_WritePin>
}
 80087dc:	bf00      	nop
 80087de:	3710      	adds	r7, #16
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}
 80087e4:	48000c00 	.word	0x48000c00
 80087e8:	48000800 	.word	0x48000800

080087ec <_ZN4GLCD9m_setpageEh>:

void GLCD::m_setpage(uint8_t x)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b084      	sub	sp, #16
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
 80087f4:	460b      	mov	r3, r1
 80087f6:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f7ff fe79 	bl	80084f0 <_ZN4GLCD9m_ctrloffEv>
	dport= 0xb8|x;	   //0xb8 represents Page 0
 80087fe:	78fb      	ldrb	r3, [r7, #3]
 8008800:	f063 0347 	orn	r3, r3, #71	; 0x47
 8008804:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 8008806:	7bfb      	ldrb	r3, [r7, #15]
 8008808:	4619      	mov	r1, r3
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f7ff febc 	bl	8008588 <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8008810:	2201      	movs	r2, #1
 8008812:	2104      	movs	r1, #4
 8008814:	4814      	ldr	r0, [pc, #80]	; (8008868 <_ZN4GLCD9m_setpageEh+0x7c>)
 8008816:	f003 fa8d 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 800881a:	2201      	movs	r2, #1
 800881c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008820:	4812      	ldr	r0, [pc, #72]	; (800886c <_ZN4GLCD9m_setpageEh+0x80>)
 8008822:	f003 fa87 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8008826:	2200      	movs	r2, #0
 8008828:	2110      	movs	r1, #16
 800882a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800882e:	f003 fa81 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8008832:	2200      	movs	r2, #0
 8008834:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008838:	480c      	ldr	r0, [pc, #48]	; (800886c <_ZN4GLCD9m_setpageEh+0x80>)
 800883a:	f003 fa7b 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 800883e:	2201      	movs	r2, #1
 8008840:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008844:	4809      	ldr	r0, [pc, #36]	; (800886c <_ZN4GLCD9m_setpageEh+0x80>)
 8008846:	f003 fa75 	bl	800bd34 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 800884a:	2264      	movs	r2, #100	; 0x64
 800884c:	210a      	movs	r1, #10
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f7ff fe78 	bl	8008544 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008854:	2200      	movs	r2, #0
 8008856:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800885a:	4804      	ldr	r0, [pc, #16]	; (800886c <_ZN4GLCD9m_setpageEh+0x80>)
 800885c:	f003 fa6a 	bl	800bd34 <HAL_GPIO_WritePin>
}
 8008860:	bf00      	nop
 8008862:	3710      	adds	r7, #16
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}
 8008868:	48000c00 	.word	0x48000c00
 800886c:	48000800 	.word	0x48000800

08008870 <_ZN4GLCD14m_setstartlineEh>:

void GLCD::m_setstartline(uint8_t z)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b084      	sub	sp, #16
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
 8008878:	460b      	mov	r3, r1
 800887a:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f7ff fe37 	bl	80084f0 <_ZN4GLCD9m_ctrloffEv>
	dport=0xc0|z;	   //0xc0 represents Line 0
 8008882:	78fb      	ldrb	r3, [r7, #3]
 8008884:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8008888:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 800888a:	7bfb      	ldrb	r3, [r7, #15]
 800888c:	4619      	mov	r1, r3
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	f7ff fe7a 	bl	8008588 <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8008894:	2201      	movs	r2, #1
 8008896:	2104      	movs	r1, #4
 8008898:	4814      	ldr	r0, [pc, #80]	; (80088ec <_ZN4GLCD14m_setstartlineEh+0x7c>)
 800889a:	f003 fa4b 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 800889e:	2201      	movs	r2, #1
 80088a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80088a4:	4812      	ldr	r0, [pc, #72]	; (80088f0 <_ZN4GLCD14m_setstartlineEh+0x80>)
 80088a6:	f003 fa45 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 80088aa:	2200      	movs	r2, #0
 80088ac:	2110      	movs	r1, #16
 80088ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80088b2:	f003 fa3f 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80088b6:	2200      	movs	r2, #0
 80088b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80088bc:	480c      	ldr	r0, [pc, #48]	; (80088f0 <_ZN4GLCD14m_setstartlineEh+0x80>)
 80088be:	f003 fa39 	bl	800bd34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80088c2:	2201      	movs	r2, #1
 80088c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80088c8:	4809      	ldr	r0, [pc, #36]	; (80088f0 <_ZN4GLCD14m_setstartlineEh+0x80>)
 80088ca:	f003 fa33 	bl	800bd34 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 80088ce:	2264      	movs	r2, #100	; 0x64
 80088d0:	210a      	movs	r1, #10
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f7ff fe36 	bl	8008544 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80088d8:	2200      	movs	r2, #0
 80088da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80088de:	4804      	ldr	r0, [pc, #16]	; (80088f0 <_ZN4GLCD14m_setstartlineEh+0x80>)
 80088e0:	f003 fa28 	bl	800bd34 <HAL_GPIO_WritePin>
}
 80088e4:	bf00      	nop
 80088e6:	3710      	adds	r7, #16
 80088e8:	46bd      	mov	sp, r7
 80088ea:	bd80      	pop	{r7, pc}
 80088ec:	48000c00 	.word	0x48000c00
 80088f0:	48000800 	.word	0x48000800

080088f4 <_ZN4GLCD9m_lcddataEPht>:

void GLCD::m_lcddata(uint8_t *value,uint16_t limit)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b086      	sub	sp, #24
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	60f8      	str	r0, [r7, #12]
 80088fc:	60b9      	str	r1, [r7, #8]
 80088fe:	4613      	mov	r3, r2
 8008900:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint8_t dport;
	for(i=0;i<limit;i++)
 8008902:	2300      	movs	r3, #0
 8008904:	82fb      	strh	r3, [r7, #22]
 8008906:	8afa      	ldrh	r2, [r7, #22]
 8008908:	88fb      	ldrh	r3, [r7, #6]
 800890a:	429a      	cmp	r2, r3
 800890c:	f080 8085 	bcs.w	8008a1a <_ZN4GLCD9m_lcddataEPht+0x126>
	{
		if(c<64)
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	7f1b      	ldrb	r3, [r3, #28]
 8008914:	2b3f      	cmp	r3, #63	; 0x3f
 8008916:	d838      	bhi.n	800898a <_ZN4GLCD9m_lcddataEPht+0x96>
		{
			dport=value[i];
 8008918:	8afb      	ldrh	r3, [r7, #22]
 800891a:	68ba      	ldr	r2, [r7, #8]
 800891c:	4413      	add	r3, r2
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 8008922:	7d7b      	ldrb	r3, [r7, #21]
 8008924:	4619      	mov	r1, r3
 8008926:	68f8      	ldr	r0, [r7, #12]
 8008928:	f7ff fe2e 	bl	8008588 <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 800892c:	2201      	movs	r2, #1
 800892e:	2104      	movs	r1, #4
 8008930:	483b      	ldr	r0, [pc, #236]	; (8008a20 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 8008932:	f003 f9ff 	bl	800bd34 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8008936:	2200      	movs	r2, #0
 8008938:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800893c:	4839      	ldr	r0, [pc, #228]	; (8008a24 <_ZN4GLCD9m_lcddataEPht+0x130>)
 800893e:	f003 f9f9 	bl	800bd34 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 8008942:	2201      	movs	r2, #1
 8008944:	2110      	movs	r1, #16
 8008946:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800894a:	f003 f9f3 	bl	800bd34 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 800894e:	2200      	movs	r2, #0
 8008950:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008954:	4833      	ldr	r0, [pc, #204]	; (8008a24 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008956:	f003 f9ed 	bl	800bd34 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 800895a:	2201      	movs	r2, #1
 800895c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008960:	4830      	ldr	r0, [pc, #192]	; (8008a24 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008962:	f003 f9e7 	bl	800bd34 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 8008966:	2264      	movs	r2, #100	; 0x64
 8008968:	210a      	movs	r1, #10
 800896a:	68f8      	ldr	r0, [r7, #12]
 800896c:	f7ff fdea 	bl	8008544 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008970:	2200      	movs	r2, #0
 8008972:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008976:	482b      	ldr	r0, [pc, #172]	; (8008a24 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008978:	f003 f9dc 	bl	800bd34 <HAL_GPIO_WritePin>
			c++;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	7f1b      	ldrb	r3, [r3, #28]
 8008980:	3301      	adds	r3, #1
 8008982:	b2da      	uxtb	r2, r3
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	771a      	strb	r2, [r3, #28]
 8008988:	e03d      	b.n	8008a06 <_ZN4GLCD9m_lcddataEPht+0x112>
		}
		else
		{
			m_setcolumn(c);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	7f1b      	ldrb	r3, [r3, #28]
 800898e:	4619      	mov	r1, r3
 8008990:	68f8      	ldr	r0, [r7, #12]
 8008992:	f7ff fea7 	bl	80086e4 <_ZN4GLCD11m_setcolumnEh>
			dport=value[i];
 8008996:	8afb      	ldrh	r3, [r7, #22]
 8008998:	68ba      	ldr	r2, [r7, #8]
 800899a:	4413      	add	r3, r2
 800899c:	781b      	ldrb	r3, [r3, #0]
 800899e:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 80089a0:	7d7b      	ldrb	r3, [r7, #21]
 80089a2:	4619      	mov	r1, r3
 80089a4:	68f8      	ldr	r0, [r7, #12]
 80089a6:	f7ff fdef 	bl	8008588 <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 80089aa:	2200      	movs	r2, #0
 80089ac:	2104      	movs	r1, #4
 80089ae:	481c      	ldr	r0, [pc, #112]	; (8008a20 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 80089b0:	f003 f9c0 	bl	800bd34 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 80089b4:	2201      	movs	r2, #1
 80089b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80089ba:	481a      	ldr	r0, [pc, #104]	; (8008a24 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80089bc:	f003 f9ba 	bl	800bd34 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 80089c0:	2201      	movs	r2, #1
 80089c2:	2110      	movs	r1, #16
 80089c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80089c8:	f003 f9b4 	bl	800bd34 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80089cc:	2200      	movs	r2, #0
 80089ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80089d2:	4814      	ldr	r0, [pc, #80]	; (8008a24 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80089d4:	f003 f9ae 	bl	800bd34 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80089d8:	2201      	movs	r2, #1
 80089da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80089de:	4811      	ldr	r0, [pc, #68]	; (8008a24 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80089e0:	f003 f9a8 	bl	800bd34 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 80089e4:	2264      	movs	r2, #100	; 0x64
 80089e6:	210a      	movs	r1, #10
 80089e8:	68f8      	ldr	r0, [r7, #12]
 80089ea:	f7ff fdab 	bl	8008544 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80089ee:	2200      	movs	r2, #0
 80089f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80089f4:	480b      	ldr	r0, [pc, #44]	; (8008a24 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80089f6:	f003 f99d 	bl	800bd34 <HAL_GPIO_WritePin>
			c++;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	7f1b      	ldrb	r3, [r3, #28]
 80089fe:	3301      	adds	r3, #1
 8008a00:	b2da      	uxtb	r2, r3
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	771a      	strb	r2, [r3, #28]
		}
		if(c>127)
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	7f1b      	ldrb	r3, [r3, #28]
 8008a0a:	b25b      	sxtb	r3, r3
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	db03      	blt.n	8008a18 <_ZN4GLCD9m_lcddataEPht+0x124>
	for(i=0;i<limit;i++)
 8008a10:	8afb      	ldrh	r3, [r7, #22]
 8008a12:	3301      	adds	r3, #1
 8008a14:	82fb      	strh	r3, [r7, #22]
 8008a16:	e776      	b.n	8008906 <_ZN4GLCD9m_lcddataEPht+0x12>
	           return;
 8008a18:	bf00      	nop
	}
}
 8008a1a:	3718      	adds	r7, #24
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}
 8008a20:	48000c00 	.word	0x48000c00
 8008a24:	48000800 	.word	0x48000800

08008a28 <_ZN4GLCD10m_lcdputs1EhhPc>:

void GLCD::m_lcdputs1(uint8_t y,uint8_t x,char *str)
{
 8008a28:	b590      	push	{r4, r7, lr}
 8008a2a:	b087      	sub	sp, #28
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	60f8      	str	r0, [r7, #12]
 8008a30:	607b      	str	r3, [r7, #4]
 8008a32:	460b      	mov	r3, r1
 8008a34:	72fb      	strb	r3, [r7, #11]
 8008a36:	4613      	mov	r3, r2
 8008a38:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	uint16_t a;
	m_setcolumn(y);
 8008a3a:	7afb      	ldrb	r3, [r7, #11]
 8008a3c:	4619      	mov	r1, r3
 8008a3e:	68f8      	ldr	r0, [r7, #12]
 8008a40:	f7ff fe50 	bl	80086e4 <_ZN4GLCD11m_setcolumnEh>
	m_setpage(x);
 8008a44:	7abb      	ldrb	r3, [r7, #10]
 8008a46:	4619      	mov	r1, r3
 8008a48:	68f8      	ldr	r0, [r7, #12]
 8008a4a:	f7ff fecf 	bl	80087ec <_ZN4GLCD9m_setpageEh>
	//for(i=0;str[i]!=0;i++)
	length =strlen(str);
 8008a4e:	6878      	ldr	r0, [r7, #4]
 8008a50:	f7f7 fbbe 	bl	80001d0 <strlen>
 8008a54:	4603      	mov	r3, r0
 8008a56:	b2da      	uxtb	r2, r3
 8008a58:	4b12      	ldr	r3, [pc, #72]	; (8008aa4 <_ZN4GLCD10m_lcdputs1EhhPc+0x7c>)
 8008a5a:	701a      	strb	r2, [r3, #0]
	for(i=0;i< strlen(str);i++)
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	75fb      	strb	r3, [r7, #23]
 8008a60:	7dfc      	ldrb	r4, [r7, #23]
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f7f7 fbb4 	bl	80001d0 <strlen>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	429c      	cmp	r4, r3
 8008a6c:	d215      	bcs.n	8008a9a <_ZN4GLCD10m_lcdputs1EhhPc+0x72>
	{
		a=(*(str+i));
 8008a6e:	7dfb      	ldrb	r3, [r7, #23]
 8008a70:	687a      	ldr	r2, [r7, #4]
 8008a72:	4413      	add	r3, r2
 8008a74:	781b      	ldrb	r3, [r3, #0]
 8008a76:	82bb      	strh	r3, [r7, #20]
		a*=8;
 8008a78:	8abb      	ldrh	r3, [r7, #20]
 8008a7a:	00db      	lsls	r3, r3, #3
 8008a7c:	82bb      	strh	r3, [r7, #20]
		m_lcddata(&Character8x8[a],8);
 8008a7e:	8abb      	ldrh	r3, [r7, #20]
 8008a80:	3318      	adds	r3, #24
 8008a82:	68fa      	ldr	r2, [r7, #12]
 8008a84:	4413      	add	r3, r2
 8008a86:	3306      	adds	r3, #6
 8008a88:	2208      	movs	r2, #8
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	68f8      	ldr	r0, [r7, #12]
 8008a8e:	f7ff ff31 	bl	80088f4 <_ZN4GLCD9m_lcddataEPht>
	for(i=0;i< strlen(str);i++)
 8008a92:	7dfb      	ldrb	r3, [r7, #23]
 8008a94:	3301      	adds	r3, #1
 8008a96:	75fb      	strb	r3, [r7, #23]
 8008a98:	e7e2      	b.n	8008a60 <_ZN4GLCD10m_lcdputs1EhhPc+0x38>
	}
}
 8008a9a:	bf00      	nop
 8008a9c:	371c      	adds	r7, #28
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd90      	pop	{r4, r7, pc}
 8008aa2:	bf00      	nop
 8008aa4:	20000774 	.word	0x20000774

08008aa8 <_ZN4GLCD8m_clrlcdEv>:
		m_lcddata(&font5x7[a],5);
	}
}

void GLCD::m_clrlcd(void)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b084      	sub	sp, #16
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
    uint8_t i,j;
    for (i=0;i < 8;i++)
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	73fb      	strb	r3, [r7, #15]
 8008ab4:	7bfb      	ldrb	r3, [r7, #15]
 8008ab6:	2b07      	cmp	r3, #7
 8008ab8:	d81d      	bhi.n	8008af6 <_ZN4GLCD8m_clrlcdEv+0x4e>
    {
    m_setpage(i);
 8008aba:	7bfb      	ldrb	r3, [r7, #15]
 8008abc:	4619      	mov	r1, r3
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f7ff fe94 	bl	80087ec <_ZN4GLCD9m_setpageEh>
    m_setcolumn(0);
 8008ac4:	2100      	movs	r1, #0
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f7ff fe0c 	bl	80086e4 <_ZN4GLCD11m_setcolumnEh>
        for (j= 0 ;j < 128; j++)
 8008acc:	2300      	movs	r3, #0
 8008ace:	73bb      	strb	r3, [r7, #14]
 8008ad0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	db0a      	blt.n	8008aee <_ZN4GLCD8m_clrlcdEv+0x46>
        	m_lcddata(&z,1);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	331d      	adds	r3, #29
 8008adc:	2201      	movs	r2, #1
 8008ade:	4619      	mov	r1, r3
 8008ae0:	6878      	ldr	r0, [r7, #4]
 8008ae2:	f7ff ff07 	bl	80088f4 <_ZN4GLCD9m_lcddataEPht>
        for (j= 0 ;j < 128; j++)
 8008ae6:	7bbb      	ldrb	r3, [r7, #14]
 8008ae8:	3301      	adds	r3, #1
 8008aea:	73bb      	strb	r3, [r7, #14]
 8008aec:	e7f0      	b.n	8008ad0 <_ZN4GLCD8m_clrlcdEv+0x28>
    for (i=0;i < 8;i++)
 8008aee:	7bfb      	ldrb	r3, [r7, #15]
 8008af0:	3301      	adds	r3, #1
 8008af2:	73fb      	strb	r3, [r7, #15]
 8008af4:	e7de      	b.n	8008ab4 <_ZN4GLCD8m_clrlcdEv+0xc>
    }
}
 8008af6:	bf00      	nop
 8008af8:	3710      	adds	r7, #16
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}
	...

08008b00 <_ZN7DwinhmiC1Ev>:
uint8_t Dwinseq;
uint8_t lengthOfServerAdd,lengthOfUserName,lengthOfPassword;
uint8_t CheckP;
uint8_t updateCloudConn;

Dwinhmi::Dwinhmi() {
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
 8008b08:	4a06      	ldr	r2, [pc, #24]	; (8008b24 <_ZN7DwinhmiC1Ev+0x24>)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	601a      	str	r2, [r3, #0]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	// TODO Auto-generated constructor stub

}
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	4618      	mov	r0, r3
 8008b1a:	370c      	adds	r7, #12
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b22:	4770      	bx	lr
 8008b24:	08011a94 	.word	0x08011a94

08008b28 <_ZN7DwinhmiD1Ev>:

Dwinhmi::~Dwinhmi() {
 8008b28:	b480      	push	{r7}
 8008b2a:	b083      	sub	sp, #12
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	4a04      	ldr	r2, [pc, #16]	; (8008b44 <_ZN7DwinhmiD1Ev+0x1c>)
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	4618      	mov	r0, r3
 8008b3a:	370c      	adds	r7, #12
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b42:	4770      	bx	lr
 8008b44:	08011a94 	.word	0x08011a94

08008b48 <_ZN7DwinhmiD0Ev>:
Dwinhmi::~Dwinhmi() {
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b082      	sub	sp, #8
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
}
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f7ff ffe9 	bl	8008b28 <_ZN7DwinhmiD1Ev>
 8008b56:	2144      	movs	r1, #68	; 0x44
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f008 f84a 	bl	8010bf2 <_ZdlPvj>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	4618      	mov	r0, r3
 8008b62:	3708      	adds	r7, #8
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}

08008b68 <_ZN7Dwinhmi9dwinFrameEv>:

void Dwinhmi::dwinFrame()
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b082      	sub	sp, #8
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
	switch(Cntid_dwin)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008b76:	2b02      	cmp	r3, #2
 8008b78:	f000 81b8 	beq.w	8008eec <_ZN7Dwinhmi9dwinFrameEv+0x384>
 8008b7c:	2b02      	cmp	r3, #2
 8008b7e:	f300 81db 	bgt.w	8008f38 <_ZN7Dwinhmi9dwinFrameEv+0x3d0>
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d003      	beq.n	8008b8e <_ZN7Dwinhmi9dwinFrameEv+0x26>
 8008b86:	2b01      	cmp	r3, #1
 8008b88:	f000 810c 	beq.w	8008da4 <_ZN7Dwinhmi9dwinFrameEv+0x23c>
			Dwinseq=0;
			noOfDataDwin=7;
			Cntid_dwin=0;
		break;
		default:
		break;
 8008b8c:	e1d4      	b.n	8008f38 <_ZN7Dwinhmi9dwinFrameEv+0x3d0>
			u8ModbusRegisterdwin[0] = START_BYTE_1;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	225a      	movs	r2, #90	; 0x5a
 8008b92:	711a      	strb	r2, [r3, #4]
			u8ModbusRegisterdwin[1] = START_BYTE_2;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	22a5      	movs	r2, #165	; 0xa5
 8008b98:	715a      	strb	r2, [r3, #5]
			u8ModbusRegisterdwin[2] = multipleWriteRequestH;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2233      	movs	r2, #51	; 0x33
 8008b9e:	719a      	strb	r2, [r3, #6]
			u8ModbusRegisterdwin[3] = multipleWriteRequestL;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2282      	movs	r2, #130	; 0x82
 8008ba4:	71da      	strb	r2, [r3, #7]
			u8ModbusRegisterdwin[4] = 0x20;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2220      	movs	r2, #32
 8008baa:	721a      	strb	r2, [r3, #8]
			u8ModbusRegisterdwin[5] = 0x00;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	725a      	strb	r2, [r3, #9]
			u8ModbusRegisterdwin[6] = 0x00;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	729a      	strb	r2, [r3, #10]
			u8ModbusRegisterdwin[7] = date_Rtc;
 8008bb8:	4b6d      	ldr	r3, [pc, #436]	; (8008d70 <_ZN7Dwinhmi9dwinFrameEv+0x208>)
 8008bba:	781a      	ldrb	r2, [r3, #0]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	72da      	strb	r2, [r3, #11]
			u8ModbusRegisterdwin[8] = 0x00;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	731a      	strb	r2, [r3, #12]
			u8ModbusRegisterdwin[9] = month_Rtc;
 8008bc6:	4b6b      	ldr	r3, [pc, #428]	; (8008d74 <_ZN7Dwinhmi9dwinFrameEv+0x20c>)
 8008bc8:	781a      	ldrb	r2, [r3, #0]
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	735a      	strb	r2, [r3, #13]
			u8ModbusRegisterdwin[10] = 0x00;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	739a      	strb	r2, [r3, #14]
			u8ModbusRegisterdwin[11] = year_Rtc;
 8008bd4:	4b68      	ldr	r3, [pc, #416]	; (8008d78 <_ZN7Dwinhmi9dwinFrameEv+0x210>)
 8008bd6:	781a      	ldrb	r2, [r3, #0]
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	73da      	strb	r2, [r3, #15]
			u8ModbusRegisterdwin[12] = 0x00;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2200      	movs	r2, #0
 8008be0:	741a      	strb	r2, [r3, #16]
			u8ModbusRegisterdwin[13] = hour_t;
 8008be2:	4b66      	ldr	r3, [pc, #408]	; (8008d7c <_ZN7Dwinhmi9dwinFrameEv+0x214>)
 8008be4:	781a      	ldrb	r2, [r3, #0]
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	745a      	strb	r2, [r3, #17]
			u8ModbusRegisterdwin[14] = 0x00;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2200      	movs	r2, #0
 8008bee:	749a      	strb	r2, [r3, #18]
			u8ModbusRegisterdwin[15] = min_t;
 8008bf0:	4b63      	ldr	r3, [pc, #396]	; (8008d80 <_ZN7Dwinhmi9dwinFrameEv+0x218>)
 8008bf2:	781a      	ldrb	r2, [r3, #0]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	74da      	strb	r2, [r3, #19]
			u8ModbusRegisterdwin[16] = 0x00;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	751a      	strb	r2, [r3, #20]
			u8ModbusRegisterdwin[17] = sec_t;
 8008bfe:	4b61      	ldr	r3, [pc, #388]	; (8008d84 <_ZN7Dwinhmi9dwinFrameEv+0x21c>)
 8008c00:	781a      	ldrb	r2, [r3, #0]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	755a      	strb	r2, [r3, #21]
			u8ModbusRegisterdwin[18] = highByte(Production_Total);
 8008c06:	4b60      	ldr	r3, [pc, #384]	; (8008d88 <_ZN7Dwinhmi9dwinFrameEv+0x220>)
 8008c08:	881b      	ldrh	r3, [r3, #0]
 8008c0a:	0a1b      	lsrs	r3, r3, #8
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	b2da      	uxtb	r2, r3
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	759a      	strb	r2, [r3, #22]
			u8ModbusRegisterdwin[19] = lowByte(Production_Total);
 8008c14:	4b5c      	ldr	r3, [pc, #368]	; (8008d88 <_ZN7Dwinhmi9dwinFrameEv+0x220>)
 8008c16:	881b      	ldrh	r3, [r3, #0]
 8008c18:	b2da      	uxtb	r2, r3
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	75da      	strb	r2, [r3, #23]
			u8ModbusRegisterdwin[20] = highByte(Rejection_Total);
 8008c1e:	4b5b      	ldr	r3, [pc, #364]	; (8008d8c <_ZN7Dwinhmi9dwinFrameEv+0x224>)
 8008c20:	881b      	ldrh	r3, [r3, #0]
 8008c22:	0a1b      	lsrs	r3, r3, #8
 8008c24:	b29b      	uxth	r3, r3
 8008c26:	b2da      	uxtb	r2, r3
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	761a      	strb	r2, [r3, #24]
			u8ModbusRegisterdwin[21] = lowByte(Rejection_Total);
 8008c2c:	4b57      	ldr	r3, [pc, #348]	; (8008d8c <_ZN7Dwinhmi9dwinFrameEv+0x224>)
 8008c2e:	881b      	ldrh	r3, [r3, #0]
 8008c30:	b2da      	uxtb	r2, r3
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	765a      	strb	r2, [r3, #25]
			u8ModbusRegisterdwin[22] = highByte(0);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	769a      	strb	r2, [r3, #26]
			u8ModbusRegisterdwin[23] = lowByte(wifiConnection);//2008
 8008c3c:	4b54      	ldr	r3, [pc, #336]	; (8008d90 <_ZN7Dwinhmi9dwinFrameEv+0x228>)
 8008c3e:	781a      	ldrb	r2, [r3, #0]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	76da      	strb	r2, [r3, #27]
			u8ModbusRegisterdwin[24] = highByte(0);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	771a      	strb	r2, [r3, #28]
			u8ModbusRegisterdwin[25] = lowByte(wifiConnection);//2009
 8008c4a:	4b51      	ldr	r3, [pc, #324]	; (8008d90 <_ZN7Dwinhmi9dwinFrameEv+0x228>)
 8008c4c:	781a      	ldrb	r2, [r3, #0]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	775a      	strb	r2, [r3, #29]
			u8ModbusRegisterdwin[26] = highByte(0);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2200      	movs	r2, #0
 8008c56:	779a      	strb	r2, [r3, #30]
			u8ModbusRegisterdwin[27] = lowByte(12);//200A
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	220c      	movs	r2, #12
 8008c5c:	77da      	strb	r2, [r3, #31]
			u8ModbusRegisterdwin[28] = highByte(productionTarget);
 8008c5e:	4b4d      	ldr	r3, [pc, #308]	; (8008d94 <_ZN7Dwinhmi9dwinFrameEv+0x22c>)
 8008c60:	881b      	ldrh	r3, [r3, #0]
 8008c62:	0a1b      	lsrs	r3, r3, #8
 8008c64:	b29b      	uxth	r3, r3
 8008c66:	b2da      	uxtb	r2, r3
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f883 2020 	strb.w	r2, [r3, #32]
			u8ModbusRegisterdwin[29] = lowByte(productionTarget);//200B
 8008c6e:	4b49      	ldr	r3, [pc, #292]	; (8008d94 <_ZN7Dwinhmi9dwinFrameEv+0x22c>)
 8008c70:	881b      	ldrh	r3, [r3, #0]
 8008c72:	b2da      	uxtb	r2, r3
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			u8ModbusRegisterdwin[30] = highByte(productionInc);
 8008c7a:	4b47      	ldr	r3, [pc, #284]	; (8008d98 <_ZN7Dwinhmi9dwinFrameEv+0x230>)
 8008c7c:	881b      	ldrh	r3, [r3, #0]
 8008c7e:	0a1b      	lsrs	r3, r3, #8
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	b2da      	uxtb	r2, r3
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			u8ModbusRegisterdwin[31] = lowByte(productionInc);//200C
 8008c8a:	4b43      	ldr	r3, [pc, #268]	; (8008d98 <_ZN7Dwinhmi9dwinFrameEv+0x230>)
 8008c8c:	881b      	ldrh	r3, [r3, #0]
 8008c8e:	b2da      	uxtb	r2, r3
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			u8ModbusRegisterdwin[32] = highByte(startStopStatus);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			u8ModbusRegisterdwin[33] = lowByte(startStopStatus);//200C
 8008c9e:	4b3f      	ldr	r3, [pc, #252]	; (8008d9c <_ZN7Dwinhmi9dwinFrameEv+0x234>)
 8008ca0:	781a      	ldrb	r2, [r3, #0]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			u8ModbusRegisterdwin[34] = highByte(batchNumber);
 8008ca8:	4b3d      	ldr	r3, [pc, #244]	; (8008da0 <_ZN7Dwinhmi9dwinFrameEv+0x238>)
 8008caa:	881b      	ldrh	r3, [r3, #0]
 8008cac:	0a1b      	lsrs	r3, r3, #8
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	b2da      	uxtb	r2, r3
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
			u8ModbusRegisterdwin[35] = lowByte(batchNumber);//200C
 8008cb8:	4b39      	ldr	r3, [pc, #228]	; (8008da0 <_ZN7Dwinhmi9dwinFrameEv+0x238>)
 8008cba:	881b      	ldrh	r3, [r3, #0]
 8008cbc:	b2da      	uxtb	r2, r3
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			u8ModbusRegisterdwin[36] = highByte(0);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			u8ModbusRegisterdwin[37] = lowByte(0);//200D
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
			u8ModbusRegisterdwin[38] = highByte(0);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
			u8ModbusRegisterdwin[39] = lowByte(0);//200e
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
			u8ModbusRegisterdwin[40] = highByte(0);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			u8ModbusRegisterdwin[41] = lowByte(0);//200f
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			u8ModbusRegisterdwin[42] = highByte(0);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			u8ModbusRegisterdwin[43] = lowByte(0);//2010
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
			u8ModbusRegisterdwin[44] = 'I';//itemNumber[0];
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2249      	movs	r2, #73	; 0x49
 8008d08:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			u8ModbusRegisterdwin[45] = 'T';//itemNumber[1];//2011
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2254      	movs	r2, #84	; 0x54
 8008d10:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			u8ModbusRegisterdwin[46] = 'E';//itemNumber[2];
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2245      	movs	r2, #69	; 0x45
 8008d18:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			u8ModbusRegisterdwin[47] = 'M';//itemNumber[3];//2011
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	224d      	movs	r2, #77	; 0x4d
 8008d20:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
			u8ModbusRegisterdwin[48] = '1';//itemNumber[4];
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2231      	movs	r2, #49	; 0x31
 8008d28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
			u8ModbusRegisterdwin[49] = 'T';//itemNumber[5];//2011
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2254      	movs	r2, #84	; 0x54
 8008d30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
			u8ModbusRegisterdwin[50] = 'E';//itemNumber[6];
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2245      	movs	r2, #69	; 0x45
 8008d38:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
			u8ModbusRegisterdwin[51] = 'S';//itemNumber[7];//2011
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2253      	movs	r2, #83	; 0x53
 8008d40:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
			u8ModbusRegisterdwin[52] = '1';//itemNumber[8];
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2231      	movs	r2, #49	; 0x31
 8008d48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			u8ModbusRegisterdwin[53] = '2';//itemNumber[9];//2011
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2232      	movs	r2, #50	; 0x32
 8008d50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			noOfDataDwin=54;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2236      	movs	r2, #54	; 0x36
 8008d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
			noOfDataDwin=36;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2224      	movs	r2, #36	; 0x24
 8008d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
   			Cntid_dwin=1;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2201      	movs	r2, #1
 8008d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		break;
 8008d6c:	e0e5      	b.n	8008f3a <_ZN7Dwinhmi9dwinFrameEv+0x3d2>
 8008d6e:	bf00      	nop
 8008d70:	20000a08 	.word	0x20000a08
 8008d74:	20000a09 	.word	0x20000a09
 8008d78:	20000a0a 	.word	0x20000a0a
 8008d7c:	20000a04 	.word	0x20000a04
 8008d80:	20000a05 	.word	0x20000a05
 8008d84:	20000a06 	.word	0x20000a06
 8008d88:	200000fe 	.word	0x200000fe
 8008d8c:	20000100 	.word	0x20000100
 8008d90:	200001a7 	.word	0x200001a7
 8008d94:	20000768 	.word	0x20000768
 8008d98:	20000764 	.word	0x20000764
 8008d9c:	2000010f 	.word	0x2000010f
 8008da0:	2000010c 	.word	0x2000010c
			u8ModbusRegisterdwin[0] = START_BYTE_1;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	225a      	movs	r2, #90	; 0x5a
 8008da8:	711a      	strb	r2, [r3, #4]
			u8ModbusRegisterdwin[1] = START_BYTE_2;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	22a5      	movs	r2, #165	; 0xa5
 8008dae:	715a      	strb	r2, [r3, #5]
			u8ModbusRegisterdwin[2] = multipleWriteRequestH;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2233      	movs	r2, #51	; 0x33
 8008db4:	719a      	strb	r2, [r3, #6]
			u8ModbusRegisterdwin[3] = multipleWriteRequestL;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2282      	movs	r2, #130	; 0x82
 8008dba:	71da      	strb	r2, [r3, #7]
			u8ModbusRegisterdwin[4] = 0x20;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2220      	movs	r2, #32
 8008dc0:	721a      	strb	r2, [r3, #8]
			u8ModbusRegisterdwin[5] = 0x00;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	725a      	strb	r2, [r3, #9]
			u8ModbusRegisterdwin[6] = 0x00;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	729a      	strb	r2, [r3, #10]
			u8ModbusRegisterdwin[7] = date_Rtc;
 8008dce:	4b62      	ldr	r3, [pc, #392]	; (8008f58 <_ZN7Dwinhmi9dwinFrameEv+0x3f0>)
 8008dd0:	781a      	ldrb	r2, [r3, #0]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	72da      	strb	r2, [r3, #11]
			u8ModbusRegisterdwin[8] = 0x00;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	731a      	strb	r2, [r3, #12]
			u8ModbusRegisterdwin[9] = month_Rtc;
 8008ddc:	4b5f      	ldr	r3, [pc, #380]	; (8008f5c <_ZN7Dwinhmi9dwinFrameEv+0x3f4>)
 8008dde:	781a      	ldrb	r2, [r3, #0]
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	735a      	strb	r2, [r3, #13]
			u8ModbusRegisterdwin[10] = 0x00;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2200      	movs	r2, #0
 8008de8:	739a      	strb	r2, [r3, #14]
			u8ModbusRegisterdwin[11] = year_Rtc;
 8008dea:	4b5d      	ldr	r3, [pc, #372]	; (8008f60 <_ZN7Dwinhmi9dwinFrameEv+0x3f8>)
 8008dec:	781a      	ldrb	r2, [r3, #0]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	73da      	strb	r2, [r3, #15]
			u8ModbusRegisterdwin[12] = 0x00;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2200      	movs	r2, #0
 8008df6:	741a      	strb	r2, [r3, #16]
			u8ModbusRegisterdwin[13] = hour_t;
 8008df8:	4b5a      	ldr	r3, [pc, #360]	; (8008f64 <_ZN7Dwinhmi9dwinFrameEv+0x3fc>)
 8008dfa:	781a      	ldrb	r2, [r3, #0]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	745a      	strb	r2, [r3, #17]
			u8ModbusRegisterdwin[14] = 0x00;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2200      	movs	r2, #0
 8008e04:	749a      	strb	r2, [r3, #18]
			u8ModbusRegisterdwin[15] = min_t;
 8008e06:	4b58      	ldr	r3, [pc, #352]	; (8008f68 <_ZN7Dwinhmi9dwinFrameEv+0x400>)
 8008e08:	781a      	ldrb	r2, [r3, #0]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	74da      	strb	r2, [r3, #19]
			u8ModbusRegisterdwin[16] = 0x00;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2200      	movs	r2, #0
 8008e12:	751a      	strb	r2, [r3, #20]
			u8ModbusRegisterdwin[17] = sec_t;
 8008e14:	4b55      	ldr	r3, [pc, #340]	; (8008f6c <_ZN7Dwinhmi9dwinFrameEv+0x404>)
 8008e16:	781a      	ldrb	r2, [r3, #0]
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	755a      	strb	r2, [r3, #21]
			u8ModbusRegisterdwin[18] = highByte(Production_Total);
 8008e1c:	4b54      	ldr	r3, [pc, #336]	; (8008f70 <_ZN7Dwinhmi9dwinFrameEv+0x408>)
 8008e1e:	881b      	ldrh	r3, [r3, #0]
 8008e20:	0a1b      	lsrs	r3, r3, #8
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	b2da      	uxtb	r2, r3
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	759a      	strb	r2, [r3, #22]
			u8ModbusRegisterdwin[19] = lowByte(Production_Total);
 8008e2a:	4b51      	ldr	r3, [pc, #324]	; (8008f70 <_ZN7Dwinhmi9dwinFrameEv+0x408>)
 8008e2c:	881b      	ldrh	r3, [r3, #0]
 8008e2e:	b2da      	uxtb	r2, r3
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	75da      	strb	r2, [r3, #23]
			u8ModbusRegisterdwin[20] = highByte(Rejection_Total);
 8008e34:	4b4f      	ldr	r3, [pc, #316]	; (8008f74 <_ZN7Dwinhmi9dwinFrameEv+0x40c>)
 8008e36:	881b      	ldrh	r3, [r3, #0]
 8008e38:	0a1b      	lsrs	r3, r3, #8
 8008e3a:	b29b      	uxth	r3, r3
 8008e3c:	b2da      	uxtb	r2, r3
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	761a      	strb	r2, [r3, #24]
			u8ModbusRegisterdwin[21] = lowByte(Rejection_Total);
 8008e42:	4b4c      	ldr	r3, [pc, #304]	; (8008f74 <_ZN7Dwinhmi9dwinFrameEv+0x40c>)
 8008e44:	881b      	ldrh	r3, [r3, #0]
 8008e46:	b2da      	uxtb	r2, r3
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	765a      	strb	r2, [r3, #25]
			u8ModbusRegisterdwin[22] = highByte(0);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	769a      	strb	r2, [r3, #26]
			u8ModbusRegisterdwin[23] = lowByte(wifiConnection);//2008
 8008e52:	4b49      	ldr	r3, [pc, #292]	; (8008f78 <_ZN7Dwinhmi9dwinFrameEv+0x410>)
 8008e54:	781a      	ldrb	r2, [r3, #0]
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	76da      	strb	r2, [r3, #27]
			u8ModbusRegisterdwin[24] = highByte(0);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	771a      	strb	r2, [r3, #28]
			u8ModbusRegisterdwin[25] = lowByte(wifiConnection);//2009
 8008e60:	4b45      	ldr	r3, [pc, #276]	; (8008f78 <_ZN7Dwinhmi9dwinFrameEv+0x410>)
 8008e62:	781a      	ldrb	r2, [r3, #0]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	775a      	strb	r2, [r3, #29]
			u8ModbusRegisterdwin[26] = highByte(0);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	779a      	strb	r2, [r3, #30]
			u8ModbusRegisterdwin[27] = lowByte(12);//200A
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	220c      	movs	r2, #12
 8008e72:	77da      	strb	r2, [r3, #31]
			u8ModbusRegisterdwin[28] = highByte(productionTarget);
 8008e74:	4b41      	ldr	r3, [pc, #260]	; (8008f7c <_ZN7Dwinhmi9dwinFrameEv+0x414>)
 8008e76:	881b      	ldrh	r3, [r3, #0]
 8008e78:	0a1b      	lsrs	r3, r3, #8
 8008e7a:	b29b      	uxth	r3, r3
 8008e7c:	b2da      	uxtb	r2, r3
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f883 2020 	strb.w	r2, [r3, #32]
			u8ModbusRegisterdwin[29] = lowByte(productionTarget);//200B
 8008e84:	4b3d      	ldr	r3, [pc, #244]	; (8008f7c <_ZN7Dwinhmi9dwinFrameEv+0x414>)
 8008e86:	881b      	ldrh	r3, [r3, #0]
 8008e88:	b2da      	uxtb	r2, r3
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			u8ModbusRegisterdwin[30] = highByte(productionInc);
 8008e90:	4b3b      	ldr	r3, [pc, #236]	; (8008f80 <_ZN7Dwinhmi9dwinFrameEv+0x418>)
 8008e92:	881b      	ldrh	r3, [r3, #0]
 8008e94:	0a1b      	lsrs	r3, r3, #8
 8008e96:	b29b      	uxth	r3, r3
 8008e98:	b2da      	uxtb	r2, r3
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			u8ModbusRegisterdwin[31] = lowByte(productionInc);//200C
 8008ea0:	4b37      	ldr	r3, [pc, #220]	; (8008f80 <_ZN7Dwinhmi9dwinFrameEv+0x418>)
 8008ea2:	881b      	ldrh	r3, [r3, #0]
 8008ea4:	b2da      	uxtb	r2, r3
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			u8ModbusRegisterdwin[32] = highByte(startStopStatus);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			u8ModbusRegisterdwin[33] = lowByte(startStopStatus);//200C
 8008eb4:	4b33      	ldr	r3, [pc, #204]	; (8008f84 <_ZN7Dwinhmi9dwinFrameEv+0x41c>)
 8008eb6:	781a      	ldrb	r2, [r3, #0]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			u8ModbusRegisterdwin[34] = highByte(batchNumber);
 8008ebe:	4b32      	ldr	r3, [pc, #200]	; (8008f88 <_ZN7Dwinhmi9dwinFrameEv+0x420>)
 8008ec0:	881b      	ldrh	r3, [r3, #0]
 8008ec2:	0a1b      	lsrs	r3, r3, #8
 8008ec4:	b29b      	uxth	r3, r3
 8008ec6:	b2da      	uxtb	r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
			u8ModbusRegisterdwin[35] = lowByte(batchNumber);//200C
 8008ece:	4b2e      	ldr	r3, [pc, #184]	; (8008f88 <_ZN7Dwinhmi9dwinFrameEv+0x420>)
 8008ed0:	881b      	ldrh	r3, [r3, #0]
 8008ed2:	b2da      	uxtb	r2, r3
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			noOfDataDwin=54;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2236      	movs	r2, #54	; 0x36
 8008ede:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
			Cntid_dwin=2;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2202      	movs	r2, #2
 8008ee6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		break;
 8008eea:	e026      	b.n	8008f3a <_ZN7Dwinhmi9dwinFrameEv+0x3d2>
			u8ModbusRegisterdwin[0] = START_BYTE_1;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	225a      	movs	r2, #90	; 0x5a
 8008ef0:	711a      	strb	r2, [r3, #4]
			u8ModbusRegisterdwin[1] = START_BYTE_2;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	22a5      	movs	r2, #165	; 0xa5
 8008ef6:	715a      	strb	r2, [r3, #5]
			u8ModbusRegisterdwin[2] = multipleReadRequestH;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2204      	movs	r2, #4
 8008efc:	719a      	strb	r2, [r3, #6]
			u8ModbusRegisterdwin[3] = multipleReadRequestL;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2283      	movs	r2, #131	; 0x83
 8008f02:	71da      	strb	r2, [r3, #7]
			u8ModbusRegisterdwin[4] = 0x30;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2230      	movs	r2, #48	; 0x30
 8008f08:	721a      	strb	r2, [r3, #8]
			u8ModbusRegisterdwin[5] = 0x00;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	725a      	strb	r2, [r3, #9]
			u8ModbusRegisterdwin[6] = 0x22;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2222      	movs	r2, #34	; 0x22
 8008f14:	729a      	strb	r2, [r3, #10]
			memset(DwinDatabuffer,0,255);
 8008f16:	22ff      	movs	r2, #255	; 0xff
 8008f18:	2100      	movs	r1, #0
 8008f1a:	481c      	ldr	r0, [pc, #112]	; (8008f8c <_ZN7Dwinhmi9dwinFrameEv+0x424>)
 8008f1c:	f007 feae 	bl	8010c7c <memset>
			Dwinseq=0;
 8008f20:	4b1b      	ldr	r3, [pc, #108]	; (8008f90 <_ZN7Dwinhmi9dwinFrameEv+0x428>)
 8008f22:	2200      	movs	r2, #0
 8008f24:	701a      	strb	r2, [r3, #0]
			noOfDataDwin=7;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2207      	movs	r2, #7
 8008f2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
			Cntid_dwin=0;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2200      	movs	r2, #0
 8008f32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		break;
 8008f36:	e000      	b.n	8008f3a <_ZN7Dwinhmi9dwinFrameEv+0x3d2>
		break;
 8008f38:	bf00      	nop
	}
	HAL_UART_Transmit_IT(&huart2,u8ModbusRegisterdwin,noOfDataDwin);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	1d19      	adds	r1, r3, #4
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f44:	b29b      	uxth	r3, r3
 8008f46:	461a      	mov	r2, r3
 8008f48:	4812      	ldr	r0, [pc, #72]	; (8008f94 <_ZN7Dwinhmi9dwinFrameEv+0x42c>)
 8008f4a:	f006 faf9 	bl	800f540 <HAL_UART_Transmit_IT>
}
 8008f4e:	bf00      	nop
 8008f50:	3708      	adds	r7, #8
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}
 8008f56:	bf00      	nop
 8008f58:	20000a08 	.word	0x20000a08
 8008f5c:	20000a09 	.word	0x20000a09
 8008f60:	20000a0a 	.word	0x20000a0a
 8008f64:	20000a04 	.word	0x20000a04
 8008f68:	20000a05 	.word	0x20000a05
 8008f6c:	20000a06 	.word	0x20000a06
 8008f70:	200000fe 	.word	0x200000fe
 8008f74:	20000100 	.word	0x20000100
 8008f78:	200001a7 	.word	0x200001a7
 8008f7c:	20000768 	.word	0x20000768
 8008f80:	20000764 	.word	0x20000764
 8008f84:	2000010f 	.word	0x2000010f
 8008f88:	2000010c 	.word	0x2000010c
 8008f8c:	20000288 	.word	0x20000288
 8008f90:	200007fd 	.word	0x200007fd
 8008f94:	200004e4 	.word	0x200004e4

08008f98 <_ZN7Dwinhmi11dwinDecoderEv>:


void Dwinhmi::dwinDecoder()
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b083      	sub	sp, #12
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
	if(!Rx_Dwin_Complete){return;}
 8008fa0:	4b89      	ldr	r3, [pc, #548]	; (80091c8 <_ZN7Dwinhmi11dwinDecoderEv+0x230>)
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	f000 8157 	beq.w	8009258 <_ZN7Dwinhmi11dwinDecoderEv+0x2c0>
	Rx_Dwin_Complete=0;
 8008faa:	4b87      	ldr	r3, [pc, #540]	; (80091c8 <_ZN7Dwinhmi11dwinDecoderEv+0x230>)
 8008fac:	2200      	movs	r2, #0
 8008fae:	701a      	strb	r2, [r3, #0]

	dwinRxFramValid = ((DwinDatabuffer[23]<<8)|DwinDatabuffer[24]);
 8008fb0:	4b86      	ldr	r3, [pc, #536]	; (80091cc <_ZN7Dwinhmi11dwinDecoderEv+0x234>)
 8008fb2:	7ddb      	ldrb	r3, [r3, #23]
 8008fb4:	021b      	lsls	r3, r3, #8
 8008fb6:	b21a      	sxth	r2, r3
 8008fb8:	4b84      	ldr	r3, [pc, #528]	; (80091cc <_ZN7Dwinhmi11dwinDecoderEv+0x234>)
 8008fba:	7e1b      	ldrb	r3, [r3, #24]
 8008fbc:	b21b      	sxth	r3, r3
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	b21b      	sxth	r3, r3
 8008fc2:	b29a      	uxth	r2, r3
 8008fc4:	4b82      	ldr	r3, [pc, #520]	; (80091d0 <_ZN7Dwinhmi11dwinDecoderEv+0x238>)
 8008fc6:	801a      	strh	r2, [r3, #0]
	if(dwinRxFramValid > 0){
 8008fc8:	4b81      	ldr	r3, [pc, #516]	; (80091d0 <_ZN7Dwinhmi11dwinDecoderEv+0x238>)
 8008fca:	881b      	ldrh	r3, [r3, #0]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	f000 8144 	beq.w	800925a <_ZN7Dwinhmi11dwinDecoderEv+0x2c2>
		machineId  = ((DwinDatabuffer[23]<<8)|DwinDatabuffer[24]);
 8008fd2:	4b7e      	ldr	r3, [pc, #504]	; (80091cc <_ZN7Dwinhmi11dwinDecoderEv+0x234>)
 8008fd4:	7ddb      	ldrb	r3, [r3, #23]
 8008fd6:	021b      	lsls	r3, r3, #8
 8008fd8:	b21a      	sxth	r2, r3
 8008fda:	4b7c      	ldr	r3, [pc, #496]	; (80091cc <_ZN7Dwinhmi11dwinDecoderEv+0x234>)
 8008fdc:	7e1b      	ldrb	r3, [r3, #24]
 8008fde:	b21b      	sxth	r3, r3
 8008fe0:	4313      	orrs	r3, r2
 8008fe2:	b21b      	sxth	r3, r3
 8008fe4:	b29a      	uxth	r2, r3
 8008fe6:	4b7b      	ldr	r3, [pc, #492]	; (80091d4 <_ZN7Dwinhmi11dwinDecoderEv+0x23c>)
 8008fe8:	801a      	strh	r2, [r3, #0]
		portNumber = ((DwinDatabuffer[51]<<8)|DwinDatabuffer[52]);
 8008fea:	4b78      	ldr	r3, [pc, #480]	; (80091cc <_ZN7Dwinhmi11dwinDecoderEv+0x234>)
 8008fec:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8008ff0:	021b      	lsls	r3, r3, #8
 8008ff2:	b21a      	sxth	r2, r3
 8008ff4:	4b75      	ldr	r3, [pc, #468]	; (80091cc <_ZN7Dwinhmi11dwinDecoderEv+0x234>)
 8008ff6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008ffa:	b21b      	sxth	r3, r3
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	b21b      	sxth	r3, r3
 8009000:	b29a      	uxth	r2, r3
 8009002:	4b75      	ldr	r3, [pc, #468]	; (80091d8 <_ZN7Dwinhmi11dwinDecoderEv+0x240>)
 8009004:	801a      	strh	r2, [r3, #0]
		for(shiftP=1,len_i=0;shiftP<=22;shiftP++,len_i++){
 8009006:	4b75      	ldr	r3, [pc, #468]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 8009008:	2201      	movs	r2, #1
 800900a:	701a      	strb	r2, [r3, #0]
 800900c:	4b74      	ldr	r3, [pc, #464]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 800900e:	2200      	movs	r2, #0
 8009010:	701a      	strb	r2, [r3, #0]
 8009012:	4b72      	ldr	r3, [pc, #456]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 8009014:	781b      	ldrb	r3, [r3, #0]
 8009016:	2b16      	cmp	r3, #22
 8009018:	d822      	bhi.n	8009060 <_ZN7Dwinhmi11dwinDecoderEv+0xc8>
			if(DwinDatabuffer[shiftP] == 0xff){lengthOfServerAdd = len_i;break;}
 800901a:	4b70      	ldr	r3, [pc, #448]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 800901c:	781b      	ldrb	r3, [r3, #0]
 800901e:	461a      	mov	r2, r3
 8009020:	4b6a      	ldr	r3, [pc, #424]	; (80091cc <_ZN7Dwinhmi11dwinDecoderEv+0x234>)
 8009022:	5c9b      	ldrb	r3, [r3, r2]
 8009024:	2bff      	cmp	r3, #255	; 0xff
 8009026:	d104      	bne.n	8009032 <_ZN7Dwinhmi11dwinDecoderEv+0x9a>
 8009028:	4b6d      	ldr	r3, [pc, #436]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 800902a:	781a      	ldrb	r2, [r3, #0]
 800902c:	4b6d      	ldr	r3, [pc, #436]	; (80091e4 <_ZN7Dwinhmi11dwinDecoderEv+0x24c>)
 800902e:	701a      	strb	r2, [r3, #0]
 8009030:	e016      	b.n	8009060 <_ZN7Dwinhmi11dwinDecoderEv+0xc8>
			serverAddress[len_i] = DwinDatabuffer[shiftP];
 8009032:	4b6a      	ldr	r3, [pc, #424]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 8009034:	781b      	ldrb	r3, [r3, #0]
 8009036:	4619      	mov	r1, r3
 8009038:	4b69      	ldr	r3, [pc, #420]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	461a      	mov	r2, r3
 800903e:	4b63      	ldr	r3, [pc, #396]	; (80091cc <_ZN7Dwinhmi11dwinDecoderEv+0x234>)
 8009040:	5c59      	ldrb	r1, [r3, r1]
 8009042:	4b69      	ldr	r3, [pc, #420]	; (80091e8 <_ZN7Dwinhmi11dwinDecoderEv+0x250>)
 8009044:	5499      	strb	r1, [r3, r2]
		for(shiftP=1,len_i=0;shiftP<=22;shiftP++,len_i++){
 8009046:	4b65      	ldr	r3, [pc, #404]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 8009048:	781b      	ldrb	r3, [r3, #0]
 800904a:	3301      	adds	r3, #1
 800904c:	b2da      	uxtb	r2, r3
 800904e:	4b63      	ldr	r3, [pc, #396]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 8009050:	701a      	strb	r2, [r3, #0]
 8009052:	4b63      	ldr	r3, [pc, #396]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 8009054:	781b      	ldrb	r3, [r3, #0]
 8009056:	3301      	adds	r3, #1
 8009058:	b2da      	uxtb	r2, r3
 800905a:	4b61      	ldr	r3, [pc, #388]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 800905c:	701a      	strb	r2, [r3, #0]
 800905e:	e7d8      	b.n	8009012 <_ZN7Dwinhmi11dwinDecoderEv+0x7a>
		}
		for(shiftP=27,len_i=0;shiftP<=49;shiftP++,len_i++){
 8009060:	4b5e      	ldr	r3, [pc, #376]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 8009062:	221b      	movs	r2, #27
 8009064:	701a      	strb	r2, [r3, #0]
 8009066:	4b5e      	ldr	r3, [pc, #376]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 8009068:	2200      	movs	r2, #0
 800906a:	701a      	strb	r2, [r3, #0]
 800906c:	4b5b      	ldr	r3, [pc, #364]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 800906e:	781b      	ldrb	r3, [r3, #0]
 8009070:	2b31      	cmp	r3, #49	; 0x31
 8009072:	d822      	bhi.n	80090ba <_ZN7Dwinhmi11dwinDecoderEv+0x122>
			if(DwinDatabuffer[shiftP] == 0xff){lengthOfUserName = len_i;break;}
 8009074:	4b59      	ldr	r3, [pc, #356]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	461a      	mov	r2, r3
 800907a:	4b54      	ldr	r3, [pc, #336]	; (80091cc <_ZN7Dwinhmi11dwinDecoderEv+0x234>)
 800907c:	5c9b      	ldrb	r3, [r3, r2]
 800907e:	2bff      	cmp	r3, #255	; 0xff
 8009080:	d104      	bne.n	800908c <_ZN7Dwinhmi11dwinDecoderEv+0xf4>
 8009082:	4b57      	ldr	r3, [pc, #348]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 8009084:	781a      	ldrb	r2, [r3, #0]
 8009086:	4b59      	ldr	r3, [pc, #356]	; (80091ec <_ZN7Dwinhmi11dwinDecoderEv+0x254>)
 8009088:	701a      	strb	r2, [r3, #0]
 800908a:	e016      	b.n	80090ba <_ZN7Dwinhmi11dwinDecoderEv+0x122>
			userNameWifi[len_i] = DwinDatabuffer[shiftP];
 800908c:	4b53      	ldr	r3, [pc, #332]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 800908e:	781b      	ldrb	r3, [r3, #0]
 8009090:	4619      	mov	r1, r3
 8009092:	4b53      	ldr	r3, [pc, #332]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	461a      	mov	r2, r3
 8009098:	4b4c      	ldr	r3, [pc, #304]	; (80091cc <_ZN7Dwinhmi11dwinDecoderEv+0x234>)
 800909a:	5c59      	ldrb	r1, [r3, r1]
 800909c:	4b54      	ldr	r3, [pc, #336]	; (80091f0 <_ZN7Dwinhmi11dwinDecoderEv+0x258>)
 800909e:	5499      	strb	r1, [r3, r2]
		for(shiftP=27,len_i=0;shiftP<=49;shiftP++,len_i++){
 80090a0:	4b4e      	ldr	r3, [pc, #312]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 80090a2:	781b      	ldrb	r3, [r3, #0]
 80090a4:	3301      	adds	r3, #1
 80090a6:	b2da      	uxtb	r2, r3
 80090a8:	4b4c      	ldr	r3, [pc, #304]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 80090aa:	701a      	strb	r2, [r3, #0]
 80090ac:	4b4c      	ldr	r3, [pc, #304]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 80090ae:	781b      	ldrb	r3, [r3, #0]
 80090b0:	3301      	adds	r3, #1
 80090b2:	b2da      	uxtb	r2, r3
 80090b4:	4b4a      	ldr	r3, [pc, #296]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 80090b6:	701a      	strb	r2, [r3, #0]
 80090b8:	e7d8      	b.n	800906c <_ZN7Dwinhmi11dwinDecoderEv+0xd4>
		}
		for(shiftP=53,len_i=0;shiftP<=70;shiftP++,len_i++){
 80090ba:	4b48      	ldr	r3, [pc, #288]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 80090bc:	2235      	movs	r2, #53	; 0x35
 80090be:	701a      	strb	r2, [r3, #0]
 80090c0:	4b47      	ldr	r3, [pc, #284]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 80090c2:	2200      	movs	r2, #0
 80090c4:	701a      	strb	r2, [r3, #0]
 80090c6:	4b45      	ldr	r3, [pc, #276]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 80090c8:	781b      	ldrb	r3, [r3, #0]
 80090ca:	2b46      	cmp	r3, #70	; 0x46
 80090cc:	d822      	bhi.n	8009114 <_ZN7Dwinhmi11dwinDecoderEv+0x17c>
			if(DwinDatabuffer[shiftP] == 0xff){lengthOfPassword = len_i;break;}
 80090ce:	4b43      	ldr	r3, [pc, #268]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 80090d0:	781b      	ldrb	r3, [r3, #0]
 80090d2:	461a      	mov	r2, r3
 80090d4:	4b3d      	ldr	r3, [pc, #244]	; (80091cc <_ZN7Dwinhmi11dwinDecoderEv+0x234>)
 80090d6:	5c9b      	ldrb	r3, [r3, r2]
 80090d8:	2bff      	cmp	r3, #255	; 0xff
 80090da:	d104      	bne.n	80090e6 <_ZN7Dwinhmi11dwinDecoderEv+0x14e>
 80090dc:	4b40      	ldr	r3, [pc, #256]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 80090de:	781a      	ldrb	r2, [r3, #0]
 80090e0:	4b44      	ldr	r3, [pc, #272]	; (80091f4 <_ZN7Dwinhmi11dwinDecoderEv+0x25c>)
 80090e2:	701a      	strb	r2, [r3, #0]
 80090e4:	e016      	b.n	8009114 <_ZN7Dwinhmi11dwinDecoderEv+0x17c>
			passwordWifi[len_i] = DwinDatabuffer[shiftP];
 80090e6:	4b3d      	ldr	r3, [pc, #244]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 80090e8:	781b      	ldrb	r3, [r3, #0]
 80090ea:	4619      	mov	r1, r3
 80090ec:	4b3c      	ldr	r3, [pc, #240]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 80090ee:	781b      	ldrb	r3, [r3, #0]
 80090f0:	461a      	mov	r2, r3
 80090f2:	4b36      	ldr	r3, [pc, #216]	; (80091cc <_ZN7Dwinhmi11dwinDecoderEv+0x234>)
 80090f4:	5c59      	ldrb	r1, [r3, r1]
 80090f6:	4b40      	ldr	r3, [pc, #256]	; (80091f8 <_ZN7Dwinhmi11dwinDecoderEv+0x260>)
 80090f8:	5499      	strb	r1, [r3, r2]
		for(shiftP=53,len_i=0;shiftP<=70;shiftP++,len_i++){
 80090fa:	4b38      	ldr	r3, [pc, #224]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 80090fc:	781b      	ldrb	r3, [r3, #0]
 80090fe:	3301      	adds	r3, #1
 8009100:	b2da      	uxtb	r2, r3
 8009102:	4b36      	ldr	r3, [pc, #216]	; (80091dc <_ZN7Dwinhmi11dwinDecoderEv+0x244>)
 8009104:	701a      	strb	r2, [r3, #0]
 8009106:	4b36      	ldr	r3, [pc, #216]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 8009108:	781b      	ldrb	r3, [r3, #0]
 800910a:	3301      	adds	r3, #1
 800910c:	b2da      	uxtb	r2, r3
 800910e:	4b34      	ldr	r3, [pc, #208]	; (80091e0 <_ZN7Dwinhmi11dwinDecoderEv+0x248>)
 8009110:	701a      	strb	r2, [r3, #0]
 8009112:	e7d8      	b.n	80090c6 <_ZN7Dwinhmi11dwinDecoderEv+0x12e>
		}

		if(machineId != machineIdK1){
 8009114:	4b2f      	ldr	r3, [pc, #188]	; (80091d4 <_ZN7Dwinhmi11dwinDecoderEv+0x23c>)
 8009116:	881a      	ldrh	r2, [r3, #0]
 8009118:	4b38      	ldr	r3, [pc, #224]	; (80091fc <_ZN7Dwinhmi11dwinDecoderEv+0x264>)
 800911a:	881b      	ldrh	r3, [r3, #0]
 800911c:	429a      	cmp	r2, r3
 800911e:	d006      	beq.n	800912e <_ZN7Dwinhmi11dwinDecoderEv+0x196>
			updateDwindata = 1;
 8009120:	4b37      	ldr	r3, [pc, #220]	; (8009200 <_ZN7Dwinhmi11dwinDecoderEv+0x268>)
 8009122:	2201      	movs	r2, #1
 8009124:	701a      	strb	r2, [r3, #0]
			machineIdK1 = machineId;
 8009126:	4b2b      	ldr	r3, [pc, #172]	; (80091d4 <_ZN7Dwinhmi11dwinDecoderEv+0x23c>)
 8009128:	881a      	ldrh	r2, [r3, #0]
 800912a:	4b34      	ldr	r3, [pc, #208]	; (80091fc <_ZN7Dwinhmi11dwinDecoderEv+0x264>)
 800912c:	801a      	strh	r2, [r3, #0]
		}
		if(portNumber != portNumberK1){
 800912e:	4b2a      	ldr	r3, [pc, #168]	; (80091d8 <_ZN7Dwinhmi11dwinDecoderEv+0x240>)
 8009130:	881a      	ldrh	r2, [r3, #0]
 8009132:	4b34      	ldr	r3, [pc, #208]	; (8009204 <_ZN7Dwinhmi11dwinDecoderEv+0x26c>)
 8009134:	881b      	ldrh	r3, [r3, #0]
 8009136:	429a      	cmp	r2, r3
 8009138:	d006      	beq.n	8009148 <_ZN7Dwinhmi11dwinDecoderEv+0x1b0>
			updateDwindata = 1;
 800913a:	4b31      	ldr	r3, [pc, #196]	; (8009200 <_ZN7Dwinhmi11dwinDecoderEv+0x268>)
 800913c:	2201      	movs	r2, #1
 800913e:	701a      	strb	r2, [r3, #0]
			portNumberK1 = portNumber;
 8009140:	4b25      	ldr	r3, [pc, #148]	; (80091d8 <_ZN7Dwinhmi11dwinDecoderEv+0x240>)
 8009142:	881a      	ldrh	r2, [r3, #0]
 8009144:	4b2f      	ldr	r3, [pc, #188]	; (8009204 <_ZN7Dwinhmi11dwinDecoderEv+0x26c>)
 8009146:	801a      	strh	r2, [r3, #0]
		}

		for(CheckP=0;CheckP<lengthOfServerAdd;CheckP++){
 8009148:	4b2f      	ldr	r3, [pc, #188]	; (8009208 <_ZN7Dwinhmi11dwinDecoderEv+0x270>)
 800914a:	2200      	movs	r2, #0
 800914c:	701a      	strb	r2, [r3, #0]
 800914e:	4b2e      	ldr	r3, [pc, #184]	; (8009208 <_ZN7Dwinhmi11dwinDecoderEv+0x270>)
 8009150:	781a      	ldrb	r2, [r3, #0]
 8009152:	4b24      	ldr	r3, [pc, #144]	; (80091e4 <_ZN7Dwinhmi11dwinDecoderEv+0x24c>)
 8009154:	781b      	ldrb	r3, [r3, #0]
 8009156:	429a      	cmp	r2, r3
 8009158:	d216      	bcs.n	8009188 <_ZN7Dwinhmi11dwinDecoderEv+0x1f0>
				if(serverAddress[CheckP] != serverAddressK1[CheckP]){
 800915a:	4b2b      	ldr	r3, [pc, #172]	; (8009208 <_ZN7Dwinhmi11dwinDecoderEv+0x270>)
 800915c:	781b      	ldrb	r3, [r3, #0]
 800915e:	461a      	mov	r2, r3
 8009160:	4b21      	ldr	r3, [pc, #132]	; (80091e8 <_ZN7Dwinhmi11dwinDecoderEv+0x250>)
 8009162:	5c9a      	ldrb	r2, [r3, r2]
 8009164:	4b28      	ldr	r3, [pc, #160]	; (8009208 <_ZN7Dwinhmi11dwinDecoderEv+0x270>)
 8009166:	781b      	ldrb	r3, [r3, #0]
 8009168:	4619      	mov	r1, r3
 800916a:	4b28      	ldr	r3, [pc, #160]	; (800920c <_ZN7Dwinhmi11dwinDecoderEv+0x274>)
 800916c:	5c5b      	ldrb	r3, [r3, r1]
 800916e:	429a      	cmp	r2, r3
 8009170:	d003      	beq.n	800917a <_ZN7Dwinhmi11dwinDecoderEv+0x1e2>
				updateCloudConn = 1;
 8009172:	4b27      	ldr	r3, [pc, #156]	; (8009210 <_ZN7Dwinhmi11dwinDecoderEv+0x278>)
 8009174:	2201      	movs	r2, #1
 8009176:	701a      	strb	r2, [r3, #0]
				break;
 8009178:	e006      	b.n	8009188 <_ZN7Dwinhmi11dwinDecoderEv+0x1f0>
		for(CheckP=0;CheckP<lengthOfServerAdd;CheckP++){
 800917a:	4b23      	ldr	r3, [pc, #140]	; (8009208 <_ZN7Dwinhmi11dwinDecoderEv+0x270>)
 800917c:	781b      	ldrb	r3, [r3, #0]
 800917e:	3301      	adds	r3, #1
 8009180:	b2da      	uxtb	r2, r3
 8009182:	4b21      	ldr	r3, [pc, #132]	; (8009208 <_ZN7Dwinhmi11dwinDecoderEv+0x270>)
 8009184:	701a      	strb	r2, [r3, #0]
 8009186:	e7e2      	b.n	800914e <_ZN7Dwinhmi11dwinDecoderEv+0x1b6>
			}
		}
		for(CheckP=0;CheckP<lengthOfUserName;CheckP++){
 8009188:	4b1f      	ldr	r3, [pc, #124]	; (8009208 <_ZN7Dwinhmi11dwinDecoderEv+0x270>)
 800918a:	2200      	movs	r2, #0
 800918c:	701a      	strb	r2, [r3, #0]
 800918e:	4b1e      	ldr	r3, [pc, #120]	; (8009208 <_ZN7Dwinhmi11dwinDecoderEv+0x270>)
 8009190:	781a      	ldrb	r2, [r3, #0]
 8009192:	4b16      	ldr	r3, [pc, #88]	; (80091ec <_ZN7Dwinhmi11dwinDecoderEv+0x254>)
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	429a      	cmp	r2, r3
 8009198:	d23e      	bcs.n	8009218 <_ZN7Dwinhmi11dwinDecoderEv+0x280>
						if(userNameWifi[CheckP] != userNameWifiK1[CheckP]){
 800919a:	4b1b      	ldr	r3, [pc, #108]	; (8009208 <_ZN7Dwinhmi11dwinDecoderEv+0x270>)
 800919c:	781b      	ldrb	r3, [r3, #0]
 800919e:	461a      	mov	r2, r3
 80091a0:	4b13      	ldr	r3, [pc, #76]	; (80091f0 <_ZN7Dwinhmi11dwinDecoderEv+0x258>)
 80091a2:	5c9a      	ldrb	r2, [r3, r2]
 80091a4:	4b18      	ldr	r3, [pc, #96]	; (8009208 <_ZN7Dwinhmi11dwinDecoderEv+0x270>)
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	4619      	mov	r1, r3
 80091aa:	4b1a      	ldr	r3, [pc, #104]	; (8009214 <_ZN7Dwinhmi11dwinDecoderEv+0x27c>)
 80091ac:	5c5b      	ldrb	r3, [r3, r1]
 80091ae:	429a      	cmp	r2, r3
 80091b0:	d003      	beq.n	80091ba <_ZN7Dwinhmi11dwinDecoderEv+0x222>
						updateCloudConn = 1;
 80091b2:	4b17      	ldr	r3, [pc, #92]	; (8009210 <_ZN7Dwinhmi11dwinDecoderEv+0x278>)
 80091b4:	2201      	movs	r2, #1
 80091b6:	701a      	strb	r2, [r3, #0]
						break;
 80091b8:	e02e      	b.n	8009218 <_ZN7Dwinhmi11dwinDecoderEv+0x280>
		for(CheckP=0;CheckP<lengthOfUserName;CheckP++){
 80091ba:	4b13      	ldr	r3, [pc, #76]	; (8009208 <_ZN7Dwinhmi11dwinDecoderEv+0x270>)
 80091bc:	781b      	ldrb	r3, [r3, #0]
 80091be:	3301      	adds	r3, #1
 80091c0:	b2da      	uxtb	r2, r3
 80091c2:	4b11      	ldr	r3, [pc, #68]	; (8009208 <_ZN7Dwinhmi11dwinDecoderEv+0x270>)
 80091c4:	701a      	strb	r2, [r3, #0]
 80091c6:	e7e2      	b.n	800918e <_ZN7Dwinhmi11dwinDecoderEv+0x1f6>
 80091c8:	20000285 	.word	0x20000285
 80091cc:	20000288 	.word	0x20000288
 80091d0:	200007fa 	.word	0x200007fa
 80091d4:	20000776 	.word	0x20000776
 80091d8:	2000077a 	.word	0x2000077a
 80091dc:	200007f8 	.word	0x200007f8
 80091e0:	200007f9 	.word	0x200007f9
 80091e4:	200007fe 	.word	0x200007fe
 80091e8:	20000780 	.word	0x20000780
 80091ec:	200007ff 	.word	0x200007ff
 80091f0:	200007a8 	.word	0x200007a8
 80091f4:	20000800 	.word	0x20000800
 80091f8:	200007d0 	.word	0x200007d0
 80091fc:	20000778 	.word	0x20000778
 8009200:	200007fc 	.word	0x200007fc
 8009204:	2000077c 	.word	0x2000077c
 8009208:	20000801 	.word	0x20000801
 800920c:	20000794 	.word	0x20000794
 8009210:	20000802 	.word	0x20000802
 8009214:	200007bc 	.word	0x200007bc
			}
		}
		for(CheckP=0;CheckP<lengthOfPassword;CheckP++){
 8009218:	4b12      	ldr	r3, [pc, #72]	; (8009264 <_ZN7Dwinhmi11dwinDecoderEv+0x2cc>)
 800921a:	2200      	movs	r2, #0
 800921c:	701a      	strb	r2, [r3, #0]
 800921e:	4b11      	ldr	r3, [pc, #68]	; (8009264 <_ZN7Dwinhmi11dwinDecoderEv+0x2cc>)
 8009220:	781a      	ldrb	r2, [r3, #0]
 8009222:	4b11      	ldr	r3, [pc, #68]	; (8009268 <_ZN7Dwinhmi11dwinDecoderEv+0x2d0>)
 8009224:	781b      	ldrb	r3, [r3, #0]
 8009226:	429a      	cmp	r2, r3
 8009228:	d217      	bcs.n	800925a <_ZN7Dwinhmi11dwinDecoderEv+0x2c2>
						if(passwordWifi[CheckP] != passwordWifiK1[CheckP]){
 800922a:	4b0e      	ldr	r3, [pc, #56]	; (8009264 <_ZN7Dwinhmi11dwinDecoderEv+0x2cc>)
 800922c:	781b      	ldrb	r3, [r3, #0]
 800922e:	461a      	mov	r2, r3
 8009230:	4b0e      	ldr	r3, [pc, #56]	; (800926c <_ZN7Dwinhmi11dwinDecoderEv+0x2d4>)
 8009232:	5c9a      	ldrb	r2, [r3, r2]
 8009234:	4b0b      	ldr	r3, [pc, #44]	; (8009264 <_ZN7Dwinhmi11dwinDecoderEv+0x2cc>)
 8009236:	781b      	ldrb	r3, [r3, #0]
 8009238:	4619      	mov	r1, r3
 800923a:	4b0d      	ldr	r3, [pc, #52]	; (8009270 <_ZN7Dwinhmi11dwinDecoderEv+0x2d8>)
 800923c:	5c5b      	ldrb	r3, [r3, r1]
 800923e:	429a      	cmp	r2, r3
 8009240:	d003      	beq.n	800924a <_ZN7Dwinhmi11dwinDecoderEv+0x2b2>
						updateCloudConn = 1;
 8009242:	4b0c      	ldr	r3, [pc, #48]	; (8009274 <_ZN7Dwinhmi11dwinDecoderEv+0x2dc>)
 8009244:	2201      	movs	r2, #1
 8009246:	701a      	strb	r2, [r3, #0]
						break;
 8009248:	e007      	b.n	800925a <_ZN7Dwinhmi11dwinDecoderEv+0x2c2>
		for(CheckP=0;CheckP<lengthOfPassword;CheckP++){
 800924a:	4b06      	ldr	r3, [pc, #24]	; (8009264 <_ZN7Dwinhmi11dwinDecoderEv+0x2cc>)
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	3301      	adds	r3, #1
 8009250:	b2da      	uxtb	r2, r3
 8009252:	4b04      	ldr	r3, [pc, #16]	; (8009264 <_ZN7Dwinhmi11dwinDecoderEv+0x2cc>)
 8009254:	701a      	strb	r2, [r3, #0]
 8009256:	e7e2      	b.n	800921e <_ZN7Dwinhmi11dwinDecoderEv+0x286>
	if(!Rx_Dwin_Complete){return;}
 8009258:	bf00      	nop
			}
		}
  }
}
 800925a:	370c      	adds	r7, #12
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr
 8009264:	20000801 	.word	0x20000801
 8009268:	20000800 	.word	0x20000800
 800926c:	200007d0 	.word	0x200007d0
 8009270:	200007e4 	.word	0x200007e4
 8009274:	20000802 	.word	0x20000802

08009278 <_ZN10W5500ClassC1Ev>:
// SPI details
//SPISettings wiznet_SPI_settings(8000000, MSBFIRST, SPI_MODE0);
uint8_t SPI_CS;


W5500Class::W5500Class() {
 8009278:	b480      	push	{r7}
 800927a:	b083      	sub	sp, #12
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
 8009280:	4a04      	ldr	r2, [pc, #16]	; (8009294 <_ZN10W5500ClassC1Ev+0x1c>)
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	4618      	mov	r0, r3
 800928a:	370c      	adds	r7, #12
 800928c:	46bd      	mov	sp, r7
 800928e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009292:	4770      	bx	lr
 8009294:	08011aa4 	.word	0x08011aa4

08009298 <_ZN10W5500ClassD1Ev>:

W5500Class::~W5500Class() {
 8009298:	b480      	push	{r7}
 800929a:	b083      	sub	sp, #12
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
 80092a0:	4a04      	ldr	r2, [pc, #16]	; (80092b4 <_ZN10W5500ClassD1Ev+0x1c>)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	4618      	mov	r0, r3
 80092aa:	370c      	adds	r7, #12
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr
 80092b4:	08011aa4 	.word	0x08011aa4

080092b8 <_ZN10W5500ClassD0Ev>:
W5500Class::~W5500Class() {
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
}
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f7ff ffe9 	bl	8009298 <_ZN10W5500ClassD1Ev>
 80092c6:	2104      	movs	r1, #4
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f007 fc92 	bl	8010bf2 <_ZdlPvj>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	4618      	mov	r0, r3
 80092d2:	3708      	adds	r7, #8
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}

080092d8 <_Z41__static_initialization_and_destruction_0ii>:
 80092d8:	b580      	push	{r7, lr}
 80092da:	b082      	sub	sp, #8
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
 80092e0:	6039      	str	r1, [r7, #0]
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2b01      	cmp	r3, #1
 80092e6:	d107      	bne.n	80092f8 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d102      	bne.n	80092f8 <_Z41__static_initialization_and_destruction_0ii+0x20>
W5500Class w5500;
 80092f2:	4809      	ldr	r0, [pc, #36]	; (8009318 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80092f4:	f7ff ffc0 	bl	8009278 <_ZN10W5500ClassC1Ev>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d107      	bne.n	800930e <_Z41__static_initialization_and_destruction_0ii+0x36>
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009304:	4293      	cmp	r3, r2
 8009306:	d102      	bne.n	800930e <_Z41__static_initialization_and_destruction_0ii+0x36>
 8009308:	4803      	ldr	r0, [pc, #12]	; (8009318 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800930a:	f7ff ffc5 	bl	8009298 <_ZN10W5500ClassD1Ev>
}
 800930e:	bf00      	nop
 8009310:	3708      	adds	r7, #8
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}
 8009316:	bf00      	nop
 8009318:	20000804 	.word	0x20000804

0800931c <_GLOBAL__sub_I_w5500>:
 800931c:	b580      	push	{r7, lr}
 800931e:	af00      	add	r7, sp, #0
 8009320:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009324:	2001      	movs	r0, #1
 8009326:	f7ff ffd7 	bl	80092d8 <_Z41__static_initialization_and_destruction_0ii>
 800932a:	bd80      	pop	{r7, pc}

0800932c <_GLOBAL__sub_D_w5500>:
 800932c:	b580      	push	{r7, lr}
 800932e:	af00      	add	r7, sp, #0
 8009330:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009334:	2000      	movs	r0, #0
 8009336:	f7ff ffcf 	bl	80092d8 <_Z41__static_initialization_and_destruction_0ii>
 800933a:	bd80      	pop	{r7, pc}

0800933c <_ZN9ModbusrtuC1Ev>:
#include "Modbus_types.h"

extern uint16_t temperatureSetOL,temperaturehighSetOL,temperatureLowSetOL;

uint8_t TxSeqComplete;
Modbusrtu::Modbusrtu() {
 800933c:	b580      	push	{r7, lr}
 800933e:	b082      	sub	sp, #8
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	4a0e      	ldr	r2, [pc, #56]	; (8009380 <_ZN9ModbusrtuC1Ev+0x44>)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	601a      	str	r2, [r3, #0]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2201      	movs	r2, #1
 800934e:	761a      	strb	r2, [r3, #24]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	4a0c      	ldr	r2, [pc, #48]	; (8009384 <_ZN9ModbusrtuC1Ev+0x48>)
 8009354:	3319      	adds	r3, #25
 8009356:	4611      	mov	r1, r2
 8009358:	f44f 7280 	mov.w	r2, #256	; 0x100
 800935c:	4618      	mov	r0, r3
 800935e:	f007 fc7f 	bl	8010c60 <memcpy>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	4a08      	ldr	r2, [pc, #32]	; (8009388 <_ZN9ModbusrtuC1Ev+0x4c>)
 8009366:	f203 1319 	addw	r3, r3, #281	; 0x119
 800936a:	4611      	mov	r1, r2
 800936c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009370:	4618      	mov	r0, r3
 8009372:	f007 fc75 	bl	8010c60 <memcpy>
	// TODO Auto-generated constructor stub

}
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	4618      	mov	r0, r3
 800937a:	3708      	adds	r7, #8
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}
 8009380:	08011ab4 	.word	0x08011ab4
 8009384:	080115c0 	.word	0x080115c0
 8009388:	080116c0 	.word	0x080116c0

0800938c <_ZN9ModbusrtuD1Ev>:

Modbusrtu::~Modbusrtu() {
 800938c:	b480      	push	{r7}
 800938e:	b083      	sub	sp, #12
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
 8009394:	4a04      	ldr	r2, [pc, #16]	; (80093a8 <_ZN9ModbusrtuD1Ev+0x1c>)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	4618      	mov	r0, r3
 800939e:	370c      	adds	r7, #12
 80093a0:	46bd      	mov	sp, r7
 80093a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a6:	4770      	bx	lr
 80093a8:	08011ab4 	.word	0x08011ab4

080093ac <_ZN9ModbusrtuD0Ev>:
Modbusrtu::~Modbusrtu() {
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b082      	sub	sp, #8
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
}
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f7ff ffe9 	bl	800938c <_ZN9ModbusrtuD1Ev>
 80093ba:	f44f 7107 	mov.w	r1, #540	; 0x21c
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f007 fc17 	bl	8010bf2 <_ZdlPvj>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	4618      	mov	r0, r3
 80093c8:	3708      	adds	r7, #8
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bd80      	pop	{r7, pc}
	...

080093d0 <_ZN9Modbusrtu21ModbusReadTransactionEv>:

void Modbusrtu::ModbusReadTransaction(void)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b082      	sub	sp, #8
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
	//read_rxint_set out_read_rxint_set;
	switch(Cntid)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	791b      	ldrb	r3, [r3, #4]
 80093dc:	2b03      	cmp	r3, #3
 80093de:	f200 8135 	bhi.w	800964c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x27c>
 80093e2:	a201      	add	r2, pc, #4	; (adr r2, 80093e8 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x18>)
 80093e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093e8:	080093f9 	.word	0x080093f9
 80093ec:	08009489 	.word	0x08009489
 80093f0:	08009513 	.word	0x08009513
 80093f4:	0800959d 	.word	0x0800959d
	{
	case 0:
		_u8MBSlave 			= mTemperatureSensorId;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	7e1a      	ldrb	r2, [r3, #24]
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	715a      	strb	r2, [r3, #5]
		u8MBFunction 		= 0x03;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2203      	movs	r2, #3
 8009404:	719a      	strb	r2, [r3, #6]
		_u16ReadAddress 	= 0x00;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2200      	movs	r2, #0
 800940a:	811a      	strh	r2, [r3, #8]
		_u16ReadQty     	= 0x04;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2204      	movs	r2, #4
 8009410:	819a      	strh	r2, [r3, #12]
		u8ModbusRegister[0] = _u8MBSlave;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	795a      	ldrb	r2, [r3, #5]
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	741a      	strb	r2, [r3, #16]
		u8ModbusRegister[1] =  u8MBFunction;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	799a      	ldrb	r2, [r3, #6]
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	745a      	strb	r2, [r3, #17]
		u8ModbusRegister[2] = static_cast<uint8_t>((_u16ReadAddress & 0xff00)>>8);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	891b      	ldrh	r3, [r3, #8]
 8009426:	0a1b      	lsrs	r3, r3, #8
 8009428:	b29b      	uxth	r3, r3
 800942a:	b2da      	uxtb	r2, r3
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	749a      	strb	r2, [r3, #18]
		u8ModbusRegister[3] = static_cast<uint8_t>(_u16ReadAddress & 0x00ff);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	891b      	ldrh	r3, [r3, #8]
 8009434:	b2da      	uxtb	r2, r3
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	74da      	strb	r2, [r3, #19]
		u8ModbusRegister[4] = static_cast<uint8_t>((_u16ReadQty & 0xff00)>>8);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	899b      	ldrh	r3, [r3, #12]
 800943e:	0a1b      	lsrs	r3, r3, #8
 8009440:	b29b      	uxth	r3, r3
 8009442:	b2da      	uxtb	r2, r3
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	751a      	strb	r2, [r3, #20]
		u8ModbusRegister[5] = static_cast<uint8_t>(_u16ReadQty & 0x00ff);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	899b      	ldrh	r3, [r3, #12]
 800944c:	b2da      	uxtb	r2, r3
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	755a      	strb	r2, [r3, #21]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	3310      	adds	r3, #16
 8009456:	2206      	movs	r2, #6
 8009458:	4619      	mov	r1, r3
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f000 f922 	bl	80096a4 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8009460:	4603      	mov	r3, r0
 8009462:	461a      	mov	r2, r3
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	81da      	strh	r2, [r3, #14]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	89db      	ldrh	r3, [r3, #14]
 800946c:	b2da      	uxtb	r2, r3
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	759a      	strb	r2, [r3, #22]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	89db      	ldrh	r3, [r3, #14]
 8009476:	0a1b      	lsrs	r3, r3, #8
 8009478:	b29b      	uxth	r3, r3
 800947a:	b2da      	uxtb	r2, r3
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	75da      	strb	r2, [r3, #23]

		Cntid=1;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2201      	movs	r2, #1
 8009484:	711a      	strb	r2, [r3, #4]
	break;
 8009486:	e0e8      	b.n	800965a <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	case 1:
		_u8MBSlave 			= mTemperatureSensorId;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	7e1a      	ldrb	r2, [r3, #24]
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	715a      	strb	r2, [r3, #5]
		u8MBFunction 		= 0x06;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2206      	movs	r2, #6
 8009494:	719a      	strb	r2, [r3, #6]
		_u16WriteAddress 	= 0x00;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2200      	movs	r2, #0
 800949a:	815a      	strh	r2, [r3, #10]
		u8ModbusRegister[0] = _u8MBSlave;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	795a      	ldrb	r2, [r3, #5]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	741a      	strb	r2, [r3, #16]
		u8ModbusRegister[1] =  u8MBFunction;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	799a      	ldrb	r2, [r3, #6]
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	745a      	strb	r2, [r3, #17]
		u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	895b      	ldrh	r3, [r3, #10]
 80094b0:	0a1b      	lsrs	r3, r3, #8
 80094b2:	b29b      	uxth	r3, r3
 80094b4:	b2da      	uxtb	r2, r3
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	749a      	strb	r2, [r3, #18]
		u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	895b      	ldrh	r3, [r3, #10]
 80094be:	b2da      	uxtb	r2, r3
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	74da      	strb	r2, [r3, #19]
		u8ModbusRegister[4] = static_cast<uint8_t>((temperatureSetOL & 0xff00)>>8);
 80094c4:	4b6a      	ldr	r3, [pc, #424]	; (8009670 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a0>)
 80094c6:	881b      	ldrh	r3, [r3, #0]
 80094c8:	0a1b      	lsrs	r3, r3, #8
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	b2da      	uxtb	r2, r3
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	751a      	strb	r2, [r3, #20]
		u8ModbusRegister[5] = static_cast<uint8_t>(temperatureSetOL & 0x00ff);
 80094d2:	4b67      	ldr	r3, [pc, #412]	; (8009670 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a0>)
 80094d4:	881b      	ldrh	r3, [r3, #0]
 80094d6:	b2da      	uxtb	r2, r3
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	755a      	strb	r2, [r3, #21]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	3310      	adds	r3, #16
 80094e0:	2206      	movs	r2, #6
 80094e2:	4619      	mov	r1, r3
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f000 f8dd 	bl	80096a4 <_ZN9Modbusrtu11ASCChecksumEPhh>
 80094ea:	4603      	mov	r3, r0
 80094ec:	461a      	mov	r2, r3
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	81da      	strh	r2, [r3, #14]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	89db      	ldrh	r3, [r3, #14]
 80094f6:	b2da      	uxtb	r2, r3
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	759a      	strb	r2, [r3, #22]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	89db      	ldrh	r3, [r3, #14]
 8009500:	0a1b      	lsrs	r3, r3, #8
 8009502:	b29b      	uxth	r3, r3
 8009504:	b2da      	uxtb	r2, r3
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	75da      	strb	r2, [r3, #23]
		Cntid=2;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2202      	movs	r2, #2
 800950e:	711a      	strb	r2, [r3, #4]
	break;
 8009510:	e0a3      	b.n	800965a <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	case 2:
			_u8MBSlave 			= mTemperatureSensorId;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	7e1a      	ldrb	r2, [r3, #24]
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	715a      	strb	r2, [r3, #5]
			u8MBFunction 		= 0x06;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2206      	movs	r2, #6
 800951e:	719a      	strb	r2, [r3, #6]
			_u16WriteAddress 	= 0x01;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2201      	movs	r2, #1
 8009524:	815a      	strh	r2, [r3, #10]
			u8ModbusRegister[0] = _u8MBSlave;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	795a      	ldrb	r2, [r3, #5]
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	741a      	strb	r2, [r3, #16]
			u8ModbusRegister[1] =  u8MBFunction;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	799a      	ldrb	r2, [r3, #6]
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	745a      	strb	r2, [r3, #17]
			u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	895b      	ldrh	r3, [r3, #10]
 800953a:	0a1b      	lsrs	r3, r3, #8
 800953c:	b29b      	uxth	r3, r3
 800953e:	b2da      	uxtb	r2, r3
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	749a      	strb	r2, [r3, #18]
			u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	895b      	ldrh	r3, [r3, #10]
 8009548:	b2da      	uxtb	r2, r3
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	74da      	strb	r2, [r3, #19]
			u8ModbusRegister[4] = static_cast<uint8_t>((temperaturehighSetOL & 0xff00)>>8);
 800954e:	4b49      	ldr	r3, [pc, #292]	; (8009674 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a4>)
 8009550:	881b      	ldrh	r3, [r3, #0]
 8009552:	0a1b      	lsrs	r3, r3, #8
 8009554:	b29b      	uxth	r3, r3
 8009556:	b2da      	uxtb	r2, r3
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[5] = static_cast<uint8_t>(temperaturehighSetOL & 0x00ff);
 800955c:	4b45      	ldr	r3, [pc, #276]	; (8009674 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a4>)
 800955e:	881b      	ldrh	r3, [r3, #0]
 8009560:	b2da      	uxtb	r2, r3
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	755a      	strb	r2, [r3, #21]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	3310      	adds	r3, #16
 800956a:	2206      	movs	r2, #6
 800956c:	4619      	mov	r1, r3
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f000 f898 	bl	80096a4 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8009574:	4603      	mov	r3, r0
 8009576:	461a      	mov	r2, r3
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	89db      	ldrh	r3, [r3, #14]
 8009580:	b2da      	uxtb	r2, r3
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	89db      	ldrh	r3, [r3, #14]
 800958a:	0a1b      	lsrs	r3, r3, #8
 800958c:	b29b      	uxth	r3, r3
 800958e:	b2da      	uxtb	r2, r3
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	75da      	strb	r2, [r3, #23]
			Cntid=3;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2203      	movs	r2, #3
 8009598:	711a      	strb	r2, [r3, #4]
		break;
 800959a:	e05e      	b.n	800965a <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	case 3:
			_u8MBSlave 			= mTemperatureSensorId;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	7e1a      	ldrb	r2, [r3, #24]
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	715a      	strb	r2, [r3, #5]
			u8MBFunction 		= 0x06;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2206      	movs	r2, #6
 80095a8:	719a      	strb	r2, [r3, #6]
			_u16WriteAddress 	= 0x02;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2202      	movs	r2, #2
 80095ae:	815a      	strh	r2, [r3, #10]
			u8ModbusRegister[0] = _u8MBSlave;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	795a      	ldrb	r2, [r3, #5]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	741a      	strb	r2, [r3, #16]
			u8ModbusRegister[1] =  u8MBFunction;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	799a      	ldrb	r2, [r3, #6]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	745a      	strb	r2, [r3, #17]
			u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	895b      	ldrh	r3, [r3, #10]
 80095c4:	0a1b      	lsrs	r3, r3, #8
 80095c6:	b29b      	uxth	r3, r3
 80095c8:	b2da      	uxtb	r2, r3
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	749a      	strb	r2, [r3, #18]
			u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	895b      	ldrh	r3, [r3, #10]
 80095d2:	b2da      	uxtb	r2, r3
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	74da      	strb	r2, [r3, #19]
			u8ModbusRegister[4] = static_cast<uint8_t>((temperatureLowSetOL & 0xff00)>>8);
 80095d8:	4b27      	ldr	r3, [pc, #156]	; (8009678 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a8>)
 80095da:	881b      	ldrh	r3, [r3, #0]
 80095dc:	0a1b      	lsrs	r3, r3, #8
 80095de:	b29b      	uxth	r3, r3
 80095e0:	b2da      	uxtb	r2, r3
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[5] = static_cast<uint8_t>(temperatureLowSetOL & 0x00ff);
 80095e6:	4b24      	ldr	r3, [pc, #144]	; (8009678 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a8>)
 80095e8:	881b      	ldrh	r3, [r3, #0]
 80095ea:	b2da      	uxtb	r2, r3
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	755a      	strb	r2, [r3, #21]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	3310      	adds	r3, #16
 80095f4:	2206      	movs	r2, #6
 80095f6:	4619      	mov	r1, r3
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f000 f853 	bl	80096a4 <_ZN9Modbusrtu11ASCChecksumEPhh>
 80095fe:	4603      	mov	r3, r0
 8009600:	461a      	mov	r2, r3
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	89db      	ldrh	r3, [r3, #14]
 800960a:	b2da      	uxtb	r2, r3
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	89db      	ldrh	r3, [r3, #14]
 8009614:	0a1b      	lsrs	r3, r3, #8
 8009616:	b29b      	uxth	r3, r3
 8009618:	b2da      	uxtb	r2, r3
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	75da      	strb	r2, [r3, #23]
			Cntid=0;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2200      	movs	r2, #0
 8009622:	711a      	strb	r2, [r3, #4]
			if(mTemperatureSensorId ==1){mTemperatureSensorId=2;}
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	7e1b      	ldrb	r3, [r3, #24]
 8009628:	2b01      	cmp	r3, #1
 800962a:	d103      	bne.n	8009634 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x264>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2202      	movs	r2, #2
 8009630:	761a      	strb	r2, [r3, #24]
			else if(mTemperatureSensorId ==2){mTemperatureSensorId=3;}
			else{mTemperatureSensorId=1;}
		break;
 8009632:	e012      	b.n	800965a <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
			else if(mTemperatureSensorId ==2){mTemperatureSensorId=3;}
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	7e1b      	ldrb	r3, [r3, #24]
 8009638:	2b02      	cmp	r3, #2
 800963a:	d103      	bne.n	8009644 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x274>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2203      	movs	r2, #3
 8009640:	761a      	strb	r2, [r3, #24]
		break;
 8009642:	e00a      	b.n	800965a <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
			else{mTemperatureSensorId=1;}
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2201      	movs	r2, #1
 8009648:	761a      	strb	r2, [r3, #24]
		break;
 800964a:	e006      	b.n	800965a <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	default:
		Cntid=0;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2200      	movs	r2, #0
 8009650:	711a      	strb	r2, [r3, #4]
		mTemperatureSensorId=1;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2201      	movs	r2, #1
 8009656:	761a      	strb	r2, [r3, #24]
	break;
 8009658:	bf00      	nop
	}


	//out_read_rxint_set.Noofbytesrx = (_u16ReadQty*2)+5;
	HAL_UART_Transmit_IT(&huart1,u8ModbusRegister,sizeof(u8ModbusRegister));
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	3310      	adds	r3, #16
 800965e:	2208      	movs	r2, #8
 8009660:	4619      	mov	r1, r3
 8009662:	4806      	ldr	r0, [pc, #24]	; (800967c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2ac>)
 8009664:	f005 ff6c 	bl	800f540 <HAL_UART_Transmit_IT>

}
 8009668:	bf00      	nop
 800966a:	3708      	adds	r7, #8
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}
 8009670:	200000f6 	.word	0x200000f6
 8009674:	200000f8 	.word	0x200000f8
 8009678:	200000fa 	.word	0x200000fa
 800967c:	20000460 	.word	0x20000460

08009680 <HAL_UART_TxCpltCallback>:
//Hardware callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b082      	sub	sp, #8
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1,u8rxbuf,13);
 8009688:	220d      	movs	r2, #13
 800968a:	4904      	ldr	r1, [pc, #16]	; (800969c <HAL_UART_TxCpltCallback+0x1c>)
 800968c:	4804      	ldr	r0, [pc, #16]	; (80096a0 <HAL_UART_TxCpltCallback+0x20>)
 800968e:	f005 ffc5 	bl	800f61c <HAL_UART_Receive_IT>
}
 8009692:	bf00      	nop
 8009694:	3708      	adds	r7, #8
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}
 800969a:	bf00      	nop
 800969c:	20000808 	.word	0x20000808
 80096a0:	20000460 	.word	0x20000460

080096a4 <_ZN9Modbusrtu11ASCChecksumEPhh>:

uint16_t Modbusrtu::ASCChecksum(uint8_t *ASCSrc, uint8_t NoOfBytes)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b087      	sub	sp, #28
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	60f8      	str	r0, [r7, #12]
 80096ac:	60b9      	str	r1, [r7, #8]
 80096ae:	4613      	mov	r3, r2
 80096b0:	71fb      	strb	r3, [r7, #7]
	uint8_t i, CheckSumBytes;
	uint8_t CRCRegLow = 0xff;
 80096b2:	23ff      	movs	r3, #255	; 0xff
 80096b4:	75bb      	strb	r3, [r7, #22]
	uint8_t CRCRegHigh = 0xff;
 80096b6:	23ff      	movs	r3, #255	; 0xff
 80096b8:	757b      	strb	r3, [r7, #21]
	uint8_t CRCIndex;

	CheckSumBytes = NoOfBytes;
 80096ba:	79fb      	ldrb	r3, [r7, #7]
 80096bc:	753b      	strb	r3, [r7, #20]
   	for(i=0;i < CheckSumBytes;i++)
 80096be:	2300      	movs	r3, #0
 80096c0:	75fb      	strb	r3, [r7, #23]
 80096c2:	7dfa      	ldrb	r2, [r7, #23]
 80096c4:	7d3b      	ldrb	r3, [r7, #20]
 80096c6:	429a      	cmp	r2, r3
 80096c8:	d217      	bcs.n	80096fa <_ZN9Modbusrtu11ASCChecksumEPhh+0x56>
   	{
	    CRCIndex = CRCRegLow ^ *ASCSrc++; 				//TransmittingData[i];
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	1c5a      	adds	r2, r3, #1
 80096ce:	60ba      	str	r2, [r7, #8]
 80096d0:	781a      	ldrb	r2, [r3, #0]
 80096d2:	7dbb      	ldrb	r3, [r7, #22]
 80096d4:	4053      	eors	r3, r2
 80096d6:	74fb      	strb	r3, [r7, #19]
		CRCRegLow = CRCRegHigh ^ CRCArrayHigh[CRCIndex];
 80096d8:	7cfb      	ldrb	r3, [r7, #19]
 80096da:	68fa      	ldr	r2, [r7, #12]
 80096dc:	4413      	add	r3, r2
 80096de:	7e5a      	ldrb	r2, [r3, #25]
 80096e0:	7d7b      	ldrb	r3, [r7, #21]
 80096e2:	4053      	eors	r3, r2
 80096e4:	75bb      	strb	r3, [r7, #22]
		CRCRegHigh = CRCArrayLow[CRCIndex];
 80096e6:	7cfb      	ldrb	r3, [r7, #19]
 80096e8:	68fa      	ldr	r2, [r7, #12]
 80096ea:	4413      	add	r3, r2
 80096ec:	f893 3119 	ldrb.w	r3, [r3, #281]	; 0x119
 80096f0:	757b      	strb	r3, [r7, #21]
   	for(i=0;i < CheckSumBytes;i++)
 80096f2:	7dfb      	ldrb	r3, [r7, #23]
 80096f4:	3301      	adds	r3, #1
 80096f6:	75fb      	strb	r3, [r7, #23]
 80096f8:	e7e3      	b.n	80096c2 <_ZN9Modbusrtu11ASCChecksumEPhh+0x1e>

	}
	return (CRCRegHigh << 8 | CRCRegLow );
 80096fa:	7d7b      	ldrb	r3, [r7, #21]
 80096fc:	021b      	lsls	r3, r3, #8
 80096fe:	b21a      	sxth	r2, r3
 8009700:	7dbb      	ldrb	r3, [r7, #22]
 8009702:	b21b      	sxth	r3, r3
 8009704:	4313      	orrs	r3, r2
 8009706:	b21b      	sxth	r3, r3
 8009708:	b29b      	uxth	r3, r3
}
 800970a:	4618      	mov	r0, r3
 800970c:	371c      	adds	r7, #28
 800970e:	46bd      	mov	sp, r7
 8009710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009714:	4770      	bx	lr
	...

08009718 <_ZN14OfflineStorageC1Ev>:
uint16_t productionIncK1;
uint8_t triggerStartForReqK1;
uint8_t startStopStatusK1;

//uint8_t Checkbuf[100];
OfflineStorage::OfflineStorage() {
 8009718:	b480      	push	{r7}
 800971a:	b083      	sub	sp, #12
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	4a04      	ldr	r2, [pc, #16]	; (8009734 <_ZN14OfflineStorageC1Ev+0x1c>)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	4618      	mov	r0, r3
 800972a:	370c      	adds	r7, #12
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr
 8009734:	08011ac4 	.word	0x08011ac4

08009738 <_ZN14OfflineStorageD1Ev>:

OfflineStorage::~OfflineStorage() {
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	4a04      	ldr	r2, [pc, #16]	; (8009754 <_ZN14OfflineStorageD1Ev+0x1c>)
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	4618      	mov	r0, r3
 800974a:	370c      	adds	r7, #12
 800974c:	46bd      	mov	sp, r7
 800974e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009752:	4770      	bx	lr
 8009754:	08011ac4 	.word	0x08011ac4

08009758 <_ZN14OfflineStorageD0Ev>:
OfflineStorage::~OfflineStorage() {
 8009758:	b580      	push	{r7, lr}
 800975a:	b082      	sub	sp, #8
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
}
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	f7ff ffe9 	bl	8009738 <_ZN14OfflineStorageD1Ev>
 8009766:	21a8      	movs	r1, #168	; 0xa8
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f007 fa42 	bl	8010bf2 <_ZdlPvj>
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	4618      	mov	r0, r3
 8009772:	3708      	adds	r7, #8
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}

08009778 <_ZN14OfflineStorage3runEv>:

void OfflineStorage::run()
{
 8009778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800977a:	b097      	sub	sp, #92	; 0x5c
 800977c:	af0e      	add	r7, sp, #56	; 0x38
 800977e:	61f8      	str	r0, [r7, #28]
	if(UpdateStorage==0){return;}
 8009780:	4b8c      	ldr	r3, [pc, #560]	; (80099b4 <_ZN14OfflineStorage3runEv+0x23c>)
 8009782:	781b      	ldrb	r3, [r3, #0]
 8009784:	2b00      	cmp	r3, #0
 8009786:	f000 8224 	beq.w	8009bd2 <_ZN14OfflineStorage3runEv+0x45a>
	UpdateStorage=0;
 800978a:	4b8a      	ldr	r3, [pc, #552]	; (80099b4 <_ZN14OfflineStorage3runEv+0x23c>)
 800978c:	2200      	movs	r2, #0
 800978e:	701a      	strb	r2, [r3, #0]

	ProductionSet_charFormat[100]={'\0'};
 8009790:	4b89      	ldr	r3, [pc, #548]	; (80099b8 <_ZN14OfflineStorage3runEv+0x240>)
 8009792:	2200      	movs	r2, #0
 8009794:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	/*high limit check for system data*/
	CurrentShift = (CurrentShift > 4)?4:CurrentShift;
 8009798:	4b88      	ldr	r3, [pc, #544]	; (80099bc <_ZN14OfflineStorage3runEv+0x244>)
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	2b04      	cmp	r3, #4
 800979e:	bf28      	it	cs
 80097a0:	2304      	movcs	r3, #4
 80097a2:	b2da      	uxtb	r2, r3
 80097a4:	4b85      	ldr	r3, [pc, #532]	; (80099bc <_ZN14OfflineStorage3runEv+0x244>)
 80097a6:	701a      	strb	r2, [r3, #0]
	MAC_Gen_Prod_Input1_Production = (MAC_Gen_Prod_Input1_Production >2)?0:MAC_Gen_Prod_Input1_Production;
 80097a8:	4b85      	ldr	r3, [pc, #532]	; (80099c0 <_ZN14OfflineStorage3runEv+0x248>)
 80097aa:	881b      	ldrh	r3, [r3, #0]
 80097ac:	2b02      	cmp	r3, #2
 80097ae:	d802      	bhi.n	80097b6 <_ZN14OfflineStorage3runEv+0x3e>
 80097b0:	4b83      	ldr	r3, [pc, #524]	; (80099c0 <_ZN14OfflineStorage3runEv+0x248>)
 80097b2:	881b      	ldrh	r3, [r3, #0]
 80097b4:	e000      	b.n	80097b8 <_ZN14OfflineStorage3runEv+0x40>
 80097b6:	2300      	movs	r3, #0
 80097b8:	4a81      	ldr	r2, [pc, #516]	; (80099c0 <_ZN14OfflineStorage3runEv+0x248>)
 80097ba:	8013      	strh	r3, [r2, #0]
	MAC_Gen_Rej_Input_Production =(MAC_Gen_Rej_Input_Production >2)?0:MAC_Gen_Rej_Input_Production;
 80097bc:	4b81      	ldr	r3, [pc, #516]	; (80099c4 <_ZN14OfflineStorage3runEv+0x24c>)
 80097be:	881b      	ldrh	r3, [r3, #0]
 80097c0:	2b02      	cmp	r3, #2
 80097c2:	d802      	bhi.n	80097ca <_ZN14OfflineStorage3runEv+0x52>
 80097c4:	4b7f      	ldr	r3, [pc, #508]	; (80099c4 <_ZN14OfflineStorage3runEv+0x24c>)
 80097c6:	881b      	ldrh	r3, [r3, #0]
 80097c8:	e000      	b.n	80097cc <_ZN14OfflineStorage3runEv+0x54>
 80097ca:	2300      	movs	r3, #0
 80097cc:	4a7d      	ldr	r2, [pc, #500]	; (80099c4 <_ZN14OfflineStorage3runEv+0x24c>)
 80097ce:	8013      	strh	r3, [r2, #0]
	Dye_Temperature =(Dye_Temperature >30)?30:Dye_Temperature;
 80097d0:	4b7d      	ldr	r3, [pc, #500]	; (80099c8 <_ZN14OfflineStorage3runEv+0x250>)
 80097d2:	881b      	ldrh	r3, [r3, #0]
 80097d4:	2b1e      	cmp	r3, #30
 80097d6:	bf28      	it	cs
 80097d8:	231e      	movcs	r3, #30
 80097da:	b29a      	uxth	r2, r3
 80097dc:	4b7a      	ldr	r3, [pc, #488]	; (80099c8 <_ZN14OfflineStorage3runEv+0x250>)
 80097de:	801a      	strh	r2, [r3, #0]
	Connector_Temperature =(Connector_Temperature>30)?30:Connector_Temperature;
 80097e0:	4b7a      	ldr	r3, [pc, #488]	; (80099cc <_ZN14OfflineStorage3runEv+0x254>)
 80097e2:	881b      	ldrh	r3, [r3, #0]
 80097e4:	2b1e      	cmp	r3, #30
 80097e6:	bf28      	it	cs
 80097e8:	231e      	movcs	r3, #30
 80097ea:	b29a      	uxth	r2, r3
 80097ec:	4b77      	ldr	r3, [pc, #476]	; (80099cc <_ZN14OfflineStorage3runEv+0x254>)
 80097ee:	801a      	strh	r2, [r3, #0]
	hour_t =(hour_t >25)?70:hour_t;
 80097f0:	4b77      	ldr	r3, [pc, #476]	; (80099d0 <_ZN14OfflineStorage3runEv+0x258>)
 80097f2:	781b      	ldrb	r3, [r3, #0]
 80097f4:	2b19      	cmp	r3, #25
 80097f6:	d802      	bhi.n	80097fe <_ZN14OfflineStorage3runEv+0x86>
 80097f8:	4b75      	ldr	r3, [pc, #468]	; (80099d0 <_ZN14OfflineStorage3runEv+0x258>)
 80097fa:	781b      	ldrb	r3, [r3, #0]
 80097fc:	e000      	b.n	8009800 <_ZN14OfflineStorage3runEv+0x88>
 80097fe:	2346      	movs	r3, #70	; 0x46
 8009800:	4a73      	ldr	r2, [pc, #460]	; (80099d0 <_ZN14OfflineStorage3runEv+0x258>)
 8009802:	7013      	strb	r3, [r2, #0]
	min_t=(min_t > 70)?70:min_t;
 8009804:	4b73      	ldr	r3, [pc, #460]	; (80099d4 <_ZN14OfflineStorage3runEv+0x25c>)
 8009806:	781b      	ldrb	r3, [r3, #0]
 8009808:	2b46      	cmp	r3, #70	; 0x46
 800980a:	bf28      	it	cs
 800980c:	2346      	movcs	r3, #70	; 0x46
 800980e:	b2da      	uxtb	r2, r3
 8009810:	4b70      	ldr	r3, [pc, #448]	; (80099d4 <_ZN14OfflineStorage3runEv+0x25c>)
 8009812:	701a      	strb	r2, [r3, #0]
	sec_t=(sec_t >70)?70:sec_t;
 8009814:	4b70      	ldr	r3, [pc, #448]	; (80099d8 <_ZN14OfflineStorage3runEv+0x260>)
 8009816:	781b      	ldrb	r3, [r3, #0]
 8009818:	2b46      	cmp	r3, #70	; 0x46
 800981a:	bf28      	it	cs
 800981c:	2346      	movcs	r3, #70	; 0x46
 800981e:	b2da      	uxtb	r2, r3
 8009820:	4b6d      	ldr	r3, [pc, #436]	; (80099d8 <_ZN14OfflineStorage3runEv+0x260>)
 8009822:	701a      	strb	r2, [r3, #0]
	date_Rtc=(date_Rtc >32)?70:date_Rtc;
 8009824:	4b6d      	ldr	r3, [pc, #436]	; (80099dc <_ZN14OfflineStorage3runEv+0x264>)
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	2b20      	cmp	r3, #32
 800982a:	d802      	bhi.n	8009832 <_ZN14OfflineStorage3runEv+0xba>
 800982c:	4b6b      	ldr	r3, [pc, #428]	; (80099dc <_ZN14OfflineStorage3runEv+0x264>)
 800982e:	781b      	ldrb	r3, [r3, #0]
 8009830:	e000      	b.n	8009834 <_ZN14OfflineStorage3runEv+0xbc>
 8009832:	2346      	movs	r3, #70	; 0x46
 8009834:	4a69      	ldr	r2, [pc, #420]	; (80099dc <_ZN14OfflineStorage3runEv+0x264>)
 8009836:	7013      	strb	r3, [r2, #0]
	month_Rtc =(month_Rtc>13)?70:month_Rtc;
 8009838:	4b69      	ldr	r3, [pc, #420]	; (80099e0 <_ZN14OfflineStorage3runEv+0x268>)
 800983a:	781b      	ldrb	r3, [r3, #0]
 800983c:	2b0d      	cmp	r3, #13
 800983e:	d802      	bhi.n	8009846 <_ZN14OfflineStorage3runEv+0xce>
 8009840:	4b67      	ldr	r3, [pc, #412]	; (80099e0 <_ZN14OfflineStorage3runEv+0x268>)
 8009842:	781b      	ldrb	r3, [r3, #0]
 8009844:	e000      	b.n	8009848 <_ZN14OfflineStorage3runEv+0xd0>
 8009846:	2346      	movs	r3, #70	; 0x46
 8009848:	4a65      	ldr	r2, [pc, #404]	; (80099e0 <_ZN14OfflineStorage3runEv+0x268>)
 800984a:	7013      	strb	r3, [r2, #0]
	year_Rtc = (year_Rtc>90)?70:year_Rtc;
 800984c:	4b65      	ldr	r3, [pc, #404]	; (80099e4 <_ZN14OfflineStorage3runEv+0x26c>)
 800984e:	781b      	ldrb	r3, [r3, #0]
 8009850:	2b5a      	cmp	r3, #90	; 0x5a
 8009852:	d802      	bhi.n	800985a <_ZN14OfflineStorage3runEv+0xe2>
 8009854:	4b63      	ldr	r3, [pc, #396]	; (80099e4 <_ZN14OfflineStorage3runEv+0x26c>)
 8009856:	781b      	ldrb	r3, [r3, #0]
 8009858:	e000      	b.n	800985c <_ZN14OfflineStorage3runEv+0xe4>
 800985a:	2346      	movs	r3, #70	; 0x46
 800985c:	4a61      	ldr	r2, [pc, #388]	; (80099e4 <_ZN14OfflineStorage3runEv+0x26c>)
 800985e:	7013      	strb	r3, [r2, #0]
	Manual_RejectionCount = (Manual_RejectionCount >2)?2:Manual_RejectionCount;
 8009860:	4b61      	ldr	r3, [pc, #388]	; (80099e8 <_ZN14OfflineStorage3runEv+0x270>)
 8009862:	781b      	ldrb	r3, [r3, #0]
 8009864:	2b02      	cmp	r3, #2
 8009866:	bf28      	it	cs
 8009868:	2302      	movcs	r3, #2
 800986a:	b2da      	uxtb	r2, r3
 800986c:	4b5e      	ldr	r3, [pc, #376]	; (80099e8 <_ZN14OfflineStorage3runEv+0x270>)
 800986e:	701a      	strb	r2, [r3, #0]
	Production_Zeit =(Production_Zeit>10)?1:Production_Zeit;
 8009870:	4b5e      	ldr	r3, [pc, #376]	; (80099ec <_ZN14OfflineStorage3runEv+0x274>)
 8009872:	881b      	ldrh	r3, [r3, #0]
 8009874:	2b0a      	cmp	r3, #10
 8009876:	d802      	bhi.n	800987e <_ZN14OfflineStorage3runEv+0x106>
 8009878:	4b5c      	ldr	r3, [pc, #368]	; (80099ec <_ZN14OfflineStorage3runEv+0x274>)
 800987a:	881b      	ldrh	r3, [r3, #0]
 800987c:	e000      	b.n	8009880 <_ZN14OfflineStorage3runEv+0x108>
 800987e:	2301      	movs	r3, #1
 8009880:	4a5a      	ldr	r2, [pc, #360]	; (80099ec <_ZN14OfflineStorage3runEv+0x274>)
 8009882:	8013      	strh	r3, [r2, #0]
	Rejection_Zeit = (Rejection_Zeit>10)?1:Rejection_Zeit;
 8009884:	4b5a      	ldr	r3, [pc, #360]	; (80099f0 <_ZN14OfflineStorage3runEv+0x278>)
 8009886:	881b      	ldrh	r3, [r3, #0]
 8009888:	2b0a      	cmp	r3, #10
 800988a:	d802      	bhi.n	8009892 <_ZN14OfflineStorage3runEv+0x11a>
 800988c:	4b58      	ldr	r3, [pc, #352]	; (80099f0 <_ZN14OfflineStorage3runEv+0x278>)
 800988e:	881b      	ldrh	r3, [r3, #0]
 8009890:	e000      	b.n	8009894 <_ZN14OfflineStorage3runEv+0x11c>
 8009892:	2301      	movs	r3, #1
 8009894:	4a56      	ldr	r2, [pc, #344]	; (80099f0 <_ZN14OfflineStorage3runEv+0x278>)
 8009896:	8013      	strh	r3, [r2, #0]
	SectorPos = (SectorPos > 900)?1:SectorPos;
 8009898:	4b56      	ldr	r3, [pc, #344]	; (80099f4 <_ZN14OfflineStorage3runEv+0x27c>)
 800989a:	881b      	ldrh	r3, [r3, #0]
 800989c:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80098a0:	d802      	bhi.n	80098a8 <_ZN14OfflineStorage3runEv+0x130>
 80098a2:	4b54      	ldr	r3, [pc, #336]	; (80099f4 <_ZN14OfflineStorage3runEv+0x27c>)
 80098a4:	881b      	ldrh	r3, [r3, #0]
 80098a6:	e000      	b.n	80098aa <_ZN14OfflineStorage3runEv+0x132>
 80098a8:	2301      	movs	r3, #1
 80098aa:	4a52      	ldr	r2, [pc, #328]	; (80099f4 <_ZN14OfflineStorage3runEv+0x27c>)
 80098ac:	8013      	strh	r3, [r2, #0]
/*high limit check for system data*/
	sprintf(ProductionSet_charFormat,"%c%02d,%04d,%04d,%03d,%03d,%02d:%02d:%02d %02d/%02d/%02d,%04d,%03d,%03d%c",'"',CurrentShift,MAC_Gen_Prod_Input1_Production,
 80098ae:	4b43      	ldr	r3, [pc, #268]	; (80099bc <_ZN14OfflineStorage3runEv+0x244>)
 80098b0:	781b      	ldrb	r3, [r3, #0]
 80098b2:	469c      	mov	ip, r3
 80098b4:	4b42      	ldr	r3, [pc, #264]	; (80099c0 <_ZN14OfflineStorage3runEv+0x248>)
 80098b6:	881b      	ldrh	r3, [r3, #0]
 80098b8:	461a      	mov	r2, r3
 80098ba:	4b42      	ldr	r3, [pc, #264]	; (80099c4 <_ZN14OfflineStorage3runEv+0x24c>)
 80098bc:	881b      	ldrh	r3, [r3, #0]
 80098be:	4619      	mov	r1, r3
 80098c0:	4b41      	ldr	r3, [pc, #260]	; (80099c8 <_ZN14OfflineStorage3runEv+0x250>)
 80098c2:	881b      	ldrh	r3, [r3, #0]
 80098c4:	4618      	mov	r0, r3
 80098c6:	4b41      	ldr	r3, [pc, #260]	; (80099cc <_ZN14OfflineStorage3runEv+0x254>)
 80098c8:	881b      	ldrh	r3, [r3, #0]
 80098ca:	461c      	mov	r4, r3
 80098cc:	4b40      	ldr	r3, [pc, #256]	; (80099d0 <_ZN14OfflineStorage3runEv+0x258>)
 80098ce:	781b      	ldrb	r3, [r3, #0]
 80098d0:	461d      	mov	r5, r3
 80098d2:	4b40      	ldr	r3, [pc, #256]	; (80099d4 <_ZN14OfflineStorage3runEv+0x25c>)
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	461e      	mov	r6, r3
 80098d8:	4b3f      	ldr	r3, [pc, #252]	; (80099d8 <_ZN14OfflineStorage3runEv+0x260>)
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	61bb      	str	r3, [r7, #24]
 80098de:	4b3f      	ldr	r3, [pc, #252]	; (80099dc <_ZN14OfflineStorage3runEv+0x264>)
 80098e0:	781b      	ldrb	r3, [r3, #0]
 80098e2:	617b      	str	r3, [r7, #20]
 80098e4:	4b3e      	ldr	r3, [pc, #248]	; (80099e0 <_ZN14OfflineStorage3runEv+0x268>)
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	613b      	str	r3, [r7, #16]
 80098ea:	4b3e      	ldr	r3, [pc, #248]	; (80099e4 <_ZN14OfflineStorage3runEv+0x26c>)
 80098ec:	781b      	ldrb	r3, [r3, #0]
 80098ee:	60fb      	str	r3, [r7, #12]
 80098f0:	4b3d      	ldr	r3, [pc, #244]	; (80099e8 <_ZN14OfflineStorage3runEv+0x270>)
 80098f2:	781b      	ldrb	r3, [r3, #0]
 80098f4:	60bb      	str	r3, [r7, #8]
 80098f6:	4b3f      	ldr	r3, [pc, #252]	; (80099f4 <_ZN14OfflineStorage3runEv+0x27c>)
 80098f8:	881b      	ldrh	r3, [r3, #0]
 80098fa:	607b      	str	r3, [r7, #4]
 80098fc:	2322      	movs	r3, #34	; 0x22
 80098fe:	930d      	str	r3, [sp, #52]	; 0x34
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	930c      	str	r3, [sp, #48]	; 0x30
 8009904:	237b      	movs	r3, #123	; 0x7b
 8009906:	930b      	str	r3, [sp, #44]	; 0x2c
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	930a      	str	r3, [sp, #40]	; 0x28
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	9309      	str	r3, [sp, #36]	; 0x24
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	9308      	str	r3, [sp, #32]
 8009914:	697b      	ldr	r3, [r7, #20]
 8009916:	9307      	str	r3, [sp, #28]
 8009918:	69bb      	ldr	r3, [r7, #24]
 800991a:	9306      	str	r3, [sp, #24]
 800991c:	9605      	str	r6, [sp, #20]
 800991e:	9504      	str	r5, [sp, #16]
 8009920:	9403      	str	r4, [sp, #12]
 8009922:	9002      	str	r0, [sp, #8]
 8009924:	9101      	str	r1, [sp, #4]
 8009926:	9200      	str	r2, [sp, #0]
 8009928:	4663      	mov	r3, ip
 800992a:	2222      	movs	r2, #34	; 0x22
 800992c:	4932      	ldr	r1, [pc, #200]	; (80099f8 <_ZN14OfflineStorage3runEv+0x280>)
 800992e:	4822      	ldr	r0, [pc, #136]	; (80099b8 <_ZN14OfflineStorage3runEv+0x240>)
 8009930:	f007 fa9c 	bl	8010e6c <siprintf>
			MAC_Gen_Rej_Input_Production,Dye_Temperature,Connector_Temperature,hour_t,
			min_t,sec_t,date_Rtc,month_Rtc,year_Rtc,Manual_RejectionCount,123,SectorPos,'"');

	//Fix the size
	NoofData = strlen(ProductionSet_charFormat);
 8009934:	4820      	ldr	r0, [pc, #128]	; (80099b8 <_ZN14OfflineStorage3runEv+0x240>)
 8009936:	f7f6 fc4b 	bl	80001d0 <strlen>
 800993a:	4603      	mov	r3, r0
 800993c:	b29a      	uxth	r2, r3
 800993e:	69fb      	ldr	r3, [r7, #28]
 8009940:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
	memcpy(ProductionSet_uintFormat,ProductionSet_charFormat,NoofData);
 8009944:	69fb      	ldr	r3, [r7, #28]
 8009946:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	; 0xa2
 800994a:	461a      	mov	r2, r3
 800994c:	491a      	ldr	r1, [pc, #104]	; (80099b8 <_ZN14OfflineStorage3runEv+0x240>)
 800994e:	482b      	ldr	r0, [pc, #172]	; (80099fc <_ZN14OfflineStorage3runEv+0x284>)
 8009950:	f007 f986 	bl	8010c60 <memcpy>

	SectorPos = SectorPos+1;
 8009954:	4b27      	ldr	r3, [pc, #156]	; (80099f4 <_ZN14OfflineStorage3runEv+0x27c>)
 8009956:	881b      	ldrh	r3, [r3, #0]
 8009958:	3301      	adds	r3, #1
 800995a:	b29a      	uxth	r2, r3
 800995c:	4b25      	ldr	r3, [pc, #148]	; (80099f4 <_ZN14OfflineStorage3runEv+0x27c>)
 800995e:	801a      	strh	r2, [r3, #0]

	if((SectorPos % 16)==0)
 8009960:	4b24      	ldr	r3, [pc, #144]	; (80099f4 <_ZN14OfflineStorage3runEv+0x27c>)
 8009962:	881b      	ldrh	r3, [r3, #0]
 8009964:	f003 030f 	and.w	r3, r3, #15
 8009968:	2b00      	cmp	r3, #0
 800996a:	d160      	bne.n	8009a2e <_ZN14OfflineStorage3runEv+0x2b6>
	{
		tempBlockcalc = SectorPos/16;
 800996c:	4b21      	ldr	r3, [pc, #132]	; (80099f4 <_ZN14OfflineStorage3runEv+0x27c>)
 800996e:	881b      	ldrh	r3, [r3, #0]
 8009970:	091b      	lsrs	r3, r3, #4
 8009972:	b29b      	uxth	r3, r3
 8009974:	b2da      	uxtb	r2, r3
 8009976:	69fb      	ldr	r3, [r7, #28]
 8009978:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
		BlockStatusOffline[tempBlockcalc-1]	=1;
 800997c:	69fb      	ldr	r3, [r7, #28]
 800997e:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8009982:	3b01      	subs	r3, #1
 8009984:	4a1e      	ldr	r2, [pc, #120]	; (8009a00 <_ZN14OfflineStorage3runEv+0x288>)
 8009986:	2101      	movs	r1, #1
 8009988:	54d1      	strb	r1, [r2, r3]
		updateInBlockFill=1;
 800998a:	69fb      	ldr	r3, [r7, #28]
 800998c:	2201      	movs	r2, #1
 800998e:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
		if(tempBlockcalc >= MAXNOOFBLOCK)
 8009992:	69fb      	ldr	r3, [r7, #28]
 8009994:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8009998:	2b1f      	cmp	r3, #31
 800999a:	d933      	bls.n	8009a04 <_ZN14OfflineStorage3runEv+0x28c>
		{
			tempBlockcalc=0;
 800999c:	69fb      	ldr	r3, [r7, #28]
 800999e:	2200      	movs	r2, #0
 80099a0:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
			BlockStatusOffline[tempBlockcalc]	=2;
 80099a4:	69fb      	ldr	r3, [r7, #28]
 80099a6:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 80099aa:	461a      	mov	r2, r3
 80099ac:	4b14      	ldr	r3, [pc, #80]	; (8009a00 <_ZN14OfflineStorage3runEv+0x288>)
 80099ae:	2102      	movs	r1, #2
 80099b0:	5499      	strb	r1, [r3, r2]
 80099b2:	e02e      	b.n	8009a12 <_ZN14OfflineStorage3runEv+0x29a>
 80099b4:	20000762 	.word	0x20000762
 80099b8:	2000096c 	.word	0x2000096c
 80099bc:	20000a0b 	.word	0x20000a0b
 80099c0:	20000756 	.word	0x20000756
 80099c4:	2000075a 	.word	0x2000075a
 80099c8:	200001aa 	.word	0x200001aa
 80099cc:	200001ac 	.word	0x200001ac
 80099d0:	20000a04 	.word	0x20000a04
 80099d4:	20000a05 	.word	0x20000a05
 80099d8:	20000a06 	.word	0x20000a06
 80099dc:	20000a08 	.word	0x20000a08
 80099e0:	20000a09 	.word	0x20000a09
 80099e4:	20000a0a 	.word	0x20000a0a
 80099e8:	2000075e 	.word	0x2000075e
 80099ec:	20000758 	.word	0x20000758
 80099f0:	2000075c 	.word	0x2000075c
 80099f4:	200009d6 	.word	0x200009d6
 80099f8:	080117c0 	.word	0x080117c0
 80099fc:	20000908 	.word	0x20000908
 8009a00:	200009d8 	.word	0x200009d8
		}
		else
		{
			BlockStatusOffline[tempBlockcalc]	=2;
 8009a04:	69fb      	ldr	r3, [r7, #28]
 8009a06:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	4b73      	ldr	r3, [pc, #460]	; (8009bdc <_ZN14OfflineStorage3runEv+0x464>)
 8009a0e:	2102      	movs	r1, #2
 8009a10:	5499      	strb	r1, [r3, r2]
		}
		if(SectorPos >= 512){SectorPos=0;}
 8009a12:	4b73      	ldr	r3, [pc, #460]	; (8009be0 <_ZN14OfflineStorage3runEv+0x468>)
 8009a14:	881b      	ldrh	r3, [r3, #0]
 8009a16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a1a:	d302      	bcc.n	8009a22 <_ZN14OfflineStorage3runEv+0x2aa>
 8009a1c:	4b70      	ldr	r3, [pc, #448]	; (8009be0 <_ZN14OfflineStorage3runEv+0x468>)
 8009a1e:	2200      	movs	r2, #0
 8009a20:	801a      	strh	r2, [r3, #0]
		SectorPos = SectorPos+1;
 8009a22:	4b6f      	ldr	r3, [pc, #444]	; (8009be0 <_ZN14OfflineStorage3runEv+0x468>)
 8009a24:	881b      	ldrh	r3, [r3, #0]
 8009a26:	3301      	adds	r3, #1
 8009a28:	b29a      	uxth	r2, r3
 8009a2a:	4b6d      	ldr	r3, [pc, #436]	; (8009be0 <_ZN14OfflineStorage3runEv+0x468>)
 8009a2c:	801a      	strh	r2, [r3, #0]
	}


	W25qxx_EraseSector(SectorPos-1);
 8009a2e:	4b6c      	ldr	r3, [pc, #432]	; (8009be0 <_ZN14OfflineStorage3runEv+0x468>)
 8009a30:	881b      	ldrh	r3, [r3, #0]
 8009a32:	3b01      	subs	r3, #1
 8009a34:	4618      	mov	r0, r3
 8009a36:	f7f9 fe65 	bl	8003704 <W25qxx_EraseSector>
	W25qxx_WriteSector(ProductionSet_uintFormat,(SectorPos-1),0,NoofData);
 8009a3a:	4b69      	ldr	r3, [pc, #420]	; (8009be0 <_ZN14OfflineStorage3runEv+0x468>)
 8009a3c:	881b      	ldrh	r3, [r3, #0]
 8009a3e:	3b01      	subs	r3, #1
 8009a40:	4619      	mov	r1, r3
 8009a42:	69fb      	ldr	r3, [r7, #28]
 8009a44:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	; 0xa2
 8009a48:	2200      	movs	r2, #0
 8009a4a:	4866      	ldr	r0, [pc, #408]	; (8009be4 <_ZN14OfflineStorage3runEv+0x46c>)
 8009a4c:	f7fa f836 	bl	8003abc <W25qxx_WriteSector>
	MAC_Gen_Prod_Input1_Production=0;
 8009a50:	4b65      	ldr	r3, [pc, #404]	; (8009be8 <_ZN14OfflineStorage3runEv+0x470>)
 8009a52:	2200      	movs	r2, #0
 8009a54:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production=0;
 8009a56:	4b65      	ldr	r3, [pc, #404]	; (8009bec <_ZN14OfflineStorage3runEv+0x474>)
 8009a58:	2200      	movs	r2, #0
 8009a5a:	801a      	strh	r2, [r3, #0]

	MAC_Gen_Prod_Input1_Production_K1 = MAC_Gen_Prod_Input1_Production;
 8009a5c:	4b62      	ldr	r3, [pc, #392]	; (8009be8 <_ZN14OfflineStorage3runEv+0x470>)
 8009a5e:	881a      	ldrh	r2, [r3, #0]
 8009a60:	4b63      	ldr	r3, [pc, #396]	; (8009bf0 <_ZN14OfflineStorage3runEv+0x478>)
 8009a62:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production_K1   = MAC_Gen_Rej_Input_Production;
 8009a64:	4b61      	ldr	r3, [pc, #388]	; (8009bec <_ZN14OfflineStorage3runEv+0x474>)
 8009a66:	881a      	ldrh	r2, [r3, #0]
 8009a68:	4b62      	ldr	r3, [pc, #392]	; (8009bf4 <_ZN14OfflineStorage3runEv+0x47c>)
 8009a6a:	801a      	strh	r2, [r3, #0]
	Manual_RejectionCount_K1          = Manual_RejectionCount;
 8009a6c:	4b62      	ldr	r3, [pc, #392]	; (8009bf8 <_ZN14OfflineStorage3runEv+0x480>)
 8009a6e:	781b      	ldrb	r3, [r3, #0]
 8009a70:	b29a      	uxth	r2, r3
 8009a72:	4b62      	ldr	r3, [pc, #392]	; (8009bfc <_ZN14OfflineStorage3runEv+0x484>)
 8009a74:	801a      	strh	r2, [r3, #0]
	IsCurrentShiftUpdated=0;
 8009a76:	4b62      	ldr	r3, [pc, #392]	; (8009c00 <_ZN14OfflineStorage3runEv+0x488>)
 8009a78:	2200      	movs	r2, #0
 8009a7a:	701a      	strb	r2, [r3, #0]

	FlashMemProductiondata[0] = (uint8_t)MAC_Gen_Prod_Input1_Production&0x00ff;
 8009a7c:	4b5a      	ldr	r3, [pc, #360]	; (8009be8 <_ZN14OfflineStorage3runEv+0x470>)
 8009a7e:	881b      	ldrh	r3, [r3, #0]
 8009a80:	b2da      	uxtb	r2, r3
 8009a82:	69fb      	ldr	r3, [r7, #28]
 8009a84:	711a      	strb	r2, [r3, #4]
	FlashMemProductiondata[1] = (uint8_t)(MAC_Gen_Prod_Input1_Production>>8)&0x00ff;
 8009a86:	4b58      	ldr	r3, [pc, #352]	; (8009be8 <_ZN14OfflineStorage3runEv+0x470>)
 8009a88:	881b      	ldrh	r3, [r3, #0]
 8009a8a:	0a1b      	lsrs	r3, r3, #8
 8009a8c:	b29b      	uxth	r3, r3
 8009a8e:	b2da      	uxtb	r2, r3
 8009a90:	69fb      	ldr	r3, [r7, #28]
 8009a92:	715a      	strb	r2, [r3, #5]
	FlashMemProductiondata[2] = (uint8_t)MAC_Gen_Prod_Input1_Production_K1&0x00ff;
 8009a94:	4b56      	ldr	r3, [pc, #344]	; (8009bf0 <_ZN14OfflineStorage3runEv+0x478>)
 8009a96:	881b      	ldrh	r3, [r3, #0]
 8009a98:	b2da      	uxtb	r2, r3
 8009a9a:	69fb      	ldr	r3, [r7, #28]
 8009a9c:	719a      	strb	r2, [r3, #6]
	FlashMemProductiondata[3] = (uint8_t)(MAC_Gen_Prod_Input1_Production_K1>>8)&0x00ff;
 8009a9e:	4b54      	ldr	r3, [pc, #336]	; (8009bf0 <_ZN14OfflineStorage3runEv+0x478>)
 8009aa0:	881b      	ldrh	r3, [r3, #0]
 8009aa2:	0a1b      	lsrs	r3, r3, #8
 8009aa4:	b29b      	uxth	r3, r3
 8009aa6:	b2da      	uxtb	r2, r3
 8009aa8:	69fb      	ldr	r3, [r7, #28]
 8009aaa:	71da      	strb	r2, [r3, #7]
	FlashMemProductiondata[4] = (uint8_t)MAC_Gen_Rej_Input_Production&0x00ff;
 8009aac:	4b4f      	ldr	r3, [pc, #316]	; (8009bec <_ZN14OfflineStorage3runEv+0x474>)
 8009aae:	881b      	ldrh	r3, [r3, #0]
 8009ab0:	b2da      	uxtb	r2, r3
 8009ab2:	69fb      	ldr	r3, [r7, #28]
 8009ab4:	721a      	strb	r2, [r3, #8]
	FlashMemProductiondata[5] = (uint8_t)(MAC_Gen_Rej_Input_Production>>8)&0x00ff;
 8009ab6:	4b4d      	ldr	r3, [pc, #308]	; (8009bec <_ZN14OfflineStorage3runEv+0x474>)
 8009ab8:	881b      	ldrh	r3, [r3, #0]
 8009aba:	0a1b      	lsrs	r3, r3, #8
 8009abc:	b29b      	uxth	r3, r3
 8009abe:	b2da      	uxtb	r2, r3
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	725a      	strb	r2, [r3, #9]
	FlashMemProductiondata[6] = (uint8_t)MAC_Gen_Rej_Input_Production_K1&0x00ff;
 8009ac4:	4b4b      	ldr	r3, [pc, #300]	; (8009bf4 <_ZN14OfflineStorage3runEv+0x47c>)
 8009ac6:	881b      	ldrh	r3, [r3, #0]
 8009ac8:	b2da      	uxtb	r2, r3
 8009aca:	69fb      	ldr	r3, [r7, #28]
 8009acc:	729a      	strb	r2, [r3, #10]
	FlashMemProductiondata[7] = (uint8_t)(MAC_Gen_Rej_Input_Production_K1>>8)&0x00ff;
 8009ace:	4b49      	ldr	r3, [pc, #292]	; (8009bf4 <_ZN14OfflineStorage3runEv+0x47c>)
 8009ad0:	881b      	ldrh	r3, [r3, #0]
 8009ad2:	0a1b      	lsrs	r3, r3, #8
 8009ad4:	b29b      	uxth	r3, r3
 8009ad6:	b2da      	uxtb	r2, r3
 8009ad8:	69fb      	ldr	r3, [r7, #28]
 8009ada:	72da      	strb	r2, [r3, #11]
	FlashMemProductiondata[8] = (uint8_t)Production_Zeit&0x00ff;
 8009adc:	4b49      	ldr	r3, [pc, #292]	; (8009c04 <_ZN14OfflineStorage3runEv+0x48c>)
 8009ade:	881b      	ldrh	r3, [r3, #0]
 8009ae0:	b2da      	uxtb	r2, r3
 8009ae2:	69fb      	ldr	r3, [r7, #28]
 8009ae4:	731a      	strb	r2, [r3, #12]
	FlashMemProductiondata[9] = (uint8_t)(Production_Zeit>>8)&0x00ff;
 8009ae6:	4b47      	ldr	r3, [pc, #284]	; (8009c04 <_ZN14OfflineStorage3runEv+0x48c>)
 8009ae8:	881b      	ldrh	r3, [r3, #0]
 8009aea:	0a1b      	lsrs	r3, r3, #8
 8009aec:	b29b      	uxth	r3, r3
 8009aee:	b2da      	uxtb	r2, r3
 8009af0:	69fb      	ldr	r3, [r7, #28]
 8009af2:	735a      	strb	r2, [r3, #13]
	FlashMemProductiondata[10] = (uint8_t)Rejection_Zeit&0x00ff;
 8009af4:	4b44      	ldr	r3, [pc, #272]	; (8009c08 <_ZN14OfflineStorage3runEv+0x490>)
 8009af6:	881b      	ldrh	r3, [r3, #0]
 8009af8:	b2da      	uxtb	r2, r3
 8009afa:	69fb      	ldr	r3, [r7, #28]
 8009afc:	739a      	strb	r2, [r3, #14]
	FlashMemProductiondata[11] = (uint8_t)(Rejection_Zeit>>8)&0x00ff;
 8009afe:	4b42      	ldr	r3, [pc, #264]	; (8009c08 <_ZN14OfflineStorage3runEv+0x490>)
 8009b00:	881b      	ldrh	r3, [r3, #0]
 8009b02:	0a1b      	lsrs	r3, r3, #8
 8009b04:	b29b      	uxth	r3, r3
 8009b06:	b2da      	uxtb	r2, r3
 8009b08:	69fb      	ldr	r3, [r7, #28]
 8009b0a:	73da      	strb	r2, [r3, #15]
	FlashMemProductiondata[12] = (hour_t);
 8009b0c:	4b3f      	ldr	r3, [pc, #252]	; (8009c0c <_ZN14OfflineStorage3runEv+0x494>)
 8009b0e:	781a      	ldrb	r2, [r3, #0]
 8009b10:	69fb      	ldr	r3, [r7, #28]
 8009b12:	741a      	strb	r2, [r3, #16]
	FlashMemProductiondata[13] = (min_t);
 8009b14:	4b3e      	ldr	r3, [pc, #248]	; (8009c10 <_ZN14OfflineStorage3runEv+0x498>)
 8009b16:	781a      	ldrb	r2, [r3, #0]
 8009b18:	69fb      	ldr	r3, [r7, #28]
 8009b1a:	745a      	strb	r2, [r3, #17]
	FlashMemProductiondata[14] = (sec_t);
 8009b1c:	4b3d      	ldr	r3, [pc, #244]	; (8009c14 <_ZN14OfflineStorage3runEv+0x49c>)
 8009b1e:	781a      	ldrb	r2, [r3, #0]
 8009b20:	69fb      	ldr	r3, [r7, #28]
 8009b22:	749a      	strb	r2, [r3, #18]
	FlashMemProductiondata[15] = date_Rtc;
 8009b24:	4b3c      	ldr	r3, [pc, #240]	; (8009c18 <_ZN14OfflineStorage3runEv+0x4a0>)
 8009b26:	781a      	ldrb	r2, [r3, #0]
 8009b28:	69fb      	ldr	r3, [r7, #28]
 8009b2a:	74da      	strb	r2, [r3, #19]
	FlashMemProductiondata[16] = month_Rtc;
 8009b2c:	4b3b      	ldr	r3, [pc, #236]	; (8009c1c <_ZN14OfflineStorage3runEv+0x4a4>)
 8009b2e:	781a      	ldrb	r2, [r3, #0]
 8009b30:	69fb      	ldr	r3, [r7, #28]
 8009b32:	751a      	strb	r2, [r3, #20]
	FlashMemProductiondata[17] = year_Rtc;
 8009b34:	4b3a      	ldr	r3, [pc, #232]	; (8009c20 <_ZN14OfflineStorage3runEv+0x4a8>)
 8009b36:	781a      	ldrb	r2, [r3, #0]
 8009b38:	69fb      	ldr	r3, [r7, #28]
 8009b3a:	755a      	strb	r2, [r3, #21]
	FlashMemProductiondata[18] = (uint8_t)SectorPos&0x00ff;
 8009b3c:	4b28      	ldr	r3, [pc, #160]	; (8009be0 <_ZN14OfflineStorage3runEv+0x468>)
 8009b3e:	881b      	ldrh	r3, [r3, #0]
 8009b40:	b2da      	uxtb	r2, r3
 8009b42:	69fb      	ldr	r3, [r7, #28]
 8009b44:	759a      	strb	r2, [r3, #22]
	FlashMemProductiondata[19] = (uint8_t)(SectorPos>>8)&0x00ff;
 8009b46:	4b26      	ldr	r3, [pc, #152]	; (8009be0 <_ZN14OfflineStorage3runEv+0x468>)
 8009b48:	881b      	ldrh	r3, [r3, #0]
 8009b4a:	0a1b      	lsrs	r3, r3, #8
 8009b4c:	b29b      	uxth	r3, r3
 8009b4e:	b2da      	uxtb	r2, r3
 8009b50:	69fb      	ldr	r3, [r7, #28]
 8009b52:	75da      	strb	r2, [r3, #23]
	FlashMemProductiondata[20] = (uint8_t)Manual_RejectionCount&0x00ff;
 8009b54:	4b28      	ldr	r3, [pc, #160]	; (8009bf8 <_ZN14OfflineStorage3runEv+0x480>)
 8009b56:	781a      	ldrb	r2, [r3, #0]
 8009b58:	69fb      	ldr	r3, [r7, #28]
 8009b5a:	761a      	strb	r2, [r3, #24]
	FlashMemProductiondata[21] = (uint8_t)(Manual_RejectionCount>>8)&0x00ff;
 8009b5c:	4b26      	ldr	r3, [pc, #152]	; (8009bf8 <_ZN14OfflineStorage3runEv+0x480>)
 8009b5e:	781b      	ldrb	r3, [r3, #0]
 8009b60:	121b      	asrs	r3, r3, #8
 8009b62:	b2da      	uxtb	r2, r3
 8009b64:	69fb      	ldr	r3, [r7, #28]
 8009b66:	765a      	strb	r2, [r3, #25]
	FlashMemProductiondata[22] = (uint8_t)Manual_RejectionCount_K1&0x00ff;
 8009b68:	4b24      	ldr	r3, [pc, #144]	; (8009bfc <_ZN14OfflineStorage3runEv+0x484>)
 8009b6a:	881b      	ldrh	r3, [r3, #0]
 8009b6c:	b2da      	uxtb	r2, r3
 8009b6e:	69fb      	ldr	r3, [r7, #28]
 8009b70:	769a      	strb	r2, [r3, #26]
	FlashMemProductiondata[23] = (uint8_t)(Manual_RejectionCount_K1>>8)&0x00ff;
 8009b72:	4b22      	ldr	r3, [pc, #136]	; (8009bfc <_ZN14OfflineStorage3runEv+0x484>)
 8009b74:	881b      	ldrh	r3, [r3, #0]
 8009b76:	0a1b      	lsrs	r3, r3, #8
 8009b78:	b29b      	uxth	r3, r3
 8009b7a:	b2da      	uxtb	r2, r3
 8009b7c:	69fb      	ldr	r3, [r7, #28]
 8009b7e:	76da      	strb	r2, [r3, #27]
	FlashMemProductiondata[24] = CurrentShift;
 8009b80:	4b28      	ldr	r3, [pc, #160]	; (8009c24 <_ZN14OfflineStorage3runEv+0x4ac>)
 8009b82:	781a      	ldrb	r2, [r3, #0]
 8009b84:	69fb      	ldr	r3, [r7, #28]
 8009b86:	771a      	strb	r2, [r3, #28]
	FlashMemProductiondata[25] = CurrentShift_K1;
 8009b88:	4b27      	ldr	r3, [pc, #156]	; (8009c28 <_ZN14OfflineStorage3runEv+0x4b0>)
 8009b8a:	781a      	ldrb	r2, [r3, #0]
 8009b8c:	69fb      	ldr	r3, [r7, #28]
 8009b8e:	775a      	strb	r2, [r3, #29]
	W25qxx_EraseSector(600);
 8009b90:	f44f 7016 	mov.w	r0, #600	; 0x258
 8009b94:	f7f9 fdb6 	bl	8003704 <W25qxx_EraseSector>
	W25qxx_WriteSector(FlashMemProductiondata,600,0,26);
 8009b98:	69fb      	ldr	r3, [r7, #28]
 8009b9a:	1d18      	adds	r0, r3, #4
 8009b9c:	231a      	movs	r3, #26
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	f44f 7116 	mov.w	r1, #600	; 0x258
 8009ba4:	f7f9 ff8a 	bl	8003abc <W25qxx_WriteSector>

	if(updateInBlockFill)
 8009ba8:	69fb      	ldr	r3, [r7, #28]
 8009baa:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d010      	beq.n	8009bd4 <_ZN14OfflineStorage3runEv+0x45c>
	{
		updateInBlockFill=0;
 8009bb2:	69fb      	ldr	r3, [r7, #28]
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
		W25qxx_EraseSector(601);
 8009bba:	f240 2059 	movw	r0, #601	; 0x259
 8009bbe:	f7f9 fda1 	bl	8003704 <W25qxx_EraseSector>
		W25qxx_WriteSector(BlockStatusOffline,601,0,40);
 8009bc2:	2328      	movs	r3, #40	; 0x28
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	f240 2159 	movw	r1, #601	; 0x259
 8009bca:	4804      	ldr	r0, [pc, #16]	; (8009bdc <_ZN14OfflineStorage3runEv+0x464>)
 8009bcc:	f7f9 ff76 	bl	8003abc <W25qxx_WriteSector>
 8009bd0:	e000      	b.n	8009bd4 <_ZN14OfflineStorage3runEv+0x45c>
	if(UpdateStorage==0){return;}
 8009bd2:	bf00      	nop
	}

}
 8009bd4:	3724      	adds	r7, #36	; 0x24
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bda:	bf00      	nop
 8009bdc:	200009d8 	.word	0x200009d8
 8009be0:	200009d6 	.word	0x200009d6
 8009be4:	20000908 	.word	0x20000908
 8009be8:	20000756 	.word	0x20000756
 8009bec:	2000075a 	.word	0x2000075a
 8009bf0:	200009d0 	.word	0x200009d0
 8009bf4:	200009d2 	.word	0x200009d2
 8009bf8:	2000075e 	.word	0x2000075e
 8009bfc:	200009d4 	.word	0x200009d4
 8009c00:	20000761 	.word	0x20000761
 8009c04:	20000758 	.word	0x20000758
 8009c08:	2000075c 	.word	0x2000075c
 8009c0c:	20000a04 	.word	0x20000a04
 8009c10:	20000a05 	.word	0x20000a05
 8009c14:	20000a06 	.word	0x20000a06
 8009c18:	20000a08 	.word	0x20000a08
 8009c1c:	20000a09 	.word	0x20000a09
 8009c20:	20000a0a 	.word	0x20000a0a
 8009c24:	20000a0b 	.word	0x20000a0b
 8009c28:	20000760 	.word	0x20000760

08009c2c <_ZN14OfflineStorage19specialMacDataWriteEv>:
void OfflineStorage::specialMacDataWrite()
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b082      	sub	sp, #8
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
	if(productionInc != productionIncK1){
 8009c34:	4b13      	ldr	r3, [pc, #76]	; (8009c84 <_ZN14OfflineStorage19specialMacDataWriteEv+0x58>)
 8009c36:	881a      	ldrh	r2, [r3, #0]
 8009c38:	4b13      	ldr	r3, [pc, #76]	; (8009c88 <_ZN14OfflineStorage19specialMacDataWriteEv+0x5c>)
 8009c3a:	881b      	ldrh	r3, [r3, #0]
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d01c      	beq.n	8009c7a <_ZN14OfflineStorage19specialMacDataWriteEv+0x4e>
	specialMacData[0] = (uint8_t)productionInc&0x00ff;
 8009c40:	4b10      	ldr	r3, [pc, #64]	; (8009c84 <_ZN14OfflineStorage19specialMacDataWriteEv+0x58>)
 8009c42:	881b      	ldrh	r3, [r3, #0]
 8009c44:	b2da      	uxtb	r2, r3
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	769a      	strb	r2, [r3, #26]
	specialMacData[1] = (uint8_t)(productionInc>>8)&0x00ff;
 8009c4a:	4b0e      	ldr	r3, [pc, #56]	; (8009c84 <_ZN14OfflineStorage19specialMacDataWriteEv+0x58>)
 8009c4c:	881b      	ldrh	r3, [r3, #0]
 8009c4e:	0a1b      	lsrs	r3, r3, #8
 8009c50:	b29b      	uxth	r3, r3
 8009c52:	b2da      	uxtb	r2, r3
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	76da      	strb	r2, [r3, #27]

	productionIncK1 = productionInc;
 8009c58:	4b0a      	ldr	r3, [pc, #40]	; (8009c84 <_ZN14OfflineStorage19specialMacDataWriteEv+0x58>)
 8009c5a:	881a      	ldrh	r2, [r3, #0]
 8009c5c:	4b0a      	ldr	r3, [pc, #40]	; (8009c88 <_ZN14OfflineStorage19specialMacDataWriteEv+0x5c>)
 8009c5e:	801a      	strh	r2, [r3, #0]
	W25qxx_EraseSector(602);
 8009c60:	f240 205a 	movw	r0, #602	; 0x25a
 8009c64:	f7f9 fd4e 	bl	8003704 <W25qxx_EraseSector>
	W25qxx_WriteSector(specialMacData,602,0,2);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f103 001a 	add.w	r0, r3, #26
 8009c6e:	2302      	movs	r3, #2
 8009c70:	2200      	movs	r2, #0
 8009c72:	f240 215a 	movw	r1, #602	; 0x25a
 8009c76:	f7f9 ff21 	bl	8003abc <W25qxx_WriteSector>
	}
}
 8009c7a:	bf00      	nop
 8009c7c:	3708      	adds	r7, #8
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd80      	pop	{r7, pc}
 8009c82:	bf00      	nop
 8009c84:	20000764 	.word	0x20000764
 8009c88:	20000a00 	.word	0x20000a00

08009c8c <_ZN14OfflineStorage15dwinRxDataStoreEv>:
void OfflineStorage::dwinRxDataStore()
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b082      	sub	sp, #8
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
	if(updateDwindata==0){return;}
 8009c94:	4b1a      	ldr	r3, [pc, #104]	; (8009d00 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x74>)
 8009c96:	781b      	ldrb	r3, [r3, #0]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d02c      	beq.n	8009cf6 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x6a>
	updateDwindata=0;
 8009c9c:	4b18      	ldr	r3, [pc, #96]	; (8009d00 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x74>)
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	701a      	strb	r2, [r3, #0]
	dwinData[0] = (uint8_t)machineId&0x00ff;
 8009ca2:	4b18      	ldr	r3, [pc, #96]	; (8009d04 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x78>)
 8009ca4:	881b      	ldrh	r3, [r3, #0]
 8009ca6:	b2da      	uxtb	r2, r3
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	dwinData[1] = (uint8_t)(machineId>>8)&0x00ff;
 8009cae:	4b15      	ldr	r3, [pc, #84]	; (8009d04 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x78>)
 8009cb0:	881b      	ldrh	r3, [r3, #0]
 8009cb2:	0a1b      	lsrs	r3, r3, #8
 8009cb4:	b29b      	uxth	r3, r3
 8009cb6:	b2da      	uxtb	r2, r3
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	dwinData[2] = (uint8_t)portNumber&0x00ff;
 8009cbe:	4b12      	ldr	r3, [pc, #72]	; (8009d08 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x7c>)
 8009cc0:	881b      	ldrh	r3, [r3, #0]
 8009cc2:	b2da      	uxtb	r2, r3
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	dwinData[3] = (uint8_t)(portNumber>>8)&0x00ff;
 8009cca:	4b0f      	ldr	r3, [pc, #60]	; (8009d08 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x7c>)
 8009ccc:	881b      	ldrh	r3, [r3, #0]
 8009cce:	0a1b      	lsrs	r3, r3, #8
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	b2da      	uxtb	r2, r3
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

	W25qxx_EraseSector(604);
 8009cda:	f44f 7017 	mov.w	r0, #604	; 0x25c
 8009cde:	f7f9 fd11 	bl	8003704 <W25qxx_EraseSector>
	W25qxx_WriteSector(dwinData,604,0,4);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	f103 0046 	add.w	r0, r3, #70	; 0x46
 8009ce8:	2304      	movs	r3, #4
 8009cea:	2200      	movs	r2, #0
 8009cec:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8009cf0:	f7f9 fee4 	bl	8003abc <W25qxx_WriteSector>
 8009cf4:	e000      	b.n	8009cf8 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x6c>
	if(updateDwindata==0){return;}
 8009cf6:	bf00      	nop
}
 8009cf8:	3708      	adds	r7, #8
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}
 8009cfe:	bf00      	nop
 8009d00:	200007fc 	.word	0x200007fc
 8009d04:	20000776 	.word	0x20000776
 8009d08:	2000077a 	.word	0x2000077a

08009d0c <_ZN14OfflineStorage18dwinCloudDataStoreEv>:
void OfflineStorage::dwinCloudDataStore()
{
 8009d0c:	b4b0      	push	{r4, r5, r7}
 8009d0e:	b085      	sub	sp, #20
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!updateCloudConn){return;}
 8009d14:	4b48      	ldr	r3, [pc, #288]	; (8009e38 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x12c>)
 8009d16:	781b      	ldrb	r3, [r3, #0]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	f000 8087 	beq.w	8009e2c <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x120>
	updateCloudConn=0;
 8009d1e:	4b46      	ldr	r3, [pc, #280]	; (8009e38 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x12c>)
 8009d20:	2200      	movs	r2, #0
 8009d22:	701a      	strb	r2, [r3, #0]
	lengthOfServerAdd =(lengthOfServerAdd >20)?20:lengthOfServerAdd;
 8009d24:	4b45      	ldr	r3, [pc, #276]	; (8009e3c <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x130>)
 8009d26:	781b      	ldrb	r3, [r3, #0]
 8009d28:	2b14      	cmp	r3, #20
 8009d2a:	bf28      	it	cs
 8009d2c:	2314      	movcs	r3, #20
 8009d2e:	b2da      	uxtb	r2, r3
 8009d30:	4b42      	ldr	r3, [pc, #264]	; (8009e3c <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x130>)
 8009d32:	701a      	strb	r2, [r3, #0]
	for(i=0;i<20;i++){
 8009d34:	2300      	movs	r3, #0
 8009d36:	73fb      	strb	r3, [r7, #15]
 8009d38:	7bfb      	ldrb	r3, [r7, #15]
 8009d3a:	2b13      	cmp	r3, #19
 8009d3c:	d80c      	bhi.n	8009d58 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x4c>
		couldData[i]=serverAddress[i];
 8009d3e:	7bfa      	ldrb	r2, [r7, #15]
 8009d40:	7bfb      	ldrb	r3, [r7, #15]
 8009d42:	493f      	ldr	r1, [pc, #252]	; (8009e40 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x134>)
 8009d44:	5c89      	ldrb	r1, [r1, r2]
 8009d46:	687a      	ldr	r2, [r7, #4]
 8009d48:	4413      	add	r3, r2
 8009d4a:	460a      	mov	r2, r1
 8009d4c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	for(i=0;i<20;i++){
 8009d50:	7bfb      	ldrb	r3, [r7, #15]
 8009d52:	3301      	adds	r3, #1
 8009d54:	73fb      	strb	r3, [r7, #15]
 8009d56:	e7ef      	b.n	8009d38 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x2c>
	}
	lengthOfUserName =(lengthOfUserName >20)?20:lengthOfUserName;
 8009d58:	4b3a      	ldr	r3, [pc, #232]	; (8009e44 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x138>)
 8009d5a:	781b      	ldrb	r3, [r3, #0]
 8009d5c:	2b14      	cmp	r3, #20
 8009d5e:	bf28      	it	cs
 8009d60:	2314      	movcs	r3, #20
 8009d62:	b2da      	uxtb	r2, r3
 8009d64:	4b37      	ldr	r3, [pc, #220]	; (8009e44 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x138>)
 8009d66:	701a      	strb	r2, [r3, #0]
	for(i=0;i<20;i++){
 8009d68:	2300      	movs	r3, #0
 8009d6a:	73fb      	strb	r3, [r7, #15]
 8009d6c:	7bfb      	ldrb	r3, [r7, #15]
 8009d6e:	2b13      	cmp	r3, #19
 8009d70:	d80d      	bhi.n	8009d8e <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x82>
		couldData[i+20]=userNameWifi[i];
 8009d72:	7bfa      	ldrb	r2, [r7, #15]
 8009d74:	7bfb      	ldrb	r3, [r7, #15]
 8009d76:	3314      	adds	r3, #20
 8009d78:	4933      	ldr	r1, [pc, #204]	; (8009e48 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x13c>)
 8009d7a:	5c89      	ldrb	r1, [r1, r2]
 8009d7c:	687a      	ldr	r2, [r7, #4]
 8009d7e:	4413      	add	r3, r2
 8009d80:	460a      	mov	r2, r1
 8009d82:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	for(i=0;i<20;i++){
 8009d86:	7bfb      	ldrb	r3, [r7, #15]
 8009d88:	3301      	adds	r3, #1
 8009d8a:	73fb      	strb	r3, [r7, #15]
 8009d8c:	e7ee      	b.n	8009d6c <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x60>
	}
	lengthOfPassword =(lengthOfPassword >20)?20:lengthOfPassword;
 8009d8e:	4b2f      	ldr	r3, [pc, #188]	; (8009e4c <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x140>)
 8009d90:	781b      	ldrb	r3, [r3, #0]
 8009d92:	2b14      	cmp	r3, #20
 8009d94:	bf28      	it	cs
 8009d96:	2314      	movcs	r3, #20
 8009d98:	b2da      	uxtb	r2, r3
 8009d9a:	4b2c      	ldr	r3, [pc, #176]	; (8009e4c <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x140>)
 8009d9c:	701a      	strb	r2, [r3, #0]
	for(i=0;i<20;i++){
 8009d9e:	2300      	movs	r3, #0
 8009da0:	73fb      	strb	r3, [r7, #15]
 8009da2:	7bfb      	ldrb	r3, [r7, #15]
 8009da4:	2b13      	cmp	r3, #19
 8009da6:	d80d      	bhi.n	8009dc4 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0xb8>
		couldData[i+40]=passwordWifi[i];
 8009da8:	7bfa      	ldrb	r2, [r7, #15]
 8009daa:	7bfb      	ldrb	r3, [r7, #15]
 8009dac:	3328      	adds	r3, #40	; 0x28
 8009dae:	4928      	ldr	r1, [pc, #160]	; (8009e50 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x144>)
 8009db0:	5c89      	ldrb	r1, [r1, r2]
 8009db2:	687a      	ldr	r2, [r7, #4]
 8009db4:	4413      	add	r3, r2
 8009db6:	460a      	mov	r2, r1
 8009db8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	for(i=0;i<20;i++){
 8009dbc:	7bfb      	ldrb	r3, [r7, #15]
 8009dbe:	3301      	adds	r3, #1
 8009dc0:	73fb      	strb	r3, [r7, #15]
 8009dc2:	e7ee      	b.n	8009da2 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x96>
	}
	couldData[60] = lengthOfServerAdd;
 8009dc4:	4b1d      	ldr	r3, [pc, #116]	; (8009e3c <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x130>)
 8009dc6:	781a      	ldrb	r2, [r3, #0]
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
	couldData[61] = lengthOfUserName;
 8009dce:	4b1d      	ldr	r3, [pc, #116]	; (8009e44 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x138>)
 8009dd0:	781a      	ldrb	r2, [r3, #0]
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
	couldData[62] = lengthOfPassword;
 8009dd8:	4b1c      	ldr	r3, [pc, #112]	; (8009e4c <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x140>)
 8009dda:	781a      	ldrb	r2, [r3, #0]
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

	memcpy(serverAddressK1,serverAddress,20);
 8009de2:	4b1c      	ldr	r3, [pc, #112]	; (8009e54 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x148>)
 8009de4:	4a16      	ldr	r2, [pc, #88]	; (8009e40 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x134>)
 8009de6:	6811      	ldr	r1, [r2, #0]
 8009de8:	6855      	ldr	r5, [r2, #4]
 8009dea:	6894      	ldr	r4, [r2, #8]
 8009dec:	68d0      	ldr	r0, [r2, #12]
 8009dee:	6019      	str	r1, [r3, #0]
 8009df0:	605d      	str	r5, [r3, #4]
 8009df2:	609c      	str	r4, [r3, #8]
 8009df4:	60d8      	str	r0, [r3, #12]
 8009df6:	6911      	ldr	r1, [r2, #16]
 8009df8:	6119      	str	r1, [r3, #16]
	memcpy(userNameWifiK1,userNameWifi,20);
 8009dfa:	4b17      	ldr	r3, [pc, #92]	; (8009e58 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x14c>)
 8009dfc:	4a12      	ldr	r2, [pc, #72]	; (8009e48 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x13c>)
 8009dfe:	6811      	ldr	r1, [r2, #0]
 8009e00:	6855      	ldr	r5, [r2, #4]
 8009e02:	6894      	ldr	r4, [r2, #8]
 8009e04:	68d0      	ldr	r0, [r2, #12]
 8009e06:	6019      	str	r1, [r3, #0]
 8009e08:	605d      	str	r5, [r3, #4]
 8009e0a:	609c      	str	r4, [r3, #8]
 8009e0c:	60d8      	str	r0, [r3, #12]
 8009e0e:	6911      	ldr	r1, [r2, #16]
 8009e10:	6119      	str	r1, [r3, #16]
	memcpy(passwordWifiK1,passwordWifi,20);
 8009e12:	4b12      	ldr	r3, [pc, #72]	; (8009e5c <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x150>)
 8009e14:	4a0e      	ldr	r2, [pc, #56]	; (8009e50 <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x144>)
 8009e16:	6811      	ldr	r1, [r2, #0]
 8009e18:	6855      	ldr	r5, [r2, #4]
 8009e1a:	6894      	ldr	r4, [r2, #8]
 8009e1c:	68d0      	ldr	r0, [r2, #12]
 8009e1e:	6019      	str	r1, [r3, #0]
 8009e20:	605d      	str	r5, [r3, #4]
 8009e22:	609c      	str	r4, [r3, #8]
 8009e24:	60d8      	str	r0, [r3, #12]
 8009e26:	6911      	ldr	r1, [r2, #16]
 8009e28:	6119      	str	r1, [r3, #16]
 8009e2a:	e000      	b.n	8009e2e <_ZN14OfflineStorage18dwinCloudDataStoreEv+0x122>
	if(!updateCloudConn){return;}
 8009e2c:	bf00      	nop
//	W25qxx_EraseSector(605);
//	W25qxx_WriteSector(dwinData,605,0,4);

}
 8009e2e:	3714      	adds	r7, #20
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bcb0      	pop	{r4, r5, r7}
 8009e34:	4770      	bx	lr
 8009e36:	bf00      	nop
 8009e38:	20000802 	.word	0x20000802
 8009e3c:	200007fe 	.word	0x200007fe
 8009e40:	20000780 	.word	0x20000780
 8009e44:	200007ff 	.word	0x200007ff
 8009e48:	200007a8 	.word	0x200007a8
 8009e4c:	20000800 	.word	0x20000800
 8009e50:	200007d0 	.word	0x200007d0
 8009e54:	20000794 	.word	0x20000794
 8009e58:	200007bc 	.word	0x200007bc
 8009e5c:	200007e4 	.word	0x200007e4

08009e60 <_ZN14OfflineStorage16processDataWriteEv>:
void OfflineStorage::processDataWrite()
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b082      	sub	sp, #8
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
	if((updateMemProcCtrl==1)||(triggerStartForReq != triggerStartForReqK1)||
 8009e68:	4b2f      	ldr	r3, [pc, #188]	; (8009f28 <_ZN14OfflineStorage16processDataWriteEv+0xc8>)
 8009e6a:	781b      	ldrb	r3, [r3, #0]
 8009e6c:	2b01      	cmp	r3, #1
 8009e6e:	d00b      	beq.n	8009e88 <_ZN14OfflineStorage16processDataWriteEv+0x28>
 8009e70:	4b2e      	ldr	r3, [pc, #184]	; (8009f2c <_ZN14OfflineStorage16processDataWriteEv+0xcc>)
 8009e72:	781a      	ldrb	r2, [r3, #0]
 8009e74:	4b2e      	ldr	r3, [pc, #184]	; (8009f30 <_ZN14OfflineStorage16processDataWriteEv+0xd0>)
 8009e76:	781b      	ldrb	r3, [r3, #0]
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	d105      	bne.n	8009e88 <_ZN14OfflineStorage16processDataWriteEv+0x28>
		(startStopStatus != startStopStatusK1)){
 8009e7c:	4b2d      	ldr	r3, [pc, #180]	; (8009f34 <_ZN14OfflineStorage16processDataWriteEv+0xd4>)
 8009e7e:	781a      	ldrb	r2, [r3, #0]
 8009e80:	4b2d      	ldr	r3, [pc, #180]	; (8009f38 <_ZN14OfflineStorage16processDataWriteEv+0xd8>)
 8009e82:	781b      	ldrb	r3, [r3, #0]
	if((updateMemProcCtrl==1)||(triggerStartForReq != triggerStartForReqK1)||
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d04b      	beq.n	8009f20 <_ZN14OfflineStorage16processDataWriteEv+0xc0>
	updateMemProcCtrl=0;
 8009e88:	4b27      	ldr	r3, [pc, #156]	; (8009f28 <_ZN14OfflineStorage16processDataWriteEv+0xc8>)
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	701a      	strb	r2, [r3, #0]
	processData[0] = (uint8_t)requirementId&0x00ff;
 8009e8e:	4b2b      	ldr	r3, [pc, #172]	; (8009f3c <_ZN14OfflineStorage16processDataWriteEv+0xdc>)
 8009e90:	881b      	ldrh	r3, [r3, #0]
 8009e92:	b2da      	uxtb	r2, r3
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	processData[1] = (uint8_t)(requirementId>>8)&0x00ff;
 8009e9a:	4b28      	ldr	r3, [pc, #160]	; (8009f3c <_ZN14OfflineStorage16processDataWriteEv+0xdc>)
 8009e9c:	881b      	ldrh	r3, [r3, #0]
 8009e9e:	0a1b      	lsrs	r3, r3, #8
 8009ea0:	b29b      	uxth	r3, r3
 8009ea2:	b2da      	uxtb	r2, r3
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	processData[2] = (uint8_t)requirementIdK1&0x00ff;
 8009eaa:	4b25      	ldr	r3, [pc, #148]	; (8009f40 <_ZN14OfflineStorage16processDataWriteEv+0xe0>)
 8009eac:	881b      	ldrh	r3, [r3, #0]
 8009eae:	b2da      	uxtb	r2, r3
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	processData[3] = (uint8_t)(requirementIdK1>>8)&0x00ff;
 8009eb6:	4b22      	ldr	r3, [pc, #136]	; (8009f40 <_ZN14OfflineStorage16processDataWriteEv+0xe0>)
 8009eb8:	881b      	ldrh	r3, [r3, #0]
 8009eba:	0a1b      	lsrs	r3, r3, #8
 8009ebc:	b29b      	uxth	r3, r3
 8009ebe:	b2da      	uxtb	r2, r3
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	processData[4] = (uint8_t)productionTarget&0x00ff;
 8009ec6:	4b1f      	ldr	r3, [pc, #124]	; (8009f44 <_ZN14OfflineStorage16processDataWriteEv+0xe4>)
 8009ec8:	881b      	ldrh	r3, [r3, #0]
 8009eca:	b2da      	uxtb	r2, r3
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	processData[5] = (uint8_t)(productionTarget>>8)&0x00ff;
 8009ed2:	4b1c      	ldr	r3, [pc, #112]	; (8009f44 <_ZN14OfflineStorage16processDataWriteEv+0xe4>)
 8009ed4:	881b      	ldrh	r3, [r3, #0]
 8009ed6:	0a1b      	lsrs	r3, r3, #8
 8009ed8:	b29b      	uxth	r3, r3
 8009eda:	b2da      	uxtb	r2, r3
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	processData[6] = triggerStartForReq;
 8009ee2:	4b12      	ldr	r3, [pc, #72]	; (8009f2c <_ZN14OfflineStorage16processDataWriteEv+0xcc>)
 8009ee4:	781a      	ldrb	r2, [r3, #0]
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	processData[7] = startStopStatus;
 8009eec:	4b11      	ldr	r3, [pc, #68]	; (8009f34 <_ZN14OfflineStorage16processDataWriteEv+0xd4>)
 8009eee:	781a      	ldrb	r2, [r3, #0]
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	triggerStartForReqK1= triggerStartForReq;
 8009ef6:	4b0d      	ldr	r3, [pc, #52]	; (8009f2c <_ZN14OfflineStorage16processDataWriteEv+0xcc>)
 8009ef8:	781a      	ldrb	r2, [r3, #0]
 8009efa:	4b0d      	ldr	r3, [pc, #52]	; (8009f30 <_ZN14OfflineStorage16processDataWriteEv+0xd0>)
 8009efc:	701a      	strb	r2, [r3, #0]
	startStopStatusK1 = startStopStatus;
 8009efe:	4b0d      	ldr	r3, [pc, #52]	; (8009f34 <_ZN14OfflineStorage16processDataWriteEv+0xd4>)
 8009f00:	781a      	ldrb	r2, [r3, #0]
 8009f02:	4b0d      	ldr	r3, [pc, #52]	; (8009f38 <_ZN14OfflineStorage16processDataWriteEv+0xd8>)
 8009f04:	701a      	strb	r2, [r3, #0]

	W25qxx_EraseSector(603);
 8009f06:	f240 205b 	movw	r0, #603	; 0x25b
 8009f0a:	f7f9 fbfb 	bl	8003704 <W25qxx_EraseSector>
	W25qxx_WriteSector(processData,603,0,8);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8009f14:	2308      	movs	r3, #8
 8009f16:	2200      	movs	r2, #0
 8009f18:	f240 215b 	movw	r1, #603	; 0x25b
 8009f1c:	f7f9 fdce 	bl	8003abc <W25qxx_WriteSector>
	}
}
 8009f20:	bf00      	nop
 8009f22:	3708      	adds	r7, #8
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bd80      	pop	{r7, pc}
 8009f28:	20000763 	.word	0x20000763
 8009f2c:	2000076a 	.word	0x2000076a
 8009f30:	20000a02 	.word	0x20000a02
 8009f34:	2000010f 	.word	0x2000010f
 8009f38:	20000a03 	.word	0x20000a03
 8009f3c:	2000010a 	.word	0x2000010a
 8009f40:	20000766 	.word	0x20000766
 8009f44:	20000768 	.word	0x20000768

08009f48 <_ZN14OfflineStorage18specialMacDataReadEv>:

void OfflineStorage::specialMacDataRead()
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b082      	sub	sp, #8
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(specialMacData,602,0,2);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f103 001a 	add.w	r0, r3, #26
 8009f56:	2302      	movs	r3, #2
 8009f58:	2200      	movs	r2, #0
 8009f5a:	f240 215a 	movw	r1, #602	; 0x25a
 8009f5e:	f7f9 fe8d 	bl	8003c7c <W25qxx_ReadSector>
	productionInc = (specialMacData[1]<<8|specialMacData[0]);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	7edb      	ldrb	r3, [r3, #27]
 8009f66:	021b      	lsls	r3, r3, #8
 8009f68:	b21a      	sxth	r2, r3
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	7e9b      	ldrb	r3, [r3, #26]
 8009f6e:	b21b      	sxth	r3, r3
 8009f70:	4313      	orrs	r3, r2
 8009f72:	b21b      	sxth	r3, r3
 8009f74:	b29a      	uxth	r2, r3
 8009f76:	4b05      	ldr	r3, [pc, #20]	; (8009f8c <_ZN14OfflineStorage18specialMacDataReadEv+0x44>)
 8009f78:	801a      	strh	r2, [r3, #0]
	productionIncK1 = productionInc;
 8009f7a:	4b04      	ldr	r3, [pc, #16]	; (8009f8c <_ZN14OfflineStorage18specialMacDataReadEv+0x44>)
 8009f7c:	881a      	ldrh	r2, [r3, #0]
 8009f7e:	4b04      	ldr	r3, [pc, #16]	; (8009f90 <_ZN14OfflineStorage18specialMacDataReadEv+0x48>)
 8009f80:	801a      	strh	r2, [r3, #0]
}
 8009f82:	bf00      	nop
 8009f84:	3708      	adds	r7, #8
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}
 8009f8a:	bf00      	nop
 8009f8c:	20000764 	.word	0x20000764
 8009f90:	20000a00 	.word	0x20000a00

08009f94 <_ZN14OfflineStorage14dwinRxDataReadEv>:

void OfflineStorage::dwinRxDataRead()
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b082      	sub	sp, #8
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(specialMacData,604,0,4);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f103 001a 	add.w	r0, r3, #26
 8009fa2:	2304      	movs	r3, #4
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8009faa:	f7f9 fe67 	bl	8003c7c <W25qxx_ReadSector>
	machineId = (specialMacData[1]<<8|specialMacData[0]);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	7edb      	ldrb	r3, [r3, #27]
 8009fb2:	021b      	lsls	r3, r3, #8
 8009fb4:	b21a      	sxth	r2, r3
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	7e9b      	ldrb	r3, [r3, #26]
 8009fba:	b21b      	sxth	r3, r3
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	b21b      	sxth	r3, r3
 8009fc0:	b29a      	uxth	r2, r3
 8009fc2:	4b0d      	ldr	r3, [pc, #52]	; (8009ff8 <_ZN14OfflineStorage14dwinRxDataReadEv+0x64>)
 8009fc4:	801a      	strh	r2, [r3, #0]
	portNumber = (specialMacData[3]<<8|specialMacData[2]);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	7f5b      	ldrb	r3, [r3, #29]
 8009fca:	021b      	lsls	r3, r3, #8
 8009fcc:	b21a      	sxth	r2, r3
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	7f1b      	ldrb	r3, [r3, #28]
 8009fd2:	b21b      	sxth	r3, r3
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	b21b      	sxth	r3, r3
 8009fd8:	b29a      	uxth	r2, r3
 8009fda:	4b08      	ldr	r3, [pc, #32]	; (8009ffc <_ZN14OfflineStorage14dwinRxDataReadEv+0x68>)
 8009fdc:	801a      	strh	r2, [r3, #0]
	machineIdK1 = machineId;
 8009fde:	4b06      	ldr	r3, [pc, #24]	; (8009ff8 <_ZN14OfflineStorage14dwinRxDataReadEv+0x64>)
 8009fe0:	881a      	ldrh	r2, [r3, #0]
 8009fe2:	4b07      	ldr	r3, [pc, #28]	; (800a000 <_ZN14OfflineStorage14dwinRxDataReadEv+0x6c>)
 8009fe4:	801a      	strh	r2, [r3, #0]
	portNumberK1 = portNumber;
 8009fe6:	4b05      	ldr	r3, [pc, #20]	; (8009ffc <_ZN14OfflineStorage14dwinRxDataReadEv+0x68>)
 8009fe8:	881a      	ldrh	r2, [r3, #0]
 8009fea:	4b06      	ldr	r3, [pc, #24]	; (800a004 <_ZN14OfflineStorage14dwinRxDataReadEv+0x70>)
 8009fec:	801a      	strh	r2, [r3, #0]
}
 8009fee:	bf00      	nop
 8009ff0:	3708      	adds	r7, #8
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	20000776 	.word	0x20000776
 8009ffc:	2000077a 	.word	0x2000077a
 800a000:	20000778 	.word	0x20000778
 800a004:	2000077c 	.word	0x2000077c

0800a008 <_ZN14OfflineStorage15processDataReadEv>:

void OfflineStorage::processDataRead()
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b082      	sub	sp, #8
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(processData,603,0,8);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a016:	2308      	movs	r3, #8
 800a018:	2200      	movs	r2, #0
 800a01a:	f240 215b 	movw	r1, #603	; 0x25b
 800a01e:	f7f9 fe2d 	bl	8003c7c <W25qxx_ReadSector>
	requirementId = (processData[1]<<8|processData[0]);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800a028:	021b      	lsls	r3, r3, #8
 800a02a:	b21a      	sxth	r2, r3
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a032:	b21b      	sxth	r3, r3
 800a034:	4313      	orrs	r3, r2
 800a036:	b21b      	sxth	r3, r3
 800a038:	b29a      	uxth	r2, r3
 800a03a:	4b1a      	ldr	r3, [pc, #104]	; (800a0a4 <_ZN14OfflineStorage15processDataReadEv+0x9c>)
 800a03c:	801a      	strh	r2, [r3, #0]
	requirementIdK1 = (processData[3]<<8|processData[2]);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800a044:	021b      	lsls	r3, r3, #8
 800a046:	b21a      	sxth	r2, r3
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800a04e:	b21b      	sxth	r3, r3
 800a050:	4313      	orrs	r3, r2
 800a052:	b21b      	sxth	r3, r3
 800a054:	b29a      	uxth	r2, r3
 800a056:	4b14      	ldr	r3, [pc, #80]	; (800a0a8 <_ZN14OfflineStorage15processDataReadEv+0xa0>)
 800a058:	801a      	strh	r2, [r3, #0]
	productionTarget = (processData[5]<<8|processData[4]);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a060:	021b      	lsls	r3, r3, #8
 800a062:	b21a      	sxth	r2, r3
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a06a:	b21b      	sxth	r3, r3
 800a06c:	4313      	orrs	r3, r2
 800a06e:	b21b      	sxth	r3, r3
 800a070:	b29a      	uxth	r2, r3
 800a072:	4b0e      	ldr	r3, [pc, #56]	; (800a0ac <_ZN14OfflineStorage15processDataReadEv+0xa4>)
 800a074:	801a      	strh	r2, [r3, #0]
	triggerStartForReq = processData[6];
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 800a07c:	4b0c      	ldr	r3, [pc, #48]	; (800a0b0 <_ZN14OfflineStorage15processDataReadEv+0xa8>)
 800a07e:	701a      	strb	r2, [r3, #0]
	startStopStatus = processData[7];
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 800a086:	4b0b      	ldr	r3, [pc, #44]	; (800a0b4 <_ZN14OfflineStorage15processDataReadEv+0xac>)
 800a088:	701a      	strb	r2, [r3, #0]
	triggerStartForReqK1= triggerStartForReq;
 800a08a:	4b09      	ldr	r3, [pc, #36]	; (800a0b0 <_ZN14OfflineStorage15processDataReadEv+0xa8>)
 800a08c:	781a      	ldrb	r2, [r3, #0]
 800a08e:	4b0a      	ldr	r3, [pc, #40]	; (800a0b8 <_ZN14OfflineStorage15processDataReadEv+0xb0>)
 800a090:	701a      	strb	r2, [r3, #0]
	startStopStatusK1 = startStopStatus;
 800a092:	4b08      	ldr	r3, [pc, #32]	; (800a0b4 <_ZN14OfflineStorage15processDataReadEv+0xac>)
 800a094:	781a      	ldrb	r2, [r3, #0]
 800a096:	4b09      	ldr	r3, [pc, #36]	; (800a0bc <_ZN14OfflineStorage15processDataReadEv+0xb4>)
 800a098:	701a      	strb	r2, [r3, #0]
}
 800a09a:	bf00      	nop
 800a09c:	3708      	adds	r7, #8
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}
 800a0a2:	bf00      	nop
 800a0a4:	2000010a 	.word	0x2000010a
 800a0a8:	20000766 	.word	0x20000766
 800a0ac:	20000768 	.word	0x20000768
 800a0b0:	2000076a 	.word	0x2000076a
 800a0b4:	2000010f 	.word	0x2000010f
 800a0b8:	20000a02 	.word	0x20000a02
 800a0bc:	20000a03 	.word	0x20000a03

0800a0c0 <_ZN14OfflineStorage19ReadOfflinedataInitEv>:

void OfflineStorage::ReadOfflinedataInit()
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b082      	sub	sp, #8
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(FlashMemProductiondata,600,0,26);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	1d18      	adds	r0, r3, #4
 800a0cc:	231a      	movs	r3, #26
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	f44f 7116 	mov.w	r1, #600	; 0x258
 800a0d4:	f7f9 fdd2 	bl	8003c7c <W25qxx_ReadSector>
	MAC_Gen_Prod_Input1_Production 		= 0;//(FlashMemProductiondata[1]<<8|FlashMemProductiondata[0]);
 800a0d8:	4b39      	ldr	r3, [pc, #228]	; (800a1c0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x100>)
 800a0da:	2200      	movs	r2, #0
 800a0dc:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Prod_Input1_Production_K1 	= (FlashMemProductiondata[3]<<8|FlashMemProductiondata[2]);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	79db      	ldrb	r3, [r3, #7]
 800a0e2:	021b      	lsls	r3, r3, #8
 800a0e4:	b21a      	sxth	r2, r3
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	799b      	ldrb	r3, [r3, #6]
 800a0ea:	b21b      	sxth	r3, r3
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	b21b      	sxth	r3, r3
 800a0f0:	b29a      	uxth	r2, r3
 800a0f2:	4b34      	ldr	r3, [pc, #208]	; (800a1c4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x104>)
 800a0f4:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production 		= 0;//(FlashMemProductiondata[5]<<8|FlashMemProductiondata[4]);
 800a0f6:	4b34      	ldr	r3, [pc, #208]	; (800a1c8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x108>)
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production_K1 	= (FlashMemProductiondata[7]<<8|FlashMemProductiondata[6]);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	7adb      	ldrb	r3, [r3, #11]
 800a100:	021b      	lsls	r3, r3, #8
 800a102:	b21a      	sxth	r2, r3
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	7a9b      	ldrb	r3, [r3, #10]
 800a108:	b21b      	sxth	r3, r3
 800a10a:	4313      	orrs	r3, r2
 800a10c:	b21b      	sxth	r3, r3
 800a10e:	b29a      	uxth	r2, r3
 800a110:	4b2e      	ldr	r3, [pc, #184]	; (800a1cc <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x10c>)
 800a112:	801a      	strh	r2, [r3, #0]
	Production_Zeit 					= (FlashMemProductiondata[9]<<8|FlashMemProductiondata[8]);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	7b5b      	ldrb	r3, [r3, #13]
 800a118:	021b      	lsls	r3, r3, #8
 800a11a:	b21a      	sxth	r2, r3
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	7b1b      	ldrb	r3, [r3, #12]
 800a120:	b21b      	sxth	r3, r3
 800a122:	4313      	orrs	r3, r2
 800a124:	b21b      	sxth	r3, r3
 800a126:	b29a      	uxth	r2, r3
 800a128:	4b29      	ldr	r3, [pc, #164]	; (800a1d0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x110>)
 800a12a:	801a      	strh	r2, [r3, #0]
	Rejection_Zeit 						= (FlashMemProductiondata[11]<<8|FlashMemProductiondata[10]);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	7bdb      	ldrb	r3, [r3, #15]
 800a130:	021b      	lsls	r3, r3, #8
 800a132:	b21a      	sxth	r2, r3
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	7b9b      	ldrb	r3, [r3, #14]
 800a138:	b21b      	sxth	r3, r3
 800a13a:	4313      	orrs	r3, r2
 800a13c:	b21b      	sxth	r3, r3
 800a13e:	b29a      	uxth	r2, r3
 800a140:	4b24      	ldr	r3, [pc, #144]	; (800a1d4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x114>)
 800a142:	801a      	strh	r2, [r3, #0]
	hour_t								= FlashMemProductiondata[12];
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	7c1a      	ldrb	r2, [r3, #16]
 800a148:	4b23      	ldr	r3, [pc, #140]	; (800a1d8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x118>)
 800a14a:	701a      	strb	r2, [r3, #0]
	min_t								= FlashMemProductiondata[13];
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	7c5a      	ldrb	r2, [r3, #17]
 800a150:	4b22      	ldr	r3, [pc, #136]	; (800a1dc <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x11c>)
 800a152:	701a      	strb	r2, [r3, #0]
	sec_t								= FlashMemProductiondata[14];
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	7c9a      	ldrb	r2, [r3, #18]
 800a158:	4b21      	ldr	r3, [pc, #132]	; (800a1e0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x120>)
 800a15a:	701a      	strb	r2, [r3, #0]
	date_Rtc							= FlashMemProductiondata[15];
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	7cda      	ldrb	r2, [r3, #19]
 800a160:	4b20      	ldr	r3, [pc, #128]	; (800a1e4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x124>)
 800a162:	701a      	strb	r2, [r3, #0]
	month_Rtc							= FlashMemProductiondata[16];
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	7d1a      	ldrb	r2, [r3, #20]
 800a168:	4b1f      	ldr	r3, [pc, #124]	; (800a1e8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x128>)
 800a16a:	701a      	strb	r2, [r3, #0]
	year_Rtc							= FlashMemProductiondata[17];
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	7d5a      	ldrb	r2, [r3, #21]
 800a170:	4b1e      	ldr	r3, [pc, #120]	; (800a1ec <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x12c>)
 800a172:	701a      	strb	r2, [r3, #0]
	SectorPos 							= (FlashMemProductiondata[19]<<8|FlashMemProductiondata[18]);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	7ddb      	ldrb	r3, [r3, #23]
 800a178:	021b      	lsls	r3, r3, #8
 800a17a:	b21a      	sxth	r2, r3
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	7d9b      	ldrb	r3, [r3, #22]
 800a180:	b21b      	sxth	r3, r3
 800a182:	4313      	orrs	r3, r2
 800a184:	b21b      	sxth	r3, r3
 800a186:	b29a      	uxth	r2, r3
 800a188:	4b19      	ldr	r3, [pc, #100]	; (800a1f0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x130>)
 800a18a:	801a      	strh	r2, [r3, #0]
	Manual_RejectionCount				= 0;(FlashMemProductiondata[21]<<8|FlashMemProductiondata[20]);
 800a18c:	4b19      	ldr	r3, [pc, #100]	; (800a1f4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x134>)
 800a18e:	2200      	movs	r2, #0
 800a190:	701a      	strb	r2, [r3, #0]
	Manual_RejectionCount_K1	        = 0;(FlashMemProductiondata[23]<<8|FlashMemProductiondata[22]);
 800a192:	4b19      	ldr	r3, [pc, #100]	; (800a1f8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x138>)
 800a194:	2200      	movs	r2, #0
 800a196:	801a      	strh	r2, [r3, #0]
	CurrentShift						= FlashMemProductiondata[24];
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	7f1a      	ldrb	r2, [r3, #28]
 800a19c:	4b17      	ldr	r3, [pc, #92]	; (800a1fc <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x13c>)
 800a19e:	701a      	strb	r2, [r3, #0]
	CurrentShift_K1						= FlashMemProductiondata[25];
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	7f5a      	ldrb	r2, [r3, #29]
 800a1a4:	4b16      	ldr	r3, [pc, #88]	; (800a200 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x140>)
 800a1a6:	701a      	strb	r2, [r3, #0]

	W25qxx_ReadSector(BlockStatusOffline,601,0,40);
 800a1a8:	2328      	movs	r3, #40	; 0x28
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	f240 2159 	movw	r1, #601	; 0x259
 800a1b0:	4814      	ldr	r0, [pc, #80]	; (800a204 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x144>)
 800a1b2:	f7f9 fd63 	bl	8003c7c <W25qxx_ReadSector>


	//if(SectorPos)

//	W25qxx_EraseBlock(23);
}
 800a1b6:	bf00      	nop
 800a1b8:	3708      	adds	r7, #8
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}
 800a1be:	bf00      	nop
 800a1c0:	20000756 	.word	0x20000756
 800a1c4:	200009d0 	.word	0x200009d0
 800a1c8:	2000075a 	.word	0x2000075a
 800a1cc:	200009d2 	.word	0x200009d2
 800a1d0:	20000758 	.word	0x20000758
 800a1d4:	2000075c 	.word	0x2000075c
 800a1d8:	20000a04 	.word	0x20000a04
 800a1dc:	20000a05 	.word	0x20000a05
 800a1e0:	20000a06 	.word	0x20000a06
 800a1e4:	20000a08 	.word	0x20000a08
 800a1e8:	20000a09 	.word	0x20000a09
 800a1ec:	20000a0a 	.word	0x20000a0a
 800a1f0:	200009d6 	.word	0x200009d6
 800a1f4:	2000075e 	.word	0x2000075e
 800a1f8:	200009d4 	.word	0x200009d4
 800a1fc:	20000a0b 	.word	0x20000a0b
 800a200:	20000760 	.word	0x20000760
 800a204:	200009d8 	.word	0x200009d8

0800a208 <_ZN5SHIFTC1Ev>:

extern uint8_t SW_Hour,SW_Minute;
extern uint8_t Updatetimeinfo;
extern uint8_t SW_Date,SW_Month,SW_Year;

SHIFT::SHIFT() {
 800a208:	b480      	push	{r7}
 800a20a:	b083      	sub	sp, #12
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
 800a210:	4a04      	ldr	r2, [pc, #16]	; (800a224 <_ZN5SHIFTC1Ev+0x1c>)
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	4618      	mov	r0, r3
 800a21a:	370c      	adds	r7, #12
 800a21c:	46bd      	mov	sp, r7
 800a21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a222:	4770      	bx	lr
 800a224:	08011ad4 	.word	0x08011ad4

0800a228 <_ZN5SHIFTD1Ev>:

SHIFT::~SHIFT() {
 800a228:	b480      	push	{r7}
 800a22a:	b083      	sub	sp, #12
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
 800a230:	4a04      	ldr	r2, [pc, #16]	; (800a244 <_ZN5SHIFTD1Ev+0x1c>)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	4618      	mov	r0, r3
 800a23a:	370c      	adds	r7, #12
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr
 800a244:	08011ad4 	.word	0x08011ad4

0800a248 <_ZN5SHIFTD0Ev>:
SHIFT::~SHIFT() {
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
}
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	f7ff ffe9 	bl	800a228 <_ZN5SHIFTD1Ev>
 800a256:	2118      	movs	r1, #24
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f006 fcca 	bl	8010bf2 <_ZdlPvj>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	4618      	mov	r0, r3
 800a262:	3708      	adds	r7, #8
 800a264:	46bd      	mov	sp, r7
 800a266:	bd80      	pop	{r7, pc}

0800a268 <_ZN5SHIFT16shiftCalculationEv>:

void SHIFT::shiftCalculation(void)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b082      	sub	sp, #8
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
	rtc_get_time(&hour_t,&min_t,&sec_t);
 800a270:	4a61      	ldr	r2, [pc, #388]	; (800a3f8 <_ZN5SHIFT16shiftCalculationEv+0x190>)
 800a272:	4962      	ldr	r1, [pc, #392]	; (800a3fc <_ZN5SHIFT16shiftCalculationEv+0x194>)
 800a274:	4862      	ldr	r0, [pc, #392]	; (800a400 <_ZN5SHIFT16shiftCalculationEv+0x198>)
 800a276:	f7f8 ff95 	bl	80031a4 <rtc_get_time>
	rtc_get_date(&Wdate_Rtc,&date_Rtc,&month_Rtc,&year_Rtc);
 800a27a:	4b62      	ldr	r3, [pc, #392]	; (800a404 <_ZN5SHIFT16shiftCalculationEv+0x19c>)
 800a27c:	4a62      	ldr	r2, [pc, #392]	; (800a408 <_ZN5SHIFT16shiftCalculationEv+0x1a0>)
 800a27e:	4963      	ldr	r1, [pc, #396]	; (800a40c <_ZN5SHIFT16shiftCalculationEv+0x1a4>)
 800a280:	4863      	ldr	r0, [pc, #396]	; (800a410 <_ZN5SHIFT16shiftCalculationEv+0x1a8>)
 800a282:	f7f8 fff3 	bl	800326c <rtc_get_date>

	if(Updatetimeinfo)
 800a286:	4b63      	ldr	r3, [pc, #396]	; (800a414 <_ZN5SHIFT16shiftCalculationEv+0x1ac>)
 800a288:	781b      	ldrb	r3, [r3, #0]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d051      	beq.n	800a332 <_ZN5SHIFT16shiftCalculationEv+0xca>
	{
		Updatetimeinfo=0;
 800a28e:	4b61      	ldr	r3, [pc, #388]	; (800a414 <_ZN5SHIFT16shiftCalculationEv+0x1ac>)
 800a290:	2200      	movs	r2, #0
 800a292:	701a      	strb	r2, [r3, #0]
		locTimeTotal    =  (((hour_t)*(60))+(min_t));
 800a294:	4b5a      	ldr	r3, [pc, #360]	; (800a400 <_ZN5SHIFT16shiftCalculationEv+0x198>)
 800a296:	781b      	ldrb	r3, [r3, #0]
 800a298:	b29b      	uxth	r3, r3
 800a29a:	461a      	mov	r2, r3
 800a29c:	0112      	lsls	r2, r2, #4
 800a29e:	1ad3      	subs	r3, r2, r3
 800a2a0:	009b      	lsls	r3, r3, #2
 800a2a2:	b29a      	uxth	r2, r3
 800a2a4:	4b55      	ldr	r3, [pc, #340]	; (800a3fc <_ZN5SHIFT16shiftCalculationEv+0x194>)
 800a2a6:	781b      	ldrb	r3, [r3, #0]
 800a2a8:	b29b      	uxth	r3, r3
 800a2aa:	4413      	add	r3, r2
 800a2ac:	b29a      	uxth	r2, r3
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	829a      	strh	r2, [r3, #20]
		onlineTimeTotal =  (((SW_Hour)*(60))+(SW_Minute));
 800a2b2:	4b59      	ldr	r3, [pc, #356]	; (800a418 <_ZN5SHIFT16shiftCalculationEv+0x1b0>)
 800a2b4:	781b      	ldrb	r3, [r3, #0]
 800a2b6:	b29b      	uxth	r3, r3
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	0112      	lsls	r2, r2, #4
 800a2bc:	1ad3      	subs	r3, r2, r3
 800a2be:	009b      	lsls	r3, r3, #2
 800a2c0:	b29a      	uxth	r2, r3
 800a2c2:	4b56      	ldr	r3, [pc, #344]	; (800a41c <_ZN5SHIFT16shiftCalculationEv+0x1b4>)
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	b29b      	uxth	r3, r3
 800a2c8:	4413      	add	r3, r2
 800a2ca:	b29a      	uxth	r2, r3
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	82da      	strh	r2, [r3, #22]
		if((locTimeTotal <= (onlineTimeTotal-3)) || (locTimeTotal >= (onlineTimeTotal+3)))
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	8adb      	ldrh	r3, [r3, #22]
 800a2d4:	3b02      	subs	r3, #2
 800a2d6:	687a      	ldr	r2, [r7, #4]
 800a2d8:	8a92      	ldrh	r2, [r2, #20]
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	dc06      	bgt.n	800a2ec <_ZN5SHIFT16shiftCalculationEv+0x84>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	8adb      	ldrh	r3, [r3, #22]
 800a2e2:	3302      	adds	r3, #2
 800a2e4:	687a      	ldr	r2, [r7, #4]
 800a2e6:	8a92      	ldrh	r2, [r2, #20]
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	da07      	bge.n	800a2fc <_ZN5SHIFT16shiftCalculationEv+0x94>
		{
			  rtc_set_time(SW_Hour,SW_Minute,30);
 800a2ec:	4b4a      	ldr	r3, [pc, #296]	; (800a418 <_ZN5SHIFT16shiftCalculationEv+0x1b0>)
 800a2ee:	781b      	ldrb	r3, [r3, #0]
 800a2f0:	4a4a      	ldr	r2, [pc, #296]	; (800a41c <_ZN5SHIFT16shiftCalculationEv+0x1b4>)
 800a2f2:	7811      	ldrb	r1, [r2, #0]
 800a2f4:	221e      	movs	r2, #30
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f7f8 ff88 	bl	800320c <rtc_set_time>
		}
		if((date_Rtc != SW_Date) || (month_Rtc != SW_Month) || (year_Rtc != SW_Year))
 800a2fc:	4b43      	ldr	r3, [pc, #268]	; (800a40c <_ZN5SHIFT16shiftCalculationEv+0x1a4>)
 800a2fe:	781a      	ldrb	r2, [r3, #0]
 800a300:	4b47      	ldr	r3, [pc, #284]	; (800a420 <_ZN5SHIFT16shiftCalculationEv+0x1b8>)
 800a302:	781b      	ldrb	r3, [r3, #0]
 800a304:	429a      	cmp	r2, r3
 800a306:	d10b      	bne.n	800a320 <_ZN5SHIFT16shiftCalculationEv+0xb8>
 800a308:	4b3f      	ldr	r3, [pc, #252]	; (800a408 <_ZN5SHIFT16shiftCalculationEv+0x1a0>)
 800a30a:	781a      	ldrb	r2, [r3, #0]
 800a30c:	4b45      	ldr	r3, [pc, #276]	; (800a424 <_ZN5SHIFT16shiftCalculationEv+0x1bc>)
 800a30e:	781b      	ldrb	r3, [r3, #0]
 800a310:	429a      	cmp	r2, r3
 800a312:	d105      	bne.n	800a320 <_ZN5SHIFT16shiftCalculationEv+0xb8>
 800a314:	4b3b      	ldr	r3, [pc, #236]	; (800a404 <_ZN5SHIFT16shiftCalculationEv+0x19c>)
 800a316:	781a      	ldrb	r2, [r3, #0]
 800a318:	4b43      	ldr	r3, [pc, #268]	; (800a428 <_ZN5SHIFT16shiftCalculationEv+0x1c0>)
 800a31a:	781b      	ldrb	r3, [r3, #0]
 800a31c:	429a      	cmp	r2, r3
 800a31e:	d008      	beq.n	800a332 <_ZN5SHIFT16shiftCalculationEv+0xca>
		{
			rtc_set_date(2,SW_Date,SW_Month,SW_Year);
 800a320:	4b3f      	ldr	r3, [pc, #252]	; (800a420 <_ZN5SHIFT16shiftCalculationEv+0x1b8>)
 800a322:	7819      	ldrb	r1, [r3, #0]
 800a324:	4b3f      	ldr	r3, [pc, #252]	; (800a424 <_ZN5SHIFT16shiftCalculationEv+0x1bc>)
 800a326:	781a      	ldrb	r2, [r3, #0]
 800a328:	4b3f      	ldr	r3, [pc, #252]	; (800a428 <_ZN5SHIFT16shiftCalculationEv+0x1c0>)
 800a32a:	781b      	ldrb	r3, [r3, #0]
 800a32c:	2002      	movs	r0, #2
 800a32e:	f7f8 ffd7 	bl	80032e0 <rtc_set_date>
		}
	}
	TotalMinutesvar = (((hour_t)*(60))+(min_t));
 800a332:	4b33      	ldr	r3, [pc, #204]	; (800a400 <_ZN5SHIFT16shiftCalculationEv+0x198>)
 800a334:	781b      	ldrb	r3, [r3, #0]
 800a336:	b29b      	uxth	r3, r3
 800a338:	461a      	mov	r2, r3
 800a33a:	0112      	lsls	r2, r2, #4
 800a33c:	1ad3      	subs	r3, r2, r3
 800a33e:	009b      	lsls	r3, r3, #2
 800a340:	b29a      	uxth	r2, r3
 800a342:	4b2e      	ldr	r3, [pc, #184]	; (800a3fc <_ZN5SHIFT16shiftCalculationEv+0x194>)
 800a344:	781b      	ldrb	r3, [r3, #0]
 800a346:	b29b      	uxth	r3, r3
 800a348:	4413      	add	r3, r2
 800a34a:	b29a      	uxth	r2, r3
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	809a      	strh	r2, [r3, #4]
	Shift1_OnTime = (((8)*(60))+(31));	  //495
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a356:	80da      	strh	r2, [r3, #6]
	Shift1_OffTime = (((16)*(60))+(30)); //974
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f240 32de 	movw	r2, #990	; 0x3de
 800a35e:	811a      	strh	r2, [r3, #8]

	Shift2_OnTime = (((16)*(60))+(31));	 //975
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f240 32df 	movw	r2, #991	; 0x3df
 800a366:	815a      	strh	r2, [r3, #10]
	shift2_buffer_time_1 = (((23)*(60))+(59)); // 1439
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	f240 529f 	movw	r2, #1439	; 0x59f
 800a36e:	819a      	strh	r2, [r3, #12]
	Shift2_OffTime = (((0)*(60))+(30));	 //14
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	221e      	movs	r2, #30
 800a374:	81da      	strh	r2, [r3, #14]

	Shift3_OnTime = (((0)*(60))+(31));	//15
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	221f      	movs	r2, #31
 800a37a:	821a      	strh	r2, [r3, #16]
	Shift3_OffTime = (((8)*(60))+(30));	 //494
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f44f 72ff 	mov.w	r2, #510	; 0x1fe
 800a382:	825a      	strh	r2, [r3, #18]

	if((TotalMinutesvar >=  Shift1_OnTime)&&(TotalMinutesvar <= Shift1_OffTime))
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	889a      	ldrh	r2, [r3, #4]
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	88db      	ldrh	r3, [r3, #6]
 800a38c:	429a      	cmp	r2, r3
 800a38e:	d309      	bcc.n	800a3a4 <_ZN5SHIFT16shiftCalculationEv+0x13c>
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	889a      	ldrh	r2, [r3, #4]
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	891b      	ldrh	r3, [r3, #8]
 800a398:	429a      	cmp	r2, r3
 800a39a:	d803      	bhi.n	800a3a4 <_ZN5SHIFT16shiftCalculationEv+0x13c>
	{
	   CurrentShift=1;
 800a39c:	4b23      	ldr	r3, [pc, #140]	; (800a42c <_ZN5SHIFT16shiftCalculationEv+0x1c4>)
 800a39e:	2201      	movs	r2, #1
 800a3a0:	701a      	strb	r2, [r3, #0]
 800a3a2:	e025      	b.n	800a3f0 <_ZN5SHIFT16shiftCalculationEv+0x188>
	}
	else if(((TotalMinutesvar >=  Shift2_OnTime)&&(TotalMinutesvar <= shift2_buffer_time_1))
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	889a      	ldrh	r2, [r3, #4]
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	895b      	ldrh	r3, [r3, #10]
 800a3ac:	429a      	cmp	r2, r3
 800a3ae:	d305      	bcc.n	800a3bc <_ZN5SHIFT16shiftCalculationEv+0x154>
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	889a      	ldrh	r2, [r3, #4]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	899b      	ldrh	r3, [r3, #12]
 800a3b8:	429a      	cmp	r2, r3
 800a3ba:	d905      	bls.n	800a3c8 <_ZN5SHIFT16shiftCalculationEv+0x160>
				||((TotalMinutesvar>= 0)&&(TotalMinutesvar<=Shift2_OffTime)))
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	889a      	ldrh	r2, [r3, #4]
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	89db      	ldrh	r3, [r3, #14]
 800a3c4:	429a      	cmp	r2, r3
 800a3c6:	d803      	bhi.n	800a3d0 <_ZN5SHIFT16shiftCalculationEv+0x168>
	{//Included one brace to solve warning?
		CurrentShift=2;
 800a3c8:	4b18      	ldr	r3, [pc, #96]	; (800a42c <_ZN5SHIFT16shiftCalculationEv+0x1c4>)
 800a3ca:	2202      	movs	r2, #2
 800a3cc:	701a      	strb	r2, [r3, #0]
 800a3ce:	e00f      	b.n	800a3f0 <_ZN5SHIFT16shiftCalculationEv+0x188>
	}
	else if((TotalMinutesvar >=  Shift3_OnTime)&&(TotalMinutesvar <= Shift3_OffTime))
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	889a      	ldrh	r2, [r3, #4]
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	8a1b      	ldrh	r3, [r3, #16]
 800a3d8:	429a      	cmp	r2, r3
 800a3da:	d309      	bcc.n	800a3f0 <_ZN5SHIFT16shiftCalculationEv+0x188>
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	889a      	ldrh	r2, [r3, #4]
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	8a5b      	ldrh	r3, [r3, #18]
 800a3e4:	429a      	cmp	r2, r3
 800a3e6:	d803      	bhi.n	800a3f0 <_ZN5SHIFT16shiftCalculationEv+0x188>
	{
		CurrentShift=3;
 800a3e8:	4b10      	ldr	r3, [pc, #64]	; (800a42c <_ZN5SHIFT16shiftCalculationEv+0x1c4>)
 800a3ea:	2203      	movs	r2, #3
 800a3ec:	701a      	strb	r2, [r3, #0]
	else
	{
	/*Error return*/
	}
	//UpdateShiftInfo =1;
}
 800a3ee:	e7ff      	b.n	800a3f0 <_ZN5SHIFT16shiftCalculationEv+0x188>
 800a3f0:	bf00      	nop
 800a3f2:	3708      	adds	r7, #8
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}
 800a3f8:	20000a06 	.word	0x20000a06
 800a3fc:	20000a05 	.word	0x20000a05
 800a400:	20000a04 	.word	0x20000a04
 800a404:	20000a0a 	.word	0x20000a0a
 800a408:	20000a09 	.word	0x20000a09
 800a40c:	20000a08 	.word	0x20000a08
 800a410:	20000a07 	.word	0x20000a07
 800a414:	200000ee 	.word	0x200000ee
 800a418:	200000f1 	.word	0x200000f1
 800a41c:	200000f2 	.word	0x200000f2
 800a420:	200000f3 	.word	0x200000f3
 800a424:	200000f4 	.word	0x200000f4
 800a428:	200000f5 	.word	0x200000f5
 800a42c:	20000a0b 	.word	0x20000a0b

0800a430 <_ZN5SHIFT3runEv>:

void SHIFT::run()
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b082      	sub	sp, #8
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
	shiftCalculation();
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f7ff ff15 	bl	800a268 <_ZN5SHIFT16shiftCalculationEv>
}
 800a43e:	bf00      	nop
 800a440:	3708      	adds	r7, #8
 800a442:	46bd      	mov	sp, r7
 800a444:	bd80      	pop	{r7, pc}
	...

0800a448 <_ZN7ESP8266C1Ev>:
extern uint8_t BlockStatusOffline[40];
extern uint8_t espIpAddress[16];
extern uint8_t len_espIpAddress;


ESP8266::ESP8266() {
 800a448:	b5b0      	push	{r4, r5, r7, lr}
 800a44a:	b082      	sub	sp, #8
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
 800a450:	4ac9      	ldr	r2, [pc, #804]	; (800a778 <_ZN7ESP8266C1Ev+0x330>)
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	601a      	str	r2, [r3, #0]
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	4ac8      	ldr	r2, [pc, #800]	; (800a77c <_ZN7ESP8266C1Ev+0x334>)
 800a45a:	330e      	adds	r3, #14
 800a45c:	8811      	ldrh	r1, [r2, #0]
 800a45e:	7892      	ldrb	r2, [r2, #2]
 800a460:	8019      	strh	r1, [r3, #0]
 800a462:	709a      	strb	r2, [r3, #2]
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	49c6      	ldr	r1, [pc, #792]	; (800a780 <_ZN7ESP8266C1Ev+0x338>)
 800a468:	f103 0211 	add.w	r2, r3, #17
 800a46c:	460b      	mov	r3, r1
 800a46e:	cb03      	ldmia	r3!, {r0, r1}
 800a470:	6010      	str	r0, [r2, #0]
 800a472:	6051      	str	r1, [r2, #4]
 800a474:	781b      	ldrb	r3, [r3, #0]
 800a476:	7213      	strb	r3, [r2, #8]
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	4ac2      	ldr	r2, [pc, #776]	; (800a784 <_ZN7ESP8266C1Ev+0x33c>)
 800a47c:	331a      	adds	r3, #26
 800a47e:	6810      	ldr	r0, [r2, #0]
 800a480:	6018      	str	r0, [r3, #0]
 800a482:	8891      	ldrh	r1, [r2, #4]
 800a484:	7992      	ldrb	r2, [r2, #6]
 800a486:	8099      	strh	r1, [r3, #4]
 800a488:	719a      	strb	r2, [r3, #6]
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	49be      	ldr	r1, [pc, #760]	; (800a788 <_ZN7ESP8266C1Ev+0x340>)
 800a48e:	f103 0221 	add.w	r2, r3, #33	; 0x21
 800a492:	6808      	ldr	r0, [r1, #0]
 800a494:	6010      	str	r0, [r2, #0]
 800a496:	7909      	ldrb	r1, [r1, #4]
 800a498:	7111      	strb	r1, [r2, #4]
 800a49a:	2200      	movs	r2, #0
 800a49c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 800a4a0:	687d      	ldr	r5, [r7, #4]
 800a4a2:	4bba      	ldr	r3, [pc, #744]	; (800a78c <_ZN7ESP8266C1Ev+0x344>)
 800a4a4:	f105 0427 	add.w	r4, r5, #39	; 0x27
 800a4a8:	cb07      	ldmia	r3!, {r0, r1, r2}
 800a4aa:	6020      	str	r0, [r4, #0]
 800a4ac:	6061      	str	r1, [r4, #4]
 800a4ae:	60a2      	str	r2, [r4, #8]
 800a4b0:	881b      	ldrh	r3, [r3, #0]
 800a4b2:	81a3      	strh	r3, [r4, #12]
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	3336      	adds	r3, #54	; 0x36
 800a4be:	222d      	movs	r2, #45	; 0x2d
 800a4c0:	2100      	movs	r1, #0
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f006 fbda 	bl	8010c7c <memset>
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2241      	movs	r2, #65	; 0x41
 800a4cc:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2254      	movs	r2, #84	; 0x54
 800a4d4:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	222b      	movs	r2, #43	; 0x2b
 800a4dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2243      	movs	r2, #67	; 0x43
 800a4e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2257      	movs	r2, #87	; 0x57
 800a4ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	224a      	movs	r2, #74	; 0x4a
 800a4f4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2241      	movs	r2, #65	; 0x41
 800a4fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2250      	movs	r2, #80	; 0x50
 800a504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	223d      	movs	r2, #61	; 0x3d
 800a50c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2222      	movs	r2, #34	; 0x22
 800a514:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	224e      	movs	r2, #78	; 0x4e
 800a51c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2241      	movs	r2, #65	; 0x41
 800a524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2256      	movs	r2, #86	; 0x56
 800a52c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	2245      	movs	r2, #69	; 0x45
 800a534:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2245      	movs	r2, #69	; 0x45
 800a53c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	224e      	movs	r2, #78	; 0x4e
 800a544:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2250      	movs	r2, #80	; 0x50
 800a54c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2248      	movs	r2, #72	; 0x48
 800a554:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	224f      	movs	r2, #79	; 0x4f
 800a55c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	224e      	movs	r2, #78	; 0x4e
 800a564:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2245      	movs	r2, #69	; 0x45
 800a56c:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2222      	movs	r2, #34	; 0x22
 800a574:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	222c      	movs	r2, #44	; 0x2c
 800a57c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2222      	movs	r2, #34	; 0x22
 800a584:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2239      	movs	r2, #57	; 0x39
 800a58c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2235      	movs	r2, #53	; 0x35
 800a594:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2230      	movs	r2, #48	; 0x30
 800a59c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2230      	movs	r2, #48	; 0x30
 800a5a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2238      	movs	r2, #56	; 0x38
 800a5ac:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2237      	movs	r2, #55	; 0x37
 800a5b4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2230      	movs	r2, #48	; 0x30
 800a5bc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2233      	movs	r2, #51	; 0x33
 800a5c4:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2239      	movs	r2, #57	; 0x39
 800a5cc:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2238      	movs	r2, #56	; 0x38
 800a5d4:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2222      	movs	r2, #34	; 0x22
 800a5dc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	220d      	movs	r2, #13
 800a5e4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	220a      	movs	r2, #10
 800a5ec:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
 800a5f0:	687d      	ldr	r5, [r7, #4]
 800a5f2:	4b67      	ldr	r3, [pc, #412]	; (800a790 <_ZN7ESP8266C1Ev+0x348>)
 800a5f4:	f105 0463 	add.w	r4, r5, #99	; 0x63
 800a5f8:	cb07      	ldmia	r3!, {r0, r1, r2}
 800a5fa:	6020      	str	r0, [r4, #0]
 800a5fc:	6061      	str	r1, [r4, #4]
 800a5fe:	60a2      	str	r2, [r4, #8]
 800a600:	2300      	movs	r3, #0
 800a602:	f885 306f 	strb.w	r3, [r5, #111]	; 0x6f
 800a606:	687c      	ldr	r4, [r7, #4]
 800a608:	4a62      	ldr	r2, [pc, #392]	; (800a794 <_ZN7ESP8266C1Ev+0x34c>)
 800a60a:	f104 0370 	add.w	r3, r4, #112	; 0x70
 800a60e:	ca07      	ldmia	r2, {r0, r1, r2}
 800a610:	c303      	stmia	r3!, {r0, r1}
 800a612:	801a      	strh	r2, [r3, #0]
 800a614:	3302      	adds	r3, #2
 800a616:	0c12      	lsrs	r2, r2, #16
 800a618:	701a      	strb	r2, [r3, #0]
 800a61a:	f104 037b 	add.w	r3, r4, #123	; 0x7b
 800a61e:	2200      	movs	r2, #0
 800a620:	801a      	strh	r2, [r3, #0]
 800a622:	687d      	ldr	r5, [r7, #4]
 800a624:	4b5c      	ldr	r3, [pc, #368]	; (800a798 <_ZN7ESP8266C1Ev+0x350>)
 800a626:	f105 047d 	add.w	r4, r5, #125	; 0x7d
 800a62a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800a62c:	6020      	str	r0, [r4, #0]
 800a62e:	6061      	str	r1, [r4, #4]
 800a630:	60a2      	str	r2, [r4, #8]
 800a632:	881b      	ldrh	r3, [r3, #0]
 800a634:	81a3      	strh	r3, [r4, #12]
 800a636:	2300      	movs	r3, #0
 800a638:	f885 308b 	strb.w	r3, [r5, #139]	; 0x8b
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	338c      	adds	r3, #140	; 0x8c
 800a640:	2232      	movs	r2, #50	; 0x32
 800a642:	2100      	movs	r1, #0
 800a644:	4618      	mov	r0, r3
 800a646:	f006 fb19 	bl	8010c7c <memset>
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2241      	movs	r2, #65	; 0x41
 800a64e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2254      	movs	r2, #84	; 0x54
 800a656:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	222b      	movs	r2, #43	; 0x2b
 800a65e:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2243      	movs	r2, #67	; 0x43
 800a666:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2249      	movs	r2, #73	; 0x49
 800a66e:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2250      	movs	r2, #80	; 0x50
 800a676:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2253      	movs	r2, #83	; 0x53
 800a67e:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2254      	movs	r2, #84	; 0x54
 800a686:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	2241      	movs	r2, #65	; 0x41
 800a68e:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2252      	movs	r2, #82	; 0x52
 800a696:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2254      	movs	r2, #84	; 0x54
 800a69e:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	223d      	movs	r2, #61	; 0x3d
 800a6a6:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2222      	movs	r2, #34	; 0x22
 800a6ae:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2254      	movs	r2, #84	; 0x54
 800a6b6:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2243      	movs	r2, #67	; 0x43
 800a6be:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2250      	movs	r2, #80	; 0x50
 800a6c6:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2222      	movs	r2, #34	; 0x22
 800a6ce:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	222c      	movs	r2, #44	; 0x2c
 800a6d6:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2222      	movs	r2, #34	; 0x22
 800a6de:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	2231      	movs	r2, #49	; 0x31
 800a6e6:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2232      	movs	r2, #50	; 0x32
 800a6ee:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2232      	movs	r2, #50	; 0x32
 800a6f6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	222e      	movs	r2, #46	; 0x2e
 800a6fe:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2231      	movs	r2, #49	; 0x31
 800a706:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2236      	movs	r2, #54	; 0x36
 800a70e:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2235      	movs	r2, #53	; 0x35
 800a716:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	222e      	movs	r2, #46	; 0x2e
 800a71e:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2232      	movs	r2, #50	; 0x32
 800a726:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2230      	movs	r2, #48	; 0x30
 800a72e:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2236      	movs	r2, #54	; 0x36
 800a736:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	222e      	movs	r2, #46	; 0x2e
 800a73e:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2231      	movs	r2, #49	; 0x31
 800a746:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	2233      	movs	r2, #51	; 0x33
 800a74e:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2236      	movs	r2, #54	; 0x36
 800a756:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	2222      	movs	r2, #34	; 0x22
 800a75e:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	222c      	movs	r2, #44	; 0x2c
 800a766:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	2239      	movs	r2, #57	; 0x39
 800a76e:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2230      	movs	r2, #48	; 0x30
 800a776:	e011      	b.n	800a79c <_ZN7ESP8266C1Ev+0x354>
 800a778:	08011ae4 	.word	0x08011ae4
 800a77c:	0801180c 	.word	0x0801180c
 800a780:	08011810 	.word	0x08011810
 800a784:	0801181c 	.word	0x0801181c
 800a788:	08011824 	.word	0x08011824
 800a78c:	0801182c 	.word	0x0801182c
 800a790:	0801183c 	.word	0x0801183c
 800a794:	0801184c 	.word	0x0801184c
 800a798:	0801185c 	.word	0x0801185c
 800a79c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2230      	movs	r2, #48	; 0x30
 800a7a4:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2235      	movs	r2, #53	; 0x35
 800a7ac:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	220d      	movs	r2, #13
 800a7b4:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	220a      	movs	r2, #10
 800a7bc:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	33d2      	adds	r3, #210	; 0xd2
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	601a      	str	r2, [r3, #0]
 800a7c8:	605a      	str	r2, [r3, #4]
 800a7ca:	609a      	str	r2, [r3, #8]
 800a7cc:	60da      	str	r2, [r3, #12]
 800a7ce:	611a      	str	r2, [r3, #16]
 800a7d0:	687d      	ldr	r5, [r7, #4]
 800a7d2:	4b08      	ldr	r3, [pc, #32]	; (800a7f4 <_ZN7ESP8266C1Ev+0x3ac>)
 800a7d4:	f205 249e 	addw	r4, r5, #670	; 0x29e
 800a7d8:	cb07      	ldmia	r3!, {r0, r1, r2}
 800a7da:	6020      	str	r0, [r4, #0]
 800a7dc:	6061      	str	r1, [r4, #4]
 800a7de:	60a2      	str	r2, [r4, #8]
 800a7e0:	881b      	ldrh	r3, [r3, #0]
 800a7e2:	81a3      	strh	r3, [r4, #12]
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	f885 32ac 	strb.w	r3, [r5, #684]	; 0x2ac
	// TODO Auto-generated constructor stub

}
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	3708      	adds	r7, #8
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bdb0      	pop	{r4, r5, r7, pc}
 800a7f4:	0801186c 	.word	0x0801186c

0800a7f8 <_ZN7ESP8266D1Ev>:

ESP8266::~ESP8266() {
 800a7f8:	b480      	push	{r7}
 800a7fa:	b083      	sub	sp, #12
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
 800a800:	4a04      	ldr	r2, [pc, #16]	; (800a814 <_ZN7ESP8266D1Ev+0x1c>)
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	4618      	mov	r0, r3
 800a80a:	370c      	adds	r7, #12
 800a80c:	46bd      	mov	sp, r7
 800a80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a812:	4770      	bx	lr
 800a814:	08011ae4 	.word	0x08011ae4

0800a818 <_ZN7ESP8266D0Ev>:
ESP8266::~ESP8266() {
 800a818:	b580      	push	{r7, lr}
 800a81a:	b082      	sub	sp, #8
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
}
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f7ff ffe9 	bl	800a7f8 <_ZN7ESP8266D1Ev>
 800a826:	f44f 713b 	mov.w	r1, #748	; 0x2ec
 800a82a:	6878      	ldr	r0, [r7, #4]
 800a82c:	f006 f9e1 	bl	8010bf2 <_ZdlPvj>
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	4618      	mov	r0, r3
 800a834:	3708      	adds	r7, #8
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}

0800a83a <_ZN7ESP82663runEv>:


void ESP8266::run()
{
 800a83a:	b580      	push	{r7, lr}
 800a83c:	b082      	sub	sp, #8
 800a83e:	af00      	add	r7, sp, #0
 800a840:	6078      	str	r0, [r7, #4]
	RefreshWifiData();
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	f000 fc80 	bl	800b148 <_ZN7ESP826615RefreshWifiDataEv>
	Send_WifiCmd();
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 f805 	bl	800a858 <_ZN7ESP826612Send_WifiCmdEv>

}
 800a84e:	bf00      	nop
 800a850:	3708      	adds	r7, #8
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}
	...

0800a858 <_ZN7ESP826612Send_WifiCmdEv>:

void ESP8266::Send_WifiCmd()
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b084      	sub	sp, #16
 800a85c:	af02      	add	r7, sp, #8
 800a85e:	6078      	str	r0, [r7, #4]
	switch(wifi_command)
 800a860:	4bc2      	ldr	r3, [pc, #776]	; (800ab6c <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800a862:	781b      	ldrb	r3, [r3, #0]
 800a864:	3b05      	subs	r3, #5
 800a866:	2b75      	cmp	r3, #117	; 0x75
 800a868:	f200 841f 	bhi.w	800b0aa <_ZN7ESP826612Send_WifiCmdEv+0x852>
 800a86c:	a201      	add	r2, pc, #4	; (adr r2, 800a874 <_ZN7ESP826612Send_WifiCmdEv+0x1c>)
 800a86e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a872:	bf00      	nop
 800a874:	0800aa4d 	.word	0x0800aa4d
 800a878:	0800b0ab 	.word	0x0800b0ab
 800a87c:	0800b0ab 	.word	0x0800b0ab
 800a880:	0800b0ab 	.word	0x0800b0ab
 800a884:	0800b0ab 	.word	0x0800b0ab
 800a888:	0800aa71 	.word	0x0800aa71
 800a88c:	0800aa9b 	.word	0x0800aa9b
 800a890:	0800aac9 	.word	0x0800aac9
 800a894:	0800aaed 	.word	0x0800aaed
 800a898:	0800ab1b 	.word	0x0800ab1b
 800a89c:	0800ab45 	.word	0x0800ab45
 800a8a0:	0800b0ab 	.word	0x0800b0ab
 800a8a4:	0800b0ab 	.word	0x0800b0ab
 800a8a8:	0800b0ab 	.word	0x0800b0ab
 800a8ac:	0800b0ab 	.word	0x0800b0ab
 800a8b0:	0800ab89 	.word	0x0800ab89
 800a8b4:	0800abc5 	.word	0x0800abc5
 800a8b8:	0800b0ab 	.word	0x0800b0ab
 800a8bc:	0800b0ab 	.word	0x0800b0ab
 800a8c0:	0800b0ab 	.word	0x0800b0ab
 800a8c4:	0800b0ab 	.word	0x0800b0ab
 800a8c8:	0800b0ab 	.word	0x0800b0ab
 800a8cc:	0800b0ab 	.word	0x0800b0ab
 800a8d0:	0800b0ab 	.word	0x0800b0ab
 800a8d4:	0800b0ab 	.word	0x0800b0ab
 800a8d8:	0800ac09 	.word	0x0800ac09
 800a8dc:	0800b0ab 	.word	0x0800b0ab
 800a8e0:	0800b0ab 	.word	0x0800b0ab
 800a8e4:	0800b0ab 	.word	0x0800b0ab
 800a8e8:	0800b0ab 	.word	0x0800b0ab
 800a8ec:	0800b0ab 	.word	0x0800b0ab
 800a8f0:	0800b0ab 	.word	0x0800b0ab
 800a8f4:	0800b0ab 	.word	0x0800b0ab
 800a8f8:	0800b0ab 	.word	0x0800b0ab
 800a8fc:	0800b0ab 	.word	0x0800b0ab
 800a900:	0800b0ab 	.word	0x0800b0ab
 800a904:	0800ac39 	.word	0x0800ac39
 800a908:	0800b0ab 	.word	0x0800b0ab
 800a90c:	0800b0ab 	.word	0x0800b0ab
 800a910:	0800b0ab 	.word	0x0800b0ab
 800a914:	0800b0ab 	.word	0x0800b0ab
 800a918:	0800b0ab 	.word	0x0800b0ab
 800a91c:	0800b0ab 	.word	0x0800b0ab
 800a920:	0800b0ab 	.word	0x0800b0ab
 800a924:	0800ace3 	.word	0x0800ace3
 800a928:	0800ad11 	.word	0x0800ad11
 800a92c:	0800ad3b 	.word	0x0800ad3b
 800a930:	0800b0ab 	.word	0x0800b0ab
 800a934:	0800b0ab 	.word	0x0800b0ab
 800a938:	0800b0ab 	.word	0x0800b0ab
 800a93c:	0800b0ab 	.word	0x0800b0ab
 800a940:	0800b0ab 	.word	0x0800b0ab
 800a944:	0800b0ab 	.word	0x0800b0ab
 800a948:	0800b0ab 	.word	0x0800b0ab
 800a94c:	0800b0ab 	.word	0x0800b0ab
 800a950:	0800b0ab 	.word	0x0800b0ab
 800a954:	0800b0ab 	.word	0x0800b0ab
 800a958:	0800b0ab 	.word	0x0800b0ab
 800a95c:	0800b0ab 	.word	0x0800b0ab
 800a960:	0800b0ab 	.word	0x0800b0ab
 800a964:	0800b0ab 	.word	0x0800b0ab
 800a968:	0800b0ab 	.word	0x0800b0ab
 800a96c:	0800b0ab 	.word	0x0800b0ab
 800a970:	0800b0ab 	.word	0x0800b0ab
 800a974:	0800b0ab 	.word	0x0800b0ab
 800a978:	0800ad69 	.word	0x0800ad69
 800a97c:	0800ad93 	.word	0x0800ad93
 800a980:	0800b0ab 	.word	0x0800b0ab
 800a984:	0800b0ab 	.word	0x0800b0ab
 800a988:	0800b0ab 	.word	0x0800b0ab
 800a98c:	0800b0ab 	.word	0x0800b0ab
 800a990:	0800b0ab 	.word	0x0800b0ab
 800a994:	0800b0ab 	.word	0x0800b0ab
 800a998:	0800b0ab 	.word	0x0800b0ab
 800a99c:	0800b0ab 	.word	0x0800b0ab
 800a9a0:	0800adc1 	.word	0x0800adc1
 800a9a4:	0800adeb 	.word	0x0800adeb
 800a9a8:	0800b0ab 	.word	0x0800b0ab
 800a9ac:	0800b0ab 	.word	0x0800b0ab
 800a9b0:	0800b0ab 	.word	0x0800b0ab
 800a9b4:	0800b0ab 	.word	0x0800b0ab
 800a9b8:	0800b0ab 	.word	0x0800b0ab
 800a9bc:	0800b0ab 	.word	0x0800b0ab
 800a9c0:	0800b0ab 	.word	0x0800b0ab
 800a9c4:	0800b0ab 	.word	0x0800b0ab
 800a9c8:	0800ae39 	.word	0x0800ae39
 800a9cc:	0800aeeb 	.word	0x0800aeeb
 800a9d0:	0800b0ab 	.word	0x0800b0ab
 800a9d4:	0800b0ab 	.word	0x0800b0ab
 800a9d8:	0800b0ab 	.word	0x0800b0ab
 800a9dc:	0800b0ab 	.word	0x0800b0ab
 800a9e0:	0800b0ab 	.word	0x0800b0ab
 800a9e4:	0800b0ab 	.word	0x0800b0ab
 800a9e8:	0800b0ab 	.word	0x0800b0ab
 800a9ec:	0800b0ab 	.word	0x0800b0ab
 800a9f0:	0800af19 	.word	0x0800af19
 800a9f4:	0800af8f 	.word	0x0800af8f
 800a9f8:	0800b033 	.word	0x0800b033
 800a9fc:	0800b05f 	.word	0x0800b05f
 800aa00:	0800afad 	.word	0x0800afad
 800aa04:	0800b005 	.word	0x0800b005
 800aa08:	0800afe9 	.word	0x0800afe9
 800aa0c:	0800b0ab 	.word	0x0800b0ab
 800aa10:	0800b0ab 	.word	0x0800b0ab
 800aa14:	0800b0ab 	.word	0x0800b0ab
 800aa18:	0800b08b 	.word	0x0800b08b
 800aa1c:	0800b0ab 	.word	0x0800b0ab
 800aa20:	0800b0ab 	.word	0x0800b0ab
 800aa24:	0800b0ab 	.word	0x0800b0ab
 800aa28:	0800b0ab 	.word	0x0800b0ab
 800aa2c:	0800b0ab 	.word	0x0800b0ab
 800aa30:	0800b0ab 	.word	0x0800b0ab
 800aa34:	0800b0ab 	.word	0x0800b0ab
 800aa38:	0800b0ab 	.word	0x0800b0ab
 800aa3c:	0800b0ab 	.word	0x0800b0ab
 800aa40:	0800b0b3 	.word	0x0800b0b3
 800aa44:	0800ac67 	.word	0x0800ac67
 800aa48:	0800acaf 	.word	0x0800acaf
	{
	case 5:
		HAL_GPIO_WritePin(GPIOB, WIFIRST_Pin, GPIO_PIN_SET);
 800aa4c:	2201      	movs	r2, #1
 800aa4e:	2104      	movs	r1, #4
 800aa50:	4847      	ldr	r0, [pc, #284]	; (800ab70 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800aa52:	f001 f96f 	bl	800bd34 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 800aa56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800aa5a:	f000 fe25 	bl	800b6a8 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, WIFIRST_Pin, GPIO_PIN_RESET);
 800aa5e:	2200      	movs	r2, #0
 800aa60:	2104      	movs	r1, #4
 800aa62:	4843      	ldr	r0, [pc, #268]	; (800ab70 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800aa64:	f001 f966 	bl	800bd34 <HAL_GPIO_WritePin>
		wifi_command=13;
 800aa68:	4b40      	ldr	r3, [pc, #256]	; (800ab6c <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800aa6a:	220d      	movs	r2, #13
 800aa6c:	701a      	strb	r2, [r3, #0]

	break;
 800aa6e:	e366      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 10://reset
	NoOfdata_byte=7;
 800aa70:	4b40      	ldr	r3, [pc, #256]	; (800ab74 <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 800aa72:	2207      	movs	r2, #7
 800aa74:	801a      	strh	r2, [r3, #0]
	wifi_command=13;
 800aa76:	4b3d      	ldr	r3, [pc, #244]	; (800ab6c <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800aa78:	220d      	movs	r2, #13
 800aa7a:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800aa7c:	4b3e      	ldr	r3, [pc, #248]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800aa7e:	2200      	movs	r2, #0
 800aa80:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 800aa82:	4b3e      	ldr	r3, [pc, #248]	; (800ab7c <_ZN7ESP826612Send_WifiCmdEv+0x324>)
 800aa84:	2200      	movs	r2, #0
 800aa86:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDAtRst,NoOfdata_byte);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	3311      	adds	r3, #17
 800aa8c:	4a39      	ldr	r2, [pc, #228]	; (800ab74 <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 800aa8e:	8812      	ldrh	r2, [r2, #0]
 800aa90:	4619      	mov	r1, r3
 800aa92:	483b      	ldr	r0, [pc, #236]	; (800ab80 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 800aa94:	f004 fd54 	bl	800f540 <HAL_UART_Transmit_IT>
	break;
 800aa98:	e351      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 11:
	if(++Timerdelay >6)
 800aa9a:	4b37      	ldr	r3, [pc, #220]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800aa9c:	781b      	ldrb	r3, [r3, #0]
 800aa9e:	3301      	adds	r3, #1
 800aaa0:	b2da      	uxtb	r2, r3
 800aaa2:	4b35      	ldr	r3, [pc, #212]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800aaa4:	701a      	strb	r2, [r3, #0]
 800aaa6:	4b34      	ldr	r3, [pc, #208]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800aaa8:	781b      	ldrb	r3, [r3, #0]
 800aaaa:	2b06      	cmp	r3, #6
 800aaac:	bf8c      	ite	hi
 800aaae:	2301      	movhi	r3, #1
 800aab0:	2300      	movls	r3, #0
 800aab2:	b2db      	uxtb	r3, r3
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	f000 82fe 	beq.w	800b0b6 <_ZN7ESP826612Send_WifiCmdEv+0x85e>
	{
		Timerdelay=0;
 800aaba:	4b2f      	ldr	r3, [pc, #188]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800aabc:	2200      	movs	r2, #0
 800aabe:	701a      	strb	r2, [r3, #0]
		wifi_command=14;
 800aac0:	4b2a      	ldr	r3, [pc, #168]	; (800ab6c <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800aac2:	220e      	movs	r2, #14
 800aac4:	701a      	strb	r2, [r3, #0]
	}
	break;
 800aac6:	e2f6      	b.n	800b0b6 <_ZN7ESP826612Send_WifiCmdEv+0x85e>
	case 12:
	NoOfdata_byte=6;
 800aac8:	4b2a      	ldr	r3, [pc, #168]	; (800ab74 <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 800aaca:	2206      	movs	r2, #6
 800aacc:	801a      	strh	r2, [r3, #0]
	wifi_command=13;
 800aace:	4b27      	ldr	r3, [pc, #156]	; (800ab6c <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800aad0:	220d      	movs	r2, #13
 800aad2:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800aad4:	4b28      	ldr	r3, [pc, #160]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800aad6:	2200      	movs	r2, #0
 800aad8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDAtEch0,NoOfdata_byte);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	331a      	adds	r3, #26
 800aade:	4a25      	ldr	r2, [pc, #148]	; (800ab74 <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 800aae0:	8812      	ldrh	r2, [r2, #0]
 800aae2:	4619      	mov	r1, r3
 800aae4:	4826      	ldr	r0, [pc, #152]	; (800ab80 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 800aae6:	f004 fd2b 	bl	800f540 <HAL_UART_Transmit_IT>
	break;
 800aaea:	e328      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 13:
	if(++Timerdelay >12)
 800aaec:	4b22      	ldr	r3, [pc, #136]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800aaee:	781b      	ldrb	r3, [r3, #0]
 800aaf0:	3301      	adds	r3, #1
 800aaf2:	b2da      	uxtb	r2, r3
 800aaf4:	4b20      	ldr	r3, [pc, #128]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800aaf6:	701a      	strb	r2, [r3, #0]
 800aaf8:	4b1f      	ldr	r3, [pc, #124]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800aafa:	781b      	ldrb	r3, [r3, #0]
 800aafc:	2b0c      	cmp	r3, #12
 800aafe:	bf8c      	ite	hi
 800ab00:	2301      	movhi	r3, #1
 800ab02:	2300      	movls	r3, #0
 800ab04:	b2db      	uxtb	r3, r3
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	f000 82d7 	beq.w	800b0ba <_ZN7ESP826612Send_WifiCmdEv+0x862>
	{
		Timerdelay=0;
 800ab0c:	4b1a      	ldr	r3, [pc, #104]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800ab0e:	2200      	movs	r2, #0
 800ab10:	701a      	strb	r2, [r3, #0]
		wifi_command=20;
 800ab12:	4b16      	ldr	r3, [pc, #88]	; (800ab6c <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800ab14:	2214      	movs	r2, #20
 800ab16:	701a      	strb	r2, [r3, #0]
	}
	break;
 800ab18:	e2cf      	b.n	800b0ba <_ZN7ESP826612Send_WifiCmdEv+0x862>
	case 14:
	NoOfdata_byte=4;
 800ab1a:	4b16      	ldr	r3, [pc, #88]	; (800ab74 <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 800ab1c:	2204      	movs	r2, #4
 800ab1e:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=8;
 800ab20:	4b18      	ldr	r3, [pc, #96]	; (800ab84 <_ZN7ESP826612Send_WifiCmdEv+0x32c>)
 800ab22:	2208      	movs	r2, #8
 800ab24:	701a      	strb	r2, [r3, #0]
	wifi_command=20;//default wait 30sec
 800ab26:	4b11      	ldr	r3, [pc, #68]	; (800ab6c <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800ab28:	2214      	movs	r2, #20
 800ab2a:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800ab2c:	4b12      	ldr	r3, [pc, #72]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800ab2e:	2200      	movs	r2, #0
 800ab30:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATok,NoOfdata_byte);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	3321      	adds	r3, #33	; 0x21
 800ab36:	4a0f      	ldr	r2, [pc, #60]	; (800ab74 <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 800ab38:	8812      	ldrh	r2, [r2, #0]
 800ab3a:	4619      	mov	r1, r3
 800ab3c:	4810      	ldr	r0, [pc, #64]	; (800ab80 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 800ab3e:	f004 fcff 	bl	800f540 <HAL_UART_Transmit_IT>
	break;
 800ab42:	e2fc      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 15:
	if(++Timerdelay >2)
 800ab44:	4b0c      	ldr	r3, [pc, #48]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800ab46:	781b      	ldrb	r3, [r3, #0]
 800ab48:	3301      	adds	r3, #1
 800ab4a:	b2da      	uxtb	r2, r3
 800ab4c:	4b0a      	ldr	r3, [pc, #40]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800ab4e:	701a      	strb	r2, [r3, #0]
 800ab50:	4b09      	ldr	r3, [pc, #36]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800ab52:	781b      	ldrb	r3, [r3, #0]
 800ab54:	2b02      	cmp	r3, #2
 800ab56:	bf8c      	ite	hi
 800ab58:	2301      	movhi	r3, #1
 800ab5a:	2300      	movls	r3, #0
 800ab5c:	b2db      	uxtb	r3, r3
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	f000 82ad 	beq.w	800b0be <_ZN7ESP826612Send_WifiCmdEv+0x866>
	{
		Timerdelay=0;
 800ab64:	4b04      	ldr	r3, [pc, #16]	; (800ab78 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800ab66:	2200      	movs	r2, #0
 800ab68:	701a      	strb	r2, [r3, #0]
	}
	break;
 800ab6a:	e2a8      	b.n	800b0be <_ZN7ESP826612Send_WifiCmdEv+0x866>
 800ab6c:	20000a0d 	.word	0x20000a0d
 800ab70:	48000400 	.word	0x48000400
 800ab74:	20000bd8 	.word	0x20000bd8
 800ab78:	20000bda 	.word	0x20000bda
 800ab7c:	20000bd4 	.word	0x20000bd4
 800ab80:	200003dc 	.word	0x200003dc
 800ab84:	20000bd5 	.word	0x20000bd5
	case 20:   //CWMODE		//hardrest sequce//1.0 for wifi reset
	NoOfdata_byte=13;
 800ab88:	4ba3      	ldr	r3, [pc, #652]	; (800ae18 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 800ab8a:	220d      	movs	r2, #13
 800ab8c:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=1;	  //add retry
 800ab8e:	4ba3      	ldr	r3, [pc, #652]	; (800ae1c <_ZN7ESP826612Send_WifiCmdEv+0x5c4>)
 800ab90:	2201      	movs	r2, #1
 800ab92:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800ab94:	4ba2      	ldr	r3, [pc, #648]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ab96:	2200      	movs	r2, #0
 800ab98:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 800ab9a:	4ba2      	ldr	r3, [pc, #648]	; (800ae24 <_ZN7ESP826612Send_WifiCmdEv+0x5cc>)
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCWMODE,NoOfdata_byte);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	3327      	adds	r3, #39	; 0x27
 800aba4:	4a9c      	ldr	r2, [pc, #624]	; (800ae18 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 800aba6:	8812      	ldrh	r2, [r2, #0]
 800aba8:	4619      	mov	r1, r3
 800abaa:	489f      	ldr	r0, [pc, #636]	; (800ae28 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 800abac:	f004 fcc8 	bl	800f540 <HAL_UART_Transmit_IT>
	Check_CWMODE_For_Hang = Check_CWMODE_For_Hang+1;
 800abb0:	4b9e      	ldr	r3, [pc, #632]	; (800ae2c <_ZN7ESP826612Send_WifiCmdEv+0x5d4>)
 800abb2:	781b      	ldrb	r3, [r3, #0]
 800abb4:	3301      	adds	r3, #1
 800abb6:	b2da      	uxtb	r2, r3
 800abb8:	4b9c      	ldr	r3, [pc, #624]	; (800ae2c <_ZN7ESP826612Send_WifiCmdEv+0x5d4>)
 800abba:	701a      	strb	r2, [r3, #0]
	wifi_command=21;
 800abbc:	4b9c      	ldr	r3, [pc, #624]	; (800ae30 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 800abbe:	2215      	movs	r2, #21
 800abc0:	701a      	strb	r2, [r3, #0]

	break;
 800abc2:	e2bc      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 21:	//waiting for Ok  && if above 30 seconds resend command
	if(++Timerdelay >5)
 800abc4:	4b96      	ldr	r3, [pc, #600]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800abc6:	781b      	ldrb	r3, [r3, #0]
 800abc8:	3301      	adds	r3, #1
 800abca:	b2da      	uxtb	r2, r3
 800abcc:	4b94      	ldr	r3, [pc, #592]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800abce:	701a      	strb	r2, [r3, #0]
 800abd0:	4b93      	ldr	r3, [pc, #588]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800abd2:	781b      	ldrb	r3, [r3, #0]
 800abd4:	2b05      	cmp	r3, #5
 800abd6:	bf8c      	ite	hi
 800abd8:	2301      	movhi	r3, #1
 800abda:	2300      	movls	r3, #0
 800abdc:	b2db      	uxtb	r3, r3
 800abde:	2b00      	cmp	r3, #0
 800abe0:	f000 826f 	beq.w	800b0c2 <_ZN7ESP826612Send_WifiCmdEv+0x86a>
	{
		Timerdelay=0;
 800abe4:	4b8e      	ldr	r3, [pc, #568]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800abe6:	2200      	movs	r2, #0
 800abe8:	701a      	strb	r2, [r3, #0]
		if(5 ==  Check_CWMODE_For_Hang)
 800abea:	4b90      	ldr	r3, [pc, #576]	; (800ae2c <_ZN7ESP826612Send_WifiCmdEv+0x5d4>)
 800abec:	781b      	ldrb	r3, [r3, #0]
 800abee:	2b05      	cmp	r3, #5
 800abf0:	d106      	bne.n	800ac00 <_ZN7ESP826612Send_WifiCmdEv+0x3a8>
		{
			wifi_command=5;	 //Hardware reset
 800abf2:	4b8f      	ldr	r3, [pc, #572]	; (800ae30 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 800abf4:	2205      	movs	r2, #5
 800abf6:	701a      	strb	r2, [r3, #0]
			Check_CWMODE_For_Hang = 0;
 800abf8:	4b8c      	ldr	r3, [pc, #560]	; (800ae2c <_ZN7ESP826612Send_WifiCmdEv+0x5d4>)
 800abfa:	2200      	movs	r2, #0
 800abfc:	701a      	strb	r2, [r3, #0]
		else
		{
			wifi_command=10;
		}
	}
	break;
 800abfe:	e260      	b.n	800b0c2 <_ZN7ESP826612Send_WifiCmdEv+0x86a>
			wifi_command=10;
 800ac00:	4b8b      	ldr	r3, [pc, #556]	; (800ae30 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 800ac02:	220a      	movs	r2, #10
 800ac04:	701a      	strb	r2, [r3, #0]
	break;
 800ac06:	e25c      	b.n	800b0c2 <_ZN7ESP826612Send_WifiCmdEv+0x86a>
	case 30:   //CWJAP	   //userid-9digit,psw 8digit  //userid-5digit,psw 8digit
	NoOfdata_byte=45;//41;//32;
 800ac08:	4b83      	ldr	r3, [pc, #524]	; (800ae18 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 800ac0a:	222d      	movs	r2, #45	; 0x2d
 800ac0c:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=2;
 800ac0e:	4b83      	ldr	r3, [pc, #524]	; (800ae1c <_ZN7ESP826612Send_WifiCmdEv+0x5c4>)
 800ac10:	2202      	movs	r2, #2
 800ac12:	701a      	strb	r2, [r3, #0]
	wifi_command=41;
 800ac14:	4b86      	ldr	r3, [pc, #536]	; (800ae30 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 800ac16:	2229      	movs	r2, #41	; 0x29
 800ac18:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800ac1a:	4b81      	ldr	r3, [pc, #516]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 800ac20:	4b80      	ldr	r3, [pc, #512]	; (800ae24 <_ZN7ESP826612Send_WifiCmdEv+0x5cc>)
 800ac22:	2200      	movs	r2, #0
 800ac24:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCWJAPUsernamePsw,NoOfdata_byte);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	3336      	adds	r3, #54	; 0x36
 800ac2a:	4a7b      	ldr	r2, [pc, #492]	; (800ae18 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 800ac2c:	8812      	ldrh	r2, [r2, #0]
 800ac2e:	4619      	mov	r1, r3
 800ac30:	487d      	ldr	r0, [pc, #500]	; (800ae28 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 800ac32:	f004 fc85 	bl	800f540 <HAL_UART_Transmit_IT>
	break;		   //add retry
 800ac36:	e282      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 41:	   //resend if o replay
	if(++Timerdelay >30)
 800ac38:	4b79      	ldr	r3, [pc, #484]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ac3a:	781b      	ldrb	r3, [r3, #0]
 800ac3c:	3301      	adds	r3, #1
 800ac3e:	b2da      	uxtb	r2, r3
 800ac40:	4b77      	ldr	r3, [pc, #476]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ac42:	701a      	strb	r2, [r3, #0]
 800ac44:	4b76      	ldr	r3, [pc, #472]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ac46:	781b      	ldrb	r3, [r3, #0]
 800ac48:	2b1e      	cmp	r3, #30
 800ac4a:	bf8c      	ite	hi
 800ac4c:	2301      	movhi	r3, #1
 800ac4e:	2300      	movls	r3, #0
 800ac50:	b2db      	uxtb	r3, r3
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	f000 8237 	beq.w	800b0c6 <_ZN7ESP826612Send_WifiCmdEv+0x86e>
	{
		Timerdelay=0;
 800ac58:	4b71      	ldr	r3, [pc, #452]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	701a      	strb	r2, [r3, #0]
		wifi_command=10;	//41
 800ac5e:	4b74      	ldr	r3, [pc, #464]	; (800ae30 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 800ac60:	220a      	movs	r2, #10
 800ac62:	701a      	strb	r2, [r3, #0]
	}
	break;
 800ac64:	e22f      	b.n	800b0c6 <_ZN7ESP826612Send_WifiCmdEv+0x86e>
	case 121:
		bufferptr=0;
 800ac66:	4b6f      	ldr	r3, [pc, #444]	; (800ae24 <_ZN7ESP826612Send_WifiCmdEv+0x5cc>)
 800ac68:	2200      	movs	r2, #0
 800ac6a:	701a      	strb	r2, [r3, #0]
		Rxseqdecoder=9;
 800ac6c:	4b6b      	ldr	r3, [pc, #428]	; (800ae1c <_ZN7ESP826612Send_WifiCmdEv+0x5c4>)
 800ac6e:	2209      	movs	r2, #9
 800ac70:	701a      	strb	r2, [r3, #0]
		refinc=0;
 800ac72:	4b70      	ldr	r3, [pc, #448]	; (800ae34 <_ZN7ESP826612Send_WifiCmdEv+0x5dc>)
 800ac74:	2200      	movs	r2, #0
 800ac76:	701a      	strb	r2, [r3, #0]
		if(++Timerdelay >8)
 800ac78:	4b69      	ldr	r3, [pc, #420]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ac7a:	781b      	ldrb	r3, [r3, #0]
 800ac7c:	3301      	adds	r3, #1
 800ac7e:	b2da      	uxtb	r2, r3
 800ac80:	4b67      	ldr	r3, [pc, #412]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ac82:	701a      	strb	r2, [r3, #0]
 800ac84:	4b66      	ldr	r3, [pc, #408]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ac86:	781b      	ldrb	r3, [r3, #0]
 800ac88:	2b08      	cmp	r3, #8
 800ac8a:	bf8c      	ite	hi
 800ac8c:	2301      	movhi	r3, #1
 800ac8e:	2300      	movls	r3, #0
 800ac90:	b2db      	uxtb	r3, r3
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	f000 8240 	beq.w	800b118 <_ZN7ESP826612Send_WifiCmdEv+0x8c0>
		{
			Timerdelay=0;
 800ac98:	4b61      	ldr	r3, [pc, #388]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(&hlpuart1,CMDATCifsrRead,10);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	3370      	adds	r3, #112	; 0x70
 800aca2:	220a      	movs	r2, #10
 800aca4:	4619      	mov	r1, r3
 800aca6:	4860      	ldr	r0, [pc, #384]	; (800ae28 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 800aca8:	f004 fc4a 	bl	800f540 <HAL_UART_Transmit_IT>
		}
	break;
 800acac:	e234      	b.n	800b118 <_ZN7ESP826612Send_WifiCmdEv+0x8c0>
	case 122:
		if(++Timerdelay >4)
 800acae:	4b5c      	ldr	r3, [pc, #368]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800acb0:	781b      	ldrb	r3, [r3, #0]
 800acb2:	3301      	adds	r3, #1
 800acb4:	b2da      	uxtb	r2, r3
 800acb6:	4b5a      	ldr	r3, [pc, #360]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800acb8:	701a      	strb	r2, [r3, #0]
 800acba:	4b59      	ldr	r3, [pc, #356]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800acbc:	781b      	ldrb	r3, [r3, #0]
 800acbe:	2b04      	cmp	r3, #4
 800acc0:	bf8c      	ite	hi
 800acc2:	2301      	movhi	r3, #1
 800acc4:	2300      	movls	r3, #0
 800acc6:	b2db      	uxtb	r3, r3
 800acc8:	2b00      	cmp	r3, #0
 800acca:	f000 8227 	beq.w	800b11c <_ZN7ESP826612Send_WifiCmdEv+0x8c4>
		{
			Timerdelay=0;
 800acce:	4b54      	ldr	r3, [pc, #336]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800acd0:	2200      	movs	r2, #0
 800acd2:	701a      	strb	r2, [r3, #0]
			wifi_command=49;
 800acd4:	4b56      	ldr	r3, [pc, #344]	; (800ae30 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 800acd6:	2231      	movs	r2, #49	; 0x31
 800acd8:	701a      	strb	r2, [r3, #0]
			Rxseqdecoder=0;
 800acda:	4b50      	ldr	r3, [pc, #320]	; (800ae1c <_ZN7ESP826612Send_WifiCmdEv+0x5c4>)
 800acdc:	2200      	movs	r2, #0
 800acde:	701a      	strb	r2, [r3, #0]
		}
	break;
 800ace0:	e21c      	b.n	800b11c <_ZN7ESP826612Send_WifiCmdEv+0x8c4>
	case 49:
	if(++Timerdelay >8)
 800ace2:	4b4f      	ldr	r3, [pc, #316]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ace4:	781b      	ldrb	r3, [r3, #0]
 800ace6:	3301      	adds	r3, #1
 800ace8:	b2da      	uxtb	r2, r3
 800acea:	4b4d      	ldr	r3, [pc, #308]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800acec:	701a      	strb	r2, [r3, #0]
 800acee:	4b4c      	ldr	r3, [pc, #304]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800acf0:	781b      	ldrb	r3, [r3, #0]
 800acf2:	2b08      	cmp	r3, #8
 800acf4:	bf8c      	ite	hi
 800acf6:	2301      	movhi	r3, #1
 800acf8:	2300      	movls	r3, #0
 800acfa:	b2db      	uxtb	r3, r3
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	f000 820f 	beq.w	800b120 <_ZN7ESP826612Send_WifiCmdEv+0x8c8>
	{
		Timerdelay=0;
 800ad02:	4b47      	ldr	r3, [pc, #284]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ad04:	2200      	movs	r2, #0
 800ad06:	701a      	strb	r2, [r3, #0]
		wifi_command=50;
 800ad08:	4b49      	ldr	r3, [pc, #292]	; (800ae30 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 800ad0a:	2232      	movs	r2, #50	; 0x32
 800ad0c:	701a      	strb	r2, [r3, #0]
	}
	break;
 800ad0e:	e207      	b.n	800b120 <_ZN7ESP826612Send_WifiCmdEv+0x8c8>
	case 50:   //CWJAP

	NoOfdata_byte=11;
 800ad10:	4b41      	ldr	r3, [pc, #260]	; (800ae18 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 800ad12:	220b      	movs	r2, #11
 800ad14:	801a      	strh	r2, [r3, #0]
	wifi_command=51;
 800ad16:	4b46      	ldr	r3, [pc, #280]	; (800ae30 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 800ad18:	2233      	movs	r2, #51	; 0x33
 800ad1a:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=3;
 800ad1c:	4b3f      	ldr	r3, [pc, #252]	; (800ae1c <_ZN7ESP826612Send_WifiCmdEv+0x5c4>)
 800ad1e:	2203      	movs	r2, #3
 800ad20:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800ad22:	4b3f      	ldr	r3, [pc, #252]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ad24:	2200      	movs	r2, #0
 800ad26:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCwjapRead,NoOfdata_byte);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	3363      	adds	r3, #99	; 0x63
 800ad2c:	4a3a      	ldr	r2, [pc, #232]	; (800ae18 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 800ad2e:	8812      	ldrh	r2, [r2, #0]
 800ad30:	4619      	mov	r1, r3
 800ad32:	483d      	ldr	r0, [pc, #244]	; (800ae28 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 800ad34:	f004 fc04 	bl	800f540 <HAL_UART_Transmit_IT>
	break;
 800ad38:	e201      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 51:
	if(++Timerdelay >15)
 800ad3a:	4b39      	ldr	r3, [pc, #228]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ad3c:	781b      	ldrb	r3, [r3, #0]
 800ad3e:	3301      	adds	r3, #1
 800ad40:	b2da      	uxtb	r2, r3
 800ad42:	4b37      	ldr	r3, [pc, #220]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ad44:	701a      	strb	r2, [r3, #0]
 800ad46:	4b36      	ldr	r3, [pc, #216]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ad48:	781b      	ldrb	r3, [r3, #0]
 800ad4a:	2b0f      	cmp	r3, #15
 800ad4c:	bf8c      	ite	hi
 800ad4e:	2301      	movhi	r3, #1
 800ad50:	2300      	movls	r3, #0
 800ad52:	b2db      	uxtb	r3, r3
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	f000 81e5 	beq.w	800b124 <_ZN7ESP826612Send_WifiCmdEv+0x8cc>
	{
		Timerdelay=0;
 800ad5a:	4b31      	ldr	r3, [pc, #196]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	701a      	strb	r2, [r3, #0]
		wifi_command=10; //50
 800ad60:	4b33      	ldr	r3, [pc, #204]	; (800ae30 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 800ad62:	220a      	movs	r2, #10
 800ad64:	701a      	strb	r2, [r3, #0]
	}

	break;
 800ad66:	e1dd      	b.n	800b124 <_ZN7ESP826612Send_WifiCmdEv+0x8cc>
	case 70:   //CIPMUX

	NoOfdata_byte=13;
 800ad68:	4b2b      	ldr	r3, [pc, #172]	; (800ae18 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 800ad6a:	220d      	movs	r2, #13
 800ad6c:	801a      	strh	r2, [r3, #0]
	wifi_command=71;
 800ad6e:	4b30      	ldr	r3, [pc, #192]	; (800ae30 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 800ad70:	2247      	movs	r2, #71	; 0x47
 800ad72:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=4;
 800ad74:	4b29      	ldr	r3, [pc, #164]	; (800ae1c <_ZN7ESP826612Send_WifiCmdEv+0x5c4>)
 800ad76:	2204      	movs	r2, #4
 800ad78:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800ad7a:	4b29      	ldr	r3, [pc, #164]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ad7c:	2200      	movs	r2, #0
 800ad7e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdATCipmuxWrite,NoOfdata_byte);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	337d      	adds	r3, #125	; 0x7d
 800ad84:	4a24      	ldr	r2, [pc, #144]	; (800ae18 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 800ad86:	8812      	ldrh	r2, [r2, #0]
 800ad88:	4619      	mov	r1, r3
 800ad8a:	4827      	ldr	r0, [pc, #156]	; (800ae28 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 800ad8c:	f004 fbd8 	bl	800f540 <HAL_UART_Transmit_IT>
	break;	  //2sec
 800ad90:	e1d5      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 71:
	if(++Timerdelay >15)
 800ad92:	4b23      	ldr	r3, [pc, #140]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ad94:	781b      	ldrb	r3, [r3, #0]
 800ad96:	3301      	adds	r3, #1
 800ad98:	b2da      	uxtb	r2, r3
 800ad9a:	4b21      	ldr	r3, [pc, #132]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ad9c:	701a      	strb	r2, [r3, #0]
 800ad9e:	4b20      	ldr	r3, [pc, #128]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	2b0f      	cmp	r3, #15
 800ada4:	bf8c      	ite	hi
 800ada6:	2301      	movhi	r3, #1
 800ada8:	2300      	movls	r3, #0
 800adaa:	b2db      	uxtb	r3, r3
 800adac:	2b00      	cmp	r3, #0
 800adae:	f000 81bb 	beq.w	800b128 <_ZN7ESP826612Send_WifiCmdEv+0x8d0>
	{
		Timerdelay=0;
 800adb2:	4b1b      	ldr	r3, [pc, #108]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800adb4:	2200      	movs	r2, #0
 800adb6:	701a      	strb	r2, [r3, #0]
		wifi_command=10;   //70
 800adb8:	4b1d      	ldr	r3, [pc, #116]	; (800ae30 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 800adba:	220a      	movs	r2, #10
 800adbc:	701a      	strb	r2, [r3, #0]
	}
	break;
 800adbe:	e1b3      	b.n	800b128 <_ZN7ESP826612Send_WifiCmdEv+0x8d0>
	case 80:
	NoOfdata_byte=42;//41;//55;
 800adc0:	4b15      	ldr	r3, [pc, #84]	; (800ae18 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 800adc2:	222a      	movs	r2, #42	; 0x2a
 800adc4:	801a      	strh	r2, [r3, #0]
	wifi_command=81;
 800adc6:	4b1a      	ldr	r3, [pc, #104]	; (800ae30 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 800adc8:	2251      	movs	r2, #81	; 0x51
 800adca:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=5;
 800adcc:	4b13      	ldr	r3, [pc, #76]	; (800ae1c <_ZN7ESP826612Send_WifiCmdEv+0x5c4>)
 800adce:	2205      	movs	r2, #5
 800add0:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800add2:	4b13      	ldr	r3, [pc, #76]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800add4:	2200      	movs	r2, #0
 800add6:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdAtCipStartWrite,NoOfdata_byte);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	338c      	adds	r3, #140	; 0x8c
 800addc:	4a0e      	ldr	r2, [pc, #56]	; (800ae18 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 800adde:	8812      	ldrh	r2, [r2, #0]
 800ade0:	4619      	mov	r1, r3
 800ade2:	4811      	ldr	r0, [pc, #68]	; (800ae28 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 800ade4:	f004 fbac 	bl	800f540 <HAL_UART_Transmit_IT>
	break;
 800ade8:	e1a9      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 81:					//5sec
	if(++Timerdelay >20)
 800adea:	4b0d      	ldr	r3, [pc, #52]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800adec:	781b      	ldrb	r3, [r3, #0]
 800adee:	3301      	adds	r3, #1
 800adf0:	b2da      	uxtb	r2, r3
 800adf2:	4b0b      	ldr	r3, [pc, #44]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800adf4:	701a      	strb	r2, [r3, #0]
 800adf6:	4b0a      	ldr	r3, [pc, #40]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800adf8:	781b      	ldrb	r3, [r3, #0]
 800adfa:	2b14      	cmp	r3, #20
 800adfc:	bf8c      	ite	hi
 800adfe:	2301      	movhi	r3, #1
 800ae00:	2300      	movls	r3, #0
 800ae02:	b2db      	uxtb	r3, r3
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	f000 8191 	beq.w	800b12c <_ZN7ESP826612Send_WifiCmdEv+0x8d4>
	{
		Timerdelay=0;
 800ae0a:	4b05      	ldr	r3, [pc, #20]	; (800ae20 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800ae10:	4b07      	ldr	r3, [pc, #28]	; (800ae30 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 800ae12:	220a      	movs	r2, #10
 800ae14:	701a      	strb	r2, [r3, #0]
	}
	break;
 800ae16:	e189      	b.n	800b12c <_ZN7ESP826612Send_WifiCmdEv+0x8d4>
 800ae18:	20000bd8 	.word	0x20000bd8
 800ae1c:	20000bd5 	.word	0x20000bd5
 800ae20:	20000bda 	.word	0x20000bda
 800ae24:	20000bd4 	.word	0x20000bd4
 800ae28:	200003dc 	.word	0x200003dc
 800ae2c:	20000bd6 	.word	0x20000bd6
 800ae30:	20000a0d 	.word	0x20000a0d
 800ae34:	200001a9 	.word	0x200001a9
	case 90:   //CIPSEND

	ContentLength = 811;//106
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	f240 322b 	movw	r2, #811	; 0x32b
 800ae3e:	819a      	strh	r2, [r3, #12]
	memcpy(espIpAddressSt,espIpAddress,11);
 800ae40:	220b      	movs	r2, #11
 800ae42:	49a2      	ldr	r1, [pc, #648]	; (800b0cc <_ZN7ESP826612Send_WifiCmdEv+0x874>)
 800ae44:	48a2      	ldr	r0, [pc, #648]	; (800b0d0 <_ZN7ESP826612Send_WifiCmdEv+0x878>)
 800ae46:	f005 ff0b 	bl	8010c60 <memcpy>
	len = sprintf(PostUrl_CharFormat,"POST /production?mac=%d&&ipAddress=%s HTTP/1.1\r\n"
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	f103 00e6 	add.w	r0, r3, #230	; 0xe6
 800ae50:	4ba0      	ldr	r3, [pc, #640]	; (800b0d4 <_ZN7ESP826612Send_WifiCmdEv+0x87c>)
 800ae52:	881b      	ldrh	r3, [r3, #0]
 800ae54:	4619      	mov	r1, r3
 800ae56:	4ba0      	ldr	r3, [pc, #640]	; (800b0d8 <_ZN7ESP826612Send_WifiCmdEv+0x880>)
 800ae58:	881b      	ldrh	r3, [r3, #0]
 800ae5a:	461a      	mov	r2, r3
												"Host: 122.165.206.136:%d\r\n"
												"Accept: text/html\r\n"
												"Content-Type: application/json\r\n"
												"Content-Length: %d\r\n\r\n[",machineId,espIpAddressSt,portNumber,ContentLength);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	899b      	ldrh	r3, [r3, #12]
	len = sprintf(PostUrl_CharFormat,"POST /production?mac=%d&&ipAddress=%s HTTP/1.1\r\n"
 800ae60:	9301      	str	r3, [sp, #4]
 800ae62:	9200      	str	r2, [sp, #0]
 800ae64:	4b9a      	ldr	r3, [pc, #616]	; (800b0d0 <_ZN7ESP826612Send_WifiCmdEv+0x878>)
 800ae66:	460a      	mov	r2, r1
 800ae68:	499c      	ldr	r1, [pc, #624]	; (800b0dc <_ZN7ESP826612Send_WifiCmdEv+0x884>)
 800ae6a:	f005 ffff 	bl	8010e6c <siprintf>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	b2da      	uxtb	r2, r3
 800ae72:	4b9b      	ldr	r3, [pc, #620]	; (800b0e0 <_ZN7ESP826612Send_WifiCmdEv+0x888>)
 800ae74:	701a      	strb	r2, [r3, #0]
	Dyn_data_calc = len+(ContentLength);
 800ae76:	4b9a      	ldr	r3, [pc, #616]	; (800b0e0 <_ZN7ESP826612Send_WifiCmdEv+0x888>)
 800ae78:	781b      	ldrb	r3, [r3, #0]
 800ae7a:	b29a      	uxth	r2, r3
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	899b      	ldrh	r3, [r3, #12]
 800ae80:	4413      	add	r3, r2
 800ae82:	b29a      	uxth	r2, r3
 800ae84:	4b97      	ldr	r3, [pc, #604]	; (800b0e4 <_ZN7ESP826612Send_WifiCmdEv+0x88c>)
 800ae86:	801a      	strh	r2, [r3, #0]
	Framecheck=0;
 800ae88:	4b97      	ldr	r3, [pc, #604]	; (800b0e8 <_ZN7ESP826612Send_WifiCmdEv+0x890>)
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	701a      	strb	r2, [r3, #0]

	NoOfdata_byte	= 16;
 800ae8e:	4b97      	ldr	r3, [pc, #604]	; (800b0ec <_ZN7ESP826612Send_WifiCmdEv+0x894>)
 800ae90:	2210      	movs	r2, #16
 800ae92:	801a      	strh	r2, [r3, #0]
	sprintf(SendData_charFormat,"AT+CIPSEND=%d\r\n",Dyn_data_calc);
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	33d2      	adds	r3, #210	; 0xd2
 800ae98:	4a92      	ldr	r2, [pc, #584]	; (800b0e4 <_ZN7ESP826612Send_WifiCmdEv+0x88c>)
 800ae9a:	8812      	ldrh	r2, [r2, #0]
 800ae9c:	4994      	ldr	r1, [pc, #592]	; (800b0f0 <_ZN7ESP826612Send_WifiCmdEv+0x898>)
 800ae9e:	4618      	mov	r0, r3
 800aea0:	f005 ffe4 	bl	8010e6c <siprintf>
	memcpy(SendData_uintFormat,SendData_charFormat,NoOfdata_byte);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	f103 00be 	add.w	r0, r3, #190	; 0xbe
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	33d2      	adds	r3, #210	; 0xd2
 800aeae:	4a8f      	ldr	r2, [pc, #572]	; (800b0ec <_ZN7ESP826612Send_WifiCmdEv+0x894>)
 800aeb0:	8812      	ldrh	r2, [r2, #0]
 800aeb2:	4619      	mov	r1, r3
 800aeb4:	f005 fed4 	bl	8010c60 <memcpy>
	HAL_UART_Transmit_IT(&hlpuart1,SendData_uintFormat,NoOfdata_byte);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	33be      	adds	r3, #190	; 0xbe
 800aebc:	4a8b      	ldr	r2, [pc, #556]	; (800b0ec <_ZN7ESP826612Send_WifiCmdEv+0x894>)
 800aebe:	8812      	ldrh	r2, [r2, #0]
 800aec0:	4619      	mov	r1, r3
 800aec2:	488c      	ldr	r0, [pc, #560]	; (800b0f4 <_ZN7ESP826612Send_WifiCmdEv+0x89c>)
 800aec4:	f004 fb3c 	bl	800f540 <HAL_UART_Transmit_IT>
	wifi_command=91;
 800aec8:	4b8b      	ldr	r3, [pc, #556]	; (800b0f8 <_ZN7ESP826612Send_WifiCmdEv+0x8a0>)
 800aeca:	225b      	movs	r2, #91	; 0x5b
 800aecc:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=6;
 800aece:	4b8b      	ldr	r3, [pc, #556]	; (800b0fc <_ZN7ESP826612Send_WifiCmdEv+0x8a4>)
 800aed0:	2206      	movs	r2, #6
 800aed2:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800aed4:	4b8a      	ldr	r3, [pc, #552]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800aed6:	2200      	movs	r2, #0
 800aed8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,ESP8266TXData,NoOfdata_byte);
 800aeda:	4b84      	ldr	r3, [pc, #528]	; (800b0ec <_ZN7ESP826612Send_WifiCmdEv+0x894>)
 800aedc:	881b      	ldrh	r3, [r3, #0]
 800aede:	461a      	mov	r2, r3
 800aee0:	4988      	ldr	r1, [pc, #544]	; (800b104 <_ZN7ESP826612Send_WifiCmdEv+0x8ac>)
 800aee2:	4884      	ldr	r0, [pc, #528]	; (800b0f4 <_ZN7ESP826612Send_WifiCmdEv+0x89c>)
 800aee4:	f004 fb2c 	bl	800f540 <HAL_UART_Transmit_IT>
	break;
 800aee8:	e129      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 91:
	if(++Timerdelay >15)
 800aeea:	4b85      	ldr	r3, [pc, #532]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800aeec:	781b      	ldrb	r3, [r3, #0]
 800aeee:	3301      	adds	r3, #1
 800aef0:	b2da      	uxtb	r2, r3
 800aef2:	4b83      	ldr	r3, [pc, #524]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800aef4:	701a      	strb	r2, [r3, #0]
 800aef6:	4b82      	ldr	r3, [pc, #520]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800aef8:	781b      	ldrb	r3, [r3, #0]
 800aefa:	2b0f      	cmp	r3, #15
 800aefc:	bf8c      	ite	hi
 800aefe:	2301      	movhi	r3, #1
 800af00:	2300      	movls	r3, #0
 800af02:	b2db      	uxtb	r3, r3
 800af04:	2b00      	cmp	r3, #0
 800af06:	f000 8113 	beq.w	800b130 <_ZN7ESP826612Send_WifiCmdEv+0x8d8>
	{
		Timerdelay=0;
 800af0a:	4b7d      	ldr	r3, [pc, #500]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800af0c:	2200      	movs	r2, #0
 800af0e:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800af10:	4b79      	ldr	r3, [pc, #484]	; (800b0f8 <_ZN7ESP826612Send_WifiCmdEv+0x8a0>)
 800af12:	220a      	movs	r2, #10
 800af14:	701a      	strb	r2, [r3, #0]
	}
	break;
 800af16:	e10b      	b.n	800b130 <_ZN7ESP826612Send_WifiCmdEv+0x8d8>
	case 100:

		len = sprintf(PostUrl_CharFormat,"POST /production?mac=%d&ipAddress=%s HTTP/1.1\r\n"
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f103 00e6 	add.w	r0, r3, #230	; 0xe6
 800af1e:	4b6d      	ldr	r3, [pc, #436]	; (800b0d4 <_ZN7ESP826612Send_WifiCmdEv+0x87c>)
 800af20:	881b      	ldrh	r3, [r3, #0]
 800af22:	4619      	mov	r1, r3
 800af24:	4b6c      	ldr	r3, [pc, #432]	; (800b0d8 <_ZN7ESP826612Send_WifiCmdEv+0x880>)
 800af26:	881b      	ldrh	r3, [r3, #0]
 800af28:	461a      	mov	r2, r3
									"Host: 122.165.206.136:%d\r\n"
									"Accept: text/html\r\n"
									"Content-Type: application/json\r\n"
									"Content-Length: %d\r\n\r\n[",machineId,espIpAddressSt,portNumber,ContentLength);
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	899b      	ldrh	r3, [r3, #12]
		len = sprintf(PostUrl_CharFormat,"POST /production?mac=%d&ipAddress=%s HTTP/1.1\r\n"
 800af2e:	9301      	str	r3, [sp, #4]
 800af30:	9200      	str	r2, [sp, #0]
 800af32:	4b67      	ldr	r3, [pc, #412]	; (800b0d0 <_ZN7ESP826612Send_WifiCmdEv+0x878>)
 800af34:	460a      	mov	r2, r1
 800af36:	4974      	ldr	r1, [pc, #464]	; (800b108 <_ZN7ESP826612Send_WifiCmdEv+0x8b0>)
 800af38:	f005 ff98 	bl	8010e6c <siprintf>
 800af3c:	4603      	mov	r3, r0
 800af3e:	b2da      	uxtb	r2, r3
 800af40:	4b67      	ldr	r3, [pc, #412]	; (800b0e0 <_ZN7ESP826612Send_WifiCmdEv+0x888>)
 800af42:	701a      	strb	r2, [r3, #0]
		memcpy(PostUrl_uintFormat,PostUrl_CharFormat,len);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	f503 70e1 	add.w	r0, r3, #450	; 0x1c2
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	33e6      	adds	r3, #230	; 0xe6
 800af4e:	4a64      	ldr	r2, [pc, #400]	; (800b0e0 <_ZN7ESP826612Send_WifiCmdEv+0x888>)
 800af50:	7812      	ldrb	r2, [r2, #0]
 800af52:	4619      	mov	r1, r3
 800af54:	f005 fe84 	bl	8010c60 <memcpy>
									"Content-Type: application/json\r\n"
									"Content-Length: %d\r\n\r\n[",ContentLength);
		memcpy(PostUrl_uintFormat,PostUrl_CharFormat,len); */


	NoOfdata_byte	= 	url_buffer;
 800af58:	4b6c      	ldr	r3, [pc, #432]	; (800b10c <_ZN7ESP826612Send_WifiCmdEv+0x8b4>)
 800af5a:	781b      	ldrb	r3, [r3, #0]
 800af5c:	b29a      	uxth	r2, r3
 800af5e:	4b63      	ldr	r3, [pc, #396]	; (800b0ec <_ZN7ESP826612Send_WifiCmdEv+0x894>)
 800af60:	801a      	strh	r2, [r3, #0]
	wifi_command	=	101;
 800af62:	4b65      	ldr	r3, [pc, #404]	; (800b0f8 <_ZN7ESP826612Send_WifiCmdEv+0x8a0>)
 800af64:	2265      	movs	r2, #101	; 0x65
 800af66:	701a      	strb	r2, [r3, #0]

	NoOfdata_byte	= url_buffer;
 800af68:	4b68      	ldr	r3, [pc, #416]	; (800b10c <_ZN7ESP826612Send_WifiCmdEv+0x8b4>)
 800af6a:	781b      	ldrb	r3, [r3, #0]
 800af6c:	b29a      	uxth	r2, r3
 800af6e:	4b5f      	ldr	r3, [pc, #380]	; (800b0ec <_ZN7ESP826612Send_WifiCmdEv+0x894>)
 800af70:	801a      	strh	r2, [r3, #0]
	Timerdelay=0;
 800af72:	4b63      	ldr	r3, [pc, #396]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800af74:	2200      	movs	r2, #0
 800af76:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit_IT(&hlpuart1,PostUrl_uintFormat,len);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 800af7e:	4a58      	ldr	r2, [pc, #352]	; (800b0e0 <_ZN7ESP826612Send_WifiCmdEv+0x888>)
 800af80:	7812      	ldrb	r2, [r2, #0]
 800af82:	b292      	uxth	r2, r2
 800af84:	4619      	mov	r1, r3
 800af86:	485b      	ldr	r0, [pc, #364]	; (800b0f4 <_ZN7ESP826612Send_WifiCmdEv+0x89c>)
 800af88:	f004 fada 	bl	800f540 <HAL_UART_Transmit_IT>
	break;
 800af8c:	e0d7      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 101:
		NoOfdata_byte = 809;//34
 800af8e:	4b57      	ldr	r3, [pc, #348]	; (800b0ec <_ZN7ESP826612Send_WifiCmdEv+0x894>)
 800af90:	f240 3229 	movw	r2, #809	; 0x329
 800af94:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit_IT(&hlpuart1,ProductionSet_uintFormat_MEM,NoOfdata_byte);
 800af96:	4b55      	ldr	r3, [pc, #340]	; (800b0ec <_ZN7ESP826612Send_WifiCmdEv+0x894>)
 800af98:	881b      	ldrh	r3, [r3, #0]
 800af9a:	461a      	mov	r2, r3
 800af9c:	495c      	ldr	r1, [pc, #368]	; (800b110 <_ZN7ESP826612Send_WifiCmdEv+0x8b8>)
 800af9e:	4855      	ldr	r0, [pc, #340]	; (800b0f4 <_ZN7ESP826612Send_WifiCmdEv+0x89c>)
 800afa0:	f004 face 	bl	800f540 <HAL_UART_Transmit_IT>
		wifi_command=104;
 800afa4:	4b54      	ldr	r3, [pc, #336]	; (800b0f8 <_ZN7ESP826612Send_WifiCmdEv+0x8a0>)
 800afa6:	2268      	movs	r2, #104	; 0x68
 800afa8:	701a      	strb	r2, [r3, #0]
	break;
 800afaa:	e0c8      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 104:
		url_buffer=0;
 800afac:	4b57      	ldr	r3, [pc, #348]	; (800b10c <_ZN7ESP826612Send_WifiCmdEv+0x8b4>)
 800afae:	2200      	movs	r2, #0
 800afb0:	701a      	strb	r2, [r3, #0]
		OnlineData_buffer[url_buffer] =  ']';
 800afb2:	4b56      	ldr	r3, [pc, #344]	; (800b10c <_ZN7ESP826612Send_WifiCmdEv+0x8b4>)
 800afb4:	781b      	ldrb	r3, [r3, #0]
 800afb6:	461a      	mov	r2, r3
 800afb8:	4b56      	ldr	r3, [pc, #344]	; (800b114 <_ZN7ESP826612Send_WifiCmdEv+0x8bc>)
 800afba:	215d      	movs	r1, #93	; 0x5d
 800afbc:	5499      	strb	r1, [r3, r2]
		url_buffer++;
 800afbe:	4b53      	ldr	r3, [pc, #332]	; (800b10c <_ZN7ESP826612Send_WifiCmdEv+0x8b4>)
 800afc0:	781b      	ldrb	r3, [r3, #0]
 800afc2:	3301      	adds	r3, #1
 800afc4:	b2da      	uxtb	r2, r3
 800afc6:	4b51      	ldr	r3, [pc, #324]	; (800b10c <_ZN7ESP826612Send_WifiCmdEv+0x8b4>)
 800afc8:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&hlpuart1,OnlineData_buffer,url_buffer);
 800afca:	4b50      	ldr	r3, [pc, #320]	; (800b10c <_ZN7ESP826612Send_WifiCmdEv+0x8b4>)
 800afcc:	781b      	ldrb	r3, [r3, #0]
 800afce:	b29b      	uxth	r3, r3
 800afd0:	461a      	mov	r2, r3
 800afd2:	4950      	ldr	r1, [pc, #320]	; (800b114 <_ZN7ESP826612Send_WifiCmdEv+0x8bc>)
 800afd4:	4847      	ldr	r0, [pc, #284]	; (800b0f4 <_ZN7ESP826612Send_WifiCmdEv+0x89c>)
 800afd6:	f004 fab3 	bl	800f540 <HAL_UART_Transmit_IT>
		Rxseqdecoder=7;
 800afda:	4b48      	ldr	r3, [pc, #288]	; (800b0fc <_ZN7ESP826612Send_WifiCmdEv+0x8a4>)
 800afdc:	2207      	movs	r2, #7
 800afde:	701a      	strb	r2, [r3, #0]
		wifi_command=106;
 800afe0:	4b45      	ldr	r3, [pc, #276]	; (800b0f8 <_ZN7ESP826612Send_WifiCmdEv+0x8a0>)
 800afe2:	226a      	movs	r2, #106	; 0x6a
 800afe4:	701a      	strb	r2, [r3, #0]
	break;
 800afe6:	e0aa      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 106:
		Rxseqdecoder=7;
 800afe8:	4b44      	ldr	r3, [pc, #272]	; (800b0fc <_ZN7ESP826612Send_WifiCmdEv+0x8a4>)
 800afea:	2207      	movs	r2, #7
 800afec:	701a      	strb	r2, [r3, #0]
		wifi_command=105;
 800afee:	4b42      	ldr	r3, [pc, #264]	; (800b0f8 <_ZN7ESP826612Send_WifiCmdEv+0x8a0>)
 800aff0:	2269      	movs	r2, #105	; 0x69
 800aff2:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&hlpuart1,endCommand,2);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	330e      	adds	r3, #14
 800aff8:	2202      	movs	r2, #2
 800affa:	4619      	mov	r1, r3
 800affc:	483d      	ldr	r0, [pc, #244]	; (800b0f4 <_ZN7ESP826612Send_WifiCmdEv+0x89c>)
 800affe:	f004 fa9f 	bl	800f540 <HAL_UART_Transmit_IT>
	break;
 800b002:	e09c      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 105:
		if(++Timerdelay>20)
 800b004:	4b3e      	ldr	r3, [pc, #248]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800b006:	781b      	ldrb	r3, [r3, #0]
 800b008:	3301      	adds	r3, #1
 800b00a:	b2da      	uxtb	r2, r3
 800b00c:	4b3c      	ldr	r3, [pc, #240]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800b00e:	701a      	strb	r2, [r3, #0]
 800b010:	4b3b      	ldr	r3, [pc, #236]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800b012:	781b      	ldrb	r3, [r3, #0]
 800b014:	2b14      	cmp	r3, #20
 800b016:	bf8c      	ite	hi
 800b018:	2301      	movhi	r3, #1
 800b01a:	2300      	movls	r3, #0
 800b01c:	b2db      	uxtb	r3, r3
 800b01e:	2b00      	cmp	r3, #0
 800b020:	f000 8088 	beq.w	800b134 <_ZN7ESP826612Send_WifiCmdEv+0x8dc>
	   {
		Timerdelay=0;
 800b024:	4b36      	ldr	r3, [pc, #216]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800b026:	2200      	movs	r2, #0
 800b028:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800b02a:	4b33      	ldr	r3, [pc, #204]	; (800b0f8 <_ZN7ESP826612Send_WifiCmdEv+0x8a0>)
 800b02c:	220a      	movs	r2, #10
 800b02e:	701a      	strb	r2, [r3, #0]
	   }
	break;
 800b030:	e080      	b.n	800b134 <_ZN7ESP826612Send_WifiCmdEv+0x8dc>
	case 102:

	   if(++Timerdelay>5)
 800b032:	4b33      	ldr	r3, [pc, #204]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800b034:	781b      	ldrb	r3, [r3, #0]
 800b036:	3301      	adds	r3, #1
 800b038:	b2da      	uxtb	r2, r3
 800b03a:	4b31      	ldr	r3, [pc, #196]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800b03c:	701a      	strb	r2, [r3, #0]
 800b03e:	4b30      	ldr	r3, [pc, #192]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800b040:	781b      	ldrb	r3, [r3, #0]
 800b042:	2b05      	cmp	r3, #5
 800b044:	bf8c      	ite	hi
 800b046:	2301      	movhi	r3, #1
 800b048:	2300      	movls	r3, #0
 800b04a:	b2db      	uxtb	r3, r3
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d073      	beq.n	800b138 <_ZN7ESP826612Send_WifiCmdEv+0x8e0>
	   {
		Timerdelay=0;
 800b050:	4b2b      	ldr	r3, [pc, #172]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800b052:	2200      	movs	r2, #0
 800b054:	701a      	strb	r2, [r3, #0]
		wifi_command=50;
 800b056:	4b28      	ldr	r3, [pc, #160]	; (800b0f8 <_ZN7ESP826612Send_WifiCmdEv+0x8a0>)
 800b058:	2232      	movs	r2, #50	; 0x32
 800b05a:	701a      	strb	r2, [r3, #0]
	   }
	break;
 800b05c:	e06c      	b.n	800b138 <_ZN7ESP826612Send_WifiCmdEv+0x8e0>
	case 103:
	   if(++Timerdelay>2)
 800b05e:	4b28      	ldr	r3, [pc, #160]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800b060:	781b      	ldrb	r3, [r3, #0]
 800b062:	3301      	adds	r3, #1
 800b064:	b2da      	uxtb	r2, r3
 800b066:	4b26      	ldr	r3, [pc, #152]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800b068:	701a      	strb	r2, [r3, #0]
 800b06a:	4b25      	ldr	r3, [pc, #148]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800b06c:	781b      	ldrb	r3, [r3, #0]
 800b06e:	2b02      	cmp	r3, #2
 800b070:	bf8c      	ite	hi
 800b072:	2301      	movhi	r3, #1
 800b074:	2300      	movls	r3, #0
 800b076:	b2db      	uxtb	r3, r3
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d05f      	beq.n	800b13c <_ZN7ESP826612Send_WifiCmdEv+0x8e4>
	   {
		Timerdelay=0;
 800b07c:	4b20      	ldr	r3, [pc, #128]	; (800b100 <_ZN7ESP826612Send_WifiCmdEv+0x8a8>)
 800b07e:	2200      	movs	r2, #0
 800b080:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800b082:	4b1d      	ldr	r3, [pc, #116]	; (800b0f8 <_ZN7ESP826612Send_WifiCmdEv+0x8a0>)
 800b084:	220a      	movs	r2, #10
 800b086:	701a      	strb	r2, [r3, #0]
	   }
	break;
 800b088:	e058      	b.n	800b13c <_ZN7ESP826612Send_WifiCmdEv+0x8e4>
	case 110:
	NoOfdata_byte=12;
 800b08a:	4b18      	ldr	r3, [pc, #96]	; (800b0ec <_ZN7ESP826612Send_WifiCmdEv+0x894>)
 800b08c:	220c      	movs	r2, #12
 800b08e:	801a      	strh	r2, [r3, #0]
	wifi_command=50;
 800b090:	4b19      	ldr	r3, [pc, #100]	; (800b0f8 <_ZN7ESP826612Send_WifiCmdEv+0x8a0>)
 800b092:	2232      	movs	r2, #50	; 0x32
 800b094:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdCipClose,NoOfdata_byte);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f203 239e 	addw	r3, r3, #670	; 0x29e
 800b09c:	4a13      	ldr	r2, [pc, #76]	; (800b0ec <_ZN7ESP826612Send_WifiCmdEv+0x894>)
 800b09e:	8812      	ldrh	r2, [r2, #0]
 800b0a0:	4619      	mov	r1, r3
 800b0a2:	4814      	ldr	r0, [pc, #80]	; (800b0f4 <_ZN7ESP826612Send_WifiCmdEv+0x89c>)
 800b0a4:	f004 fa4c 	bl	800f540 <HAL_UART_Transmit_IT>
	break;
 800b0a8:	e049      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	case 120:
	break;
	default:
	wifi_command=5;
 800b0aa:	4b13      	ldr	r3, [pc, #76]	; (800b0f8 <_ZN7ESP826612Send_WifiCmdEv+0x8a0>)
 800b0ac:	2205      	movs	r2, #5
 800b0ae:	701a      	strb	r2, [r3, #0]
	break;
 800b0b0:	e045      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b0b2:	bf00      	nop
 800b0b4:	e043      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b0b6:	bf00      	nop
 800b0b8:	e041      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b0ba:	bf00      	nop
 800b0bc:	e03f      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b0be:	bf00      	nop
 800b0c0:	e03d      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b0c2:	bf00      	nop
 800b0c4:	e03b      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b0c6:	bf00      	nop
 800b0c8:	e039      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
 800b0ca:	bf00      	nop
 800b0cc:	20000120 	.word	0x20000120
 800b0d0:	20000f38 	.word	0x20000f38
 800b0d4:	20000776 	.word	0x20000776
 800b0d8:	2000077a 	.word	0x2000077a
 800b0dc:	0801187c 	.word	0x0801187c
 800b0e0:	20000018 	.word	0x20000018
 800b0e4:	20000bdc 	.word	0x20000bdc
 800b0e8:	20000be0 	.word	0x20000be0
 800b0ec:	20000bd8 	.word	0x20000bd8
 800b0f0:	08011914 	.word	0x08011914
 800b0f4:	200003dc 	.word	0x200003dc
 800b0f8:	20000a0d 	.word	0x20000a0d
 800b0fc:	20000bd5 	.word	0x20000bd5
 800b100:	20000bda 	.word	0x20000bda
 800b104:	20000a10 	.word	0x20000a10
 800b108:	08011924 	.word	0x08011924
 800b10c:	20000bdb 	.word	0x20000bdb
 800b110:	20000be4 	.word	0x20000be4
 800b114:	20000b0c 	.word	0x20000b0c
	break;
 800b118:	bf00      	nop
 800b11a:	e010      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b11c:	bf00      	nop
 800b11e:	e00e      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b120:	bf00      	nop
 800b122:	e00c      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b124:	bf00      	nop
 800b126:	e00a      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b128:	bf00      	nop
 800b12a:	e008      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b12c:	bf00      	nop
 800b12e:	e006      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b130:	bf00      	nop
 800b132:	e004      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b134:	bf00      	nop
 800b136:	e002      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b138:	bf00      	nop
 800b13a:	e000      	b.n	800b13e <_ZN7ESP826612Send_WifiCmdEv+0x8e6>
	break;
 800b13c:	bf00      	nop
 }
}
 800b13e:	bf00      	nop
 800b140:	3708      	adds	r7, #8
 800b142:	46bd      	mov	sp, r7
 800b144:	bd80      	pop	{r7, pc}
 800b146:	bf00      	nop

0800b148 <_ZN7ESP826615RefreshWifiDataEv>:

void ESP8266::RefreshWifiData()
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b090      	sub	sp, #64	; 0x40
 800b14c:	af0e      	add	r7, sp, #56	; 0x38
 800b14e:	6078      	str	r0, [r7, #4]

	if((RefreshBlockInfo==0)||(powercycleRefresh==1))
 800b150:	4b93      	ldr	r3, [pc, #588]	; (800b3a0 <_ZN7ESP826615RefreshWifiDataEv+0x258>)
 800b152:	781b      	ldrb	r3, [r3, #0]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d004      	beq.n	800b162 <_ZN7ESP826615RefreshWifiDataEv+0x1a>
 800b158:	4b92      	ldr	r3, [pc, #584]	; (800b3a4 <_ZN7ESP826615RefreshWifiDataEv+0x25c>)
 800b15a:	781b      	ldrb	r3, [r3, #0]
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	f040 811a 	bne.w	800b396 <_ZN7ESP826615RefreshWifiDataEv+0x24e>
	{
		RefreshBlockInfo=1;
 800b162:	4b8f      	ldr	r3, [pc, #572]	; (800b3a0 <_ZN7ESP826615RefreshWifiDataEv+0x258>)
 800b164:	2201      	movs	r2, #1
 800b166:	701a      	strb	r2, [r3, #0]
		if((currentdata==0)&&(powercycleRefresh==0))
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f893 32b5 	ldrb.w	r3, [r3, #693]	; 0x2b5
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d115      	bne.n	800b19e <_ZN7ESP826615RefreshWifiDataEv+0x56>
 800b172:	4b8c      	ldr	r3, [pc, #560]	; (800b3a4 <_ZN7ESP826615RefreshWifiDataEv+0x25c>)
 800b174:	781b      	ldrb	r3, [r3, #0]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d111      	bne.n	800b19e <_ZN7ESP826615RefreshWifiDataEv+0x56>
		{
			BlockStatusOffline[sectorTosend]=0;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f893 32b4 	ldrb.w	r3, [r3, #692]	; 0x2b4
 800b180:	461a      	mov	r2, r3
 800b182:	4b89      	ldr	r3, [pc, #548]	; (800b3a8 <_ZN7ESP826615RefreshWifiDataEv+0x260>)
 800b184:	2100      	movs	r1, #0
 800b186:	5499      	strb	r1, [r3, r2]
			W25qxx_EraseSector(601);
 800b188:	f240 2059 	movw	r0, #601	; 0x259
 800b18c:	f7f8 faba 	bl	8003704 <W25qxx_EraseSector>
			W25qxx_WriteSector(BlockStatusOffline,601,0,40);
 800b190:	2328      	movs	r3, #40	; 0x28
 800b192:	2200      	movs	r2, #0
 800b194:	f240 2159 	movw	r1, #601	; 0x259
 800b198:	4883      	ldr	r0, [pc, #524]	; (800b3a8 <_ZN7ESP826615RefreshWifiDataEv+0x260>)
 800b19a:	f7f8 fc8f 	bl	8003abc <W25qxx_WriteSector>
		}
		powercycleRefresh=0;
 800b19e:	4b81      	ldr	r3, [pc, #516]	; (800b3a4 <_ZN7ESP826615RefreshWifiDataEv+0x25c>)
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	701a      	strb	r2, [r3, #0]
		for(j=0;j<=32;j++)
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	729a      	strb	r2, [r3, #10]
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	7a9b      	ldrb	r3, [r3, #10]
 800b1ae:	2b20      	cmp	r3, #32
 800b1b0:	d827      	bhi.n	800b202 <_ZN7ESP826615RefreshWifiDataEv+0xba>
		{
			if(BlockStatusOffline[j] == 1)
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	7a9b      	ldrb	r3, [r3, #10]
 800b1b6:	461a      	mov	r2, r3
 800b1b8:	4b7b      	ldr	r3, [pc, #492]	; (800b3a8 <_ZN7ESP826615RefreshWifiDataEv+0x260>)
 800b1ba:	5c9b      	ldrb	r3, [r3, r2]
 800b1bc:	2b01      	cmp	r3, #1
 800b1be:	d109      	bne.n	800b1d4 <_ZN7ESP826615RefreshWifiDataEv+0x8c>
			{
				sectorTosend=j;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	7a9a      	ldrb	r2, [r3, #10]
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	f883 22b4 	strb.w	r2, [r3, #692]	; 0x2b4
				currentdata=0;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	2200      	movs	r2, #0
 800b1ce:	f883 22b5 	strb.w	r2, [r3, #693]	; 0x2b5
				break;
 800b1d2:	e016      	b.n	800b202 <_ZN7ESP826615RefreshWifiDataEv+0xba>
			}
			if(BlockStatusOffline[j] == 2)
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	7a9b      	ldrb	r3, [r3, #10]
 800b1d8:	461a      	mov	r2, r3
 800b1da:	4b73      	ldr	r3, [pc, #460]	; (800b3a8 <_ZN7ESP826615RefreshWifiDataEv+0x260>)
 800b1dc:	5c9b      	ldrb	r3, [r3, r2]
 800b1de:	2b02      	cmp	r3, #2
 800b1e0:	d108      	bne.n	800b1f4 <_ZN7ESP826615RefreshWifiDataEv+0xac>
			{
				sectorTosend=j;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	7a9a      	ldrb	r2, [r3, #10]
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	f883 22b4 	strb.w	r2, [r3, #692]	; 0x2b4
				currentdata=1;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	f883 22b5 	strb.w	r2, [r3, #693]	; 0x2b5
		for(j=0;j<=32;j++)
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	7a9b      	ldrb	r3, [r3, #10]
 800b1f8:	3301      	adds	r3, #1
 800b1fa:	b2da      	uxtb	r2, r3
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	729a      	strb	r2, [r3, #10]
 800b200:	e7d3      	b.n	800b1aa <_ZN7ESP826615RefreshWifiDataEv+0x62>
			}
		}

		sectorRead = 16*sectorTosend;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	f893 32b4 	ldrb.w	r3, [r3, #692]	; 0x2b4
 800b208:	b29b      	uxth	r3, r3
 800b20a:	011b      	lsls	r3, r3, #4
 800b20c:	b29a      	uxth	r2, r3
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	f8a3 22b0 	strh.w	r2, [r3, #688]	; 0x2b0
		if(W25qxx_IsEmptySector(sectorRead,0,53))
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b21a:	2235      	movs	r2, #53	; 0x35
 800b21c:	2100      	movs	r1, #0
 800b21e:	4618      	mov	r0, r3
 800b220:	f7f8 fade 	bl	80037e0 <W25qxx_IsEmptySector>
 800b224:	4603      	mov	r3, r0
 800b226:	2b00      	cmp	r3, #0
 800b228:	d008      	beq.n	800b23c <_ZN7ESP826615RefreshWifiDataEv+0xf4>
		{
			memcpy(ProductionSet_uintFormat_MEM,dummydata,54);}
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	f203 23b6 	addw	r3, r3, #694	; 0x2b6
 800b230:	2236      	movs	r2, #54	; 0x36
 800b232:	4619      	mov	r1, r3
 800b234:	485d      	ldr	r0, [pc, #372]	; (800b3ac <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800b236:	f005 fd13 	bl	8010c60 <memcpy>
 800b23a:	e00b      	b.n	800b254 <_ZN7ESP826615RefreshWifiDataEv+0x10c>
		else
		{
			W25qxx_ReadSector(ProductionSet_uintFormat_MEM,sectorRead,0,53);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b242:	4619      	mov	r1, r3
 800b244:	2335      	movs	r3, #53	; 0x35
 800b246:	2200      	movs	r2, #0
 800b248:	4858      	ldr	r0, [pc, #352]	; (800b3ac <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800b24a:	f7f8 fd17 	bl	8003c7c <W25qxx_ReadSector>
			if(ProductionSet_uintFormat_MEM[0] != 34 || ProductionSet_uintFormat_MEM[52] != 34)
 800b24e:	4b57      	ldr	r3, [pc, #348]	; (800b3ac <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800b250:	781b      	ldrb	r3, [r3, #0]
 800b252:	2b22      	cmp	r3, #34	; 0x22
			{
			//	memcpy(ProductionSet_uintFormat_MEM,dummydata,54);
			}
		}
		sprintf(dummydata,"%c%02d,%04d,%04d,%03d,%03d,%02d:%02d:%02d %02d/%02d/%02d,%04d,%03d,%03d%c",'"',0,0,
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f203 20b6 	addw	r0, r3, #694	; 0x2b6
 800b25a:	4b55      	ldr	r3, [pc, #340]	; (800b3b0 <_ZN7ESP826615RefreshWifiDataEv+0x268>)
 800b25c:	881b      	ldrh	r3, [r3, #0]
 800b25e:	461a      	mov	r2, r3
 800b260:	2322      	movs	r3, #34	; 0x22
 800b262:	930d      	str	r3, [sp, #52]	; 0x34
 800b264:	920c      	str	r2, [sp, #48]	; 0x30
 800b266:	2300      	movs	r3, #0
 800b268:	930b      	str	r3, [sp, #44]	; 0x2c
 800b26a:	2300      	movs	r3, #0
 800b26c:	930a      	str	r3, [sp, #40]	; 0x28
 800b26e:	2300      	movs	r3, #0
 800b270:	9309      	str	r3, [sp, #36]	; 0x24
 800b272:	2300      	movs	r3, #0
 800b274:	9308      	str	r3, [sp, #32]
 800b276:	2300      	movs	r3, #0
 800b278:	9307      	str	r3, [sp, #28]
 800b27a:	2300      	movs	r3, #0
 800b27c:	9306      	str	r3, [sp, #24]
 800b27e:	2300      	movs	r3, #0
 800b280:	9305      	str	r3, [sp, #20]
 800b282:	2300      	movs	r3, #0
 800b284:	9304      	str	r3, [sp, #16]
 800b286:	2300      	movs	r3, #0
 800b288:	9303      	str	r3, [sp, #12]
 800b28a:	2300      	movs	r3, #0
 800b28c:	9302      	str	r3, [sp, #8]
 800b28e:	2300      	movs	r3, #0
 800b290:	9301      	str	r3, [sp, #4]
 800b292:	2300      	movs	r3, #0
 800b294:	9300      	str	r3, [sp, #0]
 800b296:	2300      	movs	r3, #0
 800b298:	2222      	movs	r2, #34	; 0x22
 800b29a:	4946      	ldr	r1, [pc, #280]	; (800b3b4 <_ZN7ESP826615RefreshWifiDataEv+0x26c>)
 800b29c:	f005 fde6 	bl	8010e6c <siprintf>
						0,0,0,0,0,0,0,0,0,0,0,SectorPos,'"');
		for(scanForUrl=1;scanForUrl<=14;scanForUrl++)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2201      	movs	r2, #1
 800b2a4:	f883 22b3 	strb.w	r2, [r3, #691]	; 0x2b3
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f893 32b3 	ldrb.w	r3, [r3, #691]	; 0x2b3
 800b2ae:	2b0e      	cmp	r3, #14
 800b2b0:	d871      	bhi.n	800b396 <_ZN7ESP826615RefreshWifiDataEv+0x24e>
		{
			ProductionSet_uintFormat_MEM[(54*scanForUrl)-1]=',';
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	f893 32b3 	ldrb.w	r3, [r3, #691]	; 0x2b3
 800b2b8:	461a      	mov	r2, r3
 800b2ba:	2336      	movs	r3, #54	; 0x36
 800b2bc:	fb02 f303 	mul.w	r3, r2, r3
 800b2c0:	3b01      	subs	r3, #1
 800b2c2:	4a3a      	ldr	r2, [pc, #232]	; (800b3ac <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800b2c4:	212c      	movs	r1, #44	; 0x2c
 800b2c6:	54d1      	strb	r1, [r2, r3]
			if(W25qxx_IsEmptySector(sectorRead+scanForUrl,0,53))
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b2ce:	461a      	mov	r2, r3
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	f893 32b3 	ldrb.w	r3, [r3, #691]	; 0x2b3
 800b2d6:	4413      	add	r3, r2
 800b2d8:	2235      	movs	r2, #53	; 0x35
 800b2da:	2100      	movs	r1, #0
 800b2dc:	4618      	mov	r0, r3
 800b2de:	f7f8 fa7f 	bl	80037e0 <W25qxx_IsEmptySector>
 800b2e2:	4603      	mov	r3, r0
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d010      	beq.n	800b30a <_ZN7ESP826615RefreshWifiDataEv+0x1c2>
			{
				memcpy(&ProductionSet_uintFormat_MEM[54*scanForUrl],dummydata,54);
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f893 32b3 	ldrb.w	r3, [r3, #691]	; 0x2b3
 800b2ee:	461a      	mov	r2, r3
 800b2f0:	2336      	movs	r3, #54	; 0x36
 800b2f2:	fb02 f303 	mul.w	r3, r2, r3
 800b2f6:	4a2d      	ldr	r2, [pc, #180]	; (800b3ac <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800b2f8:	1898      	adds	r0, r3, r2
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	f203 23b6 	addw	r3, r3, #694	; 0x2b6
 800b300:	2236      	movs	r2, #54	; 0x36
 800b302:	4619      	mov	r1, r3
 800b304:	f005 fcac 	bl	8010c60 <memcpy>
 800b308:	e03c      	b.n	800b384 <_ZN7ESP826615RefreshWifiDataEv+0x23c>
	//			W25qxx_EraseSector(sectorRead+scanForUrl);
	//			W25qxx_WriteSector(ProductionSet_uintFormat_MEM,(sectorRead+scanForUrl),0,54);
			}
			else
			{
				W25qxx_ReadSector(&ProductionSet_uintFormat_MEM[54*scanForUrl],sectorRead+scanForUrl,0,53);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	f893 32b3 	ldrb.w	r3, [r3, #691]	; 0x2b3
 800b310:	461a      	mov	r2, r3
 800b312:	2336      	movs	r3, #54	; 0x36
 800b314:	fb02 f303 	mul.w	r3, r2, r3
 800b318:	4a24      	ldr	r2, [pc, #144]	; (800b3ac <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800b31a:	1898      	adds	r0, r3, r2
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b322:	461a      	mov	r2, r3
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	f893 32b3 	ldrb.w	r3, [r3, #691]	; 0x2b3
 800b32a:	4413      	add	r3, r2
 800b32c:	4619      	mov	r1, r3
 800b32e:	2335      	movs	r3, #53	; 0x35
 800b330:	2200      	movs	r2, #0
 800b332:	f7f8 fca3 	bl	8003c7c <W25qxx_ReadSector>
				if(ProductionSet_uintFormat_MEM[54*scanForUrl] != 34 || ProductionSet_uintFormat_MEM[(54*scanForUrl)+52] != 34)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f893 32b3 	ldrb.w	r3, [r3, #691]	; 0x2b3
 800b33c:	461a      	mov	r2, r3
 800b33e:	2336      	movs	r3, #54	; 0x36
 800b340:	fb02 f303 	mul.w	r3, r2, r3
 800b344:	4a19      	ldr	r2, [pc, #100]	; (800b3ac <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800b346:	5cd3      	ldrb	r3, [r2, r3]
 800b348:	2b22      	cmp	r3, #34	; 0x22
 800b34a:	d10b      	bne.n	800b364 <_ZN7ESP826615RefreshWifiDataEv+0x21c>
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	f893 32b3 	ldrb.w	r3, [r3, #691]	; 0x2b3
 800b352:	461a      	mov	r2, r3
 800b354:	2336      	movs	r3, #54	; 0x36
 800b356:	fb02 f303 	mul.w	r3, r2, r3
 800b35a:	3334      	adds	r3, #52	; 0x34
 800b35c:	4a13      	ldr	r2, [pc, #76]	; (800b3ac <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800b35e:	5cd3      	ldrb	r3, [r2, r3]
 800b360:	2b22      	cmp	r3, #34	; 0x22
 800b362:	d00f      	beq.n	800b384 <_ZN7ESP826615RefreshWifiDataEv+0x23c>
				{
					memcpy(&ProductionSet_uintFormat_MEM[54*scanForUrl],dummydata,54);
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	f893 32b3 	ldrb.w	r3, [r3, #691]	; 0x2b3
 800b36a:	461a      	mov	r2, r3
 800b36c:	2336      	movs	r3, #54	; 0x36
 800b36e:	fb02 f303 	mul.w	r3, r2, r3
 800b372:	4a0e      	ldr	r2, [pc, #56]	; (800b3ac <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800b374:	1898      	adds	r0, r3, r2
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	f203 23b6 	addw	r3, r3, #694	; 0x2b6
 800b37c:	2236      	movs	r2, #54	; 0x36
 800b37e:	4619      	mov	r1, r3
 800b380:	f005 fc6e 	bl	8010c60 <memcpy>
		for(scanForUrl=1;scanForUrl<=14;scanForUrl++)
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	f893 32b3 	ldrb.w	r3, [r3, #691]	; 0x2b3
 800b38a:	3301      	adds	r3, #1
 800b38c:	b2da      	uxtb	r2, r3
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	f883 22b3 	strb.w	r2, [r3, #691]	; 0x2b3
 800b394:	e788      	b.n	800b2a8 <_ZN7ESP826615RefreshWifiDataEv+0x160>
	{
		ProductionSet_uintFormat_MEM[(54*scanForUrl)-1]=',';
		memcpy(&ProductionSet_uintFormat_MEM[54*scanForUrl],dummydata,54);
	}
#endif
}
 800b396:	bf00      	nop
 800b398:	3708      	adds	r7, #8
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd80      	pop	{r7, pc}
 800b39e:	bf00      	nop
 800b3a0:	20000bde 	.word	0x20000bde
 800b3a4:	20000bdf 	.word	0x20000bdf
 800b3a8:	200009d8 	.word	0x200009d8
 800b3ac:	20000be4 	.word	0x20000be4
 800b3b0:	200009d6 	.word	0x200009d6
 800b3b4:	080119b8 	.word	0x080119b8

0800b3b8 <_ZN7ESP82664InitEv>:

void ESP8266::Init(void)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b090      	sub	sp, #64	; 0x40
 800b3bc:	af0e      	add	r7, sp, #56	; 0x38
 800b3be:	6078      	str	r0, [r7, #4]
	sprintf(dummydata,"%c%02d,%04d,%04d,%03d,%03d,%02d:%02d:%02d %02d/%02d/%02d,%04d,%03d,%03d%c",'"',0,0,
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	f203 20b6 	addw	r0, r3, #694	; 0x2b6
 800b3c6:	2322      	movs	r3, #34	; 0x22
 800b3c8:	930d      	str	r3, [sp, #52]	; 0x34
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	930c      	str	r3, [sp, #48]	; 0x30
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	930b      	str	r3, [sp, #44]	; 0x2c
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	930a      	str	r3, [sp, #40]	; 0x28
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	9309      	str	r3, [sp, #36]	; 0x24
 800b3da:	2300      	movs	r3, #0
 800b3dc:	9308      	str	r3, [sp, #32]
 800b3de:	2300      	movs	r3, #0
 800b3e0:	9307      	str	r3, [sp, #28]
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	9306      	str	r3, [sp, #24]
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	9305      	str	r3, [sp, #20]
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	9304      	str	r3, [sp, #16]
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	9303      	str	r3, [sp, #12]
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	9302      	str	r3, [sp, #8]
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	9301      	str	r3, [sp, #4]
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	9300      	str	r3, [sp, #0]
 800b3fe:	2300      	movs	r3, #0
 800b400:	2222      	movs	r2, #34	; 0x22
 800b402:	4908      	ldr	r1, [pc, #32]	; (800b424 <_ZN7ESP82664InitEv+0x6c>)
 800b404:	f005 fd32 	bl	8010e6c <siprintf>
				0,0,0,0,0,0,0,0,0,0,0,0,'"');
	powercycleRefresh=1;
 800b408:	4b07      	ldr	r3, [pc, #28]	; (800b428 <_ZN7ESP82664InitEv+0x70>)
 800b40a:	2201      	movs	r2, #1
 800b40c:	701a      	strb	r2, [r3, #0]
	wifi_command=5;
 800b40e:	4b07      	ldr	r3, [pc, #28]	; (800b42c <_ZN7ESP82664InitEv+0x74>)
 800b410:	2205      	movs	r2, #5
 800b412:	701a      	strb	r2, [r3, #0]
	RefreshBlockInfo=0;
 800b414:	4b06      	ldr	r3, [pc, #24]	; (800b430 <_ZN7ESP82664InitEv+0x78>)
 800b416:	2200      	movs	r2, #0
 800b418:	701a      	strb	r2, [r3, #0]
}
 800b41a:	bf00      	nop
 800b41c:	3708      	adds	r7, #8
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}
 800b422:	bf00      	nop
 800b424:	080119b8 	.word	0x080119b8
 800b428:	20000bdf 	.word	0x20000bdf
 800b42c:	20000a0d 	.word	0x20000a0d
 800b430:	20000bde 	.word	0x20000bde

0800b434 <cppMain>:
  * @brief  The application entry point for cpp
  * @retval int
  */
//TIM_HandleTypeDef htim6;
void cppMain()
{
 800b434:	b580      	push	{r7, lr}
 800b436:	f5ad 5dd3 	sub.w	sp, sp, #6752	; 0x1a60
 800b43a:	b082      	sub	sp, #8
 800b43c:	af00      	add	r7, sp, #0
	GLCD glcd;
 800b43e:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 800b442:	f103 0304 	add.w	r3, r3, #4
 800b446:	4618      	mov	r0, r3
 800b448:	f7f9 f8b2 	bl	80045b0 <_ZN4GLCDC1Ev>
	Modbusrtu ModbusInst;
 800b44c:	f607 6348 	addw	r3, r7, #3656	; 0xe48
 800b450:	4618      	mov	r0, r3
 800b452:	f7fd ff73 	bl	800933c <_ZN9ModbusrtuC1Ev>
	DisplayRoutine displayRoutineInst;
 800b456:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 800b45a:	3b08      	subs	r3, #8
 800b45c:	4618      	mov	r0, r3
 800b45e:	f7f8 fe71 	bl	8004144 <_ZN14DisplayRoutineC1Ev>
	LpdcLogic lpdcLogicInst;
 800b462:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 800b466:	3b14      	subs	r3, #20
 800b468:	4618      	mov	r0, r3
 800b46a:	f7f8 fc93 	bl	8003d94 <_ZN9LpdcLogicC1Ev>
	OfflineStorage offlineStorageInst;
 800b46e:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b472:	3b1c      	subs	r3, #28
 800b474:	4618      	mov	r0, r3
 800b476:	f7fe f94f 	bl	8009718 <_ZN14OfflineStorageC1Ev>
	ESP8266 esp8266Inst;
 800b47a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800b47e:	3b08      	subs	r3, #8
 800b480:	4618      	mov	r0, r3
 800b482:	f7fe ffe1 	bl	800a448 <_ZN7ESP8266C1Ev>
	SHIFT shiftInst;
 800b486:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800b48a:	4618      	mov	r0, r3
 800b48c:	f7fe febc 	bl	800a208 <_ZN5SHIFTC1Ev>
	Dwinhmi dwinhmi;
 800b490:	f107 0308 	add.w	r3, r7, #8
 800b494:	3b04      	subs	r3, #4
 800b496:	4618      	mov	r0, r3
 800b498:	f7fd fb32 	bl	8008b00 <_ZN7DwinhmiC1Ev>

	displayRoutineInst.Init();
 800b49c:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 800b4a0:	3b08      	subs	r3, #8
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	f7f9 f84c 	bl	8004540 <_ZN14DisplayRoutine4InitEv>
	//offlineStorageInst.ECUProductionInit();/* Not needed*/
	offlineStorageInst.ReadOfflinedataInit();
 800b4a8:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b4ac:	3b1c      	subs	r3, #28
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f7fe fe06 	bl	800a0c0 <_ZN14OfflineStorage19ReadOfflinedataInitEv>
	offlineStorageInst.specialMacDataRead();
 800b4b4:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b4b8:	3b1c      	subs	r3, #28
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	f7fe fd44 	bl	8009f48 <_ZN14OfflineStorage18specialMacDataReadEv>
	offlineStorageInst.processDataRead();
 800b4c0:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b4c4:	3b1c      	subs	r3, #28
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f7fe fd9e 	bl	800a008 <_ZN14OfflineStorage15processDataReadEv>
	offlineStorageInst.dwinRxDataRead();
 800b4cc:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b4d0:	3b1c      	subs	r3, #28
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f7fe fd5e 	bl	8009f94 <_ZN14OfflineStorage14dwinRxDataReadEv>
	esp8266Inst.Init();
 800b4d8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800b4dc:	3b08      	subs	r3, #8
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f7ff ff6a 	bl	800b3b8 <_ZN7ESP82664InitEv>
	TxSeqComplete=1;
 800b4e4:	4b31      	ldr	r3, [pc, #196]	; (800b5ac <cppMain+0x178>)
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	701a      	strb	r2, [r3, #0]
	Sim_Trigger = GPIO_PIN_SET;
 800b4ea:	4b31      	ldr	r3, [pc, #196]	; (800b5b0 <cppMain+0x17c>)
 800b4ec:	2201      	movs	r2, #1
 800b4ee:	701a      	strb	r2, [r3, #0]

	while(1)
	{

		if(Flag1MS)
 800b4f0:	4b30      	ldr	r3, [pc, #192]	; (800b5b4 <cppMain+0x180>)
 800b4f2:	781b      	ldrb	r3, [r3, #0]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d008      	beq.n	800b50a <cppMain+0xd6>
		{
			Flag1MS=0;
 800b4f8:	4b2e      	ldr	r3, [pc, #184]	; (800b5b4 <cppMain+0x180>)
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	701a      	strb	r2, [r3, #0]
			lpdcLogicInst.run();
 800b4fe:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 800b502:	3b14      	subs	r3, #20
 800b504:	4618      	mov	r0, r3
 800b506:	f7f8 fc79 	bl	8003dfc <_ZN9LpdcLogic3runEv>
		}
 		if(Flag100milliSeconds)
 800b50a:	4b2b      	ldr	r3, [pc, #172]	; (800b5b8 <cppMain+0x184>)
 800b50c:	781b      	ldrb	r3, [r3, #0]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d02b      	beq.n	800b56a <cppMain+0x136>
		{
			Flag100milliSeconds=0;
 800b512:	4b29      	ldr	r3, [pc, #164]	; (800b5b8 <cppMain+0x184>)
 800b514:	2200      	movs	r2, #0
 800b516:	701a      	strb	r2, [r3, #0]
			offlineStorageInst.run();
 800b518:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b51c:	3b1c      	subs	r3, #28
 800b51e:	4618      	mov	r0, r3
 800b520:	f7fe f92a 	bl	8009778 <_ZN14OfflineStorage3runEv>
			offlineStorageInst.processDataWrite();
 800b524:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b528:	3b1c      	subs	r3, #28
 800b52a:	4618      	mov	r0, r3
 800b52c:	f7fe fc98 	bl	8009e60 <_ZN14OfflineStorage16processDataWriteEv>
			offlineStorageInst.specialMacDataWrite();
 800b530:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b534:	3b1c      	subs	r3, #28
 800b536:	4618      	mov	r0, r3
 800b538:	f7fe fb78 	bl	8009c2c <_ZN14OfflineStorage19specialMacDataWriteEv>
			offlineStorageInst.dwinRxDataStore();
 800b53c:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b540:	3b1c      	subs	r3, #28
 800b542:	4618      	mov	r0, r3
 800b544:	f7fe fba2 	bl	8009c8c <_ZN14OfflineStorage15dwinRxDataStoreEv>
			offlineStorageInst.dwinCloudDataStore();
 800b548:	f507 735a 	add.w	r3, r7, #872	; 0x368
 800b54c:	3b1c      	subs	r3, #28
 800b54e:	4618      	mov	r0, r3
 800b550:	f7fe fbdc 	bl	8009d0c <_ZN14OfflineStorage18dwinCloudDataStoreEv>

			ModbusInst.ModbusReadTransaction();
 800b554:	f607 6348 	addw	r3, r7, #3656	; 0xe48
 800b558:	4618      	mov	r0, r3
 800b55a:	f7fd ff39 	bl	80093d0 <_ZN9Modbusrtu21ModbusReadTransactionEv>
			dwinhmi.dwinFrame();
 800b55e:	f107 0308 	add.w	r3, r7, #8
 800b562:	3b04      	subs	r3, #4
 800b564:	4618      	mov	r0, r3
 800b566:	f7fd faff 	bl	8008b68 <_ZN7Dwinhmi9dwinFrameEv>
		}
		if(Flag1Second)
 800b56a:	4b14      	ldr	r3, [pc, #80]	; (800b5bc <cppMain+0x188>)
 800b56c:	781b      	ldrb	r3, [r3, #0]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d019      	beq.n	800b5a6 <cppMain+0x172>
		{
			Flag1Second=0;
 800b572:	4b12      	ldr	r3, [pc, #72]	; (800b5bc <cppMain+0x188>)
 800b574:	2200      	movs	r2, #0
 800b576:	701a      	strb	r2, [r3, #0]
			displayRoutineInst.run();
 800b578:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 800b57c:	3b08      	subs	r3, #8
 800b57e:	4618      	mov	r0, r3
 800b580:	f7f8 fe68 	bl	8004254 <_ZN14DisplayRoutine3runEv>
			esp8266Inst.run();
 800b584:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800b588:	3b08      	subs	r3, #8
 800b58a:	4618      	mov	r0, r3
 800b58c:	f7ff f955 	bl	800a83a <_ZN7ESP82663runEv>
			shiftInst.run();
 800b590:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800b594:	4618      	mov	r0, r3
 800b596:	f7fe ff4b 	bl	800a430 <_ZN5SHIFT3runEv>
			dwinhmi.dwinDecoder();
 800b59a:	f107 0308 	add.w	r3, r7, #8
 800b59e:	3b04      	subs	r3, #4
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	f7fd fcf9 	bl	8008f98 <_ZN7Dwinhmi11dwinDecoderEv>
		}
		ESPRXDataSeg();
 800b5a6:	f7f4 ffed 	bl	8000584 <ESPRXDataSeg>
		if(Flag1MS)
 800b5aa:	e7a1      	b.n	800b4f0 <cppMain+0xbc>
 800b5ac:	20000907 	.word	0x20000907
 800b5b0:	20000752 	.word	0x20000752
 800b5b4:	200001a2 	.word	0x200001a2
 800b5b8:	200001a4 	.word	0x200001a4
 800b5bc:	200001a3 	.word	0x200001a3

0800b5c0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b082      	sub	sp, #8
 800b5c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b5ca:	2003      	movs	r0, #3
 800b5cc:	f000 f960 	bl	800b890 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800b5d0:	200f      	movs	r0, #15
 800b5d2:	f000 f80d 	bl	800b5f0 <HAL_InitTick>
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d002      	beq.n	800b5e2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800b5dc:	2301      	movs	r3, #1
 800b5de:	71fb      	strb	r3, [r7, #7]
 800b5e0:	e001      	b.n	800b5e6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800b5e2:	f7f7 faa7 	bl	8002b34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800b5e6:	79fb      	ldrb	r3, [r7, #7]
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	3708      	adds	r7, #8
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}

0800b5f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b084      	sub	sp, #16
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800b5fc:	4b17      	ldr	r3, [pc, #92]	; (800b65c <HAL_InitTick+0x6c>)
 800b5fe:	781b      	ldrb	r3, [r3, #0]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d023      	beq.n	800b64c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800b604:	4b16      	ldr	r3, [pc, #88]	; (800b660 <HAL_InitTick+0x70>)
 800b606:	681a      	ldr	r2, [r3, #0]
 800b608:	4b14      	ldr	r3, [pc, #80]	; (800b65c <HAL_InitTick+0x6c>)
 800b60a:	781b      	ldrb	r3, [r3, #0]
 800b60c:	4619      	mov	r1, r3
 800b60e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b612:	fbb3 f3f1 	udiv	r3, r3, r1
 800b616:	fbb2 f3f3 	udiv	r3, r2, r3
 800b61a:	4618      	mov	r0, r3
 800b61c:	f000 f96d 	bl	800b8fa <HAL_SYSTICK_Config>
 800b620:	4603      	mov	r3, r0
 800b622:	2b00      	cmp	r3, #0
 800b624:	d10f      	bne.n	800b646 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2b0f      	cmp	r3, #15
 800b62a:	d809      	bhi.n	800b640 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800b62c:	2200      	movs	r2, #0
 800b62e:	6879      	ldr	r1, [r7, #4]
 800b630:	f04f 30ff 	mov.w	r0, #4294967295
 800b634:	f000 f937 	bl	800b8a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800b638:	4a0a      	ldr	r2, [pc, #40]	; (800b664 <HAL_InitTick+0x74>)
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6013      	str	r3, [r2, #0]
 800b63e:	e007      	b.n	800b650 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800b640:	2301      	movs	r3, #1
 800b642:	73fb      	strb	r3, [r7, #15]
 800b644:	e004      	b.n	800b650 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800b646:	2301      	movs	r3, #1
 800b648:	73fb      	strb	r3, [r7, #15]
 800b64a:	e001      	b.n	800b650 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800b64c:	2301      	movs	r3, #1
 800b64e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800b650:	7bfb      	ldrb	r3, [r7, #15]
}
 800b652:	4618      	mov	r0, r3
 800b654:	3710      	adds	r7, #16
 800b656:	46bd      	mov	sp, r7
 800b658:	bd80      	pop	{r7, pc}
 800b65a:	bf00      	nop
 800b65c:	20000020 	.word	0x20000020
 800b660:	20000014 	.word	0x20000014
 800b664:	2000001c 	.word	0x2000001c

0800b668 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b668:	b480      	push	{r7}
 800b66a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800b66c:	4b06      	ldr	r3, [pc, #24]	; (800b688 <HAL_IncTick+0x20>)
 800b66e:	781b      	ldrb	r3, [r3, #0]
 800b670:	461a      	mov	r2, r3
 800b672:	4b06      	ldr	r3, [pc, #24]	; (800b68c <HAL_IncTick+0x24>)
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	4413      	add	r3, r2
 800b678:	4a04      	ldr	r2, [pc, #16]	; (800b68c <HAL_IncTick+0x24>)
 800b67a:	6013      	str	r3, [r2, #0]
}
 800b67c:	bf00      	nop
 800b67e:	46bd      	mov	sp, r7
 800b680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b684:	4770      	bx	lr
 800b686:	bf00      	nop
 800b688:	20000020 	.word	0x20000020
 800b68c:	20000f48 	.word	0x20000f48

0800b690 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b690:	b480      	push	{r7}
 800b692:	af00      	add	r7, sp, #0
  return uwTick;
 800b694:	4b03      	ldr	r3, [pc, #12]	; (800b6a4 <HAL_GetTick+0x14>)
 800b696:	681b      	ldr	r3, [r3, #0]
}
 800b698:	4618      	mov	r0, r3
 800b69a:	46bd      	mov	sp, r7
 800b69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a0:	4770      	bx	lr
 800b6a2:	bf00      	nop
 800b6a4:	20000f48 	.word	0x20000f48

0800b6a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b084      	sub	sp, #16
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b6b0:	f7ff ffee 	bl	800b690 <HAL_GetTick>
 800b6b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6c0:	d005      	beq.n	800b6ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800b6c2:	4b0a      	ldr	r3, [pc, #40]	; (800b6ec <HAL_Delay+0x44>)
 800b6c4:	781b      	ldrb	r3, [r3, #0]
 800b6c6:	461a      	mov	r2, r3
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	4413      	add	r3, r2
 800b6cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800b6ce:	bf00      	nop
 800b6d0:	f7ff ffde 	bl	800b690 <HAL_GetTick>
 800b6d4:	4602      	mov	r2, r0
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	1ad3      	subs	r3, r2, r3
 800b6da:	68fa      	ldr	r2, [r7, #12]
 800b6dc:	429a      	cmp	r2, r3
 800b6de:	d8f7      	bhi.n	800b6d0 <HAL_Delay+0x28>
  {
  }
}
 800b6e0:	bf00      	nop
 800b6e2:	bf00      	nop
 800b6e4:	3710      	adds	r7, #16
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	bd80      	pop	{r7, pc}
 800b6ea:	bf00      	nop
 800b6ec:	20000020 	.word	0x20000020

0800b6f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b6f0:	b480      	push	{r7}
 800b6f2:	b085      	sub	sp, #20
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	f003 0307 	and.w	r3, r3, #7
 800b6fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b700:	4b0c      	ldr	r3, [pc, #48]	; (800b734 <__NVIC_SetPriorityGrouping+0x44>)
 800b702:	68db      	ldr	r3, [r3, #12]
 800b704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b706:	68ba      	ldr	r2, [r7, #8]
 800b708:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b70c:	4013      	ands	r3, r2
 800b70e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b718:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b71c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b722:	4a04      	ldr	r2, [pc, #16]	; (800b734 <__NVIC_SetPriorityGrouping+0x44>)
 800b724:	68bb      	ldr	r3, [r7, #8]
 800b726:	60d3      	str	r3, [r2, #12]
}
 800b728:	bf00      	nop
 800b72a:	3714      	adds	r7, #20
 800b72c:	46bd      	mov	sp, r7
 800b72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b732:	4770      	bx	lr
 800b734:	e000ed00 	.word	0xe000ed00

0800b738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b738:	b480      	push	{r7}
 800b73a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b73c:	4b04      	ldr	r3, [pc, #16]	; (800b750 <__NVIC_GetPriorityGrouping+0x18>)
 800b73e:	68db      	ldr	r3, [r3, #12]
 800b740:	0a1b      	lsrs	r3, r3, #8
 800b742:	f003 0307 	and.w	r3, r3, #7
}
 800b746:	4618      	mov	r0, r3
 800b748:	46bd      	mov	sp, r7
 800b74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74e:	4770      	bx	lr
 800b750:	e000ed00 	.word	0xe000ed00

0800b754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b754:	b480      	push	{r7}
 800b756:	b083      	sub	sp, #12
 800b758:	af00      	add	r7, sp, #0
 800b75a:	4603      	mov	r3, r0
 800b75c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b75e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b762:	2b00      	cmp	r3, #0
 800b764:	db0b      	blt.n	800b77e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b766:	79fb      	ldrb	r3, [r7, #7]
 800b768:	f003 021f 	and.w	r2, r3, #31
 800b76c:	4907      	ldr	r1, [pc, #28]	; (800b78c <__NVIC_EnableIRQ+0x38>)
 800b76e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b772:	095b      	lsrs	r3, r3, #5
 800b774:	2001      	movs	r0, #1
 800b776:	fa00 f202 	lsl.w	r2, r0, r2
 800b77a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800b77e:	bf00      	nop
 800b780:	370c      	adds	r7, #12
 800b782:	46bd      	mov	sp, r7
 800b784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b788:	4770      	bx	lr
 800b78a:	bf00      	nop
 800b78c:	e000e100 	.word	0xe000e100

0800b790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b790:	b480      	push	{r7}
 800b792:	b083      	sub	sp, #12
 800b794:	af00      	add	r7, sp, #0
 800b796:	4603      	mov	r3, r0
 800b798:	6039      	str	r1, [r7, #0]
 800b79a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b79c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	db0a      	blt.n	800b7ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	b2da      	uxtb	r2, r3
 800b7a8:	490c      	ldr	r1, [pc, #48]	; (800b7dc <__NVIC_SetPriority+0x4c>)
 800b7aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b7ae:	0112      	lsls	r2, r2, #4
 800b7b0:	b2d2      	uxtb	r2, r2
 800b7b2:	440b      	add	r3, r1
 800b7b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b7b8:	e00a      	b.n	800b7d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	b2da      	uxtb	r2, r3
 800b7be:	4908      	ldr	r1, [pc, #32]	; (800b7e0 <__NVIC_SetPriority+0x50>)
 800b7c0:	79fb      	ldrb	r3, [r7, #7]
 800b7c2:	f003 030f 	and.w	r3, r3, #15
 800b7c6:	3b04      	subs	r3, #4
 800b7c8:	0112      	lsls	r2, r2, #4
 800b7ca:	b2d2      	uxtb	r2, r2
 800b7cc:	440b      	add	r3, r1
 800b7ce:	761a      	strb	r2, [r3, #24]
}
 800b7d0:	bf00      	nop
 800b7d2:	370c      	adds	r7, #12
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7da:	4770      	bx	lr
 800b7dc:	e000e100 	.word	0xe000e100
 800b7e0:	e000ed00 	.word	0xe000ed00

0800b7e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b089      	sub	sp, #36	; 0x24
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	60f8      	str	r0, [r7, #12]
 800b7ec:	60b9      	str	r1, [r7, #8]
 800b7ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	f003 0307 	and.w	r3, r3, #7
 800b7f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b7f8:	69fb      	ldr	r3, [r7, #28]
 800b7fa:	f1c3 0307 	rsb	r3, r3, #7
 800b7fe:	2b04      	cmp	r3, #4
 800b800:	bf28      	it	cs
 800b802:	2304      	movcs	r3, #4
 800b804:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b806:	69fb      	ldr	r3, [r7, #28]
 800b808:	3304      	adds	r3, #4
 800b80a:	2b06      	cmp	r3, #6
 800b80c:	d902      	bls.n	800b814 <NVIC_EncodePriority+0x30>
 800b80e:	69fb      	ldr	r3, [r7, #28]
 800b810:	3b03      	subs	r3, #3
 800b812:	e000      	b.n	800b816 <NVIC_EncodePriority+0x32>
 800b814:	2300      	movs	r3, #0
 800b816:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b818:	f04f 32ff 	mov.w	r2, #4294967295
 800b81c:	69bb      	ldr	r3, [r7, #24]
 800b81e:	fa02 f303 	lsl.w	r3, r2, r3
 800b822:	43da      	mvns	r2, r3
 800b824:	68bb      	ldr	r3, [r7, #8]
 800b826:	401a      	ands	r2, r3
 800b828:	697b      	ldr	r3, [r7, #20]
 800b82a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b82c:	f04f 31ff 	mov.w	r1, #4294967295
 800b830:	697b      	ldr	r3, [r7, #20]
 800b832:	fa01 f303 	lsl.w	r3, r1, r3
 800b836:	43d9      	mvns	r1, r3
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b83c:	4313      	orrs	r3, r2
         );
}
 800b83e:	4618      	mov	r0, r3
 800b840:	3724      	adds	r7, #36	; 0x24
 800b842:	46bd      	mov	sp, r7
 800b844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b848:	4770      	bx	lr
	...

0800b84c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800b84c:	b580      	push	{r7, lr}
 800b84e:	b082      	sub	sp, #8
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	3b01      	subs	r3, #1
 800b858:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b85c:	d301      	bcc.n	800b862 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800b85e:	2301      	movs	r3, #1
 800b860:	e00f      	b.n	800b882 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b862:	4a0a      	ldr	r2, [pc, #40]	; (800b88c <SysTick_Config+0x40>)
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	3b01      	subs	r3, #1
 800b868:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b86a:	210f      	movs	r1, #15
 800b86c:	f04f 30ff 	mov.w	r0, #4294967295
 800b870:	f7ff ff8e 	bl	800b790 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b874:	4b05      	ldr	r3, [pc, #20]	; (800b88c <SysTick_Config+0x40>)
 800b876:	2200      	movs	r2, #0
 800b878:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b87a:	4b04      	ldr	r3, [pc, #16]	; (800b88c <SysTick_Config+0x40>)
 800b87c:	2207      	movs	r2, #7
 800b87e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b880:	2300      	movs	r3, #0
}
 800b882:	4618      	mov	r0, r3
 800b884:	3708      	adds	r7, #8
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}
 800b88a:	bf00      	nop
 800b88c:	e000e010 	.word	0xe000e010

0800b890 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b082      	sub	sp, #8
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f7ff ff29 	bl	800b6f0 <__NVIC_SetPriorityGrouping>
}
 800b89e:	bf00      	nop
 800b8a0:	3708      	adds	r7, #8
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd80      	pop	{r7, pc}

0800b8a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b8a6:	b580      	push	{r7, lr}
 800b8a8:	b086      	sub	sp, #24
 800b8aa:	af00      	add	r7, sp, #0
 800b8ac:	4603      	mov	r3, r0
 800b8ae:	60b9      	str	r1, [r7, #8]
 800b8b0:	607a      	str	r2, [r7, #4]
 800b8b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b8b8:	f7ff ff3e 	bl	800b738 <__NVIC_GetPriorityGrouping>
 800b8bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b8be:	687a      	ldr	r2, [r7, #4]
 800b8c0:	68b9      	ldr	r1, [r7, #8]
 800b8c2:	6978      	ldr	r0, [r7, #20]
 800b8c4:	f7ff ff8e 	bl	800b7e4 <NVIC_EncodePriority>
 800b8c8:	4602      	mov	r2, r0
 800b8ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b8ce:	4611      	mov	r1, r2
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	f7ff ff5d 	bl	800b790 <__NVIC_SetPriority>
}
 800b8d6:	bf00      	nop
 800b8d8:	3718      	adds	r7, #24
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}

0800b8de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b8de:	b580      	push	{r7, lr}
 800b8e0:	b082      	sub	sp, #8
 800b8e2:	af00      	add	r7, sp, #0
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b8e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	f7ff ff31 	bl	800b754 <__NVIC_EnableIRQ>
}
 800b8f2:	bf00      	nop
 800b8f4:	3708      	adds	r7, #8
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	bd80      	pop	{r7, pc}

0800b8fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b8fa:	b580      	push	{r7, lr}
 800b8fc:	b082      	sub	sp, #8
 800b8fe:	af00      	add	r7, sp, #0
 800b900:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b902:	6878      	ldr	r0, [r7, #4]
 800b904:	f7ff ffa2 	bl	800b84c <SysTick_Config>
 800b908:	4603      	mov	r3, r0
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	3708      	adds	r7, #8
 800b90e:	46bd      	mov	sp, r7
 800b910:	bd80      	pop	{r7, pc}

0800b912 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b912:	b480      	push	{r7}
 800b914:	b085      	sub	sp, #20
 800b916:	af00      	add	r7, sp, #0
 800b918:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b91a:	2300      	movs	r3, #0
 800b91c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800b924:	b2db      	uxtb	r3, r3
 800b926:	2b02      	cmp	r3, #2
 800b928:	d008      	beq.n	800b93c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2204      	movs	r2, #4
 800b92e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2200      	movs	r2, #0
 800b934:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800b938:	2301      	movs	r3, #1
 800b93a:	e022      	b.n	800b982 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	681a      	ldr	r2, [r3, #0]
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	f022 020e 	bic.w	r2, r2, #14
 800b94a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	681a      	ldr	r2, [r3, #0]
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	f022 0201 	bic.w	r2, r2, #1
 800b95a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b960:	f003 021c 	and.w	r2, r3, #28
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b968:	2101      	movs	r1, #1
 800b96a:	fa01 f202 	lsl.w	r2, r1, r2
 800b96e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2201      	movs	r2, #1
 800b974:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2200      	movs	r2, #0
 800b97c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800b980:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800b982:	4618      	mov	r0, r3
 800b984:	3714      	adds	r7, #20
 800b986:	46bd      	mov	sp, r7
 800b988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98c:	4770      	bx	lr

0800b98e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b98e:	b580      	push	{r7, lr}
 800b990:	b084      	sub	sp, #16
 800b992:	af00      	add	r7, sp, #0
 800b994:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b996:	2300      	movs	r3, #0
 800b998:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800b9a0:	b2db      	uxtb	r3, r3
 800b9a2:	2b02      	cmp	r3, #2
 800b9a4:	d005      	beq.n	800b9b2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	2204      	movs	r2, #4
 800b9aa:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800b9ac:	2301      	movs	r3, #1
 800b9ae:	73fb      	strb	r3, [r7, #15]
 800b9b0:	e029      	b.n	800ba06 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	681a      	ldr	r2, [r3, #0]
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	f022 020e 	bic.w	r2, r2, #14
 800b9c0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	681a      	ldr	r2, [r3, #0]
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	f022 0201 	bic.w	r2, r2, #1
 800b9d0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9d6:	f003 021c 	and.w	r2, r3, #28
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9de:	2101      	movs	r1, #1
 800b9e0:	fa01 f202 	lsl.w	r2, r1, r2
 800b9e4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	2201      	movs	r2, #1
 800b9ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d003      	beq.n	800ba06 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba02:	6878      	ldr	r0, [r7, #4]
 800ba04:	4798      	blx	r3
    }
  }
  return status;
 800ba06:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba08:	4618      	mov	r0, r3
 800ba0a:	3710      	adds	r7, #16
 800ba0c:	46bd      	mov	sp, r7
 800ba0e:	bd80      	pop	{r7, pc}

0800ba10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ba10:	b480      	push	{r7}
 800ba12:	b087      	sub	sp, #28
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
 800ba18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ba1e:	e154      	b.n	800bcca <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800ba20:	683b      	ldr	r3, [r7, #0]
 800ba22:	681a      	ldr	r2, [r3, #0]
 800ba24:	2101      	movs	r1, #1
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	fa01 f303 	lsl.w	r3, r1, r3
 800ba2c:	4013      	ands	r3, r2
 800ba2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	f000 8146 	beq.w	800bcc4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	685b      	ldr	r3, [r3, #4]
 800ba3c:	f003 0303 	and.w	r3, r3, #3
 800ba40:	2b01      	cmp	r3, #1
 800ba42:	d005      	beq.n	800ba50 <HAL_GPIO_Init+0x40>
 800ba44:	683b      	ldr	r3, [r7, #0]
 800ba46:	685b      	ldr	r3, [r3, #4]
 800ba48:	f003 0303 	and.w	r3, r3, #3
 800ba4c:	2b02      	cmp	r3, #2
 800ba4e:	d130      	bne.n	800bab2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	689b      	ldr	r3, [r3, #8]
 800ba54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ba56:	697b      	ldr	r3, [r7, #20]
 800ba58:	005b      	lsls	r3, r3, #1
 800ba5a:	2203      	movs	r2, #3
 800ba5c:	fa02 f303 	lsl.w	r3, r2, r3
 800ba60:	43db      	mvns	r3, r3
 800ba62:	693a      	ldr	r2, [r7, #16]
 800ba64:	4013      	ands	r3, r2
 800ba66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	68da      	ldr	r2, [r3, #12]
 800ba6c:	697b      	ldr	r3, [r7, #20]
 800ba6e:	005b      	lsls	r3, r3, #1
 800ba70:	fa02 f303 	lsl.w	r3, r2, r3
 800ba74:	693a      	ldr	r2, [r7, #16]
 800ba76:	4313      	orrs	r3, r2
 800ba78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	693a      	ldr	r2, [r7, #16]
 800ba7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	685b      	ldr	r3, [r3, #4]
 800ba84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ba86:	2201      	movs	r2, #1
 800ba88:	697b      	ldr	r3, [r7, #20]
 800ba8a:	fa02 f303 	lsl.w	r3, r2, r3
 800ba8e:	43db      	mvns	r3, r3
 800ba90:	693a      	ldr	r2, [r7, #16]
 800ba92:	4013      	ands	r3, r2
 800ba94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	685b      	ldr	r3, [r3, #4]
 800ba9a:	091b      	lsrs	r3, r3, #4
 800ba9c:	f003 0201 	and.w	r2, r3, #1
 800baa0:	697b      	ldr	r3, [r7, #20]
 800baa2:	fa02 f303 	lsl.w	r3, r2, r3
 800baa6:	693a      	ldr	r2, [r7, #16]
 800baa8:	4313      	orrs	r3, r2
 800baaa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	693a      	ldr	r2, [r7, #16]
 800bab0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	685b      	ldr	r3, [r3, #4]
 800bab6:	f003 0303 	and.w	r3, r3, #3
 800baba:	2b03      	cmp	r3, #3
 800babc:	d017      	beq.n	800baee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	68db      	ldr	r3, [r3, #12]
 800bac2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800bac4:	697b      	ldr	r3, [r7, #20]
 800bac6:	005b      	lsls	r3, r3, #1
 800bac8:	2203      	movs	r2, #3
 800baca:	fa02 f303 	lsl.w	r3, r2, r3
 800bace:	43db      	mvns	r3, r3
 800bad0:	693a      	ldr	r2, [r7, #16]
 800bad2:	4013      	ands	r3, r2
 800bad4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	689a      	ldr	r2, [r3, #8]
 800bada:	697b      	ldr	r3, [r7, #20]
 800badc:	005b      	lsls	r3, r3, #1
 800bade:	fa02 f303 	lsl.w	r3, r2, r3
 800bae2:	693a      	ldr	r2, [r7, #16]
 800bae4:	4313      	orrs	r3, r2
 800bae6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	693a      	ldr	r2, [r7, #16]
 800baec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	685b      	ldr	r3, [r3, #4]
 800baf2:	f003 0303 	and.w	r3, r3, #3
 800baf6:	2b02      	cmp	r3, #2
 800baf8:	d123      	bne.n	800bb42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800bafa:	697b      	ldr	r3, [r7, #20]
 800bafc:	08da      	lsrs	r2, r3, #3
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	3208      	adds	r2, #8
 800bb02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800bb08:	697b      	ldr	r3, [r7, #20]
 800bb0a:	f003 0307 	and.w	r3, r3, #7
 800bb0e:	009b      	lsls	r3, r3, #2
 800bb10:	220f      	movs	r2, #15
 800bb12:	fa02 f303 	lsl.w	r3, r2, r3
 800bb16:	43db      	mvns	r3, r3
 800bb18:	693a      	ldr	r2, [r7, #16]
 800bb1a:	4013      	ands	r3, r2
 800bb1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800bb1e:	683b      	ldr	r3, [r7, #0]
 800bb20:	691a      	ldr	r2, [r3, #16]
 800bb22:	697b      	ldr	r3, [r7, #20]
 800bb24:	f003 0307 	and.w	r3, r3, #7
 800bb28:	009b      	lsls	r3, r3, #2
 800bb2a:	fa02 f303 	lsl.w	r3, r2, r3
 800bb2e:	693a      	ldr	r2, [r7, #16]
 800bb30:	4313      	orrs	r3, r2
 800bb32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800bb34:	697b      	ldr	r3, [r7, #20]
 800bb36:	08da      	lsrs	r2, r3, #3
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	3208      	adds	r2, #8
 800bb3c:	6939      	ldr	r1, [r7, #16]
 800bb3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800bb48:	697b      	ldr	r3, [r7, #20]
 800bb4a:	005b      	lsls	r3, r3, #1
 800bb4c:	2203      	movs	r2, #3
 800bb4e:	fa02 f303 	lsl.w	r3, r2, r3
 800bb52:	43db      	mvns	r3, r3
 800bb54:	693a      	ldr	r2, [r7, #16]
 800bb56:	4013      	ands	r3, r2
 800bb58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	685b      	ldr	r3, [r3, #4]
 800bb5e:	f003 0203 	and.w	r2, r3, #3
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	005b      	lsls	r3, r3, #1
 800bb66:	fa02 f303 	lsl.w	r3, r2, r3
 800bb6a:	693a      	ldr	r2, [r7, #16]
 800bb6c:	4313      	orrs	r3, r2
 800bb6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	693a      	ldr	r2, [r7, #16]
 800bb74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	685b      	ldr	r3, [r3, #4]
 800bb7a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	f000 80a0 	beq.w	800bcc4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bb84:	4b58      	ldr	r3, [pc, #352]	; (800bce8 <HAL_GPIO_Init+0x2d8>)
 800bb86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bb88:	4a57      	ldr	r2, [pc, #348]	; (800bce8 <HAL_GPIO_Init+0x2d8>)
 800bb8a:	f043 0301 	orr.w	r3, r3, #1
 800bb8e:	6613      	str	r3, [r2, #96]	; 0x60
 800bb90:	4b55      	ldr	r3, [pc, #340]	; (800bce8 <HAL_GPIO_Init+0x2d8>)
 800bb92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bb94:	f003 0301 	and.w	r3, r3, #1
 800bb98:	60bb      	str	r3, [r7, #8]
 800bb9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800bb9c:	4a53      	ldr	r2, [pc, #332]	; (800bcec <HAL_GPIO_Init+0x2dc>)
 800bb9e:	697b      	ldr	r3, [r7, #20]
 800bba0:	089b      	lsrs	r3, r3, #2
 800bba2:	3302      	adds	r3, #2
 800bba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bba8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800bbaa:	697b      	ldr	r3, [r7, #20]
 800bbac:	f003 0303 	and.w	r3, r3, #3
 800bbb0:	009b      	lsls	r3, r3, #2
 800bbb2:	220f      	movs	r2, #15
 800bbb4:	fa02 f303 	lsl.w	r3, r2, r3
 800bbb8:	43db      	mvns	r3, r3
 800bbba:	693a      	ldr	r2, [r7, #16]
 800bbbc:	4013      	ands	r3, r2
 800bbbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800bbc6:	d019      	beq.n	800bbfc <HAL_GPIO_Init+0x1ec>
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	4a49      	ldr	r2, [pc, #292]	; (800bcf0 <HAL_GPIO_Init+0x2e0>)
 800bbcc:	4293      	cmp	r3, r2
 800bbce:	d013      	beq.n	800bbf8 <HAL_GPIO_Init+0x1e8>
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	4a48      	ldr	r2, [pc, #288]	; (800bcf4 <HAL_GPIO_Init+0x2e4>)
 800bbd4:	4293      	cmp	r3, r2
 800bbd6:	d00d      	beq.n	800bbf4 <HAL_GPIO_Init+0x1e4>
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	4a47      	ldr	r2, [pc, #284]	; (800bcf8 <HAL_GPIO_Init+0x2e8>)
 800bbdc:	4293      	cmp	r3, r2
 800bbde:	d007      	beq.n	800bbf0 <HAL_GPIO_Init+0x1e0>
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	4a46      	ldr	r2, [pc, #280]	; (800bcfc <HAL_GPIO_Init+0x2ec>)
 800bbe4:	4293      	cmp	r3, r2
 800bbe6:	d101      	bne.n	800bbec <HAL_GPIO_Init+0x1dc>
 800bbe8:	2304      	movs	r3, #4
 800bbea:	e008      	b.n	800bbfe <HAL_GPIO_Init+0x1ee>
 800bbec:	2307      	movs	r3, #7
 800bbee:	e006      	b.n	800bbfe <HAL_GPIO_Init+0x1ee>
 800bbf0:	2303      	movs	r3, #3
 800bbf2:	e004      	b.n	800bbfe <HAL_GPIO_Init+0x1ee>
 800bbf4:	2302      	movs	r3, #2
 800bbf6:	e002      	b.n	800bbfe <HAL_GPIO_Init+0x1ee>
 800bbf8:	2301      	movs	r3, #1
 800bbfa:	e000      	b.n	800bbfe <HAL_GPIO_Init+0x1ee>
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	697a      	ldr	r2, [r7, #20]
 800bc00:	f002 0203 	and.w	r2, r2, #3
 800bc04:	0092      	lsls	r2, r2, #2
 800bc06:	4093      	lsls	r3, r2
 800bc08:	693a      	ldr	r2, [r7, #16]
 800bc0a:	4313      	orrs	r3, r2
 800bc0c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800bc0e:	4937      	ldr	r1, [pc, #220]	; (800bcec <HAL_GPIO_Init+0x2dc>)
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	089b      	lsrs	r3, r3, #2
 800bc14:	3302      	adds	r3, #2
 800bc16:	693a      	ldr	r2, [r7, #16]
 800bc18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800bc1c:	4b38      	ldr	r3, [pc, #224]	; (800bd00 <HAL_GPIO_Init+0x2f0>)
 800bc1e:	689b      	ldr	r3, [r3, #8]
 800bc20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	43db      	mvns	r3, r3
 800bc26:	693a      	ldr	r2, [r7, #16]
 800bc28:	4013      	ands	r3, r2
 800bc2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800bc2c:	683b      	ldr	r3, [r7, #0]
 800bc2e:	685b      	ldr	r3, [r3, #4]
 800bc30:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d003      	beq.n	800bc40 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800bc38:	693a      	ldr	r2, [r7, #16]
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	4313      	orrs	r3, r2
 800bc3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800bc40:	4a2f      	ldr	r2, [pc, #188]	; (800bd00 <HAL_GPIO_Init+0x2f0>)
 800bc42:	693b      	ldr	r3, [r7, #16]
 800bc44:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800bc46:	4b2e      	ldr	r3, [pc, #184]	; (800bd00 <HAL_GPIO_Init+0x2f0>)
 800bc48:	68db      	ldr	r3, [r3, #12]
 800bc4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	43db      	mvns	r3, r3
 800bc50:	693a      	ldr	r2, [r7, #16]
 800bc52:	4013      	ands	r3, r2
 800bc54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	685b      	ldr	r3, [r3, #4]
 800bc5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d003      	beq.n	800bc6a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800bc62:	693a      	ldr	r2, [r7, #16]
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	4313      	orrs	r3, r2
 800bc68:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800bc6a:	4a25      	ldr	r2, [pc, #148]	; (800bd00 <HAL_GPIO_Init+0x2f0>)
 800bc6c:	693b      	ldr	r3, [r7, #16]
 800bc6e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800bc70:	4b23      	ldr	r3, [pc, #140]	; (800bd00 <HAL_GPIO_Init+0x2f0>)
 800bc72:	685b      	ldr	r3, [r3, #4]
 800bc74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	43db      	mvns	r3, r3
 800bc7a:	693a      	ldr	r2, [r7, #16]
 800bc7c:	4013      	ands	r3, r2
 800bc7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	685b      	ldr	r3, [r3, #4]
 800bc84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d003      	beq.n	800bc94 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800bc8c:	693a      	ldr	r2, [r7, #16]
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	4313      	orrs	r3, r2
 800bc92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800bc94:	4a1a      	ldr	r2, [pc, #104]	; (800bd00 <HAL_GPIO_Init+0x2f0>)
 800bc96:	693b      	ldr	r3, [r7, #16]
 800bc98:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800bc9a:	4b19      	ldr	r3, [pc, #100]	; (800bd00 <HAL_GPIO_Init+0x2f0>)
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	43db      	mvns	r3, r3
 800bca4:	693a      	ldr	r2, [r7, #16]
 800bca6:	4013      	ands	r3, r2
 800bca8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	685b      	ldr	r3, [r3, #4]
 800bcae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d003      	beq.n	800bcbe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800bcb6:	693a      	ldr	r2, [r7, #16]
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	4313      	orrs	r3, r2
 800bcbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800bcbe:	4a10      	ldr	r2, [pc, #64]	; (800bd00 <HAL_GPIO_Init+0x2f0>)
 800bcc0:	693b      	ldr	r3, [r7, #16]
 800bcc2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800bcc4:	697b      	ldr	r3, [r7, #20]
 800bcc6:	3301      	adds	r3, #1
 800bcc8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	681a      	ldr	r2, [r3, #0]
 800bcce:	697b      	ldr	r3, [r7, #20]
 800bcd0:	fa22 f303 	lsr.w	r3, r2, r3
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	f47f aea3 	bne.w	800ba20 <HAL_GPIO_Init+0x10>
  }
}
 800bcda:	bf00      	nop
 800bcdc:	bf00      	nop
 800bcde:	371c      	adds	r7, #28
 800bce0:	46bd      	mov	sp, r7
 800bce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce6:	4770      	bx	lr
 800bce8:	40021000 	.word	0x40021000
 800bcec:	40010000 	.word	0x40010000
 800bcf0:	48000400 	.word	0x48000400
 800bcf4:	48000800 	.word	0x48000800
 800bcf8:	48000c00 	.word	0x48000c00
 800bcfc:	48001000 	.word	0x48001000
 800bd00:	40010400 	.word	0x40010400

0800bd04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800bd04:	b480      	push	{r7}
 800bd06:	b085      	sub	sp, #20
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	460b      	mov	r3, r1
 800bd0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	691a      	ldr	r2, [r3, #16]
 800bd14:	887b      	ldrh	r3, [r7, #2]
 800bd16:	4013      	ands	r3, r2
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d002      	beq.n	800bd22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800bd1c:	2301      	movs	r3, #1
 800bd1e:	73fb      	strb	r3, [r7, #15]
 800bd20:	e001      	b.n	800bd26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800bd22:	2300      	movs	r3, #0
 800bd24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800bd26:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd28:	4618      	mov	r0, r3
 800bd2a:	3714      	adds	r7, #20
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd32:	4770      	bx	lr

0800bd34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bd34:	b480      	push	{r7}
 800bd36:	b083      	sub	sp, #12
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
 800bd3c:	460b      	mov	r3, r1
 800bd3e:	807b      	strh	r3, [r7, #2]
 800bd40:	4613      	mov	r3, r2
 800bd42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800bd44:	787b      	ldrb	r3, [r7, #1]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d003      	beq.n	800bd52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800bd4a:	887a      	ldrh	r2, [r7, #2]
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800bd50:	e002      	b.n	800bd58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800bd52:	887a      	ldrh	r2, [r7, #2]
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	629a      	str	r2, [r3, #40]	; 0x28
}
 800bd58:	bf00      	nop
 800bd5a:	370c      	adds	r7, #12
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd62:	4770      	bx	lr

0800bd64 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800bd64:	b480      	push	{r7}
 800bd66:	b085      	sub	sp, #20
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
 800bd6c:	460b      	mov	r3, r1
 800bd6e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	695b      	ldr	r3, [r3, #20]
 800bd74:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800bd76:	887a      	ldrh	r2, [r7, #2]
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	4013      	ands	r3, r2
 800bd7c:	041a      	lsls	r2, r3, #16
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	43d9      	mvns	r1, r3
 800bd82:	887b      	ldrh	r3, [r7, #2]
 800bd84:	400b      	ands	r3, r1
 800bd86:	431a      	orrs	r2, r3
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	619a      	str	r2, [r3, #24]
}
 800bd8c:	bf00      	nop
 800bd8e:	3714      	adds	r7, #20
 800bd90:	46bd      	mov	sp, r7
 800bd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd96:	4770      	bx	lr

0800bd98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b082      	sub	sp, #8
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	4603      	mov	r3, r0
 800bda0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800bda2:	4b08      	ldr	r3, [pc, #32]	; (800bdc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800bda4:	695a      	ldr	r2, [r3, #20]
 800bda6:	88fb      	ldrh	r3, [r7, #6]
 800bda8:	4013      	ands	r3, r2
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d006      	beq.n	800bdbc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800bdae:	4a05      	ldr	r2, [pc, #20]	; (800bdc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800bdb0:	88fb      	ldrh	r3, [r7, #6]
 800bdb2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800bdb4:	88fb      	ldrh	r3, [r7, #6]
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f7f6 f8f8 	bl	8001fac <HAL_GPIO_EXTI_Callback>
  }
}
 800bdbc:	bf00      	nop
 800bdbe:	3708      	adds	r7, #8
 800bdc0:	46bd      	mov	sp, r7
 800bdc2:	bd80      	pop	{r7, pc}
 800bdc4:	40010400 	.word	0x40010400

0800bdc8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b082      	sub	sp, #8
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d101      	bne.n	800bdda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	e081      	b.n	800bede <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bde0:	b2db      	uxtb	r3, r3
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d106      	bne.n	800bdf4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	2200      	movs	r2, #0
 800bdea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800bdee:	6878      	ldr	r0, [r7, #4]
 800bdf0:	f7f6 fec4 	bl	8002b7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2224      	movs	r2, #36	; 0x24
 800bdf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	681a      	ldr	r2, [r3, #0]
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	f022 0201 	bic.w	r2, r2, #1
 800be0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	685a      	ldr	r2, [r3, #4]
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800be18:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	689a      	ldr	r2, [r3, #8]
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800be28:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	68db      	ldr	r3, [r3, #12]
 800be2e:	2b01      	cmp	r3, #1
 800be30:	d107      	bne.n	800be42 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	689a      	ldr	r2, [r3, #8]
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800be3e:	609a      	str	r2, [r3, #8]
 800be40:	e006      	b.n	800be50 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	689a      	ldr	r2, [r3, #8]
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800be4e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	68db      	ldr	r3, [r3, #12]
 800be54:	2b02      	cmp	r3, #2
 800be56:	d104      	bne.n	800be62 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800be60:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	685b      	ldr	r3, [r3, #4]
 800be68:	687a      	ldr	r2, [r7, #4]
 800be6a:	6812      	ldr	r2, [r2, #0]
 800be6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800be70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800be74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	68da      	ldr	r2, [r3, #12]
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800be84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	691a      	ldr	r2, [r3, #16]
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	695b      	ldr	r3, [r3, #20]
 800be8e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	699b      	ldr	r3, [r3, #24]
 800be96:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	430a      	orrs	r2, r1
 800be9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	69d9      	ldr	r1, [r3, #28]
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	6a1a      	ldr	r2, [r3, #32]
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	430a      	orrs	r2, r1
 800beae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	681a      	ldr	r2, [r3, #0]
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	f042 0201 	orr.w	r2, r2, #1
 800bebe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2200      	movs	r2, #0
 800bec4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2220      	movs	r2, #32
 800beca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2200      	movs	r2, #0
 800bed2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2200      	movs	r2, #0
 800bed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800bedc:	2300      	movs	r3, #0
}
 800bede:	4618      	mov	r0, r3
 800bee0:	3708      	adds	r7, #8
 800bee2:	46bd      	mov	sp, r7
 800bee4:	bd80      	pop	{r7, pc}
	...

0800bee8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b088      	sub	sp, #32
 800beec:	af02      	add	r7, sp, #8
 800beee:	60f8      	str	r0, [r7, #12]
 800bef0:	4608      	mov	r0, r1
 800bef2:	4611      	mov	r1, r2
 800bef4:	461a      	mov	r2, r3
 800bef6:	4603      	mov	r3, r0
 800bef8:	817b      	strh	r3, [r7, #10]
 800befa:	460b      	mov	r3, r1
 800befc:	813b      	strh	r3, [r7, #8]
 800befe:	4613      	mov	r3, r2
 800bf00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bf08:	b2db      	uxtb	r3, r3
 800bf0a:	2b20      	cmp	r3, #32
 800bf0c:	f040 80f9 	bne.w	800c102 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800bf10:	6a3b      	ldr	r3, [r7, #32]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d002      	beq.n	800bf1c <HAL_I2C_Mem_Write+0x34>
 800bf16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d105      	bne.n	800bf28 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bf22:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800bf24:	2301      	movs	r3, #1
 800bf26:	e0ed      	b.n	800c104 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bf2e:	2b01      	cmp	r3, #1
 800bf30:	d101      	bne.n	800bf36 <HAL_I2C_Mem_Write+0x4e>
 800bf32:	2302      	movs	r3, #2
 800bf34:	e0e6      	b.n	800c104 <HAL_I2C_Mem_Write+0x21c>
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	2201      	movs	r2, #1
 800bf3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bf3e:	f7ff fba7 	bl	800b690 <HAL_GetTick>
 800bf42:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bf44:	697b      	ldr	r3, [r7, #20]
 800bf46:	9300      	str	r3, [sp, #0]
 800bf48:	2319      	movs	r3, #25
 800bf4a:	2201      	movs	r2, #1
 800bf4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bf50:	68f8      	ldr	r0, [r7, #12]
 800bf52:	f000 fac3 	bl	800c4dc <I2C_WaitOnFlagUntilTimeout>
 800bf56:	4603      	mov	r3, r0
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d001      	beq.n	800bf60 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800bf5c:	2301      	movs	r3, #1
 800bf5e:	e0d1      	b.n	800c104 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	2221      	movs	r2, #33	; 0x21
 800bf64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	2240      	movs	r2, #64	; 0x40
 800bf6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	2200      	movs	r2, #0
 800bf74:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	6a3a      	ldr	r2, [r7, #32]
 800bf7a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800bf80:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	2200      	movs	r2, #0
 800bf86:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bf88:	88f8      	ldrh	r0, [r7, #6]
 800bf8a:	893a      	ldrh	r2, [r7, #8]
 800bf8c:	8979      	ldrh	r1, [r7, #10]
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	9301      	str	r3, [sp, #4]
 800bf92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf94:	9300      	str	r3, [sp, #0]
 800bf96:	4603      	mov	r3, r0
 800bf98:	68f8      	ldr	r0, [r7, #12]
 800bf9a:	f000 f9d3 	bl	800c344 <I2C_RequestMemoryWrite>
 800bf9e:	4603      	mov	r3, r0
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d005      	beq.n	800bfb0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800bfac:	2301      	movs	r3, #1
 800bfae:	e0a9      	b.n	800c104 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bfb4:	b29b      	uxth	r3, r3
 800bfb6:	2bff      	cmp	r3, #255	; 0xff
 800bfb8:	d90e      	bls.n	800bfd8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	22ff      	movs	r2, #255	; 0xff
 800bfbe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bfc4:	b2da      	uxtb	r2, r3
 800bfc6:	8979      	ldrh	r1, [r7, #10]
 800bfc8:	2300      	movs	r3, #0
 800bfca:	9300      	str	r3, [sp, #0]
 800bfcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bfd0:	68f8      	ldr	r0, [r7, #12]
 800bfd2:	f000 fc2b 	bl	800c82c <I2C_TransferConfig>
 800bfd6:	e00f      	b.n	800bff8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bfdc:	b29a      	uxth	r2, r3
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bfe6:	b2da      	uxtb	r2, r3
 800bfe8:	8979      	ldrh	r1, [r7, #10]
 800bfea:	2300      	movs	r3, #0
 800bfec:	9300      	str	r3, [sp, #0]
 800bfee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bff2:	68f8      	ldr	r0, [r7, #12]
 800bff4:	f000 fc1a 	bl	800c82c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bff8:	697a      	ldr	r2, [r7, #20]
 800bffa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bffc:	68f8      	ldr	r0, [r7, #12]
 800bffe:	f000 faad 	bl	800c55c <I2C_WaitOnTXISFlagUntilTimeout>
 800c002:	4603      	mov	r3, r0
 800c004:	2b00      	cmp	r3, #0
 800c006:	d001      	beq.n	800c00c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800c008:	2301      	movs	r3, #1
 800c00a:	e07b      	b.n	800c104 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c010:	781a      	ldrb	r2, [r3, #0]
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c01c:	1c5a      	adds	r2, r3, #1
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c026:	b29b      	uxth	r3, r3
 800c028:	3b01      	subs	r3, #1
 800c02a:	b29a      	uxth	r2, r3
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c034:	3b01      	subs	r3, #1
 800c036:	b29a      	uxth	r2, r3
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c040:	b29b      	uxth	r3, r3
 800c042:	2b00      	cmp	r3, #0
 800c044:	d034      	beq.n	800c0b0 <HAL_I2C_Mem_Write+0x1c8>
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d130      	bne.n	800c0b0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c04e:	697b      	ldr	r3, [r7, #20]
 800c050:	9300      	str	r3, [sp, #0]
 800c052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c054:	2200      	movs	r2, #0
 800c056:	2180      	movs	r1, #128	; 0x80
 800c058:	68f8      	ldr	r0, [r7, #12]
 800c05a:	f000 fa3f 	bl	800c4dc <I2C_WaitOnFlagUntilTimeout>
 800c05e:	4603      	mov	r3, r0
 800c060:	2b00      	cmp	r3, #0
 800c062:	d001      	beq.n	800c068 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800c064:	2301      	movs	r3, #1
 800c066:	e04d      	b.n	800c104 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c06c:	b29b      	uxth	r3, r3
 800c06e:	2bff      	cmp	r3, #255	; 0xff
 800c070:	d90e      	bls.n	800c090 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	22ff      	movs	r2, #255	; 0xff
 800c076:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c07c:	b2da      	uxtb	r2, r3
 800c07e:	8979      	ldrh	r1, [r7, #10]
 800c080:	2300      	movs	r3, #0
 800c082:	9300      	str	r3, [sp, #0]
 800c084:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c088:	68f8      	ldr	r0, [r7, #12]
 800c08a:	f000 fbcf 	bl	800c82c <I2C_TransferConfig>
 800c08e:	e00f      	b.n	800c0b0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c094:	b29a      	uxth	r2, r3
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c09e:	b2da      	uxtb	r2, r3
 800c0a0:	8979      	ldrh	r1, [r7, #10]
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	9300      	str	r3, [sp, #0]
 800c0a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c0aa:	68f8      	ldr	r0, [r7, #12]
 800c0ac:	f000 fbbe 	bl	800c82c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c0b4:	b29b      	uxth	r3, r3
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d19e      	bne.n	800bff8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c0ba:	697a      	ldr	r2, [r7, #20]
 800c0bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c0be:	68f8      	ldr	r0, [r7, #12]
 800c0c0:	f000 fa8c 	bl	800c5dc <I2C_WaitOnSTOPFlagUntilTimeout>
 800c0c4:	4603      	mov	r3, r0
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d001      	beq.n	800c0ce <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800c0ca:	2301      	movs	r3, #1
 800c0cc:	e01a      	b.n	800c104 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	2220      	movs	r2, #32
 800c0d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	6859      	ldr	r1, [r3, #4]
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	681a      	ldr	r2, [r3, #0]
 800c0e0:	4b0a      	ldr	r3, [pc, #40]	; (800c10c <HAL_I2C_Mem_Write+0x224>)
 800c0e2:	400b      	ands	r3, r1
 800c0e4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	2220      	movs	r2, #32
 800c0ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	2200      	movs	r2, #0
 800c0fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c0fe:	2300      	movs	r3, #0
 800c100:	e000      	b.n	800c104 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800c102:	2302      	movs	r3, #2
  }
}
 800c104:	4618      	mov	r0, r3
 800c106:	3718      	adds	r7, #24
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}
 800c10c:	fe00e800 	.word	0xfe00e800

0800c110 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b088      	sub	sp, #32
 800c114:	af02      	add	r7, sp, #8
 800c116:	60f8      	str	r0, [r7, #12]
 800c118:	4608      	mov	r0, r1
 800c11a:	4611      	mov	r1, r2
 800c11c:	461a      	mov	r2, r3
 800c11e:	4603      	mov	r3, r0
 800c120:	817b      	strh	r3, [r7, #10]
 800c122:	460b      	mov	r3, r1
 800c124:	813b      	strh	r3, [r7, #8]
 800c126:	4613      	mov	r3, r2
 800c128:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c130:	b2db      	uxtb	r3, r3
 800c132:	2b20      	cmp	r3, #32
 800c134:	f040 80fd 	bne.w	800c332 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800c138:	6a3b      	ldr	r3, [r7, #32]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d002      	beq.n	800c144 <HAL_I2C_Mem_Read+0x34>
 800c13e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c140:	2b00      	cmp	r3, #0
 800c142:	d105      	bne.n	800c150 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c14a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800c14c:	2301      	movs	r3, #1
 800c14e:	e0f1      	b.n	800c334 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c156:	2b01      	cmp	r3, #1
 800c158:	d101      	bne.n	800c15e <HAL_I2C_Mem_Read+0x4e>
 800c15a:	2302      	movs	r3, #2
 800c15c:	e0ea      	b.n	800c334 <HAL_I2C_Mem_Read+0x224>
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	2201      	movs	r2, #1
 800c162:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c166:	f7ff fa93 	bl	800b690 <HAL_GetTick>
 800c16a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c16c:	697b      	ldr	r3, [r7, #20]
 800c16e:	9300      	str	r3, [sp, #0]
 800c170:	2319      	movs	r3, #25
 800c172:	2201      	movs	r2, #1
 800c174:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c178:	68f8      	ldr	r0, [r7, #12]
 800c17a:	f000 f9af 	bl	800c4dc <I2C_WaitOnFlagUntilTimeout>
 800c17e:	4603      	mov	r3, r0
 800c180:	2b00      	cmp	r3, #0
 800c182:	d001      	beq.n	800c188 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800c184:	2301      	movs	r3, #1
 800c186:	e0d5      	b.n	800c334 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	2222      	movs	r2, #34	; 0x22
 800c18c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	2240      	movs	r2, #64	; 0x40
 800c194:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	2200      	movs	r2, #0
 800c19c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	6a3a      	ldr	r2, [r7, #32]
 800c1a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c1a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c1b0:	88f8      	ldrh	r0, [r7, #6]
 800c1b2:	893a      	ldrh	r2, [r7, #8]
 800c1b4:	8979      	ldrh	r1, [r7, #10]
 800c1b6:	697b      	ldr	r3, [r7, #20]
 800c1b8:	9301      	str	r3, [sp, #4]
 800c1ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1bc:	9300      	str	r3, [sp, #0]
 800c1be:	4603      	mov	r3, r0
 800c1c0:	68f8      	ldr	r0, [r7, #12]
 800c1c2:	f000 f913 	bl	800c3ec <I2C_RequestMemoryRead>
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d005      	beq.n	800c1d8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800c1d4:	2301      	movs	r3, #1
 800c1d6:	e0ad      	b.n	800c334 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c1dc:	b29b      	uxth	r3, r3
 800c1de:	2bff      	cmp	r3, #255	; 0xff
 800c1e0:	d90e      	bls.n	800c200 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	22ff      	movs	r2, #255	; 0xff
 800c1e6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c1ec:	b2da      	uxtb	r2, r3
 800c1ee:	8979      	ldrh	r1, [r7, #10]
 800c1f0:	4b52      	ldr	r3, [pc, #328]	; (800c33c <HAL_I2C_Mem_Read+0x22c>)
 800c1f2:	9300      	str	r3, [sp, #0]
 800c1f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c1f8:	68f8      	ldr	r0, [r7, #12]
 800c1fa:	f000 fb17 	bl	800c82c <I2C_TransferConfig>
 800c1fe:	e00f      	b.n	800c220 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c204:	b29a      	uxth	r2, r3
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c20e:	b2da      	uxtb	r2, r3
 800c210:	8979      	ldrh	r1, [r7, #10]
 800c212:	4b4a      	ldr	r3, [pc, #296]	; (800c33c <HAL_I2C_Mem_Read+0x22c>)
 800c214:	9300      	str	r3, [sp, #0]
 800c216:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c21a:	68f8      	ldr	r0, [r7, #12]
 800c21c:	f000 fb06 	bl	800c82c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800c220:	697b      	ldr	r3, [r7, #20]
 800c222:	9300      	str	r3, [sp, #0]
 800c224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c226:	2200      	movs	r2, #0
 800c228:	2104      	movs	r1, #4
 800c22a:	68f8      	ldr	r0, [r7, #12]
 800c22c:	f000 f956 	bl	800c4dc <I2C_WaitOnFlagUntilTimeout>
 800c230:	4603      	mov	r3, r0
 800c232:	2b00      	cmp	r3, #0
 800c234:	d001      	beq.n	800c23a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800c236:	2301      	movs	r3, #1
 800c238:	e07c      	b.n	800c334 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c244:	b2d2      	uxtb	r2, r2
 800c246:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c24c:	1c5a      	adds	r2, r3, #1
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c256:	3b01      	subs	r3, #1
 800c258:	b29a      	uxth	r2, r3
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c262:	b29b      	uxth	r3, r3
 800c264:	3b01      	subs	r3, #1
 800c266:	b29a      	uxth	r2, r3
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c270:	b29b      	uxth	r3, r3
 800c272:	2b00      	cmp	r3, #0
 800c274:	d034      	beq.n	800c2e0 <HAL_I2C_Mem_Read+0x1d0>
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d130      	bne.n	800c2e0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c27e:	697b      	ldr	r3, [r7, #20]
 800c280:	9300      	str	r3, [sp, #0]
 800c282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c284:	2200      	movs	r2, #0
 800c286:	2180      	movs	r1, #128	; 0x80
 800c288:	68f8      	ldr	r0, [r7, #12]
 800c28a:	f000 f927 	bl	800c4dc <I2C_WaitOnFlagUntilTimeout>
 800c28e:	4603      	mov	r3, r0
 800c290:	2b00      	cmp	r3, #0
 800c292:	d001      	beq.n	800c298 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800c294:	2301      	movs	r3, #1
 800c296:	e04d      	b.n	800c334 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c29c:	b29b      	uxth	r3, r3
 800c29e:	2bff      	cmp	r3, #255	; 0xff
 800c2a0:	d90e      	bls.n	800c2c0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	22ff      	movs	r2, #255	; 0xff
 800c2a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c2ac:	b2da      	uxtb	r2, r3
 800c2ae:	8979      	ldrh	r1, [r7, #10]
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	9300      	str	r3, [sp, #0]
 800c2b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c2b8:	68f8      	ldr	r0, [r7, #12]
 800c2ba:	f000 fab7 	bl	800c82c <I2C_TransferConfig>
 800c2be:	e00f      	b.n	800c2e0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c2c4:	b29a      	uxth	r2, r3
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c2ce:	b2da      	uxtb	r2, r3
 800c2d0:	8979      	ldrh	r1, [r7, #10]
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	9300      	str	r3, [sp, #0]
 800c2d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c2da:	68f8      	ldr	r0, [r7, #12]
 800c2dc:	f000 faa6 	bl	800c82c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c2e4:	b29b      	uxth	r3, r3
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d19a      	bne.n	800c220 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c2ea:	697a      	ldr	r2, [r7, #20]
 800c2ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c2ee:	68f8      	ldr	r0, [r7, #12]
 800c2f0:	f000 f974 	bl	800c5dc <I2C_WaitOnSTOPFlagUntilTimeout>
 800c2f4:	4603      	mov	r3, r0
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d001      	beq.n	800c2fe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	e01a      	b.n	800c334 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	2220      	movs	r2, #32
 800c304:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	6859      	ldr	r1, [r3, #4]
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	681a      	ldr	r2, [r3, #0]
 800c310:	4b0b      	ldr	r3, [pc, #44]	; (800c340 <HAL_I2C_Mem_Read+0x230>)
 800c312:	400b      	ands	r3, r1
 800c314:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	2220      	movs	r2, #32
 800c31a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	2200      	movs	r2, #0
 800c322:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	2200      	movs	r2, #0
 800c32a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c32e:	2300      	movs	r3, #0
 800c330:	e000      	b.n	800c334 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800c332:	2302      	movs	r3, #2
  }
}
 800c334:	4618      	mov	r0, r3
 800c336:	3718      	adds	r7, #24
 800c338:	46bd      	mov	sp, r7
 800c33a:	bd80      	pop	{r7, pc}
 800c33c:	80002400 	.word	0x80002400
 800c340:	fe00e800 	.word	0xfe00e800

0800c344 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b086      	sub	sp, #24
 800c348:	af02      	add	r7, sp, #8
 800c34a:	60f8      	str	r0, [r7, #12]
 800c34c:	4608      	mov	r0, r1
 800c34e:	4611      	mov	r1, r2
 800c350:	461a      	mov	r2, r3
 800c352:	4603      	mov	r3, r0
 800c354:	817b      	strh	r3, [r7, #10]
 800c356:	460b      	mov	r3, r1
 800c358:	813b      	strh	r3, [r7, #8]
 800c35a:	4613      	mov	r3, r2
 800c35c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c35e:	88fb      	ldrh	r3, [r7, #6]
 800c360:	b2da      	uxtb	r2, r3
 800c362:	8979      	ldrh	r1, [r7, #10]
 800c364:	4b20      	ldr	r3, [pc, #128]	; (800c3e8 <I2C_RequestMemoryWrite+0xa4>)
 800c366:	9300      	str	r3, [sp, #0]
 800c368:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c36c:	68f8      	ldr	r0, [r7, #12]
 800c36e:	f000 fa5d 	bl	800c82c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c372:	69fa      	ldr	r2, [r7, #28]
 800c374:	69b9      	ldr	r1, [r7, #24]
 800c376:	68f8      	ldr	r0, [r7, #12]
 800c378:	f000 f8f0 	bl	800c55c <I2C_WaitOnTXISFlagUntilTimeout>
 800c37c:	4603      	mov	r3, r0
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d001      	beq.n	800c386 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c382:	2301      	movs	r3, #1
 800c384:	e02c      	b.n	800c3e0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c386:	88fb      	ldrh	r3, [r7, #6]
 800c388:	2b01      	cmp	r3, #1
 800c38a:	d105      	bne.n	800c398 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c38c:	893b      	ldrh	r3, [r7, #8]
 800c38e:	b2da      	uxtb	r2, r3
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	629a      	str	r2, [r3, #40]	; 0x28
 800c396:	e015      	b.n	800c3c4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c398:	893b      	ldrh	r3, [r7, #8]
 800c39a:	0a1b      	lsrs	r3, r3, #8
 800c39c:	b29b      	uxth	r3, r3
 800c39e:	b2da      	uxtb	r2, r3
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c3a6:	69fa      	ldr	r2, [r7, #28]
 800c3a8:	69b9      	ldr	r1, [r7, #24]
 800c3aa:	68f8      	ldr	r0, [r7, #12]
 800c3ac:	f000 f8d6 	bl	800c55c <I2C_WaitOnTXISFlagUntilTimeout>
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d001      	beq.n	800c3ba <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	e012      	b.n	800c3e0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c3ba:	893b      	ldrh	r3, [r7, #8]
 800c3bc:	b2da      	uxtb	r2, r3
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c3c4:	69fb      	ldr	r3, [r7, #28]
 800c3c6:	9300      	str	r3, [sp, #0]
 800c3c8:	69bb      	ldr	r3, [r7, #24]
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	2180      	movs	r1, #128	; 0x80
 800c3ce:	68f8      	ldr	r0, [r7, #12]
 800c3d0:	f000 f884 	bl	800c4dc <I2C_WaitOnFlagUntilTimeout>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d001      	beq.n	800c3de <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c3da:	2301      	movs	r3, #1
 800c3dc:	e000      	b.n	800c3e0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c3de:	2300      	movs	r3, #0
}
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	3710      	adds	r7, #16
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	bd80      	pop	{r7, pc}
 800c3e8:	80002000 	.word	0x80002000

0800c3ec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b086      	sub	sp, #24
 800c3f0:	af02      	add	r7, sp, #8
 800c3f2:	60f8      	str	r0, [r7, #12]
 800c3f4:	4608      	mov	r0, r1
 800c3f6:	4611      	mov	r1, r2
 800c3f8:	461a      	mov	r2, r3
 800c3fa:	4603      	mov	r3, r0
 800c3fc:	817b      	strh	r3, [r7, #10]
 800c3fe:	460b      	mov	r3, r1
 800c400:	813b      	strh	r3, [r7, #8]
 800c402:	4613      	mov	r3, r2
 800c404:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c406:	88fb      	ldrh	r3, [r7, #6]
 800c408:	b2da      	uxtb	r2, r3
 800c40a:	8979      	ldrh	r1, [r7, #10]
 800c40c:	4b20      	ldr	r3, [pc, #128]	; (800c490 <I2C_RequestMemoryRead+0xa4>)
 800c40e:	9300      	str	r3, [sp, #0]
 800c410:	2300      	movs	r3, #0
 800c412:	68f8      	ldr	r0, [r7, #12]
 800c414:	f000 fa0a 	bl	800c82c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c418:	69fa      	ldr	r2, [r7, #28]
 800c41a:	69b9      	ldr	r1, [r7, #24]
 800c41c:	68f8      	ldr	r0, [r7, #12]
 800c41e:	f000 f89d 	bl	800c55c <I2C_WaitOnTXISFlagUntilTimeout>
 800c422:	4603      	mov	r3, r0
 800c424:	2b00      	cmp	r3, #0
 800c426:	d001      	beq.n	800c42c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800c428:	2301      	movs	r3, #1
 800c42a:	e02c      	b.n	800c486 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c42c:	88fb      	ldrh	r3, [r7, #6]
 800c42e:	2b01      	cmp	r3, #1
 800c430:	d105      	bne.n	800c43e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c432:	893b      	ldrh	r3, [r7, #8]
 800c434:	b2da      	uxtb	r2, r3
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	629a      	str	r2, [r3, #40]	; 0x28
 800c43c:	e015      	b.n	800c46a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c43e:	893b      	ldrh	r3, [r7, #8]
 800c440:	0a1b      	lsrs	r3, r3, #8
 800c442:	b29b      	uxth	r3, r3
 800c444:	b2da      	uxtb	r2, r3
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c44c:	69fa      	ldr	r2, [r7, #28]
 800c44e:	69b9      	ldr	r1, [r7, #24]
 800c450:	68f8      	ldr	r0, [r7, #12]
 800c452:	f000 f883 	bl	800c55c <I2C_WaitOnTXISFlagUntilTimeout>
 800c456:	4603      	mov	r3, r0
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d001      	beq.n	800c460 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800c45c:	2301      	movs	r3, #1
 800c45e:	e012      	b.n	800c486 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c460:	893b      	ldrh	r3, [r7, #8]
 800c462:	b2da      	uxtb	r2, r3
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800c46a:	69fb      	ldr	r3, [r7, #28]
 800c46c:	9300      	str	r3, [sp, #0]
 800c46e:	69bb      	ldr	r3, [r7, #24]
 800c470:	2200      	movs	r2, #0
 800c472:	2140      	movs	r1, #64	; 0x40
 800c474:	68f8      	ldr	r0, [r7, #12]
 800c476:	f000 f831 	bl	800c4dc <I2C_WaitOnFlagUntilTimeout>
 800c47a:	4603      	mov	r3, r0
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d001      	beq.n	800c484 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800c480:	2301      	movs	r3, #1
 800c482:	e000      	b.n	800c486 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800c484:	2300      	movs	r3, #0
}
 800c486:	4618      	mov	r0, r3
 800c488:	3710      	adds	r7, #16
 800c48a:	46bd      	mov	sp, r7
 800c48c:	bd80      	pop	{r7, pc}
 800c48e:	bf00      	nop
 800c490:	80002000 	.word	0x80002000

0800c494 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c494:	b480      	push	{r7}
 800c496:	b083      	sub	sp, #12
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	699b      	ldr	r3, [r3, #24]
 800c4a2:	f003 0302 	and.w	r3, r3, #2
 800c4a6:	2b02      	cmp	r3, #2
 800c4a8:	d103      	bne.n	800c4b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	2200      	movs	r2, #0
 800c4b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	699b      	ldr	r3, [r3, #24]
 800c4b8:	f003 0301 	and.w	r3, r3, #1
 800c4bc:	2b01      	cmp	r3, #1
 800c4be:	d007      	beq.n	800c4d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	699a      	ldr	r2, [r3, #24]
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	f042 0201 	orr.w	r2, r2, #1
 800c4ce:	619a      	str	r2, [r3, #24]
  }
}
 800c4d0:	bf00      	nop
 800c4d2:	370c      	adds	r7, #12
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4da:	4770      	bx	lr

0800c4dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	b084      	sub	sp, #16
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	60f8      	str	r0, [r7, #12]
 800c4e4:	60b9      	str	r1, [r7, #8]
 800c4e6:	603b      	str	r3, [r7, #0]
 800c4e8:	4613      	mov	r3, r2
 800c4ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c4ec:	e022      	b.n	800c534 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c4ee:	683b      	ldr	r3, [r7, #0]
 800c4f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4f4:	d01e      	beq.n	800c534 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c4f6:	f7ff f8cb 	bl	800b690 <HAL_GetTick>
 800c4fa:	4602      	mov	r2, r0
 800c4fc:	69bb      	ldr	r3, [r7, #24]
 800c4fe:	1ad3      	subs	r3, r2, r3
 800c500:	683a      	ldr	r2, [r7, #0]
 800c502:	429a      	cmp	r2, r3
 800c504:	d302      	bcc.n	800c50c <I2C_WaitOnFlagUntilTimeout+0x30>
 800c506:	683b      	ldr	r3, [r7, #0]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d113      	bne.n	800c534 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c510:	f043 0220 	orr.w	r2, r3, #32
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	2220      	movs	r2, #32
 800c51c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	2200      	movs	r2, #0
 800c524:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	2200      	movs	r2, #0
 800c52c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800c530:	2301      	movs	r3, #1
 800c532:	e00f      	b.n	800c554 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	699a      	ldr	r2, [r3, #24]
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	4013      	ands	r3, r2
 800c53e:	68ba      	ldr	r2, [r7, #8]
 800c540:	429a      	cmp	r2, r3
 800c542:	bf0c      	ite	eq
 800c544:	2301      	moveq	r3, #1
 800c546:	2300      	movne	r3, #0
 800c548:	b2db      	uxtb	r3, r3
 800c54a:	461a      	mov	r2, r3
 800c54c:	79fb      	ldrb	r3, [r7, #7]
 800c54e:	429a      	cmp	r2, r3
 800c550:	d0cd      	beq.n	800c4ee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c552:	2300      	movs	r3, #0
}
 800c554:	4618      	mov	r0, r3
 800c556:	3710      	adds	r7, #16
 800c558:	46bd      	mov	sp, r7
 800c55a:	bd80      	pop	{r7, pc}

0800c55c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b084      	sub	sp, #16
 800c560:	af00      	add	r7, sp, #0
 800c562:	60f8      	str	r0, [r7, #12]
 800c564:	60b9      	str	r1, [r7, #8]
 800c566:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c568:	e02c      	b.n	800c5c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c56a:	687a      	ldr	r2, [r7, #4]
 800c56c:	68b9      	ldr	r1, [r7, #8]
 800c56e:	68f8      	ldr	r0, [r7, #12]
 800c570:	f000 f870 	bl	800c654 <I2C_IsErrorOccurred>
 800c574:	4603      	mov	r3, r0
 800c576:	2b00      	cmp	r3, #0
 800c578:	d001      	beq.n	800c57e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c57a:	2301      	movs	r3, #1
 800c57c:	e02a      	b.n	800c5d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c57e:	68bb      	ldr	r3, [r7, #8]
 800c580:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c584:	d01e      	beq.n	800c5c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c586:	f7ff f883 	bl	800b690 <HAL_GetTick>
 800c58a:	4602      	mov	r2, r0
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	1ad3      	subs	r3, r2, r3
 800c590:	68ba      	ldr	r2, [r7, #8]
 800c592:	429a      	cmp	r2, r3
 800c594:	d302      	bcc.n	800c59c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d113      	bne.n	800c5c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c5a0:	f043 0220 	orr.w	r2, r3, #32
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	2220      	movs	r2, #32
 800c5ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800c5c0:	2301      	movs	r3, #1
 800c5c2:	e007      	b.n	800c5d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	699b      	ldr	r3, [r3, #24]
 800c5ca:	f003 0302 	and.w	r3, r3, #2
 800c5ce:	2b02      	cmp	r3, #2
 800c5d0:	d1cb      	bne.n	800c56a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c5d2:	2300      	movs	r3, #0
}
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	3710      	adds	r7, #16
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bd80      	pop	{r7, pc}

0800c5dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b084      	sub	sp, #16
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	60f8      	str	r0, [r7, #12]
 800c5e4:	60b9      	str	r1, [r7, #8]
 800c5e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c5e8:	e028      	b.n	800c63c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c5ea:	687a      	ldr	r2, [r7, #4]
 800c5ec:	68b9      	ldr	r1, [r7, #8]
 800c5ee:	68f8      	ldr	r0, [r7, #12]
 800c5f0:	f000 f830 	bl	800c654 <I2C_IsErrorOccurred>
 800c5f4:	4603      	mov	r3, r0
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d001      	beq.n	800c5fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c5fa:	2301      	movs	r3, #1
 800c5fc:	e026      	b.n	800c64c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c5fe:	f7ff f847 	bl	800b690 <HAL_GetTick>
 800c602:	4602      	mov	r2, r0
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	1ad3      	subs	r3, r2, r3
 800c608:	68ba      	ldr	r2, [r7, #8]
 800c60a:	429a      	cmp	r2, r3
 800c60c:	d302      	bcc.n	800c614 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c60e:	68bb      	ldr	r3, [r7, #8]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d113      	bne.n	800c63c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c618:	f043 0220 	orr.w	r2, r3, #32
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	2220      	movs	r2, #32
 800c624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	2200      	movs	r2, #0
 800c62c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	2200      	movs	r2, #0
 800c634:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800c638:	2301      	movs	r3, #1
 800c63a:	e007      	b.n	800c64c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	699b      	ldr	r3, [r3, #24]
 800c642:	f003 0320 	and.w	r3, r3, #32
 800c646:	2b20      	cmp	r3, #32
 800c648:	d1cf      	bne.n	800c5ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c64a:	2300      	movs	r3, #0
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	3710      	adds	r7, #16
 800c650:	46bd      	mov	sp, r7
 800c652:	bd80      	pop	{r7, pc}

0800c654 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b08a      	sub	sp, #40	; 0x28
 800c658:	af00      	add	r7, sp, #0
 800c65a:	60f8      	str	r0, [r7, #12]
 800c65c:	60b9      	str	r1, [r7, #8]
 800c65e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c660:	2300      	movs	r3, #0
 800c662:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	699b      	ldr	r3, [r3, #24]
 800c66c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800c66e:	2300      	movs	r3, #0
 800c670:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800c676:	69bb      	ldr	r3, [r7, #24]
 800c678:	f003 0310 	and.w	r3, r3, #16
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d075      	beq.n	800c76c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	2210      	movs	r2, #16
 800c686:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c688:	e056      	b.n	800c738 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c68a:	68bb      	ldr	r3, [r7, #8]
 800c68c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c690:	d052      	beq.n	800c738 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c692:	f7fe fffd 	bl	800b690 <HAL_GetTick>
 800c696:	4602      	mov	r2, r0
 800c698:	69fb      	ldr	r3, [r7, #28]
 800c69a:	1ad3      	subs	r3, r2, r3
 800c69c:	68ba      	ldr	r2, [r7, #8]
 800c69e:	429a      	cmp	r2, r3
 800c6a0:	d302      	bcc.n	800c6a8 <I2C_IsErrorOccurred+0x54>
 800c6a2:	68bb      	ldr	r3, [r7, #8]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d147      	bne.n	800c738 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	685b      	ldr	r3, [r3, #4]
 800c6ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c6b2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c6ba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	699b      	ldr	r3, [r3, #24]
 800c6c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c6c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c6ca:	d12e      	bne.n	800c72a <I2C_IsErrorOccurred+0xd6>
 800c6cc:	697b      	ldr	r3, [r7, #20]
 800c6ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c6d2:	d02a      	beq.n	800c72a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800c6d4:	7cfb      	ldrb	r3, [r7, #19]
 800c6d6:	2b20      	cmp	r3, #32
 800c6d8:	d027      	beq.n	800c72a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	685a      	ldr	r2, [r3, #4]
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c6e8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800c6ea:	f7fe ffd1 	bl	800b690 <HAL_GetTick>
 800c6ee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c6f0:	e01b      	b.n	800c72a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800c6f2:	f7fe ffcd 	bl	800b690 <HAL_GetTick>
 800c6f6:	4602      	mov	r2, r0
 800c6f8:	69fb      	ldr	r3, [r7, #28]
 800c6fa:	1ad3      	subs	r3, r2, r3
 800c6fc:	2b19      	cmp	r3, #25
 800c6fe:	d914      	bls.n	800c72a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c704:	f043 0220 	orr.w	r2, r3, #32
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	2220      	movs	r2, #32
 800c710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	2200      	movs	r2, #0
 800c718:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	2200      	movs	r2, #0
 800c720:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 800c724:	2301      	movs	r3, #1
 800c726:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	699b      	ldr	r3, [r3, #24]
 800c730:	f003 0320 	and.w	r3, r3, #32
 800c734:	2b20      	cmp	r3, #32
 800c736:	d1dc      	bne.n	800c6f2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	699b      	ldr	r3, [r3, #24]
 800c73e:	f003 0320 	and.w	r3, r3, #32
 800c742:	2b20      	cmp	r3, #32
 800c744:	d003      	beq.n	800c74e <I2C_IsErrorOccurred+0xfa>
 800c746:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d09d      	beq.n	800c68a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800c74e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c752:	2b00      	cmp	r3, #0
 800c754:	d103      	bne.n	800c75e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	2220      	movs	r2, #32
 800c75c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800c75e:	6a3b      	ldr	r3, [r7, #32]
 800c760:	f043 0304 	orr.w	r3, r3, #4
 800c764:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800c766:	2301      	movs	r3, #1
 800c768:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	699b      	ldr	r3, [r3, #24]
 800c772:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800c774:	69bb      	ldr	r3, [r7, #24]
 800c776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d00b      	beq.n	800c796 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800c77e:	6a3b      	ldr	r3, [r7, #32]
 800c780:	f043 0301 	orr.w	r3, r3, #1
 800c784:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c78e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c790:	2301      	movs	r3, #1
 800c792:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800c796:	69bb      	ldr	r3, [r7, #24]
 800c798:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d00b      	beq.n	800c7b8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800c7a0:	6a3b      	ldr	r3, [r7, #32]
 800c7a2:	f043 0308 	orr.w	r3, r3, #8
 800c7a6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c7b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c7b2:	2301      	movs	r3, #1
 800c7b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800c7b8:	69bb      	ldr	r3, [r7, #24]
 800c7ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d00b      	beq.n	800c7da <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800c7c2:	6a3b      	ldr	r3, [r7, #32]
 800c7c4:	f043 0302 	orr.w	r3, r3, #2
 800c7c8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c7d2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c7d4:	2301      	movs	r3, #1
 800c7d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800c7da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d01c      	beq.n	800c81c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c7e2:	68f8      	ldr	r0, [r7, #12]
 800c7e4:	f7ff fe56 	bl	800c494 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	6859      	ldr	r1, [r3, #4]
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	681a      	ldr	r2, [r3, #0]
 800c7f2:	4b0d      	ldr	r3, [pc, #52]	; (800c828 <I2C_IsErrorOccurred+0x1d4>)
 800c7f4:	400b      	ands	r3, r1
 800c7f6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c7fc:	6a3b      	ldr	r3, [r7, #32]
 800c7fe:	431a      	orrs	r2, r3
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	2220      	movs	r2, #32
 800c808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	2200      	movs	r2, #0
 800c810:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	2200      	movs	r2, #0
 800c818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800c81c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800c820:	4618      	mov	r0, r3
 800c822:	3728      	adds	r7, #40	; 0x28
 800c824:	46bd      	mov	sp, r7
 800c826:	bd80      	pop	{r7, pc}
 800c828:	fe00e800 	.word	0xfe00e800

0800c82c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c82c:	b480      	push	{r7}
 800c82e:	b087      	sub	sp, #28
 800c830:	af00      	add	r7, sp, #0
 800c832:	60f8      	str	r0, [r7, #12]
 800c834:	607b      	str	r3, [r7, #4]
 800c836:	460b      	mov	r3, r1
 800c838:	817b      	strh	r3, [r7, #10]
 800c83a:	4613      	mov	r3, r2
 800c83c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c83e:	897b      	ldrh	r3, [r7, #10]
 800c840:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c844:	7a7b      	ldrb	r3, [r7, #9]
 800c846:	041b      	lsls	r3, r3, #16
 800c848:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c84c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c852:	6a3b      	ldr	r3, [r7, #32]
 800c854:	4313      	orrs	r3, r2
 800c856:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c85a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	685a      	ldr	r2, [r3, #4]
 800c862:	6a3b      	ldr	r3, [r7, #32]
 800c864:	0d5b      	lsrs	r3, r3, #21
 800c866:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800c86a:	4b08      	ldr	r3, [pc, #32]	; (800c88c <I2C_TransferConfig+0x60>)
 800c86c:	430b      	orrs	r3, r1
 800c86e:	43db      	mvns	r3, r3
 800c870:	ea02 0103 	and.w	r1, r2, r3
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	697a      	ldr	r2, [r7, #20]
 800c87a:	430a      	orrs	r2, r1
 800c87c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c87e:	bf00      	nop
 800c880:	371c      	adds	r7, #28
 800c882:	46bd      	mov	sp, r7
 800c884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c888:	4770      	bx	lr
 800c88a:	bf00      	nop
 800c88c:	03ff63ff 	.word	0x03ff63ff

0800c890 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c890:	b480      	push	{r7}
 800c892:	b083      	sub	sp, #12
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
 800c898:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c8a0:	b2db      	uxtb	r3, r3
 800c8a2:	2b20      	cmp	r3, #32
 800c8a4:	d138      	bne.n	800c918 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c8ac:	2b01      	cmp	r3, #1
 800c8ae:	d101      	bne.n	800c8b4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c8b0:	2302      	movs	r3, #2
 800c8b2:	e032      	b.n	800c91a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	2201      	movs	r2, #1
 800c8b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	2224      	movs	r2, #36	; 0x24
 800c8c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	681a      	ldr	r2, [r3, #0]
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	f022 0201 	bic.w	r2, r2, #1
 800c8d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	681a      	ldr	r2, [r3, #0]
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c8e2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	6819      	ldr	r1, [r3, #0]
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	683a      	ldr	r2, [r7, #0]
 800c8f0:	430a      	orrs	r2, r1
 800c8f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	681a      	ldr	r2, [r3, #0]
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	f042 0201 	orr.w	r2, r2, #1
 800c902:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	2220      	movs	r2, #32
 800c908:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	2200      	movs	r2, #0
 800c910:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c914:	2300      	movs	r3, #0
 800c916:	e000      	b.n	800c91a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c918:	2302      	movs	r3, #2
  }
}
 800c91a:	4618      	mov	r0, r3
 800c91c:	370c      	adds	r7, #12
 800c91e:	46bd      	mov	sp, r7
 800c920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c924:	4770      	bx	lr

0800c926 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c926:	b480      	push	{r7}
 800c928:	b085      	sub	sp, #20
 800c92a:	af00      	add	r7, sp, #0
 800c92c:	6078      	str	r0, [r7, #4]
 800c92e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c936:	b2db      	uxtb	r3, r3
 800c938:	2b20      	cmp	r3, #32
 800c93a:	d139      	bne.n	800c9b0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c942:	2b01      	cmp	r3, #1
 800c944:	d101      	bne.n	800c94a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c946:	2302      	movs	r3, #2
 800c948:	e033      	b.n	800c9b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	2201      	movs	r2, #1
 800c94e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	2224      	movs	r2, #36	; 0x24
 800c956:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	681a      	ldr	r2, [r3, #0]
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	f022 0201 	bic.w	r2, r2, #1
 800c968:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800c978:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c97a:	683b      	ldr	r3, [r7, #0]
 800c97c:	021b      	lsls	r3, r3, #8
 800c97e:	68fa      	ldr	r2, [r7, #12]
 800c980:	4313      	orrs	r3, r2
 800c982:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	68fa      	ldr	r2, [r7, #12]
 800c98a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	681a      	ldr	r2, [r3, #0]
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	f042 0201 	orr.w	r2, r2, #1
 800c99a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	2220      	movs	r2, #32
 800c9a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	e000      	b.n	800c9b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c9b0:	2302      	movs	r3, #2
  }
}
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	3714      	adds	r7, #20
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9bc:	4770      	bx	lr
	...

0800c9c0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800c9c4:	4b04      	ldr	r3, [pc, #16]	; (800c9d8 <HAL_PWREx_GetVoltageRange+0x18>)
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d4:	4770      	bx	lr
 800c9d6:	bf00      	nop
 800c9d8:	40007000 	.word	0x40007000

0800c9dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c9dc:	b480      	push	{r7}
 800c9de:	b085      	sub	sp, #20
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c9ea:	d130      	bne.n	800ca4e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800c9ec:	4b23      	ldr	r3, [pc, #140]	; (800ca7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c9f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c9f8:	d038      	beq.n	800ca6c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c9fa:	4b20      	ldr	r3, [pc, #128]	; (800ca7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ca02:	4a1e      	ldr	r2, [pc, #120]	; (800ca7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ca04:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ca08:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ca0a:	4b1d      	ldr	r3, [pc, #116]	; (800ca80 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	2232      	movs	r2, #50	; 0x32
 800ca10:	fb02 f303 	mul.w	r3, r2, r3
 800ca14:	4a1b      	ldr	r2, [pc, #108]	; (800ca84 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800ca16:	fba2 2303 	umull	r2, r3, r2, r3
 800ca1a:	0c9b      	lsrs	r3, r3, #18
 800ca1c:	3301      	adds	r3, #1
 800ca1e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ca20:	e002      	b.n	800ca28 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	3b01      	subs	r3, #1
 800ca26:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ca28:	4b14      	ldr	r3, [pc, #80]	; (800ca7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ca2a:	695b      	ldr	r3, [r3, #20]
 800ca2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ca30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca34:	d102      	bne.n	800ca3c <HAL_PWREx_ControlVoltageScaling+0x60>
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d1f2      	bne.n	800ca22 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ca3c:	4b0f      	ldr	r3, [pc, #60]	; (800ca7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ca3e:	695b      	ldr	r3, [r3, #20]
 800ca40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ca44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca48:	d110      	bne.n	800ca6c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800ca4a:	2303      	movs	r3, #3
 800ca4c:	e00f      	b.n	800ca6e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800ca4e:	4b0b      	ldr	r3, [pc, #44]	; (800ca7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ca56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca5a:	d007      	beq.n	800ca6c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800ca5c:	4b07      	ldr	r3, [pc, #28]	; (800ca7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ca64:	4a05      	ldr	r2, [pc, #20]	; (800ca7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ca66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ca6a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800ca6c:	2300      	movs	r3, #0
}
 800ca6e:	4618      	mov	r0, r3
 800ca70:	3714      	adds	r7, #20
 800ca72:	46bd      	mov	sp, r7
 800ca74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca78:	4770      	bx	lr
 800ca7a:	bf00      	nop
 800ca7c:	40007000 	.word	0x40007000
 800ca80:	20000014 	.word	0x20000014
 800ca84:	431bde83 	.word	0x431bde83

0800ca88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b088      	sub	sp, #32
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d102      	bne.n	800ca9c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800ca96:	2301      	movs	r3, #1
 800ca98:	f000 bc02 	b.w	800d2a0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ca9c:	4b96      	ldr	r3, [pc, #600]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800ca9e:	689b      	ldr	r3, [r3, #8]
 800caa0:	f003 030c 	and.w	r3, r3, #12
 800caa4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800caa6:	4b94      	ldr	r3, [pc, #592]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800caa8:	68db      	ldr	r3, [r3, #12]
 800caaa:	f003 0303 	and.w	r3, r3, #3
 800caae:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	f003 0310 	and.w	r3, r3, #16
 800cab8:	2b00      	cmp	r3, #0
 800caba:	f000 80e4 	beq.w	800cc86 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800cabe:	69bb      	ldr	r3, [r7, #24]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d007      	beq.n	800cad4 <HAL_RCC_OscConfig+0x4c>
 800cac4:	69bb      	ldr	r3, [r7, #24]
 800cac6:	2b0c      	cmp	r3, #12
 800cac8:	f040 808b 	bne.w	800cbe2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800cacc:	697b      	ldr	r3, [r7, #20]
 800cace:	2b01      	cmp	r3, #1
 800cad0:	f040 8087 	bne.w	800cbe2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800cad4:	4b88      	ldr	r3, [pc, #544]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	f003 0302 	and.w	r3, r3, #2
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d005      	beq.n	800caec <HAL_RCC_OscConfig+0x64>
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	699b      	ldr	r3, [r3, #24]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d101      	bne.n	800caec <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800cae8:	2301      	movs	r3, #1
 800caea:	e3d9      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	6a1a      	ldr	r2, [r3, #32]
 800caf0:	4b81      	ldr	r3, [pc, #516]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	f003 0308 	and.w	r3, r3, #8
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d004      	beq.n	800cb06 <HAL_RCC_OscConfig+0x7e>
 800cafc:	4b7e      	ldr	r3, [pc, #504]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cb04:	e005      	b.n	800cb12 <HAL_RCC_OscConfig+0x8a>
 800cb06:	4b7c      	ldr	r3, [pc, #496]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cb08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cb0c:	091b      	lsrs	r3, r3, #4
 800cb0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cb12:	4293      	cmp	r3, r2
 800cb14:	d223      	bcs.n	800cb5e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	6a1b      	ldr	r3, [r3, #32]
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	f000 fd8c 	bl	800d638 <RCC_SetFlashLatencyFromMSIRange>
 800cb20:	4603      	mov	r3, r0
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d001      	beq.n	800cb2a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800cb26:	2301      	movs	r3, #1
 800cb28:	e3ba      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800cb2a:	4b73      	ldr	r3, [pc, #460]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	4a72      	ldr	r2, [pc, #456]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cb30:	f043 0308 	orr.w	r3, r3, #8
 800cb34:	6013      	str	r3, [r2, #0]
 800cb36:	4b70      	ldr	r3, [pc, #448]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	6a1b      	ldr	r3, [r3, #32]
 800cb42:	496d      	ldr	r1, [pc, #436]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cb44:	4313      	orrs	r3, r2
 800cb46:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800cb48:	4b6b      	ldr	r3, [pc, #428]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cb4a:	685b      	ldr	r3, [r3, #4]
 800cb4c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	69db      	ldr	r3, [r3, #28]
 800cb54:	021b      	lsls	r3, r3, #8
 800cb56:	4968      	ldr	r1, [pc, #416]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cb58:	4313      	orrs	r3, r2
 800cb5a:	604b      	str	r3, [r1, #4]
 800cb5c:	e025      	b.n	800cbaa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800cb5e:	4b66      	ldr	r3, [pc, #408]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	4a65      	ldr	r2, [pc, #404]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cb64:	f043 0308 	orr.w	r3, r3, #8
 800cb68:	6013      	str	r3, [r2, #0]
 800cb6a:	4b63      	ldr	r3, [pc, #396]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	6a1b      	ldr	r3, [r3, #32]
 800cb76:	4960      	ldr	r1, [pc, #384]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cb78:	4313      	orrs	r3, r2
 800cb7a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800cb7c:	4b5e      	ldr	r3, [pc, #376]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cb7e:	685b      	ldr	r3, [r3, #4]
 800cb80:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	69db      	ldr	r3, [r3, #28]
 800cb88:	021b      	lsls	r3, r3, #8
 800cb8a:	495b      	ldr	r1, [pc, #364]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cb8c:	4313      	orrs	r3, r2
 800cb8e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800cb90:	69bb      	ldr	r3, [r7, #24]
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d109      	bne.n	800cbaa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	6a1b      	ldr	r3, [r3, #32]
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	f000 fd4c 	bl	800d638 <RCC_SetFlashLatencyFromMSIRange>
 800cba0:	4603      	mov	r3, r0
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d001      	beq.n	800cbaa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800cba6:	2301      	movs	r3, #1
 800cba8:	e37a      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800cbaa:	f000 fc81 	bl	800d4b0 <HAL_RCC_GetSysClockFreq>
 800cbae:	4602      	mov	r2, r0
 800cbb0:	4b51      	ldr	r3, [pc, #324]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cbb2:	689b      	ldr	r3, [r3, #8]
 800cbb4:	091b      	lsrs	r3, r3, #4
 800cbb6:	f003 030f 	and.w	r3, r3, #15
 800cbba:	4950      	ldr	r1, [pc, #320]	; (800ccfc <HAL_RCC_OscConfig+0x274>)
 800cbbc:	5ccb      	ldrb	r3, [r1, r3]
 800cbbe:	f003 031f 	and.w	r3, r3, #31
 800cbc2:	fa22 f303 	lsr.w	r3, r2, r3
 800cbc6:	4a4e      	ldr	r2, [pc, #312]	; (800cd00 <HAL_RCC_OscConfig+0x278>)
 800cbc8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800cbca:	4b4e      	ldr	r3, [pc, #312]	; (800cd04 <HAL_RCC_OscConfig+0x27c>)
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f7fe fd0e 	bl	800b5f0 <HAL_InitTick>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800cbd8:	7bfb      	ldrb	r3, [r7, #15]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d052      	beq.n	800cc84 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800cbde:	7bfb      	ldrb	r3, [r7, #15]
 800cbe0:	e35e      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	699b      	ldr	r3, [r3, #24]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d032      	beq.n	800cc50 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800cbea:	4b43      	ldr	r3, [pc, #268]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	4a42      	ldr	r2, [pc, #264]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cbf0:	f043 0301 	orr.w	r3, r3, #1
 800cbf4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800cbf6:	f7fe fd4b 	bl	800b690 <HAL_GetTick>
 800cbfa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800cbfc:	e008      	b.n	800cc10 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800cbfe:	f7fe fd47 	bl	800b690 <HAL_GetTick>
 800cc02:	4602      	mov	r2, r0
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	1ad3      	subs	r3, r2, r3
 800cc08:	2b02      	cmp	r3, #2
 800cc0a:	d901      	bls.n	800cc10 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800cc0c:	2303      	movs	r3, #3
 800cc0e:	e347      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800cc10:	4b39      	ldr	r3, [pc, #228]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	f003 0302 	and.w	r3, r3, #2
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d0f0      	beq.n	800cbfe <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800cc1c:	4b36      	ldr	r3, [pc, #216]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	4a35      	ldr	r2, [pc, #212]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cc22:	f043 0308 	orr.w	r3, r3, #8
 800cc26:	6013      	str	r3, [r2, #0]
 800cc28:	4b33      	ldr	r3, [pc, #204]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	6a1b      	ldr	r3, [r3, #32]
 800cc34:	4930      	ldr	r1, [pc, #192]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cc36:	4313      	orrs	r3, r2
 800cc38:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800cc3a:	4b2f      	ldr	r3, [pc, #188]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cc3c:	685b      	ldr	r3, [r3, #4]
 800cc3e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	69db      	ldr	r3, [r3, #28]
 800cc46:	021b      	lsls	r3, r3, #8
 800cc48:	492b      	ldr	r1, [pc, #172]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cc4a:	4313      	orrs	r3, r2
 800cc4c:	604b      	str	r3, [r1, #4]
 800cc4e:	e01a      	b.n	800cc86 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800cc50:	4b29      	ldr	r3, [pc, #164]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	4a28      	ldr	r2, [pc, #160]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cc56:	f023 0301 	bic.w	r3, r3, #1
 800cc5a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800cc5c:	f7fe fd18 	bl	800b690 <HAL_GetTick>
 800cc60:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800cc62:	e008      	b.n	800cc76 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800cc64:	f7fe fd14 	bl	800b690 <HAL_GetTick>
 800cc68:	4602      	mov	r2, r0
 800cc6a:	693b      	ldr	r3, [r7, #16]
 800cc6c:	1ad3      	subs	r3, r2, r3
 800cc6e:	2b02      	cmp	r3, #2
 800cc70:	d901      	bls.n	800cc76 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800cc72:	2303      	movs	r3, #3
 800cc74:	e314      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800cc76:	4b20      	ldr	r3, [pc, #128]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	f003 0302 	and.w	r3, r3, #2
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d1f0      	bne.n	800cc64 <HAL_RCC_OscConfig+0x1dc>
 800cc82:	e000      	b.n	800cc86 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800cc84:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	f003 0301 	and.w	r3, r3, #1
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d073      	beq.n	800cd7a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800cc92:	69bb      	ldr	r3, [r7, #24]
 800cc94:	2b08      	cmp	r3, #8
 800cc96:	d005      	beq.n	800cca4 <HAL_RCC_OscConfig+0x21c>
 800cc98:	69bb      	ldr	r3, [r7, #24]
 800cc9a:	2b0c      	cmp	r3, #12
 800cc9c:	d10e      	bne.n	800ccbc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800cc9e:	697b      	ldr	r3, [r7, #20]
 800cca0:	2b03      	cmp	r3, #3
 800cca2:	d10b      	bne.n	800ccbc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cca4:	4b14      	ldr	r3, [pc, #80]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d063      	beq.n	800cd78 <HAL_RCC_OscConfig+0x2f0>
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	685b      	ldr	r3, [r3, #4]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d15f      	bne.n	800cd78 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800ccb8:	2301      	movs	r3, #1
 800ccba:	e2f1      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	685b      	ldr	r3, [r3, #4]
 800ccc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ccc4:	d106      	bne.n	800ccd4 <HAL_RCC_OscConfig+0x24c>
 800ccc6:	4b0c      	ldr	r3, [pc, #48]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	4a0b      	ldr	r2, [pc, #44]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cccc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ccd0:	6013      	str	r3, [r2, #0]
 800ccd2:	e025      	b.n	800cd20 <HAL_RCC_OscConfig+0x298>
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	685b      	ldr	r3, [r3, #4]
 800ccd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ccdc:	d114      	bne.n	800cd08 <HAL_RCC_OscConfig+0x280>
 800ccde:	4b06      	ldr	r3, [pc, #24]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	4a05      	ldr	r2, [pc, #20]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800cce4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800cce8:	6013      	str	r3, [r2, #0]
 800ccea:	4b03      	ldr	r3, [pc, #12]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	4a02      	ldr	r2, [pc, #8]	; (800ccf8 <HAL_RCC_OscConfig+0x270>)
 800ccf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ccf4:	6013      	str	r3, [r2, #0]
 800ccf6:	e013      	b.n	800cd20 <HAL_RCC_OscConfig+0x298>
 800ccf8:	40021000 	.word	0x40021000
 800ccfc:	08011a04 	.word	0x08011a04
 800cd00:	20000014 	.word	0x20000014
 800cd04:	2000001c 	.word	0x2000001c
 800cd08:	4ba0      	ldr	r3, [pc, #640]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	4a9f      	ldr	r2, [pc, #636]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cd0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cd12:	6013      	str	r3, [r2, #0]
 800cd14:	4b9d      	ldr	r3, [pc, #628]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	4a9c      	ldr	r2, [pc, #624]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cd1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cd1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	685b      	ldr	r3, [r3, #4]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d013      	beq.n	800cd50 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd28:	f7fe fcb2 	bl	800b690 <HAL_GetTick>
 800cd2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cd2e:	e008      	b.n	800cd42 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cd30:	f7fe fcae 	bl	800b690 <HAL_GetTick>
 800cd34:	4602      	mov	r2, r0
 800cd36:	693b      	ldr	r3, [r7, #16]
 800cd38:	1ad3      	subs	r3, r2, r3
 800cd3a:	2b64      	cmp	r3, #100	; 0x64
 800cd3c:	d901      	bls.n	800cd42 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800cd3e:	2303      	movs	r3, #3
 800cd40:	e2ae      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cd42:	4b92      	ldr	r3, [pc, #584]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d0f0      	beq.n	800cd30 <HAL_RCC_OscConfig+0x2a8>
 800cd4e:	e014      	b.n	800cd7a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd50:	f7fe fc9e 	bl	800b690 <HAL_GetTick>
 800cd54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800cd56:	e008      	b.n	800cd6a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cd58:	f7fe fc9a 	bl	800b690 <HAL_GetTick>
 800cd5c:	4602      	mov	r2, r0
 800cd5e:	693b      	ldr	r3, [r7, #16]
 800cd60:	1ad3      	subs	r3, r2, r3
 800cd62:	2b64      	cmp	r3, #100	; 0x64
 800cd64:	d901      	bls.n	800cd6a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800cd66:	2303      	movs	r3, #3
 800cd68:	e29a      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800cd6a:	4b88      	ldr	r3, [pc, #544]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d1f0      	bne.n	800cd58 <HAL_RCC_OscConfig+0x2d0>
 800cd76:	e000      	b.n	800cd7a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cd78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f003 0302 	and.w	r3, r3, #2
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d060      	beq.n	800ce48 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800cd86:	69bb      	ldr	r3, [r7, #24]
 800cd88:	2b04      	cmp	r3, #4
 800cd8a:	d005      	beq.n	800cd98 <HAL_RCC_OscConfig+0x310>
 800cd8c:	69bb      	ldr	r3, [r7, #24]
 800cd8e:	2b0c      	cmp	r3, #12
 800cd90:	d119      	bne.n	800cdc6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800cd92:	697b      	ldr	r3, [r7, #20]
 800cd94:	2b02      	cmp	r3, #2
 800cd96:	d116      	bne.n	800cdc6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cd98:	4b7c      	ldr	r3, [pc, #496]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d005      	beq.n	800cdb0 <HAL_RCC_OscConfig+0x328>
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	68db      	ldr	r3, [r3, #12]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d101      	bne.n	800cdb0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800cdac:	2301      	movs	r3, #1
 800cdae:	e277      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cdb0:	4b76      	ldr	r3, [pc, #472]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cdb2:	685b      	ldr	r3, [r3, #4]
 800cdb4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	691b      	ldr	r3, [r3, #16]
 800cdbc:	061b      	lsls	r3, r3, #24
 800cdbe:	4973      	ldr	r1, [pc, #460]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cdc0:	4313      	orrs	r3, r2
 800cdc2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cdc4:	e040      	b.n	800ce48 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	68db      	ldr	r3, [r3, #12]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d023      	beq.n	800ce16 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cdce:	4b6f      	ldr	r3, [pc, #444]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	4a6e      	ldr	r2, [pc, #440]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cdd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cdd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cdda:	f7fe fc59 	bl	800b690 <HAL_GetTick>
 800cdde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cde0:	e008      	b.n	800cdf4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cde2:	f7fe fc55 	bl	800b690 <HAL_GetTick>
 800cde6:	4602      	mov	r2, r0
 800cde8:	693b      	ldr	r3, [r7, #16]
 800cdea:	1ad3      	subs	r3, r2, r3
 800cdec:	2b02      	cmp	r3, #2
 800cdee:	d901      	bls.n	800cdf4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800cdf0:	2303      	movs	r3, #3
 800cdf2:	e255      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cdf4:	4b65      	ldr	r3, [pc, #404]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d0f0      	beq.n	800cde2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ce00:	4b62      	ldr	r3, [pc, #392]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800ce02:	685b      	ldr	r3, [r3, #4]
 800ce04:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	691b      	ldr	r3, [r3, #16]
 800ce0c:	061b      	lsls	r3, r3, #24
 800ce0e:	495f      	ldr	r1, [pc, #380]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800ce10:	4313      	orrs	r3, r2
 800ce12:	604b      	str	r3, [r1, #4]
 800ce14:	e018      	b.n	800ce48 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ce16:	4b5d      	ldr	r3, [pc, #372]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	4a5c      	ldr	r2, [pc, #368]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800ce1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ce20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce22:	f7fe fc35 	bl	800b690 <HAL_GetTick>
 800ce26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ce28:	e008      	b.n	800ce3c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ce2a:	f7fe fc31 	bl	800b690 <HAL_GetTick>
 800ce2e:	4602      	mov	r2, r0
 800ce30:	693b      	ldr	r3, [r7, #16]
 800ce32:	1ad3      	subs	r3, r2, r3
 800ce34:	2b02      	cmp	r3, #2
 800ce36:	d901      	bls.n	800ce3c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800ce38:	2303      	movs	r3, #3
 800ce3a:	e231      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ce3c:	4b53      	ldr	r3, [pc, #332]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d1f0      	bne.n	800ce2a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	f003 0308 	and.w	r3, r3, #8
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d03c      	beq.n	800cece <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	695b      	ldr	r3, [r3, #20]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d01c      	beq.n	800ce96 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ce5c:	4b4b      	ldr	r3, [pc, #300]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800ce5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ce62:	4a4a      	ldr	r2, [pc, #296]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800ce64:	f043 0301 	orr.w	r3, r3, #1
 800ce68:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ce6c:	f7fe fc10 	bl	800b690 <HAL_GetTick>
 800ce70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ce72:	e008      	b.n	800ce86 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ce74:	f7fe fc0c 	bl	800b690 <HAL_GetTick>
 800ce78:	4602      	mov	r2, r0
 800ce7a:	693b      	ldr	r3, [r7, #16]
 800ce7c:	1ad3      	subs	r3, r2, r3
 800ce7e:	2b02      	cmp	r3, #2
 800ce80:	d901      	bls.n	800ce86 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800ce82:	2303      	movs	r3, #3
 800ce84:	e20c      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ce86:	4b41      	ldr	r3, [pc, #260]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800ce88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ce8c:	f003 0302 	and.w	r3, r3, #2
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d0ef      	beq.n	800ce74 <HAL_RCC_OscConfig+0x3ec>
 800ce94:	e01b      	b.n	800cece <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ce96:	4b3d      	ldr	r3, [pc, #244]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800ce98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ce9c:	4a3b      	ldr	r2, [pc, #236]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800ce9e:	f023 0301 	bic.w	r3, r3, #1
 800cea2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cea6:	f7fe fbf3 	bl	800b690 <HAL_GetTick>
 800ceaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ceac:	e008      	b.n	800cec0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ceae:	f7fe fbef 	bl	800b690 <HAL_GetTick>
 800ceb2:	4602      	mov	r2, r0
 800ceb4:	693b      	ldr	r3, [r7, #16]
 800ceb6:	1ad3      	subs	r3, r2, r3
 800ceb8:	2b02      	cmp	r3, #2
 800ceba:	d901      	bls.n	800cec0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800cebc:	2303      	movs	r3, #3
 800cebe:	e1ef      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800cec0:	4b32      	ldr	r3, [pc, #200]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cec6:	f003 0302 	and.w	r3, r3, #2
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d1ef      	bne.n	800ceae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	f003 0304 	and.w	r3, r3, #4
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	f000 80a6 	beq.w	800d028 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cedc:	2300      	movs	r3, #0
 800cede:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800cee0:	4b2a      	ldr	r3, [pc, #168]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cee2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cee4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d10d      	bne.n	800cf08 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ceec:	4b27      	ldr	r3, [pc, #156]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800ceee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cef0:	4a26      	ldr	r2, [pc, #152]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cef2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cef6:	6593      	str	r3, [r2, #88]	; 0x58
 800cef8:	4b24      	ldr	r3, [pc, #144]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cefa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cefc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cf00:	60bb      	str	r3, [r7, #8]
 800cf02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cf04:	2301      	movs	r3, #1
 800cf06:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cf08:	4b21      	ldr	r3, [pc, #132]	; (800cf90 <HAL_RCC_OscConfig+0x508>)
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d118      	bne.n	800cf46 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cf14:	4b1e      	ldr	r3, [pc, #120]	; (800cf90 <HAL_RCC_OscConfig+0x508>)
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	4a1d      	ldr	r2, [pc, #116]	; (800cf90 <HAL_RCC_OscConfig+0x508>)
 800cf1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cf1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cf20:	f7fe fbb6 	bl	800b690 <HAL_GetTick>
 800cf24:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cf26:	e008      	b.n	800cf3a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cf28:	f7fe fbb2 	bl	800b690 <HAL_GetTick>
 800cf2c:	4602      	mov	r2, r0
 800cf2e:	693b      	ldr	r3, [r7, #16]
 800cf30:	1ad3      	subs	r3, r2, r3
 800cf32:	2b02      	cmp	r3, #2
 800cf34:	d901      	bls.n	800cf3a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800cf36:	2303      	movs	r3, #3
 800cf38:	e1b2      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cf3a:	4b15      	ldr	r3, [pc, #84]	; (800cf90 <HAL_RCC_OscConfig+0x508>)
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d0f0      	beq.n	800cf28 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	689b      	ldr	r3, [r3, #8]
 800cf4a:	2b01      	cmp	r3, #1
 800cf4c:	d108      	bne.n	800cf60 <HAL_RCC_OscConfig+0x4d8>
 800cf4e:	4b0f      	ldr	r3, [pc, #60]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cf50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cf54:	4a0d      	ldr	r2, [pc, #52]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cf56:	f043 0301 	orr.w	r3, r3, #1
 800cf5a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cf5e:	e029      	b.n	800cfb4 <HAL_RCC_OscConfig+0x52c>
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	689b      	ldr	r3, [r3, #8]
 800cf64:	2b05      	cmp	r3, #5
 800cf66:	d115      	bne.n	800cf94 <HAL_RCC_OscConfig+0x50c>
 800cf68:	4b08      	ldr	r3, [pc, #32]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cf6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cf6e:	4a07      	ldr	r2, [pc, #28]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cf70:	f043 0304 	orr.w	r3, r3, #4
 800cf74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cf78:	4b04      	ldr	r3, [pc, #16]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cf7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cf7e:	4a03      	ldr	r2, [pc, #12]	; (800cf8c <HAL_RCC_OscConfig+0x504>)
 800cf80:	f043 0301 	orr.w	r3, r3, #1
 800cf84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cf88:	e014      	b.n	800cfb4 <HAL_RCC_OscConfig+0x52c>
 800cf8a:	bf00      	nop
 800cf8c:	40021000 	.word	0x40021000
 800cf90:	40007000 	.word	0x40007000
 800cf94:	4b9a      	ldr	r3, [pc, #616]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800cf96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cf9a:	4a99      	ldr	r2, [pc, #612]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800cf9c:	f023 0301 	bic.w	r3, r3, #1
 800cfa0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cfa4:	4b96      	ldr	r3, [pc, #600]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800cfa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cfaa:	4a95      	ldr	r2, [pc, #596]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800cfac:	f023 0304 	bic.w	r3, r3, #4
 800cfb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	689b      	ldr	r3, [r3, #8]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d016      	beq.n	800cfea <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cfbc:	f7fe fb68 	bl	800b690 <HAL_GetTick>
 800cfc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cfc2:	e00a      	b.n	800cfda <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cfc4:	f7fe fb64 	bl	800b690 <HAL_GetTick>
 800cfc8:	4602      	mov	r2, r0
 800cfca:	693b      	ldr	r3, [r7, #16]
 800cfcc:	1ad3      	subs	r3, r2, r3
 800cfce:	f241 3288 	movw	r2, #5000	; 0x1388
 800cfd2:	4293      	cmp	r3, r2
 800cfd4:	d901      	bls.n	800cfda <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800cfd6:	2303      	movs	r3, #3
 800cfd8:	e162      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cfda:	4b89      	ldr	r3, [pc, #548]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800cfdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cfe0:	f003 0302 	and.w	r3, r3, #2
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d0ed      	beq.n	800cfc4 <HAL_RCC_OscConfig+0x53c>
 800cfe8:	e015      	b.n	800d016 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cfea:	f7fe fb51 	bl	800b690 <HAL_GetTick>
 800cfee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cff0:	e00a      	b.n	800d008 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cff2:	f7fe fb4d 	bl	800b690 <HAL_GetTick>
 800cff6:	4602      	mov	r2, r0
 800cff8:	693b      	ldr	r3, [r7, #16]
 800cffa:	1ad3      	subs	r3, r2, r3
 800cffc:	f241 3288 	movw	r2, #5000	; 0x1388
 800d000:	4293      	cmp	r3, r2
 800d002:	d901      	bls.n	800d008 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800d004:	2303      	movs	r3, #3
 800d006:	e14b      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d008:	4b7d      	ldr	r3, [pc, #500]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d00a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d00e:	f003 0302 	and.w	r3, r3, #2
 800d012:	2b00      	cmp	r3, #0
 800d014:	d1ed      	bne.n	800cff2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d016:	7ffb      	ldrb	r3, [r7, #31]
 800d018:	2b01      	cmp	r3, #1
 800d01a:	d105      	bne.n	800d028 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d01c:	4b78      	ldr	r3, [pc, #480]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d01e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d020:	4a77      	ldr	r2, [pc, #476]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d022:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d026:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	f003 0320 	and.w	r3, r3, #32
 800d030:	2b00      	cmp	r3, #0
 800d032:	d03c      	beq.n	800d0ae <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d01c      	beq.n	800d076 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d03c:	4b70      	ldr	r3, [pc, #448]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d03e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d042:	4a6f      	ldr	r2, [pc, #444]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d044:	f043 0301 	orr.w	r3, r3, #1
 800d048:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d04c:	f7fe fb20 	bl	800b690 <HAL_GetTick>
 800d050:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d052:	e008      	b.n	800d066 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d054:	f7fe fb1c 	bl	800b690 <HAL_GetTick>
 800d058:	4602      	mov	r2, r0
 800d05a:	693b      	ldr	r3, [r7, #16]
 800d05c:	1ad3      	subs	r3, r2, r3
 800d05e:	2b02      	cmp	r3, #2
 800d060:	d901      	bls.n	800d066 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800d062:	2303      	movs	r3, #3
 800d064:	e11c      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d066:	4b66      	ldr	r3, [pc, #408]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d068:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d06c:	f003 0302 	and.w	r3, r3, #2
 800d070:	2b00      	cmp	r3, #0
 800d072:	d0ef      	beq.n	800d054 <HAL_RCC_OscConfig+0x5cc>
 800d074:	e01b      	b.n	800d0ae <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d076:	4b62      	ldr	r3, [pc, #392]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d078:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d07c:	4a60      	ldr	r2, [pc, #384]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d07e:	f023 0301 	bic.w	r3, r3, #1
 800d082:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d086:	f7fe fb03 	bl	800b690 <HAL_GetTick>
 800d08a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d08c:	e008      	b.n	800d0a0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d08e:	f7fe faff 	bl	800b690 <HAL_GetTick>
 800d092:	4602      	mov	r2, r0
 800d094:	693b      	ldr	r3, [r7, #16]
 800d096:	1ad3      	subs	r3, r2, r3
 800d098:	2b02      	cmp	r3, #2
 800d09a:	d901      	bls.n	800d0a0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800d09c:	2303      	movs	r3, #3
 800d09e:	e0ff      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d0a0:	4b57      	ldr	r3, [pc, #348]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d0a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d0a6:	f003 0302 	and.w	r3, r3, #2
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d1ef      	bne.n	800d08e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	f000 80f3 	beq.w	800d29e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0bc:	2b02      	cmp	r3, #2
 800d0be:	f040 80c9 	bne.w	800d254 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800d0c2:	4b4f      	ldr	r3, [pc, #316]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d0c4:	68db      	ldr	r3, [r3, #12]
 800d0c6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800d0c8:	697b      	ldr	r3, [r7, #20]
 800d0ca:	f003 0203 	and.w	r2, r3, #3
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0d2:	429a      	cmp	r2, r3
 800d0d4:	d12c      	bne.n	800d130 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d0d6:	697b      	ldr	r3, [r7, #20]
 800d0d8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0e0:	3b01      	subs	r3, #1
 800d0e2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800d0e4:	429a      	cmp	r2, r3
 800d0e6:	d123      	bne.n	800d130 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800d0e8:	697b      	ldr	r3, [r7, #20]
 800d0ea:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0f2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	d11b      	bne.n	800d130 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d0f8:	697b      	ldr	r3, [r7, #20]
 800d0fa:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d102:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800d104:	429a      	cmp	r2, r3
 800d106:	d113      	bne.n	800d130 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d108:	697b      	ldr	r3, [r7, #20]
 800d10a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d112:	085b      	lsrs	r3, r3, #1
 800d114:	3b01      	subs	r3, #1
 800d116:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d118:	429a      	cmp	r2, r3
 800d11a:	d109      	bne.n	800d130 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d11c:	697b      	ldr	r3, [r7, #20]
 800d11e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d126:	085b      	lsrs	r3, r3, #1
 800d128:	3b01      	subs	r3, #1
 800d12a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d12c:	429a      	cmp	r2, r3
 800d12e:	d06b      	beq.n	800d208 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800d130:	69bb      	ldr	r3, [r7, #24]
 800d132:	2b0c      	cmp	r3, #12
 800d134:	d062      	beq.n	800d1fc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800d136:	4b32      	ldr	r3, [pc, #200]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d001      	beq.n	800d146 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800d142:	2301      	movs	r3, #1
 800d144:	e0ac      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800d146:	4b2e      	ldr	r3, [pc, #184]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	4a2d      	ldr	r2, [pc, #180]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d14c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d150:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800d152:	f7fe fa9d 	bl	800b690 <HAL_GetTick>
 800d156:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d158:	e008      	b.n	800d16c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d15a:	f7fe fa99 	bl	800b690 <HAL_GetTick>
 800d15e:	4602      	mov	r2, r0
 800d160:	693b      	ldr	r3, [r7, #16]
 800d162:	1ad3      	subs	r3, r2, r3
 800d164:	2b02      	cmp	r3, #2
 800d166:	d901      	bls.n	800d16c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800d168:	2303      	movs	r3, #3
 800d16a:	e099      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d16c:	4b24      	ldr	r3, [pc, #144]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d174:	2b00      	cmp	r3, #0
 800d176:	d1f0      	bne.n	800d15a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d178:	4b21      	ldr	r3, [pc, #132]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d17a:	68da      	ldr	r2, [r3, #12]
 800d17c:	4b21      	ldr	r3, [pc, #132]	; (800d204 <HAL_RCC_OscConfig+0x77c>)
 800d17e:	4013      	ands	r3, r2
 800d180:	687a      	ldr	r2, [r7, #4]
 800d182:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800d184:	687a      	ldr	r2, [r7, #4]
 800d186:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800d188:	3a01      	subs	r2, #1
 800d18a:	0112      	lsls	r2, r2, #4
 800d18c:	4311      	orrs	r1, r2
 800d18e:	687a      	ldr	r2, [r7, #4]
 800d190:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800d192:	0212      	lsls	r2, r2, #8
 800d194:	4311      	orrs	r1, r2
 800d196:	687a      	ldr	r2, [r7, #4]
 800d198:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800d19a:	0852      	lsrs	r2, r2, #1
 800d19c:	3a01      	subs	r2, #1
 800d19e:	0552      	lsls	r2, r2, #21
 800d1a0:	4311      	orrs	r1, r2
 800d1a2:	687a      	ldr	r2, [r7, #4]
 800d1a4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800d1a6:	0852      	lsrs	r2, r2, #1
 800d1a8:	3a01      	subs	r2, #1
 800d1aa:	0652      	lsls	r2, r2, #25
 800d1ac:	4311      	orrs	r1, r2
 800d1ae:	687a      	ldr	r2, [r7, #4]
 800d1b0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800d1b2:	06d2      	lsls	r2, r2, #27
 800d1b4:	430a      	orrs	r2, r1
 800d1b6:	4912      	ldr	r1, [pc, #72]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d1b8:	4313      	orrs	r3, r2
 800d1ba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800d1bc:	4b10      	ldr	r3, [pc, #64]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	4a0f      	ldr	r2, [pc, #60]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d1c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d1c6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d1c8:	4b0d      	ldr	r3, [pc, #52]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d1ca:	68db      	ldr	r3, [r3, #12]
 800d1cc:	4a0c      	ldr	r2, [pc, #48]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d1ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d1d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800d1d4:	f7fe fa5c 	bl	800b690 <HAL_GetTick>
 800d1d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d1da:	e008      	b.n	800d1ee <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d1dc:	f7fe fa58 	bl	800b690 <HAL_GetTick>
 800d1e0:	4602      	mov	r2, r0
 800d1e2:	693b      	ldr	r3, [r7, #16]
 800d1e4:	1ad3      	subs	r3, r2, r3
 800d1e6:	2b02      	cmp	r3, #2
 800d1e8:	d901      	bls.n	800d1ee <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800d1ea:	2303      	movs	r3, #3
 800d1ec:	e058      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d1ee:	4b04      	ldr	r3, [pc, #16]	; (800d200 <HAL_RCC_OscConfig+0x778>)
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d0f0      	beq.n	800d1dc <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800d1fa:	e050      	b.n	800d29e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800d1fc:	2301      	movs	r3, #1
 800d1fe:	e04f      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
 800d200:	40021000 	.word	0x40021000
 800d204:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d208:	4b27      	ldr	r3, [pc, #156]	; (800d2a8 <HAL_RCC_OscConfig+0x820>)
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d210:	2b00      	cmp	r3, #0
 800d212:	d144      	bne.n	800d29e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800d214:	4b24      	ldr	r3, [pc, #144]	; (800d2a8 <HAL_RCC_OscConfig+0x820>)
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	4a23      	ldr	r2, [pc, #140]	; (800d2a8 <HAL_RCC_OscConfig+0x820>)
 800d21a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d21e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d220:	4b21      	ldr	r3, [pc, #132]	; (800d2a8 <HAL_RCC_OscConfig+0x820>)
 800d222:	68db      	ldr	r3, [r3, #12]
 800d224:	4a20      	ldr	r2, [pc, #128]	; (800d2a8 <HAL_RCC_OscConfig+0x820>)
 800d226:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d22a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d22c:	f7fe fa30 	bl	800b690 <HAL_GetTick>
 800d230:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d232:	e008      	b.n	800d246 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d234:	f7fe fa2c 	bl	800b690 <HAL_GetTick>
 800d238:	4602      	mov	r2, r0
 800d23a:	693b      	ldr	r3, [r7, #16]
 800d23c:	1ad3      	subs	r3, r2, r3
 800d23e:	2b02      	cmp	r3, #2
 800d240:	d901      	bls.n	800d246 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800d242:	2303      	movs	r3, #3
 800d244:	e02c      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d246:	4b18      	ldr	r3, [pc, #96]	; (800d2a8 <HAL_RCC_OscConfig+0x820>)
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d0f0      	beq.n	800d234 <HAL_RCC_OscConfig+0x7ac>
 800d252:	e024      	b.n	800d29e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800d254:	69bb      	ldr	r3, [r7, #24]
 800d256:	2b0c      	cmp	r3, #12
 800d258:	d01f      	beq.n	800d29a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d25a:	4b13      	ldr	r3, [pc, #76]	; (800d2a8 <HAL_RCC_OscConfig+0x820>)
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	4a12      	ldr	r2, [pc, #72]	; (800d2a8 <HAL_RCC_OscConfig+0x820>)
 800d260:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d264:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d266:	f7fe fa13 	bl	800b690 <HAL_GetTick>
 800d26a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d26c:	e008      	b.n	800d280 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d26e:	f7fe fa0f 	bl	800b690 <HAL_GetTick>
 800d272:	4602      	mov	r2, r0
 800d274:	693b      	ldr	r3, [r7, #16]
 800d276:	1ad3      	subs	r3, r2, r3
 800d278:	2b02      	cmp	r3, #2
 800d27a:	d901      	bls.n	800d280 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800d27c:	2303      	movs	r3, #3
 800d27e:	e00f      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d280:	4b09      	ldr	r3, [pc, #36]	; (800d2a8 <HAL_RCC_OscConfig+0x820>)
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d1f0      	bne.n	800d26e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800d28c:	4b06      	ldr	r3, [pc, #24]	; (800d2a8 <HAL_RCC_OscConfig+0x820>)
 800d28e:	68da      	ldr	r2, [r3, #12]
 800d290:	4905      	ldr	r1, [pc, #20]	; (800d2a8 <HAL_RCC_OscConfig+0x820>)
 800d292:	4b06      	ldr	r3, [pc, #24]	; (800d2ac <HAL_RCC_OscConfig+0x824>)
 800d294:	4013      	ands	r3, r2
 800d296:	60cb      	str	r3, [r1, #12]
 800d298:	e001      	b.n	800d29e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800d29a:	2301      	movs	r3, #1
 800d29c:	e000      	b.n	800d2a0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800d29e:	2300      	movs	r3, #0
}
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	3720      	adds	r7, #32
 800d2a4:	46bd      	mov	sp, r7
 800d2a6:	bd80      	pop	{r7, pc}
 800d2a8:	40021000 	.word	0x40021000
 800d2ac:	feeefffc 	.word	0xfeeefffc

0800d2b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d2b0:	b580      	push	{r7, lr}
 800d2b2:	b084      	sub	sp, #16
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	6078      	str	r0, [r7, #4]
 800d2b8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d101      	bne.n	800d2c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d2c0:	2301      	movs	r3, #1
 800d2c2:	e0e7      	b.n	800d494 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800d2c4:	4b75      	ldr	r3, [pc, #468]	; (800d49c <HAL_RCC_ClockConfig+0x1ec>)
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	f003 0307 	and.w	r3, r3, #7
 800d2cc:	683a      	ldr	r2, [r7, #0]
 800d2ce:	429a      	cmp	r2, r3
 800d2d0:	d910      	bls.n	800d2f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d2d2:	4b72      	ldr	r3, [pc, #456]	; (800d49c <HAL_RCC_ClockConfig+0x1ec>)
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	f023 0207 	bic.w	r2, r3, #7
 800d2da:	4970      	ldr	r1, [pc, #448]	; (800d49c <HAL_RCC_ClockConfig+0x1ec>)
 800d2dc:	683b      	ldr	r3, [r7, #0]
 800d2de:	4313      	orrs	r3, r2
 800d2e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d2e2:	4b6e      	ldr	r3, [pc, #440]	; (800d49c <HAL_RCC_ClockConfig+0x1ec>)
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	f003 0307 	and.w	r3, r3, #7
 800d2ea:	683a      	ldr	r2, [r7, #0]
 800d2ec:	429a      	cmp	r2, r3
 800d2ee:	d001      	beq.n	800d2f4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800d2f0:	2301      	movs	r3, #1
 800d2f2:	e0cf      	b.n	800d494 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	f003 0302 	and.w	r3, r3, #2
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d010      	beq.n	800d322 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	689a      	ldr	r2, [r3, #8]
 800d304:	4b66      	ldr	r3, [pc, #408]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d306:	689b      	ldr	r3, [r3, #8]
 800d308:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d30c:	429a      	cmp	r2, r3
 800d30e:	d908      	bls.n	800d322 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d310:	4b63      	ldr	r3, [pc, #396]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d312:	689b      	ldr	r3, [r3, #8]
 800d314:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	689b      	ldr	r3, [r3, #8]
 800d31c:	4960      	ldr	r1, [pc, #384]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d31e:	4313      	orrs	r3, r2
 800d320:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	f003 0301 	and.w	r3, r3, #1
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d04c      	beq.n	800d3c8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	685b      	ldr	r3, [r3, #4]
 800d332:	2b03      	cmp	r3, #3
 800d334:	d107      	bne.n	800d346 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d336:	4b5a      	ldr	r3, [pc, #360]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d121      	bne.n	800d386 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800d342:	2301      	movs	r3, #1
 800d344:	e0a6      	b.n	800d494 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	685b      	ldr	r3, [r3, #4]
 800d34a:	2b02      	cmp	r3, #2
 800d34c:	d107      	bne.n	800d35e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d34e:	4b54      	ldr	r3, [pc, #336]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d356:	2b00      	cmp	r3, #0
 800d358:	d115      	bne.n	800d386 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800d35a:	2301      	movs	r3, #1
 800d35c:	e09a      	b.n	800d494 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	685b      	ldr	r3, [r3, #4]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d107      	bne.n	800d376 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800d366:	4b4e      	ldr	r3, [pc, #312]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	f003 0302 	and.w	r3, r3, #2
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d109      	bne.n	800d386 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800d372:	2301      	movs	r3, #1
 800d374:	e08e      	b.n	800d494 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d376:	4b4a      	ldr	r3, [pc, #296]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d101      	bne.n	800d386 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800d382:	2301      	movs	r3, #1
 800d384:	e086      	b.n	800d494 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d386:	4b46      	ldr	r3, [pc, #280]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d388:	689b      	ldr	r3, [r3, #8]
 800d38a:	f023 0203 	bic.w	r2, r3, #3
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	685b      	ldr	r3, [r3, #4]
 800d392:	4943      	ldr	r1, [pc, #268]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d394:	4313      	orrs	r3, r2
 800d396:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d398:	f7fe f97a 	bl	800b690 <HAL_GetTick>
 800d39c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d39e:	e00a      	b.n	800d3b6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d3a0:	f7fe f976 	bl	800b690 <HAL_GetTick>
 800d3a4:	4602      	mov	r2, r0
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	1ad3      	subs	r3, r2, r3
 800d3aa:	f241 3288 	movw	r2, #5000	; 0x1388
 800d3ae:	4293      	cmp	r3, r2
 800d3b0:	d901      	bls.n	800d3b6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800d3b2:	2303      	movs	r3, #3
 800d3b4:	e06e      	b.n	800d494 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d3b6:	4b3a      	ldr	r3, [pc, #232]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d3b8:	689b      	ldr	r3, [r3, #8]
 800d3ba:	f003 020c 	and.w	r2, r3, #12
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	685b      	ldr	r3, [r3, #4]
 800d3c2:	009b      	lsls	r3, r3, #2
 800d3c4:	429a      	cmp	r2, r3
 800d3c6:	d1eb      	bne.n	800d3a0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	f003 0302 	and.w	r3, r3, #2
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d010      	beq.n	800d3f6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	689a      	ldr	r2, [r3, #8]
 800d3d8:	4b31      	ldr	r3, [pc, #196]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d3da:	689b      	ldr	r3, [r3, #8]
 800d3dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d3e0:	429a      	cmp	r2, r3
 800d3e2:	d208      	bcs.n	800d3f6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d3e4:	4b2e      	ldr	r3, [pc, #184]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d3e6:	689b      	ldr	r3, [r3, #8]
 800d3e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	689b      	ldr	r3, [r3, #8]
 800d3f0:	492b      	ldr	r1, [pc, #172]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d3f2:	4313      	orrs	r3, r2
 800d3f4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800d3f6:	4b29      	ldr	r3, [pc, #164]	; (800d49c <HAL_RCC_ClockConfig+0x1ec>)
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f003 0307 	and.w	r3, r3, #7
 800d3fe:	683a      	ldr	r2, [r7, #0]
 800d400:	429a      	cmp	r2, r3
 800d402:	d210      	bcs.n	800d426 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d404:	4b25      	ldr	r3, [pc, #148]	; (800d49c <HAL_RCC_ClockConfig+0x1ec>)
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	f023 0207 	bic.w	r2, r3, #7
 800d40c:	4923      	ldr	r1, [pc, #140]	; (800d49c <HAL_RCC_ClockConfig+0x1ec>)
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	4313      	orrs	r3, r2
 800d412:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d414:	4b21      	ldr	r3, [pc, #132]	; (800d49c <HAL_RCC_ClockConfig+0x1ec>)
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	f003 0307 	and.w	r3, r3, #7
 800d41c:	683a      	ldr	r2, [r7, #0]
 800d41e:	429a      	cmp	r2, r3
 800d420:	d001      	beq.n	800d426 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800d422:	2301      	movs	r3, #1
 800d424:	e036      	b.n	800d494 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	f003 0304 	and.w	r3, r3, #4
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d008      	beq.n	800d444 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d432:	4b1b      	ldr	r3, [pc, #108]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d434:	689b      	ldr	r3, [r3, #8]
 800d436:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	68db      	ldr	r3, [r3, #12]
 800d43e:	4918      	ldr	r1, [pc, #96]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d440:	4313      	orrs	r3, r2
 800d442:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	f003 0308 	and.w	r3, r3, #8
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d009      	beq.n	800d464 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d450:	4b13      	ldr	r3, [pc, #76]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d452:	689b      	ldr	r3, [r3, #8]
 800d454:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	691b      	ldr	r3, [r3, #16]
 800d45c:	00db      	lsls	r3, r3, #3
 800d45e:	4910      	ldr	r1, [pc, #64]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d460:	4313      	orrs	r3, r2
 800d462:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d464:	f000 f824 	bl	800d4b0 <HAL_RCC_GetSysClockFreq>
 800d468:	4602      	mov	r2, r0
 800d46a:	4b0d      	ldr	r3, [pc, #52]	; (800d4a0 <HAL_RCC_ClockConfig+0x1f0>)
 800d46c:	689b      	ldr	r3, [r3, #8]
 800d46e:	091b      	lsrs	r3, r3, #4
 800d470:	f003 030f 	and.w	r3, r3, #15
 800d474:	490b      	ldr	r1, [pc, #44]	; (800d4a4 <HAL_RCC_ClockConfig+0x1f4>)
 800d476:	5ccb      	ldrb	r3, [r1, r3]
 800d478:	f003 031f 	and.w	r3, r3, #31
 800d47c:	fa22 f303 	lsr.w	r3, r2, r3
 800d480:	4a09      	ldr	r2, [pc, #36]	; (800d4a8 <HAL_RCC_ClockConfig+0x1f8>)
 800d482:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800d484:	4b09      	ldr	r3, [pc, #36]	; (800d4ac <HAL_RCC_ClockConfig+0x1fc>)
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	4618      	mov	r0, r3
 800d48a:	f7fe f8b1 	bl	800b5f0 <HAL_InitTick>
 800d48e:	4603      	mov	r3, r0
 800d490:	72fb      	strb	r3, [r7, #11]

  return status;
 800d492:	7afb      	ldrb	r3, [r7, #11]
}
 800d494:	4618      	mov	r0, r3
 800d496:	3710      	adds	r7, #16
 800d498:	46bd      	mov	sp, r7
 800d49a:	bd80      	pop	{r7, pc}
 800d49c:	40022000 	.word	0x40022000
 800d4a0:	40021000 	.word	0x40021000
 800d4a4:	08011a04 	.word	0x08011a04
 800d4a8:	20000014 	.word	0x20000014
 800d4ac:	2000001c 	.word	0x2000001c

0800d4b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d4b0:	b480      	push	{r7}
 800d4b2:	b089      	sub	sp, #36	; 0x24
 800d4b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	61fb      	str	r3, [r7, #28]
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d4be:	4b3e      	ldr	r3, [pc, #248]	; (800d5b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800d4c0:	689b      	ldr	r3, [r3, #8]
 800d4c2:	f003 030c 	and.w	r3, r3, #12
 800d4c6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d4c8:	4b3b      	ldr	r3, [pc, #236]	; (800d5b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800d4ca:	68db      	ldr	r3, [r3, #12]
 800d4cc:	f003 0303 	and.w	r3, r3, #3
 800d4d0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800d4d2:	693b      	ldr	r3, [r7, #16]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d005      	beq.n	800d4e4 <HAL_RCC_GetSysClockFreq+0x34>
 800d4d8:	693b      	ldr	r3, [r7, #16]
 800d4da:	2b0c      	cmp	r3, #12
 800d4dc:	d121      	bne.n	800d522 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	2b01      	cmp	r3, #1
 800d4e2:	d11e      	bne.n	800d522 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800d4e4:	4b34      	ldr	r3, [pc, #208]	; (800d5b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	f003 0308 	and.w	r3, r3, #8
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d107      	bne.n	800d500 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800d4f0:	4b31      	ldr	r3, [pc, #196]	; (800d5b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800d4f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d4f6:	0a1b      	lsrs	r3, r3, #8
 800d4f8:	f003 030f 	and.w	r3, r3, #15
 800d4fc:	61fb      	str	r3, [r7, #28]
 800d4fe:	e005      	b.n	800d50c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800d500:	4b2d      	ldr	r3, [pc, #180]	; (800d5b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	091b      	lsrs	r3, r3, #4
 800d506:	f003 030f 	and.w	r3, r3, #15
 800d50a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800d50c:	4a2b      	ldr	r2, [pc, #172]	; (800d5bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800d50e:	69fb      	ldr	r3, [r7, #28]
 800d510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d514:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d516:	693b      	ldr	r3, [r7, #16]
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d10d      	bne.n	800d538 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800d51c:	69fb      	ldr	r3, [r7, #28]
 800d51e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d520:	e00a      	b.n	800d538 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800d522:	693b      	ldr	r3, [r7, #16]
 800d524:	2b04      	cmp	r3, #4
 800d526:	d102      	bne.n	800d52e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d528:	4b25      	ldr	r3, [pc, #148]	; (800d5c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800d52a:	61bb      	str	r3, [r7, #24]
 800d52c:	e004      	b.n	800d538 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800d52e:	693b      	ldr	r3, [r7, #16]
 800d530:	2b08      	cmp	r3, #8
 800d532:	d101      	bne.n	800d538 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d534:	4b23      	ldr	r3, [pc, #140]	; (800d5c4 <HAL_RCC_GetSysClockFreq+0x114>)
 800d536:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800d538:	693b      	ldr	r3, [r7, #16]
 800d53a:	2b0c      	cmp	r3, #12
 800d53c:	d134      	bne.n	800d5a8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d53e:	4b1e      	ldr	r3, [pc, #120]	; (800d5b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800d540:	68db      	ldr	r3, [r3, #12]
 800d542:	f003 0303 	and.w	r3, r3, #3
 800d546:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	2b02      	cmp	r3, #2
 800d54c:	d003      	beq.n	800d556 <HAL_RCC_GetSysClockFreq+0xa6>
 800d54e:	68bb      	ldr	r3, [r7, #8]
 800d550:	2b03      	cmp	r3, #3
 800d552:	d003      	beq.n	800d55c <HAL_RCC_GetSysClockFreq+0xac>
 800d554:	e005      	b.n	800d562 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800d556:	4b1a      	ldr	r3, [pc, #104]	; (800d5c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800d558:	617b      	str	r3, [r7, #20]
      break;
 800d55a:	e005      	b.n	800d568 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800d55c:	4b19      	ldr	r3, [pc, #100]	; (800d5c4 <HAL_RCC_GetSysClockFreq+0x114>)
 800d55e:	617b      	str	r3, [r7, #20]
      break;
 800d560:	e002      	b.n	800d568 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800d562:	69fb      	ldr	r3, [r7, #28]
 800d564:	617b      	str	r3, [r7, #20]
      break;
 800d566:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d568:	4b13      	ldr	r3, [pc, #76]	; (800d5b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800d56a:	68db      	ldr	r3, [r3, #12]
 800d56c:	091b      	lsrs	r3, r3, #4
 800d56e:	f003 0307 	and.w	r3, r3, #7
 800d572:	3301      	adds	r3, #1
 800d574:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800d576:	4b10      	ldr	r3, [pc, #64]	; (800d5b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800d578:	68db      	ldr	r3, [r3, #12]
 800d57a:	0a1b      	lsrs	r3, r3, #8
 800d57c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d580:	697a      	ldr	r2, [r7, #20]
 800d582:	fb03 f202 	mul.w	r2, r3, r2
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	fbb2 f3f3 	udiv	r3, r2, r3
 800d58c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d58e:	4b0a      	ldr	r3, [pc, #40]	; (800d5b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800d590:	68db      	ldr	r3, [r3, #12]
 800d592:	0e5b      	lsrs	r3, r3, #25
 800d594:	f003 0303 	and.w	r3, r3, #3
 800d598:	3301      	adds	r3, #1
 800d59a:	005b      	lsls	r3, r3, #1
 800d59c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800d59e:	697a      	ldr	r2, [r7, #20]
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d5a6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800d5a8:	69bb      	ldr	r3, [r7, #24]
}
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	3724      	adds	r7, #36	; 0x24
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b4:	4770      	bx	lr
 800d5b6:	bf00      	nop
 800d5b8:	40021000 	.word	0x40021000
 800d5bc:	08011a1c 	.word	0x08011a1c
 800d5c0:	00f42400 	.word	0x00f42400
 800d5c4:	007a1200 	.word	0x007a1200

0800d5c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d5c8:	b480      	push	{r7}
 800d5ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d5cc:	4b03      	ldr	r3, [pc, #12]	; (800d5dc <HAL_RCC_GetHCLKFreq+0x14>)
 800d5ce:	681b      	ldr	r3, [r3, #0]
}
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	46bd      	mov	sp, r7
 800d5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d8:	4770      	bx	lr
 800d5da:	bf00      	nop
 800d5dc:	20000014 	.word	0x20000014

0800d5e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d5e0:	b580      	push	{r7, lr}
 800d5e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d5e4:	f7ff fff0 	bl	800d5c8 <HAL_RCC_GetHCLKFreq>
 800d5e8:	4602      	mov	r2, r0
 800d5ea:	4b06      	ldr	r3, [pc, #24]	; (800d604 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d5ec:	689b      	ldr	r3, [r3, #8]
 800d5ee:	0a1b      	lsrs	r3, r3, #8
 800d5f0:	f003 0307 	and.w	r3, r3, #7
 800d5f4:	4904      	ldr	r1, [pc, #16]	; (800d608 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d5f6:	5ccb      	ldrb	r3, [r1, r3]
 800d5f8:	f003 031f 	and.w	r3, r3, #31
 800d5fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d600:	4618      	mov	r0, r3
 800d602:	bd80      	pop	{r7, pc}
 800d604:	40021000 	.word	0x40021000
 800d608:	08011a14 	.word	0x08011a14

0800d60c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d60c:	b580      	push	{r7, lr}
 800d60e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d610:	f7ff ffda 	bl	800d5c8 <HAL_RCC_GetHCLKFreq>
 800d614:	4602      	mov	r2, r0
 800d616:	4b06      	ldr	r3, [pc, #24]	; (800d630 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d618:	689b      	ldr	r3, [r3, #8]
 800d61a:	0adb      	lsrs	r3, r3, #11
 800d61c:	f003 0307 	and.w	r3, r3, #7
 800d620:	4904      	ldr	r1, [pc, #16]	; (800d634 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d622:	5ccb      	ldrb	r3, [r1, r3]
 800d624:	f003 031f 	and.w	r3, r3, #31
 800d628:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d62c:	4618      	mov	r0, r3
 800d62e:	bd80      	pop	{r7, pc}
 800d630:	40021000 	.word	0x40021000
 800d634:	08011a14 	.word	0x08011a14

0800d638 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800d638:	b580      	push	{r7, lr}
 800d63a:	b086      	sub	sp, #24
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800d640:	2300      	movs	r3, #0
 800d642:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800d644:	4b2a      	ldr	r3, [pc, #168]	; (800d6f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d003      	beq.n	800d658 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800d650:	f7ff f9b6 	bl	800c9c0 <HAL_PWREx_GetVoltageRange>
 800d654:	6178      	str	r0, [r7, #20]
 800d656:	e014      	b.n	800d682 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800d658:	4b25      	ldr	r3, [pc, #148]	; (800d6f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d65a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d65c:	4a24      	ldr	r2, [pc, #144]	; (800d6f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d65e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d662:	6593      	str	r3, [r2, #88]	; 0x58
 800d664:	4b22      	ldr	r3, [pc, #136]	; (800d6f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d666:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d668:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d66c:	60fb      	str	r3, [r7, #12]
 800d66e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800d670:	f7ff f9a6 	bl	800c9c0 <HAL_PWREx_GetVoltageRange>
 800d674:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800d676:	4b1e      	ldr	r3, [pc, #120]	; (800d6f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d678:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d67a:	4a1d      	ldr	r2, [pc, #116]	; (800d6f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d67c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d680:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d682:	697b      	ldr	r3, [r7, #20]
 800d684:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d688:	d10b      	bne.n	800d6a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	2b80      	cmp	r3, #128	; 0x80
 800d68e:	d919      	bls.n	800d6c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2ba0      	cmp	r3, #160	; 0xa0
 800d694:	d902      	bls.n	800d69c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800d696:	2302      	movs	r3, #2
 800d698:	613b      	str	r3, [r7, #16]
 800d69a:	e013      	b.n	800d6c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800d69c:	2301      	movs	r3, #1
 800d69e:	613b      	str	r3, [r7, #16]
 800d6a0:	e010      	b.n	800d6c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	2b80      	cmp	r3, #128	; 0x80
 800d6a6:	d902      	bls.n	800d6ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800d6a8:	2303      	movs	r3, #3
 800d6aa:	613b      	str	r3, [r7, #16]
 800d6ac:	e00a      	b.n	800d6c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	2b80      	cmp	r3, #128	; 0x80
 800d6b2:	d102      	bne.n	800d6ba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800d6b4:	2302      	movs	r3, #2
 800d6b6:	613b      	str	r3, [r7, #16]
 800d6b8:	e004      	b.n	800d6c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	2b70      	cmp	r3, #112	; 0x70
 800d6be:	d101      	bne.n	800d6c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800d6c0:	2301      	movs	r3, #1
 800d6c2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800d6c4:	4b0b      	ldr	r3, [pc, #44]	; (800d6f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	f023 0207 	bic.w	r2, r3, #7
 800d6cc:	4909      	ldr	r1, [pc, #36]	; (800d6f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d6ce:	693b      	ldr	r3, [r7, #16]
 800d6d0:	4313      	orrs	r3, r2
 800d6d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800d6d4:	4b07      	ldr	r3, [pc, #28]	; (800d6f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	f003 0307 	and.w	r3, r3, #7
 800d6dc:	693a      	ldr	r2, [r7, #16]
 800d6de:	429a      	cmp	r2, r3
 800d6e0:	d001      	beq.n	800d6e6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800d6e2:	2301      	movs	r3, #1
 800d6e4:	e000      	b.n	800d6e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800d6e6:	2300      	movs	r3, #0
}
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	3718      	adds	r7, #24
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	bd80      	pop	{r7, pc}
 800d6f0:	40021000 	.word	0x40021000
 800d6f4:	40022000 	.word	0x40022000

0800d6f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b086      	sub	sp, #24
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d700:	2300      	movs	r3, #0
 800d702:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d704:	2300      	movs	r3, #0
 800d706:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d710:	2b00      	cmp	r3, #0
 800d712:	d031      	beq.n	800d778 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d718:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800d71c:	d01a      	beq.n	800d754 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800d71e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800d722:	d814      	bhi.n	800d74e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800d724:	2b00      	cmp	r3, #0
 800d726:	d009      	beq.n	800d73c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800d728:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d72c:	d10f      	bne.n	800d74e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800d72e:	4b5d      	ldr	r3, [pc, #372]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d730:	68db      	ldr	r3, [r3, #12]
 800d732:	4a5c      	ldr	r2, [pc, #368]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d734:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d738:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d73a:	e00c      	b.n	800d756 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	3304      	adds	r3, #4
 800d740:	2100      	movs	r1, #0
 800d742:	4618      	mov	r0, r3
 800d744:	f000 fa22 	bl	800db8c <RCCEx_PLLSAI1_Config>
 800d748:	4603      	mov	r3, r0
 800d74a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d74c:	e003      	b.n	800d756 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800d74e:	2301      	movs	r3, #1
 800d750:	74fb      	strb	r3, [r7, #19]
      break;
 800d752:	e000      	b.n	800d756 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800d754:	bf00      	nop
    }

    if(ret == HAL_OK)
 800d756:	7cfb      	ldrb	r3, [r7, #19]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d10b      	bne.n	800d774 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d75c:	4b51      	ldr	r3, [pc, #324]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d75e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d762:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d76a:	494e      	ldr	r1, [pc, #312]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d76c:	4313      	orrs	r3, r2
 800d76e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d772:	e001      	b.n	800d778 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d774:	7cfb      	ldrb	r3, [r7, #19]
 800d776:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d780:	2b00      	cmp	r3, #0
 800d782:	f000 809e 	beq.w	800d8c2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d786:	2300      	movs	r3, #0
 800d788:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d78a:	4b46      	ldr	r3, [pc, #280]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d78c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d78e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d792:	2b00      	cmp	r3, #0
 800d794:	d101      	bne.n	800d79a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800d796:	2301      	movs	r3, #1
 800d798:	e000      	b.n	800d79c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800d79a:	2300      	movs	r3, #0
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d00d      	beq.n	800d7bc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d7a0:	4b40      	ldr	r3, [pc, #256]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d7a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d7a4:	4a3f      	ldr	r2, [pc, #252]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d7a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d7aa:	6593      	str	r3, [r2, #88]	; 0x58
 800d7ac:	4b3d      	ldr	r3, [pc, #244]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d7ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d7b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d7b4:	60bb      	str	r3, [r7, #8]
 800d7b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d7bc:	4b3a      	ldr	r3, [pc, #232]	; (800d8a8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	4a39      	ldr	r2, [pc, #228]	; (800d8a8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800d7c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d7c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d7c8:	f7fd ff62 	bl	800b690 <HAL_GetTick>
 800d7cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800d7ce:	e009      	b.n	800d7e4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d7d0:	f7fd ff5e 	bl	800b690 <HAL_GetTick>
 800d7d4:	4602      	mov	r2, r0
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	1ad3      	subs	r3, r2, r3
 800d7da:	2b02      	cmp	r3, #2
 800d7dc:	d902      	bls.n	800d7e4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800d7de:	2303      	movs	r3, #3
 800d7e0:	74fb      	strb	r3, [r7, #19]
        break;
 800d7e2:	e005      	b.n	800d7f0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800d7e4:	4b30      	ldr	r3, [pc, #192]	; (800d8a8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d0ef      	beq.n	800d7d0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800d7f0:	7cfb      	ldrb	r3, [r7, #19]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d15a      	bne.n	800d8ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d7f6:	4b2b      	ldr	r3, [pc, #172]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d7f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d7fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d800:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d802:	697b      	ldr	r3, [r7, #20]
 800d804:	2b00      	cmp	r3, #0
 800d806:	d01e      	beq.n	800d846 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d80c:	697a      	ldr	r2, [r7, #20]
 800d80e:	429a      	cmp	r2, r3
 800d810:	d019      	beq.n	800d846 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d812:	4b24      	ldr	r3, [pc, #144]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d814:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d818:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d81c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d81e:	4b21      	ldr	r3, [pc, #132]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d820:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d824:	4a1f      	ldr	r2, [pc, #124]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d826:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d82a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d82e:	4b1d      	ldr	r3, [pc, #116]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d834:	4a1b      	ldr	r2, [pc, #108]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d836:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d83a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d83e:	4a19      	ldr	r2, [pc, #100]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d840:	697b      	ldr	r3, [r7, #20]
 800d842:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d846:	697b      	ldr	r3, [r7, #20]
 800d848:	f003 0301 	and.w	r3, r3, #1
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d016      	beq.n	800d87e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d850:	f7fd ff1e 	bl	800b690 <HAL_GetTick>
 800d854:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d856:	e00b      	b.n	800d870 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d858:	f7fd ff1a 	bl	800b690 <HAL_GetTick>
 800d85c:	4602      	mov	r2, r0
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	1ad3      	subs	r3, r2, r3
 800d862:	f241 3288 	movw	r2, #5000	; 0x1388
 800d866:	4293      	cmp	r3, r2
 800d868:	d902      	bls.n	800d870 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800d86a:	2303      	movs	r3, #3
 800d86c:	74fb      	strb	r3, [r7, #19]
            break;
 800d86e:	e006      	b.n	800d87e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d870:	4b0c      	ldr	r3, [pc, #48]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d872:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d876:	f003 0302 	and.w	r3, r3, #2
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d0ec      	beq.n	800d858 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800d87e:	7cfb      	ldrb	r3, [r7, #19]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d10b      	bne.n	800d89c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d884:	4b07      	ldr	r3, [pc, #28]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d886:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d88a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d892:	4904      	ldr	r1, [pc, #16]	; (800d8a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d894:	4313      	orrs	r3, r2
 800d896:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800d89a:	e009      	b.n	800d8b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d89c:	7cfb      	ldrb	r3, [r7, #19]
 800d89e:	74bb      	strb	r3, [r7, #18]
 800d8a0:	e006      	b.n	800d8b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800d8a2:	bf00      	nop
 800d8a4:	40021000 	.word	0x40021000
 800d8a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d8ac:	7cfb      	ldrb	r3, [r7, #19]
 800d8ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d8b0:	7c7b      	ldrb	r3, [r7, #17]
 800d8b2:	2b01      	cmp	r3, #1
 800d8b4:	d105      	bne.n	800d8c2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d8b6:	4b8d      	ldr	r3, [pc, #564]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d8b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d8ba:	4a8c      	ldr	r2, [pc, #560]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d8bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d8c0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	f003 0301 	and.w	r3, r3, #1
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d00a      	beq.n	800d8e4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d8ce:	4b87      	ldr	r3, [pc, #540]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d8d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d8d4:	f023 0203 	bic.w	r2, r3, #3
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	6a1b      	ldr	r3, [r3, #32]
 800d8dc:	4983      	ldr	r1, [pc, #524]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d8de:	4313      	orrs	r3, r2
 800d8e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	f003 0302 	and.w	r3, r3, #2
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d00a      	beq.n	800d906 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d8f0:	4b7e      	ldr	r3, [pc, #504]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d8f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d8f6:	f023 020c 	bic.w	r2, r3, #12
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8fe:	497b      	ldr	r1, [pc, #492]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d900:	4313      	orrs	r3, r2
 800d902:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	f003 0304 	and.w	r3, r3, #4
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d00a      	beq.n	800d928 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d912:	4b76      	ldr	r3, [pc, #472]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d914:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d918:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d920:	4972      	ldr	r1, [pc, #456]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d922:	4313      	orrs	r3, r2
 800d924:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	f003 0320 	and.w	r3, r3, #32
 800d930:	2b00      	cmp	r3, #0
 800d932:	d00a      	beq.n	800d94a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d934:	4b6d      	ldr	r3, [pc, #436]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d93a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d942:	496a      	ldr	r1, [pc, #424]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d944:	4313      	orrs	r3, r2
 800d946:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d952:	2b00      	cmp	r3, #0
 800d954:	d00a      	beq.n	800d96c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d956:	4b65      	ldr	r3, [pc, #404]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d95c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d964:	4961      	ldr	r1, [pc, #388]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d966:	4313      	orrs	r3, r2
 800d968:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d974:	2b00      	cmp	r3, #0
 800d976:	d00a      	beq.n	800d98e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d978:	4b5c      	ldr	r3, [pc, #368]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d97a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d97e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d986:	4959      	ldr	r1, [pc, #356]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d988:	4313      	orrs	r3, r2
 800d98a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d996:	2b00      	cmp	r3, #0
 800d998:	d00a      	beq.n	800d9b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d99a:	4b54      	ldr	r3, [pc, #336]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d99c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d9a0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9a8:	4950      	ldr	r1, [pc, #320]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d9aa:	4313      	orrs	r3, r2
 800d9ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d00a      	beq.n	800d9d2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d9bc:	4b4b      	ldr	r3, [pc, #300]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d9be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d9c2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d9ca:	4948      	ldr	r1, [pc, #288]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d9cc:	4313      	orrs	r3, r2
 800d9ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d00a      	beq.n	800d9f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d9de:	4b43      	ldr	r3, [pc, #268]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d9e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d9e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9ec:	493f      	ldr	r1, [pc, #252]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d9ee:	4313      	orrs	r3, r2
 800d9f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d028      	beq.n	800da52 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800da00:	4b3a      	ldr	r3, [pc, #232]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800da02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800da06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da0e:	4937      	ldr	r1, [pc, #220]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800da10:	4313      	orrs	r3, r2
 800da12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800da1e:	d106      	bne.n	800da2e <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800da20:	4b32      	ldr	r3, [pc, #200]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800da22:	68db      	ldr	r3, [r3, #12]
 800da24:	4a31      	ldr	r2, [pc, #196]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800da26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800da2a:	60d3      	str	r3, [r2, #12]
 800da2c:	e011      	b.n	800da52 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da32:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800da36:	d10c      	bne.n	800da52 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	3304      	adds	r3, #4
 800da3c:	2101      	movs	r1, #1
 800da3e:	4618      	mov	r0, r3
 800da40:	f000 f8a4 	bl	800db8c <RCCEx_PLLSAI1_Config>
 800da44:	4603      	mov	r3, r0
 800da46:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800da48:	7cfb      	ldrb	r3, [r7, #19]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d001      	beq.n	800da52 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800da4e:	7cfb      	ldrb	r3, [r7, #19]
 800da50:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d028      	beq.n	800dab0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800da5e:	4b23      	ldr	r3, [pc, #140]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800da60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800da64:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da6c:	491f      	ldr	r1, [pc, #124]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800da6e:	4313      	orrs	r3, r2
 800da70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800da7c:	d106      	bne.n	800da8c <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800da7e:	4b1b      	ldr	r3, [pc, #108]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800da80:	68db      	ldr	r3, [r3, #12]
 800da82:	4a1a      	ldr	r2, [pc, #104]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800da84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800da88:	60d3      	str	r3, [r2, #12]
 800da8a:	e011      	b.n	800dab0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800da94:	d10c      	bne.n	800dab0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	3304      	adds	r3, #4
 800da9a:	2101      	movs	r1, #1
 800da9c:	4618      	mov	r0, r3
 800da9e:	f000 f875 	bl	800db8c <RCCEx_PLLSAI1_Config>
 800daa2:	4603      	mov	r3, r0
 800daa4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800daa6:	7cfb      	ldrb	r3, [r7, #19]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d001      	beq.n	800dab0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800daac:	7cfb      	ldrb	r3, [r7, #19]
 800daae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d02b      	beq.n	800db14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800dabc:	4b0b      	ldr	r3, [pc, #44]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800dabe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dac2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800daca:	4908      	ldr	r1, [pc, #32]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800dacc:	4313      	orrs	r3, r2
 800dace:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dad6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dada:	d109      	bne.n	800daf0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dadc:	4b03      	ldr	r3, [pc, #12]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800dade:	68db      	ldr	r3, [r3, #12]
 800dae0:	4a02      	ldr	r2, [pc, #8]	; (800daec <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800dae2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dae6:	60d3      	str	r3, [r2, #12]
 800dae8:	e014      	b.n	800db14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800daea:	bf00      	nop
 800daec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800daf4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800daf8:	d10c      	bne.n	800db14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	3304      	adds	r3, #4
 800dafe:	2101      	movs	r1, #1
 800db00:	4618      	mov	r0, r3
 800db02:	f000 f843 	bl	800db8c <RCCEx_PLLSAI1_Config>
 800db06:	4603      	mov	r3, r0
 800db08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800db0a:	7cfb      	ldrb	r3, [r7, #19]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d001      	beq.n	800db14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 800db10:	7cfb      	ldrb	r3, [r7, #19]
 800db12:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d01c      	beq.n	800db5a <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800db20:	4b19      	ldr	r3, [pc, #100]	; (800db88 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800db22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800db26:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db2e:	4916      	ldr	r1, [pc, #88]	; (800db88 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800db30:	4313      	orrs	r3, r2
 800db32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800db3e:	d10c      	bne.n	800db5a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	3304      	adds	r3, #4
 800db44:	2102      	movs	r1, #2
 800db46:	4618      	mov	r0, r3
 800db48:	f000 f820 	bl	800db8c <RCCEx_PLLSAI1_Config>
 800db4c:	4603      	mov	r3, r0
 800db4e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800db50:	7cfb      	ldrb	r3, [r7, #19]
 800db52:	2b00      	cmp	r3, #0
 800db54:	d001      	beq.n	800db5a <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800db56:	7cfb      	ldrb	r3, [r7, #19]
 800db58:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800db62:	2b00      	cmp	r3, #0
 800db64:	d00a      	beq.n	800db7c <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800db66:	4b08      	ldr	r3, [pc, #32]	; (800db88 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800db68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800db6c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db74:	4904      	ldr	r1, [pc, #16]	; (800db88 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800db76:	4313      	orrs	r3, r2
 800db78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800db7c:	7cbb      	ldrb	r3, [r7, #18]
}
 800db7e:	4618      	mov	r0, r3
 800db80:	3718      	adds	r7, #24
 800db82:	46bd      	mov	sp, r7
 800db84:	bd80      	pop	{r7, pc}
 800db86:	bf00      	nop
 800db88:	40021000 	.word	0x40021000

0800db8c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b084      	sub	sp, #16
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
 800db94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800db96:	2300      	movs	r3, #0
 800db98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800db9a:	4b74      	ldr	r3, [pc, #464]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800db9c:	68db      	ldr	r3, [r3, #12]
 800db9e:	f003 0303 	and.w	r3, r3, #3
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d018      	beq.n	800dbd8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800dba6:	4b71      	ldr	r3, [pc, #452]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dba8:	68db      	ldr	r3, [r3, #12]
 800dbaa:	f003 0203 	and.w	r2, r3, #3
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	429a      	cmp	r2, r3
 800dbb4:	d10d      	bne.n	800dbd2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
       ||
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d009      	beq.n	800dbd2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800dbbe:	4b6b      	ldr	r3, [pc, #428]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dbc0:	68db      	ldr	r3, [r3, #12]
 800dbc2:	091b      	lsrs	r3, r3, #4
 800dbc4:	f003 0307 	and.w	r3, r3, #7
 800dbc8:	1c5a      	adds	r2, r3, #1
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	685b      	ldr	r3, [r3, #4]
       ||
 800dbce:	429a      	cmp	r2, r3
 800dbd0:	d047      	beq.n	800dc62 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800dbd2:	2301      	movs	r3, #1
 800dbd4:	73fb      	strb	r3, [r7, #15]
 800dbd6:	e044      	b.n	800dc62 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	2b03      	cmp	r3, #3
 800dbde:	d018      	beq.n	800dc12 <RCCEx_PLLSAI1_Config+0x86>
 800dbe0:	2b03      	cmp	r3, #3
 800dbe2:	d825      	bhi.n	800dc30 <RCCEx_PLLSAI1_Config+0xa4>
 800dbe4:	2b01      	cmp	r3, #1
 800dbe6:	d002      	beq.n	800dbee <RCCEx_PLLSAI1_Config+0x62>
 800dbe8:	2b02      	cmp	r3, #2
 800dbea:	d009      	beq.n	800dc00 <RCCEx_PLLSAI1_Config+0x74>
 800dbec:	e020      	b.n	800dc30 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800dbee:	4b5f      	ldr	r3, [pc, #380]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	f003 0302 	and.w	r3, r3, #2
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d11d      	bne.n	800dc36 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800dbfa:	2301      	movs	r3, #1
 800dbfc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800dbfe:	e01a      	b.n	800dc36 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800dc00:	4b5a      	ldr	r3, [pc, #360]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d116      	bne.n	800dc3a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800dc10:	e013      	b.n	800dc3a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800dc12:	4b56      	ldr	r3, [pc, #344]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d10f      	bne.n	800dc3e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800dc1e:	4b53      	ldr	r3, [pc, #332]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d109      	bne.n	800dc3e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800dc2a:	2301      	movs	r3, #1
 800dc2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800dc2e:	e006      	b.n	800dc3e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800dc30:	2301      	movs	r3, #1
 800dc32:	73fb      	strb	r3, [r7, #15]
      break;
 800dc34:	e004      	b.n	800dc40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800dc36:	bf00      	nop
 800dc38:	e002      	b.n	800dc40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800dc3a:	bf00      	nop
 800dc3c:	e000      	b.n	800dc40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800dc3e:	bf00      	nop
    }

    if(status == HAL_OK)
 800dc40:	7bfb      	ldrb	r3, [r7, #15]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d10d      	bne.n	800dc62 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800dc46:	4b49      	ldr	r3, [pc, #292]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dc48:	68db      	ldr	r3, [r3, #12]
 800dc4a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	6819      	ldr	r1, [r3, #0]
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	685b      	ldr	r3, [r3, #4]
 800dc56:	3b01      	subs	r3, #1
 800dc58:	011b      	lsls	r3, r3, #4
 800dc5a:	430b      	orrs	r3, r1
 800dc5c:	4943      	ldr	r1, [pc, #268]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dc5e:	4313      	orrs	r3, r2
 800dc60:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800dc62:	7bfb      	ldrb	r3, [r7, #15]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d17c      	bne.n	800dd62 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800dc68:	4b40      	ldr	r3, [pc, #256]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	4a3f      	ldr	r2, [pc, #252]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dc6e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800dc72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dc74:	f7fd fd0c 	bl	800b690 <HAL_GetTick>
 800dc78:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800dc7a:	e009      	b.n	800dc90 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800dc7c:	f7fd fd08 	bl	800b690 <HAL_GetTick>
 800dc80:	4602      	mov	r2, r0
 800dc82:	68bb      	ldr	r3, [r7, #8]
 800dc84:	1ad3      	subs	r3, r2, r3
 800dc86:	2b02      	cmp	r3, #2
 800dc88:	d902      	bls.n	800dc90 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800dc8a:	2303      	movs	r3, #3
 800dc8c:	73fb      	strb	r3, [r7, #15]
        break;
 800dc8e:	e005      	b.n	800dc9c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800dc90:	4b36      	ldr	r3, [pc, #216]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d1ef      	bne.n	800dc7c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800dc9c:	7bfb      	ldrb	r3, [r7, #15]
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d15f      	bne.n	800dd62 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d110      	bne.n	800dcca <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800dca8:	4b30      	ldr	r3, [pc, #192]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dcaa:	691b      	ldr	r3, [r3, #16]
 800dcac:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800dcb0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800dcb4:	687a      	ldr	r2, [r7, #4]
 800dcb6:	6892      	ldr	r2, [r2, #8]
 800dcb8:	0211      	lsls	r1, r2, #8
 800dcba:	687a      	ldr	r2, [r7, #4]
 800dcbc:	68d2      	ldr	r2, [r2, #12]
 800dcbe:	06d2      	lsls	r2, r2, #27
 800dcc0:	430a      	orrs	r2, r1
 800dcc2:	492a      	ldr	r1, [pc, #168]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dcc4:	4313      	orrs	r3, r2
 800dcc6:	610b      	str	r3, [r1, #16]
 800dcc8:	e027      	b.n	800dd1a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	2b01      	cmp	r3, #1
 800dcce:	d112      	bne.n	800dcf6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800dcd0:	4b26      	ldr	r3, [pc, #152]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dcd2:	691b      	ldr	r3, [r3, #16]
 800dcd4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800dcd8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800dcdc:	687a      	ldr	r2, [r7, #4]
 800dcde:	6892      	ldr	r2, [r2, #8]
 800dce0:	0211      	lsls	r1, r2, #8
 800dce2:	687a      	ldr	r2, [r7, #4]
 800dce4:	6912      	ldr	r2, [r2, #16]
 800dce6:	0852      	lsrs	r2, r2, #1
 800dce8:	3a01      	subs	r2, #1
 800dcea:	0552      	lsls	r2, r2, #21
 800dcec:	430a      	orrs	r2, r1
 800dcee:	491f      	ldr	r1, [pc, #124]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dcf0:	4313      	orrs	r3, r2
 800dcf2:	610b      	str	r3, [r1, #16]
 800dcf4:	e011      	b.n	800dd1a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800dcf6:	4b1d      	ldr	r3, [pc, #116]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dcf8:	691b      	ldr	r3, [r3, #16]
 800dcfa:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800dcfe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800dd02:	687a      	ldr	r2, [r7, #4]
 800dd04:	6892      	ldr	r2, [r2, #8]
 800dd06:	0211      	lsls	r1, r2, #8
 800dd08:	687a      	ldr	r2, [r7, #4]
 800dd0a:	6952      	ldr	r2, [r2, #20]
 800dd0c:	0852      	lsrs	r2, r2, #1
 800dd0e:	3a01      	subs	r2, #1
 800dd10:	0652      	lsls	r2, r2, #25
 800dd12:	430a      	orrs	r2, r1
 800dd14:	4915      	ldr	r1, [pc, #84]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dd16:	4313      	orrs	r3, r2
 800dd18:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800dd1a:	4b14      	ldr	r3, [pc, #80]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	4a13      	ldr	r2, [pc, #76]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dd20:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800dd24:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dd26:	f7fd fcb3 	bl	800b690 <HAL_GetTick>
 800dd2a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800dd2c:	e009      	b.n	800dd42 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800dd2e:	f7fd fcaf 	bl	800b690 <HAL_GetTick>
 800dd32:	4602      	mov	r2, r0
 800dd34:	68bb      	ldr	r3, [r7, #8]
 800dd36:	1ad3      	subs	r3, r2, r3
 800dd38:	2b02      	cmp	r3, #2
 800dd3a:	d902      	bls.n	800dd42 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800dd3c:	2303      	movs	r3, #3
 800dd3e:	73fb      	strb	r3, [r7, #15]
          break;
 800dd40:	e005      	b.n	800dd4e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800dd42:	4b0a      	ldr	r3, [pc, #40]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d0ef      	beq.n	800dd2e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800dd4e:	7bfb      	ldrb	r3, [r7, #15]
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d106      	bne.n	800dd62 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800dd54:	4b05      	ldr	r3, [pc, #20]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dd56:	691a      	ldr	r2, [r3, #16]
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	699b      	ldr	r3, [r3, #24]
 800dd5c:	4903      	ldr	r1, [pc, #12]	; (800dd6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800dd5e:	4313      	orrs	r3, r2
 800dd60:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800dd62:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd64:	4618      	mov	r0, r3
 800dd66:	3710      	adds	r7, #16
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	bd80      	pop	{r7, pc}
 800dd6c:	40021000 	.word	0x40021000

0800dd70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800dd70:	b580      	push	{r7, lr}
 800dd72:	b084      	sub	sp, #16
 800dd74:	af00      	add	r7, sp, #0
 800dd76:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d101      	bne.n	800dd82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800dd7e:	2301      	movs	r3, #1
 800dd80:	e095      	b.n	800deae <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d108      	bne.n	800dd9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	685b      	ldr	r3, [r3, #4]
 800dd8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800dd92:	d009      	beq.n	800dda8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	2200      	movs	r2, #0
 800dd98:	61da      	str	r2, [r3, #28]
 800dd9a:	e005      	b.n	800dda8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2200      	movs	r2, #0
 800dda0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	2200      	movs	r2, #0
 800dda6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	2200      	movs	r2, #0
 800ddac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ddb4:	b2db      	uxtb	r3, r3
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d106      	bne.n	800ddc8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ddc2:	6878      	ldr	r0, [r7, #4]
 800ddc4:	f7f5 f834 	bl	8002e30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	2202      	movs	r2, #2
 800ddcc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	681a      	ldr	r2, [r3, #0]
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ddde:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	68db      	ldr	r3, [r3, #12]
 800dde4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800dde8:	d902      	bls.n	800ddf0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ddea:	2300      	movs	r3, #0
 800ddec:	60fb      	str	r3, [r7, #12]
 800ddee:	e002      	b.n	800ddf6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ddf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ddf4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	68db      	ldr	r3, [r3, #12]
 800ddfa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800ddfe:	d007      	beq.n	800de10 <HAL_SPI_Init+0xa0>
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	68db      	ldr	r3, [r3, #12]
 800de04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800de08:	d002      	beq.n	800de10 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	2200      	movs	r2, #0
 800de0e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	685b      	ldr	r3, [r3, #4]
 800de14:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	689b      	ldr	r3, [r3, #8]
 800de1c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800de20:	431a      	orrs	r2, r3
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	691b      	ldr	r3, [r3, #16]
 800de26:	f003 0302 	and.w	r3, r3, #2
 800de2a:	431a      	orrs	r2, r3
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	695b      	ldr	r3, [r3, #20]
 800de30:	f003 0301 	and.w	r3, r3, #1
 800de34:	431a      	orrs	r2, r3
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	699b      	ldr	r3, [r3, #24]
 800de3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800de3e:	431a      	orrs	r2, r3
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	69db      	ldr	r3, [r3, #28]
 800de44:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800de48:	431a      	orrs	r2, r3
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	6a1b      	ldr	r3, [r3, #32]
 800de4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800de52:	ea42 0103 	orr.w	r1, r2, r3
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de5a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	430a      	orrs	r2, r1
 800de64:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	699b      	ldr	r3, [r3, #24]
 800de6a:	0c1b      	lsrs	r3, r3, #16
 800de6c:	f003 0204 	and.w	r2, r3, #4
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de74:	f003 0310 	and.w	r3, r3, #16
 800de78:	431a      	orrs	r2, r3
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de7e:	f003 0308 	and.w	r3, r3, #8
 800de82:	431a      	orrs	r2, r3
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	68db      	ldr	r3, [r3, #12]
 800de88:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800de8c:	ea42 0103 	orr.w	r1, r2, r3
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	430a      	orrs	r2, r1
 800de9c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	2200      	movs	r2, #0
 800dea2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2201      	movs	r2, #1
 800dea8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800deac:	2300      	movs	r3, #0
}
 800deae:	4618      	mov	r0, r3
 800deb0:	3710      	adds	r7, #16
 800deb2:	46bd      	mov	sp, r7
 800deb4:	bd80      	pop	{r7, pc}

0800deb6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800deb6:	b580      	push	{r7, lr}
 800deb8:	b088      	sub	sp, #32
 800deba:	af00      	add	r7, sp, #0
 800debc:	60f8      	str	r0, [r7, #12]
 800debe:	60b9      	str	r1, [r7, #8]
 800dec0:	603b      	str	r3, [r7, #0]
 800dec2:	4613      	mov	r3, r2
 800dec4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800dec6:	2300      	movs	r3, #0
 800dec8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ded0:	2b01      	cmp	r3, #1
 800ded2:	d101      	bne.n	800ded8 <HAL_SPI_Transmit+0x22>
 800ded4:	2302      	movs	r3, #2
 800ded6:	e158      	b.n	800e18a <HAL_SPI_Transmit+0x2d4>
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	2201      	movs	r2, #1
 800dedc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dee0:	f7fd fbd6 	bl	800b690 <HAL_GetTick>
 800dee4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800dee6:	88fb      	ldrh	r3, [r7, #6]
 800dee8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800def0:	b2db      	uxtb	r3, r3
 800def2:	2b01      	cmp	r3, #1
 800def4:	d002      	beq.n	800defc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800def6:	2302      	movs	r3, #2
 800def8:	77fb      	strb	r3, [r7, #31]
    goto error;
 800defa:	e13d      	b.n	800e178 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800defc:	68bb      	ldr	r3, [r7, #8]
 800defe:	2b00      	cmp	r3, #0
 800df00:	d002      	beq.n	800df08 <HAL_SPI_Transmit+0x52>
 800df02:	88fb      	ldrh	r3, [r7, #6]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d102      	bne.n	800df0e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800df08:	2301      	movs	r3, #1
 800df0a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800df0c:	e134      	b.n	800e178 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	2203      	movs	r2, #3
 800df12:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	2200      	movs	r2, #0
 800df1a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	68ba      	ldr	r2, [r7, #8]
 800df20:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	88fa      	ldrh	r2, [r7, #6]
 800df26:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	88fa      	ldrh	r2, [r7, #6]
 800df2c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	2200      	movs	r2, #0
 800df32:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	2200      	movs	r2, #0
 800df38:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	2200      	movs	r2, #0
 800df40:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	2200      	movs	r2, #0
 800df48:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	2200      	movs	r2, #0
 800df4e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	689b      	ldr	r3, [r3, #8]
 800df54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800df58:	d10f      	bne.n	800df7a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	681a      	ldr	r2, [r3, #0]
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800df68:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	681a      	ldr	r2, [r3, #0]
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800df78:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df84:	2b40      	cmp	r3, #64	; 0x40
 800df86:	d007      	beq.n	800df98 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	681a      	ldr	r2, [r3, #0]
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800df96:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	68db      	ldr	r3, [r3, #12]
 800df9c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800dfa0:	d94b      	bls.n	800e03a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	685b      	ldr	r3, [r3, #4]
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d002      	beq.n	800dfb0 <HAL_SPI_Transmit+0xfa>
 800dfaa:	8afb      	ldrh	r3, [r7, #22]
 800dfac:	2b01      	cmp	r3, #1
 800dfae:	d13e      	bne.n	800e02e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfb4:	881a      	ldrh	r2, [r3, #0]
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfc0:	1c9a      	adds	r2, r3, #2
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dfca:	b29b      	uxth	r3, r3
 800dfcc:	3b01      	subs	r3, #1
 800dfce:	b29a      	uxth	r2, r3
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800dfd4:	e02b      	b.n	800e02e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	689b      	ldr	r3, [r3, #8]
 800dfdc:	f003 0302 	and.w	r3, r3, #2
 800dfe0:	2b02      	cmp	r3, #2
 800dfe2:	d112      	bne.n	800e00a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfe8:	881a      	ldrh	r2, [r3, #0]
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dff4:	1c9a      	adds	r2, r3, #2
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dffe:	b29b      	uxth	r3, r3
 800e000:	3b01      	subs	r3, #1
 800e002:	b29a      	uxth	r2, r3
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e008:	e011      	b.n	800e02e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e00a:	f7fd fb41 	bl	800b690 <HAL_GetTick>
 800e00e:	4602      	mov	r2, r0
 800e010:	69bb      	ldr	r3, [r7, #24]
 800e012:	1ad3      	subs	r3, r2, r3
 800e014:	683a      	ldr	r2, [r7, #0]
 800e016:	429a      	cmp	r2, r3
 800e018:	d803      	bhi.n	800e022 <HAL_SPI_Transmit+0x16c>
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e020:	d102      	bne.n	800e028 <HAL_SPI_Transmit+0x172>
 800e022:	683b      	ldr	r3, [r7, #0]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d102      	bne.n	800e02e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800e028:	2303      	movs	r3, #3
 800e02a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e02c:	e0a4      	b.n	800e178 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e032:	b29b      	uxth	r3, r3
 800e034:	2b00      	cmp	r3, #0
 800e036:	d1ce      	bne.n	800dfd6 <HAL_SPI_Transmit+0x120>
 800e038:	e07c      	b.n	800e134 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	685b      	ldr	r3, [r3, #4]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d002      	beq.n	800e048 <HAL_SPI_Transmit+0x192>
 800e042:	8afb      	ldrh	r3, [r7, #22]
 800e044:	2b01      	cmp	r3, #1
 800e046:	d170      	bne.n	800e12a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e04c:	b29b      	uxth	r3, r3
 800e04e:	2b01      	cmp	r3, #1
 800e050:	d912      	bls.n	800e078 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e056:	881a      	ldrh	r2, [r3, #0]
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e062:	1c9a      	adds	r2, r3, #2
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e06c:	b29b      	uxth	r3, r3
 800e06e:	3b02      	subs	r3, #2
 800e070:	b29a      	uxth	r2, r3
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e076:	e058      	b.n	800e12a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	330c      	adds	r3, #12
 800e082:	7812      	ldrb	r2, [r2, #0]
 800e084:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e08a:	1c5a      	adds	r2, r3, #1
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e094:	b29b      	uxth	r3, r3
 800e096:	3b01      	subs	r3, #1
 800e098:	b29a      	uxth	r2, r3
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e09e:	e044      	b.n	800e12a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	689b      	ldr	r3, [r3, #8]
 800e0a6:	f003 0302 	and.w	r3, r3, #2
 800e0aa:	2b02      	cmp	r3, #2
 800e0ac:	d12b      	bne.n	800e106 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e0b2:	b29b      	uxth	r3, r3
 800e0b4:	2b01      	cmp	r3, #1
 800e0b6:	d912      	bls.n	800e0de <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0bc:	881a      	ldrh	r2, [r3, #0]
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0c8:	1c9a      	adds	r2, r3, #2
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e0d2:	b29b      	uxth	r3, r3
 800e0d4:	3b02      	subs	r3, #2
 800e0d6:	b29a      	uxth	r2, r3
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e0dc:	e025      	b.n	800e12a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	330c      	adds	r3, #12
 800e0e8:	7812      	ldrb	r2, [r2, #0]
 800e0ea:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0f0:	1c5a      	adds	r2, r3, #1
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e0fa:	b29b      	uxth	r3, r3
 800e0fc:	3b01      	subs	r3, #1
 800e0fe:	b29a      	uxth	r2, r3
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e104:	e011      	b.n	800e12a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e106:	f7fd fac3 	bl	800b690 <HAL_GetTick>
 800e10a:	4602      	mov	r2, r0
 800e10c:	69bb      	ldr	r3, [r7, #24]
 800e10e:	1ad3      	subs	r3, r2, r3
 800e110:	683a      	ldr	r2, [r7, #0]
 800e112:	429a      	cmp	r2, r3
 800e114:	d803      	bhi.n	800e11e <HAL_SPI_Transmit+0x268>
 800e116:	683b      	ldr	r3, [r7, #0]
 800e118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e11c:	d102      	bne.n	800e124 <HAL_SPI_Transmit+0x26e>
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	2b00      	cmp	r3, #0
 800e122:	d102      	bne.n	800e12a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800e124:	2303      	movs	r3, #3
 800e126:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e128:	e026      	b.n	800e178 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e12e:	b29b      	uxth	r3, r3
 800e130:	2b00      	cmp	r3, #0
 800e132:	d1b5      	bne.n	800e0a0 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e134:	69ba      	ldr	r2, [r7, #24]
 800e136:	6839      	ldr	r1, [r7, #0]
 800e138:	68f8      	ldr	r0, [r7, #12]
 800e13a:	f000 fce3 	bl	800eb04 <SPI_EndRxTxTransaction>
 800e13e:	4603      	mov	r3, r0
 800e140:	2b00      	cmp	r3, #0
 800e142:	d002      	beq.n	800e14a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	2220      	movs	r2, #32
 800e148:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	689b      	ldr	r3, [r3, #8]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d10a      	bne.n	800e168 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e152:	2300      	movs	r3, #0
 800e154:	613b      	str	r3, [r7, #16]
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	68db      	ldr	r3, [r3, #12]
 800e15c:	613b      	str	r3, [r7, #16]
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	689b      	ldr	r3, [r3, #8]
 800e164:	613b      	str	r3, [r7, #16]
 800e166:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d002      	beq.n	800e176 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800e170:	2301      	movs	r3, #1
 800e172:	77fb      	strb	r3, [r7, #31]
 800e174:	e000      	b.n	800e178 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800e176:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	2201      	movs	r2, #1
 800e17c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	2200      	movs	r2, #0
 800e184:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800e188:	7ffb      	ldrb	r3, [r7, #31]
}
 800e18a:	4618      	mov	r0, r3
 800e18c:	3720      	adds	r7, #32
 800e18e:	46bd      	mov	sp, r7
 800e190:	bd80      	pop	{r7, pc}

0800e192 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e192:	b580      	push	{r7, lr}
 800e194:	b088      	sub	sp, #32
 800e196:	af02      	add	r7, sp, #8
 800e198:	60f8      	str	r0, [r7, #12]
 800e19a:	60b9      	str	r1, [r7, #8]
 800e19c:	603b      	str	r3, [r7, #0]
 800e19e:	4613      	mov	r3, r2
 800e1a0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	685b      	ldr	r3, [r3, #4]
 800e1aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e1ae:	d112      	bne.n	800e1d6 <HAL_SPI_Receive+0x44>
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	689b      	ldr	r3, [r3, #8]
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d10e      	bne.n	800e1d6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	2204      	movs	r2, #4
 800e1bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e1c0:	88fa      	ldrh	r2, [r7, #6]
 800e1c2:	683b      	ldr	r3, [r7, #0]
 800e1c4:	9300      	str	r3, [sp, #0]
 800e1c6:	4613      	mov	r3, r2
 800e1c8:	68ba      	ldr	r2, [r7, #8]
 800e1ca:	68b9      	ldr	r1, [r7, #8]
 800e1cc:	68f8      	ldr	r0, [r7, #12]
 800e1ce:	f000 f910 	bl	800e3f2 <HAL_SPI_TransmitReceive>
 800e1d2:	4603      	mov	r3, r0
 800e1d4:	e109      	b.n	800e3ea <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e1dc:	2b01      	cmp	r3, #1
 800e1de:	d101      	bne.n	800e1e4 <HAL_SPI_Receive+0x52>
 800e1e0:	2302      	movs	r3, #2
 800e1e2:	e102      	b.n	800e3ea <HAL_SPI_Receive+0x258>
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	2201      	movs	r2, #1
 800e1e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e1ec:	f7fd fa50 	bl	800b690 <HAL_GetTick>
 800e1f0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e1f8:	b2db      	uxtb	r3, r3
 800e1fa:	2b01      	cmp	r3, #1
 800e1fc:	d002      	beq.n	800e204 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800e1fe:	2302      	movs	r3, #2
 800e200:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e202:	e0e9      	b.n	800e3d8 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800e204:	68bb      	ldr	r3, [r7, #8]
 800e206:	2b00      	cmp	r3, #0
 800e208:	d002      	beq.n	800e210 <HAL_SPI_Receive+0x7e>
 800e20a:	88fb      	ldrh	r3, [r7, #6]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d102      	bne.n	800e216 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800e210:	2301      	movs	r3, #1
 800e212:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e214:	e0e0      	b.n	800e3d8 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	2204      	movs	r2, #4
 800e21a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	2200      	movs	r2, #0
 800e222:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	68ba      	ldr	r2, [r7, #8]
 800e228:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	88fa      	ldrh	r2, [r7, #6]
 800e22e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	88fa      	ldrh	r2, [r7, #6]
 800e236:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	2200      	movs	r2, #0
 800e23e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	2200      	movs	r2, #0
 800e244:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	2200      	movs	r2, #0
 800e24a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	2200      	movs	r2, #0
 800e250:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	2200      	movs	r2, #0
 800e256:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	68db      	ldr	r3, [r3, #12]
 800e25c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e260:	d908      	bls.n	800e274 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	685a      	ldr	r2, [r3, #4]
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e270:	605a      	str	r2, [r3, #4]
 800e272:	e007      	b.n	800e284 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	685a      	ldr	r2, [r3, #4]
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e282:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	689b      	ldr	r3, [r3, #8]
 800e288:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e28c:	d10f      	bne.n	800e2ae <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	681a      	ldr	r2, [r3, #0]
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e29c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	681a      	ldr	r2, [r3, #0]
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800e2ac:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e2b8:	2b40      	cmp	r3, #64	; 0x40
 800e2ba:	d007      	beq.n	800e2cc <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	681a      	ldr	r2, [r3, #0]
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e2ca:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	68db      	ldr	r3, [r3, #12]
 800e2d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e2d4:	d867      	bhi.n	800e3a6 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e2d6:	e030      	b.n	800e33a <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	689b      	ldr	r3, [r3, #8]
 800e2de:	f003 0301 	and.w	r3, r3, #1
 800e2e2:	2b01      	cmp	r3, #1
 800e2e4:	d117      	bne.n	800e316 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	f103 020c 	add.w	r2, r3, #12
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e2f2:	7812      	ldrb	r2, [r2, #0]
 800e2f4:	b2d2      	uxtb	r2, r2
 800e2f6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e2fc:	1c5a      	adds	r2, r3, #1
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e308:	b29b      	uxth	r3, r3
 800e30a:	3b01      	subs	r3, #1
 800e30c:	b29a      	uxth	r2, r3
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e314:	e011      	b.n	800e33a <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e316:	f7fd f9bb 	bl	800b690 <HAL_GetTick>
 800e31a:	4602      	mov	r2, r0
 800e31c:	693b      	ldr	r3, [r7, #16]
 800e31e:	1ad3      	subs	r3, r2, r3
 800e320:	683a      	ldr	r2, [r7, #0]
 800e322:	429a      	cmp	r2, r3
 800e324:	d803      	bhi.n	800e32e <HAL_SPI_Receive+0x19c>
 800e326:	683b      	ldr	r3, [r7, #0]
 800e328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e32c:	d102      	bne.n	800e334 <HAL_SPI_Receive+0x1a2>
 800e32e:	683b      	ldr	r3, [r7, #0]
 800e330:	2b00      	cmp	r3, #0
 800e332:	d102      	bne.n	800e33a <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800e334:	2303      	movs	r3, #3
 800e336:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e338:	e04e      	b.n	800e3d8 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e340:	b29b      	uxth	r3, r3
 800e342:	2b00      	cmp	r3, #0
 800e344:	d1c8      	bne.n	800e2d8 <HAL_SPI_Receive+0x146>
 800e346:	e034      	b.n	800e3b2 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	689b      	ldr	r3, [r3, #8]
 800e34e:	f003 0301 	and.w	r3, r3, #1
 800e352:	2b01      	cmp	r3, #1
 800e354:	d115      	bne.n	800e382 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	68da      	ldr	r2, [r3, #12]
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e360:	b292      	uxth	r2, r2
 800e362:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e368:	1c9a      	adds	r2, r3, #2
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e374:	b29b      	uxth	r3, r3
 800e376:	3b01      	subs	r3, #1
 800e378:	b29a      	uxth	r2, r3
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e380:	e011      	b.n	800e3a6 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e382:	f7fd f985 	bl	800b690 <HAL_GetTick>
 800e386:	4602      	mov	r2, r0
 800e388:	693b      	ldr	r3, [r7, #16]
 800e38a:	1ad3      	subs	r3, r2, r3
 800e38c:	683a      	ldr	r2, [r7, #0]
 800e38e:	429a      	cmp	r2, r3
 800e390:	d803      	bhi.n	800e39a <HAL_SPI_Receive+0x208>
 800e392:	683b      	ldr	r3, [r7, #0]
 800e394:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e398:	d102      	bne.n	800e3a0 <HAL_SPI_Receive+0x20e>
 800e39a:	683b      	ldr	r3, [r7, #0]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d102      	bne.n	800e3a6 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800e3a0:	2303      	movs	r3, #3
 800e3a2:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e3a4:	e018      	b.n	800e3d8 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e3ac:	b29b      	uxth	r3, r3
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d1ca      	bne.n	800e348 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e3b2:	693a      	ldr	r2, [r7, #16]
 800e3b4:	6839      	ldr	r1, [r7, #0]
 800e3b6:	68f8      	ldr	r0, [r7, #12]
 800e3b8:	f000 fb4c 	bl	800ea54 <SPI_EndRxTransaction>
 800e3bc:	4603      	mov	r3, r0
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d002      	beq.n	800e3c8 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	2220      	movs	r2, #32
 800e3c6:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d002      	beq.n	800e3d6 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800e3d0:	2301      	movs	r3, #1
 800e3d2:	75fb      	strb	r3, [r7, #23]
 800e3d4:	e000      	b.n	800e3d8 <HAL_SPI_Receive+0x246>
  }

error :
 800e3d6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	2201      	movs	r2, #1
 800e3dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800e3e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	3718      	adds	r7, #24
 800e3ee:	46bd      	mov	sp, r7
 800e3f0:	bd80      	pop	{r7, pc}

0800e3f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e3f2:	b580      	push	{r7, lr}
 800e3f4:	b08a      	sub	sp, #40	; 0x28
 800e3f6:	af00      	add	r7, sp, #0
 800e3f8:	60f8      	str	r0, [r7, #12]
 800e3fa:	60b9      	str	r1, [r7, #8]
 800e3fc:	607a      	str	r2, [r7, #4]
 800e3fe:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e400:	2301      	movs	r3, #1
 800e402:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800e404:	2300      	movs	r3, #0
 800e406:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e410:	2b01      	cmp	r3, #1
 800e412:	d101      	bne.n	800e418 <HAL_SPI_TransmitReceive+0x26>
 800e414:	2302      	movs	r3, #2
 800e416:	e1fb      	b.n	800e810 <HAL_SPI_TransmitReceive+0x41e>
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	2201      	movs	r2, #1
 800e41c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e420:	f7fd f936 	bl	800b690 <HAL_GetTick>
 800e424:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e42c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	685b      	ldr	r3, [r3, #4]
 800e432:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800e434:	887b      	ldrh	r3, [r7, #2]
 800e436:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800e438:	887b      	ldrh	r3, [r7, #2]
 800e43a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e43c:	7efb      	ldrb	r3, [r7, #27]
 800e43e:	2b01      	cmp	r3, #1
 800e440:	d00e      	beq.n	800e460 <HAL_SPI_TransmitReceive+0x6e>
 800e442:	697b      	ldr	r3, [r7, #20]
 800e444:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e448:	d106      	bne.n	800e458 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	689b      	ldr	r3, [r3, #8]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d102      	bne.n	800e458 <HAL_SPI_TransmitReceive+0x66>
 800e452:	7efb      	ldrb	r3, [r7, #27]
 800e454:	2b04      	cmp	r3, #4
 800e456:	d003      	beq.n	800e460 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800e458:	2302      	movs	r3, #2
 800e45a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800e45e:	e1cd      	b.n	800e7fc <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e460:	68bb      	ldr	r3, [r7, #8]
 800e462:	2b00      	cmp	r3, #0
 800e464:	d005      	beq.n	800e472 <HAL_SPI_TransmitReceive+0x80>
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d002      	beq.n	800e472 <HAL_SPI_TransmitReceive+0x80>
 800e46c:	887b      	ldrh	r3, [r7, #2]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d103      	bne.n	800e47a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800e472:	2301      	movs	r3, #1
 800e474:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800e478:	e1c0      	b.n	800e7fc <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e480:	b2db      	uxtb	r3, r3
 800e482:	2b04      	cmp	r3, #4
 800e484:	d003      	beq.n	800e48e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	2205      	movs	r2, #5
 800e48a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	2200      	movs	r2, #0
 800e492:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	687a      	ldr	r2, [r7, #4]
 800e498:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	887a      	ldrh	r2, [r7, #2]
 800e49e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	887a      	ldrh	r2, [r7, #2]
 800e4a6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	68ba      	ldr	r2, [r7, #8]
 800e4ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	887a      	ldrh	r2, [r7, #2]
 800e4b4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	887a      	ldrh	r2, [r7, #2]
 800e4ba:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	2200      	movs	r2, #0
 800e4c0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	2200      	movs	r2, #0
 800e4c6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	68db      	ldr	r3, [r3, #12]
 800e4cc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e4d0:	d802      	bhi.n	800e4d8 <HAL_SPI_TransmitReceive+0xe6>
 800e4d2:	8a3b      	ldrh	r3, [r7, #16]
 800e4d4:	2b01      	cmp	r3, #1
 800e4d6:	d908      	bls.n	800e4ea <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	685a      	ldr	r2, [r3, #4]
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e4e6:	605a      	str	r2, [r3, #4]
 800e4e8:	e007      	b.n	800e4fa <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	685a      	ldr	r2, [r3, #4]
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e4f8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e504:	2b40      	cmp	r3, #64	; 0x40
 800e506:	d007      	beq.n	800e518 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	681a      	ldr	r2, [r3, #0]
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e516:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	68db      	ldr	r3, [r3, #12]
 800e51c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e520:	d97c      	bls.n	800e61c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	685b      	ldr	r3, [r3, #4]
 800e526:	2b00      	cmp	r3, #0
 800e528:	d002      	beq.n	800e530 <HAL_SPI_TransmitReceive+0x13e>
 800e52a:	8a7b      	ldrh	r3, [r7, #18]
 800e52c:	2b01      	cmp	r3, #1
 800e52e:	d169      	bne.n	800e604 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e534:	881a      	ldrh	r2, [r3, #0]
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e540:	1c9a      	adds	r2, r3, #2
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e54a:	b29b      	uxth	r3, r3
 800e54c:	3b01      	subs	r3, #1
 800e54e:	b29a      	uxth	r2, r3
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e554:	e056      	b.n	800e604 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	689b      	ldr	r3, [r3, #8]
 800e55c:	f003 0302 	and.w	r3, r3, #2
 800e560:	2b02      	cmp	r3, #2
 800e562:	d11b      	bne.n	800e59c <HAL_SPI_TransmitReceive+0x1aa>
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e568:	b29b      	uxth	r3, r3
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d016      	beq.n	800e59c <HAL_SPI_TransmitReceive+0x1aa>
 800e56e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e570:	2b01      	cmp	r3, #1
 800e572:	d113      	bne.n	800e59c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e578:	881a      	ldrh	r2, [r3, #0]
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e584:	1c9a      	adds	r2, r3, #2
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e58e:	b29b      	uxth	r3, r3
 800e590:	3b01      	subs	r3, #1
 800e592:	b29a      	uxth	r2, r3
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e598:	2300      	movs	r3, #0
 800e59a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	689b      	ldr	r3, [r3, #8]
 800e5a2:	f003 0301 	and.w	r3, r3, #1
 800e5a6:	2b01      	cmp	r3, #1
 800e5a8:	d11c      	bne.n	800e5e4 <HAL_SPI_TransmitReceive+0x1f2>
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e5b0:	b29b      	uxth	r3, r3
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d016      	beq.n	800e5e4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	68da      	ldr	r2, [r3, #12]
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5c0:	b292      	uxth	r2, r2
 800e5c2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5c8:	1c9a      	adds	r2, r3, #2
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e5d4:	b29b      	uxth	r3, r3
 800e5d6:	3b01      	subs	r3, #1
 800e5d8:	b29a      	uxth	r2, r3
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e5e0:	2301      	movs	r3, #1
 800e5e2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e5e4:	f7fd f854 	bl	800b690 <HAL_GetTick>
 800e5e8:	4602      	mov	r2, r0
 800e5ea:	69fb      	ldr	r3, [r7, #28]
 800e5ec:	1ad3      	subs	r3, r2, r3
 800e5ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e5f0:	429a      	cmp	r2, r3
 800e5f2:	d807      	bhi.n	800e604 <HAL_SPI_TransmitReceive+0x212>
 800e5f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5fa:	d003      	beq.n	800e604 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800e5fc:	2303      	movs	r3, #3
 800e5fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800e602:	e0fb      	b.n	800e7fc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e608:	b29b      	uxth	r3, r3
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d1a3      	bne.n	800e556 <HAL_SPI_TransmitReceive+0x164>
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e614:	b29b      	uxth	r3, r3
 800e616:	2b00      	cmp	r3, #0
 800e618:	d19d      	bne.n	800e556 <HAL_SPI_TransmitReceive+0x164>
 800e61a:	e0df      	b.n	800e7dc <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	685b      	ldr	r3, [r3, #4]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d003      	beq.n	800e62c <HAL_SPI_TransmitReceive+0x23a>
 800e624:	8a7b      	ldrh	r3, [r7, #18]
 800e626:	2b01      	cmp	r3, #1
 800e628:	f040 80cb 	bne.w	800e7c2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e630:	b29b      	uxth	r3, r3
 800e632:	2b01      	cmp	r3, #1
 800e634:	d912      	bls.n	800e65c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e63a:	881a      	ldrh	r2, [r3, #0]
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e646:	1c9a      	adds	r2, r3, #2
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e650:	b29b      	uxth	r3, r3
 800e652:	3b02      	subs	r3, #2
 800e654:	b29a      	uxth	r2, r3
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e65a:	e0b2      	b.n	800e7c2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	330c      	adds	r3, #12
 800e666:	7812      	ldrb	r2, [r2, #0]
 800e668:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e66e:	1c5a      	adds	r2, r3, #1
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e678:	b29b      	uxth	r3, r3
 800e67a:	3b01      	subs	r3, #1
 800e67c:	b29a      	uxth	r2, r3
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e682:	e09e      	b.n	800e7c2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	689b      	ldr	r3, [r3, #8]
 800e68a:	f003 0302 	and.w	r3, r3, #2
 800e68e:	2b02      	cmp	r3, #2
 800e690:	d134      	bne.n	800e6fc <HAL_SPI_TransmitReceive+0x30a>
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e696:	b29b      	uxth	r3, r3
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d02f      	beq.n	800e6fc <HAL_SPI_TransmitReceive+0x30a>
 800e69c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e69e:	2b01      	cmp	r3, #1
 800e6a0:	d12c      	bne.n	800e6fc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e6a6:	b29b      	uxth	r3, r3
 800e6a8:	2b01      	cmp	r3, #1
 800e6aa:	d912      	bls.n	800e6d2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6b0:	881a      	ldrh	r2, [r3, #0]
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6bc:	1c9a      	adds	r2, r3, #2
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e6c6:	b29b      	uxth	r3, r3
 800e6c8:	3b02      	subs	r3, #2
 800e6ca:	b29a      	uxth	r2, r3
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e6d0:	e012      	b.n	800e6f8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	330c      	adds	r3, #12
 800e6dc:	7812      	ldrb	r2, [r2, #0]
 800e6de:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6e4:	1c5a      	adds	r2, r3, #1
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e6ee:	b29b      	uxth	r3, r3
 800e6f0:	3b01      	subs	r3, #1
 800e6f2:	b29a      	uxth	r2, r3
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e6f8:	2300      	movs	r3, #0
 800e6fa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	689b      	ldr	r3, [r3, #8]
 800e702:	f003 0301 	and.w	r3, r3, #1
 800e706:	2b01      	cmp	r3, #1
 800e708:	d148      	bne.n	800e79c <HAL_SPI_TransmitReceive+0x3aa>
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e710:	b29b      	uxth	r3, r3
 800e712:	2b00      	cmp	r3, #0
 800e714:	d042      	beq.n	800e79c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e71c:	b29b      	uxth	r3, r3
 800e71e:	2b01      	cmp	r3, #1
 800e720:	d923      	bls.n	800e76a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	68da      	ldr	r2, [r3, #12]
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e72c:	b292      	uxth	r2, r2
 800e72e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e734:	1c9a      	adds	r2, r3, #2
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e740:	b29b      	uxth	r3, r3
 800e742:	3b02      	subs	r3, #2
 800e744:	b29a      	uxth	r2, r3
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e752:	b29b      	uxth	r3, r3
 800e754:	2b01      	cmp	r3, #1
 800e756:	d81f      	bhi.n	800e798 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	685a      	ldr	r2, [r3, #4]
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e766:	605a      	str	r2, [r3, #4]
 800e768:	e016      	b.n	800e798 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	f103 020c 	add.w	r2, r3, #12
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e776:	7812      	ldrb	r2, [r2, #0]
 800e778:	b2d2      	uxtb	r2, r2
 800e77a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e780:	1c5a      	adds	r2, r3, #1
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e78c:	b29b      	uxth	r3, r3
 800e78e:	3b01      	subs	r3, #1
 800e790:	b29a      	uxth	r2, r3
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e798:	2301      	movs	r3, #1
 800e79a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e79c:	f7fc ff78 	bl	800b690 <HAL_GetTick>
 800e7a0:	4602      	mov	r2, r0
 800e7a2:	69fb      	ldr	r3, [r7, #28]
 800e7a4:	1ad3      	subs	r3, r2, r3
 800e7a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e7a8:	429a      	cmp	r2, r3
 800e7aa:	d803      	bhi.n	800e7b4 <HAL_SPI_TransmitReceive+0x3c2>
 800e7ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7b2:	d102      	bne.n	800e7ba <HAL_SPI_TransmitReceive+0x3c8>
 800e7b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d103      	bne.n	800e7c2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800e7ba:	2303      	movs	r3, #3
 800e7bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800e7c0:	e01c      	b.n	800e7fc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e7c6:	b29b      	uxth	r3, r3
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	f47f af5b 	bne.w	800e684 <HAL_SPI_TransmitReceive+0x292>
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e7d4:	b29b      	uxth	r3, r3
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	f47f af54 	bne.w	800e684 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e7dc:	69fa      	ldr	r2, [r7, #28]
 800e7de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e7e0:	68f8      	ldr	r0, [r7, #12]
 800e7e2:	f000 f98f 	bl	800eb04 <SPI_EndRxTxTransaction>
 800e7e6:	4603      	mov	r3, r0
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d006      	beq.n	800e7fa <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800e7ec:	2301      	movs	r3, #1
 800e7ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	2220      	movs	r2, #32
 800e7f6:	661a      	str	r2, [r3, #96]	; 0x60
 800e7f8:	e000      	b.n	800e7fc <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800e7fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	2201      	movs	r2, #1
 800e800:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	2200      	movs	r2, #0
 800e808:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800e80c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800e810:	4618      	mov	r0, r3
 800e812:	3728      	adds	r7, #40	; 0x28
 800e814:	46bd      	mov	sp, r7
 800e816:	bd80      	pop	{r7, pc}

0800e818 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e818:	b580      	push	{r7, lr}
 800e81a:	b088      	sub	sp, #32
 800e81c:	af00      	add	r7, sp, #0
 800e81e:	60f8      	str	r0, [r7, #12]
 800e820:	60b9      	str	r1, [r7, #8]
 800e822:	603b      	str	r3, [r7, #0]
 800e824:	4613      	mov	r3, r2
 800e826:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800e828:	f7fc ff32 	bl	800b690 <HAL_GetTick>
 800e82c:	4602      	mov	r2, r0
 800e82e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e830:	1a9b      	subs	r3, r3, r2
 800e832:	683a      	ldr	r2, [r7, #0]
 800e834:	4413      	add	r3, r2
 800e836:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800e838:	f7fc ff2a 	bl	800b690 <HAL_GetTick>
 800e83c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800e83e:	4b39      	ldr	r3, [pc, #228]	; (800e924 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	015b      	lsls	r3, r3, #5
 800e844:	0d1b      	lsrs	r3, r3, #20
 800e846:	69fa      	ldr	r2, [r7, #28]
 800e848:	fb02 f303 	mul.w	r3, r2, r3
 800e84c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e84e:	e054      	b.n	800e8fa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e850:	683b      	ldr	r3, [r7, #0]
 800e852:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e856:	d050      	beq.n	800e8fa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e858:	f7fc ff1a 	bl	800b690 <HAL_GetTick>
 800e85c:	4602      	mov	r2, r0
 800e85e:	69bb      	ldr	r3, [r7, #24]
 800e860:	1ad3      	subs	r3, r2, r3
 800e862:	69fa      	ldr	r2, [r7, #28]
 800e864:	429a      	cmp	r2, r3
 800e866:	d902      	bls.n	800e86e <SPI_WaitFlagStateUntilTimeout+0x56>
 800e868:	69fb      	ldr	r3, [r7, #28]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d13d      	bne.n	800e8ea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	685a      	ldr	r2, [r3, #4]
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e87c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	685b      	ldr	r3, [r3, #4]
 800e882:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e886:	d111      	bne.n	800e8ac <SPI_WaitFlagStateUntilTimeout+0x94>
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	689b      	ldr	r3, [r3, #8]
 800e88c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e890:	d004      	beq.n	800e89c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	689b      	ldr	r3, [r3, #8]
 800e896:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e89a:	d107      	bne.n	800e8ac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	681a      	ldr	r2, [r3, #0]
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e8aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e8b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e8b4:	d10f      	bne.n	800e8d6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	681a      	ldr	r2, [r3, #0]
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e8c4:	601a      	str	r2, [r3, #0]
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	681a      	ldr	r2, [r3, #0]
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e8d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	2201      	movs	r2, #1
 800e8da:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	2200      	movs	r2, #0
 800e8e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800e8e6:	2303      	movs	r3, #3
 800e8e8:	e017      	b.n	800e91a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e8ea:	697b      	ldr	r3, [r7, #20]
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d101      	bne.n	800e8f4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800e8f4:	697b      	ldr	r3, [r7, #20]
 800e8f6:	3b01      	subs	r3, #1
 800e8f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	689a      	ldr	r2, [r3, #8]
 800e900:	68bb      	ldr	r3, [r7, #8]
 800e902:	4013      	ands	r3, r2
 800e904:	68ba      	ldr	r2, [r7, #8]
 800e906:	429a      	cmp	r2, r3
 800e908:	bf0c      	ite	eq
 800e90a:	2301      	moveq	r3, #1
 800e90c:	2300      	movne	r3, #0
 800e90e:	b2db      	uxtb	r3, r3
 800e910:	461a      	mov	r2, r3
 800e912:	79fb      	ldrb	r3, [r7, #7]
 800e914:	429a      	cmp	r2, r3
 800e916:	d19b      	bne.n	800e850 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800e918:	2300      	movs	r3, #0
}
 800e91a:	4618      	mov	r0, r3
 800e91c:	3720      	adds	r7, #32
 800e91e:	46bd      	mov	sp, r7
 800e920:	bd80      	pop	{r7, pc}
 800e922:	bf00      	nop
 800e924:	20000014 	.word	0x20000014

0800e928 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e928:	b580      	push	{r7, lr}
 800e92a:	b08a      	sub	sp, #40	; 0x28
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	60f8      	str	r0, [r7, #12]
 800e930:	60b9      	str	r1, [r7, #8]
 800e932:	607a      	str	r2, [r7, #4]
 800e934:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800e936:	2300      	movs	r3, #0
 800e938:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800e93a:	f7fc fea9 	bl	800b690 <HAL_GetTick>
 800e93e:	4602      	mov	r2, r0
 800e940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e942:	1a9b      	subs	r3, r3, r2
 800e944:	683a      	ldr	r2, [r7, #0]
 800e946:	4413      	add	r3, r2
 800e948:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800e94a:	f7fc fea1 	bl	800b690 <HAL_GetTick>
 800e94e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	330c      	adds	r3, #12
 800e956:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800e958:	4b3d      	ldr	r3, [pc, #244]	; (800ea50 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800e95a:	681a      	ldr	r2, [r3, #0]
 800e95c:	4613      	mov	r3, r2
 800e95e:	009b      	lsls	r3, r3, #2
 800e960:	4413      	add	r3, r2
 800e962:	00da      	lsls	r2, r3, #3
 800e964:	1ad3      	subs	r3, r2, r3
 800e966:	0d1b      	lsrs	r3, r3, #20
 800e968:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e96a:	fb02 f303 	mul.w	r3, r2, r3
 800e96e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800e970:	e060      	b.n	800ea34 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800e972:	68bb      	ldr	r3, [r7, #8]
 800e974:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800e978:	d107      	bne.n	800e98a <SPI_WaitFifoStateUntilTimeout+0x62>
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d104      	bne.n	800e98a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800e980:	69fb      	ldr	r3, [r7, #28]
 800e982:	781b      	ldrb	r3, [r3, #0]
 800e984:	b2db      	uxtb	r3, r3
 800e986:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800e988:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800e98a:	683b      	ldr	r3, [r7, #0]
 800e98c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e990:	d050      	beq.n	800ea34 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e992:	f7fc fe7d 	bl	800b690 <HAL_GetTick>
 800e996:	4602      	mov	r2, r0
 800e998:	6a3b      	ldr	r3, [r7, #32]
 800e99a:	1ad3      	subs	r3, r2, r3
 800e99c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e99e:	429a      	cmp	r2, r3
 800e9a0:	d902      	bls.n	800e9a8 <SPI_WaitFifoStateUntilTimeout+0x80>
 800e9a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d13d      	bne.n	800ea24 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	685a      	ldr	r2, [r3, #4]
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e9b6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	685b      	ldr	r3, [r3, #4]
 800e9bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e9c0:	d111      	bne.n	800e9e6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	689b      	ldr	r3, [r3, #8]
 800e9c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e9ca:	d004      	beq.n	800e9d6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	689b      	ldr	r3, [r3, #8]
 800e9d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e9d4:	d107      	bne.n	800e9e6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	681a      	ldr	r2, [r3, #0]
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e9e4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e9ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e9ee:	d10f      	bne.n	800ea10 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	681a      	ldr	r2, [r3, #0]
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e9fe:	601a      	str	r2, [r3, #0]
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	681a      	ldr	r2, [r3, #0]
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ea0e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	2201      	movs	r2, #1
 800ea14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ea18:	68fb      	ldr	r3, [r7, #12]
 800ea1a:	2200      	movs	r2, #0
 800ea1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800ea20:	2303      	movs	r3, #3
 800ea22:	e010      	b.n	800ea46 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ea24:	69bb      	ldr	r3, [r7, #24]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d101      	bne.n	800ea2e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800ea2e:	69bb      	ldr	r3, [r7, #24]
 800ea30:	3b01      	subs	r3, #1
 800ea32:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	689a      	ldr	r2, [r3, #8]
 800ea3a:	68bb      	ldr	r3, [r7, #8]
 800ea3c:	4013      	ands	r3, r2
 800ea3e:	687a      	ldr	r2, [r7, #4]
 800ea40:	429a      	cmp	r2, r3
 800ea42:	d196      	bne.n	800e972 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ea44:	2300      	movs	r3, #0
}
 800ea46:	4618      	mov	r0, r3
 800ea48:	3728      	adds	r7, #40	; 0x28
 800ea4a:	46bd      	mov	sp, r7
 800ea4c:	bd80      	pop	{r7, pc}
 800ea4e:	bf00      	nop
 800ea50:	20000014 	.word	0x20000014

0800ea54 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ea54:	b580      	push	{r7, lr}
 800ea56:	b086      	sub	sp, #24
 800ea58:	af02      	add	r7, sp, #8
 800ea5a:	60f8      	str	r0, [r7, #12]
 800ea5c:	60b9      	str	r1, [r7, #8]
 800ea5e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	685b      	ldr	r3, [r3, #4]
 800ea64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ea68:	d111      	bne.n	800ea8e <SPI_EndRxTransaction+0x3a>
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	689b      	ldr	r3, [r3, #8]
 800ea6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ea72:	d004      	beq.n	800ea7e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	689b      	ldr	r3, [r3, #8]
 800ea78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ea7c:	d107      	bne.n	800ea8e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	681a      	ldr	r2, [r3, #0]
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ea8c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	9300      	str	r3, [sp, #0]
 800ea92:	68bb      	ldr	r3, [r7, #8]
 800ea94:	2200      	movs	r2, #0
 800ea96:	2180      	movs	r1, #128	; 0x80
 800ea98:	68f8      	ldr	r0, [r7, #12]
 800ea9a:	f7ff febd 	bl	800e818 <SPI_WaitFlagStateUntilTimeout>
 800ea9e:	4603      	mov	r3, r0
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d007      	beq.n	800eab4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eaa8:	f043 0220 	orr.w	r2, r3, #32
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800eab0:	2303      	movs	r3, #3
 800eab2:	e023      	b.n	800eafc <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	685b      	ldr	r3, [r3, #4]
 800eab8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800eabc:	d11d      	bne.n	800eafa <SPI_EndRxTransaction+0xa6>
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	689b      	ldr	r3, [r3, #8]
 800eac2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eac6:	d004      	beq.n	800ead2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	689b      	ldr	r3, [r3, #8]
 800eacc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ead0:	d113      	bne.n	800eafa <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	9300      	str	r3, [sp, #0]
 800ead6:	68bb      	ldr	r3, [r7, #8]
 800ead8:	2200      	movs	r2, #0
 800eada:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800eade:	68f8      	ldr	r0, [r7, #12]
 800eae0:	f7ff ff22 	bl	800e928 <SPI_WaitFifoStateUntilTimeout>
 800eae4:	4603      	mov	r3, r0
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d007      	beq.n	800eafa <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eaee:	f043 0220 	orr.w	r2, r3, #32
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800eaf6:	2303      	movs	r3, #3
 800eaf8:	e000      	b.n	800eafc <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800eafa:	2300      	movs	r3, #0
}
 800eafc:	4618      	mov	r0, r3
 800eafe:	3710      	adds	r7, #16
 800eb00:	46bd      	mov	sp, r7
 800eb02:	bd80      	pop	{r7, pc}

0800eb04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b086      	sub	sp, #24
 800eb08:	af02      	add	r7, sp, #8
 800eb0a:	60f8      	str	r0, [r7, #12]
 800eb0c:	60b9      	str	r1, [r7, #8]
 800eb0e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	9300      	str	r3, [sp, #0]
 800eb14:	68bb      	ldr	r3, [r7, #8]
 800eb16:	2200      	movs	r2, #0
 800eb18:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800eb1c:	68f8      	ldr	r0, [r7, #12]
 800eb1e:	f7ff ff03 	bl	800e928 <SPI_WaitFifoStateUntilTimeout>
 800eb22:	4603      	mov	r3, r0
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d007      	beq.n	800eb38 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eb2c:	f043 0220 	orr.w	r2, r3, #32
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800eb34:	2303      	movs	r3, #3
 800eb36:	e027      	b.n	800eb88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	9300      	str	r3, [sp, #0]
 800eb3c:	68bb      	ldr	r3, [r7, #8]
 800eb3e:	2200      	movs	r2, #0
 800eb40:	2180      	movs	r1, #128	; 0x80
 800eb42:	68f8      	ldr	r0, [r7, #12]
 800eb44:	f7ff fe68 	bl	800e818 <SPI_WaitFlagStateUntilTimeout>
 800eb48:	4603      	mov	r3, r0
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d007      	beq.n	800eb5e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eb52:	f043 0220 	orr.w	r2, r3, #32
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800eb5a:	2303      	movs	r3, #3
 800eb5c:	e014      	b.n	800eb88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	9300      	str	r3, [sp, #0]
 800eb62:	68bb      	ldr	r3, [r7, #8]
 800eb64:	2200      	movs	r2, #0
 800eb66:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800eb6a:	68f8      	ldr	r0, [r7, #12]
 800eb6c:	f7ff fedc 	bl	800e928 <SPI_WaitFifoStateUntilTimeout>
 800eb70:	4603      	mov	r3, r0
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d007      	beq.n	800eb86 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eb7a:	f043 0220 	orr.w	r2, r3, #32
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800eb82:	2303      	movs	r3, #3
 800eb84:	e000      	b.n	800eb88 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800eb86:	2300      	movs	r3, #0
}
 800eb88:	4618      	mov	r0, r3
 800eb8a:	3710      	adds	r7, #16
 800eb8c:	46bd      	mov	sp, r7
 800eb8e:	bd80      	pop	{r7, pc}

0800eb90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b082      	sub	sp, #8
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d101      	bne.n	800eba2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800eb9e:	2301      	movs	r3, #1
 800eba0:	e049      	b.n	800ec36 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800eba8:	b2db      	uxtb	r3, r3
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d106      	bne.n	800ebbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ebb6:	6878      	ldr	r0, [r7, #4]
 800ebb8:	f7f4 f9b0 	bl	8002f1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	2202      	movs	r2, #2
 800ebc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	681a      	ldr	r2, [r3, #0]
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	3304      	adds	r3, #4
 800ebcc:	4619      	mov	r1, r3
 800ebce:	4610      	mov	r0, r2
 800ebd0:	f000 fae6 	bl	800f1a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	2201      	movs	r2, #1
 800ebd8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	2201      	movs	r2, #1
 800ebe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	2201      	movs	r2, #1
 800ebe8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	2201      	movs	r2, #1
 800ebf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	2201      	movs	r2, #1
 800ebf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	2201      	movs	r2, #1
 800ec00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	2201      	movs	r2, #1
 800ec08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	2201      	movs	r2, #1
 800ec10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	2201      	movs	r2, #1
 800ec18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	2201      	movs	r2, #1
 800ec20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	2201      	movs	r2, #1
 800ec28:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	2201      	movs	r2, #1
 800ec30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ec34:	2300      	movs	r3, #0
}
 800ec36:	4618      	mov	r0, r3
 800ec38:	3708      	adds	r7, #8
 800ec3a:	46bd      	mov	sp, r7
 800ec3c:	bd80      	pop	{r7, pc}
	...

0800ec40 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ec40:	b480      	push	{r7}
 800ec42:	b085      	sub	sp, #20
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ec4e:	b2db      	uxtb	r3, r3
 800ec50:	2b01      	cmp	r3, #1
 800ec52:	d001      	beq.n	800ec58 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ec54:	2301      	movs	r3, #1
 800ec56:	e033      	b.n	800ecc0 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	2202      	movs	r2, #2
 800ec5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	4a19      	ldr	r2, [pc, #100]	; (800eccc <HAL_TIM_Base_Start+0x8c>)
 800ec66:	4293      	cmp	r3, r2
 800ec68:	d009      	beq.n	800ec7e <HAL_TIM_Base_Start+0x3e>
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ec72:	d004      	beq.n	800ec7e <HAL_TIM_Base_Start+0x3e>
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	4a15      	ldr	r2, [pc, #84]	; (800ecd0 <HAL_TIM_Base_Start+0x90>)
 800ec7a:	4293      	cmp	r3, r2
 800ec7c:	d115      	bne.n	800ecaa <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	689a      	ldr	r2, [r3, #8]
 800ec84:	4b13      	ldr	r3, [pc, #76]	; (800ecd4 <HAL_TIM_Base_Start+0x94>)
 800ec86:	4013      	ands	r3, r2
 800ec88:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	2b06      	cmp	r3, #6
 800ec8e:	d015      	beq.n	800ecbc <HAL_TIM_Base_Start+0x7c>
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ec96:	d011      	beq.n	800ecbc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	681a      	ldr	r2, [r3, #0]
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	f042 0201 	orr.w	r2, r2, #1
 800eca6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eca8:	e008      	b.n	800ecbc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	681b      	ldr	r3, [r3, #0]
 800ecae:	681a      	ldr	r2, [r3, #0]
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	f042 0201 	orr.w	r2, r2, #1
 800ecb8:	601a      	str	r2, [r3, #0]
 800ecba:	e000      	b.n	800ecbe <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ecbc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ecbe:	2300      	movs	r3, #0
}
 800ecc0:	4618      	mov	r0, r3
 800ecc2:	3714      	adds	r7, #20
 800ecc4:	46bd      	mov	sp, r7
 800ecc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecca:	4770      	bx	lr
 800eccc:	40012c00 	.word	0x40012c00
 800ecd0:	40014000 	.word	0x40014000
 800ecd4:	00010007 	.word	0x00010007

0800ecd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ecd8:	b480      	push	{r7}
 800ecda:	b085      	sub	sp, #20
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ece6:	b2db      	uxtb	r3, r3
 800ece8:	2b01      	cmp	r3, #1
 800ecea:	d001      	beq.n	800ecf0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ecec:	2301      	movs	r3, #1
 800ecee:	e03b      	b.n	800ed68 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	2202      	movs	r2, #2
 800ecf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	68da      	ldr	r2, [r3, #12]
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	f042 0201 	orr.w	r2, r2, #1
 800ed06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	4a19      	ldr	r2, [pc, #100]	; (800ed74 <HAL_TIM_Base_Start_IT+0x9c>)
 800ed0e:	4293      	cmp	r3, r2
 800ed10:	d009      	beq.n	800ed26 <HAL_TIM_Base_Start_IT+0x4e>
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ed1a:	d004      	beq.n	800ed26 <HAL_TIM_Base_Start_IT+0x4e>
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	4a15      	ldr	r2, [pc, #84]	; (800ed78 <HAL_TIM_Base_Start_IT+0xa0>)
 800ed22:	4293      	cmp	r3, r2
 800ed24:	d115      	bne.n	800ed52 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	689a      	ldr	r2, [r3, #8]
 800ed2c:	4b13      	ldr	r3, [pc, #76]	; (800ed7c <HAL_TIM_Base_Start_IT+0xa4>)
 800ed2e:	4013      	ands	r3, r2
 800ed30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	2b06      	cmp	r3, #6
 800ed36:	d015      	beq.n	800ed64 <HAL_TIM_Base_Start_IT+0x8c>
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ed3e:	d011      	beq.n	800ed64 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	681a      	ldr	r2, [r3, #0]
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	f042 0201 	orr.w	r2, r2, #1
 800ed4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed50:	e008      	b.n	800ed64 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	681a      	ldr	r2, [r3, #0]
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	f042 0201 	orr.w	r2, r2, #1
 800ed60:	601a      	str	r2, [r3, #0]
 800ed62:	e000      	b.n	800ed66 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed64:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ed66:	2300      	movs	r3, #0
}
 800ed68:	4618      	mov	r0, r3
 800ed6a:	3714      	adds	r7, #20
 800ed6c:	46bd      	mov	sp, r7
 800ed6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed72:	4770      	bx	lr
 800ed74:	40012c00 	.word	0x40012c00
 800ed78:	40014000 	.word	0x40014000
 800ed7c:	00010007 	.word	0x00010007

0800ed80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ed80:	b580      	push	{r7, lr}
 800ed82:	b082      	sub	sp, #8
 800ed84:	af00      	add	r7, sp, #0
 800ed86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	691b      	ldr	r3, [r3, #16]
 800ed8e:	f003 0302 	and.w	r3, r3, #2
 800ed92:	2b02      	cmp	r3, #2
 800ed94:	d122      	bne.n	800eddc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	68db      	ldr	r3, [r3, #12]
 800ed9c:	f003 0302 	and.w	r3, r3, #2
 800eda0:	2b02      	cmp	r3, #2
 800eda2:	d11b      	bne.n	800eddc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	f06f 0202 	mvn.w	r2, #2
 800edac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	2201      	movs	r2, #1
 800edb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	699b      	ldr	r3, [r3, #24]
 800edba:	f003 0303 	and.w	r3, r3, #3
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d003      	beq.n	800edca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800edc2:	6878      	ldr	r0, [r7, #4]
 800edc4:	f000 f9ce 	bl	800f164 <HAL_TIM_IC_CaptureCallback>
 800edc8:	e005      	b.n	800edd6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800edca:	6878      	ldr	r0, [r7, #4]
 800edcc:	f000 f9c0 	bl	800f150 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800edd0:	6878      	ldr	r0, [r7, #4]
 800edd2:	f000 f9d1 	bl	800f178 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	2200      	movs	r2, #0
 800edda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	691b      	ldr	r3, [r3, #16]
 800ede2:	f003 0304 	and.w	r3, r3, #4
 800ede6:	2b04      	cmp	r3, #4
 800ede8:	d122      	bne.n	800ee30 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	68db      	ldr	r3, [r3, #12]
 800edf0:	f003 0304 	and.w	r3, r3, #4
 800edf4:	2b04      	cmp	r3, #4
 800edf6:	d11b      	bne.n	800ee30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	f06f 0204 	mvn.w	r2, #4
 800ee00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	2202      	movs	r2, #2
 800ee06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	699b      	ldr	r3, [r3, #24]
 800ee0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d003      	beq.n	800ee1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ee16:	6878      	ldr	r0, [r7, #4]
 800ee18:	f000 f9a4 	bl	800f164 <HAL_TIM_IC_CaptureCallback>
 800ee1c:	e005      	b.n	800ee2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ee1e:	6878      	ldr	r0, [r7, #4]
 800ee20:	f000 f996 	bl	800f150 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ee24:	6878      	ldr	r0, [r7, #4]
 800ee26:	f000 f9a7 	bl	800f178 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	2200      	movs	r2, #0
 800ee2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	691b      	ldr	r3, [r3, #16]
 800ee36:	f003 0308 	and.w	r3, r3, #8
 800ee3a:	2b08      	cmp	r3, #8
 800ee3c:	d122      	bne.n	800ee84 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	68db      	ldr	r3, [r3, #12]
 800ee44:	f003 0308 	and.w	r3, r3, #8
 800ee48:	2b08      	cmp	r3, #8
 800ee4a:	d11b      	bne.n	800ee84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	f06f 0208 	mvn.w	r2, #8
 800ee54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	2204      	movs	r2, #4
 800ee5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	69db      	ldr	r3, [r3, #28]
 800ee62:	f003 0303 	and.w	r3, r3, #3
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d003      	beq.n	800ee72 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ee6a:	6878      	ldr	r0, [r7, #4]
 800ee6c:	f000 f97a 	bl	800f164 <HAL_TIM_IC_CaptureCallback>
 800ee70:	e005      	b.n	800ee7e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ee72:	6878      	ldr	r0, [r7, #4]
 800ee74:	f000 f96c 	bl	800f150 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ee78:	6878      	ldr	r0, [r7, #4]
 800ee7a:	f000 f97d 	bl	800f178 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	2200      	movs	r2, #0
 800ee82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	691b      	ldr	r3, [r3, #16]
 800ee8a:	f003 0310 	and.w	r3, r3, #16
 800ee8e:	2b10      	cmp	r3, #16
 800ee90:	d122      	bne.n	800eed8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	68db      	ldr	r3, [r3, #12]
 800ee98:	f003 0310 	and.w	r3, r3, #16
 800ee9c:	2b10      	cmp	r3, #16
 800ee9e:	d11b      	bne.n	800eed8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	f06f 0210 	mvn.w	r2, #16
 800eea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	2208      	movs	r2, #8
 800eeae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	69db      	ldr	r3, [r3, #28]
 800eeb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d003      	beq.n	800eec6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800eebe:	6878      	ldr	r0, [r7, #4]
 800eec0:	f000 f950 	bl	800f164 <HAL_TIM_IC_CaptureCallback>
 800eec4:	e005      	b.n	800eed2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800eec6:	6878      	ldr	r0, [r7, #4]
 800eec8:	f000 f942 	bl	800f150 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eecc:	6878      	ldr	r0, [r7, #4]
 800eece:	f000 f953 	bl	800f178 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	2200      	movs	r2, #0
 800eed6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	691b      	ldr	r3, [r3, #16]
 800eede:	f003 0301 	and.w	r3, r3, #1
 800eee2:	2b01      	cmp	r3, #1
 800eee4:	d10e      	bne.n	800ef04 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	68db      	ldr	r3, [r3, #12]
 800eeec:	f003 0301 	and.w	r3, r3, #1
 800eef0:	2b01      	cmp	r3, #1
 800eef2:	d107      	bne.n	800ef04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	f06f 0201 	mvn.w	r2, #1
 800eefc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800eefe:	6878      	ldr	r0, [r7, #4]
 800ef00:	f7f3 f896 	bl	8002030 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	691b      	ldr	r3, [r3, #16]
 800ef0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ef0e:	2b80      	cmp	r3, #128	; 0x80
 800ef10:	d10e      	bne.n	800ef30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	68db      	ldr	r3, [r3, #12]
 800ef18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ef1c:	2b80      	cmp	r3, #128	; 0x80
 800ef1e:	d107      	bne.n	800ef30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ef28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ef2a:	6878      	ldr	r0, [r7, #4]
 800ef2c:	f000 faa6 	bl	800f47c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	691b      	ldr	r3, [r3, #16]
 800ef36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ef3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ef3e:	d10e      	bne.n	800ef5e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	68db      	ldr	r3, [r3, #12]
 800ef46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ef4a:	2b80      	cmp	r3, #128	; 0x80
 800ef4c:	d107      	bne.n	800ef5e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800ef56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ef58:	6878      	ldr	r0, [r7, #4]
 800ef5a:	f000 fa99 	bl	800f490 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	691b      	ldr	r3, [r3, #16]
 800ef64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef68:	2b40      	cmp	r3, #64	; 0x40
 800ef6a:	d10e      	bne.n	800ef8a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	68db      	ldr	r3, [r3, #12]
 800ef72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef76:	2b40      	cmp	r3, #64	; 0x40
 800ef78:	d107      	bne.n	800ef8a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ef82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ef84:	6878      	ldr	r0, [r7, #4]
 800ef86:	f000 f901 	bl	800f18c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	691b      	ldr	r3, [r3, #16]
 800ef90:	f003 0320 	and.w	r3, r3, #32
 800ef94:	2b20      	cmp	r3, #32
 800ef96:	d10e      	bne.n	800efb6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	68db      	ldr	r3, [r3, #12]
 800ef9e:	f003 0320 	and.w	r3, r3, #32
 800efa2:	2b20      	cmp	r3, #32
 800efa4:	d107      	bne.n	800efb6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	f06f 0220 	mvn.w	r2, #32
 800efae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800efb0:	6878      	ldr	r0, [r7, #4]
 800efb2:	f000 fa59 	bl	800f468 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800efb6:	bf00      	nop
 800efb8:	3708      	adds	r7, #8
 800efba:	46bd      	mov	sp, r7
 800efbc:	bd80      	pop	{r7, pc}

0800efbe <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800efbe:	b580      	push	{r7, lr}
 800efc0:	b084      	sub	sp, #16
 800efc2:	af00      	add	r7, sp, #0
 800efc4:	6078      	str	r0, [r7, #4]
 800efc6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800efc8:	2300      	movs	r3, #0
 800efca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800efd2:	2b01      	cmp	r3, #1
 800efd4:	d101      	bne.n	800efda <HAL_TIM_ConfigClockSource+0x1c>
 800efd6:	2302      	movs	r3, #2
 800efd8:	e0b6      	b.n	800f148 <HAL_TIM_ConfigClockSource+0x18a>
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	2201      	movs	r2, #1
 800efde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	2202      	movs	r2, #2
 800efe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	689b      	ldr	r3, [r3, #8]
 800eff0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800eff2:	68bb      	ldr	r3, [r7, #8]
 800eff4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800eff8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800effc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800effe:	68bb      	ldr	r3, [r7, #8]
 800f000:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f004:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	68ba      	ldr	r2, [r7, #8]
 800f00c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f00e:	683b      	ldr	r3, [r7, #0]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f016:	d03e      	beq.n	800f096 <HAL_TIM_ConfigClockSource+0xd8>
 800f018:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f01c:	f200 8087 	bhi.w	800f12e <HAL_TIM_ConfigClockSource+0x170>
 800f020:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f024:	f000 8086 	beq.w	800f134 <HAL_TIM_ConfigClockSource+0x176>
 800f028:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f02c:	d87f      	bhi.n	800f12e <HAL_TIM_ConfigClockSource+0x170>
 800f02e:	2b70      	cmp	r3, #112	; 0x70
 800f030:	d01a      	beq.n	800f068 <HAL_TIM_ConfigClockSource+0xaa>
 800f032:	2b70      	cmp	r3, #112	; 0x70
 800f034:	d87b      	bhi.n	800f12e <HAL_TIM_ConfigClockSource+0x170>
 800f036:	2b60      	cmp	r3, #96	; 0x60
 800f038:	d050      	beq.n	800f0dc <HAL_TIM_ConfigClockSource+0x11e>
 800f03a:	2b60      	cmp	r3, #96	; 0x60
 800f03c:	d877      	bhi.n	800f12e <HAL_TIM_ConfigClockSource+0x170>
 800f03e:	2b50      	cmp	r3, #80	; 0x50
 800f040:	d03c      	beq.n	800f0bc <HAL_TIM_ConfigClockSource+0xfe>
 800f042:	2b50      	cmp	r3, #80	; 0x50
 800f044:	d873      	bhi.n	800f12e <HAL_TIM_ConfigClockSource+0x170>
 800f046:	2b40      	cmp	r3, #64	; 0x40
 800f048:	d058      	beq.n	800f0fc <HAL_TIM_ConfigClockSource+0x13e>
 800f04a:	2b40      	cmp	r3, #64	; 0x40
 800f04c:	d86f      	bhi.n	800f12e <HAL_TIM_ConfigClockSource+0x170>
 800f04e:	2b30      	cmp	r3, #48	; 0x30
 800f050:	d064      	beq.n	800f11c <HAL_TIM_ConfigClockSource+0x15e>
 800f052:	2b30      	cmp	r3, #48	; 0x30
 800f054:	d86b      	bhi.n	800f12e <HAL_TIM_ConfigClockSource+0x170>
 800f056:	2b20      	cmp	r3, #32
 800f058:	d060      	beq.n	800f11c <HAL_TIM_ConfigClockSource+0x15e>
 800f05a:	2b20      	cmp	r3, #32
 800f05c:	d867      	bhi.n	800f12e <HAL_TIM_ConfigClockSource+0x170>
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d05c      	beq.n	800f11c <HAL_TIM_ConfigClockSource+0x15e>
 800f062:	2b10      	cmp	r3, #16
 800f064:	d05a      	beq.n	800f11c <HAL_TIM_ConfigClockSource+0x15e>
 800f066:	e062      	b.n	800f12e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	6818      	ldr	r0, [r3, #0]
 800f06c:	683b      	ldr	r3, [r7, #0]
 800f06e:	6899      	ldr	r1, [r3, #8]
 800f070:	683b      	ldr	r3, [r7, #0]
 800f072:	685a      	ldr	r2, [r3, #4]
 800f074:	683b      	ldr	r3, [r7, #0]
 800f076:	68db      	ldr	r3, [r3, #12]
 800f078:	f000 f970 	bl	800f35c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	689b      	ldr	r3, [r3, #8]
 800f082:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f084:	68bb      	ldr	r3, [r7, #8]
 800f086:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800f08a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	68ba      	ldr	r2, [r7, #8]
 800f092:	609a      	str	r2, [r3, #8]
      break;
 800f094:	e04f      	b.n	800f136 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	6818      	ldr	r0, [r3, #0]
 800f09a:	683b      	ldr	r3, [r7, #0]
 800f09c:	6899      	ldr	r1, [r3, #8]
 800f09e:	683b      	ldr	r3, [r7, #0]
 800f0a0:	685a      	ldr	r2, [r3, #4]
 800f0a2:	683b      	ldr	r3, [r7, #0]
 800f0a4:	68db      	ldr	r3, [r3, #12]
 800f0a6:	f000 f959 	bl	800f35c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	689a      	ldr	r2, [r3, #8]
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f0b8:	609a      	str	r2, [r3, #8]
      break;
 800f0ba:	e03c      	b.n	800f136 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	6818      	ldr	r0, [r3, #0]
 800f0c0:	683b      	ldr	r3, [r7, #0]
 800f0c2:	6859      	ldr	r1, [r3, #4]
 800f0c4:	683b      	ldr	r3, [r7, #0]
 800f0c6:	68db      	ldr	r3, [r3, #12]
 800f0c8:	461a      	mov	r2, r3
 800f0ca:	f000 f8cd 	bl	800f268 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	2150      	movs	r1, #80	; 0x50
 800f0d4:	4618      	mov	r0, r3
 800f0d6:	f000 f926 	bl	800f326 <TIM_ITRx_SetConfig>
      break;
 800f0da:	e02c      	b.n	800f136 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	6818      	ldr	r0, [r3, #0]
 800f0e0:	683b      	ldr	r3, [r7, #0]
 800f0e2:	6859      	ldr	r1, [r3, #4]
 800f0e4:	683b      	ldr	r3, [r7, #0]
 800f0e6:	68db      	ldr	r3, [r3, #12]
 800f0e8:	461a      	mov	r2, r3
 800f0ea:	f000 f8ec 	bl	800f2c6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	2160      	movs	r1, #96	; 0x60
 800f0f4:	4618      	mov	r0, r3
 800f0f6:	f000 f916 	bl	800f326 <TIM_ITRx_SetConfig>
      break;
 800f0fa:	e01c      	b.n	800f136 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	6818      	ldr	r0, [r3, #0]
 800f100:	683b      	ldr	r3, [r7, #0]
 800f102:	6859      	ldr	r1, [r3, #4]
 800f104:	683b      	ldr	r3, [r7, #0]
 800f106:	68db      	ldr	r3, [r3, #12]
 800f108:	461a      	mov	r2, r3
 800f10a:	f000 f8ad 	bl	800f268 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	681b      	ldr	r3, [r3, #0]
 800f112:	2140      	movs	r1, #64	; 0x40
 800f114:	4618      	mov	r0, r3
 800f116:	f000 f906 	bl	800f326 <TIM_ITRx_SetConfig>
      break;
 800f11a:	e00c      	b.n	800f136 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	681a      	ldr	r2, [r3, #0]
 800f120:	683b      	ldr	r3, [r7, #0]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	4619      	mov	r1, r3
 800f126:	4610      	mov	r0, r2
 800f128:	f000 f8fd 	bl	800f326 <TIM_ITRx_SetConfig>
      break;
 800f12c:	e003      	b.n	800f136 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800f12e:	2301      	movs	r3, #1
 800f130:	73fb      	strb	r3, [r7, #15]
      break;
 800f132:	e000      	b.n	800f136 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800f134:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	2201      	movs	r2, #1
 800f13a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	2200      	movs	r2, #0
 800f142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f146:	7bfb      	ldrb	r3, [r7, #15]
}
 800f148:	4618      	mov	r0, r3
 800f14a:	3710      	adds	r7, #16
 800f14c:	46bd      	mov	sp, r7
 800f14e:	bd80      	pop	{r7, pc}

0800f150 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f150:	b480      	push	{r7}
 800f152:	b083      	sub	sp, #12
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f158:	bf00      	nop
 800f15a:	370c      	adds	r7, #12
 800f15c:	46bd      	mov	sp, r7
 800f15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f162:	4770      	bx	lr

0800f164 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f164:	b480      	push	{r7}
 800f166:	b083      	sub	sp, #12
 800f168:	af00      	add	r7, sp, #0
 800f16a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f16c:	bf00      	nop
 800f16e:	370c      	adds	r7, #12
 800f170:	46bd      	mov	sp, r7
 800f172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f176:	4770      	bx	lr

0800f178 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f178:	b480      	push	{r7}
 800f17a:	b083      	sub	sp, #12
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f180:	bf00      	nop
 800f182:	370c      	adds	r7, #12
 800f184:	46bd      	mov	sp, r7
 800f186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f18a:	4770      	bx	lr

0800f18c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f18c:	b480      	push	{r7}
 800f18e:	b083      	sub	sp, #12
 800f190:	af00      	add	r7, sp, #0
 800f192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f194:	bf00      	nop
 800f196:	370c      	adds	r7, #12
 800f198:	46bd      	mov	sp, r7
 800f19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f19e:	4770      	bx	lr

0800f1a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f1a0:	b480      	push	{r7}
 800f1a2:	b085      	sub	sp, #20
 800f1a4:	af00      	add	r7, sp, #0
 800f1a6:	6078      	str	r0, [r7, #4]
 800f1a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	4a2a      	ldr	r2, [pc, #168]	; (800f25c <TIM_Base_SetConfig+0xbc>)
 800f1b4:	4293      	cmp	r3, r2
 800f1b6:	d003      	beq.n	800f1c0 <TIM_Base_SetConfig+0x20>
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f1be:	d108      	bne.n	800f1d2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f1c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f1c8:	683b      	ldr	r3, [r7, #0]
 800f1ca:	685b      	ldr	r3, [r3, #4]
 800f1cc:	68fa      	ldr	r2, [r7, #12]
 800f1ce:	4313      	orrs	r3, r2
 800f1d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	4a21      	ldr	r2, [pc, #132]	; (800f25c <TIM_Base_SetConfig+0xbc>)
 800f1d6:	4293      	cmp	r3, r2
 800f1d8:	d00b      	beq.n	800f1f2 <TIM_Base_SetConfig+0x52>
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f1e0:	d007      	beq.n	800f1f2 <TIM_Base_SetConfig+0x52>
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	4a1e      	ldr	r2, [pc, #120]	; (800f260 <TIM_Base_SetConfig+0xc0>)
 800f1e6:	4293      	cmp	r3, r2
 800f1e8:	d003      	beq.n	800f1f2 <TIM_Base_SetConfig+0x52>
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	4a1d      	ldr	r2, [pc, #116]	; (800f264 <TIM_Base_SetConfig+0xc4>)
 800f1ee:	4293      	cmp	r3, r2
 800f1f0:	d108      	bne.n	800f204 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f1f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f1fa:	683b      	ldr	r3, [r7, #0]
 800f1fc:	68db      	ldr	r3, [r3, #12]
 800f1fe:	68fa      	ldr	r2, [r7, #12]
 800f200:	4313      	orrs	r3, r2
 800f202:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f20a:	683b      	ldr	r3, [r7, #0]
 800f20c:	695b      	ldr	r3, [r3, #20]
 800f20e:	4313      	orrs	r3, r2
 800f210:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	68fa      	ldr	r2, [r7, #12]
 800f216:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f218:	683b      	ldr	r3, [r7, #0]
 800f21a:	689a      	ldr	r2, [r3, #8]
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f220:	683b      	ldr	r3, [r7, #0]
 800f222:	681a      	ldr	r2, [r3, #0]
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	4a0c      	ldr	r2, [pc, #48]	; (800f25c <TIM_Base_SetConfig+0xbc>)
 800f22c:	4293      	cmp	r3, r2
 800f22e:	d007      	beq.n	800f240 <TIM_Base_SetConfig+0xa0>
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	4a0b      	ldr	r2, [pc, #44]	; (800f260 <TIM_Base_SetConfig+0xc0>)
 800f234:	4293      	cmp	r3, r2
 800f236:	d003      	beq.n	800f240 <TIM_Base_SetConfig+0xa0>
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	4a0a      	ldr	r2, [pc, #40]	; (800f264 <TIM_Base_SetConfig+0xc4>)
 800f23c:	4293      	cmp	r3, r2
 800f23e:	d103      	bne.n	800f248 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f240:	683b      	ldr	r3, [r7, #0]
 800f242:	691a      	ldr	r2, [r3, #16]
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	2201      	movs	r2, #1
 800f24c:	615a      	str	r2, [r3, #20]
}
 800f24e:	bf00      	nop
 800f250:	3714      	adds	r7, #20
 800f252:	46bd      	mov	sp, r7
 800f254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f258:	4770      	bx	lr
 800f25a:	bf00      	nop
 800f25c:	40012c00 	.word	0x40012c00
 800f260:	40014000 	.word	0x40014000
 800f264:	40014400 	.word	0x40014400

0800f268 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f268:	b480      	push	{r7}
 800f26a:	b087      	sub	sp, #28
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	60f8      	str	r0, [r7, #12]
 800f270:	60b9      	str	r1, [r7, #8]
 800f272:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	6a1b      	ldr	r3, [r3, #32]
 800f278:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	6a1b      	ldr	r3, [r3, #32]
 800f27e:	f023 0201 	bic.w	r2, r3, #1
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	699b      	ldr	r3, [r3, #24]
 800f28a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f28c:	693b      	ldr	r3, [r7, #16]
 800f28e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f292:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	011b      	lsls	r3, r3, #4
 800f298:	693a      	ldr	r2, [r7, #16]
 800f29a:	4313      	orrs	r3, r2
 800f29c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f29e:	697b      	ldr	r3, [r7, #20]
 800f2a0:	f023 030a 	bic.w	r3, r3, #10
 800f2a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f2a6:	697a      	ldr	r2, [r7, #20]
 800f2a8:	68bb      	ldr	r3, [r7, #8]
 800f2aa:	4313      	orrs	r3, r2
 800f2ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	693a      	ldr	r2, [r7, #16]
 800f2b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	697a      	ldr	r2, [r7, #20]
 800f2b8:	621a      	str	r2, [r3, #32]
}
 800f2ba:	bf00      	nop
 800f2bc:	371c      	adds	r7, #28
 800f2be:	46bd      	mov	sp, r7
 800f2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2c4:	4770      	bx	lr

0800f2c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f2c6:	b480      	push	{r7}
 800f2c8:	b087      	sub	sp, #28
 800f2ca:	af00      	add	r7, sp, #0
 800f2cc:	60f8      	str	r0, [r7, #12]
 800f2ce:	60b9      	str	r1, [r7, #8]
 800f2d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	6a1b      	ldr	r3, [r3, #32]
 800f2d6:	f023 0210 	bic.w	r2, r3, #16
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	699b      	ldr	r3, [r3, #24]
 800f2e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	6a1b      	ldr	r3, [r3, #32]
 800f2e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f2ea:	697b      	ldr	r3, [r7, #20]
 800f2ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f2f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	031b      	lsls	r3, r3, #12
 800f2f6:	697a      	ldr	r2, [r7, #20]
 800f2f8:	4313      	orrs	r3, r2
 800f2fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f2fc:	693b      	ldr	r3, [r7, #16]
 800f2fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800f302:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f304:	68bb      	ldr	r3, [r7, #8]
 800f306:	011b      	lsls	r3, r3, #4
 800f308:	693a      	ldr	r2, [r7, #16]
 800f30a:	4313      	orrs	r3, r2
 800f30c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	697a      	ldr	r2, [r7, #20]
 800f312:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	693a      	ldr	r2, [r7, #16]
 800f318:	621a      	str	r2, [r3, #32]
}
 800f31a:	bf00      	nop
 800f31c:	371c      	adds	r7, #28
 800f31e:	46bd      	mov	sp, r7
 800f320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f324:	4770      	bx	lr

0800f326 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f326:	b480      	push	{r7}
 800f328:	b085      	sub	sp, #20
 800f32a:	af00      	add	r7, sp, #0
 800f32c:	6078      	str	r0, [r7, #4]
 800f32e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	689b      	ldr	r3, [r3, #8]
 800f334:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f33c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f33e:	683a      	ldr	r2, [r7, #0]
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	4313      	orrs	r3, r2
 800f344:	f043 0307 	orr.w	r3, r3, #7
 800f348:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	68fa      	ldr	r2, [r7, #12]
 800f34e:	609a      	str	r2, [r3, #8]
}
 800f350:	bf00      	nop
 800f352:	3714      	adds	r7, #20
 800f354:	46bd      	mov	sp, r7
 800f356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f35a:	4770      	bx	lr

0800f35c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f35c:	b480      	push	{r7}
 800f35e:	b087      	sub	sp, #28
 800f360:	af00      	add	r7, sp, #0
 800f362:	60f8      	str	r0, [r7, #12]
 800f364:	60b9      	str	r1, [r7, #8]
 800f366:	607a      	str	r2, [r7, #4]
 800f368:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	689b      	ldr	r3, [r3, #8]
 800f36e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f370:	697b      	ldr	r3, [r7, #20]
 800f372:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f376:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f378:	683b      	ldr	r3, [r7, #0]
 800f37a:	021a      	lsls	r2, r3, #8
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	431a      	orrs	r2, r3
 800f380:	68bb      	ldr	r3, [r7, #8]
 800f382:	4313      	orrs	r3, r2
 800f384:	697a      	ldr	r2, [r7, #20]
 800f386:	4313      	orrs	r3, r2
 800f388:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	697a      	ldr	r2, [r7, #20]
 800f38e:	609a      	str	r2, [r3, #8]
}
 800f390:	bf00      	nop
 800f392:	371c      	adds	r7, #28
 800f394:	46bd      	mov	sp, r7
 800f396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f39a:	4770      	bx	lr

0800f39c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f39c:	b480      	push	{r7}
 800f39e:	b085      	sub	sp, #20
 800f3a0:	af00      	add	r7, sp, #0
 800f3a2:	6078      	str	r0, [r7, #4]
 800f3a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f3ac:	2b01      	cmp	r3, #1
 800f3ae:	d101      	bne.n	800f3b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f3b0:	2302      	movs	r3, #2
 800f3b2:	e04f      	b.n	800f454 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	2201      	movs	r2, #1
 800f3b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	2202      	movs	r2, #2
 800f3c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	685b      	ldr	r3, [r3, #4]
 800f3ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	689b      	ldr	r3, [r3, #8]
 800f3d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	4a21      	ldr	r2, [pc, #132]	; (800f460 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800f3da:	4293      	cmp	r3, r2
 800f3dc:	d108      	bne.n	800f3f0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800f3e4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f3e6:	683b      	ldr	r3, [r7, #0]
 800f3e8:	685b      	ldr	r3, [r3, #4]
 800f3ea:	68fa      	ldr	r2, [r7, #12]
 800f3ec:	4313      	orrs	r3, r2
 800f3ee:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f3f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f3f8:	683b      	ldr	r3, [r7, #0]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	68fa      	ldr	r2, [r7, #12]
 800f3fe:	4313      	orrs	r3, r2
 800f400:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	68fa      	ldr	r2, [r7, #12]
 800f408:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	4a14      	ldr	r2, [pc, #80]	; (800f460 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800f410:	4293      	cmp	r3, r2
 800f412:	d009      	beq.n	800f428 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f41c:	d004      	beq.n	800f428 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	4a10      	ldr	r2, [pc, #64]	; (800f464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800f424:	4293      	cmp	r3, r2
 800f426:	d10c      	bne.n	800f442 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f428:	68bb      	ldr	r3, [r7, #8]
 800f42a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f42e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f430:	683b      	ldr	r3, [r7, #0]
 800f432:	689b      	ldr	r3, [r3, #8]
 800f434:	68ba      	ldr	r2, [r7, #8]
 800f436:	4313      	orrs	r3, r2
 800f438:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	68ba      	ldr	r2, [r7, #8]
 800f440:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	2201      	movs	r2, #1
 800f446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	2200      	movs	r2, #0
 800f44e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f452:	2300      	movs	r3, #0
}
 800f454:	4618      	mov	r0, r3
 800f456:	3714      	adds	r7, #20
 800f458:	46bd      	mov	sp, r7
 800f45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f45e:	4770      	bx	lr
 800f460:	40012c00 	.word	0x40012c00
 800f464:	40014000 	.word	0x40014000

0800f468 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f468:	b480      	push	{r7}
 800f46a:	b083      	sub	sp, #12
 800f46c:	af00      	add	r7, sp, #0
 800f46e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f470:	bf00      	nop
 800f472:	370c      	adds	r7, #12
 800f474:	46bd      	mov	sp, r7
 800f476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f47a:	4770      	bx	lr

0800f47c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f47c:	b480      	push	{r7}
 800f47e:	b083      	sub	sp, #12
 800f480:	af00      	add	r7, sp, #0
 800f482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f484:	bf00      	nop
 800f486:	370c      	adds	r7, #12
 800f488:	46bd      	mov	sp, r7
 800f48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f48e:	4770      	bx	lr

0800f490 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f490:	b480      	push	{r7}
 800f492:	b083      	sub	sp, #12
 800f494:	af00      	add	r7, sp, #0
 800f496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f498:	bf00      	nop
 800f49a:	370c      	adds	r7, #12
 800f49c:	46bd      	mov	sp, r7
 800f49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a2:	4770      	bx	lr

0800f4a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f4a4:	b580      	push	{r7, lr}
 800f4a6:	b082      	sub	sp, #8
 800f4a8:	af00      	add	r7, sp, #0
 800f4aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d101      	bne.n	800f4b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f4b2:	2301      	movs	r3, #1
 800f4b4:	e040      	b.n	800f538 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d106      	bne.n	800f4cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	2200      	movs	r2, #0
 800f4c2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f4c6:	6878      	ldr	r0, [r7, #4]
 800f4c8:	f7f3 fbb4 	bl	8002c34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	2224      	movs	r2, #36	; 0x24
 800f4d0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	681a      	ldr	r2, [r3, #0]
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	f022 0201 	bic.w	r2, r2, #1
 800f4e0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f4e2:	6878      	ldr	r0, [r7, #4]
 800f4e4:	f000 fbe8 	bl	800fcb8 <UART_SetConfig>
 800f4e8:	4603      	mov	r3, r0
 800f4ea:	2b01      	cmp	r3, #1
 800f4ec:	d101      	bne.n	800f4f2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800f4ee:	2301      	movs	r3, #1
 800f4f0:	e022      	b.n	800f538 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d002      	beq.n	800f500 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800f4fa:	6878      	ldr	r0, [r7, #4]
 800f4fc:	f000 fe36 	bl	801016c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	685a      	ldr	r2, [r3, #4]
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800f50e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	689a      	ldr	r2, [r3, #8]
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800f51e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	681a      	ldr	r2, [r3, #0]
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	f042 0201 	orr.w	r2, r2, #1
 800f52e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f530:	6878      	ldr	r0, [r7, #4]
 800f532:	f000 febd 	bl	80102b0 <UART_CheckIdleState>
 800f536:	4603      	mov	r3, r0
}
 800f538:	4618      	mov	r0, r3
 800f53a:	3708      	adds	r7, #8
 800f53c:	46bd      	mov	sp, r7
 800f53e:	bd80      	pop	{r7, pc}

0800f540 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800f540:	b480      	push	{r7}
 800f542:	b08b      	sub	sp, #44	; 0x2c
 800f544:	af00      	add	r7, sp, #0
 800f546:	60f8      	str	r0, [r7, #12]
 800f548:	60b9      	str	r1, [r7, #8]
 800f54a:	4613      	mov	r3, r2
 800f54c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f552:	2b20      	cmp	r3, #32
 800f554:	d156      	bne.n	800f604 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800f556:	68bb      	ldr	r3, [r7, #8]
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d002      	beq.n	800f562 <HAL_UART_Transmit_IT+0x22>
 800f55c:	88fb      	ldrh	r3, [r7, #6]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d101      	bne.n	800f566 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800f562:	2301      	movs	r3, #1
 800f564:	e04f      	b.n	800f606 <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800f56c:	2b01      	cmp	r3, #1
 800f56e:	d101      	bne.n	800f574 <HAL_UART_Transmit_IT+0x34>
 800f570:	2302      	movs	r3, #2
 800f572:	e048      	b.n	800f606 <HAL_UART_Transmit_IT+0xc6>
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	2201      	movs	r2, #1
 800f578:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	68ba      	ldr	r2, [r7, #8]
 800f580:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	88fa      	ldrh	r2, [r7, #6]
 800f586:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	88fa      	ldrh	r2, [r7, #6]
 800f58e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	2200      	movs	r2, #0
 800f596:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	2200      	movs	r2, #0
 800f59c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	2221      	movs	r2, #33	; 0x21
 800f5a4:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	689b      	ldr	r3, [r3, #8]
 800f5aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f5ae:	d107      	bne.n	800f5c0 <HAL_UART_Transmit_IT+0x80>
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	691b      	ldr	r3, [r3, #16]
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d103      	bne.n	800f5c0 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	4a16      	ldr	r2, [pc, #88]	; (800f614 <HAL_UART_Transmit_IT+0xd4>)
 800f5bc:	669a      	str	r2, [r3, #104]	; 0x68
 800f5be:	e002      	b.n	800f5c6 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	4a15      	ldr	r2, [pc, #84]	; (800f618 <HAL_UART_Transmit_IT+0xd8>)
 800f5c4:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5d4:	697b      	ldr	r3, [r7, #20]
 800f5d6:	e853 3f00 	ldrex	r3, [r3]
 800f5da:	613b      	str	r3, [r7, #16]
   return(result);
 800f5dc:	693b      	ldr	r3, [r7, #16]
 800f5de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f5e2:	627b      	str	r3, [r7, #36]	; 0x24
 800f5e4:	68fb      	ldr	r3, [r7, #12]
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	461a      	mov	r2, r3
 800f5ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f5ec:	623b      	str	r3, [r7, #32]
 800f5ee:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5f0:	69f9      	ldr	r1, [r7, #28]
 800f5f2:	6a3a      	ldr	r2, [r7, #32]
 800f5f4:	e841 2300 	strex	r3, r2, [r1]
 800f5f8:	61bb      	str	r3, [r7, #24]
   return(result);
 800f5fa:	69bb      	ldr	r3, [r7, #24]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d1e6      	bne.n	800f5ce <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800f600:	2300      	movs	r3, #0
 800f602:	e000      	b.n	800f606 <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800f604:	2302      	movs	r3, #2
  }
}
 800f606:	4618      	mov	r0, r3
 800f608:	372c      	adds	r7, #44	; 0x2c
 800f60a:	46bd      	mov	sp, r7
 800f60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f610:	4770      	bx	lr
 800f612:	bf00      	nop
 800f614:	0801080b 	.word	0x0801080b
 800f618:	08010753 	.word	0x08010753

0800f61c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f61c:	b580      	push	{r7, lr}
 800f61e:	b08a      	sub	sp, #40	; 0x28
 800f620:	af00      	add	r7, sp, #0
 800f622:	60f8      	str	r0, [r7, #12]
 800f624:	60b9      	str	r1, [r7, #8]
 800f626:	4613      	mov	r3, r2
 800f628:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f62e:	2b20      	cmp	r3, #32
 800f630:	d142      	bne.n	800f6b8 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800f632:	68bb      	ldr	r3, [r7, #8]
 800f634:	2b00      	cmp	r3, #0
 800f636:	d002      	beq.n	800f63e <HAL_UART_Receive_IT+0x22>
 800f638:	88fb      	ldrh	r3, [r7, #6]
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d101      	bne.n	800f642 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800f63e:	2301      	movs	r3, #1
 800f640:	e03b      	b.n	800f6ba <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800f648:	2b01      	cmp	r3, #1
 800f64a:	d101      	bne.n	800f650 <HAL_UART_Receive_IT+0x34>
 800f64c:	2302      	movs	r3, #2
 800f64e:	e034      	b.n	800f6ba <HAL_UART_Receive_IT+0x9e>
 800f650:	68fb      	ldr	r3, [r7, #12]
 800f652:	2201      	movs	r2, #1
 800f654:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	2200      	movs	r2, #0
 800f65c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	4a18      	ldr	r2, [pc, #96]	; (800f6c4 <HAL_UART_Receive_IT+0xa8>)
 800f664:	4293      	cmp	r3, r2
 800f666:	d01f      	beq.n	800f6a8 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	685b      	ldr	r3, [r3, #4]
 800f66e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f672:	2b00      	cmp	r3, #0
 800f674:	d018      	beq.n	800f6a8 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f67c:	697b      	ldr	r3, [r7, #20]
 800f67e:	e853 3f00 	ldrex	r3, [r3]
 800f682:	613b      	str	r3, [r7, #16]
   return(result);
 800f684:	693b      	ldr	r3, [r7, #16]
 800f686:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f68a:	627b      	str	r3, [r7, #36]	; 0x24
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	461a      	mov	r2, r3
 800f692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f694:	623b      	str	r3, [r7, #32]
 800f696:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f698:	69f9      	ldr	r1, [r7, #28]
 800f69a:	6a3a      	ldr	r2, [r7, #32]
 800f69c:	e841 2300 	strex	r3, r2, [r1]
 800f6a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800f6a2:	69bb      	ldr	r3, [r7, #24]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d1e6      	bne.n	800f676 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800f6a8:	88fb      	ldrh	r3, [r7, #6]
 800f6aa:	461a      	mov	r2, r3
 800f6ac:	68b9      	ldr	r1, [r7, #8]
 800f6ae:	68f8      	ldr	r0, [r7, #12]
 800f6b0:	f000 ff0c 	bl	80104cc <UART_Start_Receive_IT>
 800f6b4:	4603      	mov	r3, r0
 800f6b6:	e000      	b.n	800f6ba <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800f6b8:	2302      	movs	r3, #2
  }
}
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	3728      	adds	r7, #40	; 0x28
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	bd80      	pop	{r7, pc}
 800f6c2:	bf00      	nop
 800f6c4:	40008000 	.word	0x40008000

0800f6c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f6c8:	b580      	push	{r7, lr}
 800f6ca:	b0ba      	sub	sp, #232	; 0xe8
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	69db      	ldr	r3, [r3, #28]
 800f6d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	689b      	ldr	r3, [r3, #8]
 800f6ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f6ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800f6f2:	f640 030f 	movw	r3, #2063	; 0x80f
 800f6f6:	4013      	ands	r3, r2
 800f6f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800f6fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f700:	2b00      	cmp	r3, #0
 800f702:	d115      	bne.n	800f730 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800f704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f708:	f003 0320 	and.w	r3, r3, #32
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d00f      	beq.n	800f730 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800f710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f714:	f003 0320 	and.w	r3, r3, #32
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d009      	beq.n	800f730 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f720:	2b00      	cmp	r3, #0
 800f722:	f000 82a6 	beq.w	800fc72 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f72a:	6878      	ldr	r0, [r7, #4]
 800f72c:	4798      	blx	r3
      }
      return;
 800f72e:	e2a0      	b.n	800fc72 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800f730:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f734:	2b00      	cmp	r3, #0
 800f736:	f000 8117 	beq.w	800f968 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800f73a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f73e:	f003 0301 	and.w	r3, r3, #1
 800f742:	2b00      	cmp	r3, #0
 800f744:	d106      	bne.n	800f754 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800f746:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800f74a:	4b85      	ldr	r3, [pc, #532]	; (800f960 <HAL_UART_IRQHandler+0x298>)
 800f74c:	4013      	ands	r3, r2
 800f74e:	2b00      	cmp	r3, #0
 800f750:	f000 810a 	beq.w	800f968 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f758:	f003 0301 	and.w	r3, r3, #1
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d011      	beq.n	800f784 <HAL_UART_IRQHandler+0xbc>
 800f760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d00b      	beq.n	800f784 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	2201      	movs	r2, #1
 800f772:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f77a:	f043 0201 	orr.w	r2, r3, #1
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f788:	f003 0302 	and.w	r3, r3, #2
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d011      	beq.n	800f7b4 <HAL_UART_IRQHandler+0xec>
 800f790:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f794:	f003 0301 	and.w	r3, r3, #1
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d00b      	beq.n	800f7b4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	2202      	movs	r2, #2
 800f7a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f7aa:	f043 0204 	orr.w	r2, r3, #4
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f7b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f7b8:	f003 0304 	and.w	r3, r3, #4
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d011      	beq.n	800f7e4 <HAL_UART_IRQHandler+0x11c>
 800f7c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f7c4:	f003 0301 	and.w	r3, r3, #1
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d00b      	beq.n	800f7e4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	2204      	movs	r2, #4
 800f7d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f7da:	f043 0202 	orr.w	r2, r3, #2
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f7e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f7e8:	f003 0308 	and.w	r3, r3, #8
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d017      	beq.n	800f820 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800f7f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f7f4:	f003 0320 	and.w	r3, r3, #32
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d105      	bne.n	800f808 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800f7fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f800:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800f804:	2b00      	cmp	r3, #0
 800f806:	d00b      	beq.n	800f820 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	2208      	movs	r2, #8
 800f80e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f816:	f043 0208 	orr.w	r2, r3, #8
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f824:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d012      	beq.n	800f852 <HAL_UART_IRQHandler+0x18a>
 800f82c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f830:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f834:	2b00      	cmp	r3, #0
 800f836:	d00c      	beq.n	800f852 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f840:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f848:	f043 0220 	orr.w	r2, r3, #32
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f858:	2b00      	cmp	r3, #0
 800f85a:	f000 820c 	beq.w	800fc76 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800f85e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f862:	f003 0320 	and.w	r3, r3, #32
 800f866:	2b00      	cmp	r3, #0
 800f868:	d00d      	beq.n	800f886 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800f86a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f86e:	f003 0320 	and.w	r3, r3, #32
 800f872:	2b00      	cmp	r3, #0
 800f874:	d007      	beq.n	800f886 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d003      	beq.n	800f886 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f882:	6878      	ldr	r0, [r7, #4]
 800f884:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f88c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	689b      	ldr	r3, [r3, #8]
 800f896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f89a:	2b40      	cmp	r3, #64	; 0x40
 800f89c:	d005      	beq.n	800f8aa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f89e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800f8a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d04f      	beq.n	800f94a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f8aa:	6878      	ldr	r0, [r7, #4]
 800f8ac:	f000 fed8 	bl	8010660 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	681b      	ldr	r3, [r3, #0]
 800f8b4:	689b      	ldr	r3, [r3, #8]
 800f8b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f8ba:	2b40      	cmp	r3, #64	; 0x40
 800f8bc:	d141      	bne.n	800f942 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	3308      	adds	r3, #8
 800f8c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f8cc:	e853 3f00 	ldrex	r3, [r3]
 800f8d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800f8d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f8d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f8dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	3308      	adds	r3, #8
 800f8e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800f8ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800f8ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800f8f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800f8fa:	e841 2300 	strex	r3, r2, [r1]
 800f8fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800f902:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f906:	2b00      	cmp	r3, #0
 800f908:	d1d9      	bne.n	800f8be <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d013      	beq.n	800f93a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f916:	4a13      	ldr	r2, [pc, #76]	; (800f964 <HAL_UART_IRQHandler+0x29c>)
 800f918:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f91e:	4618      	mov	r0, r3
 800f920:	f7fc f835 	bl	800b98e <HAL_DMA_Abort_IT>
 800f924:	4603      	mov	r3, r0
 800f926:	2b00      	cmp	r3, #0
 800f928:	d017      	beq.n	800f95a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f92e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f930:	687a      	ldr	r2, [r7, #4]
 800f932:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800f934:	4610      	mov	r0, r2
 800f936:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f938:	e00f      	b.n	800f95a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f93a:	6878      	ldr	r0, [r7, #4]
 800f93c:	f000 f9a6 	bl	800fc8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f940:	e00b      	b.n	800f95a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f942:	6878      	ldr	r0, [r7, #4]
 800f944:	f000 f9a2 	bl	800fc8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f948:	e007      	b.n	800f95a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f94a:	6878      	ldr	r0, [r7, #4]
 800f94c:	f000 f99e 	bl	800fc8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	2200      	movs	r2, #0
 800f954:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800f958:	e18d      	b.n	800fc76 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f95a:	bf00      	nop
    return;
 800f95c:	e18b      	b.n	800fc76 <HAL_UART_IRQHandler+0x5ae>
 800f95e:	bf00      	nop
 800f960:	04000120 	.word	0x04000120
 800f964:	08010727 	.word	0x08010727

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f96c:	2b01      	cmp	r3, #1
 800f96e:	f040 8146 	bne.w	800fbfe <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f976:	f003 0310 	and.w	r3, r3, #16
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	f000 813f 	beq.w	800fbfe <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f984:	f003 0310 	and.w	r3, r3, #16
 800f988:	2b00      	cmp	r3, #0
 800f98a:	f000 8138 	beq.w	800fbfe <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	2210      	movs	r2, #16
 800f994:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	689b      	ldr	r3, [r3, #8]
 800f99c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f9a0:	2b40      	cmp	r3, #64	; 0x40
 800f9a2:	f040 80b4 	bne.w	800fb0e <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	685b      	ldr	r3, [r3, #4]
 800f9ae:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f9b2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	f000 815f 	beq.w	800fc7a <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f9c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f9c6:	429a      	cmp	r2, r3
 800f9c8:	f080 8157 	bcs.w	800fc7a <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f9d2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	f003 0320 	and.w	r3, r3, #32
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	f040 8085 	bne.w	800faf2 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f9f4:	e853 3f00 	ldrex	r3, [r3]
 800f9f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800f9fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800fa00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fa04:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	461a      	mov	r2, r3
 800fa0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800fa12:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800fa16:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa1a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800fa1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800fa22:	e841 2300 	strex	r3, r2, [r1]
 800fa26:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800fa2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d1da      	bne.n	800f9e8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	3308      	adds	r3, #8
 800fa38:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800fa3c:	e853 3f00 	ldrex	r3, [r3]
 800fa40:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800fa42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800fa44:	f023 0301 	bic.w	r3, r3, #1
 800fa48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	3308      	adds	r3, #8
 800fa52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800fa56:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800fa5a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa5c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800fa5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800fa62:	e841 2300 	strex	r3, r2, [r1]
 800fa66:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800fa68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d1e1      	bne.n	800fa32 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	3308      	adds	r3, #8
 800fa74:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fa78:	e853 3f00 	ldrex	r3, [r3]
 800fa7c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800fa7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fa80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fa84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	3308      	adds	r3, #8
 800fa8e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800fa92:	66fa      	str	r2, [r7, #108]	; 0x6c
 800fa94:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa96:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800fa98:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800fa9a:	e841 2300 	strex	r3, r2, [r1]
 800fa9e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800faa0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d1e3      	bne.n	800fa6e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	2220      	movs	r2, #32
 800faaa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	2200      	movs	r2, #0
 800fab0:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fab8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800faba:	e853 3f00 	ldrex	r3, [r3]
 800fabe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800fac0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fac2:	f023 0310 	bic.w	r3, r3, #16
 800fac6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	461a      	mov	r2, r3
 800fad0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800fad4:	65bb      	str	r3, [r7, #88]	; 0x58
 800fad6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fad8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800fada:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800fadc:	e841 2300 	strex	r3, r2, [r1]
 800fae0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800fae2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d1e4      	bne.n	800fab2 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800faec:	4618      	mov	r0, r3
 800faee:	f7fb ff10 	bl	800b912 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800fafe:	b29b      	uxth	r3, r3
 800fb00:	1ad3      	subs	r3, r2, r3
 800fb02:	b29b      	uxth	r3, r3
 800fb04:	4619      	mov	r1, r3
 800fb06:	6878      	ldr	r0, [r7, #4]
 800fb08:	f000 f8ca 	bl	800fca0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fb0c:	e0b5      	b.n	800fc7a <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800fb1a:	b29b      	uxth	r3, r3
 800fb1c:	1ad3      	subs	r3, r2, r3
 800fb1e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800fb28:	b29b      	uxth	r3, r3
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	f000 80a7 	beq.w	800fc7e <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800fb30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	f000 80a2 	beq.w	800fc7e <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb42:	e853 3f00 	ldrex	r3, [r3]
 800fb46:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800fb48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb4a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800fb4e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	461a      	mov	r2, r3
 800fb58:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800fb5c:	647b      	str	r3, [r7, #68]	; 0x44
 800fb5e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb60:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fb62:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fb64:	e841 2300 	strex	r3, r2, [r1]
 800fb68:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800fb6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d1e4      	bne.n	800fb3a <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	681b      	ldr	r3, [r3, #0]
 800fb74:	3308      	adds	r3, #8
 800fb76:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb7a:	e853 3f00 	ldrex	r3, [r3]
 800fb7e:	623b      	str	r3, [r7, #32]
   return(result);
 800fb80:	6a3b      	ldr	r3, [r7, #32]
 800fb82:	f023 0301 	bic.w	r3, r3, #1
 800fb86:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	3308      	adds	r3, #8
 800fb90:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800fb94:	633a      	str	r2, [r7, #48]	; 0x30
 800fb96:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb98:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fb9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fb9c:	e841 2300 	strex	r3, r2, [r1]
 800fba0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800fba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d1e3      	bne.n	800fb70 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	2220      	movs	r2, #32
 800fbac:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	2200      	movs	r2, #0
 800fbb2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	2200      	movs	r2, #0
 800fbb8:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbc0:	693b      	ldr	r3, [r7, #16]
 800fbc2:	e853 3f00 	ldrex	r3, [r3]
 800fbc6:	60fb      	str	r3, [r7, #12]
   return(result);
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	f023 0310 	bic.w	r3, r3, #16
 800fbce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	461a      	mov	r2, r3
 800fbd8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800fbdc:	61fb      	str	r3, [r7, #28]
 800fbde:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbe0:	69b9      	ldr	r1, [r7, #24]
 800fbe2:	69fa      	ldr	r2, [r7, #28]
 800fbe4:	e841 2300 	strex	r3, r2, [r1]
 800fbe8:	617b      	str	r3, [r7, #20]
   return(result);
 800fbea:	697b      	ldr	r3, [r7, #20]
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d1e4      	bne.n	800fbba <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fbf0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800fbf4:	4619      	mov	r1, r3
 800fbf6:	6878      	ldr	r0, [r7, #4]
 800fbf8:	f000 f852 	bl	800fca0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fbfc:	e03f      	b.n	800fc7e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800fbfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fc02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	d00e      	beq.n	800fc28 <HAL_UART_IRQHandler+0x560>
 800fc0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800fc0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d008      	beq.n	800fc28 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800fc1e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800fc20:	6878      	ldr	r0, [r7, #4]
 800fc22:	f000 ffdc 	bl	8010bde <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fc26:	e02d      	b.n	800fc84 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800fc28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fc2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d00e      	beq.n	800fc52 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800fc34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800fc38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d008      	beq.n	800fc52 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d01c      	beq.n	800fc82 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800fc4c:	6878      	ldr	r0, [r7, #4]
 800fc4e:	4798      	blx	r3
    }
    return;
 800fc50:	e017      	b.n	800fc82 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fc52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fc56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d012      	beq.n	800fc84 <HAL_UART_IRQHandler+0x5bc>
 800fc5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800fc62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d00c      	beq.n	800fc84 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800fc6a:	6878      	ldr	r0, [r7, #4]
 800fc6c:	f000 fe2d 	bl	80108ca <UART_EndTransmit_IT>
    return;
 800fc70:	e008      	b.n	800fc84 <HAL_UART_IRQHandler+0x5bc>
      return;
 800fc72:	bf00      	nop
 800fc74:	e006      	b.n	800fc84 <HAL_UART_IRQHandler+0x5bc>
    return;
 800fc76:	bf00      	nop
 800fc78:	e004      	b.n	800fc84 <HAL_UART_IRQHandler+0x5bc>
      return;
 800fc7a:	bf00      	nop
 800fc7c:	e002      	b.n	800fc84 <HAL_UART_IRQHandler+0x5bc>
      return;
 800fc7e:	bf00      	nop
 800fc80:	e000      	b.n	800fc84 <HAL_UART_IRQHandler+0x5bc>
    return;
 800fc82:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800fc84:	37e8      	adds	r7, #232	; 0xe8
 800fc86:	46bd      	mov	sp, r7
 800fc88:	bd80      	pop	{r7, pc}
 800fc8a:	bf00      	nop

0800fc8c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fc8c:	b480      	push	{r7}
 800fc8e:	b083      	sub	sp, #12
 800fc90:	af00      	add	r7, sp, #0
 800fc92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800fc94:	bf00      	nop
 800fc96:	370c      	adds	r7, #12
 800fc98:	46bd      	mov	sp, r7
 800fc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc9e:	4770      	bx	lr

0800fca0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800fca0:	b480      	push	{r7}
 800fca2:	b083      	sub	sp, #12
 800fca4:	af00      	add	r7, sp, #0
 800fca6:	6078      	str	r0, [r7, #4]
 800fca8:	460b      	mov	r3, r1
 800fcaa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800fcac:	bf00      	nop
 800fcae:	370c      	adds	r7, #12
 800fcb0:	46bd      	mov	sp, r7
 800fcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcb6:	4770      	bx	lr

0800fcb8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fcb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fcbc:	b08a      	sub	sp, #40	; 0x28
 800fcbe:	af00      	add	r7, sp, #0
 800fcc0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fcc2:	2300      	movs	r3, #0
 800fcc4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fcc8:	68fb      	ldr	r3, [r7, #12]
 800fcca:	689a      	ldr	r2, [r3, #8]
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	691b      	ldr	r3, [r3, #16]
 800fcd0:	431a      	orrs	r2, r3
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	695b      	ldr	r3, [r3, #20]
 800fcd6:	431a      	orrs	r2, r3
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	69db      	ldr	r3, [r3, #28]
 800fcdc:	4313      	orrs	r3, r2
 800fcde:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	681a      	ldr	r2, [r3, #0]
 800fce6:	4b9e      	ldr	r3, [pc, #632]	; (800ff60 <UART_SetConfig+0x2a8>)
 800fce8:	4013      	ands	r3, r2
 800fcea:	68fa      	ldr	r2, [r7, #12]
 800fcec:	6812      	ldr	r2, [r2, #0]
 800fcee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fcf0:	430b      	orrs	r3, r1
 800fcf2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	685b      	ldr	r3, [r3, #4]
 800fcfa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	68da      	ldr	r2, [r3, #12]
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	430a      	orrs	r2, r1
 800fd08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	699b      	ldr	r3, [r3, #24]
 800fd0e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	4a93      	ldr	r2, [pc, #588]	; (800ff64 <UART_SetConfig+0x2ac>)
 800fd16:	4293      	cmp	r3, r2
 800fd18:	d004      	beq.n	800fd24 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	6a1b      	ldr	r3, [r3, #32]
 800fd1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fd20:	4313      	orrs	r3, r2
 800fd22:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	689b      	ldr	r3, [r3, #8]
 800fd2a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fd34:	430a      	orrs	r2, r1
 800fd36:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	4a8a      	ldr	r2, [pc, #552]	; (800ff68 <UART_SetConfig+0x2b0>)
 800fd3e:	4293      	cmp	r3, r2
 800fd40:	d126      	bne.n	800fd90 <UART_SetConfig+0xd8>
 800fd42:	4b8a      	ldr	r3, [pc, #552]	; (800ff6c <UART_SetConfig+0x2b4>)
 800fd44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fd48:	f003 0303 	and.w	r3, r3, #3
 800fd4c:	2b03      	cmp	r3, #3
 800fd4e:	d81b      	bhi.n	800fd88 <UART_SetConfig+0xd0>
 800fd50:	a201      	add	r2, pc, #4	; (adr r2, 800fd58 <UART_SetConfig+0xa0>)
 800fd52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd56:	bf00      	nop
 800fd58:	0800fd69 	.word	0x0800fd69
 800fd5c:	0800fd79 	.word	0x0800fd79
 800fd60:	0800fd71 	.word	0x0800fd71
 800fd64:	0800fd81 	.word	0x0800fd81
 800fd68:	2301      	movs	r3, #1
 800fd6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fd6e:	e0ab      	b.n	800fec8 <UART_SetConfig+0x210>
 800fd70:	2302      	movs	r3, #2
 800fd72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fd76:	e0a7      	b.n	800fec8 <UART_SetConfig+0x210>
 800fd78:	2304      	movs	r3, #4
 800fd7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fd7e:	e0a3      	b.n	800fec8 <UART_SetConfig+0x210>
 800fd80:	2308      	movs	r3, #8
 800fd82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fd86:	e09f      	b.n	800fec8 <UART_SetConfig+0x210>
 800fd88:	2310      	movs	r3, #16
 800fd8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fd8e:	e09b      	b.n	800fec8 <UART_SetConfig+0x210>
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	4a76      	ldr	r2, [pc, #472]	; (800ff70 <UART_SetConfig+0x2b8>)
 800fd96:	4293      	cmp	r3, r2
 800fd98:	d138      	bne.n	800fe0c <UART_SetConfig+0x154>
 800fd9a:	4b74      	ldr	r3, [pc, #464]	; (800ff6c <UART_SetConfig+0x2b4>)
 800fd9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fda0:	f003 030c 	and.w	r3, r3, #12
 800fda4:	2b0c      	cmp	r3, #12
 800fda6:	d82d      	bhi.n	800fe04 <UART_SetConfig+0x14c>
 800fda8:	a201      	add	r2, pc, #4	; (adr r2, 800fdb0 <UART_SetConfig+0xf8>)
 800fdaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdae:	bf00      	nop
 800fdb0:	0800fde5 	.word	0x0800fde5
 800fdb4:	0800fe05 	.word	0x0800fe05
 800fdb8:	0800fe05 	.word	0x0800fe05
 800fdbc:	0800fe05 	.word	0x0800fe05
 800fdc0:	0800fdf5 	.word	0x0800fdf5
 800fdc4:	0800fe05 	.word	0x0800fe05
 800fdc8:	0800fe05 	.word	0x0800fe05
 800fdcc:	0800fe05 	.word	0x0800fe05
 800fdd0:	0800fded 	.word	0x0800fded
 800fdd4:	0800fe05 	.word	0x0800fe05
 800fdd8:	0800fe05 	.word	0x0800fe05
 800fddc:	0800fe05 	.word	0x0800fe05
 800fde0:	0800fdfd 	.word	0x0800fdfd
 800fde4:	2300      	movs	r3, #0
 800fde6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fdea:	e06d      	b.n	800fec8 <UART_SetConfig+0x210>
 800fdec:	2302      	movs	r3, #2
 800fdee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fdf2:	e069      	b.n	800fec8 <UART_SetConfig+0x210>
 800fdf4:	2304      	movs	r3, #4
 800fdf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fdfa:	e065      	b.n	800fec8 <UART_SetConfig+0x210>
 800fdfc:	2308      	movs	r3, #8
 800fdfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fe02:	e061      	b.n	800fec8 <UART_SetConfig+0x210>
 800fe04:	2310      	movs	r3, #16
 800fe06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fe0a:	e05d      	b.n	800fec8 <UART_SetConfig+0x210>
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	4a58      	ldr	r2, [pc, #352]	; (800ff74 <UART_SetConfig+0x2bc>)
 800fe12:	4293      	cmp	r3, r2
 800fe14:	d125      	bne.n	800fe62 <UART_SetConfig+0x1aa>
 800fe16:	4b55      	ldr	r3, [pc, #340]	; (800ff6c <UART_SetConfig+0x2b4>)
 800fe18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fe1c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800fe20:	2b30      	cmp	r3, #48	; 0x30
 800fe22:	d016      	beq.n	800fe52 <UART_SetConfig+0x19a>
 800fe24:	2b30      	cmp	r3, #48	; 0x30
 800fe26:	d818      	bhi.n	800fe5a <UART_SetConfig+0x1a2>
 800fe28:	2b20      	cmp	r3, #32
 800fe2a:	d00a      	beq.n	800fe42 <UART_SetConfig+0x18a>
 800fe2c:	2b20      	cmp	r3, #32
 800fe2e:	d814      	bhi.n	800fe5a <UART_SetConfig+0x1a2>
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d002      	beq.n	800fe3a <UART_SetConfig+0x182>
 800fe34:	2b10      	cmp	r3, #16
 800fe36:	d008      	beq.n	800fe4a <UART_SetConfig+0x192>
 800fe38:	e00f      	b.n	800fe5a <UART_SetConfig+0x1a2>
 800fe3a:	2300      	movs	r3, #0
 800fe3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fe40:	e042      	b.n	800fec8 <UART_SetConfig+0x210>
 800fe42:	2302      	movs	r3, #2
 800fe44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fe48:	e03e      	b.n	800fec8 <UART_SetConfig+0x210>
 800fe4a:	2304      	movs	r3, #4
 800fe4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fe50:	e03a      	b.n	800fec8 <UART_SetConfig+0x210>
 800fe52:	2308      	movs	r3, #8
 800fe54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fe58:	e036      	b.n	800fec8 <UART_SetConfig+0x210>
 800fe5a:	2310      	movs	r3, #16
 800fe5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fe60:	e032      	b.n	800fec8 <UART_SetConfig+0x210>
 800fe62:	68fb      	ldr	r3, [r7, #12]
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	4a3f      	ldr	r2, [pc, #252]	; (800ff64 <UART_SetConfig+0x2ac>)
 800fe68:	4293      	cmp	r3, r2
 800fe6a:	d12a      	bne.n	800fec2 <UART_SetConfig+0x20a>
 800fe6c:	4b3f      	ldr	r3, [pc, #252]	; (800ff6c <UART_SetConfig+0x2b4>)
 800fe6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fe72:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800fe76:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800fe7a:	d01a      	beq.n	800feb2 <UART_SetConfig+0x1fa>
 800fe7c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800fe80:	d81b      	bhi.n	800feba <UART_SetConfig+0x202>
 800fe82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fe86:	d00c      	beq.n	800fea2 <UART_SetConfig+0x1ea>
 800fe88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fe8c:	d815      	bhi.n	800feba <UART_SetConfig+0x202>
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d003      	beq.n	800fe9a <UART_SetConfig+0x1e2>
 800fe92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fe96:	d008      	beq.n	800feaa <UART_SetConfig+0x1f2>
 800fe98:	e00f      	b.n	800feba <UART_SetConfig+0x202>
 800fe9a:	2300      	movs	r3, #0
 800fe9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fea0:	e012      	b.n	800fec8 <UART_SetConfig+0x210>
 800fea2:	2302      	movs	r3, #2
 800fea4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fea8:	e00e      	b.n	800fec8 <UART_SetConfig+0x210>
 800feaa:	2304      	movs	r3, #4
 800feac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800feb0:	e00a      	b.n	800fec8 <UART_SetConfig+0x210>
 800feb2:	2308      	movs	r3, #8
 800feb4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800feb8:	e006      	b.n	800fec8 <UART_SetConfig+0x210>
 800feba:	2310      	movs	r3, #16
 800febc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800fec0:	e002      	b.n	800fec8 <UART_SetConfig+0x210>
 800fec2:	2310      	movs	r3, #16
 800fec4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	4a25      	ldr	r2, [pc, #148]	; (800ff64 <UART_SetConfig+0x2ac>)
 800fece:	4293      	cmp	r3, r2
 800fed0:	f040 808a 	bne.w	800ffe8 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800fed4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800fed8:	2b08      	cmp	r3, #8
 800feda:	d824      	bhi.n	800ff26 <UART_SetConfig+0x26e>
 800fedc:	a201      	add	r2, pc, #4	; (adr r2, 800fee4 <UART_SetConfig+0x22c>)
 800fede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fee2:	bf00      	nop
 800fee4:	0800ff09 	.word	0x0800ff09
 800fee8:	0800ff27 	.word	0x0800ff27
 800feec:	0800ff11 	.word	0x0800ff11
 800fef0:	0800ff27 	.word	0x0800ff27
 800fef4:	0800ff17 	.word	0x0800ff17
 800fef8:	0800ff27 	.word	0x0800ff27
 800fefc:	0800ff27 	.word	0x0800ff27
 800ff00:	0800ff27 	.word	0x0800ff27
 800ff04:	0800ff1f 	.word	0x0800ff1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ff08:	f7fd fb6a 	bl	800d5e0 <HAL_RCC_GetPCLK1Freq>
 800ff0c:	61f8      	str	r0, [r7, #28]
        break;
 800ff0e:	e010      	b.n	800ff32 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ff10:	4b19      	ldr	r3, [pc, #100]	; (800ff78 <UART_SetConfig+0x2c0>)
 800ff12:	61fb      	str	r3, [r7, #28]
        break;
 800ff14:	e00d      	b.n	800ff32 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ff16:	f7fd facb 	bl	800d4b0 <HAL_RCC_GetSysClockFreq>
 800ff1a:	61f8      	str	r0, [r7, #28]
        break;
 800ff1c:	e009      	b.n	800ff32 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ff1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ff22:	61fb      	str	r3, [r7, #28]
        break;
 800ff24:	e005      	b.n	800ff32 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800ff26:	2300      	movs	r3, #0
 800ff28:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ff2a:	2301      	movs	r3, #1
 800ff2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800ff30:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ff32:	69fb      	ldr	r3, [r7, #28]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	f000 8109 	beq.w	801014c <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	685a      	ldr	r2, [r3, #4]
 800ff3e:	4613      	mov	r3, r2
 800ff40:	005b      	lsls	r3, r3, #1
 800ff42:	4413      	add	r3, r2
 800ff44:	69fa      	ldr	r2, [r7, #28]
 800ff46:	429a      	cmp	r2, r3
 800ff48:	d305      	bcc.n	800ff56 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	685b      	ldr	r3, [r3, #4]
 800ff4e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ff50:	69fa      	ldr	r2, [r7, #28]
 800ff52:	429a      	cmp	r2, r3
 800ff54:	d912      	bls.n	800ff7c <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800ff56:	2301      	movs	r3, #1
 800ff58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ff5c:	e0f6      	b.n	801014c <UART_SetConfig+0x494>
 800ff5e:	bf00      	nop
 800ff60:	efff69f3 	.word	0xefff69f3
 800ff64:	40008000 	.word	0x40008000
 800ff68:	40013800 	.word	0x40013800
 800ff6c:	40021000 	.word	0x40021000
 800ff70:	40004400 	.word	0x40004400
 800ff74:	40004800 	.word	0x40004800
 800ff78:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800ff7c:	69fb      	ldr	r3, [r7, #28]
 800ff7e:	2200      	movs	r2, #0
 800ff80:	461c      	mov	r4, r3
 800ff82:	4615      	mov	r5, r2
 800ff84:	f04f 0200 	mov.w	r2, #0
 800ff88:	f04f 0300 	mov.w	r3, #0
 800ff8c:	022b      	lsls	r3, r5, #8
 800ff8e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800ff92:	0222      	lsls	r2, r4, #8
 800ff94:	68f9      	ldr	r1, [r7, #12]
 800ff96:	6849      	ldr	r1, [r1, #4]
 800ff98:	0849      	lsrs	r1, r1, #1
 800ff9a:	2000      	movs	r0, #0
 800ff9c:	4688      	mov	r8, r1
 800ff9e:	4681      	mov	r9, r0
 800ffa0:	eb12 0a08 	adds.w	sl, r2, r8
 800ffa4:	eb43 0b09 	adc.w	fp, r3, r9
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	685b      	ldr	r3, [r3, #4]
 800ffac:	2200      	movs	r2, #0
 800ffae:	603b      	str	r3, [r7, #0]
 800ffb0:	607a      	str	r2, [r7, #4]
 800ffb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ffb6:	4650      	mov	r0, sl
 800ffb8:	4659      	mov	r1, fp
 800ffba:	f7f0 f961 	bl	8000280 <__aeabi_uldivmod>
 800ffbe:	4602      	mov	r2, r0
 800ffc0:	460b      	mov	r3, r1
 800ffc2:	4613      	mov	r3, r2
 800ffc4:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ffc6:	69bb      	ldr	r3, [r7, #24]
 800ffc8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ffcc:	d308      	bcc.n	800ffe0 <UART_SetConfig+0x328>
 800ffce:	69bb      	ldr	r3, [r7, #24]
 800ffd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ffd4:	d204      	bcs.n	800ffe0 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	69ba      	ldr	r2, [r7, #24]
 800ffdc:	60da      	str	r2, [r3, #12]
 800ffde:	e0b5      	b.n	801014c <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800ffe0:	2301      	movs	r3, #1
 800ffe2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ffe6:	e0b1      	b.n	801014c <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	69db      	ldr	r3, [r3, #28]
 800ffec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fff0:	d15d      	bne.n	80100ae <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800fff2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800fff6:	2b08      	cmp	r3, #8
 800fff8:	d827      	bhi.n	801004a <UART_SetConfig+0x392>
 800fffa:	a201      	add	r2, pc, #4	; (adr r2, 8010000 <UART_SetConfig+0x348>)
 800fffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010000:	08010025 	.word	0x08010025
 8010004:	0801002d 	.word	0x0801002d
 8010008:	08010035 	.word	0x08010035
 801000c:	0801004b 	.word	0x0801004b
 8010010:	0801003b 	.word	0x0801003b
 8010014:	0801004b 	.word	0x0801004b
 8010018:	0801004b 	.word	0x0801004b
 801001c:	0801004b 	.word	0x0801004b
 8010020:	08010043 	.word	0x08010043
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010024:	f7fd fadc 	bl	800d5e0 <HAL_RCC_GetPCLK1Freq>
 8010028:	61f8      	str	r0, [r7, #28]
        break;
 801002a:	e014      	b.n	8010056 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801002c:	f7fd faee 	bl	800d60c <HAL_RCC_GetPCLK2Freq>
 8010030:	61f8      	str	r0, [r7, #28]
        break;
 8010032:	e010      	b.n	8010056 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010034:	4b4c      	ldr	r3, [pc, #304]	; (8010168 <UART_SetConfig+0x4b0>)
 8010036:	61fb      	str	r3, [r7, #28]
        break;
 8010038:	e00d      	b.n	8010056 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801003a:	f7fd fa39 	bl	800d4b0 <HAL_RCC_GetSysClockFreq>
 801003e:	61f8      	str	r0, [r7, #28]
        break;
 8010040:	e009      	b.n	8010056 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010042:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010046:	61fb      	str	r3, [r7, #28]
        break;
 8010048:	e005      	b.n	8010056 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 801004a:	2300      	movs	r3, #0
 801004c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801004e:	2301      	movs	r3, #1
 8010050:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8010054:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010056:	69fb      	ldr	r3, [r7, #28]
 8010058:	2b00      	cmp	r3, #0
 801005a:	d077      	beq.n	801014c <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 801005c:	69fb      	ldr	r3, [r7, #28]
 801005e:	005a      	lsls	r2, r3, #1
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	685b      	ldr	r3, [r3, #4]
 8010064:	085b      	lsrs	r3, r3, #1
 8010066:	441a      	add	r2, r3
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	685b      	ldr	r3, [r3, #4]
 801006c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010070:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010072:	69bb      	ldr	r3, [r7, #24]
 8010074:	2b0f      	cmp	r3, #15
 8010076:	d916      	bls.n	80100a6 <UART_SetConfig+0x3ee>
 8010078:	69bb      	ldr	r3, [r7, #24]
 801007a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801007e:	d212      	bcs.n	80100a6 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010080:	69bb      	ldr	r3, [r7, #24]
 8010082:	b29b      	uxth	r3, r3
 8010084:	f023 030f 	bic.w	r3, r3, #15
 8010088:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801008a:	69bb      	ldr	r3, [r7, #24]
 801008c:	085b      	lsrs	r3, r3, #1
 801008e:	b29b      	uxth	r3, r3
 8010090:	f003 0307 	and.w	r3, r3, #7
 8010094:	b29a      	uxth	r2, r3
 8010096:	8afb      	ldrh	r3, [r7, #22]
 8010098:	4313      	orrs	r3, r2
 801009a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	8afa      	ldrh	r2, [r7, #22]
 80100a2:	60da      	str	r2, [r3, #12]
 80100a4:	e052      	b.n	801014c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80100a6:	2301      	movs	r3, #1
 80100a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80100ac:	e04e      	b.n	801014c <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80100ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80100b2:	2b08      	cmp	r3, #8
 80100b4:	d827      	bhi.n	8010106 <UART_SetConfig+0x44e>
 80100b6:	a201      	add	r2, pc, #4	; (adr r2, 80100bc <UART_SetConfig+0x404>)
 80100b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100bc:	080100e1 	.word	0x080100e1
 80100c0:	080100e9 	.word	0x080100e9
 80100c4:	080100f1 	.word	0x080100f1
 80100c8:	08010107 	.word	0x08010107
 80100cc:	080100f7 	.word	0x080100f7
 80100d0:	08010107 	.word	0x08010107
 80100d4:	08010107 	.word	0x08010107
 80100d8:	08010107 	.word	0x08010107
 80100dc:	080100ff 	.word	0x080100ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80100e0:	f7fd fa7e 	bl	800d5e0 <HAL_RCC_GetPCLK1Freq>
 80100e4:	61f8      	str	r0, [r7, #28]
        break;
 80100e6:	e014      	b.n	8010112 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80100e8:	f7fd fa90 	bl	800d60c <HAL_RCC_GetPCLK2Freq>
 80100ec:	61f8      	str	r0, [r7, #28]
        break;
 80100ee:	e010      	b.n	8010112 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80100f0:	4b1d      	ldr	r3, [pc, #116]	; (8010168 <UART_SetConfig+0x4b0>)
 80100f2:	61fb      	str	r3, [r7, #28]
        break;
 80100f4:	e00d      	b.n	8010112 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80100f6:	f7fd f9db 	bl	800d4b0 <HAL_RCC_GetSysClockFreq>
 80100fa:	61f8      	str	r0, [r7, #28]
        break;
 80100fc:	e009      	b.n	8010112 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80100fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010102:	61fb      	str	r3, [r7, #28]
        break;
 8010104:	e005      	b.n	8010112 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8010106:	2300      	movs	r3, #0
 8010108:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801010a:	2301      	movs	r3, #1
 801010c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8010110:	bf00      	nop
    }

    if (pclk != 0U)
 8010112:	69fb      	ldr	r3, [r7, #28]
 8010114:	2b00      	cmp	r3, #0
 8010116:	d019      	beq.n	801014c <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8010118:	68fb      	ldr	r3, [r7, #12]
 801011a:	685b      	ldr	r3, [r3, #4]
 801011c:	085a      	lsrs	r2, r3, #1
 801011e:	69fb      	ldr	r3, [r7, #28]
 8010120:	441a      	add	r2, r3
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	685b      	ldr	r3, [r3, #4]
 8010126:	fbb2 f3f3 	udiv	r3, r2, r3
 801012a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801012c:	69bb      	ldr	r3, [r7, #24]
 801012e:	2b0f      	cmp	r3, #15
 8010130:	d909      	bls.n	8010146 <UART_SetConfig+0x48e>
 8010132:	69bb      	ldr	r3, [r7, #24]
 8010134:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010138:	d205      	bcs.n	8010146 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801013a:	69bb      	ldr	r3, [r7, #24]
 801013c:	b29a      	uxth	r2, r3
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	60da      	str	r2, [r3, #12]
 8010144:	e002      	b.n	801014c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8010146:	2301      	movs	r3, #1
 8010148:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	2200      	movs	r2, #0
 8010150:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	2200      	movs	r2, #0
 8010156:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8010158:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 801015c:	4618      	mov	r0, r3
 801015e:	3728      	adds	r7, #40	; 0x28
 8010160:	46bd      	mov	sp, r7
 8010162:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010166:	bf00      	nop
 8010168:	00f42400 	.word	0x00f42400

0801016c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801016c:	b480      	push	{r7}
 801016e:	b083      	sub	sp, #12
 8010170:	af00      	add	r7, sp, #0
 8010172:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010178:	f003 0301 	and.w	r3, r3, #1
 801017c:	2b00      	cmp	r3, #0
 801017e:	d00a      	beq.n	8010196 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	685b      	ldr	r3, [r3, #4]
 8010186:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	430a      	orrs	r2, r1
 8010194:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801019a:	f003 0302 	and.w	r3, r3, #2
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d00a      	beq.n	80101b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	685b      	ldr	r3, [r3, #4]
 80101a8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	430a      	orrs	r2, r1
 80101b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80101bc:	f003 0304 	and.w	r3, r3, #4
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d00a      	beq.n	80101da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	685b      	ldr	r3, [r3, #4]
 80101ca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	430a      	orrs	r2, r1
 80101d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80101de:	f003 0308 	and.w	r3, r3, #8
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d00a      	beq.n	80101fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	685b      	ldr	r3, [r3, #4]
 80101ec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	430a      	orrs	r2, r1
 80101fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010200:	f003 0310 	and.w	r3, r3, #16
 8010204:	2b00      	cmp	r3, #0
 8010206:	d00a      	beq.n	801021e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	681b      	ldr	r3, [r3, #0]
 801020c:	689b      	ldr	r3, [r3, #8]
 801020e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	430a      	orrs	r2, r1
 801021c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010222:	f003 0320 	and.w	r3, r3, #32
 8010226:	2b00      	cmp	r3, #0
 8010228:	d00a      	beq.n	8010240 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	689b      	ldr	r3, [r3, #8]
 8010230:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	430a      	orrs	r2, r1
 801023e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010248:	2b00      	cmp	r3, #0
 801024a:	d01a      	beq.n	8010282 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	685b      	ldr	r3, [r3, #4]
 8010252:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	430a      	orrs	r2, r1
 8010260:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010266:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801026a:	d10a      	bne.n	8010282 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	685b      	ldr	r3, [r3, #4]
 8010272:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	430a      	orrs	r2, r1
 8010280:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010286:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801028a:	2b00      	cmp	r3, #0
 801028c:	d00a      	beq.n	80102a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	685b      	ldr	r3, [r3, #4]
 8010294:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	430a      	orrs	r2, r1
 80102a2:	605a      	str	r2, [r3, #4]
  }
}
 80102a4:	bf00      	nop
 80102a6:	370c      	adds	r7, #12
 80102a8:	46bd      	mov	sp, r7
 80102aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ae:	4770      	bx	lr

080102b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80102b0:	b580      	push	{r7, lr}
 80102b2:	b086      	sub	sp, #24
 80102b4:	af02      	add	r7, sp, #8
 80102b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	2200      	movs	r2, #0
 80102bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80102c0:	f7fb f9e6 	bl	800b690 <HAL_GetTick>
 80102c4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	f003 0308 	and.w	r3, r3, #8
 80102d0:	2b08      	cmp	r3, #8
 80102d2:	d10e      	bne.n	80102f2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80102d4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80102d8:	9300      	str	r3, [sp, #0]
 80102da:	68fb      	ldr	r3, [r7, #12]
 80102dc:	2200      	movs	r2, #0
 80102de:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80102e2:	6878      	ldr	r0, [r7, #4]
 80102e4:	f000 f82d 	bl	8010342 <UART_WaitOnFlagUntilTimeout>
 80102e8:	4603      	mov	r3, r0
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d001      	beq.n	80102f2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80102ee:	2303      	movs	r3, #3
 80102f0:	e023      	b.n	801033a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	f003 0304 	and.w	r3, r3, #4
 80102fc:	2b04      	cmp	r3, #4
 80102fe:	d10e      	bne.n	801031e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010300:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010304:	9300      	str	r3, [sp, #0]
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	2200      	movs	r2, #0
 801030a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 801030e:	6878      	ldr	r0, [r7, #4]
 8010310:	f000 f817 	bl	8010342 <UART_WaitOnFlagUntilTimeout>
 8010314:	4603      	mov	r3, r0
 8010316:	2b00      	cmp	r3, #0
 8010318:	d001      	beq.n	801031e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801031a:	2303      	movs	r3, #3
 801031c:	e00d      	b.n	801033a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	2220      	movs	r2, #32
 8010322:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	2220      	movs	r2, #32
 8010328:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	2200      	movs	r2, #0
 801032e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	2200      	movs	r2, #0
 8010334:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8010338:	2300      	movs	r3, #0
}
 801033a:	4618      	mov	r0, r3
 801033c:	3710      	adds	r7, #16
 801033e:	46bd      	mov	sp, r7
 8010340:	bd80      	pop	{r7, pc}

08010342 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010342:	b580      	push	{r7, lr}
 8010344:	b09c      	sub	sp, #112	; 0x70
 8010346:	af00      	add	r7, sp, #0
 8010348:	60f8      	str	r0, [r7, #12]
 801034a:	60b9      	str	r1, [r7, #8]
 801034c:	603b      	str	r3, [r7, #0]
 801034e:	4613      	mov	r3, r2
 8010350:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010352:	e0a5      	b.n	80104a0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010354:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010356:	f1b3 3fff 	cmp.w	r3, #4294967295
 801035a:	f000 80a1 	beq.w	80104a0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801035e:	f7fb f997 	bl	800b690 <HAL_GetTick>
 8010362:	4602      	mov	r2, r0
 8010364:	683b      	ldr	r3, [r7, #0]
 8010366:	1ad3      	subs	r3, r2, r3
 8010368:	6fba      	ldr	r2, [r7, #120]	; 0x78
 801036a:	429a      	cmp	r2, r3
 801036c:	d302      	bcc.n	8010374 <UART_WaitOnFlagUntilTimeout+0x32>
 801036e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010370:	2b00      	cmp	r3, #0
 8010372:	d13e      	bne.n	80103f2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801037a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801037c:	e853 3f00 	ldrex	r3, [r3]
 8010380:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8010382:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010384:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8010388:	667b      	str	r3, [r7, #100]	; 0x64
 801038a:	68fb      	ldr	r3, [r7, #12]
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	461a      	mov	r2, r3
 8010390:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010392:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010394:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010396:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010398:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801039a:	e841 2300 	strex	r3, r2, [r1]
 801039e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80103a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d1e6      	bne.n	8010374 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80103a6:	68fb      	ldr	r3, [r7, #12]
 80103a8:	681b      	ldr	r3, [r3, #0]
 80103aa:	3308      	adds	r3, #8
 80103ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80103b0:	e853 3f00 	ldrex	r3, [r3]
 80103b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80103b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103b8:	f023 0301 	bic.w	r3, r3, #1
 80103bc:	663b      	str	r3, [r7, #96]	; 0x60
 80103be:	68fb      	ldr	r3, [r7, #12]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	3308      	adds	r3, #8
 80103c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80103c6:	64ba      	str	r2, [r7, #72]	; 0x48
 80103c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80103cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80103ce:	e841 2300 	strex	r3, r2, [r1]
 80103d2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80103d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d1e5      	bne.n	80103a6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	2220      	movs	r2, #32
 80103de:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	2220      	movs	r2, #32
 80103e4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	2200      	movs	r2, #0
 80103ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80103ee:	2303      	movs	r3, #3
 80103f0:	e067      	b.n	80104c2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	f003 0304 	and.w	r3, r3, #4
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d04f      	beq.n	80104a0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	69db      	ldr	r3, [r3, #28]
 8010406:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801040a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801040e:	d147      	bne.n	80104a0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010410:	68fb      	ldr	r3, [r7, #12]
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010418:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010422:	e853 3f00 	ldrex	r3, [r3]
 8010426:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8010428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801042a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 801042e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8010430:	68fb      	ldr	r3, [r7, #12]
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	461a      	mov	r2, r3
 8010436:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010438:	637b      	str	r3, [r7, #52]	; 0x34
 801043a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801043c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801043e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010440:	e841 2300 	strex	r3, r2, [r1]
 8010444:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8010446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010448:	2b00      	cmp	r3, #0
 801044a:	d1e6      	bne.n	801041a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	3308      	adds	r3, #8
 8010452:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010454:	697b      	ldr	r3, [r7, #20]
 8010456:	e853 3f00 	ldrex	r3, [r3]
 801045a:	613b      	str	r3, [r7, #16]
   return(result);
 801045c:	693b      	ldr	r3, [r7, #16]
 801045e:	f023 0301 	bic.w	r3, r3, #1
 8010462:	66bb      	str	r3, [r7, #104]	; 0x68
 8010464:	68fb      	ldr	r3, [r7, #12]
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	3308      	adds	r3, #8
 801046a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801046c:	623a      	str	r2, [r7, #32]
 801046e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010470:	69f9      	ldr	r1, [r7, #28]
 8010472:	6a3a      	ldr	r2, [r7, #32]
 8010474:	e841 2300 	strex	r3, r2, [r1]
 8010478:	61bb      	str	r3, [r7, #24]
   return(result);
 801047a:	69bb      	ldr	r3, [r7, #24]
 801047c:	2b00      	cmp	r3, #0
 801047e:	d1e5      	bne.n	801044c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	2220      	movs	r2, #32
 8010484:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8010486:	68fb      	ldr	r3, [r7, #12]
 8010488:	2220      	movs	r2, #32
 801048a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801048c:	68fb      	ldr	r3, [r7, #12]
 801048e:	2220      	movs	r2, #32
 8010490:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010494:	68fb      	ldr	r3, [r7, #12]
 8010496:	2200      	movs	r2, #0
 8010498:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 801049c:	2303      	movs	r3, #3
 801049e:	e010      	b.n	80104c2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	681b      	ldr	r3, [r3, #0]
 80104a4:	69da      	ldr	r2, [r3, #28]
 80104a6:	68bb      	ldr	r3, [r7, #8]
 80104a8:	4013      	ands	r3, r2
 80104aa:	68ba      	ldr	r2, [r7, #8]
 80104ac:	429a      	cmp	r2, r3
 80104ae:	bf0c      	ite	eq
 80104b0:	2301      	moveq	r3, #1
 80104b2:	2300      	movne	r3, #0
 80104b4:	b2db      	uxtb	r3, r3
 80104b6:	461a      	mov	r2, r3
 80104b8:	79fb      	ldrb	r3, [r7, #7]
 80104ba:	429a      	cmp	r2, r3
 80104bc:	f43f af4a 	beq.w	8010354 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80104c0:	2300      	movs	r3, #0
}
 80104c2:	4618      	mov	r0, r3
 80104c4:	3770      	adds	r7, #112	; 0x70
 80104c6:	46bd      	mov	sp, r7
 80104c8:	bd80      	pop	{r7, pc}
	...

080104cc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80104cc:	b480      	push	{r7}
 80104ce:	b097      	sub	sp, #92	; 0x5c
 80104d0:	af00      	add	r7, sp, #0
 80104d2:	60f8      	str	r0, [r7, #12]
 80104d4:	60b9      	str	r1, [r7, #8]
 80104d6:	4613      	mov	r3, r2
 80104d8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80104da:	68fb      	ldr	r3, [r7, #12]
 80104dc:	68ba      	ldr	r2, [r7, #8]
 80104de:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	88fa      	ldrh	r2, [r7, #6]
 80104e4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	88fa      	ldrh	r2, [r7, #6]
 80104ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	2200      	movs	r2, #0
 80104f4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	689b      	ldr	r3, [r3, #8]
 80104fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80104fe:	d10e      	bne.n	801051e <UART_Start_Receive_IT+0x52>
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	691b      	ldr	r3, [r3, #16]
 8010504:	2b00      	cmp	r3, #0
 8010506:	d105      	bne.n	8010514 <UART_Start_Receive_IT+0x48>
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	f240 12ff 	movw	r2, #511	; 0x1ff
 801050e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8010512:	e02d      	b.n	8010570 <UART_Start_Receive_IT+0xa4>
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	22ff      	movs	r2, #255	; 0xff
 8010518:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 801051c:	e028      	b.n	8010570 <UART_Start_Receive_IT+0xa4>
 801051e:	68fb      	ldr	r3, [r7, #12]
 8010520:	689b      	ldr	r3, [r3, #8]
 8010522:	2b00      	cmp	r3, #0
 8010524:	d10d      	bne.n	8010542 <UART_Start_Receive_IT+0x76>
 8010526:	68fb      	ldr	r3, [r7, #12]
 8010528:	691b      	ldr	r3, [r3, #16]
 801052a:	2b00      	cmp	r3, #0
 801052c:	d104      	bne.n	8010538 <UART_Start_Receive_IT+0x6c>
 801052e:	68fb      	ldr	r3, [r7, #12]
 8010530:	22ff      	movs	r2, #255	; 0xff
 8010532:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8010536:	e01b      	b.n	8010570 <UART_Start_Receive_IT+0xa4>
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	227f      	movs	r2, #127	; 0x7f
 801053c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8010540:	e016      	b.n	8010570 <UART_Start_Receive_IT+0xa4>
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	689b      	ldr	r3, [r3, #8]
 8010546:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 801054a:	d10d      	bne.n	8010568 <UART_Start_Receive_IT+0x9c>
 801054c:	68fb      	ldr	r3, [r7, #12]
 801054e:	691b      	ldr	r3, [r3, #16]
 8010550:	2b00      	cmp	r3, #0
 8010552:	d104      	bne.n	801055e <UART_Start_Receive_IT+0x92>
 8010554:	68fb      	ldr	r3, [r7, #12]
 8010556:	227f      	movs	r2, #127	; 0x7f
 8010558:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 801055c:	e008      	b.n	8010570 <UART_Start_Receive_IT+0xa4>
 801055e:	68fb      	ldr	r3, [r7, #12]
 8010560:	223f      	movs	r2, #63	; 0x3f
 8010562:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8010566:	e003      	b.n	8010570 <UART_Start_Receive_IT+0xa4>
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	2200      	movs	r2, #0
 801056c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	2200      	movs	r2, #0
 8010574:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	2222      	movs	r2, #34	; 0x22
 801057c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	3308      	adds	r3, #8
 8010584:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010586:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010588:	e853 3f00 	ldrex	r3, [r3]
 801058c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801058e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010590:	f043 0301 	orr.w	r3, r3, #1
 8010594:	657b      	str	r3, [r7, #84]	; 0x54
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	3308      	adds	r3, #8
 801059c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801059e:	64ba      	str	r2, [r7, #72]	; 0x48
 80105a0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105a2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80105a4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80105a6:	e841 2300 	strex	r3, r2, [r1]
 80105aa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80105ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d1e5      	bne.n	801057e <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80105b2:	68fb      	ldr	r3, [r7, #12]
 80105b4:	689b      	ldr	r3, [r3, #8]
 80105b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80105ba:	d107      	bne.n	80105cc <UART_Start_Receive_IT+0x100>
 80105bc:	68fb      	ldr	r3, [r7, #12]
 80105be:	691b      	ldr	r3, [r3, #16]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d103      	bne.n	80105cc <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	4a24      	ldr	r2, [pc, #144]	; (8010658 <UART_Start_Receive_IT+0x18c>)
 80105c8:	665a      	str	r2, [r3, #100]	; 0x64
 80105ca:	e002      	b.n	80105d2 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80105cc:	68fb      	ldr	r3, [r7, #12]
 80105ce:	4a23      	ldr	r2, [pc, #140]	; (801065c <UART_Start_Receive_IT+0x190>)
 80105d0:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80105d2:	68fb      	ldr	r3, [r7, #12]
 80105d4:	2200      	movs	r2, #0
 80105d6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80105da:	68fb      	ldr	r3, [r7, #12]
 80105dc:	691b      	ldr	r3, [r3, #16]
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d019      	beq.n	8010616 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105ea:	e853 3f00 	ldrex	r3, [r3]
 80105ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80105f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105f2:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80105f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80105f8:	68fb      	ldr	r3, [r7, #12]
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	461a      	mov	r2, r3
 80105fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010600:	637b      	str	r3, [r7, #52]	; 0x34
 8010602:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010604:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010606:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010608:	e841 2300 	strex	r3, r2, [r1]
 801060c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 801060e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010610:	2b00      	cmp	r3, #0
 8010612:	d1e6      	bne.n	80105e2 <UART_Start_Receive_IT+0x116>
 8010614:	e018      	b.n	8010648 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8010616:	68fb      	ldr	r3, [r7, #12]
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801061c:	697b      	ldr	r3, [r7, #20]
 801061e:	e853 3f00 	ldrex	r3, [r3]
 8010622:	613b      	str	r3, [r7, #16]
   return(result);
 8010624:	693b      	ldr	r3, [r7, #16]
 8010626:	f043 0320 	orr.w	r3, r3, #32
 801062a:	653b      	str	r3, [r7, #80]	; 0x50
 801062c:	68fb      	ldr	r3, [r7, #12]
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	461a      	mov	r2, r3
 8010632:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010634:	623b      	str	r3, [r7, #32]
 8010636:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010638:	69f9      	ldr	r1, [r7, #28]
 801063a:	6a3a      	ldr	r2, [r7, #32]
 801063c:	e841 2300 	strex	r3, r2, [r1]
 8010640:	61bb      	str	r3, [r7, #24]
   return(result);
 8010642:	69bb      	ldr	r3, [r7, #24]
 8010644:	2b00      	cmp	r3, #0
 8010646:	d1e6      	bne.n	8010616 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8010648:	2300      	movs	r3, #0
}
 801064a:	4618      	mov	r0, r3
 801064c:	375c      	adds	r7, #92	; 0x5c
 801064e:	46bd      	mov	sp, r7
 8010650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010654:	4770      	bx	lr
 8010656:	bf00      	nop
 8010658:	08010a7f 	.word	0x08010a7f
 801065c:	0801091f 	.word	0x0801091f

08010660 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010660:	b480      	push	{r7}
 8010662:	b095      	sub	sp, #84	; 0x54
 8010664:	af00      	add	r7, sp, #0
 8010666:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801066e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010670:	e853 3f00 	ldrex	r3, [r3]
 8010674:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8010676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010678:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801067c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	461a      	mov	r2, r3
 8010684:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010686:	643b      	str	r3, [r7, #64]	; 0x40
 8010688:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801068a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801068c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801068e:	e841 2300 	strex	r3, r2, [r1]
 8010692:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010696:	2b00      	cmp	r3, #0
 8010698:	d1e6      	bne.n	8010668 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	3308      	adds	r3, #8
 80106a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106a2:	6a3b      	ldr	r3, [r7, #32]
 80106a4:	e853 3f00 	ldrex	r3, [r3]
 80106a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80106aa:	69fb      	ldr	r3, [r7, #28]
 80106ac:	f023 0301 	bic.w	r3, r3, #1
 80106b0:	64bb      	str	r3, [r7, #72]	; 0x48
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	3308      	adds	r3, #8
 80106b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80106ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80106bc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80106c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80106c2:	e841 2300 	strex	r3, r2, [r1]
 80106c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80106c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d1e5      	bne.n	801069a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80106d2:	2b01      	cmp	r3, #1
 80106d4:	d118      	bne.n	8010708 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	e853 3f00 	ldrex	r3, [r3]
 80106e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80106e4:	68bb      	ldr	r3, [r7, #8]
 80106e6:	f023 0310 	bic.w	r3, r3, #16
 80106ea:	647b      	str	r3, [r7, #68]	; 0x44
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	461a      	mov	r2, r3
 80106f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80106f4:	61bb      	str	r3, [r7, #24]
 80106f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106f8:	6979      	ldr	r1, [r7, #20]
 80106fa:	69ba      	ldr	r2, [r7, #24]
 80106fc:	e841 2300 	strex	r3, r2, [r1]
 8010700:	613b      	str	r3, [r7, #16]
   return(result);
 8010702:	693b      	ldr	r3, [r7, #16]
 8010704:	2b00      	cmp	r3, #0
 8010706:	d1e6      	bne.n	80106d6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	2220      	movs	r2, #32
 801070c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	2200      	movs	r2, #0
 8010712:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	2200      	movs	r2, #0
 8010718:	665a      	str	r2, [r3, #100]	; 0x64
}
 801071a:	bf00      	nop
 801071c:	3754      	adds	r7, #84	; 0x54
 801071e:	46bd      	mov	sp, r7
 8010720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010724:	4770      	bx	lr

08010726 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010726:	b580      	push	{r7, lr}
 8010728:	b084      	sub	sp, #16
 801072a:	af00      	add	r7, sp, #0
 801072c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010732:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	2200      	movs	r2, #0
 8010738:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	2200      	movs	r2, #0
 8010740:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010744:	68f8      	ldr	r0, [r7, #12]
 8010746:	f7ff faa1 	bl	800fc8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801074a:	bf00      	nop
 801074c:	3710      	adds	r7, #16
 801074e:	46bd      	mov	sp, r7
 8010750:	bd80      	pop	{r7, pc}

08010752 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8010752:	b480      	push	{r7}
 8010754:	b08f      	sub	sp, #60	; 0x3c
 8010756:	af00      	add	r7, sp, #0
 8010758:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801075e:	2b21      	cmp	r3, #33	; 0x21
 8010760:	d14d      	bne.n	80107fe <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8010768:	b29b      	uxth	r3, r3
 801076a:	2b00      	cmp	r3, #0
 801076c:	d132      	bne.n	80107d4 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	681b      	ldr	r3, [r3, #0]
 8010772:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010774:	6a3b      	ldr	r3, [r7, #32]
 8010776:	e853 3f00 	ldrex	r3, [r3]
 801077a:	61fb      	str	r3, [r7, #28]
   return(result);
 801077c:	69fb      	ldr	r3, [r7, #28]
 801077e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010782:	637b      	str	r3, [r7, #52]	; 0x34
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	461a      	mov	r2, r3
 801078a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801078c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801078e:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010790:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010792:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010794:	e841 2300 	strex	r3, r2, [r1]
 8010798:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801079a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801079c:	2b00      	cmp	r3, #0
 801079e:	d1e6      	bne.n	801076e <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	681b      	ldr	r3, [r3, #0]
 80107a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107a6:	68fb      	ldr	r3, [r7, #12]
 80107a8:	e853 3f00 	ldrex	r3, [r3]
 80107ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80107ae:	68bb      	ldr	r3, [r7, #8]
 80107b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80107b4:	633b      	str	r3, [r7, #48]	; 0x30
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	461a      	mov	r2, r3
 80107bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107be:	61bb      	str	r3, [r7, #24]
 80107c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107c2:	6979      	ldr	r1, [r7, #20]
 80107c4:	69ba      	ldr	r2, [r7, #24]
 80107c6:	e841 2300 	strex	r3, r2, [r1]
 80107ca:	613b      	str	r3, [r7, #16]
   return(result);
 80107cc:	693b      	ldr	r3, [r7, #16]
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d1e6      	bne.n	80107a0 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80107d2:	e014      	b.n	80107fe <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80107d8:	781a      	ldrb	r2, [r3, #0]
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	b292      	uxth	r2, r2
 80107e0:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80107e6:	1c5a      	adds	r2, r3, #1
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80107f2:	b29b      	uxth	r3, r3
 80107f4:	3b01      	subs	r3, #1
 80107f6:	b29a      	uxth	r2, r3
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80107fe:	bf00      	nop
 8010800:	373c      	adds	r7, #60	; 0x3c
 8010802:	46bd      	mov	sp, r7
 8010804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010808:	4770      	bx	lr

0801080a <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 801080a:	b480      	push	{r7}
 801080c:	b091      	sub	sp, #68	; 0x44
 801080e:	af00      	add	r7, sp, #0
 8010810:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010816:	2b21      	cmp	r3, #33	; 0x21
 8010818:	d151      	bne.n	80108be <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8010820:	b29b      	uxth	r3, r3
 8010822:	2b00      	cmp	r3, #0
 8010824:	d132      	bne.n	801088c <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	681b      	ldr	r3, [r3, #0]
 801082a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801082c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801082e:	e853 3f00 	ldrex	r3, [r3]
 8010832:	623b      	str	r3, [r7, #32]
   return(result);
 8010834:	6a3b      	ldr	r3, [r7, #32]
 8010836:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801083a:	63bb      	str	r3, [r7, #56]	; 0x38
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	461a      	mov	r2, r3
 8010842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010844:	633b      	str	r3, [r7, #48]	; 0x30
 8010846:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010848:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801084a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801084c:	e841 2300 	strex	r3, r2, [r1]
 8010850:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8010852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010854:	2b00      	cmp	r3, #0
 8010856:	d1e6      	bne.n	8010826 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801085e:	693b      	ldr	r3, [r7, #16]
 8010860:	e853 3f00 	ldrex	r3, [r3]
 8010864:	60fb      	str	r3, [r7, #12]
   return(result);
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801086c:	637b      	str	r3, [r7, #52]	; 0x34
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	461a      	mov	r2, r3
 8010874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010876:	61fb      	str	r3, [r7, #28]
 8010878:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801087a:	69b9      	ldr	r1, [r7, #24]
 801087c:	69fa      	ldr	r2, [r7, #28]
 801087e:	e841 2300 	strex	r3, r2, [r1]
 8010882:	617b      	str	r3, [r7, #20]
   return(result);
 8010884:	697b      	ldr	r3, [r7, #20]
 8010886:	2b00      	cmp	r3, #0
 8010888:	d1e6      	bne.n	8010858 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 801088a:	e018      	b.n	80108be <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010890:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8010892:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010894:	881a      	ldrh	r2, [r3, #0]
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801089e:	b292      	uxth	r2, r2
 80108a0:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80108a6:	1c9a      	adds	r2, r3, #2
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80108b2:	b29b      	uxth	r3, r3
 80108b4:	3b01      	subs	r3, #1
 80108b6:	b29a      	uxth	r2, r3
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80108be:	bf00      	nop
 80108c0:	3744      	adds	r7, #68	; 0x44
 80108c2:	46bd      	mov	sp, r7
 80108c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108c8:	4770      	bx	lr

080108ca <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80108ca:	b580      	push	{r7, lr}
 80108cc:	b088      	sub	sp, #32
 80108ce:	af00      	add	r7, sp, #0
 80108d0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	e853 3f00 	ldrex	r3, [r3]
 80108de:	60bb      	str	r3, [r7, #8]
   return(result);
 80108e0:	68bb      	ldr	r3, [r7, #8]
 80108e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80108e6:	61fb      	str	r3, [r7, #28]
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	461a      	mov	r2, r3
 80108ee:	69fb      	ldr	r3, [r7, #28]
 80108f0:	61bb      	str	r3, [r7, #24]
 80108f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108f4:	6979      	ldr	r1, [r7, #20]
 80108f6:	69ba      	ldr	r2, [r7, #24]
 80108f8:	e841 2300 	strex	r3, r2, [r1]
 80108fc:	613b      	str	r3, [r7, #16]
   return(result);
 80108fe:	693b      	ldr	r3, [r7, #16]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d1e6      	bne.n	80108d2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	2220      	movs	r2, #32
 8010908:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	2200      	movs	r2, #0
 801090e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010910:	6878      	ldr	r0, [r7, #4]
 8010912:	f7f8 feb5 	bl	8009680 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010916:	bf00      	nop
 8010918:	3720      	adds	r7, #32
 801091a:	46bd      	mov	sp, r7
 801091c:	bd80      	pop	{r7, pc}

0801091e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 801091e:	b580      	push	{r7, lr}
 8010920:	b096      	sub	sp, #88	; 0x58
 8010922:	af00      	add	r7, sp, #0
 8010924:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801092c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010934:	2b22      	cmp	r3, #34	; 0x22
 8010936:	f040 8094 	bne.w	8010a62 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	681b      	ldr	r3, [r3, #0]
 801093e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8010940:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8010944:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8010948:	b2d9      	uxtb	r1, r3
 801094a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 801094e:	b2da      	uxtb	r2, r3
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010954:	400a      	ands	r2, r1
 8010956:	b2d2      	uxtb	r2, r2
 8010958:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801095e:	1c5a      	adds	r2, r3, #1
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 801096a:	b29b      	uxth	r3, r3
 801096c:	3b01      	subs	r3, #1
 801096e:	b29a      	uxth	r2, r3
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 801097c:	b29b      	uxth	r3, r3
 801097e:	2b00      	cmp	r3, #0
 8010980:	d179      	bne.n	8010a76 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801098a:	e853 3f00 	ldrex	r3, [r3]
 801098e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8010990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010992:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010996:	653b      	str	r3, [r7, #80]	; 0x50
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	461a      	mov	r2, r3
 801099e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80109a0:	647b      	str	r3, [r7, #68]	; 0x44
 80109a2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109a4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80109a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80109a8:	e841 2300 	strex	r3, r2, [r1]
 80109ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80109ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d1e6      	bne.n	8010982 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	3308      	adds	r3, #8
 80109ba:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80109be:	e853 3f00 	ldrex	r3, [r3]
 80109c2:	623b      	str	r3, [r7, #32]
   return(result);
 80109c4:	6a3b      	ldr	r3, [r7, #32]
 80109c6:	f023 0301 	bic.w	r3, r3, #1
 80109ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	3308      	adds	r3, #8
 80109d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80109d4:	633a      	str	r2, [r7, #48]	; 0x30
 80109d6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109d8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80109da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80109dc:	e841 2300 	strex	r3, r2, [r1]
 80109e0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80109e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	d1e5      	bne.n	80109b4 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	2220      	movs	r2, #32
 80109ec:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	2200      	movs	r2, #0
 80109f2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80109f8:	2b01      	cmp	r3, #1
 80109fa:	d12e      	bne.n	8010a5a <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	2200      	movs	r2, #0
 8010a00:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a08:	693b      	ldr	r3, [r7, #16]
 8010a0a:	e853 3f00 	ldrex	r3, [r3]
 8010a0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	f023 0310 	bic.w	r3, r3, #16
 8010a16:	64bb      	str	r3, [r7, #72]	; 0x48
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	681b      	ldr	r3, [r3, #0]
 8010a1c:	461a      	mov	r2, r3
 8010a1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010a20:	61fb      	str	r3, [r7, #28]
 8010a22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a24:	69b9      	ldr	r1, [r7, #24]
 8010a26:	69fa      	ldr	r2, [r7, #28]
 8010a28:	e841 2300 	strex	r3, r2, [r1]
 8010a2c:	617b      	str	r3, [r7, #20]
   return(result);
 8010a2e:	697b      	ldr	r3, [r7, #20]
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d1e6      	bne.n	8010a02 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	69db      	ldr	r3, [r3, #28]
 8010a3a:	f003 0310 	and.w	r3, r3, #16
 8010a3e:	2b10      	cmp	r3, #16
 8010a40:	d103      	bne.n	8010a4a <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	2210      	movs	r2, #16
 8010a48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8010a50:	4619      	mov	r1, r3
 8010a52:	6878      	ldr	r0, [r7, #4]
 8010a54:	f7ff f924 	bl	800fca0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010a58:	e00d      	b.n	8010a76 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8010a5a:	6878      	ldr	r0, [r7, #4]
 8010a5c:	f7f1 fb62 	bl	8002124 <HAL_UART_RxCpltCallback>
}
 8010a60:	e009      	b.n	8010a76 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	8b1b      	ldrh	r3, [r3, #24]
 8010a68:	b29a      	uxth	r2, r3
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	681b      	ldr	r3, [r3, #0]
 8010a6e:	f042 0208 	orr.w	r2, r2, #8
 8010a72:	b292      	uxth	r2, r2
 8010a74:	831a      	strh	r2, [r3, #24]
}
 8010a76:	bf00      	nop
 8010a78:	3758      	adds	r7, #88	; 0x58
 8010a7a:	46bd      	mov	sp, r7
 8010a7c:	bd80      	pop	{r7, pc}

08010a7e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8010a7e:	b580      	push	{r7, lr}
 8010a80:	b096      	sub	sp, #88	; 0x58
 8010a82:	af00      	add	r7, sp, #0
 8010a84:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010a8c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010a94:	2b22      	cmp	r3, #34	; 0x22
 8010a96:	f040 8094 	bne.w	8010bc2 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8010aa0:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010aa8:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8010aaa:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8010aae:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8010ab2:	4013      	ands	r3, r2
 8010ab4:	b29a      	uxth	r2, r3
 8010ab6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010ab8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010abe:	1c9a      	adds	r2, r3, #2
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8010aca:	b29b      	uxth	r3, r3
 8010acc:	3b01      	subs	r3, #1
 8010ace:	b29a      	uxth	r2, r3
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8010adc:	b29b      	uxth	r3, r3
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d179      	bne.n	8010bd6 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ae8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010aea:	e853 3f00 	ldrex	r3, [r3]
 8010aee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8010af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010af2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010af6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	461a      	mov	r2, r3
 8010afe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b00:	643b      	str	r3, [r7, #64]	; 0x40
 8010b02:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b04:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8010b06:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8010b08:	e841 2300 	strex	r3, r2, [r1]
 8010b0c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d1e6      	bne.n	8010ae2 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	3308      	adds	r3, #8
 8010b1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b1c:	6a3b      	ldr	r3, [r7, #32]
 8010b1e:	e853 3f00 	ldrex	r3, [r3]
 8010b22:	61fb      	str	r3, [r7, #28]
   return(result);
 8010b24:	69fb      	ldr	r3, [r7, #28]
 8010b26:	f023 0301 	bic.w	r3, r3, #1
 8010b2a:	64bb      	str	r3, [r7, #72]	; 0x48
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	3308      	adds	r3, #8
 8010b32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010b34:	62fa      	str	r2, [r7, #44]	; 0x2c
 8010b36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010b3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010b3c:	e841 2300 	strex	r3, r2, [r1]
 8010b40:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8010b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d1e5      	bne.n	8010b14 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	2220      	movs	r2, #32
 8010b4c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	2200      	movs	r2, #0
 8010b52:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010b58:	2b01      	cmp	r3, #1
 8010b5a:	d12e      	bne.n	8010bba <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	2200      	movs	r2, #0
 8010b60:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	681b      	ldr	r3, [r3, #0]
 8010b66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	e853 3f00 	ldrex	r3, [r3]
 8010b6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8010b70:	68bb      	ldr	r3, [r7, #8]
 8010b72:	f023 0310 	bic.w	r3, r3, #16
 8010b76:	647b      	str	r3, [r7, #68]	; 0x44
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	461a      	mov	r2, r3
 8010b7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010b80:	61bb      	str	r3, [r7, #24]
 8010b82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b84:	6979      	ldr	r1, [r7, #20]
 8010b86:	69ba      	ldr	r2, [r7, #24]
 8010b88:	e841 2300 	strex	r3, r2, [r1]
 8010b8c:	613b      	str	r3, [r7, #16]
   return(result);
 8010b8e:	693b      	ldr	r3, [r7, #16]
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d1e6      	bne.n	8010b62 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	69db      	ldr	r3, [r3, #28]
 8010b9a:	f003 0310 	and.w	r3, r3, #16
 8010b9e:	2b10      	cmp	r3, #16
 8010ba0:	d103      	bne.n	8010baa <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	2210      	movs	r2, #16
 8010ba8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8010bb0:	4619      	mov	r1, r3
 8010bb2:	6878      	ldr	r0, [r7, #4]
 8010bb4:	f7ff f874 	bl	800fca0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010bb8:	e00d      	b.n	8010bd6 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8010bba:	6878      	ldr	r0, [r7, #4]
 8010bbc:	f7f1 fab2 	bl	8002124 <HAL_UART_RxCpltCallback>
}
 8010bc0:	e009      	b.n	8010bd6 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	681b      	ldr	r3, [r3, #0]
 8010bc6:	8b1b      	ldrh	r3, [r3, #24]
 8010bc8:	b29a      	uxth	r2, r3
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	f042 0208 	orr.w	r2, r2, #8
 8010bd2:	b292      	uxth	r2, r2
 8010bd4:	831a      	strh	r2, [r3, #24]
}
 8010bd6:	bf00      	nop
 8010bd8:	3758      	adds	r7, #88	; 0x58
 8010bda:	46bd      	mov	sp, r7
 8010bdc:	bd80      	pop	{r7, pc}

08010bde <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010bde:	b480      	push	{r7}
 8010be0:	b083      	sub	sp, #12
 8010be2:	af00      	add	r7, sp, #0
 8010be4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010be6:	bf00      	nop
 8010be8:	370c      	adds	r7, #12
 8010bea:	46bd      	mov	sp, r7
 8010bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bf0:	4770      	bx	lr

08010bf2 <_ZdlPvj>:
 8010bf2:	f000 b800 	b.w	8010bf6 <_ZdlPv>

08010bf6 <_ZdlPv>:
 8010bf6:	f000 b82b 	b.w	8010c50 <free>
	...

08010bfc <__errno>:
 8010bfc:	4b01      	ldr	r3, [pc, #4]	; (8010c04 <__errno+0x8>)
 8010bfe:	6818      	ldr	r0, [r3, #0]
 8010c00:	4770      	bx	lr
 8010c02:	bf00      	nop
 8010c04:	20000024 	.word	0x20000024

08010c08 <__libc_init_array>:
 8010c08:	b570      	push	{r4, r5, r6, lr}
 8010c0a:	4d0d      	ldr	r5, [pc, #52]	; (8010c40 <__libc_init_array+0x38>)
 8010c0c:	4c0d      	ldr	r4, [pc, #52]	; (8010c44 <__libc_init_array+0x3c>)
 8010c0e:	1b64      	subs	r4, r4, r5
 8010c10:	10a4      	asrs	r4, r4, #2
 8010c12:	2600      	movs	r6, #0
 8010c14:	42a6      	cmp	r6, r4
 8010c16:	d109      	bne.n	8010c2c <__libc_init_array+0x24>
 8010c18:	4d0b      	ldr	r5, [pc, #44]	; (8010c48 <__libc_init_array+0x40>)
 8010c1a:	4c0c      	ldr	r4, [pc, #48]	; (8010c4c <__libc_init_array+0x44>)
 8010c1c:	f000 fc96 	bl	801154c <_init>
 8010c20:	1b64      	subs	r4, r4, r5
 8010c22:	10a4      	asrs	r4, r4, #2
 8010c24:	2600      	movs	r6, #0
 8010c26:	42a6      	cmp	r6, r4
 8010c28:	d105      	bne.n	8010c36 <__libc_init_array+0x2e>
 8010c2a:	bd70      	pop	{r4, r5, r6, pc}
 8010c2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010c30:	4798      	blx	r3
 8010c32:	3601      	adds	r6, #1
 8010c34:	e7ee      	b.n	8010c14 <__libc_init_array+0xc>
 8010c36:	f855 3b04 	ldr.w	r3, [r5], #4
 8010c3a:	4798      	blx	r3
 8010c3c:	3601      	adds	r6, #1
 8010c3e:	e7f2      	b.n	8010c26 <__libc_init_array+0x1e>
 8010c40:	08011b28 	.word	0x08011b28
 8010c44:	08011b28 	.word	0x08011b28
 8010c48:	08011b28 	.word	0x08011b28
 8010c4c:	08011b30 	.word	0x08011b30

08010c50 <free>:
 8010c50:	4b02      	ldr	r3, [pc, #8]	; (8010c5c <free+0xc>)
 8010c52:	4601      	mov	r1, r0
 8010c54:	6818      	ldr	r0, [r3, #0]
 8010c56:	f000 b819 	b.w	8010c8c <_free_r>
 8010c5a:	bf00      	nop
 8010c5c:	20000024 	.word	0x20000024

08010c60 <memcpy>:
 8010c60:	440a      	add	r2, r1
 8010c62:	4291      	cmp	r1, r2
 8010c64:	f100 33ff 	add.w	r3, r0, #4294967295
 8010c68:	d100      	bne.n	8010c6c <memcpy+0xc>
 8010c6a:	4770      	bx	lr
 8010c6c:	b510      	push	{r4, lr}
 8010c6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010c72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010c76:	4291      	cmp	r1, r2
 8010c78:	d1f9      	bne.n	8010c6e <memcpy+0xe>
 8010c7a:	bd10      	pop	{r4, pc}

08010c7c <memset>:
 8010c7c:	4402      	add	r2, r0
 8010c7e:	4603      	mov	r3, r0
 8010c80:	4293      	cmp	r3, r2
 8010c82:	d100      	bne.n	8010c86 <memset+0xa>
 8010c84:	4770      	bx	lr
 8010c86:	f803 1b01 	strb.w	r1, [r3], #1
 8010c8a:	e7f9      	b.n	8010c80 <memset+0x4>

08010c8c <_free_r>:
 8010c8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010c8e:	2900      	cmp	r1, #0
 8010c90:	d044      	beq.n	8010d1c <_free_r+0x90>
 8010c92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010c96:	9001      	str	r0, [sp, #4]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	f1a1 0404 	sub.w	r4, r1, #4
 8010c9e:	bfb8      	it	lt
 8010ca0:	18e4      	addlt	r4, r4, r3
 8010ca2:	f000 f903 	bl	8010eac <__malloc_lock>
 8010ca6:	4a1e      	ldr	r2, [pc, #120]	; (8010d20 <_free_r+0x94>)
 8010ca8:	9801      	ldr	r0, [sp, #4]
 8010caa:	6813      	ldr	r3, [r2, #0]
 8010cac:	b933      	cbnz	r3, 8010cbc <_free_r+0x30>
 8010cae:	6063      	str	r3, [r4, #4]
 8010cb0:	6014      	str	r4, [r2, #0]
 8010cb2:	b003      	add	sp, #12
 8010cb4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010cb8:	f000 b8fe 	b.w	8010eb8 <__malloc_unlock>
 8010cbc:	42a3      	cmp	r3, r4
 8010cbe:	d908      	bls.n	8010cd2 <_free_r+0x46>
 8010cc0:	6825      	ldr	r5, [r4, #0]
 8010cc2:	1961      	adds	r1, r4, r5
 8010cc4:	428b      	cmp	r3, r1
 8010cc6:	bf01      	itttt	eq
 8010cc8:	6819      	ldreq	r1, [r3, #0]
 8010cca:	685b      	ldreq	r3, [r3, #4]
 8010ccc:	1949      	addeq	r1, r1, r5
 8010cce:	6021      	streq	r1, [r4, #0]
 8010cd0:	e7ed      	b.n	8010cae <_free_r+0x22>
 8010cd2:	461a      	mov	r2, r3
 8010cd4:	685b      	ldr	r3, [r3, #4]
 8010cd6:	b10b      	cbz	r3, 8010cdc <_free_r+0x50>
 8010cd8:	42a3      	cmp	r3, r4
 8010cda:	d9fa      	bls.n	8010cd2 <_free_r+0x46>
 8010cdc:	6811      	ldr	r1, [r2, #0]
 8010cde:	1855      	adds	r5, r2, r1
 8010ce0:	42a5      	cmp	r5, r4
 8010ce2:	d10b      	bne.n	8010cfc <_free_r+0x70>
 8010ce4:	6824      	ldr	r4, [r4, #0]
 8010ce6:	4421      	add	r1, r4
 8010ce8:	1854      	adds	r4, r2, r1
 8010cea:	42a3      	cmp	r3, r4
 8010cec:	6011      	str	r1, [r2, #0]
 8010cee:	d1e0      	bne.n	8010cb2 <_free_r+0x26>
 8010cf0:	681c      	ldr	r4, [r3, #0]
 8010cf2:	685b      	ldr	r3, [r3, #4]
 8010cf4:	6053      	str	r3, [r2, #4]
 8010cf6:	4421      	add	r1, r4
 8010cf8:	6011      	str	r1, [r2, #0]
 8010cfa:	e7da      	b.n	8010cb2 <_free_r+0x26>
 8010cfc:	d902      	bls.n	8010d04 <_free_r+0x78>
 8010cfe:	230c      	movs	r3, #12
 8010d00:	6003      	str	r3, [r0, #0]
 8010d02:	e7d6      	b.n	8010cb2 <_free_r+0x26>
 8010d04:	6825      	ldr	r5, [r4, #0]
 8010d06:	1961      	adds	r1, r4, r5
 8010d08:	428b      	cmp	r3, r1
 8010d0a:	bf04      	itt	eq
 8010d0c:	6819      	ldreq	r1, [r3, #0]
 8010d0e:	685b      	ldreq	r3, [r3, #4]
 8010d10:	6063      	str	r3, [r4, #4]
 8010d12:	bf04      	itt	eq
 8010d14:	1949      	addeq	r1, r1, r5
 8010d16:	6021      	streq	r1, [r4, #0]
 8010d18:	6054      	str	r4, [r2, #4]
 8010d1a:	e7ca      	b.n	8010cb2 <_free_r+0x26>
 8010d1c:	b003      	add	sp, #12
 8010d1e:	bd30      	pop	{r4, r5, pc}
 8010d20:	20000f4c 	.word	0x20000f4c

08010d24 <sbrk_aligned>:
 8010d24:	b570      	push	{r4, r5, r6, lr}
 8010d26:	4e0e      	ldr	r6, [pc, #56]	; (8010d60 <sbrk_aligned+0x3c>)
 8010d28:	460c      	mov	r4, r1
 8010d2a:	6831      	ldr	r1, [r6, #0]
 8010d2c:	4605      	mov	r5, r0
 8010d2e:	b911      	cbnz	r1, 8010d36 <sbrk_aligned+0x12>
 8010d30:	f000 f88c 	bl	8010e4c <_sbrk_r>
 8010d34:	6030      	str	r0, [r6, #0]
 8010d36:	4621      	mov	r1, r4
 8010d38:	4628      	mov	r0, r5
 8010d3a:	f000 f887 	bl	8010e4c <_sbrk_r>
 8010d3e:	1c43      	adds	r3, r0, #1
 8010d40:	d00a      	beq.n	8010d58 <sbrk_aligned+0x34>
 8010d42:	1cc4      	adds	r4, r0, #3
 8010d44:	f024 0403 	bic.w	r4, r4, #3
 8010d48:	42a0      	cmp	r0, r4
 8010d4a:	d007      	beq.n	8010d5c <sbrk_aligned+0x38>
 8010d4c:	1a21      	subs	r1, r4, r0
 8010d4e:	4628      	mov	r0, r5
 8010d50:	f000 f87c 	bl	8010e4c <_sbrk_r>
 8010d54:	3001      	adds	r0, #1
 8010d56:	d101      	bne.n	8010d5c <sbrk_aligned+0x38>
 8010d58:	f04f 34ff 	mov.w	r4, #4294967295
 8010d5c:	4620      	mov	r0, r4
 8010d5e:	bd70      	pop	{r4, r5, r6, pc}
 8010d60:	20000f50 	.word	0x20000f50

08010d64 <_malloc_r>:
 8010d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d68:	1ccd      	adds	r5, r1, #3
 8010d6a:	f025 0503 	bic.w	r5, r5, #3
 8010d6e:	3508      	adds	r5, #8
 8010d70:	2d0c      	cmp	r5, #12
 8010d72:	bf38      	it	cc
 8010d74:	250c      	movcc	r5, #12
 8010d76:	2d00      	cmp	r5, #0
 8010d78:	4607      	mov	r7, r0
 8010d7a:	db01      	blt.n	8010d80 <_malloc_r+0x1c>
 8010d7c:	42a9      	cmp	r1, r5
 8010d7e:	d905      	bls.n	8010d8c <_malloc_r+0x28>
 8010d80:	230c      	movs	r3, #12
 8010d82:	603b      	str	r3, [r7, #0]
 8010d84:	2600      	movs	r6, #0
 8010d86:	4630      	mov	r0, r6
 8010d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d8c:	4e2e      	ldr	r6, [pc, #184]	; (8010e48 <_malloc_r+0xe4>)
 8010d8e:	f000 f88d 	bl	8010eac <__malloc_lock>
 8010d92:	6833      	ldr	r3, [r6, #0]
 8010d94:	461c      	mov	r4, r3
 8010d96:	bb34      	cbnz	r4, 8010de6 <_malloc_r+0x82>
 8010d98:	4629      	mov	r1, r5
 8010d9a:	4638      	mov	r0, r7
 8010d9c:	f7ff ffc2 	bl	8010d24 <sbrk_aligned>
 8010da0:	1c43      	adds	r3, r0, #1
 8010da2:	4604      	mov	r4, r0
 8010da4:	d14d      	bne.n	8010e42 <_malloc_r+0xde>
 8010da6:	6834      	ldr	r4, [r6, #0]
 8010da8:	4626      	mov	r6, r4
 8010daa:	2e00      	cmp	r6, #0
 8010dac:	d140      	bne.n	8010e30 <_malloc_r+0xcc>
 8010dae:	6823      	ldr	r3, [r4, #0]
 8010db0:	4631      	mov	r1, r6
 8010db2:	4638      	mov	r0, r7
 8010db4:	eb04 0803 	add.w	r8, r4, r3
 8010db8:	f000 f848 	bl	8010e4c <_sbrk_r>
 8010dbc:	4580      	cmp	r8, r0
 8010dbe:	d13a      	bne.n	8010e36 <_malloc_r+0xd2>
 8010dc0:	6821      	ldr	r1, [r4, #0]
 8010dc2:	3503      	adds	r5, #3
 8010dc4:	1a6d      	subs	r5, r5, r1
 8010dc6:	f025 0503 	bic.w	r5, r5, #3
 8010dca:	3508      	adds	r5, #8
 8010dcc:	2d0c      	cmp	r5, #12
 8010dce:	bf38      	it	cc
 8010dd0:	250c      	movcc	r5, #12
 8010dd2:	4629      	mov	r1, r5
 8010dd4:	4638      	mov	r0, r7
 8010dd6:	f7ff ffa5 	bl	8010d24 <sbrk_aligned>
 8010dda:	3001      	adds	r0, #1
 8010ddc:	d02b      	beq.n	8010e36 <_malloc_r+0xd2>
 8010dde:	6823      	ldr	r3, [r4, #0]
 8010de0:	442b      	add	r3, r5
 8010de2:	6023      	str	r3, [r4, #0]
 8010de4:	e00e      	b.n	8010e04 <_malloc_r+0xa0>
 8010de6:	6822      	ldr	r2, [r4, #0]
 8010de8:	1b52      	subs	r2, r2, r5
 8010dea:	d41e      	bmi.n	8010e2a <_malloc_r+0xc6>
 8010dec:	2a0b      	cmp	r2, #11
 8010dee:	d916      	bls.n	8010e1e <_malloc_r+0xba>
 8010df0:	1961      	adds	r1, r4, r5
 8010df2:	42a3      	cmp	r3, r4
 8010df4:	6025      	str	r5, [r4, #0]
 8010df6:	bf18      	it	ne
 8010df8:	6059      	strne	r1, [r3, #4]
 8010dfa:	6863      	ldr	r3, [r4, #4]
 8010dfc:	bf08      	it	eq
 8010dfe:	6031      	streq	r1, [r6, #0]
 8010e00:	5162      	str	r2, [r4, r5]
 8010e02:	604b      	str	r3, [r1, #4]
 8010e04:	4638      	mov	r0, r7
 8010e06:	f104 060b 	add.w	r6, r4, #11
 8010e0a:	f000 f855 	bl	8010eb8 <__malloc_unlock>
 8010e0e:	f026 0607 	bic.w	r6, r6, #7
 8010e12:	1d23      	adds	r3, r4, #4
 8010e14:	1af2      	subs	r2, r6, r3
 8010e16:	d0b6      	beq.n	8010d86 <_malloc_r+0x22>
 8010e18:	1b9b      	subs	r3, r3, r6
 8010e1a:	50a3      	str	r3, [r4, r2]
 8010e1c:	e7b3      	b.n	8010d86 <_malloc_r+0x22>
 8010e1e:	6862      	ldr	r2, [r4, #4]
 8010e20:	42a3      	cmp	r3, r4
 8010e22:	bf0c      	ite	eq
 8010e24:	6032      	streq	r2, [r6, #0]
 8010e26:	605a      	strne	r2, [r3, #4]
 8010e28:	e7ec      	b.n	8010e04 <_malloc_r+0xa0>
 8010e2a:	4623      	mov	r3, r4
 8010e2c:	6864      	ldr	r4, [r4, #4]
 8010e2e:	e7b2      	b.n	8010d96 <_malloc_r+0x32>
 8010e30:	4634      	mov	r4, r6
 8010e32:	6876      	ldr	r6, [r6, #4]
 8010e34:	e7b9      	b.n	8010daa <_malloc_r+0x46>
 8010e36:	230c      	movs	r3, #12
 8010e38:	603b      	str	r3, [r7, #0]
 8010e3a:	4638      	mov	r0, r7
 8010e3c:	f000 f83c 	bl	8010eb8 <__malloc_unlock>
 8010e40:	e7a1      	b.n	8010d86 <_malloc_r+0x22>
 8010e42:	6025      	str	r5, [r4, #0]
 8010e44:	e7de      	b.n	8010e04 <_malloc_r+0xa0>
 8010e46:	bf00      	nop
 8010e48:	20000f4c 	.word	0x20000f4c

08010e4c <_sbrk_r>:
 8010e4c:	b538      	push	{r3, r4, r5, lr}
 8010e4e:	4d06      	ldr	r5, [pc, #24]	; (8010e68 <_sbrk_r+0x1c>)
 8010e50:	2300      	movs	r3, #0
 8010e52:	4604      	mov	r4, r0
 8010e54:	4608      	mov	r0, r1
 8010e56:	602b      	str	r3, [r5, #0]
 8010e58:	f7f2 f91e 	bl	8003098 <_sbrk>
 8010e5c:	1c43      	adds	r3, r0, #1
 8010e5e:	d102      	bne.n	8010e66 <_sbrk_r+0x1a>
 8010e60:	682b      	ldr	r3, [r5, #0]
 8010e62:	b103      	cbz	r3, 8010e66 <_sbrk_r+0x1a>
 8010e64:	6023      	str	r3, [r4, #0]
 8010e66:	bd38      	pop	{r3, r4, r5, pc}
 8010e68:	20000f54 	.word	0x20000f54

08010e6c <siprintf>:
 8010e6c:	b40e      	push	{r1, r2, r3}
 8010e6e:	b500      	push	{lr}
 8010e70:	b09c      	sub	sp, #112	; 0x70
 8010e72:	ab1d      	add	r3, sp, #116	; 0x74
 8010e74:	9002      	str	r0, [sp, #8]
 8010e76:	9006      	str	r0, [sp, #24]
 8010e78:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010e7c:	4809      	ldr	r0, [pc, #36]	; (8010ea4 <siprintf+0x38>)
 8010e7e:	9107      	str	r1, [sp, #28]
 8010e80:	9104      	str	r1, [sp, #16]
 8010e82:	4909      	ldr	r1, [pc, #36]	; (8010ea8 <siprintf+0x3c>)
 8010e84:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e88:	9105      	str	r1, [sp, #20]
 8010e8a:	6800      	ldr	r0, [r0, #0]
 8010e8c:	9301      	str	r3, [sp, #4]
 8010e8e:	a902      	add	r1, sp, #8
 8010e90:	f000 f874 	bl	8010f7c <_svfiprintf_r>
 8010e94:	9b02      	ldr	r3, [sp, #8]
 8010e96:	2200      	movs	r2, #0
 8010e98:	701a      	strb	r2, [r3, #0]
 8010e9a:	b01c      	add	sp, #112	; 0x70
 8010e9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010ea0:	b003      	add	sp, #12
 8010ea2:	4770      	bx	lr
 8010ea4:	20000024 	.word	0x20000024
 8010ea8:	ffff0208 	.word	0xffff0208

08010eac <__malloc_lock>:
 8010eac:	4801      	ldr	r0, [pc, #4]	; (8010eb4 <__malloc_lock+0x8>)
 8010eae:	f000 baf9 	b.w	80114a4 <__retarget_lock_acquire_recursive>
 8010eb2:	bf00      	nop
 8010eb4:	20000f58 	.word	0x20000f58

08010eb8 <__malloc_unlock>:
 8010eb8:	4801      	ldr	r0, [pc, #4]	; (8010ec0 <__malloc_unlock+0x8>)
 8010eba:	f000 baf4 	b.w	80114a6 <__retarget_lock_release_recursive>
 8010ebe:	bf00      	nop
 8010ec0:	20000f58 	.word	0x20000f58

08010ec4 <__ssputs_r>:
 8010ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ec8:	688e      	ldr	r6, [r1, #8]
 8010eca:	429e      	cmp	r6, r3
 8010ecc:	4682      	mov	sl, r0
 8010ece:	460c      	mov	r4, r1
 8010ed0:	4690      	mov	r8, r2
 8010ed2:	461f      	mov	r7, r3
 8010ed4:	d838      	bhi.n	8010f48 <__ssputs_r+0x84>
 8010ed6:	898a      	ldrh	r2, [r1, #12]
 8010ed8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010edc:	d032      	beq.n	8010f44 <__ssputs_r+0x80>
 8010ede:	6825      	ldr	r5, [r4, #0]
 8010ee0:	6909      	ldr	r1, [r1, #16]
 8010ee2:	eba5 0901 	sub.w	r9, r5, r1
 8010ee6:	6965      	ldr	r5, [r4, #20]
 8010ee8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010eec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010ef0:	3301      	adds	r3, #1
 8010ef2:	444b      	add	r3, r9
 8010ef4:	106d      	asrs	r5, r5, #1
 8010ef6:	429d      	cmp	r5, r3
 8010ef8:	bf38      	it	cc
 8010efa:	461d      	movcc	r5, r3
 8010efc:	0553      	lsls	r3, r2, #21
 8010efe:	d531      	bpl.n	8010f64 <__ssputs_r+0xa0>
 8010f00:	4629      	mov	r1, r5
 8010f02:	f7ff ff2f 	bl	8010d64 <_malloc_r>
 8010f06:	4606      	mov	r6, r0
 8010f08:	b950      	cbnz	r0, 8010f20 <__ssputs_r+0x5c>
 8010f0a:	230c      	movs	r3, #12
 8010f0c:	f8ca 3000 	str.w	r3, [sl]
 8010f10:	89a3      	ldrh	r3, [r4, #12]
 8010f12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010f16:	81a3      	strh	r3, [r4, #12]
 8010f18:	f04f 30ff 	mov.w	r0, #4294967295
 8010f1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f20:	6921      	ldr	r1, [r4, #16]
 8010f22:	464a      	mov	r2, r9
 8010f24:	f7ff fe9c 	bl	8010c60 <memcpy>
 8010f28:	89a3      	ldrh	r3, [r4, #12]
 8010f2a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010f2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010f32:	81a3      	strh	r3, [r4, #12]
 8010f34:	6126      	str	r6, [r4, #16]
 8010f36:	6165      	str	r5, [r4, #20]
 8010f38:	444e      	add	r6, r9
 8010f3a:	eba5 0509 	sub.w	r5, r5, r9
 8010f3e:	6026      	str	r6, [r4, #0]
 8010f40:	60a5      	str	r5, [r4, #8]
 8010f42:	463e      	mov	r6, r7
 8010f44:	42be      	cmp	r6, r7
 8010f46:	d900      	bls.n	8010f4a <__ssputs_r+0x86>
 8010f48:	463e      	mov	r6, r7
 8010f4a:	6820      	ldr	r0, [r4, #0]
 8010f4c:	4632      	mov	r2, r6
 8010f4e:	4641      	mov	r1, r8
 8010f50:	f000 faaa 	bl	80114a8 <memmove>
 8010f54:	68a3      	ldr	r3, [r4, #8]
 8010f56:	1b9b      	subs	r3, r3, r6
 8010f58:	60a3      	str	r3, [r4, #8]
 8010f5a:	6823      	ldr	r3, [r4, #0]
 8010f5c:	4433      	add	r3, r6
 8010f5e:	6023      	str	r3, [r4, #0]
 8010f60:	2000      	movs	r0, #0
 8010f62:	e7db      	b.n	8010f1c <__ssputs_r+0x58>
 8010f64:	462a      	mov	r2, r5
 8010f66:	f000 fab9 	bl	80114dc <_realloc_r>
 8010f6a:	4606      	mov	r6, r0
 8010f6c:	2800      	cmp	r0, #0
 8010f6e:	d1e1      	bne.n	8010f34 <__ssputs_r+0x70>
 8010f70:	6921      	ldr	r1, [r4, #16]
 8010f72:	4650      	mov	r0, sl
 8010f74:	f7ff fe8a 	bl	8010c8c <_free_r>
 8010f78:	e7c7      	b.n	8010f0a <__ssputs_r+0x46>
	...

08010f7c <_svfiprintf_r>:
 8010f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f80:	4698      	mov	r8, r3
 8010f82:	898b      	ldrh	r3, [r1, #12]
 8010f84:	061b      	lsls	r3, r3, #24
 8010f86:	b09d      	sub	sp, #116	; 0x74
 8010f88:	4607      	mov	r7, r0
 8010f8a:	460d      	mov	r5, r1
 8010f8c:	4614      	mov	r4, r2
 8010f8e:	d50e      	bpl.n	8010fae <_svfiprintf_r+0x32>
 8010f90:	690b      	ldr	r3, [r1, #16]
 8010f92:	b963      	cbnz	r3, 8010fae <_svfiprintf_r+0x32>
 8010f94:	2140      	movs	r1, #64	; 0x40
 8010f96:	f7ff fee5 	bl	8010d64 <_malloc_r>
 8010f9a:	6028      	str	r0, [r5, #0]
 8010f9c:	6128      	str	r0, [r5, #16]
 8010f9e:	b920      	cbnz	r0, 8010faa <_svfiprintf_r+0x2e>
 8010fa0:	230c      	movs	r3, #12
 8010fa2:	603b      	str	r3, [r7, #0]
 8010fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8010fa8:	e0d1      	b.n	801114e <_svfiprintf_r+0x1d2>
 8010faa:	2340      	movs	r3, #64	; 0x40
 8010fac:	616b      	str	r3, [r5, #20]
 8010fae:	2300      	movs	r3, #0
 8010fb0:	9309      	str	r3, [sp, #36]	; 0x24
 8010fb2:	2320      	movs	r3, #32
 8010fb4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010fb8:	f8cd 800c 	str.w	r8, [sp, #12]
 8010fbc:	2330      	movs	r3, #48	; 0x30
 8010fbe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011168 <_svfiprintf_r+0x1ec>
 8010fc2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010fc6:	f04f 0901 	mov.w	r9, #1
 8010fca:	4623      	mov	r3, r4
 8010fcc:	469a      	mov	sl, r3
 8010fce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010fd2:	b10a      	cbz	r2, 8010fd8 <_svfiprintf_r+0x5c>
 8010fd4:	2a25      	cmp	r2, #37	; 0x25
 8010fd6:	d1f9      	bne.n	8010fcc <_svfiprintf_r+0x50>
 8010fd8:	ebba 0b04 	subs.w	fp, sl, r4
 8010fdc:	d00b      	beq.n	8010ff6 <_svfiprintf_r+0x7a>
 8010fde:	465b      	mov	r3, fp
 8010fe0:	4622      	mov	r2, r4
 8010fe2:	4629      	mov	r1, r5
 8010fe4:	4638      	mov	r0, r7
 8010fe6:	f7ff ff6d 	bl	8010ec4 <__ssputs_r>
 8010fea:	3001      	adds	r0, #1
 8010fec:	f000 80aa 	beq.w	8011144 <_svfiprintf_r+0x1c8>
 8010ff0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010ff2:	445a      	add	r2, fp
 8010ff4:	9209      	str	r2, [sp, #36]	; 0x24
 8010ff6:	f89a 3000 	ldrb.w	r3, [sl]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	f000 80a2 	beq.w	8011144 <_svfiprintf_r+0x1c8>
 8011000:	2300      	movs	r3, #0
 8011002:	f04f 32ff 	mov.w	r2, #4294967295
 8011006:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801100a:	f10a 0a01 	add.w	sl, sl, #1
 801100e:	9304      	str	r3, [sp, #16]
 8011010:	9307      	str	r3, [sp, #28]
 8011012:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011016:	931a      	str	r3, [sp, #104]	; 0x68
 8011018:	4654      	mov	r4, sl
 801101a:	2205      	movs	r2, #5
 801101c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011020:	4851      	ldr	r0, [pc, #324]	; (8011168 <_svfiprintf_r+0x1ec>)
 8011022:	f7ef f8dd 	bl	80001e0 <memchr>
 8011026:	9a04      	ldr	r2, [sp, #16]
 8011028:	b9d8      	cbnz	r0, 8011062 <_svfiprintf_r+0xe6>
 801102a:	06d0      	lsls	r0, r2, #27
 801102c:	bf44      	itt	mi
 801102e:	2320      	movmi	r3, #32
 8011030:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011034:	0711      	lsls	r1, r2, #28
 8011036:	bf44      	itt	mi
 8011038:	232b      	movmi	r3, #43	; 0x2b
 801103a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801103e:	f89a 3000 	ldrb.w	r3, [sl]
 8011042:	2b2a      	cmp	r3, #42	; 0x2a
 8011044:	d015      	beq.n	8011072 <_svfiprintf_r+0xf6>
 8011046:	9a07      	ldr	r2, [sp, #28]
 8011048:	4654      	mov	r4, sl
 801104a:	2000      	movs	r0, #0
 801104c:	f04f 0c0a 	mov.w	ip, #10
 8011050:	4621      	mov	r1, r4
 8011052:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011056:	3b30      	subs	r3, #48	; 0x30
 8011058:	2b09      	cmp	r3, #9
 801105a:	d94e      	bls.n	80110fa <_svfiprintf_r+0x17e>
 801105c:	b1b0      	cbz	r0, 801108c <_svfiprintf_r+0x110>
 801105e:	9207      	str	r2, [sp, #28]
 8011060:	e014      	b.n	801108c <_svfiprintf_r+0x110>
 8011062:	eba0 0308 	sub.w	r3, r0, r8
 8011066:	fa09 f303 	lsl.w	r3, r9, r3
 801106a:	4313      	orrs	r3, r2
 801106c:	9304      	str	r3, [sp, #16]
 801106e:	46a2      	mov	sl, r4
 8011070:	e7d2      	b.n	8011018 <_svfiprintf_r+0x9c>
 8011072:	9b03      	ldr	r3, [sp, #12]
 8011074:	1d19      	adds	r1, r3, #4
 8011076:	681b      	ldr	r3, [r3, #0]
 8011078:	9103      	str	r1, [sp, #12]
 801107a:	2b00      	cmp	r3, #0
 801107c:	bfbb      	ittet	lt
 801107e:	425b      	neglt	r3, r3
 8011080:	f042 0202 	orrlt.w	r2, r2, #2
 8011084:	9307      	strge	r3, [sp, #28]
 8011086:	9307      	strlt	r3, [sp, #28]
 8011088:	bfb8      	it	lt
 801108a:	9204      	strlt	r2, [sp, #16]
 801108c:	7823      	ldrb	r3, [r4, #0]
 801108e:	2b2e      	cmp	r3, #46	; 0x2e
 8011090:	d10c      	bne.n	80110ac <_svfiprintf_r+0x130>
 8011092:	7863      	ldrb	r3, [r4, #1]
 8011094:	2b2a      	cmp	r3, #42	; 0x2a
 8011096:	d135      	bne.n	8011104 <_svfiprintf_r+0x188>
 8011098:	9b03      	ldr	r3, [sp, #12]
 801109a:	1d1a      	adds	r2, r3, #4
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	9203      	str	r2, [sp, #12]
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	bfb8      	it	lt
 80110a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80110a8:	3402      	adds	r4, #2
 80110aa:	9305      	str	r3, [sp, #20]
 80110ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011178 <_svfiprintf_r+0x1fc>
 80110b0:	7821      	ldrb	r1, [r4, #0]
 80110b2:	2203      	movs	r2, #3
 80110b4:	4650      	mov	r0, sl
 80110b6:	f7ef f893 	bl	80001e0 <memchr>
 80110ba:	b140      	cbz	r0, 80110ce <_svfiprintf_r+0x152>
 80110bc:	2340      	movs	r3, #64	; 0x40
 80110be:	eba0 000a 	sub.w	r0, r0, sl
 80110c2:	fa03 f000 	lsl.w	r0, r3, r0
 80110c6:	9b04      	ldr	r3, [sp, #16]
 80110c8:	4303      	orrs	r3, r0
 80110ca:	3401      	adds	r4, #1
 80110cc:	9304      	str	r3, [sp, #16]
 80110ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80110d2:	4826      	ldr	r0, [pc, #152]	; (801116c <_svfiprintf_r+0x1f0>)
 80110d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80110d8:	2206      	movs	r2, #6
 80110da:	f7ef f881 	bl	80001e0 <memchr>
 80110de:	2800      	cmp	r0, #0
 80110e0:	d038      	beq.n	8011154 <_svfiprintf_r+0x1d8>
 80110e2:	4b23      	ldr	r3, [pc, #140]	; (8011170 <_svfiprintf_r+0x1f4>)
 80110e4:	bb1b      	cbnz	r3, 801112e <_svfiprintf_r+0x1b2>
 80110e6:	9b03      	ldr	r3, [sp, #12]
 80110e8:	3307      	adds	r3, #7
 80110ea:	f023 0307 	bic.w	r3, r3, #7
 80110ee:	3308      	adds	r3, #8
 80110f0:	9303      	str	r3, [sp, #12]
 80110f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80110f4:	4433      	add	r3, r6
 80110f6:	9309      	str	r3, [sp, #36]	; 0x24
 80110f8:	e767      	b.n	8010fca <_svfiprintf_r+0x4e>
 80110fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80110fe:	460c      	mov	r4, r1
 8011100:	2001      	movs	r0, #1
 8011102:	e7a5      	b.n	8011050 <_svfiprintf_r+0xd4>
 8011104:	2300      	movs	r3, #0
 8011106:	3401      	adds	r4, #1
 8011108:	9305      	str	r3, [sp, #20]
 801110a:	4619      	mov	r1, r3
 801110c:	f04f 0c0a 	mov.w	ip, #10
 8011110:	4620      	mov	r0, r4
 8011112:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011116:	3a30      	subs	r2, #48	; 0x30
 8011118:	2a09      	cmp	r2, #9
 801111a:	d903      	bls.n	8011124 <_svfiprintf_r+0x1a8>
 801111c:	2b00      	cmp	r3, #0
 801111e:	d0c5      	beq.n	80110ac <_svfiprintf_r+0x130>
 8011120:	9105      	str	r1, [sp, #20]
 8011122:	e7c3      	b.n	80110ac <_svfiprintf_r+0x130>
 8011124:	fb0c 2101 	mla	r1, ip, r1, r2
 8011128:	4604      	mov	r4, r0
 801112a:	2301      	movs	r3, #1
 801112c:	e7f0      	b.n	8011110 <_svfiprintf_r+0x194>
 801112e:	ab03      	add	r3, sp, #12
 8011130:	9300      	str	r3, [sp, #0]
 8011132:	462a      	mov	r2, r5
 8011134:	4b0f      	ldr	r3, [pc, #60]	; (8011174 <_svfiprintf_r+0x1f8>)
 8011136:	a904      	add	r1, sp, #16
 8011138:	4638      	mov	r0, r7
 801113a:	f3af 8000 	nop.w
 801113e:	1c42      	adds	r2, r0, #1
 8011140:	4606      	mov	r6, r0
 8011142:	d1d6      	bne.n	80110f2 <_svfiprintf_r+0x176>
 8011144:	89ab      	ldrh	r3, [r5, #12]
 8011146:	065b      	lsls	r3, r3, #25
 8011148:	f53f af2c 	bmi.w	8010fa4 <_svfiprintf_r+0x28>
 801114c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801114e:	b01d      	add	sp, #116	; 0x74
 8011150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011154:	ab03      	add	r3, sp, #12
 8011156:	9300      	str	r3, [sp, #0]
 8011158:	462a      	mov	r2, r5
 801115a:	4b06      	ldr	r3, [pc, #24]	; (8011174 <_svfiprintf_r+0x1f8>)
 801115c:	a904      	add	r1, sp, #16
 801115e:	4638      	mov	r0, r7
 8011160:	f000 f87a 	bl	8011258 <_printf_i>
 8011164:	e7eb      	b.n	801113e <_svfiprintf_r+0x1c2>
 8011166:	bf00      	nop
 8011168:	08011aec 	.word	0x08011aec
 801116c:	08011af6 	.word	0x08011af6
 8011170:	00000000 	.word	0x00000000
 8011174:	08010ec5 	.word	0x08010ec5
 8011178:	08011af2 	.word	0x08011af2

0801117c <_printf_common>:
 801117c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011180:	4616      	mov	r6, r2
 8011182:	4699      	mov	r9, r3
 8011184:	688a      	ldr	r2, [r1, #8]
 8011186:	690b      	ldr	r3, [r1, #16]
 8011188:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801118c:	4293      	cmp	r3, r2
 801118e:	bfb8      	it	lt
 8011190:	4613      	movlt	r3, r2
 8011192:	6033      	str	r3, [r6, #0]
 8011194:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011198:	4607      	mov	r7, r0
 801119a:	460c      	mov	r4, r1
 801119c:	b10a      	cbz	r2, 80111a2 <_printf_common+0x26>
 801119e:	3301      	adds	r3, #1
 80111a0:	6033      	str	r3, [r6, #0]
 80111a2:	6823      	ldr	r3, [r4, #0]
 80111a4:	0699      	lsls	r1, r3, #26
 80111a6:	bf42      	ittt	mi
 80111a8:	6833      	ldrmi	r3, [r6, #0]
 80111aa:	3302      	addmi	r3, #2
 80111ac:	6033      	strmi	r3, [r6, #0]
 80111ae:	6825      	ldr	r5, [r4, #0]
 80111b0:	f015 0506 	ands.w	r5, r5, #6
 80111b4:	d106      	bne.n	80111c4 <_printf_common+0x48>
 80111b6:	f104 0a19 	add.w	sl, r4, #25
 80111ba:	68e3      	ldr	r3, [r4, #12]
 80111bc:	6832      	ldr	r2, [r6, #0]
 80111be:	1a9b      	subs	r3, r3, r2
 80111c0:	42ab      	cmp	r3, r5
 80111c2:	dc26      	bgt.n	8011212 <_printf_common+0x96>
 80111c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80111c8:	1e13      	subs	r3, r2, #0
 80111ca:	6822      	ldr	r2, [r4, #0]
 80111cc:	bf18      	it	ne
 80111ce:	2301      	movne	r3, #1
 80111d0:	0692      	lsls	r2, r2, #26
 80111d2:	d42b      	bmi.n	801122c <_printf_common+0xb0>
 80111d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80111d8:	4649      	mov	r1, r9
 80111da:	4638      	mov	r0, r7
 80111dc:	47c0      	blx	r8
 80111de:	3001      	adds	r0, #1
 80111e0:	d01e      	beq.n	8011220 <_printf_common+0xa4>
 80111e2:	6823      	ldr	r3, [r4, #0]
 80111e4:	68e5      	ldr	r5, [r4, #12]
 80111e6:	6832      	ldr	r2, [r6, #0]
 80111e8:	f003 0306 	and.w	r3, r3, #6
 80111ec:	2b04      	cmp	r3, #4
 80111ee:	bf08      	it	eq
 80111f0:	1aad      	subeq	r5, r5, r2
 80111f2:	68a3      	ldr	r3, [r4, #8]
 80111f4:	6922      	ldr	r2, [r4, #16]
 80111f6:	bf0c      	ite	eq
 80111f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80111fc:	2500      	movne	r5, #0
 80111fe:	4293      	cmp	r3, r2
 8011200:	bfc4      	itt	gt
 8011202:	1a9b      	subgt	r3, r3, r2
 8011204:	18ed      	addgt	r5, r5, r3
 8011206:	2600      	movs	r6, #0
 8011208:	341a      	adds	r4, #26
 801120a:	42b5      	cmp	r5, r6
 801120c:	d11a      	bne.n	8011244 <_printf_common+0xc8>
 801120e:	2000      	movs	r0, #0
 8011210:	e008      	b.n	8011224 <_printf_common+0xa8>
 8011212:	2301      	movs	r3, #1
 8011214:	4652      	mov	r2, sl
 8011216:	4649      	mov	r1, r9
 8011218:	4638      	mov	r0, r7
 801121a:	47c0      	blx	r8
 801121c:	3001      	adds	r0, #1
 801121e:	d103      	bne.n	8011228 <_printf_common+0xac>
 8011220:	f04f 30ff 	mov.w	r0, #4294967295
 8011224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011228:	3501      	adds	r5, #1
 801122a:	e7c6      	b.n	80111ba <_printf_common+0x3e>
 801122c:	18e1      	adds	r1, r4, r3
 801122e:	1c5a      	adds	r2, r3, #1
 8011230:	2030      	movs	r0, #48	; 0x30
 8011232:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011236:	4422      	add	r2, r4
 8011238:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801123c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011240:	3302      	adds	r3, #2
 8011242:	e7c7      	b.n	80111d4 <_printf_common+0x58>
 8011244:	2301      	movs	r3, #1
 8011246:	4622      	mov	r2, r4
 8011248:	4649      	mov	r1, r9
 801124a:	4638      	mov	r0, r7
 801124c:	47c0      	blx	r8
 801124e:	3001      	adds	r0, #1
 8011250:	d0e6      	beq.n	8011220 <_printf_common+0xa4>
 8011252:	3601      	adds	r6, #1
 8011254:	e7d9      	b.n	801120a <_printf_common+0x8e>
	...

08011258 <_printf_i>:
 8011258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801125c:	7e0f      	ldrb	r7, [r1, #24]
 801125e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011260:	2f78      	cmp	r7, #120	; 0x78
 8011262:	4691      	mov	r9, r2
 8011264:	4680      	mov	r8, r0
 8011266:	460c      	mov	r4, r1
 8011268:	469a      	mov	sl, r3
 801126a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801126e:	d807      	bhi.n	8011280 <_printf_i+0x28>
 8011270:	2f62      	cmp	r7, #98	; 0x62
 8011272:	d80a      	bhi.n	801128a <_printf_i+0x32>
 8011274:	2f00      	cmp	r7, #0
 8011276:	f000 80d8 	beq.w	801142a <_printf_i+0x1d2>
 801127a:	2f58      	cmp	r7, #88	; 0x58
 801127c:	f000 80a3 	beq.w	80113c6 <_printf_i+0x16e>
 8011280:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011284:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011288:	e03a      	b.n	8011300 <_printf_i+0xa8>
 801128a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801128e:	2b15      	cmp	r3, #21
 8011290:	d8f6      	bhi.n	8011280 <_printf_i+0x28>
 8011292:	a101      	add	r1, pc, #4	; (adr r1, 8011298 <_printf_i+0x40>)
 8011294:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011298:	080112f1 	.word	0x080112f1
 801129c:	08011305 	.word	0x08011305
 80112a0:	08011281 	.word	0x08011281
 80112a4:	08011281 	.word	0x08011281
 80112a8:	08011281 	.word	0x08011281
 80112ac:	08011281 	.word	0x08011281
 80112b0:	08011305 	.word	0x08011305
 80112b4:	08011281 	.word	0x08011281
 80112b8:	08011281 	.word	0x08011281
 80112bc:	08011281 	.word	0x08011281
 80112c0:	08011281 	.word	0x08011281
 80112c4:	08011411 	.word	0x08011411
 80112c8:	08011335 	.word	0x08011335
 80112cc:	080113f3 	.word	0x080113f3
 80112d0:	08011281 	.word	0x08011281
 80112d4:	08011281 	.word	0x08011281
 80112d8:	08011433 	.word	0x08011433
 80112dc:	08011281 	.word	0x08011281
 80112e0:	08011335 	.word	0x08011335
 80112e4:	08011281 	.word	0x08011281
 80112e8:	08011281 	.word	0x08011281
 80112ec:	080113fb 	.word	0x080113fb
 80112f0:	682b      	ldr	r3, [r5, #0]
 80112f2:	1d1a      	adds	r2, r3, #4
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	602a      	str	r2, [r5, #0]
 80112f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80112fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011300:	2301      	movs	r3, #1
 8011302:	e0a3      	b.n	801144c <_printf_i+0x1f4>
 8011304:	6820      	ldr	r0, [r4, #0]
 8011306:	6829      	ldr	r1, [r5, #0]
 8011308:	0606      	lsls	r6, r0, #24
 801130a:	f101 0304 	add.w	r3, r1, #4
 801130e:	d50a      	bpl.n	8011326 <_printf_i+0xce>
 8011310:	680e      	ldr	r6, [r1, #0]
 8011312:	602b      	str	r3, [r5, #0]
 8011314:	2e00      	cmp	r6, #0
 8011316:	da03      	bge.n	8011320 <_printf_i+0xc8>
 8011318:	232d      	movs	r3, #45	; 0x2d
 801131a:	4276      	negs	r6, r6
 801131c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011320:	485e      	ldr	r0, [pc, #376]	; (801149c <_printf_i+0x244>)
 8011322:	230a      	movs	r3, #10
 8011324:	e019      	b.n	801135a <_printf_i+0x102>
 8011326:	680e      	ldr	r6, [r1, #0]
 8011328:	602b      	str	r3, [r5, #0]
 801132a:	f010 0f40 	tst.w	r0, #64	; 0x40
 801132e:	bf18      	it	ne
 8011330:	b236      	sxthne	r6, r6
 8011332:	e7ef      	b.n	8011314 <_printf_i+0xbc>
 8011334:	682b      	ldr	r3, [r5, #0]
 8011336:	6820      	ldr	r0, [r4, #0]
 8011338:	1d19      	adds	r1, r3, #4
 801133a:	6029      	str	r1, [r5, #0]
 801133c:	0601      	lsls	r1, r0, #24
 801133e:	d501      	bpl.n	8011344 <_printf_i+0xec>
 8011340:	681e      	ldr	r6, [r3, #0]
 8011342:	e002      	b.n	801134a <_printf_i+0xf2>
 8011344:	0646      	lsls	r6, r0, #25
 8011346:	d5fb      	bpl.n	8011340 <_printf_i+0xe8>
 8011348:	881e      	ldrh	r6, [r3, #0]
 801134a:	4854      	ldr	r0, [pc, #336]	; (801149c <_printf_i+0x244>)
 801134c:	2f6f      	cmp	r7, #111	; 0x6f
 801134e:	bf0c      	ite	eq
 8011350:	2308      	moveq	r3, #8
 8011352:	230a      	movne	r3, #10
 8011354:	2100      	movs	r1, #0
 8011356:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801135a:	6865      	ldr	r5, [r4, #4]
 801135c:	60a5      	str	r5, [r4, #8]
 801135e:	2d00      	cmp	r5, #0
 8011360:	bfa2      	ittt	ge
 8011362:	6821      	ldrge	r1, [r4, #0]
 8011364:	f021 0104 	bicge.w	r1, r1, #4
 8011368:	6021      	strge	r1, [r4, #0]
 801136a:	b90e      	cbnz	r6, 8011370 <_printf_i+0x118>
 801136c:	2d00      	cmp	r5, #0
 801136e:	d04d      	beq.n	801140c <_printf_i+0x1b4>
 8011370:	4615      	mov	r5, r2
 8011372:	fbb6 f1f3 	udiv	r1, r6, r3
 8011376:	fb03 6711 	mls	r7, r3, r1, r6
 801137a:	5dc7      	ldrb	r7, [r0, r7]
 801137c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011380:	4637      	mov	r7, r6
 8011382:	42bb      	cmp	r3, r7
 8011384:	460e      	mov	r6, r1
 8011386:	d9f4      	bls.n	8011372 <_printf_i+0x11a>
 8011388:	2b08      	cmp	r3, #8
 801138a:	d10b      	bne.n	80113a4 <_printf_i+0x14c>
 801138c:	6823      	ldr	r3, [r4, #0]
 801138e:	07de      	lsls	r6, r3, #31
 8011390:	d508      	bpl.n	80113a4 <_printf_i+0x14c>
 8011392:	6923      	ldr	r3, [r4, #16]
 8011394:	6861      	ldr	r1, [r4, #4]
 8011396:	4299      	cmp	r1, r3
 8011398:	bfde      	ittt	le
 801139a:	2330      	movle	r3, #48	; 0x30
 801139c:	f805 3c01 	strble.w	r3, [r5, #-1]
 80113a0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80113a4:	1b52      	subs	r2, r2, r5
 80113a6:	6122      	str	r2, [r4, #16]
 80113a8:	f8cd a000 	str.w	sl, [sp]
 80113ac:	464b      	mov	r3, r9
 80113ae:	aa03      	add	r2, sp, #12
 80113b0:	4621      	mov	r1, r4
 80113b2:	4640      	mov	r0, r8
 80113b4:	f7ff fee2 	bl	801117c <_printf_common>
 80113b8:	3001      	adds	r0, #1
 80113ba:	d14c      	bne.n	8011456 <_printf_i+0x1fe>
 80113bc:	f04f 30ff 	mov.w	r0, #4294967295
 80113c0:	b004      	add	sp, #16
 80113c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80113c6:	4835      	ldr	r0, [pc, #212]	; (801149c <_printf_i+0x244>)
 80113c8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80113cc:	6829      	ldr	r1, [r5, #0]
 80113ce:	6823      	ldr	r3, [r4, #0]
 80113d0:	f851 6b04 	ldr.w	r6, [r1], #4
 80113d4:	6029      	str	r1, [r5, #0]
 80113d6:	061d      	lsls	r5, r3, #24
 80113d8:	d514      	bpl.n	8011404 <_printf_i+0x1ac>
 80113da:	07df      	lsls	r7, r3, #31
 80113dc:	bf44      	itt	mi
 80113de:	f043 0320 	orrmi.w	r3, r3, #32
 80113e2:	6023      	strmi	r3, [r4, #0]
 80113e4:	b91e      	cbnz	r6, 80113ee <_printf_i+0x196>
 80113e6:	6823      	ldr	r3, [r4, #0]
 80113e8:	f023 0320 	bic.w	r3, r3, #32
 80113ec:	6023      	str	r3, [r4, #0]
 80113ee:	2310      	movs	r3, #16
 80113f0:	e7b0      	b.n	8011354 <_printf_i+0xfc>
 80113f2:	6823      	ldr	r3, [r4, #0]
 80113f4:	f043 0320 	orr.w	r3, r3, #32
 80113f8:	6023      	str	r3, [r4, #0]
 80113fa:	2378      	movs	r3, #120	; 0x78
 80113fc:	4828      	ldr	r0, [pc, #160]	; (80114a0 <_printf_i+0x248>)
 80113fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011402:	e7e3      	b.n	80113cc <_printf_i+0x174>
 8011404:	0659      	lsls	r1, r3, #25
 8011406:	bf48      	it	mi
 8011408:	b2b6      	uxthmi	r6, r6
 801140a:	e7e6      	b.n	80113da <_printf_i+0x182>
 801140c:	4615      	mov	r5, r2
 801140e:	e7bb      	b.n	8011388 <_printf_i+0x130>
 8011410:	682b      	ldr	r3, [r5, #0]
 8011412:	6826      	ldr	r6, [r4, #0]
 8011414:	6961      	ldr	r1, [r4, #20]
 8011416:	1d18      	adds	r0, r3, #4
 8011418:	6028      	str	r0, [r5, #0]
 801141a:	0635      	lsls	r5, r6, #24
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	d501      	bpl.n	8011424 <_printf_i+0x1cc>
 8011420:	6019      	str	r1, [r3, #0]
 8011422:	e002      	b.n	801142a <_printf_i+0x1d2>
 8011424:	0670      	lsls	r0, r6, #25
 8011426:	d5fb      	bpl.n	8011420 <_printf_i+0x1c8>
 8011428:	8019      	strh	r1, [r3, #0]
 801142a:	2300      	movs	r3, #0
 801142c:	6123      	str	r3, [r4, #16]
 801142e:	4615      	mov	r5, r2
 8011430:	e7ba      	b.n	80113a8 <_printf_i+0x150>
 8011432:	682b      	ldr	r3, [r5, #0]
 8011434:	1d1a      	adds	r2, r3, #4
 8011436:	602a      	str	r2, [r5, #0]
 8011438:	681d      	ldr	r5, [r3, #0]
 801143a:	6862      	ldr	r2, [r4, #4]
 801143c:	2100      	movs	r1, #0
 801143e:	4628      	mov	r0, r5
 8011440:	f7ee fece 	bl	80001e0 <memchr>
 8011444:	b108      	cbz	r0, 801144a <_printf_i+0x1f2>
 8011446:	1b40      	subs	r0, r0, r5
 8011448:	6060      	str	r0, [r4, #4]
 801144a:	6863      	ldr	r3, [r4, #4]
 801144c:	6123      	str	r3, [r4, #16]
 801144e:	2300      	movs	r3, #0
 8011450:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011454:	e7a8      	b.n	80113a8 <_printf_i+0x150>
 8011456:	6923      	ldr	r3, [r4, #16]
 8011458:	462a      	mov	r2, r5
 801145a:	4649      	mov	r1, r9
 801145c:	4640      	mov	r0, r8
 801145e:	47d0      	blx	sl
 8011460:	3001      	adds	r0, #1
 8011462:	d0ab      	beq.n	80113bc <_printf_i+0x164>
 8011464:	6823      	ldr	r3, [r4, #0]
 8011466:	079b      	lsls	r3, r3, #30
 8011468:	d413      	bmi.n	8011492 <_printf_i+0x23a>
 801146a:	68e0      	ldr	r0, [r4, #12]
 801146c:	9b03      	ldr	r3, [sp, #12]
 801146e:	4298      	cmp	r0, r3
 8011470:	bfb8      	it	lt
 8011472:	4618      	movlt	r0, r3
 8011474:	e7a4      	b.n	80113c0 <_printf_i+0x168>
 8011476:	2301      	movs	r3, #1
 8011478:	4632      	mov	r2, r6
 801147a:	4649      	mov	r1, r9
 801147c:	4640      	mov	r0, r8
 801147e:	47d0      	blx	sl
 8011480:	3001      	adds	r0, #1
 8011482:	d09b      	beq.n	80113bc <_printf_i+0x164>
 8011484:	3501      	adds	r5, #1
 8011486:	68e3      	ldr	r3, [r4, #12]
 8011488:	9903      	ldr	r1, [sp, #12]
 801148a:	1a5b      	subs	r3, r3, r1
 801148c:	42ab      	cmp	r3, r5
 801148e:	dcf2      	bgt.n	8011476 <_printf_i+0x21e>
 8011490:	e7eb      	b.n	801146a <_printf_i+0x212>
 8011492:	2500      	movs	r5, #0
 8011494:	f104 0619 	add.w	r6, r4, #25
 8011498:	e7f5      	b.n	8011486 <_printf_i+0x22e>
 801149a:	bf00      	nop
 801149c:	08011afd 	.word	0x08011afd
 80114a0:	08011b0e 	.word	0x08011b0e

080114a4 <__retarget_lock_acquire_recursive>:
 80114a4:	4770      	bx	lr

080114a6 <__retarget_lock_release_recursive>:
 80114a6:	4770      	bx	lr

080114a8 <memmove>:
 80114a8:	4288      	cmp	r0, r1
 80114aa:	b510      	push	{r4, lr}
 80114ac:	eb01 0402 	add.w	r4, r1, r2
 80114b0:	d902      	bls.n	80114b8 <memmove+0x10>
 80114b2:	4284      	cmp	r4, r0
 80114b4:	4623      	mov	r3, r4
 80114b6:	d807      	bhi.n	80114c8 <memmove+0x20>
 80114b8:	1e43      	subs	r3, r0, #1
 80114ba:	42a1      	cmp	r1, r4
 80114bc:	d008      	beq.n	80114d0 <memmove+0x28>
 80114be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80114c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80114c6:	e7f8      	b.n	80114ba <memmove+0x12>
 80114c8:	4402      	add	r2, r0
 80114ca:	4601      	mov	r1, r0
 80114cc:	428a      	cmp	r2, r1
 80114ce:	d100      	bne.n	80114d2 <memmove+0x2a>
 80114d0:	bd10      	pop	{r4, pc}
 80114d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80114d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80114da:	e7f7      	b.n	80114cc <memmove+0x24>

080114dc <_realloc_r>:
 80114dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114e0:	4680      	mov	r8, r0
 80114e2:	4614      	mov	r4, r2
 80114e4:	460e      	mov	r6, r1
 80114e6:	b921      	cbnz	r1, 80114f2 <_realloc_r+0x16>
 80114e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80114ec:	4611      	mov	r1, r2
 80114ee:	f7ff bc39 	b.w	8010d64 <_malloc_r>
 80114f2:	b92a      	cbnz	r2, 8011500 <_realloc_r+0x24>
 80114f4:	f7ff fbca 	bl	8010c8c <_free_r>
 80114f8:	4625      	mov	r5, r4
 80114fa:	4628      	mov	r0, r5
 80114fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011500:	f000 f81b 	bl	801153a <_malloc_usable_size_r>
 8011504:	4284      	cmp	r4, r0
 8011506:	4607      	mov	r7, r0
 8011508:	d802      	bhi.n	8011510 <_realloc_r+0x34>
 801150a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801150e:	d812      	bhi.n	8011536 <_realloc_r+0x5a>
 8011510:	4621      	mov	r1, r4
 8011512:	4640      	mov	r0, r8
 8011514:	f7ff fc26 	bl	8010d64 <_malloc_r>
 8011518:	4605      	mov	r5, r0
 801151a:	2800      	cmp	r0, #0
 801151c:	d0ed      	beq.n	80114fa <_realloc_r+0x1e>
 801151e:	42bc      	cmp	r4, r7
 8011520:	4622      	mov	r2, r4
 8011522:	4631      	mov	r1, r6
 8011524:	bf28      	it	cs
 8011526:	463a      	movcs	r2, r7
 8011528:	f7ff fb9a 	bl	8010c60 <memcpy>
 801152c:	4631      	mov	r1, r6
 801152e:	4640      	mov	r0, r8
 8011530:	f7ff fbac 	bl	8010c8c <_free_r>
 8011534:	e7e1      	b.n	80114fa <_realloc_r+0x1e>
 8011536:	4635      	mov	r5, r6
 8011538:	e7df      	b.n	80114fa <_realloc_r+0x1e>

0801153a <_malloc_usable_size_r>:
 801153a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801153e:	1f18      	subs	r0, r3, #4
 8011540:	2b00      	cmp	r3, #0
 8011542:	bfbc      	itt	lt
 8011544:	580b      	ldrlt	r3, [r1, r0]
 8011546:	18c0      	addlt	r0, r0, r3
 8011548:	4770      	bx	lr
	...

0801154c <_init>:
 801154c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801154e:	bf00      	nop
 8011550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011552:	bc08      	pop	{r3}
 8011554:	469e      	mov	lr, r3
 8011556:	4770      	bx	lr

08011558 <_fini>:
 8011558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801155a:	bf00      	nop
 801155c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801155e:	bc08      	pop	{r3}
 8011560:	469e      	mov	lr, r3
 8011562:	4770      	bx	lr
