Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Wed Sep  3 20:17:03 2025
| Host              : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                  Violations  
-------  --------  -------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                 3           
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal   2           
XDCB-5   Warning   Runtime inefficient way to find pin objects  1           
XDCH-2   Warning   Same min and max delay values on IO port     7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.094        0.000                      0                67483        0.030        0.000                      0                67483        0.000        0.000                       0                 22152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)           Period(ns)      Frequency(MHz)
-----                      ------------           ----------      --------------
pcie_mgt_refclk            {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]       {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_1     {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]    {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_1  {0.000 5.000}          10.000          100.000         
  txoutclk_out[0]          {0.000 1.000}          2.000           500.000         
    mcap_clk               {0.000 4.000}          8.000           125.000         
    pcie_user_clk          {0.000 2.000}          4.000           250.000         
    pipe_clk               {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pcie_mgt_refclk          8.140        0.000                      0                  175        0.039        0.000                      0                  175        3.200        0.000                       0                   230  
  txoutclk_out[0]        0.241        0.000                      0                 1172        0.031        0.000                      0                 1172        0.000        0.000                       0                    37  
    mcap_clk                                                                                                                                                         0.000        0.000                       0                     1  
    pcie_user_clk        0.099        0.000                      0                61526        0.030        0.000                      0                61526        0.000        0.000                       0                 19809  
    pipe_clk             0.094        0.000                      0                 3618        0.030        0.000                      0                 3618        0.000        0.000                       0                  2075  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pcie_user_clk  pipe_clk             0.406        0.000                      0                  963        0.086        0.000                      0                  963  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pcie_mgt_refclk    pcie_mgt_refclk          9.171        0.000                      0                   25        0.137        0.000                      0                   25  
**async_default**  pcie_user_clk      pcie_user_clk            0.733        0.000                      0                    4        0.236        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                            pcie_mgt_refclk  
(none)           pipe_clk         pcie_mgt_refclk  
(none)                            pcie_user_clk    
(none)           pcie_mgt_refclk  pcie_user_clk    
(none)           pcie_user_clk    pcie_user_clk    
(none)                            pipe_clk         
(none)           pcie_user_clk    pipe_clk         
(none)           pipe_clk         pipe_clk         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pcie_mgt_refclk
  To Clock:  pcie_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        8.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.439ns (24.901%)  route 1.324ns (75.099%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.706ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.022     2.747    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y40         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y40         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.864 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.497     3.361    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7][2]
    SLICE_X99Y55         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     3.533 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_2/O
                         net (fo=2, routed)           0.792     4.325    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/in8
    SLICE_X99Y104        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.150     4.475 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_1/O
                         net (fo=1, routed)           0.035     4.510    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus_n_0
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism              0.289    12.623    
                         clock uncertainty           -0.035    12.588    
    SLICE_X99Y104        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.650    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.163ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.419ns (24.122%)  route 1.318ns (75.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.706ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.022     2.747    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y40         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y40         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.864 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.497     3.361    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7][2]
    SLICE_X99Y55         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     3.533 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_2/O
                         net (fo=2, routed)           0.792     4.325    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/in8
    SLICE_X99Y104        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     4.455 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_1/O
                         net (fo=1, routed)           0.029     4.484    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus_n_1
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism              0.289    12.623    
                         clock uncertainty           -0.035    12.588    
    SLICE_X99Y104        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.647    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  8.163    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.667ns (46.774%)  route 0.759ns (53.226%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 12.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.706ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.639ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.060     2.785    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X98Y103        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y103        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.902 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=3, routed)           0.305     3.207    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/qpll1lock_r[0]
    SLICE_X97Y105        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     3.379 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/FSM_onehot_fsm[1]_i_5/O
                         net (fo=1, routed)           0.268     3.647    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm_reg[0]_1
    SLICE_X97Y105        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     3.819 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, routed)           0.151     3.970    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/fsm25_out
    SLICE_X97Y106        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.206     4.176 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[0]_i_1/O
                         net (fo=1, routed)           0.035     4.211    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood_n_0
    SLICE_X97Y106        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.818    12.321    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.334    12.655    
                         clock uncertainty           -0.035    12.619    
    SLICE_X97Y106        FDPE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.679    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.497ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.463ns (33.001%)  route 0.940ns (66.999%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.706ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.639ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.068     2.793    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.910 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.402     3.312    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[8]
    SLICE_X97Y105        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.427 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm[1]_i_3/O
                         net (fo=1, routed)           0.314     3.741    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm_reg[0]
    SLICE_X97Y105        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     3.857 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, routed)           0.197     4.054    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/fsm25_out
    SLICE_X98Y105        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.115     4.169 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     4.196    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock_n_2
    SLICE_X98Y105        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.833    12.336    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y105        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.333    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X98Y105        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.693    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  8.497    

Slack (MET) :             8.510ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.672ns (46.634%)  route 0.769ns (53.366%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 12.332 - 10.000 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.706ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.639ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.082     2.807    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y106        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.924 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.285     3.209    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync[3]
    SLICE_X100Y106       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     3.400 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[4]_i_5/O
                         net (fo=1, routed)           0.225     3.625    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm_reg[4]_0
    SLICE_X100Y103       LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.176     3.801 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_2/O
                         net (fo=2, routed)           0.232     4.033    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/resetdone_a__0
    SLICE_X99Y104        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     4.221 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.027     4.248    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done_n_1
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.829    12.332    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.402    12.734    
                         clock uncertainty           -0.035    12.699    
    SLICE_X99Y104        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.759    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                  8.510    

Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.599ns (43.851%)  route 0.767ns (56.149%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 12.335 - 10.000 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.706ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.832ns (routing 0.639ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.082     2.807    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y106        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.924 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.285     3.209    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync[3]
    SLICE_X100Y106       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     3.400 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[4]_i_5/O
                         net (fo=1, routed)           0.225     3.625    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm_reg[4]_0
    SLICE_X100Y103       LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.176     3.801 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_2/O
                         net (fo=2, routed)           0.228     4.029    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/resetdone_a__0
    SLICE_X98Y104        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115     4.144 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[3]_i_1/O
                         net (fo=1, routed)           0.029     4.173    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone_n_0
    SLICE_X98Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.832    12.335    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.402    12.737    
                         clock uncertainty           -0.035    12.702    
    SLICE_X98Y104        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.761    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -4.173    
  -------------------------------------------------------------------
                         slack                                  8.587    

Slack (MET) :             8.600ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.550ns (42.081%)  route 0.757ns (57.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 0.706ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.058     2.783    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y99        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.901 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.164     3.065    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync[3]
    SLICE_X99Y99         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.254 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_3/O
                         net (fo=1, routed)           0.205     3.459    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[4]_1
    SLICE_X99Y99         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     3.631 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_2/O
                         net (fo=3, routed)           0.362     3.993    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/txsync_done_a__6
    SLICE_X99Y104        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.071     4.064 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.026     4.090    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism              0.334    12.668    
                         clock uncertainty           -0.035    12.632    
    SLICE_X99Y104        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.690    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                  8.600    

Slack (MET) :             8.774ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.465ns (42.388%)  route 0.632ns (57.612%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 12.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.812ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.087ns (routing 0.706ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.639ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.087     2.812    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y105        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y105        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.929 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.354     3.283    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[1]
    SLICE_X97Y105        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     3.471 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.233     3.704    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X97Y106        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.160     3.864 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.045     3.909    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.820    12.323    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.333    12.656    
                         clock uncertainty           -0.035    12.621    
    SLICE_X97Y106        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    12.683    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -3.909    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.457ns (42.120%)  route 0.628ns (57.880%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 12.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.812ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.087ns (routing 0.706ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.639ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.087     2.812    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y105        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y105        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.929 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.354     3.283    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[1]
    SLICE_X97Y105        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     3.471 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.232     3.703    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X97Y106        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.152     3.855 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.042     3.897    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.820    12.323    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.333    12.656    
                         clock uncertainty           -0.035    12.621    
    SLICE_X97Y106        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    12.682    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.823ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.436ns (41.723%)  route 0.609ns (58.278%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 12.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.812ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.087ns (routing 0.706ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.639ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.087     2.812    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y105        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y105        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.929 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.354     3.283    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[1]
    SLICE_X97Y105        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     3.471 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.232     3.703    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X97Y106        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.834 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.023     3.857    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.820    12.323    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.333    12.656    
                         clock uncertainty           -0.035    12.621    
    SLICE_X97Y106        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059    12.680    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  8.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.048ns (24.121%)  route 0.151ns (75.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Net Delay (Source):      0.944ns (routing 0.358ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.406ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.944     1.193    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y104       FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.241 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg/Q
                         net (fo=2, routed)           0.151     1.392    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset__0
    SLICE_X100Y103       SRL16E                                       r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.115     1.498    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y103       SRL16E                                       r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK
                         clock pessimism             -0.265     1.233    
    SLICE_X100Y103       SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.353    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Net Delay (Source):      0.944ns (routing 0.358ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.406ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.944     1.193    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y104       FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.241 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.165     1.406    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/p_0_in[0]
    SLICE_X100Y104       SRL16E                                       r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.116     1.499    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y104       SRL16E                                       r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
                         clock pessimism             -0.265     1.234    
    SLICE_X100Y104       SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.354    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      0.943ns (routing 0.358ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.943     1.192    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.241 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/Q
                         net (fo=6, routed)           0.034     1.275    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[2]
    SLICE_X97Y106        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     1.290 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.016     1.306    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.303     1.197    
    SLICE_X97Y106        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.253    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.951ns (routing 0.358ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.406ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.951     1.200    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y105        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y105        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.249 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=3, routed)           0.035     1.284    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/Q[1]
    SLICE_X98Y105        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.299 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.016     1.315    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock_n_2
    SLICE_X98Y105        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.129     1.512    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y105        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.307     1.205    
    SLICE_X98Y105        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.261    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.949ns (routing 0.358ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.406ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.949     1.198    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.246 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=5, routed)           0.036     1.282    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/Q[1]
    SLICE_X99Y104        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.297 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.016     1.313    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done_n_1
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.130     1.513    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.311     1.202    
    SLICE_X99Y104        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.258    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.093ns (62.838%)  route 0.055ns (37.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Net Delay (Source):      0.941ns (routing 0.358ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.941     1.190    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.238 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=11, routed)          0.039     1.277    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg_n_0_[0]
    SLICE_X97Y106        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     1.322 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.016     1.338    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[2]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism             -0.275     1.226    
    SLICE_X97Y106        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.282    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.101ns (63.924%)  route 0.057ns (36.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      0.949ns (routing 0.358ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.406ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.949     1.198    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.246 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/Q
                         net (fo=4, routed)           0.045     1.291    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg_n_0_[0]
    SLICE_X99Y104        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.053     1.344 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.012     1.356    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt[1]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.133     1.516    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism             -0.274     1.242    
    SLICE_X99Y104        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.298    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/D
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      0.944ns (routing 0.358ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.406ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.944     1.193    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y104       FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.241 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.040     1.281    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/p_0_in[0]
    SLICE_X100Y104       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     1.297 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_i_1/O
                         net (fo=1, routed)           0.016     1.313    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_i_1_n_0
    SLICE_X100Y104       FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.115     1.498    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y104       FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.301     1.197    
    SLICE_X100Y104       FDPE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.253    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.101ns (62.733%)  route 0.060ns (37.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      0.949ns (routing 0.358ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.406ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.949     1.198    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.246 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/Q
                         net (fo=4, routed)           0.045     1.291    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[4]_0[0]
    SLICE_X99Y104        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.053     1.344 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.015     1.359    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.133     1.516    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism             -0.274     1.242    
    SLICE_X99Y104        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.298    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.103ns (67.320%)  route 0.050ns (32.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Net Delay (Source):      0.941ns (routing 0.358ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.941     1.190    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.238 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=11, routed)          0.039     1.277    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg_n_0_[0]
    SLICE_X97Y106        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.055     1.332 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.011     1.343    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[3]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism             -0.275     1.226    
    SLICE_X97Y106        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.282    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_mgt_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_mgt_refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X0Y27       pcie3_ultrascale_inst/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X100Y104      pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[28]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.404ns (23.245%)  route 1.334ns (76.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 0.918ns, distribution 1.522ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.440     2.837    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y2          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[9])
                                                      0.404     3.241 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/DOUTBDOUT[9]
                         net (fo=1, routed)           1.334     4.575    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[28]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.205     4.565    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[28])
                                                      0.287     4.816    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.816    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[96]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.394ns (24.068%)  route 1.243ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.918ns, distribution 1.512ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.430     2.827    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y13         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y13         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.394     3.221 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/DOUTBDOUT[6]
                         net (fo=1, routed)           1.243     4.464    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[96]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[96]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.205     4.565    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[96])
                                                      0.184     4.713    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.713    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[55]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.389ns (23.210%)  route 1.287ns (76.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 0.918ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.439     2.836    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y3          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y3          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[1])
                                                      0.389     3.225 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[1]
                         net (fo=1, routed)           1.287     4.512    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[55]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[55]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.204     4.565    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[55])
                                                      0.236     4.765    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[127]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.389ns (23.792%)  route 1.246ns (76.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.436ns (routing 0.918ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.436     2.833    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y5          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[1])
                                                      0.389     3.222 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[1]
                         net (fo=1, routed)           1.246     4.468    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[127]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[127]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.205     4.565    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[127])
                                                      0.196     4.725    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.725    
                         arrival time                          -4.468    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[80]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.411ns (24.819%)  route 1.245ns (75.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 0.918ns, distribution 1.522ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.440     2.837    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[0])
                                                      0.411     3.248 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTPADOUTP[0]
                         net (fo=1, routed)           1.245     4.493    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[80]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[80]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.205     4.565    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[80])
                                                      0.223     4.752    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.752    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[59]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.393ns (23.818%)  route 1.257ns (76.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 0.918ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.424     2.821    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y11         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y11         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.393     3.214 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[5]
                         net (fo=1, routed)           1.257     4.471    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[59]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[59]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.205     4.565    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[59])
                                                      0.205     4.734    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.734    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[140]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.393ns (23.775%)  route 1.260ns (76.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.436ns (routing 0.918ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.436     2.833    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y5          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[13])
                                                      0.393     3.226 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[13]
                         net (fo=1, routed)           1.260     4.486    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[140]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[140]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.205     4.565    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[140])
                                                      0.221     4.750    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.750    
                         arrival time                          -4.486    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[126]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.388ns (23.848%)  route 1.239ns (76.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.436ns (routing 0.918ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.436     2.833    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y5          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[0])
                                                      0.388     3.221 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[0]
                         net (fo=1, routed)           1.239     4.460    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[126]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[126]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.205     4.565    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[126])
                                                      0.196     4.725    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.725    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[57]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.393ns (23.660%)  route 1.268ns (76.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 0.918ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.439     2.836    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y3          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y3          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[3])
                                                      0.393     3.229 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[3]
                         net (fo=1, routed)           1.268     4.497    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[57]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[57]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.204     4.565    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[57])
                                                      0.235     4.764    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.764    
                         arrival time                          -4.497    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[24]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.414ns (28.221%)  route 1.053ns (71.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.438ns (routing 0.918ns, distribution 1.520ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.438     2.835    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[22])
                                                      0.414     3.249 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[22]
                         net (fo=1, routed)           1.053     4.302    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[24]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[24]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.205     4.565    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[24])
                                                      0.048     4.577    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.577    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                  0.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[62]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.137ns (37.228%)  route 0.231ns (62.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.114ns (routing 0.482ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.114     1.232    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y3          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y3          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTPBDOUTP[0])
                                                      0.137     1.369 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTPBDOUTP[0]
                         net (fo=1, routed)           0.231     1.600    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[62]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[62]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[62])
                                                      0.309     1.569    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[86]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.140ns (38.462%)  route 0.224ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.109ns (routing 0.482ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.109     1.227    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y4          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y4          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[13])
                                                      0.140     1.367 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTADOUT[13]
                         net (fo=1, routed)           0.224     1.591    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[86]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[86]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[86])
                                                      0.300     1.560    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[94]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.139ns (38.082%)  route 0.226ns (61.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.109ns (routing 0.482ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.109     1.227    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y4          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y4          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[4])
                                                      0.139     1.366 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTBDOUT[4]
                         net (fo=1, routed)           0.226     1.592    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[94]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[94]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[94])
                                                      0.301     1.561    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[94]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.138ns (37.808%)  route 0.227ns (62.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.109ns (routing 0.482ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.109     1.227    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y13         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y13         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.138     1.365 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/DOUTBDOUT[4]
                         net (fo=1, routed)           0.227     1.592    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[94]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[94]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[94])
                                                      0.300     1.560    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[84]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.143ns (37.435%)  route 0.239ns (62.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.096ns (routing 0.482ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.096     1.214    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y12         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y12         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.143     1.357 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/DOUTBDOUT[11]
                         net (fo=1, routed)           0.239     1.596    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[84]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[84]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[84])
                                                      0.304     1.564    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[70]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.139ns (36.579%)  route 0.241ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.114ns (routing 0.482ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.114     1.232    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y3          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y3          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[15])
                                                      0.139     1.371 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[15]
                         net (fo=1, routed)           0.241     1.612    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[70]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[70]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[70])
                                                      0.319     1.579    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[35]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.142ns (37.076%)  route 0.241ns (62.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.112ns (routing 0.482ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.112     1.230    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[3])
                                                      0.142     1.372 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTPADOUTP[3]
                         net (fo=1, routed)           0.241     1.613    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[35]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[35]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[35])
                                                      0.320     1.580    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[14]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.144ns (38.503%)  route 0.230ns (61.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.112ns (routing 0.482ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.112     1.230    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[13])
                                                      0.144     1.374 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[13]
                         net (fo=1, routed)           0.230     1.604    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[14]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[14])
                                                      0.311     1.571    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[17]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.142ns (37.766%)  route 0.234ns (62.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.112ns (routing 0.482ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.112     1.230    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[1])
                                                      0.142     1.372 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTPADOUTP[1]
                         net (fo=1, routed)           0.234     1.606    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[17]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[17])
                                                      0.313     1.573    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[110]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.140ns (37.234%)  route 0.236ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.112ns (routing 0.482ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.112     1.230    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y5          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[2])
                                                      0.140     1.370 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTADOUT[2]
                         net (fo=1, routed)           0.236     1.606    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[110]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[110]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[110])
                                                      0.313     1.573    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                           Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/CORECLK                  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAML  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAMU  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_1/CORECLKMIREPLAYRAM       n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_1/CORECLKMIREQUESTRAM      n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y10   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y10   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y13   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB36_X8Y9    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB36_X8Y10   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y4    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y12   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y13   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y15   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y3    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y4    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.374         0.234       0.140      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.374         0.226       0.148      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.609         0.328       0.281      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.609         0.317       0.292      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.114ns (3.183%)  route 3.468ns (96.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 6.408 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.830ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.361     2.758    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X91Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.872 r  pcie3_ultrascale_inst/inst/user_reset_reg/Q
                         net (fo=859, routed)         3.468     6.340    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_reset
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.079     6.408    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_clk
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[10]/C
                         clock pessimism              0.150     6.558    
                         clock uncertainty           -0.035     6.523    
    SLICE_X80Y84         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.439    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.114ns (3.183%)  route 3.468ns (96.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 6.408 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.830ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.361     2.758    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X91Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.872 r  pcie3_ultrascale_inst/inst/user_reset_reg/Q
                         net (fo=859, routed)         3.468     6.340    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_reset
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.079     6.408    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_clk
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[11]/C
                         clock pessimism              0.150     6.558    
                         clock uncertainty           -0.035     6.523    
    SLICE_X80Y84         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.439    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.114ns (3.183%)  route 3.468ns (96.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 6.408 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.830ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.361     2.758    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X91Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.872 r  pcie3_ultrascale_inst/inst/user_reset_reg/Q
                         net (fo=859, routed)         3.468     6.340    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_reset
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.079     6.408    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_clk
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[8]/C
                         clock pessimism              0.150     6.558    
                         clock uncertainty           -0.035     6.523    
    SLICE_X80Y84         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.439    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.114ns (3.183%)  route 3.468ns (96.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 6.408 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.830ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.361     2.758    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X91Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.872 r  pcie3_ultrascale_inst/inst/user_reset_reg/Q
                         net (fo=859, routed)         3.468     6.340    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_reset
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.079     6.408    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_clk
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[9]/C
                         clock pessimism              0.150     6.558    
                         clock uncertainty           -0.035     6.523    
    SLICE_X80Y84         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.439    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.114ns (3.191%)  route 3.458ns (96.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 6.406 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.830ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.361     2.758    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X91Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.872 r  pcie3_ultrascale_inst/inst/user_reset_reg/Q
                         net (fo=859, routed)         3.458     6.330    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_reset
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.077     6.406    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_clk
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[12]/C
                         clock pessimism              0.150     6.556    
                         clock uncertainty           -0.035     6.521    
    SLICE_X80Y84         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.438    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.438    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.114ns (3.191%)  route 3.458ns (96.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 6.406 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.830ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.361     2.758    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X91Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.872 r  pcie3_ultrascale_inst/inst/user_reset_reg/Q
                         net (fo=859, routed)         3.458     6.330    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_reset
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.077     6.406    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_clk
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[13]/C
                         clock pessimism              0.150     6.556    
                         clock uncertainty           -0.035     6.521    
    SLICE_X80Y84         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     6.438    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.438    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.114ns (3.191%)  route 3.458ns (96.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 6.406 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.830ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.361     2.758    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X91Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.872 r  pcie3_ultrascale_inst/inst/user_reset_reg/Q
                         net (fo=859, routed)         3.458     6.330    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_reset
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.077     6.406    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_clk
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[14]/C
                         clock pessimism              0.150     6.556    
                         clock uncertainty           -0.035     6.521    
    SLICE_X80Y84         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     6.438    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.438    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.114ns (3.191%)  route 3.458ns (96.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 6.406 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.830ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.361     2.758    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X91Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.872 r  pcie3_ultrascale_inst/inst/user_reset_reg/Q
                         net (fo=859, routed)         3.458     6.330    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_reset
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.077     6.406    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_clk
    SLICE_X80Y84         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[15]/C
                         clock pessimism              0.150     6.556    
                         clock uncertainty           -0.035     6.521    
    SLICE_X80Y84         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     6.438    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_rd_req_count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.438    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_wdata_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_cycle_count_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.248ns (6.668%)  route 3.471ns (93.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 6.387 - 4.000 ) 
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.912ns, distribution 1.421ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.830ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.333     2.730    core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/user_clk
    SLICE_X76Y11         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_wdata_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y11         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.843 r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_wdata_reg_reg[19]/Q
                         net (fo=28, routed)          3.435     6.278    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_dma_base_addr_reg_reg[31]_0[19]
    SLICE_X76Y99         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.135     6.413 r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_cycle_count_reg[51]_i_1/O
                         net (fo=1, routed)           0.036     6.449    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_cycle_count_next[51]
    SLICE_X76Y99         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_cycle_count_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.058     6.387    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_clk
    SLICE_X76Y99         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_cycle_count_reg_reg[51]/C
                         clock pessimism              0.150     6.537    
                         clock uncertainty           -0.035     6.502    
    SLICE_X76Y99         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.564    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_cycle_count_reg_reg[51]
  -------------------------------------------------------------------
                         required time                          6.564    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_wdata_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_dma_base_addr_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.113ns (3.047%)  route 3.596ns (96.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 6.400 - 4.000 ) 
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.912ns, distribution 1.421ns)
  Clock Net Delay (Destination): 2.071ns (routing 0.830ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.333     2.730    core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/user_clk
    SLICE_X76Y11         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_wdata_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y11         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.843 r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_wdata_reg_reg[19]/Q
                         net (fo=28, routed)          3.596     6.439    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_dma_base_addr_reg_reg[31]_0[19]
    SLICE_X80Y101        FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_dma_base_addr_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.071     6.400    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/user_clk
    SLICE_X80Y101        FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_dma_base_addr_reg_reg[51]/C
                         clock pessimism              0.150     6.550    
                         clock uncertainty           -0.035     6.515    
    SLICE_X80Y101        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     6.576    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_dma_base_addr_reg_reg[51]
  -------------------------------------------------------------------
                         required time                          6.576    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  0.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/m_axis_cc_tdata_reg_reg[211]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[211]
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.048ns (14.502%)  route 0.283ns (85.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.111ns (routing 0.477ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.538ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.111     1.229    core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/user_clk
    SLICE_X93Y34         FDRE                                         r  core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/m_axis_cc_tdata_reg_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y34         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.277 r  core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/m_axis_cc_tdata_reg_reg[211]/Q
                         net (fo=1, routed)           0.283     1.560    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/s_axis_cc_tdata[211]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[211]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.262     1.427    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism             -0.162     1.265    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_USERCLK_SAXISCCTDATA[211])
                                                      0.265     1.530    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/m_axis_cc_tdata_reg_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[203]
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.048ns (13.913%)  route 0.297ns (86.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.107ns (routing 0.477ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.538ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.107     1.225    core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/user_clk
    SLICE_X90Y38         FDRE                                         r  core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/m_axis_cc_tdata_reg_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y38         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.273 r  core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/m_axis_cc_tdata_reg_reg[203]/Q
                         net (fo=1, routed)           0.297     1.570    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/s_axis_cc_tdata[203]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[203]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.262     1.427    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism             -0.162     1.265    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_USERCLK_SAXISCCTDATA[203])
                                                      0.275     1.540    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].ram_wr_cmd_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[0].mem_reg_reg_0/DINADIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.032ns (routing 0.477ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.538ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.032     1.150    core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/user_clk
    SLICE_X75Y48         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].ram_wr_cmd_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y48         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.199 r  core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].ram_wr_cmd_data_reg_reg[17]/Q
                         net (fo=1, routed)           0.137     1.336    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/ram_wr_cmd_data[17]
    RAMB36_X7Y9          RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[0].mem_reg_reg_0/DINADIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.263     1.428    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/user_clk
    RAMB36_X7Y9          RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[0].mem_reg_reg_0/CLKBWRCLK
                         clock pessimism             -0.151     1.277    
    RAMB36_X7Y9          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[17])
                                                      0.029     1.306    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[0].mem_reg_reg_0
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[1].ram_wr_cmd_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[1].mem_reg_reg_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.049ns (25.128%)  route 0.146ns (74.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.033ns (routing 0.477ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.538ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.033     1.151    core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/user_clk
    SLICE_X75Y51         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[1].ram_wr_cmd_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y51         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.200 r  core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[1].ram_wr_cmd_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.146     1.346    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/ram_wr_cmd_data[256]
    RAMB36_X7Y10         RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[1].mem_reg_reg_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.272     1.437    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/user_clk
    RAMB36_X7Y10         RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[1].mem_reg_reg_0/CLKBWRCLK
                         clock pessimism             -0.151     1.286    
    RAMB36_X7Y10         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[0])
                                                      0.029     1.315    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[1].mem_reg_reg_0
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[1].ram_wr_cmd_data_reg_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[1].mem_reg_reg_3/DINADIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.048ns (20.690%)  route 0.184ns (79.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.471ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.073ns (routing 0.477ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.538ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.073     1.191    core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/user_clk
    SLICE_X76Y59         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[1].ram_wr_cmd_data_reg_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y59         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.239 r  core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[1].ram_wr_cmd_data_reg_reg[218]/Q
                         net (fo=1, routed)           0.184     1.423    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/ram_wr_cmd_data[474]
    RAMB36_X7Y12         RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[1].mem_reg_reg_3/DINADIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.306     1.471    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/user_clk
    RAMB36_X7Y12         RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[1].mem_reg_reg_3/CLKBWRCLK
                         clock pessimism             -0.108     1.363    
    RAMB36_X7Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[26])
                                                      0.029     1.392    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[1].mem_reg_reg_3
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].ram_wr_cmd_data_reg_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[0].mem_reg_reg_1/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.048ns (25.806%)  route 0.138ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.030ns (routing 0.477ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.538ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.030     1.148    core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/user_clk
    SLICE_X75Y44         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].ram_wr_cmd_data_reg_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y44         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.196 r  core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].ram_wr_cmd_data_reg_reg[72]/Q
                         net (fo=1, routed)           0.138     1.334    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/ram_wr_cmd_data[72]
    RAMB36_X7Y8          RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[0].mem_reg_reg_1/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.260     1.425    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/user_clk
    RAMB36_X7Y8          RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[0].mem_reg_reg_1/CLKBWRCLK
                         clock pessimism             -0.151     1.274    
    RAMB36_X7Y8          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[8])
                                                      0.029     1.303    core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[0].mem_reg_reg_1
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/m_axi_wdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_0/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.034ns (routing 0.477ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.538ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.034     1.152    core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/user_clk
    SLICE_X72Y3          FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/m_axi_wdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y3          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.200 r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/m_axi_wdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.129     1.329    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/m_axi_wdata[5]
    RAMB36_X7Y0          RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.255     1.420    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/user_clk
    RAMB36_X7Y0          RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.151     1.269    
    RAMB36_X7Y0          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                      0.029     1.298    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/m_axi_wdata_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_1/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.033ns (routing 0.477ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.538ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.033     1.151    core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/user_clk
    SLICE_X72Y8          FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/m_axi_wdata_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y8          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.199 r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/m_axi_wdata_reg_reg[19]/Q
                         net (fo=1, routed)           0.129     1.328    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/m_axi_wdata[19]
    RAMB36_X7Y1          RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_1/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.254     1.419    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/user_clk
    RAMB36_X7Y1          RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.151     1.268    
    RAMB36_X7Y1          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                      0.029     1.297    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_ptr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.079ns (45.143%)  route 0.096ns (54.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.116ns (routing 0.477ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.538ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.116     1.234    core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/user_clk
    SLICE_X95Y35         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y35         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.282 r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_ptr_reg_reg[2]/Q
                         net (fo=73, routed)          0.080     1.362    core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_ptr_reg_reg[2]
    SLICE_X97Y35         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.031     1.393 r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_ptr_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.016     1.409    core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/p_0_in__1__0[5]
    SLICE_X97Y35         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_ptr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.318     1.483    core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/user_clk
    SLICE_X97Y35         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_ptr_reg_reg[5]/C
                         clock pessimism             -0.161     1.322    
    SLICE_X97Y35         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.378    core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/m_axi_wdata_reg_reg[152]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_9/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.417ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.026ns (routing 0.477ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.538ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.026     1.144    core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/user_clk
    SLICE_X75Y18         FDRE                                         r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/m_axi_wdata_reg_reg[152]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.192 r  core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/m_axi_wdata_reg_reg[152]/Q
                         net (fo=1, routed)           0.134     1.326    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/m_axi_wdata[152]
    RAMB36_X7Y4          RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_9/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.252     1.417    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/user_clk
    RAMB36_X7Y4          RAMB36E2                                     r  core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_9/CLKARDCLK
                         clock pessimism             -0.151     1.266    
    RAMB36_X7Y4          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                      0.029     1.295    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_9
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_user_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK    n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X7Y0    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X7Y1    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X5Y4    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X7Y5    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X6Y4    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X5Y3    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X5Y1    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X7Y3    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X7Y2    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y0    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y0    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y1    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y1    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X5Y4    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_10/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X5Y4    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_10/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y5    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_11/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y5    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_11/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y4    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_12/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y4    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_12/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y0    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y0    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y1    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y1    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X5Y4    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_10/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X5Y4    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_10/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y5    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_11/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y5    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_11/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y4    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_12/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y4    core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_12/CLKARDCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.374         0.231       0.143      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.374         0.231       0.143      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.609         0.333       0.276      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.609         0.330       0.279      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/FSM_sequential_fsm_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.114ns (3.175%)  route 3.477ns (96.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 6.459 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.918ns, distribution 1.489ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.837ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.407     2.804    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y86         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.918 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         3.477     6.395    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/SR[0]
    SLICE_X91Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/FSM_sequential_fsm_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.130     6.459    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/CLK_PCLK
    SLICE_X91Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.149     6.608    
                         clock uncertainty           -0.035     6.573    
    SLICE_X91Y1          FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.489    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/coeff_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.114ns (3.175%)  route 3.477ns (96.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 6.459 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.918ns, distribution 1.489ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.837ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.407     2.804    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y86         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.918 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         3.477     6.395    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/SR[0]
    SLICE_X91Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/coeff_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.130     6.459    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/CLK_PCLK
    SLICE_X91Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/coeff_cnt_reg[0]/C
                         clock pessimism              0.149     6.608    
                         clock uncertainty           -0.035     6.573    
    SLICE_X91Y1          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.489    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/coeff_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/preset_done_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.114ns (3.175%)  route 3.477ns (96.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 6.459 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.918ns, distribution 1.489ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.837ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.407     2.804    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y86         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.918 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         3.477     6.395    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/SR[0]
    SLICE_X91Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/preset_done_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.130     6.459    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/CLK_PCLK
    SLICE_X91Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/preset_done_reg/C
                         clock pessimism              0.149     6.608    
                         clock uncertainty           -0.035     6.573    
    SLICE_X91Y1          FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.489    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/preset_done_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/FSM_sequential_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.114ns (3.183%)  route 3.467ns (96.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.457 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.918ns, distribution 1.489ns)
  Clock Net Delay (Destination): 2.128ns (routing 0.837ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.407     2.804    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y86         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.918 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         3.467     6.385    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/SR[0]
    SLICE_X91Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/FSM_sequential_fsm_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.128     6.457    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/CLK_PCLK
    SLICE_X91Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.149     6.606    
                         clock uncertainty           -0.035     6.571    
    SLICE_X91Y1          FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     6.488    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/FSM_sequential_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.114ns (3.183%)  route 3.467ns (96.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.457 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.918ns, distribution 1.489ns)
  Clock Net Delay (Destination): 2.128ns (routing 0.837ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.407     2.804    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y86         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.918 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         3.467     6.385    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/SR[0]
    SLICE_X91Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/FSM_sequential_fsm_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.128     6.457    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/CLK_PCLK
    SLICE_X91Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism              0.149     6.606    
                         clock uncertainty           -0.035     6.571    
    SLICE_X91Y1          FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     6.488    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/coeff_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.114ns (3.183%)  route 3.467ns (96.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.457 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.918ns, distribution 1.489ns)
  Clock Net Delay (Destination): 2.128ns (routing 0.837ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.407     2.804    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y86         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.918 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         3.467     6.385    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/SR[0]
    SLICE_X91Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/coeff_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.128     6.457    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/CLK_PCLK
    SLICE_X91Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/coeff_cnt_reg[1]/C
                         clock pessimism              0.149     6.606    
                         clock uncertainty           -0.035     6.571    
    SLICE_X91Y1          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.488    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/coeff_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/done_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.114ns (3.250%)  route 3.394ns (96.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 6.459 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.918ns, distribution 1.489ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.837ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.407     2.804    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y86         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.918 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         3.394     6.312    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/SR[0]
    SLICE_X91Y3          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/done_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.130     6.459    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/CLK_PCLK
    SLICE_X91Y3          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/done_reg/C
                         clock pessimism              0.149     6.608    
                         clock uncertainty           -0.035     6.573    
    SLICE_X91Y3          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.489    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/done_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_DONE_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.114ns (3.259%)  route 3.384ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.457 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.918ns, distribution 1.489ns)
  Clock Net Delay (Destination): 2.128ns (routing 0.837ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.407     2.804    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y86         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.918 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         3.384     6.302    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/SR[0]
    SLICE_X91Y3          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_DONE_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.128     6.457    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/CLK_PCLK
    SLICE_X91Y3          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_DONE_reg/C
                         clock pessimism              0.149     6.606    
                         clock uncertainty           -0.035     6.571    
    SLICE_X91Y3          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.488    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_DONE_reg
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/FSM_onehot_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.114ns (3.328%)  route 3.311ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 6.434 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.918ns, distribution 1.489ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.837ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.407     2.804    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y86         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.918 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         3.311     6.229    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/SR[0]
    SLICE_X87Y3          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/FSM_onehot_fsm_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.105     6.434    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y3          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism              0.149     6.583    
                         clock uncertainty           -0.035     6.548    
    SLICE_X87Y3          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.464    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          6.464    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/FSM_onehot_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.114ns (3.328%)  route 3.311ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 6.434 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.918ns, distribution 1.489ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.837ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.407     2.804    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y86         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.918 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         3.311     6.229    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/SR[0]
    SLICE_X87Y3          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/FSM_onehot_fsm_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.105     6.434    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y3          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.149     6.583    
                         clock uncertainty           -0.035     6.548    
    SLICE_X87Y3          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.464    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          6.464    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  0.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[31]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.132ns (routing 0.481ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.542ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.132     1.250    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y48         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y48         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.298 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/Q
                         net (fo=1, routed)           0.174     1.472    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[127]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.261     1.426    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.162     1.264    
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[31])
                                                      0.178     1.442    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[19]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.154ns (routing 0.481ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.542ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.154     1.272    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X96Y63         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.320 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/Q
                         net (fo=1, routed)           0.169     1.489    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[19]
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.289     1.454    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.164     1.290    
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[19])
                                                      0.169     1.459    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.137ns (routing 0.481ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.542ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.137     1.255    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X98Y91         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.304 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/Q
                         net (fo=1, routed)           0.167     1.471    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[67]
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.283     1.448    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.165     1.283    
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[3])
                                                      0.157     1.440    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.133ns (routing 0.481ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.542ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.133     1.251    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/CLK_PCLK
    SLICE_X96Y3          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y3          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.299 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/coeff_reg[10]/Q
                         net (fo=4, routed)           0.098     1.397    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/data0[4]
    SLICE_X96Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.343     1.508    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/CLK_PCLK
    SLICE_X96Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]/C
                         clock pessimism             -0.198     1.310    
    SLICE_X96Y4          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.366    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.159ns (routing 0.481ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.542ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.159     1.277    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y62         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y62         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.325 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/Q
                         net (fo=1, routed)           0.174     1.499    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[20]
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.289     1.454    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.164     1.290    
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[20])
                                                      0.178     1.468    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX4CHARISK[0]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.049ns (10.746%)  route 0.407ns (89.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.133ns (routing 0.481ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.542ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.133     1.251    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y50         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.300 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.407     1.707    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_19[0]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX4CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.260     1.425    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_3
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.162     1.263    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX4CHARISK[0])
                                                      0.413     1.676    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_startblock_q_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL0[3]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.142ns (routing 0.481ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.542ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.142     1.260    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_startblock_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y4          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.308 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_startblock_q_reg/Q
                         net (fo=1, routed)           0.166     1.474    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txctrl0_in[1]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL0[3]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.278     1.443    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.162     1.281    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL0[3])
                                                      0.161     1.442    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX6EQCOEFF[15]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.048ns (10.213%)  route 0.422ns (89.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.130ns (routing 0.481ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.542ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.130     1.248    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y22         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y22         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.296 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/Q
                         net (fo=1, routed)           0.422     1.718    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_9[14]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX6EQCOEFF[15]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.260     1.425    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_3
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.162     1.263    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPETX6EQCOEFF[15])
                                                      0.423     1.686    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[28]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.130ns (routing 0.481ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.542ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.130     1.248    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y22         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y22         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.296 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/Q
                         net (fo=1, routed)           0.171     1.467    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[60]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.251     1.416    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.163     1.253    
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[28])
                                                      0.181     1.434    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[29]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.144ns (routing 0.481ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.542ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.144     1.262    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y4          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y4          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.310 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/Q
                         net (fo=1, routed)           0.172     1.482    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[29]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.278     1.443    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.162     1.281    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[29])
                                                      0.168     1.449    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a                      4.000         4.000       0.000      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.374         0.237       0.137      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.374         0.229       0.145      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.609         0.331       0.278      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.609         0.323       0.286      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.045       0.471      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.045       0.471      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.045       0.471      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.045       0.471      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/S
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.263ns (8.408%)  route 2.865ns (91.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 6.435 - 4.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.398ns (routing 0.912ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.106ns (routing 0.837ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.398     2.795    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.909 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.572     3.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.630 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.293     5.923    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X88Y22         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.106     6.435    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X88Y22         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
                         clock pessimism              0.012     6.447    
                         clock uncertainty           -0.035     6.412    
    SLICE_X88Y22         FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.083     6.329    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg
  -------------------------------------------------------------------
                         required time                          6.329    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.263ns (8.484%)  route 2.837ns (91.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 6.472 - 4.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.398ns (routing 0.912ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.837ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.398     2.795    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.909 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.572     3.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.630 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.265     5.895    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X97Y2          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.143     6.472    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y2          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
                         clock pessimism              0.012     6.484    
                         clock uncertainty           -0.035     6.449    
    SLICE_X97Y2          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.366    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.263ns (8.484%)  route 2.837ns (91.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 6.472 - 4.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.398ns (routing 0.912ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.837ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.398     2.795    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.909 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.572     3.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.630 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.265     5.895    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X97Y2          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.143     6.472    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y2          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[1]/C
                         clock pessimism              0.012     6.484    
                         clock uncertainty           -0.035     6.449    
    SLICE_X97Y2          FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     6.366    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.263ns (8.484%)  route 2.837ns (91.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 6.472 - 4.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.398ns (routing 0.912ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.837ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.398     2.795    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.909 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.572     3.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.630 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.265     5.895    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X97Y2          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.143     6.472    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y2          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                         clock pessimism              0.012     6.484    
                         clock uncertainty           -0.035     6.449    
    SLICE_X97Y2          FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     6.366    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.263ns (8.484%)  route 2.837ns (91.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 6.472 - 4.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.398ns (routing 0.912ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.837ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.398     2.795    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.909 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.572     3.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.630 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.265     5.895    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X97Y2          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.143     6.472    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y2          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[6]/C
                         clock pessimism              0.012     6.484    
                         clock uncertainty           -0.035     6.449    
    SLICE_X97Y2          FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     6.366    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.263ns (8.484%)  route 2.837ns (91.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 6.472 - 4.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.398ns (routing 0.912ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.837ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.398     2.795    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.909 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.572     3.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.630 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.265     5.895    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X97Y2          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.143     6.472    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y2          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/C
                         clock pessimism              0.012     6.484    
                         clock uncertainty           -0.035     6.449    
    SLICE_X97Y2          FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     6.366    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.263ns (8.606%)  route 2.793ns (91.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns = ( 6.463 - 4.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.398ns (routing 0.912ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.837ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.398     2.795    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.909 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.572     3.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.630 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.221     5.851    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X93Y8          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.134     6.463    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X93Y8          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/C
                         clock pessimism              0.012     6.475    
                         clock uncertainty           -0.035     6.440    
    SLICE_X93Y8          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.357    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.357    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.263ns (8.606%)  route 2.793ns (91.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns = ( 6.463 - 4.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.398ns (routing 0.912ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.837ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.398     2.795    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.909 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.572     3.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.630 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.221     5.851    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X93Y8          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.134     6.463    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X93Y8          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]/C
                         clock pessimism              0.012     6.475    
                         clock uncertainty           -0.035     6.440    
    SLICE_X93Y8          FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     6.357    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]
  -------------------------------------------------------------------
                         required time                          6.357    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.263ns (8.629%)  route 2.785ns (91.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 6.470 - 4.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.398ns (routing 0.912ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.141ns (routing 0.837ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.398     2.795    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.909 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.572     3.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.630 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.213     5.843    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X93Y6          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.141     6.470    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X93Y6          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/C
                         clock pessimism              0.012     6.482    
                         clock uncertainty           -0.035     6.447    
    SLICE_X93Y6          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.364    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.263ns (8.629%)  route 2.785ns (91.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 6.470 - 4.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.398ns (routing 0.912ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.141ns (routing 0.837ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.398     2.795    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.909 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.572     3.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.630 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.213     5.843    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X93Y6          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.141     6.470    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X93Y6          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/C
                         clock pessimism              0.012     6.482    
                         clock uncertainty           -0.035     6.447    
    SLICE_X93Y6          FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     6.364    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  0.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.087ns (26.605%)  route 0.240ns (73.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.141ns (routing 0.477ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.542ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.141     1.259    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.308 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.040     1.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.386 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.200     1.586    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.335     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[12]/C
                         clock pessimism             -0.005     1.495    
    SLICE_X98Y81         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.087ns (26.605%)  route 0.240ns (73.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.141ns (routing 0.477ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.542ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.141     1.259    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.308 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.040     1.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.386 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.200     1.586    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.335     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[16]/C
                         clock pessimism             -0.005     1.495    
    SLICE_X98Y81         FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.087ns (26.605%)  route 0.240ns (73.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.141ns (routing 0.477ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.542ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.141     1.259    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.308 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.040     1.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.386 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.200     1.586    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.335     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[27]/C
                         clock pessimism             -0.005     1.495    
    SLICE_X98Y81         FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.087ns (26.605%)  route 0.240ns (73.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.141ns (routing 0.477ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.542ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.141     1.259    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.308 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.040     1.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.386 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.200     1.586    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.335     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[31]/C
                         clock pessimism             -0.005     1.495    
    SLICE_X98Y81         FDRE (Hold_FFF2_SLICEL_C_R)
                                                      0.005     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.087ns (26.605%)  route 0.240ns (73.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.141ns (routing 0.477ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.542ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.141     1.259    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.308 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.040     1.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.386 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.200     1.586    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.335     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                         clock pessimism             -0.005     1.495    
    SLICE_X98Y81         FDRE (Hold_GFF_SLICEL_C_R)
                                                      0.005     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_syncheader_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.087ns (26.605%)  route 0.240ns (73.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.141ns (routing 0.477ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.542ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.141     1.259    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.308 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.040     1.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.386 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.200     1.586    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_syncheader_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.335     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_syncheader_q_reg[0]/C
                         clock pessimism             -0.005     1.495    
    SLICE_X98Y81         FDRE (Hold_GFF2_SLICEL_C_R)
                                                      0.005     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_syncheader_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.087ns (22.895%)  route 0.293ns (77.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.141ns (routing 0.477ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.542ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.141     1.259    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.308 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.040     1.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.386 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.253     1.639    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X100Y81        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.339     1.504    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X100Y81        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[25]/C
                         clock pessimism             -0.005     1.499    
    SLICE_X100Y81        FDRE (Hold_EFF_SLICEM_C_R)
                                                      0.005     1.504    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.087ns (22.895%)  route 0.293ns (77.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.141ns (routing 0.477ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.542ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.141     1.259    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.308 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.040     1.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.386 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.253     1.639    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X100Y81        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.339     1.504    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X100Y81        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/C
                         clock pessimism             -0.005     1.499    
    SLICE_X100Y81        FDRE (Hold_EFF2_SLICEM_C_R)
                                                      0.005     1.504    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.087ns (21.970%)  route 0.309ns (78.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.141ns (routing 0.477ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.542ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.141     1.259    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.308 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.040     1.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.386 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.269     1.655    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X98Y77         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.339     1.504    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X98Y77         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[0]/C
                         clock pessimism             -0.005     1.499    
    SLICE_X98Y77         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.504    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.087ns (21.970%)  route 0.309ns (78.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.141ns (routing 0.477ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.542ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.141     1.259    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.308 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.040     1.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.386 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.269     1.655    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X98Y77         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.339     1.504    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X98Y77         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[10]/C
                         clock pessimism             -0.005     1.499    
    SLICE_X98Y77         FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     1.504    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_mgt_refclk
  To Clock:  pcie_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.171ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.114ns (19.861%)  route 0.460ns (80.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.706ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.639ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.071     2.796    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.460     3.370    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y104       FDPE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.822    12.325    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y104       FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism              0.334    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X100Y104       FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.082    12.541    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  9.171    

Slack (MET) :             9.171ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg/PRE
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.114ns (19.861%)  route 0.460ns (80.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.706ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.639ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.071     2.796    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.460     3.370    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y104       FDPE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.822    12.325    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y104       FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism              0.334    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X100Y104       FDPE (Recov_GFF_SLICEM_C_PRE)
                                                     -0.082    12.541    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  9.171    

Slack (MET) :             9.171ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_reg/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.114ns (19.861%)  route 0.460ns (80.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.706ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.639ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.071     2.796    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.460     3.370    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y104       FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.822    12.325    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y104       FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism              0.334    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X100Y104       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082    12.541    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  9.171    

Slack (MET) :             9.175ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.114ns (19.965%)  route 0.457ns (80.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.326ns = ( 12.326 - 10.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.706ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.639ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.071     2.796    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.457     3.367    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y105       FDPE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.823    12.326    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y105       FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism              0.334    12.660    
                         clock uncertainty           -0.035    12.624    
    SLICE_X100Y105       FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082    12.542    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         12.542    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                  9.175    

Slack (MET) :             9.239ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.114ns (19.521%)  route 0.470ns (80.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.706ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.071     2.796    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.470     3.380    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y104        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism              0.402    12.736    
                         clock uncertainty           -0.035    12.701    
    SLICE_X99Y104        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    12.619    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  9.239    

Slack (MET) :             9.239ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.114ns (19.521%)  route 0.470ns (80.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.706ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.071     2.796    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.470     3.380    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y104        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism              0.402    12.736    
                         clock uncertainty           -0.035    12.701    
    SLICE_X99Y104        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.619    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  9.239    

Slack (MET) :             9.239ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.114ns (19.521%)  route 0.470ns (80.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.706ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.071     2.796    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.470     3.380    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y104        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism              0.402    12.736    
                         clock uncertainty           -0.035    12.701    
    SLICE_X99Y104        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    12.619    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  9.239    

Slack (MET) :             9.239ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.114ns (19.521%)  route 0.470ns (80.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.706ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.071     2.796    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.470     3.380    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y104        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism              0.402    12.736    
                         clock uncertainty           -0.035    12.701    
    SLICE_X99Y104        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    12.619    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  9.239    

Slack (MET) :             9.239ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.114ns (19.521%)  route 0.470ns (80.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.706ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.071     2.796    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.470     3.380    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y104        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism              0.402    12.736    
                         clock uncertainty           -0.035    12.701    
    SLICE_X99Y104        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    12.619    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  9.239    

Slack (MET) :             9.239ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_reg/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.114ns (19.521%)  route 0.470ns (80.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.706ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.639ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.071     2.796    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.910 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.470     3.380    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y104        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.831    12.334    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism              0.402    12.736    
                         clock uncertainty           -0.035    12.701    
    SLICE_X99Y104        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    12.619    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  9.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.946ns (routing 0.358ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.406ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.946     1.195    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.167     1.411    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y106        FDPE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.114     1.497    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism             -0.229     1.269    
    SLICE_X97Y106        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.274    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.946ns (routing 0.358ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.946     1.195    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.173     1.417    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism             -0.229     1.272    
    SLICE_X97Y106        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.277    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.946ns (routing 0.358ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.946     1.195    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.173     1.417    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism             -0.229     1.272    
    SLICE_X97Y106        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.277    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.946ns (routing 0.358ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.946     1.195    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.173     1.417    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.229     1.272    
    SLICE_X97Y106        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.277    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.946ns (routing 0.358ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.946     1.195    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.173     1.417    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism             -0.229     1.272    
    SLICE_X97Y106        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.277    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.946ns (routing 0.358ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.946     1.195    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.173     1.417    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism             -0.229     1.272    
    SLICE_X97Y106        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.277    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.946ns (routing 0.358ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.946     1.195    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.173     1.417    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism             -0.229     1.272    
    SLICE_X97Y106        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.277    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.946ns (routing 0.358ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.946     1.195    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.173     1.417    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism             -0.229     1.272    
    SLICE_X97Y106        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     1.277    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.702%)  route 0.213ns (81.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.946ns (routing 0.358ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.406ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.946     1.195    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.213     1.457    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y105       FDPE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.116     1.499    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y105       FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism             -0.229     1.271    
    SLICE_X100Y105       FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.276    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.946ns (routing 0.358ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.406ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.946     1.195    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.215     1.459    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y104       FDPE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.115     1.498    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y104       FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.229     1.270    
    SLICE_X100Y104       FDPE (Remov_HFF_SLICEM_C_PRE)
                                                      0.005     1.275    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.263ns (8.924%)  route 2.684ns (91.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 6.442 - 4.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.398ns (routing 0.912ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.830ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.398     2.795    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.909 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.572     3.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.630 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.112     5.742    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X90Y18         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.113     6.442    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/CLK
    SLICE_X90Y18         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.150     6.592    
                         clock uncertainty           -0.035     6.557    
    SLICE_X90Y18         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     6.475    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                          6.475    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.263ns (8.924%)  route 2.684ns (91.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 6.442 - 4.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.398ns (routing 0.912ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.830ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.398     2.795    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.909 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.572     3.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     3.630 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.112     5.742    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X90Y18         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.113     6.442    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/CLK
    SLICE_X90Y18         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism              0.150     6.592    
                         clock uncertainty           -0.035     6.557    
    SLICE_X90Y18         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     6.475    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                          6.475    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.117ns (13.205%)  route 0.769ns (86.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 6.470 - 4.000 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.391ns (routing 0.912ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.141ns (routing 0.830ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.391     2.788    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y100        FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.905 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.769     3.674    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X97Y81         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.141     6.470    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism              0.207     6.677    
                         clock uncertainty           -0.035     6.642    
    SLICE_X97Y81         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     6.560    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             3.219ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.117ns (19.086%)  route 0.496ns (80.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns = ( 6.462 - 4.000 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.391ns (routing 0.912ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.133ns (routing 0.830ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.391     2.788    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y100        FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.905 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.496     3.401    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X97Y99         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.133     6.462    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism              0.275     6.737    
                         clock uncertainty           -0.035     6.702    
    SLICE_X97Y99         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     6.620    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                  3.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.049ns (17.314%)  route 0.234ns (82.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      1.136ns (routing 0.477ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.538ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.136     1.254    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y100        FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.303 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.234     1.537    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X97Y99         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.333     1.498    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y99         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism             -0.202     1.296    
    SLICE_X97Y99         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.301    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.049ns (11.343%)  route 0.383ns (88.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.136ns (routing 0.477ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.538ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.136     1.254    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y100        FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.303 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.383     1.686    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X97Y81         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.342     1.507    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.164     1.343    
    SLICE_X97Y81         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.087ns (7.293%)  route 1.106ns (92.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.141ns (routing 0.477ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.538ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.141     1.259    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.308 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.040     1.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.386 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         1.066     2.452    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X90Y18         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.314     1.479    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/CLK
    SLICE_X90Y18         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism             -0.108     1.371    
    SLICE_X90Y18         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.376    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.087ns (7.293%)  route 1.106ns (92.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.141ns (routing 0.477ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.538ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.141     1.259    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X97Y81         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.308 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.040     1.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X97Y81         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     1.386 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         1.066     2.452    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X90Y18         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.314     1.479    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/CLK
    SLICE_X90Y18         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism             -0.108     1.371    
    SLICE_X90Y18         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.376    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  1.076    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  pcie_mgt_refclk

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.591ns  (logic 0.000ns (0.000%)  route 1.591ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.813ns (routing 0.639ns, distribution 1.174ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                         net (fo=1, routed)           1.591     1.591    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/pciesynctxsyncdone_out[0]
    SLICE_X100Y98        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.813     2.316    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y98        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[1]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.537ns  (logic 0.000ns (0.000%)  route 1.537ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.828ns (routing 0.639ns, distribution 1.189ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.537     1.537    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X98Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.828     2.331    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[1]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.537ns  (logic 0.000ns (0.000%)  route 1.537ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.828ns (routing 0.639ns, distribution 1.189ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.537     1.537    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X98Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.828     2.331    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[2]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[3]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.537ns  (logic 0.000ns (0.000%)  route 1.537ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.828ns (routing 0.639ns, distribution 1.189ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.537     1.537    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X98Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.828     2.331    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[3]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[4]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.537ns  (logic 0.000ns (0.000%)  route 1.537ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.828ns (routing 0.639ns, distribution 1.189ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.537     1.537    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X98Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.828     2.331    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[4]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.531ns  (logic 0.000ns (0.000%)  route 1.531ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.818ns (routing 0.639ns, distribution 1.179ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=1, routed)           1.531     1.531    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/gtpowergood_out[0]
    SLICE_X97Y103        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.818     2.321    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X97Y103        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.527ns  (logic 0.000ns (0.000%)  route 1.527ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.825ns (routing 0.639ns, distribution 1.186ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.527     1.527    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X98Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.825     2.328    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[5]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.527ns  (logic 0.000ns (0.000%)  route 1.527ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.825ns (routing 0.639ns, distribution 1.186ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.527     1.527    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X98Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.825     2.328    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[5]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[6]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.527ns  (logic 0.000ns (0.000%)  route 1.527ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.825ns (routing 0.639ns, distribution 1.186ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.527     1.527    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X98Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.825     2.328    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[6]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.527ns  (logic 0.000ns (0.000%)  route 1.527ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.825ns (routing 0.639ns, distribution 1.186ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.527     1.527    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X98Y106        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.825     2.328    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y106        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.000ns (0.000%)  route 0.193ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.127ns (routing 0.406ns, distribution 0.721ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y1    GTHE3_COMMON                 0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=2, routed)           0.193     0.193    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/int_qpll1lock_out[0]
    SLICE_X98Y105        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.127     1.510    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X98Y105        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.000ns (0.000%)  route 0.209ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.108ns (routing 0.406ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=1, routed)           0.209     0.209    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/gtpowergood_out[0]
    SLICE_X97Y111        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.108     1.491    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[3]_1
    SLICE_X97Y111        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.000ns (0.000%)  route 0.229ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.107ns (routing 0.406ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE
                         net (fo=1, routed)           0.229     0.229    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/txprgdivresetdone_out[0]
    SLICE_X98Y111        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.107     1.490    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X98Y111        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.000ns (0.000%)  route 0.249ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.111ns (routing 0.406ns, distribution 0.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                         net (fo=1, routed)           0.249     0.249    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/pciesynctxsyncdone_out[0]
    SLICE_X100Y99        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.111     1.494    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y99        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.000ns (0.000%)  route 0.252ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.134ns (routing 0.406ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK
                         net (fo=9, routed)           0.252     0.252    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/cplllock_out[0]
    SLICE_X99Y105        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.134     1.517    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y105        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.000ns (0.000%)  route 0.277ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.103ns (routing 0.406ns, distribution 0.697ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                         net (fo=1, routed)           0.277     0.277    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/pciesynctxsyncdone_out[0]
    SLICE_X99Y100        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.103     1.486    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y100        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.000ns (0.000%)  route 0.279ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.108ns (routing 0.406ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=1, routed)           0.279     0.279    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/gtpowergood_out[0]
    SLICE_X97Y104        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.108     1.491    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X97Y104        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.000ns (0.000%)  route 0.336ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.118ns (routing 0.406ns, distribution 0.712ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                         net (fo=1, routed)           0.336     0.336    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/pciesynctxsyncdone_out[0]
    SLICE_X99Y99         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.118     1.501    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y99         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.000ns (0.000%)  route 0.351ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.113ns (routing 0.406ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=1, routed)           0.351     0.351    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/gtpowergood_out[0]
    SLICE_X99Y103        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.113     1.496    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y103        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.000ns (0.000%)  route 0.386ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.112ns (routing 0.406ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=1, routed)           0.386     0.386    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/gtpowergood_out[0]
    SLICE_X97Y103        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.112     1.495    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X97Y103        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pipe_clk
  To Clock:  pcie_mgt_refclk

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.751ns  (logic 1.234ns (44.856%)  route 1.517ns (55.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.321ns (routing 0.918ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.639ns, distribution 1.179ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.321     2.718    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      1.234     3.952 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           1.517     5.469    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/txresetdone_out[0]
    SLICE_X99Y102        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.818     2.321    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y102        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.600ns  (logic 1.234ns (47.462%)  route 1.366ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 0.918ns, distribution 1.366ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.639ns, distribution 1.184ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.284     2.681    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      1.234     3.915 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           1.366     5.281    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/txresetdone_out[0]
    SLICE_X100Y102       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.823     2.326    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y102       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.498ns  (logic 1.167ns (46.717%)  route 1.331ns (53.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.320ns (routing 0.918ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.639ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.320     2.717    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      1.167     3.884 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           1.331     5.215    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/rxresetdone_out[0]
    SLICE_X99Y101        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.815     2.318    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y101        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.446ns  (logic 1.234ns (50.450%)  route 1.212ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.306ns (routing 0.918ns, distribution 1.388ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.639ns, distribution 1.180ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.306     2.703    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      1.234     3.937 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           1.212     5.149    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/txresetdone_out[0]
    SLICE_X100Y100       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.819     2.322    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y100       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 1.167ns (49.303%)  route 1.200ns (50.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.304ns (routing 0.918ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.639ns, distribution 1.182ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.304     2.701    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      1.167     3.868 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           1.200     5.068    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/rxresetdone_out[0]
    SLICE_X100Y102       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.821     2.324    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y102       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.181ns  (logic 1.234ns (56.580%)  route 0.947ns (43.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.327ns (routing 0.918ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.639ns, distribution 1.178ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.327     2.724    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      1.234     3.958 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.947     4.905    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/txresetdone_out[0]
    SLICE_X99Y101        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.817     2.320    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y101        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.157ns  (logic 1.053ns (48.818%)  route 1.104ns (51.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.326ns (routing 0.918ns, distribution 1.408ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.639ns, distribution 1.159ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.326     2.723    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      1.053     3.776 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           1.104     4.880    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/phystatus_out[0]
    SLICE_X98Y59         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.798     2.301    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X98Y59         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.184ns  (logic 1.167ns (53.434%)  route 1.017ns (46.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.285ns (routing 0.918ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.639ns, distribution 1.177ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.285     2.682    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      1.167     3.849 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           1.017     4.866    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/rxresetdone_out[0]
    SLICE_X99Y102        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.816     2.319    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y102        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.144ns  (logic 1.234ns (57.556%)  route 0.910ns (42.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.293ns (routing 0.918ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.639ns, distribution 1.182ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.293     2.690    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      1.234     3.924 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.910     4.834    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/txresetdone_out[0]
    SLICE_X100Y100       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.821     2.324    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y100       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.097ns  (logic 1.053ns (50.215%)  route 1.044ns (49.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 0.918ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.639ns, distribution 1.158ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.323     2.720    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      1.053     3.773 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           1.044     4.817    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/phystatus_out[0]
    SLICE_X99Y59         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.797     2.300    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y59         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.490ns (75.501%)  route 0.159ns (24.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.080ns (routing 0.481ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.406ns, distribution 0.686ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.080     1.198    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      0.490     1.688 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.159     1.847    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/phystatus_out[0]
    SLICE_X99Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.092     1.475    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.049ns (7.980%)  route 0.565ns (92.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.141ns (routing 0.481ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.406ns, distribution 0.720ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.141     1.259    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X92Y86         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.308 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         0.565     1.873    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/in0
    SLICE_X98Y104        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.126     1.509    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X98Y104        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.554ns (72.703%)  route 0.208ns (27.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.481ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.406ns, distribution 0.710ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.097     1.215    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      0.554     1.769 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.208     1.977    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/rxresetdone_out[0]
    SLICE_X100Y106       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.116     1.499    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y106       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.554ns (71.855%)  route 0.217ns (28.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.105ns (routing 0.481ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.406ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.105     1.223    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      0.554     1.777 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.217     1.994    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/rxresetdone_out[0]
    SLICE_X100Y111       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.112     1.495    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y111       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.490ns (61.869%)  route 0.302ns (38.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.481ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.406ns, distribution 0.717ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      0.490     1.712 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.302     2.014    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/phystatus_out[0]
    SLICE_X99Y60         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.123     1.506    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y60         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.490ns (58.264%)  route 0.351ns (41.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.072ns (routing 0.481ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.406ns, distribution 0.689ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.072     1.190    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      0.490     1.680 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.351     2.031    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/phystatus_out[0]
    SLICE_X99Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.095     1.478    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y55         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.613ns (74.484%)  route 0.210ns (25.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.481ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.406ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      0.613     1.835 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.210     2.045    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/txresetdone_out[0]
    SLICE_X100Y109       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.112     1.495    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y109       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.554ns (64.871%)  route 0.300ns (35.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.094ns (routing 0.481ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.406ns, distribution 0.712ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.094     1.212    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      0.554     1.766 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.300     2.066    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/rxresetdone_out[0]
    SLICE_X100Y106       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.118     1.501    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y106       FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.490ns (55.809%)  route 0.388ns (44.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.481ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.406ns, distribution 0.714ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.097     1.215    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      0.490     1.705 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.388     2.093    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/phystatus_out[0]
    SLICE_X99Y60         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.120     1.503    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y60         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.490ns (54.566%)  route 0.408ns (45.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.087ns (routing 0.481ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.406ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.087     1.205    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      0.490     1.695 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.408     2.103    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/phystatus_out[0]
    SLICE_X99Y40         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.080     1.463    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y40         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  pcie_user_clk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/user_reset_reg/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.341ns  (logic 0.071ns (3.033%)  route 2.270ns (96.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.104ns (routing 0.830ns, distribution 1.274ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.214     1.214    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     1.285 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           1.056     2.341    pcie3_ultrascale_inst/inst/user_reset_int
    SLICE_X91Y50         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.104     2.433    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X91Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.337ns  (logic 0.071ns (3.038%)  route 2.266ns (96.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.117ns (routing 0.830ns, distribution 1.287ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.214     1.214    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     1.285 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           1.052     2.337    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X91Y48         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.117     2.446    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X91Y48         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.337ns  (logic 0.071ns (3.038%)  route 2.266ns (96.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.117ns (routing 0.830ns, distribution 1.287ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.214     1.214    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     1.285 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           1.052     2.337    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X91Y48         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.117     2.446    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X91Y48         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.030ns (2.521%)  route 1.160ns (97.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.321ns (routing 0.538ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          0.620     0.620    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     0.650 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.540     1.190    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X91Y48         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.321     1.486    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X91Y48         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.030ns (2.521%)  route 1.160ns (97.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.321ns (routing 0.538ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          0.620     0.620    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     0.650 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.540     1.190    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X91Y48         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.321     1.486    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X91Y48         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/user_reset_reg/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.030ns (2.519%)  route 1.161ns (97.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.303ns (routing 0.538ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          0.620     0.620    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     0.650 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.541     1.191    pcie3_ultrascale_inst/inst/user_reset_int
    SLICE_X91Y50         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.303     1.468    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X91Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pcie_mgt_refclk
  To Clock:  pcie_user_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.514ns  (logic 0.117ns (22.763%)  route 0.397ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.093ns (routing 0.706ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.830ns, distribution 1.301ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.093     2.818    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.935 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/Q
                         net (fo=14, routed)          0.397     3.332    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/phy_rdy_out
    SLICE_X99Y100        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.131     2.460    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X99Y100        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.049ns (21.681%)  route 0.177ns (78.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.358ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.538ns, distribution 0.792ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.951     1.200    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.249 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/Q
                         net (fo=14, routed)          0.177     1.426    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/phy_rdy_out
    SLICE_X99Y100        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.330     1.495    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X99Y100        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/user_reset_reg/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.718ns  (logic 1.095ns (40.287%)  route 1.623ns (59.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.912ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.830ns, distribution 1.274ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.308     2.705    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGPHYLINKSTATUS[1])
                                                      0.906     3.611 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGPHYLINKSTATUS[1]
                         net (fo=1, routed)           0.567     4.178    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_phy_link_status[1]
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     4.367 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           1.056     5.423    pcie3_ultrascale_inst/inst/user_reset_int
    SLICE_X91Y50         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.104     2.433    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X91Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.714ns  (logic 1.095ns (40.346%)  route 1.619ns (59.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.912ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.117ns (routing 0.830ns, distribution 1.287ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.308     2.705    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGPHYLINKSTATUS[1])
                                                      0.906     3.611 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGPHYLINKSTATUS[1]
                         net (fo=1, routed)           0.567     4.178    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_phy_link_status[1]
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     4.367 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           1.052     5.419    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X91Y48         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.117     2.446    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X91Y48         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.714ns  (logic 1.095ns (40.346%)  route 1.619ns (59.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.912ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.117ns (routing 0.830ns, distribution 1.287ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.308     2.705    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGPHYLINKSTATUS[1])
                                                      0.906     3.611 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGPHYLINKSTATUS[1]
                         net (fo=1, routed)           0.567     4.178    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_phy_link_status[1]
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     4.367 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           1.052     5.419    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X91Y48         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.117     2.446    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X91Y48         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.366ns (36.059%)  route 0.649ns (63.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.065ns (routing 0.477ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.538ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.065     1.183    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.321     1.504 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.109     1.613    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.045     1.658 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.540     2.198    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X91Y48         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.321     1.486    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X91Y48         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.366ns (36.059%)  route 0.649ns (63.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.065ns (routing 0.477ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.538ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.065     1.183    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.321     1.504 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.109     1.613    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.045     1.658 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.540     2.198    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X91Y48         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.321     1.486    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X91Y48         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/user_reset_reg/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.366ns (36.024%)  route 0.650ns (63.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.065ns (routing 0.477ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.538ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.065     1.183    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.321     1.504 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.109     1.613    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.045     1.658 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.541     2.199    pcie3_ultrascale_inst/inst/user_reset_int
    SLICE_X91Y50         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.303     1.468    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X91Y50         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  pipe_clk

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/rxcdrhold_i/pipe_rx0_elec_idle_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.000ns (0.000%)  route 2.061ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.130ns (routing 0.837ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=3, routed)           2.061     2.061    pcie3_ultrascale_inst/inst/rxcdrhold_i/rxelecidle_out[0]
    SLICE_X99Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/pipe_rx0_elec_idle_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.130     2.459    pcie3_ultrascale_inst/inst/rxcdrhold_i/CLK_PCLK
    SLICE_X99Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/pipe_rx0_elec_idle_reg0_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/rxcdrhold_i/phy_rxcdrhold_reg/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.012ns  (logic 0.134ns (6.660%)  route 1.878ns (93.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.130ns (routing 0.837ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=3, routed)           1.843     1.843    pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/rxelecidle_out[0]
    SLICE_X99Y11         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.134     1.977 r  pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/phy_rxcdrhold_i_1/O
                         net (fo=1, routed)           0.035     2.012    pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req_n_0
    SLICE_X99Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/phy_rxcdrhold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.130     2.459    pcie3_ultrascale_inst/inst/rxcdrhold_i/CLK_PCLK
    SLICE_X99Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/phy_rxcdrhold_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.422ns  (logic 0.000ns (0.000%)  route 1.422ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.106ns (routing 0.837ns, distribution 1.269ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=1, routed)           1.422     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/rxelecidle_out[0]
    SLICE_X88Y22         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.106     2.435    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X88Y22         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.411ns  (logic 0.000ns (0.000%)  route 1.411ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.110ns (routing 0.837ns, distribution 1.273ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=1, routed)           1.411     1.411    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/rxelecidle_out[0]
    SLICE_X89Y45         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.110     2.439    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X89Y45         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.410ns  (logic 0.000ns (0.000%)  route 1.410ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.115ns (routing 0.837ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=3, routed)           1.410     1.410    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/rxelecidle_out[0]
    SLICE_X89Y50         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.115     2.444    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X89Y50         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.352ns  (logic 0.177ns (13.092%)  route 1.175ns (86.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.039ns (routing 0.837ns, distribution 1.202ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.418     0.418    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[4]
    SLICE_X100Y45        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     0.595 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_10/O
                         net (fo=4, routed)           0.757     1.352    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[3]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.039     2.368    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RX8B10BEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 0.188ns (13.999%)  route 1.155ns (86.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.036ns (routing 0.837ns, distribution 1.199ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.358     0.358    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[6]
    SLICE_X98Y18         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     0.546 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_12/O
                         net (fo=4, routed)           0.797     1.343    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[1]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.036     2.365    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.330ns  (logic 0.000ns (0.000%)  route 1.330ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.119ns (routing 0.837ns, distribution 1.282ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=1, routed)           1.330     1.330    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/rxelecidle_out[0]
    SLICE_X89Y9          FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.119     2.448    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X89Y9          FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.320ns  (logic 0.191ns (14.470%)  route 1.129ns (85.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.039ns (routing 0.837ns, distribution 1.202ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.481     0.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[5]
    SLICE_X100Y40        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.672 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_11/O
                         net (fo=4, routed)           0.648     1.320    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[2]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.039     2.368    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.317ns  (logic 0.188ns (14.275%)  route 1.129ns (85.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.052ns (routing 0.837ns, distribution 1.215ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.556     0.556    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[7]
    SLICE_X99Y11         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     0.744 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_13/O
                         net (fo=4, routed)           0.573     1.317    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.052     2.381    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.000ns (0.000%)  route 0.265ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.318ns (routing 0.542ns, distribution 0.776ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=1, routed)           0.265     0.265    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/rxelecidle_out[0]
    SLICE_X92Y35         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.318     1.483    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X92Y35         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.000ns (0.000%)  route 0.280ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.318ns (routing 0.542ns, distribution 0.776ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=1, routed)           0.280     0.280    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/rxelecidle_out[0]
    SLICE_X88Y3          FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.318     1.483    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X88Y3          FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.071ns (23.355%)  route 0.233ns (76.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.288ns (routing 0.542ns, distribution 0.746ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.103     0.103    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[0]
    SLICE_X100Y108       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.071     0.174 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_6/O
                         net (fo=4, routed)           0.130     0.304    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[3]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.288     1.453    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.000ns (0.000%)  route 0.315ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.309ns (routing 0.542ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=1, routed)           0.315     0.315    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/rxelecidle_out[0]
    SLICE_X89Y52         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.309     1.474    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X89Y52         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.063ns (17.797%)  route 0.291ns (82.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.286ns (routing 0.542ns, distribution 0.744ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.104     0.104    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[2]
    SLICE_X100Y78        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.063     0.167 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_8/O
                         net (fo=4, routed)           0.187     0.354    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[1]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.286     1.451    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.000ns (0.000%)  route 0.365ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.302ns (routing 0.542ns, distribution 0.760ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=1, routed)           0.365     0.365    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/rxelecidle_out[0]
    SLICE_X89Y19         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.302     1.467    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X89Y19         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.071ns (18.833%)  route 0.306ns (81.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.288ns (routing 0.542ns, distribution 0.746ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.103     0.103    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[0]
    SLICE_X100Y108       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.071     0.174 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_6/O
                         net (fo=4, routed)           0.203     0.377    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[3]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.288     1.453    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.071ns (17.929%)  route 0.325ns (82.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.252ns (routing 0.542ns, distribution 0.710ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.206     0.206    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[5]
    SLICE_X100Y40        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.071     0.277 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_11/O
                         net (fo=4, routed)           0.119     0.396    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[2]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.252     1.417    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.070ns (17.677%)  route 0.326ns (82.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.279ns (routing 0.542ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.206     0.206    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[1]
    SLICE_X100Y100       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.070     0.276 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_7/O
                         net (fo=4, routed)           0.120     0.396    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[2]
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.279     1.444    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.031ns (7.750%)  route 0.369ns (92.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.288ns (routing 0.542ns, distribution 0.746ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.199     0.199    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[3]
    SLICE_X98Y67         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     0.230 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_9/O
                         net (fo=4, routed)           0.170     0.400    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[0]
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.288     1.453    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pcie_user_clk
  To Clock:  pipe_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/rxcdrhold_i/rxcdrhold_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.114ns (13.194%)  route 0.750ns (86.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 0.912ns, distribution 1.429ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.837ns, distribution 1.295ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       2.341     2.738    pcie3_ultrascale_inst/inst/rxcdrhold_i/CLK
    SLICE_X87Y15         FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/rxcdrhold_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y15         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.852 r  pcie3_ultrascale_inst/inst/rxcdrhold_i/rxcdrhold_req_reg/Q
                         net (fo=1, routed)           0.750     3.602    pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/D[0]
    SLICE_X99Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.132     2.461    pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X99Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/rxcdrhold_i/rxcdrhold_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.048ns (11.321%)  route 0.376ns (88.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.477ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.542ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=19809, routed)       1.089     1.207    pcie3_ultrascale_inst/inst/rxcdrhold_i/CLK
    SLICE_X87Y15         FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/rxcdrhold_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y15         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.255 r  pcie3_ultrascale_inst/inst/rxcdrhold_i/rxcdrhold_req_reg/Q
                         net (fo=1, routed)           0.376     1.631    pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/D[0]
    SLICE_X99Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.329     1.494    pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X99Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pipe_clk
  To Clock:  pipe_clk

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.760ns  (logic 0.116ns (15.263%)  route 0.644ns (84.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.387ns (routing 0.918ns, distribution 1.469ns)
  Clock Net Delay (Destination): 2.099ns (routing 0.837ns, distribution 1.262ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.387     2.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X88Y3          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y3          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.900 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/Q
                         net (fo=1, routed)           0.644     3.544    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/pipe_rx_eqcontrol[0]
    SLICE_X86Y3          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.099     2.428    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X86Y3          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.725ns  (logic 0.114ns (15.724%)  route 0.611ns (84.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.365ns (routing 0.918ns, distribution 1.447ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.837ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.365     2.762    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X90Y38         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y38         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.876 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]/Q
                         net (fo=1, routed)           0.611     3.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X97Y38         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.134     2.463    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X97Y38         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.713ns  (logic 0.116ns (16.269%)  route 0.597ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.365ns (routing 0.918ns, distribution 1.447ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.837ns, distribution 1.302ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.365     2.762    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X90Y38         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y38         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.878 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/Q
                         net (fo=1, routed)           0.597     3.475    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X97Y41         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.139     2.468    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/CLK_PCLK
    SLICE_X97Y41         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.632ns  (logic 0.116ns (18.354%)  route 0.516ns (81.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 0.918ns, distribution 1.475ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.837ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.393     2.790    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X93Y7          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y7          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.906 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/Q
                         net (fo=1, routed)           0.516     3.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X93Y7          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.130     2.459    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/CLK_PCLK
    SLICE_X93Y7          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.114ns (17.729%)  route 0.529ns (82.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.380ns (routing 0.918ns, distribution 1.462ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.837ns, distribution 1.277ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.380     2.777    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X100Y29        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y29        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     2.891 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/Q
                         net (fo=1, routed)           0.529     3.420    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X100Y29        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.114     2.443    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/CLK_PCLK
    SLICE_X100Y29        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.114ns (17.674%)  route 0.531ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.372ns (routing 0.918ns, distribution 1.454ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.837ns, distribution 1.276ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.372     2.769    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X95Y21         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y21         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.883 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/Q
                         net (fo=1, routed)           0.531     3.414    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/pipe_rx_eqcontrol[0]
    SLICE_X95Y35         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.113     2.442    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X95Y35         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.624ns  (logic 0.114ns (18.269%)  route 0.510ns (81.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.918ns, distribution 1.470ns)
  Clock Net Delay (Destination): 2.127ns (routing 0.837ns, distribution 1.290ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.388     2.785    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X89Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y0          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.899 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/Q
                         net (fo=1, routed)           0.510     3.409    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X95Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.127     2.456    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X95Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.602ns  (logic 0.114ns (18.937%)  route 0.488ns (81.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.401ns (routing 0.918ns, distribution 1.483ns)
  Clock Net Delay (Destination): 2.136ns (routing 0.837ns, distribution 1.299ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.401     2.798    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X92Y90         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y90         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.912 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/Q
                         net (fo=1, routed)           0.488     3.400    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/pipe_rx_eqcontrol[0]
    SLICE_X92Y90         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.136     2.465    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X92Y90         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.589ns  (logic 0.116ns (19.694%)  route 0.473ns (80.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 0.918ns, distribution 1.488ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.837ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.406     2.803    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y26         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y26         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.919 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/Q
                         net (fo=1, routed)           0.473     3.392    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X99Y26         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.130     2.459    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/CLK_PCLK
    SLICE_X99Y26         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.621ns  (logic 0.114ns (18.357%)  route 0.507ns (81.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 0.918ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.837ns, distribution 1.302ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.366     2.763    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X89Y41         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y41         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.877 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/Q
                         net (fo=1, routed)           0.507     3.384    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X97Y42         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.139     2.468    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/CLK_PCLK
    SLICE_X97Y42         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.049ns (34.266%)  route 0.094ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.116ns (routing 0.481ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.542ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.116     1.234    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y25         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.283 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/Q
                         net (fo=1, routed)           0.094     1.377    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X98Y25         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.321     1.486    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X98Y25         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.138ns (routing 0.481ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.542ns, distribution 0.798ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.138     1.256    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X98Y15         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.305 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/Q
                         net (fo=1, routed)           0.096     1.401    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X98Y14         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.340     1.505    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/CLK_PCLK
    SLICE_X98Y14         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.049ns (29.518%)  route 0.117ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.120ns (routing 0.481ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.542ns, distribution 0.772ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.120     1.238    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X100Y27        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y27        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.287 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/Q
                         net (fo=1, routed)           0.117     1.404    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X100Y27        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.314     1.479    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/CLK_PCLK
    SLICE_X100Y27        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.481ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.542ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.121     1.239    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X90Y42         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.288 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/Q
                         net (fo=1, routed)           0.120     1.408    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X90Y42         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.316     1.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/CLK_PCLK
    SLICE_X90Y42         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.123ns (routing 0.481ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.542ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.123     1.241    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X91Y40         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y40         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.290 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/Q
                         net (fo=1, routed)           0.120     1.410    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/pipe_rx_eqcontrol[0]
    SLICE_X91Y40         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.319     1.484    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X91Y40         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.049ns (29.518%)  route 0.117ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.126ns (routing 0.481ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.542ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.126     1.244    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X100Y37        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y37        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.293 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/Q
                         net (fo=1, routed)           0.117     1.410    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X100Y37        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.320     1.485    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X100Y37        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.124ns (routing 0.481ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.542ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.124     1.242    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X88Y5          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y5          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.291 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/Q
                         net (fo=1, routed)           0.120     1.411    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/pipe_rx_eqcontrol[0]
    SLICE_X88Y5          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.321     1.486    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X88Y5          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.481ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.542ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.125     1.243    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y25         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.292 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/Q
                         net (fo=1, routed)           0.120     1.412    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X99Y25         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.324     1.489    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/CLK_PCLK
    SLICE_X99Y25         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.481ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.542ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.125     1.243    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X95Y40         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y40         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.292 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/Q
                         net (fo=1, routed)           0.120     1.412    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X95Y40         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.321     1.486    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X95Y40         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.126ns (routing 0.481ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.542ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.126     1.244    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X95Y41         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y41         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.293 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/Q
                         net (fo=1, routed)           0.120     1.413    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X95Y41         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.322     1.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X95Y41         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/C





