Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar  8 20:53:35 2020
| Host         : DESKTOP-ECPARC8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Level_control_sets_placed.rpt
| Design       : Top_Level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------+-------------------------------+------------------+----------------+
|         Clock Signal        |        Enable Signal        |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------+-------------------------------+------------------+----------------+
|  SPI/spi/o_TX_Ready_i_2_n_0 |                             | i_Rst_H_IBUF                  |                1 |              1 |
|  i_Clk_IBUF_BUFG            |                             | SPI/spi/o_TX_Ready_i_2_n_0    |                1 |              1 |
|  i_Clk_IBUF_BUFG            | SPI/spi/p_6_in              | SPI/spi/o_SPI_Clk__0_i_2_n_0  |                1 |              1 |
|  i_Clk_IBUF_BUFG            | SPI/spi/o_SPI_MOSI53_in     | SPI/spi/o_SPI_MOSI_i_2_n_0    |                1 |              1 |
| ~i_Clk_IBUF_BUFG            |                             | SPI/spi/o_TX_Ready_i_2_n_0    |                1 |              1 |
|  i_Clk_IBUF_BUFG            |                             |                               |                1 |              2 |
|  i_Clk_IBUF_BUFG            | SPI/spi/o_SPI_MOSI54_out    | SPI/spi/r_SPI_Bits[2]_i_3_n_0 |                1 |              3 |
|  i_Clk_IBUF_BUFG            | SPI/spi/o_TX_Ready_reg_0[0] | i_Rst_H_IBUF                  |                1 |              4 |
|  i_Clk_IBUF_BUFG            |                             | i_Rst_H_IBUF                  |                2 |              6 |
|  i_Clk_IBUF_BUFG            | SPI/spi/E[0]                | i_Rst_H_IBUF                  |                3 |              7 |
+-----------------------------+-----------------------------+-------------------------------+------------------+----------------+


