
# 4-bit ALU in Verilog

This project implements a 4-bit Arithmetic Logic Unit (ALU) using Verilog and simulates it using ModelSim SE.

# Features
- 4-bit Addition
- 4-bit Subtraction
- AND, OR, XOR
- NOT operation
- Increment (A + 1)
- Decrement (A - 1)
- Carry flag
- Zero flag

##  Project Files
- **alu.v** – ALU design module  
- **alu_tb.v** – Testbench for verification  
- **waveform.png** – Simulation output (ModelSim)  

##  Tools Used
- Verilog HDL  
- ModelSim SE  

# Learning Outcome
This project demonstrates how hardware-level operations are implemented inside CPUs using logic gates and Verilog RTL design.
It helped me understand:
- Arithmetic logic operations
- Gate-level design concepts
- Simulation and verification in ModelSim
