// Seed: 706137785
module module_0 (
    output tri0 id_0
    , id_22,
    input supply0 id_1,
    input wire id_2,
    output supply1 id_3,
    input tri id_4,
    output tri id_5,
    input wand id_6,
    output supply1 id_7,
    output tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    output wand id_11,
    output wand id_12,
    input wire id_13,
    input uwire id_14,
    input supply0 id_15,
    output wand id_16,
    input uwire id_17,
    output supply0 id_18,
    input supply0 id_19,
    output wand id_20
);
  assign id_7 = id_17;
  assign id_12 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    input  wire  id_2
);
  wire [-1 'h0 : -1 'h0] id_4;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0
  );
endmodule
