//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28845127
// Cuda compilation tools, release 11.0, V11.0.221
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_52
.address_size 64

	// .globl	ipv4lookup

.visible .entry ipv4lookup(
	.param .u64 ipv4lookup_param_0,
	.param .u32 ipv4lookup_param_1,
	.param .u64 ipv4lookup_param_2,
	.param .u64 ipv4lookup_param_3,
	.param .u16 ipv4lookup_param_4,
	.param .u16 ipv4lookup_param_5,
	.param .u64 ipv4lookup_param_6,
	.param .u64 ipv4lookup_param_7,
	.param .u64 ipv4lookup_param_8,
	.param .u64 ipv4lookup_param_9,
	.param .u16 ipv4lookup_param_10,
	.param .u16 ipv4lookup_param_11
)
{
	.local .align 16 .b8 	__local_depot0[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<83>;
	.reg .b16 	%rs<125>;
	.reg .b32 	%r<153>;
	.reg .b64 	%rd<214>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd53, [ipv4lookup_param_0];
	ld.param.u32 	%r48, [ipv4lookup_param_1];
	ld.param.u64 	%rd51, [ipv4lookup_param_2];
	ld.param.u64 	%rd52, [ipv4lookup_param_3];
	ld.param.u16 	%rs76, [ipv4lookup_param_4];
	ld.param.u16 	%rs77, [ipv4lookup_param_5];
	ld.param.u64 	%rd54, [ipv4lookup_param_6];
	ld.param.u64 	%rd55, [ipv4lookup_param_7];
	ld.param.u64 	%rd56, [ipv4lookup_param_8];
	ld.param.u64 	%rd57, [ipv4lookup_param_9];
	ld.param.u16 	%rs78, [ipv4lookup_param_10];
	ld.param.u16 	%rs79, [ipv4lookup_param_11];
	cvta.to.global.u64 	%rd1, %rd55;
	cvta.to.global.u64 	%rd2, %rd57;
	cvta.to.global.u64 	%rd3, %rd54;
	cvta.to.global.u64 	%rd4, %rd53;
	cvta.to.global.u64 	%rd5, %rd56;
	add.u64 	%rd6, %SPL, 0;
	mov.u32 	%r49, %ctaid.x;
	mov.u32 	%r50, %ntid.x;
	mov.u32 	%r51, %tid.x;
	mad.lo.s32 	%r148, %r49, %r50, %r51;
	mov.u32 	%r52, %nctaid.x;
	mul.lo.s32 	%r2, %r52, %r50;
	setp.lt.s32	%p1, %r148, %r48;
	setp.ne.s16	%p2, %rs76, 0;
	and.pred  	%p3, %p2, %p1;
	@!%p3 bra 	BB0_93;
	bra.uni 	BB0_1;

BB0_1:
	cvt.u32.u16	%r3, %rs78;
	mov.u32 	%r53, 1;
	max.u32 	%r4, %r3, %r53;
	cvt.u32.u16	%r5, %rs76;
	max.u32 	%r6, %r5, %r53;
	and.b32  	%r7, %r6, 3;
	and.b32  	%r8, %r4, 3;
	mov.u16 	%rs110, 0;
	mov.u32 	%r138, %r148;

BB0_2:
	setp.eq.s16	%p4, %rs78, 0;
	@%p4 bra 	BB0_12;

	mul.lo.s32 	%r10, %r138, %r3;
	cvt.s64.s32	%rd7, %r10;
	mov.u32 	%r139, 0;
	setp.eq.s32	%p5, %r8, 0;
	@%p5 bra 	BB0_9;

	setp.eq.s32	%p6, %r8, 1;
	@%p6 bra 	BB0_8;

	setp.eq.s32	%p7, %r8, 2;
	@%p7 bra 	BB0_7;

	add.s64 	%rd60, %rd3, %rd7;
	ld.global.u8 	%rs81, [%rd60];
	st.local.u8 	[%rd6], %rs81;
	mov.u32 	%r139, %r53;

BB0_7:
	cvt.u64.u32	%rd61, %r139;
	add.s64 	%rd62, %rd61, %rd7;
	add.s64 	%rd63, %rd3, %rd62;
	ld.global.u8 	%rs82, [%rd63];
	add.s64 	%rd64, %rd6, %rd61;
	st.local.u8 	[%rd64], %rs82;
	add.s32 	%r139, %r139, 1;

BB0_8:
	cvt.s64.s32	%rd65, %r139;
	add.s64 	%rd66, %rd65, %rd7;
	add.s64 	%rd67, %rd3, %rd66;
	ld.global.u8 	%rs83, [%rd67];
	add.s64 	%rd68, %rd6, %rd65;
	st.local.u8 	[%rd68], %rs83;
	add.s32 	%r139, %r139, 1;

BB0_9:
	setp.lt.u32	%p8, %r4, 4;
	@%p8 bra 	BB0_12;

	cvt.s64.s32	%rd211, %r139;
	mul.lo.s32 	%r58, %r3, %r138;
	cvt.s64.s32	%rd69, %r58;
	add.s64 	%rd9, %rd3, %rd69;

BB0_11:
	add.s64 	%rd70, %rd9, %rd211;
	ld.global.u8 	%rs84, [%rd70];
	add.s64 	%rd71, %rd6, %rd211;
	st.local.u8 	[%rd71], %rs84;
	ld.global.u8 	%rs85, [%rd70+1];
	st.local.u8 	[%rd71+1], %rs85;
	ld.global.u8 	%rs86, [%rd70+2];
	st.local.u8 	[%rd71+2], %rs86;
	ld.global.u8 	%rs87, [%rd70+3];
	st.local.u8 	[%rd71+3], %rs87;
	add.s64 	%rd211, %rd211, 4;
	add.s32 	%r139, %r139, 4;
	setp.lt.s32	%p9, %r139, %r3;
	@%p9 bra 	BB0_11;

BB0_12:
	mul.wide.s32 	%rd72, %r138, 8;
	add.s64 	%rd12, %rd4, %rd72;
	mov.u32 	%r143, 0;
	mov.u16 	%rs88, 0;
	setp.eq.s32	%p10, %r7, 0;
	@%p10 bra 	BB0_13;

	setp.eq.s32	%p11, %r7, 1;
	@%p11 bra 	BB0_37;

	setp.eq.s32	%p12, %r7, 2;
	@%p12 bra 	BB0_26;

	ld.global.u16 	%rs2, [%rd5];
	setp.lt.u16	%p13, %rs2, 5;
	cvt.u64.u16	%rd73, %rs110;
	add.s64 	%rd13, %rd6, %rd73;
	@%p13 bra 	BB0_22;
	bra.uni 	BB0_17;

BB0_22:
	setp.eq.s16	%p16, %rs2, 0;
	ld.local.u32 	%r18, [%rd13];
	ld.global.u64 	%rd76, [%rd12];
	cvta.to.global.u64 	%rd77, %rd76;
	add.s64 	%rd15, %rd77, 4;
	@%p16 bra 	BB0_24;
	bra.uni 	BB0_23;

BB0_24:
	st.global.u32 	[%rd15], %r18;
	bra.uni 	BB0_25;

BB0_13:
	mov.u16 	%rs103, %rs110;
	mov.u16 	%rs110, %rs88;
	bra.uni 	BB0_49;

BB0_17:
	mov.u32 	%r143, 1;
	setp.gt.u16	%p14, %rs2, 10;
	@%p14 bra 	BB0_26;

	setp.eq.s16	%p15, %rs2, 10;
	ld.local.u16 	%rs3, [%rd13];
	ld.global.u64 	%rd74, [%rd12];
	cvta.to.global.u64 	%rd75, %rd74;
	add.s64 	%rd14, %rd75, 12;
	@%p15 bra 	BB0_20;
	bra.uni 	BB0_19;

BB0_20:
	st.global.u16 	[%rd14+2], %rs3;
	bra.uni 	BB0_21;

BB0_23:
	st.global.u32 	[%rd15+4], %r18;

BB0_25:
	cvt.u32.u16	%r67, %rs110;
	add.s32 	%r68, %r67, 4;
	cvt.u16.u32	%rs110, %r68;
	mov.u32 	%r143, 1;
	bra.uni 	BB0_26;

BB0_19:
	st.global.u16 	[%rd14], %rs3;

BB0_21:
	cvt.u32.u16	%r64, %rs110;
	add.s32 	%r65, %r64, 2;
	cvt.u16.u32	%rs110, %r65;

BB0_26:
	mul.wide.u32 	%rd78, %r143, 2;
	add.s64 	%rd79, %rd5, %rd78;
	ld.global.u16 	%rs7, [%rd79];
	setp.lt.u16	%p17, %rs7, 5;
	cvt.u64.u16	%rd80, %rs110;
	add.s64 	%rd16, %rd6, %rd80;
	@%p17 bra 	BB0_32;
	bra.uni 	BB0_27;

BB0_32:
	setp.eq.s16	%p20, %rs7, 0;
	ld.local.u32 	%r20, [%rd16];
	ld.global.u64 	%rd83, [%rd12];
	cvta.to.global.u64 	%rd84, %rd83;
	add.s64 	%rd18, %rd84, 4;
	@%p20 bra 	BB0_34;
	bra.uni 	BB0_33;

BB0_34:
	st.global.u32 	[%rd18], %r20;
	bra.uni 	BB0_35;

BB0_27:
	setp.gt.u16	%p18, %rs7, 10;
	@%p18 bra 	BB0_36;

	setp.eq.s16	%p19, %rs7, 10;
	ld.local.u16 	%rs8, [%rd16];
	ld.global.u64 	%rd81, [%rd12];
	cvta.to.global.u64 	%rd82, %rd81;
	add.s64 	%rd17, %rd82, 12;
	@%p19 bra 	BB0_30;
	bra.uni 	BB0_29;

BB0_30:
	st.global.u16 	[%rd17+2], %rs8;
	bra.uni 	BB0_31;

BB0_33:
	st.global.u32 	[%rd18+4], %r20;

BB0_35:
	cvt.u32.u16	%r71, %rs110;
	add.s32 	%r72, %r71, 4;
	cvt.u16.u32	%rs110, %r72;
	bra.uni 	BB0_36;

BB0_29:
	st.global.u16 	[%rd17], %rs8;

BB0_31:
	cvt.u32.u16	%r69, %rs110;
	add.s32 	%r70, %r69, 2;
	cvt.u16.u32	%rs110, %r70;

BB0_36:
	add.s32 	%r143, %r143, 1;

BB0_37:
	mul.wide.s32 	%rd85, %r143, 2;
	add.s64 	%rd86, %rd5, %rd85;
	ld.global.u16 	%rs13, [%rd86];
	setp.lt.u16	%p21, %rs13, 5;
	cvt.u64.u16	%rd87, %rs110;
	add.s64 	%rd19, %rd6, %rd87;
	@%p21 bra 	BB0_44;
	bra.uni 	BB0_38;

BB0_44:
	setp.eq.s16	%p24, %rs13, 0;
	ld.local.u32 	%r23, [%rd19];
	ld.global.u64 	%rd90, [%rd12];
	cvta.to.global.u64 	%rd91, %rd90;
	add.s64 	%rd21, %rd91, 4;
	@%p24 bra 	BB0_46;
	bra.uni 	BB0_45;

BB0_46:
	st.global.u32 	[%rd21], %r23;
	bra.uni 	BB0_47;

BB0_38:
	setp.gt.u16	%p22, %rs13, 10;
	@%p22 bra 	BB0_39;

	setp.eq.s16	%p23, %rs13, 10;
	ld.local.u16 	%rs14, [%rd19];
	ld.global.u64 	%rd88, [%rd12];
	cvta.to.global.u64 	%rd89, %rd88;
	add.s64 	%rd20, %rd89, 12;
	@%p23 bra 	BB0_42;
	bra.uni 	BB0_41;

BB0_42:
	st.global.u16 	[%rd20+2], %rs14;
	bra.uni 	BB0_43;

BB0_45:
	st.global.u32 	[%rd21+4], %r23;

BB0_47:
	cvt.u32.u16	%r75, %rs110;
	add.s32 	%r76, %r75, 4;
	cvt.u16.u32	%rs103, %r76;
	bra.uni 	BB0_48;

BB0_39:
	mov.u16 	%rs103, %rs110;
	bra.uni 	BB0_48;

BB0_41:
	st.global.u16 	[%rd20], %rs14;

BB0_43:
	cvt.u32.u16	%r73, %rs110;
	add.s32 	%r74, %r73, 2;
	cvt.u16.u32	%rs103, %r74;

BB0_48:
	add.s32 	%r143, %r143, 1;
	mov.u16 	%rs110, %rs103;

BB0_49:
	setp.lt.u32	%p25, %r6, 4;
	@%p25 bra 	BB0_92;

	mul.wide.s32 	%rd92, %r143, 2;
	add.s64 	%rd212, %rd5, %rd92;
	mov.u16 	%rs110, %rs103;

BB0_51:
	ld.global.u16 	%rs21, [%rd212];
	setp.lt.u16	%p26, %rs21, 5;
	cvt.u64.u16	%rd93, %rs110;
	add.s64 	%rd24, %rd6, %rd93;
	@%p26 bra 	BB0_57;
	bra.uni 	BB0_52;

BB0_57:
	setp.eq.s16	%p29, %rs21, 0;
	ld.local.u32 	%r27, [%rd24];
	ld.global.u64 	%rd96, [%rd12];
	cvta.to.global.u64 	%rd97, %rd96;
	add.s64 	%rd26, %rd97, 4;
	@%p29 bra 	BB0_59;
	bra.uni 	BB0_58;

BB0_59:
	st.global.u32 	[%rd26], %r27;
	bra.uni 	BB0_60;

BB0_52:
	setp.gt.u16	%p27, %rs21, 10;
	@%p27 bra 	BB0_61;

	setp.eq.s16	%p28, %rs21, 10;
	ld.local.u16 	%rs22, [%rd24];
	ld.global.u64 	%rd94, [%rd12];
	cvta.to.global.u64 	%rd95, %rd94;
	add.s64 	%rd25, %rd95, 12;
	@%p28 bra 	BB0_55;
	bra.uni 	BB0_54;

BB0_55:
	st.global.u16 	[%rd25+2], %rs22;
	bra.uni 	BB0_56;

BB0_58:
	st.global.u32 	[%rd26+4], %r27;

BB0_60:
	cvt.u32.u16	%r79, %rs110;
	add.s32 	%r80, %r79, 4;
	cvt.u16.u32	%rs110, %r80;
	bra.uni 	BB0_61;

BB0_54:
	st.global.u16 	[%rd25], %rs22;

BB0_56:
	cvt.u32.u16	%r77, %rs110;
	add.s32 	%r78, %r77, 2;
	cvt.u16.u32	%rs110, %r78;

BB0_61:
	ld.global.u16 	%rs26, [%rd212+2];
	setp.lt.u16	%p30, %rs26, 5;
	cvt.u64.u16	%rd98, %rs110;
	add.s64 	%rd27, %rd6, %rd98;
	@%p30 bra 	BB0_67;
	bra.uni 	BB0_62;

BB0_67:
	setp.eq.s16	%p33, %rs26, 0;
	ld.local.u32 	%r28, [%rd27];
	ld.global.u64 	%rd101, [%rd12];
	cvta.to.global.u64 	%rd102, %rd101;
	add.s64 	%rd29, %rd102, 4;
	@%p33 bra 	BB0_69;
	bra.uni 	BB0_68;

BB0_69:
	st.global.u32 	[%rd29], %r28;
	bra.uni 	BB0_70;

BB0_62:
	setp.gt.u16	%p31, %rs26, 10;
	@%p31 bra 	BB0_71;

	setp.eq.s16	%p32, %rs26, 10;
	ld.local.u16 	%rs27, [%rd27];
	ld.global.u64 	%rd99, [%rd12];
	cvta.to.global.u64 	%rd100, %rd99;
	add.s64 	%rd28, %rd100, 12;
	@%p32 bra 	BB0_65;
	bra.uni 	BB0_64;

BB0_65:
	st.global.u16 	[%rd28+2], %rs27;
	bra.uni 	BB0_66;

BB0_68:
	st.global.u32 	[%rd29+4], %r28;

BB0_70:
	cvt.u32.u16	%r83, %rs110;
	add.s32 	%r84, %r83, 4;
	cvt.u16.u32	%rs110, %r84;
	bra.uni 	BB0_71;

BB0_64:
	st.global.u16 	[%rd28], %rs27;

BB0_66:
	cvt.u32.u16	%r81, %rs110;
	add.s32 	%r82, %r81, 2;
	cvt.u16.u32	%rs110, %r82;

BB0_71:
	ld.global.u16 	%rs31, [%rd212+4];
	setp.lt.u16	%p34, %rs31, 5;
	cvt.u64.u16	%rd103, %rs110;
	add.s64 	%rd30, %rd6, %rd103;
	@%p34 bra 	BB0_77;
	bra.uni 	BB0_72;

BB0_77:
	setp.eq.s16	%p37, %rs31, 0;
	ld.local.u32 	%r29, [%rd30];
	ld.global.u64 	%rd106, [%rd12];
	cvta.to.global.u64 	%rd107, %rd106;
	add.s64 	%rd32, %rd107, 4;
	@%p37 bra 	BB0_79;
	bra.uni 	BB0_78;

BB0_79:
	st.global.u32 	[%rd32], %r29;
	bra.uni 	BB0_80;

BB0_72:
	setp.gt.u16	%p35, %rs31, 10;
	@%p35 bra 	BB0_81;

	setp.eq.s16	%p36, %rs31, 10;
	ld.local.u16 	%rs32, [%rd30];
	ld.global.u64 	%rd104, [%rd12];
	cvta.to.global.u64 	%rd105, %rd104;
	add.s64 	%rd31, %rd105, 12;
	@%p36 bra 	BB0_75;
	bra.uni 	BB0_74;

BB0_75:
	st.global.u16 	[%rd31+2], %rs32;
	bra.uni 	BB0_76;

BB0_78:
	st.global.u32 	[%rd32+4], %r29;

BB0_80:
	cvt.u32.u16	%r87, %rs110;
	add.s32 	%r88, %r87, 4;
	cvt.u16.u32	%rs110, %r88;
	bra.uni 	BB0_81;

BB0_74:
	st.global.u16 	[%rd31], %rs32;

BB0_76:
	cvt.u32.u16	%r85, %rs110;
	add.s32 	%r86, %r85, 2;
	cvt.u16.u32	%rs110, %r86;

BB0_81:
	ld.global.u16 	%rs36, [%rd212+6];
	setp.lt.u16	%p38, %rs36, 5;
	cvt.u64.u16	%rd108, %rs110;
	add.s64 	%rd33, %rd6, %rd108;
	@%p38 bra 	BB0_87;
	bra.uni 	BB0_82;

BB0_87:
	setp.eq.s16	%p41, %rs36, 0;
	ld.local.u32 	%r30, [%rd33];
	ld.global.u64 	%rd111, [%rd12];
	cvta.to.global.u64 	%rd112, %rd111;
	add.s64 	%rd35, %rd112, 4;
	@%p41 bra 	BB0_89;
	bra.uni 	BB0_88;

BB0_89:
	st.global.u32 	[%rd35], %r30;
	bra.uni 	BB0_90;

BB0_82:
	setp.gt.u16	%p39, %rs36, 10;
	@%p39 bra 	BB0_91;

	setp.eq.s16	%p40, %rs36, 10;
	ld.local.u16 	%rs37, [%rd33];
	ld.global.u64 	%rd109, [%rd12];
	cvta.to.global.u64 	%rd110, %rd109;
	add.s64 	%rd34, %rd110, 12;
	@%p40 bra 	BB0_85;
	bra.uni 	BB0_84;

BB0_85:
	st.global.u16 	[%rd34+2], %rs37;
	bra.uni 	BB0_86;

BB0_88:
	st.global.u32 	[%rd35+4], %r30;

BB0_90:
	cvt.u32.u16	%r91, %rs110;
	add.s32 	%r92, %r91, 4;
	cvt.u16.u32	%rs110, %r92;
	bra.uni 	BB0_91;

BB0_84:
	st.global.u16 	[%rd34], %rs37;

BB0_86:
	cvt.u32.u16	%r89, %rs110;
	add.s32 	%r90, %r89, 2;
	cvt.u16.u32	%rs110, %r90;

BB0_91:
	add.s32 	%r143, %r143, 4;
	setp.lt.s32	%p42, %r143, %r5;
	add.s64 	%rd212, %rd212, 8;
	@%p42 bra 	BB0_51;

BB0_92:
	add.s32 	%r138, %r138, %r2;
	setp.lt.s32	%p43, %r138, %r48;
	@%p43 bra 	BB0_2;

BB0_93:
	cvta.to.global.u64 	%rd37, %rd52;
	cvta.to.global.u64 	%rd38, %rd51;
	setp.ge.s32	%p44, %r148, %r48;
	@%p44 bra 	BB0_96;

	mov.u32 	%r147, %r148;

BB0_95:
	cvt.s64.s32	%rd113, %r147;
	mul.wide.s32 	%rd114, %r147, 8;
	add.s64 	%rd115, %rd4, %rd114;
	ld.global.u64 	%rd116, [%rd115];
	cvta.to.global.u64 	%rd117, %rd116;
	ld.global.u32 	%r93, [%rd117+8];
	shr.u32 	%r94, %r93, 8;
	mul.wide.u32 	%rd118, %r94, 2;
	add.s64 	%rd119, %rd37, %rd118;
	ld.global.u16 	%rs89, [%rd119];
	add.s64 	%rd120, %rd38, %rd113;
	st.global.u8 	[%rd120], %rs89;
	add.s32 	%r147, %r147, %r2;
	setp.lt.s32	%p45, %r147, %r48;
	@%p45 bra 	BB0_95;

BB0_96:
	setp.ne.s16	%p47, %rs77, 0;
	and.pred  	%p48, %p47, %p1;
	@!%p48 bra 	BB0_138;
	bra.uni 	BB0_97;

BB0_97:
	cvt.u32.u16	%r35, %rs79;
	cvt.u32.u16	%r36, %rs77;
	mov.u32 	%r95, 1;
	max.u32 	%r37, %r36, %r95;
	and.b32  	%r38, %r37, 3;
	mov.u16 	%rs90, 0;
	mov.u16 	%rs123, %rs90;

BB0_98:
	mul.lo.s32 	%r99, %r148, %r35;
	cvt.s64.s32	%rd39, %r99;
	mul.wide.s32 	%rd121, %r148, 8;
	add.s64 	%rd40, %rd4, %rd121;
	mov.u32 	%r149, 0;
	setp.eq.s32	%p49, %r38, 0;
	@%p49 bra 	BB0_99;

	setp.eq.s32	%p50, %r38, 1;
	@%p50 bra 	BB0_112;

	setp.eq.s32	%p51, %r38, 2;
	@%p51 bra 	BB0_107;

	ld.global.u16 	%rs43, [%rd2];
	setp.lt.u16	%p52, %rs43, 5;
	cvt.u64.u16	%rd122, %rs123;
	add.s64 	%rd123, %rd122, %rd39;
	add.s64 	%rd41, %rd1, %rd123;
	@%p52 bra 	BB0_105;
	bra.uni 	BB0_103;

BB0_105:
	setp.eq.s16	%p55, %rs123, 0;
	ld.global.u64 	%rd129, [%rd40];
	cvta.to.global.u64 	%rd130, %rd129;
	add.s64 	%rd131, %rd130, 4;
	add.s64 	%rd132, %rd130, 8;
	selp.b64	%rd133, %rd131, %rd132, %p55;
	ld.global.u32 	%r105, [%rd133];
	st.global.u32 	[%rd41], %r105;
	cvt.u32.u16	%r106, %rs123;
	add.s32 	%r107, %r106, 4;
	cvt.u16.u32	%rs123, %r107;
	bra.uni 	BB0_106;

BB0_99:
	mov.u16 	%rs116, %rs123;
	mov.u16 	%rs123, %rs90;
	bra.uni 	BB0_118;

BB0_103:
	setp.gt.u16	%p53, %rs43, 10;
	@%p53 bra 	BB0_106;

	setp.eq.s16	%p54, %rs123, 8;
	ld.global.u64 	%rd124, [%rd40];
	cvta.to.global.u64 	%rd125, %rd124;
	add.s64 	%rd126, %rd125, 12;
	add.s64 	%rd127, %rd125, 14;
	selp.b64	%rd128, %rd126, %rd127, %p54;
	ld.global.u16 	%rs92, [%rd128];
	st.global.u16 	[%rd41], %rs92;
	cvt.u32.u16	%r102, %rs123;
	add.s32 	%r103, %r102, 2;
	cvt.u16.u32	%rs123, %r103;

BB0_106:
	mov.u32 	%r149, %r95;

BB0_107:
	mul.wide.u32 	%rd134, %r149, 2;
	add.s64 	%rd135, %rd2, %rd134;
	ld.global.u16 	%rs47, [%rd135];
	setp.lt.u16	%p56, %rs47, 5;
	cvt.u64.u16	%rd136, %rs123;
	add.s64 	%rd137, %rd136, %rd39;
	add.s64 	%rd42, %rd1, %rd137;
	@%p56 bra 	BB0_110;
	bra.uni 	BB0_108;

BB0_110:
	setp.eq.s16	%p59, %rs123, 0;
	ld.global.u64 	%rd143, [%rd40];
	cvta.to.global.u64 	%rd144, %rd143;
	add.s64 	%rd145, %rd144, 4;
	add.s64 	%rd146, %rd144, 8;
	selp.b64	%rd147, %rd145, %rd146, %p59;
	ld.global.u32 	%r110, [%rd147];
	st.global.u32 	[%rd42], %r110;
	cvt.u32.u16	%r111, %rs123;
	add.s32 	%r112, %r111, 4;
	cvt.u16.u32	%rs123, %r112;
	bra.uni 	BB0_111;

BB0_108:
	setp.gt.u16	%p57, %rs47, 10;
	@%p57 bra 	BB0_111;

	setp.eq.s16	%p58, %rs123, 8;
	ld.global.u64 	%rd138, [%rd40];
	cvta.to.global.u64 	%rd139, %rd138;
	add.s64 	%rd140, %rd139, 12;
	add.s64 	%rd141, %rd139, 14;
	selp.b64	%rd142, %rd140, %rd141, %p58;
	ld.global.u16 	%rs93, [%rd142];
	st.global.u16 	[%rd42], %rs93;
	cvt.u32.u16	%r108, %rs123;
	add.s32 	%r109, %r108, 2;
	cvt.u16.u32	%rs123, %r109;

BB0_111:
	add.s32 	%r149, %r149, 1;

BB0_112:
	mul.wide.s32 	%rd148, %r149, 2;
	add.s64 	%rd149, %rd2, %rd148;
	ld.global.u16 	%rs52, [%rd149];
	setp.lt.u16	%p60, %rs52, 5;
	cvt.u64.u16	%rd150, %rs123;
	add.s64 	%rd151, %rd150, %rd39;
	add.s64 	%rd43, %rd1, %rd151;
	@%p60 bra 	BB0_116;
	bra.uni 	BB0_113;

BB0_116:
	setp.eq.s16	%p63, %rs123, 0;
	ld.global.u64 	%rd157, [%rd40];
	cvta.to.global.u64 	%rd158, %rd157;
	add.s64 	%rd159, %rd158, 4;
	add.s64 	%rd160, %rd158, 8;
	selp.b64	%rd161, %rd159, %rd160, %p63;
	ld.global.u32 	%r115, [%rd161];
	st.global.u32 	[%rd43], %r115;
	cvt.u32.u16	%r116, %rs123;
	add.s32 	%r117, %r116, 4;
	cvt.u16.u32	%rs116, %r117;
	bra.uni 	BB0_117;

BB0_113:
	setp.gt.u16	%p61, %rs52, 10;
	@%p61 bra 	BB0_114;

	setp.eq.s16	%p62, %rs123, 8;
	ld.global.u64 	%rd152, [%rd40];
	cvta.to.global.u64 	%rd153, %rd152;
	add.s64 	%rd154, %rd153, 12;
	add.s64 	%rd155, %rd153, 14;
	selp.b64	%rd156, %rd154, %rd155, %p62;
	ld.global.u16 	%rs94, [%rd156];
	st.global.u16 	[%rd43], %rs94;
	cvt.u32.u16	%r113, %rs123;
	add.s32 	%r114, %r113, 2;
	cvt.u16.u32	%rs116, %r114;
	bra.uni 	BB0_117;

BB0_114:
	mov.u16 	%rs116, %rs123;

BB0_117:
	add.s32 	%r149, %r149, 1;
	mov.u16 	%rs123, %rs116;

BB0_118:
	setp.lt.u32	%p64, %r37, 4;
	@%p64 bra 	BB0_137;

	mul.wide.s32 	%rd162, %r149, 2;
	add.s64 	%rd213, %rd2, %rd162;
	mov.u16 	%rs123, %rs116;

BB0_120:
	ld.global.u16 	%rs59, [%rd213];
	setp.lt.u16	%p65, %rs59, 5;
	cvt.u64.u16	%rd163, %rs123;
	add.s64 	%rd164, %rd163, %rd39;
	add.s64 	%rd46, %rd1, %rd164;
	@%p65 bra 	BB0_123;
	bra.uni 	BB0_121;

BB0_123:
	setp.eq.s16	%p68, %rs123, 0;
	ld.global.u64 	%rd170, [%rd40];
	cvta.to.global.u64 	%rd171, %rd170;
	add.s64 	%rd172, %rd171, 4;
	add.s64 	%rd173, %rd171, 8;
	selp.b64	%rd174, %rd172, %rd173, %p68;
	ld.global.u32 	%r120, [%rd174];
	st.global.u32 	[%rd46], %r120;
	cvt.u32.u16	%r121, %rs123;
	add.s32 	%r122, %r121, 4;
	cvt.u16.u32	%rs123, %r122;
	bra.uni 	BB0_124;

BB0_121:
	setp.gt.u16	%p66, %rs59, 10;
	@%p66 bra 	BB0_124;

	setp.eq.s16	%p67, %rs123, 8;
	ld.global.u64 	%rd165, [%rd40];
	cvta.to.global.u64 	%rd166, %rd165;
	add.s64 	%rd167, %rd166, 12;
	add.s64 	%rd168, %rd166, 14;
	selp.b64	%rd169, %rd167, %rd168, %p67;
	ld.global.u16 	%rs95, [%rd169];
	st.global.u16 	[%rd46], %rs95;
	cvt.u32.u16	%r118, %rs123;
	add.s32 	%r119, %r118, 2;
	cvt.u16.u32	%rs123, %r119;

BB0_124:
	ld.global.u16 	%rs63, [%rd213+2];
	setp.lt.u16	%p69, %rs63, 5;
	cvt.u64.u16	%rd175, %rs123;
	add.s64 	%rd176, %rd175, %rd39;
	add.s64 	%rd47, %rd1, %rd176;
	@%p69 bra 	BB0_127;
	bra.uni 	BB0_125;

BB0_127:
	setp.eq.s16	%p72, %rs123, 0;
	ld.global.u64 	%rd182, [%rd40];
	cvta.to.global.u64 	%rd183, %rd182;
	add.s64 	%rd184, %rd183, 4;
	add.s64 	%rd185, %rd183, 8;
	selp.b64	%rd186, %rd184, %rd185, %p72;
	ld.global.u32 	%r125, [%rd186];
	st.global.u32 	[%rd47], %r125;
	cvt.u32.u16	%r126, %rs123;
	add.s32 	%r127, %r126, 4;
	cvt.u16.u32	%rs123, %r127;
	bra.uni 	BB0_128;

BB0_125:
	setp.gt.u16	%p70, %rs63, 10;
	@%p70 bra 	BB0_128;

	setp.eq.s16	%p71, %rs123, 8;
	ld.global.u64 	%rd177, [%rd40];
	cvta.to.global.u64 	%rd178, %rd177;
	add.s64 	%rd179, %rd178, 12;
	add.s64 	%rd180, %rd178, 14;
	selp.b64	%rd181, %rd179, %rd180, %p71;
	ld.global.u16 	%rs96, [%rd181];
	st.global.u16 	[%rd47], %rs96;
	cvt.u32.u16	%r123, %rs123;
	add.s32 	%r124, %r123, 2;
	cvt.u16.u32	%rs123, %r124;

BB0_128:
	ld.global.u16 	%rs67, [%rd213+4];
	setp.lt.u16	%p73, %rs67, 5;
	cvt.u64.u16	%rd187, %rs123;
	add.s64 	%rd188, %rd187, %rd39;
	add.s64 	%rd48, %rd1, %rd188;
	@%p73 bra 	BB0_131;
	bra.uni 	BB0_129;

BB0_131:
	setp.eq.s16	%p76, %rs123, 0;
	ld.global.u64 	%rd194, [%rd40];
	cvta.to.global.u64 	%rd195, %rd194;
	add.s64 	%rd196, %rd195, 4;
	add.s64 	%rd197, %rd195, 8;
	selp.b64	%rd198, %rd196, %rd197, %p76;
	ld.global.u32 	%r130, [%rd198];
	st.global.u32 	[%rd48], %r130;
	cvt.u32.u16	%r131, %rs123;
	add.s32 	%r132, %r131, 4;
	cvt.u16.u32	%rs123, %r132;
	bra.uni 	BB0_132;

BB0_129:
	setp.gt.u16	%p74, %rs67, 10;
	@%p74 bra 	BB0_132;

	setp.eq.s16	%p75, %rs123, 8;
	ld.global.u64 	%rd189, [%rd40];
	cvta.to.global.u64 	%rd190, %rd189;
	add.s64 	%rd191, %rd190, 12;
	add.s64 	%rd192, %rd190, 14;
	selp.b64	%rd193, %rd191, %rd192, %p75;
	ld.global.u16 	%rs97, [%rd193];
	st.global.u16 	[%rd48], %rs97;
	cvt.u32.u16	%r128, %rs123;
	add.s32 	%r129, %r128, 2;
	cvt.u16.u32	%rs123, %r129;

BB0_132:
	ld.global.u16 	%rs71, [%rd213+6];
	setp.lt.u16	%p77, %rs71, 5;
	cvt.u64.u16	%rd199, %rs123;
	add.s64 	%rd200, %rd199, %rd39;
	add.s64 	%rd49, %rd1, %rd200;
	@%p77 bra 	BB0_135;
	bra.uni 	BB0_133;

BB0_135:
	setp.eq.s16	%p80, %rs123, 0;
	ld.global.u64 	%rd206, [%rd40];
	cvta.to.global.u64 	%rd207, %rd206;
	add.s64 	%rd208, %rd207, 4;
	add.s64 	%rd209, %rd207, 8;
	selp.b64	%rd210, %rd208, %rd209, %p80;
	ld.global.u32 	%r135, [%rd210];
	st.global.u32 	[%rd49], %r135;
	cvt.u32.u16	%r136, %rs123;
	add.s32 	%r137, %r136, 4;
	cvt.u16.u32	%rs123, %r137;
	bra.uni 	BB0_136;

BB0_133:
	setp.gt.u16	%p78, %rs71, 10;
	@%p78 bra 	BB0_136;

	setp.eq.s16	%p79, %rs123, 8;
	ld.global.u64 	%rd201, [%rd40];
	cvta.to.global.u64 	%rd202, %rd201;
	add.s64 	%rd203, %rd202, 12;
	add.s64 	%rd204, %rd202, 14;
	selp.b64	%rd205, %rd203, %rd204, %p79;
	ld.global.u16 	%rs98, [%rd205];
	st.global.u16 	[%rd49], %rs98;
	cvt.u32.u16	%r133, %rs123;
	add.s32 	%r134, %r133, 2;
	cvt.u16.u32	%rs123, %r134;

BB0_136:
	add.s32 	%r149, %r149, 4;
	setp.lt.s32	%p81, %r149, %r36;
	add.s64 	%rd213, %rd213, 8;
	@%p81 bra 	BB0_120;

BB0_137:
	add.s32 	%r148, %r148, %r2;
	setp.lt.s32	%p82, %r148, %r48;
	@%p82 bra 	BB0_98;

BB0_138:
	ret;
}


