<stg><name>get_facecube_fromstr</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="2" to="3">
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="3" to="2">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([54 x i8]* %cubeString, [1 x i8]* @p_str58, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str58, i32 -1, [1 x i8]* @p_str58, [1 x i8]* @p_str58, [1 x i8]* @p_str58, [1 x i8]* @p_str58, [1 x i8]* @p_str58)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 0, %0 ], [ %i_16, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond = icmp eq i6 %i, -10

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 54, i64 54, i64 54)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_16 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %9, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp = zext i6 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %cubeString_addr = getelementptr [54 x i8]* %cubeString, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="cubeString_addr"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="6">
<![CDATA[
:2  %cubeString_load = load i8* %cubeString_addr, align 1

]]></Node>
<StgValue><ssdm name="cubeString_load"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="6">
<![CDATA[
:2  %cubeString_load = load i8* %cubeString_addr, align 1

]]></Node>
<StgValue><ssdm name="cubeString_load"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0">
<![CDATA[
:3  switch i8 %cubeString_load, label %._crit_edge [
    i8 85, label %3
    i8 82, label %4
    i8 70, label %5
    i8 68, label %6
    i8 76, label %7
    i8 66, label %8
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="cubeString_load" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %res_f_0_addr_5 = getelementptr [54 x i3]* @res_f_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="res_f_0_addr_5"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="cubeString_load" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:1  store i3 -3, i3* %res_f_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="cubeString_load" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="cubeString_load" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %res_f_0_addr_4 = getelementptr [54 x i3]* @res_f_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="res_f_0_addr_4"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="cubeString_load" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:1  store i3 -4, i3* %res_f_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="cubeString_load" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="cubeString_load" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %res_f_0_addr_3 = getelementptr [54 x i3]* @res_f_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="res_f_0_addr_3"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="cubeString_load" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:1  store i3 3, i3* %res_f_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="cubeString_load" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="cubeString_load" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %res_f_0_addr_2 = getelementptr [54 x i3]* @res_f_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="res_f_0_addr_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="cubeString_load" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:1  store i3 2, i3* %res_f_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="cubeString_load" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="cubeString_load" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %res_f_0_addr_1 = getelementptr [54 x i3]* @res_f_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="res_f_0_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="cubeString_load" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:1  store i3 1, i3* %res_f_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="cubeString_load" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="cubeString_load" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %res_f_0_addr = getelementptr [54 x i3]* @res_f_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="res_f_0_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="cubeString_load" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:1  store i3 0, i3* %res_f_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="cubeString_load" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
