5 18 1fd81 5 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (instance4.vcd) 2 -o (instance4.cdd) 2 -v (instance4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 instance4.v 1 23 1 
1 a 1 3 70007 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 3 7000a 1 0 0 0 1 17 0 1 0 1 0 0
3 0 foobar "main.foo" 0 instance4.v 26 35 1 
2 1 31 31 31 f000f 2 1 100c 0 0 1 1 c
2 2 31 31 31 b000b 3 1 100c 0 0 1 1 b
2 3 31 31 31 b000f 3 9 11cc 1 2 1 18 0 1 1 1 1 0
2 4 31 31 31 70007 0 1 1410 0 0 1 1 a
2 5 31 31 31 7000f 3 35 e 3 4
1 b 3 28 7 1 0 0 0 1 17 1 1 0 1 1 0
1 c 4 28 a 1 0 0 0 1 17 1 1 0 1 0 0
1 a 5 29 60007 1 0 0 0 1 17 1 1 0 1 0 0
4 5 f 5 5 5
3 0 fooman "main.foo.foo" 0 instance4.v 38 46 1 
2 6 44 44 44 f000f 2 1 100c 0 0 1 1 c
2 7 44 44 44 b000b 3 1 100c 0 0 1 1 b
2 8 44 44 44 b000f 3 8 1184 6 7 1 18 0 1 1 1 0 0
2 9 44 44 44 70007 0 1 1410 0 0 1 1 a
2 10 44 44 44 7000f 2 35 6 8 9
1 b 6 40 8 1 0 0 0 1 17 1 1 0 1 1 0
1 c 7 41 8 1 0 0 0 1 17 1 1 0 1 0 0
1 a 8 43 60007 1 0 0 0 1 17 1 1 0 0 0 0
4 10 f 10 10 10
3 1 main.u$0 "main.u$0" 0 instance4.v 7 21 1 
