
---------- Begin Simulation Statistics ----------
final_tick                                 5061217000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179055                       # Simulator instruction rate (inst/s)
host_mem_usage                                 865952                       # Number of bytes of host memory used
host_op_rate                                   203724                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    55.85                       # Real time elapsed on the host
host_tick_rate                               90623386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000007                       # Number of instructions simulated
sim_ops                                      11377760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005061                       # Number of seconds simulated
sim_ticks                                  5061217000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.824830                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1032042                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1033853                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33673                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1502801                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 89                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             394                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              305                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1871435                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  156696                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           92                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2992563                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3001531                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             33234                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1493731                       # Number of branches committed
system.cpu.commit.bw_lim_events                911399                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1901907                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10030363                       # Number of instructions committed
system.cpu.commit.committedOps               11408116                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9755692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.169381                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.478253                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7124727     73.03%     73.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       819553      8.40%     81.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       250266      2.57%     84.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       218294      2.24%     86.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       203407      2.09%     88.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        98832      1.01%     89.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        70329      0.72%     90.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        58885      0.60%     90.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       911399      9.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9755692                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109864                       # Number of function calls committed.
system.cpu.commit.int_insts                  10459677                       # Number of committed integer instructions.
system.cpu.commit.loads                       2765064                       # Number of loads committed
system.cpu.commit.membars                          71                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6770582     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          207714      1.82%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20205      0.18%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          37098      0.33%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            10      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           17      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           3316      0.03%     61.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         20209      0.18%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2765064     24.24%     86.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1583821     13.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11408116                       # Class of committed instruction
system.cpu.commit.refs                        4348885                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     81296                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000007                       # Number of Instructions Simulated
system.cpu.committedOps                      11377760                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.012243                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.012243                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               6436099                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   458                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1002657                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13702109                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1293998                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2011506                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36103                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1539                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                232850                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1871435                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1183122                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8162801                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 13617                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12311955                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   73084                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.184880                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1811090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1188827                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.216304                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10010556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.402184                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.704452                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7305641     72.98%     72.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   241118      2.41%     75.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   484020      4.84%     80.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   272191      2.72%     82.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   208688      2.08%     85.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   173071      1.73%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    95650      0.96%     87.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   104513      1.04%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1125664     11.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10010556                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          111879                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35425                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1634693                       # Number of branches executed
system.cpu.iew.exec_nop                         38483                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.256386                       # Inst execution rate
system.cpu.iew.exec_refs                      4943909                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1735427                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  607030                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3248214                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                198                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               997                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1830889                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13349334                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3208482                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55885                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12717683                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4606                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                844337                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36103                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                849261                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         61634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            32645                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       162794                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       483142                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       247065                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            169                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16763                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18662                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12944667                       # num instructions consuming a value
system.cpu.iew.wb_count                      12445642                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.602864                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7803871                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.229511                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12486602                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16561937                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9620163                       # number of integer regfile writes
system.cpu.ipc                               0.987905                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.987905                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7446447     58.30%     58.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               243644      1.91%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               25795      0.20%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               44815      0.35%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              17      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4347      0.03%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              32186      0.25%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3231888     25.30%     86.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1744321     13.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12773572                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      218753                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017125                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   52681     24.08%     24.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     73      0.03%     24.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     24.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     24.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     24.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     24.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     24.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     24.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.01%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   96      0.04%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     24.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 122343     55.93%     80.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 43519     19.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12884263                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35577216                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12339748                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15072428                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13310653                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12773572                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 198                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1933051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             16811                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             36                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1593592                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10010556                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.276010                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.171197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6583170     65.76%     65.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              611877      6.11%     71.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              616202      6.16%     78.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              566774      5.66%     83.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              441246      4.41%     88.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              395219      3.95%     92.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              316654      3.16%     95.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              247346      2.47%     97.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              232068      2.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10010556                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.261907                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 108056                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             216044                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       105894                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            171638                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             44165                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            96764                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3248214                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1830889                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9379613                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60935                       # number of misc regfile writes
system.cpu.numCycles                         10122435                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1396511                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11629682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 128179                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1430478                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 948229                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8335                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22016314                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13550234                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13878019                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2097056                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1392166                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36103                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2510377                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2248282                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17774678                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2540031                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              47356                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1208573                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            197                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           106740                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     22118488                       # The number of ROB reads
system.cpu.rob.rob_writes                    26875130                       # The number of ROB writes
system.cpu.timesIdled                           12649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    81145                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   84217                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        168317                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       147709                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          160                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       296570                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            160                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15787                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        62698                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5036                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27409                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27409                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15787                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         57371                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       211497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6777216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6777216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100567                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100567    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100567                       # Request fanout histogram
system.membus.reqLayer0.occupancy           434145750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          229949250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5061217000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             53440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       175664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        29102                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10837                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38050                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38050                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         29230                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24210                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        57371                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        57371                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        87562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       357869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                445431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3733248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11214464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14947712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           67894                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4012672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           216755                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000743                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027244                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 216594     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    161      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             216755                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          290353000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122078494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          43847994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5061217000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                28389                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19905                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48294                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               28389                       # number of overall hits
system.l2.overall_hits::.cpu.data               19905                       # number of overall hits
system.l2.overall_hits::total                   48294                       # number of overall hits
system.l2.demand_misses::.cpu.inst                841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42355                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43196                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               841                       # number of overall misses
system.l2.overall_misses::.cpu.data             42355                       # number of overall misses
system.l2.overall_misses::total                 43196                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3890578000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3960013000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69435000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3890578000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3960013000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            29230                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                91490                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           29230                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               91490                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.028772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.680292                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.472139                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.028772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.680292                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.472139                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82562.425684                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91856.404203                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91675.456061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82562.425684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91856.404203                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91675.456061                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               62698                       # number of writebacks
system.l2.writebacks::total                     62698                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43196                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43196                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61025000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3467028000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3528053000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61025000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3467028000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3528053000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.028772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.680292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.472139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.028772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.680292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.472139                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72562.425684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81856.404203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81675.456061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72562.425684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81856.404203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81675.456061                       # average overall mshr miss latency
system.l2.replacements                          67894                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       112966                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           112966                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       112966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       112966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        29101                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            29101                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        29101                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        29101                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10641                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27409                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2603379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2603379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.720342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.720342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94982.651684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94982.651684                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2329289500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2329289500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.720342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84982.651684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84982.651684                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          28389                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28389                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69435000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69435000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        29230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          29230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.028772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.028772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82562.425684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82562.425684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61025000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61025000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.028772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.028772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72562.425684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72562.425684                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9264                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9264                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1287198500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1287198500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.617348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.617348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86123.277131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86123.277131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1137738500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1137738500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.617348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.617348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76123.277131                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76123.277131                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        57371                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           57371                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        57371                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         57371                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        57371                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        57371                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1115338000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1115338000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19440.797616                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19440.797616                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5061217000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31020.124749                       # Cycle average of tags in use
system.l2.tags.total_refs                      239198                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100662                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.376249                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   16307.105430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       196.907279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14516.112040                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.497653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.442997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946659                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          772                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7647                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24265                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2473214                       # Number of tag accesses
system.l2.tags.data_accesses                  2473214                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5061217000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2710720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2764544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4012672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4012672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        62698                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62698                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10634596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         535586599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             546221195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10634596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10634596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      792827496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            792827496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      792827496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10634596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        535586599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1339048691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000359267500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2536                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2536                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              123936                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              61065                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43196                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62698                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43196                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62698                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4096                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    941451250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  215940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1751226250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21798.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40548.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30321                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   45042                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43196                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62698                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     38                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.128385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.633596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.503458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12581     41.25%     41.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10011     32.82%     74.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3025      9.92%     83.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1292      4.24%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          814      2.67%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          361      1.18%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          251      0.82%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          215      0.70%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1952      6.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30502                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.028785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.760933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2535     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2536                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.714905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.234273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     33.464002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23          2332     91.96%     91.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             5      0.20%     92.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            21      0.83%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             2      0.08%     93.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            15      0.59%     93.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             3      0.12%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             6      0.24%     94.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             5      0.20%     94.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            13      0.51%     94.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             1      0.04%     94.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            9      0.35%     95.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111           16      0.63%     95.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           28      1.10%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            8      0.32%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           27      1.06%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            7      0.28%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            4      0.16%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            3      0.12%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            2      0.08%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            4      0.16%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            1      0.04%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            4      0.16%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            1      0.04%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            3      0.12%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            1      0.04%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            3      0.12%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            3      0.12%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::280-287            2      0.08%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            1      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            1      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::328-335            2      0.08%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-359            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::408-415            2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2536                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2764032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4011328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2764544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4012672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       546.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       792.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    546.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    792.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5061128500                       # Total gap between requests
system.mem_ctrls.avgGap                      47794.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2710208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4011328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 10634596.382648680359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 535485437.593369364738                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 792561947.057397484779                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62698                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26371750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1724854500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 106276388500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31357.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40723.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1695052.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            111948060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             59501805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153031620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          162342000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     399516000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1910636580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        334590720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3131566785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.737901                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    842497750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    168880750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4049838500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            105836220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56253285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           155330700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          164831940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     399516000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1888022400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        353649120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3123439665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        617.132137                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    892875500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    168842000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3999499500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5061217000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1152429                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1152429                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1152429                       # number of overall hits
system.cpu.icache.overall_hits::total         1152429                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        30691                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          30691                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        30691                       # number of overall misses
system.cpu.icache.overall_misses::total         30691                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    461022998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    461022998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    461022998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    461022998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1183120                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1183120                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1183120                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1183120                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025941                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025941                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025941                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025941                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15021.439445                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15021.439445                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15021.439445                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15021.439445                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          786                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.461538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        29102                       # number of writebacks
system.cpu.icache.writebacks::total             29102                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1461                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1461                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1461                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1461                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        29230                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        29230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        29230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        29230                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    412795498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    412795498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    412795498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    412795498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024706                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024706                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024706                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024706                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14122.322887                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14122.322887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14122.322887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14122.322887                       # average overall mshr miss latency
system.cpu.icache.replacements                  29102                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1152429                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1152429                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        30691                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         30691                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    461022998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    461022998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1183120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1183120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025941                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025941                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15021.439445                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15021.439445                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1461                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1461                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        29230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        29230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    412795498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    412795498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024706                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024706                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14122.322887                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14122.322887                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5061217000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.837628                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1181659                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             29230                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.426240                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.837628                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2395470                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2395470                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5061217000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5061217000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5061217000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5061217000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5061217000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4199276                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4199276                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4199321                       # number of overall hits
system.cpu.dcache.overall_hits::total         4199321                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       348886                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         348886                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       348899                       # number of overall misses
system.cpu.dcache.overall_misses::total        348899                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16606027841                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16606027841                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16606027841                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16606027841                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4548162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4548162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4548220                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4548220                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.076709                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076709                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.076711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076711                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47597.289203                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47597.289203                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47595.515725                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47595.515725                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1356490                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          616                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             69732                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              20                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.452905                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       112966                       # number of writebacks
system.cpu.dcache.writebacks::total            112966                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       229269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       229269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       229269                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       229269                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       119617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       119617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119630                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119630                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6038802592                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6038802592                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6039122092                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6039122092                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026300                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026300                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026303                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026303                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50484.484580                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50484.484580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50481.669247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50481.669247                       # average overall mshr miss latency
system.cpu.dcache.replacements                 118607                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2888408                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2888408                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4319982500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4319982500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2964409                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2964409                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025638                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025638                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56841.127090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56841.127090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51803                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51803                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1423921000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1423921000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58844.573932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58844.573932                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1310868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1310868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10394645779                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10394645779                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.141209                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.141209                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48225.392516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48225.392516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       177466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38077                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38077                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2780824030                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2780824030                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73031.594663                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73031.594663                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           58                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           58                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.224138                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.224138                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       319500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       319500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.224138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.224138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24576.923077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24576.923077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   1891399562                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   1891399562                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32984.541209                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32984.541209                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   1834057562                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   1834057562                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31984.541209                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31984.541209                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.022727                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.022727                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        25500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        25500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.011364                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011364                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5061217000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.380646                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4319109                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119631                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.103594                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.380646                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          606                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9216389                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9216389                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5061217000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5061217000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
