// Seed: 2010025851
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wor id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_11;
  ;
  assign id_6 = 1;
  wire id_12;
endmodule
module module_1 #(
    parameter id_0 = 32'd88,
    parameter id_2 = 32'd40
) (
    input wor  _id_0,
    input wire id_1,
    input wand _id_2
);
  logic [id_2 : -1  !==  (  id_0  )] id_4;
  ;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  ;
endmodule
