// Seed: 610543166
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8
    , id_12,
    input logic id_9,
    input logic id_10,
    output id_11
);
  type_22(
      id_5, 1, id_3
  );
  assign id_0 = id_2.id_2;
  logic id_13;
  assign id_11 = id_10;
endmodule
