Verilator Tree Dump (format 0x3900) from <e31495> to <e32284>
     NETLIST 0x555edfea9f80 <e1> {a0}
    1: MODULE 0x555ee01ffcd0 <e31421> {c5}  TOP  L1 [P]
    1:2: CELL 0x555edffd83a0 <e31424> {c5}  mips_cpu_harvard -> MODULE 0x555edfec7630 <e31423> {c5}  mips_cpu_harvard  L2
    1:2:1: PIN 0x555ee02000a0 <e31428> {c6}  clk -> VAR 0x555edfebf3e0 <e25747> {c6} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x555ee01fff80 <e31429> {c6} @dt=0x555edfebea00@(G/w1)  clk [RV] <- VAR 0x555ee01ffe00 <e31425> {c6} @dt=0x555edfebea00@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:1: PIN 0x555ee0200440 <e31435> {c8}  reset -> VAR 0x555edfed17a0 <e27839> {c8} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x555ee0200320 <e31434> {c8} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555ee02001a0 <e31430> {c8} @dt=0x555edfebea00@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:1: PIN 0x555ee02007e0 <e31441> {c9}  active -> VAR 0x555edfed3620 <e27840> {c9} @dt=0x555edfebea00@(G/w1)  active OUTPUT PORT
    1:2:1:1: VARREF 0x555ee02006c0 <e31440> {c9} @dt=0x555edfebea00@(G/w1)  active [LV] => VAR 0x555ee0200540 <e31436> {c9} @dt=0x555edfebea00@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x555ee0200b80 <e31447> {c10}  register_v0 -> VAR 0x555edfee2c90 <e25756> {c10} @dt=0x555edfee2810@(G/w32)  register_v0 OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0200a60 <e31446> {c10} @dt=0x555edfee2810@(G/w32)  register_v0 [LV] => VAR 0x555ee02008e0 <e31442> {c10} @dt=0x555edfee2810@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x555ee0200f20 <e31453> {c13}  clk_enable -> VAR 0x555edfee30b0 <e27841> {c13} @dt=0x555edfebea00@(G/w1)  clk_enable INPUT PORT
    1:2:1:1: VARREF 0x555ee0200e00 <e31452> {c13} @dt=0x555edfebea00@(G/w1)  clk_enable [RV] <- VAR 0x555ee0200c80 <e31448> {c13} @dt=0x555edfebea00@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:1: PIN 0x555ee02012c0 <e31459> {c16}  instr_address -> VAR 0x555edfee3f30 <e27842> {c16} @dt=0x555edfee2810@(G/w32)  instr_address OUTPUT PORT
    1:2:1:1: VARREF 0x555ee02011a0 <e31458> {c16} @dt=0x555edfee2810@(G/w32)  instr_address [LV] => VAR 0x555ee0201020 <e31454> {c16} @dt=0x555edfee2810@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x555ee0201660 <e31465> {c17}  instr_readdata -> VAR 0x555edfee4db0 <e27843> {c17} @dt=0x555edfee2810@(G/w32)  instr_readdata INPUT PORT
    1:2:1:1: VARREF 0x555ee0201540 <e31464> {c17} @dt=0x555edfee2810@(G/w32)  instr_readdata [RV] <- VAR 0x555ee02013c0 <e31460> {c17} @dt=0x555edfee2810@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:1: PIN 0x555ee0201a00 <e31471> {c20}  data_address -> VAR 0x555edfee5d70 <e27844> {c20} @dt=0x555edfee2810@(G/w32)  data_address OUTPUT PORT
    1:2:1:1: VARREF 0x555ee02018e0 <e31470> {c20} @dt=0x555edfee2810@(G/w32)  data_address [LV] => VAR 0x555ee0201760 <e31466> {c20} @dt=0x555edfee2810@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x555ee0201da0 <e31477> {c21}  data_write -> VAR 0x555edfee6190 <e27845> {c21} @dt=0x555edfebea00@(G/w1)  data_write OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0201c80 <e31476> {c21} @dt=0x555edfebea00@(G/w1)  data_write [LV] => VAR 0x555ee0201b00 <e31472> {c21} @dt=0x555edfebea00@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x555ee0202140 <e31483> {c22}  data_read -> VAR 0x555edfee65b0 <e27846> {c22} @dt=0x555edfebea00@(G/w1)  data_read OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0202020 <e31482> {c22} @dt=0x555edfebea00@(G/w1)  data_read [LV] => VAR 0x555ee0201ea0 <e31478> {c22} @dt=0x555edfebea00@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x555ee02024e0 <e31489> {c23}  data_writedata -> VAR 0x555edfee75b0 <e27847> {c23} @dt=0x555edfee2810@(G/w32)  data_writedata OUTPUT PORT
    1:2:1:1: VARREF 0x555ee02023c0 <e31488> {c23} @dt=0x555edfee2810@(G/w32)  data_writedata [LV] => VAR 0x555ee0202240 <e31484> {c23} @dt=0x555edfee2810@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x555ee0202880 <e31495#> {c24}  data_readdata -> VAR 0x555edfee85b0 <e27848> {c24} @dt=0x555edfee2810@(G/w32)  data_readdata INPUT PORT
    1:2:1:1: VARREF 0x555ee0202760 <e31494> {c24} @dt=0x555edfee2810@(G/w32)  data_readdata [RV] <- VAR 0x555ee02025e0 <e31490> {c24} @dt=0x555edfee2810@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x555ee01ffe00 <e31425> {c6} @dt=0x555edfebea00@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x555ee02001a0 <e31430> {c8} @dt=0x555edfebea00@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x555ee0200540 <e31436> {c9} @dt=0x555edfebea00@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x555ee02008e0 <e31442> {c10} @dt=0x555edfee2810@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x555ee0200c80 <e31448> {c13} @dt=0x555edfebea00@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2: VAR 0x555ee0201020 <e31454> {c16} @dt=0x555edfee2810@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x555ee02013c0 <e31460> {c17} @dt=0x555edfee2810@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x555ee0201760 <e31466> {c20} @dt=0x555edfee2810@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x555ee0201b00 <e31472> {c21} @dt=0x555edfebea00@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: VAR 0x555ee0201ea0 <e31478> {c22} @dt=0x555edfebea00@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: VAR 0x555ee0202240 <e31484> {c23} @dt=0x555edfee2810@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x555ee02025e0 <e31490> {c24} @dt=0x555edfee2810@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1: MODULE 0x555edfec7630 <e31423> {c5}  mips_cpu_harvard  L2
    1:2: VAR 0x555edfebf3e0 <e25747> {c6} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x555edfed17a0 <e27839> {c8} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2: VAR 0x555edfed3620 <e27840> {c9} @dt=0x555edfebea00@(G/w1)  active OUTPUT PORT
    1:2: VAR 0x555edfee2c90 <e25756> {c10} @dt=0x555edfee2810@(G/w32)  register_v0 OUTPUT PORT
    1:2: VAR 0x555edfee30b0 <e27841> {c13} @dt=0x555edfebea00@(G/w1)  clk_enable INPUT PORT
    1:2: VAR 0x555edfee3f30 <e27842> {c16} @dt=0x555edfee2810@(G/w32)  instr_address OUTPUT PORT
    1:2: VAR 0x555edfee4db0 <e27843> {c17} @dt=0x555edfee2810@(G/w32)  instr_readdata INPUT PORT
    1:2: VAR 0x555edfee5d70 <e27844> {c20} @dt=0x555edfee2810@(G/w32)  data_address OUTPUT PORT
    1:2: VAR 0x555edfee6190 <e27845> {c21} @dt=0x555edfebea00@(G/w1)  data_write OUTPUT PORT
    1:2: VAR 0x555edfee65b0 <e27846> {c22} @dt=0x555edfebea00@(G/w1)  data_read OUTPUT PORT
    1:2: VAR 0x555edfee75b0 <e27847> {c23} @dt=0x555edfee2810@(G/w32)  data_writedata OUTPUT PORT
    1:2: VAR 0x555edfee85b0 <e27848> {c24} @dt=0x555edfee2810@(G/w32)  data_readdata INPUT PORT
    1:2: VAR 0x555edfee88f0 <e27849> {c27} @dt=0x555edfebea00@(G/w1)  internal_clk VAR
    1:2: VAR 0x555edfee9830 <e27850> {c31} @dt=0x555edfee2810@(G/w32)  program_counter_prime VAR
    1:2: VAR 0x555edfeea9b0 <e27851> {c32} @dt=0x555edfee2810@(G/w32)  program_counter_fetch VAR
    1:2: VAR 0x555edfeebb10 <e27852> {c33} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x555edfeecc50 <e27853> {c34} @dt=0x555edfee2810@(G/w32)  instruction_fetch VAR
    1:2: VAR 0x555edfeeddb0 <e27854> {c35} @dt=0x555edfee2810@(G/w32)  program_counter_mux_1_out VAR
    1:2: VAR 0x555edfeee1b0 <e27855> {c36} @dt=0x555edfebea00@(G/w1)  halt VAR
    1:2: VAR 0x555edfeee5f0 <e27856> {c39} @dt=0x555edfebea00@(G/w1)  program_counter_src_decode VAR
    1:2: VAR 0x555edfeeea50 <e27857> {c40} @dt=0x555edfebea00@(G/w1)  register_write_decode VAR
    1:2: VAR 0x555edfeeee50 <e27858> {c41} @dt=0x555edfebea00@(G/w1)  memory_to_register_decode VAR
    1:2: VAR 0x555edfeef2b0 <e27859> {c42} @dt=0x555edfebea00@(G/w1)  memory_write_decode VAR
    1:2: VAR 0x555edfef03f0 <e25871> {c43} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_decode VAR
    1:2: VAR 0x555edfef1550 <e27860> {c44} @dt=0x555edfeeff30@(G/w2)  register_destination_decode VAR
    1:2: VAR 0x555edfef1950 <e27861> {c45} @dt=0x555edfebea00@(G/w1)  branch_decode VAR
    1:2: VAR 0x555edfef1d50 <e27862> {c46} @dt=0x555edfebea00@(G/w1)  equal_decode VAR
    1:2: VAR 0x555edfef2e90 <e25893> {c47} @dt=0x555edfef29d0@(G/w6)  ALU_function_decode VAR
    1:2: VAR 0x555edfef32d0 <e27863> {c48} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x555edfef36d0 <e27864> {c49} @dt=0x555edfebea00@(G/w1)  flush_decode_execute_register VAR
    1:2: VAR 0x555edfef3b30 <e27865> {c50} @dt=0x555edfebea00@(G/w1)  using_HI_LO_decode VAR
    1:2: VAR 0x555edfef3f90 <e27866> {c51} @dt=0x555edfebea00@(G/w1)  j_instruction_decode VAR
    1:2: VAR 0x555edfef4390 <e27867> {c52} @dt=0x555edfebea00@(G/w1)  HI_register_write_decode VAR
    1:2: VAR 0x555edfef4790 <e27868> {c53} @dt=0x555edfebea00@(G/w1)  LO_register_write_decode VAR
    1:2: VAR 0x555edfef58f0 <e27869> {c58} @dt=0x555edfee2810@(G/w32)  program_counter_branch_decode VAR
    1:2: VAR 0x555edfef6a30 <e27870> {c59} @dt=0x555edfee2810@(G/w32)  instruction_decode VAR
    1:2: VAR 0x555edfef7b90 <e27871> {c60} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x555edfef8cb0 <e27872> {c62} @dt=0x555edfef29d0@(G/w6)  op VAR
    1:2: ASSIGNW 0x555edfef9a70 <e27886> {c63} @dt=0x555edfef29d0@(G/w6)
    1:2:1: SEL 0x555ee01e9c10 <e27884> {c63} @dt=0x555edfef29d0@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x555ee0181c30 <e27873> {c63} @dt=0x555edfee2810@(G/w32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e27870> {c59} @dt=0x555edfee2810@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01e9ea0 <e25991> {c63} @dt=0x555ee01b7880@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x555ee01d3f70 <e27883> {c63} @dt=0x555edfee2810@(G/w32)  32'h6
    1:2:2: VARREF 0x555ee0181d50 <e27885> {c63} @dt=0x555edfef29d0@(G/w6)  op [LV] => VAR 0x555edfef8cb0 <e27872> {c62} @dt=0x555edfef29d0@(G/w6)  op VAR
    1:2: VAR 0x555edfefa950 <e25998> {c64} @dt=0x555edfefa4d0@(G/w5)  read_address_1 VAR
    1:2: VAR 0x555edfefafd0 <e27887> {c64} @dt=0x555edfefa4d0@(G/w5)  Rs_decode VAR
    1:2: ASSIGNW 0x555edfefbcd0 <e26013> {c65} @dt=0x555edfefa4d0@(G/w5)
    1:2:1: SEL 0x555ee01ea420 <e27899> {c65} @dt=0x555edfefa4d0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x555ee0181e70 <e27888> {c65} @dt=0x555edfee2810@(G/w32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e27870> {c59} @dt=0x555edfee2810@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01ea6b0 <e26054> {c65} @dt=0x555ee01b7880@(G/sw5)  5'h15
    1:2:1:3: CONST 0x555ee01d4260 <e27898> {c65} @dt=0x555edfee2810@(G/w32)  32'h5
    1:2:2: VARREF 0x555ee0181f90 <e26012> {c65} @dt=0x555edfefa4d0@(G/w5)  read_address_1 [LV] => VAR 0x555edfefa950 <e25998> {c64} @dt=0x555edfefa4d0@(G/w5)  read_address_1 VAR
    1:2: ASSIGNW 0x555edfefc9d0 <e27913> {c66} @dt=0x555edfefa4d0@(G/w5)
    1:2:1: SEL 0x555ee01eac30 <e27911> {c66} @dt=0x555edfefa4d0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x555ee01820b0 <e27900> {c66} @dt=0x555edfee2810@(G/w32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e27870> {c59} @dt=0x555edfee2810@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01eaec0 <e26101> {c66} @dt=0x555ee01b7880@(G/sw5)  5'h15
    1:2:1:3: CONST 0x555ee01d44f0 <e27910> {c66} @dt=0x555edfee2810@(G/w32)  32'h5
    1:2:2: VARREF 0x555ee01821d0 <e27912> {c66} @dt=0x555edfefa4d0@(G/w5)  Rs_decode [LV] => VAR 0x555edfefafd0 <e27887> {c64} @dt=0x555edfefa4d0@(G/w5)  Rs_decode VAR
    1:2: VAR 0x555edfefda30 <e27914> {c67} @dt=0x555edfefa4d0@(G/w5)  read_address_2 VAR
    1:2: VAR 0x555edfefe130 <e27915> {c67} @dt=0x555edfefa4d0@(G/w5)  Rt_decode VAR
    1:2: ASSIGNW 0x555edfefef50 <e27929> {c68} @dt=0x555edfefa4d0@(G/w5)
    1:2:1: SEL 0x555ee01eb440 <e27927> {c68} @dt=0x555edfefa4d0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x555ee01822f0 <e27916> {c68} @dt=0x555edfee2810@(G/w32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e27870> {c59} @dt=0x555edfee2810@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01eb6d0 <e26164> {c68} @dt=0x555ee01b7880@(G/sw5)  5'h10
    1:2:1:3: CONST 0x555ee01efde0 <e27926> {c68} @dt=0x555edfee2810@(G/w32)  32'h5
    1:2:2: VARREF 0x555ee0182410 <e27928> {c68} @dt=0x555edfefa4d0@(G/w5)  read_address_2 [LV] => VAR 0x555edfefda30 <e27914> {c67} @dt=0x555edfefa4d0@(G/w5)  read_address_2 VAR
    1:2: ASSIGNW 0x555edfeffcb0 <e27943> {c69} @dt=0x555edfefa4d0@(G/w5)
    1:2:1: SEL 0x555ee01ebc50 <e27941> {c69} @dt=0x555edfefa4d0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x555ee0182530 <e27930> {c69} @dt=0x555edfee2810@(G/w32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e27870> {c59} @dt=0x555edfee2810@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01ebee0 <e26211> {c69} @dt=0x555ee01b7880@(G/sw5)  5'h10
    1:2:1:3: CONST 0x555ee01f0030 <e27940> {c69} @dt=0x555edfee2810@(G/w32)  32'h5
    1:2:2: VARREF 0x555ee0182650 <e27942> {c69} @dt=0x555edfefa4d0@(G/w5)  Rt_decode [LV] => VAR 0x555edfefe130 <e27915> {c67} @dt=0x555edfefa4d0@(G/w5)  Rt_decode VAR
    1:2: VAR 0x555edff00d40 <e27944> {c70} @dt=0x555edfefa4d0@(G/w5)  Rd_decode VAR
    1:2: ASSIGNW 0x555edff01b60 <e27958> {c71} @dt=0x555edfefa4d0@(G/w5)
    1:2:1: SEL 0x555ee01ec460 <e27956> {c71} @dt=0x555edfefa4d0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x555ee0182770 <e27945> {c71} @dt=0x555edfee2810@(G/w32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e27870> {c59} @dt=0x555edfee2810@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01ec6f0 <e26266> {c71} @dt=0x555ee01b7880@(G/sw5)  5'hb
    1:2:1:3: CONST 0x555ee01f0280 <e27955> {c71} @dt=0x555edfee2810@(G/w32)  32'h5
    1:2:2: VARREF 0x555ee0182890 <e27957> {c71} @dt=0x555edfefa4d0@(G/w5)  Rd_decode [LV] => VAR 0x555edff00d40 <e27944> {c70} @dt=0x555edfefa4d0@(G/w5)  Rd_decode VAR
    1:2: VAR 0x555edff02bf0 <e26273> {c72} @dt=0x555edff026f0@(G/w16)  immediate VAR
    1:2: ASSIGNW 0x555edff03a10 <e26280> {c73} @dt=0x555edff026f0@(G/w16)
    1:2:1: SEL 0x555ee01ecc70 <e27970> {c73} @dt=0x555edff026f0@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x555ee01829b0 <e27959> {c73} @dt=0x555edfee2810@(G/w32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e27870> {c59} @dt=0x555edfee2810@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01ecf00 <e26320> {c73} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:1:3: CONST 0x555ee01f04d0 <e27969> {c73} @dt=0x555edfee2810@(G/w32)  32'h10
    1:2:2: VARREF 0x555ee0182ad0 <e26279> {c73} @dt=0x555edff026f0@(G/w16)  immediate [LV] => VAR 0x555edff02bf0 <e26273> {c72} @dt=0x555edff026f0@(G/w16)  immediate VAR
    1:2: VAR 0x555edff04aa0 <e26327> {c74} @dt=0x555edff045a0@(G/w26)  j_offset VAR
    1:2: ASSIGNW 0x555edff058c0 <e26334> {c75} @dt=0x555edff045a0@(G/w26)
    1:2:1: SEL 0x555ee01ed480 <e27982> {c75} @dt=0x555edff045a0@(G/w26) decl[31:0]]
    1:2:1:1: VARREF 0x555ee0182bf0 <e27971> {c75} @dt=0x555edfee2810@(G/w32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e27870> {c59} @dt=0x555edfee2810@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x555ee01ed710 <e26374> {c75} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:1:3: CONST 0x555ee01f0720 <e27981> {c75} @dt=0x555edfee2810@(G/w32)  32'h1a
    1:2:2: VARREF 0x555ee0182d10 <e26333> {c75} @dt=0x555edff045a0@(G/w26)  j_offset [LV] => VAR 0x555edff04aa0 <e26327> {c74} @dt=0x555edff045a0@(G/w26)  j_offset VAR
    1:2: VAR 0x555edff069e0 <e27983> {c77} @dt=0x555edfee2810@(G/w32)  register_file_output_LO_decode VAR
    1:2: VAR 0x555edff07bc0 <e27984> {c78} @dt=0x555edfee2810@(G/w32)  register_file_output_HI_decode VAR
    1:2: VAR 0x555edff08d30 <e27985> {c79} @dt=0x555edfee2810@(G/w32)  shifter_output_decode VAR
    1:2: VAR 0x555edff09f50 <e27986> {c80} @dt=0x555edfee2810@(G/w32)  register_file_output_A_decode VAR
    1:2: VAR 0x555edff0b130 <e27987> {c81} @dt=0x555edfee2810@(G/w32)  register_file_output_B_decode VAR
    1:2: VAR 0x555edff0c280 <e27988> {c82} @dt=0x555edfee2810@(G/w32)  src_A_decode VAR
    1:2: VAR 0x555edff0d3d0 <e27989> {c83} @dt=0x555edfee2810@(G/w32)  src_B_decode VAR
    1:2: VAR 0x555edff0e520 <e27990> {c84} @dt=0x555edfee2810@(G/w32)  sign_imm_decode VAR
    1:2: VAR 0x555edff0f670 <e27991> {c85} @dt=0x555edfee2810@(G/w32)  comparator_1 VAR
    1:2: VAR 0x555edff107c0 <e27992> {c86} @dt=0x555edfee2810@(G/w32)  comparator_2 VAR
    1:2: VAR 0x555edff119a0 <e27993> {c87} @dt=0x555edfee2810@(G/w32)  j_program_counter_decode VAR
    1:2: VAR 0x555edff12bc0 <e27994> {c90} @dt=0x555edfeeff30@(G/w2)  register_destination_execute VAR
    1:2: VAR 0x555edff13080 <e27995> {c91} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute VAR
    1:2: VAR 0x555edff13510 <e27996> {c92} @dt=0x555edfebea00@(G/w1)  memory_write_execute VAR
    1:2: VAR 0x555edff14680 <e27997> {c93} @dt=0x555edfefa4d0@(G/w5)  write_register_execute VAR
    1:2: VAR 0x555edff15830 <e27998> {c94} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute VAR
    1:2: VAR 0x555edff169e0 <e27999> {c95} @dt=0x555edfef29d0@(G/w6)  ALU_function_execute VAR
    1:2: VAR 0x555edff16ee0 <e28000> {c96} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute VAR
    1:2: VAR 0x555edff173a0 <e28001> {c97} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute VAR
    1:2: VAR 0x555edff17830 <e28002> {c98} @dt=0x555edfebea00@(G/w1)  register_write_execute VAR
    1:2: VAR 0x555edff17d70 <e28003> {c99} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x555edff18200 <e28004> {c100} @dt=0x555edfebea00@(G/w1)  j_instruction_execute VAR
    1:2: VAR 0x555edff18690 <e28005> {c101} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute VAR
    1:2: VAR 0x555edff19820 <e28006> {c104} @dt=0x555edfee2810@(G/w32)  src_A_execute VAR
    1:2: VAR 0x555edff1a970 <e28007> {c105} @dt=0x555edfee2810@(G/w32)  src_B_execute VAR
    1:2: VAR 0x555edff1bae0 <e28008> {c106} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute VAR
    1:2: VAR 0x555edff1cc90 <e28009> {c107} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute VAR
    1:2: VAR 0x555edff1de40 <e28010> {c108} @dt=0x555edfee2810@(G/w32)  write_data_execute VAR
    1:2: VAR 0x555edff1eff0 <e28011> {c109} @dt=0x555edfee2810@(G/w32)  ALU_output_execute VAR
    1:2: VAR 0x555edff201a0 <e28012> {c110} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_execute VAR
    1:2: VAR 0x555edff21350 <e28013> {c111} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_execute VAR
    1:2: VAR 0x555edff224e0 <e28014> {c112} @dt=0x555edfefa4d0@(G/w5)  Rs_execute VAR
    1:2: VAR 0x555edff23630 <e28015> {c113} @dt=0x555edfefa4d0@(G/w5)  Rt_execute VAR
    1:2: VAR 0x555edff24780 <e28016> {c114} @dt=0x555edfefa4d0@(G/w5)  Rd_execute VAR
    1:2: VAR 0x555edff258f0 <e28017> {c115} @dt=0x555edfee2810@(G/w32)  sign_imm_execute VAR
    1:2: VAR 0x555edff26ae0 <e28018> {c116} @dt=0x555edfee2810@(G/w32)  program_counter_plus_eight_execute VAR
    1:2: VAR 0x555edff27cc0 <e28019> {c117} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_execute VAR
    1:2: VAR 0x555edff28ed0 <e28020> {c118} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute VAR
    1:2: VAR 0x555edff293a0 <e28021> {c121} @dt=0x555edfebea00@(G/w1)  register_write_memory VAR
    1:2: VAR 0x555edff2a510 <e28022> {c122} @dt=0x555edfefa4d0@(G/w5)  write_register_memory VAR
    1:2: VAR 0x555edff2aa10 <e28023> {c123} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory VAR
    1:2: VAR 0x555edff2aea0 <e28024> {c124} @dt=0x555edfebea00@(G/w1)  memory_write_memory VAR
    1:2: VAR 0x555edff2b360 <e28025> {c125} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory VAR
    1:2: VAR 0x555edff2b820 <e28026> {c126} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory VAR
    1:2: VAR 0x555edff2bcb0 <e28027> {c127} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x555edff2c170 <e28028> {c128} @dt=0x555edfebea00@(G/w1)  register_file_memory_mux_memory VAR
    1:2: VAR 0x555edff2c630 <e28029> {c129} @dt=0x555edfebea00@(G/w1)  j_instruction_memory VAR
    1:2: VAR 0x555edff2d7e0 <e28030> {c132} @dt=0x555edfee2810@(G/w32)  ALU_output_memory VAR
    1:2: VAR 0x555edff2e990 <e28031> {c133} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory VAR
    1:2: VAR 0x555edff2fb40 <e28032> {c134} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory VAR
    1:2: VAR 0x555edff30cf0 <e28033> {c135} @dt=0x555edfee2810@(G/w32)  read_data_memory VAR
    1:2: VAR 0x555edff31ea0 <e28034> {c136} @dt=0x555edfee2810@(G/w32)  write_data_memory VAR
    1:2: VAR 0x555edff330c0 <e28035> {c137} @dt=0x555edfee2810@(G/w32)  ALU_output_memory_resolved VAR
    1:2: VAR 0x555edff342a0 <e28036> {c138} @dt=0x555edfee2810@(G/w32)  j_program_counter_memory VAR
    1:2: VAR 0x555edff347a0 <e28037> {c142} @dt=0x555edfebea00@(G/w1)  register_write_writeback VAR
    1:2: VAR 0x555edff34c60 <e28038> {c143} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback VAR
    1:2: VAR 0x555edff35120 <e28039> {c144} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback VAR
    1:2: VAR 0x555edff355e0 <e28040> {c145} @dt=0x555edfebea00@(G/w1)  memory_to_register_writeback VAR
    1:2: VAR 0x555edff36800 <e28041> {c148} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback VAR
    1:2: VAR 0x555edff37970 <e28042> {c149} @dt=0x555edfee2810@(G/w32)  result_writeback VAR
    1:2: VAR 0x555edff38b20 <e28043> {c150} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x555edff39cd0 <e28044> {c151} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x555edff3ae80 <e28045> {c152} @dt=0x555edfee2810@(G/w32)  ALU_output_writeback VAR
    1:2: VAR 0x555edff3c030 <e28046> {c153} @dt=0x555edfee2810@(G/w32)  read_data_writeback VAR
    1:2: VAR 0x555edff3c4e0 <e28047> {c156} @dt=0x555edfebea00@(G/w1)  stall_fetch VAR
    1:2: VAR 0x555edff3c910 <e28048> {c157} @dt=0x555edfebea00@(G/w1)  stall_decode VAR
    1:2: VAR 0x555edff3cda0 <e28049> {c158} @dt=0x555edfebea00@(G/w1)  forward_A_decode VAR
    1:2: VAR 0x555edff3d230 <e28050> {c159} @dt=0x555edfebea00@(G/w1)  forward_B_decode VAR
    1:2: VAR 0x555edff3d6c0 <e28051> {c160} @dt=0x555edfebea00@(G/w1)  flush_execute_register VAR
    1:2: VAR 0x555edff3e830 <e26808> {c161} @dt=0x555edff3e370@(G/w3)  forward_A_execute VAR
    1:2: VAR 0x555edff3f9e0 <e28052> {c162} @dt=0x555edff3e370@(G/w3)  forward_B_execute VAR
    1:2: VAR 0x555edff3fee0 <e28053> {c163} @dt=0x555edfebea00@(G/w1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x555edff40460 <e28056> {c166} @dt=0x555edfee2810@(G/w32)
    1:2:1: VARREF 0x555ee0182e30 <e28054> {c166} @dt=0x555edfee2810@(G/w32)  data_readdata [RV] <- VAR 0x555edfee85b0 <e27848> {c24} @dt=0x555edfee2810@(G/w32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x555ee0182f50 <e28055> {c166} @dt=0x555edfee2810@(G/w32)  read_data_memory [LV] => VAR 0x555edff30cf0 <e28033> {c135} @dt=0x555edfee2810@(G/w32)  read_data_memory VAR
    1:2: ASSIGNW 0x555edff408c0 <e28059> {c167} @dt=0x555edfee2810@(G/w32)
    1:2:1: VARREF 0x555ee0183070 <e28057> {c167} @dt=0x555edfee2810@(G/w32)  ALU_output_memory [RV] <- VAR 0x555edff2d7e0 <e28030> {c132} @dt=0x555edfee2810@(G/w32)  ALU_output_memory VAR
    1:2:2: VARREF 0x555ee0183190 <e28058> {c167} @dt=0x555edfee2810@(G/w32)  data_address [LV] => VAR 0x555edfee5d70 <e27844> {c20} @dt=0x555edfee2810@(G/w32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x555edff40d20 <e28062> {c168} @dt=0x555edfee2810@(G/w32)
    1:2:1: VARREF 0x555ee01832b0 <e28060> {c168} @dt=0x555edfee2810@(G/w32)  write_data_memory [RV] <- VAR 0x555edff31ea0 <e28034> {c136} @dt=0x555edfee2810@(G/w32)  write_data_memory VAR
    1:2:2: VARREF 0x555ee01833d0 <e28061> {c168} @dt=0x555edfee2810@(G/w32)  data_writedata [LV] => VAR 0x555edfee75b0 <e27847> {c23} @dt=0x555edfee2810@(G/w32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x555edff41180 <e28065> {c169} @dt=0x555edfebea00@(G/w1)
    1:2:1: VARREF 0x555ee01834f0 <e28063> {c169} @dt=0x555edfebea00@(G/w1)  memory_write_memory [RV] <- VAR 0x555edff2aea0 <e28024> {c124} @dt=0x555edfebea00@(G/w1)  memory_write_memory VAR
    1:2:2: VARREF 0x555ee0183610 <e28064> {c169} @dt=0x555edfebea00@(G/w1)  data_write [LV] => VAR 0x555edfee6190 <e27845> {c21} @dt=0x555edfebea00@(G/w1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x555edff41630 <e28068> {c170} @dt=0x555edfebea00@(G/w1)
    1:2:1: VARREF 0x555ee0183730 <e28066> {c170} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory [RV] <- VAR 0x555edff2aa10 <e28023> {c123} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory VAR
    1:2:2: VARREF 0x555ee0183850 <e28067> {c170} @dt=0x555edfebea00@(G/w1)  data_read [LV] => VAR 0x555edfee65b0 <e27846> {c22} @dt=0x555edfebea00@(G/w1)  data_read OUTPUT PORT
    1:2: ASSIGNW 0x555edff41aa0 <e28071> {c173} @dt=0x555edfee2810@(G/w32)
    1:2:1: VARREF 0x555ee0183970 <e28069> {c173} @dt=0x555edfee2810@(G/w32)  program_counter_fetch [RV] <- VAR 0x555edfeea9b0 <e27851> {c32} @dt=0x555edfee2810@(G/w32)  program_counter_fetch VAR
    1:2:2: VARREF 0x555ee0183a90 <e28070> {c173} @dt=0x555edfee2810@(G/w32)  instr_address [LV] => VAR 0x555edfee3f30 <e27842> {c16} @dt=0x555edfee2810@(G/w32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x555edff41f00 <e28074> {c174} @dt=0x555edfee2810@(G/w32)
    1:2:1: VARREF 0x555ee0183bb0 <e28072> {c174} @dt=0x555edfee2810@(G/w32)  instr_readdata [RV] <- VAR 0x555edfee4db0 <e27843> {c17} @dt=0x555edfee2810@(G/w32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x555ee0183cd0 <e28073> {c174} @dt=0x555edfee2810@(G/w32)  instruction_fetch [LV] => VAR 0x555edfeecc50 <e27853> {c34} @dt=0x555edfee2810@(G/w32)  instruction_fetch VAR
    1:2: CELL 0x555edfed2150 <e2429> {c176}  register_file -> MODULE 0x555ee00a0710 <e13629> {l2}  Register_File  L3
    1:2:1: PIN 0x555edfeb6ec0 <e2361> {c177}  clk -> VAR 0x555ee00a0b80 <e30107> {l3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x555ee0183df0 <e28075> {c177} @dt=0x555edfebea00@(G/w1)  internal_clk [RV] <- VAR 0x555edfee88f0 <e27849> {c27} @dt=0x555edfebea00@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x555edff428b0 <e2371> {c177}  pipelined -> VAR 0x555ee00a10a0 <e30108> {l4} @dt=0x555edfebea00@(G/w1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x555ee01edb20 <e28076> {c177} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:1: PIN 0x555edff42d00 <e2375> {c178}  write_enable -> VAR 0x555ee00a15c0 <e30109> {l5} @dt=0x555edfebea00@(G/w1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x555ee0183f10 <e28077> {c178} @dt=0x555edfebea00@(G/w1)  register_write_writeback [RV] <- VAR 0x555edff347a0 <e28037> {c142} @dt=0x555edfebea00@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x555edff43120 <e2379> {c179}  HI_write_enable -> VAR 0x555ee00a1980 <e30110> {l5} @dt=0x555edfebea00@(G/w1)  HI_write_enable INPUT PORT
    1:2:1:1: VARREF 0x555ee0184030 <e28078> {c179} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback [RV] <- VAR 0x555edff34c60 <e28038> {c143} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x555edff43540 <e2383> {c180}  LO_write_enable -> VAR 0x555ee00a1d40 <e30111> {l5} @dt=0x555edfebea00@(G/w1)  LO_write_enable INPUT PORT
    1:2:1:1: VARREF 0x555ee0184150 <e28079> {c180} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback [RV] <- VAR 0x555edff35120 <e28039> {c144} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x555edff438d0 <e2387> {c181}  read_address_1 -> VAR 0x555ee00a2f00 <e30112> {l6} @dt=0x555edfefa4d0@(G/w5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x555ee0184270 <e26863> {c181} @dt=0x555edfefa4d0@(G/w5)  read_address_1 [RV] <- VAR 0x555edfefa950 <e25998> {c64} @dt=0x555edfefa4d0@(G/w5)  read_address_1 VAR
    1:2:1: PIN 0x555edff43c90 <e2391> {c182}  read_address_2 -> VAR 0x555ee00a36e0 <e30113> {l6} @dt=0x555edfefa4d0@(G/w5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x555ee0184390 <e28080> {c182} @dt=0x555edfefa4d0@(G/w5)  read_address_2 [RV] <- VAR 0x555edfefda30 <e27914> {c67} @dt=0x555edfefa4d0@(G/w5)  read_address_2 VAR
    1:2:1: PIN 0x555edff440e0 <e2395> {c183}  write_address -> VAR 0x555ee00a3ec0 <e30114> {l6} @dt=0x555edfefa4d0@(G/w5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x555ee01844b0 <e28081> {c183} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback [RV] <- VAR 0x555edff36800 <e28041> {c148} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x555edff444d0 <e2399> {c184}  write_data -> VAR 0x555ee00a5100 <e30115> {l7} @dt=0x555edfee2810@(G/w32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x555ee01845d0 <e28082> {c184} @dt=0x555edfee2810@(G/w32)  result_writeback [RV] <- VAR 0x555edff37970 <e28042> {c149} @dt=0x555edfee2810@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x555edff448d0 <e2403> {c185}  HI_write_data -> VAR 0x555ee00a58e0 <e30116> {l7} @dt=0x555edfee2810@(G/w32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x555ee01846f0 <e28083> {c185} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x555edff38b20 <e28043> {c150} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x555edff44cd0 <e2407> {c186}  LO_write_data -> VAR 0x555ee00a60c0 <e30117> {l7} @dt=0x555edfee2810@(G/w32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x555ee0184810 <e28084> {c186} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x555edff39cd0 <e28044> {c151} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x555edff45120 <e2411> {c187}  read_data_1 -> VAR 0x555ee00a7280 <e30118> {l8} @dt=0x555edfee2810@(G/w32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0184930 <e28085> {c187} @dt=0x555edfee2810@(G/w32)  register_file_output_A_decode [LV] => VAR 0x555edff09f50 <e27986> {c80} @dt=0x555edfee2810@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x555edff45540 <e2415> {c188}  read_data_2 -> VAR 0x555ee00a7a60 <e30119> {l8} @dt=0x555edfee2810@(G/w32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0184a50 <e28086> {c188} @dt=0x555edfee2810@(G/w32)  register_file_output_B_decode [LV] => VAR 0x555edff0b130 <e27987> {c81} @dt=0x555edfee2810@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x555edff458d0 <e2419> {c189}  read_register_2 -> VAR 0x555ee00aa750 <e30122> {l10} @dt=0x555edfee2810@(G/w32)  read_register_2 OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0184b70 <e26871> {c189} @dt=0x555edfee2810@(G/w32)  register_v0 [LV] => VAR 0x555edfee2c90 <e25756> {c10} @dt=0x555edfee2810@(G/w32)  register_v0 OUTPUT PORT
    1:2:1: PIN 0x555edff45d20 <e2423> {c190}  read_data_HI -> VAR 0x555ee00a94e0 <e30121> {l9} @dt=0x555edfee2810@(G/w32)  read_data_HI OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0184c90 <e28087> {c190} @dt=0x555edfee2810@(G/w32)  register_file_output_HI_decode [LV] => VAR 0x555edff07bc0 <e27984> {c78} @dt=0x555edfee2810@(G/w32)  register_file_output_HI_decode VAR
    1:2:1: PIN 0x555edff46140 <e2427> {c191}  read_data_LO -> VAR 0x555ee00a8cd0 <e30120> {l9} @dt=0x555edfee2810@(G/w32)  read_data_LO OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0184db0 <e28088> {c191} @dt=0x555edfee2810@(G/w32)  register_file_output_LO_decode [LV] => VAR 0x555edff069e0 <e27983> {c77} @dt=0x555edfee2810@(G/w32)  register_file_output_LO_decode VAR
    1:2: CELL 0x555edfecade0 <e2454> {c194}  pc -> MODULE 0x555ee0096d10 <e13628> {k1}  Program_Counter  L3
    1:2:1: PIN 0x555edff46670 <e2431> {c195}  clk -> VAR 0x555ee0097180 <e30073> {k2} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x555ee0184ed0 <e28089> {c195} @dt=0x555edfebea00@(G/w1)  internal_clk [RV] <- VAR 0x555edfee88f0 <e27849> {c27} @dt=0x555edfebea00@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x555edff46a70 <e2436> {c196}  address_input -> VAR 0x555ee00982c0 <e30074> {k3} @dt=0x555edfee2810@(G/w32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x555ee0184ff0 <e28090> {c196} @dt=0x555edfee2810@(G/w32)  program_counter_prime [RV] <- VAR 0x555edfee9830 <e27850> {c31} @dt=0x555edfee2810@(G/w32)  program_counter_prime VAR
    1:2:1: PIN 0x555edff46e30 <e2440> {c197}  reset -> VAR 0x555ee0098d00 <e30076> {k5} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x555ee0185110 <e28091> {c197} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555edfed17a0 <e27839> {c8} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x555edff471f0 <e2444> {c198}  enable -> VAR 0x555ee00987e0 <e30075> {k4} @dt=0x555edfebea00@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x555ee0185230 <e28092> {c198} @dt=0x555edfebea00@(G/w1)  stall_fetch [RV] <- VAR 0x555edff3c4e0 <e28047> {c156} @dt=0x555edfebea00@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x555edff475f0 <e2448> {c199}  address_output -> VAR 0x555ee009a4a0 <e30078> {k7} @dt=0x555edfee2810@(G/w32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0185350 <e28093> {c199} @dt=0x555edfee2810@(G/w32)  program_counter_fetch [LV] => VAR 0x555edfeea9b0 <e27851> {c32} @dt=0x555edfee2810@(G/w32)  program_counter_fetch VAR
    1:2:1: PIN 0x555edff479b0 <e2452> {c200}  halt -> VAR 0x555ee0099220 <e30077> {k6} @dt=0x555edfebea00@(G/w1)  halt OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0185470 <e28094> {c200} @dt=0x555edfebea00@(G/w1)  halt [LV] => VAR 0x555edfeee1b0 <e27855> {c36} @dt=0x555edfebea00@(G/w1)  halt VAR
    1:2: CELL 0x555edff49d00 <e2510> {c203}  plus_four_adder -> MODULE 0x555edff85470 <e13621> {d1}  Adder  L3
    1:2:1: PIN 0x555edff47f50 <e2456> {c204}  a -> VAR 0x555edff866e0 <e28391> {d3} @dt=0x555edfee2810@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x555ee0185590 <e28095> {c204} @dt=0x555edfee2810@(G/w32)  program_counter_fetch [RV] <- VAR 0x555edfeea9b0 <e27851> {c32} @dt=0x555edfee2810@(G/w32)  program_counter_fetch VAR
    1:2:1: PIN 0x555edff49750 <e2504> {c205}  b -> VAR 0x555edff86ec0 <e28392> {d3} @dt=0x555edfee2810@(G/w32)  b INPUT PORT
    1:2:1:1: CONST 0x555ee01ff7a0 <e31416> {c205} @dt=0x555edfee2810@(G/w32)  32'h4
    1:2:1: PIN 0x555edff49bc0 <e2508> {c206}  z -> VAR 0x555edff88100 <e28393> {d4} @dt=0x555edfee2810@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01856b0 <e28109> {c206} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_fetch [LV] => VAR 0x555edfeebb10 <e27852> {c33} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x555edff4ba70 <e2537> {c209}  program_counter_multiplexer -> MODULE 0x555ee01591a0 <e19148> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x555edff4a9d0 <e2519> {c210}  control -> VAR 0x555ee0159dc0 <e30029> {i6} @dt=0x555edfebea00@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x555ee01857d0 <e28110> {c210} @dt=0x555edfebea00@(G/w1)  program_counter_src_decode [RV] <- VAR 0x555edfeee5f0 <e27856> {c39} @dt=0x555edfebea00@(G/w1)  program_counter_src_decode VAR
    1:2:1: PIN 0x555edff4ae10 <e2524> {c211}  input_0 -> VAR 0x555edfee08e0 <e30030> {i7} @dt=0x555edfee2810@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x555ee01858f0 <e28111> {c211} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x555edfeebb10 <e27852> {c33} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x555edff4b260 <e2528> {c212}  input_1 -> VAR 0x555edfee1080 <e30031> {i8} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x555ee0185a10 <e28112> {c212} @dt=0x555edfee2810@(G/w32)  program_counter_branch_decode [RV] <- VAR 0x555edfef58f0 <e27869> {c58} @dt=0x555edfee2810@(G/w32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x555edff4b680 <e2532> {c213}  resolved -> VAR 0x555ee01952b0 <e30032> {i10} @dt=0x555edfee2810@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0185b30 <e28113> {c213} @dt=0x555edfee2810@(G/w32)  program_counter_mux_1_out [LV] => VAR 0x555edfeeddb0 <e27854> {c35} @dt=0x555edfee2810@(G/w32)  program_counter_mux_1_out VAR
    1:2: CELL 0x555edff4d770 <e2565> {c216}  program_counter_multiplexer_two -> MODULE 0x555ee01591a0 <e19148> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x555edff4c740 <e2547> {c217}  control -> VAR 0x555ee0159dc0 <e30029> {i6} @dt=0x555edfebea00@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x555ee0185c50 <e28114> {c217} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x555edff2bcb0 <e28027> {c127} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x555edff4cb90 <e2552> {c218}  input_0 -> VAR 0x555edfee08e0 <e30030> {i7} @dt=0x555edfee2810@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x555ee0185d70 <e28115> {c218} @dt=0x555edfee2810@(G/w32)  program_counter_mux_1_out [RV] <- VAR 0x555edfeeddb0 <e27854> {c35} @dt=0x555edfee2810@(G/w32)  program_counter_mux_1_out VAR
    1:2:1: PIN 0x555edff4cfb0 <e2556> {c219}  input_1 -> VAR 0x555edfee1080 <e30031> {i8} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x555ee0185e90 <e28116> {c219} @dt=0x555edfee2810@(G/w32)  ALU_output_memory_resolved [RV] <- VAR 0x555edff330c0 <e28035> {c137} @dt=0x555edfee2810@(G/w32)  ALU_output_memory_resolved VAR
    1:2:1: PIN 0x555edff4d3a0 <e2560> {c220}  resolved -> VAR 0x555ee01952b0 <e30032> {i10} @dt=0x555edfee2810@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0185fb0 <e28117> {c220} @dt=0x555edfee2810@(G/w32)  program_counter_prime [LV] => VAR 0x555edfee9830 <e27850> {c31} @dt=0x555edfee2810@(G/w32)  program_counter_prime VAR
    1:2: CELL 0x555edff4fc00 <e2598> {c223}  fetch_decode_register -> MODULE 0x555ee0112560 <e13632> {o1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x555edff4dde0 <e2567> {c224}  clk -> VAR 0x555ee01129d0 <e30595> {o3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x555ee01860d0 <e28118> {c224} @dt=0x555edfebea00@(G/w1)  internal_clk [RV] <- VAR 0x555edfee88f0 <e27849> {c27} @dt=0x555edfebea00@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x555edff4e1a0 <e2572> {c225}  reset -> VAR 0x555ee01138b0 <e30598> {o6} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x555ee01861f0 <e28119> {c225} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555edfed17a0 <e27839> {c8} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x555edff4e560 <e2576> {c226}  enable -> VAR 0x555ee0112e70 <e30596> {o4} @dt=0x555edfebea00@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x555ee0186310 <e28120> {c226} @dt=0x555edfebea00@(G/w1)  stall_decode [RV] <- VAR 0x555edff3c910 <e28048> {c157} @dt=0x555edfebea00@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x555edff4e9b0 <e2580> {c227}  clear -> VAR 0x555ee0113390 <e30597> {o5} @dt=0x555edfebea00@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x555ee0186430 <e28121> {c227} @dt=0x555edfebea00@(G/w1)  program_counter_src_decode [RV] <- VAR 0x555edfeee5f0 <e27856> {c39} @dt=0x555edfebea00@(G/w1)  program_counter_src_decode VAR
    1:2:1: PIN 0x555edff4ed80 <e2584> {c228}  instruction_fetch -> VAR 0x555ee0114af0 <e30599> {o8} @dt=0x555edfee2810@(G/w32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x555ee0186550 <e28122> {c228} @dt=0x555edfee2810@(G/w32)  instruction_fetch [RV] <- VAR 0x555edfeecc50 <e27853> {c34} @dt=0x555edfee2810@(G/w32)  instruction_fetch VAR
    1:2:1: PIN 0x555edff4f1d0 <e2588> {c229}  program_counter_plus_four_fetch -> VAR 0x555ee0115d80 <e30600> {o9} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x555ee0186670 <e28123> {c229} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x555edfeebb10 <e27852> {c33} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x555edff4f640 <e2592> {c230}  instruction_decode -> VAR 0x555ee01170b0 <e30601> {o11} @dt=0x555edfee2810@(G/w32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0186790 <e28124> {c230} @dt=0x555edfee2810@(G/w32)  instruction_decode [LV] => VAR 0x555edfef6a30 <e27870> {c59} @dt=0x555edfee2810@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x555edff4fa90 <e2596> {c231}  program_counter_plus_four_decode -> VAR 0x555ee01183e0 <e30602> {o12} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01868b0 <e28125> {c231} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x555edfef7b90 <e27871> {c60} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode VAR
    1:2: CELL 0x555edfedae50 <e2651> {c234}  control_unit -> MODULE 0x555edffc7ea0 <e13623> {f1}  Control_Unit  L3
    1:2:1: PIN 0x555edff50220 <e2600> {c235}  instruction -> VAR 0x555edffd7a00 <e28922> {f3} @dt=0x555edfee2810@(G/w32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x555ee01869d0 <e28126> {c235} @dt=0x555edfee2810@(G/w32)  instruction_decode [RV] <- VAR 0x555edfef6a30 <e27870> {c59} @dt=0x555edfee2810@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x555edff50620 <e2605> {c236}  register_write -> VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0186af0 <e28127> {c236} @dt=0x555edfebea00@(G/w1)  register_write_decode [LV] => VAR 0x555edfeeea50 <e27857> {c40} @dt=0x555edfebea00@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x555edff50ab0 <e2609> {c237}  memory_to_register -> VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0186c10 <e28128> {c237} @dt=0x555edfebea00@(G/w1)  memory_to_register_decode [LV] => VAR 0x555edfeeee50 <e27858> {c41} @dt=0x555edfebea00@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x555edff50e80 <e2613> {c238}  memory_write -> VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0186d30 <e28129> {c238} @dt=0x555edfebea00@(G/w1)  memory_write_decode [LV] => VAR 0x555edfeef2b0 <e27859> {c42} @dt=0x555edfebea00@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x555edff51280 <e2617> {c239}  ALU_src_B -> VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0186e50 <e26914> {c239} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_decode [LV] => VAR 0x555edfef03f0 <e25871> {c43} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x555edff51710 <e2621> {c240}  register_destination -> VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0186f70 <e28130> {c240} @dt=0x555edfeeff30@(G/w2)  register_destination_decode [LV] => VAR 0x555edfef1550 <e27860> {c44} @dt=0x555edfeeff30@(G/w2)  register_destination_decode VAR
    1:2:1: PIN 0x555edff51aa0 <e2625> {c241}  branch -> VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0187090 <e28131> {c241} @dt=0x555edfebea00@(G/w1)  branch_decode [LV] => VAR 0x555edfef1950 <e27861> {c45} @dt=0x555edfebea00@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x555edfed6e60 <e2629> {c242}  HI_register_write -> VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01871b0 <e28132> {c242} @dt=0x555edfebea00@(G/w1)  HI_register_write_decode [LV] => VAR 0x555edfef4390 <e27867> {c52} @dt=0x555edfebea00@(G/w1)  HI_register_write_decode VAR
    1:2:1: PIN 0x555edfed7730 <e2633> {c243}  LO_register_write -> VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01872d0 <e28133> {c243} @dt=0x555edfebea00@(G/w1)  LO_register_write_decode [LV] => VAR 0x555edfef4790 <e27868> {c53} @dt=0x555edfebea00@(G/w1)  LO_register_write_decode VAR
    1:2:1: PIN 0x555edfed81b0 <e2637> {c244}  ALU_function -> VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01873f0 <e26919> {c244} @dt=0x555edfef29d0@(G/w6)  ALU_function_decode [LV] => VAR 0x555edfef2e90 <e25893> {c47} @dt=0x555edfef29d0@(G/w6)  ALU_function_decode VAR
    1:2:1: PIN 0x555edfed8b30 <e2641> {c245}  program_counter_multiplexer_jump -> VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0187510 <e28134> {c245} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_decode [LV] => VAR 0x555edfef32d0 <e27863> {c48} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x555edfed98f0 <e2645> {c246}  j_instruction -> VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0187630 <e28135> {c246} @dt=0x555edfebea00@(G/w1)  j_instruction_decode [LV] => VAR 0x555edfef3f90 <e27866> {c51} @dt=0x555edfebea00@(G/w1)  j_instruction_decode VAR
    1:2:1: PIN 0x555edfeda470 <e2649> {c247}  using_HI_LO -> VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0187750 <e28136> {c247} @dt=0x555edfebea00@(G/w1)  using_HI_LO_decode [LV] => VAR 0x555edfef3b30 <e27865> {c50} @dt=0x555edfebea00@(G/w1)  using_HI_LO_decode VAR
    1:2: ASSIGNW 0x555edff51de0 <e28142> {c251} @dt=0x555edfee2810@(G/w32)
    1:2:1: COND 0x555edfedaf90 <e28140> {c251} @dt=0x555edfee2810@(G/w32)
    1:2:1:1: VARREF 0x555ee0187870 <e28137> {c251} @dt=0x555edfebea00@(G/w1)  forward_A_decode [RV] <- VAR 0x555edff3cda0 <e28049> {c158} @dt=0x555edfebea00@(G/w1)  forward_A_decode VAR
    1:2:1:2: VARREF 0x555ee0187990 <e28138> {c251} @dt=0x555edfee2810@(G/w32)  ALU_output_memory [RV] <- VAR 0x555edff2d7e0 <e28030> {c132} @dt=0x555edfee2810@(G/w32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x555ee0187ab0 <e28139> {c251} @dt=0x555edfee2810@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x555edff09f50 <e27986> {c80} @dt=0x555edfee2810@(G/w32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x555ee0187bd0 <e28141> {c251} @dt=0x555edfee2810@(G/w32)  comparator_1 [LV] => VAR 0x555edff0f670 <e27991> {c85} @dt=0x555edfee2810@(G/w32)  comparator_1 VAR
    1:2: ASSIGNW 0x555edff52300 <e28148> {c252} @dt=0x555edfee2810@(G/w32)
    1:2:1: COND 0x555edff52240 <e28146> {c252} @dt=0x555edfee2810@(G/w32)
    1:2:1:1: VARREF 0x555ee0187cf0 <e28143> {c252} @dt=0x555edfebea00@(G/w1)  forward_B_decode [RV] <- VAR 0x555edff3d230 <e28050> {c159} @dt=0x555edfebea00@(G/w1)  forward_B_decode VAR
    1:2:1:2: VARREF 0x555ee0187e10 <e28144> {c252} @dt=0x555edfee2810@(G/w32)  ALU_output_memory [RV] <- VAR 0x555edff2d7e0 <e28030> {c132} @dt=0x555edfee2810@(G/w32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x555ee0187f30 <e28145> {c252} @dt=0x555edfee2810@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x555edff0b130 <e27987> {c81} @dt=0x555edfee2810@(G/w32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x555ee0188050 <e28147> {c252} @dt=0x555edfee2810@(G/w32)  comparator_2 [LV] => VAR 0x555edff107c0 <e27992> {c86} @dt=0x555edfee2810@(G/w32)  comparator_2 VAR
    1:2: ASSIGNW 0x555edff52890 <e28154> {c253} @dt=0x555edfee2810@(G/w32)
    1:2:1: COND 0x555edff527d0 <e28152> {c253} @dt=0x555edfee2810@(G/w32)
    1:2:1:1: VARREF 0x555ee0188170 <e28149> {c253} @dt=0x555edfebea00@(G/w1)  using_HI_LO_decode [RV] <- VAR 0x555edfef3b30 <e27865> {c50} @dt=0x555edfebea00@(G/w1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x555ee0188290 <e28150> {c253} @dt=0x555edfee2810@(G/w32)  register_file_output_LO_decode [RV] <- VAR 0x555edff069e0 <e27983> {c77} @dt=0x555edfee2810@(G/w32)  register_file_output_LO_decode VAR
    1:2:1:3: VARREF 0x555ee01883b0 <e28151> {c253} @dt=0x555edfee2810@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x555edff09f50 <e27986> {c80} @dt=0x555edfee2810@(G/w32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x555ee01884d0 <e28153> {c253} @dt=0x555edfee2810@(G/w32)  src_A_decode [LV] => VAR 0x555edff0c280 <e27988> {c82} @dt=0x555edfee2810@(G/w32)  src_A_decode VAR
    1:2: ASSIGNW 0x555edff52f50 <e28160> {c254} @dt=0x555edfee2810@(G/w32)
    1:2:1: COND 0x555edff52e90 <e28158> {c254} @dt=0x555edfee2810@(G/w32)
    1:2:1:1: VARREF 0x555ee01885f0 <e28155> {c254} @dt=0x555edfebea00@(G/w1)  using_HI_LO_decode [RV] <- VAR 0x555edfef3b30 <e27865> {c50} @dt=0x555edfebea00@(G/w1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x555ee0188710 <e28156> {c254} @dt=0x555edfee2810@(G/w32)  register_file_output_HI_decode [RV] <- VAR 0x555edff07bc0 <e27984> {c78} @dt=0x555edfee2810@(G/w32)  register_file_output_HI_decode VAR
    1:2:1:3: VARREF 0x555ee0188830 <e28157> {c254} @dt=0x555edfee2810@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x555edff0b130 <e27987> {c81} @dt=0x555edfee2810@(G/w32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x555ee0188950 <e28159> {c254} @dt=0x555edfee2810@(G/w32)  src_B_decode [LV] => VAR 0x555edff0d3d0 <e27989> {c83} @dt=0x555edfee2810@(G/w32)  src_B_decode VAR
    1:2: CELL 0x555edff54000 <e2720> {c257}  reg_output_comparator -> MODULE 0x555ee0048b70 <e13624> {g1}  Comparator  L3
    1:2:1: PIN 0x555edff531c0 <e2701> {c258}  op -> VAR 0x555ee0049cc0 <e29681> {g3} @dt=0x555edfef29d0@(G/w6)  op INPUT PORT
    1:2:1:1: VARREF 0x555ee0188a70 <e28161> {c258} @dt=0x555edfef29d0@(G/w6)  op [RV] <- VAR 0x555edfef8cb0 <e27872> {c62} @dt=0x555edfef29d0@(G/w6)  op VAR
    1:2:1: PIN 0x555edff53400 <e2706> {c259}  rt -> VAR 0x555ee004aee0 <e29682> {g4} @dt=0x555edfefa4d0@(G/w5)  rt INPUT PORT
    1:2:1:1: VARREF 0x555ee0188b90 <e28162> {c259} @dt=0x555edfefa4d0@(G/w5)  Rt_decode [RV] <- VAR 0x555edfefe130 <e27915> {c67} @dt=0x555edfefa4d0@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x555edff53740 <e2710> {c260}  a -> VAR 0x555ee004c120 <e29683> {g5} @dt=0x555edfee2810@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x555ee0188cb0 <e28163> {c260} @dt=0x555edfee2810@(G/w32)  comparator_1 [RV] <- VAR 0x555edff0f670 <e27991> {c85} @dt=0x555edfee2810@(G/w32)  comparator_1 VAR
    1:2:1: PIN 0x555edff53b00 <e2714> {c261}  b -> VAR 0x555ee004d360 <e29684> {g6} @dt=0x555edfee2810@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x555ee0188dd0 <e28164> {c261} @dt=0x555edfee2810@(G/w32)  comparator_2 [RV] <- VAR 0x555edff107c0 <e27992> {c86} @dt=0x555edfee2810@(G/w32)  comparator_2 VAR
    1:2:1: PIN 0x555edff53ec0 <e2718> {c262}  c -> VAR 0x555ee004d8a0 <e29685> {g7} @dt=0x555edfebea00@(G/w1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0188ef0 <e28165> {c262} @dt=0x555edfebea00@(G/w1)  equal_decode [LV] => VAR 0x555edfef1d50 <e27862> {c46} @dt=0x555edfebea00@(G/w1)  equal_decode VAR
    1:2: ASSIGNW 0x555edff547d0 <e28170> {c265} @dt=0x555edfebea00@(G/w1)
    1:2:1: AND 0x555edff54710 <e28168> {c265} @dt=0x555edfebea00@(G/w1)
    1:2:1:1: VARREF 0x555ee0189010 <e28166> {c265} @dt=0x555edfebea00@(G/w1)  branch_decode [RV] <- VAR 0x555edfef1950 <e27861> {c45} @dt=0x555edfebea00@(G/w1)  branch_decode VAR
    1:2:1:2: VARREF 0x555ee0189130 <e28167> {c265} @dt=0x555edfebea00@(G/w1)  equal_decode [RV] <- VAR 0x555edfef1d50 <e27862> {c46} @dt=0x555edfebea00@(G/w1)  equal_decode VAR
    1:2:2: VARREF 0x555ee0189250 <e28169> {c265} @dt=0x555edfebea00@(G/w1)  program_counter_src_decode [LV] => VAR 0x555edfeee5f0 <e27856> {c39} @dt=0x555edfebea00@(G/w1)  program_counter_src_decode VAR
    1:2: ASSIGNW 0x555edff55e50 <e28197> {c266} @dt=0x555edfee2810@(G/w32)
    1:2:1: CONCAT 0x555edff55920 <e32241#> {c266} @dt=0x555edfee2810@(G/w32)
    1:2:1:1: REPLICATE 0x555edff555b0 <e28192> {c266} @dt=0x555edff026f0@(G/w16)
    1:2:1:1:1: SEL 0x555ee01ee6c0 <e28181> {c266} @dt=0x555edfebea00@(G/w1) decl[15:0]]
    1:2:1:1:1:1: VARREF 0x555ee0189370 <e26995> {c266} @dt=0x555edff026f0@(G/w16)  immediate [RV] <- VAR 0x555edff02bf0 <e26273> {c72} @dt=0x555edff026f0@(G/w16)  immediate VAR
    1:2:1:1:1:2: CONST 0x555ee01ee950 <e27020> {c266} @dt=0x555ee01ee870@(G/sw4)  4'hf
    1:2:1:1:1:3: CONST 0x555ee01f0bc0 <e28180> {c266} @dt=0x555edfee2810@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x555ee01f0e10 <e28191> {c266} @dt=0x555ee01f0ae0@(G/sw32)  32'sh10
    1:2:1:2: VARREF 0x555ee0189490 <e27026> {c266} @dt=0x555edff026f0@(G/w16)  immediate [RV] <- VAR 0x555edff02bf0 <e26273> {c72} @dt=0x555edff026f0@(G/w16)  immediate VAR
    1:2:2: VARREF 0x555ee01895b0 <e28196> {c266} @dt=0x555edfee2810@(G/w32)  sign_imm_decode [LV] => VAR 0x555edff0e520 <e27990> {c84} @dt=0x555edfee2810@(G/w32)  sign_imm_decode VAR
    1:2: ASSIGNW 0x555edff56770 <e28211> {c267} @dt=0x555edfee2810@(G/w32)
    1:2:1: SHIFTL 0x555edff566b0 <e28209> {c267} @dt=0x555edfee2810@(G/w32)
    1:2:1:1: VARREF 0x555ee01896d0 <e28198> {c267} @dt=0x555edfee2810@(G/w32)  sign_imm_decode [RV] <- VAR 0x555edff0e520 <e27990> {c84} @dt=0x555edfee2810@(G/w32)  sign_imm_decode VAR
    1:2:1:2: CONST 0x555ee01f1060 <e28208> {c267} @dt=0x555ee01f0ae0@(G/sw32)  32'sh2
    1:2:2: VARREF 0x555ee01897f0 <e28210> {c267} @dt=0x555edfee2810@(G/w32)  shifter_output_decode [LV] => VAR 0x555edff08d30 <e27985> {c79} @dt=0x555edfee2810@(G/w32)  shifter_output_decode VAR
    1:2: CELL 0x555edff57620 <e2804> {c269}  adder_decode -> MODULE 0x555edff85470 <e13621> {d1}  Adder  L3
    1:2:1: PIN 0x555edff56c70 <e2793> {c270}  a -> VAR 0x555edff866e0 <e28391> {d3} @dt=0x555edfee2810@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x555ee0189910 <e28212> {c270} @dt=0x555edfee2810@(G/w32)  shifter_output_decode [RV] <- VAR 0x555edff08d30 <e27985> {c79} @dt=0x555edfee2810@(G/w32)  shifter_output_decode VAR
    1:2:1: PIN 0x555edff57090 <e2798> {c271}  b -> VAR 0x555edff86ec0 <e28392> {d3} @dt=0x555edfee2810@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x555ee0189a30 <e28213> {c271} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode [RV] <- VAR 0x555edfef7b90 <e27871> {c60} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x555edff574e0 <e2802> {c272}  z -> VAR 0x555edff88100 <e28393> {d4} @dt=0x555edfee2810@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0189b50 <e28214> {c272} @dt=0x555edfee2810@(G/w32)  program_counter_branch_decode [LV] => VAR 0x555edfef58f0 <e27869> {c58} @dt=0x555edfee2810@(G/w32)  program_counter_branch_decode VAR
    1:2: CELL 0x555edff62040 <e2969> {c275}  decode_execute_register -> MODULE 0x555ee00b9990 <e13630> {m1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x555edff57bb0 <e2806> {c276}  clk -> VAR 0x555ee00bad30 <e30182> {m3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x555ee0189c70 <e28215> {c276} @dt=0x555edfebea00@(G/w1)  internal_clk [RV] <- VAR 0x555edfee88f0 <e27849> {c27} @dt=0x555edfebea00@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x555edff57f90 <e2811> {c277}  clear -> VAR 0x555ee00bb3b0 <e30183> {m4} @dt=0x555edfebea00@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x555ee0189d90 <e28216> {c277} @dt=0x555edfebea00@(G/w1)  flush_execute_register [RV] <- VAR 0x555edff3d6c0 <e28051> {c160} @dt=0x555edfebea00@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x555edff58350 <e2815> {c278}  reset -> VAR 0x555ee00bb7d0 <e30184> {m5} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x555ee0189eb0 <e28217> {c278} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555edfed17a0 <e27839> {c8} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x555edff58770 <e2819> {c279}  register_write_decode -> VAR 0x555ee00bbbf0 <e30185> {m8} @dt=0x555edfebea00@(G/w1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee0189fd0 <e28218> {c279} @dt=0x555edfebea00@(G/w1)  register_write_decode [RV] <- VAR 0x555edfeeea50 <e27857> {c40} @dt=0x555edfebea00@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x555edff58bf0 <e2823> {c280}  memory_to_register_decode -> VAR 0x555ee00bc010 <e30186> {m9} @dt=0x555edfebea00@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a0f0 <e28219> {c280} @dt=0x555edfebea00@(G/w1)  memory_to_register_decode [RV] <- VAR 0x555edfeeee50 <e27858> {c41} @dt=0x555edfebea00@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x555edff59030 <e2827> {c281}  memory_write_decode -> VAR 0x555ee00bc430 <e30187> {m10} @dt=0x555edfebea00@(G/w1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a210 <e28220> {c281} @dt=0x555edfebea00@(G/w1)  memory_write_decode [RV] <- VAR 0x555edfeef2b0 <e27859> {c42} @dt=0x555edfebea00@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x555edff59470 <e2831> {c282}  ALU_src_B_decode -> VAR 0x555ee00bd690 <e30188> {m11} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a330 <e27056> {c282} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_decode [RV] <- VAR 0x555edfef03f0 <e25871> {c43} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x555edff598f0 <e2835> {c283}  register_destination_decode -> VAR 0x555ee00be8f0 <e30189> {m12} @dt=0x555edfeeff30@(G/w2)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a450 <e28221> {c283} @dt=0x555edfeeff30@(G/w2)  register_destination_decode [RV] <- VAR 0x555edfef1550 <e27860> {c44} @dt=0x555edfeeff30@(G/w2)  register_destination_decode VAR
    1:2:1: PIN 0x555edff59d70 <e2839> {c284}  HI_register_write_decode -> VAR 0x555ee00bee10 <e30190> {m13} @dt=0x555edfebea00@(G/w1)  HI_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a570 <e28222> {c284} @dt=0x555edfebea00@(G/w1)  HI_register_write_decode [RV] <- VAR 0x555edfef4390 <e27867> {c52} @dt=0x555edfebea00@(G/w1)  HI_register_write_decode VAR
    1:2:1: PIN 0x555edff5a1f0 <e2843> {c285}  LO_register_write_decode -> VAR 0x555ee00bf330 <e30191> {m14} @dt=0x555edfebea00@(G/w1)  LO_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a690 <e28223> {c285} @dt=0x555edfebea00@(G/w1)  LO_register_write_decode [RV] <- VAR 0x555edfef4790 <e27868> {c53} @dt=0x555edfebea00@(G/w1)  LO_register_write_decode VAR
    1:2:1: PIN 0x555edff5a630 <e2847> {c286}  ALU_function_decode -> VAR 0x555ee00c05d0 <e30192> {m15} @dt=0x555edfef29d0@(G/w6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a7b0 <e27060> {c286} @dt=0x555edfef29d0@(G/w6)  ALU_function_decode [RV] <- VAR 0x555edfef2e90 <e25893> {c47} @dt=0x555edfef29d0@(G/w6)  ALU_function_decode VAR
    1:2:1: PIN 0x555edff5a9f0 <e2851> {c287}  Rs_decode -> VAR 0x555ee00c8d50 <e30207> {m32} @dt=0x555edfefa4d0@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a8d0 <e28224> {c287} @dt=0x555edfefa4d0@(G/w5)  Rs_decode [RV] <- VAR 0x555edfefafd0 <e27887> {c64} @dt=0x555edfefa4d0@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x555edff5adb0 <e2855> {c288}  Rt_decode -> VAR 0x555ee00c9fc0 <e30208> {m33} @dt=0x555edfefa4d0@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018a9f0 <e28225> {c288} @dt=0x555edfefa4d0@(G/w5)  Rt_decode [RV] <- VAR 0x555edfefe130 <e27915> {c67} @dt=0x555edfefa4d0@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x555edff5b170 <e2859> {c289}  Rd_decode -> VAR 0x555ee00cb230 <e30209> {m34} @dt=0x555edfefa4d0@(G/w5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018ab10 <e28226> {c289} @dt=0x555edfefa4d0@(G/w5)  Rd_decode [RV] <- VAR 0x555edff00d40 <e27944> {c70} @dt=0x555edfefa4d0@(G/w5)  Rd_decode VAR
    1:2:1: PIN 0x555edff5b530 <e2863> {c290}  sign_imm_decode -> VAR 0x555ee00cc4a0 <e30210> {m35} @dt=0x555edfee2810@(G/w32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018ac30 <e28227> {c290} @dt=0x555edfee2810@(G/w32)  sign_imm_decode [RV] <- VAR 0x555edff0e520 <e27990> {c84} @dt=0x555edfee2810@(G/w32)  sign_imm_decode VAR
    1:2:1: PIN 0x555edff5b980 <e2867> {c291}  program_counter_multiplexer_jump_decode -> VAR 0x555ee00c0b30 <e30193> {m16} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018ad50 <e28228> {c291} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x555edfef32d0 <e27863> {c48} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x555edff5bdf0 <e2871> {c292}  j_instruction_decode -> VAR 0x555ee00c1090 <e30194> {m17} @dt=0x555edfebea00@(G/w1)  j_instruction_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018ae70 <e28229> {c292} @dt=0x555edfebea00@(G/w1)  j_instruction_decode [RV] <- VAR 0x555edfef3f90 <e27866> {c51} @dt=0x555edfebea00@(G/w1)  j_instruction_decode VAR
    1:2:1: PIN 0x555edff5c230 <e2875> {c293}  using_HI_LO_decode -> VAR 0x555ee00c1630 <e30195> {m18} @dt=0x555edfebea00@(G/w1)  using_HI_LO_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018af90 <e28230> {c293} @dt=0x555edfebea00@(G/w1)  using_HI_LO_decode [RV] <- VAR 0x555edfef3b30 <e27865> {c50} @dt=0x555edfebea00@(G/w1)  using_HI_LO_decode VAR
    1:2:1: PIN 0x555edff5c6b0 <e2879> {c295}  register_write_execute -> VAR 0x555ee00c1c10 <e30196> {m20} @dt=0x555edfebea00@(G/w1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b0b0 <e28231> {c295} @dt=0x555edfebea00@(G/w1)  register_write_execute [LV] => VAR 0x555edff17830 <e28002> {c98} @dt=0x555edfebea00@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x555edff5cb30 <e2883> {c296}  memory_to_register_execute -> VAR 0x555ee00c2170 <e30197> {m21} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b1d0 <e28232> {c296} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute [LV] => VAR 0x555edff13080 <e27995> {c91} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x555edff5cf70 <e2887> {c297}  memory_write_execute -> VAR 0x555ee00c26d0 <e30198> {m22} @dt=0x555edfebea00@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b2f0 <e28233> {c297} @dt=0x555edfebea00@(G/w1)  memory_write_execute [LV] => VAR 0x555edff13510 <e27996> {c92} @dt=0x555edfebea00@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x555edff5d150 <e2891> {c298}  ALU_src_B_execute -> VAR 0x555ee00c3990 <e30199> {m23} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b410 <e28234> {c298} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute [LV] => VAR 0x555edff15830 <e27998> {c94} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x555edff5d420 <e2895> {c299}  register_destination_execute -> VAR 0x555ee00c4c20 <e30200> {m24} @dt=0x555edfeeff30@(G/w2)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b530 <e28235> {c299} @dt=0x555edfeeff30@(G/w2)  register_destination_execute [LV] => VAR 0x555edff12bc0 <e27994> {c90} @dt=0x555edfeeff30@(G/w2)  register_destination_execute VAR
    1:2:1: PIN 0x555edff5d8a0 <e2899> {c300}  HI_register_write_execute -> VAR 0x555ee00c5230 <e30201> {m25} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b650 <e28236> {c300} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute [LV] => VAR 0x555edff16ee0 <e28000> {c96} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute VAR
    1:2:1: PIN 0x555edff5dd20 <e2903> {c301}  LO_register_write_execute -> VAR 0x555ee00c5840 <e30202> {m26} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b770 <e28237> {c301} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute [LV] => VAR 0x555edff173a0 <e28001> {c97} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute VAR
    1:2:1: PIN 0x555edff5e140 <e2907> {c302}  ALU_function_execute -> VAR 0x555ee00c6b40 <e30203> {m27} @dt=0x555edfef29d0@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b890 <e28238> {c302} @dt=0x555edfef29d0@(G/w6)  ALU_function_execute [LV] => VAR 0x555edff169e0 <e27999> {c95} @dt=0x555edfef29d0@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x555edff5e500 <e2911> {c303}  Rs_execute -> VAR 0x555ee00cd750 <e30211> {m37} @dt=0x555edfefa4d0@(G/w5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018b9b0 <e28239> {c303} @dt=0x555edfefa4d0@(G/w5)  Rs_execute [LV] => VAR 0x555edff224e0 <e28014> {c112} @dt=0x555edfefa4d0@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x555edff5e8c0 <e2915> {c304}  Rt_execute -> VAR 0x555ee00ce9c0 <e30212> {m38} @dt=0x555edfefa4d0@(G/w5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018bad0 <e28240> {c304} @dt=0x555edfefa4d0@(G/w5)  Rt_execute [LV] => VAR 0x555edff23630 <e28015> {c113} @dt=0x555edfefa4d0@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x555edff5ec80 <e2919> {c305}  Rd_execute -> VAR 0x555ee00cfc30 <e30213> {m39} @dt=0x555edfefa4d0@(G/w5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018bbf0 <e28241> {c305} @dt=0x555edfefa4d0@(G/w5)  Rd_execute [LV] => VAR 0x555edff24780 <e28016> {c114} @dt=0x555edfefa4d0@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x555edff5f0c0 <e2923> {c306}  sign_imm_execute -> VAR 0x555ee00d0f30 <e30214> {m40} @dt=0x555edfee2810@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018bd10 <e28242> {c306} @dt=0x555edfee2810@(G/w32)  sign_imm_execute [LV] => VAR 0x555edff258f0 <e28017> {c115} @dt=0x555edfee2810@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x555edff5f580 <e2927> {c307}  program_counter_multiplexer_jump_execute -> VAR 0x555ee00c7160 <e30204> {m28} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018be30 <e28243> {c307} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x555edff17d70 <e28003> {c99} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x555edff5f9c0 <e2931> {c308}  j_instruction_execute -> VAR 0x555ee00c7760 <e30205> {m29} @dt=0x555edfebea00@(G/w1)  j_instruction_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018bf50 <e28244> {c308} @dt=0x555edfebea00@(G/w1)  j_instruction_execute [LV] => VAR 0x555edff18200 <e28004> {c100} @dt=0x555edfebea00@(G/w1)  j_instruction_execute VAR
    1:2:1: PIN 0x555edff5fe00 <e2935> {c309}  using_HI_LO_execute -> VAR 0x555ee00c7d30 <e30206> {m30} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018c070 <e28245> {c309} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute [LV] => VAR 0x555edff18690 <e28005> {c101} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x555edff601c0 <e2939> {c310}  src_A_decode -> VAR 0x555ee00d21d0 <e30215> {m43} @dt=0x555edfee2810@(G/w32)  src_A_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018c190 <e28246> {c310} @dt=0x555edfee2810@(G/w32)  src_A_decode [RV] <- VAR 0x555edff0c280 <e27988> {c82} @dt=0x555edfee2810@(G/w32)  src_A_decode VAR
    1:2:1: PIN 0x555edff60580 <e2943> {c311}  src_B_decode -> VAR 0x555ee00d3440 <e30216> {m44} @dt=0x555edfee2810@(G/w32)  src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018c2b0 <e28247> {c311} @dt=0x555edfee2810@(G/w32)  src_B_decode [RV] <- VAR 0x555edff0d3d0 <e27989> {c83} @dt=0x555edfee2810@(G/w32)  src_B_decode VAR
    1:2:1: PIN 0x555edff609d0 <e2947> {c312}  program_counter_plus_four_decode -> VAR 0x555ee00d4740 <e30217> {m45} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018c3d0 <e28248> {c312} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode [RV] <- VAR 0x555edfef7b90 <e27871> {c60} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x555edff60e80 <e2951> {c313}  j_program_counter_decode -> VAR 0x555ee00d5aa0 <e30218> {m46} @dt=0x555edfee2810@(G/w32)  j_program_counter_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee018c4f0 <e28249> {c313} @dt=0x555edfee2810@(G/w32)  j_program_counter_decode [RV] <- VAR 0x555edff119a0 <e27993> {c87} @dt=0x555edfee2810@(G/w32)  j_program_counter_decode VAR
    1:2:1: PIN 0x555edff61240 <e2955> {c314}  src_A_execute -> VAR 0x555ee00d6d50 <e30219> {m48} @dt=0x555edfee2810@(G/w32)  src_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018c610 <e28250> {c314} @dt=0x555edfee2810@(G/w32)  src_A_execute [LV] => VAR 0x555edff19820 <e28006> {c104} @dt=0x555edfee2810@(G/w32)  src_A_execute VAR
    1:2:1: PIN 0x555edff61600 <e2959> {c315}  src_B_execute -> VAR 0x555ee00d7fc0 <e30220> {m49} @dt=0x555edfee2810@(G/w32)  src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018c730 <e28251> {c315} @dt=0x555edfee2810@(G/w32)  src_B_execute [LV] => VAR 0x555edff1a970 <e28007> {c105} @dt=0x555edfee2810@(G/w32)  src_B_execute VAR
    1:2:1: PIN 0x555edff61a50 <e2963> {c316}  program_counter_plus_four_execute -> VAR 0x555ee00d92c0 <e30221> {m50} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018c850 <e28252> {c316} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_execute [LV] => VAR 0x555edff27cc0 <e28019> {c117} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x555edff61f00 <e2967> {c317}  j_program_counter_execute -> VAR 0x555ee00da660 <e30222> {m51} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018c970 <e28253> {c317} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute [LV] => VAR 0x555edff28ed0 <e28020> {c118} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute VAR
    1:2: CELL 0x555edff63210 <e2987> {c320}  plus_four_adder_execute -> MODULE 0x555edff85470 <e13621> {d1}  Adder  L3
    1:2:1: PIN 0x555edff62890 <e2976> {c321}  a -> VAR 0x555edff866e0 <e28391> {d3} @dt=0x555edfee2810@(G/w32)  a INPUT PORT
    1:2:1:1: CONST 0x555edff625c0 <e28254> {c321} @dt=0x555edfee2810@(G/w32)  32'h4
    1:2:1: PIN 0x555edff62cb0 <e2981> {c322}  b -> VAR 0x555edff86ec0 <e28392> {d3} @dt=0x555edfee2810@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x555ee018ca90 <e28255> {c322} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_execute [RV] <- VAR 0x555edff27cc0 <e28019> {c117} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x555edff630d0 <e2985> {c323}  z -> VAR 0x555edff88100 <e28393> {d4} @dt=0x555edfee2810@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018cbb0 <e28256> {c323} @dt=0x555edfee2810@(G/w32)  program_counter_plus_eight_execute [LV] => VAR 0x555edff26ae0 <e28018> {c116} @dt=0x555edfee2810@(G/w32)  program_counter_plus_eight_execute VAR
    1:2: CELL 0x555edff65ac0 <e3032> {c326}  write_register_execute_mux -> MODULE 0x555ee0196300 <e19161> {j1}  MUX_4INPUT__B5  L3
    1:2:1: PIN 0x555edff63f20 <e2997> {c327}  control -> VAR 0x555ee0196800 <e30050> {j6} @dt=0x555edfeeff30@(G/w2)  control INPUT PORT
    1:2:1:1: VARREF 0x555ee018ccd0 <e28257> {c327} @dt=0x555edfeeff30@(G/w2)  register_destination_execute [RV] <- VAR 0x555edff12bc0 <e27994> {c90} @dt=0x555edfeeff30@(G/w2)  register_destination_execute VAR
    1:2:1: PIN 0x555edff642b0 <e3002> {c328}  input_0 -> VAR 0x555ee0196e80 <e30051> {j7} @dt=0x555edfefa4d0@(G/w5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x555ee018cdf0 <e28258> {c328} @dt=0x555edfefa4d0@(G/w5)  Rt_execute [RV] <- VAR 0x555edff23630 <e28015> {c113} @dt=0x555edfefa4d0@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x555edff64670 <e3006> {c329}  input_1 -> VAR 0x555ee01976e0 <e30052> {j8} @dt=0x555edfefa4d0@(G/w5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x555ee018cf10 <e28259> {c329} @dt=0x555edfefa4d0@(G/w5)  Rd_execute [RV] <- VAR 0x555edff24780 <e28016> {c114} @dt=0x555edfefa4d0@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x555edff64ca0 <e3014> {c330}  input_2 -> VAR 0x555ee0197f40 <e30053> {j9} @dt=0x555edfefa4d0@(G/w5)  input_2 INPUT PORT
    1:2:1:1: CONST 0x555edff649d0 <e28260> {c330} @dt=0x555edfefa4d0@(G/w5)  5'h1f
    1:2:1: PIN 0x555edff652d0 <e3023> {c331}  input_3 -> VAR 0x555ee01987a0 <e30054> {j10} @dt=0x555edfefa4d0@(G/w5)  input_3 INPUT PORT
    1:2:1:1: CONST 0x555ee01ef000 <e28261> {c331} @dt=0x555edfefa4d0@(G/w5)  5'h0
    1:2:1: PIN 0x555edff656f0 <e3027> {c332}  resolved -> VAR 0x555ee0199000 <e30055> {j12} @dt=0x555edfefa4d0@(G/w5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018d030 <e28262> {c332} @dt=0x555edfefa4d0@(G/w5)  write_register_execute [LV] => VAR 0x555edff14680 <e27997> {c93} @dt=0x555edfefa4d0@(G/w5)  write_register_execute VAR
    1:2: CELL 0x555edff69d40 <e3093> {c335}  alu_input_mux -> MODULE 0x555ee013c0d0 <e13634> {q1}  ALU_Input_Mux  L3
    1:2:1: PIN 0x555edff66100 <e3034> {c336}  ALU_src_B_execute -> VAR 0x555ee013d0e0 <e30780> {q2} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018d150 <e28263> {c336} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute [RV] <- VAR 0x555edff15830 <e27998> {c94} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x555edff66540 <e3039> {c337}  forward_one_execute -> VAR 0x555ee013e1a0 <e30781> {q3} @dt=0x555edff3e370@(G/w3)  forward_one_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018d270 <e27111> {c337} @dt=0x555edff3e370@(G/w3)  forward_A_execute [RV] <- VAR 0x555edff3e830 <e26808> {c161} @dt=0x555edff3e370@(G/w3)  forward_A_execute VAR
    1:2:1: PIN 0x555edff66980 <e3043> {c338}  forward_two_execute -> VAR 0x555ee013f460 <e30782> {q4} @dt=0x555edff3e370@(G/w3)  forward_two_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018d390 <e28264> {c338} @dt=0x555edff3e370@(G/w3)  forward_B_execute [RV] <- VAR 0x555edff3f9e0 <e28052> {c162} @dt=0x555edff3e370@(G/w3)  forward_B_execute VAR
    1:2:1: PIN 0x555edff66d40 <e3047> {c340}  read_data_1_reg -> VAR 0x555ee0140700 <e30783> {q6} @dt=0x555edfee2810@(G/w32)  read_data_1_reg INPUT PORT
    1:2:1:1: VARREF 0x555ee018d4b0 <e28265> {c340} @dt=0x555edfee2810@(G/w32)  src_A_execute [RV] <- VAR 0x555edff19820 <e28006> {c104} @dt=0x555edfee2810@(G/w32)  src_A_execute VAR
    1:2:1: PIN 0x555edff67180 <e3051> {c341}  result_writeback -> VAR 0x555ee01419a0 <e30784> {q7} @dt=0x555edfee2810@(G/w32)  result_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee018d5d0 <e28266> {c341} @dt=0x555edfee2810@(G/w32)  result_writeback [RV] <- VAR 0x555edff37970 <e28042> {c149} @dt=0x555edfee2810@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x555edff675c0 <e3055> {c342}  ALU_output_memory -> VAR 0x555ee0142c60 <e30785> {q8} @dt=0x555edfee2810@(G/w32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee018d6f0 <e28267> {c342} @dt=0x555edfee2810@(G/w32)  ALU_output_memory [RV] <- VAR 0x555edff2d7e0 <e28030> {c132} @dt=0x555edfee2810@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x555edff67a00 <e3059> {c343}  LO_result_writeback -> VAR 0x555ee0143f20 <e30786> {q9} @dt=0x555edfee2810@(G/w32)  LO_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee018d810 <e28268> {c343} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x555edff39cd0 <e28044> {c151} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x555edff67e40 <e3063> {c344}  ALU_LO_output_memory -> VAR 0x555ee01451e0 <e30787> {q10} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee018d930 <e28269> {c344} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x555edff2fb40 <e28032> {c134} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x555edff68200 <e3067> {c345}  read_data_2_reg -> VAR 0x555ee0146440 <e30788> {q11} @dt=0x555edfee2810@(G/w32)  read_data_2_reg INPUT PORT
    1:2:1:1: VARREF 0x555ee018da50 <e28270> {c345} @dt=0x555edfee2810@(G/w32)  src_B_execute [RV] <- VAR 0x555edff1a970 <e28007> {c105} @dt=0x555edfee2810@(G/w32)  src_B_execute VAR
    1:2:1: PIN 0x555edff68640 <e3071> {c346}  ALU_HI_output_memory -> VAR 0x555ee01476e0 <e30789> {q12} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee018db70 <e28271> {c346} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x555edff2e990 <e28031> {c133} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x555edff68a80 <e3075> {c347}  HI_result_writeback -> VAR 0x555ee01489a0 <e30790> {q13} @dt=0x555edfee2810@(G/w32)  HI_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee018dc90 <e28272> {c347} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x555edff38b20 <e28043> {c150} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x555edff68ec0 <e3079> {c348}  sign_imm_execute -> VAR 0x555ee0149c60 <e30791> {q14} @dt=0x555edfee2810@(G/w32)  sign_imm_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018ddb0 <e28273> {c348} @dt=0x555edfee2810@(G/w32)  sign_imm_execute [RV] <- VAR 0x555edff258f0 <e28017> {c115} @dt=0x555edfee2810@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x555edff69310 <e3083> {c349}  program_counter_plus_eight_execute -> VAR 0x555ee014aec0 <e30792> {q15} @dt=0x555edfee2810@(G/w32)  program_counter_plus_eight_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018ded0 <e28274> {c349} @dt=0x555edfee2810@(G/w32)  program_counter_plus_eight_execute [RV] <- VAR 0x555edff26ae0 <e28018> {c116} @dt=0x555edfee2810@(G/w32)  program_counter_plus_eight_execute VAR
    1:2:1: PIN 0x555edff697c0 <e3087> {c351}  src_A_ALU_execute -> VAR 0x555ee014c1a0 <e30793> {q17} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018dff0 <e28275> {c351} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute [LV] => VAR 0x555edff1bae0 <e28008> {c106} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x555edff69c00 <e3091> {c352}  src_B_ALU_execute -> VAR 0x555ee014d460 <e30794> {q18} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018e110 <e28276> {c352} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute [LV] => VAR 0x555edff1cc90 <e28009> {c107} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute VAR
    1:2: CELL 0x555edff6b880 <e3118> {c355}  alu -> MODULE 0x555edff8eb30 <e13622> {e2}  ALU  L3
    1:2:1: PIN 0x555edff6a300 <e3095> {c356}  ALU_operation -> VAR 0x555edff8fae0 <e28399> {e4} @dt=0x555edfef29d0@(G/w6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x555ee018e230 <e28277> {c356} @dt=0x555edfef29d0@(G/w6)  ALU_function_execute [RV] <- VAR 0x555edff169e0 <e27999> {c95} @dt=0x555edfef29d0@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x555edff6a700 <e3100> {c357}  input_1 -> VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x555ee018e350 <e28278> {c357} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute [RV] <- VAR 0x555edff1bae0 <e28008> {c106} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x555edff6ab00 <e3104> {c358}  input_2 -> VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x555ee018e470 <e28279> {c358} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute [RV] <- VAR 0x555edff1cc90 <e28009> {c107} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute VAR
    1:2:1: PIN 0x555edff6af40 <e3108> {c360}  ALU_output -> VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018e590 <e28280> {c360} @dt=0x555edfee2810@(G/w32)  ALU_output_execute [LV] => VAR 0x555edff1eff0 <e28011> {c109} @dt=0x555edfee2810@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x555edff6b340 <e3112> {c361}  ALU_HI_output -> VAR 0x555edff942e0 <e28403> {e9} @dt=0x555edfee2810@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018e6b0 <e28281> {c361} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_execute [LV] => VAR 0x555edff201a0 <e28012> {c110} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x555edff6b740 <e3116> {c362}  ALU_LO_output -> VAR 0x555edff95560 <e28404> {e10} @dt=0x555edfee2810@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018e7d0 <e28282> {c362} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_execute [LV] => VAR 0x555edff21350 <e28013> {c111} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_execute VAR
    1:2: ASSIGNW 0x555edff6d300 <e28299> {c365} @dt=0x555edfee2810@(G/w32)
    1:2:1: CONCAT 0x555edff6cdd0 <e32263#> {c365} @dt=0x555edfee2810@(G/w32)
    1:2:1:1: SEL 0x555ee01ef4a0 <e32257#> {c365} @dt=0x555edff48f80@(G/w4) decl[31:0]]
    1:2:1:1:1: VARREF 0x555ee018e8f0 <e28283> {c365} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode [RV] <- VAR 0x555edfef7b90 <e27871> {c60} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode VAR
    1:2:1:1:2: CONST 0x555ee01ef730 <e27173> {c365} @dt=0x555ee01b7880@(G/sw5)  5'h1c
    1:2:1:1:3: CONST 0x555ee01f12b0 <e28293> {c365} @dt=0x555edfee2810@(G/w32)  32'h4
    1:2:1:2: CONCAT 0x555ee0205dc0 <e32258#> {c365} @dt=0x555edff48b30@(G/w28)
    1:2:1:2:1: VARREF 0x555ee018ea10 <e32250#> {c365} @dt=0x555edff045a0@(G/w26)  j_offset [RV] <- VAR 0x555edff04aa0 <e26327> {c74} @dt=0x555edff045a0@(G/w26)  j_offset VAR
    1:2:1:2:2: CONST 0x555edff6cb00 <e32251#> {c365} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2: VARREF 0x555ee018eb30 <e28298> {c365} @dt=0x555edfee2810@(G/w32)  j_program_counter_decode [LV] => VAR 0x555edff119a0 <e27993> {c87} @dt=0x555edfee2810@(G/w32)  j_program_counter_decode VAR
    1:2: CELL 0x555edff74ee0 <e3279> {c367}  execute_memory_register -> MODULE 0x555ee00f1f70 <e13631> {n1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x555edff6d820 <e3168> {c368}  clk -> VAR 0x555ee00f23e0 <e30441> {n3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x555ee018ec50 <e28300> {c368} @dt=0x555edfebea00@(G/w1)  internal_clk [RV] <- VAR 0x555edfee88f0 <e27849> {c27} @dt=0x555edfebea00@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x555edff6dbe0 <e3173> {c369}  reset -> VAR 0x555ee00f2800 <e30442> {n4} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x555ee018ed70 <e28301> {c369} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555edfed17a0 <e27839> {c8} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x555edff6dfe0 <e3177> {c370}  register_write_execute -> VAR 0x555ee00f2c60 <e30443> {n7} @dt=0x555edfebea00@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018ee90 <e28302> {c370} @dt=0x555edfebea00@(G/w1)  register_write_execute [RV] <- VAR 0x555edff17830 <e28002> {c98} @dt=0x555edfebea00@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x555edff6e460 <e3181> {c371}  memory_to_register_execute -> VAR 0x555ee00f30c0 <e30444> {n8} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018efb0 <e28303> {c371} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute [RV] <- VAR 0x555edff13080 <e27995> {c91} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x555edff6e8a0 <e3185> {c372}  memory_write_execute -> VAR 0x555ee00f3520 <e30445> {n9} @dt=0x555edfebea00@(G/w1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018f0d0 <e28304> {c372} @dt=0x555edfebea00@(G/w1)  memory_write_execute [RV] <- VAR 0x555edff13510 <e27996> {c92} @dt=0x555edfebea00@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x555edff6ed20 <e3189> {c373}  HI_register_write_execute -> VAR 0x555ee00f3980 <e30446> {n10} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018f1f0 <e28305> {c373} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute [RV] <- VAR 0x555edff16ee0 <e28000> {c96} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute VAR
    1:2:1: PIN 0x555edff6f1a0 <e3193> {c374}  LO_register_write_execute -> VAR 0x555ee00f3da0 <e30447> {n11} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018f310 <e28306> {c374} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute [RV] <- VAR 0x555edff173a0 <e28001> {c97} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute VAR
    1:2:1: PIN 0x555edff6f660 <e3197> {c375}  program_counter_multiplexer_jump_execute -> VAR 0x555ee00f4380 <e30448> {n12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018f430 <e28307> {c375} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x555edff17d70 <e28003> {c99} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x555edff6faa0 <e3201> {c376}  j_instruction_execute -> VAR 0x555ee00f4950 <e30449> {n13} @dt=0x555edfebea00@(G/w1)  j_instruction_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018f550 <e28308> {c376} @dt=0x555edfebea00@(G/w1)  j_instruction_execute [RV] <- VAR 0x555edff18200 <e28004> {c100} @dt=0x555edfebea00@(G/w1)  j_instruction_execute VAR
    1:2:1: PIN 0x555edff6ff20 <e3205> {c378}  register_write_memory -> VAR 0x555ee00f4f60 <e30450> {n15} @dt=0x555edfebea00@(G/w1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018f670 <e28309> {c378} @dt=0x555edfebea00@(G/w1)  register_write_memory [LV] => VAR 0x555edff293a0 <e28021> {c121} @dt=0x555edfebea00@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x555edff703a0 <e3209> {c379}  memory_to_register_memory -> VAR 0x555ee00f5580 <e30451> {n16} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018f790 <e28310> {c379} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory [LV] => VAR 0x555edff2aa10 <e28023> {c123} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x555edff707e0 <e3213> {c380}  memory_write_memory -> VAR 0x555ee00f5b40 <e30452> {n17} @dt=0x555edfebea00@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018f8b0 <e28311> {c380} @dt=0x555edfebea00@(G/w1)  memory_write_memory [LV] => VAR 0x555edff2aea0 <e28024> {c124} @dt=0x555edfebea00@(G/w1)  memory_write_memory VAR
    1:2:1: PIN 0x555edff70c60 <e3217> {c381}  HI_register_write_memory -> VAR 0x555ee00f6160 <e30453> {n18} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018f9d0 <e28312> {c381} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory [LV] => VAR 0x555edff2b360 <e28025> {c125} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory VAR
    1:2:1: PIN 0x555edff710e0 <e3221> {c382}  LO_register_write_memory -> VAR 0x555ee00f6770 <e30454> {n19} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018faf0 <e28313> {c382} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory [LV] => VAR 0x555edff2b820 <e28026> {c126} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory VAR
    1:2:1: PIN 0x555edff71530 <e3225> {c383}  program_counter_multiplexer_jump_memory -> VAR 0x555ee00f6d50 <e30455> {n20} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018fc10 <e28314> {c383} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x555edff2bcb0 <e28027> {c127} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x555edff719a0 <e3229> {c384}  j_instruction_memory -> VAR 0x555ee00f7340 <e30456> {n21} @dt=0x555edfebea00@(G/w1)  j_instruction_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee018fd30 <e28315> {c384} @dt=0x555edfebea00@(G/w1)  j_instruction_memory [LV] => VAR 0x555edff2c630 <e28029> {c129} @dt=0x555edfebea00@(G/w1)  j_instruction_memory VAR
    1:2:1: PIN 0x555edff71e20 <e3233> {c386}  ALU_output_execute -> VAR 0x555ee00f8670 <e30457> {n24} @dt=0x555edfee2810@(G/w32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018fe50 <e28316> {c386} @dt=0x555edfee2810@(G/w32)  ALU_output_execute [RV] <- VAR 0x555edff1eff0 <e28011> {c109} @dt=0x555edfee2810@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x555edff72260 <e3237> {c387}  ALU_HI_output_execute -> VAR 0x555ee00f9960 <e30458> {n25} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee018ff70 <e28317> {c387} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x555edff201a0 <e28012> {c110} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x555edff726a0 <e3241> {c388}  ALU_LO_output_execute -> VAR 0x555ee00fac50 <e30459> {n26} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0190090 <e28318> {c388} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x555edff21350 <e28013> {c111} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x555edff72ae0 <e3245> {c389}  write_data_execute -> VAR 0x555ee00fbf40 <e30460> {n27} @dt=0x555edfee2810@(G/w32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee01901b0 <e28319> {c389} @dt=0x555edfee2810@(G/w32)  write_data_execute [RV] <- VAR 0x555edff1de40 <e28010> {c108} @dt=0x555edfee2810@(G/w32)  write_data_execute VAR
    1:2:1: PIN 0x555edff72f20 <e3249> {c390}  write_register_execute -> VAR 0x555ee00fd230 <e30461> {n28} @dt=0x555edfefa4d0@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee01902d0 <e28320> {c390} @dt=0x555edfefa4d0@(G/w5)  write_register_execute [RV] <- VAR 0x555edff14680 <e27997> {c93} @dt=0x555edfefa4d0@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x555edff733a0 <e3253> {c391}  j_program_counter_execute -> VAR 0x555ee00fe550 <e30462> {n29} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee01903f0 <e28321> {c391} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute [RV] <- VAR 0x555edff28ed0 <e28020> {c118} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute VAR
    1:2:1: PIN 0x555edff73820 <e3257> {c393}  ALU_output_memory -> VAR 0x555ee00ff890 <e30463> {n31} @dt=0x555edfee2810@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0190510 <e28322> {c393} @dt=0x555edfee2810@(G/w32)  ALU_output_memory [LV] => VAR 0x555edff2d7e0 <e28030> {c132} @dt=0x555edfee2810@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x555edff73c60 <e3261> {c394}  ALU_HI_output_memory -> VAR 0x555ee0100b80 <e30464> {n32} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0190630 <e28323> {c394} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x555edff2e990 <e28031> {c133} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x555edff740a0 <e3265> {c395}  ALU_LO_output_memory -> VAR 0x555ee0101e70 <e30465> {n33} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0190750 <e28324> {c395} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x555edff2fb40 <e28032> {c134} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x555edff744e0 <e3269> {c396}  write_data_memory -> VAR 0x555ee0103160 <e30466> {n34} @dt=0x555edfee2810@(G/w32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0190870 <e28325> {c396} @dt=0x555edfee2810@(G/w32)  write_data_memory [LV] => VAR 0x555edff31ea0 <e28034> {c136} @dt=0x555edfee2810@(G/w32)  write_data_memory VAR
    1:2:1: PIN 0x555edff74920 <e3273> {c397}  write_register_memory -> VAR 0x555ee0104450 <e30467> {n35} @dt=0x555edfefa4d0@(G/w5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0190990 <e28326> {c397} @dt=0x555edfefa4d0@(G/w5)  write_register_memory [LV] => VAR 0x555edff2a510 <e28022> {c122} @dt=0x555edfefa4d0@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x555edff74da0 <e3277> {c398}  j_program_counter_memory -> VAR 0x555ee01057b0 <e30468> {n36} @dt=0x555edfee2810@(G/w32)  j_program_counter_memory OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0190ab0 <e28327> {c398} @dt=0x555edfee2810@(G/w32)  j_program_counter_memory [LV] => VAR 0x555edff342a0 <e28036> {c138} @dt=0x555edfee2810@(G/w32)  j_program_counter_memory VAR
    1:2: ASSIGNW 0x555edff759a0 <e28333> {c401} @dt=0x555edfee2810@(G/w32)
    1:2:1: COND 0x555edff758e0 <e28331> {c401} @dt=0x555edfee2810@(G/w32)
    1:2:1:1: VARREF 0x555ee0190bd0 <e28328> {c401} @dt=0x555edfebea00@(G/w1)  j_instruction_memory [RV] <- VAR 0x555edff2c630 <e28029> {c129} @dt=0x555edfebea00@(G/w1)  j_instruction_memory VAR
    1:2:1:2: VARREF 0x555ee0190cf0 <e28329> {c401} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute [RV] <- VAR 0x555edff28ed0 <e28020> {c118} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute VAR
    1:2:1:3: VARREF 0x555ee0190e10 <e28330> {c401} @dt=0x555edfee2810@(G/w32)  ALU_output_memory [RV] <- VAR 0x555edff2d7e0 <e28030> {c132} @dt=0x555edfee2810@(G/w32)  ALU_output_memory VAR
    1:2:2: VARREF 0x555ee0190f30 <e28332> {c401} @dt=0x555edfee2810@(G/w32)  ALU_output_memory_resolved [LV] => VAR 0x555edff330c0 <e28035> {c137} @dt=0x555edfee2810@(G/w32)  ALU_output_memory_resolved VAR
    1:2: CELL 0x555edff7b2b0 <e3372> {c403}  memory_writeback_register -> MODULE 0x555ee0121c90 <e13633> {p1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x555edff75ea0 <e3293> {c404}  clk -> VAR 0x555ee0122100 <e30667> {p3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x555ee0191050 <e28334> {c404} @dt=0x555edfebea00@(G/w1)  internal_clk [RV] <- VAR 0x555edfee88f0 <e27849> {c27} @dt=0x555edfebea00@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x555edff76260 <e3298> {c405}  reset -> VAR 0x555ee0122520 <e30668> {p4} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x555ee0191170 <e28335> {c405} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555edfed17a0 <e27839> {c8} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x555edff76680 <e3302> {c406}  register_write_memory -> VAR 0x555ee0122940 <e30669> {p7} @dt=0x555edfebea00@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0191290 <e28336> {c406} @dt=0x555edfebea00@(G/w1)  register_write_memory [RV] <- VAR 0x555edff293a0 <e28021> {c121} @dt=0x555edfebea00@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x555edff76b00 <e3306> {c407}  memory_to_register_memory -> VAR 0x555ee0122d60 <e30670> {p8} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee01913b0 <e28337> {c407} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory [RV] <- VAR 0x555edff2aa10 <e28023> {c123} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x555edff76f80 <e3310> {c408}  HI_register_write_memory -> VAR 0x555ee01231b0 <e30671> {p9} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee01914d0 <e28338> {c408} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory [RV] <- VAR 0x555edff2b360 <e28025> {c125} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory VAR
    1:2:1: PIN 0x555edff77400 <e3314> {c409}  LO_register_write_memory -> VAR 0x555ee01237c0 <e30672> {p10} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee01915f0 <e28339> {c409} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory [RV] <- VAR 0x555edff2b820 <e28026> {c126} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory VAR
    1:2:1: PIN 0x555edff77880 <e3318> {c410}  register_write_writeback -> VAR 0x555ee0123e10 <e30673> {p12} @dt=0x555edfebea00@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0191710 <e28340> {c410} @dt=0x555edfebea00@(G/w1)  register_write_writeback [LV] => VAR 0x555edff347a0 <e28037> {c142} @dt=0x555edfebea00@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x555edff77d00 <e3322> {c411}  memory_to_register_writeback -> VAR 0x555ee0124420 <e30674> {p13} @dt=0x555edfebea00@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0191830 <e28341> {c411} @dt=0x555edfebea00@(G/w1)  memory_to_register_writeback [LV] => VAR 0x555edff355e0 <e28040> {c145} @dt=0x555edfebea00@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x555edff78180 <e3326> {c412}  HI_register_write_writeback -> VAR 0x555ee0124a30 <e30675> {p14} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0191950 <e28342> {c412} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback [LV] => VAR 0x555edff34c60 <e28038> {c143} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x555edff78600 <e3330> {c413}  LO_register_write_writeback -> VAR 0x555ee0125040 <e30676> {p15} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0191a70 <e28343> {c413} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback [LV] => VAR 0x555edff35120 <e28039> {c144} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x555edff78a80 <e3334> {c415}  ALU_output_memory -> VAR 0x555ee0126340 <e30677> {p18} @dt=0x555edfee2810@(G/w32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0191b90 <e28344> {c415} @dt=0x555edfee2810@(G/w32)  ALU_output_memory [RV] <- VAR 0x555edff2d7e0 <e28030> {c132} @dt=0x555edfee2810@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x555edff78ec0 <e3338> {c416}  write_register_memory -> VAR 0x555ee0127630 <e30678> {p19} @dt=0x555edfefa4d0@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0191cb0 <e28345> {c416} @dt=0x555edfefa4d0@(G/w5)  write_register_memory [RV] <- VAR 0x555edff2a510 <e28022> {c122} @dt=0x555edfefa4d0@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x555edff79300 <e3342> {c417}  ALU_HI_output_memory -> VAR 0x555ee0128920 <e30679> {p20} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0191dd0 <e28346> {c417} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x555edff2e990 <e28031> {c133} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x555edff79740 <e3346> {c418}  ALU_LO_output_memory -> VAR 0x555ee0129c10 <e30680> {p21} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0191ef0 <e28347> {c418} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x555edff2fb40 <e28032> {c134} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x555edff79b80 <e3350> {c419}  read_data_memory -> VAR 0x555ee012af00 <e30681> {p22} @dt=0x555edfee2810@(G/w32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0192010 <e28348> {c419} @dt=0x555edfee2810@(G/w32)  read_data_memory [RV] <- VAR 0x555edff30cf0 <e28033> {c135} @dt=0x555edfee2810@(G/w32)  read_data_memory VAR
    1:2:1: PIN 0x555edff79fc0 <e3354> {c420}  ALU_output_writeback -> VAR 0x555ee012bff0 <e30682> {p24} @dt=0x555edfee2810@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0192130 <e28349> {c420} @dt=0x555edfee2810@(G/w32)  ALU_output_writeback [LV] => VAR 0x555edff3ae80 <e28045> {c152} @dt=0x555edfee2810@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x555edff7a440 <e3358> {c421}  write_register_writeback -> VAR 0x555ee012d310 <e30683> {p25} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0192250 <e28350> {c421} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback [LV] => VAR 0x555edff36800 <e28041> {c148} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x555edff7a880 <e3362> {c422}  ALU_HI_output_writeback -> VAR 0x555ee012e610 <e30684> {p26} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0192370 <e28351> {c422} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x555edff38b20 <e28043> {c150} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x555edff7acc0 <e3366> {c423}  ALU_LO_output_writeback -> VAR 0x555ee012f900 <e30685> {p27} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0192490 <e28352> {c423} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x555edff39cd0 <e28044> {c151} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x555edff7b100 <e3370> {c424}  read_data_writeback -> VAR 0x555ee0130bf0 <e30686> {p28} @dt=0x555edfee2810@(G/w32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01925b0 <e28353> {c424} @dt=0x555edfee2810@(G/w32)  read_data_writeback [LV] => VAR 0x555edff3c030 <e28046> {c153} @dt=0x555edfee2810@(G/w32)  read_data_writeback VAR
    1:2: CELL 0x555edff7cec0 <e3400> {c428}  writeback_mux -> MODULE 0x555ee01591a0 <e19148> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x555edff7bfb0 <e3382> {c429}  control -> VAR 0x555ee0159dc0 <e30029> {i6} @dt=0x555edfebea00@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x555ee01926d0 <e28354> {c429} @dt=0x555edfebea00@(G/w1)  memory_to_register_writeback [RV] <- VAR 0x555edff355e0 <e28040> {c145} @dt=0x555edfebea00@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x555edff7c3a0 <e3387> {c430}  input_0 -> VAR 0x555edfee08e0 <e30030> {i7} @dt=0x555edfee2810@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x555ee01927f0 <e28355> {c430} @dt=0x555edfee2810@(G/w32)  ALU_output_writeback [RV] <- VAR 0x555edff3ae80 <e28045> {c152} @dt=0x555edfee2810@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x555edff7c7a0 <e3391> {c431}  input_1 -> VAR 0x555edfee1080 <e30031> {i8} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x555ee0192910 <e28356> {c431} @dt=0x555edfee2810@(G/w32)  read_data_writeback [RV] <- VAR 0x555edff3c030 <e28046> {c153} @dt=0x555edfee2810@(G/w32)  read_data_writeback VAR
    1:2:1: PIN 0x555edff7cb30 <e3395> {c432}  resolved -> VAR 0x555ee01952b0 <e30032> {i10} @dt=0x555edfee2810@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0192a30 <e28357> {c432} @dt=0x555edfee2810@(G/w32)  result_writeback [LV] => VAR 0x555edff37970 <e28042> {c149} @dt=0x555edfee2810@(G/w32)  result_writeback VAR
    1:2: CELL 0x555edff83930 <e3505> {c434}  hazard_unit -> MODULE 0x555ee005e1d0 <e13625> {h1}  Hazard_Unit  L3
    1:2:1: PIN 0x555edff7d0e0 <e3402> {c435}  branch_decode -> VAR 0x555ee005e640 <e29775> {h2} @dt=0x555edfebea00@(G/w1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee0192b50 <e28358> {c435} @dt=0x555edfebea00@(G/w1)  branch_decode [RV] <- VAR 0x555edfef1950 <e27861> {c45} @dt=0x555edfebea00@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x555edff7d3c0 <e3407> {c436}  Rs_decode -> VAR 0x555ee005f490 <e29776> {h3} @dt=0x555edfefa4d0@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee0192c70 <e28359> {c436} @dt=0x555edfefa4d0@(G/w5)  Rs_decode [RV] <- VAR 0x555edfefafd0 <e27887> {c64} @dt=0x555edfefa4d0@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x555edff7d720 <e3411> {c437}  Rt_decode -> VAR 0x555ee00604d0 <e29777> {h4} @dt=0x555edfefa4d0@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x555ee0192d90 <e28360> {c437} @dt=0x555edfefa4d0@(G/w5)  Rt_decode [RV] <- VAR 0x555edfefe130 <e27915> {c67} @dt=0x555edfefa4d0@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x555edff7dae0 <e3415> {c438}  Rs_execute -> VAR 0x555ee0061710 <e29778> {h5} @dt=0x555edfefa4d0@(G/w5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0192eb0 <e28361> {c438} @dt=0x555edfefa4d0@(G/w5)  Rs_execute [RV] <- VAR 0x555edff224e0 <e28014> {c112} @dt=0x555edfefa4d0@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x555edff7dea0 <e3419> {c439}  Rt_execute -> VAR 0x555ee0062950 <e29779> {h6} @dt=0x555edfefa4d0@(G/w5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0192fd0 <e28362> {c439} @dt=0x555edfefa4d0@(G/w5)  Rt_execute [RV] <- VAR 0x555edff23630 <e28015> {c113} @dt=0x555edfefa4d0@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x555edff7e100 <e3423> {c440}  write_register_execute -> VAR 0x555ee0063bf0 <e29780> {h7} @dt=0x555edfefa4d0@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee01930f0 <e28363> {c440} @dt=0x555edfefa4d0@(G/w5)  write_register_execute [RV] <- VAR 0x555edff14680 <e27997> {c93} @dt=0x555edfefa4d0@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x555edff7e550 <e3427> {c441}  memory_to_register_execute -> VAR 0x555ee0064150 <e29781> {h8} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0193210 <e28364> {c441} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute [RV] <- VAR 0x555edff13080 <e27995> {c91} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x555edff7e990 <e3431> {c442}  register_write_execute -> VAR 0x555ee00646b0 <e29782> {h9} @dt=0x555edfebea00@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0193330 <e28365> {c442} @dt=0x555edfebea00@(G/w1)  register_write_execute [RV] <- VAR 0x555edff17830 <e28002> {c98} @dt=0x555edfebea00@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x555edff7edd0 <e3435> {c443}  write_register_memory -> VAR 0x555ee0065870 <e29783> {h10} @dt=0x555edfefa4d0@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0193450 <e28366> {c443} @dt=0x555edfefa4d0@(G/w5)  write_register_memory [RV] <- VAR 0x555edff2a510 <e28022> {c122} @dt=0x555edfefa4d0@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x555edff7f250 <e3439> {c444}  HI_register_write_memory -> VAR 0x555ee0068850 <e29789> {h16} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0193570 <e28367> {c444} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory [RV] <- VAR 0x555edff2b360 <e28025> {c125} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory VAR
    1:2:1: PIN 0x555edff7f6d0 <e3443> {c445}  LO_register_write_memory -> VAR 0x555ee0068e60 <e29790> {h17} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee0193690 <e28368> {c445} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory [RV] <- VAR 0x555edff2b820 <e28026> {c126} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory VAR
    1:2:1: PIN 0x555edff7fb50 <e3447> {c446}  memory_to_register_memory -> VAR 0x555ee0065dd0 <e29784> {h11} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee01937b0 <e28369> {c446} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory [RV] <- VAR 0x555edff2aa10 <e28023> {c123} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x555edff7ff90 <e3451> {c447}  register_write_memory -> VAR 0x555ee0066330 <e29785> {h12} @dt=0x555edfebea00@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x555ee01938d0 <e28370> {c447} @dt=0x555edfebea00@(G/w1)  register_write_memory [RV] <- VAR 0x555edff293a0 <e28021> {c121} @dt=0x555edfebea00@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x555edff80410 <e3455> {c448}  write_register_writeback -> VAR 0x555ee00675c0 <e29786> {h13} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee01939f0 <e28371> {c448} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback [RV] <- VAR 0x555edff36800 <e28041> {c148} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x555edff80890 <e3459> {c449}  HI_register_write_writeback -> VAR 0x555ee0069a80 <e29792> {h19} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee0193b10 <e28372> {c449} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback [RV] <- VAR 0x555edff34c60 <e28038> {c143} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x555edff80d10 <e3463> {c450}  LO_register_write_writeback -> VAR 0x555ee0069470 <e29791> {h18} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee0193c30 <e28373> {c450} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback [RV] <- VAR 0x555edff35120 <e28039> {c144} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x555edff81190 <e3467> {c451}  register_write_writeback -> VAR 0x555ee0067bf0 <e29787> {h14} @dt=0x555edfebea00@(G/w1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x555ee0193d50 <e28374> {c451} @dt=0x555edfebea00@(G/w1)  register_write_writeback [RV] <- VAR 0x555edff347a0 <e28037> {c142} @dt=0x555edfebea00@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x555edff81650 <e3471> {c452}  program_counter_multiplexer_jump_execute -> VAR 0x555ee0068200 <e29788> {h15} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0193e70 <e28375> {c452} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x555edff17d70 <e28003> {c99} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x555edff81a90 <e3475> {c453}  using_HI_LO_execute -> VAR 0x555ee006a040 <e29793> {h20} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute INPUT PORT
    1:2:1:1: VARREF 0x555ee0193f90 <e28376> {c453} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute [RV] <- VAR 0x555edff18690 <e28005> {c101} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x555edff81e50 <e3479> {c454}  stall_fetch -> VAR 0x555ee006a5e0 <e29794> {h22} @dt=0x555edfebea00@(G/w1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01940b0 <e28377> {c454} @dt=0x555edfebea00@(G/w1)  stall_fetch [LV] => VAR 0x555edff3c4e0 <e28047> {c156} @dt=0x555edfebea00@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x555edff82210 <e3483> {c455}  stall_decode -> VAR 0x555ee006ab30 <e29795> {h23} @dt=0x555edfebea00@(G/w1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01941d0 <e28378> {c455} @dt=0x555edfebea00@(G/w1)  stall_decode [LV] => VAR 0x555edff3c910 <e28048> {c157} @dt=0x555edfebea00@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x555edff82660 <e3487> {c456}  forward_register_file_output_A_decode -> VAR 0x555ee006b110 <e29796> {h24} @dt=0x555edfebea00@(G/w1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:1:1: VARREF 0x555ee01942f0 <e28379> {c456} @dt=0x555edfebea00@(G/w1)  forward_A_decode [LV] => VAR 0x555edff3cda0 <e28049> {c158} @dt=0x555edfebea00@(G/w1)  forward_A_decode VAR
    1:2:1: PIN 0x555edff82ac0 <e3491> {c457}  forward_register_file_output_B_decode -> VAR 0x555ee006b720 <e29797> {h25} @dt=0x555edfebea00@(G/w1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0194410 <e28380> {c457} @dt=0x555edfebea00@(G/w1)  forward_B_decode [LV] => VAR 0x555edff3d230 <e28050> {c159} @dt=0x555edfebea00@(G/w1)  forward_B_decode VAR
    1:2:1: PIN 0x555edff82f10 <e3495> {c458}  flush_execute_register -> VAR 0x555ee006bd10 <e29798> {h26} @dt=0x555edfebea00@(G/w1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0194530 <e28381> {c458} @dt=0x555edfebea00@(G/w1)  flush_execute_register [LV] => VAR 0x555edff3d6c0 <e28051> {c160} @dt=0x555edfebea00@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x555edff83360 <e3499> {c459}  forward_register_file_output_A_execute -> VAR 0x555ee006d000 <e29799> {h27} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0194650 <e27276> {c459} @dt=0x555edff3e370@(G/w3)  forward_A_execute [LV] => VAR 0x555edff3e830 <e26808> {c161} @dt=0x555edff3e370@(G/w3)  forward_A_execute VAR
    1:2:1: PIN 0x555edff837c0 <e3503> {c460}  forward_register_file_output_B_execute -> VAR 0x555ee006e330 <e29800> {h28} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x555ee0194770 <e28382> {c460} @dt=0x555edff3e370@(G/w3)  forward_B_execute [LV] => VAR 0x555edff3f9e0 <e28052> {c162} @dt=0x555edff3e370@(G/w3)  forward_B_execute VAR
    1:2: ASSIGNW 0x555edff84140 <e28386> {c462} @dt=0x555edfebea00@(G/w1)
    1:2:1: AND 0x555ee0205f60 <e32274#> {c462} @dt=0x555edfebea00@(G/w1)
    1:2:1:1: VARREF 0x555ee0194890 <e32270#> {c462} @dt=0x555edfebea00@(G/w1)  clk [RV] <- VAR 0x555edfebf3e0 <e25747> {c6} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:2: VARREF 0x555ee01949b0 <e32271#> {c462} @dt=0x555edfebea00@(G/w1)  clk_enable [RV] <- VAR 0x555edfee30b0 <e27841> {c13} @dt=0x555edfebea00@(G/w1)  clk_enable INPUT PORT
    1:2:2: VARREF 0x555ee0194ad0 <e28385> {c462} @dt=0x555edfebea00@(G/w1)  internal_clk [LV] => VAR 0x555edfee88f0 <e27849> {c27} @dt=0x555edfebea00@(G/w1)  internal_clk VAR
    1:2: ASSIGNW 0x555edff84660 <e28390> {c463} @dt=0x555edfebea00@(G/w1)
    1:2:1: NOT 0x555ee0206020 <e32282#> {c463} @dt=0x555edfebea00@(G/w1)
    1:2:1:1: VARREF 0x555ee0194bf0 <e32280#> {c463} @dt=0x555edfebea00@(G/w1)  halt [RV] <- VAR 0x555edfeee1b0 <e27855> {c36} @dt=0x555edfebea00@(G/w1)  halt VAR
    1:2:2: VARREF 0x555ee0194d10 <e28389> {c463} @dt=0x555edfebea00@(G/w1)  active [LV] => VAR 0x555edfed3620 <e27840> {c9} @dt=0x555edfebea00@(G/w1)  active OUTPUT PORT
    1: MODULE 0x555edff85470 <e13621> {d1}  Adder  L3
    1:2: VAR 0x555edff866e0 <e28391> {d3} @dt=0x555edfee2810@(G/w32)  a INPUT PORT
    1:2: VAR 0x555edff86ec0 <e28392> {d3} @dt=0x555edfee2810@(G/w32)  b INPUT PORT
    1:2: VAR 0x555edff88100 <e28393> {d4} @dt=0x555edfee2810@(G/w32)  z OUTPUT PORT
    1:2: ASSIGNW 0x555edff88860 <e28398> {d7} @dt=0x555edfee2810@(G/w32)
    1:2:1: ADD 0x555edff887a0 <e28396> {d7} @dt=0x555edfee2810@(G/w32)
    1:2:1:1: VARREF 0x555ee01818d0 <e28394> {d7} @dt=0x555edfee2810@(G/w32)  a [RV] <- VAR 0x555edff866e0 <e28391> {d3} @dt=0x555edfee2810@(G/w32)  a INPUT PORT
    1:2:1:2: VARREF 0x555ee01819f0 <e28395> {d7} @dt=0x555edfee2810@(G/w32)  b [RV] <- VAR 0x555edff86ec0 <e28392> {d3} @dt=0x555edfee2810@(G/w32)  b INPUT PORT
    1:2:2: VARREF 0x555ee0181b10 <e28397> {d7} @dt=0x555edfee2810@(G/w32)  z [LV] => VAR 0x555edff88100 <e28393> {d4} @dt=0x555edfee2810@(G/w32)  z OUTPUT PORT
    1: MODULE 0x555edff8eb30 <e13622> {e2}  ALU  L3
    1:2: VAR 0x555edff8fae0 <e28399> {e4} @dt=0x555edfef29d0@(G/w6)  ALU_operation INPUT PORT
    1:2: VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2: VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2: VAR 0x555edff942e0 <e28403> {e9} @dt=0x555edfee2810@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x555edff95560 <e28404> {e10} @dt=0x555edfee2810@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x555edff96700 <e28405> {e14} @dt=0x555edfefa4d0@(G/w5)  shift_amount VAR
    1:2: VAR 0x555edff97840 <e24694> {e15} @dt=0x555edff97380@(G/w64)  sign_extened_input_1 VAR
    1:2: VAR 0x555edff989c0 <e28406> {e16} @dt=0x555edff97380@(G/w64)  sign_extened_input_2 VAR
    1:2: VAR 0x555edff99b40 <e28407> {e17} @dt=0x555edff97380@(G/w64)  extended_input_1 VAR
    1:2: VAR 0x555edff9acc0 <e28408> {e18} @dt=0x555edff97380@(G/w64)  extended_input_2 VAR
    1:2: VAR 0x555edff9be40 <e28409> {e19} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x555edff9cc00 <e28423> {e21} @dt=0x555edfefa4d0@(G/w5)
    1:2:1: SEL 0x555ee01e08d0 <e28421> {e21} @dt=0x555edfefa4d0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x555ee017a3d0 <e28410> {e21} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x555ee01e0b60 <e24774> {e21} @dt=0x555ee01b7880@(G/sw5)  5'h6
    1:2:1:3: CONST 0x555ee01f1500 <e28420> {e21} @dt=0x555edfee2810@(G/w32)  32'h5
    1:2:2: VARREF 0x555ee017a4f0 <e28422> {e21} @dt=0x555edfefa4d0@(G/w5)  shift_amount [LV] => VAR 0x555edff96700 <e28405> {e14} @dt=0x555edfefa4d0@(G/w5)  shift_amount VAR
    1:2: ASSIGNW 0x555edff9eb30 <e24780> {e22} @dt=0x555edff97380@(G/w64)
    1:2:1: CONCAT 0x555edff9e600 <e32146#> {e22} @dt=0x555edff97380@(G/w64)
    1:2:1:1: REPLICATE 0x555edff9d9c0 <e28446> {e22} @dt=0x555edfee2810@(G/w32)
    1:2:1:1:1: SEL 0x555ee01e10e0 <e28435> {e22} @dt=0x555edfebea00@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x555ee017a610 <e28424> {e22} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:1:1:1:2: CONST 0x555ee01e1370 <e24817> {e22} @dt=0x555ee01b7880@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x555ee01f1750 <e28434> {e22} @dt=0x555edfee2810@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x555ee01f19a0 <e28445> {e22} @dt=0x555ee01f0ae0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x555ee017a730 <e32139#> {e22} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2: VARREF 0x555ee017a850 <e24779> {e22} @dt=0x555edff97380@(G/w64)  sign_extened_input_1 [LV] => VAR 0x555edff97840 <e24694> {e15} @dt=0x555edff97380@(G/w64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x555edffa06e0 <e28501> {e23} @dt=0x555edff97380@(G/w64)
    1:2:1: CONCAT 0x555edffa01b0 <e32159#> {e23} @dt=0x555edff97380@(G/w64)
    1:2:1:1: REPLICATE 0x555edff9f670 <e28484> {e23} @dt=0x555edfee2810@(G/w32)
    1:2:1:1:1: SEL 0x555ee01e21e0 <e28473> {e23} @dt=0x555edfebea00@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x555ee017a970 <e28462> {e23} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:1:1:1:2: CONST 0x555ee01e2470 <e24912> {e23} @dt=0x555ee01b7880@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x555ee01f1e40 <e28472> {e23} @dt=0x555edfee2810@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x555ee01f2090 <e28483> {e23} @dt=0x555ee01f0ae0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x555ee017aa90 <e32152#> {e23} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2: VARREF 0x555ee017abb0 <e28500> {e23} @dt=0x555edff97380@(G/w64)  sign_extened_input_2 [LV] => VAR 0x555edff989c0 <e28406> {e16} @dt=0x555edff97380@(G/w64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x555edffa1ae0 <e28519> {e24} @dt=0x555edff97380@(G/w64)
    1:2:1: EXTEND 0x555ee0205ac0 <e32175#> {e24} @dt=0x555edff97380@(G/w64)
    1:2:1:1: VARREF 0x555ee017acd0 <e32166#> {e24} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2: VARREF 0x555ee017adf0 <e28518> {e24} @dt=0x555edff97380@(G/w64)  extended_input_1 [LV] => VAR 0x555edff99b40 <e28407> {e17} @dt=0x555edff97380@(G/w64)  extended_input_1 VAR
    1:2: ASSIGNW 0x555edffa2f10 <e28537> {e25} @dt=0x555edff97380@(G/w64)
    1:2:1: EXTEND 0x555ee0205b80 <e32191#> {e25} @dt=0x555edff97380@(G/w64)
    1:2:1:1: VARREF 0x555ee017af10 <e32182#> {e25} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2: VARREF 0x555ee017b030 <e28536> {e25} @dt=0x555edff97380@(G/w64)  extended_input_2 [LV] => VAR 0x555edff9acc0 <e28408> {e18} @dt=0x555edff97380@(G/w64)  extended_input_2 VAR
    1:2: ALWAYS 0x555edffc5eb0 <e5119> {e29} [always_comb]
    1:2:2: BEGIN 0x555edffa3120 <e4155> {e29} [UNNAMED]
    1:2:2:1: ASSIGN 0x555edffa3e20 <e28551> {e30} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:1: CONST 0x555ee01fd050 <e31212> {e30} @dt=0x555edfee2810@(G/w32)  32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    1:2:2:1:2: VARREF 0x555ee017b150 <e28550> {e30} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x555edffa4b40 <e28565> {e31} @dt=0x555edff97380@(G/w64)
    1:2:2:1:1: CONST 0x555ee01fd2a0 <e31224> {e31} @dt=0x555edff97380@(G/w64)  64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    1:2:2:1:2: VARREF 0x555ee017b270 <e28564> {e31} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e28409> {e19} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1: CASE 0x555edffa4de0 <e5073> {e32}
    1:2:2:1:1: VARREF 0x555ee017b390 <e28566> {e32} @dt=0x555edfef29d0@(G/w6)  ALU_operation [RV] <- VAR 0x555edff8fae0 <e28399> {e4} @dt=0x555edfef29d0@(G/w6)  ALU_operation INPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffa58e0 <e4220> {e33}
    1:2:2:1:2:1: CONST 0x555edffa4fe0 <e28567> {e33} @dt=0x555edfef29d0@(G/w6)  6'h0
    1:2:2:1:2:2: ASSIGN 0x555edffa5820 <e28572> {e33} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: SHIFTL 0x555edffa5760 <e28570> {e33} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017b4b0 <e28568> {e33} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017b5d0 <e28569> {e33} @dt=0x555edfefa4d0@(G/w5)  shift_amount [RV] <- VAR 0x555edff96700 <e28405> {e14} @dt=0x555edfefa4d0@(G/w5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x555ee017b6f0 <e28571> {e33} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffa63d0 <e4237> {e34}
    1:2:2:1:2:1: CONST 0x555edffa5ad0 <e28573> {e34} @dt=0x555edfef29d0@(G/w6)  6'h1
    1:2:2:1:2:2: ASSIGN 0x555edffa6310 <e28578> {e34} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: SHIFTR 0x555edffa6250 <e28576> {e34} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017b810 <e28574> {e34} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017b930 <e28575> {e34} @dt=0x555edfefa4d0@(G/w5)  shift_amount [RV] <- VAR 0x555edff96700 <e28405> {e14} @dt=0x555edfefa4d0@(G/w5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x555ee017ba50 <e28577> {e34} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffa6ec0 <e4254> {e35}
    1:2:2:1:2:1: CONST 0x555edffa65c0 <e28579> {e35} @dt=0x555edfef29d0@(G/w6)  6'h3
    1:2:2:1:2:2: ASSIGN 0x555edffa6e00 <e28584> {e35} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: SHIFTR 0x555ee01e3a30 <e28582> {e35} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017bb70 <e28580> {e35} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017bc90 <e28581> {e35} @dt=0x555edfefa4d0@(G/w5)  shift_amount [RV] <- VAR 0x555edff96700 <e28405> {e14} @dt=0x555edfefa4d0@(G/w5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x555ee017bdb0 <e28583> {e35} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffa82b0 <e4287> {e36}
    1:2:2:1:2:1: CONST 0x555edffa70b0 <e28585> {e36} @dt=0x555edfef29d0@(G/w6)  6'h4
    1:2:2:1:2:2: ASSIGN 0x555edffa81f0 <e28601> {e36} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: SHIFTL 0x555edffa8130 <e28599> {e36} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017bed0 <e28586> {e36} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x555ee01e3d40 <e28598> {e36} @dt=0x555edfefa4d0@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x555ee017bff0 <e28587> {e36} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x555ee01e3fd0 <e25100> {e36} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x555ee01f2e70 <e28597> {e36} @dt=0x555edfee2810@(G/w32)  32'h5
    1:2:2:1:2:2:2: VARREF 0x555ee017c110 <e28600> {e36} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffa96a0 <e4320> {e37}
    1:2:2:1:2:1: CONST 0x555edffa84a0 <e28602> {e37} @dt=0x555edfef29d0@(G/w6)  6'h6
    1:2:2:1:2:2: ASSIGN 0x555edffa95e0 <e28618> {e37} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: SHIFTR 0x555edffa9520 <e28616> {e37} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017c230 <e28603> {e37} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x555ee01e4550 <e28615> {e37} @dt=0x555edfefa4d0@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x555ee017c350 <e28604> {e37} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x555ee01e47e0 <e25151> {e37} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x555ee01f30c0 <e28614> {e37} @dt=0x555edfee2810@(G/w32)  32'h5
    1:2:2:1:2:2:2: VARREF 0x555ee017c470 <e28617> {e37} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffaaa90 <e4353> {e38}
    1:2:2:1:2:1: CONST 0x555edffa9890 <e28619> {e38} @dt=0x555edfef29d0@(G/w6)  6'h7
    1:2:2:1:2:2: ASSIGN 0x555edffaa9d0 <e28635> {e38} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: SHIFTR 0x555ee01e5320 <e28633> {e38} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017c590 <e28620> {e38} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x555ee01e4d60 <e28632> {e38} @dt=0x555edfefa4d0@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x555ee017c6b0 <e28621> {e38} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x555ee01e4ff0 <e25202> {e38} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x555ee01f3310 <e28631> {e38} @dt=0x555edfee2810@(G/w32)  32'h5
    1:2:2:1:2:2:2: VARREF 0x555ee017c7d0 <e28634> {e38} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffab330 <e4366> {e39}
    1:2:2:1:2:1: CONST 0x555edffaac80 <e28636> {e39} @dt=0x555edfef29d0@(G/w6)  6'h8
    1:2:2:1:2:2: ASSIGN 0x555edffab270 <e28639> {e39} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee017c8f0 <e28637> {e39} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017ca10 <e28638> {e39} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffabbd0 <e4379> {e40}
    1:2:2:1:2:1: CONST 0x555edffab520 <e28640> {e40} @dt=0x555edfef29d0@(G/w6)  6'h9
    1:2:2:1:2:2: ASSIGN 0x555edffabb10 <e28643> {e40} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee017cb30 <e28641> {e40} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017cc50 <e28642> {e40} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffac470 <e4392> {e41}
    1:2:2:1:2:1: CONST 0x555edffabdc0 <e28644> {e41} @dt=0x555edfef29d0@(G/w6)  6'h10
    1:2:2:1:2:2: ASSIGN 0x555edffac3b0 <e28647> {e41} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee017cd70 <e28645> {e41} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017ce90 <e28646> {e41} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffacd10 <e4405> {e42}
    1:2:2:1:2:1: CONST 0x555edffac660 <e28648> {e42} @dt=0x555edfef29d0@(G/w6)  6'h11
    1:2:2:1:2:2: ASSIGN 0x555edffacc50 <e28651> {e42} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee017cfb0 <e28649> {e42} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017d0d0 <e28650> {e42} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffad5b0 <e4418> {e43}
    1:2:2:1:2:1: CONST 0x555edffacf00 <e28652> {e43} @dt=0x555edfef29d0@(G/w6)  6'h12
    1:2:2:1:2:2: ASSIGN 0x555edffad4f0 <e28655> {e43} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee017d1f0 <e28653> {e43} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017d310 <e28654> {e43} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffade50 <e4431> {e44}
    1:2:2:1:2:1: CONST 0x555edffad7a0 <e28656> {e44} @dt=0x555edfef29d0@(G/w6)  6'h13
    1:2:2:1:2:2: ASSIGN 0x555edffadd90 <e28659> {e44} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee017d430 <e28657> {e44} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017d550 <e28658> {e44} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffaed50 <e4452> {e45}
    1:2:2:1:2:1: CONST 0x555edffae040 <e28660> {e45} @dt=0x555edfef29d0@(G/w6)  6'h18
    1:2:2:1:2:2: ASSIGN 0x555edffaec90 <e28662> {e45} @dt=0x555edff97380@(G/w64)
    1:2:2:1:2:2:1: MULS 0x555ee01e5760 <e25265> {e45} @dt=0x555ee01e53e0@(G/sw64)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017d670 <e27288> {e45} @dt=0x555ee01e53e0@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x555edff97840 <e24694> {e15} @dt=0x555edff97380@(G/w64)  sign_extened_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x555ee017d790 <e27292> {e45} @dt=0x555ee01e53e0@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x555edff989c0 <e28406> {e16} @dt=0x555edff97380@(G/w64)  sign_extened_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x555ee017d8b0 <e28661> {e45} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e28409> {e19} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x555edffaf900 <e4469> {e46}
    1:2:2:1:2:1: CONST 0x555edffaef20 <e28663> {e46} @dt=0x555edfef29d0@(G/w6)  6'h19
    1:2:2:1:2:2: ASSIGN 0x555edffaf840 <e28668> {e46} @dt=0x555edff97380@(G/w64)
    1:2:2:1:2:2:1: MUL 0x555edffaf780 <e28666> {e46} @dt=0x555edff97380@(G/w64)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017d9d0 <e28664> {e46} @dt=0x555edff97380@(G/w64)  extended_input_1 [RV] <- VAR 0x555edff99b40 <e28407> {e17} @dt=0x555edff97380@(G/w64)  extended_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x555ee017daf0 <e28665> {e46} @dt=0x555edff97380@(G/w64)  extended_input_2 [RV] <- VAR 0x555edff9acc0 <e28408> {e18} @dt=0x555edff97380@(G/w64)  extended_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x555ee017dc10 <e28667> {e46} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e28409> {e19} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x555edffb35c0 <e4583> {e47}
    1:2:2:1:2:1: CONST 0x555edffafad0 <e28669> {e47} @dt=0x555edfef29d0@(G/w6)  6'h1a
    1:2:2:1:2:2: BEGIN 0x555edffafeb0 <e4476> {e47} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edffb17c0 <e28689> {e48} @dt=0x555edff97380@(G/w64)
    1:2:2:1:2:2:1:1: CONCAT 0x555edffb1290 <e32197#> {e48} @dt=0x555edff97380@(G/w64)
    1:2:2:1:2:2:1:1:1: DIVS 0x555ee01e5ba0 <e28672> {e48} @dt=0x555ee01f0ae0@(G/sw32)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x555ee017dd30 <e28670> {e48} @dt=0x555ee01f0ae0@(G/sw32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: VARREF 0x555ee017de50 <e28671> {e48} @dt=0x555ee01f0ae0@(G/sw32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x555ee01fd4f0 <e31236> {e48} @dt=0x555edfee2810@(G/w32)  32'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee017df70 <e28688> {e48} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e28409> {e19} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x555edffb3390 <e28711> {e49} @dt=0x555edff97380@(G/w64)
    1:2:2:1:2:2:1:1: ADD 0x555edffb32d0 <e28709> {e49} @dt=0x555edff97380@(G/w64)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee017e090 <e28690> {e49} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x555edff9be40 <e28409> {e19} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: EXTEND 0x555ee0205c40 <e32213#> {e49} @dt=0x555edff97380@(G/w64)
    1:2:2:1:2:2:1:1:2:1: MODDIVS 0x555ee01e6280 <e32204#> {e49} @dt=0x555ee01f0ae0@(G/sw32)
    1:2:2:1:2:2:1:1:2:1:1: VARREF 0x555ee017e1b0 <e28703> {e49} @dt=0x555ee01f0ae0@(G/sw32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2: VARREF 0x555ee017e2d0 <e28704> {e49} @dt=0x555ee01f0ae0@(G/sw32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017e3f0 <e28710> {e49} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e28409> {e19} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x555edffb6bf0 <e4689> {e51}
    1:2:2:1:2:1: CONST 0x555edffb3680 <e28712> {e51} @dt=0x555edfef29d0@(G/w6)  6'h1b
    1:2:2:1:2:2: BEGIN 0x555edffb3a90 <e4590> {e51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edffb50f0 <e28732> {e52} @dt=0x555edff97380@(G/w64)
    1:2:2:1:2:2:1:1: CONCAT 0x555edffb4bc0 <e32219#> {e52} @dt=0x555edff97380@(G/w64)
    1:2:2:1:2:2:1:1:1: DIV 0x555edffb40c0 <e28715> {e52} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x555ee017e510 <e28713> {e52} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: VARREF 0x555ee017e630 <e28714> {e52} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x555ee01fd990 <e31260> {e52} @dt=0x555edfee2810@(G/w32)  32'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee017e750 <e28731> {e52} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e28409> {e19} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x555edffb69c0 <e28754> {e53} @dt=0x555edff97380@(G/w64)
    1:2:2:1:2:2:1:1: ADD 0x555edffb6900 <e28752> {e53} @dt=0x555edff97380@(G/w64)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee017e870 <e28733> {e53} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x555edff9be40 <e28409> {e19} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: EXTEND 0x555ee0205d00 <e32235#> {e53} @dt=0x555edff97380@(G/w64)
    1:2:2:1:2:2:1:1:2:1: MODDIV 0x555edffb6310 <e32226#> {e53} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1: VARREF 0x555ee017e990 <e28746> {e53} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2: VARREF 0x555ee017eab0 <e28747> {e53} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017ebd0 <e28753> {e53} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x555edff9be40 <e28409> {e19} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x555edffb78b0 <e4710> {e55}
    1:2:2:1:2:1: CONST 0x555edffb6cb0 <e28755> {e55} @dt=0x555edfef29d0@(G/w6)  6'h20
    1:2:2:1:2:2: ASSIGN 0x555edffb77f0 <e28760> {e55} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: ADD 0x555edffb7730 <e28758> {e55} @dt=0x555ee01f0ae0@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017ecf0 <e28756> {e55} @dt=0x555ee01f0ae0@(G/sw32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017ee10 <e28757> {e55} @dt=0x555ee01f0ae0@(G/sw32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017ef30 <e28759> {e55} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffb83a0 <e4727> {e56}
    1:2:2:1:2:1: CONST 0x555edffb7aa0 <e28761> {e56} @dt=0x555edfef29d0@(G/w6)  6'h21
    1:2:2:1:2:2: ASSIGN 0x555edffb82e0 <e28766> {e56} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: ADD 0x555edffb8220 <e28764> {e56} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017f050 <e28762> {e56} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017f170 <e28763> {e56} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017f290 <e28765> {e56} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffb9190 <e4748> {e57}
    1:2:2:1:2:1: CONST 0x555edffb8590 <e28767> {e57} @dt=0x555edfef29d0@(G/w6)  6'h22
    1:2:2:1:2:2: ASSIGN 0x555edffb90d0 <e28772> {e57} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: SUB 0x555edffb9010 <e28770> {e57} @dt=0x555ee01f0ae0@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017f3b0 <e28768> {e57} @dt=0x555ee01f0ae0@(G/sw32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017f4d0 <e28769> {e57} @dt=0x555ee01f0ae0@(G/sw32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017f5f0 <e28771> {e57} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffb9c80 <e4765> {e58}
    1:2:2:1:2:1: CONST 0x555edffb9380 <e28773> {e58} @dt=0x555edfef29d0@(G/w6)  6'h23
    1:2:2:1:2:2: ASSIGN 0x555edffb9bc0 <e28778> {e58} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: SUB 0x555edffb9b00 <e28776> {e58} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017f710 <e28774> {e58} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017f830 <e28775> {e58} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017f950 <e28777> {e58} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffba770 <e4782> {e59}
    1:2:2:1:2:1: CONST 0x555edffb9e70 <e28779> {e59} @dt=0x555edfef29d0@(G/w6)  6'h24
    1:2:2:1:2:2: ASSIGN 0x555edffba6b0 <e28784> {e59} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: AND 0x555edffba5f0 <e28782> {e59} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017fa70 <e28780> {e59} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017fb90 <e28781> {e59} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee017fcb0 <e28783> {e59} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffbb260 <e4799> {e60}
    1:2:2:1:2:1: CONST 0x555edffba960 <e28785> {e60} @dt=0x555edfef29d0@(G/w6)  6'h25
    1:2:2:1:2:2: ASSIGN 0x555edffbb1a0 <e28790> {e60} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: OR 0x555edffbb0e0 <e28788> {e60} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee017fdd0 <e28786> {e60} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee017fef0 <e28787> {e60} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0180010 <e28789> {e60} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffbbd50 <e4816> {e61}
    1:2:2:1:2:1: CONST 0x555edffbb450 <e28791> {e61} @dt=0x555edfef29d0@(G/w6)  6'h26
    1:2:2:1:2:2: ASSIGN 0x555edffbbc90 <e28796> {e61} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: XNOR 0x555edffbbbd0 <e28794> {e61} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0180130 <e28792> {e61} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0180250 <e28793> {e61} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0180370 <e28795> {e61} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffbc9c0 <e4835> {e62}
    1:2:2:1:2:1: CONST 0x555edffbbf40 <e28797> {e62} @dt=0x555edfef29d0@(G/w6)  6'h27
    1:2:2:1:2:2: ASSIGN 0x555edffbc900 <e28803> {e62} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: NOT 0x555edffbc840 <e28801> {e62} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: OR 0x555edffbc740 <e28800> {e62} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee0180490 <e28798> {e62} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x555ee01805b0 <e28799> {e62} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee01806d0 <e28802> {e62} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffbf850 <e4929> {e63}
    1:2:2:1:2:1: CONST 0x555edffbcbb0 <e28804> {e63} @dt=0x555edfef29d0@(G/w6)  6'h2a
    1:2:2:1:2:2: ASSIGN 0x555edffbf790 <e28837> {e63} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: COND 0x555edffbf6d0 <e28835> {e63} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: LTS 0x555ee01e7bc0 <e28807> {e63} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee01807f0 <e28805> {e63} @dt=0x555ee01f0ae0@(G/sw32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x555ee0180910 <e28806> {e63} @dt=0x555ee01f0ae0@(G/sw32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: CONST 0x555ee01fe2d0 <e31308> {e63} @dt=0x555edfee2810@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: CONST 0x555ee01fe520 <e31320> {e63} @dt=0x555edfee2810@(G/w32)  32'h0
    1:2:2:1:2:2:2: VARREF 0x555ee0180a30 <e28836> {e63} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffc2390 <e5020> {e64}
    1:2:2:1:2:1: CONST 0x555edffbfa40 <e28838> {e64} @dt=0x555edfef29d0@(G/w6)  6'h2b
    1:2:2:1:2:2: ASSIGN 0x555edffc22d0 <e28871> {e64} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: COND 0x555edffc2210 <e28869> {e64} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1:1: LT 0x555edffc0200 <e28841> {e64} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee0180b50 <e28839> {e64} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x555ee0180c70 <e28840> {e64} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: CONST 0x555ee01fec10 <e31356> {e64} @dt=0x555edfee2810@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: CONST 0x555ee01fee60 <e31368> {e64} @dt=0x555edfee2810@(G/w32)  32'h0
    1:2:2:1:2:2:2: VARREF 0x555ee0180d90 <e28870> {e64} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffc2c30 <e5033> {e65}
    1:2:2:1:2:1: CONST 0x555edffc2580 <e28872> {e65} @dt=0x555edfef29d0@(G/w6)  6'h3e
    1:2:2:1:2:2: ASSIGN 0x555edffc2b70 <e28875> {e65} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee0180eb0 <e28873> {e65} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edff90be0 <e28400> {e5} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0180fd0 <e28874> {e65} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffc34d0 <e5046> {e66}
    1:2:2:1:2:1: CONST 0x555edffc2e20 <e28876> {e66} @dt=0x555edfef29d0@(G/w6)  6'h3f
    1:2:2:1:2:2: ASSIGN 0x555edffc3410 <e28879> {e66} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee01810f0 <e28877> {e66} @dt=0x555edfee2810@(G/w32)  input_2 [RV] <- VAR 0x555edff91e20 <e28401> {e6} @dt=0x555edfee2810@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0181210 <e28878> {e66} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffc42c0 <e5072> {e67}
    1:2:2:1:2:2: ASSIGN 0x555edffc4200 <e28893> {e67} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: CONST 0x555ee01ff0b0 <e31380> {e67} @dt=0x555edfee2810@(G/w32)  32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    1:2:2:1:2:2:2: VARREF 0x555ee0181330 <e28892> {e67} @dt=0x555edfee2810@(G/w32)  ALU_output [LV] => VAR 0x555edff930a0 <e28402> {e8} @dt=0x555edfee2810@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x555edffc5050 <e28907> {e69} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:1: SEL 0x555ee01e8b10 <e28905> {e69} @dt=0x555edfee2810@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x555ee0181450 <e28894> {e69} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x555edff9be40 <e28409> {e19} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x555ee01e8da0 <e25659> {e69} @dt=0x555ee01e8cc0@(G/sw6)  6'h20
    1:2:2:1:1:3: CONST 0x555ee01f4a30 <e28904> {e69} @dt=0x555edfee2810@(G/w32)  32'h20
    1:2:2:1:2: VARREF 0x555ee0181570 <e28906> {e69} @dt=0x555edfee2810@(G/w32)  ALU_HI_output [LV] => VAR 0x555edff942e0 <e28403> {e9} @dt=0x555edfee2810@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x555edffc5d70 <e28921> {e70} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:1: SEL 0x555ee01e9320 <e28919> {e70} @dt=0x555edfee2810@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x555ee0181690 <e28908> {e70} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x555edff9be40 <e28409> {e19} @dt=0x555edff97380@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x555ee01e95b0 <e25706> {e70} @dt=0x555ee01e8cc0@(G/sw6)  6'h0
    1:2:2:1:1:3: CONST 0x555ee01f4c80 <e28918> {e70} @dt=0x555edfee2810@(G/w32)  32'h20
    1:2:2:1:2: VARREF 0x555ee01817b0 <e28920> {e70} @dt=0x555edfee2810@(G/w32)  ALU_LO_output [LV] => VAR 0x555edff95560 <e28404> {e10} @dt=0x555edfee2810@(G/w32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x555edffc7ea0 <e13623> {f1}  Control_Unit  L3
    1:2: VAR 0x555edffd7a00 <e28922> {f3} @dt=0x555edfee2810@(G/w32)  instruction INPUT PORT
    1:2: VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2: VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2: VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2: VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2: VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2: VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2: VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2: VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2: VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2: VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2: VAR 0x555edffe1e10 <e28935> {f19} @dt=0x555edfef29d0@(G/w6)  op VAR
    1:2: VAR 0x555edffe2c30 <e28936> {f20} @dt=0x555edfefa4d0@(G/w5)  rt VAR
    1:2: VAR 0x555edffe3bd0 <e28937> {f21} @dt=0x555edfef29d0@(G/w6)  funct VAR
    1:2: ALWAYS 0x555ee0045e50 <e8012> {f23} [always_comb]
    1:2:2: BEGIN 0x555edffe3e10 <e5392> {f23} [UNNAMED]
    1:2:2:1: ASSIGN 0x555edffe4980 <e28951> {f24} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:1: SEL 0x555ee01be670 <e28949> {f24} @dt=0x555edfef29d0@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x555ee01675c0 <e28938> {f24} @dt=0x555edfee2810@(G/w32)  instruction [RV] <- VAR 0x555edffd7a00 <e28922> {f3} @dt=0x555edfee2810@(G/w32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x555ee01be900 <e21972> {f24} @dt=0x555ee01b7880@(G/sw5)  5'h1a
    1:2:2:1:1:3: CONST 0x555ee01f4ed0 <e28948> {f24} @dt=0x555edfee2810@(G/w32)  32'h6
    1:2:2:1:2: VARREF 0x555ee01676e0 <e28950> {f24} @dt=0x555edfef29d0@(G/w6)  op [LV] => VAR 0x555edffe1e10 <e28935> {f19} @dt=0x555edfef29d0@(G/w6)  op VAR
    1:2:2:1: ASSIGN 0x555edffe5500 <e28965> {f25} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:1: SEL 0x555ee01bee80 <e28963> {f25} @dt=0x555edfefa4d0@(G/w5) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x555ee0167800 <e28952> {f25} @dt=0x555edfee2810@(G/w32)  instruction [RV] <- VAR 0x555edffd7a00 <e28922> {f3} @dt=0x555edfee2810@(G/w32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x555ee01bf110 <e22019> {f25} @dt=0x555ee01b7880@(G/sw5)  5'h10
    1:2:2:1:1:3: CONST 0x555ee01f5120 <e28962> {f25} @dt=0x555edfee2810@(G/w32)  32'h5
    1:2:2:1:2: VARREF 0x555ee0167920 <e28964> {f25} @dt=0x555edfefa4d0@(G/w5)  rt [LV] => VAR 0x555edffe2c30 <e28936> {f20} @dt=0x555edfefa4d0@(G/w5)  rt VAR
    1:2:2:1: ASSIGN 0x555edffe6080 <e28979> {f26} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:1: SEL 0x555ee01bf690 <e28977> {f26} @dt=0x555edfef29d0@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x555ee0167a40 <e28966> {f26} @dt=0x555edfee2810@(G/w32)  instruction [RV] <- VAR 0x555edffd7a00 <e28922> {f3} @dt=0x555edfee2810@(G/w32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x555ee01bf920 <e22066> {f26} @dt=0x555ee01b7880@(G/sw5)  5'h0
    1:2:2:1:1:3: CONST 0x555ee01f5370 <e28976> {f26} @dt=0x555edfee2810@(G/w32)  32'h6
    1:2:2:1:2: VARREF 0x555ee0167b60 <e28978> {f26} @dt=0x555edfef29d0@(G/w6)  funct [LV] => VAR 0x555edffe3bd0 <e28937> {f21} @dt=0x555edfef29d0@(G/w6)  funct VAR
    1:2:2:1: CASE 0x555edffda5e0 <e8010> {f27}
    1:2:2:1:1: VARREF 0x555ee0167c80 <e28980> {f27} @dt=0x555edfef29d0@(G/w6)  op [RV] <- VAR 0x555edffe1e10 <e28935> {f19} @dt=0x555edfef29d0@(G/w6)  op VAR
    1:2:2:1:2: CASEITEM 0x555edffef3a0 <e5722> {f28}
    1:2:2:1:2:1: CONST 0x555edffe6410 <e28981> {f28} @dt=0x555edfef29d0@(G/w6)  6'h0
    1:2:2:1:2:2: BEGIN 0x555edffe6720 <e5467> {f28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edffe6d50 <e28984> {f29} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01bfd30 <e28982> {f29} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0167da0 <e28983> {f29} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffe72f0 <e28987> {f30} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c0060 <e28985> {f30} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0167ec0 <e28986> {f30} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffe7890 <e28990> {f31} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c0390 <e28988> {f31} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0167fe0 <e28989> {f31} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffe7e30 <e28993> {f32} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c06c0 <e28991> {f32} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0168100 <e28992> {f32} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffe83d0 <e28996> {f33} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c09f0 <e28994> {f33} @dt=0x555edfeeff30@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0168220 <e28995> {f33} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffe8970 <e28999> {f34} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c0d20 <e28997> {f34} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0168340 <e28998> {f34} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffea4d0 <e29016> {f35} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: OR 0x555ee02057c0 <e32080#> {f35} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1: OR 0x555ee0205700 <e32076#> {f35} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1:1: OR 0x555ee0205640 <e32062#> {f35} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1:1:1: EQ 0x555edffe90b0 <e32048#> {f35} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1:1:1:1: CONST 0x555edffe8e20 <e32039#> {f35} @dt=0x555edfef29d0@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:1:2: VARREF 0x555ee0168460 <e32040#> {f35} @dt=0x555edfef29d0@(G/w6)  funct [RV] <- VAR 0x555edffe3bd0 <e28937> {f21} @dt=0x555edfef29d0@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x555edffe9650 <e32049#> {f35} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1:1:2:1: CONST 0x555edffe93c0 <e32043#> {f35} @dt=0x555edfef29d0@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:1:2:2: VARREF 0x555ee0168580 <e32044#> {f35} @dt=0x555edfef29d0@(G/w6)  funct [RV] <- VAR 0x555edffe3bd0 <e28937> {f21} @dt=0x555edfef29d0@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: EQ 0x555edffe9cb0 <e32063#> {f35} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x555edffe9a20 <e32057#> {f35} @dt=0x555edfef29d0@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:1:2:2: VARREF 0x555ee01686a0 <e32058#> {f35} @dt=0x555edfef29d0@(G/w6)  funct [RV] <- VAR 0x555edffe3bd0 <e28937> {f21} @dt=0x555edfef29d0@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:2: EQ 0x555edffea310 <e32077#> {f35} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:2:1: CONST 0x555edffea080 <e32071#> {f35} @dt=0x555edfef29d0@(G/w6)  6'h1b
    1:2:2:1:2:2:1:1:2:2: VARREF 0x555ee01687c0 <e32072#> {f35} @dt=0x555edfef29d0@(G/w6)  funct [RV] <- VAR 0x555edffe3bd0 <e28937> {f21} @dt=0x555edfef29d0@(G/w6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x555ee01688e0 <e29015> {f35} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffea850 <e29019> {f36} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0168a00 <e29017> {f36} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0168b20 <e29018> {f36} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: CASE 0x555edffeaaf0 <e5648> {f37}
    1:2:2:1:2:2:1:1: VARREF 0x555ee0168c40 <e29020> {f37} @dt=0x555edfef29d0@(G/w6)  funct [RV] <- VAR 0x555edffe3bd0 <e28937> {f21} @dt=0x555edfef29d0@(G/w6)  funct VAR
    1:2:2:1:2:2:1:2: CASEITEM 0x555edffeb860 <e5620> {f38}
    1:2:2:1:2:2:1:2:1: CONST 0x555edffeacb0 <e29021> {f38} @dt=0x555edfef29d0@(G/w6)  6'h10
    1:2:2:1:2:2:1:2:2: BEGIN 0x555edffeafc0 <e5609> {f38} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x555edffeb630 <e29024> {f39} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x555edffeb360 <e29022> {f39} @dt=0x555edfef29d0@(G/w6)  6'h3e
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x555ee0168d60 <e29023> {f39} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x555edffec460 <e5639> {f41}
    1:2:2:1:2:2:1:2:1: CONST 0x555edffeb920 <e29025> {f41} @dt=0x555edfef29d0@(G/w6)  6'h12
    1:2:2:1:2:2:1:2:2: BEGIN 0x555edffebc70 <e5627> {f41} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x555edffec320 <e29028> {f42} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x555edffec050 <e29026> {f42} @dt=0x555edfef29d0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x555ee0168e80 <e29027> {f42} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x555edffecb30 <e5647> {f44}
    1:2:2:1:2:2:1:2:2: BEGIN 0x555edffec5e0 <e5640> {f44} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x555edffec9f0 <e29031> {f45} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:2:2:1:1: VARREF 0x555ee0168fa0 <e29029> {f45} @dt=0x555edfef29d0@(G/w6)  funct [RV] <- VAR 0x555edffe3bd0 <e28937> {f21} @dt=0x555edfef29d0@(G/w6)  funct VAR
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x555ee01690c0 <e29030> {f45} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffedb20 <e29040> {f48} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: OR 0x555ee0205880 <e32098#> {f48} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1: EQ 0x555edffed340 <e32094#> {f48} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1:1: CONST 0x555edffed070 <e32085#> {f48} @dt=0x555edfef29d0@(G/w6)  6'h8
    1:2:2:1:2:2:1:1:1:2: VARREF 0x555ee01691e0 <e32086#> {f48} @dt=0x555edfef29d0@(G/w6)  funct [RV] <- VAR 0x555edffe3bd0 <e28937> {f21} @dt=0x555edfef29d0@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:2: EQ 0x555edffed960 <e32095#> {f48} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:2:1: CONST 0x555edffed690 <e32089#> {f48} @dt=0x555edfef29d0@(G/w6)  6'h9
    1:2:2:1:2:2:1:1:2:2: VARREF 0x555ee0169300 <e32090#> {f48} @dt=0x555edfef29d0@(G/w6)  funct [RV] <- VAR 0x555edffe3bd0 <e28937> {f21} @dt=0x555edfef29d0@(G/w6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x555ee0169420 <e29039> {f48} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffee140 <e29043> {f49} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c1670 <e29041> {f49} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0169540 <e29042> {f49} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffef170 <e29052> {f50} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: OR 0x555ee0205940 <e32116#> {f50} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1: EQ 0x555edffee960 <e32112#> {f50} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1:1: CONST 0x555edffee690 <e32103#> {f50} @dt=0x555edfef29d0@(G/w6)  6'h10
    1:2:2:1:2:2:1:1:1:2: VARREF 0x555ee0169660 <e32104#> {f50} @dt=0x555edfef29d0@(G/w6)  funct [RV] <- VAR 0x555edffe3bd0 <e28937> {f21} @dt=0x555edfef29d0@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:2: EQ 0x555edffeefb0 <e32113#> {f50} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:2:1: CONST 0x555edffeece0 <e32107#> {f50} @dt=0x555edfef29d0@(G/w6)  6'h12
    1:2:2:1:2:2:1:1:2:2: VARREF 0x555ee0169780 <e32108#> {f50} @dt=0x555edfef29d0@(G/w6)  funct [RV] <- VAR 0x555edffe3bd0 <e28937> {f21} @dt=0x555edfef29d0@(G/w6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x555ee01698a0 <e29051> {f50} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edfff5050 <e5877> {f53}
    1:2:2:1:2:1: CONST 0x555edffef460 <e29053> {f53} @dt=0x555edfef29d0@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x555edffef7b0 <e5729> {f53} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edfff0870 <e29062> {f54} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: OR 0x555ee0205a00 <e32134#> {f54} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1: EQ 0x555edfff0060 <e32130#> {f54} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1:1: CONST 0x555edffefd90 <e32121#> {f54} @dt=0x555edfefa4d0@(G/w5)  5'h11
    1:2:2:1:2:2:1:1:1:2: VARREF 0x555ee01699c0 <e32122#> {f54} @dt=0x555edfefa4d0@(G/w5)  rt [RV] <- VAR 0x555edffe2c30 <e28936> {f20} @dt=0x555edfefa4d0@(G/w5)  rt VAR
    1:2:2:1:2:2:1:1:2: EQ 0x555edfff06b0 <e32131#> {f54} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:2:1: CONST 0x555edfff03e0 <e32125#> {f54} @dt=0x555edfefa4d0@(G/w5)  5'h10
    1:2:2:1:2:2:1:1:2:2: VARREF 0x555ee0169ae0 <e32126#> {f54} @dt=0x555edfefa4d0@(G/w5)  rt [RV] <- VAR 0x555edffe2c30 <e28936> {f20} @dt=0x555edfefa4d0@(G/w5)  rt VAR
    1:2:2:1:2:2:1:2: VARREF 0x555ee0169c00 <e29061> {f54} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff0f00 <e29065> {f55} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c1d20 <e29063> {f55} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0169d20 <e29064> {f55} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff15f0 <e29068> {f56} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c2050 <e29066> {f56} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0169e40 <e29067> {f56} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff1c40 <e29071> {f57} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555edfff1970 <e29069> {f57} @dt=0x555edfeeff30@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x555ee0169f60 <e29070> {f57} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff22d0 <e29074> {f58} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555edfff2000 <e29072> {f58} @dt=0x555edfeeff30@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a080 <e29073> {f58} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff2920 <e29077> {f59} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c2380 <e29075> {f59} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a1a0 <e29076> {f59} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff2fb0 <e29080> {f60} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c26b0 <e29078> {f60} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a2c0 <e29079> {f60} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff3430 <e29083> {f61} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016a3e0 <e29081> {f61} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a500 <e29082> {f61} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff3a60 <e29086> {f62} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555edfff3790 <e29084> {f62} @dt=0x555edfef29d0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a620 <e29085> {f62} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff4110 <e29089> {f63} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c29e0 <e29087> {f63} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a740 <e29088> {f63} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff4760 <e29092> {f64} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c2d10 <e29090> {f64} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a860 <e29091> {f64} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff4db0 <e29095> {f65} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c3040 <e29093> {f65} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016a980 <e29094> {f65} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edfffa230 <e6012> {f69}
    1:2:2:1:2:1: CONST 0x555edfff5110 <e29096> {f69} @dt=0x555edfef29d0@(G/w6)  6'h2
    1:2:2:1:2:2: BEGIN 0x555edfff5460 <e5884> {f69} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edfff5b10 <e29099> {f70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c3370 <e29097> {f70} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016aaa0 <e29098> {f70} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff61a0 <e29102> {f71} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c36a0 <e29100> {f71} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016abc0 <e29101> {f71} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff67f0 <e29105> {f72} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c39d0 <e29103> {f72} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ace0 <e29104> {f72} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff6e40 <e29108> {f73} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555edfff6b70 <e29106> {f73} @dt=0x555edfeeff30@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ae00 <e29107> {f73} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff74d0 <e29111> {f74} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555edfff7200 <e29109> {f74} @dt=0x555edfeeff30@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x555ee016af20 <e29110> {f74} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff7b20 <e29114> {f75} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c3d00 <e29112> {f75} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b040 <e29113> {f75} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff81b0 <e29117> {f76} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c4030 <e29115> {f76} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b160 <e29116> {f76} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff8630 <e29120> {f77} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016b280 <e29118> {f77} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b3a0 <e29119> {f77} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff8c60 <e29123> {f78} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555edfff8990 <e29121> {f78} @dt=0x555edfef29d0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b4c0 <e29122> {f78} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff9360 <e29126> {f79} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c4360 <e29124> {f79} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b5e0 <e29125> {f79} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfff99b0 <e29129> {f80} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c4690 <e29127> {f80} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b700 <e29128> {f80} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffa000 <e29132> {f81} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c49c0 <e29130> {f81} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b820 <e29131> {f81} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edffff440 <e6147> {f83}
    1:2:2:1:2:1: CONST 0x555edfffa2f0 <e29133> {f83} @dt=0x555edfef29d0@(G/w6)  6'h3
    1:2:2:1:2:2: BEGIN 0x555edfffa640 <e6019> {f83} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edfffad20 <e29136> {f84} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c4cf0 <e29134> {f84} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016b940 <e29135> {f84} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffb3b0 <e29139> {f85} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c5020 <e29137> {f85} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ba60 <e29138> {f85} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffba00 <e29142> {f86} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c5350 <e29140> {f86} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016bb80 <e29141> {f86} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffc050 <e29145> {f87} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555edfffbd80 <e29143> {f87} @dt=0x555edfeeff30@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x555ee016bca0 <e29144> {f87} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffc6e0 <e29148> {f88} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555edfffc410 <e29146> {f88} @dt=0x555edfeeff30@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x555ee016bdc0 <e29147> {f88} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffcd30 <e29151> {f89} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c5680 <e29149> {f89} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016bee0 <e29150> {f89} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffd3c0 <e29154> {f90} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c59b0 <e29152> {f90} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c000 <e29153> {f90} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffd840 <e29157> {f91} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016c120 <e29155> {f91} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c240 <e29156> {f91} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffde70 <e29160> {f92} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555edfffdba0 <e29158> {f92} @dt=0x555edfef29d0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c360 <e29159> {f92} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffe570 <e29163> {f93} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c5ce0 <e29161> {f93} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c480 <e29162> {f93} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edfffebc0 <e29166> {f94} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c6010 <e29164> {f94} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c5a0 <e29165> {f94} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555edffff210 <e29169> {f95} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c6340 <e29167> {f95} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c6c0 <e29168> {f95} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0004650 <e6282> {f97}
    1:2:2:1:2:1: CONST 0x555edffff500 <e29170> {f97} @dt=0x555edfef29d0@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x555edffff850 <e6154> {f97} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555edfffff30 <e29173> {f98} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c6670 <e29171> {f98} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c7e0 <e29172> {f98} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00005c0 <e29176> {f99} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c69a0 <e29174> {f99} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016c900 <e29175> {f99} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0000c10 <e29179> {f100} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c6cd0 <e29177> {f100} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ca20 <e29178> {f100} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0001260 <e29182> {f101} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c7000 <e29180> {f101} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016cb40 <e29181> {f101} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00018f0 <e29185> {f102} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c7330 <e29183> {f102} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016cc60 <e29184> {f102} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0001f40 <e29188> {f103} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c7660 <e29186> {f103} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016cd80 <e29187> {f103} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00025d0 <e29191> {f104} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c7990 <e29189> {f104} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016cea0 <e29190> {f104} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0002a50 <e29194> {f105} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016cfc0 <e29192> {f105} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d0e0 <e29193> {f105} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0003080 <e29197> {f106} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee0002db0 <e29195> {f106} @dt=0x555edfef29d0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d200 <e29196> {f106} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0003780 <e29200> {f107} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c7cc0 <e29198> {f107} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d320 <e29199> {f107} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0003dd0 <e29203> {f108} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c7ff0 <e29201> {f108} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d440 <e29202> {f108} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0004420 <e29206> {f109} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c8320 <e29204> {f109} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d560 <e29205> {f109} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0009860 <e6417> {f112}
    1:2:2:1:2:1: CONST 0x555ee0004710 <e29207> {f112} @dt=0x555edfef29d0@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x555ee0004a60 <e6289> {f112} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0005140 <e29210> {f113} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c8650 <e29208> {f113} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d680 <e29209> {f113} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00057d0 <e29213> {f114} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c8980 <e29211> {f114} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d7a0 <e29212> {f114} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0005e20 <e29216> {f115} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c8cb0 <e29214> {f115} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d8c0 <e29215> {f115} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0006470 <e29219> {f116} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c8fe0 <e29217> {f116} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016d9e0 <e29218> {f116} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0006b00 <e29222> {f117} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c9310 <e29220> {f117} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016db00 <e29221> {f117} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0007150 <e29225> {f118} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c9640 <e29223> {f118} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016dc20 <e29224> {f118} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00077e0 <e29228> {f119} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c9970 <e29226> {f119} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016dd40 <e29227> {f119} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0007c60 <e29231> {f120} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016de60 <e29229> {f120} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016df80 <e29230> {f120} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0008290 <e29234> {f121} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee0007fc0 <e29232> {f121} @dt=0x555edfef29d0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e0a0 <e29233> {f121} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0008990 <e29237> {f122} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c9ca0 <e29235> {f122} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e1c0 <e29236> {f122} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0008fe0 <e29240> {f123} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01c9fd0 <e29238> {f123} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e2e0 <e29239> {f123} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0009630 <e29243> {f124} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ca300 <e29241> {f124} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e400 <e29242> {f124} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee000ea70 <e6552> {f128}
    1:2:2:1:2:1: CONST 0x555ee0009920 <e29244> {f128} @dt=0x555edfef29d0@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x555ee0009c70 <e6424> {f128} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee000a350 <e29247> {f129} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ca630 <e29245> {f129} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e520 <e29246> {f129} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000a9e0 <e29250> {f130} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ca960 <e29248> {f130} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e640 <e29249> {f130} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000b030 <e29253> {f131} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cac90 <e29251> {f131} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e760 <e29252> {f131} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000b680 <e29256> {f132} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cafc0 <e29254> {f132} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e880 <e29255> {f132} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000bd10 <e29259> {f133} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cb2f0 <e29257> {f133} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016e9a0 <e29258> {f133} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000c360 <e29262> {f134} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cb620 <e29260> {f134} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016eac0 <e29261> {f134} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000c9f0 <e29265> {f135} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cb950 <e29263> {f135} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ebe0 <e29264> {f135} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000ce70 <e29268> {f136} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016ed00 <e29266> {f136} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ee20 <e29267> {f136} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000d4a0 <e29271> {f137} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee000d1d0 <e29269> {f137} @dt=0x555edfef29d0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ef40 <e29270> {f137} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000dba0 <e29274> {f138} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cbc80 <e29272> {f138} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f060 <e29273> {f138} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000e1f0 <e29277> {f139} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cbfb0 <e29275> {f139} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f180 <e29276> {f139} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000e840 <e29280> {f140} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cc2e0 <e29278> {f140} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f2a0 <e29279> {f140} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0013c80 <e6687> {f142}
    1:2:2:1:2:1: CONST 0x555ee000eb30 <e29281> {f142} @dt=0x555edfef29d0@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x555ee000ee80 <e6559> {f142} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee000f560 <e29284> {f143} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cc610 <e29282> {f143} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f3c0 <e29283> {f143} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee000fbf0 <e29287> {f144} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cc940 <e29285> {f144} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f4e0 <e29286> {f144} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0010240 <e29290> {f145} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ccc70 <e29288> {f145} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f600 <e29289> {f145} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0010890 <e29293> {f146} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ccfa0 <e29291> {f146} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f720 <e29292> {f146} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0010f20 <e29296> {f147} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cd2d0 <e29294> {f147} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f840 <e29295> {f147} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0011570 <e29299> {f148} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cd600 <e29297> {f148} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee016f960 <e29298> {f148} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0011c00 <e29302> {f149} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cd930 <e29300> {f149} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016fa80 <e29301> {f149} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0012080 <e29305> {f150} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee016fba0 <e29303> {f150} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee016fcc0 <e29304> {f150} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00126b0 <e29308> {f151} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee00123e0 <e29306> {f151} @dt=0x555edfef29d0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee016fde0 <e29307> {f151} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0012db0 <e29311> {f152} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cdc60 <e29309> {f152} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee016ff00 <e29310> {f152} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0013400 <e29314> {f153} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cdf90 <e29312> {f153} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170020 <e29313> {f153} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0013a50 <e29317> {f154} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ce2c0 <e29315> {f154} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170140 <e29316> {f154} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0018e90 <e6822> {f157}
    1:2:2:1:2:1: CONST 0x555ee0013d40 <e29318> {f157} @dt=0x555edfef29d0@(G/w6)  6'h8
    1:2:2:1:2:2: BEGIN 0x555ee0014090 <e6694> {f157} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0014770 <e29321> {f158} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ce5f0 <e29319> {f158} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170260 <e29320> {f158} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0014e00 <e29324> {f159} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ce920 <e29322> {f159} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170380 <e29323> {f159} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0015450 <e29327> {f160} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cec50 <e29325> {f160} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01704a0 <e29326> {f160} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0015aa0 <e29330> {f161} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cef80 <e29328> {f161} @dt=0x555edfeeff30@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee01705c0 <e29329> {f161} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0016130 <e29333> {f162} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cf2b0 <e29331> {f162} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01706e0 <e29332> {f162} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0016780 <e29336> {f163} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cf5e0 <e29334> {f163} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170800 <e29335> {f163} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0016e10 <e29339> {f164} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cf910 <e29337> {f164} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170920 <e29338> {f164} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0017290 <e29342> {f165} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0170a40 <e29340> {f165} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170b60 <e29341> {f165} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00178c0 <e29345> {f166} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee00175f0 <e29343> {f166} @dt=0x555edfef29d0@(G/w6)  6'h20
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170c80 <e29344> {f166} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0017fc0 <e29348> {f167} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cfc40 <e29346> {f167} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170da0 <e29347> {f167} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0018610 <e29351> {f168} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01cff70 <e29349> {f168} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170ec0 <e29350> {f168} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0018c60 <e29354> {f169} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d02a0 <e29352> {f169} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0170fe0 <e29353> {f169} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee001e0a0 <e6957> {f172}
    1:2:2:1:2:1: CONST 0x555ee0018f50 <e29355> {f172} @dt=0x555edfef29d0@(G/w6)  6'h9
    1:2:2:1:2:2: BEGIN 0x555ee00192a0 <e6829> {f172} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0019980 <e29358> {f173} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d05d0 <e29356> {f173} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171100 <e29357> {f173} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001a010 <e29361> {f174} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d0900 <e29359> {f174} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171220 <e29360> {f174} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001a660 <e29364> {f175} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d0c30 <e29362> {f175} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171340 <e29363> {f175} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001acb0 <e29367> {f176} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d0f60 <e29365> {f176} @dt=0x555edfeeff30@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171460 <e29366> {f176} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001b340 <e29370> {f177} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d1290 <e29368> {f177} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171580 <e29369> {f177} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001b990 <e29373> {f178} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d15c0 <e29371> {f178} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01716a0 <e29372> {f178} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001c020 <e29376> {f179} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d18f0 <e29374> {f179} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01717c0 <e29375> {f179} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001c4a0 <e29379> {f180} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee01718e0 <e29377> {f180} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171a00 <e29378> {f180} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001cad0 <e29382> {f181} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee001c800 <e29380> {f181} @dt=0x555edfef29d0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171b20 <e29381> {f181} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001d1d0 <e29385> {f182} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d1c20 <e29383> {f182} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171c40 <e29384> {f182} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001d820 <e29388> {f183} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d1f50 <e29386> {f183} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171d60 <e29387> {f183} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001de70 <e29391> {f184} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d2280 <e29389> {f184} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171e80 <e29390> {f184} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0023360 <e7092> {f187}
    1:2:2:1:2:1: CONST 0x555ee001e160 <e29392> {f187} @dt=0x555edfef29d0@(G/w6)  6'ha
    1:2:2:1:2:2: BEGIN 0x555ee001e4b0 <e6964> {f187} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee001eb90 <e29395> {f188} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d25b0 <e29393> {f188} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0171fa0 <e29394> {f188} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001f220 <e29398> {f189} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d28e0 <e29396> {f189} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01720c0 <e29397> {f189} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001f870 <e29401> {f190} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d2c10 <e29399> {f190} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01721e0 <e29400> {f190} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee001fec0 <e29404> {f191} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d2f40 <e29402> {f191} @dt=0x555edfeeff30@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172300 <e29403> {f191} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0020550 <e29407> {f192} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d3270 <e29405> {f192} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172420 <e29406> {f192} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0020ba0 <e29410> {f193} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d35a0 <e29408> {f193} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172540 <e29409> {f193} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0021230 <e29413> {f194} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d38d0 <e29411> {f194} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172660 <e29412> {f194} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00216b0 <e29416> {f195} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0172780 <e29414> {f195} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee01728a0 <e29415> {f195} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0021ce0 <e29419> {f196} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee0021a10 <e29417> {f196} @dt=0x555edfef29d0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x555ee01729c0 <e29418> {f196} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00223e0 <e29422> {f197} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d3c00 <e29420> {f197} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172ae0 <e29421> {f197} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0022a30 <e29425> {f198} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d4740 <e29423> {f198} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172c00 <e29424> {f198} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0023080 <e29428> {f199} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d4a70 <e29426> {f199} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172d20 <e29427> {f199} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0028540 <e7227> {f216}
    1:2:2:1:2:1: CONST 0x555ee0023420 <e29429> {f216} @dt=0x555edfef29d0@(G/w6)  6'hc
    1:2:2:1:2:2: BEGIN 0x555ee0023770 <e7099> {f216} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0023e20 <e29432> {f217} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d4da0 <e29430> {f217} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172e40 <e29431> {f217} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00244b0 <e29435> {f218} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d50d0 <e29433> {f218} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0172f60 <e29434> {f218} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0024b00 <e29438> {f219} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d5400 <e29436> {f219} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173080 <e29437> {f219} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0025150 <e29441> {f220} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d5730 <e29439> {f220} @dt=0x555edfeeff30@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee01731a0 <e29440> {f220} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00257e0 <e29444> {f221} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d5a60 <e29442> {f221} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01732c0 <e29443> {f221} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0025e30 <e29447> {f222} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d5d90 <e29445> {f222} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01733e0 <e29446> {f222} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00264c0 <e29450> {f223} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d60c0 <e29448> {f223} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173500 <e29449> {f223} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0026940 <e29453> {f224} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0173620 <e29451> {f224} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173740 <e29452> {f224} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0026f70 <e29456> {f225} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee0026ca0 <e29454> {f225} @dt=0x555edfef29d0@(G/w6)  6'h24
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173860 <e29455> {f225} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0027670 <e29459> {f226} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d63f0 <e29457> {f226} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173980 <e29458> {f226} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0027cc0 <e29462> {f227} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d6720 <e29460> {f227} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173aa0 <e29461> {f227} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0028310 <e29465> {f228} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d6a50 <e29463> {f228} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173bc0 <e29464> {f228} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee002d750 <e7362> {f230}
    1:2:2:1:2:1: CONST 0x555ee0028600 <e29466> {f230} @dt=0x555edfef29d0@(G/w6)  6'hd
    1:2:2:1:2:2: BEGIN 0x555ee0028950 <e7234> {f230} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0029030 <e29469> {f231} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d6d80 <e29467> {f231} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173ce0 <e29468> {f231} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00296c0 <e29472> {f232} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d70b0 <e29470> {f232} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173e00 <e29471> {f232} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0029d10 <e29475> {f233} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d73e0 <e29473> {f233} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0173f20 <e29474> {f233} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002a360 <e29478> {f234} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d7710 <e29476> {f234} @dt=0x555edfeeff30@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0174040 <e29477> {f234} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002a9f0 <e29481> {f235} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d7a40 <e29479> {f235} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0174160 <e29480> {f235} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002b040 <e29484> {f236} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d7d70 <e29482> {f236} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0174280 <e29483> {f236} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002b6d0 <e29487> {f237} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d80a0 <e29485> {f237} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01743a0 <e29486> {f237} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002bb50 <e29490> {f238} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0161c90 <e29488> {f238} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0161dd0 <e29489> {f238} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002c180 <e29493> {f239} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee002beb0 <e29491> {f239} @dt=0x555edfef29d0@(G/w6)  6'h25
    1:2:2:1:2:2:1:2: VARREF 0x555ee0161f10 <e29492> {f239} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002c880 <e29496> {f240} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d83d0 <e29494> {f240} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162030 <e29495> {f240} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002ced0 <e29499> {f241} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d8700 <e29497> {f241} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162150 <e29498> {f241} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002d520 <e29502> {f242} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d8a30 <e29500> {f242} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162270 <e29501> {f242} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0032960 <e7497> {f244}
    1:2:2:1:2:1: CONST 0x555ee002d810 <e29503> {f244} @dt=0x555edfef29d0@(G/w6)  6'he
    1:2:2:1:2:2: BEGIN 0x555ee002db60 <e7369> {f244} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee002e240 <e29506> {f245} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d8d60 <e29504> {f245} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162390 <e29505> {f245} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002e8d0 <e29509> {f246} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d9090 <e29507> {f246} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01624b0 <e29508> {f246} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002ef20 <e29512> {f247} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d93c0 <e29510> {f247} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01625f0 <e29511> {f247} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002f570 <e29515> {f248} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d96f0 <e29513> {f248} @dt=0x555edfeeff30@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162710 <e29514> {f248} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee002fc00 <e29518> {f249} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d9a20 <e29516> {f249} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162830 <e29517> {f249} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0030250 <e29521> {f250} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01d9d50 <e29519> {f250} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162970 <e29520> {f250} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00308e0 <e29524> {f251} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01da080 <e29522> {f251} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0162a90 <e29523> {f251} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0030d60 <e29527> {f252} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee01764d0 <e29525> {f252} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee01765f0 <e29526> {f252} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0031390 <e29530> {f253} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee00310c0 <e29528> {f253} @dt=0x555edfef29d0@(G/w6)  6'h26
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176710 <e29529> {f253} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0031a90 <e29533> {f254} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01da3b0 <e29531> {f254} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176830 <e29532> {f254} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00320e0 <e29536> {f255} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01da6e0 <e29534> {f255} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176950 <e29535> {f255} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0032730 <e29539> {f256} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01daa10 <e29537> {f256} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176a70 <e29538> {f256} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0037c20 <e7632> {f258}
    1:2:2:1:2:1: CONST 0x555ee0032a20 <e29540> {f258} @dt=0x555edfef29d0@(G/w6)  6'hf
    1:2:2:1:2:2: BEGIN 0x555ee0032d70 <e7504> {f258} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0033450 <e29543> {f259} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dad40 <e29541> {f259} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176b90 <e29542> {f259} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0033ae0 <e29546> {f260} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01db070 <e29544> {f260} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176cb0 <e29545> {f260} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0034130 <e29549> {f261} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01db3a0 <e29547> {f261} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176dd0 <e29548> {f261} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0034780 <e29552> {f262} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01db6d0 <e29550> {f262} @dt=0x555edfeeff30@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0176ef0 <e29551> {f262} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0034e10 <e29555> {f263} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dba00 <e29553> {f263} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177010 <e29554> {f263} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0035460 <e29558> {f264} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dbd30 <e29556> {f264} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177130 <e29557> {f264} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0035af0 <e29561> {f265} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dc060 <e29559> {f265} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177250 <e29560> {f265} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0035f70 <e29564> {f266} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0177370 <e29562> {f266} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177490 <e29563> {f266} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00365a0 <e29567> {f267} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee00362d0 <e29565> {f267} @dt=0x555edfef29d0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x555ee01775b0 <e29566> {f267} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0036ca0 <e29570> {f268} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dc390 <e29568> {f268} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01776d0 <e29569> {f268} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00372f0 <e29573> {f269} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dc6c0 <e29571> {f269} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01777f0 <e29572> {f269} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0037940 <e29576> {f270} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dc9f0 <e29574> {f270} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177910 <e29575> {f270} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee003c210 <e7745> {f277}
    1:2:2:1:2:1: CONST 0x555ee0037ce0 <e29577> {f277} @dt=0x555edfef29d0@(G/w6)  6'h23
    1:2:2:1:2:2: BEGIN 0x555ee0038030 <e7639> {f277} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee00386e0 <e29580> {f278} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dcd20 <e29578> {f278} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177a30 <e29579> {f278} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0038d70 <e29583> {f279} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dd050 <e29581> {f279} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177b50 <e29582> {f279} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00393c0 <e29586> {f280} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dd380 <e29584> {f280} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177c70 <e29585> {f280} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0039a10 <e29589> {f281} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dd6b0 <e29587> {f281} @dt=0x555edfeeff30@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177d90 <e29588> {f281} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003a0a0 <e29592> {f282} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dd9e0 <e29590> {f282} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177eb0 <e29591> {f282} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003a6f0 <e29595> {f283} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ddd10 <e29593> {f283} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0177fd0 <e29594> {f283} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003ad80 <e29598> {f284} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01de040 <e29596> {f284} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01780f0 <e29597> {f284} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003b200 <e29601> {f285} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0178210 <e29599> {f285} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178330 <e29600> {f285} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003b830 <e29604> {f286} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee003b560 <e29602> {f286} @dt=0x555edfef29d0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178450 <e29603> {f286} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003bf30 <e29607> {f287} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01de370 <e29605> {f287} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178570 <e29606> {f287} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0040f70 <e7880> {f295}
    1:2:2:1:2:1: CONST 0x555ee003c2d0 <e29608> {f295} @dt=0x555edfef29d0@(G/w6)  6'h2b
    1:2:2:1:2:2: BEGIN 0x555ee003c620 <e7752> {f295} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee003ccd0 <e29611> {f296} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01de6a0 <e29609> {f296} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178690 <e29610> {f296} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003d360 <e29614> {f297} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01de9d0 <e29612> {f297} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee01787b0 <e29613> {f297} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003d860 <e29617> {f298} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01ded00 <e29615> {f298} @dt=0x555edfebea00@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee01788d0 <e29616> {f298} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003de40 <e29620> {f299} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01df030 <e29618> {f299} @dt=0x555edfeeff30@(G/w2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x555ee01789f0 <e29619> {f299} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003e4a0 <e29623> {f300} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee01df360 <e29621> {f300} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178b10 <e29622> {f300} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003eac0 <e29626> {f301} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01df690 <e29624> {f301} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178c30 <e29625> {f301} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003f120 <e29629> {f302} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01df9c0 <e29627> {f302} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178d50 <e29628> {f302} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003f540 <e29632> {f303} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0178e70 <e29630> {f303} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0178f90 <e29631> {f303} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee003fb40 <e29635> {f304} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee003f870 <e29633> {f304} @dt=0x555edfef29d0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x555ee01790b0 <e29634> {f304} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00401b0 <e29638> {f305} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01dfcf0 <e29636> {f305} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01791d0 <e29637> {f305} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00407d0 <e29641> {f306} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01e0020 <e29639> {f306} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01792f0 <e29640> {f306} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0040df0 <e29644> {f307} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01e0350 <e29642> {f307} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179410 <e29643> {f307} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0045d10 <e8009> {f312}
    1:2:2:1:2:2: BEGIN 0x555ee00410f0 <e7881> {f312} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee00417a0 <e29647> {f313} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee00414d0 <e29645> {f313} @dt=0x555edfebea00@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179530 <e29646> {f313} @dt=0x555edfebea00@(G/w1)  register_write [LV] => VAR 0x555edffd9720 <e28923> {f5} @dt=0x555edfebea00@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0041e00 <e29650> {f314} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee0041b30 <e29648> {f314} @dt=0x555edfebea00@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179650 <e29649> {f314} @dt=0x555edfebea00@(G/w1)  memory_to_register [LV] => VAR 0x555edffdc100 <e28924> {f6} @dt=0x555edfebea00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0042420 <e29653> {f315} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee0042150 <e29651> {f315} @dt=0x555edfebea00@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179770 <e29652> {f315} @dt=0x555edfebea00@(G/w1)  memory_write [LV] => VAR 0x555edffdc520 <e28925> {f7} @dt=0x555edfebea00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0042a40 <e29656> {f316} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee0042770 <e29654> {f316} @dt=0x555edfeeff30@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179890 <e29655> {f316} @dt=0x555edfeeff30@(G/w2)  ALU_src_B [LV] => VAR 0x555edffdd2f0 <e28926> {f8} @dt=0x555edfeeff30@(G/w2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00430a0 <e29659> {f317} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:2:1:1: CONST 0x555ee0042dd0 <e29657> {f317} @dt=0x555edfeeff30@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x555ee01799b0 <e29658> {f317} @dt=0x555edfeeff30@(G/w2)  register_destination [LV] => VAR 0x555edffde170 <e28927> {f9} @dt=0x555edfeeff30@(G/w2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee00436f0 <e29662> {f318} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee0043420 <e29660> {f318} @dt=0x555edfebea00@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179ad0 <e29661> {f318} @dt=0x555edfebea00@(G/w1)  branch [LV] => VAR 0x555edffde590 <e28928> {f10} @dt=0x555edfebea00@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0043d80 <e29665> {f319} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee0043ab0 <e29663> {f319} @dt=0x555edfebea00@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179bf0 <e29664> {f319} @dt=0x555edfebea00@(G/w1)  HI_register_write [LV] => VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0044200 <e29668> {f320} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x555ee0179d10 <e29666> {f320} @dt=0x555edfebea00@(G/w1)  HI_register_write [RV] <- VAR 0x555edffe0b10 <e28933> {f15} @dt=0x555edfebea00@(G/w1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179e30 <e29667> {f320} @dt=0x555edfebea00@(G/w1)  LO_register_write [LV] => VAR 0x555edffe0570 <e28932> {f14} @dt=0x555edfebea00@(G/w1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0044830 <e29671> {f321} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x555ee0044560 <e29669> {f321} @dt=0x555edfef29d0@(G/w6)  6'bxxxxxx
    1:2:2:1:2:2:1:2: VARREF 0x555ee0179f50 <e29670> {f321} @dt=0x555edfef29d0@(G/w6)  ALU_function [LV] => VAR 0x555edffdf5b0 <e28929> {f11} @dt=0x555edfef29d0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0044f30 <e29674> {f322} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee0044c60 <e29672> {f322} @dt=0x555edfebea00@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee017a070 <e29673> {f322} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x555edffdfad0 <e28930> {f12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0045580 <e29677> {f323} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee00452b0 <e29675> {f323} @dt=0x555edfebea00@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee017a190 <e29676> {f323} @dt=0x555edfebea00@(G/w1)  j_instruction [LV] => VAR 0x555edffdfff0 <e28931> {f13} @dt=0x555edfebea00@(G/w1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x555ee0045bd0 <e29680> {f324} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee0045900 <e29678> {f324} @dt=0x555edfebea00@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x555ee017a2b0 <e29679> {f324} @dt=0x555edfebea00@(G/w1)  using_HI_LO [LV] => VAR 0x555edffe1070 <e28934> {f16} @dt=0x555edfebea00@(G/w1)  using_HI_LO OUTPUT PORT
    1: MODULE 0x555ee0048b70 <e13624> {g1}  Comparator  L3
    1:2: VAR 0x555ee0049cc0 <e29681> {g3} @dt=0x555edfef29d0@(G/w6)  op INPUT PORT
    1:2: VAR 0x555ee004aee0 <e29682> {g4} @dt=0x555edfefa4d0@(G/w5)  rt INPUT PORT
    1:2: VAR 0x555ee004c120 <e29683> {g5} @dt=0x555edfee2810@(G/w32)  a INPUT PORT
    1:2: VAR 0x555ee004d360 <e29684> {g6} @dt=0x555edfee2810@(G/w32)  b INPUT PORT
    1:2: VAR 0x555ee004d8a0 <e29685> {g7} @dt=0x555edfebea00@(G/w1)  c OUTPUT PORT
    1:2: ALWAYS 0x555ee0056a80 <e8361> {g9} [always_comb]
    1:2:2: BEGIN 0x555ee004db20 <e8141> {g9} [UNNAMED]
    1:2:2:1: CASE 0x555ee004dea0 <e8143> {g10}
    1:2:2:1:1: VARREF 0x555ee0165f40 <e29686> {g10} @dt=0x555edfef29d0@(G/w6)  op [RV] <- VAR 0x555ee0049cc0 <e29681> {g3} @dt=0x555edfef29d0@(G/w6)  op INPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0051f00 <e8250> {g11}
    1:2:2:1:2:1: CONST 0x555ee004e080 <e29687> {g11} @dt=0x555edfef29d0@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x555ee004e3f0 <e8151> {g11} [UNNAMED]
    1:2:2:1:2:2:1: IF 0x555ee0051d20 <e8248> {g12}
    1:2:2:1:2:2:1:1: OR 0x555ee02050e0 <e31973#> {g12} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1: EQ 0x555ee004eb70 <e31969#> {g12} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1:1: CONST 0x555ee004e880 <e31960#> {g12} @dt=0x555edfefa4d0@(G/w5)  5'h1
    1:2:2:1:2:2:1:1:1:2: VARREF 0x555ee0166060 <e31961#> {g12} @dt=0x555edfefa4d0@(G/w5)  rt [RV] <- VAR 0x555ee004aee0 <e29682> {g4} @dt=0x555edfefa4d0@(G/w5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:2: EQ 0x555ee004f190 <e31970#> {g12} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:2:1: CONST 0x555ee004eea0 <e31964#> {g12} @dt=0x555edfefa4d0@(G/w5)  5'h11
    1:2:2:1:2:2:1:1:2:2: VARREF 0x555ee0166180 <e31965#> {g12} @dt=0x555edfefa4d0@(G/w5)  rt [RV] <- VAR 0x555ee004aee0 <e29682> {g4} @dt=0x555edfefa4d0@(G/w5)  rt INPUT PORT
    1:2:2:1:2:2:1:2: BEGIN 0x555ee004f390 <e8178> {g12} [UNNAMED]
    1:2:2:1:2:2:1:2:1: ASSIGN 0x555ee004ffb0 <e29708> {g13} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:2:1:1: LTES 0x555ee02051a0 <e31986#> {g13} @dt=0x555ee0205260@(G/nw1)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x555ee01f55c0 <e31979#> {g13} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:2:1:2:1:1:2: VARREF 0x555ee01662a0 <e31980#> {g13} @dt=0x555ee01f0ae0@(G/sw32)  a [RV] <- VAR 0x555ee004c120 <e29683> {g5} @dt=0x555edfee2810@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:2:1:2: VARREF 0x555ee01663c0 <e29707> {g13} @dt=0x555edfebea00@(G/w1)  c [LV] => VAR 0x555ee004d8a0 <e29685> {g7} @dt=0x555edfebea00@(G/w1)  c OUTPUT PORT
    1:2:2:1:2:2:1:3: IF 0x555ee0051c50 <e8246> {g15}
    1:2:2:1:2:2:1:3:1: OR 0x555ee0205340 <e32004#> {g15} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:3:1:1: EQ 0x555ee00506d0 <e32000#> {g15} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:3:1:1:1: CONST 0x555ee00503e0 <e31991#> {g15} @dt=0x555edfefa4d0@(G/w5)  5'h0
    1:2:2:1:2:2:1:3:1:1:2: VARREF 0x555ee01664e0 <e31992#> {g15} @dt=0x555edfefa4d0@(G/w5)  rt [RV] <- VAR 0x555ee004aee0 <e29682> {g4} @dt=0x555edfefa4d0@(G/w5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:2: EQ 0x555ee0050cf0 <e32001#> {g15} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:3:1:2:1: CONST 0x555ee0050a00 <e31995#> {g15} @dt=0x555edfefa4d0@(G/w5)  5'h10
    1:2:2:1:2:2:1:3:1:2:2: VARREF 0x555ee0166600 <e31996#> {g15} @dt=0x555edfefa4d0@(G/w5)  rt [RV] <- VAR 0x555ee004aee0 <e29682> {g4} @dt=0x555edfefa4d0@(G/w5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:2: BEGIN 0x555ee0050ef0 <e8225> {g15} [UNNAMED]
    1:2:2:1:2:2:1:3:2:1: ASSIGN 0x555ee0051b10 <e29729> {g16} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:3:2:1:1: GTS 0x555ee0205400 <e32014#> {g16} @dt=0x555ee0205260@(G/nw1)
    1:2:2:1:2:2:1:3:2:1:1:1: CONST 0x555ee01f5810 <e32010#> {g16} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:2:1:3:2:1:1:2: VARREF 0x555ee0166720 <e32011#> {g16} @dt=0x555ee01f0ae0@(G/sw32)  a [RV] <- VAR 0x555ee004c120 <e29683> {g5} @dt=0x555edfee2810@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:3:2:1:2: VARREF 0x555ee0166840 <e29728> {g16} @dt=0x555edfebea00@(G/w1)  c [LV] => VAR 0x555ee004d8a0 <e29685> {g7} @dt=0x555edfebea00@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0052cd0 <e8269> {g19}
    1:2:2:1:2:1: CONST 0x555ee0051fc0 <e29730> {g19} @dt=0x555edfef29d0@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x555ee0052360 <e8257> {g19} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0052ac0 <e29735> {g20} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: EQ 0x555ee00529c0 <e29733> {g20} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee0166960 <e29731> {g20} @dt=0x555edfee2810@(G/w32)  a [RV] <- VAR 0x555ee004c120 <e29683> {g5} @dt=0x555edfee2810@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x555ee0166a80 <e29732> {g20} @dt=0x555edfee2810@(G/w32)  b [RV] <- VAR 0x555ee004d360 <e29684> {g6} @dt=0x555edfee2810@(G/w32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0166ba0 <e29734> {g20} @dt=0x555edfebea00@(G/w1)  c [LV] => VAR 0x555ee004d8a0 <e29685> {g7} @dt=0x555edfebea00@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0053aa0 <e8288> {g22}
    1:2:2:1:2:1: CONST 0x555ee0052d90 <e29736> {g22} @dt=0x555edfef29d0@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x555ee0053130 <e8276> {g22} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0053890 <e29741> {g23} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: NEQ 0x555ee0053790 <e29739> {g23} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x555ee0166cc0 <e29737> {g23} @dt=0x555edfee2810@(G/w32)  a [RV] <- VAR 0x555ee004c120 <e29683> {g5} @dt=0x555edfee2810@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x555ee0166de0 <e29738> {g23} @dt=0x555edfee2810@(G/w32)  b [RV] <- VAR 0x555ee004d360 <e29684> {g6} @dt=0x555edfee2810@(G/w32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0166f00 <e29740> {g23} @dt=0x555edfebea00@(G/w1)  c [LV] => VAR 0x555ee004d8a0 <e29685> {g7} @dt=0x555edfebea00@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0054d60 <e8317> {g25}
    1:2:2:1:2:1: CONST 0x555ee0053b60 <e29742> {g25} @dt=0x555edfef29d0@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x555ee0053f00 <e8295> {g25} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0054b50 <e29756> {g26} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: GTES 0x555ee02054c0 <e32024#> {g26} @dt=0x555ee0205260@(G/nw1)
    1:2:2:1:2:2:1:1:1: CONST 0x555ee01f5a60 <e32020#> {g26} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:2:1:1:2: VARREF 0x555ee0167020 <e32021#> {g26} @dt=0x555ee01f0ae0@(G/sw32)  a [RV] <- VAR 0x555ee004c120 <e29683> {g5} @dt=0x555edfee2810@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0167140 <e29755> {g26} @dt=0x555edfebea00@(G/w1)  c [LV] => VAR 0x555ee004d8a0 <e29685> {g7} @dt=0x555edfebea00@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0055f50 <e8346> {g28}
    1:2:2:1:2:1: CONST 0x555ee0054e20 <e29757> {g28} @dt=0x555edfef29d0@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x555ee00551c0 <e8324> {g28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0055e10 <e29771> {g29} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: LTS 0x555ee0205580 <e32034#> {g29} @dt=0x555ee0205260@(G/nw1)
    1:2:2:1:2:2:1:1:1: CONST 0x555ee01f5cb0 <e32030#> {g29} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:2:1:1:2: VARREF 0x555ee0167260 <e32031#> {g29} @dt=0x555ee01f0ae0@(G/sw32)  a [RV] <- VAR 0x555ee004c120 <e29683> {g5} @dt=0x555edfee2810@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x555ee0167380 <e29770> {g29} @dt=0x555edfebea00@(G/w1)  c [LV] => VAR 0x555ee004d8a0 <e29685> {g7} @dt=0x555edfebea00@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0056940 <e8359> {g31}
    1:2:2:1:2:2: BEGIN 0x555ee0056100 <e8347> {g31} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x555ee0056800 <e29774> {g32} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x555ee01be0f0 <e29772> {g32} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x555ee01674a0 <e29773> {g32} @dt=0x555edfebea00@(G/w1)  c [LV] => VAR 0x555ee004d8a0 <e29685> {g7} @dt=0x555edfebea00@(G/w1)  c OUTPUT PORT
    1: MODULE 0x555ee005e1d0 <e13625> {h1}  Hazard_Unit  L3
    1:2: VAR 0x555ee005e640 <e29775> {h2} @dt=0x555edfebea00@(G/w1)  branch_decode INPUT PORT
    1:2: VAR 0x555ee005f490 <e29776> {h3} @dt=0x555edfefa4d0@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x555ee00604d0 <e29777> {h4} @dt=0x555edfefa4d0@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x555ee0061710 <e29778> {h5} @dt=0x555edfefa4d0@(G/w5)  Rs_execute INPUT PORT
    1:2: VAR 0x555ee0062950 <e29779> {h6} @dt=0x555edfefa4d0@(G/w5)  Rt_execute INPUT PORT
    1:2: VAR 0x555ee0063bf0 <e29780> {h7} @dt=0x555edfefa4d0@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x555ee0064150 <e29781> {h8} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x555ee00646b0 <e29782> {h9} @dt=0x555edfebea00@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x555ee0065870 <e29783> {h10} @dt=0x555edfefa4d0@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x555ee0065dd0 <e29784> {h11} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x555ee0066330 <e29785> {h12} @dt=0x555edfebea00@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x555ee00675c0 <e29786> {h13} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback INPUT PORT
    1:2: VAR 0x555ee0067bf0 <e29787> {h14} @dt=0x555edfebea00@(G/w1)  register_write_writeback INPUT PORT
    1:2: VAR 0x555ee0068200 <e29788> {h15} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x555ee0068850 <e29789> {h16} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x555ee0068e60 <e29790> {h17} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x555ee0069470 <e29791> {h18} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback INPUT PORT
    1:2: VAR 0x555ee0069a80 <e29792> {h19} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback INPUT PORT
    1:2: VAR 0x555ee006a040 <e29793> {h20} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute INPUT PORT
    1:2: VAR 0x555ee006a5e0 <e29794> {h22} @dt=0x555edfebea00@(G/w1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x555ee006ab30 <e29795> {h23} @dt=0x555edfebea00@(G/w1)  stall_decode OUTPUT PORT
    1:2: VAR 0x555ee006b110 <e29796> {h24} @dt=0x555edfebea00@(G/w1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2: VAR 0x555ee006b720 <e29797> {h25} @dt=0x555edfebea00@(G/w1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2: VAR 0x555ee006bd10 <e29798> {h26} @dt=0x555edfebea00@(G/w1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x555ee006d000 <e29799> {h27} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2: VAR 0x555ee006e330 <e29800> {h28} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2: VAR 0x555ee006e830 <e29801> {h31} @dt=0x555edfebea00@(G/w1)  lwstall VAR
    1:2: VAR 0x555ee006ec60 <e29802> {h32} @dt=0x555edfebea00@(G/w1)  branchstall VAR
    1:2: ALWAYS 0x555ee0081090 <e9227> {h34} [always_comb]
    1:2:2: BEGIN 0x555ee006ef10 <e8779> {h34} [UNNAMED]
    1:2:2:1: IF 0x555ee0074920 <e8904> {h36}
    1:2:2:1:1: AND 0x555ee0202f90 <e31580#> {h36} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1: AND 0x555ee0202ed0 <e31576#> {h36} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x555ee006f680 <e31566#> {h36} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x555ee0202c80 <e31560#> {h36} @dt=0x555edfefa4d0@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x555ee01603d0 <e31552#> {h36} @dt=0x555edfefa4d0@(G/w5)  Rs_execute [RV] <- VAR 0x555ee0061710 <e29778> {h5} @dt=0x555edfefa4d0@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x555ee006fb50 <e31567#> {h36} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x555ee01604f0 <e29816> {h36} @dt=0x555edfefa4d0@(G/w5)  Rs_execute [RV] <- VAR 0x555ee0061710 <e29778> {h5} @dt=0x555edfefa4d0@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x555ee0160610 <e29817> {h36} @dt=0x555edfefa4d0@(G/w5)  write_register_memory [RV] <- VAR 0x555ee0065870 <e29783> {h10} @dt=0x555edfefa4d0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x555ee0160730 <e31577#> {h36} @dt=0x555edfebea00@(G/w1)  register_write_memory [RV] <- VAR 0x555ee0066330 <e29785> {h12} @dt=0x555edfebea00@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee00700b0 <e8806> {h36} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x555ee0070760 <e29824> {h37} @dt=0x555edff3e370@(G/w3)
    1:2:2:1:2:1:1: CONST 0x555ee0070470 <e29822> {h37} @dt=0x555edff3e370@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x555ee0160850 <e29823> {h37} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_A_execute [LV] => VAR 0x555ee006d000 <e29799> {h27} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3: IF 0x555ee0074850 <e8902> {h38}
    1:2:2:1:3:1: AND 0x555ee0203050 <e31590#> {h38} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555ee0160970 <e31586#> {h38} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute [RV] <- VAR 0x555ee006a040 <e29793> {h20} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee0160a90 <e31587#> {h38} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory [RV] <- VAR 0x555ee0068e60 <e29790> {h17} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x555ee0070eb0 <e8822> {h38} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x555ee0071560 <e29830> {h39} @dt=0x555edff3e370@(G/w3)
    1:2:2:1:3:2:1:1: CONST 0x555ee0071270 <e29828> {h39} @dt=0x555edff3e370@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x555ee0160bb0 <e29829> {h39} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_A_execute [LV] => VAR 0x555ee006d000 <e29799> {h27} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x555ee0074780 <e8900> {h40}
    1:2:2:1:3:3:1: AND 0x555ee0203420 <e31629#> {h40} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:3:1:1: AND 0x555ee0203360 <e31625#> {h40} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:3:1:1:1: NEQ 0x555ee0071cc0 <e31615#> {h40} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:3:1:1:1:1: CONST 0x555ee0203110 <e31609#> {h40} @dt=0x555edfefa4d0@(G/w5)  5'h0
    1:2:2:1:3:3:1:1:1:2: VARREF 0x555ee0160cd0 <e31601#> {h40} @dt=0x555edfefa4d0@(G/w5)  Rs_execute [RV] <- VAR 0x555ee0061710 <e29778> {h5} @dt=0x555edfefa4d0@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:2: EQ 0x555ee00721e0 <e31616#> {h40} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x555ee0160df0 <e29844> {h40} @dt=0x555edfefa4d0@(G/w5)  Rs_execute [RV] <- VAR 0x555ee0061710 <e29778> {h5} @dt=0x555edfefa4d0@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x555ee0160f10 <e29845> {h40} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback [RV] <- VAR 0x555ee00675c0 <e29786> {h13} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x555ee0161030 <e31626#> {h40} @dt=0x555edfebea00@(G/w1)  register_write_writeback [RV] <- VAR 0x555ee0067bf0 <e29787> {h14} @dt=0x555edfebea00@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x555ee0072730 <e8859> {h40} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x555ee0072de0 <e29852> {h41} @dt=0x555edff3e370@(G/w3)
    1:2:2:1:3:3:2:1:1: CONST 0x555ee0072af0 <e29850> {h41} @dt=0x555edff3e370@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x555ee0161150 <e29851> {h41} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_A_execute [LV] => VAR 0x555ee006d000 <e29799> {h27} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x555ee00746b0 <e8898> {h42}
    1:2:2:1:3:3:3:1: AND 0x555ee02034e0 <e31639#> {h42} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:3:3:1:1: VARREF 0x555ee0161270 <e31635#> {h42} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute [RV] <- VAR 0x555ee006a040 <e29793> {h20} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x555ee0161390 <e31636#> {h42} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback [RV] <- VAR 0x555ee0069470 <e29791> {h18} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x555ee0073530 <e8876> {h42} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x555ee0073be0 <e29858> {h43} @dt=0x555edff3e370@(G/w3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x555ee00738f0 <e29856> {h43} @dt=0x555edff3e370@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x555ee01614b0 <e29857> {h43} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_A_execute [LV] => VAR 0x555ee006d000 <e29799> {h27} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x555ee0073e80 <e8887> {h44} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x555ee0074530 <e29861> {h45} @dt=0x555edff3e370@(G/w3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x555ee0074240 <e29859> {h45} @dt=0x555edff3e370@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x555ee01615d0 <e29860> {h45} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_A_execute [LV] => VAR 0x555ee006d000 <e29799> {h27} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1: IF 0x555ee007a3b0 <e9033> {h48}
    1:2:2:1:1: AND 0x555ee02038b0 <e31678#> {h48} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1: AND 0x555ee02037f0 <e31674#> {h48} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x555ee0074fd0 <e31664#> {h48} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x555ee02035a0 <e31658#> {h48} @dt=0x555edfefa4d0@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x555ee01616f0 <e31650#> {h48} @dt=0x555edfefa4d0@(G/w5)  Rt_execute [RV] <- VAR 0x555ee0062950 <e29779> {h6} @dt=0x555edfefa4d0@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x555ee00754a0 <e31665#> {h48} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x555ee0161810 <e29875> {h48} @dt=0x555edfefa4d0@(G/w5)  Rt_execute [RV] <- VAR 0x555ee0062950 <e29779> {h6} @dt=0x555edfefa4d0@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x555ee0161930 <e29876> {h48} @dt=0x555edfefa4d0@(G/w5)  write_register_memory [RV] <- VAR 0x555ee0065870 <e29783> {h10} @dt=0x555edfefa4d0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x555ee0161a50 <e31675#> {h48} @dt=0x555edfebea00@(G/w1)  register_write_memory [RV] <- VAR 0x555ee0066330 <e29785> {h12} @dt=0x555edfebea00@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee0075a50 <e8932> {h48} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x555ee0076100 <e29883> {h49} @dt=0x555edff3e370@(G/w3)
    1:2:2:1:2:1:1: CONST 0x555ee0075e10 <e29881> {h49} @dt=0x555edff3e370@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x555ee0161b70 <e29882> {h49} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_B_execute [LV] => VAR 0x555ee006e330 <e29800> {h28} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3: IF 0x555ee007a2e0 <e9029> {h50}
    1:2:2:1:3:1: AND 0x555ee0203970 <e31688#> {h50} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edfec1080 <e31684#> {h50} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute [RV] <- VAR 0x555ee006a040 <e29793> {h20} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec11c0 <e31685#> {h50} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory [RV] <- VAR 0x555ee0068850 <e29789> {h16} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x555ee00768a0 <e8949> {h50} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x555ee0076f50 <e29889> {h51} @dt=0x555edff3e370@(G/w3)
    1:2:2:1:3:2:1:1: CONST 0x555ee0076c60 <e29887> {h51} @dt=0x555edff3e370@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x555edfec12e0 <e29888> {h51} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_B_execute [LV] => VAR 0x555ee006e330 <e29800> {h28} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x555ee007a210 <e9027> {h52}
    1:2:2:1:3:3:1: AND 0x555ee0203d40 <e31727#> {h52} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:3:1:1: AND 0x555ee0203c80 <e31723#> {h52} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:3:1:1:1: NEQ 0x555ee00776b0 <e31713#> {h52} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:3:1:1:1:1: CONST 0x555ee0203a30 <e31707#> {h52} @dt=0x555edfefa4d0@(G/w5)  5'h0
    1:2:2:1:3:3:1:1:1:2: VARREF 0x555edfec1400 <e31699#> {h52} @dt=0x555edfefa4d0@(G/w5)  Rt_execute [RV] <- VAR 0x555ee0062950 <e29779> {h6} @dt=0x555edfefa4d0@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:2: EQ 0x555ee0077bd0 <e31714#> {h52} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x555edfec1520 <e29903> {h52} @dt=0x555edfefa4d0@(G/w5)  Rt_execute [RV] <- VAR 0x555ee0062950 <e29779> {h6} @dt=0x555edfefa4d0@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x555edfec1640 <e29904> {h52} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback [RV] <- VAR 0x555ee00675c0 <e29786> {h13} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x555edfec1760 <e31724#> {h52} @dt=0x555edfebea00@(G/w1)  register_write_writeback [RV] <- VAR 0x555ee0067bf0 <e29787> {h14} @dt=0x555edfebea00@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x555ee0078170 <e8986> {h52} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x555ee0078820 <e29911> {h53} @dt=0x555edff3e370@(G/w3)
    1:2:2:1:3:3:2:1:1: CONST 0x555ee0078530 <e29909> {h53} @dt=0x555edff3e370@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x555ee0162ca0 <e29910> {h53} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_B_execute [LV] => VAR 0x555ee006e330 <e29800> {h28} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x555ee007a140 <e9025> {h54}
    1:2:2:1:3:3:3:1: AND 0x555ee0203e00 <e31737#> {h54} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:3:3:1:1: VARREF 0x555ee0162dc0 <e31733#> {h54} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute [RV] <- VAR 0x555ee006a040 <e29793> {h20} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x555ee0162ee0 <e31734#> {h54} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback [RV] <- VAR 0x555ee0069a80 <e29792> {h19} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x555ee0078fc0 <e9003> {h54} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x555ee0079670 <e29917> {h55} @dt=0x555edff3e370@(G/w3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x555ee0079380 <e29915> {h55} @dt=0x555edff3e370@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x555ee0163000 <e29916> {h55} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_B_execute [LV] => VAR 0x555ee006e330 <e29800> {h28} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x555ee0079910 <e9014> {h56} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x555ee0079fc0 <e29920> {h57} @dt=0x555edff3e370@(G/w3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x555ee0079cd0 <e29918> {h57} @dt=0x555edff3e370@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x555ee0163120 <e29919> {h57} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_B_execute [LV] => VAR 0x555ee006e330 <e29800> {h28} @dt=0x555edff3e370@(G/w3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x555ee007b2b0 <e29931> {h62} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1: AND 0x555ee0203f80 <e31757#> {h62} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1: OR 0x555ee0203ec0 <e31753#> {h62} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1: EQ 0x555ee007a940 <e31743#> {h62} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1:1: VARREF 0x555ee0163240 <e29921> {h62} @dt=0x555edfefa4d0@(G/w5)  Rs_decode [RV] <- VAR 0x555ee005f490 <e29776> {h3} @dt=0x555edfefa4d0@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x555ee0163360 <e29922> {h62} @dt=0x555edfefa4d0@(G/w5)  Rt_execute [RV] <- VAR 0x555ee0062950 <e29779> {h6} @dt=0x555edfefa4d0@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x555ee007ada0 <e31744#> {h62} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x555ee0163480 <e29924> {h62} @dt=0x555edfefa4d0@(G/w5)  Rt_decode [RV] <- VAR 0x555ee00604d0 <e29777> {h4} @dt=0x555edfefa4d0@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x555ee01635a0 <e29925> {h62} @dt=0x555edfefa4d0@(G/w5)  Rt_execute [RV] <- VAR 0x555ee0062950 <e29779> {h6} @dt=0x555edfefa4d0@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: VARREF 0x555ee01636c0 <e31754#> {h62} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute [RV] <- VAR 0x555ee0064150 <e29781> {h8} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x555ee01637e0 <e29930> {h62} @dt=0x555edfebea00@(G/w1)  lwstall [LV] => VAR 0x555ee006e830 <e29801> {h31} @dt=0x555edfebea00@(G/w1)  lwstall VAR
    1:2:2:1: ASSIGN 0x555ee007c4c0 <e29952> {h67} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1: AND 0x555ee0204350 <e31796#> {h67} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1: AND 0x555ee0204290 <e31792#> {h67} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x555ee007bba0 <e31782#> {h67} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x555ee0204040 <e31776#> {h67} @dt=0x555edfefa4d0@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x555ee0163900 <e31768#> {h67} @dt=0x555edfefa4d0@(G/w5)  Rs_decode [RV] <- VAR 0x555ee005f490 <e29776> {h3} @dt=0x555edfefa4d0@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2: EQ 0x555ee007c070 <e31783#> {h67} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x555ee0163a20 <e29945> {h67} @dt=0x555edfefa4d0@(G/w5)  Rs_decode [RV] <- VAR 0x555ee005f490 <e29776> {h3} @dt=0x555edfefa4d0@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x555ee0163b40 <e29946> {h67} @dt=0x555edfefa4d0@(G/w5)  write_register_memory [RV] <- VAR 0x555ee0065870 <e29783> {h10} @dt=0x555edfefa4d0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x555ee0163c60 <e31793#> {h67} @dt=0x555edfebea00@(G/w1)  register_write_memory [RV] <- VAR 0x555ee0066330 <e29785> {h12} @dt=0x555edfebea00@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x555ee0163d80 <e29951> {h67} @dt=0x555edfebea00@(G/w1)  forward_register_file_output_A_decode [LV] => VAR 0x555ee006b110 <e29796> {h24} @dt=0x555edfebea00@(G/w1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x555ee007d630 <e29973> {h68} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1: AND 0x555ee0204720 <e31835#> {h68} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1: AND 0x555ee0204660 <e31831#> {h68} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x555ee007cd10 <e31821#> {h68} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x555ee0204410 <e31815#> {h68} @dt=0x555edfefa4d0@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x555ee0163ea0 <e31807#> {h68} @dt=0x555edfefa4d0@(G/w5)  Rt_decode [RV] <- VAR 0x555ee00604d0 <e29777> {h4} @dt=0x555edfefa4d0@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2: EQ 0x555ee007d1e0 <e31822#> {h68} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x555ee0163fc0 <e29966> {h68} @dt=0x555edfefa4d0@(G/w5)  Rt_decode [RV] <- VAR 0x555ee00604d0 <e29777> {h4} @dt=0x555edfefa4d0@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x555ee01640e0 <e29967> {h68} @dt=0x555edfefa4d0@(G/w5)  write_register_memory [RV] <- VAR 0x555ee0065870 <e29783> {h10} @dt=0x555edfefa4d0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x555ee0164200 <e31832#> {h68} @dt=0x555edfebea00@(G/w1)  register_write_memory [RV] <- VAR 0x555ee0066330 <e29785> {h12} @dt=0x555edfebea00@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x555ee0164320 <e29972> {h68} @dt=0x555edfebea00@(G/w1)  forward_register_file_output_B_decode [LV] => VAR 0x555ee006b720 <e29797> {h25} @dt=0x555edfebea00@(G/w1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x555ee007f630 <e29998> {h70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1: OR 0x555ee0204c60 <e31905#> {h70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1: AND 0x555ee0204960 <e31901#> {h70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1: AND 0x555ee02047e0 <e31861#> {h70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1:1: VARREF 0x555ee0164440 <e31841#> {h70} @dt=0x555edfebea00@(G/w1)  branch_decode [RV] <- VAR 0x555ee005e640 <e29775> {h2} @dt=0x555edfebea00@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x555ee0164560 <e31842#> {h70} @dt=0x555edfebea00@(G/w1)  register_write_execute [RV] <- VAR 0x555ee00646b0 <e29782> {h9} @dt=0x555edfebea00@(G/w1)  register_write_execute INPUT PORT
    1:2:2:1:1:1:2: OR 0x555ee02048a0 <e31862#> {h70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:2:1: EQ 0x555ee007e050 <e31851#> {h70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:2:1:1: VARREF 0x555ee0164680 <e29977> {h70} @dt=0x555edfefa4d0@(G/w5)  write_register_execute [RV] <- VAR 0x555ee0063bf0 <e29780> {h7} @dt=0x555edfefa4d0@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:1:2: VARREF 0x555ee01647a0 <e29978> {h70} @dt=0x555edfefa4d0@(G/w5)  Rs_decode [RV] <- VAR 0x555ee005f490 <e29776> {h3} @dt=0x555edfefa4d0@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: EQ 0x555ee007e470 <e31852#> {h70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:2:2:1: VARREF 0x555ee01648c0 <e29980> {h70} @dt=0x555edfefa4d0@(G/w5)  write_register_execute [RV] <- VAR 0x555ee0063bf0 <e29780> {h7} @dt=0x555edfefa4d0@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:2:2: VARREF 0x555ee01649e0 <e29981> {h70} @dt=0x555edfefa4d0@(G/w5)  Rt_decode [RV] <- VAR 0x555ee00604d0 <e29777> {h4} @dt=0x555edfefa4d0@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: AND 0x555ee0204ba0 <e31902#> {h70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:2:1: AND 0x555ee0204a20 <e31891#> {h70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:2:1:1: VARREF 0x555ee0164b00 <e31871#> {h70} @dt=0x555edfebea00@(G/w1)  branch_decode [RV] <- VAR 0x555ee005e640 <e29775> {h2} @dt=0x555edfebea00@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x555ee0164c20 <e31872#> {h70} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory [RV] <- VAR 0x555ee0065dd0 <e29784> {h11} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:1:1:2:2: OR 0x555ee0204ae0 <e31892#> {h70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:2:2:1: EQ 0x555ee007eed0 <e31881#> {h70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:2:2:1:1: VARREF 0x555ee0164d40 <e29988> {h70} @dt=0x555edfefa4d0@(G/w5)  write_register_memory [RV] <- VAR 0x555ee0065870 <e29783> {h10} @dt=0x555edfefa4d0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:1:2: VARREF 0x555ee0164e60 <e29989> {h70} @dt=0x555edfefa4d0@(G/w5)  Rs_decode [RV] <- VAR 0x555ee005f490 <e29776> {h3} @dt=0x555edfefa4d0@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2:2: EQ 0x555ee007f2f0 <e31882#> {h70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:2:2:2:1: VARREF 0x555ee0164f80 <e29991> {h70} @dt=0x555edfefa4d0@(G/w5)  write_register_memory [RV] <- VAR 0x555ee0065870 <e29783> {h10} @dt=0x555edfefa4d0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:2:2: VARREF 0x555ee01650a0 <e29992> {h70} @dt=0x555edfefa4d0@(G/w5)  Rt_decode [RV] <- VAR 0x555ee00604d0 <e29777> {h4} @dt=0x555edfefa4d0@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:2: VARREF 0x555ee01651c0 <e29997> {h70} @dt=0x555edfebea00@(G/w1)  branchstall [LV] => VAR 0x555ee006ec60 <e29802> {h32} @dt=0x555edfebea00@(G/w1)  branchstall VAR
    1:2:2:1: ASSIGN 0x555ee007ffb0 <e30005> {h73} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1: OR 0x555ee0204de0 <e31925#> {h73} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1: OR 0x555ee0204d20 <e31921#> {h73} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x555ee01652e0 <e31911#> {h73} @dt=0x555edfebea00@(G/w1)  branchstall [RV] <- VAR 0x555ee006ec60 <e29802> {h32} @dt=0x555edfebea00@(G/w1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x555ee0165400 <e31912#> {h73} @dt=0x555edfebea00@(G/w1)  lwstall [RV] <- VAR 0x555ee006e830 <e29801> {h31} @dt=0x555edfebea00@(G/w1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x555ee0165520 <e31922#> {h73} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x555ee0068200 <e29788> {h15} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x555ee0165640 <e30004> {h73} @dt=0x555edfebea00@(G/w1)  stall_fetch [LV] => VAR 0x555ee006a5e0 <e29794> {h22} @dt=0x555edfebea00@(G/w1)  stall_fetch OUTPUT PORT
    1:2:2:1: ASSIGN 0x555ee00808b0 <e30012> {h74} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1: OR 0x555ee0204f60 <e31945#> {h74} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1: OR 0x555ee0204ea0 <e31941#> {h74} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x555ee0165760 <e31931#> {h74} @dt=0x555edfebea00@(G/w1)  branchstall [RV] <- VAR 0x555ee006ec60 <e29802> {h32} @dt=0x555edfebea00@(G/w1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x555ee0165880 <e31932#> {h74} @dt=0x555edfebea00@(G/w1)  lwstall [RV] <- VAR 0x555ee006e830 <e29801> {h31} @dt=0x555edfebea00@(G/w1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x555ee01659a0 <e31942#> {h74} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x555ee0068200 <e29788> {h15} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x555ee0165ac0 <e30011> {h74} @dt=0x555edfebea00@(G/w1)  stall_decode [LV] => VAR 0x555ee006ab30 <e29795> {h23} @dt=0x555edfebea00@(G/w1)  stall_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x555ee0080ee0 <e30017> {h75} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1: OR 0x555ee0205020 <e31955#> {h75} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1: VARREF 0x555ee0165be0 <e31951#> {h75} @dt=0x555edfebea00@(G/w1)  branchstall [RV] <- VAR 0x555ee006ec60 <e29802> {h32} @dt=0x555edfebea00@(G/w1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x555ee0165d00 <e31952#> {h75} @dt=0x555edfebea00@(G/w1)  lwstall [RV] <- VAR 0x555ee006e830 <e29801> {h31} @dt=0x555edfebea00@(G/w1)  lwstall VAR
    1:2:2:1:2: VARREF 0x555ee0165e20 <e30016> {h75} @dt=0x555edfebea00@(G/w1)  flush_execute_register [LV] => VAR 0x555ee006bd10 <e29798> {h26} @dt=0x555edfebea00@(G/w1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x555ee01591a0 <e19148> {i1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x555edfed59b0 <e30028> {i3} @dt=0x555ee01f0ae0@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x555ee01f6ce0 <e30027> {c209} @dt=0x555ee01f0ae0@(G/sw32)  32'sh20
    1:2: VAR 0x555ee0159dc0 <e30029> {i6} @dt=0x555edfebea00@(G/w1)  control INPUT PORT
    1:2: VAR 0x555edfee08e0 <e30030> {i7} @dt=0x555edfee2810@(G/w32)  input_0 INPUT PORT
    1:2: VAR 0x555edfee1080 <e30031> {i8} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x555ee01952b0 <e30032> {i10} @dt=0x555edfee2810@(G/w32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x555ee0195b10 <e30038> {i13} @dt=0x555edfee2810@(G/w32)
    1:2:1: COND 0x555ee0195bd0 <e30036> {i13} @dt=0x555edfee2810@(G/w32)
    1:2:1:1: VARREF 0x555ee0195c90 <e30033> {i13} @dt=0x555edfebea00@(G/w1)  control [RV] <- VAR 0x555ee0159dc0 <e30029> {i6} @dt=0x555edfebea00@(G/w1)  control INPUT PORT
    1:2:1:2: VARREF 0x555ee0195db0 <e30034> {i13} @dt=0x555edfee2810@(G/w32)  input_1 [RV] <- VAR 0x555edfee1080 <e30031> {i8} @dt=0x555edfee2810@(G/w32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x555ee0195ed0 <e30035> {i13} @dt=0x555edfee2810@(G/w32)  input_0 [RV] <- VAR 0x555edfee08e0 <e30030> {i7} @dt=0x555edfee2810@(G/w32)  input_0 INPUT PORT
    1:2:2: VARREF 0x555ee0195ff0 <e30037> {i13} @dt=0x555edfee2810@(G/w32)  resolved [LV] => VAR 0x555ee01952b0 <e30032> {i10} @dt=0x555edfee2810@(G/w32)  resolved OUTPUT PORT
    1: MODULE 0x555ee0196300 <e19161> {j1}  MUX_4INPUT__B5  L3
    1:2: VAR 0x555ee0196430 <e30049> {j3} @dt=0x555ee01f0ae0@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x555ee01f6f30 <e30048> {c326} @dt=0x555ee01f0ae0@(G/sw32)  32'sh5
    1:2: VAR 0x555ee0196800 <e30050> {j6} @dt=0x555edfeeff30@(G/w2)  control INPUT PORT
    1:2: VAR 0x555ee0196e80 <e30051> {j7} @dt=0x555edfefa4d0@(G/w5)  input_0 INPUT PORT
    1:2: VAR 0x555ee01976e0 <e30052> {j8} @dt=0x555edfefa4d0@(G/w5)  input_1 INPUT PORT
    1:2: VAR 0x555ee0197f40 <e30053> {j9} @dt=0x555edfefa4d0@(G/w5)  input_2 INPUT PORT
    1:2: VAR 0x555ee01987a0 <e30054> {j10} @dt=0x555edfefa4d0@(G/w5)  input_3 INPUT PORT
    1:2: VAR 0x555ee0199000 <e30055> {j12} @dt=0x555edfefa4d0@(G/w5)  resolved OUTPUT PORT
    1:2: ALWAYS 0x555ee0199860 <e9634> {j15} [always_comb]
    1:2:2: BEGIN 0x555edff0fd90 <e9577> {j15} [UNNAMED]
    1:2:2:1: CASE 0x555ee0199920 <e9579> {j16}
    1:2:2:1:1: VARREF 0x555ee01999f0 <e30056> {j16} @dt=0x555edfeeff30@(G/w2)  control [RV] <- VAR 0x555ee0196800 <e30050> {j6} @dt=0x555edfeeff30@(G/w2)  control INPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0199b10 <e9592> {j17}
    1:2:2:1:2:1: CONST 0x555ee0199bd0 <e30057> {j17} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x555ee0199d80 <e30060> {j17} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:2:2:1: VARREF 0x555ee0199e40 <e30058> {j17} @dt=0x555edfefa4d0@(G/w5)  input_0 [RV] <- VAR 0x555ee0196e80 <e30051> {j7} @dt=0x555edfefa4d0@(G/w5)  input_0 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0199f60 <e30059> {j17} @dt=0x555edfefa4d0@(G/w5)  resolved [LV] => VAR 0x555ee0199000 <e30055> {j12} @dt=0x555edfefa4d0@(G/w5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee019a080 <e9605> {j18}
    1:2:2:1:2:1: CONST 0x555ee019a140 <e30061> {j18} @dt=0x555edfeeff30@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x555ee019a2f0 <e30064> {j18} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:2:2:1: VARREF 0x555ee019a3b0 <e30062> {j18} @dt=0x555edfefa4d0@(G/w5)  input_1 [RV] <- VAR 0x555ee01976e0 <e30052> {j8} @dt=0x555edfefa4d0@(G/w5)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee019fd40 <e30063> {j18} @dt=0x555edfefa4d0@(G/w5)  resolved [LV] => VAR 0x555ee0199000 <e30055> {j12} @dt=0x555edfefa4d0@(G/w5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edff2f0f0 <e9618> {j19}
    1:2:2:1:2:1: CONST 0x555ee019fe60 <e30065> {j19} @dt=0x555edfeeff30@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x555edff37cd0 <e30068> {j19} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:2:2:1: VARREF 0x555ee019ffd0 <e30066> {j19} @dt=0x555edfefa4d0@(G/w5)  input_2 [RV] <- VAR 0x555ee0197f40 <e30053> {j9} @dt=0x555edfefa4d0@(G/w5)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee01a00f0 <e30067> {j19} @dt=0x555edfefa4d0@(G/w5)  resolved [LV] => VAR 0x555ee0199000 <e30055> {j12} @dt=0x555edfefa4d0@(G/w5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555edff24ea0 <e9631> {j20}
    1:2:2:1:2:1: CONST 0x555ee01a0210 <e30069> {j20} @dt=0x555edfeeff30@(G/w2)  2'h3
    1:2:2:1:2:2: ASSIGN 0x555edff15f90 <e30072> {j20} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:2:2:1: VARREF 0x555ee01a0380 <e30070> {j20} @dt=0x555edfefa4d0@(G/w5)  input_3 [RV] <- VAR 0x555ee01987a0 <e30054> {j10} @dt=0x555edfefa4d0@(G/w5)  input_3 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee01a04a0 <e30071> {j20} @dt=0x555edfefa4d0@(G/w5)  resolved [LV] => VAR 0x555ee0199000 <e30055> {j12} @dt=0x555edfefa4d0@(G/w5)  resolved OUTPUT PORT
    1: MODULE 0x555ee0096d10 <e13628> {k1}  Program_Counter  L3
    1:2: VAR 0x555ee0097180 <e30073> {k2} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x555ee00982c0 <e30074> {k3} @dt=0x555edfee2810@(G/w32)  address_input INPUT PORT
    1:2: VAR 0x555ee00987e0 <e30075> {k4} @dt=0x555edfebea00@(G/w1)  enable INPUT PORT
    1:2: VAR 0x555ee0098d00 <e30076> {k5} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2: VAR 0x555ee0099220 <e30077> {k6} @dt=0x555edfebea00@(G/w1)  halt OUTPUT PORT
    1:2: VAR 0x555ee009a4a0 <e30078> {k7} @dt=0x555edfee2810@(G/w32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x555ee009b200 <e9791> {k10} [always_comb]
    1:2:2: BEGIN 0x555ee009a720 <e9728> {k10} [UNNAMED]
    1:2:2:1: ASSIGN 0x555ee009b0c0 <e30092> {k11} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1: EQ 0x555ee009afc0 <e30090> {k11} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1: CONST 0x555ee01f7180 <e31516#> {k11} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:1:2: VARREF 0x555ee015e0f0 <e31517#> {k11} @dt=0x555edfee2810@(G/w32)  address_output [RV] <- VAR 0x555ee009a4a0 <e30078> {k7} @dt=0x555edfee2810@(G/w32)  address_output OUTPUT PORT
    1:2:2:1:2: VARREF 0x555ee015e210 <e30091> {k11} @dt=0x555edfebea00@(G/w1)  halt [LV] => VAR 0x555ee0099220 <e30077> {k6} @dt=0x555edfebea00@(G/w1)  halt OUTPUT PORT
    1:2: ALWAYS 0x555ee009d4d0 <e9790> {k13} [always_ff]
    1:2:1: SENTREE 0x555ee009b800 <e9752> {k13}
    1:2:1:1: SENITEM 0x555ee009b4e0 <e9746> {k13} [POS]
    1:2:1:1:1: VARREF 0x555ee015e330 <e30093> {k13} @dt=0x555edfebea00@(G/w1)  clk [RV] <- VAR 0x555ee0097180 <e30073> {k2} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x555ee009b740 <e9751> {k13} [POS]
    1:2:1:1:1: VARREF 0x555ee015e450 <e30094> {k13} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555ee0098d00 <e30076> {k5} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x555ee009b940 <e9753> {k13} [UNNAMED]
    1:2:2:1: IF 0x555ee009c5e0 <e9766> {k14}
    1:2:2:1:1: VARREF 0x555ee015e570 <e30095> {k14} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555ee0098d00 <e30076> {k5} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee009bd70 <e9755> {k14} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee009c4a0 <e30098> {k15} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee009c1d0 <e30096> {k15} @dt=0x555edfee2810@(G/w32)  32'hbfc00000
    1:2:2:1:2:1:2: VARREF 0x555ee015e690 <e30097> {k15} @dt=0x555edfee2810@(G/w32)  address_output [LV] => VAR 0x555ee009a4a0 <e30078> {k7} @dt=0x555edfee2810@(G/w32)  address_output OUTPUT PORT
    1:2:2:1: IF 0x555ee009d350 <e9788> {k17}
    1:2:2:1:1: AND 0x555ee0202bc0 <e31541#> {k17} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1: NOT 0x555ee0202a40 <e31537#> {k17} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x555ee015e7b0 <e31521#> {k17} @dt=0x555edfebea00@(G/w1)  enable [RV] <- VAR 0x555ee00987e0 <e30075> {k4} @dt=0x555edfebea00@(G/w1)  enable INPUT PORT
    1:2:2:1:1:2: NOT 0x555ee0202b00 <e31538#> {k17} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x555ee015e8d0 <e31529#> {k17} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555ee0098d00 <e30076> {k5} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee009cd50 <e9780> {k17} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee009d210 <e30106> {k18} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: VARREF 0x555ee015e9f0 <e30104> {k18} @dt=0x555edfee2810@(G/w32)  address_input [RV] <- VAR 0x555ee00982c0 <e30074> {k3} @dt=0x555edfee2810@(G/w32)  address_input INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x555ee015eb10 <e30105> {k18} @dt=0x555edfee2810@(G/w32)  address_output [LV] => VAR 0x555ee009a4a0 <e30078> {k7} @dt=0x555edfee2810@(G/w32)  address_output OUTPUT PORT
    1: MODULE 0x555ee00a0710 <e13629> {l2}  Register_File  L3
    1:2: VAR 0x555ee00a0b80 <e30107> {l3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x555ee00a10a0 <e30108> {l4} @dt=0x555edfebea00@(G/w1)  pipelined INPUT PORT
    1:2: VAR 0x555ee00a15c0 <e30109> {l5} @dt=0x555edfebea00@(G/w1)  write_enable INPUT PORT
    1:2: VAR 0x555ee00a1980 <e30110> {l5} @dt=0x555edfebea00@(G/w1)  HI_write_enable INPUT PORT
    1:2: VAR 0x555ee00a1d40 <e30111> {l5} @dt=0x555edfebea00@(G/w1)  LO_write_enable INPUT PORT
    1:2: VAR 0x555ee00a2f00 <e30112> {l6} @dt=0x555edfefa4d0@(G/w5)  read_address_1 INPUT PORT
    1:2: VAR 0x555ee00a36e0 <e30113> {l6} @dt=0x555edfefa4d0@(G/w5)  read_address_2 INPUT PORT
    1:2: VAR 0x555ee00a3ec0 <e30114> {l6} @dt=0x555edfefa4d0@(G/w5)  write_address INPUT PORT
    1:2: VAR 0x555ee00a5100 <e30115> {l7} @dt=0x555edfee2810@(G/w32)  write_data INPUT PORT
    1:2: VAR 0x555ee00a58e0 <e30116> {l7} @dt=0x555edfee2810@(G/w32)  HI_write_data INPUT PORT
    1:2: VAR 0x555ee00a60c0 <e30117> {l7} @dt=0x555edfee2810@(G/w32)  LO_write_data INPUT PORT
    1:2: VAR 0x555ee00a7280 <e30118> {l8} @dt=0x555edfee2810@(G/w32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x555ee00a7a60 <e30119> {l8} @dt=0x555edfee2810@(G/w32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x555ee00a8cd0 <e30120> {l9} @dt=0x555edfee2810@(G/w32)  read_data_LO OUTPUT PORT
    1:2: VAR 0x555ee00a94e0 <e30121> {l9} @dt=0x555edfee2810@(G/w32)  read_data_HI OUTPUT PORT
    1:2: VAR 0x555ee00aa750 <e30122> {l10} @dt=0x555edfee2810@(G/w32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x555ee00ac2c0 <e20742> {l13} @dt=0x555ee00ac1e0@(w32)u[31:0]  registers VAR
    1:2: VAR 0x555ee00ad410 <e30143> {l14} @dt=0x555edfee2810@(G/w32)  HI_reg VAR
    1:2: VAR 0x555ee00adb40 <e30144> {l14} @dt=0x555edfee2810@(G/w32)  LO_reg VAR
    1:2: ASSIGNW 0x555ee00ae2f0 <e30148> {l19} @dt=0x555edfee2810@(G/w32)
    1:2:1: ARRAYSEL 0x555ee01b72c0 <e30146> {l19} @dt=0x555edfee2810@(G/w32)
    1:2:1:1: VARREF 0x555ee015c3b0 <e20775> {l19} @dt=0x555ee00ac1e0@(w32)u[31:0]  registers [RV] <- VAR 0x555ee00ac2c0 <e20742> {l13} @dt=0x555ee00ac1e0@(w32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x555ee015c4d0 <e30145> {l19} @dt=0x555edfefa4d0@(G/w5)  read_address_1 [RV] <- VAR 0x555ee00a2f00 <e30112> {l6} @dt=0x555edfefa4d0@(G/w5)  read_address_1 INPUT PORT
    1:2:2: VARREF 0x555ee015c5f0 <e30147> {l19} @dt=0x555edfee2810@(G/w32)  read_data_1 [LV] => VAR 0x555ee00a7280 <e30118> {l8} @dt=0x555edfee2810@(G/w32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x555ee00ae9a0 <e30152> {l20} @dt=0x555edfee2810@(G/w32)
    1:2:1: ARRAYSEL 0x555ee01b7540 <e30150> {l20} @dt=0x555edfee2810@(G/w32)
    1:2:1:1: VARREF 0x555ee015c710 <e20799> {l20} @dt=0x555ee00ac1e0@(w32)u[31:0]  registers [RV] <- VAR 0x555ee00ac2c0 <e20742> {l13} @dt=0x555ee00ac1e0@(w32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x555ee015c830 <e30149> {l20} @dt=0x555edfefa4d0@(G/w5)  read_address_2 [RV] <- VAR 0x555ee00a36e0 <e30113> {l6} @dt=0x555edfefa4d0@(G/w5)  read_address_2 INPUT PORT
    1:2:2: VARREF 0x555ee015c950 <e30151> {l20} @dt=0x555edfee2810@(G/w32)  read_data_2 [LV] => VAR 0x555ee00a7a60 <e30119> {l8} @dt=0x555edfee2810@(G/w32)  read_data_2 OUTPUT PORT
    1:2: ASSIGNW 0x555ee00aedc0 <e30155> {l21} @dt=0x555edfee2810@(G/w32)
    1:2:1: VARREF 0x555ee015ca70 <e30153> {l21} @dt=0x555edfee2810@(G/w32)  LO_reg [RV] <- VAR 0x555ee00adb40 <e30144> {l14} @dt=0x555edfee2810@(G/w32)  LO_reg VAR
    1:2:2: VARREF 0x555ee015cb90 <e30154> {l21} @dt=0x555edfee2810@(G/w32)  read_data_LO [LV] => VAR 0x555ee00a8cd0 <e30120> {l9} @dt=0x555edfee2810@(G/w32)  read_data_LO OUTPUT PORT
    1:2: ASSIGNW 0x555ee00af1e0 <e30158> {l22} @dt=0x555edfee2810@(G/w32)
    1:2:1: VARREF 0x555ee015ccb0 <e30156> {l22} @dt=0x555edfee2810@(G/w32)  HI_reg [RV] <- VAR 0x555ee00ad410 <e30143> {l14} @dt=0x555edfee2810@(G/w32)  HI_reg VAR
    1:2:2: VARREF 0x555ee015cdd0 <e30157> {l22} @dt=0x555edfee2810@(G/w32)  read_data_HI [LV] => VAR 0x555ee00a94e0 <e30121> {l9} @dt=0x555edfee2810@(G/w32)  read_data_HI OUTPUT PORT
    1:2: ASSIGNW 0x555ee00afb00 <e30161> {l23} @dt=0x555edfee2810@(G/w32)
    1:2:1: ARRAYSEL 0x555ee01b77c0 <e30159> {l23} @dt=0x555edfee2810@(G/w32)
    1:2:1:1: VARREF 0x555ee015cef0 <e20829> {l23} @dt=0x555ee00ac1e0@(w32)u[31:0]  registers [RV] <- VAR 0x555ee00ac2c0 <e20742> {l13} @dt=0x555ee00ac1e0@(w32)u[31:0]  registers VAR
    1:2:1:2: CONST 0x555ee01b7960 <e20849> {l23} @dt=0x555ee01b7880@(G/sw5)  5'h2
    1:2:2: VARREF 0x555ee015d010 <e30160> {l23} @dt=0x555edfee2810@(G/w32)  read_register_2 [LV] => VAR 0x555ee00aa750 <e30122> {l10} @dt=0x555edfee2810@(G/w32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x555ee00afed0 <e30162> {l28} @dt=0x555edfebea00@(G/w1)  modified_write_clk VAR
    1:2: ASSIGNW 0x555ee00b0660 <e30167> {l29} @dt=0x555edfebea00@(G/w1)
    1:2:1: XOR 0x555ee00b05a0 <e30165> {l29} @dt=0x555edfebea00@(G/w1)
    1:2:1:1: VARREF 0x555ee015d130 <e30163> {l29} @dt=0x555edfebea00@(G/w1)  clk [RV] <- VAR 0x555ee00a0b80 <e30107> {l3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:2: VARREF 0x555ee015d250 <e30164> {l29} @dt=0x555edfebea00@(G/w1)  pipelined [RV] <- VAR 0x555ee00a10a0 <e30108> {l4} @dt=0x555edfebea00@(G/w1)  pipelined INPUT PORT
    1:2:2: VARREF 0x555ee015d370 <e30166> {l29} @dt=0x555edfebea00@(G/w1)  modified_write_clk [LV] => VAR 0x555ee00afed0 <e30162> {l28} @dt=0x555edfebea00@(G/w1)  modified_write_clk VAR
    1:2: ALWAYS 0x555ee00b2cc0 <e10172> {l30} [always_ff]
    1:2:1: SENTREE 0x555ee00b0ab0 <e10137> {l30}
    1:2:1:1: SENITEM 0x555ee00b09f0 <e10135> {l30} [POS]
    1:2:1:1:1: VARREF 0x555ee015d490 <e30168> {l30} @dt=0x555edfebea00@(G/w1)  modified_write_clk [RV] <- VAR 0x555ee00afed0 <e30162> {l28} @dt=0x555edfebea00@(G/w1)  modified_write_clk VAR
    1:2:2: BEGIN 0x555ee00b0bf0 <e10138> {l30} [UNNAMED]
    1:2:2:1: IF 0x555ee00b1600 <e10149> {l31}
    1:2:2:1:1: VARREF 0x555ee015d5b0 <e30169> {l31} @dt=0x555edfebea00@(G/w1)  write_enable [RV] <- VAR 0x555ee00a15c0 <e30109> {l5} @dt=0x555edfebea00@(G/w1)  write_enable INPUT PORT
    1:2:2:1:2: ASSIGNDLY 0x555ee00b1500 <e30173> {l31} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1: VARREF 0x555ee015d6d0 <e30170> {l31} @dt=0x555edfee2810@(G/w32)  write_data [RV] <- VAR 0x555ee00a5100 <e30115> {l7} @dt=0x555edfee2810@(G/w32)  write_data INPUT PORT
    1:2:2:1:2:2: ARRAYSEL 0x555ee01b7d70 <e30172> {l31} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee015d7f0 <e20874> {l31} @dt=0x555ee00ac1e0@(w32)u[31:0]  registers [LV] => VAR 0x555ee00ac2c0 <e20742> {l13} @dt=0x555ee00ac1e0@(w32)u[31:0]  registers VAR
    1:2:2:1:2:2:2: VARREF 0x555ee015d910 <e30171> {l31} @dt=0x555edfefa4d0@(G/w5)  write_address [RV] <- VAR 0x555ee00a3ec0 <e30114> {l6} @dt=0x555edfefa4d0@(G/w5)  write_address INPUT PORT
    1:2:2:1: IF 0x555ee00b1ed0 <e10160> {l32}
    1:2:2:1:1: VARREF 0x555ee015da30 <e30174> {l32} @dt=0x555edfebea00@(G/w1)  HI_write_enable [RV] <- VAR 0x555ee00a1980 <e30110> {l5} @dt=0x555edfebea00@(G/w1)  HI_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee00b1920 <e10152> {l32} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00b1d90 <e30177> {l33} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: VARREF 0x555ee015db50 <e30175> {l33} @dt=0x555edfee2810@(G/w32)  HI_write_data [RV] <- VAR 0x555ee00a58e0 <e30116> {l7} @dt=0x555edfee2810@(G/w32)  HI_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x555ee015dc70 <e30176> {l33} @dt=0x555edfee2810@(G/w32)  HI_reg [LV] => VAR 0x555ee00ad410 <e30143> {l14} @dt=0x555edfee2810@(G/w32)  HI_reg VAR
    1:2:2:1: IF 0x555ee00b2bb0 <e10170> {l35}
    1:2:2:1:1: VARREF 0x555ee015dd90 <e30178> {l35} @dt=0x555edfebea00@(G/w1)  LO_write_enable [RV] <- VAR 0x555ee00a1d40 <e30111> {l5} @dt=0x555edfebea00@(G/w1)  LO_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee00b21f0 <e10162> {l35} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00b2a70 <e30181> {l36} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: VARREF 0x555ee015deb0 <e30179> {l36} @dt=0x555edfee2810@(G/w32)  LO_write_data [RV] <- VAR 0x555ee00a60c0 <e30117> {l7} @dt=0x555edfee2810@(G/w32)  LO_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x555ee015dfd0 <e30180> {l36} @dt=0x555edfee2810@(G/w32)  LO_reg [LV] => VAR 0x555ee00adb40 <e30144> {l14} @dt=0x555edfee2810@(G/w32)  LO_reg VAR
    1: MODULE 0x555ee00b9990 <e13630> {m1}  Decode_Execute_Register  L3
    1:2: VAR 0x555ee00bad30 <e30182> {m3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x555ee00bb3b0 <e30183> {m4} @dt=0x555edfebea00@(G/w1)  clear INPUT PORT
    1:2: VAR 0x555ee00bb7d0 <e30184> {m5} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2: VAR 0x555ee00bbbf0 <e30185> {m8} @dt=0x555edfebea00@(G/w1)  register_write_decode INPUT PORT
    1:2: VAR 0x555ee00bc010 <e30186> {m9} @dt=0x555edfebea00@(G/w1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x555ee00bc430 <e30187> {m10} @dt=0x555edfebea00@(G/w1)  memory_write_decode INPUT PORT
    1:2: VAR 0x555ee00bd690 <e30188> {m11} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x555ee00be8f0 <e30189> {m12} @dt=0x555edfeeff30@(G/w2)  register_destination_decode INPUT PORT
    1:2: VAR 0x555ee00bee10 <e30190> {m13} @dt=0x555edfebea00@(G/w1)  HI_register_write_decode INPUT PORT
    1:2: VAR 0x555ee00bf330 <e30191> {m14} @dt=0x555edfebea00@(G/w1)  LO_register_write_decode INPUT PORT
    1:2: VAR 0x555ee00c05d0 <e30192> {m15} @dt=0x555edfef29d0@(G/w6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x555ee00c0b30 <e30193> {m16} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2: VAR 0x555ee00c1090 <e30194> {m17} @dt=0x555edfebea00@(G/w1)  j_instruction_decode INPUT PORT
    1:2: VAR 0x555ee00c1630 <e30195> {m18} @dt=0x555edfebea00@(G/w1)  using_HI_LO_decode INPUT PORT
    1:2: VAR 0x555ee00c1c10 <e30196> {m20} @dt=0x555edfebea00@(G/w1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x555ee00c2170 <e30197> {m21} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x555ee00c26d0 <e30198> {m22} @dt=0x555edfebea00@(G/w1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x555ee00c3990 <e30199> {m23} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x555ee00c4c20 <e30200> {m24} @dt=0x555edfeeff30@(G/w2)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x555ee00c5230 <e30201> {m25} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute OUTPUT PORT
    1:2: VAR 0x555ee00c5840 <e30202> {m26} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute OUTPUT PORT
    1:2: VAR 0x555ee00c6b40 <e30203> {m27} @dt=0x555edfef29d0@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x555ee00c7160 <e30204> {m28} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2: VAR 0x555ee00c7760 <e30205> {m29} @dt=0x555edfebea00@(G/w1)  j_instruction_execute OUTPUT PORT
    1:2: VAR 0x555ee00c7d30 <e30206> {m30} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute OUTPUT PORT
    1:2: VAR 0x555ee00c8d50 <e30207> {m32} @dt=0x555edfefa4d0@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x555ee00c9fc0 <e30208> {m33} @dt=0x555edfefa4d0@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x555ee00cb230 <e30209> {m34} @dt=0x555edfefa4d0@(G/w5)  Rd_decode INPUT PORT
    1:2: VAR 0x555ee00cc4a0 <e30210> {m35} @dt=0x555edfee2810@(G/w32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x555ee00cd750 <e30211> {m37} @dt=0x555edfefa4d0@(G/w5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x555ee00ce9c0 <e30212> {m38} @dt=0x555edfefa4d0@(G/w5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x555ee00cfc30 <e30213> {m39} @dt=0x555edfefa4d0@(G/w5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x555ee00d0f30 <e30214> {m40} @dt=0x555edfee2810@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x555ee00d21d0 <e30215> {m43} @dt=0x555edfee2810@(G/w32)  src_A_decode INPUT PORT
    1:2: VAR 0x555ee00d3440 <e30216> {m44} @dt=0x555edfee2810@(G/w32)  src_B_decode INPUT PORT
    1:2: VAR 0x555ee00d4740 <e30217> {m45} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode INPUT PORT
    1:2: VAR 0x555ee00d5aa0 <e30218> {m46} @dt=0x555edfee2810@(G/w32)  j_program_counter_decode INPUT PORT
    1:2: VAR 0x555ee00d6d50 <e30219> {m48} @dt=0x555edfee2810@(G/w32)  src_A_execute OUTPUT PORT
    1:2: VAR 0x555ee00d7fc0 <e30220> {m49} @dt=0x555edfee2810@(G/w32)  src_B_execute OUTPUT PORT
    1:2: VAR 0x555ee00d92c0 <e30221> {m50} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_execute OUTPUT PORT
    1:2: VAR 0x555ee00da660 <e30222> {m51} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute OUTPUT PORT
    1:2: ALWAYS 0x555ee00ec300 <e11431> {m56} [always_ff]
    1:2:1: SENTREE 0x555ee00dae40 <e10971> {m56}
    1:2:1:1: SENITEM 0x555ee00daaf0 <e10965> {m56} [POS]
    1:2:1:1:1: VARREF 0x555edfec0300 <e30223> {m56} @dt=0x555edfebea00@(G/w1)  clk [RV] <- VAR 0x555ee00bad30 <e30182> {m3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x555ee00dad80 <e10970> {m56} [POS]
    1:2:1:1:1: VARREF 0x555edfec0420 <e30224> {m56} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555ee00bb7d0 <e30184> {m5} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x555ee00daf80 <e10972> {m56} [UNNAMED]
    1:2:2:1: IF 0x555ee00ec1b0 <e11428> {m57}
    1:2:2:1:1: OR 0x555ee0202980 <e31511#> {m57} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:1:1: VARREF 0x555edfec0540 <e31507#> {m57} @dt=0x555edfebea00@(G/w1)  clear [RV] <- VAR 0x555ee00bb3b0 <e30183> {m4} @dt=0x555edfebea00@(G/w1)  clear INPUT PORT
    1:2:2:1:1:2: VARREF 0x555edfec0660 <e31508#> {m57} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555ee00bb7d0 <e30184> {m5} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee00db670 <e10979> {m57} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dbd00 <e30230> {m58} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b4f10 <e30228> {m58} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec0780 <e30229> {m58} @dt=0x555edfebea00@(G/w1)  register_write_execute [LV] => VAR 0x555ee00c1c10 <e30196> {m20} @dt=0x555edfebea00@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dc3e0 <e30233> {m59} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b5240 <e30231> {m59} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec08a0 <e30232> {m59} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute [LV] => VAR 0x555ee00c2170 <e30197> {m21} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dca40 <e30236> {m60} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b5570 <e30234> {m60} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec09c0 <e30235> {m60} @dt=0x555edfebea00@(G/w1)  memory_write_execute [LV] => VAR 0x555ee00c26d0 <e30198> {m22} @dt=0x555edfebea00@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dd0d0 <e30239> {m61} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:1:1: CONST 0x555ee01b58a0 <e30237> {m61} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec0ae0 <e30238> {m61} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute [LV] => VAR 0x555ee00c3990 <e30199> {m23} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dd7b0 <e30242> {m62} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:2:1:1: CONST 0x555ee00dd4e0 <e30240> {m62} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec0c00 <e30241> {m62} @dt=0x555edfeeff30@(G/w2)  register_destination_execute [LV] => VAR 0x555ee00c4c20 <e30200> {m24} @dt=0x555edfeeff30@(G/w2)  register_destination_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dde60 <e30245> {m63} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b5bd0 <e30243> {m63} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec0d20 <e30244> {m63} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute [LV] => VAR 0x555ee00c5230 <e30201> {m25} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00de510 <e30248> {m64} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b5f00 <e30246> {m64} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec0e40 <e30247> {m64} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute [LV] => VAR 0x555ee00c5840 <e30202> {m26} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00df1d0 <e30262> {m65} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:2:1:1: CONST 0x555ee01fb6e0 <e31080> {m65} @dt=0x555edfef29d0@(G/w6)  6'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec0f60 <e30261> {m65} @dt=0x555edfef29d0@(G/w6)  ALU_function_execute [LV] => VAR 0x555ee00c6b40 <e30203> {m27} @dt=0x555edfef29d0@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00dfe50 <e30276> {m66} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:2:1:1: CONST 0x555ee01fb930 <e31092> {m66} @dt=0x555edfefa4d0@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec1890 <e30275> {m66} @dt=0x555edfefa4d0@(G/w5)  Rt_execute [LV] => VAR 0x555ee00ce9c0 <e30212> {m38} @dt=0x555edfefa4d0@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e0b00 <e30290> {m67} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:2:1:1: CONST 0x555ee01fbb80 <e31104> {m67} @dt=0x555edfefa4d0@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec19b0 <e30289> {m67} @dt=0x555edfefa4d0@(G/w5)  Rd_execute [LV] => VAR 0x555ee00cfc30 <e30213> {m39} @dt=0x555edfefa4d0@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e17b0 <e30304> {m68} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:2:1:1: CONST 0x555ee01fbdd0 <e31116> {m68} @dt=0x555edfefa4d0@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec1ad0 <e30303> {m68} @dt=0x555edfefa4d0@(G/w5)  Rs_execute [LV] => VAR 0x555ee00cd750 <e30211> {m37} @dt=0x555edfefa4d0@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e24d0 <e30318> {m69} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01fc020 <e31128> {m69} @dt=0x555edfee2810@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec1bf0 <e30317> {m69} @dt=0x555edfee2810@(G/w32)  sign_imm_execute [LV] => VAR 0x555ee00d0f30 <e30214> {m40} @dt=0x555edfee2810@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e2b70 <e30321> {m70} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b6690 <e30319> {m70} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec1d10 <e30320> {m70} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x555ee00c7160 <e30204> {m28} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e3230 <e30324> {m71} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b69c0 <e30322> {m71} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec1e30 <e30323> {m71} @dt=0x555edfebea00@(G/w1)  j_instruction_execute [LV] => VAR 0x555ee00c7760 <e30205> {m29} @dt=0x555edfebea00@(G/w1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e38c0 <e30327> {m72} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b6cf0 <e30325> {m72} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec1f50 <e30326> {m72} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute [LV] => VAR 0x555ee00c7d30 <e30206> {m30} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e4610 <e30341> {m74} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01fc270 <e31140> {m74} @dt=0x555edfee2810@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec2070 <e30340> {m74} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_execute [LV] => VAR 0x555ee00d92c0 <e30221> {m50} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e5350 <e30355> {m75} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01fc4c0 <e31152> {m75} @dt=0x555edfee2810@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec2190 <e30354> {m75} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute [LV] => VAR 0x555ee00da660 <e30222> {m51} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e5fd0 <e30369> {m76} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01fc710 <e31164> {m76} @dt=0x555edfee2810@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec22b0 <e30368> {m76} @dt=0x555edfee2810@(G/w32)  src_A_execute [LV] => VAR 0x555ee00d6d50 <e30219> {m48} @dt=0x555edfee2810@(G/w32)  src_A_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee00e6c50 <e30383> {m77} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01fc960 <e31176> {m77} @dt=0x555edfee2810@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x555edfec23d0 <e30382> {m77} @dt=0x555edfee2810@(G/w32)  src_B_execute [LV] => VAR 0x555ee00d7fc0 <e30220> {m49} @dt=0x555edfee2810@(G/w32)  src_B_execute OUTPUT PORT
    1:2:2:1:3: BEGIN 0x555ee00e6ed0 <e11314> {m78} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e7350 <e30386> {m79} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edfec24f0 <e30384> {m79} @dt=0x555edfebea00@(G/w1)  register_write_decode [RV] <- VAR 0x555ee00bbbf0 <e30185> {m8} @dt=0x555edfebea00@(G/w1)  register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec2610 <e30385> {m79} @dt=0x555edfebea00@(G/w1)  register_write_execute [LV] => VAR 0x555ee00c1c10 <e30196> {m20} @dt=0x555edfebea00@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e7820 <e30389> {m80} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edfec2730 <e30387> {m80} @dt=0x555edfebea00@(G/w1)  memory_to_register_decode [RV] <- VAR 0x555ee00bc010 <e30186> {m9} @dt=0x555edfebea00@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec2850 <e30388> {m80} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute [LV] => VAR 0x555ee00c2170 <e30197> {m21} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e7c50 <e30392> {m81} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edfec2970 <e30390> {m81} @dt=0x555edfebea00@(G/w1)  memory_write_decode [RV] <- VAR 0x555ee00bc430 <e30187> {m10} @dt=0x555edfebea00@(G/w1)  memory_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec2a90 <e30391> {m81} @dt=0x555edfebea00@(G/w1)  memory_write_execute [LV] => VAR 0x555ee00c26d0 <e30198> {m22} @dt=0x555edfebea00@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e80b0 <e30395> {m82} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:3:1:1: VARREF 0x555edfec2bb0 <e30393> {m82} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_decode [RV] <- VAR 0x555ee00bd690 <e30188> {m11} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec2cd0 <e30394> {m82} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute [LV] => VAR 0x555ee00c3990 <e30199> {m23} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e8580 <e30398> {m83} @dt=0x555edfeeff30@(G/w2)
    1:2:2:1:3:1:1: VARREF 0x555edfec2df0 <e30396> {m83} @dt=0x555edfeeff30@(G/w2)  register_destination_decode [RV] <- VAR 0x555ee00be8f0 <e30189> {m12} @dt=0x555edfeeff30@(G/w2)  register_destination_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec2f10 <e30397> {m83} @dt=0x555edfeeff30@(G/w2)  register_destination_execute [LV] => VAR 0x555ee00c4c20 <e30200> {m24} @dt=0x555edfeeff30@(G/w2)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e8a20 <e30401> {m84} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edfec3030 <e30399> {m84} @dt=0x555edfebea00@(G/w1)  HI_register_write_decode [RV] <- VAR 0x555ee00bee10 <e30190> {m13} @dt=0x555edfebea00@(G/w1)  HI_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec3150 <e30400> {m84} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute [LV] => VAR 0x555ee00c5230 <e30201> {m25} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e8ec0 <e30404> {m85} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edfec3270 <e30402> {m85} @dt=0x555edfebea00@(G/w1)  LO_register_write_decode [RV] <- VAR 0x555ee00bf330 <e30191> {m14} @dt=0x555edfebea00@(G/w1)  LO_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec3390 <e30403> {m85} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute [LV] => VAR 0x555ee00c5840 <e30202> {m26} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e9290 <e30407> {m86} @dt=0x555edfef29d0@(G/w6)
    1:2:2:1:3:1:1: VARREF 0x555edfec34b0 <e30405> {m86} @dt=0x555edfef29d0@(G/w6)  ALU_function_decode [RV] <- VAR 0x555ee00c05d0 <e30192> {m15} @dt=0x555edfef29d0@(G/w6)  ALU_function_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec35d0 <e30406> {m86} @dt=0x555edfef29d0@(G/w6)  ALU_function_execute [LV] => VAR 0x555ee00c6b40 <e30203> {m27} @dt=0x555edfef29d0@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e9610 <e30410> {m87} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x555edfec36f0 <e30408> {m87} @dt=0x555edfefa4d0@(G/w5)  Rs_decode [RV] <- VAR 0x555ee00c8d50 <e30207> {m32} @dt=0x555edfefa4d0@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015ac10 <e30409> {m87} @dt=0x555edfefa4d0@(G/w5)  Rs_execute [LV] => VAR 0x555ee00cd750 <e30211> {m37} @dt=0x555edfefa4d0@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e99f0 <e30413> {m88} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x555ee015ad30 <e30411> {m88} @dt=0x555edfefa4d0@(G/w5)  Rt_decode [RV] <- VAR 0x555ee00c9fc0 <e30208> {m33} @dt=0x555edfefa4d0@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015ae50 <e30412> {m88} @dt=0x555edfefa4d0@(G/w5)  Rt_execute [LV] => VAR 0x555ee00ce9c0 <e30212> {m38} @dt=0x555edfefa4d0@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00e9dd0 <e30416> {m89} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x555ee015af70 <e30414> {m89} @dt=0x555edfefa4d0@(G/w5)  Rd_decode [RV] <- VAR 0x555ee00cb230 <e30209> {m34} @dt=0x555edfefa4d0@(G/w5)  Rd_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015b090 <e30415> {m89} @dt=0x555edfefa4d0@(G/w5)  Rd_execute [LV] => VAR 0x555ee00cfc30 <e30213> {m39} @dt=0x555edfefa4d0@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00ea1f0 <e30419> {m90} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555ee015b1b0 <e30417> {m90} @dt=0x555edfee2810@(G/w32)  sign_imm_decode [RV] <- VAR 0x555ee00cc4a0 <e30210> {m35} @dt=0x555edfee2810@(G/w32)  sign_imm_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015b2d0 <e30418> {m90} @dt=0x555edfee2810@(G/w32)  sign_imm_execute [LV] => VAR 0x555ee00d0f30 <e30214> {m40} @dt=0x555edfee2810@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00ea6e0 <e30422> {m91} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555ee015b3f0 <e30420> {m91} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x555ee00c0b30 <e30193> {m16} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015b510 <e30421> {m91} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x555ee00c7160 <e30204> {m28} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00eab40 <e30425> {m92} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555ee015b630 <e30423> {m92} @dt=0x555edfebea00@(G/w1)  j_instruction_decode [RV] <- VAR 0x555ee00c1090 <e30194> {m17} @dt=0x555edfebea00@(G/w1)  j_instruction_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015b750 <e30424> {m92} @dt=0x555edfebea00@(G/w1)  j_instruction_execute [LV] => VAR 0x555ee00c7760 <e30205> {m29} @dt=0x555edfebea00@(G/w1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00eafa0 <e30428> {m93} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555ee015b870 <e30426> {m93} @dt=0x555edfebea00@(G/w1)  using_HI_LO_decode [RV] <- VAR 0x555ee00c1630 <e30195> {m18} @dt=0x555edfebea00@(G/w1)  using_HI_LO_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015b990 <e30427> {m93} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute [LV] => VAR 0x555ee00c7d30 <e30206> {m30} @dt=0x555edfebea00@(G/w1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00eb440 <e30431> {m95} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555ee015bab0 <e30429> {m95} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode [RV] <- VAR 0x555ee00d4740 <e30217> {m45} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015bbd0 <e30430> {m95} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_execute [LV] => VAR 0x555ee00d92c0 <e30221> {m50} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00eb910 <e30434> {m96} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555ee015bcf0 <e30432> {m96} @dt=0x555edfee2810@(G/w32)  j_program_counter_decode [RV] <- VAR 0x555ee00d5aa0 <e30218> {m46} @dt=0x555edfee2810@(G/w32)  j_program_counter_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015be10 <e30433> {m96} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute [LV] => VAR 0x555ee00da660 <e30222> {m51} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00ebc90 <e30437> {m97} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555ee015bf30 <e30435> {m97} @dt=0x555edfee2810@(G/w32)  src_A_decode [RV] <- VAR 0x555ee00d21d0 <e30215> {m43} @dt=0x555edfee2810@(G/w32)  src_A_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015c050 <e30436> {m97} @dt=0x555edfee2810@(G/w32)  src_A_execute [LV] => VAR 0x555ee00d6d50 <e30219> {m48} @dt=0x555edfee2810@(G/w32)  src_A_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee00ec070 <e30440> {m98} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555ee015c170 <e30438> {m98} @dt=0x555edfee2810@(G/w32)  src_B_decode [RV] <- VAR 0x555ee00d3440 <e30216> {m44} @dt=0x555edfee2810@(G/w32)  src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee015c290 <e30439> {m98} @dt=0x555edfee2810@(G/w32)  src_B_execute [LV] => VAR 0x555ee00d7fc0 <e30220> {m49} @dt=0x555edfee2810@(G/w32)  src_B_execute OUTPUT PORT
    1: MODULE 0x555ee00f1f70 <e13631> {n1}  Execute_Memory_Register  L3
    1:2: VAR 0x555ee00f23e0 <e30441> {n3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x555ee00f2800 <e30442> {n4} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2: VAR 0x555ee00f2c60 <e30443> {n7} @dt=0x555edfebea00@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x555ee00f30c0 <e30444> {n8} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x555ee00f3520 <e30445> {n9} @dt=0x555edfebea00@(G/w1)  memory_write_execute INPUT PORT
    1:2: VAR 0x555ee00f3980 <e30446> {n10} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute INPUT PORT
    1:2: VAR 0x555ee00f3da0 <e30447> {n11} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute INPUT PORT
    1:2: VAR 0x555ee00f4380 <e30448> {n12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x555ee00f4950 <e30449> {n13} @dt=0x555edfebea00@(G/w1)  j_instruction_execute INPUT PORT
    1:2: VAR 0x555ee00f4f60 <e30450> {n15} @dt=0x555edfebea00@(G/w1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x555ee00f5580 <e30451> {n16} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x555ee00f5b40 <e30452> {n17} @dt=0x555edfebea00@(G/w1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x555ee00f6160 <e30453> {n18} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory OUTPUT PORT
    1:2: VAR 0x555ee00f6770 <e30454> {n19} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory OUTPUT PORT
    1:2: VAR 0x555ee00f6d50 <e30455> {n20} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2: VAR 0x555ee00f7340 <e30456> {n21} @dt=0x555edfebea00@(G/w1)  j_instruction_memory OUTPUT PORT
    1:2: VAR 0x555ee00f8670 <e30457> {n24} @dt=0x555edfee2810@(G/w32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x555ee00f9960 <e30458> {n25} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x555ee00fac50 <e30459> {n26} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x555ee00fbf40 <e30460> {n27} @dt=0x555edfee2810@(G/w32)  write_data_execute INPUT PORT
    1:2: VAR 0x555ee00fd230 <e30461> {n28} @dt=0x555edfefa4d0@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x555ee00fe550 <e30462> {n29} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute INPUT PORT
    1:2: VAR 0x555ee00ff890 <e30463> {n31} @dt=0x555edfee2810@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x555ee0100b80 <e30464> {n32} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x555ee0101e70 <e30465> {n33} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x555ee0103160 <e30466> {n34} @dt=0x555edfee2810@(G/w32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x555ee0104450 <e30467> {n35} @dt=0x555edfefa4d0@(G/w5)  write_register_memory OUTPUT PORT
    1:2: VAR 0x555ee01057b0 <e30468> {n36} @dt=0x555edfee2810@(G/w32)  j_program_counter_memory OUTPUT PORT
    1:2: ALWAYS 0x555ee010f930 <e12147> {n40} [always_ff]
    1:2:1: SENTREE 0x555ee0105f90 <e11920> {n40}
    1:2:1:1: SENITEM 0x555ee0105c40 <e11914> {n40} [POS]
    1:2:1:1:1: VARREF 0x555ee00b4720 <e30469> {n40} @dt=0x555edfebea00@(G/w1)  clk [RV] <- VAR 0x555ee00f23e0 <e30441> {n3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x555ee0105ed0 <e11919> {n40} [POS]
    1:2:1:1:1: VARREF 0x555ee00b4840 <e30470> {n40} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555ee00f2800 <e30442> {n4} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x555ee01060d0 <e11921> {n40} [UNNAMED]
    1:2:2:1: IF 0x555ee010f7e0 <e12144> {n41}
    1:2:2:1:1: VARREF 0x555ee00b4960 <e30471> {n41} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555ee00f2800 <e30442> {n4} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee0106570 <e11923> {n41} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0106c00 <e30474> {n42} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b3130 <e30472> {n42} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555ee00b4a80 <e30473> {n42} @dt=0x555edfebea00@(G/w1)  register_write_memory [LV] => VAR 0x555ee00f4f60 <e30450> {n15} @dt=0x555edfebea00@(G/w1)  register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee01072e0 <e30477> {n43} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b3460 <e30475> {n43} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555ee00b4ba0 <e30476> {n43} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory [LV] => VAR 0x555ee00f5580 <e30451> {n16} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0107940 <e30480> {n44} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b3790 <e30478> {n44} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfee1210 <e30479> {n44} @dt=0x555edfebea00@(G/w1)  memory_write_memory [LV] => VAR 0x555ee00f5b40 <e30452> {n17} @dt=0x555edfebea00@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0108020 <e30483> {n45} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b3ac0 <e30481> {n45} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfee1330 <e30482> {n45} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory [LV] => VAR 0x555ee00f6160 <e30453> {n18} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee01086d0 <e30486> {n46} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b3df0 <e30484> {n46} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfee1450 <e30485> {n46} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory [LV] => VAR 0x555ee00f6770 <e30454> {n19} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0108d50 <e30489> {n47} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b4120 <e30487> {n47} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfee1570 <e30488> {n47} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x555ee00f6d50 <e30455> {n20} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee01093e0 <e30501> {n48} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01f8d40 <e30499> {n48} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x555edfee1690 <e30500> {n48} @dt=0x555edfee2810@(G/w32)  ALU_output_memory [LV] => VAR 0x555ee00ff890 <e30463> {n31} @dt=0x555edfee2810@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0109a70 <e30513> {n49} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01f8f90 <e30511> {n49} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x555edfee17b0 <e30512> {n49} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x555ee0100b80 <e30464> {n32} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee010a0c0 <e30525> {n50} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01f91e0 <e30523> {n50} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x555edfee18d0 <e30524> {n50} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x555ee0101e70 <e30465> {n33} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee010a5e0 <e30537> {n51} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01f9430 <e30535> {n51} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x555edfee19f0 <e30536> {n51} @dt=0x555edfee2810@(G/w32)  write_data_memory [LV] => VAR 0x555ee0103160 <e30466> {n34} @dt=0x555edfee2810@(G/w32)  write_data_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee010ac40 <e30540> {n52} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:2:1:1: CONST 0x555ee01b47d0 <e30538> {n52} @dt=0x555edfefa4d0@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x555edfee1b10 <e30539> {n52} @dt=0x555edfefa4d0@(G/w5)  write_register_memory [LV] => VAR 0x555ee0104450 <e30467> {n35} @dt=0x555edfefa4d0@(G/w5)  write_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee010b2d0 <e30543> {n53} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b4b00 <e30541> {n53} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edfee1c30 <e30542> {n53} @dt=0x555edfebea00@(G/w1)  j_instruction_memory [LV] => VAR 0x555ee00f7340 <e30456> {n21} @dt=0x555edfebea00@(G/w1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee010b9b0 <e30555> {n54} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01f9680 <e30553> {n54} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x555edfee1d50 <e30554> {n54} @dt=0x555edfee2810@(G/w32)  j_program_counter_memory [LV] => VAR 0x555ee01057b0 <e30468> {n36} @dt=0x555edfee2810@(G/w32)  j_program_counter_memory OUTPUT PORT
    1:2:2:1:3: BEGIN 0x555ee010bbd0 <e12066> {n56} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010c050 <e30558> {n57} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edfee1e70 <e30556> {n57} @dt=0x555edfebea00@(G/w1)  register_write_execute [RV] <- VAR 0x555ee00f2c60 <e30443> {n7} @dt=0x555edfebea00@(G/w1)  register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfee1f90 <e30557> {n57} @dt=0x555edfebea00@(G/w1)  register_write_memory [LV] => VAR 0x555ee00f4f60 <e30450> {n15} @dt=0x555edfebea00@(G/w1)  register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010c520 <e30561> {n58} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edfee20b0 <e30559> {n58} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute [RV] <- VAR 0x555ee00f30c0 <e30444> {n8} @dt=0x555edfebea00@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfede1f0 <e30560> {n58} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory [LV] => VAR 0x555ee00f5580 <e30451> {n16} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010c950 <e30564> {n59} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edfede310 <e30562> {n59} @dt=0x555edfebea00@(G/w1)  memory_write_execute [RV] <- VAR 0x555ee00f3520 <e30445> {n9} @dt=0x555edfebea00@(G/w1)  memory_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfede430 <e30563> {n59} @dt=0x555edfebea00@(G/w1)  memory_write_memory [LV] => VAR 0x555ee00f5b40 <e30452> {n17} @dt=0x555edfebea00@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010ce20 <e30567> {n60} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edfede550 <e30565> {n60} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute [RV] <- VAR 0x555ee00f3980 <e30446> {n10} @dt=0x555edfebea00@(G/w1)  HI_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfede670 <e30566> {n60} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory [LV] => VAR 0x555ee00f6160 <e30453> {n18} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010d2c0 <e30570> {n61} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edfede790 <e30568> {n61} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute [RV] <- VAR 0x555ee00f3da0 <e30447> {n11} @dt=0x555edfebea00@(G/w1)  LO_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfede8b0 <e30569> {n61} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory [LV] => VAR 0x555ee00f6770 <e30454> {n19} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010d760 <e30573> {n62} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edfede9d0 <e30571> {n62} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x555ee00f4380 <e30448> {n12} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfedeaf0 <e30572> {n62} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x555ee00f6d50 <e30455> {n20} @dt=0x555edfebea00@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010dbb0 <e30576> {n63} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edfedec10 <e30574> {n63} @dt=0x555edfebea00@(G/w1)  j_instruction_execute [RV] <- VAR 0x555ee00f4950 <e30449> {n13} @dt=0x555edfebea00@(G/w1)  j_instruction_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfeded30 <e30575> {n63} @dt=0x555edfebea00@(G/w1)  j_instruction_memory [LV] => VAR 0x555ee00f7340 <e30456> {n21} @dt=0x555edfebea00@(G/w1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010e010 <e30579> {n64} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555edfedee50 <e30577> {n64} @dt=0x555edfee2810@(G/w32)  ALU_output_execute [RV] <- VAR 0x555ee00f8670 <e30457> {n24} @dt=0x555edfee2810@(G/w32)  ALU_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfedef70 <e30578> {n64} @dt=0x555edfee2810@(G/w32)  ALU_output_memory [LV] => VAR 0x555ee00ff890 <e30463> {n31} @dt=0x555edfee2810@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010e470 <e30582> {n65} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555edfedf090 <e30580> {n65} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x555ee00f9960 <e30458> {n25} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfebf8e0 <e30581> {n65} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x555ee0100b80 <e30464> {n32} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010e8d0 <e30585> {n66} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555edfebfa00 <e30583> {n66} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x555ee00fac50 <e30459> {n26} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfebfb20 <e30584> {n66} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x555ee0101e70 <e30465> {n33} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010ed30 <e30588> {n67} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555edfebfc40 <e30586> {n67} @dt=0x555edfee2810@(G/w32)  write_data_execute [RV] <- VAR 0x555ee00fbf40 <e30460> {n27} @dt=0x555edfee2810@(G/w32)  write_data_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfebfd60 <e30587> {n67} @dt=0x555edfee2810@(G/w32)  write_data_memory [LV] => VAR 0x555ee0103160 <e30466> {n34} @dt=0x555edfee2810@(G/w32)  write_data_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010f190 <e30591> {n68} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x555edfebfe80 <e30589> {n68} @dt=0x555edfefa4d0@(G/w5)  write_register_execute [RV] <- VAR 0x555ee00fd230 <e30461> {n28} @dt=0x555edfefa4d0@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfebffa0 <e30590> {n68} @dt=0x555edfefa4d0@(G/w5)  write_register_memory [LV] => VAR 0x555ee0104450 <e30467> {n35} @dt=0x555edfefa4d0@(G/w5)  write_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee010f660 <e30594> {n69} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555edfec00c0 <e30592> {n69} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute [RV] <- VAR 0x555ee00fe550 <e30462> {n29} @dt=0x555edfee2810@(G/w32)  j_program_counter_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edfec01e0 <e30593> {n69} @dt=0x555edfee2810@(G/w32)  j_program_counter_memory [LV] => VAR 0x555ee01057b0 <e30468> {n36} @dt=0x555edfee2810@(G/w32)  j_program_counter_memory OUTPUT PORT
    1: MODULE 0x555ee0112560 <e13632> {o1}  Fetch_Decode_Register  L3
    1:2: VAR 0x555ee01129d0 <e30595> {o3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x555ee0112e70 <e30596> {o4} @dt=0x555edfebea00@(G/w1)  enable INPUT PORT
    1:2: VAR 0x555ee0113390 <e30597> {o5} @dt=0x555edfebea00@(G/w1)  clear INPUT PORT
    1:2: VAR 0x555ee01138b0 <e30598> {o6} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2: VAR 0x555ee0114af0 <e30599> {o8} @dt=0x555edfee2810@(G/w32)  instruction_fetch INPUT PORT
    1:2: VAR 0x555ee0115d80 <e30600> {o9} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x555ee01170b0 <e30601> {o11} @dt=0x555edfee2810@(G/w32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x555ee01183e0 <e30602> {o12} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x555ee011d1f0 <e12404> {o16} [always_ff]
    1:2:1: SENTREE 0x555ee0118bf0 <e12304> {o16}
    1:2:1:1: SENITEM 0x555ee01188a0 <e12298> {o16} [POS]
    1:2:1:1:1: VARREF 0x555ee00582c0 <e30603> {o16} @dt=0x555edfebea00@(G/w1)  clk [RV] <- VAR 0x555ee01129d0 <e30595> {o3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x555ee0118b30 <e12303> {o16} [POS]
    1:2:1:1:1: VARREF 0x555ee00583e0 <e30604> {o16} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555ee01138b0 <e30598> {o6} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x555ee0118d30 <e12305> {o16} [UNNAMED]
    1:2:2:1: IF 0x555ee011d0e0 <e12401> {o17}
    1:2:2:1:1: VARREF 0x555ee0058500 <e30605> {o17} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555ee01138b0 <e30598> {o6} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee01191d0 <e12307> {o17} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0119860 <e30617> {o18} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01f98d0 <e30615> {o18} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x555ee0058620 <e30616> {o18} @dt=0x555edfee2810@(G/w32)  instruction_decode [LV] => VAR 0x555ee01170b0 <e30601> {o11} @dt=0x555edfee2810@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee011a570 <e30631> {o19} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01fb240 <e31056> {o19} @dt=0x555edfee2810@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x555ee0058740 <e30630> {o19} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x555ee01183e0 <e30602> {o12} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3: IF 0x555ee011d010 <e12399> {o21}
    1:2:2:1:3:1: NOT 0x555ee01ffad0 <e31501#> {o21} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555ee0058860 <e31499#> {o21} @dt=0x555edfebea00@(G/w1)  enable [RV] <- VAR 0x555ee0112e70 <e30596> {o4} @dt=0x555edfebea00@(G/w1)  enable INPUT PORT
    1:2:2:1:3:2: BEGIN 0x555ee011aa10 <e12347> {o21} [UNNAMED]
    1:2:2:1:3:2:1: IF 0x555ee011cf00 <e12397> {o22}
    1:2:2:1:3:2:1:1: VARREF 0x555ee00b3f40 <e30634> {o22} @dt=0x555edfebea00@(G/w1)  clear [RV] <- VAR 0x555ee0113390 <e30597> {o5} @dt=0x555edfebea00@(G/w1)  clear INPUT PORT
    1:2:2:1:3:2:1:2: BEGIN 0x555ee011aeb0 <e12349> {o22} [UNNAMED]
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x555ee011b540 <e30646> {o23} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:2:1:2:1:1: CONST 0x555ee01f9d70 <e30644> {o23} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x555ee00b4060 <e30645> {o23} @dt=0x555edfee2810@(G/w32)  instruction_decode [LV] => VAR 0x555ee01170b0 <e30601> {o11} @dt=0x555edfee2810@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x555ee011c250 <e30660> {o24} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:2:1:2:1:1: CONST 0x555ee01fb490 <e31068> {o24} @dt=0x555edfee2810@(G/w32)  32'h0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x555ee00b4180 <e30659> {o24} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x555ee01183e0 <e30602> {o12} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:3: BEGIN 0x555ee011c4a0 <e12385> {o25} [UNNAMED]
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x555ee011c920 <e30663> {o26} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x555ee00b42a0 <e30661> {o26} @dt=0x555edfee2810@(G/w32)  instruction_fetch [RV] <- VAR 0x555ee0114af0 <e30599> {o8} @dt=0x555edfee2810@(G/w32)  instruction_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x555ee00b43c0 <e30662> {o26} @dt=0x555edfee2810@(G/w32)  instruction_decode [LV] => VAR 0x555ee01170b0 <e30601> {o11} @dt=0x555edfee2810@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x555ee011cdc0 <e30666> {o27} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x555ee00b44e0 <e30664> {o27} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x555ee0115d80 <e30600> {o9} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x555ee00b4600 <e30665> {o27} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x555ee01183e0 <e30602> {o12} @dt=0x555edfee2810@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1: MODULE 0x555ee0121c90 <e13633> {p1}  Memory_Writeback_Register  L3
    1:2: VAR 0x555ee0122100 <e30667> {p3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x555ee0122520 <e30668> {p4} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2: VAR 0x555ee0122940 <e30669> {p7} @dt=0x555edfebea00@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x555ee0122d60 <e30670> {p8} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x555ee01231b0 <e30671> {p9} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x555ee01237c0 <e30672> {p10} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x555ee0123e10 <e30673> {p12} @dt=0x555edfebea00@(G/w1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x555ee0124420 <e30674> {p13} @dt=0x555edfebea00@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x555ee0124a30 <e30675> {p14} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback OUTPUT PORT
    1:2: VAR 0x555ee0125040 <e30676> {p15} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback OUTPUT PORT
    1:2: VAR 0x555ee0126340 <e30677> {p18} @dt=0x555edfee2810@(G/w32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x555ee0127630 <e30678> {p19} @dt=0x555edfefa4d0@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x555ee0128920 <e30679> {p20} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x555ee0129c10 <e30680> {p21} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x555ee012af00 <e30681> {p22} @dt=0x555edfee2810@(G/w32)  read_data_memory INPUT PORT
    1:2: VAR 0x555ee012bff0 <e30682> {p24} @dt=0x555edfee2810@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x555ee012d310 <e30683> {p25} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x555ee012e610 <e30684> {p26} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x555ee012f900 <e30685> {p27} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x555ee0130bf0 <e30686> {p28} @dt=0x555edfee2810@(G/w32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x555ee0138410 <e12942> {p31} [always_ff]
    1:2:1: SENTREE 0x555ee01313e0 <e12783> {p31}
    1:2:1:1: SENITEM 0x555ee0131090 <e12777> {p31} [POS]
    1:2:1:1:1: VARREF 0x555edffca3b0 <e30687> {p31} @dt=0x555edfebea00@(G/w1)  clk [RV] <- VAR 0x555ee0122100 <e30667> {p3} @dt=0x555edfebea00@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x555ee0131320 <e12782> {p31} [POS]
    1:2:1:1:1: VARREF 0x555edffca4d0 <e30688> {p31} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555ee0122520 <e30668> {p4} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x555ee0131520 <e12784> {p31} [UNNAMED]
    1:2:2:1: IF 0x555ee01382c0 <e12939> {p32}
    1:2:2:1:1: VARREF 0x555edffca5f0 <e30689> {p32} @dt=0x555edfebea00@(G/w1)  reset [RV] <- VAR 0x555ee0122520 <e30668> {p4} @dt=0x555edfebea00@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x555ee01319f0 <e12786> {p32} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0132080 <e30692> {p33} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01aaf60 <e30690> {p33} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edffca710 <e30691> {p33} @dt=0x555edfebea00@(G/w1)  register_write_writeback [LV] => VAR 0x555ee0123e10 <e30673> {p12} @dt=0x555edfebea00@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0132730 <e30695> {p34} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01ab290 <e30693> {p34} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555edffca830 <e30694> {p34} @dt=0x555edfebea00@(G/w1)  memory_to_register_writeback [LV] => VAR 0x555ee0124420 <e30674> {p13} @dt=0x555edfebea00@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0132de0 <e30698> {p35} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01ab5c0 <e30696> {p35} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed0f0 <e30697> {p35} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback [LV] => VAR 0x555ee0124a30 <e30675> {p14} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0133490 <e30701> {p36} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:2:1:1: CONST 0x555ee01b22f0 <e30699> {p36} @dt=0x555edfebea00@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed210 <e30700> {p36} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback [LV] => VAR 0x555ee0125040 <e30676> {p15} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0133c30 <e30713> {p37} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01fa210 <e30711> {p37} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed330 <e30712> {p37} @dt=0x555edfee2810@(G/w32)  ALU_output_writeback [LV] => VAR 0x555ee012bff0 <e30682> {p24} @dt=0x555edfee2810@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0134310 <e30716> {p38} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:2:1:1: CONST 0x555ee01b2700 <e30714> {p38} @dt=0x555edfefa4d0@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed450 <e30715> {p38} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback [LV] => VAR 0x555ee012d310 <e30683> {p25} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0134970 <e30728> {p39} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01fa460 <e30726> {p39} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed570 <e30727> {p39} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x555ee012e610 <e30684> {p26} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0135000 <e30740> {p40} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01fa6b0 <e30738> {p40} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed690 <e30739> {p40} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x555ee012f900 <e30685> {p27} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x555ee0135690 <e30752> {p41} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:1:1: CONST 0x555ee01fa900 <e30750> {p41} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x555ee00ed7b0 <e30751> {p41} @dt=0x555edfee2810@(G/w32)  read_data_writeback [LV] => VAR 0x555ee0130bf0 <e30686> {p28} @dt=0x555edfee2810@(G/w32)  read_data_writeback OUTPUT PORT
    1:2:2:1:3: BEGIN 0x555ee0135910 <e12885> {p43} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0135ce0 <e30755> {p44} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555ee00ed8d0 <e30753> {p44} @dt=0x555edfebea00@(G/w1)  register_write_memory [RV] <- VAR 0x555ee0122940 <e30669> {p7} @dt=0x555edfebea00@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edff89900 <e30754> {p44} @dt=0x555edfebea00@(G/w1)  register_write_writeback [LV] => VAR 0x555ee0123e10 <e30673> {p12} @dt=0x555edfebea00@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee01361b0 <e30758> {p45} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edff89a20 <e30756> {p45} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory [RV] <- VAR 0x555ee0122d60 <e30670> {p8} @dt=0x555edfebea00@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edff89b40 <e30757> {p45} @dt=0x555edfebea00@(G/w1)  memory_to_register_writeback [LV] => VAR 0x555ee0124420 <e30674> {p13} @dt=0x555edfebea00@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0136690 <e30761> {p47} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edff89c60 <e30759> {p47} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory [RV] <- VAR 0x555ee01231b0 <e30671> {p9} @dt=0x555edfebea00@(G/w1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edff89d80 <e30760> {p47} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback [LV] => VAR 0x555ee0124a30 <e30675> {p14} @dt=0x555edfebea00@(G/w1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0136b30 <e30764> {p48} @dt=0x555edfebea00@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x555edff89ea0 <e30762> {p48} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory [RV] <- VAR 0x555ee01237c0 <e30672> {p10} @dt=0x555edfebea00@(G/w1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edff89fc0 <e30763> {p48} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback [LV] => VAR 0x555ee0125040 <e30676> {p15} @dt=0x555edfebea00@(G/w1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0136fa0 <e30767> {p50} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555edff8a0e0 <e30765> {p50} @dt=0x555edfee2810@(G/w32)  ALU_output_memory [RV] <- VAR 0x555ee0126340 <e30677> {p18} @dt=0x555edfee2810@(G/w32)  ALU_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edff8a200 <e30766> {p50} @dt=0x555edfee2810@(G/w32)  ALU_output_writeback [LV] => VAR 0x555ee012bff0 <e30682> {p24} @dt=0x555edfee2810@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0137420 <e30770> {p51} @dt=0x555edfefa4d0@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x555edff8a320 <e30768> {p51} @dt=0x555edfefa4d0@(G/w5)  write_register_memory [RV] <- VAR 0x555ee0127630 <e30678> {p19} @dt=0x555edfefa4d0@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555edff8a440 <e30769> {p51} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback [LV] => VAR 0x555ee012d310 <e30683> {p25} @dt=0x555edfefa4d0@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0137880 <e30773> {p52} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555ee0057c00 <e30771> {p52} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x555ee0128920 <e30679> {p20} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee0057d20 <e30772> {p52} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x555ee012e610 <e30684> {p26} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0137ce0 <e30776> {p53} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555ee0057e40 <e30774> {p53} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x555ee0129c10 <e30680> {p21} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee0057f60 <e30775> {p53} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x555ee012f900 <e30685> {p27} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x555ee0138140 <e30779> {p54} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x555ee0058080 <e30777> {p54} @dt=0x555edfee2810@(G/w32)  read_data_memory [RV] <- VAR 0x555ee012af00 <e30681> {p22} @dt=0x555edfee2810@(G/w32)  read_data_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x555ee00581a0 <e30778> {p54} @dt=0x555edfee2810@(G/w32)  read_data_writeback [LV] => VAR 0x555ee0130bf0 <e30686> {p28} @dt=0x555edfee2810@(G/w32)  read_data_writeback OUTPUT PORT
    1: MODULE 0x555ee013c0d0 <e13634> {q1}  ALU_Input_Mux  L3
    1:2: VAR 0x555ee013d0e0 <e30780> {q2} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute INPUT PORT
    1:2: VAR 0x555ee013e1a0 <e30781> {q3} @dt=0x555edff3e370@(G/w3)  forward_one_execute INPUT PORT
    1:2: VAR 0x555ee013f460 <e30782> {q4} @dt=0x555edff3e370@(G/w3)  forward_two_execute INPUT PORT
    1:2: VAR 0x555ee0140700 <e30783> {q6} @dt=0x555edfee2810@(G/w32)  read_data_1_reg INPUT PORT
    1:2: VAR 0x555ee01419a0 <e30784> {q7} @dt=0x555edfee2810@(G/w32)  result_writeback INPUT PORT
    1:2: VAR 0x555ee0142c60 <e30785> {q8} @dt=0x555edfee2810@(G/w32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x555ee0143f20 <e30786> {q9} @dt=0x555edfee2810@(G/w32)  LO_result_writeback INPUT PORT
    1:2: VAR 0x555ee01451e0 <e30787> {q10} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x555ee0146440 <e30788> {q11} @dt=0x555edfee2810@(G/w32)  read_data_2_reg INPUT PORT
    1:2: VAR 0x555ee01476e0 <e30789> {q12} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x555ee01489a0 <e30790> {q13} @dt=0x555edfee2810@(G/w32)  HI_result_writeback INPUT PORT
    1:2: VAR 0x555ee0149c60 <e30791> {q14} @dt=0x555edfee2810@(G/w32)  sign_imm_execute INPUT PORT
    1:2: VAR 0x555ee014aec0 <e30792> {q15} @dt=0x555edfee2810@(G/w32)  program_counter_plus_eight_execute INPUT PORT
    1:2: VAR 0x555ee014c1a0 <e30793> {q17} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2: VAR 0x555ee014d460 <e30794> {q18} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute OUTPUT PORT
    1:2: VAR 0x555ee014e620 <e30795> {q21} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 VAR
    1:2: ALWAYS 0x555ee0158050 <e13599> {q22} [always_comb]
    1:2:2: BEGIN 0x555ee014e860 <e13384> {q22} [UNNAMED]
    1:2:2:1: CASE 0x555ee014ebf0 <e13386> {q23}
    1:2:2:1:1: VARREF 0x555edffc75b0 <e30796> {q23} @dt=0x555edff3e370@(G/w3)  forward_one_execute [RV] <- VAR 0x555ee013e1a0 <e30781> {q3} @dt=0x555edff3e370@(G/w3)  forward_one_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee014f4b0 <e13399> {q24}
    1:2:2:1:2:1: CONST 0x555ee014edd0 <e30797> {q24} @dt=0x555edff3e370@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x555ee014f3f0 <e30800> {q24} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555edfec6af0 <e30798> {q24} @dt=0x555edfee2810@(G/w32)  read_data_1_reg [RV] <- VAR 0x555ee0140700 <e30783> {q6} @dt=0x555edfee2810@(G/w32)  read_data_1_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555edfec6c10 <e30799> {q24} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute [LV] => VAR 0x555ee014c1a0 <e30793> {q17} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee014fdd0 <e13412> {q25}
    1:2:2:1:2:1: CONST 0x555ee014f680 <e30801> {q25} @dt=0x555edff3e370@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x555ee014fd10 <e30804> {q25} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555edfebb6b0 <e30802> {q25} @dt=0x555edfee2810@(G/w32)  result_writeback [RV] <- VAR 0x555ee01419a0 <e30784> {q7} @dt=0x555edfee2810@(G/w32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555edfebb7d0 <e30803> {q25} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute [LV] => VAR 0x555ee014c1a0 <e30793> {q17} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee01506f0 <e13425> {q26}
    1:2:2:1:2:1: CONST 0x555ee014ffa0 <e30805> {q26} @dt=0x555edff3e370@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x555ee0150630 <e30808> {q26} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555edffcac10 <e30806> {q26} @dt=0x555edfee2810@(G/w32)  ALU_output_memory [RV] <- VAR 0x555ee0142c60 <e30785> {q8} @dt=0x555edfee2810@(G/w32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555edffcad30 <e30807> {q26} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute [LV] => VAR 0x555ee014c1a0 <e30793> {q17} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0151010 <e13438> {q27}
    1:2:2:1:2:1: CONST 0x555ee01508c0 <e30809> {q27} @dt=0x555edff3e370@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x555ee0150f50 <e30812> {q27} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee0158f60 <e30810> {q27} @dt=0x555edfee2810@(G/w32)  LO_result_writeback [RV] <- VAR 0x555ee0143f20 <e30786> {q9} @dt=0x555edfee2810@(G/w32)  LO_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0159080 <e30811> {q27} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute [LV] => VAR 0x555ee014c1a0 <e30793> {q17} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0151930 <e13451> {q28}
    1:2:2:1:2:1: CONST 0x555ee01511e0 <e30813> {q28} @dt=0x555edff3e370@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x555ee0151870 <e30816> {q28} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee015a5c0 <e30814> {q28} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x555ee01451e0 <e30787> {q10} @dt=0x555edfee2810@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee015a6e0 <e30815> {q28} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute [LV] => VAR 0x555ee014c1a0 <e30793> {q17} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee01520e0 <e13463> {q29}
    1:2:2:1:2:2: ASSIGN 0x555ee0152020 <e30828> {q29} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: CONST 0x555ee01fab50 <e30826> {q29} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:2:2: VARREF 0x555ee0159400 <e30827> {q29} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute [LV] => VAR 0x555ee014c1a0 <e30793> {q17} @dt=0x555edfee2810@(G/w32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1: CASE 0x555ee0152450 <e13543> {q31}
    1:2:2:1:1: VARREF 0x555ee0159520 <e30829> {q31} @dt=0x555edff3e370@(G/w3)  forward_two_execute [RV] <- VAR 0x555ee013f460 <e30782> {q4} @dt=0x555edff3e370@(G/w3)  forward_two_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0152ce0 <e13478> {q32}
    1:2:2:1:2:1: CONST 0x555ee0152630 <e30830> {q32} @dt=0x555edff3e370@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x555ee0152c20 <e30833> {q32} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee0159640 <e30831> {q32} @dt=0x555edfee2810@(G/w32)  read_data_2_reg [RV] <- VAR 0x555ee0146440 <e30788> {q11} @dt=0x555edfee2810@(G/w32)  read_data_2_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee009de80 <e30832> {q32} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 [LV] => VAR 0x555ee014e620 <e30795> {q21} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x555ee01535e0 <e13491> {q33}
    1:2:2:1:2:1: CONST 0x555ee0152ed0 <e30834> {q33} @dt=0x555edff3e370@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x555ee0153520 <e30837> {q33} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee009dfa0 <e30835> {q33} @dt=0x555edfee2810@(G/w32)  result_writeback [RV] <- VAR 0x555ee01419a0 <e30784> {q7} @dt=0x555edfee2810@(G/w32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee009e0c0 <e30836> {q33} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 [LV] => VAR 0x555ee014e620 <e30795> {q21} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x555ee0153ec0 <e13504> {q34}
    1:2:2:1:2:1: CONST 0x555ee01537b0 <e30838> {q34} @dt=0x555edff3e370@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x555ee0153e00 <e30841> {q34} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee009e1e0 <e30839> {q34} @dt=0x555edfee2810@(G/w32)  ALU_output_memory [RV] <- VAR 0x555ee0142c60 <e30785> {q8} @dt=0x555edfee2810@(G/w32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0138df0 <e30840> {q34} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 [LV] => VAR 0x555ee014e620 <e30795> {q21} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x555ee01547a0 <e13517> {q35}
    1:2:2:1:2:1: CONST 0x555ee0154090 <e30842> {q35} @dt=0x555edff3e370@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x555ee01546e0 <e30845> {q35} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee0138f10 <e30843> {q35} @dt=0x555edfee2810@(G/w32)  HI_result_writeback [RV] <- VAR 0x555ee01489a0 <e30790> {q13} @dt=0x555edfee2810@(G/w32)  HI_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0139030 <e30844> {q35} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 [LV] => VAR 0x555ee014e620 <e30795> {q21} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x555ee0155080 <e13530> {q36}
    1:2:2:1:2:1: CONST 0x555ee0154970 <e30846> {q36} @dt=0x555edff3e370@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x555ee0154fc0 <e30849> {q36} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee0139150 <e30847> {q36} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x555ee01476e0 <e30789> {q12} @dt=0x555edfee2810@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee0139270 <e30848> {q36} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 [LV] => VAR 0x555ee014e620 <e30795> {q21} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x555ee01557f0 <e13542> {q37}
    1:2:2:1:2:2: ASSIGN 0x555ee0155730 <e30861> {q37} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: CONST 0x555ee01fada0 <e30859> {q37} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:2:2: VARREF 0x555ee011de50 <e30860> {q37} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 [LV] => VAR 0x555ee014e620 <e30795> {q21} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 VAR
    1:2:2:1: CASE 0x555ee0155b60 <e13597> {q39}
    1:2:2:1:1: VARREF 0x555ee011df70 <e30862> {q39} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute [RV] <- VAR 0x555ee013d0e0 <e30780> {q2} @dt=0x555edfeeff30@(G/w2)  ALU_src_B_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0156450 <e13558> {q40}
    1:2:2:1:2:1: CONST 0x555ee0155d40 <e30863> {q40} @dt=0x555edfeeff30@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x555ee0156390 <e30866> {q40} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee011e090 <e30864> {q40} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 [RV] <- VAR 0x555ee014e620 <e30795> {q21} @dt=0x555edfee2810@(G/w32)  src_mux_input_0 VAR
    1:2:2:1:2:2:2: VARREF 0x555ee011e1b0 <e30865> {q40} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute [LV] => VAR 0x555ee014d460 <e30794> {q18} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0156d70 <e13571> {q41}
    1:2:2:1:2:1: CONST 0x555ee0156620 <e30867> {q41} @dt=0x555edfeeff30@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x555ee0156cb0 <e30870> {q41} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555ee011e2d0 <e30868> {q41} @dt=0x555edfee2810@(G/w32)  sign_imm_execute [RV] <- VAR 0x555ee0149c60 <e30791> {q14} @dt=0x555edfee2810@(G/w32)  sign_imm_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555ee011e3f0 <e30869> {q41} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute [LV] => VAR 0x555ee014d460 <e30794> {q18} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee01576b0 <e13584> {q42}
    1:2:2:1:2:1: CONST 0x555ee0156f40 <e30871> {q42} @dt=0x555edfeeff30@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x555ee01575f0 <e30874> {q42} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x555edffca050 <e30872> {q42} @dt=0x555edfee2810@(G/w32)  program_counter_plus_eight_execute [RV] <- VAR 0x555ee014aec0 <e30792> {q15} @dt=0x555edfee2810@(G/w32)  program_counter_plus_eight_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x555edffca170 <e30873> {q42} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute [LV] => VAR 0x555ee014d460 <e30794> {q18} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x555ee0157e60 <e13596> {q43}
    1:2:2:1:2:2: ASSIGN 0x555ee0157da0 <e30886> {q43} @dt=0x555edfee2810@(G/w32)
    1:2:2:1:2:2:1: CONST 0x555ee01faff0 <e30884> {q43} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    1:2:2:1:2:2:2: VARREF 0x555edffca290 <e30885> {q43} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute [LV] => VAR 0x555ee014d460 <e30794> {q18} @dt=0x555edfee2810@(G/w32)  src_B_ALU_execute OUTPUT PORT
    3: TYPETABLE 0x555edfeaa5f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x555ee0205260 <e31983#> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555edfebea00 <e25746> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555ee0205260 <e31983#> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555edfeeff30 <e25870> {c43} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x555edff3e370 <e26807> {c161} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x555edff48f80 <e2479> {c205} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x555ee01ee870 <e27011> {c266} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x555edfefa4d0 <e25997> {c64} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x555ee01b7880 <e20840> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x555edfef29d0 <e25892> {c47} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x555ee01e8cc0 <e25650> {e69} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x555edff026f0 <e26272> {c72} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x555edff045a0 <e26326> {c74} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
		detailed  ->  BASICDTYPE 0x555edff48b30 <e2474> {c205} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x555ee01ef980 <e27177> {c365} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
		detailed  ->  BASICDTYPE 0x555edffbe0f0 <e4870> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x555edfee2810 <e25755> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555ee01f0ae0 <e28100> {c205} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555edff97380 <e24693> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x555ee01e53e0 <e25241> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555edfed4050 <e34> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee2590 <e39> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfef2310 <e462> {c47} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff01540 <e824> {c71} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff3dc80 <e2263> {c161} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff488c0 <e2467> {c205} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff48b30 <e2474> {c205} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x555edff48f80 <e2479> {c205} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x555edff491b0 <e2486> {c205} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff4a380 <e2514> {c209} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff55670 <e2753> {c266} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff64b80 <e3010> {c330} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff6ccb0 <e3144> {c365} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edff84060 <e3514> {c462} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffa4400 <e4184> {e31} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edffa4a20 <e4197> {e31} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555edffa5190 <e4209> {e33} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edffbe0f0 <e4870> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x555ee0070620 <e8811> {h37} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555edfec3810 <e19175> {i3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555ee01965b0 <e19183> {j3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555ee013cbe0 <e19296> {q2} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555ee013dca0 <e19304> {q3} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555ee013ef60 <e19312> {q4} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555ee0140200 <e19320> {q6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01414a0 <e19328> {q7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0142760 <e19336> {q8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0143a20 <e19344> {q9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0144ce0 <e19352> {q10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0145f40 <e19360> {q11} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01471e0 <e19368> {q12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01484a0 <e19376> {q13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0149760 <e19384> {q14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee014a9c0 <e19392> {q15} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee014bca0 <e19400> {q17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee014cf60 <e19408> {q18} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee014e120 <e19416> {q21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01aa940 <e19443> {q29} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0122020 <e19495> {p3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0122440 <e19498> {p4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0122860 <e19501> {p7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0122c80 <e19504> {p8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01230d0 <e19507> {p9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01236e0 <e19510> {p10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0123d30 <e19513> {p12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0124340 <e19516> {p13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0124950 <e19519> {p14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0124f60 <e19522> {p15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0125e40 <e19525> {p18} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0127130 <e19533> {p19} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0128420 <e19541> {p20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0129710 <e19549> {p21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee012aa00 <e19557> {p22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee012baf0 <e19565> {p24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee012ce10 <e19573> {p25} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee012e110 <e19581> {p26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee012f400 <e19589> {p27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01306f0 <e19597> {p28} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01128f0 <e19738> {o3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0112d90 <e19741> {o4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01132b0 <e19744> {o5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01137d0 <e19747> {o6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01145f0 <e19750> {o8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0115880 <e19758> {o9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0116bb0 <e19766> {o11} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0117ee0 <e19774> {o12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00f2300 <e19817> {n3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f2720 <e19820> {n4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f2b80 <e19823> {n7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f2fe0 <e19826> {n8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f3440 <e19829> {n9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f38a0 <e19832> {n10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f3cc0 <e19835> {n11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f42a0 <e19838> {n12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f4870 <e19841> {n13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f4e80 <e19844> {n15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f54a0 <e19847> {n16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f5a60 <e19850> {n17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f6080 <e19853> {n18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f6690 <e19856> {n19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f6c70 <e19859> {n20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f7260 <e19862> {n21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00f8170 <e19865> {n24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00f9460 <e19873> {n25} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00fa750 <e19881> {n26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00fba40 <e19889> {n27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00fcd30 <e19897> {n28} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00fe050 <e19905> {n29} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00ff390 <e19913> {n31} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0100680 <e19921> {n32} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0101970 <e19929> {n33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0102c60 <e19937> {n34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0103f50 <e19945> {n35} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee01052b0 <e19953> {n36} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00bac50 <e20153> {m3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bb2d0 <e20156> {m4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bb6f0 <e20159> {m5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bbb10 <e20162> {m8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bbf30 <e20165> {m9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bc350 <e20168> {m10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bd190 <e20171> {m11} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555ee00be3f0 <e20179> {m12} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555ee00bed30 <e20187> {m13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00bf250 <e20190> {m14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c00d0 <e20193> {m15} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555ee00c0a50 <e20201> {m16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c0fb0 <e20204> {m17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c1550 <e20207> {m18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c1b30 <e20210> {m20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c2090 <e20213> {m21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c25f0 <e20216> {m22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c3490 <e20219> {m23} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555ee00c4720 <e20227> {m24} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555ee00c5150 <e20235> {m25} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c5760 <e20238> {m26} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c6640 <e20241> {m27} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555ee00c7080 <e20249> {m28} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c7680 <e20252> {m29} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c7c50 <e20255> {m30} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00c8870 <e20258> {m32} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00c9ac0 <e20266> {m33} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00cad30 <e20274> {m34} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00cbfa0 <e20282> {m35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00cd250 <e20290> {m37} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00ce4c0 <e20298> {m38} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00cf730 <e20306> {m39} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00d0a30 <e20314> {m40} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d1cd0 <e20322> {m43} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d2f40 <e20330> {m44} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d4240 <e20338> {m45} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d55a0 <e20346> {m46} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d6850 <e20354> {m48} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d7ac0 <e20362> {m49} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00d8dc0 <e20370> {m50} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00da160 <e20378> {m51} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a0aa0 <e20638> {l3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00a0fc0 <e20641> {l4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00a14e0 <e20644> {l5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00a18a0 <e20647> {l5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00a1c60 <e20650> {l5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00a2a00 <e20653> {l6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00a31e0 <e20661> {l6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00a39c0 <e20669> {l6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00a4c00 <e20677> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a53e0 <e20685> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a5bc0 <e20693> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a6e00 <e20701> {l8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a7560 <e20709> {l8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a87d0 <e20717> {l9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00a8fe0 <e20725> {l9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00aa250 <e20733> {l10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x555ee00ac1e0 <e20750> {l13} @dt=this@(w32)u[31:0] refdt=0x555edfee2810(G/w32) [31:0]
    3:1:2: RANGE 0x555ee00abbe0 <e10035> {l13}
    3:1:2:2: CONST 0x555ee01f73d0 <e30132> {l13} @dt=0x555ee01f0ae0@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x555ee01f7620 <e30142> {l13} @dt=0x555ee01f0ae0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x555ee00abce0 <e20744> {l13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00acf10 <e20752> {l14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee00ad640 <e20760> {l14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01b7380 <e20786> {l19} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee01b7880 <e20840> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00afdf0 <e20855> {l28} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00970a0 <e20903> {k2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0097dc0 <e20906> {k3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0098700 <e20914> {k4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0098c20 <e20917> {k5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0099140 <e20920> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0099fa0 <e20923> {k7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0196980 <e20948> {j6} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555ee0197000 <e20956> {j7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0197860 <e20993> {j8} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee01980c0 <e21030> {j9} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0198920 <e21067> {j10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0199180 <e21104> {j12} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edfee0800 <e21158> {i6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfee0a60 <e21161> {i7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff2cdc0 <e21198> {i8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0195430 <e21235> {i10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee005e560 <e21283> {h2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee005efb0 <e21286> {h3} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee005fff0 <e21294> {h4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0061230 <e21302> {h5} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0062470 <e21310> {h6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee00636f0 <e21318> {h7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0064070 <e21326> {h8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00645d0 <e21329> {h9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0065370 <e21332> {h10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0065cf0 <e21340> {h11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0066250 <e21343> {h12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00670e0 <e21346> {h13} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee0067b10 <e21354> {h14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0068120 <e21357> {h15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0068770 <e21360> {h16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0068d80 <e21363> {h17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0069390 <e21366> {h18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee00699a0 <e21369> {h19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee0069f60 <e21372> {h20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006a500 <e21375> {h22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006aa50 <e21378> {h23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006b030 <e21381> {h24} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006b640 <e21384> {h25} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006bc30 <e21387> {h26} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006cb20 <e21390> {h27} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555ee006de50 <e21398> {h28} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555ee006e750 <e21406> {h31} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee006eb80 <e21409> {h32} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01bae90 <e21426> {h40} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0049840 <e21610> {g3} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555ee004aa00 <e21618> {g4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555ee004bc40 <e21626> {g5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee004ce80 <e21634> {g6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee004d7c0 <e21642> {g7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffd5700 <e21849> {f3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edffd8e20 <e21857> {f5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffdc020 <e21860> {f6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffdc440 <e21863> {f7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffdce70 <e21866> {f8} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edffddcf0 <e21874> {f9} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edffde4b0 <e21882> {f10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffdf0b0 <e21885> {f11} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edffdf9f0 <e21893> {f12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffdff10 <e21896> {f13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffe0490 <e21899> {f14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffe0a30 <e21902> {f15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffe0f90 <e21905> {f16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edffe1990 <e21908> {f19} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edffe27b0 <e21916> {f20} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edffe3750 <e21924> {f21} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555ee01be590 <e21941> {f24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff8f5e0 <e24637> {e4} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edff906e0 <e24645> {e5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff91920 <e24653> {e6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff92ba0 <e24661> {e8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff93de0 <e24669> {e9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff95080 <e24677> {e10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff96200 <e24685> {e14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff97380 <e24693> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555edff98500 <e24701> {e16} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555edff99680 <e24709> {e17} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555edff9a800 <e24717> {e18} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555edff9b980 <e24725> {e19} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555ee01e1000 <e24788> {e22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01e1810 <e24831> {e22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee01e53e0 <e25241> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x555ee01e8cc0 <e25650> {e69} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edff86200 <e25712> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff869e0 <e25720> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff87c20 <e25728> {d4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfebea00 <e25746> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555edfed0fd0 <e25749> {c8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfed2d60 <e25752> {c9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfee2810 <e25755> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee2fd0 <e25763> {c13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfee3ab0 <e25766> {c16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee4930 <e25774> {c17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee5870 <e25782> {c20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee60b0 <e25790> {c21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfee64d0 <e25793> {c22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfee70b0 <e25796> {c23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee80b0 <e25804> {c24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfee8810 <e25812> {c27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfee9370 <e25815> {c31} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfeea4f0 <e25823> {c32} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfeeb610 <e25831> {c33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfeec790 <e25839> {c34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfeed8b0 <e25847> {c35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfeee0d0 <e25855> {c36} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfeee510 <e25858> {c39} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfeee970 <e25861> {c40} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfeeed70 <e25864> {c41} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfeef1d0 <e25867> {c42} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfeeff30 <e25870> {c43} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edfef1050 <e25878> {c44} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edfef1870 <e25886> {c45} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef1c70 <e25889> {c46} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef29d0 <e25892> {c47} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edfef31f0 <e25900> {c48} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef35f0 <e25903> {c49} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef3a50 <e25906> {c50} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef3eb0 <e25909> {c51} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef42b0 <e25912> {c52} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef46b0 <e25915> {c53} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edfef53f0 <e25918> {c58} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfef6570 <e25926> {c59} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfef7690 <e25934> {c60} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edfef87b0 <e25942> {c62} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edfefa4d0 <e25997> {c64} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edfefab50 <e26005> {c64} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edfefd530 <e26107> {c67} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edfefdc30 <e26115> {c67} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff00840 <e26217> {c70} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff026f0 <e26272> {c72} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x555ee01ecd40 <e26298> {c73} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x555edff045a0 <e26326> {c74} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x555ee01ed550 <e26352> {c75} @dt=this@(w26)  logic kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x555edff064e0 <e26380> {c77} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff076c0 <e26388> {c78} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff08870 <e26396> {c79} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff09a50 <e26404> {c80} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff0ac30 <e26412> {c81} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff0bd80 <e26420> {c82} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff0ced0 <e26428> {c83} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff0e020 <e26436> {c84} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff0f170 <e26444> {c85} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff102c0 <e26452> {c86} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff114a0 <e26460> {c87} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff126c0 <e26468> {c90} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edff12fa0 <e26476> {c91} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff13430 <e26479> {c92} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff141c0 <e26482> {c93} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff15370 <e26490> {c94} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555edff16520 <e26498> {c95} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x555edff16e00 <e26506> {c96} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff172c0 <e26509> {c97} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff17750 <e26512> {c98} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff17c90 <e26515> {c99} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff18120 <e26518> {c100} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff185b0 <e26521> {c101} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff19320 <e26524> {c104} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff1a470 <e26532> {c105} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff1b620 <e26540> {c106} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff1c7d0 <e26548> {c107} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff1d980 <e26556> {c108} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff1eb30 <e26564> {c109} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff1fce0 <e26572> {c110} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff20e90 <e26580> {c111} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff21fe0 <e26588> {c112} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff23130 <e26596> {c113} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff24280 <e26604> {c114} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff25430 <e26612> {c115} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff265e0 <e26620> {c116} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff277c0 <e26628> {c117} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff289d0 <e26636> {c118} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff292c0 <e26644> {c121} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2a050 <e26647> {c122} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff2a930 <e26655> {c123} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2adc0 <e26658> {c124} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2b280 <e26661> {c125} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2b740 <e26664> {c126} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2bbd0 <e26667> {c127} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2c090 <e26670> {c128} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2c550 <e26673> {c129} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff2d320 <e26676> {c132} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff2e4d0 <e26684> {c133} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff2f680 <e26692> {c134} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff30830 <e26700> {c135} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff319e0 <e26708> {c136} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff32bc0 <e26716> {c137} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff33da0 <e26724> {c138} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff346c0 <e26732> {c142} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff34b80 <e26735> {c143} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff35040 <e26738> {c144} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff35500 <e26741> {c145} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff36300 <e26744> {c148} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555edff374b0 <e26752> {c149} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff38660 <e26760> {c150} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff39810 <e26768> {c151} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff3a9c0 <e26776> {c152} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff3bb70 <e26784> {c153} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555edff3c400 <e26792> {c156} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff3c830 <e26795> {c157} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff3ccc0 <e26798> {c158} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff3d150 <e26801> {c159} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff3d5e0 <e26804> {c160} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555edff3e370 <e26807> {c161} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555edff3f520 <e26815> {c162} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x555edff3fe00 <e26823> {c163} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555ee01ee870 <e27011> {c266} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x555ee01ef980 <e27177> {c365} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
    3:1: BASICDTYPE 0x555ee01f0ae0 <e28100> {c205} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555ee0205260 <e31983#> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
