/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [21:0] _00_;
  reg [17:0] _01_;
  reg [2:0] _02_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [21:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [30:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [20:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_0z ? celloutsig_1_7z[6] : celloutsig_1_16z;
  assign celloutsig_1_19z = ~celloutsig_1_10z[2];
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_1_16z = ~celloutsig_1_1z[0];
  assign celloutsig_1_6z = celloutsig_1_16z ^ in_data[135];
  assign celloutsig_0_15z = { celloutsig_0_4z[23:6], celloutsig_0_13z, celloutsig_0_14z } + { celloutsig_0_5z[10:0], _00_[10:6], celloutsig_0_6z, _00_[10:6] };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 18'h00000;
    else _01_ <= in_data[41:24];
  reg [4:0] _10_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 5'h00;
    else _10_ <= _01_[15:11];
  assign _00_[10:6] = _10_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_1_1z[1:0], celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[52:23], celloutsig_0_0z } & { in_data[26:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[55:38] >= in_data[90:73];
  assign celloutsig_0_2z = { in_data[28:26], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } && { in_data[91:87], celloutsig_0_1z };
  assign celloutsig_1_9z = celloutsig_1_8z[3:0] && celloutsig_1_7z[10:7];
  assign celloutsig_0_3z = ! in_data[87:80];
  assign celloutsig_0_5z = celloutsig_0_4z[15:2] % { 1'h1, in_data[48:38], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[142:141] };
  assign celloutsig_1_5z = { _02_, celloutsig_1_0z } % { 1'h1, _02_[1:0], in_data[96] };
  assign celloutsig_1_7z = in_data[127:116] % { 1'h1, in_data[150:144], celloutsig_1_0z, _02_ };
  assign celloutsig_1_10z = celloutsig_1_9z ? { celloutsig_1_5z[3:2], 1'h1, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z } : { celloutsig_1_8z[8:7], _02_, celloutsig_1_0z };
  assign celloutsig_0_11z = ~ { _01_[10:3], celloutsig_0_3z, _00_[10:6] };
  assign celloutsig_0_6z = & { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_2z = | in_data[114:111];
  assign celloutsig_0_13z = | celloutsig_0_11z[12:8];
  assign celloutsig_1_18z = ^ { in_data[152:150], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_15z };
  assign celloutsig_1_0z = ^ in_data[151:147];
  assign celloutsig_0_14z = celloutsig_0_5z[5:3] << _01_[9:7];
  assign celloutsig_1_8z = { celloutsig_1_5z[0], celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_7z } << in_data[139:119];
  assign { _00_[21:11], _00_[5:0] } = { celloutsig_0_5z[10:0], celloutsig_0_6z, _00_[10:6] };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
