LRUptrsStruct

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000008                       # Number of seconds simulated
sim_ticks                                     8074000                       # Number of ticks simulated
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                        7120                       # Number of instructions simulated
sim_ops                                         14005                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements               396                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data         2492                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data          412                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data         2904                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.141873                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements               492                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst         8756                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst          508                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst         9264                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.054836                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                      1396                       # number of replacements
system.l2.overall_hits::total                      93                       # number of overall hits
system.l2.overall_misses::total                   827                       # number of overall misses
system.l2.overall_accesses::total                 920                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.898913                       # miss rate for overall accesses
