#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5629e3d21730 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x5629e3d4c190_0 .var "clk", 0 0;
v0x5629e3d4c250_0 .net "instr_opcode", 5 0, L_0x5629e3d4cbe0;  1 drivers
v0x5629e3d4c310_0 .var/i "passedTests", 31 0;
v0x5629e3d4c3d0_0 .net "prog_count", 31 0, L_0x5629e3d14f70;  1 drivers
v0x5629e3d4c490_0 .net "reg1_addr", 4 0, L_0x5629e3d4ccf0;  1 drivers
o0x7f2e1d353058 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5629e3d4c5d0_0 .net "reg1_data", 31 0, o0x7f2e1d353058;  0 drivers
v0x5629e3d4c690_0 .net "reg2_addr", 4 0, L_0x5629e3d4cd90;  1 drivers
o0x7f2e1d353088 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5629e3d4c780_0 .net "reg2_data", 31 0, o0x7f2e1d353088;  0 drivers
v0x5629e3d4c840_0 .var "rst", 0 0;
v0x5629e3d4c970_0 .var/i "totalTests", 31 0;
v0x5629e3d4ca30_0 .net "write_reg_addr", 4 0, L_0x5629e3d4cec0;  1 drivers
o0x7f2e1d3531a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5629e3d4caf0_0 .net "write_reg_data", 31 0, o0x7f2e1d3531a8;  0 drivers
E_0x5629e3cf2260 .event negedge, v0x5629e3d442f0_0;
S_0x5629e3d18a70 .scope module, "uut" "processor" 2 42, 3 18 0, S_0x5629e3d21730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "prog_count";
    .port_info 3 /OUTPUT 6 "instr_opcode";
    .port_info 4 /OUTPUT 5 "reg1_addr";
    .port_info 5 /OUTPUT 32 "reg1_data";
    .port_info 6 /OUTPUT 5 "reg2_addr";
    .port_info 7 /OUTPUT 32 "reg2_data";
    .port_info 8 /OUTPUT 5 "write_reg_addr";
    .port_info 9 /OUTPUT 32 "write_reg_data";
P_0x5629e3d1d4f0 .param/str "MEM_FILE" 0 3 18, "individualInstructions.coe";
P_0x5629e3d1d530 .param/l "WORD_SIZE" 0 3 18, +C4<00000000000000000000000000100000>;
L_0x5629e3d14f70 .functor BUFZ 32, v0x5629e3d44c80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5629e3d60a20 .functor AND 1, v0x5629e3d42f10_0, v0x5629e3d150a0_0, C4<1>, C4<1>;
v0x5629e3d49330_0 .net *"_ivl_103", 15 0, L_0x5629e3d5fde0;  1 drivers
v0x5629e3d49430_0 .net *"_ivl_104", 15 0, L_0x5629e3d60060;  1 drivers
v0x5629e3d49510_0 .net *"_ivl_106", 13 0, L_0x5629e3d5ff70;  1 drivers
L_0x7f2e1d308450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5629e3d495d0_0 .net *"_ivl_108", 1 0, L_0x7f2e1d308450;  1 drivers
v0x5629e3d496b0_0 .net *"_ivl_11", 15 0, L_0x5629e3d4cf90;  1 drivers
L_0x7f2e1d3084e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5629e3d497e0_0 .net *"_ivl_117", 30 0, L_0x7f2e1d3084e0;  1 drivers
L_0x7f2e1d308528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5629e3d498c0_0 .net *"_ivl_122", 30 0, L_0x7f2e1d308528;  1 drivers
L_0x7f2e1d308570 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5629e3d499a0_0 .net *"_ivl_131", 30 0, L_0x7f2e1d308570;  1 drivers
L_0x7f2e1d3085b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5629e3d49a80_0 .net *"_ivl_136", 30 0, L_0x7f2e1d3085b8;  1 drivers
L_0x7f2e1d308180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5629e3d49b60_0 .net *"_ivl_27", 3 0, L_0x7f2e1d308180;  1 drivers
L_0x7f2e1d3081c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5629e3d49c40_0 .net *"_ivl_41", 26 0, L_0x7f2e1d3081c8;  1 drivers
L_0x7f2e1d308210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5629e3d49d20_0 .net *"_ivl_46", 26 0, L_0x7f2e1d308210;  1 drivers
L_0x7f2e1d308258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5629e3d49e00_0 .net *"_ivl_53", 0 0, L_0x7f2e1d308258;  1 drivers
v0x5629e3d49ee0_0 .net *"_ivl_65", 15 0, L_0x5629e3d5ed00;  1 drivers
L_0x7f2e1d3082a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5629e3d49fc0_0 .net *"_ivl_69", 15 0, L_0x7f2e1d3082a0;  1 drivers
L_0x7f2e1d3082e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5629e3d4a0a0_0 .net *"_ivl_76", 2 0, L_0x7f2e1d3082e8;  1 drivers
L_0x7f2e1d308330 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5629e3d4a180_0 .net *"_ivl_86", 30 0, L_0x7f2e1d308330;  1 drivers
L_0x7f2e1d3083c0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x5629e3d4a260_0 .net *"_ivl_93", 6 0, L_0x7f2e1d3083c0;  1 drivers
L_0x7f2e1d308408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5629e3d4a340_0 .net *"_ivl_98", 30 0, L_0x7f2e1d308408;  1 drivers
v0x5629e3d4a420_0 .net "aluctrloutalu", 0 0, L_0x5629e3d5eac0;  1 drivers
v0x5629e3d4a4e0_0 .net "alumuxout", 0 0, L_0x5629e3d5eb60;  1 drivers
v0x5629e3d4a5a0_0 .net "aluopaluctrl", 0 0, L_0x5629e3d5d850;  1 drivers
v0x5629e3d4a660_0 .net "aluout", 0 0, L_0x5629e3d5f350;  1 drivers
v0x5629e3d4a720_0 .net "alusrcmux", 0 0, v0x5629e3d42e50_0;  1 drivers
v0x5629e3d4a7c0_0 .net "branchandmux", 0 0, v0x5629e3d42f10_0;  1 drivers
v0x5629e3d4a860_0 .net "clk", 0 0, v0x5629e3d4c190_0;  1 drivers
v0x5629e3d4a900_0 .net "datamemmuxchan2", 0 0, L_0x5629e3d5fcf0;  1 drivers
v0x5629e3d4a9a0_0 .net "instr_extend", 0 0, L_0x5629e3d4d030;  1 drivers
v0x5629e3d4aa60_0 .net "instr_opcode", 5 0, L_0x5629e3d4cbe0;  alias, 1 drivers
v0x5629e3d4ab20_0 .net "instruction_out", 31 0, L_0x5629e3d0de50;  1 drivers
v0x5629e3d4abf0_0 .net "memreaddatamem", 0 0, v0x5629e3d43090_0;  1 drivers
v0x5629e3d4acc0_0 .net "memtoregmux", 0 0, v0x5629e3d431a0_0;  1 drivers
v0x5629e3d4ad90_0 .net "memwritedatamem", 0 0, v0x5629e3d43260_0;  1 drivers
v0x5629e3d4b090_0 .net "pc_in", 31 0, L_0x5629e3d60b80;  1 drivers
v0x5629e3d4b180_0 .net "pc_out", 31 0, v0x5629e3d44c80_0;  1 drivers
v0x5629e3d4b270_0 .net "pcadderout", 0 0, L_0x5629e3d5d170;  1 drivers
v0x5629e3d4b310_0 .net "prog_count", 31 0, L_0x5629e3d14f70;  alias, 1 drivers
v0x5629e3d4b3f0_0 .net "reg1_addr", 4 0, L_0x5629e3d4ccf0;  alias, 1 drivers
v0x5629e3d4b4b0_0 .net "reg1_data", 31 0, o0x7f2e1d353058;  alias, 0 drivers
v0x5629e3d4b570_0 .net "reg2_addr", 4 0, L_0x5629e3d4cd90;  alias, 1 drivers
v0x5629e3d4b630_0 .net "reg2_data", 31 0, o0x7f2e1d353088;  alias, 0 drivers
v0x5629e3d4b6f0_0 .net "regdata1", 0 0, L_0x5629e3d5e030;  1 drivers
v0x5629e3d4b7b0_0 .net "regdata2", 0 0, L_0x5629e3d5e120;  1 drivers
v0x5629e3d4b870_0 .net "regdstselectin", 0 0, v0x5629e3d43320_0;  1 drivers
v0x5629e3d4b960_0 .net "regwriteregwrite", 0 0, v0x5629e3d433e0_0;  1 drivers
v0x5629e3d4ba50_0 .net "rst", 0 0, v0x5629e3d4c840_0;  1 drivers
v0x5629e3d4baf0_0 .net "shiftleft2", 0 0, L_0x5629e3d602a0;  1 drivers
v0x5629e3d4bbb0_0 .net "step5muxand", 0 0, L_0x5629e3d60a20;  1 drivers
v0x5629e3d4bc50_0 .net "step5muxchan2", 0 0, L_0x5629e3d60830;  1 drivers
v0x5629e3d4bcf0_0 .net "write_reg_addr", 4 0, L_0x5629e3d4cec0;  alias, 1 drivers
v0x5629e3d4bdd0_0 .net "write_reg_data", 31 0, o0x7f2e1d3531a8;  alias, 0 drivers
v0x5629e3d4beb0_0 .net "writeregmuxout", 0 0, L_0x5629e3d5e680;  1 drivers
v0x5629e3d4bf70_0 .net "zero", 0 0, v0x5629e3d150a0_0;  1 drivers
L_0x5629e3d4cbe0 .part L_0x5629e3d0de50, 26, 6;
L_0x5629e3d4ccf0 .part L_0x5629e3d0de50, 21, 5;
L_0x5629e3d4cd90 .part L_0x5629e3d0de50, 16, 5;
L_0x5629e3d4cec0 .part L_0x5629e3d0de50, 11, 5;
L_0x5629e3d4cf90 .part L_0x5629e3d0de50, 0, 16;
L_0x5629e3d4d030 .part L_0x5629e3d4cf90, 0, 1;
L_0x5629e3d5d170 .part v0x5629e3d48720_0, 0, 1;
L_0x5629e3d5d680 .part v0x5629e3d44c80_0, 0, 8;
L_0x5629e3d5d850 .part v0x5629e3d42d70_0, 0, 1;
L_0x5629e3d5df00 .concat [ 1 4 0 0], L_0x5629e3d5e680, L_0x7f2e1d308180;
L_0x5629e3d5e030 .part L_0x5629e3d2bc20, 0, 1;
L_0x5629e3d5e120 .part L_0x5629e3d5de40, 0, 1;
L_0x5629e3d5e380 .concat [ 5 27 0 0], L_0x5629e3d4cd90, L_0x7f2e1d3081c8;
L_0x5629e3d5e4c0 .concat [ 5 27 0 0], L_0x5629e3d4cec0, L_0x7f2e1d308210;
L_0x5629e3d5e680 .part L_0x5629e3d5e280, 0, 1;
L_0x5629e3d5e7c0 .concat [ 1 1 0 0], L_0x5629e3d5d850, L_0x7f2e1d308258;
L_0x5629e3d5ea20 .part L_0x5629e3d0de50, 0, 6;
L_0x5629e3d5eac0 .part v0x5629e3d42a50_0, 0, 1;
L_0x5629e3d5ed00 .part L_0x5629e3d0de50, 0, 16;
L_0x5629e3d5edd0 .concat [ 16 16 0 0], L_0x5629e3d5ed00, L_0x7f2e1d3082a0;
L_0x5629e3d5eb60 .part L_0x5629e3d5ec00, 0, 1;
L_0x5629e3d5f010 .concat [ 1 3 0 0], L_0x5629e3d5eac0, L_0x7f2e1d3082e8;
L_0x5629e3d5f210 .concat [ 1 31 0 0], L_0x5629e3d5eb60, L_0x7f2e1d308330;
L_0x5629e3d5f350 .part v0x5629e3d0f050_0, 0, 1;
L_0x5629e3d5f940 .concat [ 1 7 0 0], L_0x5629e3d5f350, L_0x7f2e1d3083c0;
L_0x5629e3d5fad0 .concat [ 1 31 0 0], L_0x5629e3d5e120, L_0x7f2e1d308408;
L_0x5629e3d5fcf0 .part L_0x5629e3d5f880, 0, 1;
L_0x5629e3d5fde0 .part L_0x5629e3d0de50, 0, 16;
L_0x5629e3d5ff70 .part L_0x5629e3d5fde0, 0, 14;
L_0x5629e3d60060 .concat [ 2 14 0 0], L_0x7f2e1d308450, L_0x5629e3d5ff70;
L_0x5629e3d602a0 .part L_0x5629e3d60060, 0, 1;
L_0x5629e3d604a0 .concat [ 1 31 0 0], L_0x5629e3d5d170, L_0x7f2e1d3084e0;
L_0x5629e3d606f0 .concat [ 1 31 0 0], L_0x5629e3d602a0, L_0x7f2e1d308528;
L_0x5629e3d60830 .part v0x5629e3d47720_0, 0, 1;
L_0x5629e3d60c20 .concat [ 1 31 0 0], L_0x5629e3d5d170, L_0x7f2e1d308570;
L_0x5629e3d60d60 .concat [ 1 31 0 0], L_0x5629e3d60830, L_0x7f2e1d3085b8;
S_0x5629e3d19eb0 .scope module, "ALU" "alu" 3 131, 4 29 0, S_0x5629e3d18a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
v0x5629e3d14560_0 .net "alu_control_in", 3 0, L_0x5629e3d5f010;  1 drivers
v0x5629e3d0f050_0 .var "alu_result_out", 31 0;
L_0x7f2e1d3086d8 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x5629e3d1ea10_0 .net "channel_a_in", 31 0, L_0x7f2e1d3086d8;  1 drivers
v0x5629e3d1d450_0 .net "channel_b_in", 31 0, L_0x5629e3d5f210;  1 drivers
v0x5629e3d19c50_0 .var "temp", 31 0;
v0x5629e3d150a0_0 .var "zero_out", 0 0;
E_0x5629e3cf2430 .event edge, v0x5629e3d14560_0, v0x5629e3d1ea10_0, v0x5629e3d1d450_0, v0x5629e3d19c50_0;
S_0x5629e3d1a930 .scope module, "ALUControl" "alu_control" 3 120, 5 27 0, S_0x5629e3d18a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "instruction_5_0";
    .port_info 2 /OUTPUT 4 "alu_out";
v0x5629e3d0dee0_0 .net "alu_op", 1 0, L_0x5629e3d5e7c0;  1 drivers
v0x5629e3d42a50_0 .var "alu_out", 3 0;
v0x5629e3d42b30_0 .net "instruction_5_0", 5 0, L_0x5629e3d5ea20;  1 drivers
E_0x5629e3cf2c20 .event edge, v0x5629e3d0dee0_0, v0x5629e3d42b30_0;
S_0x5629e3d1cef0 .scope module, "Control" "control_unit" 3 91, 6 27 0, S_0x5629e3d18a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x5629e3d42d70_0 .var "alu_op", 1 0;
v0x5629e3d42e50_0 .var "alu_src", 0 0;
v0x5629e3d42f10_0 .var "branch", 0 0;
v0x5629e3d42fb0_0 .net "instr_op", 5 0, L_0x5629e3d4cbe0;  alias, 1 drivers
v0x5629e3d43090_0 .var "mem_read", 0 0;
v0x5629e3d431a0_0 .var "mem_to_reg", 0 0;
v0x5629e3d43260_0 .var "mem_write", 0 0;
v0x5629e3d43320_0 .var "reg_dst", 0 0;
v0x5629e3d433e0_0 .var "reg_write", 0 0;
E_0x5629e3cbec70 .event edge, v0x5629e3d42fb0_0;
S_0x5629e3d1d6b0 .scope module, "DataMemory" "cpumemory" 3 139, 7 28 0, S_0x5629e3d18a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "instr_read_address";
    .port_info 3 /OUTPUT 32 "instr_instruction";
    .port_info 4 /INPUT 1 "data_mem_write";
    .port_info 5 /INPUT 8 "data_address";
    .port_info 6 /INPUT 32 "data_write_data";
    .port_info 7 /OUTPUT 32 "data_read_data";
P_0x5629e3d15140 .param/str "FILENAME" 0 7 28, "init.coe";
P_0x5629e3d15180 .param/l "WORD_SIZE" 0 7 28, +C4<00000000000000000000000000100000>;
L_0x5629e3d5e210 .functor BUFZ 32, L_0x5629e3d5f4c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5629e3d5f880 .functor BUFZ 32, L_0x5629e3d5f640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5629e3d437e0_0 .net *"_ivl_0", 31 0, L_0x5629e3d5f4c0;  1 drivers
v0x5629e3d438e0_0 .net *"_ivl_10", 9 0, L_0x5629e3d5f710;  1 drivers
L_0x7f2e1d308378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5629e3d439c0_0 .net *"_ivl_13", 1 0, L_0x7f2e1d308378;  1 drivers
L_0x7f2e1d308720 .functor BUFT 1, C4<00zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x5629e3d43a80_0 .net *"_ivl_2", 9 0, L_0x7f2e1d308720;  1 drivers
v0x5629e3d43b60_0 .net *"_ivl_8", 31 0, L_0x5629e3d5f640;  1 drivers
v0x5629e3d43c90 .array "buff", 0 255, 31 0;
v0x5629e3d43d50_0 .net "clk", 0 0, v0x5629e3d4c190_0;  alias, 1 drivers
v0x5629e3d43e10_0 .net "data_address", 7 0, L_0x5629e3d5f940;  1 drivers
v0x5629e3d43ef0_0 .net "data_mem_write", 0 0, v0x5629e3d43260_0;  alias, 1 drivers
v0x5629e3d43f90_0 .net "data_read_data", 31 0, L_0x5629e3d5f880;  1 drivers
v0x5629e3d44050_0 .net "data_write_data", 31 0, L_0x5629e3d5fad0;  1 drivers
v0x5629e3d44130_0 .net "instr_instruction", 31 0, L_0x5629e3d5e210;  1 drivers
o0x7f2e1d351888 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5629e3d44210_0 .net "instr_read_address", 7 0, o0x7f2e1d351888;  0 drivers
v0x5629e3d442f0_0 .net "rst", 0 0, v0x5629e3d4c840_0;  alias, 1 drivers
E_0x5629e3d2be80 .event posedge, v0x5629e3d43d50_0;
L_0x5629e3d5f4c0 .array/port v0x5629e3d43c90, L_0x7f2e1d308720;
L_0x5629e3d5f640 .array/port v0x5629e3d43c90, L_0x5629e3d5f710;
L_0x5629e3d5f710 .concat [ 8 2 0 0], L_0x5629e3d5f940, L_0x7f2e1d308378;
S_0x5629e3d1dde0 .scope module, "MuxAlu" "mux_2_1" 3 125, 8 25 0, S_0x5629e3d18a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x5629e3d44500 .param/l "WORD_SIZE" 0 8 28, +C4<00000000000000000000000000100000>;
v0x5629e3d445a0_0 .net "data_out", 31 0, L_0x5629e3d5ec00;  1 drivers
L_0x7f2e1d308690 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x5629e3d446a0_0 .net "datain1", 31 0, L_0x7f2e1d308690;  1 drivers
v0x5629e3d44780_0 .net "datain2", 31 0, L_0x5629e3d5edd0;  1 drivers
v0x5629e3d44840_0 .net "select_in", 0 0, v0x5629e3d42e50_0;  alias, 1 drivers
L_0x5629e3d5ec00 .functor MUXZ 32, L_0x7f2e1d308690, L_0x5629e3d5edd0, v0x5629e3d42e50_0, C4<>;
S_0x5629e3d20fc0 .scope module, "PC" "gen_register" 3 69, 9 25 0, S_0x5629e3d18a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x5629e3d449c0 .param/l "WORD_SIZE" 0 9 27, +C4<00000000000000000000000000100000>;
v0x5629e3d44ad0_0 .net "clk", 0 0, v0x5629e3d4c190_0;  alias, 1 drivers
v0x5629e3d44bc0_0 .net "data_in", 31 0, L_0x5629e3d60b80;  alias, 1 drivers
v0x5629e3d44c80_0 .var "data_out", 31 0;
v0x5629e3d44d70_0 .net "rst", 0 0, v0x5629e3d4c840_0;  alias, 1 drivers
v0x5629e3d44e40_0 .net "write_en", 0 0, v0x5629e3d4c190_0;  alias, 1 drivers
E_0x5629e3d2bf20 .event posedge, v0x5629e3d43d50_0, v0x5629e3d442f0_0;
S_0x5629e3d45000 .scope module, "RAM" "cpumemory" 3 79, 7 28 0, S_0x5629e3d18a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "instr_read_address";
    .port_info 3 /OUTPUT 32 "instr_instruction";
    .port_info 4 /INPUT 1 "data_mem_write";
    .port_info 5 /INPUT 8 "data_address";
    .port_info 6 /INPUT 32 "data_write_data";
    .port_info 7 /OUTPUT 32 "data_read_data";
P_0x5629e3d0ddc0 .param/str "FILENAME" 0 7 28, "init.coe";
P_0x5629e3d0de00 .param/l "WORD_SIZE" 0 7 28, +C4<00000000000000000000000000100000>;
L_0x5629e3d0de50 .functor BUFZ 32, L_0x5629e3d5d270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5629e3d2bbb0 .functor BUFZ 32, L_0x5629e3d5d530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5629e3d453c0_0 .net *"_ivl_0", 31 0, L_0x5629e3d5d270;  1 drivers
L_0x7f2e1d308600 .functor BUFT 1, C4<00zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x5629e3d454c0_0 .net *"_ivl_10", 9 0, L_0x7f2e1d308600;  1 drivers
v0x5629e3d455a0_0 .net *"_ivl_2", 9 0, L_0x5629e3d5d370;  1 drivers
L_0x7f2e1d3080a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5629e3d45660_0 .net *"_ivl_5", 1 0, L_0x7f2e1d3080a8;  1 drivers
v0x5629e3d45740_0 .net *"_ivl_8", 31 0, L_0x5629e3d5d530;  1 drivers
v0x5629e3d45870 .array "buff", 0 255, 31 0;
v0x5629e3d45930_0 .net "clk", 0 0, v0x5629e3d4c190_0;  alias, 1 drivers
o0x7f2e1d351df8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5629e3d459d0_0 .net "data_address", 7 0, o0x7f2e1d351df8;  0 drivers
o0x7f2e1d351e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5629e3d45ab0_0 .net "data_mem_write", 0 0, o0x7f2e1d351e28;  0 drivers
v0x5629e3d45b70_0 .net "data_read_data", 31 0, L_0x5629e3d2bbb0;  1 drivers
o0x7f2e1d351e88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5629e3d45c50_0 .net "data_write_data", 31 0, o0x7f2e1d351e88;  0 drivers
v0x5629e3d45d30_0 .net "instr_instruction", 31 0, L_0x5629e3d0de50;  alias, 1 drivers
v0x5629e3d45e10_0 .net "instr_read_address", 7 0, L_0x5629e3d5d680;  1 drivers
v0x5629e3d45ef0_0 .net "rst", 0 0, v0x5629e3d4c840_0;  alias, 1 drivers
L_0x5629e3d5d270 .array/port v0x5629e3d45870, L_0x5629e3d5d370;
L_0x5629e3d5d370 .concat [ 8 2 0 0], L_0x5629e3d5d680, L_0x7f2e1d3080a8;
L_0x5629e3d5d530 .array/port v0x5629e3d45870, L_0x7f2e1d308600;
S_0x5629e3d460e0 .scope module, "Registers" "cpu_registers" 3 102, 10 28 0, S_0x5629e3d18a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "read_register_1";
    .port_info 4 /INPUT 5 "read_register_2";
    .port_info 5 /INPUT 5 "write_register";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_0x5629e3d2bc20 .functor BUFZ 32, L_0x5629e3d5d8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5629e3d5de40 .functor BUFZ 32, L_0x5629e3d5db70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5629e3d463a0 .array "RFILE", 0 31, 31 0;
v0x5629e3d46480_0 .net *"_ivl_0", 31 0, L_0x5629e3d5d8f0;  1 drivers
v0x5629e3d46560_0 .net *"_ivl_10", 6 0, L_0x5629e3d5dc40;  1 drivers
L_0x7f2e1d308138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5629e3d46620_0 .net *"_ivl_13", 1 0, L_0x7f2e1d308138;  1 drivers
v0x5629e3d46700_0 .net *"_ivl_2", 6 0, L_0x5629e3d5d9f0;  1 drivers
L_0x7f2e1d3080f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5629e3d46830_0 .net *"_ivl_5", 1 0, L_0x7f2e1d3080f0;  1 drivers
v0x5629e3d46910_0 .net *"_ivl_8", 31 0, L_0x5629e3d5db70;  1 drivers
v0x5629e3d469f0_0 .net "clk", 0 0, v0x5629e3d4c190_0;  alias, 1 drivers
v0x5629e3d46a90_0 .var/i "i", 31 0;
v0x5629e3d46c00_0 .net "read_data_1", 31 0, L_0x5629e3d2bc20;  1 drivers
v0x5629e3d46ce0_0 .net "read_data_2", 31 0, L_0x5629e3d5de40;  1 drivers
v0x5629e3d46dc0_0 .net "read_register_1", 4 0, L_0x5629e3d4ccf0;  alias, 1 drivers
v0x5629e3d46ea0_0 .net "read_register_2", 4 0, L_0x5629e3d4cd90;  alias, 1 drivers
v0x5629e3d46f80_0 .net "reg_write", 0 0, v0x5629e3d433e0_0;  alias, 1 drivers
v0x5629e3d47020_0 .net "rst", 0 0, v0x5629e3d4c840_0;  alias, 1 drivers
L_0x7f2e1d308648 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x5629e3d470c0_0 .net "write_data", 31 0, L_0x7f2e1d308648;  1 drivers
v0x5629e3d47180_0 .net "write_register", 4 0, L_0x5629e3d5df00;  1 drivers
L_0x5629e3d5d8f0 .array/port v0x5629e3d463a0, L_0x5629e3d5d9f0;
L_0x5629e3d5d9f0 .concat [ 5 2 0 0], L_0x5629e3d4ccf0, L_0x7f2e1d3080f0;
L_0x5629e3d5db70 .array/port v0x5629e3d463a0, L_0x5629e3d5dc40;
L_0x5629e3d5dc40 .concat [ 5 2 0 0], L_0x5629e3d4cd90, L_0x7f2e1d308138;
S_0x5629e3d47380 .scope module, "Step5" "alu" 3 155, 4 29 0, S_0x5629e3d18a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7f2e1d308498 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5629e3d47620_0 .net "alu_control_in", 3 0, L_0x7f2e1d308498;  1 drivers
v0x5629e3d47720_0 .var "alu_result_out", 31 0;
v0x5629e3d47800_0 .net "channel_a_in", 31 0, L_0x5629e3d604a0;  1 drivers
v0x5629e3d478f0_0 .net "channel_b_in", 31 0, L_0x5629e3d606f0;  1 drivers
v0x5629e3d479d0_0 .var "temp", 31 0;
v0x5629e3d47ab0_0 .var "zero_out", 0 0;
E_0x5629e3d47590 .event edge, v0x5629e3d47620_0, v0x5629e3d47800_0, v0x5629e3d478f0_0, v0x5629e3d479d0_0;
S_0x5629e3d47c10 .scope module, "WriteRegMux" "mux_2_1" 3 113, 8 25 0, S_0x5629e3d18a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x5629e3d47da0 .param/l "WORD_SIZE" 0 8 28, +C4<00000000000000000000000000100000>;
v0x5629e3d47f00_0 .net "data_out", 31 0, L_0x5629e3d5e280;  1 drivers
v0x5629e3d48000_0 .net "datain1", 31 0, L_0x5629e3d5e380;  1 drivers
v0x5629e3d480e0_0 .net "datain2", 31 0, L_0x5629e3d5e4c0;  1 drivers
v0x5629e3d481d0_0 .net "select_in", 0 0, v0x5629e3d43320_0;  alias, 1 drivers
L_0x5629e3d5e280 .functor MUXZ 32, L_0x5629e3d5e380, L_0x5629e3d5e4c0, v0x5629e3d43320_0, C4<>;
S_0x5629e3d48330 .scope module, "pc_adder" "alu" 3 59, 4 29 0, S_0x5629e3d18a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7f2e1d308018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5629e3d48620_0 .net "alu_control_in", 3 0, L_0x7f2e1d308018;  1 drivers
v0x5629e3d48720_0 .var "alu_result_out", 31 0;
v0x5629e3d48800_0 .net "channel_a_in", 31 0, v0x5629e3d44c80_0;  alias, 1 drivers
L_0x7f2e1d308060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5629e3d48900_0 .net "channel_b_in", 31 0, L_0x7f2e1d308060;  1 drivers
v0x5629e3d489c0_0 .var "temp", 31 0;
v0x5629e3d48af0_0 .var "zero_out", 0 0;
E_0x5629e3d48590 .event edge, v0x5629e3d48620_0, v0x5629e3d44c80_0, v0x5629e3d48900_0, v0x5629e3d489c0_0;
S_0x5629e3d48c50 .scope module, "step5mux" "mux_2_1" 3 165, 8 25 0, S_0x5629e3d18a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x5629e3d48e30 .param/l "WORD_SIZE" 0 8 28, +C4<00000000000000000000000000100000>;
v0x5629e3d48f00_0 .net "data_out", 31 0, L_0x5629e3d60b80;  alias, 1 drivers
v0x5629e3d49010_0 .net "datain1", 31 0, L_0x5629e3d60c20;  1 drivers
v0x5629e3d490d0_0 .net "datain2", 31 0, L_0x5629e3d60d60;  1 drivers
v0x5629e3d491c0_0 .net "select_in", 0 0, L_0x5629e3d60a20;  alias, 1 drivers
L_0x5629e3d60b80 .functor MUXZ 32, L_0x5629e3d60c20, L_0x5629e3d60d60, L_0x5629e3d60a20, C4<>;
    .scope S_0x5629e3d48330;
T_0 ;
    %wait E_0x5629e3d48590;
    %load/vec4 v0x5629e3d48620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5629e3d489c0_0, 0, 32;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x5629e3d48800_0;
    %load/vec4 v0x5629e3d48900_0;
    %and;
    %store/vec4 v0x5629e3d489c0_0, 0, 32;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x5629e3d48800_0;
    %load/vec4 v0x5629e3d48900_0;
    %or;
    %store/vec4 v0x5629e3d489c0_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x5629e3d48800_0;
    %load/vec4 v0x5629e3d48900_0;
    %add;
    %store/vec4 v0x5629e3d489c0_0, 0, 32;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x5629e3d48800_0;
    %load/vec4 v0x5629e3d48900_0;
    %sub;
    %store/vec4 v0x5629e3d489c0_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5629e3d48800_0;
    %load/vec4 v0x5629e3d48900_0;
    %or;
    %inv;
    %store/vec4 v0x5629e3d489c0_0, 0, 32;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x5629e3d48800_0;
    %load/vec4 v0x5629e3d48900_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5629e3d489c0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5629e3d489c0_0, 0, 32;
T_0.9 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5629e3d489c0_0;
    %store/vec4 v0x5629e3d48720_0, 0, 32;
    %load/vec4 v0x5629e3d489c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %store/vec4 v0x5629e3d48af0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5629e3d20fc0;
T_1 ;
    %wait E_0x5629e3d2bf20;
    %load/vec4 v0x5629e3d44d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5629e3d44c80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5629e3d44ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5629e3d44e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5629e3d44bc0_0;
    %assign/vec4 v0x5629e3d44c80_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5629e3d45000;
T_2 ;
    %vpi_call 7 49 "$readmemb", P_0x5629e3d0ddc0, v0x5629e3d45870, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5629e3d45000;
T_3 ;
    %wait E_0x5629e3d2be80;
    %load/vec4 v0x5629e3d45ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5629e3d45c50_0;
    %load/vec4 v0x5629e3d459d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5629e3d45870, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5629e3d1cef0;
T_4 ;
    %wait E_0x5629e3cbec70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629e3d43320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629e3d42f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629e3d43090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629e3d431a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5629e3d42d70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629e3d43260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629e3d42e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629e3d433e0_0, 0, 1;
    %load/vec4 v0x5629e3d42fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629e3d42f10_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d43320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d433e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5629e3d42d70_0, 0, 2;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d42e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d433e0_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d42e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d431a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d433e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d43090_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d42e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d43260_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d43320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d42f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5629e3d42d70_0, 0, 2;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5629e3d460e0;
T_5 ;
    %wait E_0x5629e3d2be80;
    %load/vec4 v0x5629e3d47020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5629e3d46a90_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5629e3d46a90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5629e3d46a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5629e3d463a0, 0, 4;
    %load/vec4 v0x5629e3d46a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5629e3d46a90_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5629e3d46f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5629e3d470c0_0;
    %load/vec4 v0x5629e3d47180_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5629e3d463a0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5629e3d1a930;
T_6 ;
    %wait E_0x5629e3cf2c20;
    %load/vec4 v0x5629e3d0dee0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5629e3d42a50_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5629e3d0dee0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5629e3d42a50_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5629e3d42b30_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5629e3d42a50_0, 0, 4;
    %jmp T_6.11;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5629e3d42a50_0, 0, 4;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5629e3d42a50_0, 0, 4;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5629e3d42a50_0, 0, 4;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5629e3d42a50_0, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5629e3d42a50_0, 0, 4;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5629e3d42a50_0, 0, 4;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5629e3d19eb0;
T_7 ;
    %wait E_0x5629e3cf2430;
    %load/vec4 v0x5629e3d14560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5629e3d19c50_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x5629e3d1ea10_0;
    %load/vec4 v0x5629e3d1d450_0;
    %and;
    %store/vec4 v0x5629e3d19c50_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x5629e3d1ea10_0;
    %load/vec4 v0x5629e3d1d450_0;
    %or;
    %store/vec4 v0x5629e3d19c50_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x5629e3d1ea10_0;
    %load/vec4 v0x5629e3d1d450_0;
    %add;
    %store/vec4 v0x5629e3d19c50_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x5629e3d1ea10_0;
    %load/vec4 v0x5629e3d1d450_0;
    %sub;
    %store/vec4 v0x5629e3d19c50_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x5629e3d1ea10_0;
    %load/vec4 v0x5629e3d1d450_0;
    %or;
    %inv;
    %store/vec4 v0x5629e3d19c50_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x5629e3d1ea10_0;
    %load/vec4 v0x5629e3d1d450_0;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5629e3d19c50_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5629e3d19c50_0, 0, 32;
T_7.9 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5629e3d19c50_0;
    %store/vec4 v0x5629e3d0f050_0, 0, 32;
    %load/vec4 v0x5629e3d19c50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0x5629e3d150a0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5629e3d1d6b0;
T_8 ;
    %vpi_call 7 49 "$readmemb", P_0x5629e3d15140, v0x5629e3d43c90, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5629e3d1d6b0;
T_9 ;
    %wait E_0x5629e3d2be80;
    %load/vec4 v0x5629e3d43ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5629e3d44050_0;
    %load/vec4 v0x5629e3d43e10_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5629e3d43c90, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5629e3d47380;
T_10 ;
    %wait E_0x5629e3d47590;
    %load/vec4 v0x5629e3d47620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5629e3d479d0_0, 0, 32;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x5629e3d47800_0;
    %load/vec4 v0x5629e3d478f0_0;
    %and;
    %store/vec4 v0x5629e3d479d0_0, 0, 32;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x5629e3d47800_0;
    %load/vec4 v0x5629e3d478f0_0;
    %or;
    %store/vec4 v0x5629e3d479d0_0, 0, 32;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x5629e3d47800_0;
    %load/vec4 v0x5629e3d478f0_0;
    %add;
    %store/vec4 v0x5629e3d479d0_0, 0, 32;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x5629e3d47800_0;
    %load/vec4 v0x5629e3d478f0_0;
    %sub;
    %store/vec4 v0x5629e3d479d0_0, 0, 32;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x5629e3d47800_0;
    %load/vec4 v0x5629e3d478f0_0;
    %or;
    %inv;
    %store/vec4 v0x5629e3d479d0_0, 0, 32;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x5629e3d47800_0;
    %load/vec4 v0x5629e3d478f0_0;
    %cmp/u;
    %jmp/0xz  T_10.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5629e3d479d0_0, 0, 32;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5629e3d479d0_0, 0, 32;
T_10.9 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5629e3d479d0_0;
    %store/vec4 v0x5629e3d47720_0, 0, 32;
    %load/vec4 v0x5629e3d479d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %pad/s 1;
    %store/vec4 v0x5629e3d47ab0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5629e3d21730;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5629e3d4c310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5629e3d4c970_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x5629e3d21730;
T_12 ;
    %vpi_call 2 38 "$dumpfile", "lab05.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5629e3d21730;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629e3d4c190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d4c840_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d4c190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629e3d4c840_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629e3d4c190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629e3d4c840_0, 0, 1;
T_13.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5629e3d4c190_0;
    %inv;
    %store/vec4 v0x5629e3d4c190_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x5629e3d21730;
T_14 ;
    %wait E_0x5629e3cf2260;
    %wait E_0x5629e3d2be80;
    %wait E_0x5629e3d2be80;
    %delay 1000, 0;
    %load/vec4 v0x5629e3d4c970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5629e3d4c970_0, 0, 32;
    %vpi_call 2 90 "$write", "Test Case %0d: add $a0, $v0, V1...", v0x5629e3d4c970_0 {0 0 0};
    %load/vec4 v0x5629e3d4ca30_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5629e3d4caf0_0;
    %pushi/vec4 535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5629e3d4c310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5629e3d4c310_0, 0, 32;
    %vpi_call 2 93 "$display", "passed." {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call 2 95 "$display", "failed." {0 0 0};
T_14.1 ;
    %wait E_0x5629e3d2be80;
    %delay 1000, 0;
    %load/vec4 v0x5629e3d4c970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5629e3d4c970_0, 0, 32;
    %vpi_call 2 100 "$write", "Test Case %0d: addi $a0, $v0, 100...", v0x5629e3d4c970_0 {0 0 0};
    %load/vec4 v0x5629e3d4ca30_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5629e3d4caf0_0;
    %pushi/vec4 461, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5629e3d4c310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5629e3d4c310_0, 0, 32;
    %vpi_call 2 103 "$display", "passed." {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call 2 105 "$display", "failed." {0 0 0};
T_14.3 ;
    %vpi_call 2 108 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 109 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x5629e3d4c310_0, v0x5629e3d4c970_0 {0 0 0};
    %vpi_call 2 110 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "alu.v";
    "alu_control.v";
    "control_unit.v";
    "cpumemory.v";
    "mux_2_1.v";
    "gen_register.v";
    "cpu_registers.v";
