#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jan  4 12:16:10 2022
# Process ID: 18792
# Current directory: C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15724 C:\Users\wlt\Desktop\step_into_mips\lab_4\lab_4\lab_4.xpr
# Log file: C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/vivado.log
# Journal file: C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4\vivado.jou
# Running On: DESKTOP-R7LDCND, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 21333 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
save_wave_config {C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/testbench_behav.wcfg}
set_property -dict [list CONFIG.Coe_File {E:/FPGAprojects/CO-lab-material-CQU/test/lab4/funcTest_independent/DataMoveInstTest/obj/inst_ram.coe}] [get_ips inst_mem]
close_sim
launch_simulation
open_wave_config C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/mips/dp/rf/rf[0]}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/mips/dp/rf/rf[1]}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/mips/dp/rf/rf[2]}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/mips/dp/rf/rf[3]}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/mips/dp/rf/rf[4]}} 
relaunch_sim
save_wave_config {C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/testbench_behav.wcfg}
close_sim
delete_ip_run [get_files -of_objects [get_fileset inst_mem] C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
set_property generate_synth_checkpoint false [get_files  C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
generate_target all [get_files  C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
export_ip_user_files -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -directory C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint true [get_files  C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
generate_target all [get_files  C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
launch_runs inst_mem_synth_1 -jobs 2
wait_on_run inst_mem_synth_1
export_simulation -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -directory C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {E:/FPGAprojects/CO-lab-material-CQU/test/lab4/funcTest_independent/ArithmeticTest/obj/inst_ram.coe}] [get_ips inst_mem]
launch_simulation
open_wave_config C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
delete_ip_run [get_files -of_objects [get_fileset inst_mem] C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
set_property generate_synth_checkpoint false [get_files  C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
generate_target all [get_files  C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
export_ip_user_files -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -directory C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint true [get_files  C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
generate_target all [get_files  C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
export_simulation -of_objects [get_files C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -directory C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
run 10 us
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
run all
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/mips/dp/alu/div_ready}} 
relaunch_sim
run all
save_wave_config {C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
save_wave_config {C:/Users/wlt/Desktop/step_into_mips/lab_4/lab_4/testbench_behav.wcfg}
