[{"name": "\u80e1\u5fc3\u5349", "email": "hhhu@ntut.edu.tw", "latestUpdate": "2011-12-28 12:14:05", "objective": "Chapter 1: An Overview of VLSI\r\nPart 1: Silicon Logic\r\nChapter 2: Logic Design With MOSFETs\r\nChapter 3: Physical Structure of CMOS Integrated Circuits\r\nChapter 4: Fabrication of CMOS Integrated Circuits\r\nChapter 5: Elements of Physical Design\r\nPart 2: The Logic-Electronics Interface\r\nChapter 6: Electrical Characteristics of MOSFETs\r\nChapter 7: Electronic Analysis of CMOS Logic Gates\r\nChapter 8: Designing High-Speed CMOS Logic Networks\r\nChapter 9: Advanced Techniques in CMOS Logic Circuits", "schedule": "1.An Overview of VLSI\r\n2.Logic Design With MOSFETs\r\n3.Logic Design With MOSFETs +\u5c0f\u8003\r\n4.Physical Structure of CMOS Integrated Circuits\r\n5.Physical Structure of CMOS Integrated Circuits+\u5c0f\u8003\r\n6.Fabrication of CMOS Integrated Circuits\r\n7.Fabrication of CMOS Integrated Circuits+\u5c0f\u8003\r\n8.Elements of Physical Design\r\n9.Mid-term Exam\r\n10.Elements of Physical Design\r\n11.Electrical Characteristics of MOSFETs\r\n12.Electrical Characteristics of MOSFETs+\u5c0f\u8003\r\n13.Electronic Analysis of CMOS Logic Gates\r\n14.Electronic Analysis of CMOS Logic Gates\r\n15.Electronic Analysis of CMOS Logic Gates+\u5c0f\u8003\r\n16.Designing High-Speed CMOS Logic Networks\r\n17.Designing High-Speed CMOS Logic Networks\r\n18.Final Exam", "scorePolicy": "\u5c0f\u8003 (20%)\r\n\u4f5c\u696d (10%)\r\n\u671f\u4e2d\u8003 (30%)\r\n\u671f\u672b\u8003 (40%)", "materials": "1.John P.Uyemura, \u201cIntroduction to VLSI Circuits and Systems\u201d, John Wiley & Sons, INC., \u5168\u83ef\u5716\u66f8\u3002\r\n2.Wayne Wolf, \u201cModern VLSI Design\uff1bIP-Based Design/Fourth Edition \u201d, Prentice Hall PRT, \u5049\u660e\u5716\u66f8\u3002", "foreignLanguageTextbooks": false}]