// Seed: 3391138467
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wor id_0
);
  wire id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd28
) (
    _id_1,
    id_2
);
  input wire id_2;
  input wire _id_1;
  wire [id_1 : -1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  input wire id_2;
  input wire id_1;
  logic [-1 : -1] id_4 = 1;
endmodule
