Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/mathe/Documents/JumpGame/GMW/ --output-directory=C:/Users/mathe/Documents/JumpGame/GMW/CPU/ --report-file=bsf:C:/Users/mathe/Documents/JumpGame/GMW/CPU.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/mathe/Documents/JumpGame/GMW/CPU.qsys
Progress: Loading GMW/CPU.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding LCD_0 [LCD 1.0]
Progress: Parameterizing module LCD_0
Progress: Adding LED [altera_avalon_pio 13.1]
Progress: Parameterizing module LED
Progress: Adding JumpButton [altera_avalon_pio 13.1]
Progress: Parameterizing module JumpButton
Progress: Adding PauseButton [altera_avalon_pio 13.1]
Progress: Parameterizing module PauseButton
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU.JumpButton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU.PauseButton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/mathe/Documents/JumpGame/GMW/ --output-directory=C:/Users/mathe/Documents/JumpGame/GMW/CPU/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/mathe/Documents/JumpGame/GMW/CPU.html --report-file=sopcinfo:C:/Users/mathe/Documents/JumpGame/GMW/CPU.sopcinfo --report-file=cmp:C:/Users/mathe/Documents/JumpGame/GMW/CPU.cmp --report-file=qip:C:/Users/mathe/Documents/JumpGame/GMW/CPU/synthesis/CPU.qip --report-file=svd --report-file=regmap:C:/Users/mathe/Documents/JumpGame/GMW/CPU/synthesis/CPU.regmap --report-file=debuginfo:C:/Users/mathe/Documents/JumpGame/GMW/CPU/synthesis/CPU.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/mathe/Documents/JumpGame/GMW/CPU.qsys --language=VERILOG
Progress: Loading GMW/CPU.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding LCD_0 [LCD 1.0]
Progress: Parameterizing module LCD_0
Progress: Adding LED [altera_avalon_pio 13.1]
Progress: Parameterizing module LED
Progress: Adding JumpButton [altera_avalon_pio 13.1]
Progress: Parameterizing module JumpButton
Progress: Adding PauseButton [altera_avalon_pio 13.1]
Progress: Parameterizing module PauseButton
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU.JumpButton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU.PauseButton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU: Generating CPU "CPU" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 32 connections
Info: merlin_custom_instruction_transform: After transform: 11 modules, 35 connections
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 30 connections
Info: merlin_translator_transform: After transform: 15 modules, 62 connections
Info: merlin_domain_transform: After transform: 30 modules, 158 connections
Info: merlin_router_transform: After transform: 38 modules, 190 connections
Info: merlin_network_to_switch_transform: After transform: 53 modules, 238 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 55 modules, 292 connections
Info: merlin_hierarchy_transform: After transform: 12 modules, 34 connections
Info: merlin_mm_transform: After transform: 12 modules, 34 connections
Info: merlin_interrupt_mapper_transform: After transform: 13 modules, 38 connections
Info: reset_adaptation_transform: After transform: 15 modules, 40 connections
Warning: CPU: "No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_ipending (ipending)"
Warning: CPU: "No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_estatus (estatus)"
Warning: CPU: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: CPU: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: nios2_qsys_0: Starting RTL generation for module 'CPU_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=CPU_nios2_qsys_0 --dir=C:/Users/mathe/AppData/Local/Temp/alt8240_3653573577444373535.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt8240_3653573577444373535.dir/0001_nios2_qsys_0_gen//CPU_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2019.12.10 16:10:26 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2019.12.10 16:10:26 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2019.12.10 16:10:29 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2019.12.10 16:10:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2019.12.10 16:10:29 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2019.12.10 16:10:29 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2019.12.10 16:10:29 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2019.12.10 16:10:29 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2019.12.10 16:10:29 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2019.12.10 16:10:32 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2019.12.10 16:10:32 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2019.12.10 16:10:35 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'CPU_nios2_qsys_0'
Info: nios2_qsys_0: "CPU" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'CPU_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_onchip_memory2_0 --dir=C:/Users/mathe/AppData/Local/Temp/alt8240_3653573577444373535.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt8240_3653573577444373535.dir/0002_onchip_memory2_0_gen//CPU_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'CPU_onchip_memory2_0'
Info: onchip_memory2_0: "CPU" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'CPU_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_jtag_uart_0 --dir=C:/Users/mathe/AppData/Local/Temp/alt8240_3653573577444373535.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt8240_3653573577444373535.dir/0003_jtag_uart_0_gen//CPU_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'CPU_jtag_uart_0'
Info: jtag_uart_0: "CPU" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: LCD_0: "CPU" instantiated LCD "LCD_0"
Info: LED: Starting RTL generation for module 'CPU_LED'
Info: LED:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_LED --dir=C:/Users/mathe/AppData/Local/Temp/alt8240_3653573577444373535.dir/0005_LED_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt8240_3653573577444373535.dir/0005_LED_gen//CPU_LED_component_configuration.pl  --do_build_sim=0  ]
Info: LED: Done RTL generation for module 'CPU_LED'
Info: LED: "CPU" instantiated altera_avalon_pio "LED"
Info: JumpButton: Starting RTL generation for module 'CPU_JumpButton'
Info: JumpButton:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_JumpButton --dir=C:/Users/mathe/AppData/Local/Temp/alt8240_3653573577444373535.dir/0006_JumpButton_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt8240_3653573577444373535.dir/0006_JumpButton_gen//CPU_JumpButton_component_configuration.pl  --do_build_sim=0  ]
Info: JumpButton: Done RTL generation for module 'CPU_JumpButton'
Info: JumpButton: "CPU" instantiated altera_avalon_pio "JumpButton"
Info: PauseButton: Starting RTL generation for module 'CPU_PauseButton'
Info: PauseButton:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_PauseButton --dir=C:/Users/mathe/AppData/Local/Temp/alt8240_3653573577444373535.dir/0007_PauseButton_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt8240_3653573577444373535.dir/0007_PauseButton_gen//CPU_PauseButton_component_configuration.pl  --do_build_sim=0  ]
Info: PauseButton: Done RTL generation for module 'CPU_PauseButton'
Info: PauseButton: "CPU" instantiated altera_avalon_pio "PauseButton"
Info: nios2_qsys_0_custom_instruction_master_translator: "CPU" instantiated altera_customins_master_translator "nios2_qsys_0_custom_instruction_master_translator"
Info: nios2_qsys_0_custom_instruction_master_multi_xconnect: "CPU" instantiated altera_customins_xconnect "nios2_qsys_0_custom_instruction_master_multi_xconnect"
Info: nios2_qsys_0_custom_instruction_master_multi_slave_translator0: "CPU" instantiated altera_customins_slave_translator "nios2_qsys_0_custom_instruction_master_multi_slave_translator0"
Info: pipeline_bridge_swap_transform: After transform: 48 modules, 167 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 167 connections
Info: mm_interconnect_0: "CPU" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "CPU" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/mathe/Documents/JumpGame/GMW/CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: CPU: Done "CPU" with 25 modules, 38 files, 874653 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
