{
    "title": "RV32IM Pipelined Processor Group 03",
    "description": "This Git repository contains the implementation of a RISC32IM processor pipeline using Verilog. The pipeline includes stages for instruction fetch, decode, execute, memory access, and write-back. The implementation includes a testbench for verification.",
    "category": {
        "title": "Advanced Computer Architecture (CO502)",
        "code": "co502",
        "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/"
    },
    "project_url": "https://projects.ce.pdn.ac.lk/co502/e19/RV32IM-Pipelined-Processor-Group-03/",
    "repo_url": "https://github.com/cepdnaclk/e19-co502-RV32IM-Pipelined-Processor-Group-03",
    "page_url": "#",
    "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E19/RV32IM-Pipelined-Processor-Group-03/",
    "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg"
}