<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: HRTIM_Timerx_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structHRTIM__Timerx__TypeDef-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">HRTIM_Timerx_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__CMSIS__Device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32g474xx.html">Stm32g474xx</a> &raquo; <a class="el" href="group__Peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a9173d3ec7c92223cf50a56603c81badf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a9173d3ec7c92223cf50a56603c81badf">TIMxCR</a></td></tr>
<tr class="separator:a9173d3ec7c92223cf50a56603c81badf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa9028b493d2d6dcc89bfbb8b5ee966"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a2fa9028b493d2d6dcc89bfbb8b5ee966">TIMxISR</a></td></tr>
<tr class="separator:a2fa9028b493d2d6dcc89bfbb8b5ee966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5297297806a11928502dcb425980155"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#ad5297297806a11928502dcb425980155">TIMxICR</a></td></tr>
<tr class="separator:ad5297297806a11928502dcb425980155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af006efa59d4c5abf790bd70a3efcf4c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#af006efa59d4c5abf790bd70a3efcf4c0">TIMxDIER</a></td></tr>
<tr class="separator:af006efa59d4c5abf790bd70a3efcf4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e884b308a1a4585d824e0d5409e134"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a77e884b308a1a4585d824e0d5409e134">CNTxR</a></td></tr>
<tr class="separator:a77e884b308a1a4585d824e0d5409e134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c788126b805e9f93be51becea18c12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#af0c788126b805e9f93be51becea18c12">PERxR</a></td></tr>
<tr class="separator:af0c788126b805e9f93be51becea18c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4df3ee9d5dd2f809b6def3fa76cdc33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#ac4df3ee9d5dd2f809b6def3fa76cdc33">REPxR</a></td></tr>
<tr class="separator:ac4df3ee9d5dd2f809b6def3fa76cdc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99afb27e2918e21b7e3b21e2f67669de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a99afb27e2918e21b7e3b21e2f67669de">CMP1xR</a></td></tr>
<tr class="separator:a99afb27e2918e21b7e3b21e2f67669de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3487083f99a3af25430c110f4366ec80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a3487083f99a3af25430c110f4366ec80">CMP1CxR</a></td></tr>
<tr class="separator:a3487083f99a3af25430c110f4366ec80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cca425b1c6a0c892cdf8759d43861b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a0cca425b1c6a0c892cdf8759d43861b0">CMP2xR</a></td></tr>
<tr class="separator:a0cca425b1c6a0c892cdf8759d43861b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af076ad5f9041deb329c9c0e92aae6105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#af076ad5f9041deb329c9c0e92aae6105">CMP3xR</a></td></tr>
<tr class="separator:af076ad5f9041deb329c9c0e92aae6105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fba4a76e2736a86f44e1f7588cc3e31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a3fba4a76e2736a86f44e1f7588cc3e31">CMP4xR</a></td></tr>
<tr class="separator:a3fba4a76e2736a86f44e1f7588cc3e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e2704f413deec31900cdbf751b689e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a79e2704f413deec31900cdbf751b689e">CPT1xR</a></td></tr>
<tr class="separator:a79e2704f413deec31900cdbf751b689e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ac0b59a9585af116bbae29dcf76c78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a41ac0b59a9585af116bbae29dcf76c78">CPT2xR</a></td></tr>
<tr class="separator:a41ac0b59a9585af116bbae29dcf76c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606bf1818b1a46dcf9b1c5b6332c10f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a606bf1818b1a46dcf9b1c5b6332c10f2">DTxR</a></td></tr>
<tr class="separator:a606bf1818b1a46dcf9b1c5b6332c10f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66ec58de15ad11e193a131600a8ca79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#af66ec58de15ad11e193a131600a8ca79">SETx1R</a></td></tr>
<tr class="separator:af66ec58de15ad11e193a131600a8ca79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47efe68443b75c5539907d539ca9c668"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a47efe68443b75c5539907d539ca9c668">RSTx1R</a></td></tr>
<tr class="separator:a47efe68443b75c5539907d539ca9c668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c9bfd9548d77716a2f5258b9aa1b3f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a3c9bfd9548d77716a2f5258b9aa1b3f9">SETx2R</a></td></tr>
<tr class="separator:a3c9bfd9548d77716a2f5258b9aa1b3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a32d4e45ee9819ed5f2be2050c28b03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a2a32d4e45ee9819ed5f2be2050c28b03">RSTx2R</a></td></tr>
<tr class="separator:a2a32d4e45ee9819ed5f2be2050c28b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f5ec80fdc4b1e67fccfdb18be44962"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a21f5ec80fdc4b1e67fccfdb18be44962">EEFxR1</a></td></tr>
<tr class="separator:a21f5ec80fdc4b1e67fccfdb18be44962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b47f7b4dcace4e42968ea4197082f22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a4b47f7b4dcace4e42968ea4197082f22">EEFxR2</a></td></tr>
<tr class="separator:a4b47f7b4dcace4e42968ea4197082f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac91eb77423dc5391d030c5be66fc5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a8ac91eb77423dc5391d030c5be66fc5a">RSTxR</a></td></tr>
<tr class="separator:a8ac91eb77423dc5391d030c5be66fc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e35cbbb5a692c210ac2463c018e4a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a28e35cbbb5a692c210ac2463c018e4a7">CHPxR</a></td></tr>
<tr class="separator:a28e35cbbb5a692c210ac2463c018e4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17150de9b4e785a92682bf66d8c788a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#ad17150de9b4e785a92682bf66d8c788a">CPT1xCR</a></td></tr>
<tr class="separator:ad17150de9b4e785a92682bf66d8c788a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d91e254b579bd9e28e5a92b3039b067"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a5d91e254b579bd9e28e5a92b3039b067">CPT2xCR</a></td></tr>
<tr class="separator:a5d91e254b579bd9e28e5a92b3039b067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3842853c6157e11aface4a32f35a92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a9f3842853c6157e11aface4a32f35a92">OUTxR</a></td></tr>
<tr class="separator:a9f3842853c6157e11aface4a32f35a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f3963811d99c5adbf763eb411f7647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#af6f3963811d99c5adbf763eb411f7647">FLTxR</a></td></tr>
<tr class="separator:af6f3963811d99c5adbf763eb411f7647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4946b237eee0b04ae0ad4c86088f91a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a4946b237eee0b04ae0ad4c86088f91a0">TIMxCR2</a></td></tr>
<tr class="separator:a4946b237eee0b04ae0ad4c86088f91a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77cef3515bc751c4eb65bd11caccd290"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#a77cef3515bc751c4eb65bd11caccd290">EEFxR3</a></td></tr>
<tr class="separator:a77cef3515bc751c4eb65bd11caccd290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae005a41fbed5ad0210cb90f5e5cbe3f6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHRTIM__Timerx__TypeDef.html#ae005a41fbed5ad0210cb90f5e5cbe3f6">RESERVED0</a> [3]</td></tr>
<tr class="separator:ae005a41fbed5ad0210cb90f5e5cbe3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a28e35cbbb5a692c210ac2463c018e4a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e35cbbb5a692c210ac2463c018e4a7">&#9670;&nbsp;</a></span>CHPxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CHPxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx Chopper register, Address offset: 0x58 </p>

</div>
</div>
<a id="a3487083f99a3af25430c110f4366ec80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3487083f99a3af25430c110f4366ec80">&#9670;&nbsp;</a></span>CMP1CxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CMP1CxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx compare 1 compound register, Address offset: 0x20 <br  />
 </p>

</div>
</div>
<a id="a99afb27e2918e21b7e3b21e2f67669de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99afb27e2918e21b7e3b21e2f67669de">&#9670;&nbsp;</a></span>CMP1xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CMP1xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx compare 1 register, Address offset: 0x1C <br  />
 </p>

</div>
</div>
<a id="a0cca425b1c6a0c892cdf8759d43861b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cca425b1c6a0c892cdf8759d43861b0">&#9670;&nbsp;</a></span>CMP2xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CMP2xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx compare 2 register, Address offset: 0x24 <br  />
 </p>

</div>
</div>
<a id="af076ad5f9041deb329c9c0e92aae6105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af076ad5f9041deb329c9c0e92aae6105">&#9670;&nbsp;</a></span>CMP3xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CMP3xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx compare 3 register, Address offset: 0x28 <br  />
 </p>

</div>
</div>
<a id="a3fba4a76e2736a86f44e1f7588cc3e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fba4a76e2736a86f44e1f7588cc3e31">&#9670;&nbsp;</a></span>CMP4xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CMP4xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx compare 4 register, Address offset: 0x2C <br  />
 </p>

</div>
</div>
<a id="a77e884b308a1a4585d824e0d5409e134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e884b308a1a4585d824e0d5409e134">&#9670;&nbsp;</a></span>CNTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CNTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx counter register, Address offset: 0x10 <br  />
 </p>

</div>
</div>
<a id="ad17150de9b4e785a92682bf66d8c788a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad17150de9b4e785a92682bf66d8c788a">&#9670;&nbsp;</a></span>CPT1xCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CPT1xCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx Capture 1 register, Address offset: 0x5C </p>

</div>
</div>
<a id="a79e2704f413deec31900cdbf751b689e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e2704f413deec31900cdbf751b689e">&#9670;&nbsp;</a></span>CPT1xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CPT1xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx capture 1 register, Address offset: 0x30 <br  />
 </p>

</div>
</div>
<a id="a5d91e254b579bd9e28e5a92b3039b067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d91e254b579bd9e28e5a92b3039b067">&#9670;&nbsp;</a></span>CPT2xCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CPT2xCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx Capture 2 register, Address offset: 0x60 </p>

</div>
</div>
<a id="a41ac0b59a9585af116bbae29dcf76c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41ac0b59a9585af116bbae29dcf76c78">&#9670;&nbsp;</a></span>CPT2xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::CPT2xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx capture 2 register, Address offset: 0x34 </p>

</div>
</div>
<a id="a606bf1818b1a46dcf9b1c5b6332c10f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606bf1818b1a46dcf9b1c5b6332c10f2">&#9670;&nbsp;</a></span>DTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::DTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx dead time register, Address offset: 0x38 </p>

</div>
</div>
<a id="a21f5ec80fdc4b1e67fccfdb18be44962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f5ec80fdc4b1e67fccfdb18be44962">&#9670;&nbsp;</a></span>EEFxR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::EEFxR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx external event filtering 1 register, Address offset: 0x4C </p>

</div>
</div>
<a id="a4b47f7b4dcace4e42968ea4197082f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b47f7b4dcace4e42968ea4197082f22">&#9670;&nbsp;</a></span>EEFxR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::EEFxR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx external event filtering 2 register, Address offset: 0x50 </p>

</div>
</div>
<a id="a77cef3515bc751c4eb65bd11caccd290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77cef3515bc751c4eb65bd11caccd290">&#9670;&nbsp;</a></span>EEFxR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::EEFxR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx external event filtering 3 register, Address offset: 0x70 </p>

</div>
</div>
<a id="af6f3963811d99c5adbf763eb411f7647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6f3963811d99c5adbf763eb411f7647">&#9670;&nbsp;</a></span>FLTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::FLTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx Fault register, Address offset: 0x68 </p>

</div>
</div>
<a id="a9f3842853c6157e11aface4a32f35a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f3842853c6157e11aface4a32f35a92">&#9670;&nbsp;</a></span>OUTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::OUTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx Output register, Address offset: 0x64 </p>

</div>
</div>
<a id="af0c788126b805e9f93be51becea18c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c788126b805e9f93be51becea18c12">&#9670;&nbsp;</a></span>PERxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::PERxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx period register, Address offset: 0x14 <br  />
 </p>

</div>
</div>
<a id="ac4df3ee9d5dd2f809b6def3fa76cdc33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4df3ee9d5dd2f809b6def3fa76cdc33">&#9670;&nbsp;</a></span>REPxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::REPxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx repetition register, Address offset: 0x18 <br  />
 </p>

</div>
</div>
<a id="ae005a41fbed5ad0210cb90f5e5cbe3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae005a41fbed5ad0210cb90f5e5cbe3f6">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t HRTIM_Timerx_TypeDef::RESERVED0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x74..0x7C </p>

</div>
</div>
<a id="a47efe68443b75c5539907d539ca9c668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47efe68443b75c5539907d539ca9c668">&#9670;&nbsp;</a></span>RSTx1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::RSTx1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx output 1 reset register, Address offset: 0x40 </p>

</div>
</div>
<a id="a2a32d4e45ee9819ed5f2be2050c28b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a32d4e45ee9819ed5f2be2050c28b03">&#9670;&nbsp;</a></span>RSTx2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::RSTx2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx output 2 reset register, Address offset: 0x48 </p>

</div>
</div>
<a id="a8ac91eb77423dc5391d030c5be66fc5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ac91eb77423dc5391d030c5be66fc5a">&#9670;&nbsp;</a></span>RSTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::RSTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx Reset register, Address offset: 0x54 </p>

</div>
</div>
<a id="af66ec58de15ad11e193a131600a8ca79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af66ec58de15ad11e193a131600a8ca79">&#9670;&nbsp;</a></span>SETx1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::SETx1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx output 1 set register, Address offset: 0x3C </p>

</div>
</div>
<a id="a3c9bfd9548d77716a2f5258b9aa1b3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c9bfd9548d77716a2f5258b9aa1b3f9">&#9670;&nbsp;</a></span>SETx2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::SETx2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx output 2 set register, Address offset: 0x44 </p>

</div>
</div>
<a id="a9173d3ec7c92223cf50a56603c81badf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9173d3ec7c92223cf50a56603c81badf">&#9670;&nbsp;</a></span>TIMxCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::TIMxCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx control register, Address offset: 0x00 <br  />
 </p>

</div>
</div>
<a id="a4946b237eee0b04ae0ad4c86088f91a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4946b237eee0b04ae0ad4c86088f91a0">&#9670;&nbsp;</a></span>TIMxCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::TIMxCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx Control register 2, Address offset: 0x6C </p>

</div>
</div>
<a id="af006efa59d4c5abf790bd70a3efcf4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af006efa59d4c5abf790bd70a3efcf4c0">&#9670;&nbsp;</a></span>TIMxDIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::TIMxDIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx DMA/interrupt enable register, Address offset: 0x0C <br  />
 </p>

</div>
</div>
<a id="ad5297297806a11928502dcb425980155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5297297806a11928502dcb425980155">&#9670;&nbsp;</a></span>TIMxICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::TIMxICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx interrupt clear register, Address offset: 0x08 <br  />
 </p>

</div>
</div>
<a id="a2fa9028b493d2d6dcc89bfbb8b5ee966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa9028b493d2d6dcc89bfbb8b5ee966">&#9670;&nbsp;</a></span>TIMxISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRTIM_Timerx_TypeDef::TIMxISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timerx interrupt status register, Address offset: 0x04 <br  />
 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>TP_Actionneur/Drivers/CMSIS/Device/ST/STM32G4xx/Include/<a class="el" href="stm32g474xx_8h_source.html">stm32g474xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
