$date
	Sun Oct 23 00:43:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#589301
b1111 !
1"
#589302
b1111 &
b1111 %
1$
#589303
0"
#589306
b101110 &
b101110 %
#589310
b10111 &
b10111 %
#589314
b1000110 &
b1000110 %
#589318
b100011 &
b100011 %
#589322
b1101010 &
b1101010 %
#589326
b110101 &
b110101 %
#589330
b10100000 &
b10100000 %
#589334
b1010000 &
b1010000 %
#589338
b101000 &
b101000 %
#589342
b10100 &
b10100 %
#589346
b1010 &
b1010 %
#589350
b101 &
b101 %
#589354
b10000 &
b10000 %
#589358
b1000 &
b1000 %
#589362
b100 &
b100 %
#589366
b10 &
b10 %
#589370
b1 &
b1 %
1#
#589374
b0 &
0#
b0 %
0$
#1545648
b101 !
1"
#1545650
b101 &
b101 %
1$
#1545651
0"
#1545654
b10000 &
b10000 %
#1545658
b1000 &
b1000 %
#1545662
b100 &
b100 %
#1545666
b10 &
b10 %
#1545670
b1 &
1#
b1 %
#1545674
b0 &
b0 %
0#
0$
#2563362
b1100 &
b1100 %
1$
b1100 !
1"
#2563363
0"
#2563366
b110 &
b110 %
#2563370
b11 &
b11 %
#2563374
b1010 &
b1010 %
#2563378
b101 &
b101 %
#2563382
b10000 &
b10000 %
#2563386
b1000 &
b1000 %
#2563390
b100 &
b100 %
#2563394
b10 &
b10 %
#2563398
b1 &
1#
b1 %
#2563402
b0 &
b0 %
0#
0$
#4500012
