{
  "module_name": "qcom,sa8775p-rpmh.h",
  "hash_id": "b059db952d38b87d5a0148ebc8cb2b1821c61b4c3253a1a96262adfbd221cf90",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/interconnect/qcom,sa8775p-rpmh.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SA8775P_H\n#define __DT_BINDINGS_INTERCONNECT_QCOM_SA8775P_H\n\n \n#define MASTER_QUP_3\t\t\t0\n#define MASTER_EMAC\t\t\t1\n#define MASTER_EMAC_1\t\t\t2\n#define MASTER_SDC\t\t\t3\n#define MASTER_UFS_MEM\t\t\t4\n#define MASTER_USB2\t\t\t5\n#define MASTER_USB3_0\t\t\t6\n#define MASTER_USB3_1\t\t\t7\n#define SLAVE_A1NOC_SNOC\t\t8\n\n \n#define MASTER_QDSS_BAM\t\t\t0\n#define MASTER_QUP_0\t\t\t1\n#define MASTER_QUP_1\t\t\t2\n#define MASTER_QUP_2\t\t\t3\n#define MASTER_CNOC_A2NOC\t\t4\n#define MASTER_CRYPTO_CORE0\t\t5\n#define MASTER_CRYPTO_CORE1\t\t6\n#define MASTER_IPA\t\t\t7\n#define MASTER_QDSS_ETR_0\t\t8\n#define MASTER_QDSS_ETR_1\t\t9\n#define MASTER_UFS_CARD\t\t\t10\n#define SLAVE_A2NOC_SNOC\t\t11\n\n \n#define MASTER_QUP_CORE_0\t\t0\n#define MASTER_QUP_CORE_1\t\t1\n#define MASTER_QUP_CORE_2\t\t2\n#define MASTER_QUP_CORE_3\t\t3\n#define SLAVE_QUP_CORE_0\t\t4\n#define SLAVE_QUP_CORE_1\t\t5\n#define SLAVE_QUP_CORE_2\t\t6\n#define SLAVE_QUP_CORE_3\t\t7\n\n \n#define MASTER_GEM_NOC_CNOC\t\t0\n#define MASTER_GEM_NOC_PCIE_SNOC\t1\n#define SLAVE_AHB2PHY_0\t\t\t2\n#define SLAVE_AHB2PHY_1\t\t\t3\n#define SLAVE_AHB2PHY_2\t\t\t4\n#define SLAVE_AHB2PHY_3\t\t\t5\n#define SLAVE_ANOC_THROTTLE_CFG\t\t6\n#define SLAVE_AOSS\t\t\t7\n#define SLAVE_APPSS\t\t\t8\n#define SLAVE_BOOT_ROM\t\t\t9\n#define SLAVE_CAMERA_CFG\t\t10\n#define SLAVE_CAMERA_NRT_THROTTLE_CFG\t11\n#define SLAVE_CAMERA_RT_THROTTLE_CFG\t12\n#define SLAVE_CLK_CTL\t\t\t13\n#define SLAVE_CDSP_CFG\t\t\t14\n#define SLAVE_CDSP1_CFG\t\t\t15\n#define SLAVE_RBCPR_CX_CFG\t\t16\n#define SLAVE_RBCPR_MMCX_CFG\t\t17\n#define SLAVE_RBCPR_MX_CFG\t\t18\n#define SLAVE_CPR_NSPCX\t\t\t19\n#define SLAVE_CRYPTO_0_CFG\t\t20\n#define SLAVE_CX_RDPM\t\t\t21\n#define SLAVE_DISPLAY_CFG\t\t22\n#define SLAVE_DISPLAY_RT_THROTTLE_CFG\t23\n#define SLAVE_DISPLAY1_CFG\t\t24\n#define SLAVE_DISPLAY1_RT_THROTTLE_CFG  25\n#define SLAVE_EMAC_CFG\t\t\t26\n#define SLAVE_EMAC1_CFG\t\t\t27\n#define SLAVE_GP_DSP0_CFG\t\t28\n#define SLAVE_GP_DSP1_CFG\t\t29\n#define SLAVE_GPDSP0_THROTTLE_CFG\t30\n#define SLAVE_GPDSP1_THROTTLE_CFG\t31\n#define SLAVE_GPU_TCU_THROTTLE_CFG\t32\n#define SLAVE_GFX3D_CFG\t\t\t33\n#define SLAVE_HWKM\t\t\t34\n#define SLAVE_IMEM_CFG\t\t\t35\n#define SLAVE_IPA_CFG\t\t\t36\n#define SLAVE_IPC_ROUTER_CFG\t\t37\n#define SLAVE_LPASS\t\t\t38\n#define SLAVE_LPASS_THROTTLE_CFG\t39\n#define SLAVE_MX_RDPM\t\t\t40\n#define SLAVE_MXC_RDPM\t\t\t41\n#define SLAVE_PCIE_0_CFG\t\t42\n#define SLAVE_PCIE_1_CFG\t\t43\n#define SLAVE_PCIE_RSC_CFG\t\t44\n#define SLAVE_PCIE_TCU_THROTTLE_CFG\t45\n#define SLAVE_PCIE_THROTTLE_CFG\t\t46\n#define SLAVE_PDM\t\t\t47\n#define SLAVE_PIMEM_CFG\t\t\t48\n#define SLAVE_PKA_WRAPPER_CFG\t\t49\n#define SLAVE_QDSS_CFG\t\t\t50\n#define SLAVE_QM_CFG\t\t\t51\n#define SLAVE_QM_MPU_CFG\t\t52\n#define SLAVE_QUP_0\t\t\t53\n#define SLAVE_QUP_1\t\t\t54\n#define SLAVE_QUP_2\t\t\t55\n#define SLAVE_QUP_3\t\t\t56\n#define SLAVE_SAIL_THROTTLE_CFG\t\t57\n#define SLAVE_SDC1\t\t\t58\n#define SLAVE_SECURITY\t\t\t59\n#define SLAVE_SNOC_THROTTLE_CFG\t\t60\n#define SLAVE_TCSR\t\t\t61\n#define SLAVE_TLMM\t\t\t62\n#define SLAVE_TSC_CFG\t\t\t63\n#define SLAVE_UFS_CARD_CFG\t\t64\n#define SLAVE_UFS_MEM_CFG\t\t65\n#define SLAVE_USB2\t\t\t66\n#define SLAVE_USB3_0\t\t\t67\n#define SLAVE_USB3_1\t\t\t68\n#define SLAVE_VENUS_CFG\t\t\t69\n#define SLAVE_VENUS_CVP_THROTTLE_CFG\t70\n#define SLAVE_VENUS_V_CPU_THROTTLE_CFG\t71\n#define SLAVE_VENUS_VCODEC_THROTTLE_CFG\t72\n#define SLAVE_DDRSS_CFG\t\t\t73\n#define SLAVE_GPDSP_NOC_CFG\t\t74\n#define SLAVE_CNOC_MNOC_HF_CFG\t\t75\n#define SLAVE_CNOC_MNOC_SF_CFG\t\t76\n#define SLAVE_PCIE_ANOC_CFG\t\t77\n#define SLAVE_SNOC_CFG\t\t\t78\n#define SLAVE_BOOT_IMEM\t\t\t79\n#define SLAVE_IMEM\t\t\t80\n#define SLAVE_PIMEM\t\t\t81\n#define SLAVE_PCIE_0\t\t\t82\n#define SLAVE_PCIE_1\t\t\t83\n#define SLAVE_QDSS_STM\t\t\t84\n#define SLAVE_TCU\t\t\t85\n\n \n#define MASTER_CNOC_DC_NOC\t\t0\n#define SLAVE_LLCC_CFG\t\t\t1\n#define SLAVE_GEM_NOC_CFG\t\t2\n\n \n#define MASTER_GPU_TCU\t\t\t0\n#define MASTER_PCIE_TCU\t\t\t1\n#define MASTER_SYS_TCU\t\t\t2\n#define MASTER_APPSS_PROC\t\t3\n#define MASTER_COMPUTE_NOC\t\t4\n#define MASTER_COMPUTE_NOC_1\t\t5\n#define MASTER_GEM_NOC_CFG\t\t6\n#define MASTER_GPDSP_SAIL\t\t7\n#define MASTER_GFX3D\t\t\t8\n#define MASTER_MNOC_HF_MEM_NOC\t\t9\n#define MASTER_MNOC_SF_MEM_NOC\t\t10\n#define MASTER_ANOC_PCIE_GEM_NOC\t11\n#define MASTER_SNOC_GC_MEM_NOC\t\t12\n#define MASTER_SNOC_SF_MEM_NOC\t\t13\n#define SLAVE_GEM_NOC_CNOC\t\t14\n#define SLAVE_LLCC\t\t\t15\n#define SLAVE_GEM_NOC_PCIE_CNOC\t\t16\n#define SLAVE_SERVICE_GEM_NOC_1\t\t17\n#define SLAVE_SERVICE_GEM_NOC_2\t\t18\n#define SLAVE_SERVICE_GEM_NOC\t\t19\n#define SLAVE_SERVICE_GEM_NOC2\t\t20\n\n \n#define MASTER_DSP0\t\t\t0\n#define MASTER_DSP1\t\t\t1\n#define SLAVE_GP_DSP_SAIL_NOC\t\t2\n\n \n#define MASTER_CNOC_LPASS_AG_NOC\t0\n#define MASTER_LPASS_PROC\t\t1\n#define SLAVE_LPASS_CORE_CFG\t\t2\n#define SLAVE_LPASS_LPI_CFG\t\t3\n#define SLAVE_LPASS_MPU_CFG\t\t4\n#define SLAVE_LPASS_TOP_CFG\t\t5\n#define SLAVE_LPASS_SNOC\t\t6\n#define SLAVE_SERVICES_LPASS_AML_NOC\t7\n#define SLAVE_SERVICE_LPASS_AG_NOC\t8\n\n \n#define MASTER_LLCC\t\t\t0\n#define SLAVE_EBI1\t\t\t1\n\n \n#define MASTER_CAMNOC_HF\t\t0\n#define MASTER_CAMNOC_ICP\t\t1\n#define MASTER_CAMNOC_SF\t\t2\n#define MASTER_MDP0\t\t\t3\n#define MASTER_MDP1\t\t\t4\n#define MASTER_MDP_CORE1_0\t\t5\n#define MASTER_MDP_CORE1_1\t\t6\n#define MASTER_CNOC_MNOC_HF_CFG\t\t7\n#define MASTER_CNOC_MNOC_SF_CFG\t\t8\n#define MASTER_VIDEO_P0\t\t\t9\n#define MASTER_VIDEO_P1\t\t\t10\n#define MASTER_VIDEO_PROC\t\t11\n#define MASTER_VIDEO_V_PROC\t\t12\n#define SLAVE_MNOC_HF_MEM_NOC\t\t13\n#define SLAVE_MNOC_SF_MEM_NOC\t\t14\n#define SLAVE_SERVICE_MNOC_HF\t\t15\n#define SLAVE_SERVICE_MNOC_SF\t\t16\n\n \n#define MASTER_CDSP_NOC_CFG\t\t0\n#define MASTER_CDSP_PROC\t\t1\n#define SLAVE_HCP_A\t\t\t2\n#define SLAVE_CDSP_MEM_NOC\t\t3\n#define SLAVE_SERVICE_NSP_NOC\t\t4\n\n \n#define MASTER_CDSPB_NOC_CFG\t\t0\n#define MASTER_CDSP_PROC_B\t\t1\n#define SLAVE_CDSPB_MEM_NOC\t\t2\n#define SLAVE_HCP_B\t\t\t3\n#define SLAVE_SERVICE_NSPB_NOC\t\t4\n\n \n#define MASTER_PCIE_0\t\t\t0\n#define MASTER_PCIE_1\t\t\t1\n#define SLAVE_ANOC_PCIE_GEM_NOC\t\t2\n\n \n#define MASTER_GIC_AHB\t\t\t0\n#define MASTER_A1NOC_SNOC\t\t1\n#define MASTER_A2NOC_SNOC\t\t2\n#define MASTER_LPASS_ANOC\t\t3\n#define MASTER_SNOC_CFG\t\t\t4\n#define MASTER_PIMEM\t\t\t5\n#define MASTER_GIC\t\t\t6\n#define SLAVE_SNOC_GEM_NOC_GC\t\t7\n#define SLAVE_SNOC_GEM_NOC_SF\t\t8\n#define SLAVE_SERVICE_SNOC\t\t9\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}