{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735853304216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735853304217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  2 18:28:24 2025 " "Processing started: Thu Jan  2 18:28:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735853304217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735853304217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CHRIST -c CHRIST " "Command: quartus_map --read_settings_files=on --write_settings_files=off CHRIST -c CHRIST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735853304217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735853304470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735853304470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CHRIST.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CHRIST.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHRIST-behav " "Found design unit 1: CHRIST-behav" {  } { { "CHRIST.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316875 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHRIST " "Found entity 1: CHRIST" {  } { { "CHRIST.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735853316875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CHRIST " "Elaborating entity \"CHRIST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735853316950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ControlUnit.vhd 2 1 " "Using design file ControlUnit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behav " "Found design unit 1: ControlUnit-behav" {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316958 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316958 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735853316958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit1 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit1\"" {  } { { "CHRIST.vhd" "ControlUnit1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735853316959 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_ops ControlUnit.vhd(3) " "VHDL Signal Declaration warning at ControlUnit.vhd(3): used implicit default value for signal \"alu_ops\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 3 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_read_a ControlUnit.vhd(5) " "VHDL Signal Declaration warning at ControlUnit.vhd(5): used implicit default value for signal \"rf_read_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_read_b ControlUnit.vhd(5) " "VHDL Signal Declaration warning at ControlUnit.vhd(5): used implicit default value for signal \"rf_read_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_write ControlUnit.vhd(5) " "VHDL Signal Declaration warning at ControlUnit.vhd(5): used implicit default value for signal \"rf_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cache_r ControlUnit.vhd(6) " "VHDL Signal Declaration warning at ControlUnit.vhd(6): used implicit default value for signal \"cache_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_r ControlUnit.vhd(6) " "VHDL Signal Declaration warning at ControlUnit.vhd(6): used implicit default value for signal \"mem_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pers_r ControlUnit.vhd(6) " "VHDL Signal Declaration warning at ControlUnit.vhd(6): used implicit default value for signal \"pers_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cache_w ControlUnit.vhd(7) " "VHDL Signal Declaration warning at ControlUnit.vhd(7): used implicit default value for signal \"cache_w\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_w ControlUnit.vhd(7) " "VHDL Signal Declaration warning at ControlUnit.vhd(7): used implicit default value for signal \"mem_w\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pers_w ControlUnit.vhd(7) " "VHDL Signal Declaration warning at ControlUnit.vhd(7): used implicit default value for signal \"pers_w\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cache_addr ControlUnit.vhd(8) " "VHDL Signal Declaration warning at ControlUnit.vhd(8): used implicit default value for signal \"cache_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_addr ControlUnit.vhd(9) " "VHDL Signal Declaration warning at ControlUnit.vhd(9): used implicit default value for signal \"mem_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pers_addr ControlUnit.vhd(10) " "VHDL Signal Declaration warning at ControlUnit.vhd(10): used implicit default value for signal \"pers_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_overwrite ControlUnit.vhd(12) " "VHDL Signal Declaration warning at ControlUnit.vhd(12): used implicit default value for signal \"pc_overwrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "exec_en ControlUnit.vhd(13) " "VHDL Signal Declaration warning at ControlUnit.vhd(13): used implicit default value for signal \"exec_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fetch_en ControlUnit.vhd(13) " "VHDL Signal Declaration warning at ControlUnit.vhd(13): used implicit default value for signal \"fetch_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "no_up ControlUnit.vhd(14) " "VHDL Signal Declaration warning at ControlUnit.vhd(14): used implicit default value for signal \"no_up\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux_bus_ctrl ControlUnit.vhd(14) " "VHDL Signal Declaration warning at ControlUnit.vhd(14): used implicit default value for signal \"mux_bus_ctrl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ControlUnit.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316960 "|CHRIST|ControlUnit:ControlUnit1"}
{ "Warning" "WSGN_SEARCH_FILE" "Reg_16b.vhd 2 1 " "Using design file Reg_16b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16b-behav " "Found design unit 1: Reg_16b-behav" {  } { { "Reg_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_16b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316965 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16b " "Found entity 1: Reg_16b" {  } { { "Reg_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_16b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316965 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735853316965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16b Reg_16b:IR " "Elaborating entity \"Reg_16b\" for hierarchy \"Reg_16b:IR\"" {  } { { "CHRIST.vhd" "IR" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735853316966 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output Reg_16b.vhd(4) " "VHDL Signal Declaration warning at Reg_16b.vhd(4): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Reg_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Reg_16b.vhd" 4 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316966 "|CHRIST|Reg_16b:IR"}
{ "Warning" "WSGN_SEARCH_FILE" "adder_16b.vhd 2 1 " "Using design file adder_16b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_16b-behav " "Found design unit 1: Adder_16b-behav" {  } { { "adder_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/adder_16b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316971 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_16b " "Found entity 1: Adder_16b" {  } { { "adder_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/adder_16b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735853316971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_16b Adder_16b:Incrementer " "Elaborating entity \"Adder_16b\" for hierarchy \"Adder_16b:Incrementer\"" {  } { { "CHRIST.vhd" "Incrementer" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735853316971 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s adder_16b.vhd(5) " "VHDL Signal Declaration warning at adder_16b.vhd(5): used implicit default value for signal \"s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adder_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/adder_16b.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316972 "|CHRIST|Adder_16b:Incrementer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout adder_16b.vhd(6) " "VHDL Signal Declaration warning at adder_16b.vhd(6): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adder_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/adder_16b.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316972 "|CHRIST|Adder_16b:Incrementer"}
{ "Warning" "WSGN_SEARCH_FILE" "Mux2x1_16b.vhd 2 1 " "Using design file Mux2x1_16b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1_16b-behav " "Found design unit 1: Mux2x1_16b-behav" {  } { { "Mux2x1_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux2x1_16b.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316976 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_16b " "Found entity 1: Mux2x1_16b" {  } { { "Mux2x1_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux2x1_16b.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735853316976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_16b Mux2x1_16b:PCMux " "Elaborating entity \"Mux2x1_16b\" for hierarchy \"Mux2x1_16b:PCMux\"" {  } { { "CHRIST.vhd" "PCMux" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735853316977 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o Mux2x1_16b.vhd(5) " "VHDL Signal Declaration warning at Mux2x1_16b.vhd(5): used implicit default value for signal \"o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Mux2x1_16b.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/Mux2x1_16b.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316978 "|CHRIST|Mux2x1_16b:PCMux"}
{ "Warning" "WSGN_SEARCH_FILE" "cache.vhd 2 1 " "Using design file cache.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cache-behav " "Found design unit 1: Cache-behav" {  } { { "cache.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/cache.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316989 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "cache.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/cache.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316989 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735853316989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache Cache:Cache1 " "Elaborating entity \"Cache\" for hierarchy \"Cache:Cache1\"" {  } { { "CHRIST.vhd" "Cache1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735853316990 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output cache.vhd(6) " "VHDL Signal Declaration warning at cache.vhd(6): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cache.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/cache.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316990 "|CHRIST|Cache:Cache1"}
{ "Warning" "WSGN_SEARCH_FILE" "mem.vhd 2 1 " "Using design file mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem-behav " "Found design unit 1: Mem-behav" {  } { { "mem.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/mem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316998 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Found entity 1: Mem" {  } { { "mem.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/mem.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853316998 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735853316998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:Mem1 " "Elaborating entity \"Mem\" for hierarchy \"Mem:Mem1\"" {  } { { "CHRIST.vhd" "Mem1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735853316998 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output mem.vhd(6) " "VHDL Signal Declaration warning at mem.vhd(6): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mem.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/mem.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853316999 "|CHRIST|Mem:Mem1"}
{ "Warning" "WSGN_SEARCH_FILE" "pers.vhd 2 1 " "Using design file pers.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PERS-behav " "Found design unit 1: PERS-behav" {  } { { "pers.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/pers.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853317007 ""} { "Info" "ISGN_ENTITY_NAME" "1 PERS " "Found entity 1: PERS" {  } { { "pers.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/pers.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853317007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735853317007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PERS PERS:PERS1 " "Elaborating entity \"PERS\" for hierarchy \"PERS:PERS1\"" {  } { { "CHRIST.vhd" "PERS1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735853317008 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output pers.vhd(6) " "VHDL Signal Declaration warning at pers.vhd(6): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pers.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/pers.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853317008 "|CHRIST|PERS:PERS1"}
{ "Warning" "WSGN_SEARCH_FILE" "RF.vhd 2 1 " "Using design file RF.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behav " "Found design unit 1: RF-behav" {  } { { "RF.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/RF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853317017 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/RF.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853317017 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735853317017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:RF1 " "Elaborating entity \"RF\" for hierarchy \"RF:RF1\"" {  } { { "CHRIST.vhd" "RF1" { Text "/home/icarob-eng/Projects/christ/CHRIST/CHRIST.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735853317018 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a_out RF.vhd(5) " "VHDL Signal Declaration warning at RF.vhd(5): used implicit default value for signal \"a_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RF.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/RF.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853317018 "|CHRIST|RF:RF1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_out RF.vhd(5) " "VHDL Signal Declaration warning at RF.vhd(5): used implicit default value for signal \"b_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RF.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/RF.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735853317018 "|CHRIST|RF:RF1"}
{ "Critical Warning" "WSGN_DUPLICATE_DESIGN_UNIT" "Cache-behav cache.vhd " "Ignored duplicate design unit \"Cache-behav\" in file cache.vhd" {  } { { "cache.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/cache.vhd" 11 -1 0 } }  } 1 12048 "Ignored duplicate design unit \"%1!s!\" in file %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735853317027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.vhd 2 1 " "Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cache-behav " "Found design unit 1: Cache-behav" {  } { { "ALU.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853317027 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ALU.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735853317027 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1735853317027 ""}
{ "Error" "EVRFX_VHDL_SECONDARY_UNIT_EXISTS" "behav Cache ALU.vhd(11) " "VHDL Secondary Unit Declaration error at ALU.vhd(11): secondary unit \"behav\" already exists in primary unit \"Cache\"" {  } { { "ALU.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/ALU.vhd" 11 0 0 } }  } 0 10431 "VHDL Secondary Unit Declaration error at %3!s!: secondary unit \"%1!s!\" already exists in primary unit \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735853317028 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "behav cache.vhd(11) " "HDL error at cache.vhd(11): see declaration for object \"behav\"" {  } { { "cache.vhd" "" { Text "/home/icarob-eng/Projects/christ/CHRIST/cache.vhd" 11 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735853317028 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 38 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735853317194 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan  2 18:28:37 2025 " "Processing ended: Thu Jan  2 18:28:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735853317194 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735853317194 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735853317194 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735853317194 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 38 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 38 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735853317914 ""}
