AS65 Assembler for R6502 [1.42].  Copyright 1994-2007, Frank A. Kingswood                                                Page    1
---------------------------------------------------- 6502_interrupt_test.a65 -----------------------------------------------------

1014 lines read, no errors in pass 1.
                        ;
                        ; 6 5 0 2   I N T E R R U P T   T E S T
                        ;
                        ; Copyright (C) 2013  Klaus Dormann
                        ;
                        ; This program is free software: you can redistribute it and/or modify
                        ; it under the terms of the GNU General Public License as published by
                        ; the Free Software Foundation, either version 3 of the License, or
                        ; (at your option) any later version.
                        ;
                        ; This program is distributed in the hope that it will be useful,
                        ; but WITHOUT ANY WARRANTY; without even the implied warranty of
                        ; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
                        ; GNU General Public License for more details.
                        ;
                        ; You should have received a copy of the GNU General Public License
                        ; along with this program.  If not, see <http://www.gnu.org/licenses/>.
                        
                        
                        ; This program is designed to test IRQ and NMI of a 6502 emulator. It requires
                        ; an internal or external feedback register to the IRQ & NMI inputs
                        ; 
                        ; version 16-aug-2013
                        ; contact info at http://2m5.de or email K@2m5.de
                        ;
                        ; assembled with AS65 from http://www.kingswood-consulting.co.uk/assemblers/
                        ; command line switches: -l -m -s2 -w -h0
                        ;                         |  |  |   |  no page headers in listing
                        ;                         |  |  |   wide listing (133 char/col)
                        ;                         |  |  write intel hex file instead of binary
                        ;                         |  expand macros in listing
                        ;                         generate pass2 listing
                        ;
                        ; No IO - should be run from a monitor with access to registers.
                        ; To run load intel hex image with a load command, than alter PC to 400 hex and
                        ; enter a go command.
                        ; Loop on program counter determines error or successful completion of test.
                        ; Check listing for relevant traps (jump/branch *).
                        ;
                        ; Debugging hints:
                        ;     Most of the code is written sequentially. if you hit a trap, check the
                        ;   immediately preceeding code for the instruction to be tested. Results are
                        ;   tested first, flags are checked second by pushing them onto the stack and
                        ;   pulling them to the accumulator after the result was checked. The "real"
                        ;   flags are no longer valid for the tested instruction at this time!
                        ;     If the tested instruction was indexed, the relevant index (X or Y) must
                        ;   also be checked. Opposed to the flags, X and Y registers are still valid.
                        ;
                        ; versions:
                        ;   19-jul-2013  1st version distributed for testing
                        ;   16-aug-2013  added error report to standard output option
                        
                        
                        ; C O N F I G U R A T I O N
                        ;
                        ;ROM_vectors MUST be writable & the I_flag MUST be alterable
                        
                        ;load_data_direct (0=move from code segment, 1=load directly)
                        ;loading directly is preferred but may not be supported by your platform
                        ;0 produces only consecutive object code, 1 is not suitable for a binary image
0000 =                  load_data_direct = 0
                        
                        ;NMI & IRQ are tested with a feedback register
                        ;emulators diag register - set i_drive = 0 for a latch (74HC573)
bffc =                  I_port      = $bffc     ;feedback port address
0000 =                  I_ddr       = 0         ;feedback DDR address, 0 = no DDR
0001 =                  I_drive     = 1         ;0 = totem pole, 1 = open collector
0000 =                  IRQ_bit     = 0         ;bit number of feedback to IRQ
0001 =                  NMI_bit     = 1         ;bit number of feedback to NMI, -1 if not available
                        
                        ;typical IO chip port B - set i_drive = 0 to avoid pullup resistors
                        ;I_port      = $bfb2     ;feedback port address
                        ;I_ddr       = $bfb3     ;feedback DDR address, 0 = no DDR
                        ;I_drive     = 1         ;0 = totem pole, 1 = open collector
                        ;IRQ_bit     = 0         ;bit number of feedback to IRQ
                        ;NMI_bit     = 1         ;bit number of feedback to NMI, -1 if not available
                        
                        ;decimal mode flag during IRQ, NMI & BRK
0000 =                  D_clear     = 0         ;0 = not cleared (NMOS), 1 = cleared (CMOS)
                        
                        ;configure memory - try to stay away from memory used by the system
                        ;zero_page memory start address, 6 consecutive Bytes required
000a =                  zero_page = $a  
                        
                        ;data_segment memory start address, 4 consecutive Bytes required
0200 =                  data_segment = $200  
                        
                        ;code_segment memory start address
0400 =                  code_segment = $400
                        
                        ;report errors through I/O channel (0=use standard self trap loops, 1=include
                        ;report.i65 as I/O channel)
0000 =                  report = 0
                        
                                noopt       ;do not take shortcuts
                        
                        ;macros for error & success traps to allow user modification
                        ;example:
                        ;trap    macro
                        ;        jsr my_error_handler
                        ;        endm
                        ;trap_eq macro
                        ;        bne skip\?
                        ;        trap           ;failed equal (zero)
                        ;skip\?
                        ;        endm
                        ;
                        ; my_error_handler should pop the calling address from the stack and report it.
                        ; putting larger portions of code (more than 3 bytes) inside the trap macro
                        ; may lead to branch range problems for some tests.
                            if report = 0
                        trap    macro
                                jmp *           ;failed anyway
                                endm
                        trap_eq macro
                                beq *           ;failed equal (zero)
                                endm
                        trap_ne macro
                                bne *           ;failed not equal (non zero)
                                endm
                        ; please observe that during the test the stack gets invalidated
                        ; therefore a RTS inside the success macro is not possible
                        success macro
                                jmp *           ;test passed, no errors
                                endm
                            endif
                            if report = 1
                        trap    macro
                                jsr report_error
                                endm
                        trap_eq macro
                                bne skip\?
                                trap           ;failed equal (zero)
                        skip\?
                                endm
                        trap_ne macro
                                beq skip\?
                                trap            ;failed not equal (non zero)
                        skip\?
                                endm
                        ; please observe that during the test the stack gets invalidated
                        ; therefore a RTS inside the success macro is not possible
                        success macro
                                jsr report_success
                                endm
                            endif
                        
                        
0001 =                  carry   equ %00000001   ;flag bits in status
0002 =                  zero    equ %00000010
0004 =                  intdis  equ %00000100
0008 =                  decmode equ %00001000
0010 =                  break   equ %00010000
0020 =                  reserv  equ %00100000
0040 =                  overfl  equ %01000000
0080 =                  minus   equ %10000000
                        
0001 =                  fc      equ carry
0002 =                  fz      equ zero
0003 =                  fzc     equ carry+zero
0040 =                  fv      equ overfl
0042 =                  fvz     equ overfl+zero
0080 =                  fn      equ minus
0081 =                  fnc     equ minus+carry
0082 =                  fnz     equ minus+zero
0083 =                  fnzc    equ minus+zero+carry
00c0 =                  fnv     equ minus+overfl
                        
0030 =                  fao     equ break+reserv    ;bits always on after PHP, BRK
0034 =                  fai     equ fao+intdis      ;+ forced interrupt disable
00ff =                  m8      equ $ff             ;8 bit mask
00fb =                  m8i     equ $ff&~intdis     ;8 bit mask - interrupt disable
                        
                        ;macros to set status
                        push_stat   macro       ;setting flags in the processor status register
                                    lda #\1
                                    pha         ;use stack to load status
                                    endm
                        
                        set_stat    macro       ;setting flags in the processor status register
                                    lda #\1
                                    pha         ;use stack to load status
                                    plp
                                    endm
                        
                            if load_data_direct = 1
                                data
                            else
                                bss                 ;uninitialized segment, copy of data at end of code!
                            endif
000a =                          org zero_page
                        ;BRK, IRQ, NMI test interrupt save
000a =                  zpt
000a =                  irq_a   ds  1               ;a register
000b =                  irq_x   ds  1               ;x register
000c =                  irq_f   ds  1               ;flags
000d =                  nmi_a   ds  1               ;a register
000e =                  nmi_x   ds  1               ;x register
000f =                  nmi_f   ds  1               ;flags
0010 =                  zp_bss
                        
                        ;fixed stack locations
01fe =                  lst_f   equ $1fe            ;last flags before interrupt
01ff =                  lst_a   equ $1ff            ;last accumulator before interrupt
                            
0200 =                          org data_segment
                        ;concurrent NMI, IRQ & BRK test result
0200 =                  nmi_count   ds  1           ;lowest number handled first, $ff = never
0201 =                  irq_count   ds  1           ;separation-1 = instructions between interrupts
0202 =                  brk_count   ds  1
                        ;expected interrupt mask
0203 =                  I_src       ds  1           ;bit: 0=BRK, 1=IRQ, 2=NMI
0204 =                  data_bss
                        
                                code
0400 =                          org code_segment
0400 : d8               start   cld
0401 : a900                     lda #0           ;clear expected interrupts for 2nd run
0403 : 8d0302                   sta I_src
0406 : a2ff                     ldx #$ff
0408 : 9a                       txs
                            
                        ;initialize I/O for report channel
                            if report = 1
                                jsr report_init
                            endif
                        
                        ; load system vectors
                            if load_data_direct != 1
0409 : a205                     ldx #5
040b : bdd507           ld_vect lda vec_init,x
040e : 9dfaff                   sta vec_bss,x
0411 : ca                       dex
0412 : 10f7                     bpl ld_vect
                            endif
                        
                        ; IRQ & NMI test - requires a feedback register
                            if I_drive > 1
                                ERROR           ;invalid interrupt drive!
                            endif
                          if NMI_bit < 0
                            if I_drive = 0      ;totem pole (push/pull, 0 -> I_port to force interrupt)
                        I_set   macro  ibit     ;ibit = interrupt bit
                                lda I_port      ;turn on interrupt by bit
                                and #$ff-(1<<\1)
                                plp             ;set flags
                                pha             ;save to verify
                                php
                                sta I_port      ;interrupt next instruction plus outbound delay
                                endm
                        I_clr   macro  ibit     ;ibit = interrupt bit
                                lda I_port      ;turn off interrupt by bit
                                ora #(1<<ibit)
                                sta I_port
                                endm
                                I_clr   IRQ_bit ;turn off IRQ
                              if I_ddr != 0     ;with DDR
                                lda I_ddr       ;set DDR for IRQ to enabled
                                ora #(1<<IRQ_bit)
                                sta I_ddr
                              endif    
                            else                ;open collector, 0 -> I_DDR or I_port to force interrupt
                              if I_ddr != 0     ;with DDR
                        I_set   macro  ibit     ;ibit = interrupt bit
                                lda I_ddr       ;turn on interrupt by bit
                                ora #(1<<\1)
                                plp             ;set flags
                                pha             ;save to verify
                                php
                                sta I_ddr       ;interrupt next instruction plus outbound delay
                                endm
                        I_clr   macro  ibit     ;ibit = interrupt bit
                                lda I_ddr       ;turn off interrupt by bit
                                and #$ff-(1<<ibit)
                                sta I_ddr 
                                endm
                                I_clr   IRQ_bit ;turn off IRQ
                                lda I_port      ;precharge IRQ
                                and #$ff-(1<<IRQ_bit)
                                sta I_port
                              else              ;no DDR
                        I_set   macro  ibit     ;ibit = interrupt bit
                                lda I_port      ;turn on interrupt by bit
                                ora #(1<<\1)
                                plp             ;set flags
                                pha             ;save to verify
                                php
                                sta I_port      ;interrupt next instruction plus outbound delay
                                endm
                        I_clr   macro  ibit     ;ibit = interrupt bit
                                lda I_port      ;turn off interrupt by bit
                                and #$ff-(1<<ibit)
                                sta I_port
                                endm
                                I_clr   IRQ_bit ;turn off IRQ
                              endif
                            endif
                          else
                            if I_drive = 0      ;totem pole (push/pull, 0 -> I_port to force interrupt)
                        I_set   macro  ibit     ;ibit = interrupt bit
                                lda I_port      ;turn on interrupt by bit
                                if ibit > 7     ;set both NMI & IRQ
                                  and #$ff-(1<<IRQ_bit|1<<NMI_bit)
                                else
                                  and #$ff-(1<<\1)
                                endif
                                plp             ;set flags
                                pha             ;save to verify
                                php
                                sta I_port      ;interrupt next instruction plus outbound delay
                                endm
                        I_clr   macro  ibit     ;ibit = interrupt bit
                                lda I_port      ;turn off interrupt by bit
                                ora #(1<<ibit)
                                sta I_port
                                endm
                                I_clr   IRQ_bit ;turn off IRQ & NMI
                                I_clr   NMI_bit
                              if I_ddr != 0     ;with DDR
                                lda I_ddr       ;set DDR for IRQ & NMI to enabled
                                ora #(1<<IRQ_bit|1<<NMI_bit)
                                sta I_ddr
                              endif    
                            else                ;open collector, 0 -> I_DDR or I_port to force interrupt
                              if I_ddr != 0     ;with DDR
                        I_set   macro  ibit     ;ibit = interrupt bit
                                lda I_ddr       ;turn on interrupt by bit
                                if ibit > 7     ;set both NMI & IRQ
                                  ora #(1<<IRQ_bit|1<<NMI_bit)
                                else
                                  ora #(1<<\1)
                                endif
                                plp             ;set flags
                                pha             ;save to verify
                                php
                                sta I_ddr       ;interrupt next instruction plus outbound delay
                                endm
                        I_clr   macro  ibit     ;ibit = interrupt bit
                                lda I_ddr       ;turn off interrupt by bit
                                and #$ff-(1<<ibit)
                                sta I_ddr 
                                endm
                                I_clr   IRQ_bit ;turn off IRQ & NMI
                                I_clr   NMI_bit
                                lda I_port      ;precharge IRQ & NMI
                                and #$ff-(1<<IRQ_bit|1<<NMI_bit)
                                sta I_port
                              else              ;no DDR
                        I_set   macro  ibit     ;ibit = interrupt bit
                                lda I_port      ;turn on interrupt by bit
                                if ibit > 7     ;set both NMI & IRQ
                                  ora #(1<<IRQ_bit|1<<NMI_bit)
                                else
                                  ora #(1<<\1)
                                endif
                                plp             ;set flags
                                pha             ;save to verify
                                php
                                sta I_port      ;interrupt next instruction plus outbound delay
                                endm
                        I_clr   macro  ibit     ;ibit = interrupt bit
                                lda I_port      ;turn off interrupt by bit
                                and #$ff-(1<<ibit)
                                sta I_port
                                endm
                                I_clr   IRQ_bit ;turn off IRQ & NMI
0414 : adfcbf          >        lda I_port      ;turn off interrupt by bit
0417 : 29fe            >        and #$ff-(1<<IRQ_bit )
0419 : 8dfcbf          >        sta I_port
                        
                                I_clr   NMI_bit
041c : adfcbf          >        lda I_port      ;turn off interrupt by bit
041f : 29fd            >        and #$ff-(1<<NMI_bit)
0421 : 8dfcbf          >        sta I_port
                        
                              endif
                            endif
                          endif
                          
                        ; IRQ integrity test
                        ; test for clear flags seen in IRQ vector
0424 : a902                     lda #2          ;set expected interrupt source IRQ
0426 : 8d0302                   sta I_src
                                push_stat 0
0429 : a900            >            lda #0
042b : 48              >            pha         ;use stack to load status
                        
                                I_set IRQ_bit
042c : adfcbf          >        lda I_port      ;turn on interrupt by bit
                       >        if IRQ_bit > 7     ;set both NMI & IRQ
                       >          ora #(1<<IRQ_bit|1<<NMI_bit)
                       >        else
042f : 0901            >          ora #(1<<IRQ_bit)
                       >        endif
0431 : 28              >        plp             ;set flags
0432 : 48              >        pha             ;save to verify
0433 : 08              >        php
0434 : 8dfcbf          >        sta I_port      ;interrupt next instruction plus outbound delay
                        
0437 : ea                       nop             ;allow 6 cycles for interrupt to trip
0438 : ea                       nop
0439 : ea                       nop
043a : ad0302                   lda I_src
                                trap_ne         ;IRQ timeout
043d : d0fe            >        bne *           ;failed not equal (non zero)
                        
043f : ba                       tsx
0440 : e0fd                     cpx #$ff-2      ;original accu & flags remain on stack
                                trap_ne         ;returned SP
0442 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0444 : a50c                     lda irq_f       ;flags seen in IRQ vector
                              if D_clear = 1
                                and #decmode
                                trap_ne         ;D-flag not cleared
                                lda irq_f
                                eor lst_f       ;turn off unchanged bits
                                and #m8-fai-decmode ;mask untested other flags
                                trap_ne         ;other flags (N,V,Z,C) changed
                              else
0446 : 4dfe01                   eor lst_f       ;turn off unchanged bits
0449 : 29cb                     and #m8-fai     ;mask untested other flags
                                trap_ne         ;other flags (N,V,Z,C,D) changed
044b : d0fe            >        bne *           ;failed not equal (non zero)
                        
                              endif
044d : a2ff                     ldx #$ff        ;reset stack pointer
044f : 9a                       txs
                        ; test all other registers
0450 : a249                     ldx #'I'
0452 : a052                     ldy #'R'
0454 : a902                     lda #2          ;set expected interrupt source IRQ
0456 : 8d0302                   sta I_src
                                push_stat 0
0459 : a900            >            lda #0
045b : 48              >            pha         ;use stack to load status
                        
                                I_set IRQ_bit
045c : adfcbf          >        lda I_port      ;turn on interrupt by bit
                       >        if IRQ_bit > 7     ;set both NMI & IRQ
                       >          ora #(1<<IRQ_bit|1<<NMI_bit)
                       >        else
045f : 0901            >          ora #(1<<IRQ_bit)
                       >        endif
0461 : 28              >        plp             ;set flags
0462 : 48              >        pha             ;save to verify
0463 : 08              >        php
0464 : 8dfcbf          >        sta I_port      ;interrupt next instruction plus outbound delay
                        
0467 : 88                       dey             ;Y count will fail, if instructions are skipped
0468 : 88                       dey
0469 : 88                       dey
046a : 88                       dey
046b : 08                       php             ;check processor status later
046c : e04a                     cpx #('I'+1)    ;returned registers OK?
                                trap_ne         ;returned X
046e : d0fe            >        bne *           ;failed not equal (non zero)
                        
0470 : c04b                     cpy #('R'-7)
                                trap_ne         ;returned Y
0472 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0474 : c951                     cmp #'Q'
                                trap_ne         ;returned A
0476 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0478 : ba                       tsx
0479 : e0fc                     cpx #$ff-3
                                trap_ne         ;returned SP
047b : d0fe            >        bne *           ;failed not equal (non zero)
                        
047d : 68                       pla             ;flags
047e : 4dfe01                   eor lst_f
0481 : 297d                     and #$ff-fnz    ;ignore flags changed by dey
                                trap_ne         ;returned flags
0483 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0485 : a50a                     lda irq_a       ;accu seen in IRQ vector
0487 : cdff01                   cmp lst_a
                                trap_ne         ;IRQ A received
048a : d0fe            >        bne *           ;failed not equal (non zero)
                        
048c : a2ff                     ldx #$ff        ;reset stack pointer
048e : 9a                       txs
                        ; repeat with reversed registers
048f : a2b6                     ldx #$ff-'I'
0491 : a0ad                     ldy #$ff-'R'
0493 : a902                     lda #2          ;set expected interrupt source IRQ
0495 : 8d0302                   sta I_src
                                push_stat $ff-intdis
0498 : a9fb            >            lda #$ff-intdis
049a : 48              >            pha         ;use stack to load status
                        
                                I_set IRQ_bit
049b : adfcbf          >        lda I_port      ;turn on interrupt by bit
                       >        if IRQ_bit > 7     ;set both NMI & IRQ
                       >          ora #(1<<IRQ_bit|1<<NMI_bit)
                       >        else
049e : 0901            >          ora #(1<<IRQ_bit)
                       >        endif
04a0 : 28              >        plp             ;set flags
04a1 : 48              >        pha             ;save to verify
04a2 : 08              >        php
04a3 : 8dfcbf          >        sta I_port      ;interrupt next instruction plus outbound delay
                        
04a6 : 88                       dey             ;Y count will fail, if instructions are skipped
04a7 : 88                       dey
04a8 : 88                       dey
04a9 : 88                       dey
04aa : 08                       php             ;check processor status later
04ab : e0b7                     cpx #($ff-'I'+1)    ;returned registers OK?
                                trap_ne         ;returned X
04ad : d0fe            >        bne *           ;failed not equal (non zero)
                        
04af : c0a6                     cpy #($ff-'R'-7)
                                trap_ne         ;returned Y
04b1 : d0fe            >        bne *           ;failed not equal (non zero)
                        
04b3 : c951                     cmp #'Q'
                                trap_ne         ;returned A
04b5 : d0fe            >        bne *           ;failed not equal (non zero)
                        
04b7 : ba                       tsx
04b8 : e0fc                     cpx #$ff-3
                                trap_ne         ;returned SP
04ba : d0fe            >        bne *           ;failed not equal (non zero)
                        
04bc : 68                       pla             ;flags
04bd : 4dfe01                   eor lst_f
04c0 : 297d                     and #$ff-fnz    ;ignore flags changed by dey
                                trap_ne         ;returned flags
04c2 : d0fe            >        bne *           ;failed not equal (non zero)
                        
04c4 : a50a                     lda irq_a       ;accu seen in IRQ vector
04c6 : cdff01                   cmp lst_a
                                trap_ne         ;IRQ A received
04c9 : d0fe            >        bne *           ;failed not equal (non zero)
                        
04cb : a2ff                     ldx #$ff        ;reset stack pointer
04cd : 9a                       txs
                        ; retest for set flags seen in IRQ vector
04ce : a902                     lda #2          ;set expected interrupt source IRQ
04d0 : 8d0302                   sta I_src
                                push_stat $ff-intdis
04d3 : a9fb            >            lda #$ff-intdis
04d5 : 48              >            pha         ;use stack to load status
                        
                                I_set IRQ_bit
04d6 : adfcbf          >        lda I_port      ;turn on interrupt by bit
                       >        if IRQ_bit > 7     ;set both NMI & IRQ
                       >          ora #(1<<IRQ_bit|1<<NMI_bit)
                       >        else
04d9 : 0901            >          ora #(1<<IRQ_bit)
                       >        endif
04db : 28              >        plp             ;set flags
04dc : 48              >        pha             ;save to verify
04dd : 08              >        php
04de : 8dfcbf          >        sta I_port      ;interrupt next instruction plus outbound delay
                        
04e1 : ea                       nop             ;allow 6 cycles for interrupt to trip
04e2 : ea                       nop
04e3 : ea                       nop
04e4 : ad0302                   lda I_src
                                trap_ne         ;IRQ timeout
04e7 : d0fe            >        bne *           ;failed not equal (non zero)
                        
04e9 : ba                       tsx
04ea : e0fd                     cpx #$ff-2      ;original accu & flags remain on stack
                                trap_ne         ;returned SP
04ec : d0fe            >        bne *           ;failed not equal (non zero)
                        
04ee : a50c                     lda irq_f       ;flags seen in IRQ vector
                              if D_clear = 1
                                and #decmode
                                trap_ne         ;D-flag not cleared
                                lda irq_f
                                eor lst_f       ;turn off unchanged bits
                                and #m8-fai-decmode ;mask untested other flags
                                trap_ne         ;other flags (N,V,Z,C) changed
                              else
04f0 : 4dfe01                   eor lst_f       ;turn off unchanged bits
04f3 : 29cb                     and #m8-fai     ;mask untested other flags
                                trap_ne         ;other flags (N,V,Z,C,D) changed
04f5 : d0fe            >        bne *           ;failed not equal (non zero)
                        
                              endif
04f7 : a2ff                     ldx #$ff        ;reset stack pointer
04f9 : 9a                       txs
                        
                        ; BRK integrity test
                        ; test for clear flags seen in IRQ vector
04fa : a901                     lda #1          ;set expected interrupt source BRK
04fc : 8d0302                   sta I_src
                                set_stat 0
04ff : a900            >            lda #0
0501 : 48              >            pha         ;use stack to load status
0502 : 28              >            plp
                        
0503 : 48                       pha             ;save entry registers
0504 : 08                       php
0505 : 00                       brk
0506 : ea                       nop             ;should not be executed
0507 : ea                       nop             ;allow 6 cycles for interrupt to trip
0508 : ea                       nop
0509 : ea                       nop
050a : ad0302                   lda I_src
                                trap_ne         ;IRQ timeout
050d : d0fe            >        bne *           ;failed not equal (non zero)
                        
050f : ba                       tsx
0510 : e0fd                     cpx #$ff-2      ;original accu & flags remain on stack
                                trap_ne         ;returned SP
0512 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0514 : a50c                     lda irq_f       ;flags seen in IRQ vector
                              if D_clear = 1
                                and #decmode
                                trap_ne         ;D-flag not cleared
                                lda irq_f
                                eor lst_f       ;turn off unchanged bits
                                and #m8-fai-decmode ;mask untested other flags
                                trap_ne         ;other flags (N,V,Z,C) changed
                              else
0516 : 4dfe01                   eor lst_f       ;turn off unchanged bits
0519 : 29cb                     and #m8-fai     ;mask untested other flags
                                trap_ne         ;other flags (N,V,Z,C,D) changed
051b : d0fe            >        bne *           ;failed not equal (non zero)
                        
                              endif
051d : a2ff                     ldx #$ff        ;reset stack pointer
051f : 9a                       txs
                        ; test all other registers
0520 : a242                     ldx #'B'
0522 : a052                     ldy #'R'
0524 : a901                     lda #1          ;set expected interrupt source BRK
0526 : 8d0302                   sta I_src
                                set_stat 0
0529 : a900            >            lda #0
052b : 48              >            pha         ;use stack to load status
052c : 28              >            plp
                        
052d : 48                       pha             ;save entry
052e : 08                       php
052f : 00                       brk
0530 : 88                       dey             ;should not be executed
0531 : 88                       dey             ;Y count will fail, if return address is wrong
0532 : 88                       dey
0533 : 88                       dey
0534 : 88                       dey
0535 : 08                       php             ;check processor status later
0536 : e043                     cpx #('B'+1)    ;returned registers OK?
                                trap_ne         ;returned X
0538 : d0fe            >        bne *           ;failed not equal (non zero)
                        
053a : c04b                     cpy #('R'-7)
                                trap_ne         ;returned Y
053c : d0fe            >        bne *           ;failed not equal (non zero)
                        
053e : c94b                     cmp #'K'
                                trap_ne         ;returned A
0540 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0542 : ba                       tsx
0543 : e0fc                     cpx #$ff-3
                                trap_ne         ;returned SP
0545 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0547 : 68                       pla             ;flags
0548 : 4dfe01                   eor lst_f
054b : 297d                     and #$ff-fnz    ;ignore flags changed by dey
                                trap_ne         ;returned flags
054d : d0fe            >        bne *           ;failed not equal (non zero)
                        
054f : a50a                     lda irq_a       ;accu seen in IRQ vector
0551 : cdff01                   cmp lst_a
                                trap_ne         ;IRQ A received
0554 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0556 : a2ff                     ldx #$ff        ;reset stack pointer
0558 : 9a                       txs
                        ; repeat with reversed registers
0559 : a2bd                     ldx #$ff-'B'
055b : a0ad                     ldy #$ff-'R'
055d : a901                     lda #1          ;set expected interrupt source BRK
055f : 8d0302                   sta I_src
                                set_stat $ff
0562 : a9ff            >            lda #$ff
0564 : 48              >            pha         ;use stack to load status
0565 : 28              >            plp
                        
0566 : 48                       pha             ;save entry registers
0567 : 08                       php
0568 : 00                       brk
0569 : 88                       dey             ;should not be executed
056a : 88                       dey             ;Y count will fail, if return address is wrong
056b : 88                       dey
056c : 88                       dey
056d : 88                       dey
056e : 08                       php             ;check processor status later
056f : e0be                     cpx #($ff-'B'+1)    ;returned registers OK?
                                trap_ne         ;returned X
0571 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0573 : c0a6                     cpy #($ff-'R'-7)
                                trap_ne         ;returned Y
0575 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0577 : c94b                     cmp #'K'
                                trap_ne         ;returned A
0579 : d0fe            >        bne *           ;failed not equal (non zero)
                        
057b : ba                       tsx
057c : e0fc                     cpx #$ff-3
                                trap_ne         ;returned SP
057e : d0fe            >        bne *           ;failed not equal (non zero)
                        
0580 : 68                       pla             ;flags
0581 : 4dfe01                   eor lst_f
0584 : 297d                     and #$ff-fnz    ;ignore flags changed by dey
                                trap_ne         ;returned flags
0586 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0588 : a50a                     lda irq_a       ;accu seen in IRQ vector
058a : cdff01                   cmp lst_a
                                trap_ne         ;IRQ A received
058d : d0fe            >        bne *           ;failed not equal (non zero)
                        
058f : a2ff                     ldx #$ff        ;reset stack pointer
0591 : 9a                       txs
                        ; retest for set flags seen in IRQ vector
0592 : a901                     lda #1          ;set expected interrupt source BRK
0594 : 8d0302                   sta I_src
                                set_stat $ff
0597 : a9ff            >            lda #$ff
0599 : 48              >            pha         ;use stack to load status
059a : 28              >            plp
                        
059b : 48                       pha             ;save entry registers
059c : 08                       php
059d : 00                       brk
059e : ea                       nop             ;should not be executed
059f : ea                       nop             ;allow 6 cycles for interrupt to trip
05a0 : ea                       nop
05a1 : ea                       nop
05a2 : ad0302                   lda I_src
                                trap_ne         ;IRQ timeout
05a5 : d0fe            >        bne *           ;failed not equal (non zero)
                        
05a7 : ba                       tsx
05a8 : e0fd                     cpx #$ff-2      ;original accu & flags remain on stack
                                trap_ne         ;returned SP
05aa : d0fe            >        bne *           ;failed not equal (non zero)
                        
05ac : a50c                     lda irq_f       ;flags seen in IRQ vector
                              if D_clear = 1
                                and #decmode
                                trap_ne         ;D-flag not cleared
                                lda irq_f
                                eor lst_f       ;turn off unchanged bits
                                and #m8-fai-decmode ;mask untested other flags
                                trap_ne         ;other flags (N,V,Z,C) changed
                              else
05ae : 4dfe01                   eor lst_f       ;turn off unchanged bits
05b1 : 29cb                     and #m8-fai     ;mask untested other flags
                                trap_ne         ;other flags (N,V,Z,C,D) changed
05b3 : d0fe            >        bne *           ;failed not equal (non zero)
                        
                              endif
05b5 : a2ff                     ldx #$ff        ;reset stack pointer
05b7 : 9a                       txs
                        
                            if NMI_bit < 0
                        ; test IRQ with interrupts disabled
                                ldx #0
                                lda #0
                                sta I_src
                                push_stat intdis        
                                I_set IRQ_bit   ;IRQ pending
                                inx
                                inx
                                inx
                                ldx #0
                                lda #2          ;now re-enable IRQ
                                sta I_src
                                cli
                                inx
                                inx
                                inx
                                lda I_src       ;test IRQ done?
                                trap_ne
                                ldx #$ff        ;purge stack
                                txs
                        
                                ldx #0          ;now overlap IRQ & BRK
                                lda #3
                                sta I_src
                                lda #$ff        ;measure timing
                                sta nmi_count
                                sta irq_count
                                sta brk_count
                                push_stat 0        
                                I_set IRQ_bit   ;trigger IRQ
                            else
                        ; NMI integrity test
                        ; test for clear flags seen in NMI vector
05b8 : a904                     lda #4          ;set expected interrupt source NMI
05ba : 8d0302                   sta I_src
                                push_stat 0
05bd : a900            >            lda #0
05bf : 48              >            pha         ;use stack to load status
                        
                                I_set NMI_bit
05c0 : adfcbf          >        lda I_port      ;turn on interrupt by bit
                       >        if NMI_bit > 7     ;set both NMI & IRQ
                       >          ora #(1<<IRQ_bit|1<<NMI_bit)
                       >        else
05c3 : 0902            >          ora #(1<<NMI_bit)
                       >        endif
05c5 : 28              >        plp             ;set flags
05c6 : 48              >        pha             ;save to verify
05c7 : 08              >        php
05c8 : 8dfcbf          >        sta I_port      ;interrupt next instruction plus outbound delay
                        
05cb : ea                       nop             ;allow 6 cycles for interrupt to trip
05cc : ea                       nop
05cd : ea                       nop
05ce : ad0302                   lda I_src
                                trap_ne         ;NMI timeout
05d1 : d0fe            >        bne *           ;failed not equal (non zero)
                        
05d3 : ba                       tsx
05d4 : e0fd                     cpx #$ff-2      ;original accu & flags remain on stack
                                trap_ne         ;returned SP
05d6 : d0fe            >        bne *           ;failed not equal (non zero)
                        
05d8 : a50f                     lda nmi_f       ;flags seen in NMI vector
                              if D_clear = 1
                                and #decmode
                                trap_ne         ;D-flag not cleared
                                lda nmi_f
                                eor lst_f       ;turn off unchanged bits
                                and #m8-fai-decmode ;mask untested other flags
                                trap_ne         ;other flags (N,V,Z,C) changed
                              else
05da : 4dfe01                   eor lst_f       ;turn off unchanged bits
05dd : 29cb                     and #m8-fai     ;mask untested other flags
                                trap_ne         ;other flags (N,V,Z,C,D) changed
05df : d0fe            >        bne *           ;failed not equal (non zero)
                        
                              endif
05e1 : a2ff                     ldx #$ff        ;reset stack pointer
05e3 : 9a                       txs
                        ; test all other registers
05e4 : a24e                     ldx #'N'
05e6 : a04d                     ldy #'M'
05e8 : a904                     lda #4          ;set expected interrupt source NMI
05ea : 8d0302                   sta I_src
                                push_stat 0
05ed : a900            >            lda #0
05ef : 48              >            pha         ;use stack to load status
                        
                                I_set NMI_bit
05f0 : adfcbf          >        lda I_port      ;turn on interrupt by bit
                       >        if NMI_bit > 7     ;set both NMI & IRQ
                       >          ora #(1<<IRQ_bit|1<<NMI_bit)
                       >        else
05f3 : 0902            >          ora #(1<<NMI_bit)
                       >        endif
05f5 : 28              >        plp             ;set flags
05f6 : 48              >        pha             ;save to verify
05f7 : 08              >        php
05f8 : 8dfcbf          >        sta I_port      ;interrupt next instruction plus outbound delay
                        
05fb : 88                       dey             ;Y count will fail, if instructions are skipped
05fc : 88                       dey
05fd : 88                       dey
05fe : 88                       dey
05ff : 08                       php             ;check processor status later
0600 : e04f                     cpx #('N'+1)    ;returned registers OK?
                                trap_ne         ;returned X
0602 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0604 : c046                     cpy #('M'-7)
                                trap_ne         ;returned Y
0606 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0608 : c949                     cmp #'I'
                                trap_ne         ;returned A
060a : d0fe            >        bne *           ;failed not equal (non zero)
                        
060c : ba                       tsx
060d : e0fc                     cpx #$ff-3
                                trap_ne         ;returned SP
060f : d0fe            >        bne *           ;failed not equal (non zero)
                        
0611 : 68                       pla             ;flags
0612 : 4dfe01                   eor lst_f
0615 : 297d                     and #$ff-fnz    ;ignore flags changed by dey
                                trap_ne         ;returned flags
0617 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0619 : a50d                     lda nmi_a       ;accu seen in NMI vector
061b : cdff01                   cmp lst_a
                                trap_ne         ;NMI A received
061e : d0fe            >        bne *           ;failed not equal (non zero)
                        
0620 : a2ff                     ldx #$ff        ;reset stack pointer
0622 : 9a                       txs
                        ; repeat with reversed registers
0623 : a2b1                     ldx #$ff-'N'
0625 : a0b2                     ldy #$ff-'M'
0627 : a904                     lda #4          ;set expected interrupt source NMI
0629 : 8d0302                   sta I_src
                                push_stat $ff-intdis
062c : a9fb            >            lda #$ff-intdis
062e : 48              >            pha         ;use stack to load status
                        
                                I_set NMI_bit
062f : adfcbf          >        lda I_port      ;turn on interrupt by bit
                       >        if NMI_bit > 7     ;set both NMI & IRQ
                       >          ora #(1<<IRQ_bit|1<<NMI_bit)
                       >        else
0632 : 0902            >          ora #(1<<NMI_bit)
                       >        endif
0634 : 28              >        plp             ;set flags
0635 : 48              >        pha             ;save to verify
0636 : 08              >        php
0637 : 8dfcbf          >        sta I_port      ;interrupt next instruction plus outbound delay
                        
063a : 88                       dey             ;Y count will fail, if instructions are skipped
063b : 88                       dey
063c : 88                       dey
063d : 88                       dey
063e : 08                       php             ;check processor status later
063f : e0b2                     cpx #($ff-'N'+1)    ;returned registers OK?
                                trap_ne         ;returned X
0641 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0643 : c0ab                     cpy #($ff-'M'-7)
                                trap_ne         ;returned Y
0645 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0647 : c949                     cmp #'I'
                                trap_ne         ;returned A
0649 : d0fe            >        bne *           ;failed not equal (non zero)
                        
064b : ba                       tsx
064c : e0fc                     cpx #$ff-3
                                trap_ne         ;returned SP
064e : d0fe            >        bne *           ;failed not equal (non zero)
                        
0650 : 68                       pla             ;flags
0651 : 4dfe01                   eor lst_f
0654 : 297d                     and #$ff-fnz    ;ignore flags changed by dey
                                trap_ne         ;returned flags
0656 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0658 : a50d                     lda nmi_a       ;accu seen in NMI vector
065a : cdff01                   cmp lst_a
                                trap_ne         ;NMI A received
065d : d0fe            >        bne *           ;failed not equal (non zero)
                        
065f : a2ff                     ldx #$ff        ;reset stack pointer
0661 : 9a                       txs
                        ; retest for set flags seen in NMI vector
0662 : a904                     lda #4          ;set expected interrupt source NMI
0664 : 8d0302                   sta I_src
                                push_stat $ff-intdis
0667 : a9fb            >            lda #$ff-intdis
0669 : 48              >            pha         ;use stack to load status
                        
                                I_set NMI_bit
066a : adfcbf          >        lda I_port      ;turn on interrupt by bit
                       >        if NMI_bit > 7     ;set both NMI & IRQ
                       >          ora #(1<<IRQ_bit|1<<NMI_bit)
                       >        else
066d : 0902            >          ora #(1<<NMI_bit)
                       >        endif
066f : 28              >        plp             ;set flags
0670 : 48              >        pha             ;save to verify
0671 : 08              >        php
0672 : 8dfcbf          >        sta I_port      ;interrupt next instruction plus outbound delay
                        
0675 : ea                       nop             ;allow 6 cycles for interrupt to trip
0676 : ea                       nop
0677 : ea                       nop
0678 : ad0302                   lda I_src
                                trap_ne         ;NMI timeout
067b : d0fe            >        bne *           ;failed not equal (non zero)
                        
067d : ba                       tsx
067e : e0fd                     cpx #$ff-2      ;original accu & flags remain on stack
                                trap_ne         ;returned SP
0680 : d0fe            >        bne *           ;failed not equal (non zero)
                        
0682 : a50f                     lda nmi_f       ;flags seen in NMI vector
                              if D_clear = 1
                                and #decmode
                                trap_ne         ;D-flag not cleared
                                lda nmi_f
                                eor lst_f       ;turn off unchanged bits
                                and #m8-fai-decmode ;mask untested other flags
                                trap_ne         ;other flags (N,V,Z,C) changed
                              else
0684 : 4dfe01                   eor lst_f       ;turn off unchanged bits
0687 : 29cb                     and #m8-fai     ;mask untested other flags
                                trap_ne         ;other flags (N,V,Z,C,D) changed
0689 : d0fe            >        bne *           ;failed not equal (non zero)
                        
                              endif
068b : a2ff                     ldx #$ff        ;reset stack pointer
068d : 9a                       txs
                        
                        ; test IRQ & NMI with interrupts disabled
068e : a200                     ldx #0
0690 : a904                     lda #4          ;set expected interrupt NMI only
0692 : 8d0302                   sta I_src
                                push_stat intdis        
0695 : a904            >            lda #intdis        
0697 : 48              >            pha         ;use stack to load status
                        
                                I_set 8         ;both interrupts pending
0698 : adfcbf          >        lda I_port      ;turn on interrupt by bit
                       >        if 8          > 7     ;set both NMI & IRQ
069b : 0903            >          ora #(1<<IRQ_bit|1<<NMI_bit)
                       >        else
                       >          ora #(1<<8         )
                       >        endif
069d : 28              >        plp             ;set flags
069e : 48              >        pha             ;save to verify
069f : 08              >        php
06a0 : 8dfcbf          >        sta I_port      ;interrupt next instruction plus outbound delay
                        
06a3 : e8                       inx
06a4 : e8                       inx
06a5 : e8                       inx
06a6 : ad0302                   lda I_src       ;test NMI done?
                                trap_ne
06a9 : d0fe            >        bne *           ;failed not equal (non zero)
                        
06ab : a200                     ldx #0
06ad : a902                     lda #2          ;now re-enable IRQ
06af : 8d0302                   sta I_src
06b2 : 58                       cli
06b3 : e8                       inx
06b4 : e8                       inx
06b5 : e8                       inx
06b6 : ad0302                   lda I_src       ;test IRQ done?
                                trap_ne
06b9 : d0fe            >        bne *           ;failed not equal (non zero)
                        
06bb : a2ff                     ldx #$ff        ;purge stack
06bd : 9a                       txs
                        
                        ;test overlapping NMI, IRQ & BRK
06be : a200                     ldx #0
06c0 : a907                     lda #7
06c2 : 8d0302                   sta I_src
06c5 : a9ff                     lda #$ff        ;measure timing
06c7 : 8d0002                   sta nmi_count
06ca : 8d0102                   sta irq_count
06cd : 8d0202                   sta brk_count
                                push_stat 0
06d0 : a900            >            lda #0
06d2 : 48              >            pha         ;use stack to load status
                        
                                I_set 8         ;trigger NMI + IRQ
06d3 : adfcbf          >        lda I_port      ;turn on interrupt by bit
                       >        if 8          > 7     ;set both NMI & IRQ
06d6 : 0903            >          ora #(1<<IRQ_bit|1<<NMI_bit)
                       >        else
                       >          ora #(1<<8         )
                       >        endif
06d8 : 28              >        plp             ;set flags
06d9 : 48              >        pha             ;save to verify
06da : 08              >        php
06db : 8dfcbf          >        sta I_port      ;interrupt next instruction plus outbound delay
                        
                            endif
06de : 00                       brk
06df : e8                       inx
06e0 : e8                       inx
06e1 : e8                       inx
06e2 : e8                       inx
06e3 : e8                       inx
06e4 : e8                       inx
06e5 : e8                       inx
06e6 : e8                       inx
06e7 : ad0302                   lda I_src       ;test all done?
                        ;may fail due to a bug on a real NMOS 6502 - NMI could mask BRK
                                trap_ne         ;lost an interrupt
06ea : d0fe            >        bne *           ;failed not equal (non zero)
                        
                        
                        ; S U C C E S S ************************************************       
                        ; -------------       
                                success         ;if you get here everything went well
06ec : 4cec06          >        jmp *           ;test passed, no errors
                        
                        ; -------------       
                        ; S U C C E S S ************************************************       
                        ; check data_segment +0 to +2 for sequence of concurrent interrupts
                        ; e.g. 0x200 = NMI, 0x201 = IRQ, 0x202 = BRK, lower values = earlier
06ef : 4c0004                   jmp start       ;run again      
                        
                        ; manual tests for the WAI opcode of the 65c02
                        
                        wai     macro   
                                db  $cb         ;WAI opcode
                                endm
                                
                        ; requires single step operation, report = 0
                        ;   set PC to the 1st instruction of the test
                        ;   step to the WAI opcode, then manually tie the IRQ input low
                        ;   continue to step until you see the PC advance, then remove IRQ
                        ;   allow the routine to complete.
                        
                        ; WAI with interrupts disabled
06f2 : a2ff                     ldx #$ff
06f4 : 9a                       txs
06f5 : a003                     ldy #3
06f7 : a900                     lda #0          ;IRQ not expected
06f9 : 8d0302                   sta I_src
                                set_stat intdis
06fc : a904            >            lda #intdis
06fe : 48              >            pha         ;use stack to load status
06ff : 28              >            plp
                        
                                wai
0700 : cb              >        db  $cb         ;WAI opcode
                        
0701 : 88                       dey
0702 : 88                       dey
0703 : 88                       dey
                                trap_ne         ;skipped opcodes!
0704 : d0fe            >        bne *           ;failed not equal (non zero)
                        
                        
                                success
0706 : 4c0607          >        jmp *           ;test passed, no errors
                        
                                
                        ; WAI with interrupts enabled
0709 : a2ff                     ldx #$ff
070b : 9a                       txs
070c : a007                     ldy #7
070e : a902                     lda #2          ;IRQ expected
0710 : 8d0302                   sta I_src
                                set_stat 0
0713 : a900            >            lda #0
0715 : 48              >            pha         ;use stack to load status
0716 : 28              >            plp
                        
                                wai
0717 : cb              >        db  $cb         ;WAI opcode
                        
0718 : 88                       dey
0719 : 88                       dey
071a : 88                       dey
071b : ad0302                   lda I_src
                                trap_ne         ;IRQ vector not called
071e : d0fe            >        bne *           ;failed not equal (non zero)
                        
0720 : 88                       dey
                                trap_ne         ;skipped opcodes!
0721 : d0fe            >        bne *           ;failed not equal (non zero)
                        
                        
                                success
0723 : 4c2307          >        jmp *           ;test passed, no errors
                        
                                
                        ; manual test for the STP opcode of the 65c02
                        
                        stp     macro   
                                db  $db         ;STP opcode
                                endm
                                
                        ; set PC to the 1st instruction of the test, then run
0726 : ea                       nop
0727 : ea                       nop
                                stp             ;expected end of operation
0728 : db              >        db  $db         ;STP opcode
                        
0729 : ea                       nop
072a : ea                       nop
                                trap            ;overran STP
072b : 4c2b07          >        jmp *           ;failed anyway
                        
                        
                        ;end of manual tests
                        
                        ;---------------------------------------------------------------------------
                        ;trap in case of unexpected IRQ, NMI, BRK, RESET - IRQ, NMI, BRK test target
072e : 88                       dey
072f : 88                       dey
0730 :                  nmi_trap
                            if NMI_bit < 0
                                dey
                                dey
                                dey
                                trap            ;unexpected NMI
                            else
0730 : 08                       php             ;either SP or Y count will fail, if we do not hit
0731 : 88                       dey
0732 : 88                       dey
0733 : 88                       dey
0734 : 850d                     sta nmi_a       ;save regsters during NMI
0736 : 860e                     stx nmi_x
0738 : 68                       pla
0739 : 48                       pha
073a : 850f                     sta nmi_f
073c : ad0302                   lda I_src       ;NMI expected?
073f : 2904                     and #4   
                                trap_eq         ;unexpexted NMI - check stack for conditions
0741 : f0fe            >        beq *           ;failed equal (zero)
                        
0743 : 68                       pla             ;test I-flag was set
0744 : 48                       pha
0745 : 2904                     and #intdis
                                trap_eq         ;I-flag not set
0747 : f0fe            >        beq *           ;failed equal (zero)
                        
0749 : 68                       pla             ;return with other flags reversed
074a : 49c3                     eor #m8-fai-decmode
074c : 48                       pha
074d : ba                       tsx        
074e : bd0201                   lda $102,x     ;test break on stack
0751 : 2910                     and #break
                                trap_ne         ;unexpected B-flag! - this may fail on a real 6502
0753 : d0fe            >        bne *           ;failed not equal (non zero)
                        
                                                ;due to a hardware bug on concurrent BRK & NMI
0755 : ad0302                   lda I_src       ;mark expected NMI has occured
0758 : 29fb                     and #$ff-4
075a : 8d0302                   sta I_src
                                I_clr   NMI_bit   
075d : adfcbf          >        lda I_port      ;turn off interrupt by bit
0760 : 29fd            >        and #$ff-(1<<NMI_bit   )
0762 : 8dfcbf          >        sta I_port
                        
0765 : a60e                     ldx nmi_x
0767 : e8                       inx
0768 : 8e0002                   stx nmi_count
076b : a949                     lda #'I'        ;mark (NM)I
076d : 28                       plp             ;should be reversed by rti
076e : 40                       rti
                            endif
                        
076f :                  res_trap
                                trap            ;unexpected RESET
076f : 4c6f07          >        jmp *           ;failed anyway
                        
                                
0772 : 88                       dey
0773 : 88                       dey
0774 :                  irq_trap                ;BRK & IRQ test
0774 : 08                       php             ;either SP or Y count will fail, if we do not hit
0775 : 88                       dey
0776 : 88                       dey
0777 : 88                       dey
0778 : 850a                     sta irq_a       ;save registers during IRQ/BRK
077a : 860b                     stx irq_x
077c : 68                       pla
077d : 48                       pha
077e : 850c                     sta irq_f
0780 : ad0302                   lda I_src       ;IRQ expected?
0783 : 2903                     and #3   
                                trap_eq         ;unexpexted IRQ/BRK - check stack for conditions
0785 : f0fe            >        beq *           ;failed equal (zero)
                        
0787 : 68                       pla             ;test I-flag was set
0788 : 48                       pha
0789 : 2904                     and #intdis
                                trap_eq         ;I-flag not set
078b : f0fe            >        beq *           ;failed equal (zero)
                        
078d : 68                       pla             ;return with other flags reversed
078e : 49c3                     eor #m8-fai-decmode
0790 : 48                       pha        
0791 : ba                       tsx
0792 : bd0201                   lda $102,x      ;test break on stack
0795 : 2910                     and #break
0797 : d021                     bne brk_trap
                                
0799 : ad0302                   lda I_src       ;IRQ expected?
079c : 2902                     and #2   
                                trap_eq         ;unexpexted IRQ - check stack for conditions
079e : f0fe            >        beq *           ;failed equal (zero)
                        
07a0 : ad0302                   lda I_src       ;mark expected IRQ has occured
07a3 : 29fd                     and #$ff-2
07a5 : 8d0302                   sta I_src
                                I_clr   IRQ_bit   
07a8 : adfcbf          >        lda I_port      ;turn off interrupt by bit
07ab : 29fe            >        and #$ff-(1<<IRQ_bit   )
07ad : 8dfcbf          >        sta I_port
                        
07b0 : a60b                     ldx irq_x
07b2 : e8                       inx
07b3 : 8e0102                   stx irq_count
07b6 : a951                     lda #'Q'        ;mark (IR)Q
07b8 : 28                       plp             ;should be reversed by rti
07b9 : 40                       rti
                                
07ba :                  brk_trap
07ba : ad0302                   lda I_src       ;break expected?
07bd : 2901                     and #1
                                trap_eq         ;unexpected BRK - check stack for conditions
07bf : f0fe            >        beq *           ;failed equal (zero)
                        
07c1 : ad0302                   lda I_src       ;mark expected BRK has occured
07c4 : 29fe                     and #$ff-1
07c6 : 8d0302                   sta I_src
07c9 : a60b                     ldx irq_x
07cb : e8                       inx
07cc : 8e0202                   stx brk_count   
07cf : a50a                     lda irq_a
07d1 : a94b                     lda #'K'        ;mark (BR)K
07d3 : 28                       plp             ;should be reversed by rti
07d4 : 40                       rti
                                
                            if report = 1
                        rep_int = 1
                                include "report.i65"
                            endif
                        
                                
                        ;system vectors
                            if (load_data_direct = 1)
                                org $fffa
                                dw  nmi_trap
                                dw  res_trap
                                dw  irq_trap
                            else
07d5 :                  vec_init
fffa =                  vec_bss equ $fffa
07d5 : 3007                     dw  nmi_trap
07d7 : 6f07                     dw  res_trap
07d9 : 7407                     dw  irq_trap
                            endif
                            
fffa =                          end start
                                
                            
No errors in pass 2.
Wrote binary from address $0400 through $07da.
Total size 987 bytes.
Program start address is at $0400 (1024).
