# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 15.0.0 Build 145 04/22/2015 SJ Full Version
# Date created = 09:18:41  June 08, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Arria V"
set_global_assignment -name DEVICE 5AGTFC7H3F35I3
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:18:41  JUNE 08, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Standard Edition"
set_global_assignment -name TOP_LEVEL_ENTITY top_hw
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
set_global_assignment -name ENABLE_DRC_SETTINGS ON
set_global_assignment -name OCP_HW_EVAL DISABLE
set_instance_assignment -name VIRTUAL_PIN ON -to hip_pipe_*
set_instance_assignment -name IO_STANDARD HCSL -to refclk_clk
set_instance_assignment -name IO_STANDARD "2.5 V" -to reconfig_xcvr_clk
set_instance_assignment -name IO_STANDARD "2.5 V" -to perstn
set_instance_assignment -name IO_STANDARD "2.5 V" -to local_rstn
set_instance_assignment -name IO_STANDARD "2.5 V" -to req_compliance_pb
set_instance_assignment -name IO_STANDARD "2.5 V" -to set_compliance_mode
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_rx_in0
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_rx_in1
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_rx_in2
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_rx_in3
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_tx_out0
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_tx_out1
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_tx_out2
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to hip_serial_tx_out3
set_instance_assignment -name IO_STANDARD "2.5 V" -to alive_led
set_instance_assignment -name IO_STANDARD "2.5 V" -to L0_led
set_instance_assignment -name IO_STANDARD "2.5 V" -to comp_led
set_instance_assignment -name IO_STANDARD "2.5 V" -to gen2_led
set_instance_assignment -name IO_STANDARD "2.5 V" -to lane_active_led[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to lane_active_led[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to lane_active_led[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to lane_active_led[3]
set_global_assignment -name ENABLE_AUTONOMOUS_PCIE_HIP ON
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT EXTRA
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY pcie_quartus_files
set_global_assignment -name SEED 72
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ON
set_instance_assignment -name XCVR_REFCLK_PIN_TERMINATION DC_COUPLING_EXTERNAL_RESISTOR -to refclk_clk
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL



set_location_assignment PIN_U27 -to "refclk_clk(n)"
set_location_assignment PIN_U26 -to refclk_clk
set_location_assignment PIN_AN3 -to reconfig_xcvr_clk
set_location_assignment PIN_B2 -to perstn
set_location_assignment PIN_D5 -to local_rstn
set_location_assignment PIN_AK33 -to "hip_serial_rx_in0(n)"
set_location_assignment PIN_AK34 -to hip_serial_rx_in0
set_location_assignment PIN_AH33 -to "hip_serial_rx_in1(n)"
set_location_assignment PIN_AH34 -to hip_serial_rx_in1
set_location_assignment PIN_AF33 -to "hip_serial_rx_in2(n)"
set_location_assignment PIN_AF34 -to hip_serial_rx_in2
set_location_assignment PIN_AD33 -to "hip_serial_rx_in3(n)"
set_location_assignment PIN_AD34 -to hip_serial_rx_in3

set_location_assignment PIN_AJ31 -to "hip_serial_tx_out0(n)"
set_location_assignment PIN_AJ32 -to hip_serial_tx_out0
set_location_assignment PIN_AG31 -to "hip_serial_tx_out1(n)"
set_location_assignment PIN_AG32 -to hip_serial_tx_out1
set_location_assignment PIN_AE31 -to "hip_serial_tx_out2(n)"
set_location_assignment PIN_AE32 -to hip_serial_tx_out2
set_location_assignment PIN_AC31 -to "hip_serial_tx_out3(n)"
set_location_assignment PIN_AC32 -to hip_serial_tx_out3

set_location_assignment PIN_AF8 -to alive_led
set_location_assignment PIN_AG8 -to L0_led
set_location_assignment PIN_AF7 -to comp_led
set_location_assignment PIN_AE7 -to gen2_led
set_location_assignment PIN_AE6 -to lane_active_led[0]
set_location_assignment PIN_AD6 -to lane_active_led[1]
set_location_assignment PIN_AC7 -to lane_active_led[2]
set_location_assignment PIN_AC6 -to lane_active_led[3]



set_global_assignment -name SDC_FILE top_hw.sdc
set_global_assignment -name VERILOG_FILE top_hw.v
set_global_assignment -name QIP_FILE top.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top