module wideexpr_00569(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ~|(5'sb00001);
  assign y1 = ((($unsigned((ctrl[3]?((3'sb111)+(s3))<<<((1'sb0)==(s3)):(2'sb01)!=(s4))))<=(({1{({5'b11101})>>>({1{s0}})}})^~($unsigned(-($signed(u5))))))>>(((ctrl[3]?((ctrl[1]?$signed(3'sb010):-(6'sb011100)))<<(3'sb000):$signed({1{(5'sb01100)-(2'sb10)}})))<<(s4)))<<<(((~|(-($signed((s3)>>(2'b11)))))^~(((s2)>=((ctrl[2]?2'b10:(u6)&(1'sb1))))<<<((4'sb1111)&((ctrl[5]?(s1)>>>(s3):s0)))))>>(((ctrl[7]?3'sb011:s3))^((ctrl[2]?(ctrl[7]?4'sb0011:(ctrl[4]?-(s7):5'sb01100)):($signed(s2))|(+(6'b110100))))));
  assign y2 = (ctrl[6]?{$signed(($signed(s2))|(4'sb1010)),{3{$signed((ctrl[6]?(s0)<=(5'sb00101):{(((6'sb111000)&(s7))<($signed(s3)))<<(6'sb110111),5'sb10001,(+(1'sb1))==((6'sb011110)+((ctrl[2]?2'sb10:s7)))}))}},((s1)>>>(((($unsigned($signed(s7)))>=({(ctrl[7]?4'sb0000:1'sb1),s1}))+(({1{(6'sb010011)<(6'sb111101)}})-(-((u1)&(2'sb01)))))&(!(2'sb11))))!=($signed((($signed(($signed(1'b1))!=((ctrl[7]?4'sb1100:s7))))<<<(((ctrl[4]?4'sb1010:(s1)+(3'sb111)))|((s3)>>(+(u6)))))<<($signed(({(4'sb1001)<(s4),(ctrl[6]?s2:s3)})<<<($signed(u0)))))),s0}:{3{$unsigned(-(3'b111))}});
  assign y3 = |({2{~^(6'sb011001)}});
  assign y4 = (ctrl[4]?$signed(((1'sb0)>(2'sb11))&(4'sb1111)):+(4'sb0111));
  assign y5 = -(u7);
  assign y6 = s5;
  assign y7 = -(s2);
endmodule
