V 000045 55 1439          1505636973159 arch
(_unit VHDL (accumulator 0 32(arch 0 52))
	(_version vd0)
	(_time 1505636973160 2017.09.17 01:29:33)
	(_source (\./../src/accumulator.vhd\))
	(_parameters tan)
	(_code 2e7d2b2a787979392a7d6a757a287d282f292a2878)
	(_ent
		(_time 1505636973155)
	)
	(_object
		(_gen (_int g_product_width -1 0 34 \32\ (_ent((i 32)))))
		(_gen (_int g_accumulator_width -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen (_int g_dsps_used -1 0 36 \200\ (_ent gms((i 200)))))
		(_port (_int i_clk -2 0 39(_ent(_in))))
		(_port (_int i_reset_n -2 0 40(_ent(_in))))
		(_port (_int i_enable -2 0 41(_ent(_in))))
		(_type (_int ~array_type_varx32bit{g_dsps_used-1~downto~0}~12 0 43(_array -3 ((_dto c 0 i 0)))))
		(_port (_int i_products_array 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -2 ((_dto i 3 i 0)))))
		(_port (_int i_filter_size 1 0 44(_ent(_in))))
		(_port (_int o_acc_valid -2 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_accumulator_width-1~downto~0}~12 0 46(_array -2 ((_dto c 1 i 0)))))
		(_port (_int o_acc_data 2 0 46(_ent(_out))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extconvolution_layer.types_pkg.~STD_LOGIC_VECTOR{31~downto~0}~153 (2 ~STD_LOGIC_VECTOR{31~downto~0}~153)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD)))
	(_model . arch 2 -1)
)
V 000045 55 1206          1505636936005 arch
(_unit VHDL (accumulator_relay 0 29(arch 0 51))
	(_version vd0)
	(_time 1505636936006 2017.09.17 01:28:56)
	(_source (\./../src/accumulator_relay.vhd\))
	(_parameters tan)
	(_code 16151411134141011244524d421045101711121040)
	(_ent
		(_time 1505622856551)
	)
	(_object
		(_port (_int i_clk -1 0 31(_ent(_in))))
		(_port (_int i_reset_n -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int i_acc_filter_data 0 0 34(_ent(_in))))
		(_port (_int o_recycled_acc_data 0 0 35(_ent(_out))))
		(_port (_int o_recycled_acc_data_en -1 0 36(_ent(_out))))
		(_port (_int i_data_valid -1 0 38(_ent(_in))))
		(_port (_int o_rd_en -1 0 39(_ent(_out))))
		(_port (_int i_empty -1 0 40(_ent(_in))))
		(_port (_int i_almost_empty -1 0 41(_ent(_in))))
		(_port (_int i_prog_empty -1 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 43(_array -1 ((_dto i 10 i 0)))))
		(_port (_int o_prog_emtpy_thresh 1 0 43(_ent(_out))))
		(_port (_int o_conv_volume_out 0 0 45(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000060 55 16789         1505623666573 conv_input_buffer_a
(_unit VHDL (conv_input_buffer 0 43(conv_input_buffer_a 0 64))
	(_version vd0)
	(_time 1505623666574 2017.09.16 21:47:46)
	(_source (\./../src/conv_input_buffer.vhd\))
	(_parameters tan)
	(_code d1d7d0838686d0c6d7d58786c88bd5d6d1d6d4d6d5d487)
	(_ent
		(_time 1502582610572)
	)
	(_comp
		(wrapped_conv_input_buffer
			(_object
				(_port (_int rst -1 0 68(_ent (_in))))
				(_port (_int wr_clk -1 0 69(_ent (_in))))
				(_port (_int rd_clk -1 0 70(_ent (_in))))
				(_port (_int din 2 0 71(_ent (_in))))
				(_port (_int wr_en -1 0 72(_ent (_in))))
				(_port (_int rd_en -1 0 73(_ent (_in))))
				(_port (_int prog_empty_thresh 3 0 74(_ent (_in))))
				(_port (_int prog_full_thresh 3 0 75(_ent (_in))))
				(_port (_int dout 2 0 76(_ent (_out))))
				(_port (_int full -1 0 77(_ent (_out))))
				(_port (_int almost_full -1 0 78(_ent (_out))))
				(_port (_int empty -1 0 79(_ent (_out))))
				(_port (_int almost_empty -1 0 80(_ent (_out))))
				(_port (_int valid -1 0 81(_ent (_out))))
				(_port (_int prog_full -1 0 82(_ent (_out))))
				(_port (_int prog_empty -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U0 0 283(_comp wrapped_conv_input_buffer)
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
			((valid)(valid))
			((prog_full)(prog_full))
			((prog_empty)(prog_empty))
		)
		(_use (_ent xilinxcorelib fifo_generator_v9_3 behavioral)
			(_gen
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 16)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 16)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"artix7"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 1)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 2)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 0)))
				((C_PRELOAD_REGS)((i 1)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 4)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 5)))
				((C_PROG_EMPTY_TYPE)((i 3)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1023)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1022)))
				((C_PROG_FULL_TYPE)((i 3)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(prog_empty_thresh))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(prog_full_thresh))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(valid))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(prog_full))
				((PROG_EMPTY)(prog_empty))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_int rst -1 0 45(_ent(_in))))
		(_port (_int wr_clk -1 0 46(_ent(_in))))
		(_port (_int rd_clk -1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 48(_array -1 ((_dto i 15 i 0)))))
		(_port (_int din 0 0 48(_ent(_in))))
		(_port (_int wr_en -1 0 49(_ent(_in))))
		(_port (_int rd_en -1 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 51(_array -1 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 51(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 52(_ent(_in))))
		(_port (_int dout 0 0 53(_ent(_out))))
		(_port (_int full -1 0 54(_ent(_out))))
		(_port (_int almost_full -1 0 55(_ent(_out))))
		(_port (_int empty -1 0 56(_ent(_out))))
		(_port (_int almost_empty -1 0 57(_ent(_out))))
		(_port (_int valid -1 0 58(_ent(_out))))
		(_port (_int prog_full -1 0 59(_ent(_out))))
		(_port (_int prog_empty -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 74(_array -1 ((_dto i 9 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000058 55 2100          1505623666677 conv_multiplier_a
(_unit VHDL (conv_multiplier 0 43(conv_multiplier_a 0 52))
	(_version vd0)
	(_time 1505623666678 2017.09.16 21:47:46)
	(_source (\./../src/conv_multiplier.vhd\))
	(_parameters tan)
	(_code 2e282e2a2d792f392b7f68742b292b287d292a2827)
	(_ent
		(_time 1502689016423)
	)
	(_comp
		(wrapped_conv_multiplier
			(_object
				(_port (_int clk -1 0 56(_ent (_in))))
				(_port (_int a 2 0 57(_ent (_in))))
				(_port (_int b 2 0 58(_ent (_in))))
				(_port (_int p 3 0 59(_ent (_out))))
			)
		)
	)
	(_inst U0 0 90(_comp wrapped_conv_multiplier)
		(_port
			((clk)(clk))
			((a)(a))
			((b)(b))
			((p)(p))
		)
		(_use (_ent xilinxcorelib mult_gen_v11_2 behavioral)
			(_gen
				((C_VERBOSITY)((i 0)))
				((C_MODEL_TYPE)((i 0)))
				((C_XDEVICEFAMILY)(_string \"artix7"\))
				((C_A_WIDTH)((i 16)))
				((C_A_TYPE)((i 0)))
				((C_B_WIDTH)((i 16)))
				((C_B_TYPE)((i 0)))
				((C_OUT_HIGH)((i 31)))
				((C_OUT_LOW)((i 0)))
				((C_MULT_TYPE)((i 1)))
				((C_OPTIMIZE_GOAL)((i 0)))
				((C_HAS_CE)((i 0)))
				((C_HAS_SCLR)((i 0)))
				((C_CE_OVERRIDES_SCLR)((i 0)))
				((C_LATENCY)((i 1)))
				((C_CCM_IMP)((i 0)))
				((C_B_VALUE)(_string \"10000001"\))
				((C_HAS_ZERO_DETECT)((i 0)))
				((C_ROUND_OUTPUT)((i 0)))
				((C_ROUND_PT)((i 0)))
			)
			(_port
				((CLK)(clk))
				((A)(a))
				((B)(b))
				((CE)(_open))
				((SCLR)(_open))
				((ZERO_DETECT)(_open))
				((P)(p))
				((PCASC)(_open))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1 ((_dto i 15 i 0)))))
		(_port (_int a 0 0 46(_ent(_in))))
		(_port (_int b 0 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 48(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p 1 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1 ((_dto i 31 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000061 55 16794         1505623666591 conv_output_buffer_a
(_unit VHDL (conv_output_buffer 0 43(conv_output_buffer_a 0 64))
	(_version vd0)
	(_time 1505623666592 2017.09.16 21:47:46)
	(_source (\./../src/conv_output_buffer.vhd\))
	(_parameters tan)
	(_code e0e6e1b3b6b7e1f7e6e4b6b7a6bbb4e7e4e7e0e7e5e7e4)
	(_ent
		(_time 1502606023254)
	)
	(_comp
		(wrapped_conv_output_buffer
			(_object
				(_port (_int rst -1 0 68(_ent (_in))))
				(_port (_int wr_clk -1 0 69(_ent (_in))))
				(_port (_int rd_clk -1 0 70(_ent (_in))))
				(_port (_int din 2 0 71(_ent (_in))))
				(_port (_int wr_en -1 0 72(_ent (_in))))
				(_port (_int rd_en -1 0 73(_ent (_in))))
				(_port (_int prog_empty_thresh 3 0 74(_ent (_in))))
				(_port (_int prog_full_thresh 3 0 75(_ent (_in))))
				(_port (_int dout 2 0 76(_ent (_out))))
				(_port (_int full -1 0 77(_ent (_out))))
				(_port (_int almost_full -1 0 78(_ent (_out))))
				(_port (_int empty -1 0 79(_ent (_out))))
				(_port (_int almost_empty -1 0 80(_ent (_out))))
				(_port (_int valid -1 0 81(_ent (_out))))
				(_port (_int prog_full -1 0 82(_ent (_out))))
				(_port (_int prog_empty -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U0 0 283(_comp wrapped_conv_output_buffer)
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
			((valid)(valid))
			((prog_full)(prog_full))
			((prog_empty)(prog_empty))
		)
		(_use (_ent xilinxcorelib fifo_generator_v9_3 behavioral)
			(_gen
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 16)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 16)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"artix7"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 1)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 2)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 0)))
				((C_PRELOAD_REGS)((i 1)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 4)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 5)))
				((C_PROG_EMPTY_TYPE)((i 3)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1023)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1022)))
				((C_PROG_FULL_TYPE)((i 3)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(prog_empty_thresh))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(prog_full_thresh))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(valid))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(prog_full))
				((PROG_EMPTY)(prog_empty))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_int rst -1 0 45(_ent(_in))))
		(_port (_int wr_clk -1 0 46(_ent(_in))))
		(_port (_int rd_clk -1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 48(_array -1 ((_dto i 15 i 0)))))
		(_port (_int din 0 0 48(_ent(_in))))
		(_port (_int wr_en -1 0 49(_ent(_in))))
		(_port (_int rd_en -1 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 51(_array -1 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 51(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 52(_ent(_in))))
		(_port (_int dout 0 0 53(_ent(_out))))
		(_port (_int full -1 0 54(_ent(_out))))
		(_port (_int almost_full -1 0 55(_ent(_out))))
		(_port (_int empty -1 0 56(_ent(_out))))
		(_port (_int almost_empty -1 0 57(_ent(_out))))
		(_port (_int valid -1 0 58(_ent(_out))))
		(_port (_int prog_full -1 0 59(_ent(_out))))
		(_port (_int prog_empty -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 74(_array -1 ((_dto i 9 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000045 55 10707         1505639867499 arch
(_unit VHDL (convolution_controller 0 29(arch 0 116))
	(_version vd0)
	(_time 1505639867500 2017.09.17 02:17:47)
	(_source (\./../src/Convolution_Controller.vhd\))
	(_parameters tan)
	(_code 3b3d6d3e3f6c3a2c6c3f7d61393c3e3c3f3d323d6d)
	(_ent
		(_time 1505639855203)
	)
	(_object
		(_gen (_int g_axi_bus_width -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen (_int g_relu_width -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen (_int g_data_width -1 0 33 \16\ (_ent gms((i 16)))))
		(_gen (_int g_weight_width -1 0 34 \16\ (_ent((i 16)))))
		(_port (_int i_slave_clk -2 0 37(_ent(_in))))
		(_port (_int i_master_clk -2 0 38(_ent(_in))))
		(_port (_int i_ext_reset_n -2 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 42(_array -2 ((_dto i 19 i 0)))))
		(_port (_int i_we 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~12 0 43(_array -2 ((_dto c 40 i 0)))))
		(_port (_int i_control_reg 1 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~122 0 44(_array -2 ((_dto c 41 i 0)))))
		(_port (_int i_status_reg 2 0 44(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~124 0 45(_array -2 ((_dto c 42 i 0)))))
		(_port (_int i_input_data_addr_reg 3 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~126 0 46(_array -2 ((_dto c 43 i 0)))))
		(_port (_int i_output_data_addr_reg 4 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~128 0 47(_array -2 ((_dto c 44 i 0)))))
		(_port (_int i_filter_weights_addr_reg 5 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1210 0 48(_array -2 ((_dto c 45 i 0)))))
		(_port (_int i_filter_bytes_reg 6 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1212 0 49(_array -2 ((_dto c 46 i 0)))))
		(_port (_int i_input_image_params_reg 7 0 49(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1214 0 50(_array -2 ((_dto c 47 i 0)))))
		(_port (_int i_output_image_params_reg 8 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1216 0 51(_array -2 ((_dto c 48 i 0)))))
		(_port (_int i_conv_params_reg 9 0 51(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1218 0 54(_array -2 ((_dto c 49 i 0)))))
		(_port (_int o_control_reg 10 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1220 0 55(_array -2 ((_dto c 50 i 0)))))
		(_port (_int o_status_reg 11 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1222 0 56(_array -2 ((_dto c 51 i 0)))))
		(_port (_int o_input_data_addr_reg 12 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1224 0 57(_array -2 ((_dto c 52 i 0)))))
		(_port (_int o_output_data_addr_reg 13 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1226 0 58(_array -2 ((_dto c 53 i 0)))))
		(_port (_int o_filter_weights_addr_reg 14 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1228 0 59(_array -2 ((_dto c 54 i 0)))))
		(_port (_int o_filter_bytes_reg 15 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1230 0 60(_array -2 ((_dto c 55 i 0)))))
		(_port (_int o_input_image_params_reg 16 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1232 0 61(_array -2 ((_dto c 56 i 0)))))
		(_port (_int o_output_image_params_reg 17 0 61(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1234 0 62(_array -2 ((_dto c 57 i 0)))))
		(_port (_int o_conv_params_reg 18 0 62(_ent(_out))))
		(_port (_int i_inbuff_full -2 0 66(_ent(_in))))
		(_port (_int i_inbuff_almost_full -2 0 67(_ent(_in))))
		(_port (_int i_inbuff_prog_full -2 0 68(_ent(_in))))
		(_port (_int i_inbuff_empty -2 0 70(_ent(_in))))
		(_port (_int i_inbuff_almost_empty -2 0 71(_ent(_in))))
		(_port (_int i_inbuff_prog_empty -2 0 72(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~12 0 74(_array -2 ((_dto c 58 i 0)))))
		(_port (_int i_conv_relu_output 19 0 74(_ent(_in))))
		(_port (_int i_outbuff_valid -2 0 75(_ent(_in))))
		(_port (_int i_outbuff_empty -2 0 76(_ent(_in))))
		(_port (_int i_outbuff_almost_empty -2 0 77(_ent(_in))))
		(_port (_int i_outbuff_prog_empty -2 0 78(_ent(_in))))
		(_port (_int i_outbuff_full -2 0 80(_ent(_in))))
		(_port (_int i_outbuff_almost_full -2 0 81(_ent(_in))))
		(_port (_int i_outbuff_prog_full -2 0 82(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~12 0 85(_array -2 ((_dto c 59 i 0)))))
		(_port (_int o_image_data 20 0 85(_ent(_out))))
		(_port (_int o_inbuff_wr_en -2 0 86(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 87(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_full_thresh 21 0 87(_ent(_out))))
		(_port (_int o_outbuff_rd_en -2 0 89(_ent(_out))))
		(_port (_int o_outbuff_prog_empty_thresh 21 0 90(_ent(_out))))
		(_port (_int o_relu_en -2 0 92(_ent(_out))))
		(_port (_int o_enable -2 0 93(_ent(_out))))
		(_port (_int o_start -2 0 94(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 97(_array -2 ((_dto i 3 i 0)))))
		(_port (_int o_input_volume_size 22 0 97(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 98(_array -2 ((_dto i 11 i 0)))))
		(_port (_int o_input_volume_channels 23 0 98(_ent(_out))))
		(_port (_int o_output_volume_size 22 0 99(_ent(_out))))
		(_port (_int o_output_volume_channels 23 0 100(_ent(_out))))
		(_port (_int o_weight_filter_size 22 0 103(_ent(_out))))
		(_port (_int o_weight_filter_channels 23 0 104(_ent(_out))))
		(_port (_int o_number_of_filters 23 0 105(_ent(_out))))
		(_port (_int o_stride 22 0 107(_ent(_out))))
		(_port (_int o_pad 22 0 108(_ent(_out))))
		(_sig (_int clear -2 0 117(_arch(_uni))))
		(_sig (_int get_weights -2 0 118(_arch(_uni))))
		(_sig (_int weights_loaded -2 0 119(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 120(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int repeat_count 24 0 120(_arch(_uni))))
		(_sig (_int layer_number 24 0 121(_arch(_uni))))
		(_sig (_int start -2 0 122(_arch(_uni))))
		(_prcs
			(line__126(_arch 0 0 126(_assignment (_trgt(13))(_sens(4)))))
			(line__128(_arch 1 0 128(_assignment (_alias((o_status_reg(d_31_24))(repeat_count)))(_trgt(14(d_31_24)))(_sens(56)))))
			(line__129(_arch 2 0 129(_assignment (_trgt(14(23))))))
			(line__130(_arch 3 0 130(_assignment (_alias((o_status_reg(22))(i_inbuff_prog_full)))(_trgt(14(22)))(_sens(24)))))
			(line__131(_arch 4 0 131(_assignment (_alias((o_status_reg(21))(i_inbuff_almost_full)))(_trgt(14(21)))(_sens(23)))))
			(line__132(_arch 5 0 132(_assignment (_alias((o_status_reg(20))(i_inbuff_full)))(_trgt(14(20)))(_sens(22)))))
			(line__133(_arch 6 0 133(_assignment (_trgt(14(19))))))
			(line__134(_arch 7 0 134(_assignment (_alias((o_status_reg(18))(i_inbuff_prog_empty)))(_trgt(14(18)))(_sens(27)))))
			(line__135(_arch 8 0 135(_assignment (_alias((o_status_reg(17))(i_inbuff_almost_empty)))(_trgt(14(17)))(_sens(26)))))
			(line__136(_arch 9 0 136(_assignment (_alias((o_status_reg(16))(i_inbuff_empty)))(_trgt(14(16)))(_sens(25)))))
			(line__138(_arch 10 0 138(_assignment (_trgt(14(15))))))
			(line__139(_arch 11 0 139(_assignment (_alias((o_status_reg(14))(i_inbuff_prog_full)))(_trgt(14(14)))(_sens(24)))))
			(line__140(_arch 12 0 140(_assignment (_alias((o_status_reg(13))(i_inbuff_almost_full)))(_trgt(14(13)))(_sens(23)))))
			(line__141(_arch 13 0 141(_assignment (_alias((o_status_reg(12))(i_inbuff_full)))(_trgt(14(12)))(_sens(22)))))
			(line__142(_arch 14 0 142(_assignment (_trgt(14(11))))))
			(line__143(_arch 15 0 143(_assignment (_alias((o_status_reg(10))(i_inbuff_prog_empty)))(_trgt(14(10)))(_sens(27)))))
			(line__144(_arch 16 0 144(_assignment (_alias((o_status_reg(9))(i_inbuff_almost_empty)))(_trgt(14(9)))(_sens(26)))))
			(line__145(_arch 17 0 145(_assignment (_alias((o_status_reg(8))(i_inbuff_empty)))(_trgt(14(8)))(_sens(25)))))
			(line__147(_arch 18 0 147(_assignment (_trgt(14(d_7_5))))))
			(line__148(_arch 19 0 148(_assignment (_alias((o_status_reg(4))(weights_loaded)))(_trgt(14(4)))(_sens(55)))))
			(line__149(_arch 20 0 149(_assignment (_trgt(14(d_3_1))))))
			(line__150(_arch 21 0 150(_assignment (_alias((o_status_reg(0))(i_control_reg(0))))(_trgt(14(0)))(_sens(4(0))))))
			(line__152(_arch 22 0 152(_assignment (_trgt(15))(_sens(6)))))
			(line__153(_arch 23 0 153(_assignment (_trgt(16))(_sens(7)))))
			(line__154(_arch 24 0 154(_assignment (_trgt(17))(_sens(8)))))
			(line__155(_arch 25 0 155(_assignment (_trgt(19))(_sens(10)))))
			(line__156(_arch 26 0 156(_assignment (_trgt(20))(_sens(11)))))
			(line__157(_arch 27 0 157(_assignment (_trgt(21))(_sens(12)))))
			(line__160(_arch 28 0 160(_assignment (_alias((layer_number)(i_control_reg(d_23_16))))(_trgt(57))(_sens(4(d_23_16))))))
			(line__161(_arch 29 0 161(_assignment (_alias((get_weights)(i_control_reg(4))))(_simpleassign BUF)(_trgt(54))(_sens(4(4))))))
			(line__162(_arch 30 0 162(_assignment (_alias((o_relu_en)(i_control_reg(3))))(_simpleassign BUF)(_trgt(41))(_sens(4(3))))))
			(line__163(_arch 31 0 163(_assignment (_alias((clear)(i_control_reg(2))))(_simpleassign BUF)(_trgt(53))(_sens(4(2))))))
			(line__164(_arch 32 0 164(_assignment (_alias((start)(i_control_reg(1))))(_simpleassign BUF)(_trgt(58))(_sens(4(1))))))
			(line__165(_arch 33 0 165(_assignment (_alias((o_enable)(i_control_reg(0))))(_simpleassign BUF)(_trgt(42))(_sens(4(0))))))
			(line__168(_arch 34 0 168(_assignment (_alias((o_input_volume_size)(i_input_image_params_reg(d_3_0))))(_trgt(44))(_sens(10(d_3_0))))))
			(line__171(_arch 35 0 171(_assignment (_alias((o_output_volume_size)(i_output_image_params_reg(d_3_0))))(_trgt(46))(_sens(11(d_3_0))))))
			(line__175(_arch 36 0 175(_assignment (_alias((o_weight_filter_size)(i_conv_params_reg(d_27_24))))(_trgt(48))(_sens(12(d_27_24))))))
			(line__176(_arch 37 0 176(_assignment (_alias((o_number_of_filters)(i_conv_params_reg(d_23_12))))(_trgt(50))(_sens(12(d_23_12))))))
			(line__178(_arch 38 0 178(_assignment (_alias((o_stride)(i_conv_params_reg(d_11_8))))(_trgt(51))(_sens(12(d_11_8))))))
			(line__179(_arch 39 0 179(_assignment (_alias((o_pad)(i_conv_params_reg(d_3_0))))(_trgt(52))(_sens(12(d_3_0))))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131586)
	)
	(_model . arch 60 -1)
)
V 000045 55 26284         1505640544061 arch
(_unit VHDL (convolution_layer_top 0 28(arch 0 53))
	(_version vd0)
	(_time 1505640544062 2017.09.17 02:29:04)
	(_source (\./../compile/Convolution_Layer_Top.vhd\))
	(_parameters tan)
	(_code 0c0c0e0a095b0d1b0a0b525c4f57580b080a050a5a0a59)
	(_ent
		(_time 1505640543972)
	)
	(_comp
		(filter_top
			(_object
				(_gen (_int g_data_width -1 0 162(_ent((i 16)))))
				(_gen (_int g_red_bits -1 0 163(_ent((i 4)))))
				(_gen (_int g_green_bits -1 0 164(_ent((i 4)))))
				(_gen (_int g_blue_bits -1 0 165(_ent((i 4)))))
				(_gen (_int g_weight_width -1 0 166(_ent((i 16)))))
				(_gen (_int g_multiplier_width -1 0 167(_ent((i 16)))))
				(_gen (_int g_product_width -1 0 168(_ent((i 32)))))
				(_gen (_int g_conv_width -1 0 169(_ent((i 16)))))
				(_gen (_int g_dsps_used -1 0 170(_ent((i 200)))))
				(_port (_int i_clk -2 0 173(_ent (_in))))
				(_port (_int i_enable -2 0 174(_ent (_in))))
				(_port (_int i_inbuff_almost_empty -2 0 175(_ent (_in))))
				(_port (_int i_inbuff_dout 11 0 176(_ent (_in))))
				(_port (_int i_inbuff_empty -2 0 177(_ent (_in))))
				(_port (_int i_inbuff_prog_empty -2 0 178(_ent (_in))))
				(_port (_int i_inbuff_valid -2 0 179(_ent (_in))))
				(_port (_int i_input_volume_channels 12 0 180(_ent (_in))))
				(_port (_int i_input_volume_size 13 0 181(_ent (_in))))
				(_port (_int i_number_of_filters 12 0 182(_ent (_in))))
				(_port (_int i_pad 13 0 183(_ent (_in))))
				(_port (_int i_reset_n -2 0 184(_ent (_in))))
				(_port (_int i_stride 13 0 185(_ent (_in))))
				(_port (_int i_weight_filter_channels 12 0 186(_ent (_in))))
				(_port (_int i_weight_filter_size 13 0 187(_ent (_in))))
				(_port (_int o_conv_volume_out 14 0 188(_ent (_out))))
				(_port (_int o_inbuff_prog_empty_thresh 15 0 189(_ent (_out))))
				(_port (_int o_inbuff_rd_en -2 0 190(_ent (_out))))
			)
		)
		(conv_input_buffer
			(_object
				(_port (_int din 3 0 59(_ent (_in))))
				(_port (_int prog_empty_thresh 4 0 60(_ent (_in))))
				(_port (_int prog_full_thresh 4 0 61(_ent (_in))))
				(_port (_int rd_clk -2 0 62(_ent (_in))))
				(_port (_int rd_en -2 0 63(_ent (_in))))
				(_port (_int rst -2 0 64(_ent (_in))))
				(_port (_int wr_clk -2 0 65(_ent (_in))))
				(_port (_int wr_en -2 0 66(_ent (_in))))
				(_port (_int almost_empty -2 0 67(_ent (_out))))
				(_port (_int almost_full -2 0 68(_ent (_out))))
				(_port (_int dout 3 0 69(_ent (_out))))
				(_port (_int empty -2 0 70(_ent (_out))))
				(_port (_int full -2 0 71(_ent (_out))))
				(_port (_int prog_empty -2 0 72(_ent (_out))))
				(_port (_int prog_full -2 0 73(_ent (_out))))
				(_port (_int valid -2 0 74(_ent (_out))))
			)
		)
		(conv_output_buffer
			(_object
				(_port (_int din 5 0 79(_ent (_in))))
				(_port (_int prog_empty_thresh 6 0 80(_ent (_in))))
				(_port (_int prog_full_thresh 6 0 81(_ent (_in))))
				(_port (_int rd_clk -2 0 82(_ent (_in))))
				(_port (_int rd_en -2 0 83(_ent (_in))))
				(_port (_int rst -2 0 84(_ent (_in))))
				(_port (_int wr_clk -2 0 85(_ent (_in))))
				(_port (_int wr_en -2 0 86(_ent (_in))))
				(_port (_int almost_empty -2 0 87(_ent (_out))))
				(_port (_int almost_full -2 0 88(_ent (_out))))
				(_port (_int dout 5 0 89(_ent (_out))))
				(_port (_int empty -2 0 90(_ent (_out))))
				(_port (_int full -2 0 91(_ent (_out))))
				(_port (_int prog_empty -2 0 92(_ent (_out))))
				(_port (_int prog_full -2 0 93(_ent (_out))))
				(_port (_int valid -2 0 94(_ent (_out))))
			)
		)
		(relu_unit
			(_object
				(_gen (_int g_conv_width -1 0 195(_ent((i 16)))))
				(_gen (_int g_relu_width -1 0 196(_ent((i 16)))))
				(_port (_int i_clk -2 0 199(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_conv_width-1~downto~0}~13 0 200(_array -2 ((_dto c 0 i 0)))))
				(_port (_int i_conv_out 22 0 200(_ent (_in))))
				(_port (_int i_enable -2 0 201(_ent (_in))))
				(_port (_int i_fifo_almost_full -2 0 202(_ent (_in))))
				(_port (_int i_fifo_full -2 0 203(_ent (_in))))
				(_port (_int i_fifo_prog_full -2 0 204(_ent (_in))))
				(_port (_int i_relu_en -2 0 205(_ent (_in))))
				(_port (_int i_reset_n -2 0 206(_ent (_in))))
				(_port (_int o_fifo_prog_full_thresh 16 0 207(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~1352 0 208(_array -2 ((_dto c 1 i 0)))))
				(_port (_int o_relu_out 23 0 208(_ent (_out))))
				(_port (_int o_wr_en -2 0 209(_ent (_out))))
			)
		)
		(Convolution_Controller
			(_object
				(_gen (_int g_axi_bus_width -1 0 99(_ent((i 32)))))
				(_gen (_int g_relu_width -1 0 100(_ent((i 16)))))
				(_gen (_int g_data_width -1 0 101(_ent((i 16)))))
				(_gen (_int g_weight_width -1 0 102(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~13 0 105(_array -2 ((_dto c 2 i 0)))))
				(_port (_int i_control_reg 22 0 105(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~136 0 106(_array -2 ((_dto c 3 i 0)))))
				(_port (_int i_conv_params_reg 23 0 106(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~13 0 107(_array -2 ((_dto c 4 i 0)))))
				(_port (_int i_conv_relu_output 24 0 107(_ent (_in))))
				(_port (_int i_ext_reset_n -2 0 108(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~138 0 109(_array -2 ((_dto c 5 i 0)))))
				(_port (_int i_filter_bytes_reg 25 0 109(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1310 0 110(_array -2 ((_dto c 6 i 0)))))
				(_port (_int i_filter_weights_addr_reg 26 0 110(_ent (_in))))
				(_port (_int i_inbuff_almost_empty -2 0 111(_ent (_in))))
				(_port (_int i_inbuff_almost_full -2 0 112(_ent (_in))))
				(_port (_int i_inbuff_empty -2 0 113(_ent (_in))))
				(_port (_int i_inbuff_full -2 0 114(_ent (_in))))
				(_port (_int i_inbuff_prog_empty -2 0 115(_ent (_in))))
				(_port (_int i_inbuff_prog_full -2 0 116(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1312 0 117(_array -2 ((_dto c 7 i 0)))))
				(_port (_int i_input_data_addr_reg 27 0 117(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1314 0 118(_array -2 ((_dto c 8 i 0)))))
				(_port (_int i_input_image_params_reg 28 0 118(_ent (_in))))
				(_port (_int i_master_clk -2 0 119(_ent (_in))))
				(_port (_int i_outbuff_almost_empty -2 0 120(_ent (_in))))
				(_port (_int i_outbuff_almost_full -2 0 121(_ent (_in))))
				(_port (_int i_outbuff_empty -2 0 122(_ent (_in))))
				(_port (_int i_outbuff_full -2 0 123(_ent (_in))))
				(_port (_int i_outbuff_prog_empty -2 0 124(_ent (_in))))
				(_port (_int i_outbuff_prog_full -2 0 125(_ent (_in))))
				(_port (_int i_outbuff_valid -2 0 126(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1316 0 127(_array -2 ((_dto c 9 i 0)))))
				(_port (_int i_output_data_addr_reg 29 0 127(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1318 0 128(_array -2 ((_dto c 10 i 0)))))
				(_port (_int i_output_image_params_reg 30 0 128(_ent (_in))))
				(_port (_int i_slave_clk -2 0 129(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1320 0 130(_array -2 ((_dto c 11 i 0)))))
				(_port (_int i_status_reg 31 0 130(_ent (_in))))
				(_port (_int i_we 7 0 131(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1322 0 132(_array -2 ((_dto c 12 i 0)))))
				(_port (_int o_control_reg 32 0 132(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1324 0 133(_array -2 ((_dto c 13 i 0)))))
				(_port (_int o_conv_params_reg 33 0 133(_ent (_out))))
				(_port (_int o_enable -2 0 134(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1326 0 135(_array -2 ((_dto c 14 i 0)))))
				(_port (_int o_filter_bytes_reg 34 0 135(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1328 0 136(_array -2 ((_dto c 15 i 0)))))
				(_port (_int o_filter_weights_addr_reg 35 0 136(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~13 0 137(_array -2 ((_dto c 16 i 0)))))
				(_port (_int o_image_data 36 0 137(_ent (_out))))
				(_port (_int o_inbuff_prog_full_thresh 8 0 138(_ent (_out))))
				(_port (_int o_inbuff_wr_en -2 0 139(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1332 0 140(_array -2 ((_dto c 17 i 0)))))
				(_port (_int o_input_data_addr_reg 37 0 140(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1334 0 141(_array -2 ((_dto c 18 i 0)))))
				(_port (_int o_input_image_params_reg 38 0 141(_ent (_out))))
				(_port (_int o_input_volume_channels 9 0 142(_ent (_out))))
				(_port (_int o_input_volume_size 10 0 143(_ent (_out))))
				(_port (_int o_number_of_filters 9 0 144(_ent (_out))))
				(_port (_int o_outbuff_prog_empty_thresh 8 0 145(_ent (_out))))
				(_port (_int o_outbuff_rd_en -2 0 146(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1336 0 147(_array -2 ((_dto c 19 i 0)))))
				(_port (_int o_output_data_addr_reg 39 0 147(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1338 0 148(_array -2 ((_dto c 20 i 0)))))
				(_port (_int o_output_image_params_reg 40 0 148(_ent (_out))))
				(_port (_int o_output_volume_channels 9 0 149(_ent (_out))))
				(_port (_int o_output_volume_size 10 0 150(_ent (_out))))
				(_port (_int o_pad 10 0 151(_ent (_out))))
				(_port (_int o_relu_en -2 0 152(_ent (_out))))
				(_port (_int o_start -2 0 153(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1340 0 154(_array -2 ((_dto c 21 i 0)))))
				(_port (_int o_status_reg 41 0 154(_ent (_out))))
				(_port (_int o_stride 10 0 155(_ent (_out))))
				(_port (_int o_weight_filter_channels 9 0 156(_ent (_out))))
				(_port (_int o_weight_filter_size 10 0 157(_ent (_out))))
			)
		)
	)
	(_inst CONVOLUTION 0 259(_comp filter_top)
		(_gen
			((g_data_width)(_code 22))
			((g_red_bits)(_code 23))
			((g_green_bits)(_code 24))
			((g_blue_bits)(_code 25))
			((g_weight_width)(_code 26))
			((g_multiplier_width)(_code 27))
			((g_product_width)(_code 28))
			((g_conv_width)(_code 29))
			((g_dsps_used)(_code 30))
		)
		(_port
			((i_clk)(i_master_clk))
			((i_enable)(enable))
			((i_inbuff_almost_empty)(inbuff_almost_empty))
			((i_inbuff_dout)(inbuff_dout(_range 31)))
			((i_inbuff_empty)(inbuff_empty))
			((i_inbuff_prog_empty)(inbuff_prog_empty))
			((i_inbuff_valid)(inbuff_valid))
			((i_input_volume_channels)(o_input_volume_channels))
			((i_input_volume_size(3))(o_input_volume_size(11)))
			((i_input_volume_size(2))(o_input_volume_size(10)))
			((i_input_volume_size(1))(o_input_volume_size(9)))
			((i_input_volume_size(0))(o_input_volume_size(8)))
			((i_number_of_filters)(BUS3154))
			((i_pad)(o_pad))
			((i_reset_n)(i_ext_reset_n))
			((i_stride)(o_stride))
			((i_weight_filter_channels)(o_weight_filter_channels))
			((i_weight_filter_size)(weight_filter_size))
			((o_conv_volume_out)(BUS575))
			((o_inbuff_prog_empty_thresh)(inbuff_prog_empty_thresh))
			((o_inbuff_rd_en)(inbuff_rd_en))
		)
		(_use (_ent . filter_top)
			(_gen
				((g_data_width)(_code 32))
				((g_red_bits)(_code 33))
				((g_green_bits)(_code 34))
				((g_blue_bits)(_code 35))
				((g_weight_width)(_code 36))
				((g_multiplier_width)(_code 37))
				((g_product_width)(_code 38))
				((g_conv_width)(_code 39))
				((g_dsps_used)(_code 40))
			)
			(_port
				((i_clk)(i_clk))
				((i_enable)(i_enable))
				((i_inbuff_almost_empty)(i_inbuff_almost_empty))
				((i_inbuff_empty)(i_inbuff_empty))
				((i_inbuff_prog_empty)(i_inbuff_prog_empty))
				((i_inbuff_valid)(i_inbuff_valid))
				((i_reset_n)(i_reset_n))
				((i_inbuff_dout)(i_inbuff_dout))
				((i_input_volume_channels)(i_input_volume_channels))
				((i_input_volume_size)(i_input_volume_size))
				((i_number_of_filters)(i_number_of_filters))
				((i_pad)(i_pad))
				((i_stride)(i_stride))
				((i_weight_filter_channels)(i_weight_filter_channels))
				((i_weight_filter_size)(i_weight_filter_size))
				((o_inbuff_rd_en)(o_inbuff_rd_en))
				((o_conv_volume_out)(o_conv_volume_out))
				((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
			)
		)
	)
	(_inst INPUT_BUFFER 0 295(_comp conv_input_buffer)
		(_port
			((din)(inbuff_din(_range 41)))
			((prog_empty_thresh)(inbuff_prog_empty_thresh))
			((prog_full_thresh)(inbuff_prog_full_thresh))
			((rd_clk)(i_master_clk))
			((rd_en)(inbuff_rd_en))
			((rst)(i_ext_reset_n))
			((wr_clk)(i_master_clk))
			((wr_en)(inbuff_wr_en))
			((almost_empty)(inbuff_almost_empty))
			((almost_full)(inbuff_almost_full))
			((dout)(inbuff_dout(_range 42)))
			((empty)(inbuff_empty))
			((full)(inbuff_full))
			((prog_empty)(inbuff_prog_empty))
			((prog_full)(inbuff_prog_full))
			((valid)(inbuff_valid))
		)
		(_use (_ent . conv_input_buffer)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst OUTPUT_BUFFER 0 315(_comp conv_output_buffer)
		(_port
			((din)(outbuff_din(_range 43)))
			((prog_empty_thresh)(outbuff_prog_empty_thresh))
			((prog_full_thresh)(outbuff_prog_full_thresh))
			((rd_clk)(i_master_clk))
			((rd_en)(outbuff_rd_en))
			((rst)(i_ext_reset_n))
			((wr_clk)(i_master_clk))
			((wr_en)(outbuff_wr_en))
			((almost_empty)(outbuff_almost_empty))
			((almost_full)(outbuff_almost_full))
			((dout)(outbuff_dout(_range 44)))
			((empty)(outbuff_empty))
			((full)(outbuff_full))
			((prog_empty)(outbuff_prog_empty))
			((prog_full)(outbuff_prog_full))
			((valid)(NET861))
		)
		(_use (_ent . conv_output_buffer)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst RELU 0 335(_comp relu_unit)
		(_gen
			((g_conv_width)(_code 45))
			((g_relu_width)(_code 46))
		)
		(_port
			((i_clk)(i_master_clk))
			((i_conv_out)(BUS575(d_31_0)))
			((i_enable)(enable))
			((i_fifo_almost_full)(outbuff_almost_full))
			((i_fifo_full)(outbuff_full))
			((i_fifo_prog_full)(outbuff_prog_full))
			((i_relu_en)(NET2508))
			((i_reset_n)(i_ext_reset_n))
			((o_fifo_prog_full_thresh)(outbuff_prog_full_thresh))
			((o_relu_out)(outbuff_din(_range 47)))
			((o_wr_en)(outbuff_wr_en))
		)
		(_use (_ent . relu_unit)
			(_gen
				((g_conv_width)(_code 48))
				((g_relu_width)(_code 49))
			)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_relu_en)(i_relu_en))
				((i_enable)(i_enable))
				((i_conv_out)(i_conv_out))
				((i_fifo_full)(i_fifo_full))
				((i_fifo_almost_full)(i_fifo_almost_full))
				((i_fifo_prog_full)(i_fifo_prog_full))
				((o_relu_out)(o_relu_out))
				((o_wr_en)(o_wr_en))
				((o_fifo_prog_full_thresh)(o_fifo_prog_full_thresh))
			)
		)
	)
	(_inst ROUTER 0 354(_comp Convolution_Controller)
		(_gen
			((g_axi_bus_width)(_code 50))
			((g_relu_width)(_code 51))
			((g_data_width)(_code 52))
		)
		(_port
			((i_control_reg)(o_wd(d_31_0)))
			((i_conv_params_reg)(o_wd(d_255_224)))
			((i_conv_relu_output)(outbuff_dout(_range 53)))
			((i_ext_reset_n)(i_ext_reset_n))
			((i_filter_bytes_reg)(o_wd(d_287_256)))
			((i_filter_weights_addr_reg)(o_wd(d_159_128)))
			((i_inbuff_almost_empty)(inbuff_almost_empty))
			((i_inbuff_almost_full)(inbuff_almost_full))
			((i_inbuff_empty)(inbuff_prog_empty))
			((i_inbuff_full)(inbuff_full))
			((i_inbuff_prog_empty)(inbuff_empty))
			((i_inbuff_prog_full)(inbuff_prog_full))
			((i_input_data_addr_reg)(o_wd(d_95_64)))
			((i_input_image_params_reg)(o_wd(d_191_160)))
			((i_master_clk)(i_master_clk))
			((i_outbuff_almost_empty)(outbuff_almost_empty))
			((i_outbuff_almost_full)(outbuff_almost_full))
			((i_outbuff_empty)(outbuff_empty))
			((i_outbuff_full)(outbuff_full))
			((i_outbuff_prog_empty)(outbuff_prog_empty))
			((i_outbuff_prog_full)(outbuff_prog_full))
			((i_outbuff_valid)(NET861))
			((i_output_data_addr_reg)(o_wd(d_127_96)))
			((i_output_image_params_reg)(o_wd(d_223_192)))
			((i_slave_clk)(i_slave_clk))
			((i_status_reg)(o_wd(d_63_32)))
			((i_we)(i_we))
			((o_control_reg)(i_rd(d_287_256)))
			((o_conv_params_reg)(i_rd(d_63_32)))
			((o_enable)(enable))
			((o_filter_bytes_reg)(i_rd(d_31_0)))
			((o_filter_weights_addr_reg)(i_rd(d_159_128)))
			((o_image_data)(inbuff_din(_range 54)))
			((o_inbuff_prog_full_thresh)(inbuff_prog_full_thresh))
			((o_inbuff_wr_en)(inbuff_wr_en))
			((o_input_data_addr_reg)(i_rd(d_223_192)))
			((o_input_image_params_reg)(i_rd(d_127_96)))
			((o_input_volume_channels)(o_input_volume_channels))
			((o_input_volume_size(3))(o_input_volume_size(11)))
			((o_input_volume_size(2))(o_input_volume_size(10)))
			((o_input_volume_size(1))(o_input_volume_size(9)))
			((o_input_volume_size(0))(o_input_volume_size(8)))
			((o_number_of_filters)(BUS3154))
			((o_outbuff_prog_empty_thresh)(outbuff_prog_empty_thresh))
			((o_outbuff_rd_en)(outbuff_rd_en))
			((o_output_data_addr_reg)(i_rd(d_191_160)))
			((o_output_image_params_reg)(i_rd(d_95_64)))
			((o_output_volume_channels)(o_output_volume_channels))
			((o_output_volume_size)(o_output_volume_size))
			((o_pad)(o_pad))
			((o_relu_en)(NET2508))
			((o_start)(o_start))
			((o_status_reg)(i_rd(d_255_224)))
			((o_stride)(o_stride))
			((o_weight_filter_channels)(o_weight_filter_channels))
			((o_weight_filter_size)(weight_filter_size))
		)
		(_use (_ent . Convolution_Controller)
			(_gen
				((g_axi_bus_width)(_code 55))
				((g_relu_width)(_code 56))
				((g_data_width)(_code 57))
			)
			(_port
				((i_slave_clk)(i_slave_clk))
				((i_master_clk)(i_master_clk))
				((i_ext_reset_n)(i_ext_reset_n))
				((i_we)(i_we))
				((i_control_reg)(i_control_reg))
				((i_status_reg)(i_status_reg))
				((i_input_data_addr_reg)(i_input_data_addr_reg))
				((i_output_data_addr_reg)(i_output_data_addr_reg))
				((i_filter_weights_addr_reg)(i_filter_weights_addr_reg))
				((i_filter_bytes_reg)(i_filter_bytes_reg))
				((i_input_image_params_reg)(i_input_image_params_reg))
				((i_output_image_params_reg)(i_output_image_params_reg))
				((i_conv_params_reg)(i_conv_params_reg))
				((o_control_reg)(o_control_reg))
				((o_status_reg)(o_status_reg))
				((o_input_data_addr_reg)(o_input_data_addr_reg))
				((o_output_data_addr_reg)(o_output_data_addr_reg))
				((o_filter_weights_addr_reg)(o_filter_weights_addr_reg))
				((o_filter_bytes_reg)(o_filter_bytes_reg))
				((o_input_image_params_reg)(o_input_image_params_reg))
				((o_output_image_params_reg)(o_output_image_params_reg))
				((o_conv_params_reg)(o_conv_params_reg))
				((i_inbuff_full)(i_inbuff_full))
				((i_inbuff_almost_full)(i_inbuff_almost_full))
				((i_inbuff_prog_full)(i_inbuff_prog_full))
				((i_inbuff_empty)(i_inbuff_empty))
				((i_inbuff_almost_empty)(i_inbuff_almost_empty))
				((i_inbuff_prog_empty)(i_inbuff_prog_empty))
				((i_conv_relu_output)(i_conv_relu_output))
				((i_outbuff_valid)(i_outbuff_valid))
				((i_outbuff_empty)(i_outbuff_empty))
				((i_outbuff_almost_empty)(i_outbuff_almost_empty))
				((i_outbuff_prog_empty)(i_outbuff_prog_empty))
				((i_outbuff_full)(i_outbuff_full))
				((i_outbuff_almost_full)(i_outbuff_almost_full))
				((i_outbuff_prog_full)(i_outbuff_prog_full))
				((o_image_data)(o_image_data))
				((o_inbuff_wr_en)(o_inbuff_wr_en))
				((o_inbuff_prog_full_thresh)(o_inbuff_prog_full_thresh))
				((o_outbuff_rd_en)(o_outbuff_rd_en))
				((o_outbuff_prog_empty_thresh)(o_outbuff_prog_empty_thresh))
				((o_relu_en)(o_relu_en))
				((o_enable)(o_enable))
				((o_start)(o_start))
				((o_input_volume_size)(o_input_volume_size))
				((o_input_volume_channels)(o_input_volume_channels))
				((o_output_volume_size)(o_output_volume_size))
				((o_output_volume_channels)(o_output_volume_channels))
				((o_weight_filter_size)(o_weight_filter_size))
				((o_weight_filter_channels)(o_weight_filter_channels))
				((o_number_of_filters)(o_number_of_filters))
				((o_stride)(o_stride))
				((o_pad)(o_pad))
			)
		)
	)
	(_object
		(_gen (_int g_axi_bus_width -1 0 31 \16\ (_ent((i 16)))))
		(_gen (_int g_data_width -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen (_int g_red_bits -1 0 33 \4\ (_ent((i 4)))))
		(_gen (_int g_green_bits -1 0 34 \4\ (_ent((i 4)))))
		(_gen (_int g_blue_bits -1 0 35 \4\ (_ent((i 4)))))
		(_gen (_int g_weight_width -1 0 36 \16\ (_ent((i 16)))))
		(_gen (_int g_multiplier_width -1 0 37 \16\ (_ent((i 16)))))
		(_gen (_int g_product_width -1 0 38 \32\ (_ent((i 32)))))
		(_gen (_int g_conv_width -1 0 39 \16\ (_ent((i 16)))))
		(_gen (_int g_relu_width -1 0 40 \16\ (_ent((i 16)))))
		(_gen (_int g_dsps_used -1 0 41 \200\ (_ent((i 200)))))
		(_port (_int i_ext_reset_n -2 0 44(_ent(_in))))
		(_port (_int i_master_clk -2 0 45(_ent(_in))))
		(_port (_int i_slave_clk -2 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 47(_array -2 ((_dto i 19 i 0)))))
		(_port (_int i_we 0 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{{32*20}-1~downto~0}~12 0 48(_array -2 ((_dto i 639 i 0)))))
		(_port (_int o_wd 1 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{{32*20}-1~downto~0}~122 0 49(_array -2 ((_dto i 639 i 0)))))
		(_port (_int i_rd 2 0 49(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 60(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 79(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 80(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 131(_array -2 ((_dto i 19 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 138(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 142(_array -2 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 143(_array -2 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 176(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1344 0 180(_array -2 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1346 0 181(_array -2 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 188(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1348 0 189(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1350 0 207(_array -2 ((_dto i 9 i 0)))))
		(_sig (_int enable -2 0 215(_arch(_uni))))
		(_sig (_int inbuff_almost_empty -2 0 216(_arch(_uni))))
		(_sig (_int inbuff_almost_full -2 0 217(_arch(_uni))))
		(_sig (_int inbuff_empty -2 0 218(_arch(_uni))))
		(_sig (_int inbuff_full -2 0 219(_arch(_uni))))
		(_sig (_int inbuff_prog_empty -2 0 220(_arch(_uni))))
		(_sig (_int inbuff_prog_full -2 0 221(_arch(_uni))))
		(_sig (_int inbuff_rd_en -2 0 222(_arch(_uni))))
		(_sig (_int inbuff_valid -2 0 223(_arch(_uni))))
		(_sig (_int inbuff_wr_en -2 0 224(_arch(_uni))))
		(_sig (_int NET2508 -2 0 225(_arch(_uni))))
		(_sig (_int NET861 -2 0 226(_arch(_uni))))
		(_sig (_int outbuff_almost_empty -2 0 227(_arch(_uni))))
		(_sig (_int outbuff_almost_full -2 0 228(_arch(_uni))))
		(_sig (_int outbuff_empty -2 0 229(_arch(_uni))))
		(_sig (_int outbuff_full -2 0 230(_arch(_uni))))
		(_sig (_int outbuff_prog_empty -2 0 231(_arch(_uni))))
		(_sig (_int outbuff_prog_full -2 0 232(_arch(_uni))))
		(_sig (_int outbuff_rd_en -2 0 233(_arch(_uni))))
		(_sig (_int outbuff_wr_en -2 0 234(_arch(_uni))))
		(_sig (_int o_start -2 0 235(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1354 0 236(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int BUS3154 17 0 236(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1356 0 237(_array -2 ((_dto i 31 i 0)))))
		(_sig (_int BUS575 18 0 237(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1358 0 238(_array -2 ((_dto c 58 i 0)))))
		(_sig (_int inbuff_din 19 0 238(_arch(_uni))))
		(_sig (_int inbuff_dout 19 0 239(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1360 0 240(_array -2 ((_dto i 9 i 0)))))
		(_sig (_int inbuff_prog_empty_thresh 20 0 240(_arch(_uni))))
		(_sig (_int inbuff_prog_full_thresh 20 0 241(_arch(_uni))))
		(_sig (_int outbuff_din 19 0 242(_arch(_uni))))
		(_sig (_int outbuff_dout 19 0 243(_arch(_uni))))
		(_sig (_int outbuff_prog_empty_thresh 20 0 244(_arch(_uni))))
		(_sig (_int outbuff_prog_full_thresh 20 0 245(_arch(_uni))))
		(_sig (_int o_input_volume_channels 17 0 246(_arch(_uni))))
		(_sig (_int o_input_volume_size 17 0 247(_arch(_uni))))
		(_sig (_int o_output_volume_channels 17 0 248(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1362 0 249(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int o_output_volume_size 21 0 249(_arch(_uni))))
		(_sig (_int o_pad 21 0 250(_arch(_uni))))
		(_sig (_int o_stride 21 0 251(_arch(_uni))))
		(_sig (_int o_weight_filter_channels 17 0 252(_arch(_uni))))
		(_sig (_int weight_filter_size 21 0 253(_arch(_uni))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 59 -1)
)
V 000045 55 1204          1505623667902 arch
(_unit VHDL (filter_accumulator 0 30(arch 0 53))
	(_version vd0)
	(_time 1505623667903 2017.09.16 21:47:47)
	(_source (\./../src/filter_accumulator.vhd\))
	(_parameters tan)
	(_code fff9feafa0a8f8e8faafeaa4acfaa9f9fef9fcf9fc)
	(_ent
		(_time 1505622777451)
	)
	(_object
		(_port (_int i_clk -1 0 32(_ent(_in))))
		(_port (_int i_reset_n -1 0 33(_ent(_in))))
		(_port (_int i_acc_data_valid -1 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 36(_array -1 ((_dto i 31 i 0)))))
		(_port (_int i_acc_data 0 0 36(_ent(_in))))
		(_port (_int i_recycled_acc_data_en -1 0 37(_ent(_in))))
		(_port (_int i_recycled_acc_data 0 0 39(_ent(_in))))
		(_port (_int o_acc_filter_data 0 0 41(_ent(_out))))
		(_port (_int o_data_valid -1 0 43(_ent(_out))))
		(_port (_int i_full -1 0 44(_ent(_in))))
		(_port (_int i_almost_full -1 0 45(_ent(_in))))
		(_port (_int i_prog_full -1 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 47(_array -1 ((_dto i 10 i 0)))))
		(_port (_int o_prog_full_thresh 1 0 47(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000066 55 16693         1505623667919 filter_accumulator_fifo_a
(_unit VHDL (filter_accumulator_fifo 0 43(filter_accumulator_fifo_a 0 63))
	(_version vd0)
	(_time 1505623667920 2017.09.16 21:47:47)
	(_source (\./../src/filter_accumulator_fifo.vhd\))
	(_parameters tan)
	(_code 0e080008525909190a090b0e1c5709080f080d080d090b)
	(_ent
		(_time 1505621299561)
	)
	(_comp
		(wrapped_filter_accumulator_fifo
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int rst -1 0 68(_ent (_in))))
				(_port (_int din 2 0 69(_ent (_in))))
				(_port (_int wr_en -1 0 70(_ent (_in))))
				(_port (_int rd_en -1 0 71(_ent (_in))))
				(_port (_int prog_empty_thresh 3 0 72(_ent (_in))))
				(_port (_int prog_full_thresh 3 0 73(_ent (_in))))
				(_port (_int dout 2 0 74(_ent (_out))))
				(_port (_int full -1 0 75(_ent (_out))))
				(_port (_int almost_full -1 0 76(_ent (_out))))
				(_port (_int empty -1 0 77(_ent (_out))))
				(_port (_int almost_empty -1 0 78(_ent (_out))))
				(_port (_int valid -1 0 79(_ent (_out))))
				(_port (_int prog_full -1 0 80(_ent (_out))))
				(_port (_int prog_empty -1 0 81(_ent (_out))))
			)
		)
	)
	(_inst U0 0 281(_comp wrapped_filter_accumulator_fifo)
		(_port
			((clk)(clk))
			((rst)(rst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
			((valid)(valid))
			((prog_full)(prog_full))
			((prog_empty)(prog_empty))
		)
		(_use (_ent xilinxcorelib fifo_generator_v9_3 behavioral)
			(_gen
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 12)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 32)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 32)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"artix7"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 1)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 0)))
				((C_PRELOAD_REGS)((i 1)))
				((C_PRIM_FIFO_TYPE)(_string \"2kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 4)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 5)))
				((C_PROG_EMPTY_TYPE)((i 3)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 2047)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 2046)))
				((C_PROG_FULL_TYPE)((i 3)))
				((C_RD_DATA_COUNT_WIDTH)((i 12)))
				((C_RD_DEPTH)((i 2048)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 11)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 1)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 12)))
				((C_WR_DEPTH)((i 2048)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 11)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(prog_empty_thresh))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(prog_full_thresh))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(valid))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(prog_full))
				((PROG_EMPTY)(prog_empty))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 45(_ent(_in))))
		(_port (_int rst -1 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -1 ((_dto i 31 i 0)))))
		(_port (_int din 0 0 47(_ent(_in))))
		(_port (_int wr_en -1 0 48(_ent(_in))))
		(_port (_int rd_en -1 0 49(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 50(_array -1 ((_dto i 10 i 0)))))
		(_port (_int prog_empty_thresh 1 0 50(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 51(_ent(_in))))
		(_port (_int dout 0 0 52(_ent(_out))))
		(_port (_int full -1 0 53(_ent(_out))))
		(_port (_int almost_full -1 0 54(_ent(_out))))
		(_port (_int empty -1 0 55(_ent(_out))))
		(_port (_int almost_empty -1 0 56(_ent(_out))))
		(_port (_int valid -1 0 57(_ent(_out))))
		(_port (_int prog_full -1 0 58(_ent(_out))))
		(_port (_int prog_empty -1 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 69(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 72(_array -1 ((_dto i 10 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000045 55 35167         1505687416070 arch
(_unit VHDL (filter_top 0 48(arch 0 83))
	(_version vd0)
	(_time 1505687416071 2017.09.17 15:30:16)
	(_source (\./../compile/filter_top.vhd\))
	(_parameters tan)
	(_code cac5ca9f929dcdddcecec9cad893cdcdcecc9ccdcacccc)
	(_ent
		(_time 1505640156615)
	)
	(_comp
		(accumulator_relay
			(_object
				(_port (_int i_acc_filter_data 14 0 171(_ent (_in))))
				(_port (_int i_almost_empty -2 0 172(_ent (_in))))
				(_port (_int i_clk -2 0 173(_ent (_in))))
				(_port (_int i_data_valid -2 0 174(_ent (_in))))
				(_port (_int i_empty -2 0 175(_ent (_in))))
				(_port (_int i_prog_empty -2 0 176(_ent (_in))))
				(_port (_int i_reset_n -2 0 177(_ent (_in))))
				(_port (_int o_conv_volume_out 14 0 178(_ent (_out))))
				(_port (_int o_prog_emtpy_thresh 15 0 179(_ent (_out))))
				(_port (_int o_rd_en -2 0 180(_ent (_out))))
				(_port (_int o_recycled_acc_data 14 0 181(_ent (_out))))
				(_port (_int o_recycled_acc_data_en -2 0 182(_ent (_out))))
			)
		)
		(accumulator
			(_object
				(_gen (_int g_product_width -1 0 155(_ent((i 32)))))
				(_gen (_int g_accumulator_width -1 0 156(_ent((i 32)))))
				(_gen (_int g_dsps_used -1 0 157(_ent((i 200)))))
				(_port (_int i_clk -2 0 160(_ent (_in))))
				(_port (_int i_enable -2 0 161(_ent (_in))))
				(_port (_int i_filter_size 13 0 162(_ent (_in))))
				(_type (_int ~array_type_varx32bit{g_dsps_used-1~downto~0}~13 0 163(_array -3 ((_dto c 2 i 0)))))
				(_port (_int i_products_array 47 0 163(_ent (_in))))
				(_port (_int i_reset_n -2 0 164(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_accumulator_width-1~downto~0}~13 0 165(_array -2 ((_dto c 3 i 0)))))
				(_port (_int o_acc_data 48 0 165(_ent (_out))))
				(_port (_int o_acc_valid -2 0 166(_ent (_out))))
			)
		)
		(filter_accumulator
			(_object
				(_port (_int i_acc_data 16 0 187(_ent (_in))))
				(_port (_int i_acc_data_valid -2 0 188(_ent (_in))))
				(_port (_int i_almost_full -2 0 189(_ent (_in))))
				(_port (_int i_clk -2 0 190(_ent (_in))))
				(_port (_int i_full -2 0 191(_ent (_in))))
				(_port (_int i_prog_full -2 0 192(_ent (_in))))
				(_port (_int i_recycled_acc_data 16 0 193(_ent (_in))))
				(_port (_int i_recycled_acc_data_en -2 0 194(_ent (_in))))
				(_port (_int i_reset_n -2 0 195(_ent (_in))))
				(_port (_int o_acc_filter_data 16 0 196(_ent (_out))))
				(_port (_int o_data_valid -2 0 197(_ent (_out))))
				(_port (_int o_prog_full_thresh 17 0 198(_ent (_out))))
			)
		)
		(filter_accumulator_fifo
			(_object
				(_port (_int clk -2 0 97(_ent (_in))))
				(_port (_int din 7 0 98(_ent (_in))))
				(_port (_int prog_empty_thresh 8 0 99(_ent (_in))))
				(_port (_int prog_full_thresh 8 0 100(_ent (_in))))
				(_port (_int rd_en -2 0 101(_ent (_in))))
				(_port (_int rst -2 0 102(_ent (_in))))
				(_port (_int wr_en -2 0 103(_ent (_in))))
				(_port (_int almost_empty -2 0 104(_ent (_out))))
				(_port (_int almost_full -2 0 105(_ent (_out))))
				(_port (_int dout 7 0 106(_ent (_out))))
				(_port (_int empty -2 0 107(_ent (_out))))
				(_port (_int full -2 0 108(_ent (_out))))
				(_port (_int prog_empty -2 0 109(_ent (_out))))
				(_port (_int prog_full -2 0 110(_ent (_out))))
				(_port (_int valid -2 0 111(_ent (_out))))
			)
		)
		(input_fifo_net_controller
			(_object
				(_gen (_int g_weight_width -1 0 203(_ent((i 16)))))
				(_gen (_int g_data_width -1 0 204(_ent((i 16)))))
				(_gen (_int g_dsps_used -1 0 205(_ent((i 200)))))
				(_port (_int i_clk -2 0 208(_ent (_in))))
				(_port (_int i_enable -2 0 209(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~13 0 210(_array -2 ((_dto c 4 i 0)))))
				(_port (_int i_get_volume_row 47 0 210(_ent (_in))))
				(_port (_int i_inbuff_almost_empty -2 0 211(_ent (_in))))
				(_port (_int i_inbuff_dout 18 0 212(_ent (_in))))
				(_port (_int i_inbuff_empty -2 0 213(_ent (_in))))
				(_port (_int i_inbuff_prog_empty -2 0 214(_ent (_in))))
				(_port (_int i_inbuff_valid -2 0 215(_ent (_in))))
				(_port (_int i_input_volume_channels 19 0 216(_ent (_in))))
				(_port (_int i_input_volume_size 20 0 217(_ent (_in))))
				(_port (_int i_number_of_filters 19 0 218(_ent (_in))))
				(_port (_int i_pad 20 0 219(_ent (_in))))
				(_port (_int i_reset_n -2 0 220(_ent (_in))))
				(_port (_int i_stride 20 0 221(_ent (_in))))
				(_port (_int i_weight_filter_channels 19 0 222(_ent (_in))))
				(_port (_int i_weight_filter_size 20 0 223(_ent (_in))))
				(_port (_int o_inbuff_prog_empty_thresh 21 0 224(_ent (_out))))
				(_port (_int o_inbuff_rd_en -2 0 225(_ent (_out))))
				(_type (_int ~array_type_varx16bit{g_dsps_used-1~downto~0}~13 0 226(_array -4 ((_dto c 5 i 0)))))
				(_port (_int o_volume_data 48 0 226(_ent (_out))))
				(_type (_int ~array_type_varx16bit{g_dsps_used-1~downto~0}~1323 0 227(_array -4 ((_dto c 6 i 0)))))
				(_port (_int o_weight_data 49 0 227(_ent (_out))))
			)
		)
		(conv_multiplier
			(_object
				(_port (_int a 5 0 89(_ent (_in))))
				(_port (_int b 5 0 90(_ent (_in))))
				(_port (_int clk -2 0 91(_ent (_in))))
				(_port (_int p 6 0 92(_ent (_out))))
			)
		)
		(input_network_fifo
			(_object
				(_port (_int din 9 0 116(_ent (_in))))
				(_port (_int prog_empty_thresh 10 0 117(_ent (_in))))
				(_port (_int prog_full_thresh 10 0 118(_ent (_in))))
				(_port (_int rd_clk -2 0 119(_ent (_in))))
				(_port (_int rd_en -2 0 120(_ent (_in))))
				(_port (_int rst -2 0 121(_ent (_in))))
				(_port (_int wr_clk -2 0 122(_ent (_in))))
				(_port (_int wr_en -2 0 123(_ent (_in))))
				(_port (_int almost_empty -2 0 124(_ent (_out))))
				(_port (_int almost_full -2 0 125(_ent (_out))))
				(_port (_int dout 9 0 126(_ent (_out))))
				(_port (_int empty -2 0 127(_ent (_out))))
				(_port (_int full -2 0 128(_ent (_out))))
				(_port (_int prog_empty -2 0 129(_ent (_out))))
				(_port (_int prog_full -2 0 130(_ent (_out))))
				(_port (_int valid -2 0 131(_ent (_out))))
			)
		)
		(volume_mux
			(_object
				(_gen (_int g_mux_id -1 0 232(_ent((i 0)))))
				(_port (_int i_almost_full -2 0 235(_ent (_in))))
				(_port (_int i_clk -2 0 236(_ent (_in))))
				(_port (_int i_enable -2 0 237(_ent (_in))))
				(_port (_int i_filter_size 22 0 238(_ent (_in))))
				(_port (_int i_filters_processed -2 0 239(_ent (_in))))
				(_port (_int i_full -2 0 240(_ent (_in))))
				(_port (_int i_new_data 23 0 241(_ent (_in))))
				(_port (_int i_prev_data 23 0 242(_ent (_in))))
				(_port (_int i_prog_full -2 0 243(_ent (_in))))
				(_port (_int i_recycled_data 23 0 244(_ent (_in))))
				(_port (_int i_reset_n -2 0 245(_ent (_in))))
				(_port (_int o_data 23 0 246(_ent (_out))))
				(_port (_int o_data_valid -2 0 247(_ent (_out))))
				(_port (_int o_get_volume_row -2 0 248(_ent (_out))))
				(_port (_int o_prog_full_thresh 24 0 249(_ent (_out))))
			)
		)
		(volume_router
			(_object
				(_port (_int i_almost_empty -2 0 254(_ent (_in))))
				(_port (_int i_clk -2 0 255(_ent (_in))))
				(_port (_int i_empty -2 0 256(_ent (_in))))
				(_port (_int i_enable -2 0 257(_ent (_in))))
				(_port (_int i_fifo_data_valid -2 0 258(_ent (_in))))
				(_port (_int i_filters_loaded -2 0 259(_ent (_in))))
				(_port (_int i_is_last_volume_primed -2 0 260(_ent (_in))))
				(_port (_int i_prog_empty -2 0 261(_ent (_in))))
				(_port (_int i_reset_n -2 0 262(_ent (_in))))
				(_port (_int i_volume_data 25 0 263(_ent (_in))))
				(_port (_int o_data_mult 25 0 264(_ent (_out))))
				(_port (_int o_data_valid -2 0 265(_ent (_out))))
				(_port (_int o_prog_empty_thresh 26 0 266(_ent (_out))))
				(_port (_int o_rd_en -2 0 267(_ent (_out))))
				(_port (_int o_recycled_data 25 0 268(_ent (_out))))
				(_port (_int o_rows_complete -2 0 269(_ent (_out))))
				(_port (_int o_this_last_volume_primed -2 0 270(_ent (_out))))
			)
		)
		(weights_router
			(_object
				(_port (_int i_almost_empty -2 0 275(_ent (_in))))
				(_port (_int i_clk -2 0 276(_ent (_in))))
				(_port (_int i_empty -2 0 277(_ent (_in))))
				(_port (_int i_enable -2 0 278(_ent (_in))))
				(_port (_int i_fifo_data_valid -2 0 279(_ent (_in))))
				(_port (_int i_filter_data 27 0 280(_ent (_in))))
				(_port (_int i_num_filters 28 0 281(_ent (_in))))
				(_port (_int i_prog_empty -2 0 282(_ent (_in))))
				(_port (_int i_reset_n -2 0 283(_ent (_in))))
				(_port (_int i_volume_primed -2 0 284(_ent (_in))))
				(_port (_int o_data_valid -2 0 285(_ent (_out))))
				(_port (_int o_filter_loaded -2 0 286(_ent (_out))))
				(_port (_int o_filters_processed -2 0 287(_ent (_out))))
				(_port (_int o_prog_empty_thresh 29 0 288(_ent (_out))))
				(_port (_int o_rd_en -2 0 289(_ent (_out))))
				(_port (_int o_recycle_filter_data 27 0 290(_ent (_out))))
				(_port (_int o_recycle_filter_en -2 0 291(_ent (_out))))
				(_port (_int o_weights_mult 27 0 292(_ent (_out))))
			)
		)
		(weight_fifo
			(_object
				(_port (_int clk -2 0 136(_ent (_in))))
				(_port (_int din 11 0 137(_ent (_in))))
				(_port (_int prog_empty_thresh 12 0 138(_ent (_in))))
				(_port (_int prog_full_thresh 12 0 139(_ent (_in))))
				(_port (_int rd_en -2 0 140(_ent (_in))))
				(_port (_int rst -2 0 141(_ent (_in))))
				(_port (_int wr_en -2 0 142(_ent (_in))))
				(_port (_int almost_empty -2 0 143(_ent (_out))))
				(_port (_int almost_full -2 0 144(_ent (_out))))
				(_port (_int dout 11 0 145(_ent (_out))))
				(_port (_int empty -2 0 146(_ent (_out))))
				(_port (_int full -2 0 147(_ent (_out))))
				(_port (_int prog_empty -2 0 148(_ent (_out))))
				(_port (_int prog_full -2 0 149(_ent (_out))))
				(_port (_int valid -2 0 150(_ent (_out))))
			)
		)
		(weight_mux
			(_object
				(_gen (_int g_mux_id -1 0 297(_ent((i 0)))))
				(_port (_int i_almost_full -2 0 300(_ent (_in))))
				(_port (_int i_clk -2 0 301(_ent (_in))))
				(_port (_int i_enable -2 0 302(_ent (_in))))
				(_port (_int i_filter_size 30 0 303(_ent (_in))))
				(_port (_int i_full -2 0 304(_ent (_in))))
				(_port (_int i_new_filter_data 31 0 305(_ent (_in))))
				(_port (_int i_num_filters 32 0 306(_ent (_in))))
				(_port (_int i_prog_full -2 0 307(_ent (_in))))
				(_port (_int i_recycled_filter 31 0 308(_ent (_in))))
				(_port (_int i_recycled_filter_en -2 0 309(_ent (_in))))
				(_port (_int i_reset_n -2 0 310(_ent (_in))))
				(_port (_int o_current_filter_num 32 0 311(_ent (_out))))
				(_port (_int o_data_valid -2 0 312(_ent (_out))))
				(_port (_int o_filter_data 31 0 313(_ent (_out))))
				(_port (_int o_prog_full_thresh 33 0 314(_ent (_out))))
			)
		)
	)
	(_inst ACCUMULATOR_RELAY_UNIT 0 392(_comp accumulator_relay)
		(_port
			((i_acc_filter_data)(acc_fifo_dout))
			((i_almost_empty)(acc_fifo_almost_empty))
			((i_clk)(i_clk))
			((i_data_valid)(acc_fifo_valid))
			((i_empty)(acc_fifo_empty))
			((i_prog_empty)(acc_fifo_prog_empty))
			((i_reset_n)(i_reset_n))
			((o_conv_volume_out)(o_conv_volume_out))
			((o_prog_emtpy_thresh)(acc_fifo_prog_empty_thresh))
			((o_rd_en)(acc_fifo_rd_en))
			((o_recycled_acc_data)(recycled_acc_data))
			((o_recycled_acc_data_en)(recycled_acc_data_en))
		)
		(_use (_ent . accumulator_relay)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_acc_filter_data)(i_acc_filter_data))
				((o_recycled_acc_data)(o_recycled_acc_data))
				((o_recycled_acc_data_en)(o_recycled_acc_data_en))
				((i_data_valid)(i_data_valid))
				((o_rd_en)(o_rd_en))
				((i_empty)(i_empty))
				((i_almost_empty)(i_almost_empty))
				((i_prog_empty)(i_prog_empty))
				((o_prog_emtpy_thresh)(o_prog_emtpy_thresh))
				((o_conv_volume_out)(o_conv_volume_out))
			)
		)
	)
	(_inst DSP_ACCUMULATOR 0 408(_comp accumulator)
		(_gen
			((g_product_width)(_code 7))
			((g_accumulator_width)(_code 8))
		)
		(_port
			((i_clk)(i_clk))
			((i_enable)(i_enable))
			((i_filter_size)(filter_size))
			((i_products_array)(products_array(d_199_0)))
			((i_reset_n)(i_reset_n))
			((o_acc_data)(acc_data(d_31_0)))
			((o_acc_valid)(acc_valid))
		)
		(_use (_ent . accumulator)
			(_gen
				((g_product_width)(_code 9))
				((g_accumulator_width)(_code 10))
			)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_enable)(i_enable))
				((i_products_array)(i_products_array))
				((i_filter_size)(i_filter_size))
				((o_acc_valid)(o_acc_valid))
				((o_acc_data)(o_acc_data))
			)
		)
	)
	(_inst FILTER_ACCUMULATOR_UNIT 0 423(_comp filter_accumulator)
		(_port
			((i_acc_data)(acc_data))
			((i_acc_data_valid)(acc_valid))
			((i_almost_full)(acc_fifo_almost_full))
			((i_clk)(Dangling_Input_Signal))
			((i_full)(acc_fifo_full))
			((i_prog_full)(acc_fifo_prog_full))
			((i_recycled_acc_data)(recycled_acc_data))
			((i_recycled_acc_data_en)(recycled_acc_data_en))
			((i_reset_n)(Dangling_Input_Signal))
			((o_acc_filter_data)(accu_fifo_input))
			((o_data_valid)(acc_fifo_wr_en))
			((o_prog_full_thresh)(acc_fifo_prog_full_thresh))
		)
		(_use (_ent . filter_accumulator)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_acc_data_valid)(i_acc_data_valid))
				((i_acc_data)(i_acc_data))
				((i_recycled_acc_data_en)(i_recycled_acc_data_en))
				((i_recycled_acc_data)(i_recycled_acc_data))
				((o_acc_filter_data)(o_acc_filter_data))
				((o_data_valid)(o_data_valid))
				((i_full)(i_full))
				((i_almost_full)(i_almost_full))
				((i_prog_full)(i_prog_full))
				((o_prog_full_thresh)(o_prog_full_thresh))
			)
		)
	)
	(_inst FILTER_ACCU_FIFO 0 439(_comp filter_accumulator_fifo)
		(_port
			((clk)(Dangling_Input_Signal))
			((din)(accu_fifo_input))
			((prog_empty_thresh)(acc_fifo_prog_empty_thresh))
			((prog_full_thresh)(acc_fifo_prog_full_thresh))
			((rd_en)(acc_fifo_rd_en))
			((rst)(Dangling_Input_Signal))
			((wr_en)(acc_fifo_wr_en))
			((almost_empty)(acc_fifo_almost_empty))
			((almost_full)(acc_fifo_almost_full))
			((dout)(acc_fifo_dout))
			((empty)(acc_fifo_empty))
			((full)(acc_fifo_full))
			((prog_empty)(acc_fifo_prog_empty))
			((prog_full)(acc_fifo_prog_full))
			((valid)(acc_fifo_valid))
		)
		(_use (_ent . filter_accumulator_fifo)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U13 0 458(_comp input_fifo_net_controller)
		(_gen
			((g_weight_width)(_code 11))
			((g_data_width)(_code 12))
			((g_dsps_used)(_code 13))
		)
		(_port
			((i_clk)(i_rd_clk))
			((i_enable)(i_enable))
			((i_get_volume_row)(get_volume_row(_range 14)))
			((i_inbuff_almost_empty)(i_inbuff_almost_empty))
			((i_inbuff_dout)(i_inbuff_dout))
			((i_inbuff_empty)(i_inbuff_empty))
			((i_inbuff_prog_empty)(i_inbuff_prog_empty))
			((i_inbuff_valid)(i_inbuff_valid))
			((i_input_volume_channels)(i_input_volume_channels))
			((i_input_volume_size)(i_input_volume_size))
			((i_number_of_filters)(i_number_of_filters))
			((i_pad)(i_pad))
			((i_reset_n)(i_reset_n))
			((i_stride)(i_stride))
			((i_weight_filter_channels)(i_weight_filter_channels))
			((i_weight_filter_size)(i_weight_filter_size))
			((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
			((o_inbuff_rd_en)(o_inbuff_rd_en))
			((o_volume_data)(volume_data(d_199_0)))
			((o_weight_data)(weight_data(d_199_0)))
		)
		(_use (_ent . input_fifo_net_controller)
			(_gen
				((g_weight_width)(_code 15))
				((g_data_width)(_code 16))
				((g_dsps_used)(_code 17))
			)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_enable)(i_enable))
				((i_inbuff_valid)(i_inbuff_valid))
				((i_inbuff_dout)(i_inbuff_dout))
				((o_inbuff_rd_en)(o_inbuff_rd_en))
				((i_inbuff_empty)(i_inbuff_empty))
				((i_inbuff_almost_empty)(i_inbuff_almost_empty))
				((i_inbuff_prog_empty)(i_inbuff_prog_empty))
				((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
				((i_input_volume_size)(i_input_volume_size))
				((i_input_volume_channels)(i_input_volume_channels))
				((i_weight_filter_size)(i_weight_filter_size))
				((i_weight_filter_channels)(i_weight_filter_channels))
				((i_number_of_filters)(i_number_of_filters))
				((i_stride)(i_stride))
				((i_pad)(i_pad))
				((o_volume_data)(o_volume_data))
				((o_weight_data)(o_weight_data))
				((i_get_volume_row)(i_get_volume_row))
			)
		)
	)
	(_generate g0 0 500(_for 46 )
		(_inst DSP_MULTIPLIER 0 502(_comp conv_multiplier)
			(_port
				((a)(multiplicand_a))
				((b)(multiplicand_b))
				((clk)(i_clk))
				((p)(products_array(_object 10)))
			)
			(_use (_ent . conv_multiplier)
				(_port
					((clk)(clk))
					((a)(a))
					((b)(b))
					((p)(p))
				)
			)
		)
		(_inst VOLUME_ROW_FIFO 0 510(_comp input_network_fifo)
			(_port
				((din)(volume_fifo_input))
				((prog_empty_thresh)(vol_fifo_prog_empty_thresh))
				((prog_full_thresh)(volume_fifo_full_prog_thresh))
				((rd_clk)(i_clk))
				((rd_en)(vol_fifo_rd_en))
				((rst)(i_reset_n))
				((wr_clk)(i_clk))
				((wr_en)(vr_fifo_wr_en))
				((almost_empty)(vol_fifo_almost_empty))
				((almost_full)(volume_fifo_almost_full))
				((dout)(vol_fifo_dout))
				((empty)(vol_fifo_empty))
				((full)(volume_fifo_full))
				((prog_empty)(vol_fifo_prog_empty))
				((prog_full)(volume_fifo_almost_full))
				((valid)(vol_fifo_valid))
			)
			(_use (_ent . input_network_fifo)
				(_port
					((rst)(rst))
					((wr_clk)(wr_clk))
					((rd_clk)(rd_clk))
					((din)(din))
					((wr_en)(wr_en))
					((rd_en)(rd_en))
					((prog_empty_thresh)(prog_empty_thresh))
					((prog_full_thresh)(prog_full_thresh))
					((dout)(dout))
					((full)(full))
					((almost_full)(almost_full))
					((empty)(empty))
					((almost_empty)(almost_empty))
					((valid)(valid))
					((prog_full)(prog_full))
					((prog_empty)(prog_empty))
				)
			)
		)
		(_inst VOLUME_ROW_MUX 0 530(_comp volume_mux)
			(_gen
				((g_mux_id)(_code 18))
			)
			(_port
				((i_almost_full)(volume_fifo_almost_full))
				((i_clk)(i_clk))
				((i_enable)(i_enable))
				((i_filter_size)(filter_size))
				((i_filters_processed)(Dangling_Input_Signal))
				((i_full)(volume_fifo_full))
				((i_new_data)(volume_data(_object 10)))
				((i_prev_data)(recycled_data(_index 19)))
				((i_prog_full)(volume_fifo_almost_full))
				((i_recycled_data)(recycled_data(_object 10)))
				((i_reset_n)(i_reset_n))
				((o_data)(volume_fifo_input))
				((o_data_valid)(vr_fifo_wr_en))
				((o_get_volume_row)(get_volume_row(_object 10)))
				((o_prog_full_thresh)(volume_fifo_full_prog_thresh))
			)
			(_use (_ent . volume_mux)
				(_gen
					((g_mux_id)(_code 20))
				)
				(_port
					((i_clk)(i_clk))
					((i_reset_n)(i_reset_n))
					((i_enable)(i_enable))
					((i_filter_size)(i_filter_size))
					((i_recycled_data)(i_recycled_data))
					((i_new_data)(i_new_data))
					((i_prev_data)(i_prev_data))
					((i_filters_processed)(i_filters_processed))
					((o_data)(o_data))
					((o_data_valid)(o_data_valid))
					((i_full)(i_full))
					((i_almost_full)(i_almost_full))
					((i_prog_full)(i_prog_full))
					((o_prog_full_thresh)(o_prog_full_thresh))
					((o_get_volume_row)(o_get_volume_row))
				)
			)
		)
		(_inst VOLUME_ROW_ROUTER 0 552(_comp volume_router)
			(_port
				((i_almost_empty)(vol_fifo_almost_empty))
				((i_clk)(i_clk))
				((i_empty)(vol_fifo_empty))
				((i_enable)(i_enable))
				((i_fifo_data_valid)(vol_fifo_valid))
				((i_filters_loaded)(filter_kernal_loaded))
				((i_is_last_volume_primed)(NET10086))
				((i_prog_empty)(vol_fifo_prog_empty))
				((i_reset_n)(i_reset_n))
				((i_volume_data)(vol_fifo_dout))
				((o_data_mult)(multiplicand_a))
				((o_data_valid)(volume_data_valid(_object 10)))
				((o_prog_empty_thresh)(vol_fifo_prog_empty_thresh))
				((o_rd_en)(vol_fifo_rd_en))
				((o_recycled_data)(recycled_data(_object 10)))
				((o_rows_complete)(loaded_rows_processed))
				((o_this_last_volume_primed)(NET10078))
			)
			(_use (_ent . volume_router)
				(_port
					((i_clk)(i_clk))
					((i_reset_n)(i_reset_n))
					((i_enable)(i_enable))
					((i_filters_loaded)(i_filters_loaded))
					((i_is_last_volume_primed)(i_is_last_volume_primed))
					((i_volume_data)(i_volume_data))
					((o_this_last_volume_primed)(o_this_last_volume_primed))
					((o_recycled_data)(o_recycled_data))
					((o_data_mult)(o_data_mult))
					((o_data_valid)(o_data_valid))
					((o_rows_complete)(o_rows_complete))
					((i_fifo_data_valid)(i_fifo_data_valid))
					((o_rd_en)(o_rd_en))
					((i_empty)(i_empty))
					((i_almost_empty)(i_almost_empty))
					((i_prog_empty)(i_prog_empty))
					((o_prog_empty_thresh)(o_prog_empty_thresh))
				)
			)
		)
		(_inst WEIGHTS_ROW_ROUTER 0 573(_comp weights_router)
			(_port
				((i_almost_empty)(w_fifo_almost_empty))
				((i_clk)(i_clk))
				((i_empty)(w_fifo_empty))
				((i_enable)(i_enable))
				((i_fifo_data_valid)(w_fifo_valid))
				((i_filter_data)(w_fifo_dout))
				((i_num_filters)(number_of_filters))
				((i_prog_empty)(w_fifo_prog_empty))
				((i_reset_n)(i_reset_n))
				((i_volume_primed)(Dangling_Input_Signal))
				((o_data_valid)(weight_data_valid(0)))
				((o_filter_loaded)(filter_kernal_loaded))
				((o_filters_processed)(all_filters_processed))
				((o_prog_empty_thresh)(w_fifo_prog_empty_thresh))
				((o_rd_en)(w_fifo_rd_en))
				((o_recycle_filter_data)(recycle_filter_data))
				((o_recycle_filter_en)(recycle_filter_en))
				((o_weights_mult)(multiplicand_b))
			)
			(_use (_ent . weights_router)
				(_port
					((i_clk)(i_clk))
					((i_reset_n)(i_reset_n))
					((i_enable)(i_enable))
					((i_filter_data)(i_filter_data))
					((i_volume_primed)(i_volume_primed))
					((i_num_filters)(i_num_filters))
					((o_data_valid)(o_data_valid))
					((o_recycle_filter_en)(o_recycle_filter_en))
					((o_recycle_filter_data)(o_recycle_filter_data))
					((o_weights_mult)(o_weights_mult))
					((o_filter_loaded)(o_filter_loaded))
					((o_filters_processed)(o_filters_processed))
					((i_fifo_data_valid)(i_fifo_data_valid))
					((o_rd_en)(o_rd_en))
					((i_empty)(i_empty))
					((i_almost_empty)(i_almost_empty))
					((i_prog_empty)(i_prog_empty))
					((o_prog_empty_thresh)(o_prog_empty_thresh))
				)
			)
		)
		(_inst WEIGHT_ROW_FIFO 0 595(_comp weight_fifo)
			(_port
				((clk)(i_clk))
				((din)(weight_fifo_input))
				((prog_empty_thresh)(w_fifo_prog_empty_thresh))
				((prog_full_thresh)(weight_fifo_prog_full_thresh))
				((rd_en)(w_fifo_rd_en))
				((rst)(i_reset_n))
				((wr_en)(weight_fifo_wr_en))
				((almost_empty)(w_fifo_almost_empty))
				((almost_full)(weight_fifo_almost_full))
				((dout)(w_fifo_dout))
				((empty)(w_fifo_empty))
				((full)(weight_fifo_full))
				((prog_empty)(w_fifo_prog_empty))
				((prog_full)(weight_fifo_prog_full))
				((valid)(w_fifo_valid))
			)
			(_use (_ent . weight_fifo)
				(_port
					((clk)(clk))
					((rst)(rst))
					((din)(din))
					((wr_en)(wr_en))
					((rd_en)(rd_en))
					((prog_empty_thresh)(prog_empty_thresh))
					((prog_full_thresh)(prog_full_thresh))
					((dout)(dout))
					((full)(full))
					((almost_full)(almost_full))
					((empty)(empty))
					((almost_empty)(almost_empty))
					((valid)(valid))
					((prog_full)(prog_full))
					((prog_empty)(prog_empty))
				)
			)
		)
		(_inst WEIGHT_ROW_MUX 0 614(_comp weight_mux)
			(_gen
				((g_mux_id)(_code 21))
			)
			(_port
				((i_almost_full)(weight_fifo_almost_full))
				((i_clk)(i_clk))
				((i_enable)(i_enable))
				((i_filter_size)(filter_size))
				((i_full)(weight_fifo_full))
				((i_new_filter_data)(weight_data(_object 10)))
				((i_num_filters)(number_of_filters))
				((i_prog_full)(weight_fifo_prog_full))
				((i_recycled_filter)(recycle_filter_data))
				((i_recycled_filter_en)(recycle_filter_en))
				((i_reset_n)(i_reset_n))
				((o_data_valid)(weight_fifo_wr_en))
				((o_filter_data)(weight_fifo_input))
				((o_prog_full_thresh)(weight_fifo_prog_full_thresh))
			)
			(_use (_ent . weight_mux)
				(_gen
					((g_mux_id)(_code 22))
				)
				(_port
					((i_clk)(i_clk))
					((i_reset_n)(i_reset_n))
					((i_enable)(i_enable))
					((i_recycled_filter)(i_recycled_filter))
					((i_new_filter_data)(i_new_filter_data))
					((i_recycled_filter_en)(i_recycled_filter_en))
					((i_filter_size)(i_filter_size))
					((i_num_filters)(i_num_filters))
					((o_filter_data)(o_filter_data))
					((o_current_filter_num)(o_current_filter_num))
					((o_data_valid)(o_data_valid))
					((i_full)(i_full))
					((i_almost_full)(i_almost_full))
					((i_prog_full)(i_prog_full))
					((o_prog_full_thresh)(o_prog_full_thresh))
				)
			)
		)
		(_object
			(_cnst (_int i 46 0 500(_arch)))
		)
	)
	(_object
		(_gen (_int g_data_width -1 0 51 \16\ (_ent((i 16)))))
		(_gen (_int g_red_bits -1 0 52 \4\ (_ent((i 4)))))
		(_gen (_int g_green_bits -1 0 53 \4\ (_ent((i 4)))))
		(_gen (_int g_blue_bits -1 0 54 \4\ (_ent((i 4)))))
		(_gen (_int g_weight_width -1 0 55 \16\ (_ent((i 16)))))
		(_gen (_int g_multiplier_width -1 0 56 \16\ (_ent((i 16)))))
		(_gen (_int g_product_width -1 0 57 \32\ (_ent((i 32)))))
		(_gen (_int g_conv_width -1 0 58 \16\ (_ent((i 16)))))
		(_gen (_int g_dsps_used -1 0 59 \200\ (_ent gms((i 200)))))
		(_port (_int i_clk -2 0 62(_ent(_in))))
		(_port (_int i_enable -2 0 63(_ent(_in))))
		(_port (_int i_inbuff_almost_empty -2 0 64(_ent(_in))))
		(_port (_int i_inbuff_empty -2 0 65(_ent(_in))))
		(_port (_int i_inbuff_prog_empty -2 0 66(_ent(_in))))
		(_port (_int i_inbuff_valid -2 0 67(_ent(_in))))
		(_port (_int i_reset_n -2 0 68(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 69(_array -2 ((_dto i 15 i 0)))))
		(_port (_int i_inbuff_dout 0 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 70(_array -2 ((_dto i 11 i 0)))))
		(_port (_int i_input_volume_channels 1 0 70(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 71(_array -2 ((_dto i 3 i 0)))))
		(_port (_int i_input_volume_size 2 0 71(_ent(_in))))
		(_port (_int i_number_of_filters 1 0 72(_ent(_in))))
		(_port (_int i_pad 2 0 73(_ent(_in))))
		(_port (_int i_stride 2 0 74(_ent(_in))))
		(_port (_int i_weight_filter_channels 1 0 75(_ent(_in))))
		(_port (_int i_weight_filter_size 2 0 76(_ent(_in))))
		(_port (_int o_inbuff_rd_en -2 0 77(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 78(_array -2 ((_dto i 31 i 0)))))
		(_port (_int o_conv_volume_out 3 0 78(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 79(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_empty_thresh 4 0 79(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 89(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 98(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 99(_array -2 ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 116(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 117(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 137(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{12~downto~0}~13 0 138(_array -2 ((_dto i 12 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 162(_array -2 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 171(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~1310 0 179(_array -2 ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 187(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~1314 0 198(_array -2 ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 212(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 216(_array -2 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 217(_array -2 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1320 0 224(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 238(_array -2 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1327 0 241(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1329 0 249(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1331 0 263(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1333 0 266(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1335 0 280(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1337 0 281(_array -2 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{12~downto~0}~1339 0 288(_array -2 ((_dto i 12 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1341 0 303(_array -2 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1343 0 305(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1345 0 306(_array -2 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{12~downto~0}~1347 0 314(_array -2 ((_dto i 12 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -2 0 319(_arch((i 4)))))
		(_sig (_int acc_fifo_almost_empty -2 0 323(_arch(_uni))))
		(_sig (_int acc_fifo_almost_full -2 0 324(_arch(_uni))))
		(_sig (_int acc_fifo_empty -2 0 325(_arch(_uni))))
		(_sig (_int acc_fifo_full -2 0 326(_arch(_uni))))
		(_sig (_int acc_fifo_prog_empty -2 0 327(_arch(_uni))))
		(_sig (_int acc_fifo_prog_full -2 0 328(_arch(_uni))))
		(_sig (_int acc_fifo_rd_en -2 0 329(_arch(_uni))))
		(_sig (_int acc_fifo_valid -2 0 330(_arch(_uni))))
		(_sig (_int acc_fifo_wr_en -2 0 331(_arch(_uni))))
		(_sig (_int acc_valid -2 0 332(_arch(_uni))))
		(_sig (_int all_filters_processed -2 0 333(_arch(_uni))))
		(_sig (_int filter_kernal_loaded -2 0 334(_arch(_uni))))
		(_sig (_int i_rd_clk -2 0 335(_arch(_uni))))
		(_sig (_int loaded_rows_processed -2 0 336(_arch(_uni))))
		(_sig (_int NET10078 -2 0 337(_arch(_uni))))
		(_sig (_int NET10086 -2 0 338(_arch(_uni))))
		(_sig (_int recycled_acc_data_en -2 0 339(_arch(_uni))))
		(_sig (_int recycle_filter_en -2 0 340(_arch(_uni))))
		(_sig (_int volume_fifo_almost_full -2 0 341(_arch(_uni))))
		(_sig (_int volume_fifo_full -2 0 342(_arch(_uni))))
		(_sig (_int vol_fifo_almost_empty -2 0 343(_arch(_uni))))
		(_sig (_int vol_fifo_empty -2 0 344(_arch(_uni))))
		(_sig (_int vol_fifo_prog_empty -2 0 345(_arch(_uni))))
		(_sig (_int vol_fifo_rd_en -2 0 346(_arch(_uni))))
		(_sig (_int vol_fifo_valid -2 0 347(_arch(_uni))))
		(_sig (_int vr_fifo_wr_en -2 0 348(_arch(_uni))))
		(_sig (_int weight_fifo_almost_full -2 0 349(_arch(_uni))))
		(_sig (_int weight_fifo_full -2 0 350(_arch(_uni))))
		(_sig (_int weight_fifo_prog_full -2 0 351(_arch(_uni))))
		(_sig (_int weight_fifo_wr_en -2 0 352(_arch(_uni))))
		(_sig (_int w_fifo_almost_empty -2 0 353(_arch(_uni))))
		(_sig (_int w_fifo_empty -2 0 354(_arch(_uni))))
		(_sig (_int w_fifo_prog_empty -2 0 355(_arch(_uni))))
		(_sig (_int w_fifo_rd_en -2 0 356(_arch(_uni))))
		(_sig (_int w_fifo_valid -2 0 357(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1349 0 358(_array -2 ((_dto i 31 i 0)))))
		(_sig (_int accu_fifo_input 34 0 358(_arch(_uni))))
		(_sig (_int acc_data 34 0 359(_arch(_uni))))
		(_sig (_int acc_fifo_dout 34 0 360(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~1351 0 361(_array -2 ((_dto i 10 i 0)))))
		(_sig (_int acc_fifo_prog_empty_thresh 35 0 361(_arch(_uni))))
		(_sig (_int acc_fifo_prog_full_thresh 35 0 362(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1353 0 363(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int filter_size 36 0 363(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1355 0 364(_array -2 ((_dto c 23 i 0)))))
		(_sig (_int get_volume_row 37 0 364(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1357 0 365(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int multiplicand_a 38 0 365(_arch(_uni))))
		(_sig (_int multiplicand_b 38 0 366(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1359 0 367(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int number_of_filters 39 0 367(_arch(_uni))))
		(_type (_int ~array_type_varx32bit{199~downto~0}~13 0 368(_array -3 ((_dto i 199 i 0)))))
		(_sig (_int products_array 40 0 368(_arch(_uni))))
		(_sig (_int recycled_acc_data 34 0 369(_arch(_uni))))
		(_type (_int ~array_type_varx16bit{199~downto~0}~13 0 370(_array -4 ((_dto i 199 i 0)))))
		(_sig (_int recycled_data 41 0 370(_arch(_uni))))
		(_sig (_int recycle_filter_data 38 0 371(_arch(_uni))))
		(_sig (_int volume_data 41 0 372(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{199~downto~0}~13 0 373(_array -2 ((_dto i 199 i 0)))))
		(_sig (_int volume_data_valid 42 0 373(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1362 0 374(_array -2 ((_dto i 9 i 0)))))
		(_sig (_int volume_fifo_full_prog_thresh 43 0 374(_arch(_uni))))
		(_sig (_int volume_fifo_input 38 0 375(_arch(_uni))))
		(_sig (_int vol_fifo_dout 38 0 376(_arch(_uni))))
		(_sig (_int vol_fifo_prog_empty_thresh 43 0 377(_arch(_uni))))
		(_sig (_int weight_data 41 0 378(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 379(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int weight_data_valid 44 0 379(_arch(_uni))))
		(_sig (_int weight_fifo_input 38 0 380(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{12~downto~0}~1364 0 381(_array -2 ((_dto i 12 i 0)))))
		(_sig (_int weight_fifo_prog_full_thresh 45 0 381(_arch(_uni))))
		(_sig (_int w_fifo_dout 38 0 382(_arch(_uni))))
		(_sig (_int w_fifo_prog_empty_thresh 45 0 383(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -2 0 386(_arch(_uni))))
		(_type (_int ~INTEGER~range~g_dsps_used-1~downto~0~1370 0 500(_scalar (_dto c 24 i 0))))
		(_prcs
			(line__491(_arch 0 0 491(_assignment (_alias((i_rd_clk)(i_clk)))(_simpleassign BUF)(_trgt(30))(_sens(0)))))
			(line__496(_arch 1 0 496(_assignment (_trgt(79)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extconvolution_layer.types_pkg.~STD_LOGIC_VECTOR{31~downto~0}~153 (2 ~STD_LOGIC_VECTOR{31~downto~0}~153)))
		(_type (_ext ~extconvolution_layer.types_pkg.~STD_LOGIC_VECTOR{15~downto~0}~155 (2 ~STD_LOGIC_VECTOR{15~downto~0}~155)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(types_pkg))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 25 -1)
)
V 000045 55 6278          1505623667107 arch
(_unit VHDL (filter_weight_controller 0 29(arch 0 84))
	(_version vd0)
	(_time 1505623667108 2017.09.16 21:47:47)
	(_source (\./../src/filter_weight_controller.vhd\))
	(_parameters tan)
	(_code e3e5e1b0e9b4e4f4e2ecf6b8b0e6b5e4e4e5e6e5ea)
	(_ent
		(_time 1504566315930)
	)
	(_object
		(_gen (_int g_weight_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_port (_int i_clk -2 0 34(_ent(_in))))
		(_port (_int i_reset_n -2 0 35(_ent(_in))))
		(_port (_int i_enable -2 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~12 0 38(_array -2 ((_dto c 3 i 0)))))
		(_port (_int i_filter_weights 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39(_array -2 ((_dto i 3 i 0)))))
		(_port (_int i_filter_height 1 0 39(_ent(_in))))
		(_port (_int i_filter_width 1 0 40(_ent(_in))))
		(_port (_int o_weights_loaded -2 0 42(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~122 0 44(_array -2 ((_dto c 4 i 0)))))
		(_port (_int o_w0_red 2 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~124 0 45(_array -2 ((_dto c 5 i 0)))))
		(_port (_int o_w1_red 3 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~126 0 46(_array -2 ((_dto c 6 i 0)))))
		(_port (_int o_w2_red 4 0 46(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~128 0 47(_array -2 ((_dto c 7 i 0)))))
		(_port (_int o_w3_red 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1210 0 48(_array -2 ((_dto c 8 i 0)))))
		(_port (_int o_w4_red 6 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1212 0 49(_array -2 ((_dto c 9 i 0)))))
		(_port (_int o_w5_red 7 0 49(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1214 0 50(_array -2 ((_dto c 10 i 0)))))
		(_port (_int o_w6_red 8 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1216 0 51(_array -2 ((_dto c 11 i 0)))))
		(_port (_int o_w7_red 9 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1218 0 52(_array -2 ((_dto c 12 i 0)))))
		(_port (_int o_w8_red 10 0 52(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1220 0 53(_array -2 ((_dto c 13 i 0)))))
		(_port (_int o_w9_red 11 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1222 0 54(_array -2 ((_dto c 14 i 0)))))
		(_port (_int o_w10_red 12 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1224 0 56(_array -2 ((_dto c 15 i 0)))))
		(_port (_int o_w0_green 13 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1226 0 57(_array -2 ((_dto c 16 i 0)))))
		(_port (_int o_w1_green 14 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1228 0 58(_array -2 ((_dto c 17 i 0)))))
		(_port (_int o_w2_green 15 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1230 0 59(_array -2 ((_dto c 18 i 0)))))
		(_port (_int o_w3_green 16 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1232 0 60(_array -2 ((_dto c 19 i 0)))))
		(_port (_int o_w4_green 17 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1234 0 61(_array -2 ((_dto c 20 i 0)))))
		(_port (_int o_w5_green 18 0 61(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1236 0 62(_array -2 ((_dto c 21 i 0)))))
		(_port (_int o_w6_green 19 0 62(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1238 0 63(_array -2 ((_dto c 22 i 0)))))
		(_port (_int o_w7_green 20 0 63(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1240 0 64(_array -2 ((_dto c 23 i 0)))))
		(_port (_int o_w8_green 21 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1242 0 65(_array -2 ((_dto c 24 i 0)))))
		(_port (_int o_w9_green 22 0 65(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1244 0 66(_array -2 ((_dto c 25 i 0)))))
		(_port (_int o_w10_green 23 0 66(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1246 0 68(_array -2 ((_dto c 26 i 0)))))
		(_port (_int o_w0_blue 24 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1248 0 69(_array -2 ((_dto c 27 i 0)))))
		(_port (_int o_w1_blue 25 0 69(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1250 0 70(_array -2 ((_dto c 28 i 0)))))
		(_port (_int o_w2_blue 26 0 70(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1252 0 71(_array -2 ((_dto c 29 i 0)))))
		(_port (_int o_w3_blue 27 0 71(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1254 0 72(_array -2 ((_dto c 30 i 0)))))
		(_port (_int o_w4_blue 28 0 72(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1256 0 73(_array -2 ((_dto c 31 i 0)))))
		(_port (_int o_w5_blue 29 0 73(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1258 0 74(_array -2 ((_dto c 32 i 0)))))
		(_port (_int o_w6_blue 30 0 74(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1260 0 75(_array -2 ((_dto c 33 i 0)))))
		(_port (_int o_w7_blue 31 0 75(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1262 0 76(_array -2 ((_dto c 34 i 0)))))
		(_port (_int o_w8_blue 32 0 76(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1264 0 77(_array -2 ((_dto c 35 i 0)))))
		(_port (_int o_w9_blue 33 0 77(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1266 0 78(_array -2 ((_dto c 36 i 0)))))
		(_port (_int o_w10_blue 34 0 78(_ent(_out))))
		(_type (_int state_types 0 86(_enum1 idle (_to i 0 i 0))))
		(_prcs
			(state_transition(_arch 0 0 91(_prcs (_simple))))
			(next_state_comb(_arch 1 0 99(_prcs (_simple))))
			(sequential_logic(_arch 2 0 106(_prcs (_simple))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch 37 -1)
)
I 000045 55 2653          1505687575665 arch
(_unit VHDL (input_fifo_net_controller 0 32(arch 0 72))
	(_version vd0)
	(_time 1505687575666 2017.09.17 15:32:55)
	(_source (\./../src/input_fifo_net_controller.vhd\))
	(_parameters tan)
	(_code 3e38313b3e686a29383c2a67393838383738383868)
	(_ent
		(_time 1505687575663)
	)
	(_object
		(_gen (_int g_weight_width -1 0 34 \16\ (_ent((i 16)))))
		(_gen (_int g_data_width -1 0 35 \16\ (_ent((i 16)))))
		(_gen (_int g_dsps_used -1 0 36 \200\ (_ent gms((i 200)))))
		(_port (_int i_clk -2 0 39(_ent(_in))))
		(_port (_int i_reset_n -2 0 40(_ent(_in))))
		(_port (_int i_enable -2 0 41(_ent(_in))))
		(_port (_int i_inbuff_valid -2 0 44(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 45(_array -2 ((_dto i 15 i 0)))))
		(_port (_int i_inbuff_dout 0 0 45(_ent(_in))))
		(_port (_int o_inbuff_rd_en -2 0 46(_ent(_out))))
		(_port (_int i_inbuff_empty -2 0 47(_ent(_in))))
		(_port (_int i_inbuff_almost_empty -2 0 48(_ent(_in))))
		(_port (_int i_inbuff_prog_empty -2 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 51(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_empty_thresh 1 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 54(_array -2 ((_dto i 3 i 0)))))
		(_port (_int i_input_volume_size 2 0 54(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 55(_array -2 ((_dto i 11 i 0)))))
		(_port (_int i_input_volume_channels 3 0 55(_ent(_in))))
		(_port (_int i_weight_filter_size 2 0 56(_ent(_in))))
		(_port (_int i_weight_filter_channels 3 0 57(_ent(_in))))
		(_port (_int i_number_of_filters 3 0 58(_ent(_in))))
		(_port (_int i_stride 2 0 59(_ent(_in))))
		(_port (_int i_pad 2 0 60(_ent(_in))))
		(_type (_int ~array_type_varx16bit{g_dsps_used-1~downto~0}~12 0 62(_array -3 ((_dto c 0 i 0)))))
		(_port (_int o_volume_data 4 0 62(_ent(_out))))
		(_type (_int ~array_type_varx16bit{g_dsps_used-1~downto~0}~122 0 63(_array -3 ((_dto c 1 i 0)))))
		(_port (_int o_weight_data 5 0 63(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~12 0 65(_array -2 ((_dto c 2 i 0)))))
		(_port (_int i_get_volume_row 6 0 65(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~124 0 66(_array -2 ((_dto c 3 i 0)))))
		(_port (_int i_get_weight_row 7 0 66(_ent(_in))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extconvolution_layer.types_pkg.~STD_LOGIC_VECTOR{15~downto~0}~155 (2 ~STD_LOGIC_VECTOR{15~downto~0}~155)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(types_pkg)))
	(_model . arch 4 -1)
)
V 000045 55 17032         1505623666449 arch
(_unit VHDL (input_fifo_network 0 28(arch 0 64))
	(_version vd0)
	(_time 1505623666450 2017.09.16 21:47:46)
	(_source (\./../compile/input_fifo_network.vhd\))
	(_parameters tan)
	(_code 54525f570502004351525454120e03525d525252025102)
	(_ent
		(_time 1505287062360)
	)
	(_comp
		(input_network_fifo
			(_object
				(_port (_int din 14 0 70(_ent (_in))))
				(_port (_int prog_empty_thresh 15 0 71(_ent (_in))))
				(_port (_int prog_full_thresh 15 0 72(_ent (_in))))
				(_port (_int rd_clk -2 0 73(_ent (_in))))
				(_port (_int rd_en -2 0 74(_ent (_in))))
				(_port (_int rst -2 0 75(_ent (_in))))
				(_port (_int wr_clk -2 0 76(_ent (_in))))
				(_port (_int wr_en -2 0 77(_ent (_in))))
				(_port (_int almost_empty -2 0 78(_ent (_out))))
				(_port (_int almost_full -2 0 79(_ent (_out))))
				(_port (_int dout 14 0 80(_ent (_out))))
				(_port (_int empty -2 0 81(_ent (_out))))
				(_port (_int full -2 0 82(_ent (_out))))
				(_port (_int prog_empty -2 0 83(_ent (_out))))
				(_port (_int prog_full -2 0 84(_ent (_out))))
				(_port (_int valid -2 0 85(_ent (_out))))
			)
		)
	)
	(_inst U0 0 119(_comp input_network_fifo)
		(_port
			((din)(din(_range 11)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(0)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(0)))
			((almost_empty)(almost_empty(0)))
			((almost_full)(almost_full(0)))
			((dout)(dout0(_range 12)))
			((empty)(empty(0)))
			((full)(full(0)))
			((prog_empty)(prog_empty(0)))
			((prog_full)(prog_full(0)))
			((valid)(valid(0)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U10 0 139(_comp input_network_fifo)
		(_port
			((din)(dout7(_range 13)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(8)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(8)))
			((almost_empty)(almost_empty(8)))
			((almost_full)(almost_full(8)))
			((dout)(dout8(_range 14)))
			((empty)(empty(8)))
			((full)(full(8)))
			((prog_empty)(prog_empty(8)))
			((prog_full)(prog_full(8)))
			((valid)(valid(8)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U11 0 159(_comp input_network_fifo)
		(_port
			((din)(dout8(_range 15)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(9)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(9)))
			((almost_empty)(almost_empty(9)))
			((almost_full)(almost_full(9)))
			((dout)(dout9(_range 16)))
			((empty)(empty(9)))
			((full)(full(9)))
			((prog_empty)(prog_empty(9)))
			((prog_full)(prog_full(9)))
			((valid)(valid(9)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U12 0 179(_comp input_network_fifo)
		(_port
			((din)(dout9(_range 17)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(10)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(10)))
			((almost_empty)(almost_empty(10)))
			((almost_full)(almost_full(10)))
			((dout)(o_dout10(_range 18)))
			((empty)(empty(10)))
			((full)(full(10)))
			((prog_empty)(prog_empty(10)))
			((prog_full)(prog_full(10)))
			((valid)(valid(10)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U3 0 199(_comp input_network_fifo)
		(_port
			((din)(dout0(_range 19)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(1)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(1)))
			((almost_empty)(almost_empty(1)))
			((almost_full)(almost_full(1)))
			((dout)(dout1(_range 20)))
			((empty)(empty(1)))
			((full)(full(1)))
			((prog_empty)(prog_empty(1)))
			((prog_full)(prog_full(1)))
			((valid)(valid(1)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U4 0 219(_comp input_network_fifo)
		(_port
			((din)(dout1(_range 21)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(2)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(2)))
			((almost_empty)(almost_empty(2)))
			((almost_full)(almost_full(2)))
			((dout)(dout2(_range 22)))
			((empty)(empty(2)))
			((full)(full(2)))
			((prog_empty)(prog_empty(2)))
			((prog_full)(prog_full(2)))
			((valid)(valid(2)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U5 0 239(_comp input_network_fifo)
		(_port
			((din)(dout2(_range 23)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(3)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(3)))
			((almost_empty)(almost_empty(3)))
			((almost_full)(almost_full(3)))
			((dout)(dout3(_range 24)))
			((empty)(empty(3)))
			((full)(full(3)))
			((prog_empty)(prog_empty(3)))
			((prog_full)(prog_full(3)))
			((valid)(valid(3)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U6 0 259(_comp input_network_fifo)
		(_port
			((din)(dout3(_range 25)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(4)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(4)))
			((almost_empty)(almost_empty(4)))
			((almost_full)(almost_full(4)))
			((dout)(dout4(_range 26)))
			((empty)(empty(4)))
			((full)(full(4)))
			((prog_empty)(prog_empty(4)))
			((prog_full)(prog_full(4)))
			((valid)(valid(4)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U7 0 279(_comp input_network_fifo)
		(_port
			((din)(dout4(_range 27)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(5)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(5)))
			((almost_empty)(almost_empty(5)))
			((almost_full)(almost_full(5)))
			((dout)(dout5(_range 28)))
			((empty)(empty(5)))
			((full)(full(5)))
			((prog_empty)(prog_empty(5)))
			((prog_full)(prog_full(5)))
			((valid)(valid(5)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U8 0 299(_comp input_network_fifo)
		(_port
			((din)(dout5(_range 29)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(6)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(6)))
			((almost_empty)(almost_empty(6)))
			((almost_full)(almost_full(6)))
			((dout)(dout6(_range 30)))
			((empty)(empty(6)))
			((full)(full(6)))
			((prog_empty)(prog_empty(6)))
			((prog_full)(prog_full(6)))
			((valid)(valid(6)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U9 0 319(_comp input_network_fifo)
		(_port
			((din)(dout6(_range 31)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(7)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(7)))
			((almost_empty)(almost_empty(7)))
			((almost_full)(almost_full(7)))
			((dout)(dout7(_range 32)))
			((empty)(empty(7)))
			((full)(full(7)))
			((prog_empty)(prog_empty(7)))
			((prog_full)(prog_full(7)))
			((valid)(valid(7)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_object
		(_gen (_int g_data_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_port (_int i_enable -2 0 34(_ent(_in))))
		(_port (_int i_rd_clk -2 0 35(_ent(_in))))
		(_port (_int i_reset_n -2 0 36(_ent(_in))))
		(_port (_int i_wr_clk -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~12 0 38(_array -2 ((_dto c 33 i 0)))))
		(_port (_int din 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 39(_array -2 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 39(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 41(_array -2 ((_dto i 10 i 0)))))
		(_port (_int rd_en 2 0 41(_ent(_in))))
		(_port (_int wr_en 2 0 42(_ent(_in))))
		(_port (_int almost_empty 2 0 43(_ent(_out))))
		(_port (_int almost_full 2 0 44(_ent(_out))))
		(_port (_int empty 2 0 45(_ent(_out))))
		(_port (_int full 2 0 46(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~122 0 47(_array -2 ((_dto c 34 i 0)))))
		(_port (_int o_dout0 3 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~124 0 48(_array -2 ((_dto c 35 i 0)))))
		(_port (_int o_dout1 4 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~126 0 49(_array -2 ((_dto c 36 i 0)))))
		(_port (_int o_dout10 5 0 49(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~128 0 50(_array -2 ((_dto c 37 i 0)))))
		(_port (_int o_dout2 6 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1210 0 51(_array -2 ((_dto c 38 i 0)))))
		(_port (_int o_dout3 7 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1212 0 52(_array -2 ((_dto c 39 i 0)))))
		(_port (_int o_dout4 8 0 52(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1214 0 53(_array -2 ((_dto c 40 i 0)))))
		(_port (_int o_dout5 9 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1216 0 54(_array -2 ((_dto c 41 i 0)))))
		(_port (_int o_dout6 10 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1218 0 55(_array -2 ((_dto c 42 i 0)))))
		(_port (_int o_dout7 11 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1220 0 56(_array -2 ((_dto c 43 i 0)))))
		(_port (_int o_dout8 12 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1222 0 57(_array -2 ((_dto c 44 i 0)))))
		(_port (_int o_dout9 13 0 57(_ent(_out))))
		(_port (_int prog_empty 2 0 58(_ent(_out))))
		(_port (_int prog_full 2 0 59(_ent(_out))))
		(_port (_int valid 2 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 70(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 71(_array -2 ((_dto i 9 i 0)))))
		(_sig (_int Input1 -2 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~13 0 92(_array -2 ((_dto c 45 i 0)))))
		(_sig (_int dout0 16 0 92(_arch(_uni))))
		(_sig (_int dout1 16 0 93(_arch(_uni))))
		(_sig (_int dout2 16 0 94(_arch(_uni))))
		(_sig (_int dout3 16 0 95(_arch(_uni))))
		(_sig (_int dout4 16 0 96(_arch(_uni))))
		(_sig (_int dout5 16 0 97(_arch(_uni))))
		(_sig (_int dout6 16 0 98(_arch(_uni))))
		(_sig (_int dout7 16 0 99(_arch(_uni))))
		(_sig (_int dout8 16 0 100(_arch(_uni))))
		(_sig (_int dout9 16 0 101(_arch(_uni))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment (_trgt(23))(_sens(37)))))
			(line__107(_arch 1 0 107(_assignment (_trgt(22))(_sens(36)))))
			(line__108(_arch 2 0 108(_assignment (_trgt(21))(_sens(35)))))
			(line__109(_arch 3 0 109(_assignment (_trgt(20))(_sens(34)))))
			(line__110(_arch 4 0 110(_assignment (_trgt(19))(_sens(33)))))
			(line__111(_arch 5 0 111(_assignment (_trgt(18))(_sens(32)))))
			(line__112(_arch 6 0 112(_assignment (_trgt(17))(_sens(31)))))
			(line__113(_arch 7 0 113(_assignment (_trgt(16))(_sens(30)))))
			(line__114(_arch 8 0 114(_assignment (_trgt(14))(_sens(29)))))
			(line__115(_arch 9 0 115(_assignment (_trgt(13))(_sens(28)))))
			(line__343(_arch 10 0 343(_assignment (_alias((Input1)(i_enable)))(_simpleassign BUF)(_trgt(27))(_sens(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 46 -1)
)
V 000045 55 16877         1505623667433 arch
(_unit VHDL (input_fifo_network_11 0 28(arch 0 64))
	(_version vd0)
	(_time 1505623667434 2017.09.16 21:47:47)
	(_source (\./../compile/input_fifo_network_11.vhd\))
	(_parameters tan)
	(_code 2b2d242f2c7d7f3c2e2d2c7b6d717c2d222d2d2d7d2e7d)
	(_ent
		(_time 1505352795628)
	)
	(_comp
		(input_network_fifo
			(_object
				(_port (_int din 14 0 70(_ent (_in))))
				(_port (_int prog_empty_thresh 15 0 71(_ent (_in))))
				(_port (_int prog_full_thresh 15 0 72(_ent (_in))))
				(_port (_int rd_clk -2 0 73(_ent (_in))))
				(_port (_int rd_en -2 0 74(_ent (_in))))
				(_port (_int rst -2 0 75(_ent (_in))))
				(_port (_int wr_clk -2 0 76(_ent (_in))))
				(_port (_int wr_en -2 0 77(_ent (_in))))
				(_port (_int almost_empty -2 0 78(_ent (_out))))
				(_port (_int almost_full -2 0 79(_ent (_out))))
				(_port (_int dout 14 0 80(_ent (_out))))
				(_port (_int empty -2 0 81(_ent (_out))))
				(_port (_int full -2 0 82(_ent (_out))))
				(_port (_int prog_empty -2 0 83(_ent (_out))))
				(_port (_int prog_full -2 0 84(_ent (_out))))
				(_port (_int valid -2 0 85(_ent (_out))))
			)
		)
	)
	(_inst U1 0 118(_comp input_network_fifo)
		(_port
			((din)(din(_range 10)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(0)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(0)))
			((almost_empty)(almost_empty(0)))
			((almost_full)(almost_full(0)))
			((dout)(dout0(_range 11)))
			((empty)(empty(0)))
			((full)(full(0)))
			((prog_empty)(prog_empty(0)))
			((prog_full)(prog_full(0)))
			((valid)(valid(0)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U10 0 138(_comp input_network_fifo)
		(_port
			((din)(dout8(_range 12)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(9)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(9)))
			((almost_empty)(almost_empty(9)))
			((almost_full)(almost_full(9)))
			((dout)(dout9(_range 13)))
			((empty)(empty(9)))
			((full)(full(9)))
			((prog_empty)(prog_empty(9)))
			((prog_full)(prog_full(9)))
			((valid)(valid(9)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U11 0 158(_comp input_network_fifo)
		(_port
			((din)(dout9(_range 14)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(10)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(10)))
			((almost_empty)(almost_empty(10)))
			((almost_full)(almost_full(10)))
			((dout)(o_dout10(_range 15)))
			((empty)(empty(10)))
			((full)(full(10)))
			((prog_empty)(prog_empty(10)))
			((prog_full)(prog_full(10)))
			((valid)(valid(10)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U2 0 178(_comp input_network_fifo)
		(_port
			((din)(dout0(_range 16)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(1)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(1)))
			((almost_empty)(almost_empty(1)))
			((almost_full)(almost_full(1)))
			((dout)(dout1(_range 17)))
			((empty)(empty(1)))
			((full)(full(1)))
			((prog_empty)(prog_empty(1)))
			((prog_full)(prog_full(1)))
			((valid)(valid(1)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U3 0 198(_comp input_network_fifo)
		(_port
			((din)(dout1(_range 18)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(2)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(2)))
			((almost_empty)(almost_empty(2)))
			((almost_full)(almost_full(2)))
			((dout)(dout2(_range 19)))
			((empty)(empty(2)))
			((full)(full(2)))
			((prog_empty)(prog_empty(2)))
			((prog_full)(prog_full(2)))
			((valid)(valid(2)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U4 0 218(_comp input_network_fifo)
		(_port
			((din)(dout2(_range 20)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(3)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(3)))
			((almost_empty)(almost_empty(3)))
			((almost_full)(almost_full(3)))
			((dout)(dout3(_range 21)))
			((empty)(empty(3)))
			((full)(full(3)))
			((prog_empty)(prog_empty(3)))
			((prog_full)(prog_full(3)))
			((valid)(valid(3)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U5 0 238(_comp input_network_fifo)
		(_port
			((din)(dout3(_range 22)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(4)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(4)))
			((almost_empty)(almost_empty(4)))
			((almost_full)(almost_full(4)))
			((dout)(dout4(_range 23)))
			((empty)(empty(4)))
			((full)(full(4)))
			((prog_empty)(prog_empty(4)))
			((prog_full)(prog_full(4)))
			((valid)(valid(4)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U6 0 258(_comp input_network_fifo)
		(_port
			((din)(dout4(_range 24)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(5)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(5)))
			((almost_empty)(almost_empty(5)))
			((almost_full)(almost_full(5)))
			((dout)(dout5(_range 25)))
			((empty)(empty(5)))
			((full)(full(5)))
			((prog_empty)(prog_empty(5)))
			((prog_full)(prog_full(5)))
			((valid)(valid(5)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U7 0 278(_comp input_network_fifo)
		(_port
			((din)(dout5(_range 26)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(6)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(6)))
			((almost_empty)(almost_empty(6)))
			((almost_full)(almost_full(6)))
			((dout)(dout6(_range 27)))
			((empty)(empty(6)))
			((full)(full(6)))
			((prog_empty)(prog_empty(6)))
			((prog_full)(prog_full(6)))
			((valid)(valid(6)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U8 0 298(_comp input_network_fifo)
		(_port
			((din)(dout6(_range 28)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(7)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(7)))
			((almost_empty)(almost_empty(7)))
			((almost_full)(almost_full(7)))
			((dout)(dout7(_range 29)))
			((empty)(empty(7)))
			((full)(full(7)))
			((prog_empty)(prog_empty(7)))
			((prog_full)(prog_full(7)))
			((valid)(valid(7)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U9 0 318(_comp input_network_fifo)
		(_port
			((din)(dout7(_range 30)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(8)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(8)))
			((almost_empty)(almost_empty(8)))
			((almost_full)(almost_full(8)))
			((dout)(dout8(_range 31)))
			((empty)(empty(8)))
			((full)(full(8)))
			((prog_empty)(prog_empty(8)))
			((prog_full)(prog_full(8)))
			((valid)(valid(8)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_object
		(_gen (_int g_data_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_port (_int i_enable -2 0 34(_ent(_in))))
		(_port (_int i_rd_clk -2 0 35(_ent(_in))))
		(_port (_int i_reset_n -2 0 36(_ent(_in))))
		(_port (_int i_wr_clk -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~12 0 38(_array -2 ((_dto c 32 i 0)))))
		(_port (_int din 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 39(_array -2 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 39(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 41(_array -2 ((_dto i 10 i 0)))))
		(_port (_int rd_en 2 0 41(_ent(_in))))
		(_port (_int wr_en 2 0 42(_ent(_in))))
		(_port (_int almost_empty 2 0 43(_ent(_out))))
		(_port (_int almost_full 2 0 44(_ent(_out))))
		(_port (_int empty 2 0 45(_ent(_out))))
		(_port (_int full 2 0 46(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~122 0 47(_array -2 ((_dto c 33 i 0)))))
		(_port (_int o_dout0 3 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~124 0 48(_array -2 ((_dto c 34 i 0)))))
		(_port (_int o_dout1 4 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~126 0 49(_array -2 ((_dto c 35 i 0)))))
		(_port (_int o_dout10 5 0 49(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~128 0 50(_array -2 ((_dto c 36 i 0)))))
		(_port (_int o_dout2 6 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1210 0 51(_array -2 ((_dto c 37 i 0)))))
		(_port (_int o_dout3 7 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1212 0 52(_array -2 ((_dto c 38 i 0)))))
		(_port (_int o_dout4 8 0 52(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1214 0 53(_array -2 ((_dto c 39 i 0)))))
		(_port (_int o_dout5 9 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1216 0 54(_array -2 ((_dto c 40 i 0)))))
		(_port (_int o_dout6 10 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1218 0 55(_array -2 ((_dto c 41 i 0)))))
		(_port (_int o_dout7 11 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1220 0 56(_array -2 ((_dto c 42 i 0)))))
		(_port (_int o_dout8 12 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1222 0 57(_array -2 ((_dto c 43 i 0)))))
		(_port (_int o_dout9 13 0 57(_ent(_out))))
		(_port (_int prog_empty 2 0 58(_ent(_out))))
		(_port (_int prog_full 2 0 59(_ent(_out))))
		(_port (_int valid 2 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 70(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 71(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~13 0 91(_array -2 ((_dto c 44 i 0)))))
		(_sig (_int dout0 16 0 91(_arch(_uni))))
		(_sig (_int dout1 16 0 92(_arch(_uni))))
		(_sig (_int dout2 16 0 93(_arch(_uni))))
		(_sig (_int dout3 16 0 94(_arch(_uni))))
		(_sig (_int dout4 16 0 95(_arch(_uni))))
		(_sig (_int dout5 16 0 96(_arch(_uni))))
		(_sig (_int dout6 16 0 97(_arch(_uni))))
		(_sig (_int dout7 16 0 98(_arch(_uni))))
		(_sig (_int dout8 16 0 99(_arch(_uni))))
		(_sig (_int dout9 16 0 100(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment (_trgt(23))(_sens(36)))))
			(line__106(_arch 1 0 106(_assignment (_trgt(22))(_sens(35)))))
			(line__107(_arch 2 0 107(_assignment (_trgt(21))(_sens(34)))))
			(line__108(_arch 3 0 108(_assignment (_trgt(20))(_sens(33)))))
			(line__109(_arch 4 0 109(_assignment (_trgt(19))(_sens(32)))))
			(line__110(_arch 5 0 110(_assignment (_trgt(18))(_sens(31)))))
			(line__111(_arch 6 0 111(_assignment (_trgt(17))(_sens(30)))))
			(line__112(_arch 7 0 112(_assignment (_trgt(16))(_sens(29)))))
			(line__113(_arch 8 0 113(_assignment (_trgt(14))(_sens(28)))))
			(line__114(_arch 9 0 114(_assignment (_trgt(13))(_sens(27)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 45 -1)
)
V 000045 55 6604          1505623667524 arch
(_unit VHDL (input_fifo_network_3 0 28(arch 0 56))
	(_version vd0)
	(_time 1505623667525 2017.09.16 21:47:47)
	(_source (\./../compile/input_fifo_network_3.vhd\))
	(_parameters tan)
	(_code 888e8786d5dedc9f85879cd18f8e8e8e818e8e8ede)
	(_ent
		(_time 1505353584443)
	)
	(_comp
		(input_network_fifo
			(_object
				(_port (_int din 6 0 62(_ent (_in))))
				(_port (_int prog_empty_thresh 7 0 63(_ent (_in))))
				(_port (_int prog_full_thresh 7 0 64(_ent (_in))))
				(_port (_int rd_clk -2 0 65(_ent (_in))))
				(_port (_int rd_en -2 0 66(_ent (_in))))
				(_port (_int rst -2 0 67(_ent (_in))))
				(_port (_int wr_clk -2 0 68(_ent (_in))))
				(_port (_int wr_en -2 0 69(_ent (_in))))
				(_port (_int almost_empty -2 0 70(_ent (_out))))
				(_port (_int almost_full -2 0 71(_ent (_out))))
				(_port (_int dout 6 0 72(_ent (_out))))
				(_port (_int empty -2 0 73(_ent (_out))))
				(_port (_int full -2 0 74(_ent (_out))))
				(_port (_int prog_empty -2 0 75(_ent (_out))))
				(_port (_int prog_full -2 0 76(_ent (_out))))
				(_port (_int valid -2 0 77(_ent (_out))))
			)
		)
	)
	(_inst U1 0 96(_comp input_network_fifo)
		(_port
			((din)(din(_range 3)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(0)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(0)))
			((almost_empty)(almost_empty(0)))
			((almost_full)(almost_full(0)))
			((dout)(dout0(_range 4)))
			((empty)(empty(0)))
			((full)(full(0)))
			((prog_empty)(prog_empty(0)))
			((prog_full)(prog_full(0)))
			((valid)(valid(0)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U2 0 116(_comp input_network_fifo)
		(_port
			((din)(dout0(_range 5)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(1)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(1)))
			((almost_empty)(almost_empty(1)))
			((almost_full)(almost_full(1)))
			((dout)(dout1(_range 6)))
			((empty)(empty(1)))
			((full)(full(1)))
			((prog_empty)(prog_empty(1)))
			((prog_full)(prog_full(1)))
			((valid)(valid(1)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U3 0 136(_comp input_network_fifo)
		(_port
			((din)(dout1(_range 7)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(2)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(2)))
			((almost_empty)(almost_empty(2)))
			((almost_full)(almost_full(2)))
			((dout)(dout2(_range 8)))
			((empty)(empty(2)))
			((full)(full(2)))
			((prog_empty)(prog_empty(2)))
			((prog_full)(prog_full(2)))
			((valid)(valid(2)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_object
		(_gen (_int g_data_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_port (_int i_enable -2 0 34(_ent(_in))))
		(_port (_int i_rd_clk -2 0 35(_ent(_in))))
		(_port (_int i_reset_n -2 0 36(_ent(_in))))
		(_port (_int i_wr_clk -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~12 0 38(_array -2 ((_dto c 9 i 0)))))
		(_port (_int din 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 39(_array -2 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 39(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -2 ((_dto i 2 i 0)))))
		(_port (_int rd_en 2 0 41(_ent(_in))))
		(_port (_int wr_en 2 0 42(_ent(_in))))
		(_port (_int almost_empty 2 0 43(_ent(_out))))
		(_port (_int almost_full 2 0 44(_ent(_out))))
		(_port (_int empty 2 0 45(_ent(_out))))
		(_port (_int full 2 0 46(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~122 0 47(_array -2 ((_dto c 10 i 0)))))
		(_port (_int o_dout0 3 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~124 0 48(_array -2 ((_dto c 11 i 0)))))
		(_port (_int o_dout1 4 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~126 0 49(_array -2 ((_dto c 12 i 0)))))
		(_port (_int o_dout2 5 0 49(_ent(_out))))
		(_port (_int prog_empty 2 0 50(_ent(_out))))
		(_port (_int prog_full 2 0 51(_ent(_out))))
		(_port (_int valid 2 0 52(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 62(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 63(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~13 0 83(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int dout0 8 0 83(_arch(_uni))))
		(_sig (_int dout1 8 0 84(_arch(_uni))))
		(_sig (_int dout2 8 0 85(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment (_trgt(15))(_sens(21)))))
			(line__91(_arch 1 0 91(_assignment (_trgt(14))(_sens(20)))))
			(line__92(_arch 2 0 92(_assignment (_trgt(13))(_sens(19)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 14 -1)
)
V 000045 55 11785         1505623667227 arch
(_unit VHDL (input_fifo_network_7 0 28(arch 0 60))
	(_version vd0)
	(_time 1505623667228 2017.09.16 21:47:47)
	(_source (\./../compile/input_fifo_network_7.vhd\))
	(_parameters tan)
	(_code 60666c603536347730637439676666666966666636)
	(_ent
		(_time 1505353622035)
	)
	(_comp
		(input_network_fifo
			(_object
				(_port (_int din 10 0 66(_ent (_in))))
				(_port (_int prog_empty_thresh 11 0 67(_ent (_in))))
				(_port (_int prog_full_thresh 11 0 68(_ent (_in))))
				(_port (_int rd_clk -2 0 69(_ent (_in))))
				(_port (_int rd_en -2 0 70(_ent (_in))))
				(_port (_int rst -2 0 71(_ent (_in))))
				(_port (_int wr_clk -2 0 72(_ent (_in))))
				(_port (_int wr_en -2 0 73(_ent (_in))))
				(_port (_int almost_empty -2 0 74(_ent (_out))))
				(_port (_int almost_full -2 0 75(_ent (_out))))
				(_port (_int dout 10 0 76(_ent (_out))))
				(_port (_int empty -2 0 77(_ent (_out))))
				(_port (_int full -2 0 78(_ent (_out))))
				(_port (_int prog_empty -2 0 79(_ent (_out))))
				(_port (_int prog_full -2 0 80(_ent (_out))))
				(_port (_int valid -2 0 81(_ent (_out))))
			)
		)
	)
	(_inst U1 0 108(_comp input_network_fifo)
		(_port
			((din)(din(_range 7)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(0)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(0)))
			((almost_empty)(almost_empty(0)))
			((almost_full)(almost_full(0)))
			((dout)(dout0(_range 8)))
			((empty)(empty(0)))
			((full)(full(0)))
			((prog_empty)(prog_empty(0)))
			((prog_full)(prog_full(0)))
			((valid)(valid(0)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U2 0 128(_comp input_network_fifo)
		(_port
			((din)(dout0(_range 9)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(1)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(1)))
			((almost_empty)(almost_empty(1)))
			((almost_full)(almost_full(1)))
			((dout)(dout1(_range 10)))
			((empty)(empty(1)))
			((full)(full(1)))
			((prog_empty)(prog_empty(1)))
			((prog_full)(prog_full(1)))
			((valid)(valid(1)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U3 0 148(_comp input_network_fifo)
		(_port
			((din)(dout1(_range 11)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(2)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(2)))
			((almost_empty)(almost_empty(2)))
			((almost_full)(almost_full(2)))
			((dout)(dout2(_range 12)))
			((empty)(empty(2)))
			((full)(full(2)))
			((prog_empty)(prog_empty(2)))
			((prog_full)(prog_full(2)))
			((valid)(valid(2)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U4 0 168(_comp input_network_fifo)
		(_port
			((din)(dout2(_range 13)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(3)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(3)))
			((almost_empty)(almost_empty(3)))
			((almost_full)(almost_full(3)))
			((dout)(dout3(_range 14)))
			((empty)(empty(3)))
			((full)(full(3)))
			((prog_empty)(prog_empty(3)))
			((prog_full)(prog_full(3)))
			((valid)(valid(3)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U5 0 188(_comp input_network_fifo)
		(_port
			((din)(dout3(_range 15)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(4)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(4)))
			((almost_empty)(almost_empty(4)))
			((almost_full)(almost_full(4)))
			((dout)(dout4(_range 16)))
			((empty)(empty(4)))
			((full)(full(4)))
			((prog_empty)(prog_empty(4)))
			((prog_full)(prog_full(4)))
			((valid)(valid(4)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U6 0 208(_comp input_network_fifo)
		(_port
			((din)(dout4(_range 17)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(5)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(5)))
			((almost_empty)(almost_empty(5)))
			((almost_full)(almost_full(5)))
			((dout)(dout5(_range 18)))
			((empty)(empty(5)))
			((full)(full(5)))
			((prog_empty)(prog_empty(5)))
			((prog_full)(prog_full(5)))
			((valid)(valid(5)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U7 0 228(_comp input_network_fifo)
		(_port
			((din)(dout5(_range 19)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(6)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(6)))
			((almost_empty)(almost_empty(6)))
			((almost_full)(almost_full(6)))
			((dout)(dout6(_range 20)))
			((empty)(empty(6)))
			((full)(full(6)))
			((prog_empty)(prog_empty(6)))
			((prog_full)(prog_full(6)))
			((valid)(valid(6)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_object
		(_gen (_int g_data_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_port (_int i_enable -2 0 34(_ent(_in))))
		(_port (_int i_rd_clk -2 0 35(_ent(_in))))
		(_port (_int i_reset_n -2 0 36(_ent(_in))))
		(_port (_int i_wr_clk -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~12 0 38(_array -2 ((_dto c 21 i 0)))))
		(_port (_int din 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 39(_array -2 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 39(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 41(_array -2 ((_dto i 6 i 0)))))
		(_port (_int rd_en 2 0 41(_ent(_in))))
		(_port (_int wr_en 2 0 42(_ent(_in))))
		(_port (_int almost_empty 2 0 43(_ent(_out))))
		(_port (_int almost_full 2 0 44(_ent(_out))))
		(_port (_int empty 2 0 45(_ent(_out))))
		(_port (_int full 2 0 46(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~122 0 47(_array -2 ((_dto c 22 i 0)))))
		(_port (_int o_dout0 3 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~124 0 48(_array -2 ((_dto c 23 i 0)))))
		(_port (_int o_dout1 4 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~126 0 49(_array -2 ((_dto c 24 i 0)))))
		(_port (_int o_dout2 5 0 49(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~128 0 50(_array -2 ((_dto c 25 i 0)))))
		(_port (_int o_dout3 6 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1210 0 51(_array -2 ((_dto c 26 i 0)))))
		(_port (_int o_dout4 7 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1212 0 52(_array -2 ((_dto c 27 i 0)))))
		(_port (_int o_dout5 8 0 52(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1214 0 53(_array -2 ((_dto c 28 i 0)))))
		(_port (_int o_dout6 9 0 53(_ent(_out))))
		(_port (_int prog_empty 2 0 54(_ent(_out))))
		(_port (_int prog_full 2 0 55(_ent(_out))))
		(_port (_int valid 2 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 66(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 67(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~13 0 87(_array -2 ((_dto c 29 i 0)))))
		(_sig (_int dout0 12 0 87(_arch(_uni))))
		(_sig (_int dout1 12 0 88(_arch(_uni))))
		(_sig (_int dout2 12 0 89(_arch(_uni))))
		(_sig (_int dout3 12 0 90(_arch(_uni))))
		(_sig (_int dout4 12 0 91(_arch(_uni))))
		(_sig (_int dout5 12 0 92(_arch(_uni))))
		(_sig (_int dout6 12 0 93(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(19))(_sens(29)))))
			(line__99(_arch 1 0 99(_assignment (_trgt(18))(_sens(28)))))
			(line__100(_arch 2 0 100(_assignment (_trgt(17))(_sens(27)))))
			(line__101(_arch 3 0 101(_assignment (_trgt(16))(_sens(26)))))
			(line__102(_arch 4 0 102(_assignment (_trgt(15))(_sens(25)))))
			(line__103(_arch 5 0 103(_assignment (_trgt(14))(_sens(24)))))
			(line__104(_arch 6 0 104(_assignment (_trgt(13))(_sens(23)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 30 -1)
)
V 000045 55 7394          1505623666733 arch
(_unit VHDL (input_network_colors 0 29(arch 0 95))
	(_version vd0)
	(_time 1505623666734 2017.09.16 21:47:46)
	(_source (\./../src/input_network_colors.vhd\))
	(_parameters tan)
	(_code 6d6b676d6c3b397a6c6379346a6b386b686a696a6a)
	(_ent
		(_time 1504507443557)
	)
	(_object
		(_gen (_int g_data_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_gen (_int g_red_bits -1 0 32 \4\ (_ent gms((i 4)))))
		(_gen (_int g_green_bits -1 0 33 \4\ (_ent gms((i 4)))))
		(_gen (_int g_blue_bits -1 0 34 \4\ (_ent gms((i 4)))))
		(_port (_int i_clk -2 0 38(_ent(_in))))
		(_port (_int i_reset_n -2 0 39(_ent(_in))))
		(_port (_int i_enable -2 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~12 0 42(_array -2 ((_dto c 0 i 0)))))
		(_port (_int i_dout0 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~122 0 43(_array -2 ((_dto c 1 i 0)))))
		(_port (_int i_dout1 1 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~124 0 44(_array -2 ((_dto c 2 i 0)))))
		(_port (_int i_dout2 2 0 44(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~126 0 45(_array -2 ((_dto c 3 i 0)))))
		(_port (_int i_dout3 3 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~128 0 46(_array -2 ((_dto c 4 i 0)))))
		(_port (_int i_dout4 4 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1210 0 47(_array -2 ((_dto c 5 i 0)))))
		(_port (_int i_dout5 5 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1212 0 48(_array -2 ((_dto c 6 i 0)))))
		(_port (_int i_dout6 6 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1214 0 49(_array -2 ((_dto c 7 i 0)))))
		(_port (_int i_dout7 7 0 49(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1216 0 50(_array -2 ((_dto c 8 i 0)))))
		(_port (_int i_dout8 8 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1218 0 51(_array -2 ((_dto c 9 i 0)))))
		(_port (_int i_dout9 9 0 51(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1220 0 52(_array -2 ((_dto c 10 i 0)))))
		(_port (_int i_dout10 10 0 52(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~12 0 54(_array -2 ((_dto c 11 i 0)))))
		(_port (_int o_dout0_red 11 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1222 0 55(_array -2 ((_dto c 12 i 0)))))
		(_port (_int o_dout1_red 12 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1224 0 56(_array -2 ((_dto c 13 i 0)))))
		(_port (_int o_dout2_red 13 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1226 0 57(_array -2 ((_dto c 14 i 0)))))
		(_port (_int o_dout3_red 14 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1228 0 58(_array -2 ((_dto c 15 i 0)))))
		(_port (_int o_dout4_red 15 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1230 0 59(_array -2 ((_dto c 16 i 0)))))
		(_port (_int o_dout5_red 16 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1232 0 60(_array -2 ((_dto c 17 i 0)))))
		(_port (_int o_dout6_red 17 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1234 0 61(_array -2 ((_dto c 18 i 0)))))
		(_port (_int o_dout7_red 18 0 61(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1236 0 62(_array -2 ((_dto c 19 i 0)))))
		(_port (_int o_dout8_red 19 0 62(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1238 0 63(_array -2 ((_dto c 20 i 0)))))
		(_port (_int o_dout9_red 20 0 63(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1240 0 64(_array -2 ((_dto c 21 i 0)))))
		(_port (_int o_dout10_red 21 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~12 0 66(_array -2 ((_dto c 22 i 0)))))
		(_port (_int o_dout0_green 22 0 66(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1242 0 67(_array -2 ((_dto c 23 i 0)))))
		(_port (_int o_dout1_green 23 0 67(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1244 0 68(_array -2 ((_dto c 24 i 0)))))
		(_port (_int o_dout2_green 24 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1246 0 69(_array -2 ((_dto c 25 i 0)))))
		(_port (_int o_dout3_green 25 0 69(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1248 0 70(_array -2 ((_dto c 26 i 0)))))
		(_port (_int o_dout4_green 26 0 70(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1250 0 71(_array -2 ((_dto c 27 i 0)))))
		(_port (_int o_dout5_green 27 0 71(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1252 0 72(_array -2 ((_dto c 28 i 0)))))
		(_port (_int o_dout6_green 28 0 72(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1254 0 73(_array -2 ((_dto c 29 i 0)))))
		(_port (_int o_dout7_green 29 0 73(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1256 0 74(_array -2 ((_dto c 30 i 0)))))
		(_port (_int o_dout8_green 30 0 74(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1258 0 75(_array -2 ((_dto c 31 i 0)))))
		(_port (_int o_dout9_green 31 0 75(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1260 0 76(_array -2 ((_dto c 32 i 0)))))
		(_port (_int o_dout10_green 32 0 76(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~12 0 78(_array -2 ((_dto c 33 i 0)))))
		(_port (_int o_dout0_blue 33 0 78(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1262 0 79(_array -2 ((_dto c 34 i 0)))))
		(_port (_int o_dout1_blue 34 0 79(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1264 0 80(_array -2 ((_dto c 35 i 0)))))
		(_port (_int o_dout2_blue 35 0 80(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1266 0 81(_array -2 ((_dto c 36 i 0)))))
		(_port (_int o_dout3_blue 36 0 81(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1268 0 82(_array -2 ((_dto c 37 i 0)))))
		(_port (_int o_dout4_blue 37 0 82(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1270 0 83(_array -2 ((_dto c 38 i 0)))))
		(_port (_int o_dout5_blue 38 0 83(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1272 0 84(_array -2 ((_dto c 39 i 0)))))
		(_port (_int o_dout6_blue 39 0 84(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1274 0 85(_array -2 ((_dto c 40 i 0)))))
		(_port (_int o_dout7_blue 40 0 85(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1276 0 86(_array -2 ((_dto c 41 i 0)))))
		(_port (_int o_dout8_blue 41 0 86(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1278 0 87(_array -2 ((_dto c 42 i 0)))))
		(_port (_int o_dout9_blue 42 0 87(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1280 0 88(_array -2 ((_dto c 43 i 0)))))
		(_port (_int o_dout10_blue 43 0 88(_ent(_out))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch 44 -1)
)
V 000061 55 16829         1505623666609 input_network_fifo_a
(_unit VHDL (input_network_fifo 0 43(input_network_fifo_a 1 64))
	(_version vd0)
	(_time 1505623666610 2017.09.16 21:47:46)
	(_source (\./../src/input_network_fifo.vhd\(\./../src/input_fifo_network.vhd\)))
	(_parameters tan)
	(_code f0f6fba0a5a6a4e7f5f6f4a4b6aaf4f6f5f7f4f7f7f6a6)
	(_ent
		(_time 1502607833373)
	)
	(_comp
		(wrapped_input_network_fifo
			(_object
				(_port (_int rst -1 1 68(_ent (_in))))
				(_port (_int wr_clk -1 1 69(_ent (_in))))
				(_port (_int rd_clk -1 1 70(_ent (_in))))
				(_port (_int din 2 1 71(_ent (_in))))
				(_port (_int wr_en -1 1 72(_ent (_in))))
				(_port (_int rd_en -1 1 73(_ent (_in))))
				(_port (_int prog_empty_thresh 3 1 74(_ent (_in))))
				(_port (_int prog_full_thresh 3 1 75(_ent (_in))))
				(_port (_int dout 2 1 76(_ent (_out))))
				(_port (_int full -1 1 77(_ent (_out))))
				(_port (_int almost_full -1 1 78(_ent (_out))))
				(_port (_int empty -1 1 79(_ent (_out))))
				(_port (_int almost_empty -1 1 80(_ent (_out))))
				(_port (_int valid -1 1 81(_ent (_out))))
				(_port (_int prog_full -1 1 82(_ent (_out))))
				(_port (_int prog_empty -1 1 83(_ent (_out))))
			)
		)
	)
	(_inst U0 1 283(_comp wrapped_input_network_fifo)
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
			((valid)(valid))
			((prog_full)(prog_full))
			((prog_empty)(prog_empty))
		)
		(_use (_ent xilinxcorelib fifo_generator_v9_3 behavioral)
			(_gen
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 16)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 16)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"artix7"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 1)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 2)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 0)))
				((C_PRELOAD_REGS)((i 1)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 4)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 5)))
				((C_PROG_EMPTY_TYPE)((i 3)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1023)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1022)))
				((C_PROG_FULL_TYPE)((i 3)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(prog_empty_thresh))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(prog_full_thresh))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(valid))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(prog_full))
				((PROG_EMPTY)(prog_empty))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_int rst -1 0 45(_ent(_in))))
		(_port (_int wr_clk -1 0 46(_ent(_in))))
		(_port (_int rd_clk -1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 48(_array -1 ((_dto i 15 i 0)))))
		(_port (_int din 0 0 48(_ent(_in))))
		(_port (_int wr_en -1 0 49(_ent(_in))))
		(_port (_int rd_en -1 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 51(_array -1 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 51(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 52(_ent(_in))))
		(_port (_int dout 0 0 53(_ent(_out))))
		(_port (_int full -1 0 54(_ent(_out))))
		(_port (_int almost_full -1 0 55(_ent(_out))))
		(_port (_int empty -1 0 56(_ent(_out))))
		(_port (_int almost_empty -1 0 57(_ent(_out))))
		(_port (_int valid -1 0 58(_ent(_out))))
		(_port (_int prog_full -1 0 59(_ent(_out))))
		(_port (_int prog_empty -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 74(_array -1 ((_dto i 9 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000045 55 10554         1505623666807 arch
(_unit VHDL (multiplier_bank 0 28(arch 1 69))
	(_version vd0)
	(_time 1505623666808 2017.09.16 21:47:46)
	(_source (\./../compile/multiplier_10.vhd\(\./../compile/multiplier_bank.vhd\)))
	(_parameters tan)
	(_code bbbdeceeececbcacedb9a2e0eabde8bdb2bdbebcb9)
	(_ent
		(_time 1505288666046)
	)
	(_comp
		(conv_multiplier
			(_object
				(_port (_int a 30 1 75(_ent (_in))))
				(_port (_int b 30 1 76(_ent (_in))))
				(_port (_int clk -2 1 77(_ent (_in))))
				(_port (_int p 31 1 78(_ent (_out))))
			)
		)
	)
	(_inst R0 1 101(_comp conv_multiplier)
		(_port
			((a)(i_data0(_range 12)))
			((b)(i_w0(_range 13)))
			((clk)(i_clk))
			((p)(o_product0_red(_range 14)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R1 1 109(_comp conv_multiplier)
		(_port
			((a)(i_data1(_range 15)))
			((b)(i_w1(_range 16)))
			((clk)(i_clk))
			((p)(o_product1_red(_range 17)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R2 1 117(_comp conv_multiplier)
		(_port
			((a)(i_data2(_range 18)))
			((b)(i_w2_red(_range 19)))
			((clk)(i_clk))
			((p)(o_product2_red(_range 20)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R3 1 125(_comp conv_multiplier)
		(_port
			((a)(i_data3(_range 21)))
			((b)(i_w3(_range 22)))
			((clk)(i_clk))
			((p)(o_product3_red(_range 23)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R4 1 133(_comp conv_multiplier)
		(_port
			((a)(i_data4(_range 24)))
			((b)(i_w4(_range 25)))
			((clk)(i_clk))
			((p)(o_product4_red(_range 26)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R5 1 141(_comp conv_multiplier)
		(_port
			((a)(i_data5(_range 27)))
			((b)(i_w5(_range 28)))
			((clk)(i_clk))
			((p)(o_product5_red(_range 29)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R6 1 149(_comp conv_multiplier)
		(_port
			((a)(i_data6(_range 30)))
			((b)(i_w6(_range 31)))
			((clk)(i_clk))
			((p)(o_product6_red(_range 32)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R7 1 157(_comp conv_multiplier)
		(_port
			((a)(i_data7_red(_range 33)))
			((b)(i_w7(_range 34)))
			((clk)(i_clk))
			((p)(o_product7_red(_range 35)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R8 1 165(_comp conv_multiplier)
		(_port
			((a)(i_data8(_range 36)))
			((b)(i_w8(_range 37)))
			((clk)(i_clk))
			((p)(o_product8_red(_range 38)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R9 1 173(_comp conv_multiplier)
		(_port
			((a)(i_data9(_range 39)))
			((b)(i_w9(_range 40)))
			((clk)(i_clk))
			((p)(o_product9_red(_range 41)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_object
		(_gen (_int g_multiplier_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_gen (_int g_product_width -1 0 32 \32\ (_ent gms((i 32)))))
		(_port (_int i_clk -2 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~12 0 36(_array -2 ((_dto c 42 i 0)))))
		(_port (_int i_data0 0 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~122 0 37(_array -2 ((_dto c 43 i 0)))))
		(_port (_int i_data1 1 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~124 0 38(_array -2 ((_dto c 44 i 0)))))
		(_port (_int i_data2 2 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~126 0 39(_array -2 ((_dto c 45 i 0)))))
		(_port (_int i_data3 3 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~128 0 40(_array -2 ((_dto c 46 i 0)))))
		(_port (_int i_data4 4 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1210 0 41(_array -2 ((_dto c 47 i 0)))))
		(_port (_int i_data5 5 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1212 0 42(_array -2 ((_dto c 48 i 0)))))
		(_port (_int i_data6 6 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1214 0 43(_array -2 ((_dto c 49 i 0)))))
		(_port (_int i_data7 7 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1216 0 44(_array -2 ((_dto c 50 i 0)))))
		(_port (_int i_data8 8 0 44(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1218 0 45(_array -2 ((_dto c 51 i 0)))))
		(_port (_int i_data9 9 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1220 0 46(_array -2 ((_dto c 52 i 0)))))
		(_port (_int i_w0 10 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1222 0 47(_array -2 ((_dto c 53 i 0)))))
		(_port (_int i_w1 11 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1224 0 48(_array -2 ((_dto c 54 i 0)))))
		(_port (_int i_w2 12 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1226 0 49(_array -2 ((_dto c 55 i 0)))))
		(_port (_int i_w3 13 0 49(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1228 0 50(_array -2 ((_dto c 56 i 0)))))
		(_port (_int i_w4 14 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1230 0 51(_array -2 ((_dto c 57 i 0)))))
		(_port (_int i_w5 15 0 51(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1232 0 52(_array -2 ((_dto c 58 i 0)))))
		(_port (_int i_w6 16 0 52(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1234 0 53(_array -2 ((_dto c 59 i 0)))))
		(_port (_int i_w7 17 0 53(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1236 0 54(_array -2 ((_dto c 60 i 0)))))
		(_port (_int i_w8 18 0 54(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1238 0 55(_array -2 ((_dto c 61 i 0)))))
		(_port (_int i_w9 19 0 55(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~12 0 56(_array -2 ((_dto c 62 i 0)))))
		(_port (_int o_product0 20 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1240 0 57(_array -2 ((_dto c 63 i 0)))))
		(_port (_int o_product1 21 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1242 0 58(_array -2 ((_dto c 64 i 0)))))
		(_port (_int o_product2 22 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1244 0 59(_array -2 ((_dto c 65 i 0)))))
		(_port (_int o_product3 23 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1246 0 60(_array -2 ((_dto c 66 i 0)))))
		(_port (_int o_product4 24 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1248 0 61(_array -2 ((_dto c 67 i 0)))))
		(_port (_int o_product5 25 0 61(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1250 0 62(_array -2 ((_dto c 68 i 0)))))
		(_port (_int o_product6 26 0 62(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1252 0 63(_array -2 ((_dto c 69 i 0)))))
		(_port (_int o_product7 27 0 63(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1254 0 64(_array -2 ((_dto c 70 i 0)))))
		(_port (_int o_product8 28 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1256 0 65(_array -2 ((_dto c 71 i 0)))))
		(_port (_int o_product9 29 0 65(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 75(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 78(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~13 1 84(_array -2 ((_dto c 72 i 0)))))
		(_sig (_int i_data7_red 32 1 84(_arch(_uni))))
		(_sig (_int i_w2_red 32 1 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13 1 86(_array -2 ((_dto c 73 i 0)))))
		(_sig (_int o_product0_red 33 1 86(_arch(_uni))))
		(_sig (_int o_product1_red 33 1 87(_arch(_uni))))
		(_sig (_int o_product2_red 33 1 88(_arch(_uni))))
		(_sig (_int o_product3_red 33 1 89(_arch(_uni))))
		(_sig (_int o_product4_red 33 1 90(_arch(_uni))))
		(_sig (_int o_product5_red 33 1 91(_arch(_uni))))
		(_sig (_int o_product6_red 33 1 92(_arch(_uni))))
		(_sig (_int o_product7_red 33 1 93(_arch(_uni))))
		(_sig (_int o_product8_red 33 1 94(_arch(_uni))))
		(_sig (_int o_product9_red 33 1 95(_arch(_uni))))
		(_prcs
			(line__185(_arch 0 1 185(_assignment (_trgt(31(_range 74)))(_sens(8)))))
			(line__186(_arch 1 1 186(_assignment (_trgt(32(_range 75)))(_sens(13)))))
			(line__189(_arch 2 1 189(_assignment (_trgt(21))(_sens(33(_range 76)))(_read(33(_range 77))))))
			(line__190(_arch 3 1 190(_assignment (_trgt(22))(_sens(34(_range 78)))(_read(34(_range 79))))))
			(line__191(_arch 4 1 191(_assignment (_trgt(23))(_sens(35(_range 80)))(_read(35(_range 81))))))
			(line__192(_arch 5 1 192(_assignment (_trgt(24))(_sens(36(_range 82)))(_read(36(_range 83))))))
			(line__193(_arch 6 1 193(_assignment (_trgt(25))(_sens(37(_range 84)))(_read(37(_range 85))))))
			(line__194(_arch 7 1 194(_assignment (_trgt(26))(_sens(38(_range 86)))(_read(38(_range 87))))))
			(line__195(_arch 8 1 195(_assignment (_trgt(27))(_sens(39(_range 88)))(_read(39(_range 89))))))
			(line__196(_arch 9 1 196(_assignment (_trgt(28))(_sens(40(_range 90)))(_read(40(_range 91))))))
			(line__197(_arch 10 1 197(_assignment (_trgt(29))(_sens(41(_range 92)))(_read(41(_range 93))))))
			(line__198(_arch 11 1 198(_assignment (_trgt(30))(_sens(42(_range 94)))(_read(42(_range 95))))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 96 -1)
)
V 000045 55 398           1505623666718 arch
(_unit VHDL (output_fifo_network 0 28(arch 0 31))
	(_version vd0)
	(_time 1505623666719 2017.09.16 21:47:46)
	(_source (\./../compile/output_fifo_network.vhd\))
	(_parameters tan)
	(_code 5d5b085f0c0b0d4a5d0f480608580b5b5b5b545b5b)
	(_ent
		(_time 1505288665897)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 1425          1505623667005 arch
(_unit VHDL (relu_unit 0 30(arch 0 54))
	(_version vd0)
	(_time 1505623667006 2017.09.16 21:47:47)
	(_source (\./../src/relu_unit.vhd\))
	(_parameters tan)
	(_code 76717077752171617173302d227023707f71727174)
	(_ent
		(_time 1504506968346)
	)
	(_object
		(_gen (_int g_conv_width -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen (_int g_relu_width -1 0 33 \16\ (_ent gms((i 16)))))
		(_port (_int i_clk -2 0 36(_ent(_in))))
		(_port (_int i_reset_n -2 0 37(_ent(_in))))
		(_port (_int i_relu_en -2 0 38(_ent(_in))))
		(_port (_int i_enable -2 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_conv_width-1~downto~0}~12 0 40(_array -2 ((_dto c 0 i 0)))))
		(_port (_int i_conv_out 0 0 40(_ent(_in))))
		(_port (_int i_fifo_full -2 0 41(_ent(_in))))
		(_port (_int i_fifo_almost_full -2 0 42(_ent(_in))))
		(_port (_int i_fifo_prog_full -2 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~12 0 45(_array -2 ((_dto c 1 i 0)))))
		(_port (_int o_relu_out 1 0 45(_ent(_out))))
		(_port (_int o_wr_en -2 0 46(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 47(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_fifo_prog_full_thresh 2 0 47(_ent(_out))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch 2 -1)
)
V 000041 55 1549 1505621856781 types_pkg
(_unit VHDL (types_pkg 0 29)
	(_version vd0)
	(_time 1505621856782 2017.09.16 21:17:36)
	(_source (\./../src/types_pkg.vhd\))
	(_parameters tan)
	(_code 4a4b4b49121c1e5c4e4e59134d4d4a4c184c4d4d4e)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 31(_array -1 ((_dto i 15 i 0)))))
		(_type (_int array_type_220x16bit 0 31(_array 0 ((_dto i 219 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int array_type_220x32bit 0 32(_array 2 ((_dto i 219 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~153 0 34(_array -1 ((_dto i 31 i 0)))))
		(_type (_int array_type_varx32bit 0 34(_array 4 ((_uto i -2147483648 i 2147483647)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~155 0 35(_array -1 ((_dto i 15 i 0)))))
		(_type (_int array_type_varx16bit 0 35(_array 6 ((_uto i -2147483648 i 2147483647)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~15 0 37(_array -1 ((_dto i 10 i 0)))))
		(_type (_int array_type_varx11bit 0 37(_array 8 ((_uto i -2147483648 i 2147483647)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~15 0 38(_array -1 ((_dto i 6 i 0)))))
		(_type (_int array_type_varx7bit 0 38(_array 10 ((_uto i -2147483648 i 2147483647)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int array_type_varx3bit 0 39(_array 12 ((_uto i -2147483648 i 2147483647)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 1739          1505788990916 arch
(_unit VHDL (volume_mux 0 28(arch 0 70))
	(_version vd0)
	(_time 1505788990917 2017.09.18 19:43:10)
	(_source (\./../src/volume_mux.vhd\))
	(_parameters tan)
	(_code 9292c29dc6c595859494d6c8c697c494c69597959a)
	(_ent
		(_time 1505788990912)
	)
	(_object
		(_gen (_int g_mux_id -1 0 30 \0\ (_ent((i 0)))))
		(_port (_int i_clk -2 0 33(_ent(_in))))
		(_port (_int i_reset_n -2 0 34(_ent(_in))))
		(_port (_int i_enable -2 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -2 ((_dto i 3 i 0)))))
		(_port (_int i_filter_size 0 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int i_recycled_data 1 0 38(_ent(_in))))
		(_port (_int i_new_data 1 0 39(_ent(_in))))
		(_port (_int i_prev_data 1 0 40(_ent(_in))))
		(_port (_int i_filters_processed -2 0 41(_ent(_in))))
		(_port (_int o_data 1 0 42(_ent(_out))))
		(_port (_int o_data_valid -2 0 45(_ent(_out))))
		(_port (_int i_full -2 0 46(_ent(_in))))
		(_port (_int i_almost_full -2 0 47(_ent(_in))))
		(_port (_int i_prog_full -2 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 49(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_prog_full_thresh 2 0 49(_ent(_out))))
		(_port (_int o_get_volume_row -2 0 51(_ent(_out))))
		(_port (_int i_fifo_we -2 0 53(_ent(_in))))
		(_port (_int o_fifo_full -2 0 54(_ent(_out))))
		(_port (_int o_almost_full -2 0 55(_ent(_out))))
		(_port (_int o_prog_full -2 0 56(_ent(_out))))
		(_port (_int i_prog_full_thresh 2 0 57(_ent(_in))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
V 000045 55 1456          1505623667841 arch
(_unit VHDL (volume_router 0 30(arch 0 57))
	(_version vd0)
	(_time 1505623667842 2017.09.16 21:47:47)
	(_source (\./../src/volume_router.vhd\))
	(_parameters tan)
	(_code c0c7c1959697c7d7c7c5849a94c596c7c2c696c7c5)
	(_ent
		(_time 1505623467969)
	)
	(_object
		(_port (_int i_clk -1 0 32(_ent(_in))))
		(_port (_int i_reset_n -1 0 33(_ent(_in))))
		(_port (_int i_enable -1 0 34(_ent(_in))))
		(_port (_int i_filters_loaded -1 0 36(_ent(_in))))
		(_port (_int i_is_last_volume_primed -1 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_volume_data 0 0 38(_ent(_in))))
		(_port (_int o_this_last_volume_primed -1 0 39(_ent(_out))))
		(_port (_int o_recycled_data 0 0 40(_ent(_out))))
		(_port (_int o_data_mult 0 0 41(_ent(_out))))
		(_port (_int o_data_valid -1 0 42(_ent(_out))))
		(_port (_int o_rows_complete -1 0 43(_ent(_out))))
		(_port (_int i_fifo_data_valid -1 0 45(_ent(_in))))
		(_port (_int o_rd_en -1 0 46(_ent(_out))))
		(_port (_int i_empty -1 0 47(_ent(_in))))
		(_port (_int i_almost_empty -1 0 48(_ent(_in))))
		(_port (_int i_prog_empty -1 0 49(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 50(_array -1 ((_dto i 9 i 0)))))
		(_port (_int o_prog_empty_thresh 1 0 50(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000054 55 16632         1505623667886 weight_fifo_a
(_unit VHDL (weight_fifo 0 43(weight_fifo_a 0 63))
	(_version vd0)
	(_time 1505623667887 2017.09.16 21:47:47)
	(_source (\./../src/weight_fifo.vhd\))
	(_parameters tan)
	(_code efe8efbcbcb8b2f9e8e8e7effbb6e8e9e9e9e6e9e9e9b9)
	(_ent
		(_time 1505617177456)
	)
	(_comp
		(wrapped_weight_fifo
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int rst -1 0 68(_ent (_in))))
				(_port (_int din 2 0 69(_ent (_in))))
				(_port (_int wr_en -1 0 70(_ent (_in))))
				(_port (_int rd_en -1 0 71(_ent (_in))))
				(_port (_int prog_empty_thresh 3 0 72(_ent (_in))))
				(_port (_int prog_full_thresh 3 0 73(_ent (_in))))
				(_port (_int dout 2 0 74(_ent (_out))))
				(_port (_int full -1 0 75(_ent (_out))))
				(_port (_int almost_full -1 0 76(_ent (_out))))
				(_port (_int empty -1 0 77(_ent (_out))))
				(_port (_int almost_empty -1 0 78(_ent (_out))))
				(_port (_int valid -1 0 79(_ent (_out))))
				(_port (_int prog_full -1 0 80(_ent (_out))))
				(_port (_int prog_empty -1 0 81(_ent (_out))))
			)
		)
	)
	(_inst U0 0 281(_comp wrapped_weight_fifo)
		(_port
			((clk)(clk))
			((rst)(rst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
			((valid)(valid))
			((prog_full)(prog_full))
			((prog_empty)(prog_empty))
		)
		(_use (_ent xilinxcorelib fifo_generator_v9_3 behavioral)
			(_gen
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 14)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 16)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 16)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"artix7"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 1)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 0)))
				((C_PRELOAD_REGS)((i 1)))
				((C_PRIM_FIFO_TYPE)(_string \"8kx4"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 4)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 5)))
				((C_PROG_EMPTY_TYPE)((i 3)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 8191)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 8190)))
				((C_PROG_FULL_TYPE)((i 3)))
				((C_RD_DATA_COUNT_WIDTH)((i 14)))
				((C_RD_DEPTH)((i 8192)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 13)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 1)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 14)))
				((C_WR_DEPTH)((i 8192)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 13)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(prog_empty_thresh))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(prog_full_thresh))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(valid))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(prog_full))
				((PROG_EMPTY)(prog_empty))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 45(_ent(_in))))
		(_port (_int rst -1 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 47(_array -1 ((_dto i 15 i 0)))))
		(_port (_int din 0 0 47(_ent(_in))))
		(_port (_int wr_en -1 0 48(_ent(_in))))
		(_port (_int rd_en -1 0 49(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{12~downto~0}~12 0 50(_array -1 ((_dto i 12 i 0)))))
		(_port (_int prog_empty_thresh 1 0 50(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 51(_ent(_in))))
		(_port (_int dout 0 0 52(_ent(_out))))
		(_port (_int full -1 0 53(_ent(_out))))
		(_port (_int almost_full -1 0 54(_ent(_out))))
		(_port (_int empty -1 0 55(_ent(_out))))
		(_port (_int almost_empty -1 0 56(_ent(_out))))
		(_port (_int valid -1 0 57(_ent(_out))))
		(_port (_int prog_full -1 0 58(_ent(_out))))
		(_port (_int prog_empty -1 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 69(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{12~downto~0}~13 0 72(_array -1 ((_dto i 12 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000045 55 1669          1505687520230 arch
(_unit VHDL (weight_mux 0 29(arch 0 58))
	(_version vd0)
	(_time 1505687520231 2017.09.17 15:32:00)
	(_source (\./../src/weight_mux.vhd\))
	(_parameters tan)
	(_code aca9fffbfafbf1baa9aeb4f7f9a9faaaf8aba9aba4)
	(_ent
		(_time 1505687520228)
	)
	(_object
		(_gen (_int g_mux_id -1 0 31 \0\ (_ent((i 0)))))
		(_port (_int i_clk -2 0 34(_ent(_in))))
		(_port (_int i_reset_n -2 0 35(_ent(_in))))
		(_port (_int i_enable -2 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int i_recycled_filter 0 0 38(_ent(_in))))
		(_port (_int i_new_filter_data 0 0 39(_ent(_in))))
		(_port (_int i_recycled_filter_en -2 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -2 ((_dto i 3 i 0)))))
		(_port (_int i_filter_size 1 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -2 ((_dto i 11 i 0)))))
		(_port (_int i_num_filters 2 0 42(_ent(_in))))
		(_port (_int o_filter_data 0 0 44(_ent(_out))))
		(_port (_int o_current_filter_num 2 0 45(_ent(_out))))
		(_port (_int o_data_valid -2 0 47(_ent(_out))))
		(_port (_int i_full -2 0 48(_ent(_in))))
		(_port (_int i_almost_full -2 0 49(_ent(_in))))
		(_port (_int i_prog_full -2 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{12~downto~0}~12 0 51(_array -2 ((_dto i 12 i 0)))))
		(_port (_int o_prog_full_thresh 3 0 51(_ent(_out))))
		(_port (_int o_get_weight_row -2 0 52(_ent(_out))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
V 000045 55 1595          1505623667869 arch
(_unit VHDL (weights_router 0 29(arch 0 58))
	(_version vd0)
	(_time 1505623667870 2017.09.16 21:47:47)
	(_source (\./../src/weights_router.vhd\))
	(_parameters tan)
	(_code e0e7e0b3e5b7bdf6e5e2f8bbb5e7e3e5b6e7e2e6b6)
	(_ent
		(_time 1505623467999)
	)
	(_object
		(_port (_int i_clk -1 0 31(_ent(_in))))
		(_port (_int i_reset_n -1 0 32(_ent(_in))))
		(_port (_int i_enable -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_filter_data 0 0 35(_ent(_in))))
		(_port (_int i_volume_primed -1 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1 ((_dto i 11 i 0)))))
		(_port (_int i_num_filters 1 0 37(_ent(_in))))
		(_port (_int o_data_valid -1 0 39(_ent(_out))))
		(_port (_int o_recycle_filter_en -1 0 40(_ent(_out))))
		(_port (_int o_recycle_filter_data 0 0 41(_ent(_out))))
		(_port (_int o_weights_mult 0 0 42(_ent(_out))))
		(_port (_int o_filter_loaded -1 0 43(_ent(_out))))
		(_port (_int o_filters_processed -1 0 44(_ent(_out))))
		(_port (_int i_fifo_data_valid -1 0 46(_ent(_in))))
		(_port (_int o_rd_en -1 0 47(_ent(_out))))
		(_port (_int i_empty -1 0 48(_ent(_in))))
		(_port (_int i_almost_empty -1 0 49(_ent(_in))))
		(_port (_int i_prog_empty -1 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{12~downto~0}~12 0 51(_array -1 ((_dto i 12 i 0)))))
		(_port (_int o_prog_empty_thresh 2 0 51(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 1754          1505789058037 arch
(_unit VHDL (volume_mux 0 28(arch 0 70))
	(_version vd0)
	(_time 1505789058038 2017.09.18 19:44:18)
	(_source (\./../src/volume_mux.vhd\))
	(_parameters tan)
	(_code bab5b9eebdedbdadbcbcfee0eebfecbceebdbfbdb2)
	(_ent
		(_time 1505789058035)
	)
	(_object
		(_gen (_int g_mux_id -1 0 30 \0\ (_ent((i 0)))))
		(_port (_int i_clk -2 0 33(_ent(_in))))
		(_port (_int i_reset_n -2 0 34(_ent(_in))))
		(_port (_int i_enable -2 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -2 ((_dto i 3 i 0)))))
		(_port (_int i_filter_size 0 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int i_recycled_data 1 0 38(_ent(_in))))
		(_port (_int i_new_data 1 0 39(_ent(_in))))
		(_port (_int i_prev_data 1 0 40(_ent(_in))))
		(_port (_int i_filters_processed -2 0 41(_ent(_in))))
		(_port (_int o_data 1 0 42(_ent(_out))))
		(_port (_int o_data_valid -2 0 45(_ent(_out))))
		(_port (_int i_full -2 0 46(_ent(_in))))
		(_port (_int i_almost_full -2 0 47(_ent(_in))))
		(_port (_int i_prog_full -2 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 49(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_prog_full_thresh 2 0 49(_ent(_out))))
		(_port (_int o_get_volume_row -2 0 51(_ent(_out))))
		(_port (_int i_fifo_we -2 0 53(_ent(_in))))
		(_port (_int o_fifo_full -2 0 54(_ent(_out))))
		(_port (_int o_fifo_almost_full -2 0 55(_ent(_out))))
		(_port (_int o_fifo_prog_full -2 0 56(_ent(_out))))
		(_port (_int i_fifo_prog_full_thresh 2 0 57(_ent(_in))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000045 55 1754          1505789993602 arch
(_unit VHDL (volume_mux 0 28(arch 0 70))
	(_version vd0)
	(_time 1505789993603 2017.09.18 19:59:53)
	(_source (\./../src/volume_mux.vhd\))
	(_parameters tan)
	(_code 4b1f1e494f1c4c5c4d4d0f111f4e1d4d1f4c4e4c43)
	(_ent
		(_time 1505789058034)
	)
	(_object
		(_gen (_int g_mux_id -1 0 30 \0\ (_ent((i 0)))))
		(_port (_int i_clk -2 0 33(_ent(_in))))
		(_port (_int i_reset_n -2 0 34(_ent(_in))))
		(_port (_int i_enable -2 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -2 ((_dto i 3 i 0)))))
		(_port (_int i_filter_size 0 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int i_recycled_data 1 0 38(_ent(_in))))
		(_port (_int i_new_data 1 0 39(_ent(_in))))
		(_port (_int i_prev_data 1 0 40(_ent(_in))))
		(_port (_int i_filters_processed -2 0 41(_ent(_in))))
		(_port (_int o_data 1 0 42(_ent(_out))))
		(_port (_int o_data_valid -2 0 45(_ent(_out))))
		(_port (_int i_full -2 0 46(_ent(_in))))
		(_port (_int i_almost_full -2 0 47(_ent(_in))))
		(_port (_int i_prog_full -2 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 49(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_prog_full_thresh 2 0 49(_ent(_out))))
		(_port (_int o_get_volume_row -2 0 51(_ent(_out))))
		(_port (_int i_fifo_we -2 0 53(_ent(_in))))
		(_port (_int o_fifo_full -2 0 54(_ent(_out))))
		(_port (_int o_fifo_almost_full -2 0 55(_ent(_out))))
		(_port (_int o_fifo_prog_full -2 0 56(_ent(_out))))
		(_port (_int i_fifo_prog_full_thresh 2 0 57(_ent(_in))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000045 55 6606          1505790986358 arch
(_unit VHDL (input_fifo_net_controller 0 34(arch 0 86))
	(_version vd0)
	(_time 1505790986359 2017.09.18 20:16:26)
	(_source (\./../src/input_fifo_net_controller.vhd\))
	(_parameters tan)
	(_code 421249401514165547444511041815444b444444144714)
	(_ent
		(_time 1505790145515)
	)
	(_object
		(_gen (_int g_weight_width -1 0 36 \16\ (_ent((i 16)))))
		(_gen (_int g_data_width -1 0 37 \16\ (_ent((i 16)))))
		(_gen (_int g_dsps_used -1 0 38 \200\ (_ent gms((i 200)))))
		(_gen (_int g_num_11_filters -1 0 39 \18\ (_ent gms((i 18)))))
		(_gen (_int g_num_7_filters -1 0 40 \28\ (_ent gms((i 28)))))
		(_gen (_int g_num_3_filters -1 0 41 \66\ (_ent gms((i 66)))))
		(_port (_int i_clk -2 0 44(_ent(_in)(_event))))
		(_port (_int i_reset_n -2 0 45(_ent(_in)(_event))))
		(_port (_int i_enable -2 0 46(_ent(_in))))
		(_port (_int i_start -2 0 47(_ent(_in))))
		(_port (_int i_inbuff_valid -2 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 51(_array -2 ((_dto i 15 i 0)))))
		(_port (_int i_inbuff_dout 0 0 51(_ent(_in))))
		(_port (_int o_inbuff_rd_en -2 0 52(_ent(_out))))
		(_port (_int i_inbuff_empty -2 0 53(_ent(_in))))
		(_port (_int i_inbuff_almost_empty -2 0 54(_ent(_in))))
		(_port (_int i_inbuff_prog_empty -2 0 56(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 57(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_empty_thresh 1 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 60(_array -2 ((_dto i 3 i 0)))))
		(_port (_int i_input_volume_size 2 0 60(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 61(_array -2 ((_dto i 11 i 0)))))
		(_port (_int i_input_volume_channels 3 0 61(_ent(_in))))
		(_port (_int i_weight_filter_size 2 0 62(_ent(_in))))
		(_port (_int i_weight_filter_channels 3 0 63(_ent(_in))))
		(_port (_int i_number_of_filters 3 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 65(_array -2 ((_dto i 31 i 0)))))
		(_port (_int i_weight_filter_bytes 4 0 65(_ent(_in))))
		(_port (_int i_stride 2 0 66(_ent(_in))))
		(_port (_int i_pad 2 0 67(_ent(_in))))
		(_type (_int ~array_type_varx16bit{g_dsps_used-1~downto~0}~12 0 69(_array -3 ((_dto c 6 i 0)))))
		(_port (_int o_volume_data 5 0 69(_ent(_out))))
		(_type (_int ~array_type_varx16bit{g_dsps_used-1~downto~0}~122 0 70(_array -3 ((_dto c 7 i 0)))))
		(_port (_int o_weight_data 6 0 70(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~12 0 72(_array -2 ((_dto c 8 i 0)))))
		(_port (_int i_get_volume_row 7 0 72(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~124 0 73(_array -2 ((_dto c 9 i 0)))))
		(_port (_int i_get_weight_row 8 0 73(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~126 0 74(_array -2 ((_dto c 10 i 0)))))
		(_port (_int i_filter_kernal_loaded 9 0 74(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~128 0 76(_array -2 ((_dto c 11 i 0)))))
		(_port (_int o_volume_fifo_wr_en 10 0 76(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1210 0 77(_array -2 ((_dto c 12 i 0)))))
		(_port (_int i_volume_fifo_full 11 0 77(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1212 0 78(_array -2 ((_dto c 13 i 0)))))
		(_port (_int i_voluem_fifo_almost_full 12 0 78(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1214 0 79(_array -2 ((_dto c 14 i 0)))))
		(_port (_int i_volume_fifo_prog_full 13 0 79(_ent(_in))))
		(_port (_int o_volume_fifo_prog_full_thresh 1 0 80(_ent(_out))))
		(_type (_int state_type 0 88(_enum1 idle is_net_ready calc_parameters fetch_weights fetch_volume convolution (_to i 0 i 5))))
		(_sig (_int current_state 14 0 89(_arch(_uni))))
		(_sig (_int next_state 14 0 90(_arch(_uni))))
		(_sig (_int inbuff_rd_en -2 0 92(_arch(_uni))))
		(_type (_int ~array_type_varx16bit{g_dsps_used-1~downto~0}~13 0 93(_array -3 ((_dto c 15 i 0)))))
		(_sig (_int volume_data 15 0 93(_arch(_uni))))
		(_sig (_int weight_data 15 0 94(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 96(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int input_volume_row_counter 16 0 96(_arch(_uni))))
		(_type (_int ~UNSIGNED{11~downto~0}~13 0 97(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int channel_counter 17 0 97(_arch(_uni))))
		(_sig (_int channels_remaining 17 0 98(_arch(_uni))))
		(_sig (_int more_dsps_needed -2 0 99(_arch(_uni))))
		(_sig (_int dsp_counter 16 0 100(_arch(_uni))))
		(_sig (_int channels_allowed 16 0 101(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 102(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int filter_row_counter 18 0 102(_arch(_uni))))
		(_sig (_int filter_column_counter 18 0 103(_arch(_uni))))
		(_sig (_int filter_counter 17 0 104(_arch(_uni))))
		(_sig (_int volume_row_counter 18 0 106(_arch(_uni))))
		(_sig (_int volume_column_counter 18 0 107(_arch(_uni))))
		(_sig (_int volume_counter 17 0 108(_arch(_uni))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment (_alias((o_inbuff_rd_en)(inbuff_rd_en)))(_simpleassign BUF)(_trgt(6))(_sens(31)))))
			(line__131(_arch 1 0 131(_assignment (_trgt(19))(_sens(32)))))
			(line__132(_arch 2 0 132(_assignment (_trgt(20))(_sens(33)))))
			(state_transitions(_arch 3 0 137(_prcs (_trgt(29))(_sens(0)(1)(30))(_dssslsensitivity 2))))
			(next_state_combinational(_arch 4 0 148(_prcs (_simple)(_trgt(30)(31)(39))(_sens(42)(2)(3)(8)(13)(15)(21)(22)(23))(_mon)(_read(29)))))
			(sequential_logic(_arch 5 0 208(_prcs (_simple)(_trgt(32)(33)(35)(37)(38)(40)(41)(42)(43)(44))(_sens(0)(1))(_mon)(_read(29)(32)(33)(35)(37)(38)(39)(40)(41)(42)(43)(44)(4)(5)(11)(12)(13)(14)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extconvolution_layer.types_pkg.~STD_LOGIC_VECTOR{15~downto~0}~155 (2 ~STD_LOGIC_VECTOR{15~downto~0}~155)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc)))
	(_static
		(33686018 33686018)
		(33686018 33686018 33686018)
		(33686018)
		(33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018)
		(33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018)
		(33686018)
	)
	(_model . arch 16 -1)
)
V 000045 55 39192         1505791429451 arch
(_unit VHDL (filter_top 0 48(arch 0 85))
	(_version vd0)
	(_time 1505791429452 2017.09.18 20:23:49)
	(_source (\./../compile/filter_top.vhd\))
	(_parameters tan)
	(_code 144017131943130310101812064d131310124213141212)
	(_ent
		(_time 1505791429319)
	)
	(_comp
		(accumulator_relay
			(_object
				(_port (_int i_acc_filter_data 14 0 173(_ent (_in))))
				(_port (_int i_almost_empty -2 0 174(_ent (_in))))
				(_port (_int i_clk -2 0 175(_ent (_in))))
				(_port (_int i_data_valid -2 0 176(_ent (_in))))
				(_port (_int i_empty -2 0 177(_ent (_in))))
				(_port (_int i_prog_empty -2 0 178(_ent (_in))))
				(_port (_int i_reset_n -2 0 179(_ent (_in))))
				(_port (_int o_conv_volume_out 14 0 180(_ent (_out))))
				(_port (_int o_prog_emtpy_thresh 15 0 181(_ent (_out))))
				(_port (_int o_rd_en -2 0 182(_ent (_out))))
				(_port (_int o_recycled_acc_data 14 0 183(_ent (_out))))
				(_port (_int o_recycled_acc_data_en -2 0 184(_ent (_out))))
			)
		)
		(accumulator
			(_object
				(_gen (_int g_product_width -1 0 157(_ent((i 32)))))
				(_gen (_int g_accumulator_width -1 0 158(_ent((i 32)))))
				(_gen (_int g_dsps_used -1 0 159(_ent((i 200)))))
				(_port (_int i_clk -2 0 162(_ent (_in))))
				(_port (_int i_enable -2 0 163(_ent (_in))))
				(_port (_int i_filter_size 13 0 164(_ent (_in))))
				(_type (_int ~array_type_varx32bit{g_dsps_used-1~downto~0}~13 0 165(_array -3 ((_dto c 2 i 0)))))
				(_port (_int i_products_array 48 0 165(_ent (_in))))
				(_port (_int i_reset_n -2 0 166(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_accumulator_width-1~downto~0}~13 0 167(_array -2 ((_dto c 3 i 0)))))
				(_port (_int o_acc_data 49 0 167(_ent (_out))))
				(_port (_int o_acc_valid -2 0 168(_ent (_out))))
			)
		)
		(filter_accumulator
			(_object
				(_port (_int i_acc_data 16 0 189(_ent (_in))))
				(_port (_int i_acc_data_valid -2 0 190(_ent (_in))))
				(_port (_int i_almost_full -2 0 191(_ent (_in))))
				(_port (_int i_clk -2 0 192(_ent (_in))))
				(_port (_int i_full -2 0 193(_ent (_in))))
				(_port (_int i_prog_full -2 0 194(_ent (_in))))
				(_port (_int i_recycled_acc_data 16 0 195(_ent (_in))))
				(_port (_int i_recycled_acc_data_en -2 0 196(_ent (_in))))
				(_port (_int i_reset_n -2 0 197(_ent (_in))))
				(_port (_int o_acc_filter_data 16 0 198(_ent (_out))))
				(_port (_int o_data_valid -2 0 199(_ent (_out))))
				(_port (_int o_prog_full_thresh 17 0 200(_ent (_out))))
			)
		)
		(filter_accumulator_fifo
			(_object
				(_port (_int clk -2 0 99(_ent (_in))))
				(_port (_int din 7 0 100(_ent (_in))))
				(_port (_int prog_empty_thresh 8 0 101(_ent (_in))))
				(_port (_int prog_full_thresh 8 0 102(_ent (_in))))
				(_port (_int rd_en -2 0 103(_ent (_in))))
				(_port (_int rst -2 0 104(_ent (_in))))
				(_port (_int wr_en -2 0 105(_ent (_in))))
				(_port (_int almost_empty -2 0 106(_ent (_out))))
				(_port (_int almost_full -2 0 107(_ent (_out))))
				(_port (_int dout 7 0 108(_ent (_out))))
				(_port (_int empty -2 0 109(_ent (_out))))
				(_port (_int full -2 0 110(_ent (_out))))
				(_port (_int prog_empty -2 0 111(_ent (_out))))
				(_port (_int prog_full -2 0 112(_ent (_out))))
				(_port (_int valid -2 0 113(_ent (_out))))
			)
		)
		(input_fifo_net_controller
			(_object
				(_gen (_int g_weight_width -1 0 205(_ent((i 16)))))
				(_gen (_int g_data_width -1 0 206(_ent((i 16)))))
				(_gen (_int g_dsps_used -1 0 207(_ent((i 200)))))
				(_gen (_int g_num_11_filters -1 0 208(_ent((i 18)))))
				(_gen (_int g_num_7_filters -1 0 209(_ent((i 28)))))
				(_gen (_int g_num_3_filters -1 0 210(_ent((i 66)))))
				(_port (_int i_clk -2 0 213(_ent (_in))))
				(_port (_int i_enable -2 0 214(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~13 0 215(_array -2 ((_dto c 4 i 0)))))
				(_port (_int i_filter_kernal_loaded 48 0 215(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1316 0 216(_array -2 ((_dto c 5 i 0)))))
				(_port (_int i_get_volume_row 49 0 216(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1318 0 217(_array -2 ((_dto c 6 i 0)))))
				(_port (_int i_get_weight_row 50 0 217(_ent (_in))))
				(_port (_int i_inbuff_almost_empty -2 0 218(_ent (_in))))
				(_port (_int i_inbuff_dout 18 0 219(_ent (_in))))
				(_port (_int i_inbuff_empty -2 0 220(_ent (_in))))
				(_port (_int i_inbuff_prog_empty -2 0 221(_ent (_in))))
				(_port (_int i_inbuff_valid -2 0 222(_ent (_in))))
				(_port (_int i_input_volume_channels 19 0 223(_ent (_in))))
				(_port (_int i_input_volume_size 20 0 224(_ent (_in))))
				(_port (_int i_number_of_filters 19 0 225(_ent (_in))))
				(_port (_int i_pad 20 0 226(_ent (_in))))
				(_port (_int i_reset_n -2 0 227(_ent (_in))))
				(_port (_int i_start -2 0 228(_ent (_in))))
				(_port (_int i_stride 20 0 229(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1324 0 230(_array -2 ((_dto c 7 i 0)))))
				(_port (_int i_voluem_fifo_almost_full 51 0 230(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1326 0 231(_array -2 ((_dto c 8 i 0)))))
				(_port (_int i_volume_fifo_full 52 0 231(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1328 0 232(_array -2 ((_dto c 9 i 0)))))
				(_port (_int i_volume_fifo_prog_full 53 0 232(_ent (_in))))
				(_port (_int i_weight_filter_bytes 21 0 233(_ent (_in))))
				(_port (_int i_weight_filter_channels 19 0 234(_ent (_in))))
				(_port (_int i_weight_filter_size 20 0 235(_ent (_in))))
				(_port (_int o_inbuff_prog_empty_thresh 22 0 236(_ent (_out))))
				(_port (_int o_inbuff_rd_en -2 0 237(_ent (_out))))
				(_type (_int ~array_type_varx16bit{g_dsps_used-1~downto~0}~13 0 238(_array -4 ((_dto c 10 i 0)))))
				(_port (_int o_volume_data 54 0 238(_ent (_out))))
				(_port (_int o_volume_fifo_prog_full_thresh 22 0 239(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1335 0 240(_array -2 ((_dto c 11 i 0)))))
				(_port (_int o_volume_fifo_wr_en 55 0 240(_ent (_out))))
				(_type (_int ~array_type_varx16bit{g_dsps_used-1~downto~0}~1337 0 241(_array -4 ((_dto c 12 i 0)))))
				(_port (_int o_weight_data 56 0 241(_ent (_out))))
			)
		)
		(conv_multiplier
			(_object
				(_port (_int a 5 0 91(_ent (_in))))
				(_port (_int b 5 0 92(_ent (_in))))
				(_port (_int clk -2 0 93(_ent (_in))))
				(_port (_int p 6 0 94(_ent (_out))))
			)
		)
		(input_network_fifo
			(_object
				(_port (_int din 9 0 118(_ent (_in))))
				(_port (_int prog_empty_thresh 10 0 119(_ent (_in))))
				(_port (_int prog_full_thresh 10 0 120(_ent (_in))))
				(_port (_int rd_clk -2 0 121(_ent (_in))))
				(_port (_int rd_en -2 0 122(_ent (_in))))
				(_port (_int rst -2 0 123(_ent (_in))))
				(_port (_int wr_clk -2 0 124(_ent (_in))))
				(_port (_int wr_en -2 0 125(_ent (_in))))
				(_port (_int almost_empty -2 0 126(_ent (_out))))
				(_port (_int almost_full -2 0 127(_ent (_out))))
				(_port (_int dout 9 0 128(_ent (_out))))
				(_port (_int empty -2 0 129(_ent (_out))))
				(_port (_int full -2 0 130(_ent (_out))))
				(_port (_int prog_empty -2 0 131(_ent (_out))))
				(_port (_int prog_full -2 0 132(_ent (_out))))
				(_port (_int valid -2 0 133(_ent (_out))))
			)
		)
		(volume_mux
			(_object
				(_gen (_int g_mux_id -1 0 246(_ent((i 0)))))
				(_port (_int i_almost_full -2 0 249(_ent (_in))))
				(_port (_int i_clk -2 0 250(_ent (_in))))
				(_port (_int i_enable -2 0 251(_ent (_in))))
				(_port (_int i_fifo_prog_full_thresh 23 0 252(_ent (_in))))
				(_port (_int i_fifo_we -2 0 253(_ent (_in))))
				(_port (_int i_filter_size 24 0 254(_ent (_in))))
				(_port (_int i_filters_processed -2 0 255(_ent (_in))))
				(_port (_int i_full -2 0 256(_ent (_in))))
				(_port (_int i_new_data 25 0 257(_ent (_in))))
				(_port (_int i_prev_data 25 0 258(_ent (_in))))
				(_port (_int i_prog_full -2 0 259(_ent (_in))))
				(_port (_int i_recycled_data 25 0 260(_ent (_in))))
				(_port (_int i_reset_n -2 0 261(_ent (_in))))
				(_port (_int o_data 25 0 262(_ent (_out))))
				(_port (_int o_data_valid -2 0 263(_ent (_out))))
				(_port (_int o_fifo_almost_full -2 0 264(_ent (_out))))
				(_port (_int o_fifo_full -2 0 265(_ent (_out))))
				(_port (_int o_fifo_prog_full -2 0 266(_ent (_out))))
				(_port (_int o_get_volume_row -2 0 267(_ent (_out))))
				(_port (_int o_prog_full_thresh 23 0 268(_ent (_out))))
			)
		)
		(volume_router
			(_object
				(_port (_int i_almost_empty -2 0 273(_ent (_in))))
				(_port (_int i_clk -2 0 274(_ent (_in))))
				(_port (_int i_empty -2 0 275(_ent (_in))))
				(_port (_int i_enable -2 0 276(_ent (_in))))
				(_port (_int i_fifo_data_valid -2 0 277(_ent (_in))))
				(_port (_int i_filters_loaded -2 0 278(_ent (_in))))
				(_port (_int i_is_last_volume_primed -2 0 279(_ent (_in))))
				(_port (_int i_prog_empty -2 0 280(_ent (_in))))
				(_port (_int i_reset_n -2 0 281(_ent (_in))))
				(_port (_int i_volume_data 26 0 282(_ent (_in))))
				(_port (_int o_data_mult 26 0 283(_ent (_out))))
				(_port (_int o_data_valid -2 0 284(_ent (_out))))
				(_port (_int o_prog_empty_thresh 27 0 285(_ent (_out))))
				(_port (_int o_rd_en -2 0 286(_ent (_out))))
				(_port (_int o_recycled_data 26 0 287(_ent (_out))))
				(_port (_int o_rows_complete -2 0 288(_ent (_out))))
				(_port (_int o_this_last_volume_primed -2 0 289(_ent (_out))))
			)
		)
		(weights_router
			(_object
				(_port (_int i_almost_empty -2 0 294(_ent (_in))))
				(_port (_int i_clk -2 0 295(_ent (_in))))
				(_port (_int i_empty -2 0 296(_ent (_in))))
				(_port (_int i_enable -2 0 297(_ent (_in))))
				(_port (_int i_fifo_data_valid -2 0 298(_ent (_in))))
				(_port (_int i_filter_data 28 0 299(_ent (_in))))
				(_port (_int i_num_filters 29 0 300(_ent (_in))))
				(_port (_int i_prog_empty -2 0 301(_ent (_in))))
				(_port (_int i_reset_n -2 0 302(_ent (_in))))
				(_port (_int i_volume_primed -2 0 303(_ent (_in))))
				(_port (_int o_data_valid -2 0 304(_ent (_out))))
				(_port (_int o_filter_loaded -2 0 305(_ent (_out))))
				(_port (_int o_filters_processed -2 0 306(_ent (_out))))
				(_port (_int o_prog_empty_thresh 30 0 307(_ent (_out))))
				(_port (_int o_rd_en -2 0 308(_ent (_out))))
				(_port (_int o_recycle_filter_data 28 0 309(_ent (_out))))
				(_port (_int o_recycle_filter_en -2 0 310(_ent (_out))))
				(_port (_int o_weights_mult 28 0 311(_ent (_out))))
			)
		)
		(weight_fifo
			(_object
				(_port (_int clk -2 0 138(_ent (_in))))
				(_port (_int din 11 0 139(_ent (_in))))
				(_port (_int prog_empty_thresh 12 0 140(_ent (_in))))
				(_port (_int prog_full_thresh 12 0 141(_ent (_in))))
				(_port (_int rd_en -2 0 142(_ent (_in))))
				(_port (_int rst -2 0 143(_ent (_in))))
				(_port (_int wr_en -2 0 144(_ent (_in))))
				(_port (_int almost_empty -2 0 145(_ent (_out))))
				(_port (_int almost_full -2 0 146(_ent (_out))))
				(_port (_int dout 11 0 147(_ent (_out))))
				(_port (_int empty -2 0 148(_ent (_out))))
				(_port (_int full -2 0 149(_ent (_out))))
				(_port (_int prog_empty -2 0 150(_ent (_out))))
				(_port (_int prog_full -2 0 151(_ent (_out))))
				(_port (_int valid -2 0 152(_ent (_out))))
			)
		)
		(weight_mux
			(_object
				(_gen (_int g_mux_id -1 0 316(_ent((i 0)))))
				(_port (_int i_almost_full -2 0 319(_ent (_in))))
				(_port (_int i_clk -2 0 320(_ent (_in))))
				(_port (_int i_enable -2 0 321(_ent (_in))))
				(_port (_int i_filter_size 31 0 322(_ent (_in))))
				(_port (_int i_full -2 0 323(_ent (_in))))
				(_port (_int i_new_filter_data 32 0 324(_ent (_in))))
				(_port (_int i_num_filters 33 0 325(_ent (_in))))
				(_port (_int i_prog_full -2 0 326(_ent (_in))))
				(_port (_int i_recycled_filter 32 0 327(_ent (_in))))
				(_port (_int i_recycled_filter_en -2 0 328(_ent (_in))))
				(_port (_int i_reset_n -2 0 329(_ent (_in))))
				(_port (_int o_current_filter_num 33 0 330(_ent (_out))))
				(_port (_int o_data_valid -2 0 331(_ent (_out))))
				(_port (_int o_filter_data 32 0 332(_ent (_out))))
				(_port (_int o_get_weight_row -2 0 333(_ent (_out))))
				(_port (_int o_prog_full_thresh 34 0 334(_ent (_out))))
			)
		)
	)
	(_inst ACCUMULATOR_RELAY_UNIT 0 419(_comp accumulator_relay)
		(_port
			((i_acc_filter_data)(acc_fifo_dout))
			((i_almost_empty)(acc_fifo_almost_empty))
			((i_clk)(i_clk))
			((i_data_valid)(acc_fifo_valid))
			((i_empty)(acc_fifo_empty))
			((i_prog_empty)(acc_fifo_prog_empty))
			((i_reset_n)(i_reset_n))
			((o_conv_volume_out)(o_conv_volume_out))
			((o_prog_emtpy_thresh)(acc_fifo_prog_empty_thresh))
			((o_rd_en)(acc_fifo_rd_en))
			((o_recycled_acc_data)(recycled_acc_data))
			((o_recycled_acc_data_en)(recycled_acc_data_en))
		)
		(_use (_ent . accumulator_relay)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_acc_filter_data)(i_acc_filter_data))
				((o_recycled_acc_data)(o_recycled_acc_data))
				((o_recycled_acc_data_en)(o_recycled_acc_data_en))
				((i_data_valid)(i_data_valid))
				((o_rd_en)(o_rd_en))
				((i_empty)(i_empty))
				((i_almost_empty)(i_almost_empty))
				((i_prog_empty)(i_prog_empty))
				((o_prog_emtpy_thresh)(o_prog_emtpy_thresh))
				((o_conv_volume_out)(o_conv_volume_out))
			)
		)
	)
	(_inst DSP_ACCUMULATOR 0 435(_comp accumulator)
		(_gen
			((g_product_width)(_code 13))
			((g_accumulator_width)(_code 14))
		)
		(_port
			((i_clk)(i_clk))
			((i_enable)(i_enable))
			((i_filter_size)(filter_size))
			((i_products_array)(products_array(d_199_0)))
			((i_reset_n)(i_reset_n))
			((o_acc_data)(acc_data(d_31_0)))
			((o_acc_valid)(acc_valid))
		)
		(_use (_ent . accumulator)
			(_gen
				((g_product_width)(_code 15))
				((g_accumulator_width)(_code 16))
			)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_enable)(i_enable))
				((i_products_array)(i_products_array))
				((i_filter_size)(i_filter_size))
				((o_acc_valid)(o_acc_valid))
				((o_acc_data)(o_acc_data))
			)
		)
	)
	(_inst FILTER_ACCUMULATOR_UNIT 0 450(_comp filter_accumulator)
		(_port
			((i_acc_data)(acc_data))
			((i_acc_data_valid)(acc_valid))
			((i_almost_full)(acc_fifo_almost_full))
			((i_clk)(Dangling_Input_Signal))
			((i_full)(acc_fifo_full))
			((i_prog_full)(acc_fifo_prog_full))
			((i_recycled_acc_data)(recycled_acc_data))
			((i_recycled_acc_data_en)(recycled_acc_data_en))
			((i_reset_n)(Dangling_Input_Signal))
			((o_acc_filter_data)(accu_fifo_input))
			((o_data_valid)(acc_fifo_wr_en))
			((o_prog_full_thresh)(acc_fifo_prog_full_thresh))
		)
		(_use (_ent . filter_accumulator)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_acc_data_valid)(i_acc_data_valid))
				((i_acc_data)(i_acc_data))
				((i_recycled_acc_data_en)(i_recycled_acc_data_en))
				((i_recycled_acc_data)(i_recycled_acc_data))
				((o_acc_filter_data)(o_acc_filter_data))
				((o_data_valid)(o_data_valid))
				((i_full)(i_full))
				((i_almost_full)(i_almost_full))
				((i_prog_full)(i_prog_full))
				((o_prog_full_thresh)(o_prog_full_thresh))
			)
		)
	)
	(_inst FILTER_ACCU_FIFO 0 466(_comp filter_accumulator_fifo)
		(_port
			((clk)(Dangling_Input_Signal))
			((din)(accu_fifo_input))
			((prog_empty_thresh)(acc_fifo_prog_empty_thresh))
			((prog_full_thresh)(acc_fifo_prog_full_thresh))
			((rd_en)(acc_fifo_rd_en))
			((rst)(Dangling_Input_Signal))
			((wr_en)(acc_fifo_wr_en))
			((almost_empty)(acc_fifo_almost_empty))
			((almost_full)(acc_fifo_almost_full))
			((dout)(acc_fifo_dout))
			((empty)(acc_fifo_empty))
			((full)(acc_fifo_full))
			((prog_empty)(acc_fifo_prog_empty))
			((prog_full)(acc_fifo_prog_full))
			((valid)(acc_fifo_valid))
		)
		(_use (_ent . filter_accumulator_fifo)
			(_port
				((clk)(clk))
				((rst)(rst))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst ROW_CONTROLLER 0 485(_comp input_fifo_net_controller)
		(_gen
			((g_weight_width)(_code 17))
			((g_data_width)(_code 18))
			((g_dsps_used)(_code 19))
		)
		(_port
			((i_clk)(i_rd_clk))
			((i_enable)(i_enable))
			((i_filter_kernal_loaded)(filter_kernal_loaded(_range 20)))
			((i_get_volume_row)(get_volume_row(_range 21)))
			((i_get_weight_row)(get_weight_row(_range 22)))
			((i_inbuff_almost_empty)(i_inbuff_almost_empty))
			((i_inbuff_dout)(i_inbuff_dout))
			((i_inbuff_empty)(i_inbuff_empty))
			((i_inbuff_prog_empty)(i_inbuff_prog_empty))
			((i_inbuff_valid)(i_inbuff_valid))
			((i_input_volume_channels)(i_input_volume_channels))
			((i_input_volume_size)(i_input_volume_size))
			((i_number_of_filters)(i_number_of_filters))
			((i_pad)(i_pad))
			((i_reset_n)(i_reset_n))
			((i_start)(i_start))
			((i_stride)(i_stride))
			((i_voluem_fifo_almost_full)(volume_stack_fifo_almost_full(_range 23)))
			((i_volume_fifo_full)(volume_stack_fifo_full(_range 24)))
			((i_volume_fifo_prog_full)(volume_stack_fifo_prog_full(_range 25)))
			((i_weight_filter_bytes)(i_weight_filter_bytes))
			((i_weight_filter_channels)(i_weight_filter_channels))
			((i_weight_filter_size)(i_weight_filter_size))
			((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
			((o_inbuff_rd_en)(o_inbuff_rd_en))
			((o_volume_data)(volume_data(d_199_0)))
			((o_volume_fifo_prog_full_thresh)(volume_stack_fifo_prog_full_thresh))
			((o_volume_fifo_wr_en)(volume_stack_fifo_wr_en(_range 26)))
			((o_weight_data)(weight_data(d_199_0)))
		)
		(_use (_ent . input_fifo_net_controller)
			(_gen
				((g_weight_width)(_code 27))
				((g_data_width)(_code 28))
				((g_dsps_used)(_code 29))
			)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_enable)(i_enable))
				((i_start)(i_start))
				((i_inbuff_valid)(i_inbuff_valid))
				((i_inbuff_dout)(i_inbuff_dout))
				((o_inbuff_rd_en)(o_inbuff_rd_en))
				((i_inbuff_empty)(i_inbuff_empty))
				((i_inbuff_almost_empty)(i_inbuff_almost_empty))
				((i_inbuff_prog_empty)(i_inbuff_prog_empty))
				((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
				((i_input_volume_size)(i_input_volume_size))
				((i_input_volume_channels)(i_input_volume_channels))
				((i_weight_filter_size)(i_weight_filter_size))
				((i_weight_filter_channels)(i_weight_filter_channels))
				((i_number_of_filters)(i_number_of_filters))
				((i_weight_filter_bytes)(i_weight_filter_bytes))
				((i_stride)(i_stride))
				((i_pad)(i_pad))
				((o_volume_data)(o_volume_data))
				((o_weight_data)(o_weight_data))
				((i_get_volume_row)(i_get_volume_row))
				((i_get_weight_row)(i_get_weight_row))
				((i_filter_kernal_loaded)(i_filter_kernal_loaded))
				((o_volume_fifo_wr_en)(o_volume_fifo_wr_en))
				((i_volume_fifo_full)(i_volume_fifo_full))
				((i_voluem_fifo_almost_full)(i_voluem_fifo_almost_full))
				((i_volume_fifo_prog_full)(i_volume_fifo_prog_full))
				((o_volume_fifo_prog_full_thresh)(o_volume_fifo_prog_full_thresh))
			)
		)
	)
	(_generate g0 0 536(_for 47 )
		(_inst DSP_MULTIPLIER 0 538(_comp conv_multiplier)
			(_port
				((a)(multiplicand_a))
				((b)(multiplicand_b))
				((clk)(i_clk))
				((p)(products_array(_object 10)))
			)
			(_use (_ent . conv_multiplier)
				(_port
					((clk)(clk))
					((a)(a))
					((b)(b))
					((p)(p))
				)
			)
		)
		(_inst VOLUME_ROW_FIFO 0 546(_comp input_network_fifo)
			(_port
				((din)(volume_fifo_input))
				((prog_empty_thresh)(vol_fifo_prog_empty_thresh))
				((prog_full_thresh)(volume_fifo_full_prog_thresh))
				((rd_clk)(i_clk))
				((rd_en)(vol_fifo_rd_en))
				((rst)(i_reset_n))
				((wr_clk)(i_clk))
				((wr_en)(vr_fifo_wr_en))
				((almost_empty)(vol_fifo_almost_empty))
				((almost_full)(volume_fifo_almost_full))
				((dout)(vol_fifo_dout))
				((empty)(vol_fifo_empty))
				((full)(volume_fifo_full))
				((prog_empty)(vol_fifo_prog_empty))
				((prog_full)(volume_fifo_prog_full))
				((valid)(vol_fifo_valid))
			)
			(_use (_ent . input_network_fifo)
				(_port
					((rst)(rst))
					((wr_clk)(wr_clk))
					((rd_clk)(rd_clk))
					((din)(din))
					((wr_en)(wr_en))
					((rd_en)(rd_en))
					((prog_empty_thresh)(prog_empty_thresh))
					((prog_full_thresh)(prog_full_thresh))
					((dout)(dout))
					((full)(full))
					((almost_full)(almost_full))
					((empty)(empty))
					((almost_empty)(almost_empty))
					((valid)(valid))
					((prog_full)(prog_full))
					((prog_empty)(prog_empty))
				)
			)
		)
		(_inst VOLUME_ROW_MUX 0 566(_comp volume_mux)
			(_gen
				((g_mux_id)(_code 30))
			)
			(_port
				((i_almost_full)(volume_fifo_almost_full))
				((i_clk)(i_clk))
				((i_enable)(i_enable))
				((i_fifo_prog_full_thresh)(volume_stack_fifo_prog_full_thresh))
				((i_fifo_we)(volume_stack_fifo_wr_en(_object 10)))
				((i_filter_size)(filter_size))
				((i_filters_processed)(Dangling_Input_Signal))
				((i_full)(volume_fifo_full))
				((i_new_data)(volume_data(_object 10)))
				((i_prev_data)(recycled_data(_index 31)))
				((i_prog_full)(volume_fifo_prog_full))
				((i_recycled_data)(recycled_data(_object 10)))
				((i_reset_n)(i_reset_n))
				((o_data)(volume_fifo_input))
				((o_data_valid)(vr_fifo_wr_en))
				((o_fifo_almost_full)(volume_stack_fifo_almost_full(_object 10)))
				((o_fifo_full)(volume_stack_fifo_full(_object 10)))
				((o_fifo_prog_full)(volume_stack_fifo_prog_full(_object 10)))
				((o_get_volume_row)(get_volume_row(_object 10)))
				((o_prog_full_thresh)(volume_fifo_full_prog_thresh))
			)
			(_use (_ent . volume_mux)
				(_gen
					((g_mux_id)(_code 32))
				)
				(_port
					((i_clk)(i_clk))
					((i_reset_n)(i_reset_n))
					((i_enable)(i_enable))
					((i_filter_size)(i_filter_size))
					((i_recycled_data)(i_recycled_data))
					((i_new_data)(i_new_data))
					((i_prev_data)(i_prev_data))
					((i_filters_processed)(i_filters_processed))
					((o_data)(o_data))
					((o_data_valid)(o_data_valid))
					((i_full)(i_full))
					((i_almost_full)(i_almost_full))
					((i_prog_full)(i_prog_full))
					((o_prog_full_thresh)(o_prog_full_thresh))
					((o_get_volume_row)(o_get_volume_row))
					((i_fifo_we)(i_fifo_we))
					((o_fifo_full)(o_fifo_full))
					((o_fifo_almost_full)(o_fifo_almost_full))
					((o_fifo_prog_full)(o_fifo_prog_full))
					((i_fifo_prog_full_thresh)(i_fifo_prog_full_thresh))
				)
			)
		)
		(_inst VOLUME_ROW_ROUTER 0 593(_comp volume_router)
			(_port
				((i_almost_empty)(vol_fifo_almost_empty))
				((i_clk)(i_clk))
				((i_empty)(vol_fifo_empty))
				((i_enable)(i_enable))
				((i_fifo_data_valid)(vol_fifo_valid))
				((i_filters_loaded)(filter_kernal_loaded(_object 10)))
				((i_is_last_volume_primed)(NET10086))
				((i_prog_empty)(vol_fifo_prog_empty))
				((i_reset_n)(i_reset_n))
				((i_volume_data)(vol_fifo_dout))
				((o_data_mult)(multiplicand_a))
				((o_data_valid)(volume_data_valid(_object 10)))
				((o_prog_empty_thresh)(vol_fifo_prog_empty_thresh))
				((o_rd_en)(vol_fifo_rd_en))
				((o_recycled_data)(recycled_data(_object 10)))
				((o_rows_complete)(loaded_rows_processed))
				((o_this_last_volume_primed)(NET10078))
			)
			(_use (_ent . volume_router)
				(_port
					((i_clk)(i_clk))
					((i_reset_n)(i_reset_n))
					((i_enable)(i_enable))
					((i_filters_loaded)(i_filters_loaded))
					((i_is_last_volume_primed)(i_is_last_volume_primed))
					((i_volume_data)(i_volume_data))
					((o_this_last_volume_primed)(o_this_last_volume_primed))
					((o_recycled_data)(o_recycled_data))
					((o_data_mult)(o_data_mult))
					((o_data_valid)(o_data_valid))
					((o_rows_complete)(o_rows_complete))
					((i_fifo_data_valid)(i_fifo_data_valid))
					((o_rd_en)(o_rd_en))
					((i_empty)(i_empty))
					((i_almost_empty)(i_almost_empty))
					((i_prog_empty)(i_prog_empty))
					((o_prog_empty_thresh)(o_prog_empty_thresh))
				)
			)
		)
		(_inst WEIGHTS_ROW_ROUTER 0 614(_comp weights_router)
			(_port
				((i_almost_empty)(w_fifo_almost_empty))
				((i_clk)(i_clk))
				((i_empty)(w_fifo_empty))
				((i_enable)(i_enable))
				((i_fifo_data_valid)(w_fifo_valid))
				((i_filter_data)(w_fifo_dout))
				((i_num_filters)(number_of_filters))
				((i_prog_empty)(w_fifo_prog_empty))
				((i_reset_n)(i_reset_n))
				((i_volume_primed)(Dangling_Input_Signal))
				((o_data_valid)(weight_data_valid(0)))
				((o_filter_loaded)(filter_kernal_loaded(_object 10)))
				((o_filters_processed)(all_filters_processed))
				((o_prog_empty_thresh)(w_fifo_prog_empty_thresh))
				((o_rd_en)(w_fifo_rd_en))
				((o_recycle_filter_data)(recycle_filter_data))
				((o_recycle_filter_en)(recycle_filter_en))
				((o_weights_mult)(multiplicand_b))
			)
			(_use (_ent . weights_router)
				(_port
					((i_clk)(i_clk))
					((i_reset_n)(i_reset_n))
					((i_enable)(i_enable))
					((i_filter_data)(i_filter_data))
					((i_volume_primed)(i_volume_primed))
					((i_num_filters)(i_num_filters))
					((o_data_valid)(o_data_valid))
					((o_recycle_filter_en)(o_recycle_filter_en))
					((o_recycle_filter_data)(o_recycle_filter_data))
					((o_weights_mult)(o_weights_mult))
					((o_filter_loaded)(o_filter_loaded))
					((o_filters_processed)(o_filters_processed))
					((i_fifo_data_valid)(i_fifo_data_valid))
					((o_rd_en)(o_rd_en))
					((i_empty)(i_empty))
					((i_almost_empty)(i_almost_empty))
					((i_prog_empty)(i_prog_empty))
					((o_prog_empty_thresh)(o_prog_empty_thresh))
				)
			)
		)
		(_inst WEIGHT_ROW_FIFO 0 636(_comp weight_fifo)
			(_port
				((clk)(i_clk))
				((din)(weight_fifo_input))
				((prog_empty_thresh)(w_fifo_prog_empty_thresh))
				((prog_full_thresh)(weight_fifo_prog_full_thresh))
				((rd_en)(w_fifo_rd_en))
				((rst)(i_reset_n))
				((wr_en)(weight_fifo_wr_en))
				((almost_empty)(w_fifo_almost_empty))
				((almost_full)(weight_fifo_almost_full))
				((dout)(w_fifo_dout))
				((empty)(w_fifo_empty))
				((full)(weight_fifo_full))
				((prog_empty)(w_fifo_prog_empty))
				((prog_full)(weight_fifo_prog_full))
				((valid)(w_fifo_valid))
			)
			(_use (_ent . weight_fifo)
				(_port
					((clk)(clk))
					((rst)(rst))
					((din)(din))
					((wr_en)(wr_en))
					((rd_en)(rd_en))
					((prog_empty_thresh)(prog_empty_thresh))
					((prog_full_thresh)(prog_full_thresh))
					((dout)(dout))
					((full)(full))
					((almost_full)(almost_full))
					((empty)(empty))
					((almost_empty)(almost_empty))
					((valid)(valid))
					((prog_full)(prog_full))
					((prog_empty)(prog_empty))
				)
			)
		)
		(_inst WEIGHT_ROW_MUX 0 655(_comp weight_mux)
			(_gen
				((g_mux_id)(_code 33))
			)
			(_port
				((i_almost_full)(weight_fifo_almost_full))
				((i_clk)(i_clk))
				((i_enable)(i_enable))
				((i_filter_size)(filter_size))
				((i_full)(weight_fifo_full))
				((i_new_filter_data)(weight_data(_object 10)))
				((i_num_filters)(number_of_filters))
				((i_prog_full)(weight_fifo_prog_full))
				((i_recycled_filter)(recycle_filter_data))
				((i_recycled_filter_en)(recycle_filter_en))
				((i_reset_n)(i_reset_n))
				((o_data_valid)(weight_fifo_wr_en))
				((o_filter_data)(weight_fifo_input))
				((o_get_weight_row)(get_weight_row(_object 10)))
				((o_prog_full_thresh)(weight_fifo_prog_full_thresh))
			)
			(_use (_ent . weight_mux)
				(_gen
					((g_mux_id)(_code 34))
				)
				(_port
					((i_clk)(i_clk))
					((i_reset_n)(i_reset_n))
					((i_enable)(i_enable))
					((i_recycled_filter)(i_recycled_filter))
					((i_new_filter_data)(i_new_filter_data))
					((i_recycled_filter_en)(i_recycled_filter_en))
					((i_filter_size)(i_filter_size))
					((i_num_filters)(i_num_filters))
					((o_filter_data)(o_filter_data))
					((o_current_filter_num)(o_current_filter_num))
					((o_data_valid)(o_data_valid))
					((i_full)(i_full))
					((i_almost_full)(i_almost_full))
					((i_prog_full)(i_prog_full))
					((o_prog_full_thresh)(o_prog_full_thresh))
					((o_get_weight_row)(o_get_weight_row))
				)
			)
		)
		(_object
			(_cnst (_int i 47 0 536(_arch)))
		)
	)
	(_object
		(_gen (_int g_data_width -1 0 51 \16\ (_ent((i 16)))))
		(_gen (_int g_red_bits -1 0 52 \4\ (_ent((i 4)))))
		(_gen (_int g_green_bits -1 0 53 \4\ (_ent((i 4)))))
		(_gen (_int g_blue_bits -1 0 54 \4\ (_ent((i 4)))))
		(_gen (_int g_weight_width -1 0 55 \16\ (_ent((i 16)))))
		(_gen (_int g_multiplier_width -1 0 56 \16\ (_ent((i 16)))))
		(_gen (_int g_product_width -1 0 57 \32\ (_ent((i 32)))))
		(_gen (_int g_conv_width -1 0 58 \16\ (_ent((i 16)))))
		(_gen (_int g_dsps_used -1 0 59 \200\ (_ent gms((i 200)))))
		(_port (_int i_clk -2 0 62(_ent(_in))))
		(_port (_int i_enable -2 0 63(_ent(_in))))
		(_port (_int i_inbuff_almost_empty -2 0 64(_ent(_in))))
		(_port (_int i_inbuff_empty -2 0 65(_ent(_in))))
		(_port (_int i_inbuff_prog_empty -2 0 66(_ent(_in))))
		(_port (_int i_inbuff_valid -2 0 67(_ent(_in))))
		(_port (_int i_reset_n -2 0 68(_ent(_in))))
		(_port (_int i_start -2 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 70(_array -2 ((_dto i 15 i 0)))))
		(_port (_int i_inbuff_dout 0 0 70(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 71(_array -2 ((_dto i 11 i 0)))))
		(_port (_int i_input_volume_channels 1 0 71(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 72(_array -2 ((_dto i 3 i 0)))))
		(_port (_int i_input_volume_size 2 0 72(_ent(_in))))
		(_port (_int i_number_of_filters 1 0 73(_ent(_in))))
		(_port (_int i_pad 2 0 74(_ent(_in))))
		(_port (_int i_stride 2 0 75(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 76(_array -2 ((_dto i 31 i 0)))))
		(_port (_int i_weight_filter_bytes 3 0 76(_ent(_in))))
		(_port (_int i_weight_filter_channels 1 0 77(_ent(_in))))
		(_port (_int i_weight_filter_size 2 0 78(_ent(_in))))
		(_port (_int o_inbuff_rd_en -2 0 79(_ent(_out))))
		(_port (_int o_conv_volume_out 3 0 80(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 81(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_empty_thresh 4 0 81(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 94(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 100(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 101(_array -2 ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 118(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 119(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 139(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{12~downto~0}~13 0 140(_array -2 ((_dto i 12 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 164(_array -2 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 173(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~1310 0 181(_array -2 ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 189(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~1314 0 200(_array -2 ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 219(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 223(_array -2 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 224(_array -2 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 233(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 236(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1339 0 252(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1341 0 254(_array -2 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1343 0 257(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1345 0 282(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1347 0 285(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1349 0 299(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1351 0 300(_array -2 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{12~downto~0}~1353 0 307(_array -2 ((_dto i 12 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1355 0 322(_array -2 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1357 0 324(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1359 0 325(_array -2 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{12~downto~0}~1361 0 334(_array -2 ((_dto i 12 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -2 0 339(_arch((i 4)))))
		(_sig (_int acc_fifo_almost_empty -2 0 343(_arch(_uni))))
		(_sig (_int acc_fifo_almost_full -2 0 344(_arch(_uni))))
		(_sig (_int acc_fifo_empty -2 0 345(_arch(_uni))))
		(_sig (_int acc_fifo_full -2 0 346(_arch(_uni))))
		(_sig (_int acc_fifo_prog_empty -2 0 347(_arch(_uni))))
		(_sig (_int acc_fifo_prog_full -2 0 348(_arch(_uni))))
		(_sig (_int acc_fifo_rd_en -2 0 349(_arch(_uni))))
		(_sig (_int acc_fifo_valid -2 0 350(_arch(_uni))))
		(_sig (_int acc_fifo_wr_en -2 0 351(_arch(_uni))))
		(_sig (_int acc_valid -2 0 352(_arch(_uni))))
		(_sig (_int all_filters_processed -2 0 353(_arch(_uni))))
		(_sig (_int i_rd_clk -2 0 354(_arch(_uni))))
		(_sig (_int loaded_rows_processed -2 0 355(_arch(_uni))))
		(_sig (_int NET10078 -2 0 356(_arch(_uni))))
		(_sig (_int NET10086 -2 0 357(_arch(_uni))))
		(_sig (_int recycled_acc_data_en -2 0 358(_arch(_uni))))
		(_sig (_int recycle_filter_en -2 0 359(_arch(_uni))))
		(_sig (_int volume_fifo_almost_full -2 0 360(_arch(_uni))))
		(_sig (_int volume_fifo_full -2 0 361(_arch(_uni))))
		(_sig (_int volume_fifo_prog_full -2 0 362(_arch(_uni))))
		(_sig (_int vol_fifo_almost_empty -2 0 363(_arch(_uni))))
		(_sig (_int vol_fifo_empty -2 0 364(_arch(_uni))))
		(_sig (_int vol_fifo_prog_empty -2 0 365(_arch(_uni))))
		(_sig (_int vol_fifo_rd_en -2 0 366(_arch(_uni))))
		(_sig (_int vol_fifo_valid -2 0 367(_arch(_uni))))
		(_sig (_int vr_fifo_wr_en -2 0 368(_arch(_uni))))
		(_sig (_int weight_fifo_almost_full -2 0 369(_arch(_uni))))
		(_sig (_int weight_fifo_full -2 0 370(_arch(_uni))))
		(_sig (_int weight_fifo_prog_full -2 0 371(_arch(_uni))))
		(_sig (_int weight_fifo_wr_en -2 0 372(_arch(_uni))))
		(_sig (_int w_fifo_almost_empty -2 0 373(_arch(_uni))))
		(_sig (_int w_fifo_empty -2 0 374(_arch(_uni))))
		(_sig (_int w_fifo_prog_empty -2 0 375(_arch(_uni))))
		(_sig (_int w_fifo_rd_en -2 0 376(_arch(_uni))))
		(_sig (_int w_fifo_valid -2 0 377(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1363 0 378(_array -2 ((_dto i 31 i 0)))))
		(_sig (_int accu_fifo_input 35 0 378(_arch(_uni))))
		(_sig (_int acc_data 35 0 379(_arch(_uni))))
		(_sig (_int acc_fifo_dout 35 0 380(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~1365 0 381(_array -2 ((_dto i 10 i 0)))))
		(_sig (_int acc_fifo_prog_empty_thresh 36 0 381(_arch(_uni))))
		(_sig (_int acc_fifo_prog_full_thresh 36 0 382(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1367 0 383(_array -2 ((_dto c 35 i 0)))))
		(_sig (_int filter_kernal_loaded 37 0 383(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1369 0 384(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int filter_size 38 0 384(_arch(_uni))))
		(_sig (_int get_volume_row 37 0 385(_arch(_uni))))
		(_sig (_int get_weight_row 37 0 386(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1371 0 387(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int multiplicand_a 39 0 387(_arch(_uni))))
		(_sig (_int multiplicand_b 39 0 388(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1373 0 389(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int number_of_filters 40 0 389(_arch(_uni))))
		(_type (_int ~array_type_varx32bit{199~downto~0}~13 0 390(_array -3 ((_dto i 199 i 0)))))
		(_sig (_int products_array 41 0 390(_arch(_uni))))
		(_sig (_int recycled_acc_data 35 0 391(_arch(_uni))))
		(_type (_int ~array_type_varx16bit{199~downto~0}~13 0 392(_array -4 ((_dto i 199 i 0)))))
		(_sig (_int recycled_data 42 0 392(_arch(_uni))))
		(_sig (_int recycle_filter_data 39 0 393(_arch(_uni))))
		(_sig (_int volume_data 42 0 394(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{199~downto~0}~13 0 395(_array -2 ((_dto i 199 i 0)))))
		(_sig (_int volume_data_valid 43 0 395(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1376 0 396(_array -2 ((_dto i 9 i 0)))))
		(_sig (_int volume_fifo_full_prog_thresh 44 0 396(_arch(_uni))))
		(_sig (_int volume_fifo_input 39 0 397(_arch(_uni))))
		(_sig (_int volume_stack_fifo_almost_full 37 0 398(_arch(_uni))))
		(_sig (_int volume_stack_fifo_full 37 0 399(_arch(_uni))))
		(_sig (_int volume_stack_fifo_prog_full 37 0 400(_arch(_uni))))
		(_sig (_int volume_stack_fifo_prog_full_thresh 44 0 401(_arch(_uni))))
		(_sig (_int volume_stack_fifo_wr_en 37 0 402(_arch(_uni))))
		(_sig (_int vol_fifo_dout 39 0 403(_arch(_uni))))
		(_sig (_int vol_fifo_prog_empty_thresh 44 0 404(_arch(_uni))))
		(_sig (_int weight_data 42 0 405(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 406(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int weight_data_valid 45 0 406(_arch(_uni))))
		(_sig (_int weight_fifo_input 39 0 407(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{12~downto~0}~1378 0 408(_array -2 ((_dto i 12 i 0)))))
		(_sig (_int weight_fifo_prog_full_thresh 46 0 408(_arch(_uni))))
		(_sig (_int w_fifo_dout 39 0 409(_arch(_uni))))
		(_sig (_int w_fifo_prog_empty_thresh 46 0 410(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -2 0 413(_arch(_uni))))
		(_type (_int ~INTEGER~range~g_dsps_used-1~downto~0~1390 0 536(_scalar (_dto c 36 i 0))))
		(_prcs
			(line__527(_arch 0 0 527(_assignment (_alias((i_rd_clk)(i_clk)))(_simpleassign BUF)(_trgt(31))(_sens(0)))))
			(line__532(_arch 1 0 532(_assignment (_trgt(88)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extconvolution_layer.types_pkg.~STD_LOGIC_VECTOR{31~downto~0}~153 (2 ~STD_LOGIC_VECTOR{31~downto~0}~153)))
		(_type (_ext ~extconvolution_layer.types_pkg.~STD_LOGIC_VECTOR{15~downto~0}~155 (2 ~STD_LOGIC_VECTOR{15~downto~0}~155)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(types_pkg))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 37 -1)
)
V 000045 55 1809          1505792263605 arch
(_unit VHDL (volume_mux 0 28(arch 0 71))
	(_version vd0)
	(_time 1505792263606 2017.09.18 20:37:43)
	(_source (\./../src/volume_mux.vhd\))
	(_parameters tan)
	(_code 7d7c2d7c7f2a7a6a7b7a392729782b7b297a787a75)
	(_ent
		(_time 1505792263603)
	)
	(_object
		(_gen (_int g_mux_id -1 0 30 \0\ (_ent((i 0)))))
		(_port (_int i_clk -2 0 33(_ent(_in))))
		(_port (_int i_reset_n -2 0 34(_ent(_in))))
		(_port (_int i_enable -2 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -2 ((_dto i 3 i 0)))))
		(_port (_int i_filter_size 0 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int i_recycled_data 1 0 38(_ent(_in))))
		(_port (_int i_new_data 1 0 39(_ent(_in))))
		(_port (_int i_prev_data 1 0 40(_ent(_in))))
		(_port (_int i_filters_processed -2 0 41(_ent(_in))))
		(_port (_int o_data 1 0 42(_ent(_out))))
		(_port (_int i_new_data_select -2 0 43(_ent(_in))))
		(_port (_int o_data_valid -2 0 46(_ent(_out))))
		(_port (_int i_full -2 0 47(_ent(_in))))
		(_port (_int i_almost_full -2 0 48(_ent(_in))))
		(_port (_int i_prog_full -2 0 49(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 50(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_prog_full_thresh 2 0 50(_ent(_out))))
		(_port (_int o_get_volume_row -2 0 52(_ent(_out))))
		(_port (_int i_fifo_we -2 0 54(_ent(_in))))
		(_port (_int o_fifo_full -2 0 55(_ent(_out))))
		(_port (_int o_fifo_almost_full -2 0 56(_ent(_out))))
		(_port (_int o_fifo_prog_full -2 0 57(_ent(_out))))
		(_port (_int i_fifo_prog_full_thresh 2 0 58(_ent(_in))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
V 000045 55 7120          1505792372463 arch
(_unit VHDL (input_fifo_net_controller 0 34(arch 0 87))
	(_version vd0)
	(_time 1505792372464 2017.09.18 20:39:32)
	(_source (\./../src/input_fifo_net_controller.vhd\))
	(_parameters tan)
	(_code b6b1b7e2e5e0e2a1b3b0b7b0f0ece1b0bfb0b0b0e0b3e0)
	(_ent
		(_time 1505792342014)
	)
	(_object
		(_gen (_int g_weight_width -1 0 36 \16\ (_ent((i 16)))))
		(_gen (_int g_data_width -1 0 37 \16\ (_ent((i 16)))))
		(_gen (_int g_dsps_used -1 0 38 \200\ (_ent gms((i 200)))))
		(_gen (_int g_num_11_filters -1 0 39 \18\ (_ent gms((i 18)))))
		(_gen (_int g_num_7_filters -1 0 40 \28\ (_ent gms((i 28)))))
		(_gen (_int g_num_3_filters -1 0 41 \66\ (_ent gms((i 66)))))
		(_port (_int i_clk -2 0 44(_ent(_in)(_event))))
		(_port (_int i_reset_n -2 0 45(_ent(_in)(_event))))
		(_port (_int i_enable -2 0 46(_ent(_in))))
		(_port (_int i_start -2 0 47(_ent(_in))))
		(_port (_int i_inbuff_valid -2 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 51(_array -2 ((_dto i 15 i 0)))))
		(_port (_int i_inbuff_dout 0 0 51(_ent(_in))))
		(_port (_int o_inbuff_rd_en -2 0 52(_ent(_out))))
		(_port (_int i_inbuff_empty -2 0 53(_ent(_in))))
		(_port (_int i_inbuff_almost_empty -2 0 54(_ent(_in))))
		(_port (_int i_inbuff_prog_empty -2 0 56(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 57(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_empty_thresh 1 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 60(_array -2 ((_dto i 3 i 0)))))
		(_port (_int i_input_volume_size 2 0 60(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 61(_array -2 ((_dto i 11 i 0)))))
		(_port (_int i_input_volume_channels 3 0 61(_ent(_in))))
		(_port (_int i_weight_filter_size 2 0 62(_ent(_in))))
		(_port (_int i_weight_filter_channels 3 0 63(_ent(_in))))
		(_port (_int i_number_of_filters 3 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 65(_array -2 ((_dto i 31 i 0)))))
		(_port (_int i_weight_filter_bytes 4 0 65(_ent(_in))))
		(_port (_int i_stride 2 0 66(_ent(_in))))
		(_port (_int i_pad 2 0 67(_ent(_in))))
		(_type (_int ~array_type_varx16bit{g_dsps_used-1~downto~0}~12 0 69(_array -3 ((_dto c 6 i 0)))))
		(_port (_int o_volume_data 5 0 69(_ent(_out))))
		(_type (_int ~array_type_varx16bit{g_dsps_used-1~downto~0}~122 0 70(_array -3 ((_dto c 7 i 0)))))
		(_port (_int o_weight_data 6 0 70(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~12 0 72(_array -2 ((_dto c 8 i 0)))))
		(_port (_int i_get_volume_row 7 0 72(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~124 0 73(_array -2 ((_dto c 9 i 0)))))
		(_port (_int i_get_weight_row 8 0 73(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~126 0 74(_array -2 ((_dto c 10 i 0)))))
		(_port (_int i_filter_kernal_loaded 9 0 74(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~128 0 75(_array -2 ((_dto c 11 i 0)))))
		(_port (_int o_new_data_select 10 0 75(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1210 0 77(_array -2 ((_dto c 12 i 0)))))
		(_port (_int o_volume_fifo_wr_en 11 0 77(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1212 0 78(_array -2 ((_dto c 13 i 0)))))
		(_port (_int i_volume_fifo_full 12 0 78(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1214 0 79(_array -2 ((_dto c 14 i 0)))))
		(_port (_int i_voluem_fifo_almost_full 13 0 79(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_dsps_used-1~downto~0}~1216 0 80(_array -2 ((_dto c 15 i 0)))))
		(_port (_int i_volume_fifo_prog_full 14 0 80(_ent(_in))))
		(_port (_int o_volume_fifo_prog_full_thresh 1 0 81(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~219~13 0 90(_scalar (_to i 0 i 219))))
		(_type (_int dsps_11x11 0 90(_array 15 ((_dto c 16 i 0)))))
		(_cnst (_int base_volume_fifo_11x11 16 0 91(_arch(((i 0))((i 11))((i 22))((i 33))((i 44))((i 55))((i 66))((i 77))((i 88))((i 99))((i 110))((i 121))((i 132))((i 143))((i 154))((i 165))((i 176))((i 187))))))
		(_type (_int state_type 0 99(_enum1 idle is_net_ready calc_parameters fetch_weights fetch_volume convolution (_to i 0 i 5))))
		(_sig (_int current_state 17 0 100(_arch(_uni))))
		(_sig (_int next_state 17 0 101(_arch(_uni))))
		(_sig (_int inbuff_rd_en -2 0 103(_arch(_uni))))
		(_type (_int ~array_type_varx16bit{g_dsps_used-1~downto~0}~13 0 104(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int volume_data 18 0 104(_arch(_uni))))
		(_sig (_int weight_data 18 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 107(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int input_volume_row_counter 19 0 107(_arch(_uni))))
		(_type (_int ~UNSIGNED{11~downto~0}~13 0 108(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int channel_counter 20 0 108(_arch(_uni))))
		(_sig (_int channels_remaining 20 0 109(_arch(_uni))))
		(_sig (_int more_dsps_needed -2 0 110(_arch(_uni))))
		(_sig (_int dsp_counter 19 0 111(_arch(_uni))))
		(_sig (_int channels_allowed 19 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 113(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int filter_row_counter 21 0 113(_arch(_uni))))
		(_sig (_int filter_column_counter 21 0 114(_arch(_uni))))
		(_sig (_int filter_counter 20 0 115(_arch(_uni))))
		(_sig (_int volume_row_counter 21 0 117(_arch(_uni))))
		(_sig (_int volume_column_counter 21 0 118(_arch(_uni))))
		(_sig (_int volume_counter 20 0 119(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_alias((o_inbuff_rd_en)(inbuff_rd_en)))(_simpleassign BUF)(_trgt(6))(_sens(32)))))
			(line__150(_arch 1 0 150(_assignment (_trgt(19))(_sens(33)))))
			(line__151(_arch 2 0 151(_assignment (_trgt(20))(_sens(34)))))
			(state_transitions(_arch 3 0 156(_prcs (_trgt(30))(_sens(0)(1)(31))(_dssslsensitivity 2))))
			(next_state_combinational(_arch 4 0 167(_prcs (_simple)(_trgt(31)(32)(40))(_sens(43)(2)(3)(8)(13)(15)(21)(22)(23))(_mon)(_read(30)))))
			(sequential_logic(_arch 5 0 227(_prcs (_simple)(_trgt(33)(34)(36)(38)(39)(41)(42)(43)(44)(45))(_sens(0)(1))(_mon)(_read(30)(33)(34)(36)(38)(39)(40)(41)(42)(43)(44)(45)(4)(5)(11)(12)(13)(14)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extconvolution_layer.types_pkg.~STD_LOGIC_VECTOR{15~downto~0}~155 (2 ~STD_LOGIC_VECTOR{15~downto~0}~155)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc)))
	(_static
		(33686018 33686018)
		(33686018 33686018 33686018)
		(33686018)
		(33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018)
		(33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018)
		(33686018)
	)
	(_model . arch 18 -1)
)
V 000045 55 10791         1505797676267 arch
(_unit VHDL (convolution_controller 0 29(arch 0 116))
	(_version vd0)
	(_time 1505797676268 2017.09.18 22:07:56)
	(_source (\./../src/Convolution_Controller.vhd\))
	(_parameters tan)
	(_code aea8abf9adf9afb9f9aae8f4aca9aba9aaa8a7a8f8)
	(_ent
		(_time 1505797676261)
	)
	(_object
		(_gen (_int g_axi_bus_width -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen (_int g_relu_width -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen (_int g_data_width -1 0 33 \16\ (_ent gms((i 16)))))
		(_gen (_int g_weight_width -1 0 34 \16\ (_ent((i 16)))))
		(_port (_int i_slave_clk -2 0 37(_ent(_in))))
		(_port (_int i_master_clk -2 0 38(_ent(_in))))
		(_port (_int i_ext_reset_n -2 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 42(_array -2 ((_dto i 19 i 0)))))
		(_port (_int i_we 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~12 0 43(_array -2 ((_dto c 40 i 0)))))
		(_port (_int i_control_reg 1 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~122 0 44(_array -2 ((_dto c 41 i 0)))))
		(_port (_int i_status_reg 2 0 44(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~124 0 45(_array -2 ((_dto c 42 i 0)))))
		(_port (_int i_input_data_addr_reg 3 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~126 0 46(_array -2 ((_dto c 43 i 0)))))
		(_port (_int i_output_data_addr_reg 4 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~128 0 47(_array -2 ((_dto c 44 i 0)))))
		(_port (_int i_filter_weights_addr_reg 5 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1210 0 48(_array -2 ((_dto c 45 i 0)))))
		(_port (_int i_filter_bytes_reg 6 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1212 0 49(_array -2 ((_dto c 46 i 0)))))
		(_port (_int i_input_image_params_reg 7 0 49(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1214 0 50(_array -2 ((_dto c 47 i 0)))))
		(_port (_int i_output_image_params_reg 8 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1216 0 51(_array -2 ((_dto c 48 i 0)))))
		(_port (_int i_conv_params_reg 9 0 51(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1218 0 54(_array -2 ((_dto c 49 i 0)))))
		(_port (_int o_control_reg 10 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1220 0 55(_array -2 ((_dto c 50 i 0)))))
		(_port (_int o_status_reg 11 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1222 0 56(_array -2 ((_dto c 51 i 0)))))
		(_port (_int o_input_data_addr_reg 12 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1224 0 57(_array -2 ((_dto c 52 i 0)))))
		(_port (_int o_output_data_addr_reg 13 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1226 0 58(_array -2 ((_dto c 53 i 0)))))
		(_port (_int o_filter_weights_addr_reg 14 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1228 0 59(_array -2 ((_dto c 54 i 0)))))
		(_port (_int o_filter_bytes_reg 15 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1230 0 60(_array -2 ((_dto c 55 i 0)))))
		(_port (_int o_input_image_params_reg 16 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1232 0 61(_array -2 ((_dto c 56 i 0)))))
		(_port (_int o_output_image_params_reg 17 0 61(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1234 0 62(_array -2 ((_dto c 57 i 0)))))
		(_port (_int o_conv_params_reg 18 0 62(_ent(_out))))
		(_port (_int i_inbuff_full -2 0 66(_ent(_in))))
		(_port (_int i_inbuff_almost_full -2 0 67(_ent(_in))))
		(_port (_int i_inbuff_prog_full -2 0 68(_ent(_in))))
		(_port (_int i_inbuff_empty -2 0 70(_ent(_in))))
		(_port (_int i_inbuff_almost_empty -2 0 71(_ent(_in))))
		(_port (_int i_inbuff_prog_empty -2 0 72(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~12 0 74(_array -2 ((_dto c 58 i 0)))))
		(_port (_int i_conv_relu_output 19 0 74(_ent(_in))))
		(_port (_int i_outbuff_valid -2 0 75(_ent(_in))))
		(_port (_int i_outbuff_empty -2 0 76(_ent(_in))))
		(_port (_int i_outbuff_almost_empty -2 0 77(_ent(_in))))
		(_port (_int i_outbuff_prog_empty -2 0 78(_ent(_in))))
		(_port (_int i_outbuff_full -2 0 80(_ent(_in))))
		(_port (_int i_outbuff_almost_full -2 0 81(_ent(_in))))
		(_port (_int i_outbuff_prog_full -2 0 82(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~12 0 85(_array -2 ((_dto c 59 i 0)))))
		(_port (_int o_image_data 20 0 85(_ent(_out))))
		(_port (_int o_inbuff_wr_en -2 0 86(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 87(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_full_thresh 21 0 87(_ent(_out))))
		(_port (_int o_outbuff_rd_en -2 0 89(_ent(_out))))
		(_port (_int o_outbuff_prog_empty_thresh 21 0 90(_ent(_out))))
		(_port (_int o_relu_en -2 0 92(_ent(_out))))
		(_port (_int o_enable -2 0 93(_ent(_out))))
		(_port (_int o_start -2 0 94(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 97(_array -2 ((_dto i 7 i 0)))))
		(_port (_int o_input_volume_size 22 0 97(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 98(_array -2 ((_dto i 11 i 0)))))
		(_port (_int o_input_volume_channels 23 0 98(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 99(_array -2 ((_dto i 3 i 0)))))
		(_port (_int o_output_volume_size 24 0 99(_ent(_out))))
		(_port (_int o_output_volume_channels 23 0 100(_ent(_out))))
		(_port (_int o_weight_filter_size 24 0 103(_ent(_out))))
		(_port (_int o_weight_filter_channels 23 0 104(_ent(_out))))
		(_port (_int o_number_of_filters 23 0 105(_ent(_out))))
		(_port (_int o_stride 24 0 107(_ent(_out))))
		(_port (_int o_pad 24 0 108(_ent(_out))))
		(_sig (_int clear -2 0 117(_arch(_uni))))
		(_sig (_int get_weights -2 0 118(_arch(_uni))))
		(_sig (_int weights_loaded -2 0 119(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 120(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int repeat_count 25 0 120(_arch(_uni))))
		(_sig (_int layer_number 25 0 121(_arch(_uni))))
		(_sig (_int start -2 0 122(_arch(_uni))))
		(_prcs
			(line__126(_arch 0 0 126(_assignment (_trgt(13))(_sens(4)))))
			(line__128(_arch 1 0 128(_assignment (_alias((o_status_reg(d_31_24))(repeat_count)))(_trgt(14(d_31_24)))(_sens(56)))))
			(line__129(_arch 2 0 129(_assignment (_trgt(14(23))))))
			(line__130(_arch 3 0 130(_assignment (_alias((o_status_reg(22))(i_inbuff_prog_full)))(_trgt(14(22)))(_sens(24)))))
			(line__131(_arch 4 0 131(_assignment (_alias((o_status_reg(21))(i_inbuff_almost_full)))(_trgt(14(21)))(_sens(23)))))
			(line__132(_arch 5 0 132(_assignment (_alias((o_status_reg(20))(i_inbuff_full)))(_trgt(14(20)))(_sens(22)))))
			(line__133(_arch 6 0 133(_assignment (_trgt(14(19))))))
			(line__134(_arch 7 0 134(_assignment (_alias((o_status_reg(18))(i_inbuff_prog_empty)))(_trgt(14(18)))(_sens(27)))))
			(line__135(_arch 8 0 135(_assignment (_alias((o_status_reg(17))(i_inbuff_almost_empty)))(_trgt(14(17)))(_sens(26)))))
			(line__136(_arch 9 0 136(_assignment (_alias((o_status_reg(16))(i_inbuff_empty)))(_trgt(14(16)))(_sens(25)))))
			(line__138(_arch 10 0 138(_assignment (_trgt(14(15))))))
			(line__139(_arch 11 0 139(_assignment (_alias((o_status_reg(14))(i_inbuff_prog_full)))(_trgt(14(14)))(_sens(24)))))
			(line__140(_arch 12 0 140(_assignment (_alias((o_status_reg(13))(i_inbuff_almost_full)))(_trgt(14(13)))(_sens(23)))))
			(line__141(_arch 13 0 141(_assignment (_alias((o_status_reg(12))(i_inbuff_full)))(_trgt(14(12)))(_sens(22)))))
			(line__142(_arch 14 0 142(_assignment (_trgt(14(11))))))
			(line__143(_arch 15 0 143(_assignment (_alias((o_status_reg(10))(i_inbuff_prog_empty)))(_trgt(14(10)))(_sens(27)))))
			(line__144(_arch 16 0 144(_assignment (_alias((o_status_reg(9))(i_inbuff_almost_empty)))(_trgt(14(9)))(_sens(26)))))
			(line__145(_arch 17 0 145(_assignment (_alias((o_status_reg(8))(i_inbuff_empty)))(_trgt(14(8)))(_sens(25)))))
			(line__147(_arch 18 0 147(_assignment (_trgt(14(d_7_5))))))
			(line__148(_arch 19 0 148(_assignment (_alias((o_status_reg(4))(weights_loaded)))(_trgt(14(4)))(_sens(55)))))
			(line__149(_arch 20 0 149(_assignment (_trgt(14(d_3_1))))))
			(line__150(_arch 21 0 150(_assignment (_alias((o_status_reg(0))(i_control_reg(0))))(_trgt(14(0)))(_sens(4(0))))))
			(line__152(_arch 22 0 152(_assignment (_trgt(15))(_sens(6)))))
			(line__153(_arch 23 0 153(_assignment (_trgt(16))(_sens(7)))))
			(line__154(_arch 24 0 154(_assignment (_trgt(17))(_sens(8)))))
			(line__155(_arch 25 0 155(_assignment (_trgt(19))(_sens(10)))))
			(line__156(_arch 26 0 156(_assignment (_trgt(20))(_sens(11)))))
			(line__157(_arch 27 0 157(_assignment (_trgt(21))(_sens(12)))))
			(line__160(_arch 28 0 160(_assignment (_alias((layer_number)(i_control_reg(d_23_16))))(_trgt(57))(_sens(4(d_23_16))))))
			(line__161(_arch 29 0 161(_assignment (_alias((get_weights)(i_control_reg(4))))(_simpleassign BUF)(_trgt(54))(_sens(4(4))))))
			(line__162(_arch 30 0 162(_assignment (_alias((o_relu_en)(i_control_reg(3))))(_simpleassign BUF)(_trgt(41))(_sens(4(3))))))
			(line__163(_arch 31 0 163(_assignment (_alias((clear)(i_control_reg(2))))(_simpleassign BUF)(_trgt(53))(_sens(4(2))))))
			(line__164(_arch 32 0 164(_assignment (_alias((start)(i_control_reg(1))))(_simpleassign BUF)(_trgt(58))(_sens(4(1))))))
			(line__165(_arch 33 0 165(_assignment (_alias((o_enable)(i_control_reg(0))))(_simpleassign BUF)(_trgt(42))(_sens(4(0))))))
			(line__168(_arch 34 0 168(_assignment (_alias((o_input_volume_size)(i_input_image_params_reg(d_7_0))))(_trgt(44))(_sens(10(d_7_0))))))
			(line__171(_arch 35 0 171(_assignment (_alias((o_output_volume_size)(i_output_image_params_reg(d_3_0))))(_trgt(46))(_sens(11(d_3_0))))))
			(line__175(_arch 36 0 175(_assignment (_alias((o_weight_filter_size)(i_conv_params_reg(d_27_24))))(_trgt(48))(_sens(12(d_27_24))))))
			(line__176(_arch 37 0 176(_assignment (_alias((o_number_of_filters)(i_conv_params_reg(d_23_12))))(_trgt(50))(_sens(12(d_23_12))))))
			(line__178(_arch 38 0 178(_assignment (_alias((o_stride)(i_conv_params_reg(d_11_8))))(_trgt(51))(_sens(12(d_11_8))))))
			(line__179(_arch 39 0 179(_assignment (_alias((o_pad)(i_conv_params_reg(d_3_0))))(_trgt(52))(_sens(12(d_3_0))))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131586)
	)
	(_model . arch 60 -1)
)
