v 20031231 1
P 0 5000 300 5000 1 0 0
{
T 200 5050 5 8 1 1 0 6 1
pinnumber=1
T 200 4950 5 8 0 1 0 8 1
pinseq=1
T 350 5000 9 8 1 1 0 0 1
pinlabel=1A
T 350 5000 5 8 0 1 0 2 1
pintype=in
}
P 2000 5000 1800 5000 1 0 0
{
T 1800 5050 5 8 1 1 0 0 1
pinnumber=6
T 1800 4950 5 8 0 1 0 2 1
pinseq=2
T 1650 5000 9 8 1 1 0 6 1
pinlabel=Y
T 1650 5000 5 8 0 1 0 8 1
pintype=out
}
V 1750 5000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 4600 300 4600 1 0 0
{
T 200 4650 5 8 1 1 0 6 1
pinnumber=2
T 200 4550 5 8 0 1 0 8 1
pinseq=3
T 350 4600 9 8 1 1 0 0 1
pinlabel=1B
T 350 4600 5 8 0 1 0 2 1
pintype=in
}
P 0 3800 300 3800 1 0 0
{
T 200 3850 5 8 1 1 0 6 1
pinnumber=13
T 200 3750 5 8 0 1 0 8 1
pinseq=4
T 350 3800 9 8 1 1 0 0 1
pinlabel=2A
T 350 3800 5 8 0 1 0 2 1
pintype=in
}
P 0 3400 300 3400 1 0 0
{
T 200 3450 5 8 1 1 0 6 1
pinnumber=12
T 200 3350 5 8 0 1 0 8 1
pinseq=5
T 350 3400 9 8 1 1 0 0 1
pinlabel=2B
T 350 3400 5 8 0 1 0 2 1
pintype=in
}
P 0 2600 300 2600 1 0 0
{
T 200 2650 5 8 1 1 0 6 1
pinnumber=3
T 200 2550 5 8 0 1 0 8 1
pinseq=6
T 350 2600 9 8 1 1 0 0 1
pinlabel=3A
T 350 2600 5 8 0 1 0 2 1
pintype=in
}
P 0 2200 300 2200 1 0 0
{
T 200 2250 5 8 1 1 0 6 1
pinnumber=4
T 200 2150 5 8 0 1 0 8 1
pinseq=7
T 350 2200 9 8 1 1 0 0 1
pinlabel=3B
T 350 2200 5 8 0 1 0 2 1
pintype=in
}
P 0 1800 300 1800 1 0 0
{
T 200 1850 5 8 1 1 0 6 1
pinnumber=5
T 200 1750 5 8 0 1 0 8 1
pinseq=8
T 350 1800 9 8 1 1 0 0 1
pinlabel=3C
T 350 1800 5 8 0 1 0 2 1
pintype=in
}
P 0 1000 300 1000 1 0 0
{
T 200 1050 5 8 1 1 0 6 1
pinnumber=11
T 200 950 5 8 0 1 0 8 1
pinseq=9
T 350 1000 9 8 1 1 0 0 1
pinlabel=4A
T 350 1000 5 8 0 1 0 2 1
pintype=in
}
P 0 600 300 600 1 0 0
{
T 200 650 5 8 1 1 0 6 1
pinnumber=10
T 200 550 5 8 0 1 0 8 1
pinseq=10
T 350 600 9 8 1 1 0 0 1
pinlabel=4B
T 350 600 5 8 0 1 0 2 1
pintype=in
}
P 0 200 300 200 1 0 0
{
T 200 250 5 8 1 1 0 6 1
pinnumber=9
T 200 150 5 8 0 1 0 8 1
pinseq=11
T 350 200 9 8 1 1 0 0 1
pinlabel=4C
T 350 200 5 8 0 1 0 2 1
pintype=in
}
B 300 0 1400 5300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 5740 5 10 0 0 0 0 1
device=7454
T 300 5540 5 10 0 0 0 0 1
footprint=DIP14
T 1700 5400 8 10 1 1 0 6 1
refdes=U?
T 300 5950 5 10 0 0 0 0 1
description=combined AND/NOR gates
T 300 6150 5 10 0 0 0 0 1
net=Vcc:14
T 300 6350 5 10 0 0 0 0 1
net=GND:7
T 300 6550 5 10 0 0 0 0 1
comment=Attention: one some devices pins 11 and 12 are not connected
T 300 5340 9 10 1 0 0 0 1
7454
L 700 2500 700 1900 3 0 0 0 -1 -1
L 600 2400 700 2400 3 0 0 0 -1 -1
L 600 2200 700 2200 3 0 0 0 -1 -1
L 600 2000 700 2000 3 0 0 0 -1 -1
L 700 2300 900 2300 3 0 0 0 -1 -1
L 700 2100 900 2100 3 0 0 0 -1 -1
A 900 2200 101 271 178 3 0 0 0 -1 -1
L 1000 2200 1100 2200 3 0 0 0 -1 -1
L 710 4930 710 4730 3 0 0 0 -1 -1
L 610 4900 710 4900 3 0 0 0 -1 -1
L 610 4760 710 4760 3 0 0 0 -1 -1
L 710 4930 910 4930 3 0 0 0 -1 -1
L 710 4730 910 4730 3 0 0 0 -1 -1
A 910 4830 101 271 178 3 0 0 0 -1 -1
L 1010 4830 1110 4830 3 0 0 0 -1 -1
L 1010 3030 1150 3030 3 0 0 0 -1 -1
L 1010 2970 1150 2970 3 0 0 0 -1 -1
A 1010 3000 146 300 120 3 0 0 0 -1 -1
L 1080 3130 1210 3130 3 0 0 0 -1 -1
L 1080 2870 1210 2870 3 0 0 0 -1 -1
A 1210 3130 260 270 60 3 0 0 0 -1 -1
A 1210 2870 260 30 60 3 0 0 0 -1 -1
V 1460 3000 20 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 710 3730 710 3530 3 0 0 0 -1 -1
L 610 3700 710 3700 3 0 0 0 -1 -1
L 610 3560 710 3560 3 0 0 0 -1 -1
L 710 3730 910 3730 3 0 0 0 -1 -1
L 710 3530 910 3530 3 0 0 0 -1 -1
A 910 3630 101 271 178 3 0 0 0 -1 -1
L 1010 3630 1110 3630 3 0 0 0 -1 -1
L 700 900 700 300 3 0 0 0 -1 -1
L 600 800 700 800 3 0 0 0 -1 -1
L 600 600 700 600 3 0 0 0 -1 -1
L 600 400 700 400 3 0 0 0 -1 -1
L 700 700 900 700 3 0 0 0 -1 -1
L 700 500 900 500 3 0 0 0 -1 -1
A 900 600 101 271 178 3 0 0 0 -1 -1
L 1000 600 1100 600 3 0 0 0 -1 -1
L 1480 3000 1550 3000 3 0 0 0 -1 -1
L 1520 3000 1530 3000 3 0 0 0 -1 -1
L 1010 2920 1130 2920 3 0 0 0 -1 -1
L 1010 3080 1130 3080 3 0 0 0 -1 -1
T 300 6750 5 10 0 0 0 0 1
numslots=0
