<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v</a>
defines: 
time_elapsed: 1.344s
ram usage: 36540 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_avepvvp/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:2</a>: No timescale set for &#34;MyMem&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:2</a>: Compile module &#34;work@MyMem&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:2</a>: Top level module &#34;work@MyMem&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp_avepvvp/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_MyMem
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp_avepvvp/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp_avepvvp/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@MyMem)
 |vpiName:work@MyMem
 |uhdmallPackages:
 \_package: builtin, parent:work@MyMem
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@MyMem, file:<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v</a>, line:2, parent:work@MyMem
   |vpiDefName:work@MyMem
   |vpiFullName:work@MyMem
   |vpiProcess:
   \_always: , line:20
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:20
       |vpiCondition:
       \_operation: , line:20
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:20
           |vpiOpType:40
           |vpiOperand:
           \_ref_obj: (Reset_n_i), line:20
             |vpiName:Reset_n_i
         |vpiOperand:
         \_operation: , line:20
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (Clk_i), line:20
             |vpiName:Clk_i
       |vpiStmt:
       \_begin: , line:21
         |vpiFullName:work@MyMem
         |vpiStmt:
         \_if_else: , line:22
           |vpiCondition:
           \_operation: , line:22
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (Reset_n_i), line:22
               |vpiName:Reset_n_i
               |vpiFullName:work@MyMem.Reset_n_i
           |vpiStmt:
           \_begin: , line:23
             |vpiFullName:work@MyMem
             |vpiStmt:
             \_assignment: , line:24
               |vpiLhs:
               \_ref_obj: (Data_o), line:24
                 |vpiName:Data_o
                 |vpiFullName:work@MyMem.Data_o
               |vpiRhs:
               \_constant: , line:24
                 |vpiConstType:3
                 |vpiDecompile:&#39;bx
                 |BIN:&#39;bx
             |vpiStmt:
             \_for_stmt: , line:25
               |vpiFullName:work@MyMem
               |vpiCondition:
               \_operation: , line:25
                 |vpiOpType:20
                 |vpiOperand:
                 \_ref_obj: (i), line:25
                   |vpiName:i
                   |vpiFullName:work@MyMem.i
                 |vpiOperand:
                 \_ref_obj: (Size), line:25
                   |vpiName:Size
                   |vpiFullName:work@MyMem.Size
               |vpiForInitStmt:
               \_assign_stmt: 
                 |vpiRhs:
                 \_unsupported_expr: , line:2
                   |STRING:module MyMem #(

                 |vpiLhs:
                 \_logic_var: (@@BAD_SYMBOL@@), line:25
                   |vpiName:@@BAD_SYMBOL@@
                   |vpiFullName:work@MyMem.@@BAD_SYMBOL@@
               |vpiForIncStmt:
               \_operation: , line:25
                 |vpiOpType:82
                 |vpiOperand:
                 \_ref_obj: (i), line:25
                   |vpiName:i
               |vpiStmt:
               \_begin: , line:26
                 |vpiFullName:work@MyMem
                 |vpiStmt:
                 \_assignment: , line:27
                   |vpiLhs:
                   \_bit_select: (Mem), line:27
                     |vpiName:Mem
                     |vpiFullName:work@MyMem.Mem
                     |vpiIndex:
                     \_ref_obj: (i), line:27
                       |vpiName:i
                   |vpiRhs:
                   \_constant: , line:27
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
           |vpiElseStmt:
           \_begin: , line:31
             |vpiFullName:work@MyMem
             |vpiStmt:
             \_assignment: , line:32
               |vpiLhs:
               \_ref_obj: (Data_o), line:32
                 |vpiName:Data_o
                 |vpiFullName:work@MyMem.Data_o
               |vpiRhs:
               \_bit_select: (Mem), line:32
                 |vpiName:Mem
                 |vpiFullName:work@MyMem.Mem
                 |vpiIndex:
                 \_ref_obj: (Addr_i), line:32
                   |vpiName:Addr_i
             |vpiStmt:
             \_if_stmt: , line:33
               |vpiCondition:
               \_ref_obj: (WR_i), line:33
                 |vpiName:WR_i
                 |vpiFullName:work@MyMem.WR_i
               |vpiStmt:
               \_begin: , line:34
                 |vpiFullName:work@MyMem
                 |vpiStmt:
                 \_assignment: , line:35
                   |vpiLhs:
                   \_bit_select: (Mem), line:35
                     |vpiName:Mem
                     |vpiFullName:work@MyMem.Mem
                     |vpiIndex:
                     \_ref_obj: (Addr_i), line:35
                       |vpiName:Addr_i
                   |vpiRhs:
                   \_ref_obj: (Data_i), line:35
                     |vpiName:Data_i
                     |vpiFullName:work@MyMem.Data_i
   |vpiPort:
   \_port: (Reset_n_i), line:6
     |vpiName:Reset_n_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Reset_n_i), line:6
         |vpiName:Reset_n_i
         |vpiFullName:work@MyMem.Reset_n_i
   |vpiPort:
   \_port: (Clk_i), line:7
     |vpiName:Clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Clk_i), line:7
         |vpiName:Clk_i
         |vpiFullName:work@MyMem.Clk_i
   |vpiPort:
   \_port: (Addr_i), line:8
     |vpiName:Addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Addr_i), line:8
         |vpiName:Addr_i
         |vpiFullName:work@MyMem.Addr_i
   |vpiPort:
   \_port: (Data_i), line:9
     |vpiName:Data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Data_i), line:9
         |vpiName:Data_i
         |vpiFullName:work@MyMem.Data_i
   |vpiPort:
   \_port: (Data_o), line:10
     |vpiName:Data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Data_o), line:10
         |vpiName:Data_o
         |vpiFullName:work@MyMem.Data_o
         |vpiNetType:48
   |vpiPort:
   \_port: (WR_i), line:11
     |vpiName:WR_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (WR_i), line:11
         |vpiName:WR_i
         |vpiFullName:work@MyMem.WR_i
   |vpiNet:
   \_logic_net: (Reset_n_i), line:6
   |vpiNet:
   \_logic_net: (Clk_i), line:7
   |vpiNet:
   \_logic_net: (Addr_i), line:8
   |vpiNet:
   \_logic_net: (Data_i), line:9
   |vpiNet:
   \_logic_net: (Data_o), line:10
   |vpiNet:
   \_logic_net: (WR_i), line:11
   |vpiNet:
   \_logic_net: (Mem), line:16
     |vpiName:Mem
     |vpiFullName:work@MyMem.Mem
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (i), line:18
     |vpiName:i
     |vpiFullName:work@MyMem.i
   |vpiParamAssign:
   \_param_assign: , line:3
     |vpiRhs:
     \_constant: , line:3
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_parameter: (AddrWidth), line:3
       |vpiName:AddrWidth
   |vpiParamAssign:
   \_param_assign: , line:4
     |vpiRhs:
     \_constant: , line:4
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_parameter: (DataWidth), line:4
       |vpiName:DataWidth
   |vpiParamAssign:
   \_param_assign: , line:13
     |vpiRhs:
     \_operation: , line:13
       |vpiOpType:43
       |vpiOperand:
       \_constant: , line:13
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiOperand:
       \_constant: , line:13
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
     |vpiLhs:
     \_parameter: (Size), line:13
       |vpiName:Size
       |vpiLocalParam:1
   |vpiParameter:
   \_parameter: (AddrWidth), line:3
   |vpiParameter:
   \_parameter: (DataWidth), line:4
   |vpiParameter:
   \_parameter: (Size), line:13
 |uhdmtopModules:
 \_module: work@MyMem (work@MyMem), file:<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v</a>, line:2
   |vpiDefName:work@MyMem
   |vpiName:work@MyMem
   |vpiPort:
   \_port: (Reset_n_i), line:6, parent:work@MyMem
     |vpiName:Reset_n_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Reset_n_i), line:6, parent:work@MyMem
         |vpiName:Reset_n_i
         |vpiFullName:work@MyMem.Reset_n_i
   |vpiPort:
   \_port: (Clk_i), line:7, parent:work@MyMem
     |vpiName:Clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Clk_i), line:7, parent:work@MyMem
         |vpiName:Clk_i
         |vpiFullName:work@MyMem.Clk_i
   |vpiPort:
   \_port: (Addr_i), line:8, parent:work@MyMem
     |vpiName:Addr_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Addr_i), line:8, parent:work@MyMem
         |vpiName:Addr_i
         |vpiFullName:work@MyMem.Addr_i
   |vpiPort:
   \_port: (Data_i), line:9, parent:work@MyMem
     |vpiName:Data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Data_i), line:9, parent:work@MyMem
         |vpiName:Data_i
         |vpiFullName:work@MyMem.Data_i
   |vpiPort:
   \_port: (Data_o), line:10, parent:work@MyMem
     |vpiName:Data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Data_o), line:10, parent:work@MyMem
         |vpiName:Data_o
         |vpiFullName:work@MyMem.Data_o
         |vpiNetType:48
         |vpiRange:
         \_range: , line:10
           |vpiLeftRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (WR_i), line:11, parent:work@MyMem
     |vpiName:WR_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (WR_i), line:11, parent:work@MyMem
         |vpiName:WR_i
         |vpiFullName:work@MyMem.WR_i
   |vpiNet:
   \_logic_net: (Reset_n_i), line:6, parent:work@MyMem
   |vpiNet:
   \_logic_net: (Clk_i), line:7, parent:work@MyMem
   |vpiNet:
   \_logic_net: (Addr_i), line:8, parent:work@MyMem
   |vpiNet:
   \_logic_net: (Data_i), line:9, parent:work@MyMem
   |vpiNet:
   \_logic_net: (Data_o), line:10, parent:work@MyMem
   |vpiNet:
   \_logic_net: (WR_i), line:11, parent:work@MyMem
   |vpiNet:
   \_logic_net: (i), line:18, parent:work@MyMem
     |vpiName:i
     |vpiFullName:work@MyMem.i
   |vpiArrayNet:
   \_array_net: (Mem), line:16, parent:work@MyMem
     |vpiName:Mem
     |vpiFullName:work@MyMem.Mem
     |vpiNet:
     \_logic_net: , parent:Mem
       |vpiFullName:work@MyMem.Mem
       |vpiNetType:48
       |vpiRange:
       \_range: , line:16
         |vpiLeftRange:
         \_constant: , line:16
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:16
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:16
       |vpiLeftRange:
       \_constant: , line:16
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:16
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiParameter:
   \_parameter: (AddrWidth), line:3
     |vpiName:AddrWidth
     |INT:4
   |vpiParameter:
   \_parameter: (DataWidth), line:4
     |vpiName:DataWidth
     |INT:4
   |vpiParameter:
   \_parameter: (Size), line:13
     |vpiName:Size
     |INT:2
Object: \work_MyMem of type 3000
Object: \work_MyMem of type 32
Object: \Reset_n_i of type 44
Object: \Clk_i of type 44
Object: \Addr_i of type 44
Object: \Data_i of type 44
Object: \Data_o of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \WR_i of type 44
Object: \AddrWidth of type 41
Object: \DataWidth of type 41
Object: \Size of type 41
Object: \Reset_n_i of type 36
Object: \Clk_i of type 36
Object: \Addr_i of type 36
Object: \Data_i of type 36
Object: \Data_o of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \WR_i of type 36
Object: \i of type 36
Object: \Mem of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_MyMem of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \Reset_n_i of type 608
Object:  of type 39
Object: \Clk_i of type 608
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \Reset_n_i of type 608
Object:  of type 4
Object:  of type 3
Object: \Data_o of type 608
Object:  of type 7
ERROR: Failed to parse binary string: &#39;bx

</pre>
</body>