<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Fri Feb 25 16:15:19 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_2M5" 2.533333 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   29.255MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz (0 errors)</A></LI>            1463 items scored, 0 timing errors detected.
Report:  101.020MHz is the maximum frequency for this preference.

32 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.533333 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 360.555ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i2596  (from POPtimers/freepcounter/count_15__N_263 +)
   Destination:    FF         Data in        sample_output_59  (to clk_2M5 +)

   Delay:              18.100ns  (34.2% logic, 65.8% route), 9 logic levels.

 Constraint Details:

     18.100ns physical path delay POPtimers/freepcounter/SLICE_328 to SLICE_609 meets
    394.737ns delay constraint less
     15.916ns skew and
      0.166ns DIN_SET requirement (totaling 378.655ns) by 360.555ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_328 to SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C10D.CLK to      R8C10D.Q0 POPtimers/freepcounter/SLICE_328 (from POPtimers/freepcounter/count_15__N_263)
ROUTE         4     3.668      R8C10D.Q0 to      R5C13C.A1 POPtimers/n4248
CTOF_DEL    ---     0.495      R5C13C.A1 to      R5C13C.F1 SLICE_630
ROUTE         4     3.059      R5C13C.F1 to       R2C3B.A1 POPtimers/AdjustableFreePrecession[10]
C1TOFCO_DE  ---     0.889       R2C3B.A1 to      R2C3B.FCO POPtimers/SLICE_97
ROUTE         1     0.000      R2C3B.FCO to      R2C3C.FCI POPtimers/n8645
FCITOF0_DE  ---     0.585      R2C3C.FCI to       R2C3C.F0 POPtimers/SLICE_95
ROUTE         1     1.383       R2C3C.F0 to       R3C3C.A0 POPtimers/n8246
C0TOFCO_DE  ---     1.023       R3C3C.A0 to      R3C3C.FCO POPtimers/SLICE_86
ROUTE         1     0.000      R3C3C.FCO to      R3C3D.FCI POPtimers/n8654
FCITOF0_DE  ---     0.585      R3C3D.FCI to       R3C3D.F0 POPtimers/SLICE_85
ROUTE         1     1.383       R3C3D.F0 to       R5C3D.A0 POPtimers/Startopticalsample[13]
C0TOFCO_DE  ---     1.023       R5C3D.A0 to      R5C3D.FCO POPtimers/SLICE_163
ROUTE         1     0.000      R5C3D.FCO to      R5C4A.FCI POPtimers/probe1/n8561
FCITOF1_DE  ---     0.643      R5C4A.FCI to       R5C4A.F1 POPtimers/SLICE_162
ROUTE         2     2.417       R5C4A.F1 to     R10C10B.A0 probestarted
CTOF_DEL    ---     0.495     R10C10B.A0 to     R10C10B.F0 SLICE_609
ROUTE         1     0.000     R10C10B.F0 to    R10C10B.DI0 sample_output_N_16 (to clk_2M5)
                  --------
                   18.100   (34.2% logic, 65.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C11A.CLK clk_2M5
REG_DEL     ---     0.452     R2C11A.CLK to      R2C11A.Q0 slowclocks/SLICE_246
ROUTE         7     2.696      R2C11A.Q0 to      R7C2A.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2A.CLK to       R7C2A.Q0 SLICE_599
ROUTE        45     3.295       R7C2A.Q0 to      R5C6A.CLK freeprecess_minus
REG_DEL     ---     0.452      R5C6A.CLK to       R5C6A.Q0 POPtimers/SLICE_174
ROUTE         3     1.481       R5C6A.Q0 to      R4C10B.D1 POPtimers/n4265
CTOF_DEL    ---     0.495      R4C10B.D1 to      R4C10B.F1 SLICE_628
ROUTE         5     2.936      R4C10B.F1 to       R8C8C.B0 POPtimers/AdjustableFreePrecession[6]
C0TOFCO_DE  ---     1.023       R8C8C.B0 to      R8C8C.FCO POPtimers/freepcounter/SLICE_209
ROUTE         1     0.000      R8C8C.FCO to      R8C8D.FCI POPtimers/freepcounter/n8533
FCITOFCO_D  ---     0.162      R8C8D.FCI to      R8C8D.FCO POPtimers/freepcounter/SLICE_208
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/freepcounter/n8534
FCITOF0_DE  ---     0.585      R8C9A.FCI to       R8C9A.F0 POPtimers/freepcounter/SLICE_207
ROUTE         2     0.773       R8C9A.F0 to      R8C10A.C0 POPtimers/freepcounter/count_15__N_250[10]
CTOF_DEL    ---     0.495      R8C10A.C0 to      R8C10A.F0 POPtimers/freepcounter/SLICE_753
ROUTE         2     0.619      R8C10A.F0 to     R8C10D.CLK POPtimers/freepcounter/count_15__N_263
                  --------
                   18.660   (27.9% logic, 72.1% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to    R10C10B.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 360.556ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2652  (from POPtimers/piecounter/count_15__N_149 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              17.799ns  (44.3% logic, 55.7% route), 12 logic levels.

 Constraint Details:

     17.799ns physical path delay POPtimers/piecounter/SLICE_364 to SLICE_605 meets
    394.737ns delay constraint less
     16.216ns skew and
      0.166ns DIN_SET requirement (totaling 378.355ns) by 360.556ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_364 to SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C5A.CLK to       R5C5A.Q0 POPtimers/piecounter/SLICE_364 (from POPtimers/piecounter/count_15__N_149)
ROUTE         1     0.967       R5C5A.Q0 to       R5C5B.A1 POPtimers/piecounter/n4304
CTOF_DEL    ---     0.495       R5C5B.A1 to       R5C5B.F1 POPtimers/piecounter/SLICE_659
ROUTE         8     3.104       R5C5B.F1 to       R9C4C.B1 POPtimers/AdjustablePieOverTwo[5]
C1TOFCO_DE  ---     0.889       R9C4C.B1 to      R9C4C.FCO POPtimers/SLICE_39
ROUTE         1     0.000      R9C4C.FCO to      R9C4D.FCI POPtimers/n8590
FCITOF0_DE  ---     0.585      R9C4D.FCI to       R9C4D.F0 POPtimers/SLICE_38
ROUTE         1     1.420       R9C4D.F0 to      R10C4C.B1 POPtimers/n2954
C1TOFCO_DE  ---     0.889      R10C4C.B1 to     R10C4C.FCO POPtimers/SLICE_29
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI POPtimers/n8597
FCITOF0_DE  ---     0.585     R10C4D.FCI to      R10C4D.F0 POPtimers/SLICE_28
ROUTE         1     1.299      R10C4D.F0 to      R10C7A.A0 POPtimers/n8113
C0TOFCO_DE  ---     1.023      R10C7A.A0 to     R10C7A.FCO POPtimers/SLICE_70
ROUTE         1     0.000     R10C7A.FCO to     R10C7B.FCI POPtimers/n8668
FCITOF1_DE  ---     0.643     R10C7B.FCI to      R10C7B.F1 POPtimers/SLICE_67
ROUTE         2     1.847      R10C7B.F1 to       R7C7C.B0 POPtimers/Endofprobepulse[11]
C0TOFCO_DE  ---     1.023       R7C7C.B0 to      R7C7C.FCO POPtimers/SLICE_155
ROUTE         1     0.000      R7C7C.FCO to      R7C7D.FCI POPtimers/probe2/n8544
FCITOFCO_D  ---     0.162      R7C7D.FCI to      R7C7D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C7D.FCO to      R7C8A.FCI POPtimers/probe2/n8545
FCITOF1_DE  ---     0.643      R7C8A.FCI to       R7C8A.F1 POPtimers/probe2/SLICE_153
ROUTE         1     1.278       R7C8A.F1 to     R10C10C.C0 n1108
CTOF_DEL    ---     0.495     R10C10C.C0 to     R10C10C.F0 SLICE_605
ROUTE         1     0.000     R10C10C.F0 to    R10C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   17.799   (44.3% logic, 55.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C11A.CLK clk_2M5
REG_DEL     ---     0.452     R2C11A.CLK to      R2C11A.Q0 slowclocks/SLICE_246
ROUTE         7     2.696      R2C11A.Q0 to     R2C13B.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13B.CLK to      R2C13B.Q0 SLICE_603
ROUTE        34     2.905      R2C13B.Q0 to      R4C4A.CLK pieovertwo_minus
REG_DEL     ---     0.452      R4C4A.CLK to       R4C4A.Q1 POPtimers/piecounter/SLICE_175
ROUTE         4     1.932       R4C4A.Q1 to       R9C8C.D0 POPtimers/n4226
CTOF_DEL    ---     0.495       R9C8C.D0 to       R9C8C.F0 SLICE_632
ROUTE         5     1.841       R9C8C.F0 to       R5C6A.A1 POPtimers/AdjustablePieOverTwo[0]
C1TOFCO_DE  ---     0.889       R5C6A.A1 to      R5C6A.FCO POPtimers/SLICE_174
ROUTE         1     0.000      R5C6A.FCO to      R5C6B.FCI POPtimers/piecounter/n8436
FCITOFCO_D  ---     0.162      R5C6B.FCI to      R5C6B.FCO POPtimers/SLICE_188
ROUTE         1     0.000      R5C6B.FCO to      R5C6C.FCI POPtimers/piecounter/n8437
FCITOFCO_D  ---     0.162      R5C6C.FCI to      R5C6C.FCO POPtimers/SLICE_186
ROUTE         1     0.000      R5C6C.FCO to      R5C6D.FCI POPtimers/piecounter/n8438
FCITOF0_DE  ---     0.585      R5C6D.FCI to       R5C6D.F0 POPtimers/SLICE_185
ROUTE         2     1.670       R5C6D.F0 to       R7C5C.C1 POPtimers/piecounter/count_15__N_121[5]
CTOF_DEL    ---     0.495       R7C5C.C1 to       R7C5C.F1 POPtimers/piecounter/SLICE_734
ROUTE         2     1.028       R7C5C.F1 to      R5C5A.CLK POPtimers/piecounter/count_15__N_149
                  --------
                   18.960   (27.6% logic, 72.4% route), 10 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to    R10C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 360.595ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2652  (from POPtimers/piecounter/count_15__N_149 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              17.760ns  (44.0% logic, 56.0% route), 12 logic levels.

 Constraint Details:

     17.760ns physical path delay POPtimers/piecounter/SLICE_364 to SLICE_605 meets
    394.737ns delay constraint less
     16.216ns skew and
      0.166ns DIN_SET requirement (totaling 378.355ns) by 360.595ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_364 to SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C5A.CLK to       R5C5A.Q0 POPtimers/piecounter/SLICE_364 (from POPtimers/piecounter/count_15__N_149)
ROUTE         1     0.967       R5C5A.Q0 to       R5C5B.A1 POPtimers/piecounter/n4304
CTOF_DEL    ---     0.495       R5C5B.A1 to       R5C5B.F1 POPtimers/piecounter/SLICE_659
ROUTE         8     3.104       R5C5B.F1 to       R9C4C.B1 POPtimers/AdjustablePieOverTwo[5]
C1TOFCO_DE  ---     0.889       R9C4C.B1 to      R9C4C.FCO POPtimers/SLICE_39
ROUTE         1     0.000      R9C4C.FCO to      R9C4D.FCI POPtimers/n8590
FCITOF0_DE  ---     0.585      R9C4D.FCI to       R9C4D.F0 POPtimers/SLICE_38
ROUTE         1     1.420       R9C4D.F0 to      R10C4C.B1 POPtimers/n2954
C1TOFCO_DE  ---     0.889      R10C4C.B1 to     R10C4C.FCO POPtimers/SLICE_29
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI POPtimers/n8597
FCITOF1_DE  ---     0.643     R10C4D.FCI to      R10C4D.F1 POPtimers/SLICE_28
ROUTE         1     1.336      R10C4D.F1 to      R10C7A.B1 POPtimers/n8111
C1TOFCO_DE  ---     0.889      R10C7A.B1 to     R10C7A.FCO POPtimers/SLICE_70
ROUTE         1     0.000     R10C7A.FCO to     R10C7B.FCI POPtimers/n8668
FCITOF1_DE  ---     0.643     R10C7B.FCI to      R10C7B.F1 POPtimers/SLICE_67
ROUTE         2     1.847      R10C7B.F1 to       R7C7C.B0 POPtimers/Endofprobepulse[11]
C0TOFCO_DE  ---     1.023       R7C7C.B0 to      R7C7C.FCO POPtimers/SLICE_155
ROUTE         1     0.000      R7C7C.FCO to      R7C7D.FCI POPtimers/probe2/n8544
FCITOFCO_D  ---     0.162      R7C7D.FCI to      R7C7D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C7D.FCO to      R7C8A.FCI POPtimers/probe2/n8545
FCITOF1_DE  ---     0.643      R7C8A.FCI to       R7C8A.F1 POPtimers/probe2/SLICE_153
ROUTE         1     1.278       R7C8A.F1 to     R10C10C.C0 n1108
CTOF_DEL    ---     0.495     R10C10C.C0 to     R10C10C.F0 SLICE_605
ROUTE         1     0.000     R10C10C.F0 to    R10C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   17.760   (44.0% logic, 56.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C11A.CLK clk_2M5
REG_DEL     ---     0.452     R2C11A.CLK to      R2C11A.Q0 slowclocks/SLICE_246
ROUTE         7     2.696      R2C11A.Q0 to     R2C13B.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13B.CLK to      R2C13B.Q0 SLICE_603
ROUTE        34     2.905      R2C13B.Q0 to      R4C4A.CLK pieovertwo_minus
REG_DEL     ---     0.452      R4C4A.CLK to       R4C4A.Q1 POPtimers/piecounter/SLICE_175
ROUTE         4     1.932       R4C4A.Q1 to       R9C8C.D0 POPtimers/n4226
CTOF_DEL    ---     0.495       R9C8C.D0 to       R9C8C.F0 SLICE_632
ROUTE         5     1.841       R9C8C.F0 to       R5C6A.A1 POPtimers/AdjustablePieOverTwo[0]
C1TOFCO_DE  ---     0.889       R5C6A.A1 to      R5C6A.FCO POPtimers/SLICE_174
ROUTE         1     0.000      R5C6A.FCO to      R5C6B.FCI POPtimers/piecounter/n8436
FCITOFCO_D  ---     0.162      R5C6B.FCI to      R5C6B.FCO POPtimers/SLICE_188
ROUTE         1     0.000      R5C6B.FCO to      R5C6C.FCI POPtimers/piecounter/n8437
FCITOFCO_D  ---     0.162      R5C6C.FCI to      R5C6C.FCO POPtimers/SLICE_186
ROUTE         1     0.000      R5C6C.FCO to      R5C6D.FCI POPtimers/piecounter/n8438
FCITOF0_DE  ---     0.585      R5C6D.FCI to       R5C6D.F0 POPtimers/SLICE_185
ROUTE         2     1.670       R5C6D.F0 to       R7C5C.C1 POPtimers/piecounter/count_15__N_121[5]
CTOF_DEL    ---     0.495       R7C5C.C1 to       R7C5C.F1 POPtimers/piecounter/SLICE_734
ROUTE         2     1.028       R7C5C.F1 to      R5C5A.CLK POPtimers/piecounter/count_15__N_149
                  --------
                   18.960   (27.6% logic, 72.4% route), 10 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to    R10C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 360.631ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i2596  (from POPtimers/freepcounter/count_15__N_263 +)
   Destination:    FF         Data in        sample_output_59  (to clk_2M5 +)

   Delay:              18.024ns  (33.9% logic, 66.1% route), 9 logic levels.

 Constraint Details:

     18.024ns physical path delay POPtimers/freepcounter/SLICE_328 to SLICE_609 meets
    394.737ns delay constraint less
     15.916ns skew and
      0.166ns DIN_SET requirement (totaling 378.655ns) by 360.631ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_328 to SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C10D.CLK to      R8C10D.Q0 POPtimers/freepcounter/SLICE_328 (from POPtimers/freepcounter/count_15__N_263)
ROUTE         4     3.668      R8C10D.Q0 to      R5C13C.A1 POPtimers/n4248
CTOF_DEL    ---     0.495      R5C13C.A1 to      R5C13C.F1 SLICE_630
ROUTE         4     3.059      R5C13C.F1 to       R2C3B.A1 POPtimers/AdjustableFreePrecession[10]
C1TOFCO_DE  ---     0.889       R2C3B.A1 to      R2C3B.FCO POPtimers/SLICE_97
ROUTE         1     0.000      R2C3B.FCO to      R2C3C.FCI POPtimers/n8645
FCITOF1_DE  ---     0.643      R2C3C.FCI to       R2C3C.F1 POPtimers/SLICE_95
ROUTE         1     1.383       R2C3C.F1 to       R3C3C.A1 POPtimers/n8247
C1TOFCO_DE  ---     0.889       R3C3C.A1 to      R3C3C.FCO POPtimers/SLICE_86
ROUTE         1     0.000      R3C3C.FCO to      R3C3D.FCI POPtimers/n8654
FCITOF0_DE  ---     0.585      R3C3D.FCI to       R3C3D.F0 POPtimers/SLICE_85
ROUTE         1     1.383       R3C3D.F0 to       R5C3D.A0 POPtimers/Startopticalsample[13]
C0TOFCO_DE  ---     1.023       R5C3D.A0 to      R5C3D.FCO POPtimers/SLICE_163
ROUTE         1     0.000      R5C3D.FCO to      R5C4A.FCI POPtimers/probe1/n8561
FCITOF1_DE  ---     0.643      R5C4A.FCI to       R5C4A.F1 POPtimers/SLICE_162
ROUTE         2     2.417       R5C4A.F1 to     R10C10B.A0 probestarted
CTOF_DEL    ---     0.495     R10C10B.A0 to     R10C10B.F0 SLICE_609
ROUTE         1     0.000     R10C10B.F0 to    R10C10B.DI0 sample_output_N_16 (to clk_2M5)
                  --------
                   18.024   (33.9% logic, 66.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C11A.CLK clk_2M5
REG_DEL     ---     0.452     R2C11A.CLK to      R2C11A.Q0 slowclocks/SLICE_246
ROUTE         7     2.696      R2C11A.Q0 to      R7C2A.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2A.CLK to       R7C2A.Q0 SLICE_599
ROUTE        45     3.295       R7C2A.Q0 to      R5C6A.CLK freeprecess_minus
REG_DEL     ---     0.452      R5C6A.CLK to       R5C6A.Q0 POPtimers/SLICE_174
ROUTE         3     1.481       R5C6A.Q0 to      R4C10B.D1 POPtimers/n4265
CTOF_DEL    ---     0.495      R4C10B.D1 to      R4C10B.F1 SLICE_628
ROUTE         5     2.936      R4C10B.F1 to       R8C8C.B0 POPtimers/AdjustableFreePrecession[6]
C0TOFCO_DE  ---     1.023       R8C8C.B0 to      R8C8C.FCO POPtimers/freepcounter/SLICE_209
ROUTE         1     0.000      R8C8C.FCO to      R8C8D.FCI POPtimers/freepcounter/n8533
FCITOFCO_D  ---     0.162      R8C8D.FCI to      R8C8D.FCO POPtimers/freepcounter/SLICE_208
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/freepcounter/n8534
FCITOF0_DE  ---     0.585      R8C9A.FCI to       R8C9A.F0 POPtimers/freepcounter/SLICE_207
ROUTE         2     0.773       R8C9A.F0 to      R8C10A.C0 POPtimers/freepcounter/count_15__N_250[10]
CTOF_DEL    ---     0.495      R8C10A.C0 to      R8C10A.F0 POPtimers/freepcounter/SLICE_753
ROUTE         2     0.619      R8C10A.F0 to     R8C10D.CLK POPtimers/freepcounter/count_15__N_263
                  --------
                   18.660   (27.9% logic, 72.1% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to    R10C10B.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 360.631ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i2596  (from POPtimers/freepcounter/count_15__N_263 +)
   Destination:    FF         Data in        sample_output_59  (to clk_2M5 +)

   Delay:              18.024ns  (33.9% logic, 66.1% route), 9 logic levels.

 Constraint Details:

     18.024ns physical path delay POPtimers/freepcounter/SLICE_328 to SLICE_609 meets
    394.737ns delay constraint less
     15.916ns skew and
      0.166ns DIN_SET requirement (totaling 378.655ns) by 360.631ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_328 to SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C10D.CLK to      R8C10D.Q0 POPtimers/freepcounter/SLICE_328 (from POPtimers/freepcounter/count_15__N_263)
ROUTE         4     3.668      R8C10D.Q0 to      R5C13C.A1 POPtimers/n4248
CTOF_DEL    ---     0.495      R5C13C.A1 to      R5C13C.F1 SLICE_630
ROUTE         4     3.059      R5C13C.F1 to       R2C3B.A1 POPtimers/AdjustableFreePrecession[10]
C1TOFCO_DE  ---     0.889       R2C3B.A1 to      R2C3B.FCO POPtimers/SLICE_97
ROUTE         1     0.000      R2C3B.FCO to      R2C3C.FCI POPtimers/n8645
FCITOF0_DE  ---     0.585      R2C3C.FCI to       R2C3C.F0 POPtimers/SLICE_95
ROUTE         1     1.383       R2C3C.F0 to       R3C3C.A0 POPtimers/n8246
C0TOFCO_DE  ---     1.023       R3C3C.A0 to      R3C3C.FCO POPtimers/SLICE_86
ROUTE         1     0.000      R3C3C.FCO to      R3C3D.FCI POPtimers/n8654
FCITOF1_DE  ---     0.643      R3C3D.FCI to       R3C3D.F1 POPtimers/SLICE_85
ROUTE         1     1.383       R3C3D.F1 to       R5C3D.A1 POPtimers/Startopticalsample[14]
C1TOFCO_DE  ---     0.889       R5C3D.A1 to      R5C3D.FCO POPtimers/SLICE_163
ROUTE         1     0.000      R5C3D.FCO to      R5C4A.FCI POPtimers/probe1/n8561
FCITOF1_DE  ---     0.643      R5C4A.FCI to       R5C4A.F1 POPtimers/SLICE_162
ROUTE         2     2.417       R5C4A.F1 to     R10C10B.A0 probestarted
CTOF_DEL    ---     0.495     R10C10B.A0 to     R10C10B.F0 SLICE_609
ROUTE         1     0.000     R10C10B.F0 to    R10C10B.DI0 sample_output_N_16 (to clk_2M5)
                  --------
                   18.024   (33.9% logic, 66.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C11A.CLK clk_2M5
REG_DEL     ---     0.452     R2C11A.CLK to      R2C11A.Q0 slowclocks/SLICE_246
ROUTE         7     2.696      R2C11A.Q0 to      R7C2A.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2A.CLK to       R7C2A.Q0 SLICE_599
ROUTE        45     3.295       R7C2A.Q0 to      R5C6A.CLK freeprecess_minus
REG_DEL     ---     0.452      R5C6A.CLK to       R5C6A.Q0 POPtimers/SLICE_174
ROUTE         3     1.481       R5C6A.Q0 to      R4C10B.D1 POPtimers/n4265
CTOF_DEL    ---     0.495      R4C10B.D1 to      R4C10B.F1 SLICE_628
ROUTE         5     2.936      R4C10B.F1 to       R8C8C.B0 POPtimers/AdjustableFreePrecession[6]
C0TOFCO_DE  ---     1.023       R8C8C.B0 to      R8C8C.FCO POPtimers/freepcounter/SLICE_209
ROUTE         1     0.000      R8C8C.FCO to      R8C8D.FCI POPtimers/freepcounter/n8533
FCITOFCO_D  ---     0.162      R8C8D.FCI to      R8C8D.FCO POPtimers/freepcounter/SLICE_208
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/freepcounter/n8534
FCITOF0_DE  ---     0.585      R8C9A.FCI to       R8C9A.F0 POPtimers/freepcounter/SLICE_207
ROUTE         2     0.773       R8C9A.F0 to      R8C10A.C0 POPtimers/freepcounter/count_15__N_250[10]
CTOF_DEL    ---     0.495      R8C10A.C0 to      R8C10A.F0 POPtimers/freepcounter/SLICE_753
ROUTE         2     0.619      R8C10A.F0 to     R8C10D.CLK POPtimers/freepcounter/count_15__N_263
                  --------
                   18.660   (27.9% logic, 72.1% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to    R10C10B.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 360.707ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i2596  (from POPtimers/freepcounter/count_15__N_263 +)
   Destination:    FF         Data in        sample_output_59  (to clk_2M5 +)

   Delay:              17.948ns  (33.6% logic, 66.4% route), 9 logic levels.

 Constraint Details:

     17.948ns physical path delay POPtimers/freepcounter/SLICE_328 to SLICE_609 meets
    394.737ns delay constraint less
     15.916ns skew and
      0.166ns DIN_SET requirement (totaling 378.655ns) by 360.707ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_328 to SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C10D.CLK to      R8C10D.Q0 POPtimers/freepcounter/SLICE_328 (from POPtimers/freepcounter/count_15__N_263)
ROUTE         4     3.668      R8C10D.Q0 to      R5C13C.A1 POPtimers/n4248
CTOF_DEL    ---     0.495      R5C13C.A1 to      R5C13C.F1 SLICE_630
ROUTE         4     3.059      R5C13C.F1 to       R2C3B.A1 POPtimers/AdjustableFreePrecession[10]
C1TOFCO_DE  ---     0.889       R2C3B.A1 to      R2C3B.FCO POPtimers/SLICE_97
ROUTE         1     0.000      R2C3B.FCO to      R2C3C.FCI POPtimers/n8645
FCITOF1_DE  ---     0.643      R2C3C.FCI to       R2C3C.F1 POPtimers/SLICE_95
ROUTE         1     1.383       R2C3C.F1 to       R3C3C.A1 POPtimers/n8247
C1TOFCO_DE  ---     0.889       R3C3C.A1 to      R3C3C.FCO POPtimers/SLICE_86
ROUTE         1     0.000      R3C3C.FCO to      R3C3D.FCI POPtimers/n8654
FCITOF1_DE  ---     0.643      R3C3D.FCI to       R3C3D.F1 POPtimers/SLICE_85
ROUTE         1     1.383       R3C3D.F1 to       R5C3D.A1 POPtimers/Startopticalsample[14]
C1TOFCO_DE  ---     0.889       R5C3D.A1 to      R5C3D.FCO POPtimers/SLICE_163
ROUTE         1     0.000      R5C3D.FCO to      R5C4A.FCI POPtimers/probe1/n8561
FCITOF1_DE  ---     0.643      R5C4A.FCI to       R5C4A.F1 POPtimers/SLICE_162
ROUTE         2     2.417       R5C4A.F1 to     R10C10B.A0 probestarted
CTOF_DEL    ---     0.495     R10C10B.A0 to     R10C10B.F0 SLICE_609
ROUTE         1     0.000     R10C10B.F0 to    R10C10B.DI0 sample_output_N_16 (to clk_2M5)
                  --------
                   17.948   (33.6% logic, 66.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C11A.CLK clk_2M5
REG_DEL     ---     0.452     R2C11A.CLK to      R2C11A.Q0 slowclocks/SLICE_246
ROUTE         7     2.696      R2C11A.Q0 to      R7C2A.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2A.CLK to       R7C2A.Q0 SLICE_599
ROUTE        45     3.295       R7C2A.Q0 to      R5C6A.CLK freeprecess_minus
REG_DEL     ---     0.452      R5C6A.CLK to       R5C6A.Q0 POPtimers/SLICE_174
ROUTE         3     1.481       R5C6A.Q0 to      R4C10B.D1 POPtimers/n4265
CTOF_DEL    ---     0.495      R4C10B.D1 to      R4C10B.F1 SLICE_628
ROUTE         5     2.936      R4C10B.F1 to       R8C8C.B0 POPtimers/AdjustableFreePrecession[6]
C0TOFCO_DE  ---     1.023       R8C8C.B0 to      R8C8C.FCO POPtimers/freepcounter/SLICE_209
ROUTE         1     0.000      R8C8C.FCO to      R8C8D.FCI POPtimers/freepcounter/n8533
FCITOFCO_D  ---     0.162      R8C8D.FCI to      R8C8D.FCO POPtimers/freepcounter/SLICE_208
ROUTE         1     0.000      R8C8D.FCO to      R8C9A.FCI POPtimers/freepcounter/n8534
FCITOF0_DE  ---     0.585      R8C9A.FCI to       R8C9A.F0 POPtimers/freepcounter/SLICE_207
ROUTE         2     0.773       R8C9A.F0 to      R8C10A.C0 POPtimers/freepcounter/count_15__N_250[10]
CTOF_DEL    ---     0.495      R8C10A.C0 to      R8C10A.F0 POPtimers/freepcounter/SLICE_753
ROUTE         2     0.619      R8C10A.F0 to     R8C10D.CLK POPtimers/freepcounter/count_15__N_263
                  --------
                   18.660   (27.9% logic, 72.1% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to    R10C10B.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 360.815ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2652  (from POPtimers/piecounter/count_15__N_149 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              17.540ns  (44.8% logic, 55.2% route), 13 logic levels.

 Constraint Details:

     17.540ns physical path delay POPtimers/piecounter/SLICE_364 to SLICE_605 meets
    394.737ns delay constraint less
     16.216ns skew and
      0.166ns DIN_SET requirement (totaling 378.355ns) by 360.815ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_364 to SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C5A.CLK to       R5C5A.Q0 POPtimers/piecounter/SLICE_364 (from POPtimers/piecounter/count_15__N_149)
ROUTE         1     0.967       R5C5A.Q0 to       R5C5B.A1 POPtimers/piecounter/n4304
CTOF_DEL    ---     0.495       R5C5B.A1 to       R5C5B.F1 POPtimers/piecounter/SLICE_659
ROUTE         8     3.104       R5C5B.F1 to       R9C4C.B1 POPtimers/AdjustablePieOverTwo[5]
C1TOFCO_DE  ---     0.889       R9C4C.B1 to      R9C4C.FCO POPtimers/SLICE_39
ROUTE         1     0.000      R9C4C.FCO to      R9C4D.FCI POPtimers/n8590
FCITOF0_DE  ---     0.585      R9C4D.FCI to       R9C4D.F0 POPtimers/SLICE_38
ROUTE         1     1.420       R9C4D.F0 to      R10C4C.B1 POPtimers/n2954
C1TOFCO_DE  ---     0.889      R10C4C.B1 to     R10C4C.FCO POPtimers/SLICE_29
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI POPtimers/n8597
FCITOFCO_D  ---     0.162     R10C4D.FCI to     R10C4D.FCO POPtimers/SLICE_28
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI POPtimers/n8598
FCITOF0_DE  ---     0.585     R10C5A.FCI to      R10C5A.F0 POPtimers/SLICE_26
ROUTE         1     1.383      R10C5A.F0 to      R10C7B.A0 POPtimers/n8109
C0TOFCO_DE  ---     1.023      R10C7B.A0 to     R10C7B.FCO POPtimers/SLICE_67
ROUTE         1     0.000     R10C7B.FCO to     R10C7C.FCI POPtimers/n8669
FCITOF0_DE  ---     0.585     R10C7C.FCI to      R10C7C.F0 POPtimers/SLICE_66
ROUTE         2     1.534      R10C7C.F0 to       R7C7C.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889       R7C7C.A1 to      R7C7C.FCO POPtimers/SLICE_155
ROUTE         1     0.000      R7C7C.FCO to      R7C7D.FCI POPtimers/probe2/n8544
FCITOFCO_D  ---     0.162      R7C7D.FCI to      R7C7D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C7D.FCO to      R7C8A.FCI POPtimers/probe2/n8545
FCITOF1_DE  ---     0.643      R7C8A.FCI to       R7C8A.F1 POPtimers/probe2/SLICE_153
ROUTE         1     1.278       R7C8A.F1 to     R10C10C.C0 n1108
CTOF_DEL    ---     0.495     R10C10C.C0 to     R10C10C.F0 SLICE_605
ROUTE         1     0.000     R10C10C.F0 to    R10C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   17.540   (44.8% logic, 55.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C11A.CLK clk_2M5
REG_DEL     ---     0.452     R2C11A.CLK to      R2C11A.Q0 slowclocks/SLICE_246
ROUTE         7     2.696      R2C11A.Q0 to     R2C13B.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13B.CLK to      R2C13B.Q0 SLICE_603
ROUTE        34     2.905      R2C13B.Q0 to      R4C4A.CLK pieovertwo_minus
REG_DEL     ---     0.452      R4C4A.CLK to       R4C4A.Q1 POPtimers/piecounter/SLICE_175
ROUTE         4     1.932       R4C4A.Q1 to       R9C8C.D0 POPtimers/n4226
CTOF_DEL    ---     0.495       R9C8C.D0 to       R9C8C.F0 SLICE_632
ROUTE         5     1.841       R9C8C.F0 to       R5C6A.A1 POPtimers/AdjustablePieOverTwo[0]
C1TOFCO_DE  ---     0.889       R5C6A.A1 to      R5C6A.FCO POPtimers/SLICE_174
ROUTE         1     0.000      R5C6A.FCO to      R5C6B.FCI POPtimers/piecounter/n8436
FCITOFCO_D  ---     0.162      R5C6B.FCI to      R5C6B.FCO POPtimers/SLICE_188
ROUTE         1     0.000      R5C6B.FCO to      R5C6C.FCI POPtimers/piecounter/n8437
FCITOFCO_D  ---     0.162      R5C6C.FCI to      R5C6C.FCO POPtimers/SLICE_186
ROUTE         1     0.000      R5C6C.FCO to      R5C6D.FCI POPtimers/piecounter/n8438
FCITOF0_DE  ---     0.585      R5C6D.FCI to       R5C6D.F0 POPtimers/SLICE_185
ROUTE         2     1.670       R5C6D.F0 to       R7C5C.C1 POPtimers/piecounter/count_15__N_121[5]
CTOF_DEL    ---     0.495       R7C5C.C1 to       R7C5C.F1 POPtimers/piecounter/SLICE_734
ROUTE         2     1.028       R7C5C.F1 to      R5C5A.CLK POPtimers/piecounter/count_15__N_149
                  --------
                   18.960   (27.6% logic, 72.4% route), 10 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to    R10C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 360.822ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2652  (from POPtimers/piecounter/count_15__N_149 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              17.533ns  (45.0% logic, 55.0% route), 12 logic levels.

 Constraint Details:

     17.533ns physical path delay POPtimers/piecounter/SLICE_364 to SLICE_605 meets
    394.737ns delay constraint less
     16.216ns skew and
      0.166ns DIN_SET requirement (totaling 378.355ns) by 360.822ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_364 to SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C5A.CLK to       R5C5A.Q0 POPtimers/piecounter/SLICE_364 (from POPtimers/piecounter/count_15__N_149)
ROUTE         1     0.967       R5C5A.Q0 to       R5C5B.A1 POPtimers/piecounter/n4304
CTOF_DEL    ---     0.495       R5C5B.A1 to       R5C5B.F1 POPtimers/piecounter/SLICE_659
ROUTE         8     3.104       R5C5B.F1 to       R9C4C.B1 POPtimers/AdjustablePieOverTwo[5]
C1TOFCO_DE  ---     0.889       R9C4C.B1 to      R9C4C.FCO POPtimers/SLICE_39
ROUTE         1     0.000      R9C4C.FCO to      R9C4D.FCI POPtimers/n8590
FCITOF1_DE  ---     0.643      R9C4D.FCI to       R9C4D.F1 POPtimers/SLICE_38
ROUTE         1     1.383       R9C4D.F1 to      R10C4D.A0 POPtimers/n2953
C0TOFCO_DE  ---     1.023      R10C4D.A0 to     R10C4D.FCO POPtimers/SLICE_28
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI POPtimers/n8598
FCITOF0_DE  ---     0.585     R10C5A.FCI to      R10C5A.F0 POPtimers/SLICE_26
ROUTE         1     1.383      R10C5A.F0 to      R10C7B.A0 POPtimers/n8109
C0TOFCO_DE  ---     1.023      R10C7B.A0 to     R10C7B.FCO POPtimers/SLICE_67
ROUTE         1     0.000     R10C7B.FCO to     R10C7C.FCI POPtimers/n8669
FCITOF0_DE  ---     0.585     R10C7C.FCI to      R10C7C.F0 POPtimers/SLICE_66
ROUTE         2     1.534      R10C7C.F0 to       R7C7C.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889       R7C7C.A1 to      R7C7C.FCO POPtimers/SLICE_155
ROUTE         1     0.000      R7C7C.FCO to      R7C7D.FCI POPtimers/probe2/n8544
FCITOFCO_D  ---     0.162      R7C7D.FCI to      R7C7D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C7D.FCO to      R7C8A.FCI POPtimers/probe2/n8545
FCITOF1_DE  ---     0.643      R7C8A.FCI to       R7C8A.F1 POPtimers/probe2/SLICE_153
ROUTE         1     1.278       R7C8A.F1 to     R10C10C.C0 n1108
CTOF_DEL    ---     0.495     R10C10C.C0 to     R10C10C.F0 SLICE_605
ROUTE         1     0.000     R10C10C.F0 to    R10C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   17.533   (45.0% logic, 55.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C11A.CLK clk_2M5
REG_DEL     ---     0.452     R2C11A.CLK to      R2C11A.Q0 slowclocks/SLICE_246
ROUTE         7     2.696      R2C11A.Q0 to     R2C13B.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13B.CLK to      R2C13B.Q0 SLICE_603
ROUTE        34     2.905      R2C13B.Q0 to      R4C4A.CLK pieovertwo_minus
REG_DEL     ---     0.452      R4C4A.CLK to       R4C4A.Q1 POPtimers/piecounter/SLICE_175
ROUTE         4     1.932       R4C4A.Q1 to       R9C8C.D0 POPtimers/n4226
CTOF_DEL    ---     0.495       R9C8C.D0 to       R9C8C.F0 SLICE_632
ROUTE         5     1.841       R9C8C.F0 to       R5C6A.A1 POPtimers/AdjustablePieOverTwo[0]
C1TOFCO_DE  ---     0.889       R5C6A.A1 to      R5C6A.FCO POPtimers/SLICE_174
ROUTE         1     0.000      R5C6A.FCO to      R5C6B.FCI POPtimers/piecounter/n8436
FCITOFCO_D  ---     0.162      R5C6B.FCI to      R5C6B.FCO POPtimers/SLICE_188
ROUTE         1     0.000      R5C6B.FCO to      R5C6C.FCI POPtimers/piecounter/n8437
FCITOFCO_D  ---     0.162      R5C6C.FCI to      R5C6C.FCO POPtimers/SLICE_186
ROUTE         1     0.000      R5C6C.FCO to      R5C6D.FCI POPtimers/piecounter/n8438
FCITOF0_DE  ---     0.585      R5C6D.FCI to       R5C6D.F0 POPtimers/SLICE_185
ROUTE         2     1.670       R5C6D.F0 to       R7C5C.C1 POPtimers/piecounter/count_15__N_121[5]
CTOF_DEL    ---     0.495       R7C5C.C1 to       R7C5C.F1 POPtimers/piecounter/SLICE_734
ROUTE         2     1.028       R7C5C.F1 to      R5C5A.CLK POPtimers/piecounter/count_15__N_149
                  --------
                   18.960   (27.6% logic, 72.4% route), 10 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to    R10C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 360.854ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2652  (from POPtimers/piecounter/count_15__N_149 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              17.501ns  (44.4% logic, 55.6% route), 13 logic levels.

 Constraint Details:

     17.501ns physical path delay POPtimers/piecounter/SLICE_364 to SLICE_605 meets
    394.737ns delay constraint less
     16.216ns skew and
      0.166ns DIN_SET requirement (totaling 378.355ns) by 360.854ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_364 to SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C5A.CLK to       R5C5A.Q0 POPtimers/piecounter/SLICE_364 (from POPtimers/piecounter/count_15__N_149)
ROUTE         1     0.967       R5C5A.Q0 to       R5C5B.A1 POPtimers/piecounter/n4304
CTOF_DEL    ---     0.495       R5C5B.A1 to       R5C5B.F1 POPtimers/piecounter/SLICE_659
ROUTE         8     3.104       R5C5B.F1 to       R9C4C.B1 POPtimers/AdjustablePieOverTwo[5]
C1TOFCO_DE  ---     0.889       R9C4C.B1 to      R9C4C.FCO POPtimers/SLICE_39
ROUTE         1     0.000      R9C4C.FCO to      R9C4D.FCI POPtimers/n8590
FCITOF0_DE  ---     0.585      R9C4D.FCI to       R9C4D.F0 POPtimers/SLICE_38
ROUTE         1     1.420       R9C4D.F0 to      R10C4C.B1 POPtimers/n2954
C1TOFCO_DE  ---     0.889      R10C4C.B1 to     R10C4C.FCO POPtimers/SLICE_29
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI POPtimers/n8597
FCITOFCO_D  ---     0.162     R10C4D.FCI to     R10C4D.FCO POPtimers/SLICE_28
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI POPtimers/n8598
FCITOF1_DE  ---     0.643     R10C5A.FCI to      R10C5A.F1 POPtimers/SLICE_26
ROUTE         1     1.420      R10C5A.F1 to      R10C7B.B1 POPtimers/n8107
C1TOFCO_DE  ---     0.889      R10C7B.B1 to     R10C7B.FCO POPtimers/SLICE_67
ROUTE         1     0.000     R10C7B.FCO to     R10C7C.FCI POPtimers/n8669
FCITOF0_DE  ---     0.585     R10C7C.FCI to      R10C7C.F0 POPtimers/SLICE_66
ROUTE         2     1.534      R10C7C.F0 to       R7C7C.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889       R7C7C.A1 to      R7C7C.FCO POPtimers/SLICE_155
ROUTE         1     0.000      R7C7C.FCO to      R7C7D.FCI POPtimers/probe2/n8544
FCITOFCO_D  ---     0.162      R7C7D.FCI to      R7C7D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C7D.FCO to      R7C8A.FCI POPtimers/probe2/n8545
FCITOF1_DE  ---     0.643      R7C8A.FCI to       R7C8A.F1 POPtimers/probe2/SLICE_153
ROUTE         1     1.278       R7C8A.F1 to     R10C10C.C0 n1108
CTOF_DEL    ---     0.495     R10C10C.C0 to     R10C10C.F0 SLICE_605
ROUTE         1     0.000     R10C10C.F0 to    R10C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   17.501   (44.4% logic, 55.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C11A.CLK clk_2M5
REG_DEL     ---     0.452     R2C11A.CLK to      R2C11A.Q0 slowclocks/SLICE_246
ROUTE         7     2.696      R2C11A.Q0 to     R2C13B.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13B.CLK to      R2C13B.Q0 SLICE_603
ROUTE        34     2.905      R2C13B.Q0 to      R4C4A.CLK pieovertwo_minus
REG_DEL     ---     0.452      R4C4A.CLK to       R4C4A.Q1 POPtimers/piecounter/SLICE_175
ROUTE         4     1.932       R4C4A.Q1 to       R9C8C.D0 POPtimers/n4226
CTOF_DEL    ---     0.495       R9C8C.D0 to       R9C8C.F0 SLICE_632
ROUTE         5     1.841       R9C8C.F0 to       R5C6A.A1 POPtimers/AdjustablePieOverTwo[0]
C1TOFCO_DE  ---     0.889       R5C6A.A1 to      R5C6A.FCO POPtimers/SLICE_174
ROUTE         1     0.000      R5C6A.FCO to      R5C6B.FCI POPtimers/piecounter/n8436
FCITOFCO_D  ---     0.162      R5C6B.FCI to      R5C6B.FCO POPtimers/SLICE_188
ROUTE         1     0.000      R5C6B.FCO to      R5C6C.FCI POPtimers/piecounter/n8437
FCITOFCO_D  ---     0.162      R5C6C.FCI to      R5C6C.FCO POPtimers/SLICE_186
ROUTE         1     0.000      R5C6C.FCO to      R5C6D.FCI POPtimers/piecounter/n8438
FCITOF0_DE  ---     0.585      R5C6D.FCI to       R5C6D.F0 POPtimers/SLICE_185
ROUTE         2     1.670       R5C6D.F0 to       R7C5C.C1 POPtimers/piecounter/count_15__N_121[5]
CTOF_DEL    ---     0.495       R7C5C.C1 to       R7C5C.F1 POPtimers/piecounter/SLICE_734
ROUTE         2     1.028       R7C5C.F1 to      R5C5A.CLK POPtimers/piecounter/count_15__N_149
                  --------
                   18.960   (27.6% logic, 72.4% route), 10 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to    R10C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 360.861ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2652  (from POPtimers/piecounter/count_15__N_149 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              17.494ns  (44.6% logic, 55.4% route), 12 logic levels.

 Constraint Details:

     17.494ns physical path delay POPtimers/piecounter/SLICE_364 to SLICE_605 meets
    394.737ns delay constraint less
     16.216ns skew and
      0.166ns DIN_SET requirement (totaling 378.355ns) by 360.861ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_364 to SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C5A.CLK to       R5C5A.Q0 POPtimers/piecounter/SLICE_364 (from POPtimers/piecounter/count_15__N_149)
ROUTE         1     0.967       R5C5A.Q0 to       R5C5B.A1 POPtimers/piecounter/n4304
CTOF_DEL    ---     0.495       R5C5B.A1 to       R5C5B.F1 POPtimers/piecounter/SLICE_659
ROUTE         8     3.104       R5C5B.F1 to       R9C4C.B1 POPtimers/AdjustablePieOverTwo[5]
C1TOFCO_DE  ---     0.889       R9C4C.B1 to      R9C4C.FCO POPtimers/SLICE_39
ROUTE         1     0.000      R9C4C.FCO to      R9C4D.FCI POPtimers/n8590
FCITOF1_DE  ---     0.643      R9C4D.FCI to       R9C4D.F1 POPtimers/SLICE_38
ROUTE         1     1.383       R9C4D.F1 to      R10C4D.A0 POPtimers/n2953
C0TOFCO_DE  ---     1.023      R10C4D.A0 to     R10C4D.FCO POPtimers/SLICE_28
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI POPtimers/n8598
FCITOF1_DE  ---     0.643     R10C5A.FCI to      R10C5A.F1 POPtimers/SLICE_26
ROUTE         1     1.420      R10C5A.F1 to      R10C7B.B1 POPtimers/n8107
C1TOFCO_DE  ---     0.889      R10C7B.B1 to     R10C7B.FCO POPtimers/SLICE_67
ROUTE         1     0.000     R10C7B.FCO to     R10C7C.FCI POPtimers/n8669
FCITOF0_DE  ---     0.585     R10C7C.FCI to      R10C7C.F0 POPtimers/SLICE_66
ROUTE         2     1.534      R10C7C.F0 to       R7C7C.A1 POPtimers/Endofprobepulse[12]
C1TOFCO_DE  ---     0.889       R7C7C.A1 to      R7C7C.FCO POPtimers/SLICE_155
ROUTE         1     0.000      R7C7C.FCO to      R7C7D.FCI POPtimers/probe2/n8544
FCITOFCO_D  ---     0.162      R7C7D.FCI to      R7C7D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C7D.FCO to      R7C8A.FCI POPtimers/probe2/n8545
FCITOF1_DE  ---     0.643      R7C8A.FCI to       R7C8A.F1 POPtimers/probe2/SLICE_153
ROUTE         1     1.278       R7C8A.F1 to     R10C10C.C0 n1108
CTOF_DEL    ---     0.495     R10C10C.C0 to     R10C10C.F0 SLICE_605
ROUTE         1     0.000     R10C10C.F0 to    R10C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   17.494   (44.6% logic, 55.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C11A.CLK clk_2M5
REG_DEL     ---     0.452     R2C11A.CLK to      R2C11A.Q0 slowclocks/SLICE_246
ROUTE         7     2.696      R2C11A.Q0 to     R2C13B.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13B.CLK to      R2C13B.Q0 SLICE_603
ROUTE        34     2.905      R2C13B.Q0 to      R4C4A.CLK pieovertwo_minus
REG_DEL     ---     0.452      R4C4A.CLK to       R4C4A.Q1 POPtimers/piecounter/SLICE_175
ROUTE         4     1.932       R4C4A.Q1 to       R9C8C.D0 POPtimers/n4226
CTOF_DEL    ---     0.495       R9C8C.D0 to       R9C8C.F0 SLICE_632
ROUTE         5     1.841       R9C8C.F0 to       R5C6A.A1 POPtimers/AdjustablePieOverTwo[0]
C1TOFCO_DE  ---     0.889       R5C6A.A1 to      R5C6A.FCO POPtimers/SLICE_174
ROUTE         1     0.000      R5C6A.FCO to      R5C6B.FCI POPtimers/piecounter/n8436
FCITOFCO_D  ---     0.162      R5C6B.FCI to      R5C6B.FCO POPtimers/SLICE_188
ROUTE         1     0.000      R5C6B.FCO to      R5C6C.FCI POPtimers/piecounter/n8437
FCITOFCO_D  ---     0.162      R5C6C.FCI to      R5C6C.FCO POPtimers/SLICE_186
ROUTE         1     0.000      R5C6C.FCO to      R5C6D.FCI POPtimers/piecounter/n8438
FCITOF0_DE  ---     0.585      R5C6D.FCI to       R5C6D.F0 POPtimers/SLICE_185
ROUTE         2     1.670       R5C6D.F0 to       R7C5C.C1 POPtimers/piecounter/count_15__N_121[5]
CTOF_DEL    ---     0.495       R7C5C.C1 to       R7C5C.F1 POPtimers/piecounter/SLICE_734
ROUTE         2     1.028       R7C5C.F1 to      R5C5A.CLK POPtimers/piecounter/count_15__N_149
                  --------
                   18.960   (27.6% logic, 72.4% route), 10 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to    R10C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

Report:   29.255MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;
            1463 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 16.417ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/num_pre_trig_frm_i0_i1  (to clk_debug_keep_keep_2 +)
                   FF                        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/num_pre_trig_frm_i0_i0

   Delay:               9.617ns  (25.3% logic, 74.7% route), 5 logic levels.

 Constraint Details:

      9.617ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_273 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 26.034ns) by 16.417ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C18D.CLK to      R8C18D.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 (from clk_debug_keep_keep_2)
ROUTE         6     2.324      R8C18D.Q0 to      R5C17C.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.495      R5C17C.B1 to      R5C17C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_722
ROUTE         4     0.772      R5C17C.F1 to      R5C17A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n10002
CTOF_DEL    ---     0.495      R5C17A.C1 to      R5C17A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_717
ROUTE         4     1.316      R5C17A.F1 to      R4C18B.A1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9983
CTOF_DEL    ---     0.495      R4C18B.A1 to      R4C18B.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_696
ROUTE         2     0.758      R4C18B.F1 to      R4C19A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9958
CTOF_DEL    ---     0.495      R4C19A.C1 to      R4C19A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_771
ROUTE         4     2.015      R4C19A.F1 to      R3C15A.CE TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_35 (to clk_debug_keep_keep_2)
                  --------
                    9.617   (25.3% logic, 74.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R8C18D.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R3C15A.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.549ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_3/compare_reg[0][0]_63  (to clk_debug_keep_keep_2 +)

   Delay:               9.485ns  (20.4% logic, 79.6% route), 4 logic levels.

 Constraint Details:

      9.485ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to SLICE_24 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 26.034ns) by 16.549ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C18D.CLK to      R8C18D.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 (from clk_debug_keep_keep_2)
ROUTE         5     2.971      R8C18D.Q1 to      R7C17C.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495      R7C17C.B1 to      R7C17C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_787
ROUTE         1     0.436      R7C17C.F1 to      R7C18A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9967
CTOF_DEL    ---     0.495      R7C18A.C1 to      R7C18A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_689
ROUTE        11     2.211      R7C18A.F1 to      R4C15D.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n6846
CTOF_DEL    ---     0.495      R4C15D.C1 to      R4C15D.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_712
ROUTE         1     1.930      R4C15D.F1 to      R7C11A.CE TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_99 (to clk_debug_keep_keep_2)
                  --------
                    9.485   (20.4% logic, 79.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R8C18D.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R7C11A.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/num_pre_trig_frm_i0_i1  (to clk_debug_keep_keep_2 +)
                   FF                        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/num_pre_trig_frm_i0_i0

   Delay:               9.347ns  (26.0% logic, 74.0% route), 5 logic levels.

 Constraint Details:

      9.347ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_273 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 26.034ns) by 16.687ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C18D.CLK to      R8C18D.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 (from clk_debug_keep_keep_2)
ROUTE         5     2.054      R8C18D.Q1 to      R5C17C.D1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495      R5C17C.D1 to      R5C17C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_722
ROUTE         4     0.772      R5C17C.F1 to      R5C17A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n10002
CTOF_DEL    ---     0.495      R5C17A.C1 to      R5C17A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_717
ROUTE         4     1.316      R5C17A.F1 to      R4C18B.A1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9983
CTOF_DEL    ---     0.495      R4C18B.A1 to      R4C18B.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_696
ROUTE         2     0.758      R4C18B.F1 to      R4C19A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9958
CTOF_DEL    ---     0.495      R4C19A.C1 to      R4C19A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_771
ROUTE         4     2.015      R4C19A.F1 to      R3C15A.CE TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_35 (to clk_debug_keep_keep_2)
                  --------
                    9.347   (26.0% logic, 74.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R8C18D.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R3C15A.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.815ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/num_pre_trig_frm_i0_i7  (to clk_debug_keep_keep_2 +)
                   FF                        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/num_pre_trig_frm_i0_i6

   Delay:               9.219ns  (26.4% logic, 73.6% route), 5 logic levels.

 Constraint Details:

      9.219ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_260 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 26.034ns) by 16.815ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C18D.CLK to      R8C18D.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 (from clk_debug_keep_keep_2)
ROUTE         6     2.324      R8C18D.Q0 to      R5C17C.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.495      R5C17C.B1 to      R5C17C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_722
ROUTE         4     0.772      R5C17C.F1 to      R5C17A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n10002
CTOF_DEL    ---     0.495      R5C17A.C1 to      R5C17A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_717
ROUTE         4     1.316      R5C17A.F1 to      R4C18B.A1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9983
CTOF_DEL    ---     0.495      R4C18B.A1 to      R4C18B.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_696
ROUTE         2     0.758      R4C18B.F1 to      R4C19A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9958
CTOF_DEL    ---     0.495      R4C19A.C1 to      R4C19A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_771
ROUTE         4     1.617      R4C19A.F1 to      R3C16C.CE TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_35 (to clk_debug_keep_keep_2)
                  --------
                    9.219   (26.4% logic, 73.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R8C18D.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R3C16C.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.815ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/num_pre_trig_frm_i0_i3  (to clk_debug_keep_keep_2 +)
                   FF                        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/num_pre_trig_frm_i0_i2

   Delay:               9.219ns  (26.4% logic, 73.6% route), 5 logic levels.

 Constraint Details:

      9.219ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_263 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 26.034ns) by 16.815ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C18D.CLK to      R8C18D.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 (from clk_debug_keep_keep_2)
ROUTE         6     2.324      R8C18D.Q0 to      R5C17C.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.495      R5C17C.B1 to      R5C17C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_722
ROUTE         4     0.772      R5C17C.F1 to      R5C17A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n10002
CTOF_DEL    ---     0.495      R5C17A.C1 to      R5C17A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_717
ROUTE         4     1.316      R5C17A.F1 to      R4C18B.A1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9983
CTOF_DEL    ---     0.495      R4C18B.A1 to      R4C18B.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_696
ROUTE         2     0.758      R4C18B.F1 to      R4C19A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9958
CTOF_DEL    ---     0.495      R4C19A.C1 to      R4C19A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_771
ROUTE         4     1.617      R4C19A.F1 to      R3C16A.CE TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_35 (to clk_debug_keep_keep_2)
                  --------
                    9.219   (26.4% logic, 73.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R8C18D.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R3C16A.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.815ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/num_pre_trig_frm_i0_i5  (to clk_debug_keep_keep_2 +)
                   FF                        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/num_pre_trig_frm_i0_i4

   Delay:               9.219ns  (26.4% logic, 73.6% route), 5 logic levels.

 Constraint Details:

      9.219ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_261 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 26.034ns) by 16.815ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C18D.CLK to      R8C18D.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 (from clk_debug_keep_keep_2)
ROUTE         6     2.324      R8C18D.Q0 to      R5C17C.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.495      R5C17C.B1 to      R5C17C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_722
ROUTE         4     0.772      R5C17C.F1 to      R5C17A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n10002
CTOF_DEL    ---     0.495      R5C17A.C1 to      R5C17A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_717
ROUTE         4     1.316      R5C17A.F1 to      R4C18B.A1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9983
CTOF_DEL    ---     0.495      R4C18B.A1 to      R4C18B.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_696
ROUTE         2     0.758      R4C18B.F1 to      R4C19A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9958
CTOF_DEL    ---     0.495      R4C19A.C1 to      R4C19A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_771
ROUTE         4     1.617      R4C19A.F1 to      R3C16B.CE TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_35 (to clk_debug_keep_keep_2)
                  --------
                    9.219   (26.4% logic, 73.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R8C18D.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R3C16B.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.916ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/compare_reg[0][0]_63  (to clk_debug_keep_keep_2 +)

   Delay:               9.118ns  (26.7% logic, 73.3% route), 5 logic levels.

 Constraint Details:

      9.118ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to SLICE_291 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 26.034ns) by 16.916ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C18D.CLK to      R8C18D.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 (from clk_debug_keep_keep_2)
ROUTE         5     2.971      R8C18D.Q1 to      R7C17C.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495      R7C17C.B1 to      R7C17C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_787
ROUTE         1     0.436      R7C17C.F1 to      R7C18A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9967
CTOF_DEL    ---     0.495      R7C18A.C1 to      R7C18A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_689
ROUTE        11     1.545      R7C18A.F1 to      R5C16C.A1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n6846
CTOF_DEL    ---     0.495      R5C16C.A1 to      R5C16C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_711
ROUTE         2     0.665      R5C16C.F1 to      R5C16D.A0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9956
CTOF_DEL    ---     0.495      R5C16D.A0 to      R5C16D.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_797
ROUTE         1     1.069      R5C16D.F0 to      R5C14C.CE TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_102 (to clk_debug_keep_keep_2)
                  --------
                    9.118   (26.7% logic, 73.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R8C18D.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R5C14C.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_3/op_code_i0_i2  (to clk_debug_keep_keep_2 +)

   Delay:               9.065ns  (21.4% logic, 78.6% route), 4 logic levels.

 Constraint Details:

      9.065ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to SLICE_22 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 26.034ns) by 16.969ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C18D.CLK to      R8C18D.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 (from clk_debug_keep_keep_2)
ROUTE         5     2.971      R8C18D.Q1 to      R7C17C.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495      R7C17C.B1 to      R7C17C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_787
ROUTE         1     0.436      R7C17C.F1 to      R7C18A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9967
CTOF_DEL    ---     0.495      R7C18A.C1 to      R7C18A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_689
ROUTE        11     2.211      R7C18A.F1 to      R4C15A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n6846
CTOF_DEL    ---     0.495      R4C15A.C1 to      R4C15A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_728
ROUTE         2     1.510      R4C15A.F1 to      R7C12D.CE TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/op_code_2__N_790 (to clk_debug_keep_keep_2)
                  --------
                    9.065   (21.4% logic, 78.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R8C18D.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R7C12D.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_3/op_code_i0_i1  (to clk_debug_keep_keep_2 +)
                   FF                        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_3/op_code_i0_i0

   Delay:               9.065ns  (21.4% logic, 78.6% route), 4 logic levels.

 Constraint Details:

      9.065ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to SLICE_36 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 26.034ns) by 16.969ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C18D.CLK to      R8C18D.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 (from clk_debug_keep_keep_2)
ROUTE         5     2.971      R8C18D.Q1 to      R7C17C.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495      R7C17C.B1 to      R7C17C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_787
ROUTE         1     0.436      R7C17C.F1 to      R7C18A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9967
CTOF_DEL    ---     0.495      R7C18A.C1 to      R7C18A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_689
ROUTE        11     2.211      R7C18A.F1 to      R4C15A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n6846
CTOF_DEL    ---     0.495      R4C15A.C1 to      R4C15A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_728
ROUTE         2     1.510      R4C15A.F1 to      R7C12C.CE TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/op_code_2__N_790 (to clk_debug_keep_keep_2)
                  --------
                    9.065   (21.4% logic, 78.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R8C18D.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R7C12C.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.976ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/op_code_i0_i2  (to clk_debug_keep_keep_2 +)

   Delay:               9.058ns  (21.4% logic, 78.6% route), 4 logic levels.

 Constraint Details:

      9.058ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to SLICE_290 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 26.034ns) by 16.976ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C18D.CLK to      R8C18D.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 (from clk_debug_keep_keep_2)
ROUTE         5     2.971      R8C18D.Q1 to      R7C17C.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495      R7C17C.B1 to      R7C17C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_787
ROUTE         1     0.436      R7C17C.F1 to      R7C18A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9967
CTOF_DEL    ---     0.495      R7C18A.C1 to      R7C18A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_689
ROUTE        11     2.211      R7C18A.F1 to      R4C15A.C0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n6846
CTOF_DEL    ---     0.495      R4C15A.C0 to      R4C15A.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_728
ROUTE         2     1.503      R4C15A.F0 to      R5C14D.CE TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/op_code_2__N_790_adj_1471 (to clk_debug_keep_keep_2)
                  --------
                    9.058   (21.4% logic, 78.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R8C18D.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     4.966        OSC.OSC to     R5C14D.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.

Report:  101.020MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.533333 MHz ;  |    2.533 MHz|   29.255 MHz|   9  
                                        |             |             |
FREQUENCY NET "clk_debug_keep_keep_2"   |             |             |
38.000000 MHz ;                         |   38.000 MHz|  101.020 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 40 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_610.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: pieovertwo_minus   Source: SLICE_603.Q0   Loads: 34
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 126
   No transfer within this clock domain is found

Clock Domain: freeprecess_minus   Source: SLICE_599.Q0   Loads: 45
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_246.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_keep_keep_2   Source: clocks/OSCinst0.OSC   Loads: 111
   Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_246.Q0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 4

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 34
   Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_610.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 2

   Clock Domain: pieovertwo_minus   Source: SLICE_603.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 32

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: freeprecess_minus   Source: SLICE_599.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 32

   Clock Domain: POPtimers/piecounter/count_15__N_164   Source: POPtimers/SLICE_743.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_149   Source: POPtimers/piecounter/SLICE_734.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_146   Source: POPtimers/piecounter/SLICE_730.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_134   Source: POPtimers/piecounter/SLICE_739.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_131   Source: POPtimers/SLICE_744.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_128   Source: POPtimers/piecounter/SLICE_740.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_125   Source: POPtimers/piecounter/SLICE_738.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_122   Source: POPtimers/piecounter/SLICE_741.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_742.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_293   Source: POPtimers/SLICE_778.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_290   Source: POPtimers/freepcounter/SLICE_668.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_287   Source: POPtimers/freepcounter/SLICE_767.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_284   Source: POPtimers/freepcounter/SLICE_757.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_281   Source: POPtimers/freepcounter/SLICE_752.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_278   Source: POPtimers/freepcounter/SLICE_747.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_275   Source: POPtimers/freepcounter/SLICE_756.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_272   Source: POPtimers/freepcounter/SLICE_749.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_269   Source: POPtimers/freepcounter/SLICE_745.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_266   Source: POPtimers/freepcounter/SLICE_751.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_263   Source: POPtimers/freepcounter/SLICE_753.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_260   Source: POPtimers/freepcounter/SLICE_754.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_257   Source: POPtimers/freepcounter/SLICE_755.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_254   Source: POPtimers/freepcounter/SLICE_746.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_251   Source: POPtimers/freepcounter/SLICE_750.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_247   Source: POPtimers/freepcounter/SLICE_748.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

Clock Domain: POPtimers/piecounter/count_15__N_164   Source: POPtimers/SLICE_743.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_161   Source: POPtimers/SLICE_737.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_158   Source: POPtimers/SLICE_735.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_155   Source: POPtimers/piecounter/SLICE_731.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_152   Source: POPtimers/SLICE_736.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_149   Source: POPtimers/piecounter/SLICE_734.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_146   Source: POPtimers/piecounter/SLICE_730.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_143   Source: POPtimers/piecounter/SLICE_729.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_140   Source: POPtimers/piecounter/SLICE_733.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_137   Source: POPtimers/piecounter/SLICE_732.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_134   Source: POPtimers/piecounter/SLICE_739.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_131   Source: POPtimers/SLICE_744.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_128   Source: POPtimers/piecounter/SLICE_740.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_125   Source: POPtimers/piecounter/SLICE_738.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_122   Source: POPtimers/piecounter/SLICE_741.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_742.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_293   Source: POPtimers/SLICE_778.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_290   Source: POPtimers/freepcounter/SLICE_668.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_287   Source: POPtimers/freepcounter/SLICE_767.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_284   Source: POPtimers/freepcounter/SLICE_757.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_281   Source: POPtimers/freepcounter/SLICE_752.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_278   Source: POPtimers/freepcounter/SLICE_747.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_275   Source: POPtimers/freepcounter/SLICE_756.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_272   Source: POPtimers/freepcounter/SLICE_749.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_269   Source: POPtimers/freepcounter/SLICE_745.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_266   Source: POPtimers/freepcounter/SLICE_751.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_263   Source: POPtimers/freepcounter/SLICE_753.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_260   Source: POPtimers/freepcounter/SLICE_754.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_257   Source: POPtimers/freepcounter/SLICE_755.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_254   Source: POPtimers/freepcounter/SLICE_746.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_251   Source: POPtimers/freepcounter/SLICE_750.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_247   Source: POPtimers/freepcounter/SLICE_748.F1   Loads: 2
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22265 paths, 3 nets, and 4175 connections (89.71% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Fri Feb 25 16:15:20 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_2M5" 2.533333 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz (0 errors)</A></LI>            1463 items scored, 0 timing errors detected.

32 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.533333 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_874__i2  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_874__i2  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_249 to slowclocks/SLICE_249 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_249 to slowclocks/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C10B.CLK to      R2C10B.Q1 slowclocks/SLICE_249 (from clk_2M5)
ROUTE         1     0.130      R2C10B.Q1 to      R2C10B.A1 slowclocks/n21
CTOF_DEL    ---     0.101      R2C10B.A1 to      R2C10B.F1 slowclocks/SLICE_249
ROUTE         1     0.000      R2C10B.F1 to     R2C10B.DI1 slowclocks/n118 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C10B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C10B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_874__i11  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_874__i11  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_244 to slowclocks/SLICE_244 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_244 to slowclocks/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C11C.CLK to      R2C11C.Q0 slowclocks/SLICE_244 (from clk_2M5)
ROUTE         1     0.130      R2C11C.Q0 to      R2C11C.A0 slowclocks/n12
CTOF_DEL    ---     0.101      R2C11C.A0 to      R2C11C.F0 slowclocks/SLICE_244
ROUTE         1     0.000      R2C11C.F0 to     R2C11C.DI0 slowclocks/n109 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_874__i5  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_874__i5  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_247 to slowclocks/SLICE_247 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_247 to slowclocks/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C10D.CLK to      R2C10D.Q0 slowclocks/SLICE_247 (from clk_2M5)
ROUTE         1     0.130      R2C10D.Q0 to      R2C10D.A0 slowclocks/n18
CTOF_DEL    ---     0.101      R2C10D.A0 to      R2C10D.F0 slowclocks/SLICE_247
ROUTE         1     0.000      R2C10D.F0 to     R2C10D.DI0 slowclocks/n115 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C10D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C10D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_874__i20  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_874__i20  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_240 to slowclocks/SLICE_240 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_240 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12C.CLK to      R2C12C.Q1 slowclocks/SLICE_240 (from clk_2M5)
ROUTE         1     0.130      R2C12C.Q1 to      R2C12C.A1 slowclocks/n3
CTOF_DEL    ---     0.101      R2C12C.A1 to      R2C12C.F1 slowclocks/SLICE_240
ROUTE         1     0.000      R2C12C.F1 to     R2C12C.DI1 slowclocks/n100 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C12C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C12C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_874__i15  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_874__i15  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_242 to slowclocks/SLICE_242 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_242 to slowclocks/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12A.CLK to      R2C12A.Q0 slowclocks/SLICE_242 (from clk_2M5)
ROUTE         1     0.130      R2C12A.Q0 to      R2C12A.A0 slowclocks/n8
CTOF_DEL    ---     0.101      R2C12A.A0 to      R2C12A.F0 slowclocks/SLICE_242
ROUTE         1     0.000      R2C12A.F0 to     R2C12A.DI0 slowclocks/n105 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C12A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C12A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_874__i13  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_874__i13  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_243 to slowclocks/SLICE_243 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_243 to slowclocks/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C11D.CLK to      R2C11D.Q0 slowclocks/SLICE_243 (from clk_2M5)
ROUTE         1     0.130      R2C11D.Q0 to      R2C11D.A0 slowclocks/n10
CTOF_DEL    ---     0.101      R2C11D.A0 to      R2C11D.F0 slowclocks/SLICE_243
ROUTE         1     0.000      R2C11D.F0 to     R2C11D.DI0 slowclocks/n107 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_874__i9  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_874__i9  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_245 to slowclocks/SLICE_245 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_245 to slowclocks/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C11B.CLK to      R2C11B.Q0 slowclocks/SLICE_245 (from clk_2M5)
ROUTE         1     0.130      R2C11B.Q0 to      R2C11B.A0 slowclocks/n14
CTOF_DEL    ---     0.101      R2C11B.A0 to      R2C11B.F0 slowclocks/SLICE_245
ROUTE         1     0.000      R2C11B.F0 to     R2C11B.DI0 slowclocks/n111 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_874__i3  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_874__i3  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_248 to slowclocks/SLICE_248 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_248 to slowclocks/SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C10C.CLK to      R2C10C.Q0 slowclocks/SLICE_248 (from clk_2M5)
ROUTE         1     0.130      R2C10C.Q0 to      R2C10C.A0 slowclocks/n20
CTOF_DEL    ---     0.101      R2C10C.A0 to      R2C10C.F0 slowclocks/SLICE_248
ROUTE         1     0.000      R2C10C.F0 to     R2C10C.DI0 slowclocks/n117 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C10C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C10C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_874__i21  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_874__i21  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_239 to slowclocks/SLICE_239 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_239 to slowclocks/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12D.CLK to      R2C12D.Q0 slowclocks/SLICE_239 (from clk_2M5)
ROUTE         1     0.130      R2C12D.Q0 to      R2C12D.A0 slowclocks/n2
CTOF_DEL    ---     0.101      R2C12D.A0 to      R2C12D.F0 slowclocks/SLICE_239
ROUTE         1     0.000      R2C12D.F0 to     R2C12D.DI0 slowclocks/n99 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C12D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C12D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_874__i17  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_874__i17  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_241 to slowclocks/SLICE_241 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_241 to slowclocks/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12B.CLK to      R2C12B.Q0 slowclocks/SLICE_241 (from clk_2M5)
ROUTE         1     0.130      R2C12B.Q0 to      R2C12B.A0 slowclocks/n6
CTOF_DEL    ---     0.101      R2C12B.A0 to      R2C12B.F0 slowclocks/SLICE_241
ROUTE         1     0.000      R2C12B.F0 to     R2C12B.DI0 slowclocks/n103 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C12B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C12B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;
            1463 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.298ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/tu_out_61  (from clk_debug_keep_keep_2 +)
   Destination:    DP8KC      Port           TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/pmi_ram_dpXO2binarynonespeedasyncdisablereg14161416/pmi_ram_dpXbnonesadr141614161164462a_0_0_0(ASIC)  (to clk_debug_keep_keep_2 +)

   Delay:               0.424ns  (31.4% logic, 68.6% route), 1 logic levels.

 Constraint Details:

      0.424ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/SLICE_575 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/pmi_ram_dpXO2binarynonespeedasyncdisablereg14161416/pmi_ram_dpXbnonesadr141614161164462a_0_0_0 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.298ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/SLICE_575 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/pmi_ram_dpXO2binarynonespeedasyncdisablereg14161416/pmi_ram_dpXbnonesadr141614161164462a_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C15A.CLK to      R9C15A.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/SLICE_575 (from clk_debug_keep_keep_2)
ROUTE         1     0.291      R9C15A.Q0 to EBR_R6C14.ADB1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_out[1] (to clk_debug_keep_keep_2)
                  --------
                    0.424   (31.4% logic, 68.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R9C15A.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/pmi_ram_dpXO2binarynonespeedasyncdisablereg14161416/pmi_ram_dpXbnonesadr141614161164462a_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.736        OSC.OSC to EBR_R6C14.CLKB clk_debug_keep_keep_2
                  --------
                    1.736   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i0  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i1  (to clk_debug_keep_keep_2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_414 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_414 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_414 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_414:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C15C.CLK to      R9C15C.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_414 (from clk_debug_keep_keep_2)
ROUTE         1     0.152      R9C15C.Q0 to      R9C15C.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk[0] (to clk_debug_keep_keep_2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_414:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R9C15C.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_414:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R9C15C.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i0  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i1  (to clk_debug_keep_keep_2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_422 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_422 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_422 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C17B.CLK to     R10C17B.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_422 (from clk_debug_keep_keep_2)
ROUTE         1     0.152     R10C17B.Q0 to     R10C17B.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[0] (to clk_debug_keep_keep_2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to    R10C17B.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to    R10C17B.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d2[0]_60  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_51 to SLICE_51 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_51 to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12A.CLK to      R7C12A.Q0 SLICE_51 (from clk_debug_keep_keep_2)
ROUTE         5     0.154      R7C12A.Q0 to      R7C12A.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R7C12A.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R7C12A.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_2/input_a_d1[0]_59  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_2/input_a_d2[0]_60  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_669 to SLICE_669 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_669 to SLICE_669:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C11D.CLK to      R8C11D.Q0 SLICE_669 (from clk_debug_keep_keep_2)
ROUTE         5     0.154      R8C11D.Q0 to      R8C11D.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_2/input_a_d1[0] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_669:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R8C11D.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_669:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R8C11D.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_3/input_a_d1[0]_59  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_3/input_a_d2[0]_60  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_671 to SLICE_671 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_671 to SLICE_671:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C11C.CLK to      R8C11C.Q0 SLICE_671 (from clk_debug_keep_keep_2)
ROUTE         5     0.154      R8C11C.Q0 to      R8C11C.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_3/input_a_d1[0] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_671:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R8C11C.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_671:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R8C11C.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/input_a_d1[0]_59  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/input_a_d2[0]_60  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_795 to SLICE_795 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_795 to SLICE_795:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11B.CLK to     R10C11B.Q0 SLICE_795 (from clk_debug_keep_keep_2)
ROUTE         5     0.154     R10C11B.Q0 to     R10C11B.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/input_a_d1[0] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_795:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to    R10C11B.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_795:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to    R10C11B.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i2  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i3  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_713 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_713 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_713 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_713:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15B.CLK to      R7C15B.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_713 (from clk_debug_keep_keep_2)
ROUTE         2     0.154      R7C15B.Q0 to      R7C15B.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/capture_reclk[2] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R7C15B.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R7C15B.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C18D.CLK to      R8C18D.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710 (from clk_debug_keep_keep_2)
ROUTE         6     0.154      R8C18D.Q0 to      R8C18D.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R8C18D.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R8C18D.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i3  (from clk_debug_keep_keep_2 +)
   Destination:    DP8KC      Port           TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg8825688256/pmi_ram_dpXbnonesadr88256882561188b9d5_0_0_0(ASIC)  (to clk_debug_keep_keep_2 +)

   Delay:               0.424ns  (31.4% logic, 68.6% route), 1 logic levels.

 Constraint Details:

      0.424ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_684 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg8825688256/pmi_ram_dpXbnonesadr88256882561188b9d5_0_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.319ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_684 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg8825688256/pmi_ram_dpXbnonesadr88256882561188b9d5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C18B.CLK to      R7C18B.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_684 (from clk_debug_keep_keep_2)
ROUTE         1     0.291      R7C18B.Q0 to EBR_R6C17.DIA3 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d[3] (to clk_debug_keep_keep_2)
                  --------
                    0.424   (31.4% logic, 68.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_684:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.682        OSC.OSC to     R7C18B.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg8825688256/pmi_ram_dpXbnonesadr88256882561188b9d5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       111     1.736        OSC.OSC to EBR_R6C17.CLKA clk_debug_keep_keep_2
                  --------
                    1.736   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.533333 MHz ;  |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_debug_keep_keep_2"   |             |             |
38.000000 MHz ;                         |     0.000 ns|     0.298 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 40 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_610.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: pieovertwo_minus   Source: SLICE_603.Q0   Loads: 34
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 126
   No transfer within this clock domain is found

Clock Domain: freeprecess_minus   Source: SLICE_599.Q0   Loads: 45
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_246.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_keep_keep_2   Source: clocks/OSCinst0.OSC   Loads: 111
   Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_246.Q0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 4

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 34
   Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_610.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 2

   Clock Domain: pieovertwo_minus   Source: SLICE_603.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 32

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: freeprecess_minus   Source: SLICE_599.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 32

   Clock Domain: POPtimers/piecounter/count_15__N_164   Source: POPtimers/SLICE_743.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_149   Source: POPtimers/piecounter/SLICE_734.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_146   Source: POPtimers/piecounter/SLICE_730.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_134   Source: POPtimers/piecounter/SLICE_739.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_131   Source: POPtimers/SLICE_744.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_128   Source: POPtimers/piecounter/SLICE_740.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_125   Source: POPtimers/piecounter/SLICE_738.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_122   Source: POPtimers/piecounter/SLICE_741.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_742.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_293   Source: POPtimers/SLICE_778.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_290   Source: POPtimers/freepcounter/SLICE_668.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_287   Source: POPtimers/freepcounter/SLICE_767.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_284   Source: POPtimers/freepcounter/SLICE_757.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_281   Source: POPtimers/freepcounter/SLICE_752.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_278   Source: POPtimers/freepcounter/SLICE_747.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_275   Source: POPtimers/freepcounter/SLICE_756.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_272   Source: POPtimers/freepcounter/SLICE_749.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_269   Source: POPtimers/freepcounter/SLICE_745.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_266   Source: POPtimers/freepcounter/SLICE_751.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_263   Source: POPtimers/freepcounter/SLICE_753.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_260   Source: POPtimers/freepcounter/SLICE_754.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_257   Source: POPtimers/freepcounter/SLICE_755.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_254   Source: POPtimers/freepcounter/SLICE_746.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_251   Source: POPtimers/freepcounter/SLICE_750.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_247   Source: POPtimers/freepcounter/SLICE_748.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

Clock Domain: POPtimers/piecounter/count_15__N_164   Source: POPtimers/SLICE_743.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_161   Source: POPtimers/SLICE_737.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_158   Source: POPtimers/SLICE_735.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_155   Source: POPtimers/piecounter/SLICE_731.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_152   Source: POPtimers/SLICE_736.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_149   Source: POPtimers/piecounter/SLICE_734.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_146   Source: POPtimers/piecounter/SLICE_730.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_143   Source: POPtimers/piecounter/SLICE_729.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_140   Source: POPtimers/piecounter/SLICE_733.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_137   Source: POPtimers/piecounter/SLICE_732.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_134   Source: POPtimers/piecounter/SLICE_739.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_131   Source: POPtimers/SLICE_744.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_128   Source: POPtimers/piecounter/SLICE_740.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_125   Source: POPtimers/piecounter/SLICE_738.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_122   Source: POPtimers/piecounter/SLICE_741.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_742.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_293   Source: POPtimers/SLICE_778.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_290   Source: POPtimers/freepcounter/SLICE_668.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_287   Source: POPtimers/freepcounter/SLICE_767.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_284   Source: POPtimers/freepcounter/SLICE_757.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_281   Source: POPtimers/freepcounter/SLICE_752.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_278   Source: POPtimers/freepcounter/SLICE_747.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_275   Source: POPtimers/freepcounter/SLICE_756.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_272   Source: POPtimers/freepcounter/SLICE_749.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_269   Source: POPtimers/freepcounter/SLICE_745.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_266   Source: POPtimers/freepcounter/SLICE_751.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_263   Source: POPtimers/freepcounter/SLICE_753.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_260   Source: POPtimers/freepcounter/SLICE_754.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_257   Source: POPtimers/freepcounter/SLICE_755.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_254   Source: POPtimers/freepcounter/SLICE_746.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_251   Source: POPtimers/freepcounter/SLICE_750.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_247   Source: POPtimers/freepcounter/SLICE_748.F1   Loads: 2
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22154 paths, 3 nets, and 4157 connections (89.32% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
