DSCH 2.6h
VERSION 3/12/2017 1:51:10 AM
BB(-40,-80,84,95)
SYM  #nmos
BB(10,45,30,65)
TITLE 25 50  #nmos_1
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                                                                                                       
REC(11,50,19,15,r)
VIS 5
PIN(30,65,0.000,0.000)s
PIN(10,55,0.000,0.000)g
PIN(30,45,0.030,0.100)d
LIG(20,55,10,55)
LIG(20,61,20,49)
LIG(22,61,22,49)
LIG(30,49,22,49)
LIG(30,45,30,49)
LIG(30,61,22,61)
LIG(30,65,30,61)
VLG    nmos nmos(drain,source,gate);
FSYM
SYM  #clock1
BB(-40,-23,-25,-17)
TITLE -35 -20  #clock1
MODEL 69
PROP   40.000 40.000                                                                                                                                                                                                        
REC(-38,-22,6,4,r)
VIS 1
PIN(-25,-20,1.500,0.200)A
LIG(-30,-20,-25,-20)
LIG(-35,-22,-37,-22)
LIG(-31,-22,-33,-22)
LIG(-30,-23,-30,-17)
LIG(-40,-17,-40,-23)
LIG(-35,-18,-35,-22)
LIG(-33,-22,-33,-18)
LIG(-33,-18,-35,-18)
LIG(-37,-18,-39,-18)
LIG(-37,-22,-37,-18)
LIG(-30,-17,-40,-17)
LIG(-30,-23,-40,-23)
FSYM
SYM  #nmos
BB(10,15,30,35)
TITLE 25 20  #nmos_2
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                                                                                                       
REC(11,20,19,15,r)
VIS 5
PIN(30,35,0.000,0.000)s
PIN(10,25,0.000,0.000)g
PIN(30,15,0.030,0.300)d
LIG(20,25,10,25)
LIG(20,31,20,19)
LIG(22,31,22,19)
LIG(30,19,22,19)
LIG(30,15,30,19)
LIG(30,31,22,31)
LIG(30,35,30,31)
VLG    nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(0,-25,20,-5)
TITLE 15 -20  #pmos_3
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                                                                                                       
REC(1,-20,19,15,r)
VIS 5
PIN(20,-25,0.000,0.000)s
PIN(0,-15,0.000,0.000)g
PIN(20,-5,0.030,0.300)d
LIG(0,-15,6,-15)
LIG(8,-15,8,-15)
LIG(10,-9,10,-21)
LIG(12,-9,12,-21)
LIG(20,-21,12,-21)
LIG(20,-25,20,-21)
LIG(20,-9,12,-9)
LIG(20,-5,20,-9)
VLG    pmos pmos(drain,source,gate);
FSYM
SYM  #vdd
BB(25,-80,35,-70)
TITLE 28 -74  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(0,0,0,0, )
VIS 0
PIN(30,-70,0.000,0.000)vdd
LIG(30,-70,30,-75)
LIG(30,-75,25,-75)
LIG(25,-75,30,-80)
LIG(30,-80,35,-75)
LIG(35,-75,30,-75)
FSYM
SYM  #clock2
BB(-40,-8,-25,-2)
TITLE -35 -5  #clock2
MODEL 69
PROP   80.000 80.000                                                                                                                                                                                                        
REC(-38,-7,6,4,r)
VIS 1
PIN(-25,-5,1.500,0.200)B
LIG(-30,-5,-25,-5)
LIG(-35,-7,-37,-7)
LIG(-31,-7,-33,-7)
LIG(-30,-8,-30,-2)
LIG(-40,-2,-40,-8)
LIG(-35,-3,-35,-7)
LIG(-33,-7,-33,-3)
LIG(-33,-3,-35,-3)
LIG(-37,-3,-39,-3)
LIG(-37,-7,-37,-3)
LIG(-30,-2,-40,-2)
LIG(-30,-8,-40,-8)
FSYM
SYM  #vss
BB(25,72,35,80)
TITLE 29 77  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(25,70,0,0,b)
VIS 0
PIN(30,70,0.000,0.000)vss
LIG(30,70,30,75)
LIG(25,75,35,75)
LIG(25,78,27,75)
LIG(27,78,29,75)
LIG(29,78,31,75)
LIG(31,78,33,75)
FSYM
SYM  #light1
BB(78,-10,84,4)
TITLE 80 4  #light1
MODEL 49
PROP                                                                                                                                                                                                            
REC(79,-9,4,4,r)
VIS 1
PIN(80,5,0.000,0.000)out1
LIG(83,-4,83,-9)
LIG(83,-9,82,-10)
LIG(79,-9,79,-4)
LIG(82,1,82,-2)
LIG(81,1,84,1)
LIG(81,3,83,1)
LIG(82,3,84,1)
LIG(78,-2,84,-2)
LIG(80,-2,80,5)
LIG(78,-4,78,-2)
LIG(84,-4,78,-4)
LIG(84,-2,84,-4)
LIG(80,-10,79,-9)
LIG(82,-10,80,-10)
FSYM
SYM  #pmos
BB(40,-25,60,-5)
TITLE 45 -20  #pmos_4
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                                                                                                       
REC(40,-20,19,15,r)
VIS 5
PIN(40,-25,0.000,0.000)s
PIN(60,-15,0.000,0.000)g
PIN(40,-5,0.030,0.300)d
LIG(60,-15,54,-15)
LIG(52,-15,52,-15)
LIG(50,-9,50,-21)
LIG(48,-9,48,-21)
LIG(40,-21,48,-21)
LIG(40,-25,40,-21)
LIG(40,-9,48,-9)
LIG(40,-5,40,-9)
VLG    pmos pmos(drain,source,gate);
FSYM
CNC(-15 -5)
CNC(-15 -5)
CNC(-10 -20)
CNC(-15 -5)
CNC(30 -30)
CNC(30 -30)
CNC(30 5)
CNC(30 -5)
CNC(30 5)
CNC(-10 -20)
LIG(-15,-5,-5,-5)
LIG(20,-30,30,-30)
LIG(0,-20,0,-15)
LIG(-15,-45,80,-45)
LIG(-10,-20,-10,55)
LIG(30,-30,40,-30)
LIG(30,-30,30,-70)
LIG(-25,-5,-15,-5)
LIG(-5,-5,-5,25)
LIG(-5,25,10,25)
LIG(30,5,80,5)
LIG(30,65,30,70)
LIG(-10,55,10,55)
LIG(-15,-45,-15,-5)
LIG(30,-5,40,-5)
LIG(60,-20,80,-20)
LIG(-10,-20,0,-20)
LIG(80,-20,80,-45)
LIG(60,-15,60,-20)
LIG(20,-25,20,-30)
LIG(40,-25,40,-30)
LIG(30,15,30,5)
LIG(30,35,30,45)
LIG(20,-5,30,-5)
LIG(30,-5,30,5)
LIG(-25,-20,-10,-20)
TEXT -1 85  #CMOS NAND Gate
FFIG Z:\media\Study\VLSI\Diagrams\CMOS-NAND.sch
