// Seed: 3480983319
module module_0 (
    input wor id_0,
    output logic id_1,
    output tri1 id_2,
    input supply0 id_3,
    input logic id_4,
    input tri1 id_5,
    input wire id_6,
    output uwire id_7,
    output wand id_8,
    input wand id_9,
    input uwire id_10,
    output wand id_11,
    input supply1 id_12
);
  assign id_7 = ~id_0 + id_6;
  assign module_1.type_1 = 0;
  always id_1 <= id_4;
  assign id_8  = id_10;
  assign id_11 = id_5;
  wire id_14;
  id_15(
      .id_0(id_12), .id_1(1'h0)
  );
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output wor id_2,
    output logic id_3,
    output tri id_4,
    input logic id_5,
    input tri1 id_6,
    output wire id_7,
    input supply1 id_8,
    input wor id_9,
    output wor id_10,
    input supply1 id_11
);
  assign id_7 = -1;
  always id_3 <= id_5;
  tri0 id_13 = 1;
  id_14(
      1
  );
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_4,
      id_6,
      id_5,
      id_0,
      id_0,
      id_4,
      id_4,
      id_9,
      id_9,
      id_7,
      id_8
  );
endmodule
