\t (00:00:16) allegro 16.5 S005 (v16-5-13Q) Linux IA32
\t (00:00:16)     Journal start - Thu May  3 16:16:32 2012
\t (00:00:16)         Host=calgary.phy.bris.ac.uk User=phdgc Pid=5097 CPUs=4
\t (00:00:16) 
\t (00:00:17) Opening existing design...
\w (00:00:17) WARNING(SPMHDB-214): Allegro PCB Designer opening an Allegro Editor {High-Speed Miniaturization} design.
\w (00:00:17) WARNING(SPMHDB-213): DRC set to "out of date". This product supports a different DRC set than last product used on drawing.
\w (00:00:17) WARNING(SPMHOD-33): Design was last saved by a higher capability product (Allegro Editor {High-Speed Miniaturization}). There may be constraints and other design data that may be ignored at the tool's current license levels.
\i (00:00:20) fillin confirm
\d (00:00:20) Database opened: /projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/physical/fmc_tlu_v1_05.brd
\i (00:00:21) trapsize 7666
\i (00:00:21) trapsize 7526
\i (00:00:21) trapsize 7690
\i (00:00:21) trapsize 7758
\i (00:00:22) trapsize 6745
\i (00:00:22) trapsize 7024
\i (00:00:22) generaledit 
\i (00:00:33) delete 
\i (00:00:34) drag_start grid 50.8645 30.2746
\i (00:00:35) drag_stop 115.9067 11.3098
\i (00:00:36) pick grid 113.9400 12.1527
\t (00:00:36) last pick:  114.3976  11.7800
\i (00:00:37) roam start
\i (00:00:37) roam y 16
\i (00:00:37) roam y 16
\i (00:00:37) roam y 16
\i (00:00:38) roam y 16
\i (00:00:38) roam y -16
\i (00:00:38) roam end
\i (00:00:42) setwindow form.find
\i (00:00:42) FORM find symbols YES 
\i (00:00:44) setwindow pcb
\i (00:00:44) prepopup 50.8645 30.7759
\i (00:00:45) cancel 
\i (00:00:45) generaledit 
\i (00:00:47) delete 
\i (00:00:50) setwindow form.find
\i (00:00:50) FORM find all_off  
\i (00:00:51) FORM find symbols YES 
\i (00:00:52) setwindow pcb
\i (00:00:52) drag_start grid 46.0882 30.7759
\i (00:00:53) drag_stop 119.9806 11.3897
\i (00:00:54) pick grid 120.1211 11.5302
\t (00:00:54) last pick:  120.3976  11.7800
\i (00:00:55) prepopup 116.0472 14.4802
\i (00:00:56) done 
\i (00:00:56) generaledit 
\i (00:00:59) save 
\i (00:01:01) fillin yes 
\i (00:01:01) generaledit 
\i (00:01:05) place manual 
\i (00:01:11) setwindow form.plc_manual
\i (00:01:11) FORM plc_manual categories Module instances 
\i (00:01:13) FORM plc_manual tree  FMC_TLU_CFD/FMC_TLU_CFD_1 'Module instances' 
\i (00:01:17) FORM plc_manual tree 'MULTISEL YES' FMC_TLU_CFD/FMC_TLU_CFD_1 'Module instances' 
\e (00:01:17) Module definition FMC_TLU_CFD not found.
\i (00:02:30) setwindow pcb
\i (00:02:30) show element 
\i (00:03:21) open 
\i (00:03:31) fillin "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_cfd/physical/fmc_tlu_cfd_03.brd"
\i (00:03:31) cd "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_cfd/physical"
\t (00:03:31) Opening existing design...
\t (00:03:31) Grids are drawn 0.8000, 0.4000 apart for enhanced viewability.
\i (00:03:31) trapsize 2860
\t (00:03:32)     Journal end - Thu May  3 16:19:47 2012
