{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.174027",
   "Default View_TopLeft":"-1207,-1339",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port lcd_i2c -pg 1 -lvl 6 -x 2140 -y 260 -defaultsOSRD
preplace port lcd_bl_pwm -pg 1 -lvl 6 -x 2140 -y 930 -defaultsOSRD
preplace port lcd_dclk -pg 1 -lvl 6 -x 2140 -y 1050 -defaultsOSRD
preplace port lcd_de -pg 1 -lvl 6 -x 2140 -y 610 -defaultsOSRD
preplace port lcd_hsync -pg 1 -lvl 6 -x 2140 -y 650 -defaultsOSRD
preplace port lcd_vsync -pg 1 -lvl 6 -x 2140 -y 670 -defaultsOSRD
preplace portBus lcd_data -pg 1 -lvl 6 -x 2140 -y 630 -defaultsOSRD
preplace portBus lcd_intr -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 1790 -y 280 -defaultsOSRD
preplace inst ax_pwm_0 -pg 1 -lvl 5 -x 1790 -y 930 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 3 -x 900 -y 790 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1300 -y 130 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -x 900 -y 620 -defaultsOSRD
preplace inst proc_sys_reset_150M -pg 1 -lvl 3 -x 900 -y 90 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 540 -y 610 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 200 -y 530 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 3 -x 900 -y 330 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 5 -x 1790 -y 690 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 4 -x 1300 -y 750 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1300 -y 310 -defaultsOSRD
preplace netloc Op1_0_1 1 0 3 NJ 330 NJ 330 NJ
preplace netloc ax_pwm_0_pwm 1 5 1 NJ 930
preplace netloc axi_dynclk_0_PXL_CLK_O 1 3 3 1110 600 1470 1050 N
preplace netloc axi_vdma_0_mm2s_introut 1 3 1 1100 310n
preplace netloc proc_sys_reset_150M_interconnect_aresetn 1 3 1 N 110
preplace netloc proc_sys_reset_150M_peripheral_aresetn 1 3 1 1070 130n
preplace netloc rst_ps8_0_99M_interconnect_aresetn 1 1 1 370 530n
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 4 390 790 730 900 1140 900 1450J
preplace netloc util_vector_logic_1_Res 1 3 1 NJ 330
preplace netloc v_axi4s_vid_out_0_vid_active_video 1 5 1 NJ 610
preplace netloc v_axi4s_vid_out_0_vid_data 1 5 1 NJ 630
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 5 1 NJ 650
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 5 1 NJ 670
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 3 3 1150 890 1480J 850 2090
preplace netloc v_tc_0_irq 1 3 2 1120 410 1450
preplace netloc xlconcat_0_dout 1 4 1 N 310
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 30 430 380 800 720 890 1120 590 1490 410 2100
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 2 4 730 190 1080 10 1480 380 2090
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 6 20 400 NJ 400 710 400 NJ 400 NJ 400 2110
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 2 710J 880 1130
preplace netloc ps8_0_axi_periph_M02_AXI 1 2 1 700 620n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 2 NJ 610 N
preplace netloc zynq_ultra_ps_e_0_IIC_0 1 5 1 NJ 260
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 N 580
preplace netloc v_tc_0_vtiming_out 1 4 1 1460 630n
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1460 130n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 3 1 1090 70n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 5 390 390 NJ 390 NJ 390 NJ 390 2120
preplace netloc ps8_0_axi_periph_M03_AXI 1 2 3 690 910 NJ 910 NJ
levelinfo -pg 1 0 200 540 900 1300 1790 2140
pagesize -pg 1 -db -bbox -sgen -130 -10 2280 1110
"
}

