{
  "Top": "cp_insertion",
  "RtlTop": "cp_insertion",
  "RtlPrefix": "",
  "RtlSubPrefix": "cp_insertion_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -output=\/home\/samarth\/Desktop\/6g_ai_ran\/cp_insertion",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cp_insertion"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "Uncertainty": "0.8991",
    "IsCombinational": "0",
    "II": "2209",
    "Latency": "2208"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cp_insertion",
    "Version": "1.0",
    "DisplayName": "Cp_insertion",
    "Revision": "2114500506",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cp_insertion_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/cp_insertion.h",
      "..\/..\/cp_insertion.cpp"
    ],
    "TestBench": ["..\/..\/cp_insertion_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cp_insertion_buf_data_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cp_insertion_buf_strb_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cp_insertion_cp_insertion_Pipeline_buf_fill.vhd",
      "impl\/vhdl\/cp_insertion_cp_insertion_Pipeline_cp_out.vhd",
      "impl\/vhdl\/cp_insertion_cp_insertion_Pipeline_data_out.vhd",
      "impl\/vhdl\/cp_insertion_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cp_insertion_regslice_both.vhd",
      "impl\/vhdl\/cp_insertion_sparsemux_9_2_4_1_1.vhd",
      "impl\/vhdl\/cp_insertion_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/cp_insertion.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cp_insertion_buf_data_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cp_insertion_buf_strb_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cp_insertion_cp_insertion_Pipeline_buf_fill.v",
      "impl\/verilog\/cp_insertion_cp_insertion_Pipeline_cp_out.v",
      "impl\/verilog\/cp_insertion_cp_insertion_Pipeline_data_out.v",
      "impl\/verilog\/cp_insertion_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cp_insertion_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/cp_insertion_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/cp_insertion_regslice_both.v",
      "impl\/verilog\/cp_insertion_sparsemux_9_2_4_1_1.v",
      "impl\/verilog\/cp_insertion_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/cp_insertion.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cp_insertion.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_stream:out_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "in_stream_",
      "ports": [
        "in_stream_TDATA",
        "in_stream_TKEEP",
        "in_stream_TLAST",
        "in_stream_TREADY",
        "in_stream_TSTRB",
        "in_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "out_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "out_stream_",
      "ports": [
        "out_stream_TDATA",
        "out_stream_TKEEP",
        "out_stream_TLAST",
        "out_stream_TREADY",
        "out_stream_TSTRB",
        "out_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cp_insertion",
      "BindInstances": "buf_data_U buf_data_1_U buf_data_2_U buf_data_3_U buf_strb_U buf_strb_1_U buf_strb_2_U buf_strb_3_U",
      "Instances": [
        {
          "ModuleName": "cp_insertion_Pipeline_buf_fill",
          "InstanceName": "grp_cp_insertion_Pipeline_buf_fill_fu_88",
          "BindInstances": "icmp_ln56_fu_204_p2 add_ln56_fu_210_p2"
        },
        {
          "ModuleName": "cp_insertion_Pipeline_cp_out",
          "InstanceName": "grp_cp_insertion_Pipeline_cp_out_fu_108",
          "BindInstances": "icmp_ln66_fu_226_p2 add_ln66_fu_232_p2 add_ln69_fu_259_p2 sparsemux_9_2_32_1_1_U13 sparsemux_9_2_4_1_1_U14"
        },
        {
          "ModuleName": "cp_insertion_Pipeline_data_out",
          "InstanceName": "grp_cp_insertion_Pipeline_data_out_fu_128",
          "BindInstances": "icmp_ln79_fu_223_p2 add_ln79_fu_229_p2 sparsemux_9_2_32_1_1_U29 sparsemux_9_2_4_1_1_U30 s_last_fu_261_p2"
        }
      ]
    },
    "Info": {
      "cp_insertion_Pipeline_buf_fill": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cp_insertion_Pipeline_cp_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cp_insertion_Pipeline_data_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cp_insertion": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "cp_insertion_Pipeline_buf_fill": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.652"
        },
        "Loops": [{
            "Name": "buf_fill",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "60",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "88",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "cp_insertion_Pipeline_cp_out": {
        "Latency": {
          "LatencyBest": "147",
          "LatencyAvg": "147",
          "LatencyWorst": "147",
          "PipelineII": "145",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.259"
        },
        "Loops": [{
            "Name": "cp_out",
            "TripCount": "144",
            "Latency": "145",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "135",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "cp_insertion_Pipeline_data_out": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.259"
        },
        "Loops": [{
            "Name": "data_out",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "146",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "cp_insertion": {
        "Latency": {
          "LatencyBest": "2208",
          "LatencyAvg": "2208",
          "LatencyWorst": "2208",
          "PipelineII": "2209",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.259"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "FF": "113",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "903",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-28 13:06:11 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
