###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        22853   # Number of WRITE/WRITEP commands
num_reads_done                 =       783038   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       640023   # Number of read row buffer hits
num_read_cmds                  =       783032   # Number of READ/READP commands
num_writes_done                =        22858   # Number of read requests issued
num_write_row_hits             =        13298   # Number of write row buffer hits
num_act_cmds                   =       153192   # Number of ACT commands
num_pre_cmds                   =       153165   # Number of PRE commands
num_ondemand_pres              =       131352   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9385890   # Cyles of rank active rank.0
rank_active_cycles.1           =      9048843   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       614110   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       951157   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       750074   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11958   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5924   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8631   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2579   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1412   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1900   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3347   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2252   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          337   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17485   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           32   # Write cmd latency (cycles)
write_latency[100-119]         =           40   # Write cmd latency (cycles)
write_latency[120-139]         =           76   # Write cmd latency (cycles)
write_latency[140-159]         =           97   # Write cmd latency (cycles)
write_latency[160-179]         =          158   # Write cmd latency (cycles)
write_latency[180-199]         =          260   # Write cmd latency (cycles)
write_latency[200-]            =        22170   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       290051   # Read request latency (cycles)
read_latency[40-59]            =       100541   # Read request latency (cycles)
read_latency[60-79]            =        88098   # Read request latency (cycles)
read_latency[80-99]            =        46513   # Read request latency (cycles)
read_latency[100-119]          =        36538   # Read request latency (cycles)
read_latency[120-139]          =        33367   # Read request latency (cycles)
read_latency[140-159]          =        24539   # Read request latency (cycles)
read_latency[160-179]          =        19829   # Read request latency (cycles)
read_latency[180-199]          =        16418   # Read request latency (cycles)
read_latency[200-]             =       127138   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.14082e+08   # Write energy
read_energy                    =  3.15719e+09   # Read energy
act_energy                     =  4.19133e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.94773e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.56555e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8568e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64648e+09   # Active standby energy rank.1
average_read_latency           =      124.757   # Average read request latency (cycles)
average_interarrival           =      12.4082   # Average request interarrival latency (cycles)
total_energy                   =  1.66497e+10   # Total energy (pJ)
average_power                  =      1664.97   # Average power (mW)
average_bandwidth              =      6.87698   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        23200   # Number of WRITE/WRITEP commands
num_reads_done                 =       832077   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       673579   # Number of read row buffer hits
num_read_cmds                  =       832074   # Number of READ/READP commands
num_writes_done                =        23201   # Number of read requests issued
num_write_row_hits             =        13264   # Number of write row buffer hits
num_act_cmds                   =       169091   # Number of ACT commands
num_pre_cmds                   =       169064   # Number of PRE commands
num_ondemand_pres              =       146332   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9219879   # Cyles of rank active rank.0
rank_active_cycles.1           =      9168651   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       780121   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       831349   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       799570   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12001   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5989   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8525   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2475   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1396   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1983   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3424   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2096   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          334   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17485   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           18   # Write cmd latency (cycles)
write_latency[80-99]           =           25   # Write cmd latency (cycles)
write_latency[100-119]         =           32   # Write cmd latency (cycles)
write_latency[120-139]         =           88   # Write cmd latency (cycles)
write_latency[140-159]         =          138   # Write cmd latency (cycles)
write_latency[160-179]         =          160   # Write cmd latency (cycles)
write_latency[180-199]         =          285   # Write cmd latency (cycles)
write_latency[200-]            =        22450   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       291859   # Read request latency (cycles)
read_latency[40-59]            =       110428   # Read request latency (cycles)
read_latency[60-79]            =        99906   # Read request latency (cycles)
read_latency[80-99]            =        53542   # Read request latency (cycles)
read_latency[100-119]          =        41184   # Read request latency (cycles)
read_latency[120-139]          =        38089   # Read request latency (cycles)
read_latency[140-159]          =        27398   # Read request latency (cycles)
read_latency[160-179]          =        21709   # Read request latency (cycles)
read_latency[180-199]          =        17950   # Read request latency (cycles)
read_latency[200-]             =       130009   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.15814e+08   # Write energy
read_energy                    =  3.35492e+09   # Read energy
act_energy                     =  4.62633e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.74458e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.99048e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.7532e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72124e+09   # Active standby energy rank.1
average_read_latency           =      121.109   # Average read request latency (cycles)
average_interarrival           =      11.6918   # Average request interarrival latency (cycles)
total_energy                   =   1.6886e+10   # Total energy (pJ)
average_power                  =       1688.6   # Average power (mW)
average_bandwidth              =      7.29837   # Average bandwidth
