// Seed: 2461070546
module module_0 (
    output tri id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wand id_4,
    input uwire id_5,
    input uwire id_6,
    input wire id_7
);
  assign id_0 = 1 & id_5;
  tri0 id_9 = 1;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply1 id_3,
    output tri1 id_4,
    output uwire id_5,
    output supply1 id_6,
    input wand id_7
    , id_38,
    input tri0 id_8,
    input tri1 id_9,
    output wor id_10,
    input tri id_11,
    output tri1 id_12,
    input tri0 id_13,
    input wor id_14,
    input wor id_15,
    input supply1 id_16,
    input tri0 id_17,
    input tri id_18,
    output wor id_19,
    input wand id_20,
    input tri0 id_21,
    output tri id_22,
    input tri0 id_23,
    output tri1 id_24,
    input supply0 id_25,
    output tri0 id_26,
    input tri1 id_27,
    input wire id_28,
    output tri1 id_29,
    output tri0 id_30,
    input wand id_31,
    input supply1 id_32,
    input supply1 id_33,
    input supply1 id_34,
    output wand id_35,
    output wire id_36
);
  module_0(
      id_6, id_9, id_17, id_8, id_10, id_21, id_23, id_9
  );
  assign id_19 = id_34;
endmodule
