
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -336.58

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -22.32

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.32

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.55   17.87   35.96   35.96 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.87    0.02   35.98 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.60    8.72    7.21   43.19 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.72    0.01   43.19 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.19   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.19   data arrival time
-----------------------------------------------------------------------------
                                 34.79   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.97   30.86   43.33   43.33 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.86    0.14   43.46 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.72   75.78   68.86  112.33 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.78    0.10  112.43 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.08   18.78   42.21  154.64 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.78    0.02  154.66 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.70   21.75  176.41 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.70    0.00  176.41 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.79   11.61   20.14  196.55 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.62    0.18  196.73 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.49   15.92   20.23  216.97 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 15.92    0.01  216.98 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.22   11.58   24.42  241.40 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.58    0.04  241.44 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.08    9.97   28.86  270.30 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.97    0.02  270.32 ^ resp_msg[13] (out)
                                270.32   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.32   data arrival time
-----------------------------------------------------------------------------
                                -22.32   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.97   30.86   43.33   43.33 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.86    0.14   43.46 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.72   75.78   68.86  112.33 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.78    0.10  112.43 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.08   18.78   42.21  154.64 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.78    0.02  154.66 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.70   21.75  176.41 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.70    0.00  176.41 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.79   11.61   20.14  196.55 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.62    0.18  196.73 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.49   15.92   20.23  216.97 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 15.92    0.01  216.98 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.22   11.58   24.42  241.40 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.58    0.04  241.44 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.08    9.97   28.86  270.30 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.97    0.02  270.32 ^ resp_msg[13] (out)
                                270.32   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.32   data arrival time
-----------------------------------------------------------------------------
                                -22.32   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.38e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.80e-04   2.70e-08   5.61e-04 100.0%
                          68.0%      32.0%       0.0%
