#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct 22 14:41:14 2024
# Process ID: 14788
# Current directory: C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/PL_NN_axi4_lite_register_m_0_0_synth_1
# Command line: vivado.exe -log PL_NN_axi4_lite_register_m_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PL_NN_axi4_lite_register_m_0_0.tcl
# Log file: C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/PL_NN_axi4_lite_register_m_0_0_synth_1/PL_NN_axi4_lite_register_m_0_0.vds
# Journal file: C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/PL_NN_axi4_lite_register_m_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source PL_NN_axi4_lite_register_m_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top PL_NN_axi4_lite_register_m_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 822.320 ; gain = 235.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PL_NN_axi4_lite_register_m_0_0' [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axi4_lite_register_m_0_0/synth/PL_NN_axi4_lite_register_m_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi4_lite_register_module' [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ipshared/b5d9/axi4_lite_register_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'axi4_lite_register_module' (1#1) [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ipshared/b5d9/axi4_lite_register_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_axi4_lite_register_m_0_0' (2#1) [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axi4_lite_register_m_0_0/synth/PL_NN_axi4_lite_register_m_0_0.v:58]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[3]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_bready
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 899.074 ; gain = 311.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 899.074 ; gain = 311.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 899.074 ; gain = 311.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 899.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 996.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 999.113 ; gain = 2.969
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 999.113 ; gain = 412.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 999.113 ; gain = 412.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 999.113 ; gain = 412.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 999.113 ; gain = 412.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 23    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 50    
	   2 Input      1 Bit        Muxes := 68    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi4_lite_register_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 23    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 50    
	   2 Input      1 Bit        Muxes := 68    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[3]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_bready
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 999.113 ; gain = 412.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:27 . Memory (MB): peak = 999.113 ; gain = 412.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:27 . Memory (MB): peak = 999.113 ; gain = 412.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 1009.457 ; gain = 422.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 1014.918 ; gain = 427.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 1014.918 ; gain = 427.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 1014.918 ; gain = 427.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 1014.918 ; gain = 427.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 1014.918 ; gain = 427.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 1014.918 ; gain = 427.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     6|
|3     |LUT3  |    78|
|4     |LUT4  |     7|
|5     |LUT5  |   132|
|6     |LUT6  |   727|
|7     |MUXF7 |    64|
|8     |MUXF8 |    32|
|9     |FDRE  |   743|
+------+------+------+

Report Instance Areas: 
+------+---------+--------------------------+------+
|      |Instance |Module                    |Cells |
+------+---------+--------------------------+------+
|1     |top      |                          |  1790|
|2     |  inst   |axi4_lite_register_module |  1790|
+------+---------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 1014.918 ; gain = 427.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:35 . Memory (MB): peak = 1014.918 ; gain = 327.797
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 1014.918 ; gain = 427.836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1026.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'PL_NN_axi4_lite_register_m_0_0' is not ideal for floorplanning, since the cellview 'axi4_lite_register_module' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1026.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:02:01 . Memory (MB): peak = 1026.984 ; gain = 716.887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1026.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/PL_NN_axi4_lite_register_m_0_0_synth_1/PL_NN_axi4_lite_register_m_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP PL_NN_axi4_lite_register_m_0_0, cache-ID = 0b5beb108a205924
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1026.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/PL_NN_axi4_lite_register_m_0_0_synth_1/PL_NN_axi4_lite_register_m_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PL_NN_axi4_lite_register_m_0_0_utilization_synth.rpt -pb PL_NN_axi4_lite_register_m_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 14:43:31 2024...
