```verilog
module top_module( 
    input a, b, c,
    output w, x, y, z );

    // Assign the inputs to the outputs
    assign w = a;
    assign x = b;
    assign y = b;
    assign z = c;

endmodule
```