<root><simulation><result_generated_time />2023-05-16 18:11:28<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 9, 'OX': 9, 'IY': 19, 'IX': 19, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />23887872<total_data_size_element />{'W': 294912, 'I': 46208, 'O': 20736}<total_data_reuse />{'W': 81, 'I': 516.9639889196676, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />7/43</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [81, 1, 1], 'O': [648, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 3), ('OY', 9)], [('OX', 3)]], [[], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('OX', 3), ('OY', 9)], [('OX', 3)]], [], []]<O />[[], [[('OX', 3), ('OY', 9)], [('OX', 3), ('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 4)], [('FX', 3), ('FY', 3), ('C', 128), ('K', 4)], []]<I />[[('K', 2), ('K', 4), ('FX', 3), ('FY', 3)], [('C', 128), ('K', 4)], []]<O />[[('K', 2), ('K', 4), ('FX', 3), ('FY', 3), ('C', 128)], [('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [81.0, 1, 1, 1], 'I': [8.0, 16.16, 4.0, 1.0], 'O': [1.0, 1152, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 2359296, 2359296], 'I': [72, 369664, 369664], 'O': [64, 165888, 165888], 'O_partial': [64, 0, 0], 'O_final': [0, 165888, 165888]}<actual_mem_utilization_individual />{'W': [0.12, 0.07, 0.0], 'I': [0.14, 0.01, 0.0], 'O': [0.12, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.09, 0.0], 'I': [0.14, 0.09, 0.0], 'O': [0.12, 0.09, 0.0]}<effective_mem_size_bit />{'W': [32, 786432, 2359296], 'I': [72, 369664, 369664], 'O': [64, 41472, 165888], 'O_partial': [64, 0, 0], 'O_final': [0, 41472, 165888]}<total_unit_count />{'W': [648, 8, 1, 1], 'I': [648, 81, 1, 1], 'O': [648, 648, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [81, 81, 1, 1], 'O': [648, 648, 1, 1]}<duplicate_unit_count />{'W': [81.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[294912, 294912], [294912, 294912], [294912, 0]]<I />[[373248, 184832], [184832, 46208], [46208, 0]]<O />[[(23867136, 23887872), (20736, 0)], [(0, 20736), (20736, 0)], [(0, 20736), (0, 0)]]<O_partial />[[(23867136, 23887872), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (20736, 0)], [(0, 20736), (20736, 0)], [(0, 20736), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36864, 36864], [4608, 4608], [1152, 0]]<I />[[46656, 23104], [2888, 722], [180, 0]]<O />[[(2983392, 2985984), (2592, 0)], [(0, 324), (324, 0)], [(0, 81), (0, 0)]]<O_partial />[([2983392, 2985984], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [2592, 0]), ([0, 324], [324, 0]), ([0, 81], [0, 0])]</mem_access_count_word><mac_count><active />23887872<idle />13860864</mac_count></basic_info><energy><total_energy />52917304.4<mem_energy_breakdown><W />[25.8, 913.2, 1534.3]<I />[24.1, 371.1, 240.4]<O />[2091.9, 64.2, 107.9]</mem_energy_breakdown><MAC_energy><active_MAC />52218888.2<idle_MAC />693043.2<total />52911931.400000006</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5529<utilization_without_data_loading />0.6328<utilization_spatial />0.6328<utilization_temporal_with_data_loading />0.8737<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />42195<latency_cycle_without_data_loading />36864<ideal_computing_cycle />36864<data_loading><load_cycle_total />5331<load_cycle_individual />{'W': [1, 4608, 0], 'I': [12, 722, 0]}<load_cycle_combined />{'W': 4608, 'I': 722}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-36863], [-32249, -32249], [-36864, -36864]], 'I': [[-36863], [-36281, -31171], [-36864, -36864]], 'O': [[-36864], [-36860, -36540], [-36540, -36783]]}<mem_stall_cycle_shared />{'W': [[-36863], [-32249, 0], [0, 0]], 'I': [[-36863], [-36281, 0], [0, 0]], 'O': [[-36864], [-36860, -36540], [-36540, -36783]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 2359296, 2359296], 'I': [72, 369664, 369664], 'O': [64, 165888, 165888], 'O_partial': [64, 0, 0], 'O_final': [0, 165888, 165888]}<data_size_each_level_total />{'W': [512, 2359296, 2359296], 'I': [5832, 369664, 369664], 'O': [41472, 165888, 165888]}<loop_cycles_each_level />{'W': [8, 36864, 36864], 'I': [72, 36864, 36864], 'O': [9216, 36864, 36864]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [72, 4, 1], 'O': [1152, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'I': [[8.0, 1.0], [81.0, 10.0], [10.0, 10.0]], 'O': [[8.0, 0.0], [4.5, 4.5], [4.5, 4.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'I': [[8.0, 72.0], [5832.0, 40.1], [40.1, 10.0]], 'O': [[8.0, 8.0], [5184.0, 4.5], [4.5, 4.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [64.0, 64.0], [64.0, 0]], 'I': [[8.0, 1.0], [81.0, 10.0], [10.0, 0]], 'O': [[8.0, 0.0], [4.5, 4.5], [4.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [149.5, 78.5], [74.0, 4.5]], 'I': [[8.0, 1.0], [149.5, 78.5], [74.0, 4.5]], 'O': [[8.0, 0.0], [149.5, 78.5], [74.0, 4.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 36864], [8, 8, 4608], [36864, 36864, 1]], 'I': [[1, 1, 36864], [72, 72, 512], [36864, 36864, 1]], 'O': [[1, 1, 36864], [9216, 9216, 4], [36864, 36864, 1]]}<trans_time_real />{'W': [[0, 1, 36864], [[1, 8, 4608], [1, 8, 4608]], [[4608, 36864, 1], [1152, 36864, 1]]], 'I': [[0, 1, 36864], [[1, 72, 512], [11, 72, 512]], [[722, 36864, 1], [180, 36864, 1]]], 'O': [[0, 1, 36864], [[1, 9216, 4], [81, 9216, 4]], [[324, 36864, 1], [81, 36864, 1]]]}<single_stall_cycle />{'W': [[-1], [-7, -7], [-32256, -35712]], 'I': [[-1], [-71, -61], [-36142, -36684]], 'O': [[-1], [-9215, -9135], [-36540, -36783]]}<single_stall_count />{'W': [36863, 4607, 0], 'I': [36863, 511, 0], 'O': [36864, 4, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [324, 0]}, 1: {'W': [4607, 0], 'I': [5621, 0], 'O': [324, 324]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-36864, -36864], [-36540, -36864]], 1: [[-26636, -36864], [-36540, -36540]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.8<mem_area_percentage />99.8 %</area></results><elapsed_time_second />1</simulation></root>