{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    output logic [4:0] q\n);\n\nalways @(posedge clk) begin\n    if (reset) begin\n        q <= 5'b00001;\n    end else begin\n        q[4] <= q[0] ^ q[4] ^ q[2];\n        q[3:0] <= q[4:1];\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 4288,
        "passfail": "R"
    }
}