; These params are taken from the micron MT40A1G8SA-075:E datasheet 
; https://www.micron.com/products/dram/ddr4-sdram/part-catalog/mt40a1g8sa-075
;

NUM_BANKS=16			
;16 512MB banks 

NUM_ROWS=65536
NUM_COLS=1024
DEVICE_WIDTH=8

;in nanoseconds
REFRESH_PERIOD=7800
tCK=0.625

CL=22
AL=0 //
;AL=3; needs to be tRCD-1 or 0
;RL=(CL+AL)
;WL=(RL-1)
BL=8 ; Burst lenght
tRAS=32
tRCD=14
tRRD=11 ; actually 6.4ns but rounded up to 11CK
tRC=46
;tRC=tRAS+tRP
;tRC=32+14
tRP=14
tCCD=4
;tRTP greater of 4CK or 7.5ns // 4CK=2.5ns so tRTP=7.5ns
;tRTP=9.6 -> rounded up to 10 cycles
tRTP=10
;tWTR greater of 2CK or 2.5ns + greater of 5CK or 3.75ns
;tWTR=6.25ns
tWTR=10
tWR=24
tRTRS=1; -- RANK PARAMETER, TODO 
tRFC=160
tFAW=21
tCKE=8 ; 5ns
;tXP= 6ns ->9.6CK rounded up to 10 cycles
tXP=10

tCMD=1 ;*

IDD0=65
IDD1=80
IDD2P=35
IDD2Q=50
IDD2N=60
;Actually there is no DD2N in the datasheet but DD3N
IDD3Pf=41 ; unused -- also DDR3 doesn't have f,s versions 
IDD3Ps=41 ; also unused
;IDD3P=41
IDD3N=49
IDD4W=141
IDD4R=157
IDD5=59
IDD6=8 ; this is unused
IDD6L=6 ; this is unused
IDD7=460 ; this is unused

;same bank
;READ_TO_PRE_DELAY=(AL+BL/2+max(tRTP,2)-2)
;WRITE_TO_PRE_DELAY=(WL+BL/2+tWR)
;READ_TO_WRITE_DELAY=(RL+BL/2+tRTRS-WL)
;READ_AUTOPRE_DELAY=(AL+tRTP+tRP)
;WRITE_AUTOPRE_DELAY=(WL+BL/2+tWR+tRP)
;WRITE_TO_READ_DELAY_B=(WL+BL/2+tWTR);interbank
;WRITE_TO_READ_DELAY_R=(WL+BL/2+tRTRS-RL);interrank

;Vdd=1.5 ; TODO: double check this
Vdd=1.2
