al3_10
13 23 544 8076 2683648 451 0
1Ga3if 4=g8g Gs!p 7nd25? uIrb9E wgH4m{ 8 1
clock: clk
13 2683648 8076 4
Setup check
23 3
Endpoint: DUT_execute_f_branch_take_reg/_al_u2783/FFD/q[0]
23 -8.186000 9214 3
Timing path: DUT_execute_u221_b1/DUT_execute_u56_2/clk->DUT_execute_f_branch_take_reg/_al_u2783/FFD/q[0]
DUT_execute_u221_b1/DUT_execute_u56_2/clk
DUT_execute_f_branch_take_reg/_al_u2783/FFD/q[0]
25 -8.186000 10.767000 18.953000 16 16
DUT_x2w_rd[2] DUT_regfile_u49_b963/DUT_regfile_u49_b961/c[1]
_al_u1867_o DUT_regfile_u49_b965/DUT_regfile_u49_b962/c[1]
_al_u1868_o DUT_decode_u54_b0/_al_u1870/b[1]
_al_u1870_o DUT_regfile_u49_b990/DUT_regfile_u49_b989/a[0]
_al_u1872_o _al_u1903/_al_u5392/a[0]
DUT_x_rs1_value[1] _al_u2770/_al_u2767/e[1]
_al_u2767_o _al_u2770/_al_u2767/a[0]
_al_u2770_o _al_u2771/_al_u5431/c[0]
_al_u2771_o _al_u2772/_al_u2773/c[0]
_al_u2772_o _al_u2772/_al_u2773/d[1]
_al_u2773_o _al_u5128/_al_u2778/d[1]
_al_u2778_o _al_u2401/_al_u2780/c[1]
_al_u2780_o _al_u2781/_al_u5339/a[0]
_al_u2781_o _al_u2782/_al_u1728/a[0]
_al_u2782_o DUT_execute_f_branch_take_reg/_al_u2783/d[1]
_al_u2783_o DUT_execute_f_branch_take_reg/_al_u2783/d[0]

Timing path: DUT_execute_u221_b1/DUT_execute_u56_2/clk->DUT_execute_f_branch_take_reg/_al_u2783/FFD/q[0]
DUT_execute_u221_b1/DUT_execute_u56_2/clk
DUT_execute_f_branch_take_reg/_al_u2783/FFD/q[0]
74 -8.186000 10.767000 18.953000 16 16
DUT_x2w_rd[2] DUT_regfile_u49_b963/DUT_regfile_u49_b961/c[1]
_al_u1867_o DUT_regfile_u49_b965/DUT_regfile_u49_b962/c[1]
_al_u1868_o DUT_decode_u54_b0/_al_u1870/b[1]
_al_u1870_o DUT_regfile_u49_b990/DUT_regfile_u49_b989/a[0]
_al_u1872_o _al_u1903/_al_u5392/a[0]
DUT_x_rs1_value[1] _al_u2770/_al_u2767/e[1]
_al_u2767_o _al_u2770/_al_u2767/a[0]
_al_u2770_o _al_u2771/_al_u5431/c[0]
_al_u2771_o _al_u2772/_al_u2773/c[0]
_al_u2772_o _al_u2772/_al_u2773/d[1]
_al_u2773_o _al_u5128/_al_u2778/d[1]
_al_u2778_o _al_u2401/_al_u2780/c[1]
_al_u2780_o _al_u2781/_al_u5339/a[1]
_al_u2781_o _al_u2782/_al_u1728/a[0]
_al_u2782_o DUT_execute_f_branch_take_reg/_al_u2783/d[1]
_al_u2783_o DUT_execute_f_branch_take_reg/_al_u2783/d[0]

Timing path: DUT_execute_u221_b1/DUT_execute_u56_2/clk->DUT_execute_f_branch_take_reg/_al_u2783/FFD/q[0]
DUT_execute_u221_b1/DUT_execute_u56_2/clk
DUT_execute_f_branch_take_reg/_al_u2783/FFD/q[0]
123 -8.186000 10.767000 18.953000 16 16
DUT_x2w_rd[2] DUT_regfile_u49_b963/DUT_regfile_u49_b961/c[1]
_al_u1867_o DUT_regfile_u49_b965/DUT_regfile_u49_b962/c[1]
_al_u1868_o DUT_decode_u54_b0/_al_u1870/b[1]
_al_u1870_o DUT_regfile_u49_b990/DUT_regfile_u49_b989/a[0]
_al_u1872_o _al_u1903/_al_u5392/a[0]
DUT_x_rs1_value[1] _al_u2770/_al_u2767/e[1]
_al_u2767_o _al_u2770/_al_u2767/a[0]
_al_u2770_o _al_u2771/_al_u5431/c[1]
_al_u2771_o _al_u2772/_al_u2773/c[0]
_al_u2772_o _al_u2772/_al_u2773/d[1]
_al_u2773_o _al_u5128/_al_u2778/d[1]
_al_u2778_o _al_u2401/_al_u2780/c[1]
_al_u2780_o _al_u2781/_al_u5339/a[0]
_al_u2781_o _al_u2782/_al_u1728/a[0]
_al_u2782_o DUT_execute_f_branch_take_reg/_al_u2783/d[1]
_al_u2783_o DUT_execute_f_branch_take_reg/_al_u2783/d[0]


Endpoint: DUT_execute_divider_u95_b25/_al_u2400/FFD/q[0]
172 -6.762000 6991 3
Timing path: DUT_execute_u221_b1/DUT_execute_u56_2/clk->DUT_execute_divider_u95_b25/_al_u2400/FFD/q[0]
DUT_execute_u221_b1/DUT_execute_u56_2/clk
DUT_execute_divider_u95_b25/_al_u2400/FFD/q[0]
174 -6.762000 10.767000 17.529000 20 20
DUT_x2w_rd[2] DUT_regfile_u49_b963/DUT_regfile_u49_b961/c[1]
_al_u1867_o DUT_regfile_u49_b965/DUT_regfile_u49_b962/c[1]
_al_u1868_o DUT_decode_u56_b1/DUT_decode_u56_b0/c[1]
_al_u1876_o DUT_regfile_u49_b990/DUT_regfile_u49_b989/a[1]
_al_u1878_o _al_u1999/_al_u5404/a[0]
DUT_x_rs2_value[6] _al_u2431/_al_u2768/a[0]
_al_u2431_o DUT_execute_divider_u95_b6/_al_u2433/a[1]
DUT_execute_divider_alu_op2[6] DUT_execute_divider_u42_5/DUT_execute_divider_u42_6/b[1]
DUT_execute_divider_u42_c7 DUT_execute_divider_u42_7/DUT_execute_divider_u42_8/fci
DUT_execute_divider_u42_c9 DUT_execute_divider_u42_9/DUT_execute_divider_u42_10/fci
DUT_execute_divider_u42_c11 DUT_execute_divider_u42_11/DUT_execute_divider_u42_12/fci
DUT_execute_divider_u42_c13 DUT_execute_divider_u42_13/DUT_execute_divider_u42_14/fci
DUT_execute_divider_u42_c15 DUT_execute_divider_u42_15/DUT_execute_divider_u42_16/fci
DUT_execute_divider_u42_c17 DUT_execute_divider_u42_17/DUT_execute_divider_u42_18/fci
DUT_execute_divider_u42_c19 DUT_execute_divider_u42_19/DUT_execute_divider_u42_20/fci
DUT_execute_divider_u42_c21 DUT_execute_divider_u42_21/DUT_execute_divider_u42_22/fci
DUT_execute_divider_u42_c23 DUT_execute_divider_u42_23/DUT_execute_divider_u42_24/fci
DUT_execute_divider_u42_c25 DUT_execute_divider_u42_25/DUT_execute_divider_u42_26/fci
DUT_execute_divider_n132[25] _al_u2538/_al_u2187/d[0]
_al_u2538_o DUT_execute_divider_u95_b25/_al_u2400/c[0]

Timing path: DUT_execute_u221_b1/DUT_execute_u56_2/clk->DUT_execute_divider_u95_b25/_al_u2400/FFD/q[0]
DUT_execute_u221_b1/DUT_execute_u56_2/clk
DUT_execute_divider_u95_b25/_al_u2400/FFD/q[0]
231 -6.762000 10.767000 17.529000 20 20
DUT_x2w_rd[2] DUT_regfile_u49_b963/DUT_regfile_u49_b961/c[1]
_al_u1867_o DUT_regfile_u49_b965/DUT_regfile_u49_b962/c[1]
_al_u1868_o DUT_decode_u56_b1/DUT_decode_u56_b0/c[1]
_al_u1876_o DUT_regfile_u49_b990/DUT_regfile_u49_b989/a[1]
_al_u1878_o _al_u1999/_al_u5404/a[1]
DUT_x_rs2_value[6] _al_u2431/_al_u2768/a[0]
_al_u2431_o DUT_execute_divider_u95_b6/_al_u2433/a[1]
DUT_execute_divider_alu_op2[6] DUT_execute_divider_u42_5/DUT_execute_divider_u42_6/b[1]
DUT_execute_divider_u42_c7 DUT_execute_divider_u42_7/DUT_execute_divider_u42_8/fci
DUT_execute_divider_u42_c9 DUT_execute_divider_u42_9/DUT_execute_divider_u42_10/fci
DUT_execute_divider_u42_c11 DUT_execute_divider_u42_11/DUT_execute_divider_u42_12/fci
DUT_execute_divider_u42_c13 DUT_execute_divider_u42_13/DUT_execute_divider_u42_14/fci
DUT_execute_divider_u42_c15 DUT_execute_divider_u42_15/DUT_execute_divider_u42_16/fci
DUT_execute_divider_u42_c17 DUT_execute_divider_u42_17/DUT_execute_divider_u42_18/fci
DUT_execute_divider_u42_c19 DUT_execute_divider_u42_19/DUT_execute_divider_u42_20/fci
DUT_execute_divider_u42_c21 DUT_execute_divider_u42_21/DUT_execute_divider_u42_22/fci
DUT_execute_divider_u42_c23 DUT_execute_divider_u42_23/DUT_execute_divider_u42_24/fci
DUT_execute_divider_u42_c25 DUT_execute_divider_u42_25/DUT_execute_divider_u42_26/fci
DUT_execute_divider_n132[25] _al_u2538/_al_u2187/d[0]
_al_u2538_o DUT_execute_divider_u95_b25/_al_u2400/c[0]

Timing path: DUT_execute_u221_b1/DUT_execute_u56_2/clk->DUT_execute_divider_u95_b25/_al_u2400/FFD/q[0]
DUT_execute_u221_b1/DUT_execute_u56_2/clk
DUT_execute_divider_u95_b25/_al_u2400/FFD/q[0]
288 -6.723000 10.767000 17.490000 20 20
DUT_x2w_rd[2] DUT_regfile_u49_b963/DUT_regfile_u49_b961/c[1]
_al_u1867_o DUT_regfile_u49_b965/DUT_regfile_u49_b962/c[1]
_al_u1868_o DUT_decode_u56_b1/DUT_decode_u56_b0/c[1]
_al_u1876_o DUT_regfile_u49_b990/DUT_regfile_u49_b989/a[1]
_al_u1878_o _al_u1999/_al_u5404/a[0]
DUT_x_rs2_value[6] _al_u2431/_al_u2768/a[0]
_al_u2431_o DUT_execute_divider_u95_b6/_al_u2433/a[1]
DUT_execute_divider_alu_op2[6] DUT_execute_divider_u43_5/DUT_execute_divider_u43_6/b[1]
DUT_execute_divider_u43_c7 DUT_execute_divider_u43_7/DUT_execute_divider_u43_8/fci
DUT_execute_divider_u43_c9 DUT_execute_divider_u43_9/DUT_execute_divider_u43_10/fci
DUT_execute_divider_u43_c11 DUT_execute_divider_u43_11/DUT_execute_divider_u43_12/fci
DUT_execute_divider_u43_c13 DUT_execute_divider_u43_13/DUT_execute_divider_u43_14/fci
DUT_execute_divider_u43_c15 DUT_execute_divider_u43_15/DUT_execute_divider_u43_16/fci
DUT_execute_divider_u43_c17 DUT_execute_divider_u43_17/DUT_execute_divider_u43_18/fci
DUT_execute_divider_u43_c19 DUT_execute_divider_u43_19/DUT_execute_divider_u43_20/fci
DUT_execute_divider_u43_c21 DUT_execute_divider_u43_21/DUT_execute_divider_u43_22/fci
DUT_execute_divider_u43_c23 DUT_execute_divider_u43_23/DUT_execute_divider_u43_24/fci
DUT_execute_divider_u43_c25 DUT_execute_divider_u43_25/DUT_execute_divider_u43_26/fci
DUT_execute_divider_n134[25] _al_u2538/_al_u2187/c[0]
_al_u2538_o DUT_execute_divider_u95_b25/_al_u2400/c[0]


Endpoint: DUT_execute_divider_u97_b28/_al_u2548/FFD/q[0]
345 -6.744000 16200 3
Timing path: DUT_execute_u221_b1/DUT_execute_u56_2/clk->DUT_execute_divider_u97_b28/_al_u2548/FFD/q[0]
DUT_execute_u221_b1/DUT_execute_u56_2/clk
DUT_execute_divider_u97_b28/_al_u2548/FFD/q[0]
347 -6.744000 10.767000 17.511000 24 24
DUT_x2w_rd[2] DUT_regfile_u49_b963/DUT_regfile_u49_b961/c[1]
_al_u1867_o DUT_regfile_u49_b965/DUT_regfile_u49_b962/c[1]
_al_u1868_o DUT_decode_u56_b1/DUT_decode_u56_b0/c[1]
_al_u1876_o DUT_regfile_u49_b990/DUT_regfile_u49_b989/a[1]
_al_u1878_o _al_u1999/_al_u5404/a[0]
DUT_x_rs2_value[6] _al_u2431/_al_u2768/a[0]
_al_u2431_o DUT_execute_divider_u95_b6/_al_u2433/a[1]
DUT_execute_divider_alu_op2[6] DUT_execute_divider_u43_5/DUT_execute_divider_u43_6/b[1]
DUT_execute_divider_u43_c7 DUT_execute_divider_u43_7/DUT_execute_divider_u43_8/fci
DUT_execute_divider_u43_c9 DUT_execute_divider_u43_9/DUT_execute_divider_u43_10/fci
DUT_execute_divider_u43_c11 DUT_execute_divider_u43_11/DUT_execute_divider_u43_12/fci
DUT_execute_divider_u43_c13 DUT_execute_divider_u43_13/DUT_execute_divider_u43_14/fci
DUT_execute_divider_u43_c15 DUT_execute_divider_u43_15/DUT_execute_divider_u43_16/fci
DUT_execute_divider_u43_c17 DUT_execute_divider_u43_17/DUT_execute_divider_u43_18/fci
DUT_execute_divider_u43_c19 DUT_execute_divider_u43_19/DUT_execute_divider_u43_20/fci
DUT_execute_divider_u43_c21 DUT_execute_divider_u43_21/DUT_execute_divider_u43_22/fci
DUT_execute_divider_u43_c23 DUT_execute_divider_u43_23/DUT_execute_divider_u43_24/fci
DUT_execute_divider_u43_c25 DUT_execute_divider_u43_25/DUT_execute_divider_u43_26/fci
DUT_execute_divider_u43_c27 DUT_execute_divider_u43_27/DUT_execute_divider_u43_28/fci
DUT_execute_divider_u43_c29 DUT_execute_divider_u43_29/DUT_execute_divider_u43_30/fci
DUT_execute_divider_u43_c31 DUT_execute_divider_u43_31/DUT_execute_divider_u43_cout/fci
DUT_execute_divider_n133 _al_u2453/_al_u2487/b[0]
_al_u2453_o DUT_execute_divider_u97_b28/_al_u2548/a[1]
_al_u2548_o DUT_execute_divider_u97_b28/_al_u2548/d[0]

Timing path: DUT_execute_u221_b1/DUT_execute_u56_2/clk->DUT_execute_divider_u97_b28/_al_u2548/FFD/q[0]
DUT_execute_u221_b1/DUT_execute_u56_2/clk
DUT_execute_divider_u97_b28/_al_u2548/FFD/q[0]
412 -6.744000 10.767000 17.511000 24 24
DUT_x2w_rd[2] DUT_regfile_u49_b963/DUT_regfile_u49_b961/c[1]
_al_u1867_o DUT_regfile_u49_b965/DUT_regfile_u49_b962/c[1]
_al_u1868_o DUT_decode_u56_b1/DUT_decode_u56_b0/c[1]
_al_u1876_o DUT_regfile_u49_b990/DUT_regfile_u49_b989/a[1]
_al_u1878_o _al_u1999/_al_u5404/a[1]
DUT_x_rs2_value[6] _al_u2431/_al_u2768/a[0]
_al_u2431_o DUT_execute_divider_u95_b6/_al_u2433/a[1]
DUT_execute_divider_alu_op2[6] DUT_execute_divider_u43_5/DUT_execute_divider_u43_6/b[1]
DUT_execute_divider_u43_c7 DUT_execute_divider_u43_7/DUT_execute_divider_u43_8/fci
DUT_execute_divider_u43_c9 DUT_execute_divider_u43_9/DUT_execute_divider_u43_10/fci
DUT_execute_divider_u43_c11 DUT_execute_divider_u43_11/DUT_execute_divider_u43_12/fci
DUT_execute_divider_u43_c13 DUT_execute_divider_u43_13/DUT_execute_divider_u43_14/fci
DUT_execute_divider_u43_c15 DUT_execute_divider_u43_15/DUT_execute_divider_u43_16/fci
DUT_execute_divider_u43_c17 DUT_execute_divider_u43_17/DUT_execute_divider_u43_18/fci
DUT_execute_divider_u43_c19 DUT_execute_divider_u43_19/DUT_execute_divider_u43_20/fci
DUT_execute_divider_u43_c21 DUT_execute_divider_u43_21/DUT_execute_divider_u43_22/fci
DUT_execute_divider_u43_c23 DUT_execute_divider_u43_23/DUT_execute_divider_u43_24/fci
DUT_execute_divider_u43_c25 DUT_execute_divider_u43_25/DUT_execute_divider_u43_26/fci
DUT_execute_divider_u43_c27 DUT_execute_divider_u43_27/DUT_execute_divider_u43_28/fci
DUT_execute_divider_u43_c29 DUT_execute_divider_u43_29/DUT_execute_divider_u43_30/fci
DUT_execute_divider_u43_c31 DUT_execute_divider_u43_31/DUT_execute_divider_u43_cout/fci
DUT_execute_divider_n133 _al_u2453/_al_u2487/b[0]
_al_u2453_o DUT_execute_divider_u97_b28/_al_u2548/a[1]
_al_u2548_o DUT_execute_divider_u97_b28/_al_u2548/d[0]

Timing path: DUT_execute_u221_b1/DUT_execute_u56_2/clk->DUT_execute_divider_u97_b28/_al_u2548/FFD/q[0]
DUT_execute_u221_b1/DUT_execute_u56_2/clk
DUT_execute_divider_u97_b28/_al_u2548/FFD/q[0]
477 -6.682000 10.767000 17.449000 24 24
DUT_x2w_rd[2] DUT_regfile_u49_b963/DUT_regfile_u49_b961/c[1]
_al_u1867_o DUT_regfile_u49_b965/DUT_regfile_u49_b962/c[1]
_al_u1868_o DUT_decode_u56_b1/DUT_decode_u56_b0/c[1]
_al_u1876_o DUT_regfile_u49_b990/DUT_regfile_u49_b989/a[1]
_al_u1878_o _al_u1999/_al_u5404/a[0]
DUT_x_rs2_value[6] _al_u2431/_al_u2768/a[0]
_al_u2431_o DUT_execute_divider_u95_b6/_al_u2433/a[1]
DUT_execute_divider_alu_op2[6] DUT_execute_divider_u42_5/DUT_execute_divider_u42_6/b[1]
DUT_execute_divider_u42_c7 DUT_execute_divider_u42_7/DUT_execute_divider_u42_8/fci
DUT_execute_divider_u42_c9 DUT_execute_divider_u42_9/DUT_execute_divider_u42_10/fci
DUT_execute_divider_u42_c11 DUT_execute_divider_u42_11/DUT_execute_divider_u42_12/fci
DUT_execute_divider_u42_c13 DUT_execute_divider_u42_13/DUT_execute_divider_u42_14/fci
DUT_execute_divider_u42_c15 DUT_execute_divider_u42_15/DUT_execute_divider_u42_16/fci
DUT_execute_divider_u42_c17 DUT_execute_divider_u42_17/DUT_execute_divider_u42_18/fci
DUT_execute_divider_u42_c19 DUT_execute_divider_u42_19/DUT_execute_divider_u42_20/fci
DUT_execute_divider_u42_c21 DUT_execute_divider_u42_21/DUT_execute_divider_u42_22/fci
DUT_execute_divider_u42_c23 DUT_execute_divider_u42_23/DUT_execute_divider_u42_24/fci
DUT_execute_divider_u42_c25 DUT_execute_divider_u42_25/DUT_execute_divider_u42_26/fci
DUT_execute_divider_u42_c27 DUT_execute_divider_u42_27/DUT_execute_divider_u42_28/fci
DUT_execute_divider_u42_c29 DUT_execute_divider_u42_29/DUT_execute_divider_u42_30/fci
DUT_execute_divider_u42_c31 DUT_execute_divider_u42_31/DUT_execute_divider_u42_cout/fci
DUT_execute_divider_n132[32] _al_u2453/_al_u2487/d[0]
_al_u2453_o DUT_execute_divider_u97_b28/_al_u2548/a[1]
_al_u2548_o DUT_execute_divider_u97_b28/_al_u2548/d[0]



Hold check
542 3
Endpoint: DUT_execute_divider_u97_b5/_al_u2569/FFD/q[0]
544 0.466000 10376 3
Timing path: DUT_execute_divider_u97_b5/_al_u2569/clk->DUT_execute_divider_u97_b5/_al_u2569/FFD/q[0]
DUT_execute_divider_u97_b5/_al_u2569/clk
DUT_execute_divider_u97_b5/_al_u2569/FFD/q[0]
546 0.466000 0.957000 1.423000 1 1
DUT_execute_divider_r[5] DUT_execute_divider_u97_b5/_al_u2569/a[0]

Timing path: DUT_execute_divider_u97_b4/_al_u2566/clk->DUT_execute_divider_u97_b5/_al_u2569/FFD/q[0]
DUT_execute_divider_u97_b4/_al_u2566/clk
DUT_execute_divider_u97_b5/_al_u2569/FFD/q[0]
565 1.074000 0.957000 2.031000 2 2
DUT_execute_divider_r[4] DUT_execute_divider_u97_b5/_al_u2569/c[1]
_al_u2569_o DUT_execute_divider_u97_b5/_al_u2569/d[0]

Timing path: DUT_execute_divider_u102_b1/_al_u2443/clk->DUT_execute_divider_u97_b5/_al_u2569/FFD/q[0]
DUT_execute_divider_u102_b1/_al_u2443/clk
DUT_execute_divider_u97_b5/_al_u2569/FFD/q[0]
586 2.120000 0.957000 3.077000 2 2
DUT_execute_divider_state[1] _al_u2454/_al_u2679/e[0]
_al_u2454_o DUT_execute_divider_u97_b5/_al_u2569/c[0]


Endpoint: DUT_execute_divider_u97_b31/_al_u2560/FFD/q[0]
607 0.466000 16956 3
Timing path: DUT_execute_divider_u97_b31/_al_u2560/clk->DUT_execute_divider_u97_b31/_al_u2560/FFD/q[0]
DUT_execute_divider_u97_b31/_al_u2560/clk
DUT_execute_divider_u97_b31/_al_u2560/FFD/q[0]
609 0.466000 0.957000 1.423000 1 1
DUT_execute_divider_r[31] DUT_execute_divider_u97_b31/_al_u2560/a[0]

Timing path: DUT_execute_divider_u97_b30/_al_u2557/clk->DUT_execute_divider_u97_b31/_al_u2560/FFD/q[0]
DUT_execute_divider_u97_b30/_al_u2557/clk
DUT_execute_divider_u97_b31/_al_u2560/FFD/q[0]
628 1.337000 0.957000 2.294000 2 2
DUT_execute_divider_r[30] DUT_execute_divider_u97_b31/_al_u2560/d[1]
_al_u2560_o DUT_execute_divider_u97_b31/_al_u2560/d[0]

Timing path: DUT_execute_divider_u95_b26/_al_u2403/clk->DUT_execute_divider_u97_b31/_al_u2560/FFD/q[0]
DUT_execute_divider_u95_b26/_al_u2403/clk
DUT_execute_divider_u97_b31/_al_u2560/FFD/q[0]
649 3.196000 0.957000 4.153000 8 8
DUT_execute_divider_d[26] DUT_execute_divider_u95_b26/_al_u2403/d[1]
DUT_execute_divider_alu_op2[26] DUT_execute_divider_u42_25/DUT_execute_divider_u42_26/b[1]
DUT_execute_divider_u42_c27 DUT_execute_divider_u42_27/DUT_execute_divider_u42_28/fci
DUT_execute_divider_u42_c29 DUT_execute_divider_u42_29/DUT_execute_divider_u42_30/fci
DUT_execute_divider_u42_c31 DUT_execute_divider_u42_31/DUT_execute_divider_u42_cout/fci
DUT_execute_divider_n132[31] _al_u2559/_al_u2517/d[0]
_al_u2559_o DUT_execute_divider_u97_b31/_al_u2560/b[1]
_al_u2560_o DUT_execute_divider_u97_b31/_al_u2560/d[0]


Endpoint: DUT_execute_divider_u97_b29/_al_u2551/FFD/q[0]
682 0.466000 16508 3
Timing path: DUT_execute_divider_u97_b29/_al_u2551/clk->DUT_execute_divider_u97_b29/_al_u2551/FFD/q[0]
DUT_execute_divider_u97_b29/_al_u2551/clk
DUT_execute_divider_u97_b29/_al_u2551/FFD/q[0]
684 0.466000 0.957000 1.423000 1 1
DUT_execute_divider_r[29] DUT_execute_divider_u97_b29/_al_u2551/a[0]

Timing path: DUT_execute_divider_u97_b28/_al_u2548/clk->DUT_execute_divider_u97_b29/_al_u2551/FFD/q[0]
DUT_execute_divider_u97_b28/_al_u2548/clk
DUT_execute_divider_u97_b29/_al_u2551/FFD/q[0]
703 1.074000 0.957000 2.031000 2 2
DUT_execute_divider_r[28] DUT_execute_divider_u97_b29/_al_u2551/b[1]
_al_u2551_o DUT_execute_divider_u97_b29/_al_u2551/d[0]

Timing path: DUT_execute_divider_u102_b1/_al_u2443/clk->DUT_execute_divider_u97_b29/_al_u2551/FFD/q[0]
DUT_execute_divider_u102_b1/_al_u2443/clk
DUT_execute_divider_u97_b29/_al_u2551/FFD/q[0]
724 1.738000 0.957000 2.695000 2 2
DUT_execute_divider_state[1] _al_u2454/_al_u2679/e[0]
_al_u2454_o DUT_execute_divider_u97_b29/_al_u2551/c[0]



Recovery check
745 3
Endpoint: DUT_regfile_u48_b28/_al_u4600/SR
747 6.009000 1 1
Timing path: u22_b1/u22_b0/clk->DUT_regfile_u48_b28/_al_u4600/SR
u22_b1/u22_b0/clk
DUT_regfile_u48_b28/_al_u4600/SR
749 6.009000 10.583000 4.574000 2 2
rstcounter[1] DUT_execute_u213_b4/_al_u1865/d[1]
rst DUT_regfile_u48_b28/_al_u4600/sr


Endpoint: DUT_regfile_u48_b1/_al_u4420/SR
770 6.032000 1 1
Timing path: u22_b1/u22_b0/clk->DUT_regfile_u48_b1/_al_u4420/SR
u22_b1/u22_b0/clk
DUT_regfile_u48_b1/_al_u4420/SR
772 6.032000 10.583000 4.551000 2 2
rstcounter[1] DUT_execute_u213_b4/_al_u1865/d[1]
rst DUT_regfile_u48_b1/_al_u4420/sr


Endpoint: DUT_regfile_u48_b2/_al_u4640/SR
793 6.157000 1 1
Timing path: u22_b1/u22_b0/clk->DUT_regfile_u48_b2/_al_u4640/SR
u22_b1/u22_b0/clk
DUT_regfile_u48_b2/_al_u4640/SR
795 6.157000 10.583000 4.426000 2 2
rstcounter[1] DUT_execute_u213_b4/_al_u1865/d[1]
rst DUT_regfile_u48_b2/_al_u4640/sr



Removal check
816 3
Endpoint: DUT_execute_divider_u95_b9/_al_u2442/SR
818 0.757000 1 1
Timing path: u22_b1/u22_b0/clk->DUT_execute_divider_u95_b9/_al_u2442/SR
u22_b1/u22_b0/clk
DUT_execute_divider_u95_b9/_al_u2442/SR
820 0.757000 1.183000 1.940000 2 2
rstcounter[1] DUT_execute_u213_b4/_al_u1865/d[1]
rst DUT_execute_divider_u95_b9/_al_u2442/sr


Endpoint: DUT_execute_divider_u68_b0/_al_u2291/SR
841 0.757000 1 1
Timing path: u22_b1/u22_b0/clk->DUT_execute_divider_u68_b0/_al_u2291/SR
u22_b1/u22_b0/clk
DUT_execute_divider_u68_b0/_al_u2291/SR
843 0.757000 1.183000 1.940000 2 2
rstcounter[1] DUT_execute_u213_b4/_al_u1865/d[1]
rst DUT_execute_divider_u68_b0/_al_u2291/sr


Endpoint: DUT_execute_divider_u97_b31/_al_u2560/SR
864 0.787000 1 1
Timing path: u22_b1/u22_b0/clk->DUT_execute_divider_u97_b31/_al_u2560/SR
u22_b1/u22_b0/clk
DUT_execute_divider_u97_b31/_al_u2560/SR
866 0.787000 1.183000 1.970000 2 2
rstcounter[1] DUT_execute_u213_b4/_al_u1865/d[1]
rst DUT_execute_divider_u97_b31/_al_u2560/sr





Timing group statistics: 
	Clock constraints: 
	   Clock Name                             Min Period     Max Freq           Skew      Fanout
	   clk (10.000 ns)                          18.186ns      54.987MHz        0.020ns      2982
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


