##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CMG_UART_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for Clock_4
		4.5::Critical Path Report for Clock_6
		4.6::Critical Path Report for CyBUS_CLK
		4.7::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CMG_UART_IntClock:R)
		5.3::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.7::Critical Path Report for (CMG_UART_IntClock:R vs. CMG_UART_IntClock:R)
		5.8::Critical Path Report for (Clock_6:R vs. Clock_6:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: CMG_UART_IntClock        | Frequency: 65.03 MHz  | Target: 0.08 MHz   | 
Clock: Clock_1                  | Frequency: 59.51 MHz  | Target: 0.80 MHz   | 
Clock: Clock_2                  | Frequency: 67.98 MHz  | Target: 3.00 MHz   | 
Clock: Clock_3                  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_3(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_3(routed)          | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_4                  | Frequency: 51.03 MHz  | Target: 24.00 MHz  | 
Clock: Clock_5                  | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_6                  | Frequency: 79.90 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK                | Frequency: 82.42 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK             | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 48.00 MHz  | 
Clock: UART_IntClock            | Frequency: 57.28 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CMG_UART_IntClock  CMG_UART_IntClock  1.30208e+007     13005455    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1            Clock_1            1.25e+006        1233195     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2            Clock_2            333333           318622      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4            Clock_4            41666.7          22070       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_6            Clock_6            41666.7          29151       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CMG_UART_IntClock  20833.3          8701        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_IntClock      20833.3          9831        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock      UART_IntClock      2.16667e+006     2149209     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase  
-----------------------  ------------  ----------------  
FrontHall_Pin(0)_PAD     19474         Clock_5:R         
Handle_Encoder_A(0)_PAD  14879         Clock_4:R         
Handle_Encoder_B(0)_PAD  15851         Clock_4:R         
Motor_Encoder_A(0)_PAD   16947         Clock_4:R         
Motor_Encoder_B(0)_PAD   14708         Clock_4:R         
RearHall_Pin(0)_PAD      14529         Clock_5:R         
Rx_SBUS(0)_PAD           15000         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase     
-------------------  ------------  -------------------  
Brake_PWM(0)_PAD     24631         Clock_2:R            
CMG_Tx(0)_PAD        30870         CMG_UART_IntClock:R  
Steering_PWM(0)_PAD  22715         Clock_6:R            
Tx_RPi(0)_PAD        29221         UART_IntClock:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CMG_UART_IntClock
***********************************************
Clock: CMG_UART_IntClock
Frequency: 65.03 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_0\/q
Path End       : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13005455p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -4330
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13016503

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11048
-------------------------------------   ----- 
End-of-path arrival time (ps)           11048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_0\/q                      macrocell125      875    875  13005455  RISE       1
\CMG_UART:BUART:counter_load_not\/main_1           macrocell33      5512   6387  13005455  RISE       1
\CMG_UART:BUART:counter_load_not\/q                macrocell33      2345   8732  13005455  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2317  11048  13005455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 59.51 MHz | Target: 0.80 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \SBUS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1233195p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13045
-------------------------------------   ----- 
End-of-path arrival time (ps)           13045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q            macrocell87    875    875  1233195  RISE       1
\SBUS_UART:BUART:rx_counter_load\/main_0  macrocell18   7557   8432  1233195  RISE       1
\SBUS_UART:BUART:rx_counter_load\/q       macrocell18   2345  10777  1233195  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/load   count7cell    2268  13045  1233195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 67.98 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:runmode_enable\/q
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 318622p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -2960
--------------------------------------------   ------ 
End-of-path required time (ps)                 330373

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11751
-------------------------------------   ----- 
End-of-path arrival time (ps)           11751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:runmode_enable\/q         macrocell103      875    875  318622  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9    7286   8161  318622  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    3590  11751  318622  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  11751  318622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 51.03 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22070p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2960
--------------------------------------------   ----- 
End-of-path required time (ps)                 38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16637
-------------------------------------   ----- 
End-of-path arrival time (ps)           16637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    530    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   1920   2450  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell25      5169   7619  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell25      2345   9964  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   3083  13047  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   3590  16637  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  16637  22070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell12      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Clock_6
*************************************
Clock: Clock_6
Frequency: 79.90 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29151p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                   -2960
--------------------------------------------   ----- 
End-of-path required time (ps)                 38707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    530    530  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    530  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   1920   2450  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3516   5966  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   3590   9556  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0   9556  29151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell4       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 82.42 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CMG_Rx(0)_SYNC/out
Path End       : \CMG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \CMG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 8701p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. CMG_UART_IntClock:R#2)   20833
- Setup time                                                 -2430
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               18403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CMG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
CMG_Rx(0)_SYNC/out                          synccell          710    710   8701  RISE       1
\CMG_UART:BUART:rx_postpoll\/main_2         macrocell37      4357   5067   8701  RISE       1
\CMG_UART:BUART:rx_postpoll\/q              macrocell37      2345   7412   8701  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2291   9702   8701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 57.28 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149209p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -4330
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2162337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13127
-------------------------------------   ----- 
End-of-path arrival time (ps)           13127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell73      875    875  2149209  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell11     7617   8492  2149209  RISE       1
\UART:BUART:counter_load_not\/q                macrocell11     2345  10837  2149209  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2291  13127  2149209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)_SYNC/out
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 9831p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_IntClock:R#2)   20833
- Setup time                                             -2430
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8572
-------------------------------------   ---- 
End-of-path arrival time (ps)           8572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RPi(0)_SYNC/out                      synccell         710    710   9831  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell15     3222   3932   9831  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell15     2345   6277   9831  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2296   8572   9831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CMG_UART_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CMG_Rx(0)_SYNC/out
Path End       : \CMG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \CMG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 8701p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. CMG_UART_IntClock:R#2)   20833
- Setup time                                                 -2430
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               18403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CMG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
CMG_Rx(0)_SYNC/out                          synccell          710    710   8701  RISE       1
\CMG_UART:BUART:rx_postpoll\/main_2         macrocell37      4357   5067   8701  RISE       1
\CMG_UART:BUART:rx_postpoll\/q              macrocell37      2345   7412   8701  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2291   9702   8701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1


5.3::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22070p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2960
--------------------------------------------   ----- 
End-of-path required time (ps)                 38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16637
-------------------------------------   ----- 
End-of-path arrival time (ps)           16637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    530    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   1920   2450  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell25      5169   7619  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell25      2345   9964  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   3083  13047  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   3590  16637  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  16637  22070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell12      0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:runmode_enable\/q
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 318622p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -2960
--------------------------------------------   ------ 
End-of-path required time (ps)                 330373

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11751
-------------------------------------   ----- 
End-of-path arrival time (ps)           11751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:runmode_enable\/q         macrocell103      875    875  318622  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9    7286   8161  318622  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    3590  11751  318622  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  11751  318622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \SBUS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1233195p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13045
-------------------------------------   ----- 
End-of-path arrival time (ps)           13045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q            macrocell87    875    875  1233195  RISE       1
\SBUS_UART:BUART:rx_counter_load\/main_0  macrocell18   7557   8432  1233195  RISE       1
\SBUS_UART:BUART:rx_counter_load\/q       macrocell18   2345  10777  1233195  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/load   count7cell    2268  13045  1233195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1


5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149209p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -4330
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2162337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13127
-------------------------------------   ----- 
End-of-path arrival time (ps)           13127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell73      875    875  2149209  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell11     7617   8492  2149209  RISE       1
\UART:BUART:counter_load_not\/q                macrocell11     2345  10837  2149209  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2291  13127  2149209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1


5.7::Critical Path Report for (CMG_UART_IntClock:R vs. CMG_UART_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_0\/q
Path End       : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13005455p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -4330
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13016503

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11048
-------------------------------------   ----- 
End-of-path arrival time (ps)           11048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_0\/q                      macrocell125      875    875  13005455  RISE       1
\CMG_UART:BUART:counter_load_not\/main_1           macrocell33      5512   6387  13005455  RISE       1
\CMG_UART:BUART:counter_load_not\/q                macrocell33      2345   8732  13005455  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2317  11048  13005455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1


5.8::Critical Path Report for (Clock_6:R vs. Clock_6:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29151p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                   -2960
--------------------------------------------   ----- 
End-of-path required time (ps)                 38707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    530    530  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    530  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   1920   2450  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3516   5966  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   3590   9556  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0   9556  29151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CMG_Rx(0)_SYNC/out
Path End       : \CMG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \CMG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 8701p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. CMG_UART_IntClock:R#2)   20833
- Setup time                                                 -2430
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               18403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CMG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
CMG_Rx(0)_SYNC/out                          synccell          710    710   8701  RISE       1
\CMG_UART:BUART:rx_postpoll\/main_2         macrocell37      4357   5067   8701  RISE       1
\CMG_UART:BUART:rx_postpoll\/q              macrocell37      2345   7412   8701  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2291   9702   8701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)_SYNC/out
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 9831p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_IntClock:R#2)   20833
- Setup time                                             -2430
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8572
-------------------------------------   ---- 
End-of-path arrival time (ps)           8572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RPi(0)_SYNC/out                      synccell         710    710   9831  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell15     3222   3932   9831  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell15     2345   6277   9831  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2296   8572   9831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)_SYNC/out
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13001p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_IntClock:R#2)   20833
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5376
-------------------------------------   ---- 
End-of-path arrival time (ps)           5376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)_SYNC/out               synccell       710    710   9831  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell85   4666   5376  13001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CMG_Rx(0)_SYNC/out
Path End       : \CMG_UART:BUART:pollcount_0\/main_3
Capture Clock  : \CMG_UART:BUART:pollcount_0\/clock_0
Path slack     : 13310p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. CMG_UART_IntClock:R#2)   20833
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CMG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
CMG_Rx(0)_SYNC/out                   synccell        710    710   8701  RISE       1
\CMG_UART:BUART:pollcount_0\/main_3  macrocell136   4357   5067  13310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CMG_Rx(0)_SYNC/out
Path End       : \CMG_UART:BUART:rx_last\/main_0
Capture Clock  : \CMG_UART:BUART:rx_last\/clock_0
Path slack     : 13310p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. CMG_UART_IntClock:R#2)   20833
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CMG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
CMG_Rx(0)_SYNC/out               synccell        710    710   8701  RISE       1
\CMG_UART:BUART:rx_last\/main_0  macrocell139   4357   5067  13310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_last\/clock_0                           macrocell139        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)_SYNC/out
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13532p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_IntClock:R#2)   20833
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)_SYNC/out               synccell       710    710   9831  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell77   4134   4844  13532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13532p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_IntClock:R#2)   20833
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)_SYNC/out              synccell       710    710   9831  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell80   4134   4844  13532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CMG_Rx(0)_SYNC/out
Path End       : \CMG_UART:BUART:rx_state_0\/main_10
Capture Clock  : \CMG_UART:BUART:rx_state_0\/clock_0
Path slack     : 14236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. CMG_UART_IntClock:R#2)   20833
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CMG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
CMG_Rx(0)_SYNC/out                   synccell        710    710   8701  RISE       1
\CMG_UART:BUART:rx_state_0\/main_10  macrocell129   3431   4141  14236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CMG_Rx(0)_SYNC/out
Path End       : \CMG_UART:BUART:rx_state_2\/main_9
Capture Clock  : \CMG_UART:BUART:rx_state_2\/clock_0
Path slack     : 14236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. CMG_UART_IntClock:R#2)   20833
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CMG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
CMG_Rx(0)_SYNC/out                  synccell        710    710   8701  RISE       1
\CMG_UART:BUART:rx_state_2\/main_9  macrocell132   3431   4141  14236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CMG_Rx(0)_SYNC/out
Path End       : \CMG_UART:BUART:rx_status_3\/main_7
Capture Clock  : \CMG_UART:BUART:rx_status_3\/clock_0
Path slack     : 14245p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. CMG_UART_IntClock:R#2)   20833
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CMG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
CMG_Rx(0)_SYNC/out                   synccell        710    710   8701  RISE       1
\CMG_UART:BUART:rx_status_3\/main_7  macrocell138   3422   4132  14245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)_SYNC/out
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 14445p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_IntClock:R#2)   20833
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)_SYNC/out  synccell       710    710   9831  RISE       1
MODIN2_1/main_4     macrocell83   3222   3932  14445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)_SYNC/out
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 14445p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_IntClock:R#2)   20833
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)_SYNC/out  synccell       710    710   9831  RISE       1
MODIN2_0/main_3     macrocell84   3222   3932  14445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 14445p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_IntClock:R#2)   20833
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)_SYNC/out           synccell       710    710   9831  RISE       1
\UART:BUART:rx_last\/main_0  macrocell86   3222   3932  14445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CMG_Rx(0)_SYNC/out
Path End       : \CMG_UART:BUART:pollcount_1\/main_4
Capture Clock  : \CMG_UART:BUART:pollcount_1\/clock_0
Path slack     : 14458p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#625 vs. CMG_UART_IntClock:R#2)   20833
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3918
-------------------------------------   ---- 
End-of-path arrival time (ps)           3918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CMG_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
CMG_Rx(0)_SYNC/out                   synccell        710    710   8701  RISE       1
\CMG_UART:BUART:pollcount_1\/main_4  macrocell135   3208   3918  14458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22070p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2960
--------------------------------------------   ----- 
End-of-path required time (ps)                 38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16637
-------------------------------------   ----- 
End-of-path arrival time (ps)           16637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    530    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   1920   2450  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell25      5169   7619  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell25      2345   9964  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   3083  13047  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   3590  16637  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  16637  22070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell12      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1251\/main_7
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 23181p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16028
-------------------------------------   ----- 
End-of-path arrival time (ps)           16028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q     macrocell122    875    875  23181  RISE       1
\QuadDec_1:Net_1251_split\/main_6  macrocell1     9148  10023  23181  RISE       1
\QuadDec_1:Net_1251_split\/q       macrocell1     2345  12368  23181  RISE       1
\QuadDec_1:Net_1251\/main_7        macrocell109   3660  16028  23181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24379p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    530    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   1920   2450  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell25      5169   7619  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell25      2345   9964  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell12   3083  13047  24379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell12      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 24380p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    530    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   1920   2450  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell25      5169   7619  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell25      2345   9964  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   3083  13047  24380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1203\/main_5
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 24540p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14670
-------------------------------------   ----- 
End-of-path arrival time (ps)           14670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q     macrocell122    875    875  23181  RISE       1
\QuadDec_1:Net_1203_split\/main_6  macrocell137   8535   9410  24540  RISE       1
\QuadDec_1:Net_1203_split\/q       macrocell137   2345  11755  24540  RISE       1
\QuadDec_1:Net_1203\/main_5        macrocell116   2915  14670  24540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24854p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2960
--------------------------------------------   ----- 
End-of-path required time (ps)                 38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13853
-------------------------------------   ----- 
End-of-path arrival time (ps)           13853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1203\/q                                    macrocell60      875    875  24854  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      3221   4096  24854  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell6      2345   6441  24854  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3821  10263  24854  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   3590  13853  24854  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  13853  24854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Net_1203\/main_5
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 26894p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12316
-------------------------------------   ----- 
End-of-path arrival time (ps)           12316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q             macrocell63     875    875  26481  RISE       1
\Handle_Encoder:Net_1203_split\/main_0  macrocell114   6792   7667  26894  RISE       1
\Handle_Encoder:Net_1203_split\/q       macrocell114   2345  10012  26894  RISE       1
\Handle_Encoder:Net_1203\/main_5        macrocell60    2304  12316  26894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 27162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10264
-------------------------------------   ----- 
End-of-path arrival time (ps)           10264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1203\/q                                    macrocell60      875    875  24854  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      3221   4096  24854  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell6      2345   6441  24854  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3823  10264  27162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 27164p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10263
-------------------------------------   ----- 
End-of-path arrival time (ps)           10263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1203\/q                                    macrocell60      875    875  24854  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      3221   4096  24854  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell6      2345   6441  24854  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3821  10263  27164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 27327p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10100
-------------------------------------   ----- 
End-of-path arrival time (ps)           10100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell1    470    470  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell2      0    470  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell2   1900   2370  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell2      2777   5147  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell2      2345   7492  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2608  10100  27327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 27328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10099
-------------------------------------   ----- 
End-of-path arrival time (ps)           10099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell1    470    470  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell2      0    470  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell2   1900   2370  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell2      2777   5147  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell2      2345   7492  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2607  10099  27328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1251\/main_7
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 27439p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11771
-------------------------------------   ----- 
End-of-path arrival time (ps)           11771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q     macrocell66    875    875  27439  RISE       1
\Handle_Encoder:Net_1251_split\/main_6  macrocell58   5638   6513  27439  RISE       1
\Handle_Encoder:Net_1251_split\/q       macrocell58   2345   8858  27439  RISE       1
\Handle_Encoder:Net_1251\/main_7        macrocell53   2913  11771  27439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 27514p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9912
-------------------------------------   ---- 
End-of-path arrival time (ps)           9912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1203\/q                                    macrocell116      875    875  25204  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell29      3608   4483  25204  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/q               macrocell29      2345   6828  25204  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell11   3084   9912  27514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 27516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1203\/q                                    macrocell116      875    875  25204  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell29      3608   4483  25204  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/q               macrocell29      2345   6828  25204  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell12   3083   9911  27516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell12      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 28395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12922
-------------------------------------   ----- 
End-of-path arrival time (ps)           12922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell109        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                macrocell109    875    875  26266  RISE       1
\QuadDec_1:Net_530\/main_1            macrocell30    7387   8262  28395  RISE       1
\QuadDec_1:Net_530\/q                 macrocell30    2345  10607  28395  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_0  statusicell9   2314  12922  28395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell9        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 28396p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12921
-------------------------------------   ----- 
End-of-path arrival time (ps)           12921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell109        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                macrocell109    875    875  26266  RISE       1
\QuadDec_1:Net_611\/main_1            macrocell31    7387   8262  28396  RISE       1
\QuadDec_1:Net_611\/q                 macrocell31    2345  10607  28396  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_1  statusicell9   2313  12921  28396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell9        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28759p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12557
-------------------------------------   ----- 
End-of-path arrival time (ps)           12557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    530    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   1920   2450  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_3\/main_0            macrocell28      4084   6534  28759  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_3\/q                 macrocell28      2345   8879  28759  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell8     3678  12557  28759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell8        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 28767p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10443
-------------------------------------   ----- 
End-of-path arrival time (ps)           10443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell119        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q             macrocell119    875    875  24627  RISE       1
\QuadDec_1:bQuadDec:error\/main_0  macrocell120   9568  10443  28767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 28767p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10443
-------------------------------------   ----- 
End-of-path arrival time (ps)           10443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q               macrocell119    875    875  24627  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_0  macrocell121   9568  10443  28767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29151p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                   -2960
--------------------------------------------   ----- 
End-of-path required time (ps)                 38707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    530    530  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    530  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   1920   2450  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3516   5966  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   3590   9556  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0   9556  29151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell4       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1251\/main_4
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 29344p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell120        0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell120    875    875  25157  RISE       1
\QuadDec_1:Net_1251\/main_4   macrocell109   8991   9866  29344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1203\/main_2
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 29344p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell120        0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell120    875    875  25157  RISE       1
\QuadDec_1:Net_1203\/main_2   macrocell116   8991   9866  29344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1260\/main_1
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 29361p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9849
-------------------------------------   ---- 
End-of-path arrival time (ps)           9849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell120        0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell120    875    875  25157  RISE       1
\QuadDec_1:Net_1260\/main_1   macrocell119   8974   9849  29361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell119        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29437p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11880
-------------------------------------   ----- 
End-of-path arrival time (ps)           11880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    530    530  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    530  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   1920   2450  29151  RISE       1
\PWM_Steer:PWMUDB:status_2\/main_1          macrocell9      2600   5050  29437  RISE       1
\PWM_Steer:PWMUDB:status_2\/q               macrocell9      2345   7395  29437  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_2  statusicell3    4485  11880  29437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 29538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9671
-------------------------------------   ---- 
End-of-path arrival time (ps)           9671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q             macrocell63    875    875  26481  RISE       1
\Handle_Encoder:bQuadDec:error\/main_0  macrocell64   8796   9671  29538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 29539p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11777
-------------------------------------   ----- 
End-of-path arrival time (ps)           11777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell57         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q  macrocell57     875    875  29539  RISE       1
\Handle_Encoder:Net_530\/main_2                  macrocell7     4901   5776  29539  RISE       1
\Handle_Encoder:Net_530\/q                       macrocell7     2345   8121  29539  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_0        statusicell2   3656  11777  29539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 29542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11775
-------------------------------------   ----- 
End-of-path arrival time (ps)           11775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell57         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q  macrocell57     875    875  29539  RISE       1
\Handle_Encoder:Net_611\/main_2                  macrocell8     4901   5776  29542  RISE       1
\Handle_Encoder:Net_611\/q                       macrocell8     2345   8121  29542  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_1        statusicell2   3654  11775  29542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29736p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11580
-------------------------------------   ----- 
End-of-path arrival time (ps)           11580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    530    530  25103  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    530  25103  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   1920   2450  25103  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_3\/main_0            macrocell5      3858   6308  29736  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_3\/q                 macrocell5      2345   8653  29736  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2928  11580  29736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell1        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1251\/main_5
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 29851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9358
-------------------------------------   ---- 
End-of-path arrival time (ps)           9358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell121    875    875  25507  RISE       1
\QuadDec_1:Net_1251\/main_5     macrocell109   8483   9358  29851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1203\/main_3
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 29851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9358
-------------------------------------   ---- 
End-of-path arrival time (ps)           9358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell121    875    875  25507  RISE       1
\QuadDec_1:Net_1203\/main_3     macrocell116   8483   9358  29851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1260\/main_2
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 29916p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9294
-------------------------------------   ---- 
End-of-path arrival time (ps)           9294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell121    875    875  25507  RISE       1
\QuadDec_1:Net_1260\/main_2     macrocell119   8419   9294  29916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell119        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 29979p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9231
-------------------------------------   ---- 
End-of-path arrival time (ps)           9231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q       macrocell65    875    875  26952  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_4  macrocell66   8356   9231  29979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 29999p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9211
-------------------------------------   ---- 
End-of-path arrival time (ps)           9211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q     macrocell65    875    875  26952  RISE       1
\Handle_Encoder:bQuadDec:error\/main_4  macrocell64   8336   9211  29999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 30096p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9114
-------------------------------------   ---- 
End-of-path arrival time (ps)           9114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q               macrocell63    875    875  26481  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_0  macrocell66   8239   9114  30096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Net_1275\/main_1
Capture Clock  : \QuadDec_1:Net_1275\/clock_0
Path slack     : 30102p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9108
-------------------------------------   ---- 
End-of-path arrival time (ps)           9108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    470    470  23309  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    470  23309  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   1900   2370  23309  RISE       1
\QuadDec_1:Net_1275\/main_1                             macrocell112     6738   9108  30102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1275\/clock_0                               macrocell112        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30145p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11172
-------------------------------------   ----- 
End-of-path arrival time (ps)           11172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    470    470  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    470  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   1900   2370  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2777   5147  30145  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_2\/q                 macrocell4      2345   7492  30145  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    3680  11172  30145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell1        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Net_1275\/main_0
Capture Clock  : \QuadDec_1:Net_1275\/clock_0
Path slack     : 30163p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    530    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   1920   2450  22070  RISE       1
\QuadDec_1:Net_1275\/main_0                             macrocell112     6597   9047  30163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1275\/clock_0                               macrocell112        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_3
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 30250p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8960
-------------------------------------   ---- 
End-of-path arrival time (ps)           8960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell118    875    875  24061  RISE       1
\QuadDec_1:Net_1251\/main_3         macrocell109   8085   8960  30250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_1
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 30250p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8960
-------------------------------------   ---- 
End-of-path arrival time (ps)           8960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell118    875    875  24061  RISE       1
\QuadDec_1:Net_1203\/main_1         macrocell116   8085   8960  30250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 30282p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8928
-------------------------------------   ---- 
End-of-path arrival time (ps)           8928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q               macrocell119    875    875  24627  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_0  macrocell122   8053   8928  30282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1260\/main_3
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 30346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell66    875    875  27439  RISE       1
\Handle_Encoder:Net_1260\/main_3     macrocell63   7988   8863  30346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 30346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q       macrocell66    875    875  27439  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_5  macrocell65   7988   8863  30346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30449p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10868
-------------------------------------   ----- 
End-of-path arrival time (ps)           10868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1    960    960  30449  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0    960  30449  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   1580   2540  30449  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2306   4846  30449  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_0\/q                  macrocell3      2345   7191  30449  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    3676  10868  30449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell1        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 30661p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8549
-------------------------------------   ---- 
End-of-path arrival time (ps)           8549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q   macrocell62    875    875  27472  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_2  macrocell65   7674   8549  30661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1251\/main_6
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 30687p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell122    875    875  23181  RISE       1
\QuadDec_1:Net_1251\/main_6     macrocell109   7648   8523  30687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1203\/main_4
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 30687p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell122    875    875  23181  RISE       1
\QuadDec_1:Net_1203\/main_4     macrocell116   7648   8523  30687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1260\/main_3
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 30766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8444
-------------------------------------   ---- 
End-of-path arrival time (ps)           8444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell122    875    875  23181  RISE       1
\QuadDec_1:Net_1260\/main_3     macrocell119   7569   8444  30766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell119        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Net_1251\/main_1
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 30992p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8217
-------------------------------------   ---- 
End-of-path arrival time (ps)           8217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q       macrocell63    875    875  26481  RISE       1
\Handle_Encoder:Net_1251\/main_1  macrocell53   7342   8217  30992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1251\/main_5
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 31050p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8160
-------------------------------------   ---- 
End-of-path arrival time (ps)           8160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell65    875    875  26952  RISE       1
\Handle_Encoder:Net_1251\/main_5     macrocell53   7285   8160  31050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1203\/main_3
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 31050p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8160
-------------------------------------   ---- 
End-of-path arrival time (ps)           8160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell65    875    875  26952  RISE       1
\Handle_Encoder:Net_1203\/main_3     macrocell60   7285   8160  31050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31051p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    470    470  23309  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    470  23309  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   1900   2370  23309  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_2\/main_0            macrocell27      3244   5614  31051  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_2\/q                 macrocell27      2345   7959  31051  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell8     2307  10266  31051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell8        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31233p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10084
-------------------------------------   ----- 
End-of-path arrival time (ps)           10084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11    960    960  31233  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0    960  31233  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   1580   2540  31233  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_0\/main_0             macrocell26      2883   5423  31233  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_0\/q                  macrocell26      2345   7768  31233  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell8     2315  10084  31233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell8        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_2
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 31285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell117    875    875  23463  RISE       1
\QuadDec_1:Net_1251\/main_2         macrocell109   7050   7925  31285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_0
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 31285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell117    875    875  23463  RISE       1
\QuadDec_1:Net_1203\/main_0         macrocell116   7050   7925  31285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 31423p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell109        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                                    macrocell109      875    875  26266  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell12   5129   6004  31423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell12      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 31427p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell109        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                                    macrocell109      875    875  26266  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell11   5125   6000  31427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31461p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    530    530  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    530  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   1920   2450  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3516   5966  31461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 31486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1251\/q                                    macrocell53      875    875  29180  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   5066   5941  31486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 31490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1251\/q                                    macrocell53      875    875  29180  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5062   5937  31490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1260\/main_1
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 31529p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell64    875    875  27932  RISE       1
\Handle_Encoder:Net_1260\/main_1   macrocell63   6806   7681  31529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 31529p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q         macrocell64    875    875  27932  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_3  macrocell65   6806   7681  31529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 31549p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q   macrocell61    875    875  28382  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_1  macrocell65   6786   7661  31549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 31598p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7612
-------------------------------------   ---- 
End-of-path arrival time (ps)           7612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell120        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell120    875    875  25157  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_3  macrocell122   6737   7612  31598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 31650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9666
-------------------------------------   ---- 
End-of-path arrival time (ps)           9666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell119        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q                macrocell119    875    875  24627  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_2  statusicell9   8791   9666  31650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell9        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 32001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    530    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   1920   2450  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell111     4759   7209  32001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell111        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 32380p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    530    530  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    530  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   1920   2450  29151  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2597   5047  32380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell4       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 32496p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q   macrocell61    875    875  28382  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_1  macrocell66   5839   6714  32496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 32513p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell61    875    875  28382  RISE       1
\Handle_Encoder:bQuadDec:error\/main_1   macrocell64   5822   6697  32513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 32902p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    530    530  25103  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    530  25103  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   1920   2450  25103  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell55     3858   6308  32902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell55         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 33033p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q          macrocell120    875    875  25157  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_3  statusicell9   7409   8284  33033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell9        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 33075p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell117    875    875  23463  RISE       1
\QuadDec_1:bQuadDec:error\/main_1   macrocell120   5260   6135  33075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 33075p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell117    875    875  23463  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_1  macrocell121   5260   6135  33075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33118p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8199
-------------------------------------   ---- 
End-of-path arrival time (ps)           8199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    530    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    530  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   1920   2450  22070  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell8     5749   8199  33118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell8        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 33147p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell121    875    875  25507  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_4  macrocell122   5187   6062  33147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 33153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q         macrocell67      875    875  30225  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3398   4273  33153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell4       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1251\/main_4
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 33162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell64    875    875  27932  RISE       1
\Handle_Encoder:Net_1251\/main_4   macrocell53   5172   6047  33162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1203\/main_2
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 33162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell64    875    875  27932  RISE       1
\Handle_Encoder:Net_1203\/main_2   macrocell60   5172   6047  33162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1251\/main_6
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 33175p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6035
-------------------------------------   ---- 
End-of-path arrival time (ps)           6035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell66    875    875  27439  RISE       1
\Handle_Encoder:Net_1251\/main_6     macrocell53   5160   6035  33175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1203\/main_4
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 33175p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6035
-------------------------------------   ---- 
End-of-path arrival time (ps)           6035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell66    875    875  27439  RISE       1
\Handle_Encoder:Net_1203\/main_4     macrocell60   5160   6035  33175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33339p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    530    530  25103  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    530  25103  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   1920   2450  25103  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    5527   7977  33339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell1        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 33403p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q     macrocell122    875    875  23181  RISE       1
\QuadDec_1:bQuadDec:error\/main_5  macrocell120   4932   5807  33403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 33403p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell122    875    875  23181  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_5  macrocell121   4932   5807  33403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 33445p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell118    875    875  24061  RISE       1
\QuadDec_1:bQuadDec:error\/main_2   macrocell120   4890   5765  33445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 33445p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell118    875    875  24061  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_2  macrocell121   4890   5765  33445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33564p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q       macrocell61    875    875  28382  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell61   4770   5645  33564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell61         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 33595p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    470    470  23309  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    470  23309  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   1900   2370  23309  RISE       1
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell110     3244   5614  33595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell110        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 33644p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q                macrocell63     875    875  26481  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_2  statusicell2   6798   7673  33644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 33787p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11    960    960  31233  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0    960  31233  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   1580   2540  31233  RISE       1
\QuadDec_1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell113     2883   5423  33787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell113        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 33968p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell118    875    875  24061  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_2  macrocell122   4366   5241  33968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steer:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:prevCompare1\/clock_0
Path slack     : 33976p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1060   1060  33976  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1060  33976  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   1560   2620  33976  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/main_0     macrocell68     2614   5234  33976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steer:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Steer:PWMUDB:status_0\/clock_0
Path slack     : 33976p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1060   1060  33976  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1060  33976  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   1560   2620  33976  RISE       1
\PWM_Steer:PWMUDB:status_0\/main_1         macrocell69     2614   5234  33976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_273/main_1
Capture Clock  : Net_273/clock_0
Path slack     : 33986p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1060   1060  33976  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1060  33976  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   1560   2620  33976  RISE       1
Net_273/main_1                             macrocell70     2604   5224  33986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_273/clock_0                                            macrocell70         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 34033p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    470    470  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    470  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   1900   2370  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell54     2807   5177  34033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell54         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Net_1275\/main_1
Capture Clock  : \Handle_Encoder:Net_1275\/clock_0
Path slack     : 34063p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    470    470  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    470  25017  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   1900   2370  25017  RISE       1
\Handle_Encoder:Net_1275\/main_1                             macrocell56     2777   5147  34063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1275\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1260\/main_0
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 34147p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell119        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q       macrocell119    875    875  24627  RISE       1
\QuadDec_1:Net_1260\/main_0  macrocell119   4187   5062  34147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell119        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1260\/main_2
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 34149p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell65    875    875  26952  RISE       1
\Handle_Encoder:Net_1260\/main_2     macrocell63   4186   5061  34149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 34149p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q       macrocell65    875    875  26952  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_4  macrocell65   4186   5061  34149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Net_1275\/main_0
Capture Clock  : \Handle_Encoder:Net_1275\/clock_0
Path slack     : 34149p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    530    530  25103  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    530  25103  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   1920   2450  25103  RISE       1
\Handle_Encoder:Net_1275\/main_0                             macrocell56     2611   5061  34149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1275\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 34165p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1203\/q                              macrocell116    875    875  25204  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell115   4170   5045  34165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell115        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 34239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3187
-------------------------------------   ---- 
End-of-path arrival time (ps)           3187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q         macrocell67      875    875  30225  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2312   3187  34239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 34241p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell122    875    875  23181  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_5  macrocell122   4094   4969  34241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1251\/main_1
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 34288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell119        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q       macrocell119    875    875  24627  RISE       1
\QuadDec_1:Net_1251\/main_1  macrocell109   4046   4921  34288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1251\/main_3
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 34304p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell62    875    875  27472  RISE       1
\Handle_Encoder:Net_1251\/main_3         macrocell53   4031   4906  34304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1203\/main_1
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 34304p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell62    875    875  27472  RISE       1
\Handle_Encoder:Net_1203\/main_1         macrocell60   4031   4906  34304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 34363p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1    960    960  30449  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0    960  30449  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   1580   2540  30449  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell57     2306   4846  34363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell57         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34448p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q       macrocell117    875    875  23463  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_3  macrocell117   3887   4762  34448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 34450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell117    875    875  23463  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_1  macrocell122   3885   4760  34450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:Net_1251\/main_2
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 34526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell61    875    875  28382  RISE       1
\Handle_Encoder:Net_1251\/main_2         macrocell53   3809   4684  34526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:Net_1203\/main_0
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 34526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell61    875    875  28382  RISE       1
\Handle_Encoder:Net_1203\/main_0         macrocell60   3809   4684  34526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 34598p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell120        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q       macrocell120    875    875  25157  RISE       1
\QuadDec_1:bQuadDec:error\/main_3  macrocell120   3737   4612  34598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 34598p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell120        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell120    875    875  25157  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_3  macrocell121   3737   4612  34598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34735p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q       macrocell118    875    875  24061  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_3  macrocell118   3599   4474  34735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 34844p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q     macrocell121    875    875  25507  RISE       1
\QuadDec_1:bQuadDec:error\/main_4  macrocell120   3491   4366  34844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 34844p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell121    875    875  25507  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_4  macrocell121   3491   4366  34844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34857p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6810
-------------------------------------   ---- 
End-of-path arrival time (ps)           6810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q                             macrocell63     875    875  26481  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   5935   6810  34857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell1        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Net_1251\/main_0
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 34889p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell109        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q       macrocell109    875    875  26266  RISE       1
\QuadDec_1:Net_1251\/main_0  macrocell109   3445   4320  34889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34921p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4288
-------------------------------------   ---- 
End-of-path arrival time (ps)           4288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q  macrocell51     875    875  34921  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_1  macrocell118   3413   4288  34921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 34938p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q       macrocell50    875    875  34938  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0  macrocell51   3397   4272  34938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell51         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : Net_273/main_0
Capture Clock  : Net_273/clock_0
Path slack     : 34948p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q  macrocell67    875    875  30225  RISE       1
Net_273/main_0                       macrocell70   3387   4262  34948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_273/clock_0                                            macrocell70         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 35113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1203\/q                              macrocell60    875    875  24854  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell59   3221   4096  35113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell59         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 35121p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell42         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell42    875    875  35121  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell43   3213   4088  35121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell43         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 35276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell62    875    875  27472  RISE       1
\Handle_Encoder:bQuadDec:error\/main_2   macrocell64   3059   3934  35276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 35276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q       macrocell62    875    875  27472  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell62   3058   3933  35276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell62         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 35391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q   macrocell62    875    875  27472  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_2  macrocell66   2943   3818  35391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 35415p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_2\/q  macrocell52     875    875  35415  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_2  macrocell118   2919   3794  35415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 35437p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell43    875    875  35437  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell61   2897   3772  35437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell61         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Net_1260\/main_0
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 35529p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3681
-------------------------------------   ---- 
End-of-path arrival time (ps)           3681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q       macrocell63    875    875  26481  RISE       1
\Handle_Encoder:Net_1260\/main_0  macrocell63   2806   3681  35529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 35529p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3681
-------------------------------------   ---- 
End-of-path arrival time (ps)           3681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1260\/q               macrocell63    875    875  26481  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_0  macrocell65   2806   3681  35529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 35535p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3675
-------------------------------------   ---- 
End-of-path arrival time (ps)           3675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q       macrocell48    875    875  35535  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0  macrocell49   2800   3675  35535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell49         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 35538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q  macrocell47     875    875  35538  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_0  macrocell117   2797   3672  35538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 35540p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3669
-------------------------------------   ---- 
End-of-path arrival time (ps)           3669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q       macrocell47    875    875  35538  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0  macrocell48   2794   3669  35540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell48         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 35552p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3657
-------------------------------------   ---- 
End-of-path arrival time (ps)           3657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q  macrocell48     875    875  35535  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_1  macrocell117   2782   3657  35552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 35559p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3650
-------------------------------------   ---- 
End-of-path arrival time (ps)           3650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q       macrocell64    875    875  27932  RISE       1
\Handle_Encoder:bQuadDec:error\/main_3  macrocell64   2775   3650  35559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 35564p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3646
-------------------------------------   ---- 
End-of-path arrival time (ps)           3646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q         macrocell64    875    875  27932  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_3  macrocell66   2771   3646  35564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 35694p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3515
-------------------------------------   ---- 
End-of-path arrival time (ps)           3515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q       macrocell51    875    875  34921  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0  macrocell52   2640   3515  35694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell52         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 35725p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q  macrocell50     875    875  34938  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_0  macrocell118   2609   3484  35725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 35755p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3454
-------------------------------------   ---- 
End-of-path arrival time (ps)           3454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q       macrocell66    875    875  27439  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_5  macrocell66   2579   3454  35755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 35756p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q     macrocell66    875    875  27439  RISE       1
\Handle_Encoder:bQuadDec:error\/main_5  macrocell64   2578   3453  35756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 36016p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3194
-------------------------------------   ---- 
End-of-path arrival time (ps)           3194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell46         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell46    875    875  36016  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell62   2319   3194  36016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell62         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Net_1251\/main_0
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 36016p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3194
-------------------------------------   ---- 
End-of-path arrival time (ps)           3194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:Net_1251\/q       macrocell53    875    875  29180  RISE       1
\Handle_Encoder:Net_1251\/main_0  macrocell53   2319   3194  36016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 36022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3187
-------------------------------------   ---- 
End-of-path arrival time (ps)           3187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_2\/q  macrocell49     875    875  36022  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_2  macrocell117   2312   3187  36022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 36023p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3187
-------------------------------------   ---- 
End-of-path arrival time (ps)           3187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell41         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell41    875    875  36023  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell42   2312   3187  36023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell42         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 36023p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3187
-------------------------------------   ---- 
End-of-path arrival time (ps)           3187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell41    875    875  36023  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell61   2312   3187  36023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell61         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 36027p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell45         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell45    875    875  36027  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell46   2308   3183  36027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell46         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 36027p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell45    875    875  36027  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell62   2308   3183  36027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell62         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 36033p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell44         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell44    875    875  36033  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell45   2302   3177  36033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell45         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 36033p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell44    875    875  36033  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell62   2302   3177  36033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell62         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Steer:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:runmode_enable\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk1:ctrlreg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2    847    847  36035  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/main_0      macrocell67    2328   3175  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 36039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell42    875    875  35121  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell61   2295   3170  36039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell61         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:prevCompare1\/q
Path End       : \PWM_Steer:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:status_0\/clock_0
Path slack     : 36040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:prevCompare1\/q   macrocell68    875    875  36040  RISE       1
\PWM_Steer:PWMUDB:status_0\/main_0  macrocell69   2295   3170  36040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 36048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Handle_Encoder:bQuadDec:error\/q          macrocell64     875    875  27932  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_3  statusicell2   4394   5269  36048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36576p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell119        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q                             macrocell119    875    875  24627  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell8   4215   5090  36576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell8        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:status_0\/q
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:status_0\/q               macrocell69     875    875  37544  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2897   3772  37544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:runmode_enable\/q
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 318622p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -2960
--------------------------------------------   ------ 
End-of-path required time (ps)                 330373

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11751
-------------------------------------   ----- 
End-of-path arrival time (ps)           11751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:runmode_enable\/q         macrocell103      875    875  318622  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9    7286   8161  318622  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    3590  11751  318622  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  11751  318622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:runmode_enable\/q
Path End       : \PWM_Brake:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Brake:PWMUDB:genblk8:stsreg\/clock
Path slack     : 319698p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                     -350
--------------------------------------------   ------ 
End-of-path required time (ps)                 332983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13285
-------------------------------------   ----- 
End-of-path arrival time (ps)           13285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:runmode_enable\/q         macrocell103    875    875  318622  RISE       1
\PWM_Brake:PWMUDB:status_2\/main_0          macrocell22    7749   8624  319698  RISE       1
\PWM_Brake:PWMUDB:status_2\/q               macrocell22    2345  10969  319698  RISE       1
\PWM_Brake:PWMUDB:genblk8:stsreg\/status_2  statusicell7   2316  13285  319698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:genblk8:stsreg\/clock                    statusicell7        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:runmode_enable\/q
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 319902p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -4240
--------------------------------------------   ------ 
End-of-path required time (ps)                 329093

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9192
-------------------------------------   ---- 
End-of-path arrival time (ps)           9192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:runmode_enable\/q         macrocell103      875    875  318622  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   8317   9192  319902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:runmode_enable\/q
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 320932p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -4240
--------------------------------------------   ------ 
End-of-path required time (ps)                 329093

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:runmode_enable\/q         macrocell103     875    875  318622  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   7286   8161  320932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_371/main_1
Capture Clock  : Net_371/clock_0
Path slack     : 321077p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -2457
--------------------------------------------   ------ 
End-of-path required time (ps)                 330876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9800
-------------------------------------   ---- 
End-of-path arrival time (ps)           9800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1060   1060  321077  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1060  321077  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   1560   2620  321077  RISE       1
Net_371/main_1                             macrocell106     7180   9800  321077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_371/clock_0                                            macrocell106        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Brake:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Brake:PWMUDB:runmode_enable\/clock_0
Path slack     : 323354p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -2457
--------------------------------------------   ------ 
End-of-path required time (ps)                 330876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7522
-------------------------------------   ---- 
End-of-path arrival time (ps)           7522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3    847    847  323354  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/main_0      macrocell103   6675   7522  323354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 323575p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -4240
--------------------------------------------   ------ 
End-of-path required time (ps)                 329093

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     530    530  321265  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    530  321265  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   1920   2450  321265  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    3068   5518  323575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 323725p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -4240
--------------------------------------------   ------ 
End-of-path required time (ps)                 329093

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     530    530  321265  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    530  321265  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   1920   2450  321265  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   2918   5368  323725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Brake:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Brake:PWMUDB:prevCompare1\/clock_0
Path slack     : 324460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -2457
--------------------------------------------   ------ 
End-of-path required time (ps)                 330876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1060   1060  321077  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1060  321077  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   1560   2620  321077  RISE       1
\PWM_Brake:PWMUDB:prevCompare1\/main_0     macrocell104     3796   6416  324460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:prevCompare1\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Brake:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Brake:PWMUDB:status_0\/clock_0
Path slack     : 324460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -2457
--------------------------------------------   ------ 
End-of-path required time (ps)                 330876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1060   1060  321077  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1060  321077  RISE       1
\PWM_Brake:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   1560   2620  321077  RISE       1
\PWM_Brake:PWMUDB:status_0\/main_1         macrocell105     3796   6416  324460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:status_0\/clock_0                        macrocell105        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:runmode_enable\/q
Path End       : Net_371/main_0
Capture Clock  : Net_371/clock_0
Path slack     : 325147p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -2457
--------------------------------------------   ------ 
End-of-path required time (ps)                 330876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:runmode_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:runmode_enable\/q  macrocell103    875    875  318622  RISE       1
Net_371/main_0                       macrocell106   4854   5729  325147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_371/clock_0                                            macrocell106        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:prevCompare1\/q
Path End       : \PWM_Brake:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Brake:PWMUDB:status_0\/clock_0
Path slack     : 327707p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -2457
--------------------------------------------   ------ 
End-of-path required time (ps)                 330876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:prevCompare1\/clock_0                    macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:prevCompare1\/q   macrocell104    875    875  327707  RISE       1
\PWM_Brake:PWMUDB:status_0\/main_0  macrocell105   2295   3170  327707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:status_0\/clock_0                        macrocell105        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Brake:PWMUDB:status_0\/q
Path End       : \PWM_Brake:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Brake:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329797p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                     -350
--------------------------------------------   ------ 
End-of-path required time (ps)                 332983

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3187
-------------------------------------   ---- 
End-of-path arrival time (ps)           3187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:status_0\/clock_0                        macrocell105        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Brake:PWMUDB:status_0\/q               macrocell105    875    875  329797  RISE       1
\PWM_Brake:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2312   3187  329797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Brake:PWMUDB:genblk8:stsreg\/clock                    statusicell7        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \SBUS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1233195p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 1246240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13045
-------------------------------------   ----- 
End-of-path arrival time (ps)           13045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q            macrocell87    875    875  1233195  RISE       1
\SBUS_UART:BUART:rx_counter_load\/main_0  macrocell18   7557   8432  1233195  RISE       1
\SBUS_UART:BUART:rx_counter_load\/q       macrocell18   2345  10777  1233195  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/load   count7cell    2268  13045  1233195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \SBUS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1233499p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14071
-------------------------------------   ----- 
End-of-path arrival time (ps)           14071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell102        0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_210/q                                    macrocell102     875    875  1233499  RISE       1
\SBUS_UART:BUART:rx_postpoll\/main_0         macrocell19     4251   5126  1233499  RISE       1
\SBUS_UART:BUART:rx_postpoll\/q              macrocell19     2345   7471  1233499  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   6599  14071  1233499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1236341p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11202
-------------------------------------   ----- 
End-of-path arrival time (ps)           11202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_210/q                                     macrocell102    875    875  1233499  RISE       1
\SBUS_UART:BUART:rx_postpoll\/main_0          macrocell19    4251   5126  1233499  RISE       1
\SBUS_UART:BUART:rx_postpoll\/q               macrocell19    2345   7471  1233499  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_3  macrocell98    3731  11202  1236341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell98         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1236341p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11202
-------------------------------------   ----- 
End-of-path arrival time (ps)           11202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell102        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
Net_210/q                               macrocell102    875    875  1233499  RISE       1
\SBUS_UART:BUART:rx_postpoll\/main_0    macrocell19    4251   5126  1233499  RISE       1
\SBUS_UART:BUART:rx_postpoll\/q         macrocell19    2345   7471  1233499  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_3  macrocell100   3731  11202  1236341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1236352p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11191
-------------------------------------   ----- 
End-of-path arrival time (ps)           11191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell102        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
Net_210/q                             macrocell102    875    875  1233499  RISE       1
\SBUS_UART:BUART:rx_postpoll\/main_0  macrocell19    4251   5126  1233499  RISE       1
\SBUS_UART:BUART:rx_postpoll\/q       macrocell19    2345   7471  1233499  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_3   macrocell88    3720  11191  1236352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_status_3\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_status_3\/clock_0
Path slack     : 1236352p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11191
-------------------------------------   ----- 
End-of-path arrival time (ps)           11191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell102        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
Net_210/q                             macrocell102    875    875  1233499  RISE       1
\SBUS_UART:BUART:rx_postpoll\/main_0  macrocell19    4251   5126  1233499  RISE       1
\SBUS_UART:BUART:rx_postpoll\/q       macrocell19    2345   7471  1233499  RISE       1
\SBUS_UART:BUART:rx_status_3\/main_3  macrocell97    3720  11191  1236352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \SBUS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1236991p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 1245790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8799
-------------------------------------   ---- 
End-of-path arrival time (ps)           8799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q          macrocell92      875    875  1236991  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   7924   8799  1236991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \SBUS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1237667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 1245790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8123
-------------------------------------   ---- 
End-of-path arrival time (ps)           8123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q                macrocell88      875    875  1236214  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   7248   8123  1237667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_load_fifo\/q
Path End       : \SBUS_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \SBUS_UART:BUART:sRX:RxSts\/clock
Path slack     : 1237680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 1249650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11970
-------------------------------------   ----- 
End-of-path arrival time (ps)           11970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/clock_0                     macrocell89         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_load_fifo\/q      macrocell89     875    875  1237680  RISE       1
\SBUS_UART:BUART:rx_status_4\/main_0  macrocell20    6493   7368  1237680  RISE       1
\SBUS_UART:BUART:rx_status_4\/q       macrocell20    2345   9713  1237680  RISE       1
\SBUS_UART:BUART:sRX:RxSts\/status_4  statusicell6   2257  11970  1237680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1239110p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8433
-------------------------------------   ---- 
End-of-path arrival time (ps)           8433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q       macrocell87    875    875  1233195  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_0  macrocell88   7558   8433  1239110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1239110p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8433
-------------------------------------   ---- 
End-of-path arrival time (ps)           8433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q         macrocell87    875    875  1233195  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/main_0  macrocell89   7558   8433  1239110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_state_3\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1239110p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8433
-------------------------------------   ---- 
End-of-path arrival time (ps)           8433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q       macrocell87    875    875  1233195  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_0  macrocell90   7558   8433  1239110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_status_3\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_status_3\/clock_0
Path slack     : 1239110p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8433
-------------------------------------   ---- 
End-of-path arrival time (ps)           8433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q        macrocell87    875    875  1233195  RISE       1
\SBUS_UART:BUART:rx_status_3\/main_0  macrocell97   7558   8433  1239110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1239111p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q       macrocell87    875    875  1233195  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_0  macrocell91   7557   8432  1239111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1239117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q               macrocell87    875    875  1233195  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/main_0  macrocell93   7551   8426  1239117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell93         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_status_2\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_status_2\/clock_0
Path slack     : 1239117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q        macrocell87    875    875  1233195  RISE       1
\SBUS_UART:BUART:rx_status_2\/main_0  macrocell96   7551   8426  1239117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell96         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1239117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q                macrocell87    875    875  1233195  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_0  macrocell98   7551   8426  1239117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell98         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1239117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q          macrocell87     875    875  1233195  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_0  macrocell100   7551   8426  1239117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_load_fifo\/q
Path End       : \SBUS_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \SBUS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1240455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7355
-------------------------------------   ---- 
End-of-path arrival time (ps)           7355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/clock_0                     macrocell89         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_load_fifo\/q            macrocell89      875    875  1237680  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   6480   7355  1240455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1240554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6989
-------------------------------------   ---- 
End-of-path arrival time (ps)           6989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q  macrocell92    875    875  1236991  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_2   macrocell91   6114   6989  1240554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1241609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q       macrocell88    875    875  1236214  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_1  macrocell88   5059   5934  1241609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1241609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q         macrocell88    875    875  1236214  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/main_1  macrocell89   5059   5934  1241609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_state_3\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1241609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q       macrocell88    875    875  1236214  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_1  macrocell90   5059   5934  1241609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_status_3\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_status_3\/clock_0
Path slack     : 1241609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q        macrocell88    875    875  1236214  RISE       1
\SBUS_UART:BUART:rx_status_3\/main_1  macrocell97   5059   5934  1241609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_1\/q
Path End       : \SBUS_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \SBUS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1241747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 1245790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_1\/q                macrocell87      875    875  1233195  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   3168   4043  1241747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1241855p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
Net_210/q                            macrocell102    875    875  1233499  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_5  macrocell91    4813   5688  1241855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_status_2\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_status_2\/clock_0
Path slack     : 1242046p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           5497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q  macrocell92    875    875  1236991  RISE       1
\SBUS_UART:BUART:rx_status_2\/main_2  macrocell96   4622   5497  1242046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell96         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1242046p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           5497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q          macrocell92    875    875  1236991  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_2  macrocell98   4622   5497  1242046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell98         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1242046p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           5497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q    macrocell92     875    875  1236991  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_2  macrocell100   4622   5497  1242046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1242065p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q  macrocell92    875    875  1236991  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_2   macrocell88   4603   5478  1242065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1242065p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q   macrocell92    875    875  1236991  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/main_2  macrocell89   4603   5478  1242065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_state_3\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1242065p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q  macrocell92    875    875  1236991  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_2   macrocell90   4603   5478  1242065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_bitclk_enable\/q
Path End       : \SBUS_UART:BUART:rx_status_3\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_status_3\/clock_0
Path slack     : 1242065p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_bitclk_enable\/q  macrocell92    875    875  1236991  RISE       1
\SBUS_UART:BUART:rx_status_3\/main_2  macrocell97   4603   5478  1242065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1242130p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q       macrocell88    875    875  1236214  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_1  macrocell91   4538   5413  1242130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1242289p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q               macrocell88    875    875  1236214  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/main_1  macrocell93   4379   5254  1242289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell93         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_status_2\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_status_2\/clock_0
Path slack     : 1242289p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q        macrocell88    875    875  1236214  RISE       1
\SBUS_UART:BUART:rx_status_2\/main_1  macrocell96   4379   5254  1242289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell96         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1242289p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q                macrocell88    875    875  1236214  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_1  macrocell98   4379   5254  1242289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell98         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_0\/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1242289p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_0\/q          macrocell88     875    875  1236214  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_1  macrocell100   4379   5254  1242289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : MODIN6_1/main_2
Capture Clock  : MODIN6_1/clock_0
Path slack     : 1242417p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell102        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
Net_210/q        macrocell102    875    875  1233499  RISE       1
MODIN6_1/main_2  macrocell94    4251   5126  1242417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : MODIN6_0/main_2
Capture Clock  : MODIN6_0/clock_0
Path slack     : 1242417p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell102        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
Net_210/q        macrocell102    875    875  1233499  RISE       1
MODIN6_0/main_2  macrocell95    4251   5126  1242417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell95         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : \SBUS_UART:BUART:rx_last\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_last\/clock_0
Path slack     : 1242417p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell102        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
Net_210/q                         macrocell102    875    875  1233499  RISE       1
\SBUS_UART:BUART:rx_last\/main_0  macrocell99    4251   5126  1242417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_last\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_status_2\/q
Path End       : \SBUS_UART:BUART:sRX:RxSts\/status_2
Capture Clock  : \SBUS_UART:BUART:sRX:RxSts\/clock
Path slack     : 1242747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 1249650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6903
-------------------------------------   ---- 
End-of-path arrival time (ps)           6903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell96         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_status_2\/q       macrocell96     875    875  1242747  RISE       1
\SBUS_UART:BUART:sRX:RxSts\/status_2  statusicell6   6028   6903  1242747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_status_3\/q
Path End       : \SBUS_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \SBUS_UART:BUART:sRX:RxSts\/clock
Path slack     : 1242802p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 1249650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell97         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_status_3\/q       macrocell97     875    875  1242802  RISE       1
\SBUS_UART:BUART:sRX:RxSts\/status_3  statusicell6   5973   6848  1242802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \SBUS_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \SBUS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1243475p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  1243475  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/main_1   macrocell92   2708   4068  1243475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell92         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN6_1/main_0
Capture Clock  : MODIN6_1/clock_0
Path slack     : 1243482p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  1243482  RISE       1
MODIN6_1/main_0                             macrocell94   2701   4061  1243482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN6_0/main_0
Capture Clock  : MODIN6_0/clock_0
Path slack     : 1243482p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  1243482  RISE       1
MODIN6_0/main_0                             macrocell95   2701   4061  1243482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell95         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN6_1/main_1
Capture Clock  : MODIN6_1/clock_0
Path slack     : 1243487p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  1243475  RISE       1
MODIN6_1/main_1                             macrocell94   2696   4056  1243487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN6_0/main_1
Capture Clock  : MODIN6_0/clock_0
Path slack     : 1243487p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  1243475  RISE       1
MODIN6_0/main_1                             macrocell95   2696   4056  1243487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell95         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \SBUS_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \SBUS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1243488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  1243482  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/main_0   macrocell92   2695   4055  1243488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell92         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1243668p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q       macrocell90    875    875  1237753  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_3  macrocell91   3000   3875  1243668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1243670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q       macrocell90    875    875  1237753  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_4  macrocell88   2998   3873  1243670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1243670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q         macrocell90    875    875  1237753  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/main_3  macrocell89   2998   3873  1243670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_state_3\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1243670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q       macrocell90    875    875  1237753  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_3  macrocell90   2998   3873  1243670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_status_3\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_status_3\/clock_0
Path slack     : 1243670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q        macrocell90    875    875  1237753  RISE       1
\SBUS_UART:BUART:rx_status_3\/main_4  macrocell97   2998   3873  1243670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1243691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q               macrocell91    875    875  1237780  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/main_3  macrocell93   2977   3852  1243691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell93         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_status_2\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_status_2\/clock_0
Path slack     : 1243691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q        macrocell91    875    875  1237780  RISE       1
\SBUS_UART:BUART:rx_status_2\/main_4  macrocell96   2977   3852  1243691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell96         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1243691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q                macrocell91    875    875  1237780  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_5  macrocell98   2977   3852  1243691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell98         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1243691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q          macrocell91     875    875  1237780  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_5  macrocell100   2977   3852  1243691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1243696p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q       macrocell91    875    875  1237780  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_4  macrocell91   2972   3847  1243696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_state_0\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1243820p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3723
-------------------------------------   ---- 
End-of-path arrival time (ps)           3723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q       macrocell91    875    875  1237780  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_5  macrocell88   2848   3723  1243820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1243820p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3723
-------------------------------------   ---- 
End-of-path arrival time (ps)           3723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q         macrocell91    875    875  1237780  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/main_4  macrocell89   2848   3723  1243820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_load_fifo\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_state_3\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1243820p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3723
-------------------------------------   ---- 
End-of-path arrival time (ps)           3723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q       macrocell91    875    875  1237780  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_4  macrocell90   2848   3723  1243820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_2\/q
Path End       : \SBUS_UART:BUART:rx_status_3\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_status_3\/clock_0
Path slack     : 1243820p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3723
-------------------------------------   ---- 
End-of-path arrival time (ps)           3723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_2\/q        macrocell91    875    875  1237780  RISE       1
\SBUS_UART:BUART:rx_status_3\/main_5  macrocell97   2848   3723  1243820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_3\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1243826p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3717
-------------------------------------   ---- 
End-of-path arrival time (ps)           3717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q               macrocell90    875    875  1237753  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/main_2  macrocell93   2842   3717  1243826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell93         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_status_2\/main_3
Capture Clock  : \SBUS_UART:BUART:rx_status_2\/clock_0
Path slack     : 1243826p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3717
-------------------------------------   ---- 
End-of-path arrival time (ps)           3717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q        macrocell90    875    875  1237753  RISE       1
\SBUS_UART:BUART:rx_status_2\/main_3  macrocell96   2842   3717  1243826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell96         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1243826p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3717
-------------------------------------   ---- 
End-of-path arrival time (ps)           3717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q                macrocell90    875    875  1237753  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_4  macrocell98   2842   3717  1243826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell98         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_state_3\/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_4
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1243826p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3717
-------------------------------------   ---- 
End-of-path arrival time (ps)           3717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_state_3\/q          macrocell90     875    875  1237753  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_4  macrocell100   2842   3717  1243826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \SBUS_UART:BUART:rx_state_0\/main_7
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1243909p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3634
-------------------------------------   ---- 
End-of-path arrival time (ps)           3634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1243909  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_7         macrocell88   2274   3634  1243909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \SBUS_UART:BUART:rx_state_3\/main_6
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1243909p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3634
-------------------------------------   ---- 
End-of-path arrival time (ps)           3634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1243909  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_6         macrocell90   2274   3634  1243909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \SBUS_UART:BUART:rx_state_0\/main_6
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1243912p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3631
-------------------------------------   ---- 
End-of-path arrival time (ps)           3631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1243912  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_6         macrocell88   2271   3631  1243912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \SBUS_UART:BUART:rx_state_3\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1243912p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3631
-------------------------------------   ---- 
End-of-path arrival time (ps)           3631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1243912  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_5         macrocell90   2271   3631  1243912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \SBUS_UART:BUART:rx_state_0\/main_8
Capture Clock  : \SBUS_UART:BUART:rx_state_0\/clock_0
Path slack     : 1243915p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3628
-------------------------------------   ---- 
End-of-path arrival time (ps)           3628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  1243915  RISE       1
\SBUS_UART:BUART:rx_state_0\/main_8         macrocell88   2268   3628  1243915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \SBUS_UART:BUART:rx_state_3\/main_7
Capture Clock  : \SBUS_UART:BUART:rx_state_3\/clock_0
Path slack     : 1243915p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3628
-------------------------------------   ---- 
End-of-path arrival time (ps)           3628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  1243915  RISE       1
\SBUS_UART:BUART:rx_state_3\/main_7         macrocell90   2268   3628  1243915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_3\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \SBUS_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \SBUS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1243946p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3597
-------------------------------------   ---- 
End-of-path arrival time (ps)           3597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  1243946  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/main_2   macrocell92   2237   3597  1243946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell92         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_210/q
Path End       : Net_210/main_0
Capture Clock  : Net_210/clock_0
Path slack     : 1244038p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell102        0      0  RISE       1

Data path
pin name        model name    delay     AT    slack  edge  Fanout
--------------  ------------  -----  -----  -------  ----  ------
Net_210/q       macrocell102    875    875  1233499  RISE       1
Net_210/main_0  macrocell102   2630   3505  1244038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell102        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:sample\/q
Path End       : Net_210/main_2
Capture Clock  : Net_210/clock_0
Path slack     : 1244363p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3180
-------------------------------------   ---- 
End-of-path arrival time (ps)           3180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/clock_0                 macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\GlitchFilter_1:genblk1[0]:sample\/q  macrocell101    875    875  1244363  RISE       1
Net_210/main_2                        macrocell102   2305   3180  1244363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_210/clock_0                                            macrocell102        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_parity_error_pre\/q
Path End       : \SBUS_UART:BUART:rx_status_2\/main_5
Capture Clock  : \SBUS_UART:BUART:rx_status_2\/clock_0
Path slack     : 1244418p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3125
-------------------------------------   ---- 
End-of-path arrival time (ps)           3125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell98         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_parity_error_pre\/q  macrocell98    875    875  1244418  RISE       1
\SBUS_UART:BUART:rx_status_2\/main_5     macrocell96   2250   3125  1244418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_status_2\/clock_0                      macrocell96         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_parity_error_pre\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1244418p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3125
-------------------------------------   ---- 
End-of-path arrival time (ps)           3125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell98         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_parity_error_pre\/q       macrocell98    875    875  1244418  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_6  macrocell98   2250   3125  1244418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell98         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_parity_bit\/q
Path End       : \SBUS_UART:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \SBUS_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1244422p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3121
-------------------------------------   ---- 
End-of-path arrival time (ps)           3121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_parity_bit\/q             macrocell100    875    875  1244422  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/main_7  macrocell98    2246   3121  1244422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_error_pre\/clock_0              macrocell98         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_parity_bit\/q
Path End       : \SBUS_UART:BUART:rx_parity_bit\/main_6
Capture Clock  : \SBUS_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1244422p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3121
-------------------------------------   ---- 
End-of-path arrival time (ps)           3121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_parity_bit\/q       macrocell100    875    875  1244422  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/main_6  macrocell100   2246   3121  1244422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_parity_bit\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_1/main_3
Capture Clock  : MODIN6_1/clock_0
Path slack     : 1244429p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3114
-------------------------------------   ---- 
End-of-path arrival time (ps)           3114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell94         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN6_1/q       macrocell94    875    875  1235512  RISE       1
MODIN6_1/main_3  macrocell94   2239   3114  1244429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SBUS_UART:BUART:rx_last\/q
Path End       : \SBUS_UART:BUART:rx_state_2\/main_6
Capture Clock  : \SBUS_UART:BUART:rx_state_2\/clock_0
Path slack     : 1244431p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3112
-------------------------------------   ---- 
End-of-path arrival time (ps)           3112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_last\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SBUS_UART:BUART:rx_last\/q          macrocell99    875    875  1244431  RISE       1
\SBUS_UART:BUART:rx_state_2\/main_6  macrocell91   2237   3112  1244431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SBUS_UART:BUART:rx_state_2\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_1/main_4
Capture Clock  : MODIN6_1/clock_0
Path slack     : 1244439p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3104
-------------------------------------   ---- 
End-of-path arrival time (ps)           3104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell95         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN6_0/q       macrocell95    875    875  1235522  RISE       1
MODIN6_1/main_4  macrocell94   2229   3104  1244439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_0/main_3
Capture Clock  : MODIN6_0/clock_0
Path slack     : 1244439p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1250000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 1247543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3104
-------------------------------------   ---- 
End-of-path arrival time (ps)           3104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell95         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN6_0/q       macrocell95    875    875  1235522  RISE       1
MODIN6_0/main_3  macrocell95   2229   3104  1244439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell95         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149209p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -4330
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2162337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13127
-------------------------------------   ----- 
End-of-path arrival time (ps)           13127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell73      875    875  2149209  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell11     7617   8492  2149209  RISE       1
\UART:BUART:counter_load_not\/q                macrocell11     2345  10837  2149209  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2291  13127  2149209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2151253p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -350
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15064
-------------------------------------   ----- 
End-of-path arrival time (ps)           15064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q        macrocell72     875    875  2150432  RISE       1
\UART:BUART:tx_status_0\/main_0  macrocell12    9520  10395  2151253  RISE       1
\UART:BUART:tx_status_0\/q       macrocell12    2345  12740  2151253  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell4   2324  15064  2151253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -4210
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2162457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10961
-------------------------------------   ----- 
End-of-path arrival time (ps)           10961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell72      875    875  2150432  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5  10086  10961  2151495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2152304p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3760
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2162907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10602
-------------------------------------   ----- 
End-of-path arrival time (ps)           10602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell76    875    875  2152304  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell14   3769   4644  2152304  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell14   2345   6989  2152304  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    3613  10602  2152304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2152699p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -350
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13617
-------------------------------------   ----- 
End-of-path arrival time (ps)           13617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   2510   2510  2152699  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell16     2935   5445  2152699  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell16     2345   7790  2152699  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell5    5827  13617  2152699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2153539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   3060   3060  2153539  RISE       1
\UART:BUART:txn\/main_3                macrocell71     7611  10671  2153539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2153815p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10395
-------------------------------------   ----- 
End-of-path arrival time (ps)           10395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell72    875    875  2150432  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell73   9520  10395  2153815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153887p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -4210
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2162457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell77      875    875  2152624  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   7694   8569  2153887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2154787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9422
-------------------------------------   ---- 
End-of-path arrival time (ps)           9422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell73    875    875  2149209  RISE       1
\UART:BUART:txn\/main_2    macrocell71   8547   9422  2154787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155124p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -4210
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2162457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7333
-------------------------------------   ---- 
End-of-path arrival time (ps)           7333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  2154323  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   7203   7333  2155124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155306p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8904
-------------------------------------   ---- 
End-of-path arrival time (ps)           8904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell74    875    875  2151761  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell73   8029   8904  2155306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2155727p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell73    875    875  2149209  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell72   7608   8483  2155727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2155727p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell73    875    875  2149209  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell74   7608   8483  2155727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2155727p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell73    875    875  2149209  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell75   7608   8483  2155727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2156144p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell75    875    875  2156144  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell73   7191   8066  2156144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2156885p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  2154323  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell73     7194   7324  2156885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157008p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7202
-------------------------------------   ---- 
End-of-path arrival time (ps)           7202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   2510   2510  2154446  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell73     4692   7202  2157008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157078p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -4210
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2162457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell76      875    875  2152304  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   4503   5378  2157078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2157484p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -4210
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2162457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell73      875    875  2149209  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   4098   4973  2157484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  2157599  RISE       1
\UART:BUART:rx_state_0\/main_9         macrocell77   5250   6610  2157599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  2157599  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell79   5250   6610  2157599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  2157599  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell80   5250   6610  2157599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157697p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell74    875    875  2151761  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell72   5637   6512  2157697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157697p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell74    875    875  2151761  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell74   5637   6512  2157697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157697p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell74    875    875  2151761  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell75   5637   6512  2157697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2157746p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell74    875    875  2151761  RISE       1
\UART:BUART:txn\/main_4    macrocell71   5588   6463  2157746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157771p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  2157771  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell78   5078   6438  2157771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158321p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  2157771  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell77   4528   5888  2158321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158321p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  2157771  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell79   4528   5888  2158321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158321p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  2157771  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell80   4528   5888  2158321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158520p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell72    875    875  2150432  RISE       1
\UART:BUART:txn\/main_1    macrocell71   4815   5690  2158520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158533p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  2157599  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell78   4316   5676  2158533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158710p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell75    875    875  2156144  RISE       1
\UART:BUART:txn\/main_6   macrocell71   4625   5500  2158710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76    875    875  2152304  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell77   4460   5335  2158875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76    875    875  2152304  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell79   4460   5335  2158875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76    875    875  2152304  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell80   4460   5335  2158875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -4210
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2162457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           3520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell81      875    875  2158936  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   2645   3520  2158936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159026p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN2_0/q                      macrocell84    875    875  2156095  RISE       1
\UART:BUART:rx_state_0\/main_6  macrocell77   4309   5184  2159026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  2159036  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell77   3813   5173  2159036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  2159036  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell79   3813   5173  2159036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  2159036  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell80   3813   5173  2159036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159039p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN2_0/q                       macrocell84    875    875  2156095  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell85   4296   5171  2159039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159043p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81    875    875  2158936  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell77   4292   5167  2159043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159043p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81    875    875  2158936  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell79   4292   5167  2159043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159043p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81    875    875  2158936  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell80   4292   5167  2159043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159044p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  2159036  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell78   3806   5166  2159044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159050p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell81    875    875  2158936  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell78   4285   5160  2159050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159050p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell81    875    875  2158936  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell85   4285   5160  2159050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159238p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN2_1/q                      macrocell83    875    875  2156426  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell77   4096   4971  2159238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell73    875    875  2149209  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell73   4095   4970  2159240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN2_1/q                       macrocell83    875    875  2156426  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell85   4087   4962  2159248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159354p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell77    875    875  2152624  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell77   3980   4855  2159354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159354p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell77    875    875  2152624  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell79   3980   4855  2159354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159354p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell77    875    875  2152624  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell80   3980   4855  2159354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell72    875    875  2150432  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell72   3896   4771  2159439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell72    875    875  2150432  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell74   3896   4771  2159439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell72    875    875  2150432  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell75   3896   4771  2159439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76    875    875  2152304  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell78   3769   4644  2159566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell76    875    875  2152304  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell82   3769   4644  2159566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell76    875    875  2152304  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell85   3769   4644  2159566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159698p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell86    875    875  2159698  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell80   3637   4512  2159698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell78      875    875  2154434  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   3763   4638  2159838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159885p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell77    875    875  2152624  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell78   3449   4324  2159885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159885p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell77    875    875  2152624  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell82   3449   4324  2159885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159885p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell77    875    875  2152624  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell85   3449   4324  2159885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2160034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell75    875    875  2156144  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell72   3300   4175  2160034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2160034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell75    875    875  2156144  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell74   3300   4175  2160034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2160210p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4000
-------------------------------------   ---- 
End-of-path arrival time (ps)           4000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  2160210  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell81   2640   4000  2160210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2160214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3996
-------------------------------------   ---- 
End-of-path arrival time (ps)           3996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  2160214  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell81   2636   3996  2160214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 2160222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3988
-------------------------------------   ---- 
End-of-path arrival time (ps)           3988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  2160210  RISE       1
MODIN2_1/main_0                        macrocell83   2628   3988  2160222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 2160222p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3988
-------------------------------------   ---- 
End-of-path arrival time (ps)           3988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  2160210  RISE       1
MODIN2_0/main_0                        macrocell84   2628   3988  2160222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 2160225p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3985
-------------------------------------   ---- 
End-of-path arrival time (ps)           3985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  2160214  RISE       1
MODIN2_1/main_1                        macrocell83   2625   3985  2160225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 2160225p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3985
-------------------------------------   ---- 
End-of-path arrival time (ps)           3985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  2160214  RISE       1
MODIN2_0/main_1                        macrocell84   2625   3985  2160225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2160524p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  2160524  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell81   2326   3686  2160524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell81         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2160694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3516
-------------------------------------   ---- 
End-of-path arrival time (ps)           3516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell71    875    875  2160694  RISE       1
\UART:BUART:txn\/main_0  macrocell71   2641   3516  2160694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 2160709p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell84         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN2_0/q       macrocell84    875    875  2156095  RISE       1
MODIN2_1/main_3  macrocell83   2626   3501  2160709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 2160709p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell84         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN2_0/q       macrocell84    875    875  2156095  RISE       1
MODIN2_0/main_2  macrocell84   2626   3501  2160709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell84         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2160776p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3434
-------------------------------------   ---- 
End-of-path arrival time (ps)           3434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell79    875    875  2153515  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell78   2559   3434  2160776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2160776p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3434
-------------------------------------   ---- 
End-of-path arrival time (ps)           3434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell79    875    875  2153515  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell82   2559   3434  2160776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2160776p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3434
-------------------------------------   ---- 
End-of-path arrival time (ps)           3434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell79    875    875  2153515  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell85   2559   3434  2160776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2160785p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3425
-------------------------------------   ---- 
End-of-path arrival time (ps)           3425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell79    875    875  2153515  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell77   2550   3425  2160785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2160785p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3425
-------------------------------------   ---- 
End-of-path arrival time (ps)           3425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell79    875    875  2153515  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell79   2550   3425  2160785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2160785p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3425
-------------------------------------   ---- 
End-of-path arrival time (ps)           3425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell79    875    875  2153515  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell80   2550   3425  2160785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2160796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3413
-------------------------------------   ---- 
End-of-path arrival time (ps)           3413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell80    875    875  2153535  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell78   2538   3413  2160796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2160796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3413
-------------------------------------   ---- 
End-of-path arrival time (ps)           3413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell80    875    875  2153535  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell82   2538   3413  2160796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2160796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3413
-------------------------------------   ---- 
End-of-path arrival time (ps)           3413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell80    875    875  2153535  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell85   2538   3413  2160796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell85         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2160802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell80    875    875  2153535  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell77   2533   3408  2160802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2160802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell80    875    875  2153535  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell79   2533   3408  2160802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2160802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell80    875    875  2153535  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell80   2533   3408  2160802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2160839p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3371
-------------------------------------   ---- 
End-of-path arrival time (ps)           3371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    130    130  2160839  RISE       1
\UART:BUART:txn\/main_5                      macrocell71     3241   3371  2160839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell71         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 2161040p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell83         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN2_1/q       macrocell83    875    875  2156426  RISE       1
MODIN2_1/main_2  macrocell83   2295   3170  2161040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2161449p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2761
-------------------------------------   ---- 
End-of-path arrival time (ps)           2761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  2154323  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell72     2631   2761  2161449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2161449p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2761
-------------------------------------   ---- 
End-of-path arrival time (ps)           2761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  2154323  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell74     2631   2761  2161449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2161449p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2761
-------------------------------------   ---- 
End-of-path arrival time (ps)           2761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    130    130  2154323  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell75     2631   2761  2161449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2161770p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2440
-------------------------------------   ---- 
End-of-path arrival time (ps)           2440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    130    130  2160839  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell72     2310   2440  2161770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2161770p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2440
-------------------------------------   ---- 
End-of-path arrival time (ps)           2440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    130    130  2160839  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell74     2310   2440  2161770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2163168p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -350
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3149
-------------------------------------   ---- 
End-of-path arrival time (ps)           3149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell85         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell85     875    875  2163168  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell5   2274   3149  2163168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_0\/q
Path End       : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13005455p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -4330
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13016503

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11048
-------------------------------------   ----- 
End-of-path arrival time (ps)           11048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_0\/q                      macrocell125      875    875  13005455  RISE       1
\CMG_UART:BUART:counter_load_not\/main_1           macrocell33      5512   6387  13005455  RISE       1
\CMG_UART:BUART:counter_load_not\/q                macrocell33      2345   8732  13005455  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2317  11048  13005455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_0\/q
Path End       : \CMG_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \CMG_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13007021p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -3760
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017073

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10052
-------------------------------------   ----- 
End-of-path arrival time (ps)           10052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_0\/q            macrocell129    875    875  13007021  RISE       1
\CMG_UART:BUART:rx_counter_load\/main_1  macrocell36    4503   5378  13007021  RISE       1
\CMG_UART:BUART:rx_counter_load\/q       macrocell36    2345   7723  13007021  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/load   count7cell     2329  10052  13007021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_1\/q
Path End       : \CMG_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \CMG_UART:BUART:sTX:TxSts\/clock
Path slack     : 13007224p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                           -350
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13020483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13259
-------------------------------------   ----- 
End-of-path arrival time (ps)           13259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_1\/q        macrocell124     875    875  13007224  RISE       1
\CMG_UART:BUART:tx_status_0\/main_0  macrocell34     7727   8602  13007224  RISE       1
\CMG_UART:BUART:tx_status_0\/q       macrocell34     2345  10947  13007224  RISE       1
\CMG_UART:BUART:sTX:TxSts\/status_0  statusicell10   2312  13259  13007224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:TxSts\/clock                           statusicell10       0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_1\/q
Path End       : \CMG_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \CMG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13008052p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -4210
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13016623

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8572
-------------------------------------   ---- 
End-of-path arrival time (ps)           8572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_1\/q                macrocell124      875    875  13007224  RISE       1
\CMG_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   7697   8572  13008052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \CMG_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \CMG_UART:BUART:sRX:RxSts\/clock
Path slack     : 13008326p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                           -350
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13020483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12157
-------------------------------------   ----- 
End-of-path arrival time (ps)           12157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   2510   2510  13008326  RISE       1
\CMG_UART:BUART:rx_status_4\/main_1                 macrocell38      3649   6159  13008326  RISE       1
\CMG_UART:BUART:rx_status_4\/q                      macrocell38      2345   8504  13008326  RISE       1
\CMG_UART:BUART:sRX:RxSts\/status_4                 statusicell11    3653  12157  13008326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxSts\/clock                           statusicell11       0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CMG_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \CMG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13009370p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -4210
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13016623

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  13008922  RISE       1
\CMG_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   7123   7253  13009370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_1\/q
Path End       : \CMG_UART:BUART:tx_state_0\/main_0
Capture Clock  : \CMG_UART:BUART:tx_state_0\/clock_0
Path slack     : 13009774p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_1\/q       macrocell124    875    875  13007224  RISE       1
\CMG_UART:BUART:tx_state_0\/main_0  macrocell125   7727   8602  13009774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_0\/q
Path End       : \CMG_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \CMG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13009931p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -4210
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13016623

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_0\/q                macrocell129      875    875  13007021  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   5817   6692  13009931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_2\/q
Path End       : \CMG_UART:BUART:tx_state_0\/main_4
Capture Clock  : \CMG_UART:BUART:tx_state_0\/clock_0
Path slack     : 13009956p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8420
-------------------------------------   ---- 
End-of-path arrival time (ps)           8420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_2\/q       macrocell126    875    875  13007406  RISE       1
\CMG_UART:BUART:tx_state_0\/main_4  macrocell125   7545   8420  13009956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \CMG_UART:BUART:txn\/main_3
Capture Clock  : \CMG_UART:BUART:txn\/clock_0
Path slack     : 13010145p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8231
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   3060   3060  13010145  RISE       1
\CMG_UART:BUART:txn\/main_3                macrocell123     5171   8231  13010145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_0\/q
Path End       : \CMG_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \CMG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13011212p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -4210
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13016623

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_0\/q                macrocell125      875    875  13005455  RISE       1
\CMG_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   4537   5412  13011212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:pollcount_0\/q
Path End       : \CMG_UART:BUART:pollcount_1\/main_3
Capture Clock  : \CMG_UART:BUART:pollcount_1\/clock_0
Path slack     : 13011356p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7021
-------------------------------------   ---- 
End-of-path arrival time (ps)           7021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:pollcount_0\/q       macrocell136    875    875  13010270  RISE       1
\CMG_UART:BUART:pollcount_1\/main_3  macrocell135   6146   7021  13011356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:pollcount_0\/q
Path End       : \CMG_UART:BUART:rx_status_3\/main_6
Capture Clock  : \CMG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13011628p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6748
-------------------------------------   ---- 
End-of-path arrival time (ps)           6748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:pollcount_0\/q       macrocell136    875    875  13010270  RISE       1
\CMG_UART:BUART:rx_status_3\/main_6  macrocell138   5873   6748  13011628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:pollcount_1\/q
Path End       : \CMG_UART:BUART:rx_state_0\/main_8
Capture Clock  : \CMG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13011867p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:pollcount_1\/q      macrocell135    875    875  13007301  RISE       1
\CMG_UART:BUART:rx_state_0\/main_8  macrocell129   5635   6510  13011867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \CMG_UART:BUART:tx_state_0\/main_3
Capture Clock  : \CMG_UART:BUART:tx_state_0\/clock_0
Path slack     : 13011988p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   2510   2510  13009438  RISE       1
\CMG_UART:BUART:tx_state_0\/main_3                  macrocell125     3879   6389  13011988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_0\/q
Path End       : \CMG_UART:BUART:txn\/main_2
Capture Clock  : \CMG_UART:BUART:txn\/clock_0
Path slack     : 13011989p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_0\/q  macrocell125    875    875  13005455  RISE       1
\CMG_UART:BUART:txn\/main_2    macrocell123   5512   6387  13011989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_0\/q
Path End       : \CMG_UART:BUART:tx_state_1\/main_1
Capture Clock  : \CMG_UART:BUART:tx_state_1\/clock_0
Path slack     : 13012002p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_0\/q       macrocell125    875    875  13005455  RISE       1
\CMG_UART:BUART:tx_state_1\/main_1  macrocell124   5500   6375  13012002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_0\/q
Path End       : \CMG_UART:BUART:tx_state_2\/main_1
Capture Clock  : \CMG_UART:BUART:tx_state_2\/clock_0
Path slack     : 13012002p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_0\/q       macrocell125    875    875  13005455  RISE       1
\CMG_UART:BUART:tx_state_2\/main_1  macrocell126   5500   6375  13012002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_0\/q
Path End       : \CMG_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \CMG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13012002p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_0\/q      macrocell125    875    875  13005455  RISE       1
\CMG_UART:BUART:tx_bitclk\/main_1  macrocell127   5500   6375  13012002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CMG_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \CMG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13012058p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -4210
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13016623

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_ctrl_mark_last\/q         macrocell128      875    875  13008737  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   3690   4565  13012058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:pollcount_1\/q
Path End       : \CMG_UART:BUART:rx_status_3\/main_5
Capture Clock  : \CMG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13012421p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:pollcount_1\/q       macrocell135    875    875  13007301  RISE       1
\CMG_UART:BUART:rx_status_3\/main_5  macrocell138   5081   5956  13012421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_0\/q
Path End       : \CMG_UART:BUART:rx_state_0\/main_1
Capture Clock  : \CMG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13012450p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_0\/q       macrocell129    875    875  13007021  RISE       1
\CMG_UART:BUART:rx_state_0\/main_1  macrocell129   5051   5926  13012450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_0\/q
Path End       : \CMG_UART:BUART:rx_state_3\/main_1
Capture Clock  : \CMG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13012450p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_0\/q       macrocell129    875    875  13007021  RISE       1
\CMG_UART:BUART:rx_state_3\/main_1  macrocell131   5051   5926  13012450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_0\/q
Path End       : \CMG_UART:BUART:rx_state_2\/main_1
Capture Clock  : \CMG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13012450p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_0\/q       macrocell129    875    875  13007021  RISE       1
\CMG_UART:BUART:rx_state_2\/main_1  macrocell132   5051   5926  13012450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CMG_UART:BUART:tx_state_0\/main_2
Capture Clock  : \CMG_UART:BUART:tx_state_0\/clock_0
Path slack     : 13012464p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  13008922  RISE       1
\CMG_UART:BUART:tx_state_0\/main_2               macrocell125     5783   5913  13012464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_bitclk\/q
Path End       : \CMG_UART:BUART:tx_state_0\/main_5
Capture Clock  : \CMG_UART:BUART:tx_state_0\/clock_0
Path slack     : 13012537p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_bitclk\/q        macrocell127    875    875  13012537  RISE       1
\CMG_UART:BUART:tx_state_0\/main_5  macrocell125   4964   5839  13012537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_0\/q
Path End       : \CMG_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \CMG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13012999p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_0\/q         macrocell129    875    875  13007021  RISE       1
\CMG_UART:BUART:rx_load_fifo\/main_1  macrocell130   4503   5378  13012999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_0\/q
Path End       : \CMG_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \CMG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13012999p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_0\/q               macrocell129    875    875  13007021  RISE       1
\CMG_UART:BUART:rx_state_stop1_reg\/main_1  macrocell134   4503   5378  13012999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell134        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_0\/q
Path End       : \CMG_UART:BUART:rx_status_3\/main_1
Capture Clock  : \CMG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13012999p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_0\/q        macrocell129    875    875  13007021  RISE       1
\CMG_UART:BUART:rx_status_3\/main_1  macrocell138   4503   5378  13012999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:pollcount_0\/q
Path End       : \CMG_UART:BUART:rx_state_0\/main_9
Capture Clock  : \CMG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13013014p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:pollcount_0\/q      macrocell136    875    875  13010270  RISE       1
\CMG_UART:BUART:rx_state_0\/main_9  macrocell129   4487   5362  13013014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \CMG_UART:BUART:pollcount_1\/main_0
Capture Clock  : \CMG_UART:BUART:pollcount_1\/clock_0
Path slack     : 13013056p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1360   1360  13013056  RISE       1
\CMG_UART:BUART:pollcount_1\/main_0        macrocell135   3960   5320  13013056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \CMG_UART:BUART:pollcount_1\/main_1
Capture Clock  : \CMG_UART:BUART:pollcount_1\/clock_0
Path slack     : 13013377p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1360   1360  13013377  RISE       1
\CMG_UART:BUART:pollcount_1\/main_1        macrocell135   3639   4999  13013377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_bitclk_enable\/q
Path End       : \CMG_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \CMG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13013423p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -4210
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13016623

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3200
-------------------------------------   ---- 
End-of-path arrival time (ps)           3200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_bitclk_enable\/q          macrocell133      875    875  13013423  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   2325   3200  13013423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \CMG_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \CMG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13013762p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1360   1360  13013056  RISE       1
\CMG_UART:BUART:rx_bitclk_enable\/main_0   macrocell133   3255   4615  13013762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \CMG_UART:BUART:pollcount_0\/main_0
Capture Clock  : \CMG_UART:BUART:pollcount_0\/clock_0
Path slack     : 13013762p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1360   1360  13013056  RISE       1
\CMG_UART:BUART:pollcount_0\/main_0        macrocell136   3255   4615  13013762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_1\/q
Path End       : \CMG_UART:BUART:tx_state_1\/main_0
Capture Clock  : \CMG_UART:BUART:tx_state_1\/clock_0
Path slack     : 13014040p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_1\/q       macrocell124    875    875  13007224  RISE       1
\CMG_UART:BUART:tx_state_1\/main_0  macrocell124   3461   4336  13014040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_1\/q
Path End       : \CMG_UART:BUART:tx_state_2\/main_0
Capture Clock  : \CMG_UART:BUART:tx_state_2\/clock_0
Path slack     : 13014040p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_1\/q       macrocell124    875    875  13007224  RISE       1
\CMG_UART:BUART:tx_state_2\/main_0  macrocell126   3461   4336  13014040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_1\/q
Path End       : \CMG_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \CMG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13014040p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_1\/q      macrocell124    875    875  13007224  RISE       1
\CMG_UART:BUART:tx_bitclk\/main_0  macrocell127   3461   4336  13014040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \CMG_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \CMG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13014072p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1360   1360  13013377  RISE       1
\CMG_UART:BUART:rx_bitclk_enable\/main_1   macrocell133   2944   4304  13014072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \CMG_UART:BUART:pollcount_0\/main_1
Capture Clock  : \CMG_UART:BUART:pollcount_0\/clock_0
Path slack     : 13014072p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1360   1360  13013377  RISE       1
\CMG_UART:BUART:pollcount_0\/main_1        macrocell136   2944   4304  13014072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \CMG_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \CMG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13014077p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4299
-------------------------------------   ---- 
End-of-path arrival time (ps)           4299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_0  count7cell     1360   1360  13014077  RISE       1
\CMG_UART:BUART:rx_bitclk_enable\/main_2   macrocell133   2939   4299  13014077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_bitclk_enable\/q
Path End       : \CMG_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \CMG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13014103p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_bitclk_enable\/q   macrocell133    875    875  13013423  RISE       1
\CMG_UART:BUART:rx_load_fifo\/main_2  macrocell130   3398   4273  13014103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_bitclk_enable\/q
Path End       : \CMG_UART:BUART:rx_status_3\/main_2
Capture Clock  : \CMG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13014103p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_bitclk_enable\/q  macrocell133    875    875  13013423  RISE       1
\CMG_UART:BUART:rx_status_3\/main_2  macrocell138   3398   4273  13014103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_bitclk_enable\/q
Path End       : \CMG_UART:BUART:rx_state_0\/main_2
Capture Clock  : \CMG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13014123p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_bitclk_enable\/q  macrocell133    875    875  13013423  RISE       1
\CMG_UART:BUART:rx_state_0\/main_2   macrocell129   3378   4253  13014123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_bitclk_enable\/q
Path End       : \CMG_UART:BUART:rx_state_3\/main_2
Capture Clock  : \CMG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13014123p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_bitclk_enable\/q  macrocell133    875    875  13013423  RISE       1
\CMG_UART:BUART:rx_state_3\/main_2   macrocell131   3378   4253  13014123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_bitclk_enable\/q
Path End       : \CMG_UART:BUART:rx_state_2\/main_2
Capture Clock  : \CMG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13014123p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_bitclk_enable\/q  macrocell133    875    875  13013423  RISE       1
\CMG_UART:BUART:rx_state_2\/main_2   macrocell132   3378   4253  13014123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \CMG_UART:BUART:rx_state_0\/main_7
Capture Clock  : \CMG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13014214p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1360   1360  13014214  RISE       1
\CMG_UART:BUART:rx_state_0\/main_7         macrocell129   2802   4162  13014214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \CMG_UART:BUART:rx_state_3\/main_7
Capture Clock  : \CMG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13014214p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1360   1360  13014214  RISE       1
\CMG_UART:BUART:rx_state_3\/main_7         macrocell131   2802   4162  13014214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \CMG_UART:BUART:rx_state_2\/main_7
Capture Clock  : \CMG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13014214p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1360   1360  13014214  RISE       1
\CMG_UART:BUART:rx_state_2\/main_7         macrocell132   2802   4162  13014214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \CMG_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \CMG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13014216p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1360   1360  13014214  RISE       1
\CMG_UART:BUART:rx_load_fifo\/main_7       macrocell130   2800   4160  13014216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_0\/q
Path End       : \CMG_UART:BUART:tx_state_0\/main_1
Capture Clock  : \CMG_UART:BUART:tx_state_0\/clock_0
Path slack     : 13014306p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_0\/q       macrocell125    875    875  13005455  RISE       1
\CMG_UART:BUART:tx_state_0\/main_1  macrocell125   3196   4071  13014306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_1\/q
Path End       : \CMG_UART:BUART:txn\/main_1
Capture Clock  : \CMG_UART:BUART:txn\/clock_0
Path slack     : 13014323p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_1\/q  macrocell124    875    875  13007224  RISE       1
\CMG_UART:BUART:txn\/main_1    macrocell123   3179   4054  13014323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \CMG_UART:BUART:rx_state_0\/main_5
Capture Clock  : \CMG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13014363p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1360   1360  13014363  RISE       1
\CMG_UART:BUART:rx_state_0\/main_5         macrocell129   2653   4013  13014363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \CMG_UART:BUART:rx_state_3\/main_5
Capture Clock  : \CMG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13014363p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1360   1360  13014363  RISE       1
\CMG_UART:BUART:rx_state_3\/main_5         macrocell131   2653   4013  13014363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \CMG_UART:BUART:rx_state_2\/main_5
Capture Clock  : \CMG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13014363p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1360   1360  13014363  RISE       1
\CMG_UART:BUART:rx_state_2\/main_5         macrocell132   2653   4013  13014363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \CMG_UART:BUART:rx_state_0\/main_6
Capture Clock  : \CMG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13014367p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1360   1360  13014367  RISE       1
\CMG_UART:BUART:rx_state_0\/main_6         macrocell129   2649   4009  13014367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \CMG_UART:BUART:rx_state_3\/main_6
Capture Clock  : \CMG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13014367p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1360   1360  13014367  RISE       1
\CMG_UART:BUART:rx_state_3\/main_6         macrocell131   2649   4009  13014367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \CMG_UART:BUART:rx_state_2\/main_6
Capture Clock  : \CMG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13014367p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1360   1360  13014367  RISE       1
\CMG_UART:BUART:rx_state_2\/main_6         macrocell132   2649   4009  13014367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \CMG_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \CMG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13014374p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4002
-------------------------------------   ---- 
End-of-path arrival time (ps)           4002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1360   1360  13014363  RISE       1
\CMG_UART:BUART:rx_load_fifo\/main_5       macrocell130   2642   4002  13014374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \CMG_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \CMG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13014379p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3997
-------------------------------------   ---- 
End-of-path arrival time (ps)           3997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1360   1360  13014367  RISE       1
\CMG_UART:BUART:rx_load_fifo\/main_6       macrocell130   2637   3997  13014379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_load_fifo\/q
Path End       : \CMG_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \CMG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13014532p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018643

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4112
-------------------------------------   ---- 
End-of-path arrival time (ps)           4112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_load_fifo\/q            macrocell130      875    875  13010361  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   3237   4112  13014532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_last\/q
Path End       : \CMG_UART:BUART:rx_state_2\/main_8
Capture Clock  : \CMG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13014608p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_last\/clock_0                           macrocell139        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_last\/q          macrocell139    875    875  13014608  RISE       1
\CMG_UART:BUART:rx_state_2\/main_8  macrocell132   2893   3768  13014608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CMG_UART:BUART:rx_state_0\/main_0
Capture Clock  : \CMG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13014710p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_ctrl_mark_last\/q  macrocell128    875    875  13008737  RISE       1
\CMG_UART:BUART:rx_state_0\/main_0    macrocell129   2791   3666  13014710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CMG_UART:BUART:rx_state_3\/main_0
Capture Clock  : \CMG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13014710p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_ctrl_mark_last\/q  macrocell128    875    875  13008737  RISE       1
\CMG_UART:BUART:rx_state_3\/main_0    macrocell131   2791   3666  13014710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CMG_UART:BUART:rx_state_2\/main_0
Capture Clock  : \CMG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13014710p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_ctrl_mark_last\/q  macrocell128    875    875  13008737  RISE       1
\CMG_UART:BUART:rx_state_2\/main_0    macrocell132   2791   3666  13014710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_2\/q
Path End       : \CMG_UART:BUART:tx_state_1\/main_3
Capture Clock  : \CMG_UART:BUART:tx_state_1\/clock_0
Path slack     : 13014711p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_2\/q       macrocell126    875    875  13007406  RISE       1
\CMG_UART:BUART:tx_state_1\/main_3  macrocell124   2791   3666  13014711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_2\/q
Path End       : \CMG_UART:BUART:tx_state_2\/main_3
Capture Clock  : \CMG_UART:BUART:tx_state_2\/clock_0
Path slack     : 13014711p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_2\/q       macrocell126    875    875  13007406  RISE       1
\CMG_UART:BUART:tx_state_2\/main_3  macrocell126   2791   3666  13014711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_2\/q
Path End       : \CMG_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \CMG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13014711p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_2\/q      macrocell126    875    875  13007406  RISE       1
\CMG_UART:BUART:tx_bitclk\/main_3  macrocell127   2791   3666  13014711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_2\/q
Path End       : \CMG_UART:BUART:rx_state_0\/main_4
Capture Clock  : \CMG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13014711p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_2\/q       macrocell132    875    875  13008743  RISE       1
\CMG_UART:BUART:rx_state_0\/main_4  macrocell129   2790   3665  13014711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_2\/q
Path End       : \CMG_UART:BUART:rx_state_3\/main_4
Capture Clock  : \CMG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13014711p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_2\/q       macrocell132    875    875  13008743  RISE       1
\CMG_UART:BUART:rx_state_3\/main_4  macrocell131   2790   3665  13014711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_2\/q
Path End       : \CMG_UART:BUART:rx_state_2\/main_4
Capture Clock  : \CMG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13014711p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_2\/q       macrocell132    875    875  13008743  RISE       1
\CMG_UART:BUART:rx_state_2\/main_4  macrocell132   2790   3665  13014711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CMG_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \CMG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13014715p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3662
-------------------------------------   ---- 
End-of-path arrival time (ps)           3662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_ctrl_mark_last\/q  macrocell128    875    875  13008737  RISE       1
\CMG_UART:BUART:rx_load_fifo\/main_0  macrocell130   2787   3662  13014715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CMG_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \CMG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13014715p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3662
-------------------------------------   ---- 
End-of-path arrival time (ps)           3662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_ctrl_mark_last\/q        macrocell128    875    875  13008737  RISE       1
\CMG_UART:BUART:rx_state_stop1_reg\/main_0  macrocell134   2787   3662  13014715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell134        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \CMG_UART:BUART:rx_status_3\/main_0
Capture Clock  : \CMG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13014715p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3662
-------------------------------------   ---- 
End-of-path arrival time (ps)           3662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_ctrl_mark_last\/q  macrocell128    875    875  13008737  RISE       1
\CMG_UART:BUART:rx_status_3\/main_0   macrocell138   2787   3662  13014715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_2\/q
Path End       : \CMG_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \CMG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13014720p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_2\/q         macrocell132    875    875  13008743  RISE       1
\CMG_UART:BUART:rx_load_fifo\/main_4  macrocell130   2781   3656  13014720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_2\/q
Path End       : \CMG_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \CMG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13014720p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_2\/q               macrocell132    875    875  13008743  RISE       1
\CMG_UART:BUART:rx_state_stop1_reg\/main_3  macrocell134   2781   3656  13014720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell134        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_2\/q
Path End       : \CMG_UART:BUART:rx_status_3\/main_4
Capture Clock  : \CMG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13014720p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_2\/q        macrocell132    875    875  13008743  RISE       1
\CMG_UART:BUART:rx_status_3\/main_4  macrocell138   2781   3656  13014720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_state_2\/q
Path End       : \CMG_UART:BUART:txn\/main_4
Capture Clock  : \CMG_UART:BUART:txn\/clock_0
Path slack     : 13014731p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3645
-------------------------------------   ---- 
End-of-path arrival time (ps)           3645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_state_2\/q  macrocell126    875    875  13007406  RISE       1
\CMG_UART:BUART:txn\/main_4    macrocell123   2770   3645  13014731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:pollcount_0\/q
Path End       : \CMG_UART:BUART:pollcount_0\/main_2
Capture Clock  : \CMG_UART:BUART:pollcount_0\/clock_0
Path slack     : 13014879p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:pollcount_0\/q       macrocell136    875    875  13010270  RISE       1
\CMG_UART:BUART:pollcount_0\/main_2  macrocell136   2622   3497  13014879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:pollcount_1\/q
Path End       : \CMG_UART:BUART:pollcount_1\/main_2
Capture Clock  : \CMG_UART:BUART:pollcount_1\/clock_0
Path slack     : 13014882p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:pollcount_1\/q       macrocell135    875    875  13007301  RISE       1
\CMG_UART:BUART:pollcount_1\/main_2  macrocell135   2619   3494  13014882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_3\/q
Path End       : \CMG_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \CMG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13014892p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_3\/q         macrocell131    875    875  13008914  RISE       1
\CMG_UART:BUART:rx_load_fifo\/main_3  macrocell130   2609   3484  13014892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_3\/q
Path End       : \CMG_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \CMG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13014892p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_3\/q               macrocell131    875    875  13008914  RISE       1
\CMG_UART:BUART:rx_state_stop1_reg\/main_2  macrocell134   2609   3484  13014892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell134        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_3\/q
Path End       : \CMG_UART:BUART:rx_status_3\/main_3
Capture Clock  : \CMG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13014892p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_3\/q        macrocell131    875    875  13008914  RISE       1
\CMG_UART:BUART:rx_status_3\/main_3  macrocell138   2609   3484  13014892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_3\/q
Path End       : \CMG_UART:BUART:rx_state_0\/main_3
Capture Clock  : \CMG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13014897p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_3\/q       macrocell131    875    875  13008914  RISE       1
\CMG_UART:BUART:rx_state_0\/main_3  macrocell129   2604   3479  13014897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_3\/q
Path End       : \CMG_UART:BUART:rx_state_3\/main_3
Capture Clock  : \CMG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13014897p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_3\/q       macrocell131    875    875  13008914  RISE       1
\CMG_UART:BUART:rx_state_3\/main_3  macrocell131   2604   3479  13014897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_state_3\/q
Path End       : \CMG_UART:BUART:rx_state_2\/main_3
Capture Clock  : \CMG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13014897p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_state_3\/q       macrocell131    875    875  13008914  RISE       1
\CMG_UART:BUART:rx_state_2\/main_3  macrocell132   2604   3479  13014897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_bitclk\/q
Path End       : \CMG_UART:BUART:txn\/main_6
Capture Clock  : \CMG_UART:BUART:txn\/clock_0
Path slack     : 13014919p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3457
-------------------------------------   ---- 
End-of-path arrival time (ps)           3457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_bitclk\/q  macrocell127    875    875  13012537  RISE       1
\CMG_UART:BUART:txn\/main_6   macrocell123   2582   3457  13014919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_bitclk\/q
Path End       : \CMG_UART:BUART:tx_state_1\/main_5
Capture Clock  : \CMG_UART:BUART:tx_state_1\/clock_0
Path slack     : 13014925p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3451
-------------------------------------   ---- 
End-of-path arrival time (ps)           3451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_bitclk\/q        macrocell127    875    875  13012537  RISE       1
\CMG_UART:BUART:tx_state_1\/main_5  macrocell124   2576   3451  13014925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:tx_bitclk\/q
Path End       : \CMG_UART:BUART:tx_state_2\/main_5
Capture Clock  : \CMG_UART:BUART:tx_state_2\/clock_0
Path slack     : 13014925p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3451
-------------------------------------   ---- 
End-of-path arrival time (ps)           3451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:tx_bitclk\/q        macrocell127    875    875  13012537  RISE       1
\CMG_UART:BUART:tx_state_2\/main_5  macrocell126   2576   3451  13014925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:txn\/q
Path End       : \CMG_UART:BUART:txn\/main_0
Capture Clock  : \CMG_UART:BUART:txn\/clock_0
Path slack     : 13015198p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:txn\/q       macrocell123    875    875  13015198  RISE       1
\CMG_UART:BUART:txn\/main_0  macrocell123   2304   3179  13015198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CMG_UART:BUART:tx_state_1\/main_2
Capture Clock  : \CMG_UART:BUART:tx_state_1\/clock_0
Path slack     : 13015452p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2924
-------------------------------------   ---- 
End-of-path arrival time (ps)           2924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  13008922  RISE       1
\CMG_UART:BUART:tx_state_1\/main_2               macrocell124     2794   2924  13015452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CMG_UART:BUART:tx_state_2\/main_2
Capture Clock  : \CMG_UART:BUART:tx_state_2\/clock_0
Path slack     : 13015452p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2924
-------------------------------------   ---- 
End-of-path arrival time (ps)           2924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  13008922  RISE       1
\CMG_UART:BUART:tx_state_2\/main_2               macrocell126     2794   2924  13015452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \CMG_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \CMG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13015452p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2924
-------------------------------------   ---- 
End-of-path arrival time (ps)           2924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  13008922  RISE       1
\CMG_UART:BUART:tx_bitclk\/main_2                macrocell127     2794   2924  13015452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \CMG_UART:BUART:txn\/main_5
Capture Clock  : \CMG_UART:BUART:txn\/clock_0
Path slack     : 13015645p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2731
-------------------------------------   ---- 
End-of-path arrival time (ps)           2731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  13015645  RISE       1
\CMG_UART:BUART:txn\/main_5                      macrocell123     2601   2731  13015645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \CMG_UART:BUART:tx_state_1\/main_4
Capture Clock  : \CMG_UART:BUART:tx_state_1\/clock_0
Path slack     : 13015659p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2718
-------------------------------------   ---- 
End-of-path arrival time (ps)           2718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  13015645  RISE       1
\CMG_UART:BUART:tx_state_1\/main_4               macrocell124     2588   2718  13015659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \CMG_UART:BUART:tx_state_2\/main_4
Capture Clock  : \CMG_UART:BUART:tx_state_2\/clock_0
Path slack     : 13015659p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                          -2457
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2718
-------------------------------------   ---- 
End-of-path arrival time (ps)           2718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  13015645  RISE       1
\CMG_UART:BUART:tx_state_2\/main_4               macrocell126     2588   2718  13015659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CMG_UART:BUART:rx_status_3\/q
Path End       : \CMG_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \CMG_UART:BUART:sRX:RxSts\/clock
Path slack     : 13016706p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (CMG_UART_IntClock:R#1 vs. CMG_UART_IntClock:R#2)   13020833
- Setup time                                                           -350
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13020483

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\CMG_UART:BUART:rx_status_3\/q       macrocell138     875    875  13016706  RISE       1
\CMG_UART:BUART:sRX:RxSts\/status_3  statusicell11   2902   3777  13016706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CMG_UART:BUART:sRX:RxSts\/clock                           statusicell11       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

