{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638248699581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638248699581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 23:04:59 2021 " "Processing started: Mon Nov 29 23:04:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638248699581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248699581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSDProject -c DSDProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSDProject -c DSDProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248699581 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1638248700104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/buzzer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file components/buzzer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-ExplosionsAndPews " "Found design unit 1: buzzer-ExplosionsAndPews" {  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710871 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/scoreboard.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file components/scoreboard.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scoreboard-scoreboard_arch " "Found design unit 1: scoreboard-scoreboard_arch" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710877 ""} { "Info" "ISGN_ENTITY_NAME" "1 scoreboard " "Found entity 1: scoreboard" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/projectiles.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file components/projectiles.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projectile-projectile_arch " "Found design unit 1: projectile-projectile_arch" {  } { { "components/projectiles.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/projectiles.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710877 ""} { "Info" "ISGN_ENTITY_NAME" "1 projectile " "Found entity 1: projectile" {  } { { "components/projectiles.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/projectiles.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pause.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file components/pause.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pause-pause_arch " "Found design unit 1: pause-pause_arch" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710877 ""} { "Info" "ISGN_ENTITY_NAME" "1 pause " "Found entity 1: pause" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/player_movement.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file components/player_movement.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-ctrl_arch " "Found design unit 1: controller-ctrl_arch" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710882 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/structures.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file components/structures.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_types " "Found design unit 1: custom_types" {  } { { "components/structures.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/structures.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsdproject.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsdproject.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsdproject-behavior " "Found design unit 1: dsdproject-behavior" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710882 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsdproject " "Found entity 1: dsdproject" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(86) " "Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "Accelerometer/spi.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638248710888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(19) " "Verilog HDL Declaration information at spi.sv(19): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "Accelerometer/spi.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638248710888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "Accelerometer/spi.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer/gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer/gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer/adxl345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accelerometer/adxl345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "Accelerometer/ADXL345_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/ADXL345_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710893 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "Accelerometer/ADXL345_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/ADXL345_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng10/rng10.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rng10/rng10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RNG10-RNG10_arch " "Found design unit 1: RNG10-RNG10_arch" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Clock_Divider-ClockDivider_arch " "Found design unit 2: Clock_Divider-ClockDivider_arch" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710893 ""} { "Info" "ISGN_ENTITY_NAME" "1 RNG10 " "Found entity 1: RNG10" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710893 ""} { "Info" "ISGN_ENTITY_NAME" "2 Clock_Divider " "Found entity 2: Clock_Divider" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng10/lfsrs.vhd 20 10 " "Found 20 design units, including 10 entities, in source file rng10/lfsrs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR3-LFSR3_arch " "Found design unit 1: LFSR3-LFSR3_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 LFSR5-LFSR5_arch " "Found design unit 2: LFSR5-LFSR5_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 LFSR7-LFSR7_arch " "Found design unit 3: LFSR7-LFSR7_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 LFSR13-LFSR13_arch " "Found design unit 4: LFSR13-LFSR13_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 LFSR17-LFSR17_arch " "Found design unit 5: LFSR17-LFSR17_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 LFSR19-LFSR19_arch " "Found design unit 6: LFSR19-LFSR19_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 LFSR31-LFSR31_arch " "Found design unit 7: LFSR31-LFSR31_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 LFSR61-LFSR61_arch " "Found design unit 8: LFSR61-LFSR61_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 LFSR89-LFSR89_arch " "Found design unit 9: LFSR89-LFSR89_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 238 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 LFSR107-LFSR107_arch " "Found design unit 10: LFSR107-LFSR107_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 265 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR3 " "Found entity 1: LFSR3" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR5 " "Found entity 2: LFSR5" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_ENTITY_NAME" "3 LFSR7 " "Found entity 3: LFSR7" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_ENTITY_NAME" "4 LFSR13 " "Found entity 4: LFSR13" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_ENTITY_NAME" "5 LFSR17 " "Found entity 5: LFSR17" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_ENTITY_NAME" "6 LFSR19 " "Found entity 6: LFSR19" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_ENTITY_NAME" "7 LFSR31 " "Found entity 7: LFSR31" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_ENTITY_NAME" "8 LFSR61 " "Found entity 8: LFSR61" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_ENTITY_NAME" "9 LFSR89 " "Found entity 9: LFSR89" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_ENTITY_NAME" "10 LFSR107 " "Found entity 10: LFSR107" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_top-vga_structural " "Found design unit 1: vga_top-vga_structural" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "vga_pll_25_175.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710904 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "vga_pll_25_175.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710904 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248710904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248710904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_top " "Elaborating entity \"vga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638248711005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175 vga_pll_25_175:U1 " "Elaborating entity \"vga_pll_25_175\" for hierarchy \"vga_pll_25_175:U1\"" {  } { { "vga_top_level.vhd" "U1" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll_25_175:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "altpll_component" { Text "D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll_25_175:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll_25_175:U1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll_25_175:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll_25_175 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll_25_175\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248711080 ""}  } { { "vga_pll_25_175.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248711080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_25_175_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_altpll " "Found entity 1: vga_pll_25_175_altpll" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "D:/Documents/GitHub/DSDProject/db/vga_pll_25_175_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248711138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175_altpll vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated " "Elaborating entity \"vga_pll_25_175_altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:U2 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:U2\"" {  } { { "vga_top_level.vhd" "U2" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsdproject dsdproject:U3 " "Elaborating entity \"dsdproject\" for hierarchy \"dsdproject:U3\"" {  } { { "vga_top_level.vhd" "U3" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_z dsdproject.vhd(106) " "Verilog HDL or VHDL warning at dsdproject.vhd(106): object \"data_z\" assigned a value but never read" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638248711148 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pauseClock dsdproject.vhd(239) " "VHDL Process Statement warning at dsdproject.vhd(239): signal \"pauseClock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mountain_clk dsdproject.vhd(249) " "VHDL Process Statement warning at dsdproject.vhd(249): signal \"mountain_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spare_ships dsdproject.vhd(258) " "VHDL Process Statement warning at dsdproject.vhd(258): signal \"spare_ships\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(274) " "VHDL Process Statement warning at dsdproject.vhd(274): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(275) " "VHDL Process Statement warning at dsdproject.vhd(275): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(278) " "VHDL Process Statement warning at dsdproject.vhd(278): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(286) " "VHDL Process Statement warning at dsdproject.vhd(286): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(287) " "VHDL Process Statement warning at dsdproject.vhd(287): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(290) " "VHDL Process Statement warning at dsdproject.vhd(290): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(299) " "VHDL Process Statement warning at dsdproject.vhd(299): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(300) " "VHDL Process Statement warning at dsdproject.vhd(300): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(303) " "VHDL Process Statement warning at dsdproject.vhd(303): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(304) " "VHDL Process Statement warning at dsdproject.vhd(304): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(307) " "VHDL Process Statement warning at dsdproject.vhd(307): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(308) " "VHDL Process Statement warning at dsdproject.vhd(308): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_proj dsdproject.vhd(315) " "VHDL Process Statement warning at dsdproject.vhd(315): signal \"p_proj\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_proj dsdproject.vhd(316) " "VHDL Process Statement warning at dsdproject.vhd(316): signal \"p_proj\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711160 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(329) " "VHDL Process Statement warning at dsdproject.vhd(329): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711165 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(333) " "VHDL Process Statement warning at dsdproject.vhd(333): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711165 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(337) " "VHDL Process Statement warning at dsdproject.vhd(337): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711165 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(341) " "VHDL Process Statement warning at dsdproject.vhd(341): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711165 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(345) " "VHDL Process Statement warning at dsdproject.vhd(345): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711165 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(349) " "VHDL Process Statement warning at dsdproject.vhd(349): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711165 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(353) " "VHDL Process Statement warning at dsdproject.vhd(353): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711165 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(360) " "VHDL Process Statement warning at dsdproject.vhd(360): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711170 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(361) " "VHDL Process Statement warning at dsdproject.vhd(361): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711170 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(362) " "VHDL Process Statement warning at dsdproject.vhd(362): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711170 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(363) " "VHDL Process Statement warning at dsdproject.vhd(363): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711170 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(369) " "VHDL Process Statement warning at dsdproject.vhd(369): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711170 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(372) " "VHDL Process Statement warning at dsdproject.vhd(372): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711170 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(373) " "VHDL Process Statement warning at dsdproject.vhd(373): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711170 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(374) " "VHDL Process Statement warning at dsdproject.vhd(374): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711170 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(375) " "VHDL Process Statement warning at dsdproject.vhd(375): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711170 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorconcat dsdproject.vhd(388) " "VHDL Process Statement warning at dsdproject.vhd(388): signal \"colorconcat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711192 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorconcat dsdproject.vhd(389) " "VHDL Process Statement warning at dsdproject.vhd(389): signal \"colorconcat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 389 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711192 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorconcat dsdproject.vhd(390) " "VHDL Process Statement warning at dsdproject.vhd(390): signal \"colorconcat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711192 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "colorconcat dsdproject.vhd(205) " "VHDL Process Statement warning at dsdproject.vhd(205): inferring latch(es) for signal or variable \"colorconcat\", which holds its previous value in one or more paths through the process" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638248711192 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mountain_height dsdproject.vhd(205) " "VHDL Process Statement warning at dsdproject.vhd(205): inferring latch(es) for signal or variable \"mountain_height\", which holds its previous value in one or more paths through the process" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638248711192 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "projectile_clock dsdproject.vhd(408) " "VHDL Process Statement warning at dsdproject.vhd(408): signal \"projectile_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711192 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "projectile_clock dsdproject.vhd(400) " "VHDL Process Statement warning at dsdproject.vhd(400): inferring latch(es) for signal or variable \"projectile_clock\", which holds its previous value in one or more paths through the process" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 400 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638248711192 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paused dsdproject.vhd(417) " "VHDL Process Statement warning at dsdproject.vhd(417): signal \"paused\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711192 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_proj dsdproject.vhd(424) " "VHDL Process Statement warning at dsdproject.vhd(424): signal \"p_proj\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711192 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_proj dsdproject.vhd(427) " "VHDL Process Statement warning at dsdproject.vhd(427): signal \"p_proj\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711192 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(527) " "VHDL Process Statement warning at dsdproject.vhd(527): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711250 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(539) " "VHDL Process Statement warning at dsdproject.vhd(539): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711250 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(563) " "VHDL Process Statement warning at dsdproject.vhd(563): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711272 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(565) " "VHDL Process Statement warning at dsdproject.vhd(565): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711272 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paused dsdproject.vhd(577) " "VHDL Process Statement warning at dsdproject.vhd(577): signal \"paused\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711277 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(578) " "VHDL Process Statement warning at dsdproject.vhd(578): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711277 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(578) " "VHDL Process Statement warning at dsdproject.vhd(578): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711277 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(579) " "VHDL Process Statement warning at dsdproject.vhd(579): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711277 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(579) " "VHDL Process Statement warning at dsdproject.vhd(579): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711277 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(580) " "VHDL Process Statement warning at dsdproject.vhd(580): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711277 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(580) " "VHDL Process Statement warning at dsdproject.vhd(580): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711282 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(581) " "VHDL Process Statement warning at dsdproject.vhd(581): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711282 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(581) " "VHDL Process Statement warning at dsdproject.vhd(581): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711282 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(582) " "VHDL Process Statement warning at dsdproject.vhd(582): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711282 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(582) " "VHDL Process Statement warning at dsdproject.vhd(582): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711282 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spare_ships dsdproject.vhd(583) " "VHDL Process Statement warning at dsdproject.vhd(583): signal \"spare_ships\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711282 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paused dsdproject.vhd(585) " "VHDL Process Statement warning at dsdproject.vhd(585): signal \"paused\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711282 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startOfGame dsdproject.vhd(585) " "VHDL Process Statement warning at dsdproject.vhd(585): signal \"startOfGame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711282 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spare_ships dsdproject.vhd(611) " "VHDL Process Statement warning at dsdproject.vhd(611): signal \"spare_ships\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711287 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "spare_ships dsdproject.vhd(547) " "VHDL Process Statement warning at dsdproject.vhd(547): inferring latch(es) for signal or variable \"spare_ships\", which holds its previous value in one or more paths through the process" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 547 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638248711287 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ship dsdproject.vhd(547) " "VHDL Process Statement warning at dsdproject.vhd(547): inferring latch(es) for signal or variable \"ship\", which holds its previous value in one or more paths through the process" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 547 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638248711287 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[15\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[15\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[14\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[14\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[13\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[13\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[12\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[12\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[11\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[11\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[10\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[10\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[9\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[9\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[8\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[8\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[7\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[7\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[6\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[6\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[5\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[5\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[4\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[4\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[3\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[3\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[2\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[2\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[1\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[1\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p_proj\[0\].collision dsdproject.vhd(73) " "Using initial value X (don't care) for net \"p_proj\[0\].collision\" at dsdproject.vhd(73)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711319 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spare_ships\[0\] dsdproject.vhd(547) " "Inferred latch for \"spare_ships\[0\]\" at dsdproject.vhd(547)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711367 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spare_ships\[1\] dsdproject.vhd(547) " "Inferred latch for \"spare_ships\[1\]\" at dsdproject.vhd(547)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711374 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spare_ships\[2\] dsdproject.vhd(547) " "Inferred latch for \"spare_ships\[2\]\" at dsdproject.vhd(547)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711374 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "projectile_clock dsdproject.vhd(400) " "Inferred latch for \"projectile_clock\" at dsdproject.vhd(400)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711426 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[0\] dsdproject.vhd(205) " "Inferred latch for \"colorconcat\[0\]\" at dsdproject.vhd(205)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711426 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[1\] dsdproject.vhd(205) " "Inferred latch for \"colorconcat\[1\]\" at dsdproject.vhd(205)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711432 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[2\] dsdproject.vhd(205) " "Inferred latch for \"colorconcat\[2\]\" at dsdproject.vhd(205)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711432 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[3\] dsdproject.vhd(205) " "Inferred latch for \"colorconcat\[3\]\" at dsdproject.vhd(205)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711432 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[4\] dsdproject.vhd(205) " "Inferred latch for \"colorconcat\[4\]\" at dsdproject.vhd(205)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711432 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[5\] dsdproject.vhd(205) " "Inferred latch for \"colorconcat\[5\]\" at dsdproject.vhd(205)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711432 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[6\] dsdproject.vhd(205) " "Inferred latch for \"colorconcat\[6\]\" at dsdproject.vhd(205)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711432 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[7\] dsdproject.vhd(205) " "Inferred latch for \"colorconcat\[7\]\" at dsdproject.vhd(205)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711432 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[8\] dsdproject.vhd(205) " "Inferred latch for \"colorconcat\[8\]\" at dsdproject.vhd(205)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711432 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[9\] dsdproject.vhd(205) " "Inferred latch for \"colorconcat\[9\]\" at dsdproject.vhd(205)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711432 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[10\] dsdproject.vhd(205) " "Inferred latch for \"colorconcat\[10\]\" at dsdproject.vhd(205)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711432 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[11\] dsdproject.vhd(205) " "Inferred latch for \"colorconcat\[11\]\" at dsdproject.vhd(205)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711432 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[0\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[0\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[1\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[1\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[2\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[2\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[3\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[3\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[4\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[4\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[5\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[5\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[6\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[6\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[7\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[7\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[8\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[8\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[9\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[9\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[10\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[10\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[11\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[11\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[12\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[12\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[13\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[13\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[14\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[14\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[15\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[15\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[16\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[16\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[17\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[17\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[18\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[18\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[19\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[19\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[20\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[20\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[21\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[21\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[22\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[22\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[23\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[23\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[24\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[24\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[25\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[25\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[26\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[26\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[27\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[27\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[28\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[28\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[29\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[29\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[30\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[30\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[31\] dsdproject.vhd(218) " "Inferred latch for \"mountain_height\[31\]\" at dsdproject.vhd(218)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248711437 "|vga_top|dsdproject:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADXL345_controller dsdproject:U3\|ADXL345_controller:U0 " "Elaborating entity \"ADXL345_controller\" for hierarchy \"dsdproject:U3\|ADXL345_controller:U0\"" {  } { { "dsdproject.vhd" "U0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsensor dsdproject:U3\|ADXL345_controller:U0\|gsensor:U0 " "Elaborating entity \"gsensor\" for hierarchy \"dsdproject:U3\|ADXL345_controller:U0\|gsensor:U0\"" {  } { { "Accelerometer/ADXL345_controller.vhd" "U0" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/ADXL345_controller.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gsensor.sv(28) " "Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20)" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638248711773 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 gsensor.sv(266) " "Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6)" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638248711773 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.opcode 0 gsensor.sv(84) " "Net \"spi_program.data_a.opcode\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638248711773 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.immediate 0 gsensor.sv(84) " "Net \"spi_program.data_a.immediate\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638248711773 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.waddr_a 0 gsensor.sv(84) " "Net \"spi_program.waddr_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638248711773 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.we_a 0 gsensor.sv(84) " "Net \"spi_program.we_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638248711773 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi dsdproject:U3\|ADXL345_controller:U0\|gsensor:U0\|spi:u0 " "Elaborating entity \"spi\" for hierarchy \"dsdproject:U3\|ADXL345_controller:U0\|gsensor:U0\|spi:u0\"" {  } { { "Accelerometer/gsensor.sv" "u0" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.sv(47) " "Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "Accelerometer/spi.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638248711784 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi.sv(156) " "Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "Accelerometer/spi.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638248711784 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 4 spi.sv(204) " "Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4)" {  } { { "Accelerometer/spi.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638248711784 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller dsdproject:U3\|controller:MC " "Elaborating entity \"controller\" for hierarchy \"dsdproject:U3\|controller:MC\"" {  } { { "dsdproject.vhd" "MC" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pause dsdproject:U3\|pause:PC " "Elaborating entity \"pause\" for hierarchy \"dsdproject:U3\|pause:PC\"" {  } { { "dsdproject.vhd" "PC" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn_0 pause.vhdl(28) " "VHDL Process Statement warning at pause.vhdl(28): signal \"btn_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|pause:PC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause pause.vhdl(36) " "VHDL Process Statement warning at pause.vhdl(36): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|pause:PC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause pause.vhdl(39) " "VHDL Process Statement warning at pause.vhdl(39): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|pause:PC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause pause.vhdl(45) " "VHDL Process Statement warning at pause.vhdl(45): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|pause:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNG10 dsdproject:U3\|RNG10:U1 " "Elaborating entity \"RNG10\" for hierarchy \"dsdproject:U3\|RNG10:U1\"" {  } { { "dsdproject.vhd" "U1" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clkset RNG10.vhd(78) " "VHDL Signal Declaration warning at RNG10.vhd(78): used implicit default value for signal \"clkset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR107 RNG10.vhd(119) " "VHDL Process Statement warning at RNG10.vhd(119): signal \"SR107\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR89 RNG10.vhd(120) " "VHDL Process Statement warning at RNG10.vhd(120): signal \"SR89\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR61 RNG10.vhd(121) " "VHDL Process Statement warning at RNG10.vhd(121): signal \"SR61\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR31 RNG10.vhd(122) " "VHDL Process Statement warning at RNG10.vhd(122): signal \"SR31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR19 RNG10.vhd(123) " "VHDL Process Statement warning at RNG10.vhd(123): signal \"SR19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR17 RNG10.vhd(124) " "VHDL Process Statement warning at RNG10.vhd(124): signal \"SR17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR13 RNG10.vhd(125) " "VHDL Process Statement warning at RNG10.vhd(125): signal \"SR13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR7 RNG10.vhd(126) " "VHDL Process Statement warning at RNG10.vhd(126): signal \"SR7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR5 RNG10.vhd(127) " "VHDL Process Statement warning at RNG10.vhd(127): signal \"SR5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR3 RNG10.vhd(128) " "VHDL Process Statement warning at RNG10.vhd(128): signal \"SR3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR3 dsdproject:U3\|RNG10:U1\|LFSR3:U1 " "Elaborating entity \"LFSR3\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR3:U1\"" {  } { { "RNG10/RNG10.vhd" "U1" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR5 dsdproject:U3\|RNG10:U1\|LFSR5:U2 " "Elaborating entity \"LFSR5\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR5:U2\"" {  } { { "RNG10/RNG10.vhd" "U2" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR7 dsdproject:U3\|RNG10:U1\|LFSR7:U3 " "Elaborating entity \"LFSR7\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR7:U3\"" {  } { { "RNG10/RNG10.vhd" "U3" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR13 dsdproject:U3\|RNG10:U1\|LFSR13:U4 " "Elaborating entity \"LFSR13\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR13:U4\"" {  } { { "RNG10/RNG10.vhd" "U4" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR17 dsdproject:U3\|RNG10:U1\|LFSR17:U5 " "Elaborating entity \"LFSR17\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR17:U5\"" {  } { { "RNG10/RNG10.vhd" "U5" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR19 dsdproject:U3\|RNG10:U1\|LFSR19:U6 " "Elaborating entity \"LFSR19\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR19:U6\"" {  } { { "RNG10/RNG10.vhd" "U6" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR31 dsdproject:U3\|RNG10:U1\|LFSR31:U7 " "Elaborating entity \"LFSR31\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR31:U7\"" {  } { { "RNG10/RNG10.vhd" "U7" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR61 dsdproject:U3\|RNG10:U1\|LFSR61:U8 " "Elaborating entity \"LFSR61\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR61:U8\"" {  } { { "RNG10/RNG10.vhd" "U8" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR89 dsdproject:U3\|RNG10:U1\|LFSR89:U9 " "Elaborating entity \"LFSR89\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR89:U9\"" {  } { { "RNG10/RNG10.vhd" "U9" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR107 dsdproject:U3\|RNG10:U1\|LFSR107:U10 " "Elaborating entity \"LFSR107\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR107:U10\"" {  } { { "RNG10/RNG10.vhd" "U10" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider dsdproject:U3\|RNG10:U1\|Clock_Divider:U11 " "Elaborating entity \"Clock_Divider\" for hierarchy \"dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\"" {  } { { "RNG10/RNG10.vhd" "U11" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711810 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp RNG10.vhd(161) " "VHDL Process Statement warning at RNG10.vhd(161): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711810 "|vga_top|dsdproject:U3|RNG10:U1|Clock_Divider:U11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer dsdproject:U3\|buzzer:B0 " "Elaborating entity \"buzzer\" for hierarchy \"dsdproject:U3\|buzzer:B0\"" {  } { { "dsdproject.vhd" "B0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hs6 buzzer.vhdl(58) " "Verilog HDL or VHDL warning at buzzer.vhdl(58): object \"hs6\" assigned a value but never read" {  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638248711837 "|vga_top|dsdproject:U3|buzzer:B0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreboard dsdproject:U3\|scoreboard:\\SC:0:SC " "Elaborating entity \"scoreboard\" for hierarchy \"dsdproject:U3\|scoreboard:\\SC:0:SC\"" {  } { { "dsdproject.vhd" "\\SC:0:SC" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248711837 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index scoreboard.vhdl(27) " "VHDL Process Statement warning at scoreboard.vhdl(27): signal \"index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638248711848 "|vga_top|dsdproject:U3|scoreboard:SC:0:SC"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 D:/Documents/GitHub/DSDProject/db/DSDProject.ram0_gsensor_889e66e.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"D:/Documents/GitHub/DSDProject/db/DSDProject.ram0_gsensor_889e66e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638248715021 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "dsdproject:U3\|ADXL345_controller:U0\|gsensor:U0\|spi_program " "RAM logic \"dsdproject:U3\|ADXL345_controller:U0\|gsensor:U0\|spi_program\" is uninferred because MIF is not supported for the selected family" {  } { { "Accelerometer/gsensor.sv" "spi_program" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 84 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1638248715091 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1638248715091 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "40 " "Inferred 40 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:5:SC\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:5:SC\|Mod5\"" {  } { { "components/scoreboard.vhdl" "Mod5" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:4:SC\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:4:SC\|Div4\"" {  } { { "components/scoreboard.vhdl" "Div4" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:4:SC\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:4:SC\|Mod4\"" {  } { { "components/scoreboard.vhdl" "Mod4" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div0\"" {  } { { "dsdproject.vhd" "Div0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 261 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div1\"" {  } { { "dsdproject.vhd" "Div1" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 261 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div2\"" {  } { { "dsdproject.vhd" "Div2" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 261 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div3\"" {  } { { "dsdproject.vhd" "Div3" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod3\"" {  } { { "dsdproject.vhd" "Mod3" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 418 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|controller:MC\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|controller:MC\|Div1\"" {  } { { "components/player_movement.vhdl" "Div1" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|controller:MC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|controller:MC\|Div0\"" {  } { { "components/player_movement.vhdl" "Div0" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod15\"" {  } { { "dsdproject.vhd" "Mod15" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div4\"" {  } { { "dsdproject.vhd" "Div4" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div5\"" {  } { { "dsdproject.vhd" "Div5" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div6\"" {  } { { "dsdproject.vhd" "Div6" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div7\"" {  } { { "dsdproject.vhd" "Div7" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div8\"" {  } { { "dsdproject.vhd" "Div8" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div9\"" {  } { { "dsdproject.vhd" "Div9" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div10\"" {  } { { "dsdproject.vhd" "Div10" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div11\"" {  } { { "dsdproject.vhd" "Div11" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div12\"" {  } { { "dsdproject.vhd" "Div12" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div13\"" {  } { { "dsdproject.vhd" "Div13" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div14\"" {  } { { "dsdproject.vhd" "Div14" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div15\"" {  } { { "dsdproject.vhd" "Div15" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod10\"" {  } { { "dsdproject.vhd" "Mod10" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod11\"" {  } { { "dsdproject.vhd" "Mod11" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod12\"" {  } { { "dsdproject.vhd" "Mod12" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod13\"" {  } { { "dsdproject.vhd" "Mod13" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod14\"" {  } { { "dsdproject.vhd" "Mod14" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod8\"" {  } { { "dsdproject.vhd" "Mod8" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod9\"" {  } { { "dsdproject.vhd" "Mod9" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod7\"" {  } { { "dsdproject.vhd" "Mod7" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod6\"" {  } { { "dsdproject.vhd" "Mod6" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod4\"" {  } { { "dsdproject.vhd" "Mod4" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod5\"" {  } { { "dsdproject.vhd" "Mod5" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|controller:MC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|controller:MC\|Mult0\"" {  } { { "components/player_movement.vhdl" "Mult0" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod1\"" {  } { { "dsdproject.vhd" "Mod1" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 235 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod0\"" {  } { { "dsdproject.vhd" "Mod0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|controller:MC\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|controller:MC\|Mult1\"" {  } { { "components/player_movement.vhdl" "Mult1" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod2\"" {  } { { "dsdproject.vhd" "Mod2" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 250 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|buzzer:B0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|buzzer:B0\|Mult0\"" {  } { { "components/buzzer.vhdl" "Mult0" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248718952 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638248718952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|scoreboard:\\SC:5:SC\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"dsdproject:U3\|scoreboard:\\SC:5:SC\|lpm_divide:Mod5\"" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248718994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|scoreboard:\\SC:5:SC\|lpm_divide:Mod5 " "Instantiated megafunction \"dsdproject:U3\|scoreboard:\\SC:5:SC\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248718994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248718994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248718994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248718994 ""}  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248718994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4nl " "Found entity 1: lpm_divide_4nl" {  } { { "db/lpm_divide_4nl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_4nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gke " "Found entity 1: alt_u_div_gke" {  } { { "db/alt_u_div_gke.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|scoreboard:\\SC:4:SC\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"dsdproject:U3\|scoreboard:\\SC:4:SC\|lpm_divide:Div4\"" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248719287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|scoreboard:\\SC:4:SC\|lpm_divide:Div4 " "Instantiated megafunction \"dsdproject:U3\|scoreboard:\\SC:4:SC\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719287 ""}  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248719287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_jtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_khe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|scoreboard:\\SC:4:SC\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"dsdproject:U3\|scoreboard:\\SC:4:SC\|lpm_divide:Mod4\"" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248719447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|scoreboard:\\SC:4:SC\|lpm_divide:Mod4 " "Instantiated megafunction \"dsdproject:U3\|scoreboard:\\SC:4:SC\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719447 ""}  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248719447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Div0\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 261 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248719458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Div0 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719458 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 261 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248719458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbo " "Found entity 1: lpm_divide_jbo" {  } { { "db/lpm_divide_jbo.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_jbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_obg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_obg " "Found entity 1: abs_divider_obg" {  } { { "db/abs_divider_obg.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/abs_divider_obg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4ie " "Found entity 1: alt_u_div_4ie" {  } { { "db/alt_u_div_4ie.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_4ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_q99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_q99 " "Found entity 1: lpm_abs_q99" {  } { { "db/lpm_abs_q99.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_abs_q99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_ab9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_ab9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_ab9 " "Found entity 1: lpm_abs_ab9" {  } { { "db/lpm_abs_ab9.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_abs_ab9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Mod3\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 418 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248719677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Mod3 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719677 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 418 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248719677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akl " "Found entity 1: lpm_divide_akl" {  } { { "db/lpm_divide_akl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_akl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_see.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|controller:MC\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_divide:Div1\"" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248719773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|controller:MC\|lpm_divide:Div1 " "Instantiated megafunction \"dsdproject:U3\|controller:MC\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719773 ""}  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248719773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bsl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bsl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bsl " "Found entity 1: lpm_divide_bsl" {  } { { "db/lpm_divide_bsl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_bsl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4fe " "Found entity 1: alt_u_div_4fe" {  } { { "db/alt_u_div_4fe.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Mod15 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Mod15\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248719890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Mod15 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Mod15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248719890 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248719890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6nl " "Found entity 1: lpm_divide_6nl" {  } { { "db/lpm_divide_6nl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_6nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_kke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248719986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248719986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Div4\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248720055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Div4 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720055 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 581 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248720055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbo " "Found entity 1: lpm_divide_mbo" {  } { { "db/lpm_divide_mbo.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_mbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248720104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248720104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_rbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_rbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_rbg " "Found entity 1: abs_divider_rbg" {  } { { "db/abs_divider_rbg.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/abs_divider_rbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248720119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248720119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aie " "Found entity 1: alt_u_div_aie" {  } { { "db/alt_u_div_aie.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_aie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248720151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248720151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_db9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_db9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_db9 " "Found entity 1: lpm_abs_db9" {  } { { "db/lpm_abs_db9.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_abs_db9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248720226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248720226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Mod10 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Mod10\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248720338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Mod10 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Mod10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720338 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248720338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_anl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_anl " "Found entity 1: lpm_divide_anl" {  } { { "db/lpm_divide_anl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_anl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248720402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248720402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248720413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248720413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tke " "Found entity 1: alt_u_div_tke" {  } { { "db/alt_u_div_tke.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_tke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248720445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248720445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Mod11 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Mod11\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248720509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Mod11 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Mod11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720509 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 531 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248720509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8nl " "Found entity 1: lpm_divide_8nl" {  } { { "db/lpm_divide_8nl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_8nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248720563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248720563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248720578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248720578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oke " "Found entity 1: alt_u_div_oke" {  } { { "db/alt_u_div_oke.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_oke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248720605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248720605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|controller:MC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\"" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248720776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|controller:MC\|lpm_mult:Mult0 " "Instantiated megafunction \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720776 ""}  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248720776 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|multcore:mult_core dsdproject:U3\|controller:MC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248720840 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder dsdproject:U3\|controller:MC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248720861 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] dsdproject:U3\|controller:MC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248720893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_drg " "Found entity 1: add_sub_drg" {  } { { "db/add_sub_drg.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/add_sub_drg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248720941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248720941 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|altshift:external_latency_ffs dsdproject:U3\|controller:MC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248720957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Mod1\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 235 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248720962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Mod1 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248720962 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 235 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248720962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bnl " "Found entity 1: lpm_divide_bnl" {  } { { "db/lpm_divide_bnl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_bnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248721021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248721021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248721037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248721037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_vke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_vke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_vke " "Found entity 1: alt_u_div_vke" {  } { { "db/alt_u_div_vke.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_vke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248721138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248721138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Mod0\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 232 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248721240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Mod0 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721240 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 232 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248721240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|controller:MC\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\"" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248721256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|controller:MC\|lpm_mult:Mult1 " "Instantiated megafunction \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721256 ""}  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248721256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|multcore:mult_core dsdproject:U3\|controller:MC\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248721266 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder dsdproject:U3\|controller:MC\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248721273 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] dsdproject:U3\|controller:MC\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248721277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/add_sub_erg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248721346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248721346 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|altshift:external_latency_ffs dsdproject:U3\|controller:MC\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248721346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\"" {  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248721368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0 " "Instantiated megafunction \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638248721368 ""}  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638248721368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|multcore:mult_core dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248721394 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248721394 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248721399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_crg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_crg " "Found entity 1: add_sub_crg" {  } { { "db/add_sub_crg.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/add_sub_crg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638248721453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248721453 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|altshift:external_latency_ffs dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248721459 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "276 " "Ignored 276 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "276 " "Ignored 276 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1638248725890 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1638248725890 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI\" and its non-tri-state driver." {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1638248726012 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "buzzer1 " "Inserted always-enabled tri-state buffer between \"buzzer1\" and its non-tri-state driver." {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1638248726012 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1638248726012 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pixel_clk_m " "bidirectional pin \"pixel_clk_m\" has no driver" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638248726012 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638248726012 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "buzzer2 " "bidirectional pin \"buzzer2\" has no driver" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1638248726012 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1638248726012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dsdproject:U3\|spare_ships\[2\] " "Latch dsdproject:U3\|spare_ships\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dsdproject:U3\|pause:PC\|pause " "Ports D and ENA on the latch are fed by the same signal dsdproject:U3\|pause:PC\|pause" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638248726178 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 547 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638248726178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dsdproject:U3\|spare_ships\[1\] " "Latch dsdproject:U3\|spare_ships\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dsdproject:U3\|pause:PC\|pause " "Ports D and ENA on the latch are fed by the same signal dsdproject:U3\|pause:PC\|pause" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638248726178 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 547 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638248726178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dsdproject:U3\|spare_ships\[0\] " "Latch dsdproject:U3\|spare_ships\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dsdproject:U3\|pause:PC\|pause " "Ports D and ENA on the latch are fed by the same signal dsdproject:U3\|pause:PC\|pause" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638248726178 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 547 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638248726178 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 43 -1 0 } } { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 44 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 75 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 131 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 159 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 217 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 245 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 272 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 47 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 103 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 187 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638248726311 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638248726311 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[2\] dsdproject:U3\|RNG10:U1\|PRNG10\[2\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[2\]~1 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[2\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[2\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[2\]~1\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638248726322 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[3\] dsdproject:U3\|RNG10:U1\|PRNG10\[3\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[3\]~5 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[3\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[3\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[3\]~5\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638248726322 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[4\] dsdproject:U3\|RNG10:U1\|PRNG10\[4\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[4\]~9 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[4\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[4\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[4\]~9\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638248726322 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[5\] dsdproject:U3\|RNG10:U1\|PRNG10\[5\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[5\]~13 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[5\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[5\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[5\]~13\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638248726322 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[6\] dsdproject:U3\|RNG10:U1\|PRNG10\[6\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[6\]~17 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[6\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[6\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[6\]~17\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638248726322 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[7\] dsdproject:U3\|RNG10:U1\|PRNG10\[7\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[7\]~21 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[7\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[7\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[7\]~21\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638248726322 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[8\] dsdproject:U3\|RNG10:U1\|PRNG10\[8\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[8\]~25 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[8\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[8\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[8\]~25\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638248726322 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[9\] dsdproject:U3\|RNG10:U1\|PRNG10\[9\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[9\]~29 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[9\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[9\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[9\]~29\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638248726322 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|pause:PC\|pause dsdproject:U3\|pause:PC\|pause~_emulated dsdproject:U3\|pause:PC\|pause~1 " "Register \"dsdproject:U3\|pause:PC\|pause\" is converted into an equivalent circuit using register \"dsdproject:U3\|pause:PC\|pause~_emulated\" and latch \"dsdproject:U3\|pause:PC\|pause~1\"" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638248726322 "|vga_top|dsdproject:U3|pause:PC|pause"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[0\] dsdproject:U3\|RNG10:U1\|PRNG10\[0\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[0\]~33 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[0\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[0\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[0\]~33\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638248726322 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[1\] dsdproject:U3\|RNG10:U1\|PRNG10\[1\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[1\]~37 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[1\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[1\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[1\]~37\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638248726322 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1638248726322 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI~synth " "Node \"GSENSOR_SDI~synth\"" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248742871 ""} { "Warning" "WMLS_MLS_NODE_NAME" "buzzer1~synth " "Node \"buzzer1~synth\"" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248742871 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638248742871 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[4\] GND " "Pin \"red_m\[4\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638248742877 "|vga_top|red_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[5\] GND " "Pin \"red_m\[5\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638248742877 "|vga_top|red_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[6\] GND " "Pin \"red_m\[6\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638248742877 "|vga_top|red_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[7\] GND " "Pin \"red_m\[7\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638248742877 "|vga_top|red_m[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[4\] GND " "Pin \"green_m\[4\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638248742877 "|vga_top|green_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[5\] GND " "Pin \"green_m\[5\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638248742877 "|vga_top|green_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[6\] GND " "Pin \"green_m\[6\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638248742877 "|vga_top|green_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[7\] GND " "Pin \"green_m\[7\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638248742877 "|vga_top|green_m[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[4\] GND " "Pin \"blue_m\[4\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638248742877 "|vga_top|blue_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[5\] GND " "Pin \"blue_m\[5\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638248742877 "|vga_top|blue_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[6\] GND " "Pin \"blue_m\[6\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638248742877 "|vga_top|blue_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[7\] GND " "Pin \"blue_m\[7\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638248742877 "|vga_top|blue_m[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638248742877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638248744343 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[0\] Low " "Register vga_controller:U2\|row\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[0\] Low " "Register vga_controller:U2\|column\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[11\].x\[6\] High " "Register dsdproject:U3\|aliens\[11\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[11\].x\[5\] High " "Register dsdproject:U3\|aliens\[11\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[11\].x\[3\] High " "Register dsdproject:U3\|aliens\[11\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[11\].x\[2\] High " "Register dsdproject:U3\|aliens\[11\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[11\].x\[1\] High " "Register dsdproject:U3\|aliens\[11\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[10\].x\[5\] High " "Register dsdproject:U3\|aliens\[10\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[10\].x\[3\] High " "Register dsdproject:U3\|aliens\[10\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[10\].x\[2\] High " "Register dsdproject:U3\|aliens\[10\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[10\].x\[1\] High " "Register dsdproject:U3\|aliens\[10\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[10\].x\[6\] High " "Register dsdproject:U3\|aliens\[10\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[9\].x\[5\] High " "Register dsdproject:U3\|aliens\[9\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[9\].x\[3\] High " "Register dsdproject:U3\|aliens\[9\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[9\].x\[2\] High " "Register dsdproject:U3\|aliens\[9\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[9\].x\[1\] High " "Register dsdproject:U3\|aliens\[9\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[9\].x\[6\] High " "Register dsdproject:U3\|aliens\[9\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[8\].x\[5\] High " "Register dsdproject:U3\|aliens\[8\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[8\].x\[3\] High " "Register dsdproject:U3\|aliens\[8\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[8\].x\[2\] High " "Register dsdproject:U3\|aliens\[8\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[8\].x\[1\] High " "Register dsdproject:U3\|aliens\[8\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[8\].x\[6\] High " "Register dsdproject:U3\|aliens\[8\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[6\].x\[5\] High " "Register dsdproject:U3\|aliens\[6\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[6\].x\[3\] High " "Register dsdproject:U3\|aliens\[6\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[6\].x\[2\] High " "Register dsdproject:U3\|aliens\[6\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[6\].x\[1\] High " "Register dsdproject:U3\|aliens\[6\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[6\].x\[6\] High " "Register dsdproject:U3\|aliens\[6\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[7\].x\[5\] High " "Register dsdproject:U3\|aliens\[7\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[7\].x\[3\] High " "Register dsdproject:U3\|aliens\[7\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[7\].x\[2\] High " "Register dsdproject:U3\|aliens\[7\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[7\].x\[1\] High " "Register dsdproject:U3\|aliens\[7\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[7\].x\[6\] High " "Register dsdproject:U3\|aliens\[7\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[4\].x\[6\] High " "Register dsdproject:U3\|aliens\[4\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[4\].x\[5\] High " "Register dsdproject:U3\|aliens\[4\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[4\].x\[3\] High " "Register dsdproject:U3\|aliens\[4\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[4\].x\[2\] High " "Register dsdproject:U3\|aliens\[4\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[4\].x\[1\] High " "Register dsdproject:U3\|aliens\[4\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[5\].x\[5\] High " "Register dsdproject:U3\|aliens\[5\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[5\].x\[3\] High " "Register dsdproject:U3\|aliens\[5\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[5\].x\[2\] High " "Register dsdproject:U3\|aliens\[5\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[5\].x\[1\] High " "Register dsdproject:U3\|aliens\[5\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[5\].x\[6\] High " "Register dsdproject:U3\|aliens\[5\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[3\].x\[6\] High " "Register dsdproject:U3\|aliens\[3\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[3\].x\[5\] High " "Register dsdproject:U3\|aliens\[3\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[3\].x\[3\] High " "Register dsdproject:U3\|aliens\[3\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[3\].x\[2\] High " "Register dsdproject:U3\|aliens\[3\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[3\].x\[1\] High " "Register dsdproject:U3\|aliens\[3\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[2\].x\[6\] High " "Register dsdproject:U3\|aliens\[2\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[2\].x\[5\] High " "Register dsdproject:U3\|aliens\[2\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[2\].x\[3\] High " "Register dsdproject:U3\|aliens\[2\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[2\].x\[2\] High " "Register dsdproject:U3\|aliens\[2\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[2\].x\[1\] High " "Register dsdproject:U3\|aliens\[2\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[1\].x\[5\] High " "Register dsdproject:U3\|aliens\[1\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[1\].x\[3\] High " "Register dsdproject:U3\|aliens\[1\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[1\].x\[2\] High " "Register dsdproject:U3\|aliens\[1\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[1\].x\[1\] High " "Register dsdproject:U3\|aliens\[1\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[1\].x\[6\] High " "Register dsdproject:U3\|aliens\[1\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[0\].x\[5\] High " "Register dsdproject:U3\|aliens\[0\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[0\].x\[3\] High " "Register dsdproject:U3\|aliens\[0\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[0\].x\[2\] High " "Register dsdproject:U3\|aliens\[0\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[0\].x\[1\] High " "Register dsdproject:U3\|aliens\[0\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[0\].x\[6\] High " "Register dsdproject:U3\|aliens\[0\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[31\] Low " "Register vga_controller:U2\|row\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[31\] Low " "Register vga_controller:U2\|column\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1638248744781 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1638248744781 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638248755442 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[2\]~6 " "Logic cell \"dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[2\]~6\"" {  } { { "db/alt_u_div_4fe.tdf" "add_sub_5_result_int\[2\]~6" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248755575 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[1\]~8 " "Logic cell \"dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[1\]~8\"" {  } { { "db/alt_u_div_4fe.tdf" "add_sub_5_result_int\[1\]~8" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248755575 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_4fe.tdf" "add_sub_5_result_int\[0\]~10" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248755575 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1638248755575 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitHub/DSDProject/output_files/DSDProject.map.smsg " "Generated suppressed messages file D:/Documents/GitHub/DSDProject/output_files/DSDProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248755984 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638248757053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638248757053 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_accel " "No output dependent on input pin \"reset_accel\"" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248758210 "|vga_top|reset_accel"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638248758210 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19228 " "Implemented 19228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638248758210 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638248758210 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1638248758210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19189 " "Implemented 19189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638248758210 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1638248758210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638248758210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 217 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 217 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5007 " "Peak virtual memory: 5007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638248758306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 23:05:58 2021 " "Processing ended: Mon Nov 29 23:05:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638248758306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638248758306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638248758306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638248758306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638248760071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638248760071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 23:05:59 2021 " "Processing started: Mon Nov 29 23:05:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638248760071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638248760071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DSDProject -c DSDProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DSDProject -c DSDProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638248760071 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638248760168 ""}
{ "Info" "0" "" "Project  = DSDProject" {  } {  } 0 0 "Project  = DSDProject" 0 0 "Fitter" 0 0 1638248760178 ""}
{ "Info" "0" "" "Revision = DSDProject" {  } {  } 0 0 "Revision = DSDProject" 0 0 "Fitter" 0 0 1638248760178 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1638248760530 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DSDProject 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"DSDProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638248760658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638248760712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638248760712 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "D:/Documents/GitHub/DSDProject/db/vga_pll_25_175_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1638248760776 ""}  } { { "db/vga_pll_25_175_altpll.v" "" { Text "D:/Documents/GitHub/DSDProject/db/vga_pll_25_175_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1638248760776 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638248761143 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638248761154 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638248761565 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 38604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638248761619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 38606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638248761619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 38608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638248761619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 38610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638248761619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 38612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638248761619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 38614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638248761619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 38616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638248761619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 38618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638248761619 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638248761619 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638248761619 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638248761619 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638248761619 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638248761619 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638248761629 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 38 " "No exact pin location assignment(s) for 15 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1638248764151 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "69 " "The Timing Analyzer is analyzing 69 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1638248766797 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSDProject.sdc " "Synopsys Design Constraints File file not found: 'DSDProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1638248766808 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638248766808 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638248766866 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|projectile_clock~0\|combout " "Node \"U3\|projectile_clock~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766925 ""} { "Warning" "WSTA_SCC_NODE" "U3\|projectile_clock~0\|datac " "Node \"U3\|projectile_clock~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766925 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638248766925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[0\].collision~1\|combout " "Node \"U3\|aliens\[0\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[0\].collision~1\|datad " "Node \"U3\|aliens\[0\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638248766930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[1\].collision~1\|combout " "Node \"U3\|aliens\[1\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[1\].collision~1\|datad " "Node \"U3\|aliens\[1\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638248766930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[2\].collision~1\|combout " "Node \"U3\|aliens\[2\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[2\].collision~1\|datad " "Node \"U3\|aliens\[2\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638248766930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[3\].collision~1\|combout " "Node \"U3\|aliens\[3\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[3\].collision~1\|datad " "Node \"U3\|aliens\[3\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638248766930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[7\].collision~1\|combout " "Node \"U3\|aliens\[7\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[7\].collision~1\|datad " "Node \"U3\|aliens\[7\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638248766930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[5\].collision~1\|combout " "Node \"U3\|aliens\[5\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[5\].collision~1\|datad " "Node \"U3\|aliens\[5\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638248766930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[4\].collision~1\|combout " "Node \"U3\|aliens\[4\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[4\].collision~1\|datad " "Node \"U3\|aliens\[4\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638248766930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[10\].collision~1\|combout " "Node \"U3\|aliens\[10\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[10\].collision~1\|datad " "Node \"U3\|aliens\[10\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638248766930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[6\].collision~1\|combout " "Node \"U3\|aliens\[6\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[6\].collision~1\|datad " "Node \"U3\|aliens\[6\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638248766930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[9\].collision~1\|combout " "Node \"U3\|aliens\[9\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[9\].collision~1\|datad " "Node \"U3\|aliens\[9\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766930 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638248766930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[8\].collision~1\|combout " "Node \"U3\|aliens\[8\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766935 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[8\].collision~1\|datad " "Node \"U3\|aliens\[8\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766935 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638248766935 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[11\].collision~1\|combout " "Node \"U3\|aliens\[11\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766935 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[11\].collision~1\|datad " "Node \"U3\|aliens\[11\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638248766935 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638248766935 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|PC\|pause~2  from: datac  to: combout " "Cell: U3\|PC\|pause~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1638248766957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|projectile_clock~0  from: datad  to: combout " "Cell: U3\|projectile_clock~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1638248766957 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1638248766957 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1638248767059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1638248767064 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1638248767069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixel_clk_m~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node pixel_clk_m~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[1\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[1\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 2556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[2\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[2\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 2557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[3\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[3\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 2558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[4\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[4\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 2559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[5\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[5\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 2560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[6\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[6\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 2561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[7\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[7\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 2562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[8\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[8\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 2563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[9\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[9\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 2564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[10\] " "Destination node dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[10\]" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 2565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638248768614 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638248768614 ""}  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 38588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638248768614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638248768614 ""}  } { { "db/vga_pll_25_175_altpll.v" "" { Text "D:/Documents/GitHub/DSDProject/db/vga_pll_25_175_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638248768614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_RNG~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node reset_RNG~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[4\]~10 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[4\]~10" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 11081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[3\]~6 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[3\]~6" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 11077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[2\]~2 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[2\]~2" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 11073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[8\]~26 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[8\]~26" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 11097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[5\]~14 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[5\]~14" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 11085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[6\]~18 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[6\]~18" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 11089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[7\]~22 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[7\]~22" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 11093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[9\]~30 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[9\]~30" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 11101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[1\]~38 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[1\]~38" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 11113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[0\]~34 " "Destination node dsdproject:U3\|RNG10:U1\|PRNG10\[0\]~34" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 11109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768614 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638248768614 ""}  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 38595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638248768614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|projectile_clock~0  " "Automatically promoted node dsdproject:U3\|projectile_clock~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|projectile_clock~0 " "Destination node dsdproject:U3\|projectile_clock~0" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 35257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638248768615 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 35257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638248768615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|pause:PC\|pauseClk  " "Automatically promoted node dsdproject:U3\|pause:PC\|pauseClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[0\].size\[0\] " "Destination node dsdproject:U3\|aliens\[0\].size\[0\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[0\].size\[1\] " "Destination node dsdproject:U3\|aliens\[0\].size\[1\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[0\].size\[2\] " "Destination node dsdproject:U3\|aliens\[0\].size\[2\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[1\].size\[0\] " "Destination node dsdproject:U3\|aliens\[1\].size\[0\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[1\].size\[1\] " "Destination node dsdproject:U3\|aliens\[1\].size\[1\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[1\].size\[2\] " "Destination node dsdproject:U3\|aliens\[1\].size\[2\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[2\].size\[0\] " "Destination node dsdproject:U3\|aliens\[2\].size\[0\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[2\].size\[1\] " "Destination node dsdproject:U3\|aliens\[2\].size\[1\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[2\].size\[2\] " "Destination node dsdproject:U3\|aliens\[2\].size\[2\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[3\].size\[0\] " "Destination node dsdproject:U3\|aliens\[3\].size\[0\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638248768615 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638248768615 ""}  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638248768615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "Automatically promoted node dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp~0 " "Destination node dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp~0" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 151 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 35636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638248768615 ""}  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 151 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638248768615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:U2\|disp_ena  " "Automatically promoted node vga_controller:U2\|disp_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[31\] " "Destination node dsdproject:U3\|mountain_counter\[31\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 249 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[30\] " "Destination node dsdproject:U3\|mountain_counter\[30\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 249 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[29\] " "Destination node dsdproject:U3\|mountain_counter\[29\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 249 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[28\] " "Destination node dsdproject:U3\|mountain_counter\[28\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 249 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[27\] " "Destination node dsdproject:U3\|mountain_counter\[27\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 249 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[26\] " "Destination node dsdproject:U3\|mountain_counter\[26\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 249 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[25\] " "Destination node dsdproject:U3\|mountain_counter\[25\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 249 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[24\] " "Destination node dsdproject:U3\|mountain_counter\[24\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 249 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[23\] " "Destination node dsdproject:U3\|mountain_counter\[23\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 249 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_counter\[22\] " "Destination node dsdproject:U3\|mountain_counter\[22\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 249 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638248768615 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638248768615 ""}  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 3149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638248768615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|mountain_clk  " "Automatically promoted node dsdproject:U3\|mountain_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638248768615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|mountain_clk~0 " "Destination node dsdproject:U3\|mountain_clk~0" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 101 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 35382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768615 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638248768615 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 101 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 2648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638248768615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|buzzer:B0\|bz1_clk  " "Automatically promoted node dsdproject:U3\|buzzer:B0\|bz1_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|buzzer:B0\|bz1_clk~1 " "Destination node dsdproject:U3\|buzzer:B0\|bz1_clk~1" {  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 35624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638248768620 ""}  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638248768620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|movement_clock  " "Automatically promoted node dsdproject:U3\|movement_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[0\].y\[1\] " "Destination node dsdproject:U3\|aliens\[0\].y\[1\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[0\].y\[2\] " "Destination node dsdproject:U3\|aliens\[0\].y\[2\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[0\].y\[3\] " "Destination node dsdproject:U3\|aliens\[0\].y\[3\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[0\].y\[4\] " "Destination node dsdproject:U3\|aliens\[0\].y\[4\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[0\].y\[5\] " "Destination node dsdproject:U3\|aliens\[0\].y\[5\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[0\].y\[6\] " "Destination node dsdproject:U3\|aliens\[0\].y\[6\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[0\].y\[7\] " "Destination node dsdproject:U3\|aliens\[0\].y\[7\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[0\].y\[8\] " "Destination node dsdproject:U3\|aliens\[0\].y\[8\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[0\].x\[0\] " "Destination node dsdproject:U3\|aliens\[0\].x\[0\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|aliens\[0\].x\[1\] " "Destination node dsdproject:U3\|aliens\[0\].x\[1\]" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 1405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638248768620 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638248768620 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 2864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638248768620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|controller:MC\|clock_x  " "Automatically promoted node dsdproject:U3\|controller:MC\|clock_x " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|controller:MC\|x\[0\] " "Destination node dsdproject:U3\|controller:MC\|x\[0\]" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 117 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|controller:MC\|x\[1\] " "Destination node dsdproject:U3\|controller:MC\|x\[1\]" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 117 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|controller:MC\|x\[2\] " "Destination node dsdproject:U3\|controller:MC\|x\[2\]" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 117 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|controller:MC\|x\[3\] " "Destination node dsdproject:U3\|controller:MC\|x\[3\]" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 117 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|controller:MC\|x\[4\] " "Destination node dsdproject:U3\|controller:MC\|x\[4\]" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 117 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|controller:MC\|x\[5\] " "Destination node dsdproject:U3\|controller:MC\|x\[5\]" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 117 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|controller:MC\|x\[6\] " "Destination node dsdproject:U3\|controller:MC\|x\[6\]" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 117 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|controller:MC\|x\[7\] " "Destination node dsdproject:U3\|controller:MC\|x\[7\]" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 117 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|controller:MC\|x\[8\] " "Destination node dsdproject:U3\|controller:MC\|x\[8\]" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 117 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dsdproject:U3\|controller:MC\|x\[9\] " "Destination node dsdproject:U3\|controller:MC\|x\[9\]" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 117 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638248768620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638248768620 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638248768620 ""}  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638248768620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dsdproject:U3\|spare_ships\[2\]~10  " "Automatically promoted node dsdproject:U3\|spare_ships\[2\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638248768620 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 547 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 37728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638248768620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n_m~input (placed in PIN N15 (CLK2n, DIFFIO_RX_R38n, DIFFOUT_R38n, High_Speed)) " "Automatically promoted node reset_n_m~input (placed in PIN N15 (CLK2n, DIFFIO_RX_R38n, DIFFOUT_R38n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638248768620 ""}  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 38593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638248768620 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638248770732 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638248770743 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638248770743 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638248770759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638248770781 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638248770802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638248770802 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638248770807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638248773693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638248773703 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638248773703 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 1 12 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 1 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1638248773746 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1638248773746 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1638248773746 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638248773746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638248773746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 12 24 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638248773746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 44 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638248773746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 42 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638248773746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638248773746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 59 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638248773746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638248773746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638248773746 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1638248773746 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1638248773746 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638248775735 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638248775773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638248778898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638248786599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638248786770 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638248870327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:24 " "Fitter placement operations ending: elapsed time is 00:01:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638248870327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638248875928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+03 ns 5.9% " "6e+03 ns of routing delay (approximately 5.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1638248924460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "51 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 1 { 0 "Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638248927689 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638248927689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638249011810 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638249011810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:14 " "Fitter routing operations ending: elapsed time is 00:02:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638249011815 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 87.10 " "Total time spent on timing analysis during the Fitter is 87.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638249012458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638249012588 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1638249012588 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638249018645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638249018655 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1638249018655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638249024680 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638249029036 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "5 " "Following 5 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pixel_clk_m a permanently disabled " "Pin pixel_clk_m has a permanently disabled output enable" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { pixel_clk_m } } } { "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pixel_clk_m" } } } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1638249031656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently enabled " "Pin GSENSOR_SDI has a permanently enabled output enable" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1638249031656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1638249031656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "buzzer1 a permanently enabled " "Pin buzzer1 has a permanently enabled output enable" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { buzzer1 } } } { "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buzzer1" } } } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1638249031656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "buzzer2 a permanently disabled " "Pin buzzer2 has a permanently disabled output enable" {  } { { "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelquartuslite/quartus/bin64/pin_planner.ppl" { buzzer2 } } } { "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelquartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buzzer2" } } } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/DSDProject/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1638249031656 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1638249031656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitHub/DSDProject/output_files/DSDProject.fit.smsg " "Generated suppressed messages file D:/Documents/GitHub/DSDProject/output_files/DSDProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638249032781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6175 " "Peak virtual memory: 6175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638249035794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 23:10:35 2021 " "Processing ended: Mon Nov 29 23:10:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638249035794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:36 " "Elapsed time: 00:04:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638249035794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:20 " "Total CPU time (on all processors): 00:11:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638249035794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638249035794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638249037778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638249037778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 23:10:37 2021 " "Processing started: Mon Nov 29 23:10:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638249037778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638249037778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DSDProject -c DSDProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DSDProject -c DSDProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638249037778 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638249040962 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638249041154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638249042354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 23:10:42 2021 " "Processing ended: Mon Nov 29 23:10:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638249042354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638249042354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638249042354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638249042354 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638249043096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638249043986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638249043986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 23:10:43 2021 " "Processing started: Mon Nov 29 23:10:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638249043986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638249043986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DSDProject -c DSDProject " "Command: quartus_sta DSDProject -c DSDProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638249043986 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638249044103 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1638249044626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249044669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249044669 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "69 " "The Timing Analyzer is analyzing 69 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1638249045410 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSDProject.sdc " "Synopsys Design Constraints File file not found: 'DSDProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1638249045778 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249045778 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name pixel_clk_m pixel_clk_m " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name pixel_clk_m pixel_clk_m" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1638249045842 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1638249045842 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638249045842 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249045842 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dsdproject:U3\|movement_clock dsdproject:U3\|movement_clock " "create_clock -period 1.000 -name dsdproject:U3\|movement_clock dsdproject:U3\|movement_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638249045874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pause_toggle pause_toggle " "create_clock -period 1.000 -name pause_toggle pause_toggle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638249045874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset_RNG reset_RNG " "create_clock -period 1.000 -name reset_RNG reset_RNG" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638249045874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name shoot shoot " "create_clock -period 1.000 -name shoot shoot" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638249045874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " "create_clock -period 1.000 -name dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638249045874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dsdproject:U3\|pause:PC\|SoG dsdproject:U3\|pause:PC\|SoG " "create_clock -period 1.000 -name dsdproject:U3\|pause:PC\|SoG dsdproject:U3\|pause:PC\|SoG" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638249045874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dsdproject:U3\|controller:MC\|clock_y dsdproject:U3\|controller:MC\|clock_y " "create_clock -period 1.000 -name dsdproject:U3\|controller:MC\|clock_y dsdproject:U3\|controller:MC\|clock_y" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638249045874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dsdproject:U3\|controller:MC\|clock_x dsdproject:U3\|controller:MC\|clock_x " "create_clock -period 1.000 -name dsdproject:U3\|controller:MC\|clock_x dsdproject:U3\|controller:MC\|clock_x" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638249045874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:U2\|disp_ena vga_controller:U2\|disp_ena " "create_clock -period 1.000 -name vga_controller:U2\|disp_ena vga_controller:U2\|disp_ena" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638249045874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dsdproject:U3\|mountain_clk dsdproject:U3\|mountain_clk " "create_clock -period 1.000 -name dsdproject:U3\|mountain_clk dsdproject:U3\|mountain_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638249045874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\] dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\] " "create_clock -period 1.000 -name dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\] dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638249045874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dsdproject:U3\|buzzer:B0\|bz1_clk dsdproject:U3\|buzzer:B0\|bz1_clk " "create_clock -period 1.000 -name dsdproject:U3\|buzzer:B0\|bz1_clk dsdproject:U3\|buzzer:B0\|bz1_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638249045874 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638249045874 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|projectile_clock~0\|combout " "Node \"U3\|projectile_clock~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045906 ""} { "Warning" "WSTA_SCC_NODE" "U3\|projectile_clock~0\|datac " "Node \"U3\|projectile_clock~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045906 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1638249045906 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[0\].collision~1\|combout " "Node \"U3\|aliens\[0\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[0\].collision~1\|datad " "Node \"U3\|aliens\[0\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1638249045917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[1\].collision~1\|combout " "Node \"U3\|aliens\[1\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[1\].collision~1\|datac " "Node \"U3\|aliens\[1\].collision~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1638249045917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[2\].collision~1\|combout " "Node \"U3\|aliens\[2\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[2\].collision~1\|datac " "Node \"U3\|aliens\[2\].collision~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1638249045917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[3\].collision~1\|combout " "Node \"U3\|aliens\[3\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[3\].collision~1\|datad " "Node \"U3\|aliens\[3\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1638249045917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[5\].collision~1\|combout " "Node \"U3\|aliens\[5\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[5\].collision~1\|datab " "Node \"U3\|aliens\[5\].collision~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1638249045917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[4\].collision~1\|combout " "Node \"U3\|aliens\[4\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[4\].collision~1\|datac " "Node \"U3\|aliens\[4\].collision~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1638249045917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[10\].collision~1\|combout " "Node \"U3\|aliens\[10\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[10\].collision~1\|datad " "Node \"U3\|aliens\[10\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1638249045917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[7\].collision~1\|combout " "Node \"U3\|aliens\[7\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[7\].collision~1\|datad " "Node \"U3\|aliens\[7\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1638249045917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[6\].collision~1\|combout " "Node \"U3\|aliens\[6\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[6\].collision~1\|datad " "Node \"U3\|aliens\[6\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1638249045917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[9\].collision~1\|combout " "Node \"U3\|aliens\[9\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[9\].collision~1\|datac " "Node \"U3\|aliens\[9\].collision~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1638249045917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[8\].collision~1\|combout " "Node \"U3\|aliens\[8\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[8\].collision~1\|datad " "Node \"U3\|aliens\[8\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1638249045917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[11\].collision~1\|combout " "Node \"U3\|aliens\[11\].collision~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""} { "Warning" "WSTA_SCC_NODE" "U3\|aliens\[11\].collision~1\|datad " "Node \"U3\|aliens\[11\].collision~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638249045917 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1638249045917 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|PC\|pause~2  from: datab  to: combout " "Cell: U3\|PC\|pause~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1638249045949 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|projectile_clock~0  from: datad  to: combout " "Cell: U3\|projectile_clock~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1638249045949 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1638249045949 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1638249046002 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638249046017 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638249046019 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638249046039 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1638249046173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638249046664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -111.914 " "Worst-case setup slack is -111.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -111.914           -3995.848 vga_controller:U2\|disp_ena  " " -111.914           -3995.848 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -102.989           -3082.049 dsdproject:U3\|mountain_clk  " " -102.989           -3082.049 dsdproject:U3\|mountain_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -73.099           -5864.939 dsdproject:U3\|pause:PC\|SoG  " "  -73.099           -5864.939 dsdproject:U3\|pause:PC\|SoG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -69.444           -3922.519 shoot  " "  -69.444           -3922.519 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.169           -3055.975 dsdproject:U3\|movement_clock  " "  -24.169           -3055.975 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.633           -5686.576 pixel_clk_m  " "  -13.633           -5686.576 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.672            -107.841 dsdproject:U3\|buzzer:B0\|bz1_clk  " "   -7.672            -107.841 dsdproject:U3\|buzzer:B0\|bz1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.040              -6.040 pause_toggle  " "   -6.040              -6.040 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.531           -1884.542 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\]  " "   -4.531           -1884.542 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.483             -50.942 dsdproject:U3\|controller:MC\|clock_x  " "   -4.483             -50.942 dsdproject:U3\|controller:MC\|clock_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.700             -23.798 dsdproject:U3\|controller:MC\|clock_y  " "   -2.700             -23.798 dsdproject:U3\|controller:MC\|clock_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.261             -11.602 reset_RNG  " "   -1.261             -11.602 reset_RNG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.926             -21.081 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "   -0.926             -21.081 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.072               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   31.072               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249046664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249046664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.618 " "Worst-case hold slack is -3.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.618             -14.381 shoot  " "   -3.618             -14.381 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460              -1.970 pixel_clk_m  " "   -1.460              -1.970 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.238              -1.872 dsdproject:U3\|pause:PC\|SoG  " "   -1.238              -1.872 dsdproject:U3\|pause:PC\|SoG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\]  " "    0.204               0.000 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 dsdproject:U3\|buzzer:B0\|bz1_clk  " "    0.311               0.000 dsdproject:U3\|buzzer:B0\|bz1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "    0.323               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.430               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 dsdproject:U3\|movement_clock  " "    0.795               0.000 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.805               0.000 dsdproject:U3\|controller:MC\|clock_y  " "    0.805               0.000 dsdproject:U3\|controller:MC\|clock_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 dsdproject:U3\|controller:MC\|clock_x  " "    0.826               0.000 dsdproject:U3\|controller:MC\|clock_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 reset_RNG  " "    0.880               0.000 reset_RNG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.374               0.000 pause_toggle  " "    1.374               0.000 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.547               0.000 dsdproject:U3\|mountain_clk  " "    1.547               0.000 dsdproject:U3\|mountain_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.353               0.000 vga_controller:U2\|disp_ena  " "    3.353               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249047116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.222 " "Worst-case recovery slack is -9.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.222           -1864.823 dsdproject:U3\|movement_clock  " "   -9.222           -1864.823 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.862             -52.632 shoot  " "   -3.862             -52.632 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.641              -1.641 pause_toggle  " "   -1.641              -1.641 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627             -41.556 pixel_clk_m  " "   -1.627             -41.556 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548             -97.667 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "   -0.548             -97.667 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249047143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.454 " "Worst-case removal slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "    0.454               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 pixel_clk_m  " "    0.794               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.626               0.000 pause_toggle  " "    1.626               0.000 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.330               0.000 shoot  " "    3.330               0.000 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.567               0.000 dsdproject:U3\|movement_clock  " "    3.567               0.000 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249047165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -785.182 shoot  " "   -3.000            -785.182 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.249 pause_toggle  " "   -3.000              -4.249 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset_RNG  " "   -3.000              -3.000 reset_RNG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.446            -750.634 dsdproject:U3\|pause:PC\|SoG  " "   -1.446            -750.634 dsdproject:U3\|pause:PC\|SoG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222            -879.840 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\]  " "   -1.222            -879.840 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222            -293.280 dsdproject:U3\|movement_clock  " "   -1.222            -293.280 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222            -218.738 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "   -1.222            -218.738 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -39.104 dsdproject:U3\|mountain_clk  " "   -1.222             -39.104 dsdproject:U3\|mountain_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -21.996 dsdproject:U3\|buzzer:B0\|bz1_clk  " "   -1.222             -21.996 dsdproject:U3\|buzzer:B0\|bz1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -17.108 dsdproject:U3\|controller:MC\|clock_x  " "   -1.222             -17.108 dsdproject:U3\|controller:MC\|clock_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -10.998 dsdproject:U3\|controller:MC\|clock_y  " "   -1.222             -10.998 dsdproject:U3\|controller:MC\|clock_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 vga_controller:U2\|disp_ena  " "    0.396               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.586               0.000 pixel_clk_m  " "    9.586               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.626               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.626               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249047176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249047176 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638249047650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638249047714 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1638249047714 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638249054079 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|PC\|pause~2  from: datab  to: combout " "Cell: U3\|PC\|pause~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1638249054738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|projectile_clock~0  from: datad  to: combout " "Cell: U3\|projectile_clock~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1638249054738 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1638249054738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638249054749 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638249055325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -101.422 " "Worst-case setup slack is -101.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -101.422           -3629.748 vga_controller:U2\|disp_ena  " " -101.422           -3629.748 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -93.192           -2788.829 dsdproject:U3\|mountain_clk  " "  -93.192           -2788.829 dsdproject:U3\|mountain_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -66.481           -5338.400 dsdproject:U3\|pause:PC\|SoG  " "  -66.481           -5338.400 dsdproject:U3\|pause:PC\|SoG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -63.065           -3516.693 shoot  " "  -63.065           -3516.693 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.953           -2772.640 dsdproject:U3\|movement_clock  " "  -21.953           -2772.640 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.286           -5181.903 pixel_clk_m  " "  -12.286           -5181.903 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.046             -98.276 dsdproject:U3\|buzzer:B0\|bz1_clk  " "   -7.046             -98.276 dsdproject:U3\|buzzer:B0\|bz1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.394              -5.394 pause_toggle  " "   -5.394              -5.394 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.094           -1626.993 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\]  " "   -4.094           -1626.993 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.985             -44.865 dsdproject:U3\|controller:MC\|clock_x  " "   -3.985             -44.865 dsdproject:U3\|controller:MC\|clock_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.342             -20.630 dsdproject:U3\|controller:MC\|clock_y  " "   -2.342             -20.630 dsdproject:U3\|controller:MC\|clock_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.039              -9.559 reset_RNG  " "   -1.039              -9.559 reset_RNG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735             -13.238 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "   -0.735             -13.238 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.786               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   31.786               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249055336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.302 " "Worst-case hold slack is -3.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.302             -13.334 shoot  " "   -3.302             -13.334 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.355              -1.786 pixel_clk_m  " "   -1.355              -1.786 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166              -1.601 dsdproject:U3\|pause:PC\|SoG  " "   -1.166              -1.601 dsdproject:U3\|pause:PC\|SoG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\]  " "    0.255               0.000 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 dsdproject:U3\|buzzer:B0\|bz1_clk  " "    0.282               0.000 dsdproject:U3\|buzzer:B0\|bz1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "    0.293               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.356               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732               0.000 dsdproject:U3\|movement_clock  " "    0.732               0.000 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 dsdproject:U3\|controller:MC\|clock_y  " "    0.741               0.000 dsdproject:U3\|controller:MC\|clock_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764               0.000 dsdproject:U3\|controller:MC\|clock_x  " "    0.764               0.000 dsdproject:U3\|controller:MC\|clock_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.814               0.000 reset_RNG  " "    0.814               0.000 reset_RNG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.244               0.000 pause_toggle  " "    1.244               0.000 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.479               0.000 dsdproject:U3\|mountain_clk  " "    1.479               0.000 dsdproject:U3\|mountain_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.519               0.000 vga_controller:U2\|disp_ena  " "    3.519               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249055815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.395 " "Worst-case recovery slack is -8.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.395           -1698.719 dsdproject:U3\|movement_clock  " "   -8.395           -1698.719 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.472             -47.399 shoot  " "   -3.472             -47.399 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.474              -1.474 pause_toggle  " "   -1.474              -1.474 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.315             -32.774 pixel_clk_m  " "   -1.315             -32.774 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446             -79.289 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "   -0.446             -79.289 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249055837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.418 " "Worst-case removal slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "    0.418               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 pixel_clk_m  " "    0.658               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.352               0.000 pause_toggle  " "    1.352               0.000 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.071               0.000 shoot  " "    3.071               0.000 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.248               0.000 dsdproject:U3\|movement_clock  " "    3.248               0.000 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249055859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -781.095 shoot  " "   -3.000            -781.095 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.222 pause_toggle  " "   -3.000              -4.222 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset_RNG  " "   -3.000              -3.000 reset_RNG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222            -879.840 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\]  " "   -1.222            -879.840 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222            -746.401 dsdproject:U3\|pause:PC\|SoG  " "   -1.222            -746.401 dsdproject:U3\|pause:PC\|SoG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222            -293.280 dsdproject:U3\|movement_clock  " "   -1.222            -293.280 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222            -218.738 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "   -1.222            -218.738 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -39.104 dsdproject:U3\|mountain_clk  " "   -1.222             -39.104 dsdproject:U3\|mountain_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -21.996 dsdproject:U3\|buzzer:B0\|bz1_clk  " "   -1.222             -21.996 dsdproject:U3\|buzzer:B0\|bz1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -17.108 dsdproject:U3\|controller:MC\|clock_x  " "   -1.222             -17.108 dsdproject:U3\|controller:MC\|clock_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -10.998 dsdproject:U3\|controller:MC\|clock_y  " "   -1.222             -10.998 dsdproject:U3\|controller:MC\|clock_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 vga_controller:U2\|disp_ena  " "    0.426               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.657               0.000 pixel_clk_m  " "    9.657               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.577               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.577               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249055880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249055880 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638249056381 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|PC\|pause~2  from: datab  to: combout " "Cell: U3\|PC\|pause~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1638249056909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|projectile_clock~0  from: datad  to: combout " "Cell: U3\|projectile_clock~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1638249056909 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1638249056909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638249056925 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638249057362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -53.996 " "Worst-case setup slack is -53.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.996           -1931.008 vga_controller:U2\|disp_ena  " "  -53.996           -1931.008 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -49.613           -1483.823 dsdproject:U3\|mountain_clk  " "  -49.613           -1483.823 dsdproject:U3\|mountain_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.278           -3003.178 dsdproject:U3\|pause:PC\|SoG  " "  -36.278           -3003.178 dsdproject:U3\|pause:PC\|SoG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.911           -1710.171 shoot  " "  -33.911           -1710.171 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.686           -1516.205 dsdproject:U3\|movement_clock  " "  -11.686           -1516.205 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.058           -2881.836 pixel_clk_m  " "   -7.058           -2881.836 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.738             -50.778 dsdproject:U3\|buzzer:B0\|bz1_clk  " "   -3.738             -50.778 dsdproject:U3\|buzzer:B0\|bz1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.739              -2.739 pause_toggle  " "   -2.739              -2.739 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761            -635.933 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\]  " "   -1.761            -635.933 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.709             -19.827 dsdproject:U3\|controller:MC\|clock_x  " "   -1.709             -19.827 dsdproject:U3\|controller:MC\|clock_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963              -8.404 dsdproject:U3\|controller:MC\|clock_y  " "   -0.963              -8.404 dsdproject:U3\|controller:MC\|clock_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -0.698 reset_RNG  " "   -0.126              -0.698 reset_RNG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "    0.050               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.537               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.537               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249057373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.850 " "Worst-case hold slack is -1.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.850              -7.522 shoot  " "   -1.850              -7.522 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.832              -1.543 pixel_clk_m  " "   -0.832              -1.543 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.624              -0.861 dsdproject:U3\|pause:PC\|SoG  " "   -0.624              -0.861 dsdproject:U3\|pause:PC\|SoG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 dsdproject:U3\|buzzer:B0\|bz1_clk  " "    0.143               0.000 dsdproject:U3\|buzzer:B0\|bz1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "    0.147               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.212               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 dsdproject:U3\|movement_clock  " "    0.343               0.000 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 reset_RNG  " "    0.355               0.000 reset_RNG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 dsdproject:U3\|controller:MC\|clock_x  " "    0.364               0.000 dsdproject:U3\|controller:MC\|clock_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 dsdproject:U3\|controller:MC\|clock_y  " "    0.365               0.000 dsdproject:U3\|controller:MC\|clock_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\]  " "    0.469               0.000 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 pause_toggle  " "    0.542               0.000 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 dsdproject:U3\|mountain_clk  " "    0.640               0.000 dsdproject:U3\|mountain_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.505               0.000 vga_controller:U2\|disp_ena  " "    1.505               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249057831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.720 " "Worst-case recovery slack is -4.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.720            -954.817 dsdproject:U3\|movement_clock  " "   -4.720            -954.817 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.387             -17.323 shoot  " "   -1.387             -17.323 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.747             -17.750 pixel_clk_m  " "   -0.747             -17.750 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.329             -58.315 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "   -0.329             -58.315 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160              -0.160 pause_toggle  " "   -0.160              -0.160 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249057863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.220 " "Worst-case removal slack is 0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "    0.220               0.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 pixel_clk_m  " "    0.383               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 pause_toggle  " "    0.656               0.000 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.556               0.000 shoot  " "    1.556               0.000 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.770               0.000 dsdproject:U3\|movement_clock  " "    1.770               0.000 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249057885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -632.953 shoot  " "   -3.000            -632.953 shoot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.214 pause_toggle  " "   -3.000              -4.214 pause_toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset_RNG  " "   -3.000              -3.000 reset_RNG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -720.000 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\]  " "   -1.000            -720.000 dsdproject:U3\|\\projectileMoveClock:proj_clock_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -606.213 dsdproject:U3\|pause:PC\|SoG  " "   -1.000            -606.213 dsdproject:U3\|pause:PC\|SoG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -240.000 dsdproject:U3\|movement_clock  " "   -1.000            -240.000 dsdproject:U3\|movement_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -179.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp  " "   -1.000            -179.000 dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 dsdproject:U3\|mountain_clk  " "   -1.000             -32.000 dsdproject:U3\|mountain_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 dsdproject:U3\|buzzer:B0\|bz1_clk  " "   -1.000             -18.000 dsdproject:U3\|buzzer:B0\|bz1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 dsdproject:U3\|controller:MC\|clock_x  " "   -1.000             -14.000 dsdproject:U3\|controller:MC\|clock_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 dsdproject:U3\|controller:MC\|clock_y  " "   -1.000              -9.000 dsdproject:U3\|controller:MC\|clock_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 vga_controller:U2\|disp_ena  " "    0.385               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.349               0.000 pixel_clk_m  " "    9.349               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.670               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.670               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638249057896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638249057896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638249059628 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638249059634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 45 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638249059805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 23:10:59 2021 " "Processing ended: Mon Nov 29 23:10:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638249059805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638249059805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638249059805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638249059805 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 309 s " "Quartus Prime Full Compilation was successful. 0 errors, 309 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638249060608 ""}
