// Seed: 3087599984
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    .id_8(id_6),
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_4;
  always @(posedge 1 or posedge 1) begin
    id_4 <= {id_1, (1)} == 1;
    id_4 <= id_3;
    id_4 += id_2;
  end
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
