
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pmap_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014b0 <.init>:
  4014b0:	stp	x29, x30, [sp, #-16]!
  4014b4:	mov	x29, sp
  4014b8:	bl	4018c0 <ferror@plt+0x60>
  4014bc:	ldp	x29, x30, [sp], #16
  4014c0:	ret

Disassembly of section .plt:

00000000004014d0 <_exit@plt-0x20>:
  4014d0:	stp	x16, x30, [sp, #-16]!
  4014d4:	adrp	x16, 416000 <ferror@plt+0x147a0>
  4014d8:	ldr	x17, [x16, #4088]
  4014dc:	add	x16, x16, #0xff8
  4014e0:	br	x17
  4014e4:	nop
  4014e8:	nop
  4014ec:	nop

00000000004014f0 <_exit@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4014f4:	ldr	x17, [x16]
  4014f8:	add	x16, x16, #0x0
  4014fc:	br	x17

0000000000401500 <strtok@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401504:	ldr	x17, [x16, #8]
  401508:	add	x16, x16, #0x8
  40150c:	br	x17

0000000000401510 <strtoul@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401514:	ldr	x17, [x16, #16]
  401518:	add	x16, x16, #0x10
  40151c:	br	x17

0000000000401520 <strlen@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401524:	ldr	x17, [x16, #24]
  401528:	add	x16, x16, #0x18
  40152c:	br	x17

0000000000401530 <fputs@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401534:	ldr	x17, [x16, #32]
  401538:	add	x16, x16, #0x20
  40153c:	br	x17

0000000000401540 <exit@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401544:	ldr	x17, [x16, #40]
  401548:	add	x16, x16, #0x28
  40154c:	br	x17

0000000000401550 <error@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401554:	ldr	x17, [x16, #48]
  401558:	add	x16, x16, #0x30
  40155c:	br	x17

0000000000401560 <perror@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401564:	ldr	x17, [x16, #56]
  401568:	add	x16, x16, #0x38
  40156c:	br	x17

0000000000401570 <shmdt@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401574:	ldr	x17, [x16, #64]
  401578:	add	x16, x16, #0x40
  40157c:	br	x17

0000000000401580 <putc@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401584:	ldr	x17, [x16, #72]
  401588:	add	x16, x16, #0x48
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401594:	ldr	x17, [x16, #80]
  401598:	add	x16, x16, #0x50
  40159c:	br	x17

00000000004015a0 <fputc@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4015a4:	ldr	x17, [x16, #88]
  4015a8:	add	x16, x16, #0x58
  4015ac:	br	x17

00000000004015b0 <__fpending@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4015b4:	ldr	x17, [x16, #96]
  4015b8:	add	x16, x16, #0x60
  4015bc:	br	x17

00000000004015c0 <snprintf@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4015c4:	ldr	x17, [x16, #104]
  4015c8:	add	x16, x16, #0x68
  4015cc:	br	x17

00000000004015d0 <fclose@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4015d4:	ldr	x17, [x16, #112]
  4015d8:	add	x16, x16, #0x70
  4015dc:	br	x17

00000000004015e0 <fopen@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4015e4:	ldr	x17, [x16, #120]
  4015e8:	add	x16, x16, #0x78
  4015ec:	br	x17

00000000004015f0 <malloc@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4015f4:	ldr	x17, [x16, #128]
  4015f8:	add	x16, x16, #0x80
  4015fc:	br	x17

0000000000401600 <strncmp@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401604:	ldr	x17, [x16, #136]
  401608:	add	x16, x16, #0x88
  40160c:	br	x17

0000000000401610 <bindtextdomain@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401614:	ldr	x17, [x16, #144]
  401618:	add	x16, x16, #0x90
  40161c:	br	x17

0000000000401620 <__libc_start_main@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401624:	ldr	x17, [x16, #152]
  401628:	add	x16, x16, #0x98
  40162c:	br	x17

0000000000401630 <memset@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401634:	ldr	x17, [x16, #160]
  401638:	add	x16, x16, #0xa0
  40163c:	br	x17

0000000000401640 <shmat@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401644:	ldr	x17, [x16, #168]
  401648:	add	x16, x16, #0xa8
  40164c:	br	x17

0000000000401650 <calloc@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401654:	ldr	x17, [x16, #176]
  401658:	add	x16, x16, #0xb0
  40165c:	br	x17

0000000000401660 <strdup@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401664:	ldr	x17, [x16, #184]
  401668:	add	x16, x16, #0xb8
  40166c:	br	x17

0000000000401670 <strrchr@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401674:	ldr	x17, [x16, #192]
  401678:	add	x16, x16, #0xc0
  40167c:	br	x17

0000000000401680 <__gmon_start__@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401684:	ldr	x17, [x16, #200]
  401688:	add	x16, x16, #0xc8
  40168c:	br	x17

0000000000401690 <fseek@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401694:	ldr	x17, [x16, #208]
  401698:	add	x16, x16, #0xd0
  40169c:	br	x17

00000000004016a0 <abort@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4016a4:	ldr	x17, [x16, #216]
  4016a8:	add	x16, x16, #0xd8
  4016ac:	br	x17

00000000004016b0 <puts@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4016b4:	ldr	x17, [x16, #224]
  4016b8:	add	x16, x16, #0xe0
  4016bc:	br	x17

00000000004016c0 <textdomain@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4016c4:	ldr	x17, [x16, #232]
  4016c8:	add	x16, x16, #0xe8
  4016cc:	br	x17

00000000004016d0 <getopt_long@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4016d4:	ldr	x17, [x16, #240]
  4016d8:	add	x16, x16, #0xf0
  4016dc:	br	x17

00000000004016e0 <strcmp@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4016e4:	ldr	x17, [x16, #248]
  4016e8:	add	x16, x16, #0xf8
  4016ec:	br	x17

00000000004016f0 <__ctype_b_loc@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4016f4:	ldr	x17, [x16, #256]
  4016f8:	add	x16, x16, #0x100
  4016fc:	br	x17

0000000000401700 <shmctl@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401704:	ldr	x17, [x16, #264]
  401708:	add	x16, x16, #0x108
  40170c:	br	x17

0000000000401710 <free@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401714:	ldr	x17, [x16, #272]
  401718:	add	x16, x16, #0x110
  40171c:	br	x17

0000000000401720 <shmget@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401724:	ldr	x17, [x16, #280]
  401728:	add	x16, x16, #0x118
  40172c:	br	x17

0000000000401730 <closeproc@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401734:	ldr	x17, [x16, #288]
  401738:	add	x16, x16, #0x120
  40173c:	br	x17

0000000000401740 <freopen@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401744:	ldr	x17, [x16, #296]
  401748:	add	x16, x16, #0x128
  40174c:	br	x17

0000000000401750 <strchr@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401754:	ldr	x17, [x16, #304]
  401758:	add	x16, x16, #0x130
  40175c:	br	x17

0000000000401760 <fwrite@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401764:	ldr	x17, [x16, #312]
  401768:	add	x16, x16, #0x138
  40176c:	br	x17

0000000000401770 <escape_command@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401774:	ldr	x17, [x16, #320]
  401778:	add	x16, x16, #0x140
  40177c:	br	x17

0000000000401780 <strcpy@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401784:	ldr	x17, [x16, #328]
  401788:	add	x16, x16, #0x148
  40178c:	br	x17

0000000000401790 <readproc@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401794:	ldr	x17, [x16, #336]
  401798:	add	x16, x16, #0x150
  40179c:	br	x17

00000000004017a0 <openproc@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4017a4:	ldr	x17, [x16, #344]
  4017a8:	add	x16, x16, #0x158
  4017ac:	br	x17

00000000004017b0 <strstr@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4017b4:	ldr	x17, [x16, #352]
  4017b8:	add	x16, x16, #0x160
  4017bc:	br	x17

00000000004017c0 <__isoc99_sscanf@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4017c4:	ldr	x17, [x16, #360]
  4017c8:	add	x16, x16, #0x168
  4017cc:	br	x17

00000000004017d0 <printf@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4017d4:	ldr	x17, [x16, #368]
  4017d8:	add	x16, x16, #0x170
  4017dc:	br	x17

00000000004017e0 <__assert_fail@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4017e4:	ldr	x17, [x16, #376]
  4017e8:	add	x16, x16, #0x178
  4017ec:	br	x17

00000000004017f0 <__errno_location@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x157a0>
  4017f4:	ldr	x17, [x16, #384]
  4017f8:	add	x16, x16, #0x180
  4017fc:	br	x17

0000000000401800 <getenv@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401804:	ldr	x17, [x16, #392]
  401808:	add	x16, x16, #0x188
  40180c:	br	x17

0000000000401810 <putchar@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401814:	ldr	x17, [x16, #400]
  401818:	add	x16, x16, #0x190
  40181c:	br	x17

0000000000401820 <gettext@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401824:	ldr	x17, [x16, #408]
  401828:	add	x16, x16, #0x198
  40182c:	br	x17

0000000000401830 <fprintf@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401834:	ldr	x17, [x16, #416]
  401838:	add	x16, x16, #0x1a0
  40183c:	br	x17

0000000000401840 <fgets@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401844:	ldr	x17, [x16, #424]
  401848:	add	x16, x16, #0x1a8
  40184c:	br	x17

0000000000401850 <setlocale@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401854:	ldr	x17, [x16, #432]
  401858:	add	x16, x16, #0x1b0
  40185c:	br	x17

0000000000401860 <ferror@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x157a0>
  401864:	ldr	x17, [x16, #440]
  401868:	add	x16, x16, #0x1b8
  40186c:	br	x17

Disassembly of section .text:

0000000000401870 <.text>:
  401870:	mov	x29, #0x0                   	// #0
  401874:	mov	x30, #0x0                   	// #0
  401878:	mov	x5, x0
  40187c:	ldr	x1, [sp]
  401880:	add	x2, sp, #0x8
  401884:	mov	x6, sp
  401888:	movz	x0, #0x0, lsl #48
  40188c:	movk	x0, #0x0, lsl #32
  401890:	movk	x0, #0x40, lsl #16
  401894:	movk	x0, #0x4a0c
  401898:	movz	x3, #0x0, lsl #48
  40189c:	movk	x3, #0x0, lsl #32
  4018a0:	movk	x3, #0x40, lsl #16
  4018a4:	movk	x3, #0x5650
  4018a8:	movz	x4, #0x0, lsl #48
  4018ac:	movk	x4, #0x0, lsl #32
  4018b0:	movk	x4, #0x40, lsl #16
  4018b4:	movk	x4, #0x56d0
  4018b8:	bl	401620 <__libc_start_main@plt>
  4018bc:	bl	4016a0 <abort@plt>
  4018c0:	adrp	x0, 416000 <ferror@plt+0x147a0>
  4018c4:	ldr	x0, [x0, #4064]
  4018c8:	cbz	x0, 4018d0 <ferror@plt+0x70>
  4018cc:	b	401680 <__gmon_start__@plt>
  4018d0:	ret
  4018d4:	stp	x29, x30, [sp, #-32]!
  4018d8:	mov	x29, sp
  4018dc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4018e0:	add	x0, x0, #0x1e0
  4018e4:	str	x0, [sp, #24]
  4018e8:	ldr	x0, [sp, #24]
  4018ec:	str	x0, [sp, #24]
  4018f0:	ldr	x1, [sp, #24]
  4018f4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4018f8:	add	x0, x0, #0x1e0
  4018fc:	cmp	x1, x0
  401900:	b.eq	40193c <ferror@plt+0xdc>  // b.none
  401904:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401908:	add	x0, x0, #0x700
  40190c:	ldr	x0, [x0]
  401910:	str	x0, [sp, #16]
  401914:	ldr	x0, [sp, #16]
  401918:	str	x0, [sp, #16]
  40191c:	ldr	x0, [sp, #16]
  401920:	cmp	x0, #0x0
  401924:	b.eq	401940 <ferror@plt+0xe0>  // b.none
  401928:	ldr	x1, [sp, #16]
  40192c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401930:	add	x0, x0, #0x1e0
  401934:	blr	x1
  401938:	b	401940 <ferror@plt+0xe0>
  40193c:	nop
  401940:	ldp	x29, x30, [sp], #32
  401944:	ret
  401948:	stp	x29, x30, [sp, #-48]!
  40194c:	mov	x29, sp
  401950:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401954:	add	x0, x0, #0x1e0
  401958:	str	x0, [sp, #40]
  40195c:	ldr	x0, [sp, #40]
  401960:	str	x0, [sp, #40]
  401964:	ldr	x1, [sp, #40]
  401968:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40196c:	add	x0, x0, #0x1e0
  401970:	sub	x0, x1, x0
  401974:	asr	x0, x0, #3
  401978:	lsr	x1, x0, #63
  40197c:	add	x0, x1, x0
  401980:	asr	x0, x0, #1
  401984:	str	x0, [sp, #32]
  401988:	ldr	x0, [sp, #32]
  40198c:	cmp	x0, #0x0
  401990:	b.eq	4019d0 <ferror@plt+0x170>  // b.none
  401994:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401998:	add	x0, x0, #0x708
  40199c:	ldr	x0, [x0]
  4019a0:	str	x0, [sp, #24]
  4019a4:	ldr	x0, [sp, #24]
  4019a8:	str	x0, [sp, #24]
  4019ac:	ldr	x0, [sp, #24]
  4019b0:	cmp	x0, #0x0
  4019b4:	b.eq	4019d4 <ferror@plt+0x174>  // b.none
  4019b8:	ldr	x2, [sp, #24]
  4019bc:	ldr	x1, [sp, #32]
  4019c0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4019c4:	add	x0, x0, #0x1e0
  4019c8:	blr	x2
  4019cc:	b	4019d4 <ferror@plt+0x174>
  4019d0:	nop
  4019d4:	ldp	x29, x30, [sp], #48
  4019d8:	ret
  4019dc:	stp	x29, x30, [sp, #-16]!
  4019e0:	mov	x29, sp
  4019e4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4019e8:	add	x0, x0, #0x218
  4019ec:	ldrb	w0, [x0]
  4019f0:	and	x0, x0, #0xff
  4019f4:	cmp	x0, #0x0
  4019f8:	b.ne	401a14 <ferror@plt+0x1b4>  // b.any
  4019fc:	bl	4018d4 <ferror@plt+0x74>
  401a00:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401a04:	add	x0, x0, #0x218
  401a08:	mov	w1, #0x1                   	// #1
  401a0c:	strb	w1, [x0]
  401a10:	b	401a18 <ferror@plt+0x1b8>
  401a14:	nop
  401a18:	ldp	x29, x30, [sp], #16
  401a1c:	ret
  401a20:	stp	x29, x30, [sp, #-16]!
  401a24:	mov	x29, sp
  401a28:	bl	401948 <ferror@plt+0xe8>
  401a2c:	nop
  401a30:	ldp	x29, x30, [sp], #16
  401a34:	ret
  401a38:	stp	x29, x30, [sp, #-64]!
  401a3c:	mov	x29, sp
  401a40:	str	x0, [sp, #24]
  401a44:	ldr	x0, [sp, #24]
  401a48:	bl	4015f0 <malloc@plt>
  401a4c:	str	x0, [sp, #56]
  401a50:	ldr	x0, [sp, #56]
  401a54:	cmp	x0, #0x0
  401a58:	b.ne	401a98 <ferror@plt+0x238>  // b.any
  401a5c:	ldr	x0, [sp, #24]
  401a60:	cmp	x0, #0x0
  401a64:	b.eq	401a98 <ferror@plt+0x238>  // b.none
  401a68:	mov	w0, #0x1                   	// #1
  401a6c:	str	w0, [sp, #52]
  401a70:	str	wzr, [sp, #48]
  401a74:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401a78:	add	x0, x0, #0x710
  401a7c:	str	x0, [sp, #40]
  401a80:	ldr	x3, [sp, #24]
  401a84:	ldr	x2, [sp, #40]
  401a88:	ldr	w1, [sp, #48]
  401a8c:	ldr	w0, [sp, #52]
  401a90:	bl	401550 <error@plt>
  401a94:	nop
  401a98:	ldr	x0, [sp, #56]
  401a9c:	ldp	x29, x30, [sp], #64
  401aa0:	ret
  401aa4:	stp	x29, x30, [sp, #-64]!
  401aa8:	mov	x29, sp
  401aac:	str	x0, [sp, #24]
  401ab0:	ldr	x0, [sp, #24]
  401ab4:	cmp	x0, #0x0
  401ab8:	b.ne	401ac4 <ferror@plt+0x264>  // b.any
  401abc:	mov	x0, #0x0                   	// #0
  401ac0:	b	401b0c <ferror@plt+0x2ac>
  401ac4:	ldr	x0, [sp, #24]
  401ac8:	bl	401660 <strdup@plt>
  401acc:	str	x0, [sp, #56]
  401ad0:	ldr	x0, [sp, #56]
  401ad4:	cmp	x0, #0x0
  401ad8:	b.ne	401b08 <ferror@plt+0x2a8>  // b.any
  401adc:	mov	w0, #0x1                   	// #1
  401ae0:	str	w0, [sp, #52]
  401ae4:	str	wzr, [sp, #48]
  401ae8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401aec:	add	x0, x0, #0x730
  401af0:	str	x0, [sp, #40]
  401af4:	ldr	x2, [sp, #40]
  401af8:	ldr	w1, [sp, #48]
  401afc:	ldr	w0, [sp, #52]
  401b00:	bl	401550 <error@plt>
  401b04:	nop
  401b08:	ldr	x0, [sp, #56]
  401b0c:	ldp	x29, x30, [sp], #64
  401b10:	ret
  401b14:	stp	x29, x30, [sp, #-16]!
  401b18:	mov	x29, sp
  401b1c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401b20:	add	x1, x0, #0x748
  401b24:	mov	w0, #0x6                   	// #6
  401b28:	bl	401850 <setlocale@plt>
  401b2c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401b30:	add	x1, x0, #0x750
  401b34:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401b38:	add	x0, x0, #0x768
  401b3c:	bl	401610 <bindtextdomain@plt>
  401b40:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401b44:	add	x0, x0, #0x768
  401b48:	bl	4016c0 <textdomain@plt>
  401b4c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401b50:	add	x0, x0, #0x778
  401b54:	bl	401820 <gettext@plt>
  401b58:	mov	x1, x0
  401b5c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401b60:	add	x0, x0, #0x8f8
  401b64:	str	x1, [x0]
  401b68:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401b6c:	add	x0, x0, #0x780
  401b70:	bl	401820 <gettext@plt>
  401b74:	mov	x1, x0
  401b78:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401b7c:	add	x0, x0, #0x8c0
  401b80:	str	x1, [x0]
  401b84:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401b88:	add	x0, x0, #0x788
  401b8c:	bl	401820 <gettext@plt>
  401b90:	mov	x1, x0
  401b94:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401b98:	add	x0, x0, #0x8e8
  401b9c:	str	x1, [x0]
  401ba0:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401ba4:	add	x0, x0, #0x790
  401ba8:	bl	401820 <gettext@plt>
  401bac:	mov	x1, x0
  401bb0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401bb4:	add	x0, x0, #0x8c8
  401bb8:	str	x1, [x0]
  401bbc:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401bc0:	add	x0, x0, #0x798
  401bc4:	bl	401820 <gettext@plt>
  401bc8:	mov	x1, x0
  401bcc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401bd0:	add	x0, x0, #0x8f0
  401bd4:	str	x1, [x0]
  401bd8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401bdc:	add	x0, x0, #0x7a0
  401be0:	bl	401820 <gettext@plt>
  401be4:	mov	x1, x0
  401be8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401bec:	add	x0, x0, #0x8d0
  401bf0:	str	x1, [x0]
  401bf4:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401bf8:	add	x0, x0, #0x7a8
  401bfc:	bl	401820 <gettext@plt>
  401c00:	mov	x1, x0
  401c04:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401c08:	add	x0, x0, #0x900
  401c0c:	str	x1, [x0]
  401c10:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401c14:	add	x0, x0, #0x7b0
  401c18:	bl	401820 <gettext@plt>
  401c1c:	mov	x1, x0
  401c20:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401c24:	add	x0, x0, #0x8e0
  401c28:	str	x1, [x0]
  401c2c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401c30:	add	x0, x0, #0x7b8
  401c34:	bl	401820 <gettext@plt>
  401c38:	mov	x1, x0
  401c3c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401c40:	add	x0, x0, #0x8b8
  401c44:	str	x1, [x0]
  401c48:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401c4c:	add	x0, x0, #0x7c0
  401c50:	bl	401820 <gettext@plt>
  401c54:	mov	x1, x0
  401c58:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401c5c:	add	x0, x0, #0x8d8
  401c60:	str	x1, [x0]
  401c64:	nop
  401c68:	ldp	x29, x30, [sp], #16
  401c6c:	ret
  401c70:	stp	x29, x30, [sp, #-48]!
  401c74:	mov	x29, sp
  401c78:	str	x0, [sp, #24]
  401c7c:	str	w1, [sp, #20]
  401c80:	str	w2, [sp, #16]
  401c84:	ldr	w0, [sp, #20]
  401c88:	cmp	w0, #0x0
  401c8c:	b.gt	401c9c <ferror@plt+0x43c>
  401c90:	ldr	x0, [sp, #24]
  401c94:	bl	4016b0 <puts@plt>
  401c98:	b	401cf0 <ferror@plt+0x490>
  401c9c:	ldr	x0, [sp, #24]
  401ca0:	bl	401520 <strlen@plt>
  401ca4:	str	w0, [sp, #44]
  401ca8:	ldr	w1, [sp, #20]
  401cac:	ldr	w0, [sp, #44]
  401cb0:	cmp	w1, w0
  401cb4:	b.ge	401cc0 <ferror@plt+0x460>  // b.tcont
  401cb8:	ldr	w0, [sp, #44]
  401cbc:	str	w0, [sp, #20]
  401cc0:	ldr	w0, [sp, #16]
  401cc4:	cmp	w0, #0x0
  401cc8:	b.eq	401cd8 <ferror@plt+0x478>  // b.none
  401ccc:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401cd0:	add	x0, x0, #0x7c8
  401cd4:	b	401ce0 <ferror@plt+0x480>
  401cd8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401cdc:	add	x0, x0, #0x7d0
  401ce0:	ldr	x3, [sp, #24]
  401ce4:	ldr	w2, [sp, #20]
  401ce8:	ldr	w1, [sp, #20]
  401cec:	bl	4017d0 <printf@plt>
  401cf0:	ldr	w0, [sp, #20]
  401cf4:	ldp	x29, x30, [sp], #48
  401cf8:	ret
  401cfc:	sub	sp, sp, #0x20
  401d00:	str	x0, [sp, #8]
  401d04:	ldr	x0, [sp, #8]
  401d08:	cmp	x0, #0x0
  401d0c:	cset	w0, eq  // eq = none
  401d10:	and	w0, w0, #0xff
  401d14:	str	w0, [sp, #28]
  401d18:	b	401d40 <ferror@plt+0x4e0>
  401d1c:	ldr	w0, [sp, #28]
  401d20:	add	w0, w0, #0x1
  401d24:	str	w0, [sp, #28]
  401d28:	ldr	x1, [sp, #8]
  401d2c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  401d30:	movk	x0, #0xcccd
  401d34:	umulh	x0, x1, x0
  401d38:	lsr	x0, x0, #3
  401d3c:	str	x0, [sp, #8]
  401d40:	ldr	x0, [sp, #8]
  401d44:	cmp	x0, #0x0
  401d48:	b.ne	401d1c <ferror@plt+0x4bc>  // b.any
  401d4c:	ldr	w0, [sp, #28]
  401d50:	add	sp, sp, #0x20
  401d54:	ret
  401d58:	stp	x29, x30, [sp, #-32]!
  401d5c:	mov	x29, sp
  401d60:	str	x0, [sp, #24]
  401d64:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401d68:	add	x0, x0, #0x7d8
  401d6c:	bl	401820 <gettext@plt>
  401d70:	ldr	x1, [sp, #24]
  401d74:	bl	401530 <fputs@plt>
  401d78:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401d7c:	add	x0, x0, #0x7e8
  401d80:	bl	401820 <gettext@plt>
  401d84:	mov	x1, x0
  401d88:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401d8c:	add	x0, x0, #0x210
  401d90:	ldr	x0, [x0]
  401d94:	mov	x2, x0
  401d98:	ldr	x0, [sp, #24]
  401d9c:	bl	401830 <fprintf@plt>
  401da0:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401da4:	add	x0, x0, #0x808
  401da8:	bl	401820 <gettext@plt>
  401dac:	ldr	x1, [sp, #24]
  401db0:	bl	401530 <fputs@plt>
  401db4:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401db8:	add	x0, x0, #0x818
  401dbc:	bl	401820 <gettext@plt>
  401dc0:	ldr	x1, [sp, #24]
  401dc4:	bl	401530 <fputs@plt>
  401dc8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401dcc:	add	x0, x0, #0x848
  401dd0:	bl	401820 <gettext@plt>
  401dd4:	ldr	x1, [sp, #24]
  401dd8:	bl	401530 <fputs@plt>
  401ddc:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401de0:	add	x0, x0, #0x880
  401de4:	bl	401820 <gettext@plt>
  401de8:	ldr	x1, [sp, #24]
  401dec:	bl	401530 <fputs@plt>
  401df0:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401df4:	add	x0, x0, #0x8c8
  401df8:	bl	401820 <gettext@plt>
  401dfc:	ldr	x1, [sp, #24]
  401e00:	bl	401530 <fputs@plt>
  401e04:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401e08:	add	x0, x0, #0x910
  401e0c:	bl	401820 <gettext@plt>
  401e10:	ldr	x1, [sp, #24]
  401e14:	bl	401530 <fputs@plt>
  401e18:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401e1c:	add	x0, x0, #0x948
  401e20:	bl	401820 <gettext@plt>
  401e24:	ldr	x1, [sp, #24]
  401e28:	bl	401530 <fputs@plt>
  401e2c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401e30:	add	x0, x0, #0x980
  401e34:	bl	401820 <gettext@plt>
  401e38:	ldr	x1, [sp, #24]
  401e3c:	bl	401530 <fputs@plt>
  401e40:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401e44:	add	x0, x0, #0x9b8
  401e48:	bl	401820 <gettext@plt>
  401e4c:	ldr	x1, [sp, #24]
  401e50:	bl	401530 <fputs@plt>
  401e54:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401e58:	add	x0, x0, #0x9f0
  401e5c:	bl	401820 <gettext@plt>
  401e60:	ldr	x1, [sp, #24]
  401e64:	bl	401530 <fputs@plt>
  401e68:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401e6c:	add	x0, x0, #0xa30
  401e70:	bl	401820 <gettext@plt>
  401e74:	ldr	x1, [sp, #24]
  401e78:	bl	401530 <fputs@plt>
  401e7c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401e80:	add	x0, x0, #0xa68
  401e84:	bl	401820 <gettext@plt>
  401e88:	ldr	x1, [sp, #24]
  401e8c:	bl	401530 <fputs@plt>
  401e90:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401e94:	add	x0, x0, #0xaa8
  401e98:	bl	401820 <gettext@plt>
  401e9c:	ldr	x1, [sp, #24]
  401ea0:	bl	401530 <fputs@plt>
  401ea4:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401ea8:	add	x0, x0, #0xae0
  401eac:	bl	401820 <gettext@plt>
  401eb0:	ldr	x1, [sp, #24]
  401eb4:	bl	401530 <fputs@plt>
  401eb8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401ebc:	add	x0, x0, #0xb20
  401ec0:	bl	401820 <gettext@plt>
  401ec4:	ldr	x1, [sp, #24]
  401ec8:	bl	401530 <fputs@plt>
  401ecc:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401ed0:	add	x0, x0, #0xb28
  401ed4:	bl	401820 <gettext@plt>
  401ed8:	ldr	x1, [sp, #24]
  401edc:	bl	401530 <fputs@plt>
  401ee0:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401ee4:	add	x0, x0, #0xb58
  401ee8:	bl	401820 <gettext@plt>
  401eec:	ldr	x1, [sp, #24]
  401ef0:	bl	401530 <fputs@plt>
  401ef4:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401ef8:	add	x0, x0, #0xb90
  401efc:	bl	401820 <gettext@plt>
  401f00:	mov	x1, x0
  401f04:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401f08:	add	x2, x0, #0xbb0
  401f0c:	ldr	x0, [sp, #24]
  401f10:	bl	401830 <fprintf@plt>
  401f14:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401f18:	add	x0, x0, #0x1e8
  401f1c:	ldr	x0, [x0]
  401f20:	ldr	x1, [sp, #24]
  401f24:	cmp	x1, x0
  401f28:	cset	w0, eq  // eq = none
  401f2c:	and	w0, w0, #0xff
  401f30:	bl	401540 <exit@plt>
  401f34:	sub	sp, sp, #0x180
  401f38:	stp	x29, x30, [sp, #16]
  401f3c:	add	x29, sp, #0x10
  401f40:	adrp	x0, 417000 <ferror@plt+0x157a0>
  401f44:	add	x0, x0, #0x208
  401f48:	ldr	x0, [x0]
  401f4c:	mov	x2, x0
  401f50:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401f54:	add	x1, x0, #0xbb8
  401f58:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401f5c:	add	x0, x0, #0xbc0
  401f60:	bl	401740 <freopen@plt>
  401f64:	cmp	x0, #0x0
  401f68:	b.eq	40218c <ferror@plt+0x92c>  // b.none
  401f6c:	mov	w2, #0x3b6                 	// #950
  401f70:	mov	x1, #0x2a                  	// #42
  401f74:	mov	w0, #0x0                   	// #0
  401f78:	bl	401720 <shmget@plt>
  401f7c:	str	w0, [sp, #372]
  401f80:	ldr	w0, [sp, #372]
  401f84:	cmn	w0, #0x1
  401f88:	b.eq	402194 <ferror@plt+0x934>  // b.none
  401f8c:	mov	w2, #0x1000                	// #4096
  401f90:	mov	x1, #0x0                   	// #0
  401f94:	ldr	w0, [sp, #372]
  401f98:	bl	401640 <shmat@plt>
  401f9c:	str	x0, [sp, #360]
  401fa0:	ldr	x0, [sp, #360]
  401fa4:	cmn	x0, #0x1
  401fa8:	b.eq	402144 <ferror@plt+0x8e4>  // b.none
  401fac:	b	4020fc <ferror@plt+0x89c>
  401fb0:	add	x6, sp, #0x40
  401fb4:	add	x5, sp, #0x44
  401fb8:	add	x4, sp, #0x50
  401fbc:	add	x3, sp, #0x20
  401fc0:	add	x2, sp, #0x58
  401fc4:	add	x1, sp, #0x60
  401fc8:	add	x8, sp, #0x68
  401fcc:	add	x0, sp, #0x48
  401fd0:	str	x0, [sp]
  401fd4:	mov	x7, x6
  401fd8:	mov	x6, x5
  401fdc:	mov	x5, x4
  401fe0:	mov	x4, x3
  401fe4:	mov	x3, x2
  401fe8:	mov	x2, x1
  401fec:	adrp	x0, 405000 <ferror@plt+0x37a0>
  401ff0:	add	x1, x0, #0xbd0
  401ff4:	mov	x0, x8
  401ff8:	bl	4017c0 <__isoc99_sscanf@plt>
  401ffc:	cmp	w0, #0x5
  402000:	b.le	4020e0 <ferror@plt+0x880>
  402004:	add	x0, sp, #0x68
  402008:	mov	w1, #0xa                   	// #10
  40200c:	bl	401750 <strchr@plt>
  402010:	str	x0, [sp, #376]
  402014:	ldr	x0, [sp, #376]
  402018:	cmp	x0, #0x0
  40201c:	b.eq	402028 <ferror@plt+0x7c8>  // b.none
  402020:	ldr	x0, [sp, #376]
  402024:	strb	wzr, [x0]
  402028:	add	x0, sp, #0x68
  40202c:	str	x0, [sp, #376]
  402030:	b	402078 <ferror@plt+0x818>
  402034:	bl	4016f0 <__ctype_b_loc@plt>
  402038:	ldr	x1, [x0]
  40203c:	ldr	x0, [sp, #376]
  402040:	ldrb	w0, [x0]
  402044:	and	x0, x0, #0xff
  402048:	lsl	x0, x0, #1
  40204c:	add	x0, x1, x0
  402050:	ldrh	w0, [x0]
  402054:	and	w0, w0, #0x4000
  402058:	cmp	w0, #0x0
  40205c:	b.ne	40206c <ferror@plt+0x80c>  // b.any
  402060:	ldr	x0, [sp, #376]
  402064:	mov	w1, #0x3f                  	// #63
  402068:	strb	w1, [x0]
  40206c:	ldr	x0, [sp, #376]
  402070:	add	x0, x0, #0x1
  402074:	str	x0, [sp, #376]
  402078:	ldr	x0, [sp, #376]
  40207c:	ldrb	w0, [x0]
  402080:	cmp	w0, #0x0
  402084:	b.ne	402034 <ferror@plt+0x7d4>  // b.any
  402088:	ldr	x1, [sp, #96]
  40208c:	ldr	x0, [sp, #360]
  402090:	cmp	x1, x0
  402094:	b.hi	4020e8 <ferror@plt+0x888>  // b.pmore
  402098:	ldr	w0, [sp, #68]
  40209c:	cmp	w0, #0x0
  4020a0:	b.ne	4020f0 <ferror@plt+0x890>  // b.any
  4020a4:	ldrb	w0, [sp, #35]
  4020a8:	cmp	w0, #0x73
  4020ac:	b.ne	4020f8 <ferror@plt+0x898>  // b.any
  4020b0:	add	x2, sp, #0x68
  4020b4:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4020b8:	add	x1, x0, #0xbf0
  4020bc:	mov	x0, x2
  4020c0:	bl	4017b0 <strstr@plt>
  4020c4:	cmp	x0, #0x0
  4020c8:	b.eq	4020fc <ferror@plt+0x89c>  // b.none
  4020cc:	ldr	w1, [sp, #64]
  4020d0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4020d4:	add	x0, x0, #0x1d8
  4020d8:	str	w1, [x0]
  4020dc:	b	402120 <ferror@plt+0x8c0>
  4020e0:	nop
  4020e4:	b	4020fc <ferror@plt+0x89c>
  4020e8:	nop
  4020ec:	b	4020fc <ferror@plt+0x89c>
  4020f0:	nop
  4020f4:	b	4020fc <ferror@plt+0x89c>
  4020f8:	nop
  4020fc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402100:	add	x0, x0, #0x208
  402104:	ldr	x1, [x0]
  402108:	add	x0, sp, #0x68
  40210c:	mov	x2, x1
  402110:	mov	w1, #0x100                 	// #256
  402114:	bl	401840 <fgets@plt>
  402118:	cmp	x0, #0x0
  40211c:	b.ne	401fb0 <ferror@plt+0x750>  // b.any
  402120:	ldr	x0, [sp, #360]
  402124:	bl	401570 <shmdt@plt>
  402128:	cmp	w0, #0x0
  40212c:	b.eq	40214c <ferror@plt+0x8ec>  // b.none
  402130:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402134:	add	x0, x0, #0xbf8
  402138:	bl	401820 <gettext@plt>
  40213c:	bl	401560 <perror@plt>
  402140:	b	402150 <ferror@plt+0x8f0>
  402144:	nop
  402148:	b	402150 <ferror@plt+0x8f0>
  40214c:	nop
  402150:	mov	x2, #0x0                   	// #0
  402154:	mov	w1, #0x0                   	// #0
  402158:	ldr	w0, [sp, #372]
  40215c:	bl	401700 <shmctl@plt>
  402160:	cmp	w0, #0x0
  402164:	b.eq	40219c <ferror@plt+0x93c>  // b.none
  402168:	bl	4017f0 <__errno_location@plt>
  40216c:	ldr	w0, [x0]
  402170:	cmp	w0, #0x16
  402174:	b.eq	40219c <ferror@plt+0x93c>  // b.none
  402178:	adrp	x0, 405000 <ferror@plt+0x37a0>
  40217c:	add	x0, x0, #0xc10
  402180:	bl	401820 <gettext@plt>
  402184:	bl	401560 <perror@plt>
  402188:	b	40219c <ferror@plt+0x93c>
  40218c:	nop
  402190:	b	4021a0 <ferror@plt+0x940>
  402194:	nop
  402198:	b	4021a0 <ferror@plt+0x940>
  40219c:	nop
  4021a0:	ldp	x29, x30, [sp, #16]
  4021a4:	add	sp, sp, #0x180
  4021a8:	ret
  4021ac:	stp	x29, x30, [sp, #-96]!
  4021b0:	mov	x29, sp
  4021b4:	str	x0, [sp, #72]
  4021b8:	str	x1, [sp, #64]
  4021bc:	str	x2, [sp, #56]
  4021c0:	str	x3, [sp, #48]
  4021c4:	str	w4, [sp, #44]
  4021c8:	str	w5, [sp, #40]
  4021cc:	str	w6, [sp, #36]
  4021d0:	str	x7, [sp, #24]
  4021d4:	ldr	w0, [sp, #40]
  4021d8:	cmp	w0, #0x0
  4021dc:	b.ne	402238 <ferror@plt+0x9d8>  // b.any
  4021e0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4021e4:	add	x0, x0, #0x1d8
  4021e8:	ldr	w0, [x0]
  4021ec:	ldr	w1, [sp, #36]
  4021f0:	cmp	w1, w0
  4021f4:	b.ne	402238 <ferror@plt+0x9d8>  // b.any
  4021f8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4021fc:	add	x1, x0, #0xbf0
  402200:	ldr	x0, [sp, #48]
  402204:	bl	4017b0 <strstr@plt>
  402208:	cmp	x0, #0x0
  40220c:	b.eq	402238 <ferror@plt+0x9d8>  // b.none
  402210:	ldr	x3, [sp, #24]
  402214:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402218:	add	x2, x0, #0xc28
  40221c:	mov	x1, #0x40                  	// #64
  402220:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402224:	add	x0, x0, #0x878
  402228:	bl	4015c0 <snprintf@plt>
  40222c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402230:	add	x0, x0, #0x878
  402234:	b	4022ec <ferror@plt+0xa8c>
  402238:	mov	w1, #0x2f                  	// #47
  40223c:	ldr	x0, [sp, #48]
  402240:	bl	401670 <strrchr@plt>
  402244:	str	x0, [sp, #88]
  402248:	ldr	x0, [sp, #88]
  40224c:	cmp	x0, #0x0
  402250:	b.eq	402298 <ferror@plt+0xa38>  // b.none
  402254:	ldr	w0, [sp, #44]
  402258:	cmp	w0, #0x0
  40225c:	b.eq	402270 <ferror@plt+0xa10>  // b.none
  402260:	mov	w1, #0x2f                  	// #47
  402264:	ldr	x0, [sp, #48]
  402268:	bl	401750 <strchr@plt>
  40226c:	b	4022ec <ferror@plt+0xa8c>
  402270:	ldr	x0, [sp, #88]
  402274:	add	x0, x0, #0x1
  402278:	ldrb	w0, [x0]
  40227c:	cmp	w0, #0x0
  402280:	b.eq	402290 <ferror@plt+0xa30>  // b.none
  402284:	ldr	x0, [sp, #88]
  402288:	add	x0, x0, #0x1
  40228c:	b	4022ec <ferror@plt+0xa8c>
  402290:	ldr	x0, [sp, #88]
  402294:	b	4022ec <ferror@plt+0xa8c>
  402298:	adrp	x0, 405000 <ferror@plt+0x37a0>
  40229c:	add	x0, x0, #0xc40
  4022a0:	bl	401820 <gettext@plt>
  4022a4:	str	x0, [sp, #88]
  4022a8:	ldr	x0, [sp, #72]
  4022ac:	ldr	x0, [x0, #184]
  4022b0:	ldr	x1, [sp, #64]
  4022b4:	cmp	x1, x0
  4022b8:	b.hi	4022e8 <ferror@plt+0xa88>  // b.pmore
  4022bc:	ldr	x0, [sp, #72]
  4022c0:	ldr	x1, [x0, #184]
  4022c4:	ldr	x2, [sp, #64]
  4022c8:	ldr	x0, [sp, #56]
  4022cc:	add	x0, x2, x0
  4022d0:	cmp	x1, x0
  4022d4:	b.hi	4022e8 <ferror@plt+0xa88>  // b.pmore
  4022d8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4022dc:	add	x0, x0, #0xc50
  4022e0:	bl	401820 <gettext@plt>
  4022e4:	str	x0, [sp, #88]
  4022e8:	ldr	x0, [sp, #88]
  4022ec:	ldp	x29, x30, [sp], #96
  4022f0:	ret
  4022f4:	stp	x29, x30, [sp, #-32]!
  4022f8:	mov	x29, sp
  4022fc:	str	x0, [sp, #24]
  402300:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402304:	add	x1, x0, #0xc60
  402308:	ldr	x0, [sp, #24]
  40230c:	bl	4016e0 <strcmp@plt>
  402310:	cmp	w0, #0x0
  402314:	b.ne	402320 <ferror@plt+0xac0>  // b.any
  402318:	mov	w0, #0x1                   	// #1
  40231c:	b	402404 <ferror@plt+0xba4>
  402320:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402324:	add	x1, x0, #0xc70
  402328:	ldr	x0, [sp, #24]
  40232c:	bl	4016e0 <strcmp@plt>
  402330:	cmp	w0, #0x0
  402334:	b.ne	402340 <ferror@plt+0xae0>  // b.any
  402338:	mov	w0, #0x1                   	// #1
  40233c:	b	402404 <ferror@plt+0xba4>
  402340:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402344:	add	x1, x0, #0xc80
  402348:	ldr	x0, [sp, #24]
  40234c:	bl	4016e0 <strcmp@plt>
  402350:	cmp	w0, #0x0
  402354:	b.ne	402360 <ferror@plt+0xb00>  // b.any
  402358:	mov	w0, #0x1                   	// #1
  40235c:	b	402404 <ferror@plt+0xba4>
  402360:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402364:	add	x1, x0, #0xc90
  402368:	ldr	x0, [sp, #24]
  40236c:	bl	4016e0 <strcmp@plt>
  402370:	cmp	w0, #0x0
  402374:	b.ne	402380 <ferror@plt+0xb20>  // b.any
  402378:	mov	w0, #0x1                   	// #1
  40237c:	b	402404 <ferror@plt+0xba4>
  402380:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402384:	add	x1, x0, #0xca0
  402388:	ldr	x0, [sp, #24]
  40238c:	bl	4016e0 <strcmp@plt>
  402390:	cmp	w0, #0x0
  402394:	b.ne	4023a0 <ferror@plt+0xb40>  // b.any
  402398:	mov	w0, #0x1                   	// #1
  40239c:	b	402404 <ferror@plt+0xba4>
  4023a0:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4023a4:	add	x1, x0, #0xcb0
  4023a8:	ldr	x0, [sp, #24]
  4023ac:	bl	4016e0 <strcmp@plt>
  4023b0:	cmp	w0, #0x0
  4023b4:	b.ne	4023c0 <ferror@plt+0xb60>  // b.any
  4023b8:	mov	w0, #0x1                   	// #1
  4023bc:	b	402404 <ferror@plt+0xba4>
  4023c0:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4023c4:	add	x1, x0, #0xcc0
  4023c8:	ldr	x0, [sp, #24]
  4023cc:	bl	4016e0 <strcmp@plt>
  4023d0:	cmp	w0, #0x0
  4023d4:	b.ne	4023e0 <ferror@plt+0xb80>  // b.any
  4023d8:	mov	w0, #0x1                   	// #1
  4023dc:	b	402404 <ferror@plt+0xba4>
  4023e0:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4023e4:	add	x1, x0, #0xcd0
  4023e8:	ldr	x0, [sp, #24]
  4023ec:	bl	4016e0 <strcmp@plt>
  4023f0:	cmp	w0, #0x0
  4023f4:	b.ne	402400 <ferror@plt+0xba0>  // b.any
  4023f8:	mov	w0, #0x1                   	// #1
  4023fc:	b	402404 <ferror@plt+0xba4>
  402400:	mov	w0, #0x0                   	// #0
  402404:	ldp	x29, x30, [sp], #32
  402408:	ret
  40240c:	stp	x29, x30, [sp, #-32]!
  402410:	mov	x29, sp
  402414:	str	x0, [sp, #24]
  402418:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40241c:	add	x0, x0, #0x844
  402420:	ldr	w0, [x0]
  402424:	cmp	w0, #0x1
  402428:	b.ne	402444 <ferror@plt+0xbe4>  // b.any
  40242c:	ldr	x0, [sp, #24]
  402430:	bl	4022f4 <ferror@plt+0xa94>
  402434:	cmp	w0, #0x0
  402438:	cset	w0, eq  // eq = none
  40243c:	and	w0, w0, #0xff
  402440:	b	4024d8 <ferror@plt+0xc78>
  402444:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402448:	add	x0, x0, #0x828
  40244c:	ldr	w0, [x0]
  402450:	cmp	w0, #0x0
  402454:	b.eq	4024d4 <ferror@plt+0xc74>  // b.none
  402458:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40245c:	add	x0, x0, #0x868
  402460:	ldr	x1, [x0]
  402464:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402468:	add	x0, x0, #0x870
  40246c:	str	x1, [x0]
  402470:	b	4024b8 <ferror@plt+0xc58>
  402474:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402478:	add	x0, x0, #0x870
  40247c:	ldr	x0, [x0]
  402480:	mov	x1, x0
  402484:	ldr	x0, [sp, #24]
  402488:	bl	4016e0 <strcmp@plt>
  40248c:	cmp	w0, #0x0
  402490:	b.ne	40249c <ferror@plt+0xc3c>  // b.any
  402494:	mov	w0, #0x1                   	// #1
  402498:	b	4024d8 <ferror@plt+0xc78>
  40249c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4024a0:	add	x0, x0, #0x870
  4024a4:	ldr	x0, [x0]
  4024a8:	ldr	x1, [x0, #32]
  4024ac:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4024b0:	add	x0, x0, #0x870
  4024b4:	str	x1, [x0]
  4024b8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4024bc:	add	x0, x0, #0x870
  4024c0:	ldr	x0, [x0]
  4024c4:	cmp	x0, #0x0
  4024c8:	b.ne	402474 <ferror@plt+0xc14>  // b.any
  4024cc:	mov	w0, #0x0                   	// #0
  4024d0:	b	4024d8 <ferror@plt+0xc78>
  4024d4:	mov	w0, #0x1                   	// #1
  4024d8:	ldp	x29, x30, [sp], #32
  4024dc:	ret
  4024e0:	sub	sp, sp, #0x2b0
  4024e4:	stp	x29, x30, [sp, #16]
  4024e8:	add	x29, sp, #0x10
  4024ec:	str	x0, [sp, #40]
  4024f0:	str	wzr, [sp, #684]
  4024f4:	str	wzr, [sp, #680]
  4024f8:	str	wzr, [sp, #676]
  4024fc:	str	wzr, [sp, #672]
  402500:	str	wzr, [sp, #668]
  402504:	str	wzr, [sp, #664]
  402508:	strb	wzr, [sp, #639]
  40250c:	ldr	x2, [sp, #40]
  402510:	mov	w1, #0x400                 	// #1024
  402514:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402518:	add	x0, x0, #0x220
  40251c:	bl	401840 <fgets@plt>
  402520:	str	x0, [sp, #640]
  402524:	mov	w0, #0x2                   	// #2
  402528:	str	w0, [sp, #656]
  40252c:	b	4030e4 <ferror@plt+0x1884>
  402530:	strb	wzr, [sp, #408]
  402534:	add	x6, sp, #0x100
  402538:	add	x5, sp, #0xc0
  40253c:	add	x4, sp, #0x118
  402540:	add	x3, sp, #0x218
  402544:	add	x2, sp, #0x130
  402548:	add	x1, sp, #0x148
  40254c:	add	x0, sp, #0x198
  402550:	str	x0, [sp]
  402554:	mov	x7, x6
  402558:	mov	x6, x5
  40255c:	mov	x5, x4
  402560:	mov	x4, x3
  402564:	mov	x3, x2
  402568:	mov	x2, x1
  40256c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402570:	add	x1, x0, #0xcd8
  402574:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402578:	add	x0, x0, #0x220
  40257c:	bl	4017c0 <__isoc99_sscanf@plt>
  402580:	str	w0, [sp, #660]
  402584:	ldr	w0, [sp, #660]
  402588:	cmp	w0, #0x5
  40258c:	b.gt	4025c4 <ferror@plt+0xd64>
  402590:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402594:	add	x0, x0, #0xd20
  402598:	bl	401820 <gettext@plt>
  40259c:	mov	x1, x0
  4025a0:	mov	w0, #0x1                   	// #1
  4025a4:	str	w0, [sp, #612]
  4025a8:	str	wzr, [sp, #608]
  4025ac:	str	x1, [sp, #600]
  4025b0:	ldr	x2, [sp, #600]
  4025b4:	ldr	w1, [sp, #608]
  4025b8:	ldr	w0, [sp, #612]
  4025bc:	bl	401550 <error@plt>
  4025c0:	nop
  4025c4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4025c8:	add	x0, x0, #0x220
  4025cc:	bl	401520 <strlen@plt>
  4025d0:	sub	x0, x0, #0x1
  4025d4:	adrp	x1, 417000 <ferror@plt+0x157a0>
  4025d8:	add	x1, x1, #0x220
  4025dc:	ldrb	w0, [x1, x0]
  4025e0:	strb	w0, [sp, #63]
  4025e4:	b	402674 <ferror@plt+0xe14>
  4025e8:	ldr	x2, [sp, #40]
  4025ec:	mov	w1, #0x400                 	// #1024
  4025f0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4025f4:	add	x0, x0, #0x220
  4025f8:	bl	401840 <fgets@plt>
  4025fc:	str	x0, [sp, #640]
  402600:	ldr	x0, [sp, #640]
  402604:	cmp	x0, #0x0
  402608:	b.eq	402620 <ferror@plt+0xdc0>  // b.none
  40260c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402610:	add	x0, x0, #0x220
  402614:	ldrb	w0, [x0]
  402618:	cmp	w0, #0x0
  40261c:	b.ne	402654 <ferror@plt+0xdf4>  // b.any
  402620:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402624:	add	x0, x0, #0xd20
  402628:	bl	401820 <gettext@plt>
  40262c:	mov	x1, x0
  402630:	mov	w0, #0x1                   	// #1
  402634:	str	w0, [sp, #596]
  402638:	str	wzr, [sp, #592]
  40263c:	str	x1, [sp, #584]
  402640:	ldr	x2, [sp, #584]
  402644:	ldr	w1, [sp, #592]
  402648:	ldr	w0, [sp, #596]
  40264c:	bl	401550 <error@plt>
  402650:	nop
  402654:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402658:	add	x0, x0, #0x220
  40265c:	bl	401520 <strlen@plt>
  402660:	sub	x0, x0, #0x1
  402664:	adrp	x1, 417000 <ferror@plt+0x157a0>
  402668:	add	x1, x1, #0x220
  40266c:	ldrb	w0, [x1, x0]
  402670:	strb	w0, [sp, #63]
  402674:	ldrb	w0, [sp, #63]
  402678:	cmp	w0, #0xa
  40267c:	b.ne	4025e8 <ferror@plt+0xd88>  // b.any
  402680:	add	x0, sp, #0x148
  402684:	bl	401520 <strlen@plt>
  402688:	mov	x1, x0
  40268c:	ldrsw	x0, [sp, #684]
  402690:	cmp	x1, x0
  402694:	b.ls	4026a4 <ferror@plt+0xe44>  // b.plast
  402698:	add	x0, sp, #0x148
  40269c:	bl	401520 <strlen@plt>
  4026a0:	str	w0, [sp, #684]
  4026a4:	add	x0, sp, #0x218
  4026a8:	bl	401520 <strlen@plt>
  4026ac:	mov	x1, x0
  4026b0:	ldrsw	x0, [sp, #680]
  4026b4:	cmp	x1, x0
  4026b8:	b.ls	4026c8 <ferror@plt+0xe68>  // b.plast
  4026bc:	add	x0, sp, #0x218
  4026c0:	bl	401520 <strlen@plt>
  4026c4:	str	w0, [sp, #680]
  4026c8:	add	x0, sp, #0x118
  4026cc:	bl	401520 <strlen@plt>
  4026d0:	mov	x1, x0
  4026d4:	ldrsw	x0, [sp, #676]
  4026d8:	cmp	x1, x0
  4026dc:	b.ls	4026ec <ferror@plt+0xe8c>  // b.plast
  4026e0:	add	x0, sp, #0x118
  4026e4:	bl	401520 <strlen@plt>
  4026e8:	str	w0, [sp, #676]
  4026ec:	add	x0, sp, #0xc0
  4026f0:	bl	401520 <strlen@plt>
  4026f4:	mov	x1, x0
  4026f8:	ldrsw	x0, [sp, #672]
  4026fc:	cmp	x1, x0
  402700:	b.ls	402710 <ferror@plt+0xeb0>  // b.plast
  402704:	add	x0, sp, #0xc0
  402708:	bl	401520 <strlen@plt>
  40270c:	str	w0, [sp, #672]
  402710:	add	x0, sp, #0x100
  402714:	bl	401520 <strlen@plt>
  402718:	mov	x1, x0
  40271c:	ldrsw	x0, [sp, #668]
  402720:	cmp	x1, x0
  402724:	b.ls	402734 <ferror@plt+0xed4>  // b.plast
  402728:	add	x0, sp, #0x100
  40272c:	bl	401520 <strlen@plt>
  402730:	str	w0, [sp, #668]
  402734:	ldr	x2, [sp, #40]
  402738:	mov	w1, #0x400                 	// #1024
  40273c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402740:	add	x0, x0, #0x220
  402744:	bl	401840 <fgets@plt>
  402748:	str	x0, [sp, #640]
  40274c:	ldr	x0, [sp, #640]
  402750:	cmp	x0, #0x0
  402754:	b.eq	402788 <ferror@plt+0xf28>  // b.none
  402758:	add	x2, sp, #0x3f
  40275c:	add	x1, sp, #0x160
  402760:	add	x0, sp, #0x178
  402764:	mov	x4, x2
  402768:	mov	x3, x1
  40276c:	mov	x2, x0
  402770:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402774:	add	x1, x0, #0xd40
  402778:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40277c:	add	x0, x0, #0x220
  402780:	bl	4017c0 <__isoc99_sscanf@plt>
  402784:	b	40278c <ferror@plt+0xf2c>
  402788:	mov	w0, #0x0                   	// #0
  40278c:	str	w0, [sp, #660]
  402790:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402794:	add	x0, x0, #0x850
  402798:	ldr	x1, [x0]
  40279c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4027a0:	add	x0, x0, #0x860
  4027a4:	str	x1, [x0]
  4027a8:	b	402ae4 <ferror@plt+0x1284>
  4027ac:	add	x0, sp, #0x178
  4027b0:	bl	40240c <ferror@plt+0xbac>
  4027b4:	cmp	w0, #0x0
  4027b8:	b.eq	402a84 <ferror@plt+0x1224>  // b.none
  4027bc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4027c0:	add	x0, x0, #0x860
  4027c4:	ldr	x0, [x0]
  4027c8:	cmp	x0, #0x0
  4027cc:	b.ne	402918 <ferror@plt+0x10b8>  // b.any
  4027d0:	ldr	w0, [sp, #656]
  4027d4:	cmp	w0, #0x2
  4027d8:	b.eq	4027fc <ferror@plt+0xf9c>  // b.none
  4027dc:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4027e0:	add	x3, x0, #0x518
  4027e4:	mov	w2, #0x15b                 	// #347
  4027e8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4027ec:	add	x1, x0, #0xd58
  4027f0:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4027f4:	add	x0, x0, #0xd60
  4027f8:	bl	4017e0 <__assert_fail@plt>
  4027fc:	mov	x1, #0x58                  	// #88
  402800:	mov	x0, #0x1                   	// #1
  402804:	bl	401650 <calloc@plt>
  402808:	mov	x1, x0
  40280c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402810:	add	x0, x0, #0x860
  402814:	str	x1, [x0]
  402818:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40281c:	add	x0, x0, #0x850
  402820:	ldr	x0, [x0]
  402824:	cmp	x0, #0x0
  402828:	b.ne	40287c <ferror@plt+0x101c>  // b.any
  40282c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402830:	add	x0, x0, #0x858
  402834:	ldr	x0, [x0]
  402838:	cmp	x0, #0x0
  40283c:	b.eq	402860 <ferror@plt+0x1000>  // b.none
  402840:	adrp	x0, 406000 <ferror@plt+0x47a0>
  402844:	add	x3, x0, #0x518
  402848:	mov	w2, #0x15e                 	// #350
  40284c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402850:	add	x1, x0, #0xd58
  402854:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402858:	add	x0, x0, #0xd78
  40285c:	bl	4017e0 <__assert_fail@plt>
  402860:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402864:	add	x0, x0, #0x860
  402868:	ldr	x1, [x0]
  40286c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402870:	add	x0, x0, #0x850
  402874:	str	x1, [x0]
  402878:	b	402898 <ferror@plt+0x1038>
  40287c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402880:	add	x0, x0, #0x858
  402884:	ldr	x0, [x0]
  402888:	adrp	x1, 417000 <ferror@plt+0x157a0>
  40288c:	add	x1, x1, #0x860
  402890:	ldr	x1, [x1]
  402894:	str	x1, [x0, #80]
  402898:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40289c:	add	x0, x0, #0x860
  4028a0:	ldr	x1, [x0]
  4028a4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4028a8:	add	x0, x0, #0x858
  4028ac:	str	x1, [x0]
  4028b0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4028b4:	add	x0, x0, #0x860
  4028b8:	ldr	x0, [x0]
  4028bc:	mov	x2, x0
  4028c0:	add	x0, sp, #0x178
  4028c4:	mov	x1, x0
  4028c8:	mov	x0, x2
  4028cc:	bl	401780 <strcpy@plt>
  4028d0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4028d4:	add	x0, x0, #0x83c
  4028d8:	ldr	w0, [x0]
  4028dc:	cmp	w0, #0x0
  4028e0:	b.ne	402904 <ferror@plt+0x10a4>  // b.any
  4028e4:	add	x0, sp, #0x178
  4028e8:	bl	401520 <strlen@plt>
  4028ec:	mov	x1, x0
  4028f0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4028f4:	add	x0, x0, #0x860
  4028f8:	ldr	x0, [x0]
  4028fc:	str	w1, [x0, #72]
  402900:	b	402988 <ferror@plt+0x1128>
  402904:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402908:	add	x0, x0, #0x860
  40290c:	ldr	x0, [x0]
  402910:	str	wzr, [x0, #72]
  402914:	b	402988 <ferror@plt+0x1128>
  402918:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40291c:	add	x0, x0, #0x860
  402920:	ldr	x0, [x0]
  402924:	mov	x2, x0
  402928:	add	x0, sp, #0x178
  40292c:	mov	x1, x0
  402930:	mov	x0, x2
  402934:	bl	4016e0 <strcmp@plt>
  402938:	cmp	w0, #0x0
  40293c:	b.eq	402988 <ferror@plt+0x1128>  // b.none
  402940:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402944:	add	x0, x0, #0xd90
  402948:	bl	401820 <gettext@plt>
  40294c:	mov	x1, x0
  402950:	mov	w0, #0x1                   	// #1
  402954:	str	w0, [sp, #580]
  402958:	str	wzr, [sp, #576]
  40295c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402960:	add	x0, x0, #0xdc0
  402964:	str	x0, [sp, #568]
  402968:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40296c:	add	x4, x0, #0x220
  402970:	mov	x3, x1
  402974:	ldr	x2, [sp, #568]
  402978:	ldr	w1, [sp, #576]
  40297c:	ldr	w0, [sp, #580]
  402980:	bl	401550 <error@plt>
  402984:	nop
  402988:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40298c:	add	x0, x0, #0x860
  402990:	ldr	x0, [x0]
  402994:	add	x0, x0, #0x20
  402998:	add	x1, sp, #0x160
  40299c:	bl	401780 <strcpy@plt>
  4029a0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4029a4:	add	x0, x0, #0x860
  4029a8:	ldr	x0, [x0]
  4029ac:	add	x0, x0, #0x38
  4029b0:	add	x3, sp, #0x160
  4029b4:	mov	x2, x0
  4029b8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4029bc:	add	x1, x0, #0xdd0
  4029c0:	mov	x0, x3
  4029c4:	bl	4017c0 <__isoc99_sscanf@plt>
  4029c8:	ldr	w0, [sp, #656]
  4029cc:	cmp	w0, #0x2
  4029d0:	b.ne	402a64 <ferror@plt+0x1204>  // b.any
  4029d4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4029d8:	add	x0, x0, #0x860
  4029dc:	ldr	x0, [x0]
  4029e0:	ldr	x2, [x0, #64]
  4029e4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4029e8:	add	x0, x0, #0x860
  4029ec:	ldr	x0, [x0]
  4029f0:	ldr	x1, [x0, #56]
  4029f4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4029f8:	add	x0, x0, #0x860
  4029fc:	ldr	x0, [x0]
  402a00:	add	x1, x2, x1
  402a04:	str	x1, [x0, #64]
  402a08:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402a0c:	add	x0, x0, #0x83c
  402a10:	ldr	w0, [x0]
  402a14:	cmp	w0, #0x0
  402a18:	b.eq	402a64 <ferror@plt+0x1204>  // b.none
  402a1c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402a20:	add	x0, x0, #0x860
  402a24:	ldr	x0, [x0]
  402a28:	add	x0, x0, #0x20
  402a2c:	bl	401520 <strlen@plt>
  402a30:	str	w0, [sp, #628]
  402a34:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402a38:	add	x0, x0, #0x860
  402a3c:	ldr	x0, [x0]
  402a40:	ldr	w0, [x0, #72]
  402a44:	ldr	w1, [sp, #628]
  402a48:	cmp	w1, w0
  402a4c:	b.le	402a64 <ferror@plt+0x1204>
  402a50:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402a54:	add	x0, x0, #0x860
  402a58:	ldr	x0, [x0]
  402a5c:	ldr	w1, [sp, #628]
  402a60:	str	w1, [x0, #72]
  402a64:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402a68:	add	x0, x0, #0x860
  402a6c:	ldr	x0, [x0]
  402a70:	ldr	x1, [x0, #80]
  402a74:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402a78:	add	x0, x0, #0x860
  402a7c:	str	x1, [x0]
  402a80:	b	402a88 <ferror@plt+0x1228>
  402a84:	nop
  402a88:	ldr	x2, [sp, #40]
  402a8c:	mov	w1, #0x400                 	// #1024
  402a90:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402a94:	add	x0, x0, #0x220
  402a98:	bl	401840 <fgets@plt>
  402a9c:	str	x0, [sp, #640]
  402aa0:	ldr	x0, [sp, #640]
  402aa4:	cmp	x0, #0x0
  402aa8:	b.eq	402adc <ferror@plt+0x127c>  // b.none
  402aac:	add	x2, sp, #0x3f
  402ab0:	add	x1, sp, #0x160
  402ab4:	add	x0, sp, #0x178
  402ab8:	mov	x4, x2
  402abc:	mov	x3, x1
  402ac0:	mov	x2, x0
  402ac4:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402ac8:	add	x1, x0, #0xd40
  402acc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402ad0:	add	x0, x0, #0x220
  402ad4:	bl	4017c0 <__isoc99_sscanf@plt>
  402ad8:	b	402ae0 <ferror@plt+0x1280>
  402adc:	mov	w0, #0x0                   	// #0
  402ae0:	str	w0, [sp, #660]
  402ae4:	ldr	x0, [sp, #640]
  402ae8:	cmp	x0, #0x0
  402aec:	b.eq	402afc <ferror@plt+0x129c>  // b.none
  402af0:	ldr	w0, [sp, #660]
  402af4:	cmp	w0, #0x2
  402af8:	b.eq	4027ac <ferror@plt+0xf4c>  // b.none
  402afc:	ldr	x0, [sp, #640]
  402b00:	cmp	x0, #0x0
  402b04:	b.eq	402b28 <ferror@plt+0x12c8>  // b.none
  402b08:	add	x0, sp, #0x40
  402b0c:	mov	x2, x0
  402b10:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402b14:	add	x1, x0, #0xdd8
  402b18:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402b1c:	add	x0, x0, #0x220
  402b20:	bl	4017c0 <__isoc99_sscanf@plt>
  402b24:	b	402b2c <ferror@plt+0x12cc>
  402b28:	mov	w0, #0x0                   	// #0
  402b2c:	str	w0, [sp, #660]
  402b30:	ldr	w0, [sp, #660]
  402b34:	cmp	w0, #0x1
  402b38:	b.ne	402bcc <ferror@plt+0x136c>  // b.any
  402b3c:	add	x0, sp, #0x40
  402b40:	bl	401520 <strlen@plt>
  402b44:	str	w0, [sp, #632]
  402b48:	ldr	w0, [sp, #632]
  402b4c:	cmp	w0, #0x0
  402b50:	b.le	402b88 <ferror@plt+0x1328>
  402b54:	ldr	w0, [sp, #632]
  402b58:	sub	w0, w0, #0x1
  402b5c:	sxtw	x0, w0
  402b60:	add	x1, sp, #0x40
  402b64:	ldrb	w0, [x1, x0]
  402b68:	cmp	w0, #0x20
  402b6c:	b.ne	402b88 <ferror@plt+0x1328>  // b.any
  402b70:	ldr	w0, [sp, #632]
  402b74:	sub	w0, w0, #0x1
  402b78:	str	w0, [sp, #632]
  402b7c:	ldrsw	x0, [sp, #632]
  402b80:	add	x1, sp, #0x40
  402b84:	strb	wzr, [x1, x0]
  402b88:	ldr	w1, [sp, #632]
  402b8c:	ldr	w0, [sp, #664]
  402b90:	cmp	w1, w0
  402b94:	b.le	402ba0 <ferror@plt+0x1340>
  402b98:	ldr	w0, [sp, #632]
  402b9c:	str	w0, [sp, #664]
  402ba0:	ldrb	w0, [sp, #639]
  402ba4:	cmp	w0, #0x0
  402ba8:	b.ne	402bb4 <ferror@plt+0x1354>  // b.any
  402bac:	mov	w0, #0x1                   	// #1
  402bb0:	strb	w0, [sp, #639]
  402bb4:	ldr	x2, [sp, #40]
  402bb8:	mov	w1, #0x400                 	// #1024
  402bbc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402bc0:	add	x0, x0, #0x220
  402bc4:	bl	401840 <fgets@plt>
  402bc8:	str	x0, [sp, #640]
  402bcc:	ldr	w0, [sp, #656]
  402bd0:	cmp	w0, #0x2
  402bd4:	b.ne	402cc0 <ferror@plt+0x1460>  // b.any
  402bd8:	ldr	x0, [sp, #640]
  402bdc:	cmp	x0, #0x0
  402be0:	b.ne	4030e4 <ferror@plt+0x1884>  // b.any
  402be4:	mov	w0, #0x1                   	// #1
  402be8:	str	w0, [sp, #656]
  402bec:	mov	w2, #0x0                   	// #0
  402bf0:	mov	x1, #0x0                   	// #0
  402bf4:	ldr	x0, [sp, #40]
  402bf8:	bl	401690 <fseek@plt>
  402bfc:	ldr	x2, [sp, #40]
  402c00:	mov	w1, #0x400                 	// #1024
  402c04:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402c08:	add	x0, x0, #0x220
  402c0c:	bl	401840 <fgets@plt>
  402c10:	str	x0, [sp, #640]
  402c14:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402c18:	add	x0, x0, #0x83c
  402c1c:	ldr	w0, [x0]
  402c20:	cmp	w0, #0x0
  402c24:	b.ne	4030e4 <ferror@plt+0x1884>  // b.any
  402c28:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402c2c:	add	x0, x0, #0x850
  402c30:	ldr	x1, [x0]
  402c34:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402c38:	add	x0, x0, #0x860
  402c3c:	str	x1, [x0]
  402c40:	b	402ca8 <ferror@plt+0x1448>
  402c44:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402c48:	add	x0, x0, #0x860
  402c4c:	ldr	x0, [x0]
  402c50:	ldr	x0, [x0, #64]
  402c54:	bl	401cfc <ferror@plt+0x49c>
  402c58:	str	w0, [sp, #628]
  402c5c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402c60:	add	x0, x0, #0x860
  402c64:	ldr	x0, [x0]
  402c68:	ldr	w0, [x0, #72]
  402c6c:	ldr	w1, [sp, #628]
  402c70:	cmp	w1, w0
  402c74:	b.le	402c8c <ferror@plt+0x142c>
  402c78:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402c7c:	add	x0, x0, #0x860
  402c80:	ldr	x0, [x0]
  402c84:	ldr	w1, [sp, #628]
  402c88:	str	w1, [x0, #72]
  402c8c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402c90:	add	x0, x0, #0x860
  402c94:	ldr	x0, [x0]
  402c98:	ldr	x1, [x0, #80]
  402c9c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402ca0:	add	x0, x0, #0x860
  402ca4:	str	x1, [x0]
  402ca8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402cac:	add	x0, x0, #0x860
  402cb0:	ldr	x0, [x0]
  402cb4:	cmp	x0, #0x0
  402cb8:	b.ne	402c44 <ferror@plt+0x13e4>  // b.any
  402cbc:	b	4030e4 <ferror@plt+0x1884>
  402cc0:	ldr	w0, [sp, #656]
  402cc4:	cmp	w0, #0x0
  402cc8:	b.eq	402ebc <ferror@plt+0x165c>  // b.none
  402ccc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402cd0:	add	x0, x0, #0x83c
  402cd4:	ldr	w0, [x0]
  402cd8:	cmp	w0, #0x0
  402cdc:	b.ne	402ebc <ferror@plt+0x165c>  // b.any
  402ce0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402ce4:	add	x0, x0, #0x8f8
  402ce8:	ldr	x0, [x0]
  402cec:	mov	w2, #0x1                   	// #1
  402cf0:	ldr	w1, [sp, #684]
  402cf4:	bl	401c70 <ferror@plt+0x410>
  402cf8:	str	w0, [sp, #684]
  402cfc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402d00:	add	x0, x0, #0x8f0
  402d04:	ldr	x0, [x0]
  402d08:	bl	40240c <ferror@plt+0xbac>
  402d0c:	cmp	w0, #0x0
  402d10:	b.eq	402d30 <ferror@plt+0x14d0>  // b.none
  402d14:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402d18:	add	x0, x0, #0x8f0
  402d1c:	ldr	x0, [x0]
  402d20:	mov	w2, #0x1                   	// #1
  402d24:	ldr	w1, [sp, #680]
  402d28:	bl	401c70 <ferror@plt+0x410>
  402d2c:	str	w0, [sp, #680]
  402d30:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402d34:	add	x0, x0, #0x8c0
  402d38:	ldr	x0, [x0]
  402d3c:	bl	40240c <ferror@plt+0xbac>
  402d40:	cmp	w0, #0x0
  402d44:	b.eq	402d64 <ferror@plt+0x1504>  // b.none
  402d48:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402d4c:	add	x0, x0, #0x8c0
  402d50:	ldr	x0, [x0]
  402d54:	mov	w2, #0x1                   	// #1
  402d58:	ldr	w1, [sp, #676]
  402d5c:	bl	401c70 <ferror@plt+0x410>
  402d60:	str	w0, [sp, #676]
  402d64:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402d68:	add	x0, x0, #0x8e8
  402d6c:	ldr	x0, [x0]
  402d70:	bl	40240c <ferror@plt+0xbac>
  402d74:	cmp	w0, #0x0
  402d78:	b.eq	402d98 <ferror@plt+0x1538>  // b.none
  402d7c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402d80:	add	x0, x0, #0x8e8
  402d84:	ldr	x0, [x0]
  402d88:	mov	w2, #0x1                   	// #1
  402d8c:	ldr	w1, [sp, #672]
  402d90:	bl	401c70 <ferror@plt+0x410>
  402d94:	str	w0, [sp, #672]
  402d98:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402d9c:	add	x0, x0, #0x8d0
  402da0:	ldr	x0, [x0]
  402da4:	bl	40240c <ferror@plt+0xbac>
  402da8:	cmp	w0, #0x0
  402dac:	b.eq	402dcc <ferror@plt+0x156c>  // b.none
  402db0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402db4:	add	x0, x0, #0x8d0
  402db8:	ldr	x0, [x0]
  402dbc:	mov	w2, #0x1                   	// #1
  402dc0:	ldr	w1, [sp, #668]
  402dc4:	bl	401c70 <ferror@plt+0x410>
  402dc8:	str	w0, [sp, #668]
  402dcc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402dd0:	add	x0, x0, #0x850
  402dd4:	ldr	x1, [x0]
  402dd8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402ddc:	add	x0, x0, #0x860
  402de0:	str	x1, [x0]
  402de4:	b	402e34 <ferror@plt+0x15d4>
  402de8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402dec:	add	x0, x0, #0x860
  402df0:	ldr	x0, [x0]
  402df4:	mov	x3, x0
  402df8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402dfc:	add	x0, x0, #0x860
  402e00:	ldr	x0, [x0]
  402e04:	ldr	w0, [x0, #72]
  402e08:	mov	w2, #0x1                   	// #1
  402e0c:	mov	w1, w0
  402e10:	mov	x0, x3
  402e14:	bl	401c70 <ferror@plt+0x410>
  402e18:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402e1c:	add	x0, x0, #0x860
  402e20:	ldr	x0, [x0]
  402e24:	ldr	x1, [x0, #80]
  402e28:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402e2c:	add	x0, x0, #0x860
  402e30:	str	x1, [x0]
  402e34:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402e38:	add	x0, x0, #0x860
  402e3c:	ldr	x0, [x0]
  402e40:	cmp	x0, #0x0
  402e44:	b.ne	402de8 <ferror@plt+0x1588>  // b.any
  402e48:	ldrb	w0, [sp, #639]
  402e4c:	cmp	w0, #0x0
  402e50:	b.eq	402e80 <ferror@plt+0x1620>  // b.none
  402e54:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402e58:	add	x0, x0, #0xcd0
  402e5c:	bl	40240c <ferror@plt+0xbac>
  402e60:	cmp	w0, #0x0
  402e64:	b.eq	402e80 <ferror@plt+0x1620>  // b.none
  402e68:	mov	w2, #0x1                   	// #1
  402e6c:	ldr	w1, [sp, #664]
  402e70:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402e74:	add	x0, x0, #0xcd0
  402e78:	bl	401c70 <ferror@plt+0x410>
  402e7c:	str	w0, [sp, #664]
  402e80:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402e84:	add	x0, x0, #0x8c8
  402e88:	ldr	x0, [x0]
  402e8c:	bl	40240c <ferror@plt+0xbac>
  402e90:	cmp	w0, #0x0
  402e94:	b.eq	402eb4 <ferror@plt+0x1654>  // b.none
  402e98:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402e9c:	add	x0, x0, #0x8c8
  402ea0:	ldr	x0, [x0]
  402ea4:	mov	w2, #0x0                   	// #0
  402ea8:	mov	w1, #0x0                   	// #0
  402eac:	bl	401c70 <ferror@plt+0x410>
  402eb0:	b	402ebc <ferror@plt+0x165c>
  402eb4:	mov	w0, #0xa                   	// #10
  402eb8:	bl	401810 <putchar@plt>
  402ebc:	add	x0, sp, #0x148
  402ec0:	mov	x2, x0
  402ec4:	ldr	w1, [sp, #684]
  402ec8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402ecc:	add	x0, x0, #0xdf0
  402ed0:	bl	4017d0 <printf@plt>
  402ed4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402ed8:	add	x0, x0, #0x8f0
  402edc:	ldr	x0, [x0]
  402ee0:	bl	40240c <ferror@plt+0xbac>
  402ee4:	cmp	w0, #0x0
  402ee8:	b.eq	402f04 <ferror@plt+0x16a4>  // b.none
  402eec:	add	x0, sp, #0x218
  402ef0:	mov	x2, x0
  402ef4:	ldr	w1, [sp, #680]
  402ef8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402efc:	add	x0, x0, #0xdf8
  402f00:	bl	4017d0 <printf@plt>
  402f04:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402f08:	add	x0, x0, #0x8c0
  402f0c:	ldr	x0, [x0]
  402f10:	bl	40240c <ferror@plt+0xbac>
  402f14:	cmp	w0, #0x0
  402f18:	b.eq	402f34 <ferror@plt+0x16d4>  // b.none
  402f1c:	add	x0, sp, #0x118
  402f20:	mov	x2, x0
  402f24:	ldr	w1, [sp, #676]
  402f28:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402f2c:	add	x0, x0, #0xdf8
  402f30:	bl	4017d0 <printf@plt>
  402f34:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402f38:	add	x0, x0, #0x8e8
  402f3c:	ldr	x0, [x0]
  402f40:	bl	40240c <ferror@plt+0xbac>
  402f44:	cmp	w0, #0x0
  402f48:	b.eq	402f64 <ferror@plt+0x1704>  // b.none
  402f4c:	add	x0, sp, #0xc0
  402f50:	mov	x2, x0
  402f54:	ldr	w1, [sp, #672]
  402f58:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402f5c:	add	x0, x0, #0xdf8
  402f60:	bl	4017d0 <printf@plt>
  402f64:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402f68:	add	x0, x0, #0x8d0
  402f6c:	ldr	x0, [x0]
  402f70:	bl	40240c <ferror@plt+0xbac>
  402f74:	cmp	w0, #0x0
  402f78:	b.eq	402f94 <ferror@plt+0x1734>  // b.none
  402f7c:	add	x0, sp, #0x100
  402f80:	mov	x2, x0
  402f84:	ldr	w1, [sp, #668]
  402f88:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402f8c:	add	x0, x0, #0xdf8
  402f90:	bl	4017d0 <printf@plt>
  402f94:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402f98:	add	x0, x0, #0x850
  402f9c:	ldr	x1, [x0]
  402fa0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402fa4:	add	x0, x0, #0x860
  402fa8:	str	x1, [x0]
  402fac:	b	402ffc <ferror@plt+0x179c>
  402fb0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402fb4:	add	x0, x0, #0x860
  402fb8:	ldr	x0, [x0]
  402fbc:	ldr	w1, [x0, #72]
  402fc0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402fc4:	add	x0, x0, #0x860
  402fc8:	ldr	x0, [x0]
  402fcc:	add	x0, x0, #0x20
  402fd0:	mov	x2, x0
  402fd4:	adrp	x0, 405000 <ferror@plt+0x37a0>
  402fd8:	add	x0, x0, #0xdf8
  402fdc:	bl	4017d0 <printf@plt>
  402fe0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402fe4:	add	x0, x0, #0x860
  402fe8:	ldr	x0, [x0]
  402fec:	ldr	x1, [x0, #80]
  402ff0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  402ff4:	add	x0, x0, #0x860
  402ff8:	str	x1, [x0]
  402ffc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403000:	add	x0, x0, #0x860
  403004:	ldr	x0, [x0]
  403008:	cmp	x0, #0x0
  40300c:	b.ne	402fb0 <ferror@plt+0x1750>  // b.any
  403010:	ldrb	w0, [sp, #639]
  403014:	cmp	w0, #0x0
  403018:	b.eq	403048 <ferror@plt+0x17e8>  // b.none
  40301c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403020:	add	x0, x0, #0xcd0
  403024:	bl	40240c <ferror@plt+0xbac>
  403028:	cmp	w0, #0x0
  40302c:	b.eq	403048 <ferror@plt+0x17e8>  // b.none
  403030:	add	x0, sp, #0x40
  403034:	mov	x2, x0
  403038:	ldr	w1, [sp, #664]
  40303c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403040:	add	x0, x0, #0xdf8
  403044:	bl	4017d0 <printf@plt>
  403048:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40304c:	add	x0, x0, #0x8c8
  403050:	ldr	x0, [x0]
  403054:	bl	40240c <ferror@plt+0xbac>
  403058:	cmp	w0, #0x0
  40305c:	b.eq	4030d8 <ferror@plt+0x1878>  // b.none
  403060:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403064:	add	x0, x0, #0x848
  403068:	ldr	w0, [x0]
  40306c:	cmp	w0, #0x0
  403070:	b.eq	40308c <ferror@plt+0x182c>  // b.none
  403074:	add	x0, sp, #0x198
  403078:	mov	x1, x0
  40307c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403080:	add	x0, x0, #0xe00
  403084:	bl	4017d0 <printf@plt>
  403088:	b	4030d8 <ferror@plt+0x1878>
  40308c:	add	x0, sp, #0x198
  403090:	mov	w1, #0x2f                  	// #47
  403094:	bl	401670 <strrchr@plt>
  403098:	str	x0, [sp, #616]
  40309c:	ldr	x0, [sp, #616]
  4030a0:	cmp	x0, #0x0
  4030a4:	b.ne	4030c0 <ferror@plt+0x1860>  // b.any
  4030a8:	add	x0, sp, #0x198
  4030ac:	mov	x1, x0
  4030b0:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4030b4:	add	x0, x0, #0xe00
  4030b8:	bl	4017d0 <printf@plt>
  4030bc:	b	4030d8 <ferror@plt+0x1878>
  4030c0:	ldr	x0, [sp, #616]
  4030c4:	add	x0, x0, #0x1
  4030c8:	mov	x1, x0
  4030cc:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4030d0:	add	x0, x0, #0xe00
  4030d4:	bl	4017d0 <printf@plt>
  4030d8:	mov	w0, #0xa                   	// #10
  4030dc:	bl	401810 <putchar@plt>
  4030e0:	str	wzr, [sp, #656]
  4030e4:	ldr	x0, [sp, #640]
  4030e8:	cmp	x0, #0x0
  4030ec:	b.ne	402530 <ferror@plt+0xcd0>  // b.any
  4030f0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4030f4:	add	x0, x0, #0x83c
  4030f8:	ldr	w0, [x0]
  4030fc:	cmp	w0, #0x0
  403100:	b.ne	4033b0 <ferror@plt+0x1b50>  // b.any
  403104:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403108:	add	x0, x0, #0x850
  40310c:	ldr	x0, [x0]
  403110:	cmp	x0, #0x0
  403114:	b.eq	4033b0 <ferror@plt+0x1b50>  // b.none
  403118:	ldr	w0, [sp, #684]
  40311c:	add	w0, w0, #0x1
  403120:	str	w0, [sp, #652]
  403124:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403128:	add	x0, x0, #0x8f0
  40312c:	ldr	x0, [x0]
  403130:	bl	40240c <ferror@plt+0xbac>
  403134:	cmp	w0, #0x0
  403138:	b.eq	403150 <ferror@plt+0x18f0>  // b.none
  40313c:	ldr	w0, [sp, #680]
  403140:	add	w0, w0, #0x1
  403144:	ldr	w1, [sp, #652]
  403148:	add	w0, w1, w0
  40314c:	str	w0, [sp, #652]
  403150:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403154:	add	x0, x0, #0x8c0
  403158:	ldr	x0, [x0]
  40315c:	bl	40240c <ferror@plt+0xbac>
  403160:	cmp	w0, #0x0
  403164:	b.eq	40317c <ferror@plt+0x191c>  // b.none
  403168:	ldr	w0, [sp, #676]
  40316c:	add	w0, w0, #0x1
  403170:	ldr	w1, [sp, #652]
  403174:	add	w0, w1, w0
  403178:	str	w0, [sp, #652]
  40317c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403180:	add	x0, x0, #0x8e8
  403184:	ldr	x0, [x0]
  403188:	bl	40240c <ferror@plt+0xbac>
  40318c:	cmp	w0, #0x0
  403190:	b.eq	4031a8 <ferror@plt+0x1948>  // b.none
  403194:	ldr	w0, [sp, #672]
  403198:	add	w0, w0, #0x1
  40319c:	ldr	w1, [sp, #652]
  4031a0:	add	w0, w1, w0
  4031a4:	str	w0, [sp, #652]
  4031a8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4031ac:	add	x0, x0, #0x8d0
  4031b0:	ldr	x0, [x0]
  4031b4:	bl	40240c <ferror@plt+0xbac>
  4031b8:	cmp	w0, #0x0
  4031bc:	b.eq	4031d4 <ferror@plt+0x1974>  // b.none
  4031c0:	ldr	w0, [sp, #668]
  4031c4:	add	w0, w0, #0x1
  4031c8:	ldr	w1, [sp, #652]
  4031cc:	add	w0, w1, w0
  4031d0:	str	w0, [sp, #652]
  4031d4:	str	wzr, [sp, #648]
  4031d8:	b	403200 <ferror@plt+0x19a0>
  4031dc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4031e0:	add	x0, x0, #0x200
  4031e4:	ldr	x0, [x0]
  4031e8:	mov	x1, x0
  4031ec:	mov	w0, #0x20                  	// #32
  4031f0:	bl	401580 <putc@plt>
  4031f4:	ldr	w0, [sp, #648]
  4031f8:	add	w0, w0, #0x1
  4031fc:	str	w0, [sp, #648]
  403200:	ldr	w1, [sp, #648]
  403204:	ldr	w0, [sp, #652]
  403208:	cmp	w1, w0
  40320c:	b.lt	4031dc <ferror@plt+0x197c>  // b.tstop
  403210:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403214:	add	x0, x0, #0x850
  403218:	ldr	x1, [x0]
  40321c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403220:	add	x0, x0, #0x860
  403224:	str	x1, [x0]
  403228:	b	4032a8 <ferror@plt+0x1a48>
  40322c:	str	wzr, [sp, #648]
  403230:	b	403258 <ferror@plt+0x19f8>
  403234:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403238:	add	x0, x0, #0x200
  40323c:	ldr	x0, [x0]
  403240:	mov	x1, x0
  403244:	mov	w0, #0x3d                  	// #61
  403248:	bl	401580 <putc@plt>
  40324c:	ldr	w0, [sp, #648]
  403250:	add	w0, w0, #0x1
  403254:	str	w0, [sp, #648]
  403258:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40325c:	add	x0, x0, #0x860
  403260:	ldr	x0, [x0]
  403264:	ldr	w0, [x0, #72]
  403268:	ldr	w1, [sp, #648]
  40326c:	cmp	w1, w0
  403270:	b.lt	403234 <ferror@plt+0x19d4>  // b.tstop
  403274:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403278:	add	x0, x0, #0x200
  40327c:	ldr	x0, [x0]
  403280:	mov	x1, x0
  403284:	mov	w0, #0x20                  	// #32
  403288:	bl	401580 <putc@plt>
  40328c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403290:	add	x0, x0, #0x860
  403294:	ldr	x0, [x0]
  403298:	ldr	x1, [x0, #80]
  40329c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4032a0:	add	x0, x0, #0x860
  4032a4:	str	x1, [x0]
  4032a8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4032ac:	add	x0, x0, #0x860
  4032b0:	ldr	x0, [x0]
  4032b4:	cmp	x0, #0x0
  4032b8:	b.ne	40322c <ferror@plt+0x19cc>  // b.any
  4032bc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4032c0:	add	x0, x0, #0x200
  4032c4:	ldr	x0, [x0]
  4032c8:	mov	x1, x0
  4032cc:	mov	w0, #0xa                   	// #10
  4032d0:	bl	401580 <putc@plt>
  4032d4:	str	wzr, [sp, #648]
  4032d8:	b	403300 <ferror@plt+0x1aa0>
  4032dc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4032e0:	add	x0, x0, #0x200
  4032e4:	ldr	x0, [x0]
  4032e8:	mov	x1, x0
  4032ec:	mov	w0, #0x20                  	// #32
  4032f0:	bl	401580 <putc@plt>
  4032f4:	ldr	w0, [sp, #648]
  4032f8:	add	w0, w0, #0x1
  4032fc:	str	w0, [sp, #648]
  403300:	ldr	w1, [sp, #648]
  403304:	ldr	w0, [sp, #652]
  403308:	cmp	w1, w0
  40330c:	b.lt	4032dc <ferror@plt+0x1a7c>  // b.tstop
  403310:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403314:	add	x0, x0, #0x850
  403318:	ldr	x1, [x0]
  40331c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403320:	add	x0, x0, #0x860
  403324:	str	x1, [x0]
  403328:	b	403378 <ferror@plt+0x1b18>
  40332c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403330:	add	x0, x0, #0x860
  403334:	ldr	x0, [x0]
  403338:	ldr	w1, [x0, #72]
  40333c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403340:	add	x0, x0, #0x860
  403344:	ldr	x0, [x0]
  403348:	ldr	x0, [x0, #64]
  40334c:	mov	x2, x0
  403350:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403354:	add	x0, x0, #0xe08
  403358:	bl	4017d0 <printf@plt>
  40335c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403360:	add	x0, x0, #0x860
  403364:	ldr	x0, [x0]
  403368:	ldr	x1, [x0, #80]
  40336c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403370:	add	x0, x0, #0x860
  403374:	str	x1, [x0]
  403378:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40337c:	add	x0, x0, #0x860
  403380:	ldr	x0, [x0]
  403384:	cmp	x0, #0x0
  403388:	b.ne	40332c <ferror@plt+0x1acc>  // b.any
  40338c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403390:	add	x0, x0, #0x200
  403394:	ldr	x0, [x0]
  403398:	mov	x3, x0
  40339c:	mov	x2, #0x4                   	// #4
  4033a0:	mov	x1, #0x1                   	// #1
  4033a4:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4033a8:	add	x0, x0, #0xe10
  4033ac:	bl	401760 <fwrite@plt>
  4033b0:	nop
  4033b4:	ldp	x29, x30, [sp, #16]
  4033b8:	add	sp, sp, #0x2b0
  4033bc:	ret
  4033c0:	sub	sp, sp, #0x180
  4033c4:	stp	x29, x30, [sp, #64]
  4033c8:	add	x29, sp, #0x40
  4033cc:	str	x0, [sp, #88]
  4033d0:	str	xzr, [sp, #368]
  4033d4:	str	xzr, [sp, #360]
  4033d8:	str	xzr, [sp, #352]
  4033dc:	str	xzr, [sp, #200]
  4033e0:	str	xzr, [sp, #344]
  4033e4:	str	xzr, [sp, #192]
  4033e8:	stp	xzr, xzr, [sp, #160]
  4033ec:	stp	xzr, xzr, [sp, #176]
  4033f0:	str	xzr, [sp, #336]
  4033f4:	str	xzr, [sp, #328]
  4033f8:	str	xzr, [sp, #320]
  4033fc:	str	xzr, [sp, #312]
  403400:	str	xzr, [sp, #304]
  403404:	str	xzr, [sp, #296]
  403408:	str	xzr, [sp, #288]
  40340c:	str	wzr, [sp, #284]
  403410:	str	wzr, [sp, #280]
  403414:	str	wzr, [sp, #276]
  403418:	str	wzr, [sp, #272]
  40341c:	str	wzr, [sp, #268]
  403420:	mov	w0, #0xfffff               	// #1048575
  403424:	str	w0, [sp, #156]
  403428:	add	x0, sp, #0x9c
  40342c:	mov	w4, #0x3                   	// #3
  403430:	mov	x3, x0
  403434:	mov	w2, #0x200                 	// #512
  403438:	ldr	x1, [sp, #88]
  40343c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403440:	add	x0, x0, #0x620
  403444:	bl	401770 <escape_command@plt>
  403448:	ldr	x0, [sp, #88]
  40344c:	ldr	w1, [x0, #868]
  403450:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403454:	add	x2, x0, #0x620
  403458:	adrp	x0, 405000 <ferror@plt+0x37a0>
  40345c:	add	x0, x0, #0xe18
  403460:	bl	4017d0 <printf@plt>
  403464:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403468:	add	x0, x0, #0x840
  40346c:	ldr	w0, [x0]
  403470:	cmp	w0, #0x0
  403474:	b.ne	4034a0 <ferror@plt+0x1c40>  // b.any
  403478:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40347c:	add	x0, x0, #0x844
  403480:	ldr	w0, [x0]
  403484:	cmp	w0, #0x0
  403488:	b.ne	4034a0 <ferror@plt+0x1c40>  // b.any
  40348c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403490:	add	x0, x0, #0x828
  403494:	ldr	w0, [x0]
  403498:	cmp	w0, #0x0
  40349c:	b.eq	4034f0 <ferror@plt+0x1c90>  // b.none
  4034a0:	ldr	x0, [sp, #88]
  4034a4:	ldr	w0, [x0, #868]
  4034a8:	add	x4, sp, #0xd0
  4034ac:	mov	w3, w0
  4034b0:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4034b4:	add	x2, x0, #0xe28
  4034b8:	mov	x1, #0x20                  	// #32
  4034bc:	mov	x0, x4
  4034c0:	bl	4015c0 <snprintf@plt>
  4034c4:	add	x2, sp, #0xd0
  4034c8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4034cc:	add	x1, x0, #0xbb8
  4034d0:	mov	x0, x2
  4034d4:	bl	4015e0 <fopen@plt>
  4034d8:	str	x0, [sp, #376]
  4034dc:	ldr	x0, [sp, #376]
  4034e0:	cmp	x0, #0x0
  4034e4:	b.ne	403540 <ferror@plt+0x1ce0>  // b.any
  4034e8:	mov	w0, #0x1                   	// #1
  4034ec:	b	403e4c <ferror@plt+0x25ec>
  4034f0:	ldr	x0, [sp, #88]
  4034f4:	ldr	w0, [x0, #868]
  4034f8:	add	x4, sp, #0xd0
  4034fc:	mov	w3, w0
  403500:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403504:	add	x2, x0, #0xe38
  403508:	mov	x1, #0x20                  	// #32
  40350c:	mov	x0, x4
  403510:	bl	4015c0 <snprintf@plt>
  403514:	add	x2, sp, #0xd0
  403518:	adrp	x0, 405000 <ferror@plt+0x37a0>
  40351c:	add	x1, x0, #0xbb8
  403520:	mov	x0, x2
  403524:	bl	4015e0 <fopen@plt>
  403528:	str	x0, [sp, #376]
  40352c:	ldr	x0, [sp, #376]
  403530:	cmp	x0, #0x0
  403534:	b.ne	403540 <ferror@plt+0x1ce0>  // b.any
  403538:	mov	w0, #0x1                   	// #1
  40353c:	b	403e4c <ferror@plt+0x25ec>
  403540:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403544:	add	x0, x0, #0x844
  403548:	ldr	w0, [x0]
  40354c:	cmp	w0, #0x0
  403550:	b.ne	403568 <ferror@plt+0x1d08>  // b.any
  403554:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403558:	add	x0, x0, #0x828
  40355c:	ldr	w0, [x0]
  403560:	cmp	w0, #0x0
  403564:	b.eq	403580 <ferror@plt+0x1d20>  // b.none
  403568:	ldr	x0, [sp, #376]
  40356c:	bl	4024e0 <ferror@plt+0xc80>
  403570:	ldr	x0, [sp, #376]
  403574:	bl	4015d0 <fclose@plt>
  403578:	mov	w0, #0x0                   	// #0
  40357c:	b	403e4c <ferror@plt+0x25ec>
  403580:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403584:	add	x0, x0, #0x840
  403588:	ldr	w0, [x0]
  40358c:	cmp	w0, #0x0
  403590:	b.eq	403674 <ferror@plt+0x1e14>  // b.none
  403594:	mov	w0, #0x10                  	// #16
  403598:	str	w0, [sp, #284]
  40359c:	mov	w0, #0x7                   	// #7
  4035a0:	str	w0, [sp, #272]
  4035a4:	ldr	w0, [sp, #272]
  4035a8:	str	w0, [sp, #276]
  4035ac:	ldr	w0, [sp, #276]
  4035b0:	str	w0, [sp, #280]
  4035b4:	mov	w0, #0x5                   	// #5
  4035b8:	str	w0, [sp, #268]
  4035bc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4035c0:	add	x0, x0, #0x83c
  4035c4:	ldr	w0, [x0]
  4035c8:	cmp	w0, #0x0
  4035cc:	b.ne	403674 <ferror@plt+0x1e14>  // b.any
  4035d0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4035d4:	add	x0, x0, #0x8f8
  4035d8:	ldr	x0, [x0]
  4035dc:	mov	w2, #0x0                   	// #0
  4035e0:	ldr	w1, [sp, #284]
  4035e4:	bl	401c70 <ferror@plt+0x410>
  4035e8:	str	w0, [sp, #284]
  4035ec:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4035f0:	add	x0, x0, #0x900
  4035f4:	ldr	x0, [x0]
  4035f8:	mov	w2, #0x1                   	// #1
  4035fc:	ldr	w1, [sp, #280]
  403600:	bl	401c70 <ferror@plt+0x410>
  403604:	str	w0, [sp, #280]
  403608:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40360c:	add	x0, x0, #0x8b8
  403610:	ldr	x0, [x0]
  403614:	mov	w2, #0x1                   	// #1
  403618:	ldr	w1, [sp, #276]
  40361c:	bl	401c70 <ferror@plt+0x410>
  403620:	str	w0, [sp, #276]
  403624:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403628:	add	x0, x0, #0x8d8
  40362c:	ldr	x0, [x0]
  403630:	mov	w2, #0x1                   	// #1
  403634:	ldr	w1, [sp, #272]
  403638:	bl	401c70 <ferror@plt+0x410>
  40363c:	str	w0, [sp, #272]
  403640:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403644:	add	x0, x0, #0x8e0
  403648:	ldr	x0, [x0]
  40364c:	mov	w2, #0x0                   	// #0
  403650:	ldr	w1, [sp, #268]
  403654:	bl	401c70 <ferror@plt+0x410>
  403658:	str	w0, [sp, #268]
  40365c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403660:	add	x0, x0, #0x8c8
  403664:	ldr	x0, [x0]
  403668:	mov	w2, #0x0                   	// #0
  40366c:	mov	w1, #0x0                   	// #0
  403670:	bl	401c70 <ferror@plt+0x410>
  403674:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403678:	add	x0, x0, #0x830
  40367c:	ldr	w0, [x0]
  403680:	cmp	w0, #0x0
  403684:	b.eq	403c84 <ferror@plt+0x2424>  // b.none
  403688:	mov	w0, #0x10                  	// #16
  40368c:	str	w0, [sp, #284]
  403690:	mov	w0, #0x7                   	// #7
  403694:	str	w0, [sp, #280]
  403698:	mov	w0, #0x5                   	// #5
  40369c:	str	w0, [sp, #276]
  4036a0:	mov	w0, #0x10                  	// #16
  4036a4:	str	w0, [sp, #272]
  4036a8:	mov	w0, #0x9                   	// #9
  4036ac:	str	w0, [sp, #268]
  4036b0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4036b4:	add	x0, x0, #0x83c
  4036b8:	ldr	w0, [x0]
  4036bc:	cmp	w0, #0x0
  4036c0:	b.ne	403c84 <ferror@plt+0x2424>  // b.any
  4036c4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4036c8:	add	x0, x0, #0x8f8
  4036cc:	ldr	x0, [x0]
  4036d0:	mov	w2, #0x0                   	// #0
  4036d4:	ldr	w1, [sp, #284]
  4036d8:	bl	401c70 <ferror@plt+0x410>
  4036dc:	str	w0, [sp, #284]
  4036e0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4036e4:	add	x0, x0, #0x900
  4036e8:	ldr	x0, [x0]
  4036ec:	mov	w2, #0x1                   	// #1
  4036f0:	ldr	w1, [sp, #280]
  4036f4:	bl	401c70 <ferror@plt+0x410>
  4036f8:	str	w0, [sp, #280]
  4036fc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403700:	add	x0, x0, #0x8e0
  403704:	ldr	x0, [x0]
  403708:	mov	w2, #0x0                   	// #0
  40370c:	ldr	w1, [sp, #276]
  403710:	bl	401c70 <ferror@plt+0x410>
  403714:	str	w0, [sp, #276]
  403718:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40371c:	add	x0, x0, #0x8c0
  403720:	ldr	x0, [x0]
  403724:	mov	w2, #0x0                   	// #0
  403728:	ldr	w1, [sp, #272]
  40372c:	bl	401c70 <ferror@plt+0x410>
  403730:	str	w0, [sp, #272]
  403734:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403738:	add	x0, x0, #0x8e8
  40373c:	ldr	x0, [x0]
  403740:	mov	w2, #0x0                   	// #0
  403744:	ldr	w1, [sp, #268]
  403748:	bl	401c70 <ferror@plt+0x410>
  40374c:	str	w0, [sp, #268]
  403750:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403754:	add	x0, x0, #0x8c8
  403758:	ldr	x0, [x0]
  40375c:	mov	w2, #0x0                   	// #0
  403760:	mov	w1, #0x0                   	// #0
  403764:	bl	401c70 <ferror@plt+0x410>
  403768:	b	403c84 <ferror@plt+0x2424>
  40376c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403770:	add	x0, x0, #0x220
  403774:	ldrb	w0, [x0]
  403778:	cmp	w0, #0x40
  40377c:	b.ls	40391c <ferror@plt+0x20bc>  // b.plast
  403780:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403784:	add	x0, x0, #0x220
  403788:	ldrb	w0, [x0]
  40378c:	cmp	w0, #0x5a
  403790:	b.hi	40391c <ferror@plt+0x20bc>  // b.pmore
  403794:	add	x1, sp, #0x78
  403798:	add	x0, sp, #0x60
  40379c:	mov	x3, x1
  4037a0:	mov	x2, x0
  4037a4:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4037a8:	add	x1, x0, #0xe48
  4037ac:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4037b0:	add	x0, x0, #0x220
  4037b4:	bl	4017c0 <__isoc99_sscanf@plt>
  4037b8:	cmp	w0, #0x2
  4037bc:	b.ne	403c70 <ferror@plt+0x2410>  // b.any
  4037c0:	add	x0, sp, #0x60
  4037c4:	mov	x1, x0
  4037c8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4037cc:	add	x0, x0, #0xe58
  4037d0:	bl	4016e0 <strcmp@plt>
  4037d4:	cmp	w0, #0x0
  4037d8:	b.ne	4037f8 <ferror@plt+0x1f98>  // b.any
  4037dc:	ldr	x0, [sp, #120]
  4037e0:	str	x0, [sp, #328]
  4037e4:	ldr	x0, [sp, #120]
  4037e8:	ldr	x1, [sp, #304]
  4037ec:	add	x0, x1, x0
  4037f0:	str	x0, [sp, #304]
  4037f4:	b	403c84 <ferror@plt+0x2424>
  4037f8:	add	x0, sp, #0x60
  4037fc:	mov	x1, x0
  403800:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403804:	add	x0, x0, #0xc90
  403808:	bl	4016e0 <strcmp@plt>
  40380c:	cmp	w0, #0x0
  403810:	b.ne	403830 <ferror@plt+0x1fd0>  // b.any
  403814:	ldr	x0, [sp, #120]
  403818:	str	x0, [sp, #312]
  40381c:	ldr	x0, [sp, #120]
  403820:	ldr	x1, [sp, #288]
  403824:	add	x0, x1, x0
  403828:	str	x0, [sp, #288]
  40382c:	b	403c84 <ferror@plt+0x2424>
  403830:	add	x0, sp, #0x60
  403834:	mov	x1, x0
  403838:	adrp	x0, 405000 <ferror@plt+0x37a0>
  40383c:	add	x0, x0, #0xca0
  403840:	bl	4016e0 <strcmp@plt>
  403844:	cmp	w0, #0x0
  403848:	b.ne	403868 <ferror@plt+0x2008>  // b.any
  40384c:	ldr	x0, [sp, #120]
  403850:	str	x0, [sp, #320]
  403854:	ldr	x0, [sp, #120]
  403858:	ldr	x1, [sp, #296]
  40385c:	add	x0, x1, x0
  403860:	str	x0, [sp, #296]
  403864:	b	403c84 <ferror@plt+0x2424>
  403868:	add	x0, sp, #0x60
  40386c:	mov	x1, x0
  403870:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403874:	add	x0, x0, #0xe60
  403878:	bl	4016e0 <strcmp@plt>
  40387c:	cmp	w0, #0x0
  403880:	b.ne	403c70 <ferror@plt+0x2410>  // b.any
  403884:	ldr	x0, [sp, #336]
  403888:	cmp	x0, #0x0
  40388c:	b.eq	4038e8 <ferror@plt+0x2088>  // b.none
  403890:	ldr	x2, [sp, #200]
  403894:	ldr	x0, [sp, #344]
  403898:	lsr	x3, x0, #10
  40389c:	ldr	x1, [sp, #320]
  4038a0:	ldr	x0, [sp, #312]
  4038a4:	add	x0, x1, x0
  4038a8:	ldr	x1, [sp, #336]
  4038ac:	str	x1, [sp, #24]
  4038b0:	add	x1, sp, #0xa0
  4038b4:	str	x1, [sp, #16]
  4038b8:	ldr	w1, [sp, #268]
  4038bc:	str	w1, [sp, #8]
  4038c0:	str	x0, [sp]
  4038c4:	ldr	w7, [sp, #272]
  4038c8:	ldr	x6, [sp, #328]
  4038cc:	ldr	w5, [sp, #276]
  4038d0:	mov	x4, x3
  4038d4:	ldr	w3, [sp, #280]
  4038d8:	ldr	w1, [sp, #284]
  4038dc:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4038e0:	add	x0, x0, #0xe68
  4038e4:	bl	4017d0 <printf@plt>
  4038e8:	str	xzr, [sp, #320]
  4038ec:	ldr	x0, [sp, #320]
  4038f0:	str	x0, [sp, #312]
  4038f4:	ldr	x0, [sp, #312]
  4038f8:	str	x0, [sp, #328]
  4038fc:	str	xzr, [sp, #192]
  403900:	ldr	x0, [sp, #192]
  403904:	str	x0, [sp, #344]
  403908:	ldr	x0, [sp, #344]
  40390c:	str	x0, [sp, #200]
  403910:	strb	wzr, [sp, #160]
  403914:	str	xzr, [sp, #336]
  403918:	b	403c84 <ferror@plt+0x2424>
  40391c:	add	x6, sp, #0x80
  403920:	add	x5, sp, #0x84
  403924:	add	x4, sp, #0x90
  403928:	add	x3, sp, #0xa0
  40392c:	add	x2, sp, #0xc0
  403930:	add	x1, sp, #0xc8
  403934:	add	x0, sp, #0x88
  403938:	str	x0, [sp]
  40393c:	mov	x7, x6
  403940:	mov	x6, x5
  403944:	mov	x5, x4
  403948:	mov	x4, x3
  40394c:	mov	x3, x2
  403950:	mov	x2, x1
  403954:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403958:	add	x1, x0, #0xbd0
  40395c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403960:	add	x0, x0, #0x220
  403964:	bl	4017c0 <__isoc99_sscanf@plt>
  403968:	cmp	w0, #0x7
  40396c:	b.ne	403c78 <ferror@plt+0x2418>  // b.any
  403970:	ldr	x0, [sp, #192]
  403974:	sub	x1, x0, #0x1
  403978:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40397c:	add	x0, x0, #0x820
  403980:	ldr	x0, [x0]
  403984:	cmp	x1, x0
  403988:	b.cc	403c80 <ferror@plt+0x2420>  // b.lo, b.ul, b.last
  40398c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403990:	add	x0, x0, #0x1d0
  403994:	ldr	x1, [x0]
  403998:	ldr	x0, [sp, #200]
  40399c:	cmp	x1, x0
  4039a0:	b.cc	403ca4 <ferror@plt+0x2444>  // b.lo, b.ul, b.last
  4039a4:	mov	w1, #0xa                   	// #10
  4039a8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4039ac:	add	x0, x0, #0x220
  4039b0:	bl	401750 <strchr@plt>
  4039b4:	str	x0, [sp, #256]
  4039b8:	ldr	x0, [sp, #256]
  4039bc:	cmp	x0, #0x0
  4039c0:	b.eq	4039cc <ferror@plt+0x216c>  // b.none
  4039c4:	ldr	x0, [sp, #256]
  4039c8:	strb	wzr, [x0]
  4039cc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4039d0:	add	x0, x0, #0x220
  4039d4:	str	x0, [sp, #256]
  4039d8:	b	403a20 <ferror@plt+0x21c0>
  4039dc:	bl	4016f0 <__ctype_b_loc@plt>
  4039e0:	ldr	x1, [x0]
  4039e4:	ldr	x0, [sp, #256]
  4039e8:	ldrb	w0, [x0]
  4039ec:	and	x0, x0, #0xff
  4039f0:	lsl	x0, x0, #1
  4039f4:	add	x0, x1, x0
  4039f8:	ldrh	w0, [x0]
  4039fc:	and	w0, w0, #0x4000
  403a00:	cmp	w0, #0x0
  403a04:	b.ne	403a14 <ferror@plt+0x21b4>  // b.any
  403a08:	ldr	x0, [sp, #256]
  403a0c:	mov	w1, #0x3f                  	// #63
  403a10:	strb	w1, [x0]
  403a14:	ldr	x0, [sp, #256]
  403a18:	add	x0, x0, #0x1
  403a1c:	str	x0, [sp, #256]
  403a20:	ldr	x0, [sp, #256]
  403a24:	ldrb	w0, [x0]
  403a28:	cmp	w0, #0x0
  403a2c:	b.ne	4039dc <ferror@plt+0x217c>  // b.any
  403a30:	ldr	x1, [sp, #192]
  403a34:	ldr	x0, [sp, #200]
  403a38:	sub	x0, x1, x0
  403a3c:	str	x0, [sp, #344]
  403a40:	ldrb	w0, [sp, #163]
  403a44:	cmp	w0, #0x73
  403a48:	b.ne	403a5c <ferror@plt+0x21fc>  // b.any
  403a4c:	ldr	x1, [sp, #368]
  403a50:	ldr	x0, [sp, #344]
  403a54:	add	x0, x1, x0
  403a58:	str	x0, [sp, #368]
  403a5c:	ldrb	w0, [sp, #163]
  403a60:	cmp	w0, #0x70
  403a64:	b.ne	403aa0 <ferror@plt+0x2240>  // b.any
  403a68:	mov	w0, #0x2d                  	// #45
  403a6c:	strb	w0, [sp, #163]
  403a70:	ldrb	w0, [sp, #161]
  403a74:	cmp	w0, #0x77
  403a78:	b.ne	403a90 <ferror@plt+0x2230>  // b.any
  403a7c:	ldr	x1, [sp, #352]
  403a80:	ldr	x0, [sp, #344]
  403a84:	add	x0, x1, x0
  403a88:	str	x0, [sp, #352]
  403a8c:	b	403aa0 <ferror@plt+0x2240>
  403a90:	ldr	x1, [sp, #360]
  403a94:	ldr	x0, [sp, #344]
  403a98:	add	x0, x1, x0
  403a9c:	str	x0, [sp, #360]
  403aa0:	mov	w0, #0x2d                  	// #45
  403aa4:	strb	w0, [sp, #164]
  403aa8:	strb	wzr, [sp, #165]
  403aac:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403ab0:	add	x0, x0, #0x840
  403ab4:	ldr	w0, [x0]
  403ab8:	cmp	w0, #0x0
  403abc:	b.eq	403b08 <ferror@plt+0x22a8>  // b.none
  403ac0:	ldr	x1, [sp, #200]
  403ac4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403ac8:	add	x0, x0, #0x848
  403acc:	ldr	w0, [x0]
  403ad0:	mov	w4, w0
  403ad4:	ldr	w0, [sp, #132]
  403ad8:	ldr	w2, [sp, #128]
  403adc:	ldr	x3, [sp, #136]
  403ae0:	mov	x7, x3
  403ae4:	mov	w6, w2
  403ae8:	mov	w5, w0
  403aec:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403af0:	add	x3, x0, #0x220
  403af4:	ldr	x2, [sp, #344]
  403af8:	ldr	x0, [sp, #88]
  403afc:	bl	4021ac <ferror@plt+0x94c>
  403b00:	str	x0, [sp, #336]
  403b04:	b	403c84 <ferror@plt+0x2424>
  403b08:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403b0c:	add	x0, x0, #0x830
  403b10:	ldr	w0, [x0]
  403b14:	cmp	w0, #0x0
  403b18:	b.eq	403bd8 <ferror@plt+0x2378>  // b.none
  403b1c:	ldr	x1, [sp, #200]
  403b20:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403b24:	add	x0, x0, #0x848
  403b28:	ldr	w0, [x0]
  403b2c:	mov	w4, w0
  403b30:	ldr	w0, [sp, #132]
  403b34:	ldr	w2, [sp, #128]
  403b38:	ldr	x3, [sp, #136]
  403b3c:	mov	x7, x3
  403b40:	mov	w6, w2
  403b44:	mov	w5, w0
  403b48:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403b4c:	add	x3, x0, #0x220
  403b50:	ldr	x2, [sp, #344]
  403b54:	ldr	x0, [sp, #88]
  403b58:	bl	4021ac <ferror@plt+0x94c>
  403b5c:	str	x0, [sp, #248]
  403b60:	ldr	x8, [sp, #200]
  403b64:	ldr	x0, [sp, #344]
  403b68:	lsr	x9, x0, #10
  403b6c:	ldr	x0, [sp, #144]
  403b70:	ldr	w1, [sp, #268]
  403b74:	sub	w1, w1, #0x9
  403b78:	ldr	w2, [sp, #268]
  403b7c:	sub	w2, w2, #0x9
  403b80:	ldr	w3, [sp, #132]
  403b84:	ldr	w4, [sp, #128]
  403b88:	add	x6, sp, #0xa0
  403b8c:	ldr	x5, [sp, #248]
  403b90:	str	x5, [sp, #48]
  403b94:	str	w4, [sp, #40]
  403b98:	str	w3, [sp, #32]
  403b9c:	adrp	x3, 405000 <ferror@plt+0x37a0>
  403ba0:	add	x3, x3, #0xeb8
  403ba4:	str	x3, [sp, #24]
  403ba8:	str	w2, [sp, #16]
  403bac:	str	w1, [sp, #8]
  403bb0:	str	x0, [sp]
  403bb4:	ldr	w7, [sp, #272]
  403bb8:	ldr	w5, [sp, #276]
  403bbc:	mov	x4, x9
  403bc0:	ldr	w3, [sp, #280]
  403bc4:	mov	x2, x8
  403bc8:	ldr	w1, [sp, #284]
  403bcc:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403bd0:	add	x0, x0, #0xe88
  403bd4:	bl	4017d0 <printf@plt>
  403bd8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403bdc:	add	x0, x0, #0x840
  403be0:	ldr	w0, [x0]
  403be4:	cmp	w0, #0x0
  403be8:	b.ne	403c84 <ferror@plt+0x2424>  // b.any
  403bec:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403bf0:	add	x0, x0, #0x830
  403bf4:	ldr	w0, [x0]
  403bf8:	cmp	w0, #0x0
  403bfc:	b.ne	403c84 <ferror@plt+0x2424>  // b.any
  403c00:	ldr	x1, [sp, #200]
  403c04:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403c08:	add	x0, x0, #0x848
  403c0c:	ldr	w0, [x0]
  403c10:	mov	w4, w0
  403c14:	ldr	w0, [sp, #132]
  403c18:	ldr	w2, [sp, #128]
  403c1c:	ldr	x3, [sp, #136]
  403c20:	mov	x7, x3
  403c24:	mov	w6, w2
  403c28:	mov	w5, w0
  403c2c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403c30:	add	x3, x0, #0x220
  403c34:	ldr	x2, [sp, #344]
  403c38:	ldr	x0, [sp, #88]
  403c3c:	bl	4021ac <ferror@plt+0x94c>
  403c40:	str	x0, [sp, #240]
  403c44:	ldr	x1, [sp, #200]
  403c48:	ldr	x0, [sp, #344]
  403c4c:	lsr	x0, x0, #10
  403c50:	add	x2, sp, #0xa0
  403c54:	ldr	x4, [sp, #240]
  403c58:	mov	x3, x2
  403c5c:	mov	x2, x0
  403c60:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403c64:	add	x0, x0, #0xec0
  403c68:	bl	4017d0 <printf@plt>
  403c6c:	b	403c84 <ferror@plt+0x2424>
  403c70:	nop
  403c74:	b	403c84 <ferror@plt+0x2424>
  403c78:	nop
  403c7c:	b	403c84 <ferror@plt+0x2424>
  403c80:	nop
  403c84:	ldr	x2, [sp, #376]
  403c88:	mov	w1, #0x400                 	// #1024
  403c8c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403c90:	add	x0, x0, #0x220
  403c94:	bl	401840 <fgets@plt>
  403c98:	cmp	x0, #0x0
  403c9c:	b.ne	40376c <ferror@plt+0x1f0c>  // b.any
  403ca0:	b	403ca8 <ferror@plt+0x2448>
  403ca4:	nop
  403ca8:	ldr	x0, [sp, #376]
  403cac:	bl	4015d0 <fclose@plt>
  403cb0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403cb4:	add	x0, x0, #0x83c
  403cb8:	ldr	w0, [x0]
  403cbc:	cmp	w0, #0x0
  403cc0:	b.ne	403e48 <ferror@plt+0x25e8>  // b.any
  403cc4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403cc8:	add	x0, x0, #0x840
  403ccc:	ldr	w0, [x0]
  403cd0:	cmp	w0, #0x0
  403cd4:	b.eq	403d94 <ferror@plt+0x2534>  // b.none
  403cd8:	mov	w2, #0x0                   	// #0
  403cdc:	ldr	w1, [sp, #284]
  403ce0:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403ce4:	add	x0, x0, #0xed8
  403ce8:	bl	401c70 <ferror@plt+0x410>
  403cec:	mov	w2, #0x1                   	// #1
  403cf0:	ldr	w1, [sp, #280]
  403cf4:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403cf8:	add	x0, x0, #0xef0
  403cfc:	bl	401c70 <ferror@plt+0x410>
  403d00:	mov	w2, #0x1                   	// #1
  403d04:	ldr	w1, [sp, #276]
  403d08:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403d0c:	add	x0, x0, #0xef0
  403d10:	bl	401c70 <ferror@plt+0x410>
  403d14:	mov	w2, #0x1                   	// #1
  403d18:	ldr	w1, [sp, #272]
  403d1c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403d20:	add	x0, x0, #0xef0
  403d24:	bl	401c70 <ferror@plt+0x410>
  403d28:	mov	w0, #0xa                   	// #10
  403d2c:	bl	401810 <putchar@plt>
  403d30:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403d34:	add	x0, x0, #0xef8
  403d38:	bl	401820 <gettext@plt>
  403d3c:	mov	x2, x0
  403d40:	ldr	w1, [sp, #284]
  403d44:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403d48:	add	x0, x0, #0xf08
  403d4c:	bl	4017d0 <printf@plt>
  403d50:	ldr	x1, [sp, #368]
  403d54:	ldr	x0, [sp, #352]
  403d58:	add	x1, x1, x0
  403d5c:	ldr	x0, [sp, #360]
  403d60:	add	x0, x1, x0
  403d64:	lsr	x2, x0, #10
  403d68:	ldr	x1, [sp, #288]
  403d6c:	ldr	x0, [sp, #296]
  403d70:	add	x0, x1, x0
  403d74:	mov	x6, x0
  403d78:	ldr	w5, [sp, #272]
  403d7c:	ldr	x4, [sp, #304]
  403d80:	ldr	w3, [sp, #276]
  403d84:	ldr	w1, [sp, #280]
  403d88:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403d8c:	add	x0, x0, #0xf10
  403d90:	bl	4017d0 <printf@plt>
  403d94:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403d98:	add	x0, x0, #0x830
  403d9c:	ldr	w0, [x0]
  403da0:	cmp	w0, #0x0
  403da4:	b.eq	403dec <ferror@plt+0x258c>  // b.none
  403da8:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403dac:	add	x0, x0, #0xf28
  403db0:	bl	401820 <gettext@plt>
  403db4:	mov	x4, x0
  403db8:	ldr	x1, [sp, #368]
  403dbc:	ldr	x0, [sp, #352]
  403dc0:	add	x1, x1, x0
  403dc4:	ldr	x0, [sp, #360]
  403dc8:	add	x0, x1, x0
  403dcc:	lsr	x1, x0, #10
  403dd0:	ldr	x0, [sp, #352]
  403dd4:	lsr	x2, x0, #10
  403dd8:	ldr	x0, [sp, #368]
  403ddc:	lsr	x0, x0, #10
  403de0:	mov	x3, x0
  403de4:	mov	x0, x4
  403de8:	bl	4017d0 <printf@plt>
  403dec:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403df0:	add	x0, x0, #0x840
  403df4:	ldr	w0, [x0]
  403df8:	cmp	w0, #0x0
  403dfc:	b.ne	403e48 <ferror@plt+0x25e8>  // b.any
  403e00:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403e04:	add	x0, x0, #0x830
  403e08:	ldr	w0, [x0]
  403e0c:	cmp	w0, #0x0
  403e10:	b.ne	403e48 <ferror@plt+0x25e8>  // b.any
  403e14:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403e18:	add	x0, x0, #0xf68
  403e1c:	bl	401820 <gettext@plt>
  403e20:	mov	x2, x0
  403e24:	ldr	x1, [sp, #368]
  403e28:	ldr	x0, [sp, #352]
  403e2c:	add	x1, x1, x0
  403e30:	ldr	x0, [sp, #360]
  403e34:	add	x0, x1, x0
  403e38:	lsr	x0, x0, #10
  403e3c:	mov	x1, x0
  403e40:	mov	x0, x2
  403e44:	bl	4017d0 <printf@plt>
  403e48:	mov	w0, #0x0                   	// #0
  403e4c:	ldp	x29, x30, [sp, #64]
  403e50:	add	sp, sp, #0x180
  403e54:	ret
  403e58:	stp	x29, x30, [sp, #-80]!
  403e5c:	mov	x29, sp
  403e60:	str	x0, [sp, #24]
  403e64:	ldr	x0, [sp, #24]
  403e68:	bl	401aa4 <ferror@plt+0x244>
  403e6c:	str	x0, [sp, #72]
  403e70:	ldr	x0, [sp, #72]
  403e74:	cmp	x0, #0x0
  403e78:	b.eq	403f48 <ferror@plt+0x26e8>  // b.none
  403e7c:	ldr	x0, [sp, #72]
  403e80:	str	x0, [sp, #48]
  403e84:	ldr	x0, [sp, #48]
  403e88:	mov	w1, #0x2c                  	// #44
  403e8c:	bl	401750 <strchr@plt>
  403e90:	str	x0, [sp, #40]
  403e94:	ldr	x0, [sp, #40]
  403e98:	cmp	x0, #0x0
  403e9c:	b.eq	403eb4 <ferror@plt+0x2654>  // b.none
  403ea0:	ldr	x0, [sp, #40]
  403ea4:	add	x1, x0, #0x1
  403ea8:	str	x1, [sp, #40]
  403eac:	strb	wzr, [x0]
  403eb0:	b	403ebc <ferror@plt+0x265c>
  403eb4:	ldr	x0, [sp, #48]
  403eb8:	str	x0, [sp, #40]
  403ebc:	ldr	x0, [sp, #48]
  403ec0:	ldrb	w0, [x0]
  403ec4:	cmp	w0, #0x0
  403ec8:	b.eq	403eec <ferror@plt+0x268c>  // b.none
  403ecc:	ldr	x0, [sp, #48]
  403ed0:	add	x1, sp, #0x30
  403ed4:	mov	w2, #0x10                  	// #16
  403ed8:	bl	401510 <strtoul@plt>
  403edc:	mov	x1, x0
  403ee0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403ee4:	add	x0, x0, #0x820
  403ee8:	str	x1, [x0]
  403eec:	ldr	x0, [sp, #40]
  403ef0:	ldrb	w0, [x0]
  403ef4:	cmp	w0, #0x0
  403ef8:	b.eq	403f1c <ferror@plt+0x26bc>  // b.none
  403efc:	ldr	x0, [sp, #40]
  403f00:	add	x1, sp, #0x28
  403f04:	mov	w2, #0x10                  	// #16
  403f08:	bl	401510 <strtoul@plt>
  403f0c:	mov	x1, x0
  403f10:	adrp	x0, 417000 <ferror@plt+0x157a0>
  403f14:	add	x0, x0, #0x1d0
  403f18:	str	x1, [x0]
  403f1c:	ldr	x0, [sp, #48]
  403f20:	ldrb	w0, [x0]
  403f24:	cmp	w0, #0x0
  403f28:	b.ne	403f50 <ferror@plt+0x26f0>  // b.any
  403f2c:	ldr	x0, [sp, #40]
  403f30:	ldrb	w0, [x0]
  403f34:	cmp	w0, #0x0
  403f38:	b.ne	403f50 <ferror@plt+0x26f0>  // b.any
  403f3c:	ldr	x0, [sp, #72]
  403f40:	bl	401710 <free@plt>
  403f44:	b	403f98 <ferror@plt+0x2738>
  403f48:	nop
  403f4c:	b	403f54 <ferror@plt+0x26f4>
  403f50:	nop
  403f54:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403f58:	add	x0, x0, #0xf78
  403f5c:	bl	401820 <gettext@plt>
  403f60:	mov	x1, x0
  403f64:	mov	w0, #0x1                   	// #1
  403f68:	str	w0, [sp, #68]
  403f6c:	str	wzr, [sp, #64]
  403f70:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403f74:	add	x0, x0, #0xf98
  403f78:	str	x0, [sp, #56]
  403f7c:	ldr	x4, [sp, #24]
  403f80:	mov	x3, x1
  403f84:	ldr	x2, [sp, #56]
  403f88:	ldr	w1, [sp, #64]
  403f8c:	ldr	w0, [sp, #68]
  403f90:	bl	401550 <error@plt>
  403f94:	nop
  403f98:	ldp	x29, x30, [sp], #80
  403f9c:	ret
  403fa0:	sub	sp, sp, #0x8d0
  403fa4:	stp	x29, x30, [sp]
  403fa8:	mov	x29, sp
  403fac:	str	x0, [sp, #24]
  403fb0:	adrp	x0, 405000 <ferror@plt+0x37a0>
  403fb4:	add	x1, x0, #0xbb8
  403fb8:	ldr	x0, [sp, #24]
  403fbc:	bl	4015e0 <fopen@plt>
  403fc0:	str	x0, [sp, #2232]
  403fc4:	ldr	x0, [sp, #2232]
  403fc8:	cmp	x0, #0x0
  403fcc:	b.ne	403fd8 <ferror@plt+0x2778>  // b.any
  403fd0:	mov	w0, #0x0                   	// #0
  403fd4:	b	404518 <ferror@plt+0x2cb8>
  403fd8:	str	wzr, [sp, #2244]
  403fdc:	str	wzr, [sp, #2240]
  403fe0:	b	4044f4 <ferror@plt+0x2c94>
  403fe4:	ldr	w0, [sp, #2244]
  403fe8:	add	w0, w0, #0x1
  403fec:	str	w0, [sp, #2244]
  403ff0:	add	x0, sp, #0x428
  403ff4:	bl	401520 <strlen@plt>
  403ff8:	str	w0, [sp, #2228]
  403ffc:	ldr	w0, [sp, #2228]
  404000:	cmp	w0, #0x0
  404004:	b.le	40403c <ferror@plt+0x27dc>
  404008:	ldr	w0, [sp, #2228]
  40400c:	sub	w0, w0, #0x1
  404010:	sxtw	x0, w0
  404014:	add	x1, sp, #0x428
  404018:	ldrb	w0, [x1, x0]
  40401c:	cmp	w0, #0xa
  404020:	b.ne	40403c <ferror@plt+0x27dc>  // b.any
  404024:	ldr	w0, [sp, #2228]
  404028:	sub	w0, w0, #0x1
  40402c:	sxtw	x0, w0
  404030:	add	x1, sp, #0x428
  404034:	strb	wzr, [x1, x0]
  404038:	b	4040c8 <ferror@plt+0x2868>
  40403c:	ldr	w0, [sp, #2228]
  404040:	cmp	w0, #0x400
  404044:	b.ne	4040c8 <ferror@plt+0x2868>  // b.any
  404048:	adrp	x0, 405000 <ferror@plt+0x37a0>
  40404c:	add	x0, x0, #0xfa8
  404050:	bl	401820 <gettext@plt>
  404054:	str	wzr, [sp, #2204]
  404058:	str	wzr, [sp, #2200]
  40405c:	str	x0, [sp, #2192]
  404060:	ldr	w3, [sp, #2244]
  404064:	ldr	x2, [sp, #2192]
  404068:	ldr	w1, [sp, #2200]
  40406c:	ldr	w0, [sp, #2204]
  404070:	bl	401550 <error@plt>
  404074:	nop
  404078:	nop
  40407c:	add	x0, sp, #0x20
  404080:	ldr	x2, [sp, #2232]
  404084:	mov	w1, #0x401                 	// #1025
  404088:	bl	401840 <fgets@plt>
  40408c:	cmp	x0, #0x0
  404090:	b.eq	4040c8 <ferror@plt+0x2868>  // b.none
  404094:	add	x0, sp, #0x20
  404098:	bl	401520 <strlen@plt>
  40409c:	str	w0, [sp, #2228]
  4040a0:	ldr	w0, [sp, #2228]
  4040a4:	cmp	w0, #0x0
  4040a8:	b.le	4040c8 <ferror@plt+0x2868>
  4040ac:	ldr	w0, [sp, #2228]
  4040b0:	sub	w0, w0, #0x1
  4040b4:	sxtw	x0, w0
  4040b8:	add	x1, sp, #0x20
  4040bc:	ldrb	w0, [x1, x0]
  4040c0:	cmp	w0, #0xa
  4040c4:	b.ne	40407c <ferror@plt+0x281c>  // b.any
  4040c8:	add	x0, sp, #0x428
  4040cc:	str	x0, [sp, #2248]
  4040d0:	b	4040e0 <ferror@plt+0x2880>
  4040d4:	ldr	x0, [sp, #2248]
  4040d8:	add	x0, x0, #0x1
  4040dc:	str	x0, [sp, #2248]
  4040e0:	ldr	x0, [sp, #2248]
  4040e4:	ldrb	w0, [x0]
  4040e8:	cmp	w0, #0x20
  4040ec:	b.eq	4040d4 <ferror@plt+0x2874>  // b.none
  4040f0:	ldr	x0, [sp, #2248]
  4040f4:	ldrb	w0, [x0]
  4040f8:	cmp	w0, #0x9
  4040fc:	b.eq	4040d4 <ferror@plt+0x2874>  // b.none
  404100:	ldr	x0, [sp, #2248]
  404104:	ldrb	w0, [x0]
  404108:	cmp	w0, #0x23
  40410c:	b.eq	4044f4 <ferror@plt+0x2c94>  // b.none
  404110:	ldr	x0, [sp, #2248]
  404114:	ldrb	w0, [x0]
  404118:	cmp	w0, #0x0
  40411c:	b.ne	404124 <ferror@plt+0x28c4>  // b.any
  404120:	b	4044f4 <ferror@plt+0x2c94>
  404124:	ldr	x0, [sp, #2248]
  404128:	ldrb	w0, [x0]
  40412c:	cmp	w0, #0x5b
  404130:	b.ne	4042d4 <ferror@plt+0x2a74>  // b.any
  404134:	mov	x2, #0x10                  	// #16
  404138:	adrp	x0, 405000 <ferror@plt+0x37a0>
  40413c:	add	x1, x0, #0xfc8
  404140:	ldr	x0, [sp, #2248]
  404144:	bl	401600 <strncmp@plt>
  404148:	cmp	w0, #0x0
  40414c:	b.ne	404168 <ferror@plt+0x2908>  // b.any
  404150:	ldr	x0, [sp, #2248]
  404154:	add	x0, x0, #0x10
  404158:	str	x0, [sp, #2248]
  40415c:	mov	w0, #0x2                   	// #2
  404160:	str	w0, [sp, #2240]
  404164:	b	404260 <ferror@plt+0x2a00>
  404168:	mov	x2, #0x9                   	// #9
  40416c:	adrp	x0, 405000 <ferror@plt+0x37a0>
  404170:	add	x1, x0, #0xfe0
  404174:	ldr	x0, [sp, #2248]
  404178:	bl	401600 <strncmp@plt>
  40417c:	cmp	w0, #0x0
  404180:	b.ne	4041a8 <ferror@plt+0x2948>  // b.any
  404184:	ldr	x0, [sp, #2248]
  404188:	add	x0, x0, #0x9
  40418c:	str	x0, [sp, #2248]
  404190:	mov	w0, #0x3                   	// #3
  404194:	str	w0, [sp, #2240]
  404198:	b	404260 <ferror@plt+0x2a00>
  40419c:	ldr	x0, [sp, #2248]
  4041a0:	add	x0, x0, #0x1
  4041a4:	str	x0, [sp, #2248]
  4041a8:	ldr	x0, [sp, #2248]
  4041ac:	ldrb	w0, [x0]
  4041b0:	cmp	w0, #0x5d
  4041b4:	b.eq	4041c8 <ferror@plt+0x2968>  // b.none
  4041b8:	ldr	x0, [sp, #2248]
  4041bc:	ldrb	w0, [x0]
  4041c0:	cmp	w0, #0x0
  4041c4:	b.ne	40419c <ferror@plt+0x293c>  // b.any
  4041c8:	ldr	x0, [sp, #2248]
  4041cc:	ldrb	w0, [x0]
  4041d0:	cmp	w0, #0x5d
  4041d4:	b.ne	404220 <ferror@plt+0x29c0>  // b.any
  4041d8:	mov	w0, #0x1                   	// #1
  4041dc:	str	w0, [sp, #2240]
  4041e0:	adrp	x0, 405000 <ferror@plt+0x37a0>
  4041e4:	add	x0, x0, #0xff0
  4041e8:	bl	401820 <gettext@plt>
  4041ec:	str	wzr, [sp, #2188]
  4041f0:	str	wzr, [sp, #2184]
  4041f4:	str	x0, [sp, #2176]
  4041f8:	ldr	w3, [sp, #2244]
  4041fc:	ldr	x2, [sp, #2176]
  404200:	ldr	w1, [sp, #2184]
  404204:	ldr	w0, [sp, #2188]
  404208:	bl	401550 <error@plt>
  40420c:	nop
  404210:	ldr	x0, [sp, #2248]
  404214:	add	x0, x0, #0x1
  404218:	str	x0, [sp, #2248]
  40421c:	b	404260 <ferror@plt+0x2a00>
  404220:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404224:	add	x0, x0, #0x28
  404228:	bl	401820 <gettext@plt>
  40422c:	str	wzr, [sp, #2172]
  404230:	str	wzr, [sp, #2168]
  404234:	str	x0, [sp, #2160]
  404238:	ldr	w3, [sp, #2244]
  40423c:	ldr	x2, [sp, #2160]
  404240:	ldr	w1, [sp, #2168]
  404244:	ldr	w0, [sp, #2172]
  404248:	bl	401550 <error@plt>
  40424c:	nop
  404250:	b	404260 <ferror@plt+0x2a00>
  404254:	ldr	x0, [sp, #2248]
  404258:	add	x0, x0, #0x1
  40425c:	str	x0, [sp, #2248]
  404260:	ldr	x0, [sp, #2248]
  404264:	ldrb	w0, [x0]
  404268:	cmp	w0, #0x20
  40426c:	b.eq	404254 <ferror@plt+0x29f4>  // b.none
  404270:	ldr	x0, [sp, #2248]
  404274:	ldrb	w0, [x0]
  404278:	cmp	w0, #0x9
  40427c:	b.eq	404254 <ferror@plt+0x29f4>  // b.none
  404280:	ldr	x0, [sp, #2248]
  404284:	ldrb	w0, [x0]
  404288:	cmp	w0, #0x23
  40428c:	b.eq	4044f4 <ferror@plt+0x2c94>  // b.none
  404290:	ldr	x0, [sp, #2248]
  404294:	ldrb	w0, [x0]
  404298:	cmp	w0, #0x0
  40429c:	b.ne	4042a4 <ferror@plt+0x2a44>  // b.any
  4042a0:	b	4044f4 <ferror@plt+0x2c94>
  4042a4:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4042a8:	add	x0, x0, #0x28
  4042ac:	bl	401820 <gettext@plt>
  4042b0:	str	wzr, [sp, #2156]
  4042b4:	str	wzr, [sp, #2152]
  4042b8:	str	x0, [sp, #2144]
  4042bc:	ldr	w3, [sp, #2244]
  4042c0:	ldr	x2, [sp, #2144]
  4042c4:	ldr	w1, [sp, #2152]
  4042c8:	ldr	w0, [sp, #2156]
  4042cc:	bl	401550 <error@plt>
  4042d0:	nop
  4042d4:	ldr	w0, [sp, #2240]
  4042d8:	cmp	w0, #0x3
  4042dc:	b.eq	404400 <ferror@plt+0x2ba0>  // b.none
  4042e0:	ldr	w0, [sp, #2240]
  4042e4:	cmp	w0, #0x3
  4042e8:	b.gt	4044c4 <ferror@plt+0x2c64>
  4042ec:	ldr	w0, [sp, #2240]
  4042f0:	cmp	w0, #0x1
  4042f4:	b.eq	4044f4 <ferror@plt+0x2c94>  // b.none
  4042f8:	ldr	w0, [sp, #2240]
  4042fc:	cmp	w0, #0x2
  404300:	b.ne	4044c4 <ferror@plt+0x2c64>  // b.any
  404304:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404308:	add	x1, x0, #0x58
  40430c:	ldr	x0, [sp, #2248]
  404310:	bl	401500 <strtok@plt>
  404314:	str	x0, [sp, #2216]
  404318:	ldr	x0, [sp, #2216]
  40431c:	cmp	x0, #0x0
  404320:	b.eq	4044f4 <ferror@plt+0x2c94>  // b.none
  404324:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404328:	add	x1, x0, #0x58
  40432c:	mov	x0, #0x0                   	// #0
  404330:	bl	401500 <strtok@plt>
  404334:	str	x0, [sp, #2208]
  404338:	ldr	x0, [sp, #2208]
  40433c:	cmp	x0, #0x0
  404340:	b.eq	404384 <ferror@plt+0x2b24>  // b.none
  404344:	ldr	x0, [sp, #2208]
  404348:	ldrb	w0, [x0]
  40434c:	cmp	w0, #0x23
  404350:	b.eq	404384 <ferror@plt+0x2b24>  // b.none
  404354:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404358:	add	x0, x0, #0x28
  40435c:	bl	401820 <gettext@plt>
  404360:	str	wzr, [sp, #2140]
  404364:	str	wzr, [sp, #2136]
  404368:	str	x0, [sp, #2128]
  40436c:	ldr	w3, [sp, #2244]
  404370:	ldr	x2, [sp, #2128]
  404374:	ldr	w1, [sp, #2136]
  404378:	ldr	w0, [sp, #2140]
  40437c:	bl	401550 <error@plt>
  404380:	nop
  404384:	mov	x1, #0x28                  	// #40
  404388:	mov	x0, #0x1                   	// #1
  40438c:	bl	401650 <calloc@plt>
  404390:	mov	x1, x0
  404394:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404398:	add	x0, x0, #0x870
  40439c:	str	x1, [x0]
  4043a0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4043a4:	add	x0, x0, #0x870
  4043a8:	ldr	x0, [x0]
  4043ac:	mov	x4, x0
  4043b0:	ldr	x3, [sp, #2216]
  4043b4:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4043b8:	add	x2, x0, #0x60
  4043bc:	mov	x1, #0x20                  	// #32
  4043c0:	mov	x0, x4
  4043c4:	bl	4015c0 <snprintf@plt>
  4043c8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4043cc:	add	x0, x0, #0x870
  4043d0:	ldr	x0, [x0]
  4043d4:	adrp	x1, 417000 <ferror@plt+0x157a0>
  4043d8:	add	x1, x1, #0x868
  4043dc:	ldr	x1, [x1]
  4043e0:	str	x1, [x0, #32]
  4043e4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4043e8:	add	x0, x0, #0x870
  4043ec:	ldr	x1, [x0]
  4043f0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4043f4:	add	x0, x0, #0x868
  4043f8:	str	x1, [x0]
  4043fc:	b	4044f4 <ferror@plt+0x2c94>
  404400:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404404:	add	x1, x0, #0x58
  404408:	ldr	x0, [sp, #2248]
  40440c:	bl	401500 <strtok@plt>
  404410:	str	x0, [sp, #2216]
  404414:	ldr	x0, [sp, #2216]
  404418:	cmp	x0, #0x0
  40441c:	b.eq	4044f4 <ferror@plt+0x2c94>  // b.none
  404420:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404424:	add	x1, x0, #0x58
  404428:	mov	x0, #0x0                   	// #0
  40442c:	bl	401500 <strtok@plt>
  404430:	str	x0, [sp, #2208]
  404434:	ldr	x0, [sp, #2208]
  404438:	cmp	x0, #0x0
  40443c:	b.eq	404480 <ferror@plt+0x2c20>  // b.none
  404440:	ldr	x0, [sp, #2208]
  404444:	ldrb	w0, [x0]
  404448:	cmp	w0, #0x23
  40444c:	b.eq	404480 <ferror@plt+0x2c20>  // b.none
  404450:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404454:	add	x0, x0, #0x28
  404458:	bl	401820 <gettext@plt>
  40445c:	str	wzr, [sp, #2124]
  404460:	str	wzr, [sp, #2120]
  404464:	str	x0, [sp, #2112]
  404468:	ldr	w3, [sp, #2244]
  40446c:	ldr	x2, [sp, #2112]
  404470:	ldr	w1, [sp, #2120]
  404474:	ldr	w0, [sp, #2124]
  404478:	bl	401550 <error@plt>
  40447c:	nop
  404480:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404484:	add	x1, x0, #0x68
  404488:	ldr	x0, [sp, #2216]
  40448c:	bl	4016e0 <strcmp@plt>
  404490:	cmp	w0, #0x0
  404494:	b.ne	4044f4 <ferror@plt+0x2c94>  // b.any
  404498:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40449c:	add	x0, x0, #0x848
  4044a0:	ldr	w0, [x0]
  4044a4:	cmp	w0, #0x0
  4044a8:	cset	w0, eq  // eq = none
  4044ac:	and	w0, w0, #0xff
  4044b0:	mov	w1, w0
  4044b4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4044b8:	add	x0, x0, #0x848
  4044bc:	str	w1, [x0]
  4044c0:	b	4044f4 <ferror@plt+0x2c94>
  4044c4:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4044c8:	add	x0, x0, #0x28
  4044cc:	bl	401820 <gettext@plt>
  4044d0:	str	wzr, [sp, #2108]
  4044d4:	str	wzr, [sp, #2104]
  4044d8:	str	x0, [sp, #2096]
  4044dc:	ldr	w3, [sp, #2244]
  4044e0:	ldr	x2, [sp, #2096]
  4044e4:	ldr	w1, [sp, #2104]
  4044e8:	ldr	w0, [sp, #2108]
  4044ec:	bl	401550 <error@plt>
  4044f0:	nop
  4044f4:	add	x0, sp, #0x428
  4044f8:	ldr	x2, [sp, #2232]
  4044fc:	mov	w1, #0x401                 	// #1025
  404500:	bl	401840 <fgets@plt>
  404504:	cmp	x0, #0x0
  404508:	b.ne	403fe4 <ferror@plt+0x2784>  // b.any
  40450c:	ldr	x0, [sp, #2232]
  404510:	bl	4015d0 <fclose@plt>
  404514:	mov	w0, #0x1                   	// #1
  404518:	ldp	x29, x30, [sp]
  40451c:	add	sp, sp, #0x8d0
  404520:	ret
  404524:	stp	x29, x30, [sp, #-64]!
  404528:	mov	x29, sp
  40452c:	str	x0, [sp, #24]
  404530:	adrp	x0, 405000 <ferror@plt+0x37a0>
  404534:	add	x1, x0, #0xbb8
  404538:	ldr	x0, [sp, #24]
  40453c:	bl	4015e0 <fopen@plt>
  404540:	str	x0, [sp, #56]
  404544:	ldr	x0, [sp, #56]
  404548:	cmp	x0, #0x0
  40454c:	b.eq	40458c <ferror@plt+0x2d2c>  // b.none
  404550:	ldr	x0, [sp, #56]
  404554:	bl	4015d0 <fclose@plt>
  404558:	adrp	x0, 406000 <ferror@plt+0x47a0>
  40455c:	add	x0, x0, #0x78
  404560:	bl	401820 <gettext@plt>
  404564:	str	wzr, [sp, #52]
  404568:	str	wzr, [sp, #48]
  40456c:	str	x0, [sp, #40]
  404570:	ldr	x2, [sp, #40]
  404574:	ldr	w1, [sp, #48]
  404578:	ldr	w0, [sp, #52]
  40457c:	bl	401550 <error@plt>
  404580:	nop
  404584:	mov	w0, #0x0                   	// #0
  404588:	b	4048e8 <ferror@plt+0x3088>
  40458c:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404590:	add	x1, x0, #0xb0
  404594:	ldr	x0, [sp, #24]
  404598:	bl	4015e0 <fopen@plt>
  40459c:	str	x0, [sp, #56]
  4045a0:	ldr	x0, [sp, #56]
  4045a4:	cmp	x0, #0x0
  4045a8:	b.ne	4045b4 <ferror@plt+0x2d54>  // b.any
  4045ac:	mov	w0, #0x0                   	// #0
  4045b0:	b	4048e8 <ferror@plt+0x3088>
  4045b4:	ldr	x3, [sp, #56]
  4045b8:	mov	x2, #0x15                  	// #21
  4045bc:	mov	x1, #0x1                   	// #1
  4045c0:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4045c4:	add	x0, x0, #0xb8
  4045c8:	bl	401760 <fwrite@plt>
  4045cc:	ldr	x1, [sp, #56]
  4045d0:	mov	w0, #0xa                   	// #10
  4045d4:	bl	4015a0 <fputc@plt>
  4045d8:	ldr	x3, [sp, #56]
  4045dc:	mov	x2, #0x26                  	// #38
  4045e0:	mov	x1, #0x1                   	// #1
  4045e4:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4045e8:	add	x0, x0, #0xd0
  4045ec:	bl	401760 <fwrite@plt>
  4045f0:	ldr	x3, [sp, #56]
  4045f4:	mov	x2, #0x23                  	// #35
  4045f8:	mov	x1, #0x1                   	// #1
  4045fc:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404600:	add	x0, x0, #0xf8
  404604:	bl	401760 <fwrite@plt>
  404608:	ldr	x1, [sp, #56]
  40460c:	mov	w0, #0xa                   	// #10
  404610:	bl	4015a0 <fputc@plt>
  404614:	ldr	x3, [sp, #56]
  404618:	mov	x2, #0x11                  	// #17
  40461c:	mov	x1, #0x1                   	// #1
  404620:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404624:	add	x0, x0, #0x120
  404628:	bl	401760 <fwrite@plt>
  40462c:	ldr	x1, [sp, #56]
  404630:	mov	w0, #0xa                   	// #10
  404634:	bl	4015a0 <fputc@plt>
  404638:	ldr	x3, [sp, #56]
  40463c:	mov	x2, #0x28                  	// #40
  404640:	mov	x1, #0x1                   	// #1
  404644:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404648:	add	x0, x0, #0x138
  40464c:	bl	401760 <fwrite@plt>
  404650:	ldr	x1, [sp, #56]
  404654:	mov	w0, #0xa                   	// #10
  404658:	bl	4015a0 <fputc@plt>
  40465c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404660:	add	x0, x0, #0x8f0
  404664:	ldr	x0, [x0]
  404668:	mov	x2, x0
  40466c:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404670:	add	x1, x0, #0x168
  404674:	ldr	x0, [sp, #56]
  404678:	bl	401830 <fprintf@plt>
  40467c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404680:	add	x0, x0, #0x8c0
  404684:	ldr	x0, [x0]
  404688:	mov	x2, x0
  40468c:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404690:	add	x1, x0, #0x168
  404694:	ldr	x0, [sp, #56]
  404698:	bl	401830 <fprintf@plt>
  40469c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4046a0:	add	x0, x0, #0x8e8
  4046a4:	ldr	x0, [x0]
  4046a8:	mov	x2, x0
  4046ac:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4046b0:	add	x1, x0, #0x168
  4046b4:	ldr	x0, [sp, #56]
  4046b8:	bl	401830 <fprintf@plt>
  4046bc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4046c0:	add	x0, x0, #0x8d0
  4046c4:	ldr	x0, [x0]
  4046c8:	mov	x2, x0
  4046cc:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4046d0:	add	x1, x0, #0x168
  4046d4:	ldr	x0, [sp, #56]
  4046d8:	bl	401830 <fprintf@plt>
  4046dc:	ldr	x3, [sp, #56]
  4046e0:	mov	x2, #0x6                   	// #6
  4046e4:	mov	x1, #0x1                   	// #1
  4046e8:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4046ec:	add	x0, x0, #0x170
  4046f0:	bl	401760 <fwrite@plt>
  4046f4:	ldr	x3, [sp, #56]
  4046f8:	mov	x2, #0x5                   	// #5
  4046fc:	mov	x1, #0x1                   	// #1
  404700:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404704:	add	x0, x0, #0x178
  404708:	bl	401760 <fwrite@plt>
  40470c:	ldr	x3, [sp, #56]
  404710:	mov	x2, #0x5                   	// #5
  404714:	mov	x1, #0x1                   	// #1
  404718:	adrp	x0, 406000 <ferror@plt+0x47a0>
  40471c:	add	x0, x0, #0x180
  404720:	bl	401760 <fwrite@plt>
  404724:	ldr	x3, [sp, #56]
  404728:	mov	x2, #0xe                   	// #14
  40472c:	mov	x1, #0x1                   	// #1
  404730:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404734:	add	x0, x0, #0x188
  404738:	bl	401760 <fwrite@plt>
  40473c:	ldr	x3, [sp, #56]
  404740:	mov	x2, #0xe                   	// #14
  404744:	mov	x1, #0x1                   	// #1
  404748:	adrp	x0, 406000 <ferror@plt+0x47a0>
  40474c:	add	x0, x0, #0x198
  404750:	bl	401760 <fwrite@plt>
  404754:	ldr	x3, [sp, #56]
  404758:	mov	x2, #0xf                   	// #15
  40475c:	mov	x1, #0x1                   	// #1
  404760:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404764:	add	x0, x0, #0x1a8
  404768:	bl	401760 <fwrite@plt>
  40476c:	ldr	x3, [sp, #56]
  404770:	mov	x2, #0xf                   	// #15
  404774:	mov	x1, #0x1                   	// #1
  404778:	adrp	x0, 406000 <ferror@plt+0x47a0>
  40477c:	add	x0, x0, #0x1b8
  404780:	bl	401760 <fwrite@plt>
  404784:	ldr	x3, [sp, #56]
  404788:	mov	x2, #0xc                   	// #12
  40478c:	mov	x1, #0x1                   	// #1
  404790:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404794:	add	x0, x0, #0x1c8
  404798:	bl	401760 <fwrite@plt>
  40479c:	ldr	x3, [sp, #56]
  4047a0:	mov	x2, #0xb                   	// #11
  4047a4:	mov	x1, #0x1                   	// #1
  4047a8:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4047ac:	add	x0, x0, #0x1d8
  4047b0:	bl	401760 <fwrite@plt>
  4047b4:	ldr	x3, [sp, #56]
  4047b8:	mov	x2, #0xf                   	// #15
  4047bc:	mov	x1, #0x1                   	// #1
  4047c0:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4047c4:	add	x0, x0, #0x1e8
  4047c8:	bl	401760 <fwrite@plt>
  4047cc:	ldr	x3, [sp, #56]
  4047d0:	mov	x2, #0x6                   	// #6
  4047d4:	mov	x1, #0x1                   	// #1
  4047d8:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4047dc:	add	x0, x0, #0x1f8
  4047e0:	bl	401760 <fwrite@plt>
  4047e4:	ldr	x3, [sp, #56]
  4047e8:	mov	x2, #0x10                  	// #16
  4047ec:	mov	x1, #0x1                   	// #1
  4047f0:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4047f4:	add	x0, x0, #0x200
  4047f8:	bl	401760 <fwrite@plt>
  4047fc:	ldr	x3, [sp, #56]
  404800:	mov	x2, #0xd                   	// #13
  404804:	mov	x1, #0x1                   	// #1
  404808:	adrp	x0, 406000 <ferror@plt+0x47a0>
  40480c:	add	x0, x0, #0x218
  404810:	bl	401760 <fwrite@plt>
  404814:	ldr	x3, [sp, #56]
  404818:	mov	x2, #0x8                   	// #8
  40481c:	mov	x1, #0x1                   	// #1
  404820:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404824:	add	x0, x0, #0x228
  404828:	bl	401760 <fwrite@plt>
  40482c:	ldr	x3, [sp, #56]
  404830:	mov	x2, #0x9                   	// #9
  404834:	mov	x1, #0x1                   	// #1
  404838:	adrp	x0, 406000 <ferror@plt+0x47a0>
  40483c:	add	x0, x0, #0x238
  404840:	bl	401760 <fwrite@plt>
  404844:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404848:	add	x0, x0, #0x8c8
  40484c:	ldr	x0, [x0]
  404850:	mov	x2, x0
  404854:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404858:	add	x1, x0, #0x168
  40485c:	ldr	x0, [sp, #56]
  404860:	bl	401830 <fprintf@plt>
  404864:	ldr	x1, [sp, #56]
  404868:	mov	w0, #0xa                   	// #10
  40486c:	bl	4015a0 <fputc@plt>
  404870:	ldr	x1, [sp, #56]
  404874:	mov	w0, #0xa                   	// #10
  404878:	bl	4015a0 <fputc@plt>
  40487c:	ldr	x3, [sp, #56]
  404880:	mov	x2, #0xa                   	// #10
  404884:	mov	x1, #0x1                   	// #1
  404888:	adrp	x0, 406000 <ferror@plt+0x47a0>
  40488c:	add	x0, x0, #0x248
  404890:	bl	401760 <fwrite@plt>
  404894:	ldr	x1, [sp, #56]
  404898:	mov	w0, #0xa                   	// #10
  40489c:	bl	4015a0 <fputc@plt>
  4048a0:	ldr	x3, [sp, #56]
  4048a4:	mov	x2, #0x43                  	// #67
  4048a8:	mov	x1, #0x1                   	// #1
  4048ac:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4048b0:	add	x0, x0, #0x258
  4048b4:	bl	401760 <fwrite@plt>
  4048b8:	ldr	x3, [sp, #56]
  4048bc:	mov	x2, #0xa                   	// #10
  4048c0:	mov	x1, #0x1                   	// #1
  4048c4:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4048c8:	add	x0, x0, #0x2a0
  4048cc:	bl	401760 <fwrite@plt>
  4048d0:	ldr	x1, [sp, #56]
  4048d4:	mov	w0, #0xa                   	// #10
  4048d8:	bl	4015a0 <fputc@plt>
  4048dc:	ldr	x0, [sp, #56]
  4048e0:	bl	4015d0 <fclose@plt>
  4048e4:	mov	w0, #0x1                   	// #1
  4048e8:	ldp	x29, x30, [sp], #64
  4048ec:	ret
  4048f0:	stp	x29, x30, [sp, #-80]!
  4048f4:	mov	x29, sp
  4048f8:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4048fc:	add	x0, x0, #0x2b0
  404900:	bl	401800 <getenv@plt>
  404904:	str	x0, [sp, #72]
  404908:	ldr	x0, [sp, #72]
  40490c:	cmp	x0, #0x0
  404910:	b.ne	404948 <ferror@plt+0x30e8>  // b.any
  404914:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404918:	add	x0, x0, #0x2b8
  40491c:	bl	401820 <gettext@plt>
  404920:	str	wzr, [sp, #52]
  404924:	str	wzr, [sp, #48]
  404928:	str	x0, [sp, #40]
  40492c:	ldr	x2, [sp, #40]
  404930:	ldr	w1, [sp, #48]
  404934:	ldr	w0, [sp, #52]
  404938:	bl	401550 <error@plt>
  40493c:	nop
  404940:	mov	x0, #0x0                   	// #0
  404944:	b	404a04 <ferror@plt+0x31a4>
  404948:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40494c:	add	x0, x0, #0x210
  404950:	ldr	x0, [x0]
  404954:	mov	x4, x0
  404958:	ldr	x3, [sp, #72]
  40495c:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404960:	add	x2, x0, #0x2d0
  404964:	mov	x1, #0x0                   	// #0
  404968:	mov	x0, #0x0                   	// #0
  40496c:	bl	4015c0 <snprintf@plt>
  404970:	str	w0, [sp, #68]
  404974:	ldr	w0, [sp, #68]
  404978:	add	w0, w0, #0x1
  40497c:	sxtw	x0, w0
  404980:	mov	x1, x0
  404984:	mov	x0, #0x1                   	// #1
  404988:	bl	401650 <calloc@plt>
  40498c:	str	x0, [sp, #56]
  404990:	ldr	x0, [sp, #56]
  404994:	cmp	x0, #0x0
  404998:	b.ne	4049d0 <ferror@plt+0x3170>  // b.any
  40499c:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4049a0:	add	x0, x0, #0x2e0
  4049a4:	bl	401820 <gettext@plt>
  4049a8:	str	wzr, [sp, #36]
  4049ac:	str	wzr, [sp, #32]
  4049b0:	str	x0, [sp, #24]
  4049b4:	ldr	x2, [sp, #24]
  4049b8:	ldr	w1, [sp, #32]
  4049bc:	ldr	w0, [sp, #36]
  4049c0:	bl	401550 <error@plt>
  4049c4:	nop
  4049c8:	mov	x0, #0x0                   	// #0
  4049cc:	b	404a04 <ferror@plt+0x31a4>
  4049d0:	ldr	w0, [sp, #68]
  4049d4:	add	w0, w0, #0x1
  4049d8:	sxtw	x1, w0
  4049dc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4049e0:	add	x0, x0, #0x210
  4049e4:	ldr	x0, [x0]
  4049e8:	mov	x4, x0
  4049ec:	ldr	x3, [sp, #72]
  4049f0:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4049f4:	add	x2, x0, #0x2d0
  4049f8:	ldr	x0, [sp, #56]
  4049fc:	bl	4015c0 <snprintf@plt>
  404a00:	ldr	x0, [sp, #56]
  404a04:	ldp	x29, x30, [sp], #80
  404a08:	ret
  404a0c:	sub	sp, sp, #0x530
  404a10:	stp	x29, x30, [sp]
  404a14:	mov	x29, sp
  404a18:	str	w0, [sp, #28]
  404a1c:	str	x1, [sp, #16]
  404a20:	str	wzr, [sp, #1324]
  404a24:	str	wzr, [sp, #1320]
  404a28:	str	xzr, [sp, #1312]
  404a2c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404a30:	add	x0, x0, #0x210
  404a34:	ldr	x1, [x0]
  404a38:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404a3c:	add	x0, x0, #0x1e0
  404a40:	str	x1, [x0]
  404a44:	bl	401b14 <ferror@plt+0x2b4>
  404a48:	adrp	x0, 405000 <ferror@plt+0x37a0>
  404a4c:	add	x0, x0, #0x5a8
  404a50:	bl	4056d8 <ferror@plt+0x3e78>
  404a54:	ldr	w0, [sp, #28]
  404a58:	cmp	w0, #0x1
  404a5c:	b.gt	404d0c <ferror@plt+0x34ac>
  404a60:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404a64:	add	x0, x0, #0x1e8
  404a68:	ldr	x0, [x0]
  404a6c:	bl	401d58 <ferror@plt+0x4f8>
  404a70:	ldr	w0, [sp, #1300]
  404a74:	cmp	w0, #0x78
  404a78:	b.eq	404b94 <ferror@plt+0x3334>  // b.none
  404a7c:	ldr	w0, [sp, #1300]
  404a80:	cmp	w0, #0x78
  404a84:	b.gt	404cfc <ferror@plt+0x349c>
  404a88:	ldr	w0, [sp, #1300]
  404a8c:	cmp	w0, #0x72
  404a90:	b.eq	404bc8 <ferror@plt+0x3368>  // b.none
  404a94:	ldr	w0, [sp, #1300]
  404a98:	cmp	w0, #0x72
  404a9c:	b.gt	404cfc <ferror@plt+0x349c>
  404aa0:	ldr	w0, [sp, #1300]
  404aa4:	cmp	w0, #0x71
  404aa8:	b.eq	404c0c <ferror@plt+0x33ac>  // b.none
  404aac:	ldr	w0, [sp, #1300]
  404ab0:	cmp	w0, #0x71
  404ab4:	b.gt	404cfc <ferror@plt+0x349c>
  404ab8:	ldr	w0, [sp, #1300]
  404abc:	cmp	w0, #0x70
  404ac0:	b.eq	404ce8 <ferror@plt+0x3488>  // b.none
  404ac4:	ldr	w0, [sp, #1300]
  404ac8:	cmp	w0, #0x70
  404acc:	b.gt	404cfc <ferror@plt+0x349c>
  404ad0:	ldr	w0, [sp, #1300]
  404ad4:	cmp	w0, #0x6e
  404ad8:	b.eq	404cb0 <ferror@plt+0x3450>  // b.none
  404adc:	ldr	w0, [sp, #1300]
  404ae0:	cmp	w0, #0x6e
  404ae4:	b.gt	404cfc <ferror@plt+0x349c>
  404ae8:	ldr	w0, [sp, #1300]
  404aec:	cmp	w0, #0x68
  404af0:	b.eq	404c34 <ferror@plt+0x33d4>  // b.none
  404af4:	ldr	w0, [sp, #1300]
  404af8:	cmp	w0, #0x68
  404afc:	b.gt	404cfc <ferror@plt+0x349c>
  404b00:	ldr	w0, [sp, #1300]
  404b04:	cmp	w0, #0x64
  404b08:	b.eq	404bf8 <ferror@plt+0x3398>  // b.none
  404b0c:	ldr	w0, [sp, #1300]
  404b10:	cmp	w0, #0x64
  404b14:	b.gt	404cfc <ferror@plt+0x349c>
  404b18:	ldr	w0, [sp, #1300]
  404b1c:	cmp	w0, #0x63
  404b20:	b.eq	404c78 <ferror@plt+0x3418>  // b.none
  404b24:	ldr	w0, [sp, #1300]
  404b28:	cmp	w0, #0x63
  404b2c:	b.gt	404cfc <ferror@plt+0x349c>
  404b30:	ldr	w0, [sp, #1300]
  404b34:	cmp	w0, #0x58
  404b38:	b.eq	404ba8 <ferror@plt+0x3348>  // b.none
  404b3c:	ldr	w0, [sp, #1300]
  404b40:	cmp	w0, #0x58
  404b44:	b.gt	404cfc <ferror@plt+0x349c>
  404b48:	ldr	w0, [sp, #1300]
  404b4c:	cmp	w0, #0x56
  404b50:	b.eq	404c44 <ferror@plt+0x33e4>  // b.none
  404b54:	ldr	w0, [sp, #1300]
  404b58:	cmp	w0, #0x56
  404b5c:	b.gt	404cfc <ferror@plt+0x349c>
  404b60:	ldr	w0, [sp, #1300]
  404b64:	cmp	w0, #0x4e
  404b68:	b.eq	404cc4 <ferror@plt+0x3464>  // b.none
  404b6c:	ldr	w0, [sp, #1300]
  404b70:	cmp	w0, #0x4e
  404b74:	b.gt	404cfc <ferror@plt+0x349c>
  404b78:	ldr	w0, [sp, #1300]
  404b7c:	cmp	w0, #0x41
  404b80:	b.eq	404c20 <ferror@plt+0x33c0>  // b.none
  404b84:	ldr	w0, [sp, #1300]
  404b88:	cmp	w0, #0x43
  404b8c:	b.eq	404c8c <ferror@plt+0x342c>  // b.none
  404b90:	b	404cfc <ferror@plt+0x349c>
  404b94:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404b98:	add	x0, x0, #0x840
  404b9c:	mov	w1, #0x1                   	// #1
  404ba0:	str	w1, [x0]
  404ba4:	b	404d0c <ferror@plt+0x34ac>
  404ba8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404bac:	add	x0, x0, #0x844
  404bb0:	ldr	w0, [x0]
  404bb4:	add	w1, w0, #0x1
  404bb8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404bbc:	add	x0, x0, #0x844
  404bc0:	str	w1, [x0]
  404bc4:	b	404d0c <ferror@plt+0x34ac>
  404bc8:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404bcc:	add	x0, x0, #0x300
  404bd0:	bl	401820 <gettext@plt>
  404bd4:	str	wzr, [sp, #1268]
  404bd8:	str	wzr, [sp, #1264]
  404bdc:	str	x0, [sp, #1256]
  404be0:	ldr	x2, [sp, #1256]
  404be4:	ldr	w1, [sp, #1264]
  404be8:	ldr	w0, [sp, #1268]
  404bec:	bl	401550 <error@plt>
  404bf0:	nop
  404bf4:	b	404d0c <ferror@plt+0x34ac>
  404bf8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404bfc:	add	x0, x0, #0x830
  404c00:	mov	w1, #0x1                   	// #1
  404c04:	str	w1, [x0]
  404c08:	b	404d0c <ferror@plt+0x34ac>
  404c0c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404c10:	add	x0, x0, #0x83c
  404c14:	mov	w1, #0x1                   	// #1
  404c18:	str	w1, [x0]
  404c1c:	b	404d0c <ferror@plt+0x34ac>
  404c20:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404c24:	add	x0, x0, #0x1f0
  404c28:	ldr	x0, [x0]
  404c2c:	bl	403e58 <ferror@plt+0x25f8>
  404c30:	b	404d0c <ferror@plt+0x34ac>
  404c34:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404c38:	add	x0, x0, #0x200
  404c3c:	ldr	x0, [x0]
  404c40:	bl	401d58 <ferror@plt+0x4f8>
  404c44:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404c48:	add	x0, x0, #0x330
  404c4c:	bl	401820 <gettext@plt>
  404c50:	mov	x3, x0
  404c54:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404c58:	add	x0, x0, #0x210
  404c5c:	ldr	x1, [x0]
  404c60:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404c64:	add	x2, x0, #0x340
  404c68:	mov	x0, x3
  404c6c:	bl	4017d0 <printf@plt>
  404c70:	mov	w0, #0x0                   	// #0
  404c74:	b	4054dc <ferror@plt+0x3c7c>
  404c78:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404c7c:	add	x0, x0, #0x828
  404c80:	mov	w1, #0x1                   	// #1
  404c84:	str	w1, [x0]
  404c88:	b	404d0c <ferror@plt+0x34ac>
  404c8c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404c90:	add	x0, x0, #0x82c
  404c94:	mov	w1, #0x1                   	// #1
  404c98:	str	w1, [x0]
  404c9c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404ca0:	add	x0, x0, #0x1f0
  404ca4:	ldr	x0, [x0]
  404ca8:	str	x0, [sp, #1312]
  404cac:	b	404d0c <ferror@plt+0x34ac>
  404cb0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404cb4:	add	x0, x0, #0x834
  404cb8:	mov	w1, #0x1                   	// #1
  404cbc:	str	w1, [x0]
  404cc0:	b	404d0c <ferror@plt+0x34ac>
  404cc4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404cc8:	add	x0, x0, #0x838
  404ccc:	mov	w1, #0x1                   	// #1
  404cd0:	str	w1, [x0]
  404cd4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404cd8:	add	x0, x0, #0x1f0
  404cdc:	ldr	x0, [x0]
  404ce0:	str	x0, [sp, #1312]
  404ce4:	b	404d0c <ferror@plt+0x34ac>
  404ce8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404cec:	add	x0, x0, #0x848
  404cf0:	mov	w1, #0x1                   	// #1
  404cf4:	str	w1, [x0]
  404cf8:	b	404d0c <ferror@plt+0x34ac>
  404cfc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404d00:	add	x0, x0, #0x1e8
  404d04:	ldr	x0, [x0]
  404d08:	bl	401d58 <ferror@plt+0x4f8>
  404d0c:	mov	x4, #0x0                   	// #0
  404d10:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404d14:	add	x3, x0, #0x5b0
  404d18:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404d1c:	add	x2, x0, #0x358
  404d20:	ldr	x1, [sp, #16]
  404d24:	ldr	w0, [sp, #28]
  404d28:	bl	4016d0 <getopt_long@plt>
  404d2c:	str	w0, [sp, #1300]
  404d30:	ldr	w0, [sp, #1300]
  404d34:	cmn	w0, #0x1
  404d38:	b.ne	404a70 <ferror@plt+0x3210>  // b.any
  404d3c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404d40:	add	x0, x0, #0x1f8
  404d44:	ldr	w0, [x0]
  404d48:	ldr	w1, [sp, #28]
  404d4c:	sub	w0, w1, w0
  404d50:	str	w0, [sp, #28]
  404d54:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404d58:	add	x0, x0, #0x1f8
  404d5c:	ldr	w0, [x0]
  404d60:	sxtw	x0, w0
  404d64:	lsl	x0, x0, #3
  404d68:	ldr	x1, [sp, #16]
  404d6c:	add	x0, x1, x0
  404d70:	str	x0, [sp, #16]
  404d74:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404d78:	add	x0, x0, #0x828
  404d7c:	ldr	w1, [x0]
  404d80:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404d84:	add	x0, x0, #0x82c
  404d88:	ldr	w0, [x0]
  404d8c:	add	w1, w1, w0
  404d90:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404d94:	add	x0, x0, #0x830
  404d98:	ldr	w0, [x0]
  404d9c:	add	w1, w1, w0
  404da0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404da4:	add	x0, x0, #0x834
  404da8:	ldr	w0, [x0]
  404dac:	add	w1, w1, w0
  404db0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404db4:	add	x0, x0, #0x838
  404db8:	ldr	w0, [x0]
  404dbc:	add	w1, w1, w0
  404dc0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404dc4:	add	x0, x0, #0x840
  404dc8:	ldr	w0, [x0]
  404dcc:	add	w0, w1, w0
  404dd0:	adrp	x1, 417000 <ferror@plt+0x157a0>
  404dd4:	add	x1, x1, #0x844
  404dd8:	ldr	w1, [x1]
  404ddc:	cmp	w1, #0x0
  404de0:	cset	w1, ne  // ne = any
  404de4:	and	w1, w1, #0xff
  404de8:	add	w0, w0, w1
  404dec:	cmp	w0, #0x1
  404df0:	b.le	404e28 <ferror@plt+0x35c8>
  404df4:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404df8:	add	x0, x0, #0x370
  404dfc:	bl	401820 <gettext@plt>
  404e00:	mov	x1, x0
  404e04:	mov	w0, #0x1                   	// #1
  404e08:	str	w0, [sp, #1252]
  404e0c:	str	wzr, [sp, #1248]
  404e10:	str	x1, [sp, #1240]
  404e14:	ldr	x2, [sp, #1240]
  404e18:	ldr	w1, [sp, #1248]
  404e1c:	ldr	w0, [sp, #1252]
  404e20:	bl	401550 <error@plt>
  404e24:	nop
  404e28:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404e2c:	add	x0, x0, #0x834
  404e30:	ldr	w0, [x0]
  404e34:	cmp	w0, #0x0
  404e38:	b.ne	404e50 <ferror@plt+0x35f0>  // b.any
  404e3c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404e40:	add	x0, x0, #0x838
  404e44:	ldr	w0, [x0]
  404e48:	cmp	w0, #0x0
  404e4c:	b.eq	404eac <ferror@plt+0x364c>  // b.none
  404e50:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404e54:	add	x0, x0, #0x83c
  404e58:	ldr	w0, [x0]
  404e5c:	cmp	w0, #0x0
  404e60:	b.ne	404e78 <ferror@plt+0x3618>  // b.any
  404e64:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404e68:	add	x0, x0, #0x848
  404e6c:	ldr	w0, [x0]
  404e70:	cmp	w0, #0x0
  404e74:	b.eq	404eac <ferror@plt+0x364c>  // b.none
  404e78:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404e7c:	add	x0, x0, #0x3b0
  404e80:	bl	401820 <gettext@plt>
  404e84:	mov	x1, x0
  404e88:	mov	w0, #0x1                   	// #1
  404e8c:	str	w0, [sp, #1236]
  404e90:	str	wzr, [sp, #1232]
  404e94:	str	x1, [sp, #1224]
  404e98:	ldr	x2, [sp, #1224]
  404e9c:	ldr	w1, [sp, #1232]
  404ea0:	ldr	w0, [sp, #1236]
  404ea4:	bl	401550 <error@plt>
  404ea8:	nop
  404eac:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404eb0:	add	x0, x0, #0x834
  404eb4:	ldr	w0, [x0]
  404eb8:	cmp	w0, #0x0
  404ebc:	b.ne	404ed4 <ferror@plt+0x3674>  // b.any
  404ec0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404ec4:	add	x0, x0, #0x838
  404ec8:	ldr	w0, [x0]
  404ecc:	cmp	w0, #0x0
  404ed0:	b.eq	404f14 <ferror@plt+0x36b4>  // b.none
  404ed4:	ldr	w0, [sp, #28]
  404ed8:	cmp	w0, #0x0
  404edc:	b.le	404f14 <ferror@plt+0x36b4>
  404ee0:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404ee4:	add	x0, x0, #0x3e8
  404ee8:	bl	401820 <gettext@plt>
  404eec:	mov	x1, x0
  404ef0:	mov	w0, #0x1                   	// #1
  404ef4:	str	w0, [sp, #1220]
  404ef8:	str	wzr, [sp, #1216]
  404efc:	str	x1, [sp, #1208]
  404f00:	ldr	x2, [sp, #1208]
  404f04:	ldr	w1, [sp, #1216]
  404f08:	ldr	w0, [sp, #1220]
  404f0c:	bl	401550 <error@plt>
  404f10:	nop
  404f14:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404f18:	add	x0, x0, #0x838
  404f1c:	ldr	w0, [x0]
  404f20:	cmp	w0, #0x0
  404f24:	b.eq	404fa0 <ferror@plt+0x3740>  // b.none
  404f28:	ldr	x0, [sp, #1312]
  404f2c:	bl	404524 <ferror@plt+0x2cc4>
  404f30:	cmp	w0, #0x0
  404f34:	b.eq	404f6c <ferror@plt+0x370c>  // b.none
  404f38:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404f3c:	add	x0, x0, #0x400
  404f40:	bl	401820 <gettext@plt>
  404f44:	str	wzr, [sp, #1204]
  404f48:	str	wzr, [sp, #1200]
  404f4c:	str	x0, [sp, #1192]
  404f50:	ldr	x2, [sp, #1192]
  404f54:	ldr	w1, [sp, #1200]
  404f58:	ldr	w0, [sp, #1204]
  404f5c:	bl	401550 <error@plt>
  404f60:	nop
  404f64:	mov	w0, #0x0                   	// #0
  404f68:	b	4054dc <ferror@plt+0x3c7c>
  404f6c:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404f70:	add	x0, x0, #0x440
  404f74:	bl	401820 <gettext@plt>
  404f78:	mov	x1, x0
  404f7c:	mov	w0, #0x1                   	// #1
  404f80:	str	w0, [sp, #1188]
  404f84:	str	wzr, [sp, #1184]
  404f88:	str	x1, [sp, #1176]
  404f8c:	ldr	x2, [sp, #1176]
  404f90:	ldr	w1, [sp, #1184]
  404f94:	ldr	w0, [sp, #1188]
  404f98:	bl	401550 <error@plt>
  404f9c:	nop
  404fa0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  404fa4:	add	x0, x0, #0x834
  404fa8:	ldr	w0, [x0]
  404fac:	cmp	w0, #0x0
  404fb0:	b.eq	40507c <ferror@plt+0x381c>  // b.none
  404fb4:	bl	4048f0 <ferror@plt+0x3090>
  404fb8:	str	x0, [sp, #1312]
  404fbc:	ldr	x0, [sp, #1312]
  404fc0:	cmp	x0, #0x0
  404fc4:	b.ne	404fd0 <ferror@plt+0x3770>  // b.any
  404fc8:	mov	w0, #0x1                   	// #1
  404fcc:	b	4054dc <ferror@plt+0x3c7c>
  404fd0:	ldr	x0, [sp, #1312]
  404fd4:	bl	404524 <ferror@plt+0x2cc4>
  404fd8:	str	w0, [sp, #1296]
  404fdc:	ldr	x0, [sp, #1312]
  404fe0:	bl	401710 <free@plt>
  404fe4:	ldr	w0, [sp, #1296]
  404fe8:	cmp	w0, #0x0
  404fec:	b.eq	405038 <ferror@plt+0x37d8>  // b.none
  404ff0:	adrp	x0, 406000 <ferror@plt+0x47a0>
  404ff4:	add	x0, x0, #0x460
  404ff8:	bl	401820 <gettext@plt>
  404ffc:	mov	x1, x0
  405000:	adrp	x0, 417000 <ferror@plt+0x157a0>
  405004:	add	x0, x0, #0x210
  405008:	ldr	x0, [x0]
  40500c:	str	wzr, [sp, #1172]
  405010:	str	wzr, [sp, #1168]
  405014:	str	x1, [sp, #1160]
  405018:	mov	x3, x0
  40501c:	ldr	x2, [sp, #1160]
  405020:	ldr	w1, [sp, #1168]
  405024:	ldr	w0, [sp, #1172]
  405028:	bl	401550 <error@plt>
  40502c:	nop
  405030:	mov	w0, #0x0                   	// #0
  405034:	b	4054dc <ferror@plt+0x3c7c>
  405038:	adrp	x0, 406000 <ferror@plt+0x47a0>
  40503c:	add	x0, x0, #0x4a8
  405040:	bl	401820 <gettext@plt>
  405044:	mov	x2, x0
  405048:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40504c:	add	x0, x0, #0x210
  405050:	ldr	x1, [x0]
  405054:	mov	w0, #0x1                   	// #1
  405058:	str	w0, [sp, #1156]
  40505c:	str	wzr, [sp, #1152]
  405060:	str	x2, [sp, #1144]
  405064:	mov	x3, x1
  405068:	ldr	x2, [sp, #1144]
  40506c:	ldr	w1, [sp, #1152]
  405070:	ldr	w0, [sp, #1156]
  405074:	bl	401550 <error@plt>
  405078:	nop
  40507c:	ldr	w0, [sp, #28]
  405080:	cmp	w0, #0x0
  405084:	b.gt	4050bc <ferror@plt+0x385c>
  405088:	adrp	x0, 406000 <ferror@plt+0x47a0>
  40508c:	add	x0, x0, #0x4c0
  405090:	bl	401820 <gettext@plt>
  405094:	mov	x1, x0
  405098:	mov	w0, #0x1                   	// #1
  40509c:	str	w0, [sp, #1140]
  4050a0:	str	wzr, [sp, #1136]
  4050a4:	str	x1, [sp, #1128]
  4050a8:	ldr	x2, [sp, #1128]
  4050ac:	ldr	w1, [sp, #1136]
  4050b0:	ldr	w0, [sp, #1140]
  4050b4:	bl	401550 <error@plt>
  4050b8:	nop
  4050bc:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4050c0:	add	x0, x0, #0x82c
  4050c4:	ldr	w0, [x0]
  4050c8:	cmp	w0, #0x0
  4050cc:	b.eq	4050e0 <ferror@plt+0x3880>  // b.none
  4050d0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4050d4:	add	x0, x0, #0x828
  4050d8:	mov	w1, #0x1                   	// #1
  4050dc:	str	w1, [x0]
  4050e0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4050e4:	add	x0, x0, #0x828
  4050e8:	ldr	w0, [x0]
  4050ec:	cmp	w0, #0x0
  4050f0:	b.eq	4051d4 <ferror@plt+0x3974>  // b.none
  4050f4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4050f8:	add	x0, x0, #0x82c
  4050fc:	ldr	w0, [x0]
  405100:	cmp	w0, #0x0
  405104:	b.ne	405110 <ferror@plt+0x38b0>  // b.any
  405108:	bl	4048f0 <ferror@plt+0x3090>
  40510c:	str	x0, [sp, #1312]
  405110:	ldr	x0, [sp, #1312]
  405114:	cmp	x0, #0x0
  405118:	b.ne	405124 <ferror@plt+0x38c4>  // b.any
  40511c:	mov	w0, #0x1                   	// #1
  405120:	b	4054dc <ferror@plt+0x3c7c>
  405124:	ldr	x0, [sp, #1312]
  405128:	bl	403fa0 <ferror@plt+0x2740>
  40512c:	str	w0, [sp, #1296]
  405130:	ldr	w0, [sp, #1296]
  405134:	cmp	w0, #0x0
  405138:	b.ne	4051d4 <ferror@plt+0x3974>  // b.any
  40513c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  405140:	add	x0, x0, #0x82c
  405144:	ldr	w0, [x0]
  405148:	cmp	w0, #0x0
  40514c:	b.eq	405184 <ferror@plt+0x3924>  // b.none
  405150:	adrp	x0, 406000 <ferror@plt+0x47a0>
  405154:	add	x0, x0, #0x4d8
  405158:	bl	401820 <gettext@plt>
  40515c:	mov	x1, x0
  405160:	mov	w0, #0x1                   	// #1
  405164:	str	w0, [sp, #1124]
  405168:	str	wzr, [sp, #1120]
  40516c:	str	x1, [sp, #1112]
  405170:	ldr	x2, [sp, #1112]
  405174:	ldr	w1, [sp, #1120]
  405178:	ldr	w0, [sp, #1124]
  40517c:	bl	401550 <error@plt>
  405180:	b	4051d4 <ferror@plt+0x3974>
  405184:	adrp	x0, 406000 <ferror@plt+0x47a0>
  405188:	add	x0, x0, #0x4f8
  40518c:	bl	401820 <gettext@plt>
  405190:	mov	x1, x0
  405194:	adrp	x0, 417000 <ferror@plt+0x157a0>
  405198:	add	x0, x0, #0x210
  40519c:	ldr	x0, [x0]
  4051a0:	str	wzr, [sp, #1108]
  4051a4:	str	wzr, [sp, #1104]
  4051a8:	str	x1, [sp, #1096]
  4051ac:	mov	x3, x0
  4051b0:	ldr	x2, [sp, #1096]
  4051b4:	ldr	w1, [sp, #1104]
  4051b8:	ldr	w0, [sp, #1108]
  4051bc:	bl	401550 <error@plt>
  4051c0:	nop
  4051c4:	ldr	x0, [sp, #1312]
  4051c8:	bl	401710 <free@plt>
  4051cc:	mov	w0, #0x1                   	// #1
  4051d0:	b	4054dc <ferror@plt+0x3c7c>
  4051d4:	ldr	w1, [sp, #28]
  4051d8:	mov	w0, #0x1ffffffe            	// #536870910
  4051dc:	cmp	w1, w0
  4051e0:	b.ls	405218 <ferror@plt+0x39b8>  // b.plast
  4051e4:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4051e8:	add	x0, x0, #0x3e8
  4051ec:	bl	401820 <gettext@plt>
  4051f0:	mov	x1, x0
  4051f4:	mov	w0, #0x1                   	// #1
  4051f8:	str	w0, [sp, #1092]
  4051fc:	str	wzr, [sp, #1088]
  405200:	str	x1, [sp, #1080]
  405204:	ldr	x2, [sp, #1080]
  405208:	ldr	w1, [sp, #1088]
  40520c:	ldr	w0, [sp, #1092]
  405210:	bl	401550 <error@plt>
  405214:	nop
  405218:	ldr	w0, [sp, #28]
  40521c:	add	w0, w0, #0x1
  405220:	sxtw	x0, w0
  405224:	lsl	x0, x0, #2
  405228:	bl	401a38 <ferror@plt+0x1d8>
  40522c:	str	x0, [sp, #1288]
  405230:	b	40533c <ferror@plt+0x3adc>
  405234:	ldr	x0, [sp, #16]
  405238:	add	x1, x0, #0x8
  40523c:	str	x1, [sp, #16]
  405240:	ldr	x0, [x0]
  405244:	str	x0, [sp, #1304]
  405248:	mov	x2, #0x6                   	// #6
  40524c:	ldr	x1, [sp, #1304]
  405250:	adrp	x0, 406000 <ferror@plt+0x47a0>
  405254:	add	x0, x0, #0x510
  405258:	bl	401600 <strncmp@plt>
  40525c:	cmp	w0, #0x0
  405260:	b.ne	405294 <ferror@plt+0x3a34>  // b.any
  405264:	ldr	x0, [sp, #1304]
  405268:	add	x0, x0, #0x6
  40526c:	str	x0, [sp, #1304]
  405270:	ldr	x0, [sp, #1304]
  405274:	ldrb	w0, [x0]
  405278:	cmp	w0, #0x2f
  40527c:	b.ls	40533c <ferror@plt+0x3adc>  // b.plast
  405280:	ldr	x0, [sp, #1304]
  405284:	ldrb	w0, [x0]
  405288:	cmp	w0, #0x39
  40528c:	b.ls	405294 <ferror@plt+0x3a34>  // b.plast
  405290:	b	40533c <ferror@plt+0x3adc>
  405294:	ldr	x0, [sp, #1304]
  405298:	ldrb	w0, [x0]
  40529c:	cmp	w0, #0x2f
  4052a0:	b.ls	4052b4 <ferror@plt+0x3a54>  // b.plast
  4052a4:	ldr	x0, [sp, #1304]
  4052a8:	ldrb	w0, [x0]
  4052ac:	cmp	w0, #0x39
  4052b0:	b.ls	4052c4 <ferror@plt+0x3a64>  // b.plast
  4052b4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4052b8:	add	x0, x0, #0x1e8
  4052bc:	ldr	x0, [x0]
  4052c0:	bl	401d58 <ferror@plt+0x4f8>
  4052c4:	add	x0, sp, #0x20
  4052c8:	mov	w2, #0x0                   	// #0
  4052cc:	mov	x1, x0
  4052d0:	ldr	x0, [sp, #1304]
  4052d4:	bl	401510 <strtoul@plt>
  4052d8:	str	x0, [sp, #1272]
  4052dc:	ldr	x0, [sp, #1272]
  4052e0:	cmp	x0, #0x0
  4052e4:	b.eq	405308 <ferror@plt+0x3aa8>  // b.none
  4052e8:	ldr	x1, [sp, #1272]
  4052ec:	mov	x0, #0x7fffffff            	// #2147483647
  4052f0:	cmp	x1, x0
  4052f4:	b.hi	405308 <ferror@plt+0x3aa8>  // b.pmore
  4052f8:	ldr	x0, [sp, #32]
  4052fc:	ldrb	w0, [x0]
  405300:	cmp	w0, #0x0
  405304:	b.eq	405318 <ferror@plt+0x3ab8>  // b.none
  405308:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40530c:	add	x0, x0, #0x1e8
  405310:	ldr	x0, [x0]
  405314:	bl	401d58 <ferror@plt+0x4f8>
  405318:	ldr	w0, [sp, #1324]
  40531c:	add	w1, w0, #0x1
  405320:	str	w1, [sp, #1324]
  405324:	mov	w0, w0
  405328:	lsl	x0, x0, #2
  40532c:	ldr	x1, [sp, #1288]
  405330:	add	x0, x1, x0
  405334:	ldr	x1, [sp, #1272]
  405338:	str	w1, [x0]
  40533c:	ldr	x0, [sp, #16]
  405340:	ldr	x0, [x0]
  405344:	cmp	x0, #0x0
  405348:	b.ne	405234 <ferror@plt+0x39d4>  // b.any
  40534c:	bl	401f34 <ferror@plt+0x6d4>
  405350:	add	x0, sp, #0x28
  405354:	mov	x2, #0x410                 	// #1040
  405358:	mov	w1, #0x0                   	// #0
  40535c:	bl	401630 <memset@plt>
  405360:	ldr	w0, [sp, #1324]
  405364:	lsl	x0, x0, #2
  405368:	ldr	x1, [sp, #1288]
  40536c:	add	x0, x1, x0
  405370:	str	wzr, [x0]
  405374:	ldr	x1, [sp, #1288]
  405378:	mov	w0, #0x1140                	// #4416
  40537c:	bl	4017a0 <openproc@plt>
  405380:	str	x0, [sp, #1280]
  405384:	b	4053ac <ferror@plt+0x3b4c>
  405388:	add	x0, sp, #0x28
  40538c:	bl	4033c0 <ferror@plt+0x1b60>
  405390:	mov	w1, w0
  405394:	ldr	w0, [sp, #1320]
  405398:	orr	w0, w0, w1
  40539c:	str	w0, [sp, #1320]
  4053a0:	ldr	w0, [sp, #1324]
  4053a4:	sub	w0, w0, #0x1
  4053a8:	str	w0, [sp, #1324]
  4053ac:	add	x0, sp, #0x28
  4053b0:	mov	x1, x0
  4053b4:	ldr	x0, [sp, #1280]
  4053b8:	bl	401790 <readproc@plt>
  4053bc:	cmp	x0, #0x0
  4053c0:	b.ne	405388 <ferror@plt+0x3b28>  // b.any
  4053c4:	ldr	x0, [sp, #1280]
  4053c8:	bl	401730 <closeproc@plt>
  4053cc:	ldr	x0, [sp, #1288]
  4053d0:	bl	401710 <free@plt>
  4053d4:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4053d8:	add	x0, x0, #0x850
  4053dc:	ldr	x1, [x0]
  4053e0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4053e4:	add	x0, x0, #0x860
  4053e8:	str	x1, [x0]
  4053ec:	b	405434 <ferror@plt+0x3bd4>
  4053f0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4053f4:	add	x0, x0, #0x860
  4053f8:	ldr	x0, [x0]
  4053fc:	ldr	x1, [x0, #80]
  405400:	adrp	x0, 417000 <ferror@plt+0x157a0>
  405404:	add	x0, x0, #0x860
  405408:	str	x1, [x0]
  40540c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  405410:	add	x0, x0, #0x850
  405414:	ldr	x0, [x0]
  405418:	bl	401710 <free@plt>
  40541c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  405420:	add	x0, x0, #0x860
  405424:	ldr	x1, [x0]
  405428:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40542c:	add	x0, x0, #0x850
  405430:	str	x1, [x0]
  405434:	adrp	x0, 417000 <ferror@plt+0x157a0>
  405438:	add	x0, x0, #0x860
  40543c:	ldr	x0, [x0]
  405440:	cmp	x0, #0x0
  405444:	b.ne	4053f0 <ferror@plt+0x3b90>  // b.any
  405448:	adrp	x0, 417000 <ferror@plt+0x157a0>
  40544c:	add	x0, x0, #0x868
  405450:	ldr	x1, [x0]
  405454:	adrp	x0, 417000 <ferror@plt+0x157a0>
  405458:	add	x0, x0, #0x870
  40545c:	str	x1, [x0]
  405460:	b	4054a8 <ferror@plt+0x3c48>
  405464:	adrp	x0, 417000 <ferror@plt+0x157a0>
  405468:	add	x0, x0, #0x870
  40546c:	ldr	x0, [x0]
  405470:	ldr	x1, [x0, #32]
  405474:	adrp	x0, 417000 <ferror@plt+0x157a0>
  405478:	add	x0, x0, #0x870
  40547c:	str	x1, [x0]
  405480:	adrp	x0, 417000 <ferror@plt+0x157a0>
  405484:	add	x0, x0, #0x868
  405488:	ldr	x0, [x0]
  40548c:	bl	401710 <free@plt>
  405490:	adrp	x0, 417000 <ferror@plt+0x157a0>
  405494:	add	x0, x0, #0x870
  405498:	ldr	x1, [x0]
  40549c:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4054a0:	add	x0, x0, #0x868
  4054a4:	str	x1, [x0]
  4054a8:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4054ac:	add	x0, x0, #0x870
  4054b0:	ldr	x0, [x0]
  4054b4:	cmp	x0, #0x0
  4054b8:	b.ne	405464 <ferror@plt+0x3c04>  // b.any
  4054bc:	ldr	w0, [sp, #1324]
  4054c0:	cmp	w0, #0x0
  4054c4:	b.eq	4054d8 <ferror@plt+0x3c78>  // b.none
  4054c8:	ldr	w1, [sp, #1320]
  4054cc:	mov	w0, #0x2a                  	// #42
  4054d0:	orr	w0, w1, w0
  4054d4:	str	w0, [sp, #1320]
  4054d8:	ldr	w0, [sp, #1320]
  4054dc:	ldp	x29, x30, [sp]
  4054e0:	add	sp, sp, #0x530
  4054e4:	ret
  4054e8:	stp	x29, x30, [sp, #-48]!
  4054ec:	mov	x29, sp
  4054f0:	str	x0, [sp, #24]
  4054f4:	ldr	x0, [sp, #24]
  4054f8:	bl	4015b0 <__fpending@plt>
  4054fc:	cmp	x0, #0x0
  405500:	cset	w0, ne  // ne = any
  405504:	and	w0, w0, #0xff
  405508:	str	w0, [sp, #44]
  40550c:	ldr	x0, [sp, #24]
  405510:	bl	401860 <ferror@plt>
  405514:	cmp	w0, #0x0
  405518:	cset	w0, ne  // ne = any
  40551c:	and	w0, w0, #0xff
  405520:	str	w0, [sp, #40]
  405524:	ldr	x0, [sp, #24]
  405528:	bl	4015d0 <fclose@plt>
  40552c:	cmp	w0, #0x0
  405530:	cset	w0, ne  // ne = any
  405534:	and	w0, w0, #0xff
  405538:	str	w0, [sp, #36]
  40553c:	ldr	w0, [sp, #40]
  405540:	cmp	w0, #0x0
  405544:	b.ne	405570 <ferror@plt+0x3d10>  // b.any
  405548:	ldr	w0, [sp, #36]
  40554c:	cmp	w0, #0x0
  405550:	b.eq	40559c <ferror@plt+0x3d3c>  // b.none
  405554:	ldr	w0, [sp, #44]
  405558:	cmp	w0, #0x0
  40555c:	b.ne	405570 <ferror@plt+0x3d10>  // b.any
  405560:	bl	4017f0 <__errno_location@plt>
  405564:	ldr	w0, [x0]
  405568:	cmp	w0, #0x9
  40556c:	b.eq	40559c <ferror@plt+0x3d3c>  // b.none
  405570:	ldr	w0, [sp, #36]
  405574:	cmp	w0, #0x0
  405578:	b.ne	405594 <ferror@plt+0x3d34>  // b.any
  40557c:	bl	4017f0 <__errno_location@plt>
  405580:	ldr	w0, [x0]
  405584:	cmp	w0, #0x20
  405588:	b.eq	405594 <ferror@plt+0x3d34>  // b.none
  40558c:	bl	4017f0 <__errno_location@plt>
  405590:	str	wzr, [x0]
  405594:	mov	w0, #0xffffffff            	// #-1
  405598:	b	4055a0 <ferror@plt+0x3d40>
  40559c:	mov	w0, #0x0                   	// #0
  4055a0:	ldp	x29, x30, [sp], #48
  4055a4:	ret
  4055a8:	stp	x29, x30, [sp, #-48]!
  4055ac:	mov	x29, sp
  4055b0:	adrp	x0, 417000 <ferror@plt+0x157a0>
  4055b4:	add	x0, x0, #0x200
  4055b8:	ldr	x0, [x0]
  4055bc:	bl	4054e8 <ferror@plt+0x3c88>
  4055c0:	cmp	w0, #0x0
  4055c4:	b.eq	405624 <ferror@plt+0x3dc4>  // b.none
  4055c8:	bl	4017f0 <__errno_location@plt>
  4055cc:	ldr	w0, [x0]
  4055d0:	cmp	w0, #0x20
  4055d4:	b.eq	405624 <ferror@plt+0x3dc4>  // b.none
  4055d8:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4055dc:	add	x0, x0, #0x730
  4055e0:	bl	401820 <gettext@plt>
  4055e4:	str	x0, [sp, #40]
  4055e8:	bl	4017f0 <__errno_location@plt>
  4055ec:	ldr	w0, [x0]
  4055f0:	str	wzr, [sp, #36]
  4055f4:	str	w0, [sp, #32]
  4055f8:	adrp	x0, 406000 <ferror@plt+0x47a0>
  4055fc:	add	x0, x0, #0x740
  405600:	str	x0, [sp, #24]
  405604:	ldr	x3, [sp, #40]
  405608:	ldr	x2, [sp, #24]
  40560c:	ldr	w1, [sp, #32]
  405610:	ldr	w0, [sp, #36]
  405614:	bl	401550 <error@plt>
  405618:	nop
  40561c:	mov	w0, #0x1                   	// #1
  405620:	bl	4014f0 <_exit@plt>
  405624:	adrp	x0, 417000 <ferror@plt+0x157a0>
  405628:	add	x0, x0, #0x1e8
  40562c:	ldr	x0, [x0]
  405630:	bl	4054e8 <ferror@plt+0x3c88>
  405634:	cmp	w0, #0x0
  405638:	b.eq	405644 <ferror@plt+0x3de4>  // b.none
  40563c:	mov	w0, #0x1                   	// #1
  405640:	bl	4014f0 <_exit@plt>
  405644:	nop
  405648:	ldp	x29, x30, [sp], #48
  40564c:	ret
  405650:	stp	x29, x30, [sp, #-64]!
  405654:	mov	x29, sp
  405658:	stp	x19, x20, [sp, #16]
  40565c:	adrp	x20, 416000 <ferror@plt+0x147a0>
  405660:	add	x20, x20, #0xdd0
  405664:	stp	x21, x22, [sp, #32]
  405668:	adrp	x21, 416000 <ferror@plt+0x147a0>
  40566c:	add	x21, x21, #0xdc8
  405670:	sub	x20, x20, x21
  405674:	mov	w22, w0
  405678:	stp	x23, x24, [sp, #48]
  40567c:	mov	x23, x1
  405680:	mov	x24, x2
  405684:	bl	4014b0 <_exit@plt-0x40>
  405688:	cmp	xzr, x20, asr #3
  40568c:	b.eq	4056b8 <ferror@plt+0x3e58>  // b.none
  405690:	asr	x20, x20, #3
  405694:	mov	x19, #0x0                   	// #0
  405698:	ldr	x3, [x21, x19, lsl #3]
  40569c:	mov	x2, x24
  4056a0:	add	x19, x19, #0x1
  4056a4:	mov	x1, x23
  4056a8:	mov	w0, w22
  4056ac:	blr	x3
  4056b0:	cmp	x20, x19
  4056b4:	b.ne	405698 <ferror@plt+0x3e38>  // b.any
  4056b8:	ldp	x19, x20, [sp, #16]
  4056bc:	ldp	x21, x22, [sp, #32]
  4056c0:	ldp	x23, x24, [sp, #48]
  4056c4:	ldp	x29, x30, [sp], #64
  4056c8:	ret
  4056cc:	nop
  4056d0:	ret
  4056d4:	nop
  4056d8:	adrp	x2, 417000 <ferror@plt+0x157a0>
  4056dc:	mov	x1, #0x0                   	// #0
  4056e0:	ldr	x2, [x2, #456]
  4056e4:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004056e8 <.fini>:
  4056e8:	stp	x29, x30, [sp, #-16]!
  4056ec:	mov	x29, sp
  4056f0:	ldp	x29, x30, [sp], #16
  4056f4:	ret
