#Timing report of worst 55 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : c_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
x.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$Sequence.x.I_PAD_$inp[0] (BIDIR_CELL)                          0.000     0.000
$iopadmap$Sequence.x.I_DAT[0] (BIDIR_CELL)                              10.958    10.958
f_dffe_Q_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000    10.958
f_dffe_Q_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    12.263
q2_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000    12.263
q2_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462    13.725
c_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000    13.725
c_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    15.187
c_dffe_Q.QD[0] (Q_FRAG)                                                  0.000    15.187
data arrival time                                                                 15.187

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                        0.000     0.000
cell setup time                                                          0.105     0.105
data required time                                                                 0.105
----------------------------------------------------------------------------------------
data required time                                                                 0.105
data arrival time                                                                -15.187
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -15.082


#Path 2
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 0.000    12.233
delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462    13.695
delay_dff_Q_9_D_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                                           0.000    13.695
delay_dff_Q_9_D_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                            1.305    15.001
delay_dff_Q_26.QD[0] (Q_FRAG)                                                              0.000    15.001
data arrival time                                                                                   15.001

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -15.001
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.895


#Path 3
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_21.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 4
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                              0.000    13.229
delay_dff_Q_9_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.305    14.534
delay_dff_Q_2.QD[0] (Q_FRAG)                                                               0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 5
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_3.QD[0] (Q_FRAG)                                                               0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 6
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT2_O_10.t_frag.XAB[0] (T_FRAG)                                           0.000    13.229
delay_dff_Q_9_D_LUT2_O_10.t_frag.XZ[0] (T_FRAG)                                            1.305    14.534
delay_dff_Q_24.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 7
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_4.QD[0] (Q_FRAG)                                                               0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 8
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_5.QD[0] (Q_FRAG)                                                               0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 9
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_8.QD[0] (Q_FRAG)                                                               0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 10
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_13.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 11
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_14.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 12
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_15.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 13
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT2_O_8.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_17.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 14
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_20.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 15
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000    13.229
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    14.534
delay_dff_Q_6.QD[0] (Q_FRAG)                                                               0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 16
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_7.QD[0] (Q_FRAG)                                                               0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 17
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                           0.000    13.229
delay_dff_Q_9_D_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                            1.305    14.534
delay_dff_Q_22.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 18
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                                           0.000    13.229
delay_dff_Q_9_D_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                            1.305    14.534
delay_dff_Q_23.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 19
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                                           0.000    13.229
delay_dff_Q_9_D_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                            1.305    14.534
delay_dff_Q_25.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 20
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_9.QD[0] (Q_FRAG)                                                               0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_10.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 22
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_11.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 23
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_12.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 24
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_16.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 25
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_18.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 26
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
delay_dff_Q_9_D_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                            0.000    13.229
delay_dff_Q_9_D_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                             1.305    14.534
delay_dff_Q_19.QD[0] (Q_FRAG)                                                              0.000    14.534
data arrival time                                                                                   14.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                            0.105     0.105
data required time                                                                                   0.105
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.105
data arrival time                                                                                  -14.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -14.429


#Path 27
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : f_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
x.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$Sequence.x.I_PAD_$inp[0] (BIDIR_CELL)                          0.000     0.000
$iopadmap$Sequence.x.I_DAT[0] (BIDIR_CELL)                              10.958    10.958
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000    10.958
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462    12.420
f_dffe_Q_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000    12.420
f_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    13.970
f_dffe_Q.QD[0] (Q_FRAG)                                                  0.000    13.970
data arrival time                                                                 13.970

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                        0.000     0.000
cell setup time                                                          0.105     0.105
data required time                                                                 0.105
----------------------------------------------------------------------------------------
data required time                                                                 0.105
data arrival time                                                                -13.970
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -13.864


#Path 28
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
q2_dffe_Q.QEN[0] (Q_FRAG)                                                                  0.000    13.229
data arrival time                                                                                   13.229

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
q2_dffe_Q.QCK[0] (Q_FRAG)                                                                  0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                           -0.591    -0.591
data required time                                                                                  -0.591
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.591
data arrival time                                                                                  -13.229
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -13.820


#Path 29
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : y_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
y_dffe_Q.QEN[0] (Q_FRAG)                                                                   0.000    13.229
data arrival time                                                                                   13.229

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                                                   0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                           -0.591    -0.591
data required time                                                                                  -0.591
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.591
data arrival time                                                                                  -13.229
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -13.820


#Path 30
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
q3_dffe_Q.QEN[0] (Q_FRAG)                                                                  0.000    13.229
data arrival time                                                                                   13.229

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
q3_dffe_Q.QCK[0] (Q_FRAG)                                                                  0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                           -0.591    -0.591
data required time                                                                                  -0.591
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.591
data arrival time                                                                                  -13.229
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -13.820


#Path 31
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
q1_dffe_Q.QEN[0] (Q_FRAG)                                                                  0.000    13.229
data arrival time                                                                                   13.229

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                                                  0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                           -0.591    -0.591
data required time                                                                                  -0.591
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.591
data arrival time                                                                                  -13.229
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -13.820


#Path 32
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
led_dffe_Q.QEN[0] (Q_FRAG)                                                                 0.000    13.229
data arrival time                                                                                   13.229

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                                 0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                           -0.591    -0.591
data required time                                                                                  -0.591
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.591
data arrival time                                                                                  -13.229
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -13.820


#Path 33
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : g_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
g_dffe_Q.QEN[0] (Q_FRAG)                                                                   0.000    13.229
data arrival time                                                                                   13.229

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                                                   0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                           -0.591    -0.591
data required time                                                                                  -0.591
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.591
data arrival time                                                                                  -13.229
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -13.820


#Path 34
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : f_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
f_dffe_Q.QEN[0] (Q_FRAG)                                                                   0.000    13.229
data arrival time                                                                                   13.229

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                                                   0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                           -0.591    -0.591
data required time                                                                                  -0.591
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.591
data arrival time                                                                                  -13.229
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -13.820


#Path 35
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : e_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
e_dffe_Q.QEN[0] (Q_FRAG)                                                                   0.000    13.229
data arrival time                                                                                   13.229

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                                                   0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                           -0.591    -0.591
data required time                                                                                  -0.591
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.591
data arrival time                                                                                  -13.229
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -13.820


#Path 36
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
d_dffe_Q.QEN[0] (Q_FRAG)                                                                   0.000    13.229
data arrival time                                                                                   13.229

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                                                   0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                           -0.591    -0.591
data required time                                                                                  -0.591
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.591
data arrival time                                                                                  -13.229
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -13.820


#Path 37
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : c_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
c_dffe_Q.QEN[0] (Q_FRAG)                                                                   0.000    13.229
data arrival time                                                                                   13.229

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                                                   0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                           -0.591    -0.591
data required time                                                                                  -0.591
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.591
data arrival time                                                                                  -13.229
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -13.820


#Path 38
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : a_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     1.701
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     7.033
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     8.495
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 0.000     9.800
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                        0.000    10.796
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.437    12.233
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  0.000    12.233
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    13.229
a_dffe_Q.QEN[0] (Q_FRAG)                                                                   0.000    13.229
data arrival time                                                                                   13.229

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                                                   0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell setup time                                                                           -0.591    -0.591
data required time                                                                                  -0.591
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.591
data arrival time                                                                                  -13.229
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -13.820


#Path 39
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : a_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
x.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$Sequence.x.I_PAD_$inp[0] (BIDIR_CELL)                          0.000     0.000
$iopadmap$Sequence.x.I_DAT[0] (BIDIR_CELL)                              10.958    10.958
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000    10.958
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462    12.420
a_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000    12.420
a_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    13.882
a_dffe_Q.QD[0] (Q_FRAG)                                                  0.000    13.882
data arrival time                                                                 13.882

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                        0.000     0.000
cell setup time                                                          0.105     0.105
data required time                                                                 0.105
----------------------------------------------------------------------------------------
data required time                                                                 0.105
data arrival time                                                                -13.882
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -13.777


#Path 40
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : d_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
x.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$Sequence.x.I_PAD_$inp[0] (BIDIR_CELL)                          0.000     0.000
$iopadmap$Sequence.x.I_DAT[0] (BIDIR_CELL)                              10.958    10.958
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000    10.958
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462    12.420
a_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000    12.420
a_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    13.882
d_dffe_Q.QD[0] (Q_FRAG)                                                  0.000    13.882
data arrival time                                                                 13.882

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                        0.000     0.000
cell setup time                                                          0.105     0.105
data required time                                                                 0.105
----------------------------------------------------------------------------------------
data required time                                                                 0.105
data arrival time                                                                -13.882
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -13.777


#Path 41
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : q2_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
x.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$Sequence.x.I_PAD_$inp[0] (BIDIR_CELL)                          0.000     0.000
$iopadmap$Sequence.x.I_DAT[0] (BIDIR_CELL)                              10.958    10.958
f_dffe_Q_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000    10.958
f_dffe_Q_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    12.263
q2_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000    12.263
q2_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462    13.725
q2_dffe_Q.QD[0] (Q_FRAG)                                                 0.000    13.725
data arrival time                                                                 13.725

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q2_dffe_Q.QCK[0] (Q_FRAG)                                                0.000     0.000
clock uncertainty                                                        0.000     0.000
cell setup time                                                          0.105     0.105
data required time                                                                 0.105
----------------------------------------------------------------------------------------
data required time                                                                 0.105
data arrival time                                                                -13.725
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -13.620


#Path 42
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : y_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
x.inpad[0] (.input)                                                   0.000     0.000
$iopadmap$Sequence.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$Sequence.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
q1_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.958
q1_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.420
y_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                               0.000    12.420
y_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                               0.612    13.032
y_dffe_Q.QD[0] (Q_FRAG)                                               0.000    13.032
data arrival time                                                              13.032

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                              0.000     0.000
clock uncertainty                                                     0.000     0.000
cell setup time                                                       0.105     0.105
data required time                                                              0.105
-------------------------------------------------------------------------------------
data required time                                                              0.105
data arrival time                                                             -13.032
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -12.926


#Path 43
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : q1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
x.inpad[0] (.input)                                                   0.000     0.000
$iopadmap$Sequence.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$Sequence.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
q1_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                             0.000    10.958
q1_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                              1.462    12.420
q1_dffe_Q.QD[0] (Q_FRAG)                                              0.000    12.420
data arrival time                                                              12.420

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                     0.000     0.000
cell setup time                                                       0.105     0.105
data required time                                                              0.105
-------------------------------------------------------------------------------------
data required time                                                              0.105
data arrival time                                                             -12.420
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -12.315


#Path 44
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : q3_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
x.inpad[0] (.input)                                                   0.000     0.000
$iopadmap$Sequence.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$Sequence.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
q3_dffe_Q_D_LUT4_O.c_frag.TAB[0] (C_FRAG)                             0.000    10.958
q3_dffe_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    12.395
q3_dffe_Q.QD[0] (Q_FRAG)                                              0.000    12.395
data arrival time                                                              12.395

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
q3_dffe_Q.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                     0.000     0.000
cell setup time                                                       0.105     0.105
data required time                                                              0.105
-------------------------------------------------------------------------------------
data required time                                                              0.105
data arrival time                                                             -12.395
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -12.290


#Path 45
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : e_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
x.inpad[0] (.input)                                                   0.000     0.000
$iopadmap$Sequence.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$Sequence.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
e_dffe_Q_D_LUT4_O.c_frag.TAB[0] (C_FRAG)                              0.000    10.958
e_dffe_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                               1.437    12.395
e_dffe_Q.QD[0] (Q_FRAG)                                               0.000    12.395
data arrival time                                                              12.395

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                              0.000     0.000
clock uncertainty                                                     0.000     0.000
cell setup time                                                       0.105     0.105
data required time                                                              0.105
-------------------------------------------------------------------------------------
data required time                                                              0.105
data arrival time                                                             -12.395
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -12.290


#Path 46
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : g_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
x.inpad[0] (.input)                                                   0.000     0.000
$iopadmap$Sequence.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$Sequence.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
g_dffe_Q_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                              0.000    10.958
g_dffe_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                               0.996    11.954
g_dffe_Q.QD[0] (Q_FRAG)                                               0.000    11.954
data arrival time                                                              11.954

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                              0.000     0.000
clock uncertainty                                                     0.000     0.000
cell setup time                                                       0.105     0.105
data required time                                                              0.105
-------------------------------------------------------------------------------------
data required time                                                              0.105
data arrival time                                                             -11.954
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -11.848


#Path 47
Startpoint: c_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                              0.000     0.000
c_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     1.701
$iopadmap$Sequence.c.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Sequence.c.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:c.outpad[0] (.output)                                             0.000    11.510
data arrival time                                                              11.510

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -11.510
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -11.510


#Path 48
Startpoint: d_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                              0.000     0.000
d_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     1.701
$iopadmap$Sequence.d.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Sequence.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:d.outpad[0] (.output)                                             0.000    11.510
data arrival time                                                              11.510

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -11.510
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -11.510


#Path 49
Startpoint: e_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                              0.000     0.000
e_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     1.701
$iopadmap$Sequence.e.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Sequence.e.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:e.outpad[0] (.output)                                             0.000    11.510
data arrival time                                                              11.510

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -11.510
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -11.510


#Path 50
Startpoint: f_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                              0.000     0.000
f_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     1.701
$iopadmap$Sequence.f.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Sequence.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:f.outpad[0] (.output)                                             0.000    11.510
data arrival time                                                              11.510

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -11.510
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -11.510


#Path 51
Startpoint: g_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                              0.000     0.000
g_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     1.701
$iopadmap$Sequence.g.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Sequence.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:g.outpad[0] (.output)                                             0.000    11.510
data arrival time                                                              11.510

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -11.510
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -11.510


#Path 52
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:blinkled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                   0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
$iopadmap$Sequence.blinkled.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Sequence.blinkled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:blinkled.outpad[0] (.output)                                             0.000    11.510
data arrival time                                                                     11.510

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                    -11.510
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -11.510


#Path 53
Startpoint: y_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:y.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                              0.000     0.000
y_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     1.701
$iopadmap$Sequence.y.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Sequence.y.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:y.outpad[0] (.output)                                             0.000    11.510
data arrival time                                                              11.510

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -11.510
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -11.510


#Path 54
Startpoint: a_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                              0.000     0.000
a_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     1.701
$iopadmap$Sequence.a.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Sequence.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:a.outpad[0] (.output)                                             0.000    11.510
data arrival time                                                              11.510

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -11.510
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -11.510


#Path 55
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                       0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701     1.701
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                0.000     1.701
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.612     2.313
led_dffe_Q.QD[0] (Q_FRAG)                                        0.000     2.313
data arrival time                                                          2.313

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -2.313
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.208


#End of timing report
