# 4.5.1.5.4 Format I (Double-Operand) Instruction Cycles and Lengths

Table 4-10 lists the length and CPU cycles for all addressing modes of the MSP430 Format I instructions.

| Addressing Mode<br>Source | Addressing Mode<br>Destination | No. of Cycles | Length of Instruction | Example           |
| ------------------------- | ------------------------------ | ------------- | --------------------- | ----------------- |
| Rn                        | Rm                             | 1             | 1                     | MOV R5, R8        |
| Rn                        | PC                             | 3             | 1                     | BR R9             |
| Rn                        | x(Rm)                          | 4 [1]         | 2                     | ADD R5, 4(R6)     |
| Rn                        | EDE                            | 4 [1]         | 2                     | XOR R8, EDE       |
| Rn                        | &EDE                           | 4 [1]         | 2                     | MOV R5, &EDE      |
| @Rn                       | Rm                             | 2             | 1                     | AND @R4, R5       |
| @Rn                       | PC                             | 4             | 1                     | BR @R8            |
| @Rn                       | x(Rm)                          | 5 [1]         | 2                     | XOR @R5, 8(R6)    |
| @Rn                       | EDE                            | 5 [1]         | 2                     | MOV @R5, EDE      |
| @Rn                       | &EDE                           | 5 [1]         | 2                     | XOR @R5, &EDE     |
| @Rn+                      | Rm                             | 2             | 1                     | ADD @R5+, R6      |
| @Rn+                      | PC                             | 4             | 1                     | BR @R9+           |
| @Rn+                      | x(Rm)                          | 5 [1]         | 2                     | XOR @R5, 8(R6)    |
| @Rn+                      | EDE                            | 5 [1]         | 2                     | MOV @R9+, EDE     |
| @Rn+                      | &EDE                           | 5 [1]         | 2                     | MOV @R9+, &EDE    |
| #N                        | Rm                             | 2             | 2                     | MOV #20, R9       |
| #N                        | PC                             | 3             | 2                     | BR #2AEh          |
| #N                        | x(Rm)                          | 5 [1]         | 3                     | MOV #0300h, 0(SP) |
| #N                        | EDE                            | 5 [1]         | 3                     | ADD #33, EDE      |
| #N                        | &EDE                           | 5 [1]         | 3                     | ADD #33, &EDE     |
| x(Rn)                     | Rm                             | 3             | 2                     | MOV 2(R5), R7     |
| x(Rn)                     | PC                             | 5             | 2                     | BR 2(R6)          |
| x(Rn)                     | TONI                           | 6 [1]         | 3                     | MOV 4(R7), TONI   |
| x(Rn)                     | x(Rm)                          | 6 [1]         | 3                     | ADD 4(R4), 6(R9)  |
| x(Rn)                     | &TONI                          | 6 [1]         | 3                     | MOV 2(R4), &TONI  |
| EDE                       | Rm                             | 3             | 2                     | AND EDE, R6       |
| EDE                       | PC                             | 5             | 2                     | BR EDE            |
| EDE                       | TONI                           | 6 [1]         | 3                     | CMP EDE, TONI     |
| EDE                       | x(Rm)                          | 6 [1]         | 3                     | MOV EDE, 0(SP)    |
| EDE                       | &TONI                          | 6 [1]         | 3                     | MOV EDE, &TONI    |
| &EDE                      | Rm                             | 3             | 2                     | MOV &EDE, R8      |
| &EDE                      | PC                             | 5             | 2                     | BR &EDE           |
| &EDE                      | TONI                           | 6 [1]         | 3                     | MOV &EDE, TONI    |
| &EDE                      | x(Rm)                          | 6 [1]         | 3                     | MOV &EDE, 0(SP)   |
| &EDE                      | &TONI                          | 6 [1]         | 3                     | MOV &EDE, &TONI   |

**Table 4-10. MSP430 Format I Instructions Cycles and Length**

[1] MOV, BIT, and CMP instructions execute in one fewer cycle.

