#include "fpga_top_processInputChannel_0.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

void fpga_top_processInputChannel_0::thread_WBRAM_2_1_8_address0() {
    WBRAM_2_1_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_2_1_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_1_8_address1() {
    WBRAM_2_1_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_1_8_ce0() {
    WBRAM_2_1_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_2_1_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_1_8_ce1() {
    WBRAM_2_1_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_1_8_d0() {
    WBRAM_2_1_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_1_8_d1() {
    WBRAM_2_1_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_1_8_we0() {
    WBRAM_2_1_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_1_8_we1() {
    WBRAM_2_1_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_0_address0() {
    WBRAM_2_2_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_0_address1() {
    WBRAM_2_2_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_0_ce0() {
    WBRAM_2_2_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_0_ce1() {
    WBRAM_2_2_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_0_d0() {
    WBRAM_2_2_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_0_d1() {
    WBRAM_2_2_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_0_we0() {
    WBRAM_2_2_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_0_we1() {
    WBRAM_2_2_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_1_address0() {
    WBRAM_2_2_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_1_address1() {
    WBRAM_2_2_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_1_ce0() {
    WBRAM_2_2_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_1_ce1() {
    WBRAM_2_2_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_1_d0() {
    WBRAM_2_2_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_1_d1() {
    WBRAM_2_2_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_1_we0() {
    WBRAM_2_2_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_1_we1() {
    WBRAM_2_2_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_2_address0() {
    WBRAM_2_2_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_2_address1() {
    WBRAM_2_2_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_2_ce0() {
    WBRAM_2_2_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_2_ce1() {
    WBRAM_2_2_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_2_d0() {
    WBRAM_2_2_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_2_d1() {
    WBRAM_2_2_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_2_we0() {
    WBRAM_2_2_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_2_we1() {
    WBRAM_2_2_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_3_address0() {
    WBRAM_2_2_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_3_address1() {
    WBRAM_2_2_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_3_ce0() {
    WBRAM_2_2_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_3_ce1() {
    WBRAM_2_2_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_3_d0() {
    WBRAM_2_2_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_3_d1() {
    WBRAM_2_2_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_3_we0() {
    WBRAM_2_2_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_3_we1() {
    WBRAM_2_2_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_4_address0() {
    WBRAM_2_2_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_4_address1() {
    WBRAM_2_2_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_4_ce0() {
    WBRAM_2_2_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_4_ce1() {
    WBRAM_2_2_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_4_d0() {
    WBRAM_2_2_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_4_d1() {
    WBRAM_2_2_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_4_we0() {
    WBRAM_2_2_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_4_we1() {
    WBRAM_2_2_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_5_address0() {
    WBRAM_2_2_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_5_address1() {
    WBRAM_2_2_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_5_ce0() {
    WBRAM_2_2_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_5_ce1() {
    WBRAM_2_2_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_5_d0() {
    WBRAM_2_2_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_5_d1() {
    WBRAM_2_2_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_5_we0() {
    WBRAM_2_2_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_5_we1() {
    WBRAM_2_2_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_6_address0() {
    WBRAM_2_2_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_6_address1() {
    WBRAM_2_2_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_6_ce0() {
    WBRAM_2_2_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_6_ce1() {
    WBRAM_2_2_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_6_d0() {
    WBRAM_2_2_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_6_d1() {
    WBRAM_2_2_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_6_we0() {
    WBRAM_2_2_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_6_we1() {
    WBRAM_2_2_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_7_address0() {
    WBRAM_2_2_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_7_address1() {
    WBRAM_2_2_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_7_ce0() {
    WBRAM_2_2_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_7_ce1() {
    WBRAM_2_2_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_7_d0() {
    WBRAM_2_2_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_7_d1() {
    WBRAM_2_2_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_7_we0() {
    WBRAM_2_2_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_7_we1() {
    WBRAM_2_2_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_8_address0() {
    WBRAM_2_2_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_8_address1() {
    WBRAM_2_2_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_8_ce0() {
    WBRAM_2_2_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_2_2_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_8_ce1() {
    WBRAM_2_2_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_8_d0() {
    WBRAM_2_2_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_8_d1() {
    WBRAM_2_2_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_8_we0() {
    WBRAM_2_2_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_2_2_8_we1() {
    WBRAM_2_2_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_0_address0() {
    WBRAM_3_0_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_0_address1() {
    WBRAM_3_0_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_0_ce0() {
    WBRAM_3_0_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_0_ce1() {
    WBRAM_3_0_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_0_d0() {
    WBRAM_3_0_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_0_d1() {
    WBRAM_3_0_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_0_we0() {
    WBRAM_3_0_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_0_we1() {
    WBRAM_3_0_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_1_address0() {
    WBRAM_3_0_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_1_address1() {
    WBRAM_3_0_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_1_ce0() {
    WBRAM_3_0_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_1_ce1() {
    WBRAM_3_0_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_1_d0() {
    WBRAM_3_0_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_1_d1() {
    WBRAM_3_0_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_1_we0() {
    WBRAM_3_0_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_1_we1() {
    WBRAM_3_0_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_2_address0() {
    WBRAM_3_0_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_2_address1() {
    WBRAM_3_0_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_2_ce0() {
    WBRAM_3_0_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_2_ce1() {
    WBRAM_3_0_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_2_d0() {
    WBRAM_3_0_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_2_d1() {
    WBRAM_3_0_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_2_we0() {
    WBRAM_3_0_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_2_we1() {
    WBRAM_3_0_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_3_address0() {
    WBRAM_3_0_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_3_address1() {
    WBRAM_3_0_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_3_ce0() {
    WBRAM_3_0_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_3_ce1() {
    WBRAM_3_0_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_3_d0() {
    WBRAM_3_0_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_3_d1() {
    WBRAM_3_0_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_3_we0() {
    WBRAM_3_0_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_3_we1() {
    WBRAM_3_0_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_4_address0() {
    WBRAM_3_0_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_4_address1() {
    WBRAM_3_0_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_4_ce0() {
    WBRAM_3_0_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_4_ce1() {
    WBRAM_3_0_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_4_d0() {
    WBRAM_3_0_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_4_d1() {
    WBRAM_3_0_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_4_we0() {
    WBRAM_3_0_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_4_we1() {
    WBRAM_3_0_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_5_address0() {
    WBRAM_3_0_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_5_address1() {
    WBRAM_3_0_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_5_ce0() {
    WBRAM_3_0_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_5_ce1() {
    WBRAM_3_0_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_5_d0() {
    WBRAM_3_0_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_5_d1() {
    WBRAM_3_0_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_5_we0() {
    WBRAM_3_0_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_5_we1() {
    WBRAM_3_0_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_6_address0() {
    WBRAM_3_0_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_6_address1() {
    WBRAM_3_0_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_6_ce0() {
    WBRAM_3_0_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_6_ce1() {
    WBRAM_3_0_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_6_d0() {
    WBRAM_3_0_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_6_d1() {
    WBRAM_3_0_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_6_we0() {
    WBRAM_3_0_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_6_we1() {
    WBRAM_3_0_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_7_address0() {
    WBRAM_3_0_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_7_address1() {
    WBRAM_3_0_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_7_ce0() {
    WBRAM_3_0_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_7_ce1() {
    WBRAM_3_0_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_7_d0() {
    WBRAM_3_0_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_7_d1() {
    WBRAM_3_0_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_7_we0() {
    WBRAM_3_0_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_7_we1() {
    WBRAM_3_0_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_8_address0() {
    WBRAM_3_0_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_8_address1() {
    WBRAM_3_0_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_8_ce0() {
    WBRAM_3_0_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_0_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_8_ce1() {
    WBRAM_3_0_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_8_d0() {
    WBRAM_3_0_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_8_d1() {
    WBRAM_3_0_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_8_we0() {
    WBRAM_3_0_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_0_8_we1() {
    WBRAM_3_0_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_0_address0() {
    WBRAM_3_1_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_0_address1() {
    WBRAM_3_1_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_0_ce0() {
    WBRAM_3_1_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_0_ce1() {
    WBRAM_3_1_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_0_d0() {
    WBRAM_3_1_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_0_d1() {
    WBRAM_3_1_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_0_we0() {
    WBRAM_3_1_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_0_we1() {
    WBRAM_3_1_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_1_address0() {
    WBRAM_3_1_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_1_address1() {
    WBRAM_3_1_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_1_ce0() {
    WBRAM_3_1_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_1_ce1() {
    WBRAM_3_1_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_1_d0() {
    WBRAM_3_1_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_1_d1() {
    WBRAM_3_1_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_1_we0() {
    WBRAM_3_1_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_1_we1() {
    WBRAM_3_1_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_2_address0() {
    WBRAM_3_1_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_2_address1() {
    WBRAM_3_1_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_2_ce0() {
    WBRAM_3_1_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_2_ce1() {
    WBRAM_3_1_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_2_d0() {
    WBRAM_3_1_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_2_d1() {
    WBRAM_3_1_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_2_we0() {
    WBRAM_3_1_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_2_we1() {
    WBRAM_3_1_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_3_address0() {
    WBRAM_3_1_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_3_address1() {
    WBRAM_3_1_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_3_ce0() {
    WBRAM_3_1_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_3_ce1() {
    WBRAM_3_1_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_3_d0() {
    WBRAM_3_1_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_3_d1() {
    WBRAM_3_1_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_3_we0() {
    WBRAM_3_1_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_3_we1() {
    WBRAM_3_1_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_4_address0() {
    WBRAM_3_1_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_4_address1() {
    WBRAM_3_1_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_4_ce0() {
    WBRAM_3_1_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_4_ce1() {
    WBRAM_3_1_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_4_d0() {
    WBRAM_3_1_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_4_d1() {
    WBRAM_3_1_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_4_we0() {
    WBRAM_3_1_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_4_we1() {
    WBRAM_3_1_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_5_address0() {
    WBRAM_3_1_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_5_address1() {
    WBRAM_3_1_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_5_ce0() {
    WBRAM_3_1_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_5_ce1() {
    WBRAM_3_1_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_5_d0() {
    WBRAM_3_1_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_5_d1() {
    WBRAM_3_1_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_5_we0() {
    WBRAM_3_1_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_5_we1() {
    WBRAM_3_1_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_6_address0() {
    WBRAM_3_1_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_6_address1() {
    WBRAM_3_1_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_6_ce0() {
    WBRAM_3_1_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_6_ce1() {
    WBRAM_3_1_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_6_d0() {
    WBRAM_3_1_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_6_d1() {
    WBRAM_3_1_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_6_we0() {
    WBRAM_3_1_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_6_we1() {
    WBRAM_3_1_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_7_address0() {
    WBRAM_3_1_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_7_address1() {
    WBRAM_3_1_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_7_ce0() {
    WBRAM_3_1_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_7_ce1() {
    WBRAM_3_1_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_7_d0() {
    WBRAM_3_1_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_7_d1() {
    WBRAM_3_1_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_7_we0() {
    WBRAM_3_1_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_7_we1() {
    WBRAM_3_1_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_8_address0() {
    WBRAM_3_1_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_8_address1() {
    WBRAM_3_1_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_8_ce0() {
    WBRAM_3_1_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_1_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_8_ce1() {
    WBRAM_3_1_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_8_d0() {
    WBRAM_3_1_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_8_d1() {
    WBRAM_3_1_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_8_we0() {
    WBRAM_3_1_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_1_8_we1() {
    WBRAM_3_1_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_0_address0() {
    WBRAM_3_2_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_0_address1() {
    WBRAM_3_2_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_0_ce0() {
    WBRAM_3_2_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_0_ce1() {
    WBRAM_3_2_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_0_d0() {
    WBRAM_3_2_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_0_d1() {
    WBRAM_3_2_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_0_we0() {
    WBRAM_3_2_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_0_we1() {
    WBRAM_3_2_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_1_address0() {
    WBRAM_3_2_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_1_address1() {
    WBRAM_3_2_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_1_ce0() {
    WBRAM_3_2_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_1_ce1() {
    WBRAM_3_2_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_1_d0() {
    WBRAM_3_2_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_1_d1() {
    WBRAM_3_2_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_1_we0() {
    WBRAM_3_2_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_1_we1() {
    WBRAM_3_2_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_2_address0() {
    WBRAM_3_2_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_2_address1() {
    WBRAM_3_2_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_2_ce0() {
    WBRAM_3_2_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_2_ce1() {
    WBRAM_3_2_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_2_d0() {
    WBRAM_3_2_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_2_d1() {
    WBRAM_3_2_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_2_we0() {
    WBRAM_3_2_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_2_we1() {
    WBRAM_3_2_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_3_address0() {
    WBRAM_3_2_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_3_address1() {
    WBRAM_3_2_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_3_ce0() {
    WBRAM_3_2_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_3_ce1() {
    WBRAM_3_2_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_3_d0() {
    WBRAM_3_2_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_3_d1() {
    WBRAM_3_2_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_3_we0() {
    WBRAM_3_2_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_3_we1() {
    WBRAM_3_2_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_4_address0() {
    WBRAM_3_2_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_4_address1() {
    WBRAM_3_2_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_4_ce0() {
    WBRAM_3_2_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_4_ce1() {
    WBRAM_3_2_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_4_d0() {
    WBRAM_3_2_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_4_d1() {
    WBRAM_3_2_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_4_we0() {
    WBRAM_3_2_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_4_we1() {
    WBRAM_3_2_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_5_address0() {
    WBRAM_3_2_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_5_address1() {
    WBRAM_3_2_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_5_ce0() {
    WBRAM_3_2_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_5_ce1() {
    WBRAM_3_2_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_5_d0() {
    WBRAM_3_2_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_5_d1() {
    WBRAM_3_2_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_5_we0() {
    WBRAM_3_2_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_5_we1() {
    WBRAM_3_2_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_6_address0() {
    WBRAM_3_2_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_6_address1() {
    WBRAM_3_2_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_6_ce0() {
    WBRAM_3_2_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_6_ce1() {
    WBRAM_3_2_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_6_d0() {
    WBRAM_3_2_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_6_d1() {
    WBRAM_3_2_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_6_we0() {
    WBRAM_3_2_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_6_we1() {
    WBRAM_3_2_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_7_address0() {
    WBRAM_3_2_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_7_address1() {
    WBRAM_3_2_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_7_ce0() {
    WBRAM_3_2_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_7_ce1() {
    WBRAM_3_2_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_7_d0() {
    WBRAM_3_2_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_7_d1() {
    WBRAM_3_2_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_7_we0() {
    WBRAM_3_2_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_7_we1() {
    WBRAM_3_2_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_8_address0() {
    WBRAM_3_2_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_8_address1() {
    WBRAM_3_2_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_8_ce0() {
    WBRAM_3_2_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_3_2_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_8_ce1() {
    WBRAM_3_2_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_8_d0() {
    WBRAM_3_2_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_8_d1() {
    WBRAM_3_2_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_8_we0() {
    WBRAM_3_2_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_3_2_8_we1() {
    WBRAM_3_2_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_0_address0() {
    WBRAM_4_0_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_0_address1() {
    WBRAM_4_0_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_0_ce0() {
    WBRAM_4_0_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_0_ce1() {
    WBRAM_4_0_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_0_d0() {
    WBRAM_4_0_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_0_d1() {
    WBRAM_4_0_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_0_we0() {
    WBRAM_4_0_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_0_we1() {
    WBRAM_4_0_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_1_address0() {
    WBRAM_4_0_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_1_address1() {
    WBRAM_4_0_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_1_ce0() {
    WBRAM_4_0_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_1_ce1() {
    WBRAM_4_0_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_1_d0() {
    WBRAM_4_0_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_1_d1() {
    WBRAM_4_0_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_1_we0() {
    WBRAM_4_0_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_1_we1() {
    WBRAM_4_0_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_2_address0() {
    WBRAM_4_0_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_2_address1() {
    WBRAM_4_0_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_2_ce0() {
    WBRAM_4_0_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_2_ce1() {
    WBRAM_4_0_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_2_d0() {
    WBRAM_4_0_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_2_d1() {
    WBRAM_4_0_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_2_we0() {
    WBRAM_4_0_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_2_we1() {
    WBRAM_4_0_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_3_address0() {
    WBRAM_4_0_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_3_address1() {
    WBRAM_4_0_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_3_ce0() {
    WBRAM_4_0_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_3_ce1() {
    WBRAM_4_0_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_3_d0() {
    WBRAM_4_0_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_3_d1() {
    WBRAM_4_0_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_3_we0() {
    WBRAM_4_0_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_3_we1() {
    WBRAM_4_0_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_4_address0() {
    WBRAM_4_0_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_4_address1() {
    WBRAM_4_0_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_4_ce0() {
    WBRAM_4_0_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_4_ce1() {
    WBRAM_4_0_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_4_d0() {
    WBRAM_4_0_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_4_d1() {
    WBRAM_4_0_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_4_we0() {
    WBRAM_4_0_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_4_we1() {
    WBRAM_4_0_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_5_address0() {
    WBRAM_4_0_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_5_address1() {
    WBRAM_4_0_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_5_ce0() {
    WBRAM_4_0_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_5_ce1() {
    WBRAM_4_0_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_5_d0() {
    WBRAM_4_0_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_5_d1() {
    WBRAM_4_0_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_5_we0() {
    WBRAM_4_0_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_5_we1() {
    WBRAM_4_0_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_6_address0() {
    WBRAM_4_0_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_6_address1() {
    WBRAM_4_0_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_6_ce0() {
    WBRAM_4_0_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_6_ce1() {
    WBRAM_4_0_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_6_d0() {
    WBRAM_4_0_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_6_d1() {
    WBRAM_4_0_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_6_we0() {
    WBRAM_4_0_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_6_we1() {
    WBRAM_4_0_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_7_address0() {
    WBRAM_4_0_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_7_address1() {
    WBRAM_4_0_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_7_ce0() {
    WBRAM_4_0_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_7_ce1() {
    WBRAM_4_0_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_7_d0() {
    WBRAM_4_0_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_7_d1() {
    WBRAM_4_0_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_7_we0() {
    WBRAM_4_0_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_7_we1() {
    WBRAM_4_0_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_8_address0() {
    WBRAM_4_0_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_8_address1() {
    WBRAM_4_0_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_8_ce0() {
    WBRAM_4_0_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_0_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_8_ce1() {
    WBRAM_4_0_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_8_d0() {
    WBRAM_4_0_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_8_d1() {
    WBRAM_4_0_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_8_we0() {
    WBRAM_4_0_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_0_8_we1() {
    WBRAM_4_0_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_0_address0() {
    WBRAM_4_1_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_0_address1() {
    WBRAM_4_1_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_0_ce0() {
    WBRAM_4_1_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_0_ce1() {
    WBRAM_4_1_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_0_d0() {
    WBRAM_4_1_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_0_d1() {
    WBRAM_4_1_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_0_we0() {
    WBRAM_4_1_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_0_we1() {
    WBRAM_4_1_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_1_address0() {
    WBRAM_4_1_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_1_address1() {
    WBRAM_4_1_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_1_ce0() {
    WBRAM_4_1_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_1_ce1() {
    WBRAM_4_1_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_1_d0() {
    WBRAM_4_1_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_1_d1() {
    WBRAM_4_1_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_1_we0() {
    WBRAM_4_1_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_1_we1() {
    WBRAM_4_1_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_2_address0() {
    WBRAM_4_1_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_2_address1() {
    WBRAM_4_1_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_2_ce0() {
    WBRAM_4_1_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_2_ce1() {
    WBRAM_4_1_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_2_d0() {
    WBRAM_4_1_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_2_d1() {
    WBRAM_4_1_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_2_we0() {
    WBRAM_4_1_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_2_we1() {
    WBRAM_4_1_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_3_address0() {
    WBRAM_4_1_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_3_address1() {
    WBRAM_4_1_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_3_ce0() {
    WBRAM_4_1_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_3_ce1() {
    WBRAM_4_1_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_3_d0() {
    WBRAM_4_1_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_3_d1() {
    WBRAM_4_1_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_3_we0() {
    WBRAM_4_1_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_3_we1() {
    WBRAM_4_1_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_4_address0() {
    WBRAM_4_1_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_4_address1() {
    WBRAM_4_1_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_4_ce0() {
    WBRAM_4_1_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_4_ce1() {
    WBRAM_4_1_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_4_d0() {
    WBRAM_4_1_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_4_d1() {
    WBRAM_4_1_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_4_we0() {
    WBRAM_4_1_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_4_we1() {
    WBRAM_4_1_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_5_address0() {
    WBRAM_4_1_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_5_address1() {
    WBRAM_4_1_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_5_ce0() {
    WBRAM_4_1_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_5_ce1() {
    WBRAM_4_1_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_5_d0() {
    WBRAM_4_1_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_5_d1() {
    WBRAM_4_1_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_5_we0() {
    WBRAM_4_1_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_5_we1() {
    WBRAM_4_1_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_6_address0() {
    WBRAM_4_1_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_6_address1() {
    WBRAM_4_1_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_6_ce0() {
    WBRAM_4_1_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_6_ce1() {
    WBRAM_4_1_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_6_d0() {
    WBRAM_4_1_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_6_d1() {
    WBRAM_4_1_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_6_we0() {
    WBRAM_4_1_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_6_we1() {
    WBRAM_4_1_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_7_address0() {
    WBRAM_4_1_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_7_address1() {
    WBRAM_4_1_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_7_ce0() {
    WBRAM_4_1_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_7_ce1() {
    WBRAM_4_1_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_7_d0() {
    WBRAM_4_1_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_7_d1() {
    WBRAM_4_1_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_7_we0() {
    WBRAM_4_1_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_7_we1() {
    WBRAM_4_1_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_8_address0() {
    WBRAM_4_1_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_8_address1() {
    WBRAM_4_1_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_8_ce0() {
    WBRAM_4_1_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_1_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_8_ce1() {
    WBRAM_4_1_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_8_d0() {
    WBRAM_4_1_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_8_d1() {
    WBRAM_4_1_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_8_we0() {
    WBRAM_4_1_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_1_8_we1() {
    WBRAM_4_1_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_0_address0() {
    WBRAM_4_2_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_0_address1() {
    WBRAM_4_2_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_0_ce0() {
    WBRAM_4_2_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_0_ce1() {
    WBRAM_4_2_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_0_d0() {
    WBRAM_4_2_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_0_d1() {
    WBRAM_4_2_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_0_we0() {
    WBRAM_4_2_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_0_we1() {
    WBRAM_4_2_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_1_address0() {
    WBRAM_4_2_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_1_address1() {
    WBRAM_4_2_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_1_ce0() {
    WBRAM_4_2_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_1_ce1() {
    WBRAM_4_2_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_1_d0() {
    WBRAM_4_2_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_1_d1() {
    WBRAM_4_2_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_1_we0() {
    WBRAM_4_2_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_1_we1() {
    WBRAM_4_2_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_2_address0() {
    WBRAM_4_2_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_2_address1() {
    WBRAM_4_2_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_2_ce0() {
    WBRAM_4_2_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_2_ce1() {
    WBRAM_4_2_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_2_d0() {
    WBRAM_4_2_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_2_d1() {
    WBRAM_4_2_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_2_we0() {
    WBRAM_4_2_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_2_we1() {
    WBRAM_4_2_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_3_address0() {
    WBRAM_4_2_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_3_address1() {
    WBRAM_4_2_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_3_ce0() {
    WBRAM_4_2_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_3_ce1() {
    WBRAM_4_2_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_3_d0() {
    WBRAM_4_2_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_3_d1() {
    WBRAM_4_2_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_3_we0() {
    WBRAM_4_2_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_3_we1() {
    WBRAM_4_2_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_4_address0() {
    WBRAM_4_2_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_4_address1() {
    WBRAM_4_2_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_4_ce0() {
    WBRAM_4_2_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_4_ce1() {
    WBRAM_4_2_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_4_d0() {
    WBRAM_4_2_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_4_d1() {
    WBRAM_4_2_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_4_we0() {
    WBRAM_4_2_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_4_we1() {
    WBRAM_4_2_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_5_address0() {
    WBRAM_4_2_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_5_address1() {
    WBRAM_4_2_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_5_ce0() {
    WBRAM_4_2_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_5_ce1() {
    WBRAM_4_2_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_5_d0() {
    WBRAM_4_2_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_5_d1() {
    WBRAM_4_2_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_5_we0() {
    WBRAM_4_2_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_5_we1() {
    WBRAM_4_2_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_6_address0() {
    WBRAM_4_2_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_6_address1() {
    WBRAM_4_2_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_6_ce0() {
    WBRAM_4_2_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_6_ce1() {
    WBRAM_4_2_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_6_d0() {
    WBRAM_4_2_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_6_d1() {
    WBRAM_4_2_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_6_we0() {
    WBRAM_4_2_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_6_we1() {
    WBRAM_4_2_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_7_address0() {
    WBRAM_4_2_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_7_address1() {
    WBRAM_4_2_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_7_ce0() {
    WBRAM_4_2_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_7_ce1() {
    WBRAM_4_2_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_7_d0() {
    WBRAM_4_2_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_7_d1() {
    WBRAM_4_2_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_7_we0() {
    WBRAM_4_2_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_7_we1() {
    WBRAM_4_2_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_8_address0() {
    WBRAM_4_2_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_8_address1() {
    WBRAM_4_2_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_8_ce0() {
    WBRAM_4_2_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_4_2_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_8_ce1() {
    WBRAM_4_2_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_8_d0() {
    WBRAM_4_2_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_8_d1() {
    WBRAM_4_2_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_8_we0() {
    WBRAM_4_2_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_4_2_8_we1() {
    WBRAM_4_2_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_0_address0() {
    WBRAM_5_0_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_0_address1() {
    WBRAM_5_0_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_0_ce0() {
    WBRAM_5_0_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_0_ce1() {
    WBRAM_5_0_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_0_d0() {
    WBRAM_5_0_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_0_d1() {
    WBRAM_5_0_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_0_we0() {
    WBRAM_5_0_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_0_we1() {
    WBRAM_5_0_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_1_address0() {
    WBRAM_5_0_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_1_address1() {
    WBRAM_5_0_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_1_ce0() {
    WBRAM_5_0_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_1_ce1() {
    WBRAM_5_0_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_1_d0() {
    WBRAM_5_0_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_1_d1() {
    WBRAM_5_0_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_1_we0() {
    WBRAM_5_0_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_1_we1() {
    WBRAM_5_0_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_2_address0() {
    WBRAM_5_0_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_2_address1() {
    WBRAM_5_0_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_2_ce0() {
    WBRAM_5_0_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_2_ce1() {
    WBRAM_5_0_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_2_d0() {
    WBRAM_5_0_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_2_d1() {
    WBRAM_5_0_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_2_we0() {
    WBRAM_5_0_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_2_we1() {
    WBRAM_5_0_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_3_address0() {
    WBRAM_5_0_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_3_address1() {
    WBRAM_5_0_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_3_ce0() {
    WBRAM_5_0_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_3_ce1() {
    WBRAM_5_0_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_3_d0() {
    WBRAM_5_0_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_3_d1() {
    WBRAM_5_0_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_3_we0() {
    WBRAM_5_0_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_3_we1() {
    WBRAM_5_0_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_4_address0() {
    WBRAM_5_0_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_4_address1() {
    WBRAM_5_0_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_4_ce0() {
    WBRAM_5_0_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_4_ce1() {
    WBRAM_5_0_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_4_d0() {
    WBRAM_5_0_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_4_d1() {
    WBRAM_5_0_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_4_we0() {
    WBRAM_5_0_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_4_we1() {
    WBRAM_5_0_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_5_address0() {
    WBRAM_5_0_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_5_address1() {
    WBRAM_5_0_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_5_ce0() {
    WBRAM_5_0_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_5_ce1() {
    WBRAM_5_0_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_5_d0() {
    WBRAM_5_0_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_5_d1() {
    WBRAM_5_0_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_5_we0() {
    WBRAM_5_0_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_5_we1() {
    WBRAM_5_0_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_6_address0() {
    WBRAM_5_0_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_6_address1() {
    WBRAM_5_0_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_6_ce0() {
    WBRAM_5_0_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_6_ce1() {
    WBRAM_5_0_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_6_d0() {
    WBRAM_5_0_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_6_d1() {
    WBRAM_5_0_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_6_we0() {
    WBRAM_5_0_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_6_we1() {
    WBRAM_5_0_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_7_address0() {
    WBRAM_5_0_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_7_address1() {
    WBRAM_5_0_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_7_ce0() {
    WBRAM_5_0_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_7_ce1() {
    WBRAM_5_0_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_7_d0() {
    WBRAM_5_0_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_7_d1() {
    WBRAM_5_0_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_7_we0() {
    WBRAM_5_0_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_7_we1() {
    WBRAM_5_0_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_8_address0() {
    WBRAM_5_0_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_8_address1() {
    WBRAM_5_0_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_8_ce0() {
    WBRAM_5_0_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_0_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_8_ce1() {
    WBRAM_5_0_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_8_d0() {
    WBRAM_5_0_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_8_d1() {
    WBRAM_5_0_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_8_we0() {
    WBRAM_5_0_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_0_8_we1() {
    WBRAM_5_0_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_0_address0() {
    WBRAM_5_1_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_0_address1() {
    WBRAM_5_1_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_0_ce0() {
    WBRAM_5_1_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_0_ce1() {
    WBRAM_5_1_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_0_d0() {
    WBRAM_5_1_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_0_d1() {
    WBRAM_5_1_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_0_we0() {
    WBRAM_5_1_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_0_we1() {
    WBRAM_5_1_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_1_address0() {
    WBRAM_5_1_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_1_address1() {
    WBRAM_5_1_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_1_ce0() {
    WBRAM_5_1_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_1_ce1() {
    WBRAM_5_1_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_1_d0() {
    WBRAM_5_1_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_1_d1() {
    WBRAM_5_1_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_1_we0() {
    WBRAM_5_1_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_1_we1() {
    WBRAM_5_1_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_2_address0() {
    WBRAM_5_1_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_2_address1() {
    WBRAM_5_1_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_2_ce0() {
    WBRAM_5_1_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_2_ce1() {
    WBRAM_5_1_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_2_d0() {
    WBRAM_5_1_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_2_d1() {
    WBRAM_5_1_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_2_we0() {
    WBRAM_5_1_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_2_we1() {
    WBRAM_5_1_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_3_address0() {
    WBRAM_5_1_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_3_address1() {
    WBRAM_5_1_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_3_ce0() {
    WBRAM_5_1_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_3_ce1() {
    WBRAM_5_1_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_3_d0() {
    WBRAM_5_1_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_3_d1() {
    WBRAM_5_1_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_3_we0() {
    WBRAM_5_1_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_3_we1() {
    WBRAM_5_1_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_4_address0() {
    WBRAM_5_1_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_4_address1() {
    WBRAM_5_1_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_4_ce0() {
    WBRAM_5_1_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_4_ce1() {
    WBRAM_5_1_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_4_d0() {
    WBRAM_5_1_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_4_d1() {
    WBRAM_5_1_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_4_we0() {
    WBRAM_5_1_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_4_we1() {
    WBRAM_5_1_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_5_address0() {
    WBRAM_5_1_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_5_address1() {
    WBRAM_5_1_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_5_ce0() {
    WBRAM_5_1_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_5_ce1() {
    WBRAM_5_1_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_5_d0() {
    WBRAM_5_1_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_5_d1() {
    WBRAM_5_1_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_5_we0() {
    WBRAM_5_1_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_5_we1() {
    WBRAM_5_1_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_6_address0() {
    WBRAM_5_1_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_6_address1() {
    WBRAM_5_1_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_6_ce0() {
    WBRAM_5_1_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_6_ce1() {
    WBRAM_5_1_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_6_d0() {
    WBRAM_5_1_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_6_d1() {
    WBRAM_5_1_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_6_we0() {
    WBRAM_5_1_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_6_we1() {
    WBRAM_5_1_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_7_address0() {
    WBRAM_5_1_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_7_address1() {
    WBRAM_5_1_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_7_ce0() {
    WBRAM_5_1_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_7_ce1() {
    WBRAM_5_1_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_7_d0() {
    WBRAM_5_1_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_7_d1() {
    WBRAM_5_1_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_7_we0() {
    WBRAM_5_1_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_7_we1() {
    WBRAM_5_1_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_8_address0() {
    WBRAM_5_1_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_8_address1() {
    WBRAM_5_1_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_8_ce0() {
    WBRAM_5_1_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_1_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_8_ce1() {
    WBRAM_5_1_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_8_d0() {
    WBRAM_5_1_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_8_d1() {
    WBRAM_5_1_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_8_we0() {
    WBRAM_5_1_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_1_8_we1() {
    WBRAM_5_1_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_0_address0() {
    WBRAM_5_2_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_0_address1() {
    WBRAM_5_2_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_0_ce0() {
    WBRAM_5_2_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_0_ce1() {
    WBRAM_5_2_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_0_d0() {
    WBRAM_5_2_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_0_d1() {
    WBRAM_5_2_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_0_we0() {
    WBRAM_5_2_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_0_we1() {
    WBRAM_5_2_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_1_address0() {
    WBRAM_5_2_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_1_address1() {
    WBRAM_5_2_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_1_ce0() {
    WBRAM_5_2_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_1_ce1() {
    WBRAM_5_2_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_1_d0() {
    WBRAM_5_2_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_1_d1() {
    WBRAM_5_2_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_1_we0() {
    WBRAM_5_2_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_1_we1() {
    WBRAM_5_2_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_2_address0() {
    WBRAM_5_2_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_2_address1() {
    WBRAM_5_2_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_2_ce0() {
    WBRAM_5_2_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_2_ce1() {
    WBRAM_5_2_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_2_d0() {
    WBRAM_5_2_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_2_d1() {
    WBRAM_5_2_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_2_we0() {
    WBRAM_5_2_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_2_we1() {
    WBRAM_5_2_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_3_address0() {
    WBRAM_5_2_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_3_address1() {
    WBRAM_5_2_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_3_ce0() {
    WBRAM_5_2_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_3_ce1() {
    WBRAM_5_2_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_3_d0() {
    WBRAM_5_2_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_3_d1() {
    WBRAM_5_2_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_3_we0() {
    WBRAM_5_2_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_3_we1() {
    WBRAM_5_2_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_4_address0() {
    WBRAM_5_2_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_4_address1() {
    WBRAM_5_2_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_4_ce0() {
    WBRAM_5_2_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_4_ce1() {
    WBRAM_5_2_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_4_d0() {
    WBRAM_5_2_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_4_d1() {
    WBRAM_5_2_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_4_we0() {
    WBRAM_5_2_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_4_we1() {
    WBRAM_5_2_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_5_address0() {
    WBRAM_5_2_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_5_address1() {
    WBRAM_5_2_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_5_ce0() {
    WBRAM_5_2_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_5_ce1() {
    WBRAM_5_2_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_5_d0() {
    WBRAM_5_2_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_5_d1() {
    WBRAM_5_2_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_5_we0() {
    WBRAM_5_2_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_5_we1() {
    WBRAM_5_2_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_6_address0() {
    WBRAM_5_2_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_6_address1() {
    WBRAM_5_2_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_6_ce0() {
    WBRAM_5_2_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_6_ce1() {
    WBRAM_5_2_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_6_d0() {
    WBRAM_5_2_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_6_d1() {
    WBRAM_5_2_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_6_we0() {
    WBRAM_5_2_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_6_we1() {
    WBRAM_5_2_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_7_address0() {
    WBRAM_5_2_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_7_address1() {
    WBRAM_5_2_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_7_ce0() {
    WBRAM_5_2_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_7_ce1() {
    WBRAM_5_2_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_7_d0() {
    WBRAM_5_2_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_7_d1() {
    WBRAM_5_2_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_7_we0() {
    WBRAM_5_2_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_7_we1() {
    WBRAM_5_2_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_8_address0() {
    WBRAM_5_2_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_8_address1() {
    WBRAM_5_2_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_8_ce0() {
    WBRAM_5_2_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_5_2_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_8_ce1() {
    WBRAM_5_2_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_8_d0() {
    WBRAM_5_2_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_8_d1() {
    WBRAM_5_2_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_8_we0() {
    WBRAM_5_2_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_5_2_8_we1() {
    WBRAM_5_2_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_0_address0() {
    WBRAM_6_0_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_0_address1() {
    WBRAM_6_0_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_0_ce0() {
    WBRAM_6_0_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_0_ce1() {
    WBRAM_6_0_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_0_d0() {
    WBRAM_6_0_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_0_d1() {
    WBRAM_6_0_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_0_we0() {
    WBRAM_6_0_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_0_we1() {
    WBRAM_6_0_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_1_address0() {
    WBRAM_6_0_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_1_address1() {
    WBRAM_6_0_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_1_ce0() {
    WBRAM_6_0_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_1_ce1() {
    WBRAM_6_0_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_1_d0() {
    WBRAM_6_0_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_1_d1() {
    WBRAM_6_0_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_1_we0() {
    WBRAM_6_0_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_1_we1() {
    WBRAM_6_0_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_2_address0() {
    WBRAM_6_0_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_2_address1() {
    WBRAM_6_0_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_2_ce0() {
    WBRAM_6_0_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_2_ce1() {
    WBRAM_6_0_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_2_d0() {
    WBRAM_6_0_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_2_d1() {
    WBRAM_6_0_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_2_we0() {
    WBRAM_6_0_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_2_we1() {
    WBRAM_6_0_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_3_address0() {
    WBRAM_6_0_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_3_address1() {
    WBRAM_6_0_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_3_ce0() {
    WBRAM_6_0_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_3_ce1() {
    WBRAM_6_0_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_3_d0() {
    WBRAM_6_0_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_3_d1() {
    WBRAM_6_0_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_3_we0() {
    WBRAM_6_0_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_3_we1() {
    WBRAM_6_0_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_4_address0() {
    WBRAM_6_0_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_4_address1() {
    WBRAM_6_0_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_4_ce0() {
    WBRAM_6_0_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_4_ce1() {
    WBRAM_6_0_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_4_d0() {
    WBRAM_6_0_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_4_d1() {
    WBRAM_6_0_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_4_we0() {
    WBRAM_6_0_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_4_we1() {
    WBRAM_6_0_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_5_address0() {
    WBRAM_6_0_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_5_address1() {
    WBRAM_6_0_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_5_ce0() {
    WBRAM_6_0_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_5_ce1() {
    WBRAM_6_0_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_5_d0() {
    WBRAM_6_0_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_5_d1() {
    WBRAM_6_0_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_5_we0() {
    WBRAM_6_0_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_5_we1() {
    WBRAM_6_0_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_6_address0() {
    WBRAM_6_0_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_6_address1() {
    WBRAM_6_0_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_6_ce0() {
    WBRAM_6_0_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_6_ce1() {
    WBRAM_6_0_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_6_d0() {
    WBRAM_6_0_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_6_d1() {
    WBRAM_6_0_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_6_we0() {
    WBRAM_6_0_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_6_we1() {
    WBRAM_6_0_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_7_address0() {
    WBRAM_6_0_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_7_address1() {
    WBRAM_6_0_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_7_ce0() {
    WBRAM_6_0_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_7_ce1() {
    WBRAM_6_0_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_7_d0() {
    WBRAM_6_0_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_7_d1() {
    WBRAM_6_0_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_7_we0() {
    WBRAM_6_0_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_7_we1() {
    WBRAM_6_0_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_8_address0() {
    WBRAM_6_0_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_8_address1() {
    WBRAM_6_0_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_8_ce0() {
    WBRAM_6_0_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_0_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_8_ce1() {
    WBRAM_6_0_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_8_d0() {
    WBRAM_6_0_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_8_d1() {
    WBRAM_6_0_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_8_we0() {
    WBRAM_6_0_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_0_8_we1() {
    WBRAM_6_0_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_0_address0() {
    WBRAM_6_1_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_0_address1() {
    WBRAM_6_1_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_0_ce0() {
    WBRAM_6_1_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_0_ce1() {
    WBRAM_6_1_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_0_d0() {
    WBRAM_6_1_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_0_d1() {
    WBRAM_6_1_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_0_we0() {
    WBRAM_6_1_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_0_we1() {
    WBRAM_6_1_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_1_address0() {
    WBRAM_6_1_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_1_address1() {
    WBRAM_6_1_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_1_ce0() {
    WBRAM_6_1_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_1_ce1() {
    WBRAM_6_1_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_1_d0() {
    WBRAM_6_1_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_1_d1() {
    WBRAM_6_1_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_1_we0() {
    WBRAM_6_1_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_1_we1() {
    WBRAM_6_1_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_2_address0() {
    WBRAM_6_1_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_2_address1() {
    WBRAM_6_1_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_2_ce0() {
    WBRAM_6_1_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_2_ce1() {
    WBRAM_6_1_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_2_d0() {
    WBRAM_6_1_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_2_d1() {
    WBRAM_6_1_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_2_we0() {
    WBRAM_6_1_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_2_we1() {
    WBRAM_6_1_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_3_address0() {
    WBRAM_6_1_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_3_address1() {
    WBRAM_6_1_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_3_ce0() {
    WBRAM_6_1_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_3_ce1() {
    WBRAM_6_1_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_3_d0() {
    WBRAM_6_1_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_3_d1() {
    WBRAM_6_1_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_3_we0() {
    WBRAM_6_1_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_3_we1() {
    WBRAM_6_1_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_4_address0() {
    WBRAM_6_1_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_4_address1() {
    WBRAM_6_1_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_4_ce0() {
    WBRAM_6_1_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_4_ce1() {
    WBRAM_6_1_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_4_d0() {
    WBRAM_6_1_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_4_d1() {
    WBRAM_6_1_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_4_we0() {
    WBRAM_6_1_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_4_we1() {
    WBRAM_6_1_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_5_address0() {
    WBRAM_6_1_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_5_address1() {
    WBRAM_6_1_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_5_ce0() {
    WBRAM_6_1_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_5_ce1() {
    WBRAM_6_1_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_5_d0() {
    WBRAM_6_1_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_5_d1() {
    WBRAM_6_1_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_5_we0() {
    WBRAM_6_1_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_5_we1() {
    WBRAM_6_1_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_6_address0() {
    WBRAM_6_1_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_6_address1() {
    WBRAM_6_1_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_6_ce0() {
    WBRAM_6_1_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_6_ce1() {
    WBRAM_6_1_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_6_d0() {
    WBRAM_6_1_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_6_d1() {
    WBRAM_6_1_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_6_we0() {
    WBRAM_6_1_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_6_we1() {
    WBRAM_6_1_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_7_address0() {
    WBRAM_6_1_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_7_address1() {
    WBRAM_6_1_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_7_ce0() {
    WBRAM_6_1_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_7_ce1() {
    WBRAM_6_1_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_7_d0() {
    WBRAM_6_1_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_7_d1() {
    WBRAM_6_1_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_7_we0() {
    WBRAM_6_1_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_7_we1() {
    WBRAM_6_1_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_8_address0() {
    WBRAM_6_1_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_8_address1() {
    WBRAM_6_1_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_8_ce0() {
    WBRAM_6_1_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_1_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_8_ce1() {
    WBRAM_6_1_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_8_d0() {
    WBRAM_6_1_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_8_d1() {
    WBRAM_6_1_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_8_we0() {
    WBRAM_6_1_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_1_8_we1() {
    WBRAM_6_1_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_0_address0() {
    WBRAM_6_2_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_0_address1() {
    WBRAM_6_2_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_0_ce0() {
    WBRAM_6_2_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_0_ce1() {
    WBRAM_6_2_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_0_d0() {
    WBRAM_6_2_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_0_d1() {
    WBRAM_6_2_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_0_we0() {
    WBRAM_6_2_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_0_we1() {
    WBRAM_6_2_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_1_address0() {
    WBRAM_6_2_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_1_address1() {
    WBRAM_6_2_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_1_ce0() {
    WBRAM_6_2_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_1_ce1() {
    WBRAM_6_2_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_1_d0() {
    WBRAM_6_2_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_1_d1() {
    WBRAM_6_2_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_1_we0() {
    WBRAM_6_2_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_1_we1() {
    WBRAM_6_2_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_2_address0() {
    WBRAM_6_2_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_2_address1() {
    WBRAM_6_2_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_2_ce0() {
    WBRAM_6_2_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_2_ce1() {
    WBRAM_6_2_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_2_d0() {
    WBRAM_6_2_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_2_d1() {
    WBRAM_6_2_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_2_we0() {
    WBRAM_6_2_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_2_we1() {
    WBRAM_6_2_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_3_address0() {
    WBRAM_6_2_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_3_address1() {
    WBRAM_6_2_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_3_ce0() {
    WBRAM_6_2_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_3_ce1() {
    WBRAM_6_2_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_3_d0() {
    WBRAM_6_2_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_3_d1() {
    WBRAM_6_2_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_3_we0() {
    WBRAM_6_2_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_3_we1() {
    WBRAM_6_2_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_4_address0() {
    WBRAM_6_2_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_4_address1() {
    WBRAM_6_2_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_4_ce0() {
    WBRAM_6_2_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_4_ce1() {
    WBRAM_6_2_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_4_d0() {
    WBRAM_6_2_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_4_d1() {
    WBRAM_6_2_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_4_we0() {
    WBRAM_6_2_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_4_we1() {
    WBRAM_6_2_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_5_address0() {
    WBRAM_6_2_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_5_address1() {
    WBRAM_6_2_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_5_ce0() {
    WBRAM_6_2_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_5_ce1() {
    WBRAM_6_2_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_5_d0() {
    WBRAM_6_2_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_5_d1() {
    WBRAM_6_2_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_5_we0() {
    WBRAM_6_2_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_5_we1() {
    WBRAM_6_2_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_6_address0() {
    WBRAM_6_2_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_6_address1() {
    WBRAM_6_2_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_6_ce0() {
    WBRAM_6_2_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_6_ce1() {
    WBRAM_6_2_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_6_d0() {
    WBRAM_6_2_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_6_d1() {
    WBRAM_6_2_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_6_we0() {
    WBRAM_6_2_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_6_we1() {
    WBRAM_6_2_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_7_address0() {
    WBRAM_6_2_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_7_address1() {
    WBRAM_6_2_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_7_ce0() {
    WBRAM_6_2_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_7_ce1() {
    WBRAM_6_2_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_7_d0() {
    WBRAM_6_2_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_7_d1() {
    WBRAM_6_2_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_7_we0() {
    WBRAM_6_2_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_7_we1() {
    WBRAM_6_2_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_8_address0() {
    WBRAM_6_2_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_8_address1() {
    WBRAM_6_2_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_8_ce0() {
    WBRAM_6_2_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_6_2_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_8_ce1() {
    WBRAM_6_2_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_8_d0() {
    WBRAM_6_2_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_8_d1() {
    WBRAM_6_2_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_8_we0() {
    WBRAM_6_2_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_6_2_8_we1() {
    WBRAM_6_2_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_0_address0() {
    WBRAM_7_0_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_0_address1() {
    WBRAM_7_0_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_0_ce0() {
    WBRAM_7_0_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_0_ce1() {
    WBRAM_7_0_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_0_d0() {
    WBRAM_7_0_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_0_d1() {
    WBRAM_7_0_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_0_we0() {
    WBRAM_7_0_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_0_we1() {
    WBRAM_7_0_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_1_address0() {
    WBRAM_7_0_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_1_address1() {
    WBRAM_7_0_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_1_ce0() {
    WBRAM_7_0_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_1_ce1() {
    WBRAM_7_0_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_1_d0() {
    WBRAM_7_0_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_1_d1() {
    WBRAM_7_0_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_1_we0() {
    WBRAM_7_0_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_1_we1() {
    WBRAM_7_0_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_2_address0() {
    WBRAM_7_0_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_2_address1() {
    WBRAM_7_0_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_2_ce0() {
    WBRAM_7_0_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_2_ce1() {
    WBRAM_7_0_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_2_d0() {
    WBRAM_7_0_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_2_d1() {
    WBRAM_7_0_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_2_we0() {
    WBRAM_7_0_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_2_we1() {
    WBRAM_7_0_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_3_address0() {
    WBRAM_7_0_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_3_address1() {
    WBRAM_7_0_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_3_ce0() {
    WBRAM_7_0_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_3_ce1() {
    WBRAM_7_0_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_3_d0() {
    WBRAM_7_0_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_3_d1() {
    WBRAM_7_0_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_3_we0() {
    WBRAM_7_0_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_3_we1() {
    WBRAM_7_0_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_4_address0() {
    WBRAM_7_0_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_4_address1() {
    WBRAM_7_0_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_4_ce0() {
    WBRAM_7_0_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_4_ce1() {
    WBRAM_7_0_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_4_d0() {
    WBRAM_7_0_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_4_d1() {
    WBRAM_7_0_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_4_we0() {
    WBRAM_7_0_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_4_we1() {
    WBRAM_7_0_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_5_address0() {
    WBRAM_7_0_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_5_address1() {
    WBRAM_7_0_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_5_ce0() {
    WBRAM_7_0_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_5_ce1() {
    WBRAM_7_0_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_5_d0() {
    WBRAM_7_0_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_5_d1() {
    WBRAM_7_0_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_5_we0() {
    WBRAM_7_0_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_5_we1() {
    WBRAM_7_0_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_6_address0() {
    WBRAM_7_0_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_6_address1() {
    WBRAM_7_0_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_6_ce0() {
    WBRAM_7_0_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_7_0_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_6_ce1() {
    WBRAM_7_0_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_6_d0() {
    WBRAM_7_0_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_6_d1() {
    WBRAM_7_0_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_6_we0() {
    WBRAM_7_0_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_7_0_6_we1() {
    WBRAM_7_0_6_we1 = ap_const_logic_0;
}

}

