0.6
2017.4
Dec 15 2017
21:07:18
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sim_1/imports/new/network_tb_rtl.sv,1589357910,systemVerilog,,,,network_tb_rtl,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sim_1/imports/new/single_neuron_test_tb_rtl.sv,1589454169,systemVerilog,,,,single_neuron_test_tb_rtl,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sim_1/new/network_tb.sv,1589555543,systemVerilog,,,,network_tb,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sim_1/new/single_neuron_test_tb.sv,1588431969,systemVerilog,,,,single_neuron_test_tb,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv,1589563955,systemVerilog,,G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv,,network_rtl,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv,1589556722,systemVerilog,,G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv,,neuron_layer1_rtl,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv,1589545474,systemVerilog,,G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv,,neuron_layer2_rtl,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv,1589545549,systemVerilog,,G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv,,neuron_layer3_rtl,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv,1589545582,systemVerilog,,G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sim_1/imports/new/network_tb_rtl.sv,,neuron_layer4_rtl,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/single_neuron_test_rtl.sv,1589537029,systemVerilog,,G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sim_1/imports/new/single_neuron_test_tb_rtl.sv,,single_neuron_test_rtl,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv,1589354526,systemVerilog,,G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/neuron_layer1.v,,network,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/neuron_layer1.v,1589357063,systemVerilog,,G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/neuron_layer2.sv,,neuron_layer1,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/neuron_layer2.sv,1589357063,systemVerilog,,G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/neuron_layer3.sv,,neuron_layer2,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/neuron_layer3.sv,1589357040,systemVerilog,,G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/neuron_layer4.sv,,neuron_layer3,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/neuron_layer4.sv,1589297243,systemVerilog,,G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sim_1/new/network_tb.sv,,neuron_layer4,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/single_neuron_test.sv,1588431976,systemVerilog,,G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sim_1/imports/new/single_neuron_test_tb_rtl.sv,,single_neuron_test,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
