

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Thu May  9 22:03:05 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_27 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.879 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        3|        3|         3|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    7197|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   480|       0|    2262|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|    3470|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   480|    3470|    9576|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    19|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U23  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U24  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U25  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U26  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U27  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U28  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U29  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U30  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U31  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U32  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U33  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U34  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U35  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U36  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U37  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U38  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U39  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U40  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U41  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U42  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U43  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U44  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U45  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U46  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U47  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U48  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U49  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U50  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U51  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U52  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_9_4_63_1_1_U53         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U54         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U55         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U56         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U57         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U58         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U59         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U60         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U61         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U62         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U63         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U64         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U65         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U66         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U67         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U68         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U69         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U70         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0| 480|  0|2262|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln36_fu_902_p2         |         +|   0|  0|   12|           4|           4|
    |add_ln43_1_fu_736_p2       |         +|   0|  0|   12|           4|           3|
    |add_ln43_2_fu_814_p2       |         +|   0|  0|   12|           4|           3|
    |add_ln43_3_fu_1618_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln43_4_fu_1624_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln43_5_fu_1999_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln43_6_fu_2003_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln43_fu_658_p2         |         +|   0|  0|   12|           4|           2|
    |add_ln50_10_fu_1757_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_11_fu_2019_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_13_fu_1822_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_14_fu_1828_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_15_fu_2029_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_17_fu_1879_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_18_fu_1885_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_19_fu_2039_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_21_fu_1922_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_22_fu_1928_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_23_fu_2049_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_2_fu_1442_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln50_3_fu_1989_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_5_fu_1682_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln50_6_fu_1688_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln50_7_fu_2009_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_9_fu_1751_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln50_fu_1979_p2        |         +|   0|  0|  128|         128|         128|
    |arr_16_fu_1983_p2          |         +|   0|  0|  128|         128|         128|
    |arr_17_fu_1993_p2          |         +|   0|  0|  128|         128|         128|
    |arr_18_fu_2013_p2          |         +|   0|  0|  128|         128|         128|
    |arr_19_fu_2023_p2          |         +|   0|  0|  128|         128|         128|
    |arr_20_fu_2033_p2          |         +|   0|  0|  128|         128|         128|
    |arr_21_fu_2043_p2          |         +|   0|  0|  128|         128|         128|
    |arr_22_fu_2053_p2          |         +|   0|  0|  128|         128|         128|
    |arr_fu_1973_p2             |         +|   0|  0|  135|         128|         128|
    |sub_ln34_10_fu_870_p2      |         -|   0|  0|   12|           4|           4|
    |sub_ln34_11_fu_896_p2      |         -|   0|  0|   12|           4|           4|
    |sub_ln34_1_fu_636_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_2_fu_652_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_3_fu_688_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_4_fu_704_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_5_fu_730_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_6_fu_766_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_7_fu_792_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_8_fu_808_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_9_fu_854_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_fu_620_p2         |         -|   0|  0|   12|           4|           4|
    |and_ln50_10_fu_1719_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_11_fu_1732_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_12_fu_1745_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_13_fu_1803_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_14_fu_1816_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_15_fu_1873_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_1_fu_1182_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_2_fu_1195_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_3_fu_1410_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_4_fu_1423_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_5_fu_1436_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_6_fu_1637_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_7_fu_1650_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_8_fu_1663_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_9_fu_1676_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_fu_1968_p2        |       and|   0|  0|  128|         128|         128|
    |icmp_ln36_fu_568_p2        |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln43_1_fu_580_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln43_fu_574_p2        |      icmp|   0|  0|   12|           4|           5|
    |icmp_ln50_10_fu_798_p2     |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln50_11_fu_820_p2     |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_12_fu_844_p2     |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln50_13_fu_860_p2     |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln50_14_fu_886_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln50_1_fu_626_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_2_fu_642_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_3_fu_664_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_4_fu_678_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_5_fu_694_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_6_fu_720_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln50_7_fu_742_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_8_fu_756_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_9_fu_782_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln50_fu_610_p2        |      icmp|   0|  0|   12|           4|           3|
    |select_ln34_1_fu_670_p3    |    select|   0|  0|    5|           1|           3|
    |select_ln34_2_fu_748_p3    |    select|   0|  0|    5|           1|           3|
    |select_ln34_3_fu_826_p3    |    select|   0|  0|    5|           1|           3|
    |select_ln34_fu_602_p3      |    select|   0|  0|    5|           1|           3|
    |select_ln43_1_fu_931_p3    |    select|   0|  0|   64|           1|          64|
    |select_ln43_2_fu_1148_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln43_3_fu_1165_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln43_4_fu_1377_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln43_5_fu_1393_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln43_6_fu_1593_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln43_7_fu_1608_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln43_fu_913_p3      |    select|   0|  0|   64|           1|          64|
    |select_ln50_10_fu_1630_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_11_fu_1643_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_12_fu_1656_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_13_fu_1669_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_14_fu_1712_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_15_fu_1725_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_16_fu_1738_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_17_fu_1796_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_18_fu_1809_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_19_fu_1866_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_1_fu_1201_p3   |    select|   0|  0|   62|           1|          63|
    |select_ln50_2_fu_1448_p3   |    select|   0|  0|   62|           1|          63|
    |select_ln50_3_fu_1694_p3   |    select|   0|  0|   62|           1|          63|
    |select_ln50_4_fu_1961_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_5_fu_1175_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_6_fu_1188_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_7_fu_1403_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_8_fu_1416_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_9_fu_1429_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_fu_941_p3      |    select|   0|  0|   62|           1|          63|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 7197|        6050|        6802|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add30_383_fu_138         |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    4|          8|
    |arr_10_fu_150            |   9|          2|  128|        256|
    |arr_11_fu_154            |   9|          2|  128|        256|
    |arr_12_fu_158            |   9|          2|  128|        256|
    |arr_13_fu_162            |   9|          2|  128|        256|
    |arr_14_fu_166            |   9|          2|  128|        256|
    |arr_15_fu_170            |   9|          2|  128|        256|
    |arr_8_fu_142             |   9|          2|  128|        256|
    |arr_9_fu_146             |   9|          2|  128|        256|
    |i_fu_174                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         26| 1162|       2324|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add30_383_fu_138                  |  128|   0|  128|          0|
    |add_ln43_3_reg_2624               |  128|   0|  128|          0|
    |add_ln43_4_reg_2629               |  128|   0|  128|          0|
    |add_ln50_10_reg_2649              |  128|   0|  128|          0|
    |add_ln50_13_reg_2654              |  128|   0|  128|          0|
    |add_ln50_14_reg_2659              |  128|   0|  128|          0|
    |add_ln50_17_reg_2664              |  128|   0|  128|          0|
    |add_ln50_18_reg_2669              |  128|   0|  128|          0|
    |add_ln50_21_reg_2674              |  128|   0|  128|          0|
    |add_ln50_22_reg_2679              |  128|   0|  128|          0|
    |add_ln50_2_reg_2619               |  128|   0|  128|          0|
    |add_ln50_5_reg_2634               |  128|   0|  128|          0|
    |add_ln50_6_reg_2639               |  128|   0|  128|          0|
    |add_ln50_9_reg_2644               |  128|   0|  128|          0|
    |and_ln50_1_reg_2604               |  128|   0|  128|          0|
    |and_ln50_2_reg_2609               |  128|   0|  128|          0|
    |and_ln50_4_reg_2614               |  128|   0|  128|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |arr_10_fu_150                     |  128|   0|  128|          0|
    |arr_11_fu_154                     |  128|   0|  128|          0|
    |arr_12_fu_158                     |  128|   0|  128|          0|
    |arr_13_fu_162                     |  128|   0|  128|          0|
    |arr_14_fu_166                     |  128|   0|  128|          0|
    |arr_15_fu_170                     |  128|   0|  128|          0|
    |arr_8_fu_142                      |  128|   0|  128|          0|
    |arr_9_fu_146                      |  128|   0|  128|          0|
    |conv45_cast_reg_2417              |   64|   0|  128|         64|
    |i_fu_174                          |    4|   0|    4|          0|
    |icmp_ln36_reg_2425                |    1|   0|    1|          0|
    |icmp_ln43_1_reg_2437              |    1|   0|    1|          0|
    |icmp_ln43_reg_2429                |    1|   0|    1|          0|
    |icmp_ln50_10_reg_2552             |    1|   0|    1|          0|
    |icmp_ln50_11_reg_2563             |    1|   0|    1|          0|
    |icmp_ln50_12_reg_2569             |    1|   0|    1|          0|
    |icmp_ln50_13_reg_2579             |    1|   0|    1|          0|
    |icmp_ln50_14_reg_2589             |    1|   0|    1|          0|
    |icmp_ln50_1_reg_2465              |    1|   0|    1|          0|
    |icmp_ln50_2_reg_2475              |    1|   0|    1|          0|
    |icmp_ln50_3_reg_2488              |    1|   0|    1|          0|
    |icmp_ln50_4_reg_2494              |    1|   0|    1|          0|
    |icmp_ln50_5_reg_2504              |    1|   0|    1|          0|
    |icmp_ln50_6_reg_2514              |    1|   0|    1|          0|
    |icmp_ln50_7_reg_2526              |    1|   0|    1|          0|
    |icmp_ln50_8_reg_2532              |    1|   0|    1|          0|
    |icmp_ln50_9_reg_2542              |    1|   0|    1|          0|
    |icmp_ln50_reg_2455                |    1|   0|    1|          0|
    |mul_ln50_reg_2599                 |  128|   0|  128|          0|
    |sub_ln34_10_reg_2584              |    4|   0|    4|          0|
    |sub_ln34_11_reg_2594              |    4|   0|    4|          0|
    |sub_ln34_1_reg_2470               |    4|   0|    4|          0|
    |sub_ln34_2_reg_2480               |    4|   0|    4|          0|
    |sub_ln34_3_reg_2499               |    4|   0|    4|          0|
    |sub_ln34_4_reg_2509               |    4|   0|    4|          0|
    |sub_ln34_5_reg_2519               |    4|   0|    4|          0|
    |sub_ln34_6_reg_2537               |    4|   0|    4|          0|
    |sub_ln34_7_reg_2547               |    4|   0|    4|          0|
    |sub_ln34_8_reg_2557               |    4|   0|    4|          0|
    |sub_ln34_9_reg_2574               |    4|   0|    4|          0|
    |sub_ln34_reg_2460                 |    4|   0|    4|          0|
    |tmp_18_reg_2450                   |    1|   0|    1|          0|
    |tmp_18_reg_2450_pp0_iter1_reg     |    1|   0|    1|          0|
    |tmp_reg_2445                      |    1|   0|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 3470|   0| 3534|         64|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|arg1_r_8_reload         |   in|   64|     ap_none|                arg1_r_8_reload|        scalar|
|arg1_r_4_reload         |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg2_r_4_reload         |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_reload           |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|conv45                  |   in|   64|     ap_none|                         conv45|        scalar|
|arg2_r_7_cast           |   in|   63|     ap_none|                  arg2_r_7_cast|        scalar|
|arg2_r_8_cast           |   in|   63|     ap_none|                  arg2_r_8_cast|        scalar|
|arg2_r_6_cast           |   in|   63|     ap_none|                  arg2_r_6_cast|        scalar|
|arg2_r_5_cast           |   in|   63|     ap_none|                  arg2_r_5_cast|        scalar|
|arg2_r_4_cast           |   in|   63|     ap_none|                  arg2_r_4_cast|        scalar|
|arg2_r_3_cast           |   in|   63|     ap_none|                  arg2_r_3_cast|        scalar|
|arg2_r_2_cast           |   in|   63|     ap_none|                  arg2_r_2_cast|        scalar|
|arg2_r_1_cast           |   in|   63|     ap_none|                  arg2_r_1_cast|        scalar|
|arg1_r_7_reload         |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg1_r_3_reload         |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg2_r_5_reload         |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_1_reload         |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg1_r_6_reload         |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_2_reload         |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg2_r_6_reload         |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg2_r_2_reload         |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg1_r_5_reload         |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_1_reload         |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg2_r_7_reload         |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|arg2_r_3_reload         |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|add55_791_out           |  out|  128|      ap_vld|                  add55_791_out|       pointer|
|add55_791_out_ap_vld    |  out|    1|      ap_vld|                  add55_791_out|       pointer|
|add55_690_out           |  out|  128|      ap_vld|                  add55_690_out|       pointer|
|add55_690_out_ap_vld    |  out|    1|      ap_vld|                  add55_690_out|       pointer|
|add55_589_out           |  out|  128|      ap_vld|                  add55_589_out|       pointer|
|add55_589_out_ap_vld    |  out|    1|      ap_vld|                  add55_589_out|       pointer|
|add55_488_out           |  out|  128|      ap_vld|                  add55_488_out|       pointer|
|add55_488_out_ap_vld    |  out|    1|      ap_vld|                  add55_488_out|       pointer|
|add55_37087_out         |  out|  128|      ap_vld|                add55_37087_out|       pointer|
|add55_37087_out_ap_vld  |  out|    1|      ap_vld|                add55_37087_out|       pointer|
|add55_25586_out         |  out|  128|      ap_vld|                add55_25586_out|       pointer|
|add55_25586_out_ap_vld  |  out|    1|      ap_vld|                add55_25586_out|       pointer|
|add55_14085_out         |  out|  128|      ap_vld|                add55_14085_out|       pointer|
|add55_14085_out_ap_vld  |  out|    1|      ap_vld|                add55_14085_out|       pointer|
|add5584_out             |  out|  128|      ap_vld|                    add5584_out|       pointer|
|add5584_out_ap_vld      |  out|    1|      ap_vld|                    add5584_out|       pointer|
|add30_383_out           |  out|  128|      ap_vld|                  add30_383_out|       pointer|
|add30_383_out_ap_vld    |  out|    1|      ap_vld|                  add30_383_out|       pointer|
+------------------------+-----+-----+------------+-------------------------------+--------------+

