--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Documents\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 3 -n 3 -fastpaths -xml DISPLAY_UNIT.twx DISPLAY_UNIT.ncd -o
DISPLAY_UNIT.twr DISPLAY_UNIT.pcf -ucf Nexys4DDR_Master.ucf

Design file:              DISPLAY_UNIT.ncd
Physical constraint file: DISPLAY_UNIT.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    1.335(R)|      FAST  |    1.693(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
dis<0>         |        10.113(R)|      SLOW  |         3.716(R)|      FAST  |clk_BUFGP         |   0.000|
dis<1>         |        10.290(R)|      SLOW  |         3.812(R)|      FAST  |clk_BUFGP         |   0.000|
dis<2>         |        11.219(R)|      SLOW  |         4.376(R)|      FAST  |clk_BUFGP         |   0.000|
dis<3>         |        11.094(R)|      SLOW  |         4.275(R)|      FAST  |clk_BUFGP         |   0.000|
dis<4>         |        10.386(R)|      SLOW  |         3.934(R)|      FAST  |clk_BUFGP         |   0.000|
dis<5>         |        10.961(R)|      SLOW  |         4.233(R)|      FAST  |clk_BUFGP         |   0.000|
dis<6>         |        11.756(R)|      SLOW  |         4.600(R)|      FAST  |clk_BUFGP         |   0.000|
dis<7>         |        11.305(R)|      SLOW  |         4.351(R)|      FAST  |clk_BUFGP         |   0.000|
io_rdy         |         9.168(R)|      SLOW  |         3.783(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<0>     |        11.372(R)|      SLOW  |         4.109(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<1>     |        11.725(R)|      SLOW  |         4.480(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<2>     |        11.723(R)|      SLOW  |         4.310(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<3>     |        11.969(R)|      SLOW  |         4.463(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<4>     |        11.512(R)|      SLOW  |         4.294(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<5>     |        12.059(R)|      SLOW  |         4.547(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<6>     |        12.001(R)|      SLOW  |         4.495(R)|      FAST  |clk_BUFGP         |   0.000|
st_indicator<0>|         9.098(R)|      SLOW  |         3.319(R)|      FAST  |clk_BUFGP         |   0.000|
st_indicator<1>|         9.171(R)|      SLOW  |         3.336(R)|      FAST  |clk_BUFGP         |   0.000|
st_indicator<2>|         9.123(R)|      SLOW  |         3.327(R)|      FAST  |clk_BUFGP         |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.914|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 12 21:01:40 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 674 MB



