<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>TX_Block_AP</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dac_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DAC_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dac_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DAC_ACLK.ASSOCIATED_RESET">dac_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DAC_ACLK.ASSOCIATED_BUSIF">M00_AXIS:M01_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>TX_Block_AP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_axis_broadcaster_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_axis_data_fifo_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b6eb327f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>TX_Block_AP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_axis_broadcaster_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_axis_data_fifo_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>66fa146e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d843b4e3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2366a22d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>dac_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trn_pulse_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid_temp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>send_pkt_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>load_data_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="7" spirit:rangeType="long">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="8" spirit:rangeType="long">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M01 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH" spirit:order="10" spirit:rangeType="long">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>STREAM</spirit:name>
        <spirit:displayName>Stream</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.STREAM">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH">256</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_0db4ce29</spirit:name>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_broadcaster_0/axis_broadcaster_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_data_fifo_1/axis_data_fifo_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_data_fifo_0/axis_data_fifo_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_strm_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/DATA_MEM_AP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SHAPING_FILTER_v2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TX_BLOCK_AP_v3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TX_Block_AP_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TX_Block_AP_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda45423</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_axis_broadcaster_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_broadcaster" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_axis_data_fifo_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_data_fifo" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axis_broadcaster_0/axis_broadcaster_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_data_fifo_1/axis_data_fifo_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_data_fifo_0/axis_data_fifo_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_strm_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/DATA_MEM_AP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SHAPING_FILTER_v2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TX_BLOCK_AP_v3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TX_Block_AP_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TX_Block_AP_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_axis_broadcaster_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_broadcaster" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_axis_data_fifo_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_data_fifo" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/TX_Block_AP_v1_0/data/TX_Block_AP.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TX_Block_AP_v1_0/data/TX_Block_AP.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TX_Block_AP_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TX_Block_AP_v1_0/src/TX_Block_AP.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TX_Block_AP_v1_0/src/TX_Block_AP.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TX_Block_AP_v1_0/src/TX_Block_AP_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/TX_Block_AP_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2366a22d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_0db4ce29" spirit:order="7">256</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_0db4ce29" spirit:order="8">256</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M01 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M01_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_0db4ce29" spirit:order="10">256</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M01_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">TX_Block_AP_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>STREAM</spirit:name>
      <spirit:displayName>Stream</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.STREAM">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXIS_TDATA_WIDTH">256</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>TX_Block_AP_v1.0</xilinx:displayName>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-22T09:46:07Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1ae449_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55615c28_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@998ddc5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40dcf075_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63746f1f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e1c80c8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3752fa0a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fef418d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b344f48_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec1660c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5a857e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79fbc872_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab49d05_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6708cf71_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd5a46c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77241e2f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2761feac_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425bf32f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c823bf9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0cc976_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58760184_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca22867_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df2f1fc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3883ee53_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c6c91c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23cefade_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338591fc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d92e80b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b48f015_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aefc6bd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d40cb6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300094bc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b41684b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f54ab74_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4ee8ae_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c09c40_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c340a4e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8f9b07_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac5c947_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ae3313_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d9251d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601bddec_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a9033d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313de2a0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff17f7b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@259afb33_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d6b8bf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136b5d90_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7491eec3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435d7ec_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3720aa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb61980_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709c6aea_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b213c3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564ab782_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402dc2e5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0ef25f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69bf5db_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69fab108_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb5ad8b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53cfc240_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f5ce36_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5844edeb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be1feaf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3541f195_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70052147_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1dd270_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a1f5b4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1ce240_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742e1561_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5443c430_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125e5fda_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682df811_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af33b7d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c58b699_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67aaf47d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694c15c2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2f3b2f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79183c4d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb4a6dc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68926bbe_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66145aa6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5f6c93_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74dd5df_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7668e745_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ad0c98_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204244cc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6daab452_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb1c96f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75de1ead_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f2810c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212931ed_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13cd3c0d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73932748_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9a23b4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7949d319_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d644e1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36325876_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e6be14_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf57d53_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51efc797_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298e5518_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73cce1d0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f399fe_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf4cc32_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1033ec70_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253660bd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d909363_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f7e3064_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b7f0a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dfc037b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57cc0bf0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1370b62c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f9f86e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34315f85_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35676f95_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126e2de4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445ff1f9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281d7e6c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b50313_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76dc662a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c82cbe_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d357635_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b4f9b03_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f002b51_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4c2ec4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a026c47_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2501c10e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e39a155_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51235ccb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6340f16a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5302026f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148b74e9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b744f74_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51753940_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f092bcc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5572d31f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c21150b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e9a438_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f614db_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c9aa12_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20708f86_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d5bb346_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e025449_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394d76a6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7663bfbc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558cb10f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4149525c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4113c2ec_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736506a1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28933875_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc38619_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb51fa3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a54b49_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ca800e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3730a568_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2f1e4c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c0da9d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ddd925_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50101a5a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a663a1b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e09d3d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbd6b25_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5a0458_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d2371f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba71b0e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e30d38e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef014f4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312492cb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515f8bff_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ffbb06_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5578b221_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580a86b8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e95b83_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c899f78_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3c5676_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31702084_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2acee5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624ca40f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d50daf4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235ac433_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d72c16e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1e2f51_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51817b31_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c86b026_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7831aa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b63eea4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e7546d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d2672f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30846470_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d042e63_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3e0559_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524cf2a9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b3ef90_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f323f52_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145b8da3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b89ceec_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17868b89_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281ed78a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a089ac_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49457bd1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3768aa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c407b81_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412fc1d7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1771e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f206c59_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15885fd4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4544b2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5616f975_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b914d52_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3722096c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d871c90_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e59b0e3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8e3695_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b646379_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9187038_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708501d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b43b8aa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7a576c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2916c50_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f568cc2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c918ed_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66216dda_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e277869_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223a67d0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a70e08_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a1f050_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1237c2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b532d21_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11190e73_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a26fde_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2beab8_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177fe9eb_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39242ac0_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61dff924_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1ebe3a_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24dfe1ac_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770e7ce6_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ecbd00_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34870209_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a85bcc2_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6980d4ac_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565eaa1f_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d584fc2_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23cfbac7_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a280e1_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/TX_Block_AP_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a2821676"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c659b654"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e1b3efb4"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="42092e54"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f7449dfc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
