{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543496274580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543496274585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 13:57:53 2018 " "Processing started: Thu Nov 29 13:57:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543496274585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496274585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496274586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543496274845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543496274845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR " "Found entity 1: AC_MOTOR" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAX1000.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAX1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAX1000 " "Found entity 1: MAX1000" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/PLL/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file src/PLL/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287258 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/FLOATING_POINT/CONST_SGL/CONST_INT.v " "Can't analyze file -- file src/FLOATING_POINT/CONST_SGL/CONST_INT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543496287259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SPI/HOST/SPI_HOST.v 2 2 " "Found 2 design units, including 2 entities, in source file src/SPI/HOST/SPI_HOST.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_HOST " "Found entity 1: SPI_HOST" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287260 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_INP_FILTER_HOST " "Found entity 2: SPI_INP_FILTER_HOST" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DC_MOTOR/DC_MOTOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/DC_MOTOR/DC_MOTOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_MOTOR " "Found entity 1: DC_MOTOR" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/DC_MOTOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GENERATOR " "Found entity 1: CLOCK_GENERATOR" {  } { { "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_MCP3201 " "Found entity 1: ADC_MCP3201" {  } { { "src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v 1 1 " "Found 1 design units, including 1 entities, in source file src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIG_INP_FILTER " "Found entity 1: DIG_INP_FILTER" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RGB/RGB_PL9823/RGB_PL9823.v 1 1 " "Found 1 design units, including 1 entities, in source file src/RGB/RGB_PL9823/RGB_PL9823.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_PL9823 " "Found entity 1: RGB_PL9823" {  } { { "src/RGB/RGB_PL9823/RGB_PL9823.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_MCP4921 " "Found entity 1: DAC_MCP4921" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SPI/ZUWEISUNG/ZUWEISUNG.v 4 4 " "Found 4 design units, including 4 entities, in source file src/SPI/ZUWEISUNG/ZUWEISUNG.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_IN_VAR_FT2232 " "Found entity 1: DATA_IN_VAR_FT2232" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287265 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATA_OUT_VAR_FT2232 " "Found entity 2: DATA_OUT_VAR_FT2232" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287265 ""} { "Info" "ISGN_ENTITY_NAME" "3 DATA_IN_VAR_RPI " "Found entity 3: DATA_IN_VAR_RPI" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287265 ""} { "Info" "ISGN_ENTITY_NAME" "4 DATA_OUT_VAR_RPI " "Found entity 4: DATA_OUT_VAR_RPI" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/TOOLBOX/SEL/SEL.v 3 3 " "Found 3 design units, including 3 entities, in source file src/TOOLBOX/SEL/SEL.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL_SPI_INPUT " "Found entity 1: SEL_SPI_INPUT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287266 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEL_1_BIT " "Found entity 2: SEL_1_BIT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287266 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEL_12_BIT " "Found entity 3: SEL_12_BIT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/TOOLBOX/MAX/MAX.v 1 1 " "Found 1 design units, including 1 entities, in source file src/TOOLBOX/MAX/MAX.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX_12_BIT " "Found entity 1: MAX_12_BIT" {  } { { "src/TOOLBOX/MAX/MAX.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/MAX/MAX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/CLOCK/WDT/WDT.v 1 1 " "Found 1 design units, including 1 entities, in source file src/CLOCK/WDT/WDT.v" { { "Info" "ISGN_ENTITY_NAME" "1 WDT " "Found entity 1: WDT" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/WDT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCK_DIAGRAM " "Found entity 1: BLOCK_DIAGRAM" {  } { { "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v 1 1 " "Found 1 design units, including 1 entities, in source file src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v" { { "Info" "ISGN_ENTITY_NAME" "1 GLUE_LOGIC " "Found entity 1: GLUE_LOGIC" {  } { { "src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_MCP3201_MOV_AVG " "Found entity 1: ADC_MCP3201_MOV_AVG" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_TIMER/APP_TIMER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/APP_TIMER/APP_TIMER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 APP_TIMER " "Found entity 1: APP_TIMER" {  } { { "src/APP_TIMER/APP_TIMER.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/APP_TIMER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_TIMER/TIMER_APP.v 2 2 " "Found 2 design units, including 2 entities, in source file src/APP_TIMER/TIMER_APP.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER_APP " "Found entity 1: TIMER_APP" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287271 ""} { "Info" "ISGN_ENTITY_NAME" "2 HEX_SEG_7 " "Found entity 2: HEX_SEG_7" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287271 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/APP_TIMER/HEX_SEG_7.v " "Can't analyze file -- file src/APP_TIMER/HEX_SEG_7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543496287272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 APP_IO_EXPANDER " "Found entity 1: APP_IO_EXPANDER" {  } { { "src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287272 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 CLIENT_MCP23S17.v(59) " "Verilog HDL Expression warning at CLIENT_MCP23S17.v(59): truncated literal to match 5 bits" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543496287273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_COUNTER clk_counter CLIENT_MCP23S17.v(229) " "Verilog HDL Declaration information at CLIENT_MCP23S17.v(229): object \"CLK_COUNTER\" differs only in case from object \"clk_counter\" in the same scope" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543496287273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v 3 3 " "Found 3 design units, including 3 entities, in source file src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLIENT_MCP23S17 " "Found entity 1: CLIENT_MCP23S17" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287274 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFTER_24_BIT " "Found entity 2: SHIFTER_24_BIT" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287274 ""} { "Info" "ISGN_ENTITY_NAME" "3 SPI_INP_FILTER_CLIENT " "Found entity 3: SPI_INP_FILTER_CLIENT" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v 1 1 " "Found 1 design units, including 1 entities, in source file src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO16_VERILOG " "Found entity 1: IO16_VERILOG" {  } { { "src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCK_DIAGRAM_START " "Found entity 1: BLOCK_DIAGRAM_START" {  } { { "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BASIS/VERILOG/TEST/TEST.v 1 1 " "Found 1 design units, including 1 entities, in source file src/BASIS/VERILOG/TEST/TEST.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "src/BASIS/VERILOG/TEST/TEST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v 2 2 " "Found 2 design units, including 2 entities, in source file src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" { { "Info" "ISGN_ENTITY_NAME" "1 QUADRATUR_ENCODER " "Found entity 1: QUADRATUR_ENCODER" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287277 ""} { "Info" "ISGN_ENTITY_NAME" "2 ENC_INP_FILTER " "Found entity 2: ENC_INP_FILTER" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v 1 1 " "Found 1 design units, including 1 entities, in source file src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v" { { "Info" "ISGN_ENTITY_NAME" "1 QUADRATUR_ENCODER_SIMPLE " "Found entity 1: QUADRATUR_ENCODER_SIMPLE" {  } { { "src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287277 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MAX1000_SPI.bdf " "Can't analyze file -- file MAX1000_SPI.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543496287278 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/BASIS/VERILOG/DEMO/DEMO.v " "Can't analyze file -- file src/BASIS/VERILOG/DEMO/DEMO.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543496287279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DEMO/DEMO.v 1 1 " "Found 1 design units, including 1 entities, in source file src/DEMO/DEMO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMO " "Found entity 1: DEMO" {  } { { "src/DEMO/DEMO.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/DEMO/DEMO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAX1000_DEMO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAX1000_DEMO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAX1000_DEMO " "Found entity 1: MAX1000_DEMO" {  } { { "MAX1000_DEMO.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DEMO/ZUWEISUNG_SPI_DEMO.v 2 2 " "Found 2 design units, including 2 entities, in source file src/DEMO/ZUWEISUNG_SPI_DEMO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_IN_VAR_RPI_DEMO " "Found entity 1: DATA_IN_VAR_RPI_DEMO" {  } { { "src/DEMO/ZUWEISUNG_SPI_DEMO.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/DEMO/ZUWEISUNG_SPI_DEMO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287281 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATA_OUT_VAR_RPI_DEMO " "Found entity 2: DATA_OUT_VAR_RPI_DEMO" {  } { { "src/DEMO/ZUWEISUNG_SPI_DEMO.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/DEMO/ZUWEISUNG_SPI_DEMO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RGB/RGB_PL9823/RGB_PL9823_OFF.v 1 1 " "Found 1 design units, including 1 entities, in source file src/RGB/RGB_PL9823/RGB_PL9823_OFF.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_PL9823_OFF " "Found entity 1: RGB_PL9823_OFF" {  } { { "src/RGB/RGB_PL9823/RGB_PL9823_OFF.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823_OFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SPI_CS_OUT SPI_HOST.v(50) " "Verilog HDL Implicit Net warning at SPI_HOST.v(50): created implicit net for \"SPI_CS_OUT\"" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_miso_filter CLIENT_MCP23S17.v(56) " "Verilog HDL Implicit Net warning at CLIENT_MCP23S17.v(56): created implicit net for \"spi_miso_filter\"" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287282 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAX1000 " "Elaborating entity \"MAX1000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543496287359 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "J4_P3 " "Pin \"J4_P3\" not connected" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1464 -256 -80 1480 "J4_P3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543496287361 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "J4_P2 " "Pin \"J4_P2\" not connected" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1448 -256 -80 1464 "J4_P2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543496287361 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BDBUS4 " "Pin \"BDBUS4\" not connected" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1576 -256 -80 1592 "BDBUS4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543496287361 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BDBUS5 " "Pin \"BDBUS5\" not connected" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1552 -256 -80 1568 "BDBUS5" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543496287361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_PL9823 RGB_PL9823:rgb_pl_9823 " "Elaborating entity \"RGB_PL9823\" for hierarchy \"RGB_PL9823:rgb_pl_9823\"" {  } { { "MAX1000.bdf" "rgb_pl_9823" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 888 1240 1440 1096 "rgb_pl_9823" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RGB_PL9823.v(37) " "Verilog HDL assignment warning at RGB_PL9823.v(37): truncated value with size 32 to match size of target (12)" {  } { { "src/RGB/RGB_PL9823/RGB_PL9823.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287364 "|MAX1000|RGB_PL9823:rgb_pl_9823"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RGB_PL9823.v(71) " "Verilog HDL assignment warning at RGB_PL9823.v(71): truncated value with size 32 to match size of target (12)" {  } { { "src/RGB/RGB_PL9823/RGB_PL9823.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287364 "|MAX1000|RGB_PL9823:rgb_pl_9823"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RGB_PL9823.v(75) " "Verilog HDL assignment warning at RGB_PL9823.v(75): truncated value with size 32 to match size of target (8)" {  } { { "src/RGB/RGB_PL9823/RGB_PL9823.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287364 "|MAX1000|RGB_PL9823:rgb_pl_9823"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "MAX1000.bdf" "pll" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 136 -144 96 288 "pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "altpll_component" { Text "/home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496287421 ""}  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543496287421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496287463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_OUT_VAR_RPI DATA_OUT_VAR_RPI:data_out_var_rpi " "Elaborating entity \"DATA_OUT_VAR_RPI\" for hierarchy \"DATA_OUT_VAR_RPI:data_out_var_rpi\"" {  } { { "MAX1000.bdf" "data_out_var_rpi" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 144 1168 1464 832 "data_out_var_rpi" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_HOST SPI_HOST:spi_host_rpi " "Elaborating entity \"SPI_HOST\" for hierarchy \"SPI_HOST:spi_host_rpi\"" {  } { { "MAX1000.bdf" "spi_host_rpi" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 112 808 1072 256 "spi_host_rpi" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287467 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_CS_OUT SPI_HOST.v(50) " "Verilog HDL or VHDL warning at SPI_HOST.v(50): object \"SPI_CS_OUT\" assigned a value but never read" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543496287474 "|MAX1000|SPI_HOST:spi_host_rpi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(121) " "Verilog HDL assignment warning at SPI_HOST.v(121): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287474 "|MAX1000|SPI_HOST:spi_host_rpi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(195) " "Verilog HDL assignment warning at SPI_HOST.v(195): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287474 "|MAX1000|SPI_HOST:spi_host_rpi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(200) " "Verilog HDL assignment warning at SPI_HOST.v(200): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287474 "|MAX1000|SPI_HOST:spi_host_rpi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(207) " "Verilog HDL assignment warning at SPI_HOST.v(207): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287474 "|MAX1000|SPI_HOST:spi_host_rpi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(217) " "Verilog HDL assignment warning at SPI_HOST.v(217): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287474 "|MAX1000|SPI_HOST:spi_host_rpi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INP_FILTER_HOST SPI_HOST:spi_host_rpi\|SPI_INP_FILTER_HOST:spi_inp_filter_cs " "Elaborating entity \"SPI_INP_FILTER_HOST\" for hierarchy \"SPI_HOST:spi_host_rpi\|SPI_INP_FILTER_HOST:spi_inp_filter_cs\"" {  } { { "src/SPI/HOST/SPI_HOST.v" "spi_inp_filter_cs" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST.v(245) " "Verilog HDL assignment warning at SPI_HOST.v(245): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287475 "|MAX1000|SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST.v(250) " "Verilog HDL assignment warning at SPI_HOST.v(250): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287475 "|MAX1000|SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WDT WDT:wdt " "Elaborating entity \"WDT\" for hierarchy \"WDT:wdt\"" {  } { { "MAX1000.bdf" "wdt" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 320 808 1008 432 "wdt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WDT.v(48) " "Verilog HDL assignment warning at WDT.v(48): truncated value with size 32 to match size of target (16)" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/WDT.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287477 "|MAX1000|WDT:wdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GENERATOR CLOCK_GENERATOR:clock_generator " "Elaborating entity \"CLOCK_GENERATOR\" for hierarchy \"CLOCK_GENERATOR:clock_generator\"" {  } { { "MAX1000.bdf" "clock_generator" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 528 808 1000 800 "clock_generator" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_IN_VAR_RPI DATA_IN_VAR_RPI:data_in_var_rpi " "Elaborating entity \"DATA_IN_VAR_RPI\" for hierarchy \"DATA_IN_VAR_RPI:data_in_var_rpi\"" {  } { { "MAX1000.bdf" "data_in_var_rpi" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 208 416 712 736 "data_in_var_rpi" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287481 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[175..152\] ZUWEISUNG.v(102) " "Output port \"DATA\[175..152\]\" at ZUWEISUNG.v(102) has no driver" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543496287482 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[51..48\] ZUWEISUNG.v(102) " "Output port \"DATA\[51..48\]\" at ZUWEISUNG.v(102) has no driver" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543496287482 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[35..32\] ZUWEISUNG.v(102) " "Output port \"DATA\[35..32\]\" at ZUWEISUNG.v(102) has no driver" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543496287482 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[19..16\] ZUWEISUNG.v(102) " "Output port \"DATA\[19..16\]\" at ZUWEISUNG.v(102) has no driver" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543496287482 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[3..0\] ZUWEISUNG.v(102) " "Output port \"DATA\[3..0\]\" at ZUWEISUNG.v(102) has no driver" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543496287482 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QUADRATUR_ENCODER QUADRATUR_ENCODER:quadratur_encoder " "Elaborating entity \"QUADRATUR_ENCODER\" for hierarchy \"QUADRATUR_ENCODER:quadratur_encoder\"" {  } { { "MAX1000.bdf" "quadratur_encoder" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 856 592 800 1000 "quadratur_encoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287482 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "latch_re QUADRATUR_ENCODER.v(24) " "Verilog HDL or VHDL warning at QUADRATUR_ENCODER.v(24): object \"latch_re\" assigned a value but never read" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543496287484 "|MAX1000|QUADRATUR_ENCODER:quadratur_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENC_INP_FILTER QUADRATUR_ENCODER:quadratur_encoder\|ENC_INP_FILTER:enc_inp_filter_a " "Elaborating entity \"ENC_INP_FILTER\" for hierarchy \"QUADRATUR_ENCODER:quadratur_encoder\|ENC_INP_FILTER:enc_inp_filter_a\"" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "enc_inp_filter_a" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 QUADRATUR_ENCODER.v(130) " "Verilog HDL assignment warning at QUADRATUR_ENCODER.v(130): truncated value with size 32 to match size of target (5)" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287485 "|MAX1000|QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 QUADRATUR_ENCODER.v(135) " "Verilog HDL assignment warning at QUADRATUR_ENCODER.v(135): truncated value with size 32 to match size of target (5)" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287485 "|MAX1000|QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QUADRATUR_ENCODER_SIMPLE QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple " "Elaborating entity \"QUADRATUR_ENCODER_SIMPLE\" for hierarchy \"QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple\"" {  } { { "MAX1000.bdf" "quadratur_encoder_simple" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1016 584 792 1128 "quadratur_encoder_simple" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_INP_FILTER DIG_INP_FILTER:dig_inp_filter_qe_a " "Elaborating entity \"DIG_INP_FILTER\" for hierarchy \"DIG_INP_FILTER:dig_inp_filter_qe_a\"" {  } { { "MAX1000.bdf" "dig_inp_filter_qe_a" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1616 -168 -24 1696 "dig_inp_filter_qe_a" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DIG_INP_FILTER.v(25) " "Verilog HDL assignment warning at DIG_INP_FILTER.v(25): truncated value with size 32 to match size of target (5)" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287487 "|MAX1000|DIG_INP_FILTER:dig_inp_filter_qe_a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DIG_INP_FILTER.v(30) " "Verilog HDL assignment warning at DIG_INP_FILTER.v(30): truncated value with size 32 to match size of target (5)" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287487 "|MAX1000|DIG_INP_FILTER:dig_inp_filter_qe_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEST TEST:verilog_test " "Elaborating entity \"TEST\" for hierarchy \"TEST:verilog_test\"" {  } { { "MAX1000.bdf" "verilog_test" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 792 -152 80 1096 "verilog_test" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IN8fe TEST.v(32) " "Verilog HDL or VHDL warning at TEST.v(32): object \"IN8fe\" assigned a value but never read" {  } { { "src/BASIS/VERILOG/TEST/TEST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543496287490 "|MAX1000|TEST:verilog_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IN9fe TEST.v(33) " "Verilog HDL or VHDL warning at TEST.v(33): object \"IN9fe\" assigned a value but never read" {  } { { "src/BASIS/VERILOG/TEST/TEST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543496287490 "|MAX1000|TEST:verilog_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TEST.v(62) " "Verilog HDL assignment warning at TEST.v(62): truncated value with size 32 to match size of target (8)" {  } { { "src/BASIS/VERILOG/TEST/TEST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287490 "|MAX1000|TEST:verilog_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TEST.v(63) " "Verilog HDL assignment warning at TEST.v(63): truncated value with size 32 to match size of target (8)" {  } { { "src/BASIS/VERILOG/TEST/TEST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287490 "|MAX1000|TEST:verilog_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GLUE_LOGIC GLUE_LOGIC:verilog_glue_logic " "Elaborating entity \"GLUE_LOGIC\" for hierarchy \"GLUE_LOGIC:verilog_glue_logic\"" {  } { { "MAX1000.bdf" "verilog_glue_logic" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 584 -144 32 760 "verilog_glue_logic" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOCK_DIAGRAM BLOCK_DIAGRAM:block_diagram " "Elaborating entity \"BLOCK_DIAGRAM\" for hierarchy \"BLOCK_DIAGRAM:block_diagram\"" {  } { { "MAX1000.bdf" "block_diagram" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 400 -144 8 560 "block_diagram" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287492 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK_1Hz " "Pin \"CLK_1Hz\" not connected" {  } { { "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" { { 72 184 352 88 "CLK_1Hz" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543496287492 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK_1MHz " "Pin \"CLK_1MHz\" not connected" {  } { { "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" { { 96 184 352 112 "CLK_1MHz" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543496287492 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543496287492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_MCP3201_MOV_AVG ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg " "Elaborating entity \"ADC_MCP3201_MOV_AVG\" for hierarchy \"ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg\"" {  } { { "MAX1000.bdf" "adc_mcp3201_u4_mov_avg" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1120 1240 1448 1232 "adc_mcp3201_u4_mov_avg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_MCP3201_MOV_AVG.v(74) " "Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(74): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287495 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_MCP3201_MOV_AVG.v(78) " "Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(78): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287496 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ADC_MCP3201_MOV_AVG.v(86) " "Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(86): truncated value with size 32 to match size of target (11)" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287496 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ADC_MCP3201_MOV_AVG.v(109) " "Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(109): truncated value with size 32 to match size of target (6)" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287496 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_MCP3201_MOV_AVG.v(123) " "Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(123): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287496 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_MCP3201 ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg\|ADC_MCP3201:adc_mcp3201 " "Elaborating entity \"ADC_MCP3201\" for hierarchy \"ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg\|ADC_MCP3201:adc_mcp3201\"" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "adc_mcp3201" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_MCP3201.v(48) " "Verilog HDL assignment warning at ADC_MCP3201.v(48): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287498 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_MCP3201.v(69) " "Verilog HDL assignment warning at ADC_MCP3201.v(69): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287498 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_MCP3201.v(81) " "Verilog HDL assignment warning at ADC_MCP3201.v(81): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287498 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR AC_MOTOR:inst2 " "Elaborating entity \"AC_MOTOR\" for hierarchy \"AC_MOTOR:inst2\"" {  } { { "MAX1000.bdf" "inst2" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1584 528 776 1760 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287499 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_amplitude AC_MOTOR.v(32) " "Verilog HDL or VHDL warning at AC_MOTOR.v(32): object \"temp_amplitude\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543496287501 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_cmp_temp AC_MOTOR.v(36) " "Verilog HDL or VHDL warning at AC_MOTOR.v(36): object \"adc_cmp_temp\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543496287501 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_temp AC_MOTOR.v(37) " "Verilog HDL or VHDL warning at AC_MOTOR.v(37): object \"adc_temp\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543496287501 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_adc AC_MOTOR.v(38) " "Verilog HDL or VHDL warning at AC_MOTOR.v(38): object \"en_adc\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543496287501 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctr_adc_latch AC_MOTOR.v(41) " "Verilog HDL or VHDL warning at AC_MOTOR.v(41): object \"ctr_adc_latch\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543496287502 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR.v(191) " "Verilog HDL assignment warning at AC_MOTOR.v(191): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287514 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR.v(211) " "Verilog HDL assignment warning at AC_MOTOR.v(211): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287518 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR.v(214) " "Verilog HDL assignment warning at AC_MOTOR.v(214): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287519 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cw_temp AC_MOTOR.v(225) " "Verilog HDL Always Construct warning at AC_MOTOR.v(225): variable \"cw_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543496287519 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ccw_temp AC_MOTOR.v(225) " "Verilog HDL Always Construct warning at AC_MOTOR.v(225): variable \"ccw_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543496287519 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cw_temp AC_MOTOR.v(230) " "Verilog HDL Always Construct warning at AC_MOTOR.v(230): variable \"cw_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543496287519 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ccw_temp AC_MOTOR.v(230) " "Verilog HDL Always Construct warning at AC_MOTOR.v(230): variable \"ccw_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543496287519 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cw_temp AC_MOTOR.v(237) " "Verilog HDL Always Construct warning at AC_MOTOR.v(237): variable \"cw_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543496287519 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ccw_temp AC_MOTOR.v(237) " "Verilog HDL Always Construct warning at AC_MOTOR.v(237): variable \"ccw_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543496287519 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cw_temp AC_MOTOR.v(241) " "Verilog HDL Always Construct warning at AC_MOTOR.v(241): variable \"cw_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543496287520 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ccw_temp AC_MOTOR.v(241) " "Verilog HDL Always Construct warning at AC_MOTOR.v(241): variable \"ccw_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543496287520 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT1 AC_MOTOR.v(220) " "Verilog HDL Always Construct warning at AC_MOTOR.v(220): inferring latch(es) for variable \"OUT1\", which holds its previous value in one or more paths through the always construct" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 220 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543496287520 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT2 AC_MOTOR.v(220) " "Verilog HDL Always Construct warning at AC_MOTOR.v(220): inferring latch(es) for variable \"OUT2\", which holds its previous value in one or more paths through the always construct" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 220 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543496287520 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR.v(266) " "Verilog HDL assignment warning at AC_MOTOR.v(266): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287520 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR.v(267) " "Verilog HDL assignment warning at AC_MOTOR.v(267): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287520 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.data_a 0 AC_MOTOR.v(42) " "Net \"sine.data_a\" at AC_MOTOR.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543496287524 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.waddr_a 0 AC_MOTOR.v(42) " "Net \"sine.waddr_a\" at AC_MOTOR.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543496287524 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.we_a 0 AC_MOTOR.v(42) " "Net \"sine.we_a\" at AC_MOTOR.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543496287524 "|MAX1000|AC_MOTOR:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT2 AC_MOTOR.v(220) " "Inferred latch for \"OUT2\" at AC_MOTOR.v(220)" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287525 "|MAX1000|AC_MOTOR:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1 AC_MOTOR.v(220) " "Inferred latch for \"OUT1\" at AC_MOTOR.v(220)" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496287525 "|MAX1000|AC_MOTOR:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_MCP4921 DAC_MCP4921:dac_mcp4921_u5 " "Elaborating entity \"DAC_MCP4921\" for hierarchy \"DAC_MCP4921:dac_mcp4921_u5\"" {  } { { "MAX1000.bdf" "dac_mcp4921_u5" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1280 592 808 1392 "dac_mcp4921_u5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_dac_re DAC_MCP4921.v(19) " "Verilog HDL or VHDL warning at DAC_MCP4921.v(19): object \"clk_dac_re\" assigned a value but never read" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543496287540 "|MAX1000|DAC_MCP4921:dac_mcp4921_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_MCP4921.v(67) " "Verilog HDL assignment warning at DAC_MCP4921.v(67): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287540 "|MAX1000|DAC_MCP4921:dac_mcp4921_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DAC_MCP4921.v(75) " "Verilog HDL assignment warning at DAC_MCP4921.v(75): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287540 "|MAX1000|DAC_MCP4921:dac_mcp4921_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_MCP4921.v(86) " "Verilog HDL assignment warning at DAC_MCP4921.v(86): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287540 "|MAX1000|DAC_MCP4921:dac_mcp4921_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_MCP4921.v(97) " "Verilog HDL assignment warning at DAC_MCP4921.v(97): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287540 "|MAX1000|DAC_MCP4921:dac_mcp4921_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_MCP4921.v(108) " "Verilog HDL assignment warning at DAC_MCP4921.v(108): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287540 "|MAX1000|DAC_MCP4921:dac_mcp4921_u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL_12_BIT SEL_12_BIT:inst " "Elaborating entity \"SEL_12_BIT\" for hierarchy \"SEL_12_BIT:inst\"" {  } { { "MAX1000.bdf" "inst" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1336 400 584 1448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "APP_TIMER APP_TIMER:app_timer " "Elaborating entity \"APP_TIMER\" for hierarchy \"APP_TIMER:app_timer\"" {  } { { "MAX1000.bdf" "app_timer" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 56 -952 -744 248 "app_timer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_IN_VAR_FT2232 APP_TIMER:app_timer\|DATA_IN_VAR_FT2232:inst1 " "Elaborating entity \"DATA_IN_VAR_FT2232\" for hierarchy \"APP_TIMER:app_timer\|DATA_IN_VAR_FT2232:inst1\"" {  } { { "src/APP_TIMER/APP_TIMER.bdf" "inst1" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/APP_TIMER.bdf" { { -24 336 616 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287548 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[255..96\] ZUWEISUNG.v(21) " "Output port \"DATA\[255..96\]\" at ZUWEISUNG.v(21) has no driver" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543496287548 "|MAX1000|APP_TIMER:app_timer|DATA_IN_VAR_FT2232:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER_APP APP_TIMER:app_timer\|TIMER_APP:timer_app " "Elaborating entity \"TIMER_APP\" for hierarchy \"APP_TIMER:app_timer\|TIMER_APP:timer_app\"" {  } { { "src/APP_TIMER/APP_TIMER.bdf" "timer_app" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/APP_TIMER.bdf" { { 312 672 968 648 "timer_app" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287549 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1kHz_fe TIMER_APP.v(51) " "Verilog HDL or VHDL warning at TIMER_APP.v(51): object \"clk_1kHz_fe\" assigned a value but never read" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543496287551 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1Hz_re TIMER_APP.v(52) " "Verilog HDL or VHDL warning at TIMER_APP.v(52): object \"clk_1Hz_re\" assigned a value but never read" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543496287551 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1Hz_fe TIMER_APP.v(52) " "Verilog HDL or VHDL warning at TIMER_APP.v(52): object \"clk_1Hz_fe\" assigned a value but never read" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543496287551 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TIMER_APP.v(124) " "Verilog HDL assignment warning at TIMER_APP.v(124): truncated value with size 32 to match size of target (2)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287551 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(132) " "Verilog HDL assignment warning at TIMER_APP.v(132): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287551 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TIMER_APP.v(134) " "Verilog HDL assignment warning at TIMER_APP.v(134): truncated value with size 32 to match size of target (2)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287551 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(139) " "Verilog HDL assignment warning at TIMER_APP.v(139): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287551 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(142) " "Verilog HDL assignment warning at TIMER_APP.v(142): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287551 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(145) " "Verilog HDL assignment warning at TIMER_APP.v(145): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287551 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TIMER_APP.v(148) " "Verilog HDL assignment warning at TIMER_APP.v(148): truncated value with size 32 to match size of target (2)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287551 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(153) " "Verilog HDL assignment warning at TIMER_APP.v(153): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287551 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(155) " "Verilog HDL assignment warning at TIMER_APP.v(155): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287551 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(157) " "Verilog HDL assignment warning at TIMER_APP.v(157): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543496287551 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_SEG_7 APP_TIMER:app_timer\|TIMER_APP:timer_app\|HEX_SEG_7:hex_seg_7_min_zehner " "Elaborating entity \"HEX_SEG_7\" for hierarchy \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|HEX_SEG_7:hex_seg_7_min_zehner\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "hex_seg_7_min_zehner" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_OUT_VAR_FT2232 APP_TIMER:app_timer\|DATA_OUT_VAR_FT2232:inst2 " "Elaborating entity \"DATA_OUT_VAR_FT2232\" for hierarchy \"APP_TIMER:app_timer\|DATA_OUT_VAR_FT2232:inst2\"" {  } { { "src/APP_TIMER/APP_TIMER.bdf" "inst2" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/APP_TIMER.bdf" { { -88 968 1152 88 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496287554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AC_MOTOR:inst2\|OUT1 " "LATCH primitive \"AC_MOTOR:inst2\|OUT1\" is permanently enabled" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543496287914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AC_MOTOR:inst2\|OUT2 " "LATCH primitive \"AC_MOTOR:inst2\|OUT2\" is permanently enabled" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543496287915 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AC_MOTOR:inst2\|sine " "RAM logic \"AC_MOTOR:inst2\|sine\" is uninferred due to asynchronous read logic" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "sine" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 42 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543496288614 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543496288614 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod2\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Mod2" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496289830 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod3\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Mod3" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496289830 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod4\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Mod4" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496289830 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div1\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Div1" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496289830 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div3\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Div3" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496289830 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div4\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Div4" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496289830 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div0\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Div0" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496289830 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod1\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Mod1" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496289830 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div2\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Div2" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 133 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496289830 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod0\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Mod0" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496289830 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543496289830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod2\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496289857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod2 " "Instantiated megafunction \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496289857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496289857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496289857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496289857 ""}  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543496289857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_pll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496289892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496289892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496289896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496289896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_qhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496289927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496289927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496289969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496289969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496290008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496290008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div1\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496290030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div1 " "Instantiated megafunction \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290030 ""}  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543496290030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_otl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496290065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496290065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496290069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496290069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_uhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496290099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496290099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div3\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496290115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div3 " "Instantiated megafunction \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290115 ""}  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543496290115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_mtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496290151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496290151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div0\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496290167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div0 " "Instantiated megafunction \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290167 ""}  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543496290167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3vl " "Found entity 1: lpm_divide_3vl" {  } { { "db/lpm_divide_3vl.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_3vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496290202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496290202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496290208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496290208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_kke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496290245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496290245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod1\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496290261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod1 " "Instantiated megafunction \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290261 ""}  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543496290261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rll " "Found entity 1: lpm_divide_rll" {  } { { "db/lpm_divide_rll.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_rll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496290295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496290295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod0\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496290314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod0 " "Instantiated megafunction \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543496290314 ""}  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543496290314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6nl " "Found entity 1: lpm_divide_6nl" {  } { { "db/lpm_divide_6nl.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_6nl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543496290349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496290349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1288 -160 16 1304 "LED3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1304 -160 16 1320 "LED4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1320 -160 16 1336 "LED5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1336 -160 16 1352 "LED6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|LED6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED7 GND " "Pin \"LED7\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1352 -160 16 1368 "LED7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|LED7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1256 -160 16 1272 "LED1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1272 -160 16 1288 "LED2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "J4_P1 GND " "Pin \"J4_P1\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1440 88 264 1456 "J4_P1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|J4_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6234_IN3 GND " "Pin \"L6234_IN3\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1696 824 1000 1712 "L6234_IN3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|L6234_IN3"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6234_EN3 GND " "Pin \"L6234_EN3\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1720 824 1000 1736 "L6234_EN3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|L6234_EN3"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6234_EN1 VCC " "Pin \"L6234_EN1\" is stuck at VCC" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1640 832 1008 1656 "L6234_EN1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|L6234_EN1"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6234_EN2 VCC " "Pin \"L6234_EN2\" is stuck at VCC" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1656 832 1008 1672 "L6234_EN2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|L6234_EN2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8 GND " "Pin \"LED8\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 96 -736 -560 112 "LED8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|LED8"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_P6 GND " "Pin \"J6_P6\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1504 88 264 1520 "J6_P6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|J6_P6"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_P7 GND " "Pin \"J6_P7\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1520 88 264 1536 "J6_P7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|J6_P7"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_P5 GND " "Pin \"J6_P5\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1488 88 264 1504 "J6_P5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|J6_P5"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_P3 GND " "Pin \"J6_P3\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1456 88 264 1472 "J6_P3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|J6_P3"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_P4 GND " "Pin \"J6_P4\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1472 88 264 1488 "J6_P4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|J6_P4"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_P8 GND " "Pin \"J6_P8\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1536 88 264 1552 "J6_P8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543496294293 "|MAX1000|J6_P8"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543496294293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543496294499 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543496298742 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[1\]~12 " "Logic cell \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[1\]~12\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[1\]~12" { Text "/home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_uhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496298768 ""} { "Info" "ISCL_SCL_CELL_NAME" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[1\]~12 " "Logic cell \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[1\]~12\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[1\]~12" { Text "/home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_uhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496298768 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1543496298768 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.map.smsg " "Generated suppressed messages file /home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496298891 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543496299268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543496299268 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "J4_P3 " "No output dependent on input pin \"J4_P3\"" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1464 -256 -80 1480 "J4_P3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496299664 "|MAX1000|J4_P3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "J4_P2 " "No output dependent on input pin \"J4_P2\"" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1448 -256 -80 1464 "J4_P2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496299664 "|MAX1000|J4_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BDBUS4 " "No output dependent on input pin \"BDBUS4\"" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1576 -256 -80 1592 "BDBUS4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496299664 "|MAX1000|BDBUS4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BDBUS5 " "No output dependent on input pin \"BDBUS5\"" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1552 -256 -80 1568 "BDBUS5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496299664 "|MAX1000|BDBUS5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_U9_SDO " "No output dependent on input pin \"ADC_U9_SDO\"" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1312 1056 1232 1328 "ADC_U9_SDO" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543496299664 "|MAX1000|ADC_U9_SDO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543496299664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5918 " "Implemented 5918 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543496299664 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543496299664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5870 " "Implemented 5870 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543496299664 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543496299664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543496299664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1253 " "Peak virtual memory: 1253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543496299686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 13:58:19 2018 " "Processing ended: Thu Nov 29 13:58:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543496299686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543496299686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543496299686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543496299686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543496300695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543496300701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 13:58:20 2018 " "Processing started: Thu Nov 29 13:58:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543496300701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543496300701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543496300701 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1543496300751 ""}
{ "Info" "0" "" "Project  = MAX1000" {  } {  } 0 0 "Project  = MAX1000" 0 0 "Fitter" 0 0 1543496300752 ""}
{ "Info" "0" "" "Revision = MAX1000" {  } {  } 0 0 "Revision = MAX1000" 0 0 "Fitter" 0 0 1543496300752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543496300906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543496300906 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAX1000 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"MAX1000\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543496300964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543496301004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543496301004 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type, but with critical warnings" { { "Critical Warning" "WCUT_CUT_YGR_PLL_OUTSIDE_LOCK_RANGE" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 26.01 MHz 12.0 MHz " "Input frequency of PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking" {  } { { "db/PLL_altpll.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 1389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15556 "Input frequency of PLL \"%1!s!\" must be in the frequency range of %3!s! to %2!s! for locking" 0 0 "Design Software" 0 -1 1543496301062 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 25 6 0 0 " "Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 1389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543496301062 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 1389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1543496301062 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543496301226 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1543496301356 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543496301358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543496301358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543496301358 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543496301358 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543496301371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543496301371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543496301371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543496301371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543496301371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543496301371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543496301371 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543496301371 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543496301371 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543496301371 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543496301371 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543496301371 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543496301371 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543496301374 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543496301907 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 1389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543496301907 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX1000.sdc " "Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543496302539 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543496302539 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543496302566 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1543496302570 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543496302605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543496302606 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543496302607 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543496302698 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543496302704 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543496302705 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543496302714 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543496302726 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543496302737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543496302737 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543496302742 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543496302951 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543496302958 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543496302958 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543496303237 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543496303247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543496304445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543496306280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543496306329 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543496315649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543496315650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543496316944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543496319739 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543496319739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543496322980 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543496322980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543496322982 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.90 " "Total time spent on timing analysis during the Fitter is 2.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543496323262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543496323308 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543496325994 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543496325997 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543496329092 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543496330368 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 MAX 10 " "18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MISO 3.3-V LVTTL N3 " "Pin SPI_MISO uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { SPI_MISO } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_MISO" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 112 1168 1344 128 "SPI_MISO" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "J4_P3 3.3 V Schmitt Trigger F1 " "Pin J4_P3 uses I/O standard 3.3 V Schmitt Trigger at F1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { J4_P3 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J4_P3" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1464 -256 -80 1480 "J4_P3" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "J4_P2 3.3 V Schmitt Trigger E3 " "Pin J4_P2 uses I/O standard 3.3 V Schmitt Trigger at E3" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { J4_P2 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J4_P2" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1448 -256 -80 1464 "J4_P2" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS4 3.3 V Schmitt Trigger B6 " "Pin BDBUS4 uses I/O standard 3.3 V Schmitt Trigger at B6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { BDBUS4 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS4" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1576 -256 -80 1592 "BDBUS4" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS5 3.3 V Schmitt Trigger A7 " "Pin BDBUS5 uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { BDBUS5 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS5" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1552 -256 -80 1568 "BDBUS5" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_U9_SDO 3.3 V Schmitt Trigger C1 " "Pin ADC_U9_SDO uses I/O standard 3.3 V Schmitt Trigger at C1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ADC_U9_SDO } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_U9_SDO" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1312 1056 1232 1328 "ADC_U9_SDO" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SYS_CLK_12MHz 3.3 V Schmitt Trigger H6 " "Pin SYS_CLK_12MHz uses I/O standard 3.3 V Schmitt Trigger at H6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { SYS_CLK_12MHz } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SYS_CLK_12MHz" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 192 -352 -176 208 "SYS_CLK_12MHz" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CS 3.3 V Schmitt Trigger J13 " "Pin SPI_CS uses I/O standard 3.3 V Schmitt Trigger at J13" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { SPI_CS } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_CS" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 152 560 736 168 "SPI_CS" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN 3.3 V Schmitt Trigger E6 " "Pin USER_BTN uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { USER_BTN } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 216 -1232 -1056 232 "USER_BTN" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS3 3.3 V Schmitt Trigger A6 " "Pin BDBUS3 uses I/O standard 3.3 V Schmitt Trigger at A6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { BDBUS3 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS3" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 96 -1232 -1056 112 "BDBUS3" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS0 3.3 V Schmitt Trigger A4 " "Pin BDBUS0 uses I/O standard 3.3 V Schmitt Trigger at A4" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { BDBUS0 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS0" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 112 -1232 -1056 128 "BDBUS0" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CLK 3.3 V Schmitt Trigger M2 " "Pin SPI_CLK uses I/O standard 3.3 V Schmitt Trigger at M2" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { SPI_CLK } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_CLK" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 168 624 800 184 "SPI_CLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MOSI 3.3 V Schmitt Trigger M1 " "Pin SPI_MOSI uses I/O standard 3.3 V Schmitt Trigger at M1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { SPI_MOSI } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_MOSI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 184 624 800 200 "SPI_MOSI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "J4_P5 3.3 V Schmitt Trigger B1 " "Pin J4_P5 uses I/O standard 3.3 V Schmitt Trigger at B1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { J4_P5 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J4_P5" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1512 -256 -80 1528 "J4_P5" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "J4_P4 3.3 V Schmitt Trigger E4 " "Pin J4_P4 uses I/O standard 3.3 V Schmitt Trigger at E4" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { J4_P4 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J4_P4" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1496 -256 -80 1512 "J4_P4" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS1 3.3 V Schmitt Trigger B4 " "Pin BDBUS1 uses I/O standard 3.3 V Schmitt Trigger at B4" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { BDBUS1 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS1" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 128 -1232 -1056 144 "BDBUS1" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_U8_SDO 3.3 V Schmitt Trigger C2 " "Pin ADC_U8_SDO uses I/O standard 3.3 V Schmitt Trigger at C2" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ADC_U8_SDO } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_U8_SDO" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1200 400 576 1216 "ADC_U8_SDO" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_U4_SDO 3.3 V Schmitt Trigger E1 " "Pin ADC_U4_SDO uses I/O standard 3.3 V Schmitt Trigger at E1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ADC_U4_SDO } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_U4_SDO" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1176 1056 1232 1192 "ADC_U4_SDO" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543496330785 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1543496330785 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1543496330786 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.fit.smsg " "Generated suppressed messages file /home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543496331235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1584 " "Peak virtual memory: 1584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543496332237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 13:58:52 2018 " "Processing ended: Thu Nov 29 13:58:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543496332237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543496332237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543496332237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543496332237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543496333283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543496333290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 13:58:52 2018 " "Processing started: Thu Nov 29 13:58:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543496333290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543496333290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543496333290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543496333573 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543496334433 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543496334460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1035 " "Peak virtual memory: 1035 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543496335005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 13:58:55 2018 " "Processing ended: Thu Nov 29 13:58:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543496335005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543496335005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543496335005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543496335005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543496335911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543496335918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 13:58:55 2018 " "Processing started: Thu Nov 29 13:58:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543496335918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1543496335918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1543496335918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1543496336202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1543496336222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1543496336222 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX1000.sdc " "Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1543496337001 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SYS_CLK_12MHz " "Node: SYS_CLK_12MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RGB_PL9823:rgb_pl_9823\|OUT SYS_CLK_12MHz " "Register RGB_PL9823:rgb_pl_9823\|OUT is being clocked by SYS_CLK_12MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543496337013 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1543496337013 "|MAX1000|SYS_CLK_12MHz"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1543496337015 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1543496337057 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1543496337057 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1543496337114 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1543496337132 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1543496337203 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1543496337501 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1543496337591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1543496340759 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1543496342122 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "254.13 mW " "Total thermal power estimate for the design is 254.13 mW" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1543496342214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1440 " "Peak virtual memory: 1440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543496342428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 13:59:02 2018 " "Processing ended: Thu Nov 29 13:59:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543496342428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543496342428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543496342428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1543496342428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1543496343381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543496343388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 13:59:03 2018 " "Processing started: Thu Nov 29 13:59:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543496343388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496343388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MAX1000 -c MAX1000 " "Command: quartus_sta MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496343388 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1543496343447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496343641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496343641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496343680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496343680 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX1000.sdc " "Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344113 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344114 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name SYS_CLK_12MHz SYS_CLK_12MHz " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name SYS_CLK_12MHz SYS_CLK_12MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543496344143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543496344143 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344143 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344143 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344145 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344167 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1543496344169 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543496344174 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1543496344206 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -62.934 " "Worst-case setup slack is -62.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496344219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496344219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.934           -1703.074 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -62.934           -1703.074 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496344219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.361 " "Worst-case hold slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496344232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496344232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.361               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496344232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.710 " "Worst-case minimum pulse width slack is 9.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496344235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496344235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.710               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496344235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.533               0.000 SYS_CLK_12MHz  " "   41.533               0.000 SYS_CLK_12MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496344235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344235 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496344252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496344252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496344252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496344252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.623 ns " "Worst Case Available Settling Time: 35.623 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496344252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496344252 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344252 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543496344254 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496344285 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496347537 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496347800 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496347834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -56.390 " "Worst-case setup slack is -56.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496347835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496347835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -56.390           -1481.799 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -56.390           -1481.799 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496347835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496347835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496347845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496347845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.323               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496347845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496347845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496347846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496347847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.675 " "Worst-case minimum pulse width slack is 9.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496347849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496347849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.675               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.675               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496347849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.396               0.000 SYS_CLK_12MHz  " "   41.396               0.000 SYS_CLK_12MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496347849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496347849 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496347864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496347864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496347864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496347864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.801 ns " "Worst Case Available Settling Time: 35.801 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496347864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496347864 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496347864 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543496347866 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496348129 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496348140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.378 " "Worst-case setup slack is -11.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496348141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496348141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.378            -148.064 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -11.378            -148.064 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496348141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496348141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496348151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496348151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.152               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496348151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496348151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496348152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496348152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496348155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496348155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.739               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496348155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.197               0.000 SYS_CLK_12MHz  " "   41.197               0.000 SYS_CLK_12MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543496348155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496348155 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496348170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496348170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496348170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496348170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.089 ns " "Worst Case Available Settling Time: 38.089 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496348170 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543496348170 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496348170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496348932 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496348933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1088 " "Peak virtual memory: 1088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543496348975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 13:59:08 2018 " "Processing ended: Thu Nov 29 13:59:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543496348975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543496348975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543496348975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496348975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543496350005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543496350013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 13:59:09 2018 " "Processing started: Thu Nov 29 13:59:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543496350013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543496350013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543496350013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1543496350355 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1543496350436 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MAX1000.vo /home/mschwarz/fhnw/pro5/fpga/simulation/vcs/ simulation " "Generated file MAX1000.vo in folder \"/home/mschwarz/fhnw/pro5/fpga/simulation/vcs/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543496351366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1303 " "Peak virtual memory: 1303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543496351452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 13:59:11 2018 " "Processing ended: Thu Nov 29 13:59:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543496351452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543496351452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543496351452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543496351452 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 143 s " "Quartus Prime Full Compilation was successful. 0 errors, 143 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543496351591 ""}
