Warning (10268): Verilog HDL information at pipeline_registers.sv(103): always construct contains both blocking and non-blocking assignments File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv Line: 103
Warning (10273): Verilog HDL warning at memory_access.sv(32): extended using "x" or "z" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access.sv Line: 32
