digraph "CFG for '_Z24_weightBRightkernel_cudaiifPfS_S_S_' function" {
	label="CFG for '_Z24_weightBRightkernel_cudaiifPfS_S_S_' function";

	Node0x4dc3bf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %0\l  br i1 %17, label %18, label %76\l|{<s0>T|<s1>F}}"];
	Node0x4dc3bf0:s0 -> Node0x4dc5b60;
	Node0x4dc3bf0:s1 -> Node0x4dc5bf0;
	Node0x4dc5b60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = add nsw i32 %1, -1\l  %20 = mul i32 %16, %1\l  %21 = add i32 %20, %19\l  %22 = mul i32 %21, %1\l  %23 = add i32 %22, %19\l  %24 = add nsw i32 %23, -1\l  %25 = sub nsw i32 %23, %1\l  %26 = add nsw i32 %25, -1\l  %27 = fmul contract float %2, 2.000000e+00\l  %28 = sext i32 %23 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %3, i64 %28\l  %30 = getelementptr inbounds float, float addrspace(1)* %6, i64 %28\l  %31 = getelementptr inbounds float, float addrspace(1)* %4, i64 %28\l  %32 = load float, float addrspace(1)* %5, align 4, !tbaa !7\l  %33 = fmul contract float %27, %32\l  %34 = load float, float addrspace(1)* %29, align 4, !tbaa !7\l  %35 = fadd contract float %34, %33\l  store float %35, float addrspace(1)* %29, align 4, !tbaa !7\l  %36 = load float, float addrspace(1)* %5, align 4, !tbaa !7\l  %37 = fmul contract float %27, %36\l  %38 = load float, float addrspace(1)* %30, align 4, !tbaa !7\l  %39 = sext i32 %24 to i64\l  %40 = getelementptr inbounds float, float addrspace(1)* %6, i64 %39\l  %41 = load float, float addrspace(1)* %40, align 4, !tbaa !7\l  %42 = fadd contract float %38, %41\l  %43 = fmul contract float %37, %42\l  %44 = load float, float addrspace(1)* %31, align 4, !tbaa !7\l  %45 = fsub contract float %44, %43\l  store float %45, float addrspace(1)* %31, align 4, !tbaa !7\l  %46 = getelementptr inbounds float, float addrspace(1)* %5, i64 1\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !7\l  %48 = fmul contract float %27, %47\l  %49 = load float, float addrspace(1)* %29, align 4, !tbaa !7\l  %50 = fadd contract float %49, %48\l  store float %50, float addrspace(1)* %29, align 4, !tbaa !7\l  %51 = load float, float addrspace(1)* %46, align 4, !tbaa !7\l  %52 = fmul contract float %27, %51\l  %53 = load float, float addrspace(1)* %30, align 4, !tbaa !7\l  %54 = sext i32 %25 to i64\l  %55 = getelementptr inbounds float, float addrspace(1)* %6, i64 %54\l  %56 = load float, float addrspace(1)* %55, align 4, !tbaa !7\l  %57 = fadd contract float %53, %56\l  %58 = fmul contract float %52, %57\l  %59 = load float, float addrspace(1)* %31, align 4, !tbaa !7\l  %60 = fsub contract float %59, %58\l  store float %60, float addrspace(1)* %31, align 4, !tbaa !7\l  %61 = getelementptr inbounds float, float addrspace(1)* %5, i64 2\l  %62 = load float, float addrspace(1)* %61, align 4, !tbaa !7\l  %63 = fmul contract float %27, %62\l  %64 = load float, float addrspace(1)* %29, align 4, !tbaa !7\l  %65 = fadd contract float %64, %63\l  store float %65, float addrspace(1)* %29, align 4, !tbaa !7\l  %66 = load float, float addrspace(1)* %61, align 4, !tbaa !7\l  %67 = fmul contract float %27, %66\l  %68 = load float, float addrspace(1)* %30, align 4, !tbaa !7\l  %69 = sext i32 %26 to i64\l  %70 = getelementptr inbounds float, float addrspace(1)* %6, i64 %69\l  %71 = load float, float addrspace(1)* %70, align 4, !tbaa !7\l  %72 = fadd contract float %68, %71\l  %73 = fmul contract float %67, %72\l  %74 = load float, float addrspace(1)* %31, align 4, !tbaa !7\l  %75 = fsub contract float %74, %73\l  store float %75, float addrspace(1)* %31, align 4, !tbaa !7\l  br label %76\l}"];
	Node0x4dc5b60 -> Node0x4dc5bf0;
	Node0x4dc5bf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%76:\l76:                                               \l  ret void\l}"];
}
