

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                  256 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               e2c96ab854920b9b814ed0b032e65335  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting PTX file and ptxas options    1: spmv.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting specific PTX file named spmv.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i : hostFun 0x0x40402b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "tex_x_float" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "jds_ptr_int" from 0x180 to 0x4fa0 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "sh_zcnt_int" from 0x5000 to 0x9e20 (global memory space) 2
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x9e80 to 0x4009e80 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4009e80 to 0x4409e80 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=40000
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: __cudaRegisterFunction _Z8spmv_jdsPfPKfPKiS3_S1_S3_i : hostFun 0x0x403e2e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i : hostFun 0x0x403c31, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i : hostFun 0x0x403a34, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i : hostFun 0x0x403837, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i : hostFun 0x0x40363a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i : hostFun 0x0x40343d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i : hostFun 0x0x403240, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i : hostFun 0x0x403043, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i : hostFun 0x0x402e46, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i : hostFun 0x0x402c49, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i : hostFun 0x0x402a4c, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e2e0; deviceAddress = jds_ptr_int; deviceName = jds_ptr_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613100; deviceAddress = sh_zcnt_int; deviceName = sh_zcnt_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x617f20; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4617f20; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/Dubcova3.mtx.bin,/home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/vector.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/run/large/Dubcova3.mtx.out 
CUDA accelerated sparse matrix vector multiplication****
Original version by Li-Wen Chang <lchang20@illinois.edu> and Shengzhao Wu<wu14@illinois.edu>
This version maintained by Chris Rodrigues  ***********
Converting COO to JDS format (146689x146689)
3636649 matrix entries, warp size = 32, row padding align = 1, pack size = 1

Padding data....146720 rows, 4585 groups
Allocating data space: 3637664 entries (0.027903% padding)
Finished converting.
JDS format has 146720 columns, 49 rows.
nz_count_len = 4585
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x60e2e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 200 bytes  to  symbol jds_ptr_int+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613100
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 18340 bytes  to  symbol sh_zcnt_int+0 @0x5000 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff53471ff8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff53471ff0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff53471fe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff53471fe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff53471fd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff53471fd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff53472090..

GPGPU-Sim PTX: cudaLaunch for 0x0x403043 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12b0 (spmv.1.sm_70.ptx:805) @%p1 bra BB3_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (spmv.1.sm_70.ptx:1035) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1358 (spmv.1.sm_70.ptx:827) @%p2 bra BB3_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b8 (spmv.1.sm_70.ptx:995) fma.rn.f32 %f38, %f48, %f49, %f46;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x13b0 (spmv.1.sm_70.ptx:839) @%p3 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (spmv.1.sm_70.ptx:991) ld.global.f32 %f48, [%rd117];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x13e8 (spmv.1.sm_70.ptx:847) @%p4 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e8 (spmv.1.sm_70.ptx:930) setp.lt.u32%p7, %r29, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1400 (spmv.1.sm_70.ptx:851) @%p5 bra BB3_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1558 (spmv.1.sm_70.ptx:910) mul.wide.s32 %rd68, %r86, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1408 (spmv.1.sm_70.ptx:852) bra.uni BB3_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1450 (spmv.1.sm_70.ptx:869) setp.eq.s32%p6, %r30, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1418 (spmv.1.sm_70.ptx:856) bra.uni BB3_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1558 (spmv.1.sm_70.ptx:910) mul.wide.s32 %rd68, %r86, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1430 (spmv.1.sm_70.ptx:861) bra.uni BB3_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (spmv.1.sm_70.ptx:991) ld.global.f32 %f48, [%rd117];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1448 (spmv.1.sm_70.ptx:866) bra.uni BB3_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e8 (spmv.1.sm_70.ptx:930) setp.lt.u32%p7, %r29, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1460 (spmv.1.sm_70.ptx:871) @%p6 bra BB3_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e0 (spmv.1.sm_70.ptx:893) mul.wide.s32 %rd59, %r85, 4;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1468 (spmv.1.sm_70.ptx:872) bra.uni BB3_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (spmv.1.sm_70.ptx:879) ld.global.f32 %f21, [%rd2];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1478 (spmv.1.sm_70.ptx:876) bra.uni BB3_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e0 (spmv.1.sm_70.ptx:893) mul.wide.s32 %rd59, %r85, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x15f0 (spmv.1.sm_70.ptx:931) @%p7 bra BB3_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (spmv.1.sm_70.ptx:991) ld.global.f32 %f48, [%rd117];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x17a0 (spmv.1.sm_70.ptx:988) @%p8 bra BB3_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (spmv.1.sm_70.ptx:991) ld.global.f32 %f48, [%rd117];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1848 (spmv.1.sm_70.ptx:1013) @%p9 bra BB3_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1868 (spmv.1.sm_70.ptx:1023) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: pushing kernel '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i' to stream 0, gridDim= (765,1,1) blockDim = (192,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: CTA/core = 10, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'
kernel_name = _Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 51582
gpu_sim_insn = 39536338
gpu_ipc =     766.4755
gpu_tot_sim_cycle = 51582
gpu_tot_sim_insn = 39536338
gpu_tot_ipc =     766.4755
gpu_tot_issued_cta = 765
gpu_occupancy = 84.4032% 
gpu_tot_occupancy = 84.4032% 
max_total_param_size = 0
gpu_stall_dramfull = 1150731
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      18.7175
partiton_level_parallism_total  =      18.7175
partiton_level_parallism_util =      21.0819
partiton_level_parallism_util_total  =      21.0819
L2_BW  =     667.1173 GB/Sec
L2_BW_total  =     667.1173 GB/Sec
gpu_total_sim_rate=77827
############## bottleneck_stats #############
cycles: core 51582, icnt 51582, l2 51582, dram 38732
gpu_ipc	766.475
gpu_tot_issued_cta = 765, average cycles = 67
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 656607 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 4911 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.077	80
L1D data util	0.894	80	1.043	1
L1D tag util	0.337	80	0.447	1
L2 data util	0.844	64	0.855	24
L2 tag util	0.289	64	0.380	43
n_l2_access	 955202
icnt s2m util	0.000	0	0.000	43	flits per packet: -nan
icnt m2s util	0.000	0	0.000	43	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.546	32	0.549	0

latency_l1_hit:	8624818, num_l1_reqs:	430957
L1 hit latency:	20
latency_l2_hit:	183654834, num_l2_reqs:	133305
L2 hit latency:	1377
latency_dram:	668854570, num_dram_reqs:	667636
DRAM latency:	1001

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.938
TB slot    	0.312
L1I tag util	0.159	80	0.168	16

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.088	80	0.094	16
sp pipe util	0.000	0	0.000	16
sfu pipe util	0.000	0	0.000	16
ldst mem cycle	0.037	80	0.043	23

smem port	0.000	0

n_reg_bank	16
reg port	0.053	16	0.063	1
L1D tag util	0.337	80	0.447	1
L1D fill util	0.192	80	0.219	1
n_l1d_mshr	4096
L1D mshr util	0.049	80
n_l1d_missq	16
L1D missq util	0.048	80
L1D hit rate	0.310
L1D miss rate	0.615
L1D rsfail rate	0.075
L2 tag util	0.289	64	0.380	43
L2 fill util	0.199	64	0.201	24
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.542	64	0.577	43
L2 missq util	0.006	64	0.006	54
L2 hit rate	0.140
L2 miss rate	0.706
L2 rsfail rate	0.154

dram activity	0.617	32	0.630	10

load trans eff	0.603
load trans sz	32.000
load_useful_bytes 24664320, load_transaction_bytes 40906112, icnt_m2s_bytes 0
n_gmem_load_insns 241197, n_gmem_load_accesses 1278316
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.542

run 0.007, fetch 0.001, sync 0.117, control 0.000, data 0.870, struct 0.005
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18899, Miss = 11989, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 1249
	L1D_cache_core[1]: Access = 19409, Miss = 12064, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 3654
	L1D_cache_core[2]: Access = 19340, Miss = 11768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 1531
	L1D_cache_core[3]: Access = 19221, Miss = 11836, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 2188
	L1D_cache_core[4]: Access = 17575, Miss = 11303, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 2149
	L1D_cache_core[5]: Access = 18037, Miss = 11581, Miss_rate = 0.642, Pending_hits = 0, Reservation_fails = 2163
	L1D_cache_core[6]: Access = 17946, Miss = 11534, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 1153
	L1D_cache_core[7]: Access = 18034, Miss = 11678, Miss_rate = 0.648, Pending_hits = 0, Reservation_fails = 2404
	L1D_cache_core[8]: Access = 17692, Miss = 11510, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 1834
	L1D_cache_core[9]: Access = 17875, Miss = 11516, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 982
	L1D_cache_core[10]: Access = 17672, Miss = 11565, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 477
	L1D_cache_core[11]: Access = 17863, Miss = 11681, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 2037
	L1D_cache_core[12]: Access = 18245, Miss = 11780, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 2368
	L1D_cache_core[13]: Access = 18384, Miss = 11781, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 1835
	L1D_cache_core[14]: Access = 17987, Miss = 11525, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 1262
	L1D_cache_core[15]: Access = 17101, Miss = 10942, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 1283
	L1D_cache_core[16]: Access = 17239, Miss = 11284, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 1595
	L1D_cache_core[17]: Access = 17328, Miss = 11412, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 1948
	L1D_cache_core[18]: Access = 17170, Miss = 11191, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 1343
	L1D_cache_core[19]: Access = 17199, Miss = 11193, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 1906
	L1D_cache_core[20]: Access = 17281, Miss = 11196, Miss_rate = 0.648, Pending_hits = 0, Reservation_fails = 836
	L1D_cache_core[21]: Access = 17097, Miss = 11086, Miss_rate = 0.648, Pending_hits = 0, Reservation_fails = 1180
	L1D_cache_core[22]: Access = 16701, Miss = 11032, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 592
	L1D_cache_core[23]: Access = 16183, Miss = 10839, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[24]: Access = 16012, Miss = 10835, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[25]: Access = 16239, Miss = 10841, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[26]: Access = 16135, Miss = 10708, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 1389
	L1D_cache_core[27]: Access = 16034, Miss = 10703, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 897
	L1D_cache_core[28]: Access = 16015, Miss = 10641, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 1207
	L1D_cache_core[29]: Access = 16137, Miss = 10823, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 1103
	L1D_cache_core[30]: Access = 16175, Miss = 10781, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 790
	L1D_cache_core[31]: Access = 16094, Miss = 10748, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 529
	L1D_cache_core[32]: Access = 16121, Miss = 10752, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 1968
	L1D_cache_core[33]: Access = 16034, Miss = 10768, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 1374
	L1D_cache_core[34]: Access = 16228, Miss = 11544, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[35]: Access = 16214, Miss = 11507, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 1400
	L1D_cache_core[36]: Access = 15851, Miss = 11402, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 577
	L1D_cache_core[37]: Access = 16052, Miss = 11352, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 516
	L1D_cache_core[38]: Access = 15874, Miss = 11326, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[39]: Access = 16209, Miss = 11359, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 564
	L1D_cache_core[40]: Access = 15852, Miss = 11327, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 953
	L1D_cache_core[41]: Access = 16086, Miss = 11507, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 1502
	L1D_cache_core[42]: Access = 16163, Miss = 11448, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 582
	L1D_cache_core[43]: Access = 15947, Miss = 11482, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 1271
	L1D_cache_core[44]: Access = 15031, Miss = 10484, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 1307
	L1D_cache_core[45]: Access = 15009, Miss = 9916, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 1174
	L1D_cache_core[46]: Access = 15040, Miss = 9866, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 1036
	L1D_cache_core[47]: Access = 14806, Miss = 9923, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 1091
	L1D_cache_core[48]: Access = 15074, Miss = 10178, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[49]: Access = 14992, Miss = 9868, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 1593
	L1D_cache_core[50]: Access = 15128, Miss = 9912, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 1392
	L1D_cache_core[51]: Access = 14942, Miss = 9856, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 1733
	L1D_cache_core[52]: Access = 14960, Miss = 10007, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 1968
	L1D_cache_core[53]: Access = 14971, Miss = 9878, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 1482
	L1D_cache_core[54]: Access = 14828, Miss = 10034, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 1246
	L1D_cache_core[55]: Access = 14855, Miss = 9929, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 1102
	L1D_cache_core[56]: Access = 14768, Miss = 9823, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 1654
	L1D_cache_core[57]: Access = 14742, Miss = 9879, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 2131
	L1D_cache_core[58]: Access = 14795, Miss = 9860, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[59]: Access = 14878, Miss = 9864, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 1489
	L1D_cache_core[60]: Access = 15176, Miss = 10074, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 1694
	L1D_cache_core[61]: Access = 14862, Miss = 10093, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 1277
	L1D_cache_core[62]: Access = 14950, Miss = 10018, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 1207
	L1D_cache_core[63]: Access = 15060, Miss = 10045, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[64]: Access = 14829, Miss = 9910, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 156
	L1D_cache_core[65]: Access = 15023, Miss = 9918, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 1258
	L1D_cache_core[66]: Access = 14985, Miss = 9937, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 667
	L1D_cache_core[67]: Access = 14976, Miss = 10064, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 1298
	L1D_cache_core[68]: Access = 15187, Miss = 10192, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 683
	L1D_cache_core[69]: Access = 14980, Miss = 10069, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 1880
	L1D_cache_core[70]: Access = 14860, Miss = 9879, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 1864
	L1D_cache_core[71]: Access = 15051, Miss = 9986, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 1016
	L1D_cache_core[72]: Access = 14902, Miss = 9943, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2070
	L1D_cache_core[73]: Access = 15094, Miss = 10004, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 1815
	L1D_cache_core[74]: Access = 14988, Miss = 10032, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 483
	L1D_cache_core[75]: Access = 15076, Miss = 10148, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 2012
	L1D_cache_core[76]: Access = 14821, Miss = 9945, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 1859
	L1D_cache_core[77]: Access = 14962, Miss = 10036, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 1110
	L1D_cache_core[78]: Access = 15056, Miss = 9952, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 984
	L1D_cache_core[79]: Access = 15130, Miss = 10118, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 465
	L1D_total_cache_accesses = 1287737
	L1D_total_cache_misses = 856780
	L1D_total_cache_miss_rate = 0.6653
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 104334
	L1D_cache_data_port_util = 0.116
	L1D_cache_fill_port_util = 0.212
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 430957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 747491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 99233
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1277681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10056

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 103535
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 799
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
distro:
284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 277, 284, 277, 277, 273, 284, 273, 277, 277, 284, 277, 284, 277, 273, 273, 273, 277, 277, 277, 273, 273, 273, 273, 273, 273, 277, 274, 272, 272, 272, 272, 271, 274, 272, 271, 272, 272, 271, 274, 272, 272, 272, 272, 272, 274, 271, 271, 272, 271, 271, 
gpgpu_n_tot_thrd_icount = 40535168
gpgpu_n_tot_w_icount = 1266724
gpgpu_n_stall_shd_mem = 1867194
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 804444
gpgpu_n_mem_write_global = 162888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7717116
gpgpu_n_store_insn = 131288
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 2781930
gpgpu_n_param_mem_insn = 881280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1109274
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 150444
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1850512	W0_Idle:400	W0_Scoreboard:11785198	W1:1200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1268610
single_issue_nums: WS0:323160	WS1:322575	WS2:312469	WS3:311606	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6435552 {8:804444,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1624896 {8:152832,40:10056,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31637120 {40:790928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1271656 {8:158957,}
maxmflatency = 10884 
max_icnt2mem_latency = 9769 
maxmrqlatency = 857 
max_icnt2sh_latency = 141 
averagemflatency = 1817 
avg_icnt2mem_latency = 1034 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 3 
mrq_lat_table:60242 	51619 	52348 	73577 	75594 	121257 	139296 	72808 	14490 	263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46102 	51981 	541134 	114294 	42900 	123465 	29984 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	142 	136 	362 	480092 	96070 	57473 	57362 	41051 	37956 	18032 	63930 	111383 	1499 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	780238 	104250 	34403 	19587 	9167 	2175 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	50 	10 	6 	22 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5807      5803      5959      5981      6402      6340      6635      6722     12358     10045     11705     12697     17574     17327     16642     18100 
dram[1]:      5803      5807      5997      5979      6318      6635      6689      6690     11502     12801     13597     11376     17537      7625     18011      5860 
dram[2]:      5807      5803      5971      5972      8815      7315      6685      6711      9145     12223     12353     11589     16810     18380     17879      5848 
dram[3]:      5807      5803      5980      5981      6832      8459      6726      8179     12225     12782     12920      8508     17220     16388      5866     17044 
dram[4]:      5803      5807      6020      5957      6752     11927      6719      6613     10001     12894     11577     10890     18017     18492     18097      5860 
dram[5]:      5807      5803      5951      5973      6430      7347      6710      6754      9333     14177     15294     12819     17773     17830      5858      5848 
dram[6]:      5807      5803      5980      5981      6382     11742      6683      6750     12093      9629     11157     11113     17602     17912     18012      5862 
dram[7]:      5803      5807      5977      5967      6382      7840      6666      6734     10429      6992     12156     11184     17289     18686     17228     17507 
dram[8]:      5803      5804      5969      5992      6345     11934      7623      6694     15056      9884     10743     11136     18133     18380     18484     17684 
dram[9]:      5807      5803      6329      5989      6404     13596      6619      6737     12163      8554     12788     10838      7624     17546      5876     16514 
dram[10]:      5803      5807      5969      5971      6302      9555      6603      6637      9812     11731     15147     11176     17079     17456      5855      5876 
dram[11]:      5803      5804      5969      5971      9383     11081      6629      6613      6992     14142      7762      7472     17273     17249     18107     17497 
dram[12]:      5807      5803      5988      5989      6398     11156      9447      6679     14932      6948      9961      7418     17321     17678     18497     16683 
dram[13]:      5803      5807      5969      5971      6306     13955      8227      6678     12255     10879     11765     12066     18391     17510      5855     17157 
dram[14]:      5803      5804      6005      5989     12978     10880      6613      6670      9365     10891     10906     14198     17340     16661     16961      5852 
dram[15]:     17367      5803      5985      6829     10990      7173      6650      6795     10994     14356     14463      9842     16774     16690     18083     17743 
dram[16]:      5803      5807      6016      5975      6333      7712      6731      6699     12304     11280      8652     10078     18276     15421      5848     17400 
dram[17]:      5803      5812      5975     11413      6978      8883      6741      6753     12174     11546     14285     13451     17445     17505     16242      5855 
dram[18]:      5807      5803      5975      5976      6840      7526      6695      6806     14457      7870     11773     11914     18354     18644      5860      5851 
dram[19]:      5803      5807      6011      5973      9827      8969      6719      6758      7071     10369      7793     11870     17955     16999      5848      5860 
dram[20]:      5803      5812      5973      6017      9362      6418      6718      6785     10359      9481     13989     12726     17602     16890      5859      5855 
dram[21]:      5807      5803      5973      5975     12350      6349      6682      6745     11432      9578     14184     12431     17789     17070      5860     16737 
dram[22]:      5803     13143      5983      5973      6792      6420      6758      6718      9673     13001     10975     13474     16379     16674     18290      5860 
dram[23]:      5803      5807      6004      5971     13604      8473      6753      6711     12736     13111     10338     10200     16981     16488     17233     18248 
dram[24]:      5807      5803      5963      5964      6357     11341      6709      6689      9251     12342     10530     12611     17615     17506     17676     17923 
dram[25]:      5803      5807      5991      5961     11712      7698      6781      6690     12733     11996     11032     13065     18799     18443     18178     18044 
dram[26]:      5803      5807      6004     10841      7319     12392      6726      6666     12938     13154     13154      7410      7589     16678      5878     17978 
dram[27]:      5807      5803      5959      5939      7691      7937      9411      6706     11204      7399      7426     12918     18126     17731      5860      5870 
dram[28]:      5803      5807      5995      5960     10877      9446      6765      6637     11413      7814     11810      7444      7637     17196      5848     17588 
dram[29]:      5803      5807      5996      5948      7386      9191      6713      6675     15016     11869     11540     11284     18390     17787     18398      5860 
dram[30]:      5807      5803      5977      5957     13176     12850      6685      6695      7030     11730     14249     11645     18369     18274      5863     18016 
dram[31]:      5803      5807      5981      7474      8554      6412      6722      6655     11793     12512     12013     13419     17298     17089      5848     18115 
average row accesses per activate:
dram[0]: 48.296295 42.322582 39.823528 35.736843 31.511627 37.500000 29.555555 30.000000 39.030304 40.375000 31.097561 32.717949 29.714285 35.428570 36.411766 43.857143 
dram[1]: 56.695652 45.241379 45.000000 35.684212 28.125000 26.920000 25.901960 28.170214 39.151516 38.787880 23.773584 37.411766 31.350000 41.931034 36.969696 42.206898 
dram[2]: 52.160000 45.241379 40.969696 32.214287 27.040001 40.484848 30.744186 26.714285 34.105263 37.028572 29.395350 34.486488 30.799999 31.282051 42.068966 40.799999 
dram[3]: 38.470589 39.757576 45.133335 28.808510 32.634148 34.256409 26.039215 27.872341 35.555557 35.777779 28.727272 30.476191 32.421051 34.333332 32.864864 38.750000 
dram[4]: 45.241379 41.000000 39.823528 35.657894 31.116280 33.375000 26.780001 25.307692 30.046511 42.566666 32.358974 29.302326 31.692308 33.888889 35.882355 42.206898 
dram[5]: 39.757576 41.000000 35.526318 33.024391 26.780001 34.947369 30.674419 23.625000 35.027027 49.115383 25.200001 32.410255 28.651163 31.282051 33.777779 45.333332 
dram[6]: 32.799999 37.485714 33.048782 31.604650 23.051723 33.700001 27.250000 31.255814 28.444445 35.027027 40.903225 32.717949 32.236843 31.000000 35.882355 39.483871 
dram[7]: 42.322582 35.459461 34.769230 27.755102 33.724998 35.421051 31.880953 28.933332 35.555557 39.750000 39.406250 38.303032 35.000000 38.375000 49.279999 32.315788 
dram[8]: 48.592594 35.378380 32.926830 29.500000 29.955555 33.474998 27.750000 31.023256 29.953489 29.953489 29.581396 39.250000 44.285713 34.111111 37.212120 38.375000 
dram[9]: 39.757576 35.459461 34.666668 29.478260 24.407408 36.459461 25.760000 29.622223 28.266666 35.666668 32.947369 33.684212 34.742859 32.000000 38.250000 38.625000 
dram[10]: 41.000000 39.757576 34.025002 28.312500 36.324326 27.520834 24.943396 28.021276 32.615383 37.411766 34.135136 30.682926 26.782608 29.333334 38.250000 48.959999 
dram[11]: 39.757576 36.444443 35.578949 28.851065 32.975609 36.405407 24.830189 34.205128 29.181818 30.380953 38.424244 29.809525 42.620689 31.794872 34.111111 38.500000 
dram[12]: 32.799999 42.322582 36.648647 27.139999 32.142857 36.243244 27.408163 33.820515 32.500000 41.096775 34.000000 34.000000 33.837837 32.526318 40.000000 38.375000 
dram[13]: 37.485714 41.000000 29.500000 33.924999 31.395350 43.193550 26.755102 39.909092 31.219513 40.000000 32.333332 34.666668 27.659090 33.297298 42.206898 41.066666 
dram[14]: 34.526318 39.757576 32.190475 31.488373 29.282608 33.923077 30.477272 25.980000 31.024391 36.114285 36.457142 37.818180 36.000000 34.000000 32.315788 39.483871 
dram[15]: 42.419353 36.444443 33.048782 33.849998 32.142857 32.047619 30.790697 38.794117 32.410255 33.894737 31.500000 33.263157 35.428570 30.341463 42.482758 35.028572 
dram[16]: 39.757576 42.322582 36.621620 36.621620 32.756096 38.514286 30.318182 32.071430 33.684212 34.486488 26.083334 34.162163 32.972973 32.307693 43.714287 40.516129 
dram[17]: 39.757576 35.459461 39.735294 28.229166 29.955555 33.974358 24.145454 25.559999 31.414635 38.545456 25.120001 32.102566 39.000000 34.971428 42.620689 39.483871 
dram[18]: 33.641026 42.322582 34.769230 27.714285 32.190475 38.085712 24.888889 26.591837 39.030304 38.787880 27.565218 40.419353 29.756098 44.000000 39.483871 34.971428 
dram[19]: 36.444443 41.000000 39.764706 28.914894 28.041666 37.083332 26.979591 27.291666 30.476191 34.702702 35.111111 33.263157 28.090910 35.428570 42.206898 36.000000 
dram[20]: 32.000000 42.322582 34.717949 28.333334 26.820000 31.833334 25.384615 30.604650 32.099998 35.361111 27.369566 33.157894 34.333332 39.870968 42.206898 34.000000 
dram[21]: 33.641026 48.592594 34.461540 35.051281 31.046511 31.952381 27.291666 28.531916 29.395350 41.677418 24.740000 33.184212 34.000000 34.111111 42.206898 29.951220 
dram[22]: 36.444443 33.743591 33.750000 28.500000 31.116280 37.000000 26.979591 29.500000 29.860466 38.666668 29.488373 34.162163 29.023256 36.147060 43.857143 40.799999 
dram[23]: 37.485714 38.588234 33.825001 27.180000 32.707317 38.485714 31.547619 26.632652 26.666666 38.666668 28.727272 35.333332 27.909090 32.526318 47.384617 37.333332 
dram[24]: 40.812500 33.641026 39.852940 28.437500 31.511627 32.756096 33.450001 31.093023 31.219513 30.476191 37.294117 34.486488 30.600000 35.085712 51.166668 38.500000 
dram[25]: 42.322582 35.459461 36.513512 32.476189 29.043478 28.489361 34.526318 29.266666 28.444445 36.342857 28.177778 39.187500 27.818182 34.000000 43.857143 35.085712 
dram[26]: 35.459461 35.459461 32.878048 32.500000 26.580000 30.795454 24.203703 29.795454 29.767443 32.000000 27.063829 36.228573 24.816326 28.813953 37.090908 39.612904 
dram[27]: 38.588234 39.757576 33.097561 32.404762 32.000000 40.878788 27.142857 27.479166 33.282051 39.531250 35.555557 45.000000 27.466667 30.243902 53.217392 33.081081 
dram[28]: 35.459461 39.757576 31.418604 30.333334 43.129032 36.486488 33.794872 37.305557 30.761906 30.190475 33.368420 37.294117 32.864864 29.372093 45.333332 41.200001 
dram[29]: 50.461540 32.000000 36.648647 32.404762 31.452381 34.512821 23.781818 29.043478 32.200001 36.228573 31.146341 46.518520 29.756098 34.305557 47.115383 39.483871 
dram[30]: 45.241379 39.757576 37.555557 33.268291 32.243904 34.333332 33.205128 27.645834 32.000000 39.750000 30.285715 36.823528 29.780487 29.951220 48.959999 40.933334 
dram[31]: 45.241379 38.588234 43.741936 34.692307 33.073170 29.000000 25.803921 27.872341 35.777779 39.750000 35.222221 33.729729 35.200001 25.469387 48.840000 39.612904 
average row locality = 661494/19682 = 33.609085
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1304      1312      1344      1344      1316      1308      1304      1320      1288      1292      1275      1276      1248      1240      1238      1228 
dram[1]:      1304      1312      1341      1344      1312      1304      1292      1296      1292      1280      1260      1272      1254      1216      1220      1224 
dram[2]:      1304      1312      1340      1344      1316      1300      1300      1288      1296      1296      1264      1276      1232      1220      1220      1224 
dram[3]:      1308      1312      1344      1340      1303      1296      1304      1281      1280      1288      1264      1280      1232      1236      1216      1240 
dram[4]:      1312      1312      1344      1344      1304      1292      1308      1284      1292      1277      1262      1260      1236      1220      1220      1224 
dram[5]:      1312      1312      1340      1344      1300      1292      1292      1295      1296      1280      1260      1264      1232      1220      1216      1224 
dram[6]:      1312      1312      1340      1344      1288      1308      1280      1320      1280      1296      1268      1276      1225      1240      1220      1224 
dram[7]:      1312      1312      1344      1344      1312      1308      1312      1280      1280      1272      1261      1264      1260      1228      1232      1228 
dram[8]:      1312      1309      1344      1344      1312      1300      1304      1308      1288      1288      1272      1256      1240      1228      1228      1228 
dram[9]:      1312      1312      1340      1344      1284      1308      1268      1308      1272      1284      1252      1280      1216      1248      1224      1236 
dram[10]:      1312      1312      1344      1344      1304      1281      1300      1288      1272      1272      1263      1258      1232      1232      1224      1224 
dram[11]:      1312      1312      1344      1344      1309      1312      1296      1312      1284      1276      1268      1252      1236      1240      1228      1232 
dram[12]:      1312      1312      1344      1344      1312      1301      1316      1292      1300      1274      1292      1258      1252      1236      1240      1228 
dram[13]:      1312      1312      1344      1344      1312      1300      1288      1292      1280      1280      1261      1248      1220      1232      1224      1233 
dram[14]:      1312      1312      1344      1344      1312      1284      1316      1272      1272      1264      1276      1248      1260      1224      1228      1224 
dram[15]:      1316      1312      1344      1344      1304      1304      1300      1288      1264      1288      1260      1264      1240      1244      1232      1226 
dram[16]:      1312      1312      1344      1344      1312      1308      1312      1316      1280      1276      1252      1264      1220      1260      1224      1256 
dram[17]:      1312      1312      1341      1340      1312      1284      1308      1248      1288      1272      1256      1252      1248      1224      1236      1224 
dram[18]:      1312      1312      1344      1344      1312      1296      1320      1276      1288      1280      1268      1254      1220      1232      1224      1224 
dram[19]:      1312      1312      1344      1344      1308      1296      1293      1284      1280      1284      1264      1264      1236      1240      1224      1224 
dram[20]:      1312      1312      1344      1344      1304      1296      1296      1288      1284      1273      1260      1260      1236      1236      1224      1224 
dram[21]:      1312      1312      1336      1344      1300      1308      1285      1312      1264      1292      1237      1261      1224      1228      1224      1228 
dram[22]:      1312      1316      1344      1344      1304      1292      1300      1280      1284      1276      1268      1264      1248      1229      1228      1224 
dram[23]:      1312      1312      1344      1344      1300      1304      1304      1292      1280      1276      1264      1272      1228      1236      1232      1232 
dram[24]:      1306      1312      1344      1344      1312      1302      1312      1312      1280      1280      1268      1276      1224      1228      1228      1232 
dram[25]:      1312      1312      1344      1344      1300      1292      1288      1288      1280      1272      1268      1254      1224      1224      1228      1228 
dram[26]:      1312      1312      1340      1344      1292      1309      1284      1292      1280      1280      1272      1268      1216      1239      1224      1228 
dram[27]:      1312      1312      1344      1344      1296      1308      1304      1297      1298      1268      1280      1260      1236      1240      1224      1224 
dram[28]:      1312      1312      1344      1344      1304      1308      1296      1320      1292      1268      1268      1268      1216      1263      1224      1236 
dram[29]:      1312      1312      1344      1344      1284      1312      1284      1320      1288      1268      1277      1256      1220      1235      1231      1224 
dram[30]:      1312      1312      1340      1344      1284      1299      1272      1308      1280      1272      1272      1252      1222      1228      1224      1228 
dram[31]:      1312      1312      1344      1340      1312      1296      1288      1284      1288      1272      1268      1248      1232      1248      1221      1228 
total dram reads = 656607
bank skew: 1344/1216 = 1.11
chip skew: 20637/20449 = 1.01
number of total write accesses:
dram[0]:         0         0        40        56       156       168       104       120         0         0         0         0         0         0         0         0 
dram[1]:         0         0        36        48       152       168       116       112         0         0         0         0         0         0         0         0 
dram[2]:         0         0        48        36       148       144        88        84         0         0         0         0         0         0         0         0 
dram[3]:         0         0        40        56       144       160        96       116         0         0         0         0         0         0         0         0 
dram[4]:         0         0        40        44       136       172       124       128         0         0         0         0         0         0         0         0 
dram[5]:         0         0        40        40       156       144       108       112         0         0         0         0         0         0         0         0 
dram[6]:         0         0        60        60       196       160       112        96         0         0         0         0         0         0         0         0 
dram[7]:         0         0        48        64       148       152       108        88         0         0         0         0         0         0         0         0 
dram[8]:         0         0        24        52       144       156       112       104         0         0         0         0         0         0         0         0 
dram[9]:         0         0        48        48       136       164        80       100         0         0         0         0         0         0         0         0 
dram[10]:         0         0        68        60       160       160        88       116         0         0         0         0         0         0         0         0 
dram[11]:         0         0        32        48       172       140        80        88         0         0         0         0         0         0         0         0 
dram[12]:         0         0        48        52       152       160       108       108         0         0         0         0         0         0         0         0 
dram[13]:         0         0        52        52       152       156        92       100         0         0         0         0         0         0         0         0 
dram[14]:         0         0        32        40       140       156       100       108         0         0         0         0         0         0         0         0 
dram[15]:         0         0        44        40       184       168        96       124         0         0         0         0         0         0         0         0 
dram[16]:         0         0        44        44       124       160        88       124         0         0         0         0         0         0         0         0 
dram[17]:         0         0        40        60       144       164        80       120         0         0         0         0         0         0         0         0 
dram[18]:         0         0        48        56       160       148        96       108         0         0         0         0         0         0         0         0 
dram[19]:         0         0        32        60       152       156       116       104         0         0         0         0         0         0         0         0 
dram[20]:         0         0        40        64       148       164        96       112         0         0         0         0         0         0         0         0 
dram[21]:         0         0        32        92       140       136       100       116         0         0         0         0         0         0         0         0 
dram[22]:         0         0        24        96       136       160        88        72         0         0         0         0         0         0         0         0 
dram[23]:         0         0        36        60       164       172        84        52         0         0         0         0         0         0         0         0 
dram[24]:         0         0        44        84       172       164       112       100         0         0         0         0         0         0         0         0 
dram[25]:         0         0        28        80       144       188        96       116         0         0         0         0         0         0         0         0 
dram[26]:         0         0        32        84       148       184        92        76         0         0         0         0         0         0         0         0 
dram[27]:         0         0        52        68       192       164       104        88         0         0         0         0         0         0         0         0 
dram[28]:         0         0        28        84       132       168        88        92         0         0         0         0         0         0         0         0 
dram[29]:         0         0        48        68       148       136        96        64         0         0         0         0         0         0         0         0 
dram[30]:         0         0        48        80       152       160        92        76         0         0         0         0         0         0         0         0 
dram[31]:         0         0        48        52       176       152       112       104         0         0         0         0         0         0         0         0 
total dram writes = 19644
min_bank_accesses = 0!
chip skew: 684/548 = 1.25
average mf latency per bank:
dram[0]:      11156     11321       937       993      1171      1267      1924      2116      2331      2396      1409      1233       954       931       875       798
dram[1]:      10920     11442      1027      1073      1152      1272      1834      2067      2211      2203      1190      1222       910       883       836       831
dram[2]:      10993     11376       870      1004      1060      1208      1745      1936      2121      2285      1125      1159       829       832       774       768
dram[3]:      10995     11364       983       970      1092      1222      1839      1795      2095      2156      1192      1232       882       891       869       818
dram[4]:      11114     11262      1018      1065      1144      1164      1816      1895      2118      2210      1228      1083       838       850       807       789
dram[5]:      11052     11304       931      1116      1159      1167      1885      1930      2124      2112      1185      1192       821       916       768       841
dram[6]:      11301     11305       882      1065      1084      1224      1740      1986      2173      2228      1112      1341       783       979       741       842
dram[7]:      10806     11485       877      1002      1122      1256      1842      1950      1978      2124      1071      1133       857       794       735       755
dram[8]:      10965     11497       943      1062      1191      1223      1701      2105      1900      2284      1170      1143       812       901       758       848
dram[9]:      11051     11224       970      1089      1100      1051      1913      1836      2108      2036      1050      1161       755       890       749       822
dram[10]:      10998     11417       987      1017      1102      1154      1865      1973      2007      2234      1006      1154       786       937       735       819
dram[11]:      11148     11425      1083       969      1132      1312      1868      2136      2091      2253      1211      1189       867      1044       799       853
dram[12]:      11024     11577       933      1074      1459      1191      1734      2105      2044      2227      1349      1183       910       967       852       874
dram[13]:      11400     11078      1023       910      1460      1110      1887      1880      2235      2047      1204      1029       856       827       828       774
dram[14]:      11005     11478      1053      1115      1258      1161      1763      2086      2087      2144      1086      1151       830       963       801       864
dram[15]:      11035     11465      1066      1086      1267      1183      1872      1993      2181      2121      1210      1219       952      1011       865       852
dram[16]:      11348     11431       912      1055      1353      1293      1993      1977      2143      2287      1262      1280       822      1017       769       916
dram[17]:      11144     11492      1049       977      1310      1175      1927      1904      2042      2205      1153      1187       848       876       821       835
dram[18]:      11286     11509      1004      1043      1263      1187      1921      1969      2127      2241      1206      1236       862       836       793       794
dram[19]:      11279     11266       973       945      1235      1189      1790      2083      2138      2091      1171      1191       818       887       745       835
dram[20]:      11303     11369      1014      1036      1229      1182      1964      2033      2363      2083      1214      1086       856       798       782       789
dram[21]:      11699     11784      1137      1207      1375      1260      2063      2013      2332      2364      1290      1275      1051       967       924       940
dram[22]:      11094     11493       942       970      1198      1121      1892      2121      2243      2211      1126      1161       939       830       782       780
dram[23]:      10986     11454       981       970      1110      1149      1844      2079      2131      2149      1108      1141       778       819       755       758
dram[24]:      11177     11464       887       996      1195      1132      1865      1959      2198      2061      1136      1154       798       812       745       800
dram[25]:      11123     11459       943      1011      1076      1162      1795      2037      2160      2127      1086      1024       808       778       718       767
dram[26]:      11400     11399      1050      1039      1123      1151      1885      2057      2168      2145      1162      1124       862       936       776       803
dram[27]:      11267     11290       854      1003      1115      1120      1751      1912      2180      2068      1137      1111       825       932       757       801
dram[28]:      11233     11618       834       994      1212      1242      2011      1978      2337      2033      1138      1261       765       973       739       850
dram[29]:      11386     11516       957      1075      1204      1196      2033      2095      2309      2187      1253      1067       840       825       804       828
dram[30]:      11182     11601       990      1046      1069      1111      1892      2099      2088      2281      1055      1114       791       963       760       900
dram[31]:      11343     11595       987       993      1201      1224      1928      2074      2272      2339      1137      1222       838      1077       760       901
maximum mf latency per bank:
dram[0]:      10257     10601      7288      7782      9541      8703      9222      8793      9667      9132      9249      8825      8493      5926      8392      2850
dram[1]:      10177     10534      8830      9037      8934      7563      8667      9375      8955      9140      8006      8822      8026      2165      8305      3103
dram[2]:      10238     10504      6177      9653      7356      8411      8691      8264      9244      9651      8584      8612      4122      2512      3202      2340
dram[3]:      10172     10519      8117      8352      8005      8431      8601      8321      9061      8816      8037      9647      7244      4850      7718      2688
dram[4]:      10259     10510      8797      8012      8341      7616      9238      8948      8514      8306      8054      8565      2823      2925      6183      2232
dram[5]:      10281     10462      8833      8999      7563      6582      8899      8887      9332      8443      8085      8538      3109      6767      2081      7388
dram[6]:      10467     10388      7302      9357      8688      7824      8323      9434      9095      9781      8307      9475      5452      6765      3419      2587
dram[7]:      10159     10587      8312      8293      8262      8834      9228      9390      9180      9108      9078      9350      4697      4000      1968      2872
dram[8]:      10220     10546      8507      8425      8531      8359      7956      8619      9143      9719      8685      8832      2586      2661      1922      2999
dram[9]:      10262     10462      8467      8539      7224      6154      9098      8252      8867      9802      7185      8859      2378      6620      2361      3195
dram[10]:      10200     10596      8531      8649      8628      6992      9694      9062      8599     10049      7572      8905      3273      6722      2762      7872
dram[11]:      10219     10622      9514      8373      7701      8402      8439      9468      8669      9198      9655      8993      4879      7551      3253      7936
dram[12]:      10297     10761      8773      8997      8931      8749      8172      9248      9029     10008      9723      9047      7017      7560      7762      5413
dram[13]:      10359     10287      9685      7599      8967      6417      8396      8923      8897      8969      8986      9219      2109      5209      6156      3512
dram[14]:      10239     10498      8663      8777      5967      7597      9546      9008      9299      8674      8505      8968      2976      7401      4644      7816
dram[15]:      10222     10503      8684      9070      9066      7032      8491      8995      9510      9593      7503      8742      6590      7396      7642      7166
dram[16]:      10591     10535      7777      8159      9163      8787      9722      9015      9511      9657      9323      8817      4856      7471      6204      7093
dram[17]:      10417     10482      8898      5483      8985      6073      8894      9554      9214      8912      7698      8266      5379      3120      7124      5247
dram[18]:      10504     10557      7731      8828      9648      6166      8593      9602      8710      8998      9042      9255      2944      2726      2171      2095
dram[19]:      10521     10352      7605      7758      8035      9084      8669      9551      8544      8948      8611      8902      4004      6745      1977      6951
dram[20]:      10502     10440      8117      9018      8272      8661      8685      9492      9199      9215      8471      8840      3404      4379      2322      4956
dram[21]:      10884     10582      9518      9205      7470      7417      9998      9676      9583      9579      8487      8987      7783      3170      3737      2993
dram[22]:      10402     10604      8833      9319      8056      7517      9207      9454     10181      9320      8130      8455      7375      4434      2862      2067
dram[23]:      10409     10504      9732      9190      7285      8547      8805      9185      9117      9292      8697      9592      6218      4440      2973      2092
dram[24]:      10450     10516      9995      9359      8561      8248      8848      9219      9088      8559      8843      9258      3083      2549      2918      5188
dram[25]:      10471     10540      8442      9277      5900      8169      8848      9125      9066      9079      7897      9216      6747      2603      2882      3545
dram[26]:      10501     10476     10265      9024      7336      7224      8782      8953      8776      9791      8386      8710      6794      7832      2434      7316
dram[27]:      10480     10443      8471      9292      8607      8970      8188      9330      8995      9757      9054      8946      4279      8832      2172      7647
dram[28]:      10466     10577      7889      8923      7852      9918      9425      8686      9320      9137      9708      8895      1861      8961      2030      7872
dram[29]:      10543     10541      8266      9100      6958      9355      9286      9350      9051      9976      9326      9216      2654      3478      2075      4588
dram[30]:      10430     10509      8941      8914      5873      6180      8951      9176      8886      9971      8366      8623      2804      9095      3578      7795
dram[31]:      10492     10544      9227      7808      8463     10037      9255      9154      9024     10001      9284      8862      5057      9097      2225      7425
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 252): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17252 n_act=583 n_pre=567 n_ref_event=0 n_req=20798 n_rd=20637 n_rd_L2_A=0 n_write=0 n_wr_bk=644 bw_util=0.5494
n_activity=26487 dram_eff=0.8035
bk0: 1304a 35221i bk1: 1312a 34472i bk2: 1344a 34591i bk3: 1344a 33965i bk4: 1316a 34160i bk5: 1308a 33510i bk6: 1304a 34221i bk7: 1320a 33476i bk8: 1288a 35369i bk9: 1292a 34564i bk10: 1275a 34905i bk11: 1276a 34291i bk12: 1248a 34340i bk13: 1240a 33984i bk14: 1238a 34893i bk15: 1228a 34508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971968
Row_Buffer_Locality_read = 0.973397
Row_Buffer_Locality_write = 0.788820
Bank_Level_Parallism = 3.788924
Bank_Level_Parallism_Col = 3.490910
Bank_Level_Parallism_Ready = 2.433438
write_to_read_ratio_blp_rw_average = 0.058672
GrpLevelPara = 2.761325 

BW Util details:
bwutil = 0.549442 
total_CMD = 38732 
util_bw = 21281 
Wasted_Col = 1924 
Wasted_Row = 559 
Idle = 14968 

BW Util Bottlenecks: 
RCDc_limit = 862 
RCDWRc_limit = 230 
WTRc_limit = 295 
RTWc_limit = 827 
CCDLc_limit = 1236 
rwq = 0 
CCDLc_limit_alone = 1136 
WTRc_limit_alone = 256 
RTWc_limit_alone = 766 

Commands details: 
total_CMD = 38732 
n_nop = 17252 
Read = 20637 
Write = 0 
L2_Alloc = 0 
L2_WB = 644 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 20798 
total_req = 21281 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 21281 
Row_Bus_Util =  0.029691 
CoL_Bus_Util = 0.549442 
Either_Row_CoL_Bus_Util = 0.554580 
Issued_on_Two_Bus_Simul_Util = 0.024553 
issued_two_Eff = 0.044274 
queue_avg = 21.991713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.9917
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 255): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17337 n_act=600 n_pre=584 n_ref_event=0 n_req=20681 n_rd=20523 n_rd_L2_A=0 n_write=0 n_wr_bk=632 bw_util=0.5462
n_activity=26931 dram_eff=0.7855
bk0: 1304a 35354i bk1: 1312a 34288i bk2: 1341a 34847i bk3: 1344a 34195i bk4: 1312a 33818i bk5: 1304a 33188i bk6: 1292a 33831i bk7: 1296a 33759i bk8: 1292a 35203i bk9: 1280a 34569i bk10: 1260a 34446i bk11: 1272a 34074i bk12: 1254a 34279i bk13: 1216a 33943i bk14: 1220a 34742i bk15: 1224a 34190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970988
Row_Buffer_Locality_read = 0.972714
Row_Buffer_Locality_write = 0.746835
Bank_Level_Parallism = 3.783515
Bank_Level_Parallism_Col = 3.508319
Bank_Level_Parallism_Ready = 2.474545
write_to_read_ratio_blp_rw_average = 0.063572
GrpLevelPara = 2.766414 

BW Util details:
bwutil = 0.546189 
total_CMD = 38732 
util_bw = 21155 
Wasted_Col = 2293 
Wasted_Row = 780 
Idle = 14504 

BW Util Bottlenecks: 
RCDc_limit = 1028 
RCDWRc_limit = 246 
WTRc_limit = 368 
RTWc_limit = 937 
CCDLc_limit = 1253 
rwq = 0 
CCDLc_limit_alone = 1154 
WTRc_limit_alone = 322 
RTWc_limit_alone = 884 

Commands details: 
total_CMD = 38732 
n_nop = 17337 
Read = 20523 
Write = 0 
L2_Alloc = 0 
L2_WB = 632 
n_act = 600 
n_pre = 584 
n_ref = 0 
n_req = 20681 
total_req = 21155 

Dual Bus Interface Util: 
issued_total_row = 1184 
issued_total_col = 21155 
Row_Bus_Util =  0.030569 
CoL_Bus_Util = 0.546189 
Either_Row_CoL_Bus_Util = 0.552386 
Issued_on_Two_Bus_Simul_Util = 0.024373 
issued_two_Eff = 0.044122 
queue_avg = 23.938604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9386
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 253): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17462 n_act=595 n_pre=579 n_ref_event=0 n_req=20669 n_rd=20531 n_rd_L2_A=0 n_write=0 n_wr_bk=548 bw_util=0.5442
n_activity=26100 dram_eff=0.8076
bk0: 1304a 35404i bk1: 1312a 34697i bk2: 1340a 34611i bk3: 1344a 33827i bk4: 1315a 33918i bk5: 1300a 34047i bk6: 1300a 34429i bk7: 1288a 33587i bk8: 1296a 35373i bk9: 1296a 34926i bk10: 1264a 34677i bk11: 1276a 34186i bk12: 1232a 34511i bk13: 1220a 33962i bk14: 1220a 35033i bk15: 1224a 34506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971212
Row_Buffer_Locality_read = 0.972481
Row_Buffer_Locality_write = 0.781022
Bank_Level_Parallism = 3.740447
Bank_Level_Parallism_Col = 3.451222
Bank_Level_Parallism_Ready = 2.390768
write_to_read_ratio_blp_rw_average = 0.053805
GrpLevelPara = 2.747157 

BW Util details:
bwutil = 0.544227 
total_CMD = 38732 
util_bw = 21079 
Wasted_Col = 1928 
Wasted_Row = 703 
Idle = 15022 

BW Util Bottlenecks: 
RCDc_limit = 871 
RCDWRc_limit = 186 
WTRc_limit = 283 
RTWc_limit = 746 
CCDLc_limit = 1236 
rwq = 0 
CCDLc_limit_alone = 1155 
WTRc_limit_alone = 268 
RTWc_limit_alone = 680 

Commands details: 
total_CMD = 38732 
n_nop = 17462 
Read = 20531 
Write = 0 
L2_Alloc = 0 
L2_WB = 548 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 20669 
total_req = 21079 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 21079 
Row_Bus_Util =  0.030311 
CoL_Bus_Util = 0.544227 
Either_Row_CoL_Bus_Util = 0.549158 
Issued_on_Two_Bus_Simul_Util = 0.025380 
issued_two_Eff = 0.046215 
queue_avg = 23.571724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5717
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 249): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17425 n_act=623 n_pre=607 n_ref_event=0 n_req=20677 n_rd=20523 n_rd_L2_A=0 n_write=0 n_wr_bk=612 bw_util=0.5457
n_activity=25815 dram_eff=0.8187
bk0: 1308a 35073i bk1: 1312a 34622i bk2: 1344a 34868i bk3: 1340a 33884i bk4: 1302a 33917i bk5: 1296a 33248i bk6: 1304a 34216i bk7: 1281a 33434i bk8: 1280a 35118i bk9: 1288a 34578i bk10: 1264a 34908i bk11: 1280a 33826i bk12: 1232a 34494i bk13: 1236a 33893i bk14: 1216a 34782i bk15: 1240a 34155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969868
Row_Buffer_Locality_read = 0.970862
Row_Buffer_Locality_write = 0.836601
Bank_Level_Parallism = 3.869727
Bank_Level_Parallism_Col = 3.535439
Bank_Level_Parallism_Ready = 2.453939
write_to_read_ratio_blp_rw_average = 0.056104
GrpLevelPara = 2.769675 

BW Util details:
bwutil = 0.545673 
total_CMD = 38732 
util_bw = 21135 
Wasted_Col = 1917 
Wasted_Row = 560 
Idle = 15120 

BW Util Bottlenecks: 
RCDc_limit = 904 
RCDWRc_limit = 149 
WTRc_limit = 167 
RTWc_limit = 659 
CCDLc_limit = 1277 
rwq = 0 
CCDLc_limit_alone = 1217 
WTRc_limit_alone = 158 
RTWc_limit_alone = 608 

Commands details: 
total_CMD = 38732 
n_nop = 17425 
Read = 20523 
Write = 0 
L2_Alloc = 0 
L2_WB = 612 
n_act = 623 
n_pre = 607 
n_ref = 0 
n_req = 20677 
total_req = 21135 

Dual Bus Interface Util: 
issued_total_row = 1230 
issued_total_col = 21135 
Row_Bus_Util =  0.031757 
CoL_Bus_Util = 0.545673 
Either_Row_CoL_Bus_Util = 0.550114 
Issued_on_Two_Bus_Simul_Util = 0.027316 
issued_two_Eff = 0.049655 
queue_avg = 24.588970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.589
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 257): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17384 n_act=611 n_pre=595 n_ref_event=0 n_req=20652 n_rd=20491 n_rd_L2_A=0 n_write=0 n_wr_bk=644 bw_util=0.5457
n_activity=26594 dram_eff=0.7947
bk0: 1312a 34828i bk1: 1312a 34119i bk2: 1344a 34350i bk3: 1344a 33730i bk4: 1304a 33713i bk5: 1292a 33299i bk6: 1308a 34054i bk7: 1284a 33466i bk8: 1292a 35108i bk9: 1277a 34531i bk10: 1262a 34890i bk11: 1260a 34033i bk12: 1236a 34727i bk13: 1220a 34215i bk14: 1220a 34874i bk15: 1224a 34475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970414
Row_Buffer_Locality_read = 0.971695
Row_Buffer_Locality_write = 0.807453
Bank_Level_Parallism = 3.817812
Bank_Level_Parallism_Col = 3.531903
Bank_Level_Parallism_Ready = 2.454649
write_to_read_ratio_blp_rw_average = 0.058061
GrpLevelPara = 2.761510 

BW Util details:
bwutil = 0.545673 
total_CMD = 38732 
util_bw = 21135 
Wasted_Col = 2233 
Wasted_Row = 717 
Idle = 14647 

BW Util Bottlenecks: 
RCDc_limit = 1051 
RCDWRc_limit = 201 
WTRc_limit = 530 
RTWc_limit = 1045 
CCDLc_limit = 1426 
rwq = 0 
CCDLc_limit_alone = 1326 
WTRc_limit_alone = 516 
RTWc_limit_alone = 959 

Commands details: 
total_CMD = 38732 
n_nop = 17384 
Read = 20491 
Write = 0 
L2_Alloc = 0 
L2_WB = 644 
n_act = 611 
n_pre = 595 
n_ref = 0 
n_req = 20652 
total_req = 21135 

Dual Bus Interface Util: 
issued_total_row = 1206 
issued_total_col = 21135 
Row_Bus_Util =  0.031137 
CoL_Bus_Util = 0.545673 
Either_Row_CoL_Bus_Util = 0.551172 
Issued_on_Two_Bus_Simul_Util = 0.025638 
issued_two_Eff = 0.046515 
queue_avg = 23.752478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7525
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 249): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17421 n_act=628 n_pre=612 n_ref_event=0 n_req=20629 n_rd=20475 n_rd_L2_A=0 n_write=0 n_wr_bk=600 bw_util=0.5441
n_activity=26588 dram_eff=0.7927
bk0: 1312a 34988i bk1: 1312a 34506i bk2: 1340a 34254i bk3: 1344a 33804i bk4: 1300a 33889i bk5: 1292a 33493i bk6: 1292a 34251i bk7: 1295a 33509i bk8: 1296a 34990i bk9: 1276a 34837i bk10: 1260a 34398i bk11: 1264a 34137i bk12: 1232a 34547i bk13: 1220a 33908i bk14: 1216a 34794i bk15: 1224a 34623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969553
Row_Buffer_Locality_read = 0.970942
Row_Buffer_Locality_write = 0.780000
Bank_Level_Parallism = 3.817775
Bank_Level_Parallism_Col = 3.512908
Bank_Level_Parallism_Ready = 2.426145
write_to_read_ratio_blp_rw_average = 0.062105
GrpLevelPara = 2.768995 

BW Util details:
bwutil = 0.544124 
total_CMD = 38732 
util_bw = 21075 
Wasted_Col = 2189 
Wasted_Row = 679 
Idle = 14789 

BW Util Bottlenecks: 
RCDc_limit = 1130 
RCDWRc_limit = 201 
WTRc_limit = 322 
RTWc_limit = 1082 
CCDLc_limit = 1296 
rwq = 0 
CCDLc_limit_alone = 1185 
WTRc_limit_alone = 283 
RTWc_limit_alone = 1010 

Commands details: 
total_CMD = 38732 
n_nop = 17421 
Read = 20475 
Write = 0 
L2_Alloc = 0 
L2_WB = 600 
n_act = 628 
n_pre = 612 
n_ref = 0 
n_req = 20629 
total_req = 21075 

Dual Bus Interface Util: 
issued_total_row = 1240 
issued_total_col = 21075 
Row_Bus_Util =  0.032015 
CoL_Bus_Util = 0.544124 
Either_Row_CoL_Bus_Util = 0.550217 
Issued_on_Two_Bus_Simul_Util = 0.025922 
issued_two_Eff = 0.047112 
queue_avg = 23.821800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8218
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 253): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17310 n_act=643 n_pre=627 n_ref_event=0 n_req=20704 n_rd=20533 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.5478
n_activity=26522 dram_eff=0.8
bk0: 1312a 34558i bk1: 1312a 34130i bk2: 1340a 33731i bk3: 1344a 33346i bk4: 1288a 33428i bk5: 1308a 33430i bk6: 1280a 34580i bk7: 1320a 34084i bk8: 1280a 34856i bk9: 1296a 34582i bk10: 1268a 35036i bk11: 1276a 34340i bk12: 1225a 34574i bk13: 1240a 33882i bk14: 1220a 35015i bk15: 1224a 34511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968943
Row_Buffer_Locality_read = 0.970146
Row_Buffer_Locality_write = 0.824561
Bank_Level_Parallism = 3.830450
Bank_Level_Parallism_Col = 3.504384
Bank_Level_Parallism_Ready = 2.430692
write_to_read_ratio_blp_rw_average = 0.068169
GrpLevelPara = 2.773639 

BW Util details:
bwutil = 0.547790 
total_CMD = 38732 
util_bw = 21217 
Wasted_Col = 2216 
Wasted_Row = 672 
Idle = 14627 

BW Util Bottlenecks: 
RCDc_limit = 998 
RCDWRc_limit = 184 
WTRc_limit = 458 
RTWc_limit = 909 
CCDLc_limit = 1484 
rwq = 0 
CCDLc_limit_alone = 1346 
WTRc_limit_alone = 400 
RTWc_limit_alone = 829 

Commands details: 
total_CMD = 38732 
n_nop = 17310 
Read = 20533 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 643 
n_pre = 627 
n_ref = 0 
n_req = 20704 
total_req = 21217 

Dual Bus Interface Util: 
issued_total_row = 1270 
issued_total_col = 21217 
Row_Bus_Util =  0.032789 
CoL_Bus_Util = 0.547790 
Either_Row_CoL_Bus_Util = 0.553083 
Issued_on_Two_Bus_Simul_Util = 0.027497 
issued_two_Eff = 0.049715 
queue_avg = 23.708149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7081
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 255): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17377 n_act=585 n_pre=569 n_ref_event=0 n_req=20701 n_rd=20549 n_rd_L2_A=0 n_write=0 n_wr_bk=608 bw_util=0.5462
n_activity=26243 dram_eff=0.8062
bk0: 1312a 35149i bk1: 1312a 34154i bk2: 1344a 34586i bk3: 1344a 33708i bk4: 1312a 34449i bk5: 1308a 33735i bk6: 1312a 34880i bk7: 1280a 34063i bk8: 1280a 35030i bk9: 1272a 34602i bk10: 1261a 35208i bk11: 1264a 34548i bk12: 1260a 34848i bk13: 1228a 34534i bk14: 1232a 35530i bk15: 1228a 34596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971740
Row_Buffer_Locality_read = 0.973089
Row_Buffer_Locality_write = 0.789474
Bank_Level_Parallism = 3.633635
Bank_Level_Parallism_Col = 3.349372
Bank_Level_Parallism_Ready = 2.375904
write_to_read_ratio_blp_rw_average = 0.053718
GrpLevelPara = 2.701680 

BW Util details:
bwutil = 0.546241 
total_CMD = 38732 
util_bw = 21157 
Wasted_Col = 2048 
Wasted_Row = 681 
Idle = 14846 

BW Util Bottlenecks: 
RCDc_limit = 840 
RCDWRc_limit = 229 
WTRc_limit = 434 
RTWc_limit = 500 
CCDLc_limit = 1186 
rwq = 0 
CCDLc_limit_alone = 1150 
WTRc_limit_alone = 416 
RTWc_limit_alone = 482 

Commands details: 
total_CMD = 38732 
n_nop = 17377 
Read = 20549 
Write = 0 
L2_Alloc = 0 
L2_WB = 608 
n_act = 585 
n_pre = 569 
n_ref = 0 
n_req = 20701 
total_req = 21157 

Dual Bus Interface Util: 
issued_total_row = 1154 
issued_total_col = 21157 
Row_Bus_Util =  0.029794 
CoL_Bus_Util = 0.546241 
Either_Row_CoL_Bus_Util = 0.551353 
Issued_on_Two_Bus_Simul_Util = 0.024682 
issued_two_Eff = 0.044767 
queue_avg = 22.067179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0672
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 256): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17386 n_act=617 n_pre=601 n_ref_event=0 n_req=20709 n_rd=20561 n_rd_L2_A=0 n_write=0 n_wr_bk=592 bw_util=0.5461
n_activity=26403 dram_eff=0.8012
bk0: 1312a 35219i bk1: 1309a 34075i bk2: 1344a 34556i bk3: 1344a 33549i bk4: 1312a 33816i bk5: 1300a 33621i bk6: 1304a 34306i bk7: 1308a 34030i bk8: 1288a 34907i bk9: 1288a 34129i bk10: 1272a 34585i bk11: 1256a 34254i bk12: 1240a 34831i bk13: 1228a 33929i bk14: 1228a 34847i bk15: 1228a 34609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970206
Row_Buffer_Locality_read = 0.971208
Row_Buffer_Locality_write = 0.831081
Bank_Level_Parallism = 3.811112
Bank_Level_Parallism_Col = 3.504811
Bank_Level_Parallism_Ready = 2.476859
write_to_read_ratio_blp_rw_average = 0.054810
GrpLevelPara = 2.781119 

BW Util details:
bwutil = 0.546138 
total_CMD = 38732 
util_bw = 21153 
Wasted_Col = 2076 
Wasted_Row = 690 
Idle = 14813 

BW Util Bottlenecks: 
RCDc_limit = 923 
RCDWRc_limit = 165 
WTRc_limit = 603 
RTWc_limit = 646 
CCDLc_limit = 1268 
rwq = 0 
CCDLc_limit_alone = 1198 
WTRc_limit_alone = 552 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 38732 
n_nop = 17386 
Read = 20561 
Write = 0 
L2_Alloc = 0 
L2_WB = 592 
n_act = 617 
n_pre = 601 
n_ref = 0 
n_req = 20709 
total_req = 21153 

Dual Bus Interface Util: 
issued_total_row = 1218 
issued_total_col = 21153 
Row_Bus_Util =  0.031447 
CoL_Bus_Util = 0.546138 
Either_Row_CoL_Bus_Util = 0.551121 
Issued_on_Two_Bus_Simul_Util = 0.026464 
issued_two_Eff = 0.048018 
queue_avg = 22.736290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.7363
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 253): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17439 n_act=636 n_pre=620 n_ref_event=0 n_req=20632 n_rd=20488 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.5438
n_activity=26557 dram_eff=0.7932
bk0: 1312a 34906i bk1: 1312a 34466i bk2: 1340a 34630i bk3: 1344a 33661i bk4: 1284a 33631i bk5: 1308a 33831i bk6: 1268a 34489i bk7: 1308a 33866i bk8: 1272a 34878i bk9: 1284a 34504i bk10: 1252a 34711i bk11: 1280a 34413i bk12: 1216a 34766i bk13: 1248a 34432i bk14: 1224a 34661i bk15: 1236a 34580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969174
Row_Buffer_Locality_read = 0.970519
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 3.763088
Bank_Level_Parallism_Col = 3.456897
Bank_Level_Parallism_Ready = 2.398642
write_to_read_ratio_blp_rw_average = 0.059269
GrpLevelPara = 2.753779 

BW Util details:
bwutil = 0.543840 
total_CMD = 38732 
util_bw = 21064 
Wasted_Col = 2142 
Wasted_Row = 689 
Idle = 14837 

BW Util Bottlenecks: 
RCDc_limit = 1115 
RCDWRc_limit = 190 
WTRc_limit = 428 
RTWc_limit = 765 
CCDLc_limit = 1267 
rwq = 0 
CCDLc_limit_alone = 1192 
WTRc_limit_alone = 421 
RTWc_limit_alone = 697 

Commands details: 
total_CMD = 38732 
n_nop = 17439 
Read = 20488 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 636 
n_pre = 620 
n_ref = 0 
n_req = 20632 
total_req = 21064 

Dual Bus Interface Util: 
issued_total_row = 1256 
issued_total_col = 21064 
Row_Bus_Util =  0.032428 
CoL_Bus_Util = 0.543840 
Either_Row_CoL_Bus_Util = 0.549752 
Issued_on_Two_Bus_Simul_Util = 0.026516 
issued_two_Eff = 0.048232 
queue_avg = 23.299313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2993
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 252): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17385 n_act=634 n_pre=618 n_ref_event=0 n_req=20625 n_rd=20462 n_rd_L2_A=0 n_write=0 n_wr_bk=652 bw_util=0.5451
n_activity=27133 dram_eff=0.7782
bk0: 1312a 34719i bk1: 1312a 34656i bk2: 1344a 34250i bk3: 1344a 33930i bk4: 1304a 33967i bk5: 1281a 33655i bk6: 1300a 34451i bk7: 1288a 34005i bk8: 1272a 34869i bk9: 1272a 34414i bk10: 1263a 34593i bk11: 1258a 33888i bk12: 1232a 34355i bk13: 1232a 33909i bk14: 1224a 34968i bk15: 1224a 34801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969261
Row_Buffer_Locality_read = 0.970922
Row_Buffer_Locality_write = 0.760736
Bank_Level_Parallism = 3.725391
Bank_Level_Parallism_Col = 3.418791
Bank_Level_Parallism_Ready = 2.437009
write_to_read_ratio_blp_rw_average = 0.073078
GrpLevelPara = 2.715546 

BW Util details:
bwutil = 0.545131 
total_CMD = 38732 
util_bw = 21114 
Wasted_Col = 2523 
Wasted_Row = 765 
Idle = 14330 

BW Util Bottlenecks: 
RCDc_limit = 1046 
RCDWRc_limit = 285 
WTRc_limit = 422 
RTWc_limit = 937 
CCDLc_limit = 1415 
rwq = 0 
CCDLc_limit_alone = 1348 
WTRc_limit_alone = 406 
RTWc_limit_alone = 886 

Commands details: 
total_CMD = 38732 
n_nop = 17385 
Read = 20462 
Write = 0 
L2_Alloc = 0 
L2_WB = 652 
n_act = 634 
n_pre = 618 
n_ref = 0 
n_req = 20625 
total_req = 21114 

Dual Bus Interface Util: 
issued_total_row = 1252 
issued_total_col = 21114 
Row_Bus_Util =  0.032325 
CoL_Bus_Util = 0.545131 
Either_Row_CoL_Bus_Util = 0.551146 
Issued_on_Two_Bus_Simul_Util = 0.026309 
issued_two_Eff = 0.047735 
queue_avg = 22.074976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.075
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 257): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17410 n_act=621 n_pre=605 n_ref_event=0 n_req=20697 n_rd=20557 n_rd_L2_A=0 n_write=0 n_wr_bk=560 bw_util=0.5452
n_activity=26466 dram_eff=0.7979
bk0: 1312a 34991i bk1: 1312a 34252i bk2: 1344a 34445i bk3: 1344a 33696i bk4: 1309a 33612i bk5: 1312a 33681i bk6: 1296a 34155i bk7: 1312a 34318i bk8: 1284a 34726i bk9: 1276a 34516i bk10: 1268a 34970i bk11: 1252a 34079i bk12: 1236a 35080i bk13: 1240a 33966i bk14: 1228a 35047i bk15: 1232a 34516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969996
Row_Buffer_Locality_read = 0.971153
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 3.789432
Bank_Level_Parallism_Col = 3.485569
Bank_Level_Parallism_Ready = 2.446560
write_to_read_ratio_blp_rw_average = 0.053686
GrpLevelPara = 2.746620 

BW Util details:
bwutil = 0.545208 
total_CMD = 38732 
util_bw = 21117 
Wasted_Col = 2017 
Wasted_Row = 711 
Idle = 14887 

BW Util Bottlenecks: 
RCDc_limit = 985 
RCDWRc_limit = 171 
WTRc_limit = 232 
RTWc_limit = 551 
CCDLc_limit = 1277 
rwq = 0 
CCDLc_limit_alone = 1241 
WTRc_limit_alone = 223 
RTWc_limit_alone = 524 

Commands details: 
total_CMD = 38732 
n_nop = 17410 
Read = 20557 
Write = 0 
L2_Alloc = 0 
L2_WB = 560 
n_act = 621 
n_pre = 605 
n_ref = 0 
n_req = 20697 
total_req = 21117 

Dual Bus Interface Util: 
issued_total_row = 1226 
issued_total_col = 21117 
Row_Bus_Util =  0.031653 
CoL_Bus_Util = 0.545208 
Either_Row_CoL_Bus_Util = 0.550501 
Issued_on_Two_Bus_Simul_Util = 0.026361 
issued_two_Eff = 0.047885 
queue_avg = 21.410204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.4102
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 253): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17292 n_act=609 n_pre=593 n_ref_event=0 n_req=20770 n_rd=20613 n_rd_L2_A=0 n_write=0 n_wr_bk=628 bw_util=0.5484
n_activity=26232 dram_eff=0.8097
bk0: 1312a 34854i bk1: 1312a 33890i bk2: 1344a 34371i bk3: 1344a 33487i bk4: 1312a 34290i bk5: 1301a 33722i bk6: 1316a 34204i bk7: 1292a 34004i bk8: 1300a 35155i bk9: 1274a 34445i bk10: 1292a 34998i bk11: 1258a 34413i bk12: 1252a 34889i bk13: 1236a 34179i bk14: 1240a 35026i bk15: 1228a 34568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970679
Row_Buffer_Locality_read = 0.971814
Row_Buffer_Locality_write = 0.821656
Bank_Level_Parallism = 3.773040
Bank_Level_Parallism_Col = 3.472953
Bank_Level_Parallism_Ready = 2.442635
write_to_read_ratio_blp_rw_average = 0.052887
GrpLevelPara = 2.739455 

BW Util details:
bwutil = 0.548410 
total_CMD = 38732 
util_bw = 21241 
Wasted_Col = 1978 
Wasted_Row = 631 
Idle = 14882 

BW Util Bottlenecks: 
RCDc_limit = 934 
RCDWRc_limit = 179 
WTRc_limit = 369 
RTWc_limit = 500 
CCDLc_limit = 1206 
rwq = 0 
CCDLc_limit_alone = 1187 
WTRc_limit_alone = 361 
RTWc_limit_alone = 489 

Commands details: 
total_CMD = 38732 
n_nop = 17292 
Read = 20613 
Write = 0 
L2_Alloc = 0 
L2_WB = 628 
n_act = 609 
n_pre = 593 
n_ref = 0 
n_req = 20770 
total_req = 21241 

Dual Bus Interface Util: 
issued_total_row = 1202 
issued_total_col = 21241 
Row_Bus_Util =  0.031034 
CoL_Bus_Util = 0.548410 
Either_Row_CoL_Bus_Util = 0.553547 
Issued_on_Two_Bus_Simul_Util = 0.025896 
issued_two_Eff = 0.046782 
queue_avg = 23.012548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.0125
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 251): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17469 n_act=597 n_pre=581 n_ref_event=0 n_req=20633 n_rd=20477 n_rd_L2_A=0 n_write=0 n_wr_bk=604 bw_util=0.5443
n_activity=25984 dram_eff=0.8113
bk0: 1312a 34842i bk1: 1312a 34161i bk2: 1344a 34514i bk3: 1344a 33548i bk4: 1312a 34512i bk5: 1300a 33739i bk6: 1288a 34373i bk7: 1292a 34184i bk8: 1280a 34989i bk9: 1280a 34590i bk10: 1261a 35016i bk11: 1248a 34431i bk12: 1216a 34659i bk13: 1232a 34041i bk14: 1224a 35377i bk15: 1232a 34702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971060
Row_Buffer_Locality_read = 0.971872
Row_Buffer_Locality_write = 0.860927
Bank_Level_Parallism = 3.752571
Bank_Level_Parallism_Col = 3.442384
Bank_Level_Parallism_Ready = 2.422845
write_to_read_ratio_blp_rw_average = 0.056638
GrpLevelPara = 2.735471 

BW Util details:
bwutil = 0.544279 
total_CMD = 38732 
util_bw = 21081 
Wasted_Col = 2038 
Wasted_Row = 508 
Idle = 15105 

BW Util Bottlenecks: 
RCDc_limit = 978 
RCDWRc_limit = 126 
WTRc_limit = 286 
RTWc_limit = 749 
CCDLc_limit = 1325 
rwq = 0 
CCDLc_limit_alone = 1270 
WTRc_limit_alone = 259 
RTWc_limit_alone = 721 

Commands details: 
total_CMD = 38732 
n_nop = 17469 
Read = 20477 
Write = 0 
L2_Alloc = 0 
L2_WB = 604 
n_act = 597 
n_pre = 581 
n_ref = 0 
n_req = 20633 
total_req = 21081 

Dual Bus Interface Util: 
issued_total_row = 1178 
issued_total_col = 21081 
Row_Bus_Util =  0.030414 
CoL_Bus_Util = 0.544279 
Either_Row_CoL_Bus_Util = 0.548978 
Issued_on_Two_Bus_Simul_Util = 0.025715 
issued_two_Eff = 0.046842 
queue_avg = 22.739777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.7398
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 251): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17473 n_act=619 n_pre=603 n_ref_event=0 n_req=20636 n_rd=20492 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.5439
n_activity=26444 dram_eff=0.7967
bk0: 1312a 34838i bk1: 1312a 34378i bk2: 1344a 34591i bk3: 1344a 33606i bk4: 1312a 34365i bk5: 1284a 33649i bk6: 1316a 34488i bk7: 1272a 33758i bk8: 1272a 34911i bk9: 1264a 34580i bk10: 1276a 34922i bk11: 1248a 34201i bk12: 1260a 34911i bk13: 1224a 34232i bk14: 1228a 34788i bk15: 1224a 34631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970004
Row_Buffer_Locality_read = 0.970818
Row_Buffer_Locality_write = 0.854167
Bank_Level_Parallism = 3.782554
Bank_Level_Parallism_Col = 3.456542
Bank_Level_Parallism_Ready = 2.442425
write_to_read_ratio_blp_rw_average = 0.054015
GrpLevelPara = 2.759080 

BW Util details:
bwutil = 0.543943 
total_CMD = 38732 
util_bw = 21068 
Wasted_Col = 2032 
Wasted_Row = 561 
Idle = 15071 

BW Util Bottlenecks: 
RCDc_limit = 997 
RCDWRc_limit = 137 
WTRc_limit = 474 
RTWc_limit = 486 
CCDLc_limit = 1232 
rwq = 0 
CCDLc_limit_alone = 1157 
WTRc_limit_alone = 406 
RTWc_limit_alone = 479 

Commands details: 
total_CMD = 38732 
n_nop = 17473 
Read = 20492 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 619 
n_pre = 603 
n_ref = 0 
n_req = 20636 
total_req = 21068 

Dual Bus Interface Util: 
issued_total_row = 1222 
issued_total_col = 21068 
Row_Bus_Util =  0.031550 
CoL_Bus_Util = 0.543943 
Either_Row_CoL_Bus_Util = 0.548874 
Issued_on_Two_Bus_Simul_Util = 0.026619 
issued_two_Eff = 0.048497 
queue_avg = 23.662270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6623
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 252): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17375 n_act=604 n_pre=588 n_ref_event=0 n_req=20694 n_rd=20528 n_rd_L2_A=0 n_write=0 n_wr_bk=656 bw_util=0.5469
n_activity=26306 dram_eff=0.8053
bk0: 1314a 34964i bk1: 1312a 34312i bk2: 1344a 34657i bk3: 1344a 33764i bk4: 1304a 34105i bk5: 1304a 33473i bk6: 1300a 34673i bk7: 1288a 34128i bk8: 1264a 35023i bk9: 1288a 34393i bk10: 1260a 34958i bk11: 1264a 34301i bk12: 1240a 34678i bk13: 1244a 34090i bk14: 1232a 35242i bk15: 1226a 34240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970811
Row_Buffer_Locality_read = 0.971747
Row_Buffer_Locality_write = 0.853659
Bank_Level_Parallism = 3.775305
Bank_Level_Parallism_Col = 3.466384
Bank_Level_Parallism_Ready = 2.410451
write_to_read_ratio_blp_rw_average = 0.060879
GrpLevelPara = 2.749697 

BW Util details:
bwutil = 0.546938 
total_CMD = 38732 
util_bw = 21184 
Wasted_Col = 1947 
Wasted_Row = 550 
Idle = 15051 

BW Util Bottlenecks: 
RCDc_limit = 815 
RCDWRc_limit = 139 
WTRc_limit = 298 
RTWc_limit = 645 
CCDLc_limit = 1310 
rwq = 0 
CCDLc_limit_alone = 1218 
WTRc_limit_alone = 256 
RTWc_limit_alone = 595 

Commands details: 
total_CMD = 38732 
n_nop = 17375 
Read = 20528 
Write = 0 
L2_Alloc = 0 
L2_WB = 656 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 20694 
total_req = 21184 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 21184 
Row_Bus_Util =  0.030776 
CoL_Bus_Util = 0.546938 
Either_Row_CoL_Bus_Util = 0.551405 
Issued_on_Two_Bus_Simul_Util = 0.026309 
issued_two_Eff = 0.047713 
queue_avg = 23.303108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.3031
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 251): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17377 n_act=595 n_pre=579 n_ref_event=0 n_req=20738 n_rd=20592 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.5467
n_activity=26251 dram_eff=0.8067
bk0: 1312a 34652i bk1: 1312a 34215i bk2: 1344a 34448i bk3: 1344a 33864i bk4: 1312a 34290i bk5: 1308a 33468i bk6: 1312a 34415i bk7: 1316a 33754i bk8: 1280a 34888i bk9: 1276a 34574i bk10: 1252a 34204i bk11: 1264a 34334i bk12: 1220a 34360i bk13: 1260a 34121i bk14: 1224a 35193i bk15: 1256a 34231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971309
Row_Buffer_Locality_read = 0.972271
Row_Buffer_Locality_write = 0.835616
Bank_Level_Parallism = 3.894336
Bank_Level_Parallism_Col = 3.572970
Bank_Level_Parallism_Ready = 2.510200
write_to_read_ratio_blp_rw_average = 0.057719
GrpLevelPara = 2.811287 

BW Util details:
bwutil = 0.546731 
total_CMD = 38732 
util_bw = 21176 
Wasted_Col = 1847 
Wasted_Row = 457 
Idle = 15252 

BW Util Bottlenecks: 
RCDc_limit = 735 
RCDWRc_limit = 146 
WTRc_limit = 186 
RTWc_limit = 633 
CCDLc_limit = 1277 
rwq = 0 
CCDLc_limit_alone = 1224 
WTRc_limit_alone = 179 
RTWc_limit_alone = 587 

Commands details: 
total_CMD = 38732 
n_nop = 17377 
Read = 20592 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 20738 
total_req = 21176 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 21176 
Row_Bus_Util =  0.030311 
CoL_Bus_Util = 0.546731 
Either_Row_CoL_Bus_Util = 0.551353 
Issued_on_Two_Bus_Simul_Util = 0.025689 
issued_two_Eff = 0.046593 
queue_avg = 23.512238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5122
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 252): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17456 n_act=631 n_pre=615 n_ref_event=0 n_req=20609 n_rd=20457 n_rd_L2_A=0 n_write=0 n_wr_bk=608 bw_util=0.5439
n_activity=26262 dram_eff=0.8021
bk0: 1312a 34506i bk1: 1312a 34050i bk2: 1341a 34383i bk3: 1340a 33101i bk4: 1312a 34299i bk5: 1284a 33641i bk6: 1308a 34278i bk7: 1248a 33667i bk8: 1288a 34777i bk9: 1272a 34429i bk10: 1256a 34350i bk11: 1252a 33944i bk12: 1248a 34431i bk13: 1224a 34140i bk14: 1236a 35043i bk15: 1224a 34485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969382
Row_Buffer_Locality_read = 0.970719
Row_Buffer_Locality_write = 0.789474
Bank_Level_Parallism = 3.894615
Bank_Level_Parallism_Col = 3.586138
Bank_Level_Parallism_Ready = 2.508236
write_to_read_ratio_blp_rw_average = 0.054609
GrpLevelPara = 2.807295 

BW Util details:
bwutil = 0.543866 
total_CMD = 38732 
util_bw = 21065 
Wasted_Col = 2048 
Wasted_Row = 714 
Idle = 14905 

BW Util Bottlenecks: 
RCDc_limit = 948 
RCDWRc_limit = 219 
WTRc_limit = 484 
RTWc_limit = 531 
CCDLc_limit = 1315 
rwq = 0 
CCDLc_limit_alone = 1182 
WTRc_limit_alone = 398 
RTWc_limit_alone = 484 

Commands details: 
total_CMD = 38732 
n_nop = 17456 
Read = 20457 
Write = 0 
L2_Alloc = 0 
L2_WB = 608 
n_act = 631 
n_pre = 615 
n_ref = 0 
n_req = 20609 
total_req = 21065 

Dual Bus Interface Util: 
issued_total_row = 1246 
issued_total_col = 21065 
Row_Bus_Util =  0.032170 
CoL_Bus_Util = 0.543866 
Either_Row_CoL_Bus_Util = 0.549313 
Issued_on_Two_Bus_Simul_Util = 0.026722 
issued_two_Eff = 0.048646 
queue_avg = 24.726273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7263
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 254): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17404 n_act=616 n_pre=600 n_ref_event=0 n_req=20660 n_rd=20505 n_rd_L2_A=0 n_write=0 n_wr_bk=616 bw_util=0.5453
n_activity=26379 dram_eff=0.8007
bk0: 1312a 34646i bk1: 1312a 34457i bk2: 1344a 34383i bk3: 1344a 32667i bk4: 1312a 34098i bk5: 1296a 33417i bk6: 1320a 33896i bk7: 1276a 33493i bk8: 1288a 35139i bk9: 1280a 34486i bk10: 1268a 34654i bk11: 1253a 34526i bk12: 1220a 34451i bk13: 1232a 34377i bk14: 1224a 35103i bk15: 1224a 34576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970182
Row_Buffer_Locality_read = 0.971519
Row_Buffer_Locality_write = 0.792208
Bank_Level_Parallism = 3.865468
Bank_Level_Parallism_Col = 3.553022
Bank_Level_Parallism_Ready = 2.476587
write_to_read_ratio_blp_rw_average = 0.058837
GrpLevelPara = 2.797150 

BW Util details:
bwutil = 0.545311 
total_CMD = 38732 
util_bw = 21121 
Wasted_Col = 2093 
Wasted_Row = 587 
Idle = 14931 

BW Util Bottlenecks: 
RCDc_limit = 989 
RCDWRc_limit = 189 
WTRc_limit = 475 
RTWc_limit = 874 
CCDLc_limit = 1315 
rwq = 0 
CCDLc_limit_alone = 1210 
WTRc_limit_alone = 421 
RTWc_limit_alone = 823 

Commands details: 
total_CMD = 38732 
n_nop = 17404 
Read = 20505 
Write = 0 
L2_Alloc = 0 
L2_WB = 616 
n_act = 616 
n_pre = 600 
n_ref = 0 
n_req = 20660 
total_req = 21121 

Dual Bus Interface Util: 
issued_total_row = 1216 
issued_total_col = 21121 
Row_Bus_Util =  0.031395 
CoL_Bus_Util = 0.545311 
Either_Row_CoL_Bus_Util = 0.550656 
Issued_on_Two_Bus_Simul_Util = 0.026051 
issued_two_Eff = 0.047309 
queue_avg = 23.789450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.7894
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 256): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17388 n_act=625 n_pre=609 n_ref_event=0 n_req=20664 n_rd=20509 n_rd_L2_A=0 n_write=0 n_wr_bk=620 bw_util=0.5455
n_activity=26196 dram_eff=0.8066
bk0: 1312a 34750i bk1: 1312a 34366i bk2: 1344a 34899i bk3: 1344a 33739i bk4: 1308a 33914i bk5: 1296a 33392i bk6: 1293a 34369i bk7: 1284a 33646i bk8: 1280a 35143i bk9: 1284a 34732i bk10: 1264a 34736i bk11: 1264a 34126i bk12: 1236a 34541i bk13: 1240a 34324i bk14: 1224a 34974i bk15: 1224a 34438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969754
Row_Buffer_Locality_read = 0.971135
Row_Buffer_Locality_write = 0.787097
Bank_Level_Parallism = 3.756793
Bank_Level_Parallism_Col = 3.451808
Bank_Level_Parallism_Ready = 2.429788
write_to_read_ratio_blp_rw_average = 0.064944
GrpLevelPara = 2.756249 

BW Util details:
bwutil = 0.545518 
total_CMD = 38732 
util_bw = 21129 
Wasted_Col = 2209 
Wasted_Row = 695 
Idle = 14699 

BW Util Bottlenecks: 
RCDc_limit = 953 
RCDWRc_limit = 216 
WTRc_limit = 223 
RTWc_limit = 792 
CCDLc_limit = 1319 
rwq = 0 
CCDLc_limit_alone = 1258 
WTRc_limit_alone = 211 
RTWc_limit_alone = 743 

Commands details: 
total_CMD = 38732 
n_nop = 17388 
Read = 20509 
Write = 0 
L2_Alloc = 0 
L2_WB = 620 
n_act = 625 
n_pre = 609 
n_ref = 0 
n_req = 20664 
total_req = 21129 

Dual Bus Interface Util: 
issued_total_row = 1234 
issued_total_col = 21129 
Row_Bus_Util =  0.031860 
CoL_Bus_Util = 0.545518 
Either_Row_CoL_Bus_Util = 0.551069 
Issued_on_Two_Bus_Simul_Util = 0.026309 
issued_two_Eff = 0.047742 
queue_avg = 23.847258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8473
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 253): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17419 n_act=638 n_pre=622 n_ref_event=0 n_req=20649 n_rd=20492 n_rd_L2_A=0 n_write=0 n_wr_bk=624 bw_util=0.5452
n_activity=26685 dram_eff=0.7913
bk0: 1312a 34521i bk1: 1312a 34687i bk2: 1344a 34489i bk3: 1344a 33463i bk4: 1304a 33901i bk5: 1296a 33552i bk6: 1296a 34465i bk7: 1288a 33571i bk8: 1284a 34633i bk9: 1273a 34516i bk10: 1259a 34618i bk11: 1260a 34265i bk12: 1236a 34629i bk13: 1236a 34408i bk14: 1224a 35213i bk15: 1224a 34474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969101
Row_Buffer_Locality_read = 0.970281
Row_Buffer_Locality_write = 0.814103
Bank_Level_Parallism = 3.836469
Bank_Level_Parallism_Col = 3.498443
Bank_Level_Parallism_Ready = 2.430337
write_to_read_ratio_blp_rw_average = 0.059591
GrpLevelPara = 2.761464 

BW Util details:
bwutil = 0.545182 
total_CMD = 38732 
util_bw = 21116 
Wasted_Col = 2050 
Wasted_Row = 542 
Idle = 15024 

BW Util Bottlenecks: 
RCDc_limit = 919 
RCDWRc_limit = 189 
WTRc_limit = 378 
RTWc_limit = 697 
CCDLc_limit = 1245 
rwq = 0 
CCDLc_limit_alone = 1171 
WTRc_limit_alone = 351 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 38732 
n_nop = 17419 
Read = 20492 
Write = 0 
L2_Alloc = 0 
L2_WB = 624 
n_act = 638 
n_pre = 622 
n_ref = 0 
n_req = 20649 
total_req = 21116 

Dual Bus Interface Util: 
issued_total_row = 1260 
issued_total_col = 21116 
Row_Bus_Util =  0.032531 
CoL_Bus_Util = 0.545182 
Either_Row_CoL_Bus_Util = 0.550269 
Issued_on_Two_Bus_Simul_Util = 0.027445 
issued_two_Eff = 0.049876 
queue_avg = 22.893602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.8936
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 256): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17464 n_act=627 n_pre=612 n_ref_event=0 n_req=20621 n_rd=20466 n_rd_L2_A=0 n_write=0 n_wr_bk=616 bw_util=0.5443
n_activity=26558 dram_eff=0.7938
bk0: 1312a 34996i bk1: 1312a 34459i bk2: 1336a 34834i bk3: 1344a 33568i bk4: 1300a 34220i bk5: 1308a 33836i bk6: 1285a 34202i bk7: 1312a 33281i bk8: 1264a 35038i bk9: 1292a 34864i bk10: 1237a 34311i bk11: 1260a 34221i bk12: 1224a 34418i bk13: 1228a 33744i bk14: 1224a 34904i bk15: 1228a 34375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969546
Row_Buffer_Locality_read = 0.970636
Row_Buffer_Locality_write = 0.824675
Bank_Level_Parallism = 3.798323
Bank_Level_Parallism_Col = 3.488090
Bank_Level_Parallism_Ready = 2.419030
write_to_read_ratio_blp_rw_average = 0.069350
GrpLevelPara = 2.736033 

BW Util details:
bwutil = 0.544304 
total_CMD = 38732 
util_bw = 21082 
Wasted_Col = 2186 
Wasted_Row = 706 
Idle = 14758 

BW Util Bottlenecks: 
RCDc_limit = 910 
RCDWRc_limit = 158 
WTRc_limit = 373 
RTWc_limit = 743 
CCDLc_limit = 1320 
rwq = 0 
CCDLc_limit_alone = 1228 
WTRc_limit_alone = 328 
RTWc_limit_alone = 696 

Commands details: 
total_CMD = 38732 
n_nop = 17464 
Read = 20466 
Write = 0 
L2_Alloc = 0 
L2_WB = 616 
n_act = 627 
n_pre = 612 
n_ref = 0 
n_req = 20621 
total_req = 21082 

Dual Bus Interface Util: 
issued_total_row = 1239 
issued_total_col = 21082 
Row_Bus_Util =  0.031989 
CoL_Bus_Util = 0.544304 
Either_Row_CoL_Bus_Util = 0.549107 
Issued_on_Two_Bus_Simul_Util = 0.027187 
issued_two_Eff = 0.049511 
queue_avg = 22.293789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.2938
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 254): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17422 n_act=626 n_pre=610 n_ref_event=0 n_req=20657 n_rd=20513 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.5445
n_activity=26530 dram_eff=0.7949
bk0: 1312a 34906i bk1: 1316a 34363i bk2: 1344a 34608i bk3: 1344a 33301i bk4: 1304a 34056i bk5: 1292a 33505i bk6: 1300a 34139i bk7: 1280a 33922i bk8: 1284a 34819i bk9: 1276a 34773i bk10: 1268a 34733i bk11: 1264a 34477i bk12: 1248a 34716i bk13: 1229a 34463i bk14: 1228a 35229i bk15: 1224a 34766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969696
Row_Buffer_Locality_read = 0.970896
Row_Buffer_Locality_write = 0.798611
Bank_Level_Parallism = 3.748348
Bank_Level_Parallism_Col = 3.436555
Bank_Level_Parallism_Ready = 2.383138
write_to_read_ratio_blp_rw_average = 0.059696
GrpLevelPara = 2.728338 

BW Util details:
bwutil = 0.544485 
total_CMD = 38732 
util_bw = 21089 
Wasted_Col = 2172 
Wasted_Row = 641 
Idle = 14830 

BW Util Bottlenecks: 
RCDc_limit = 1015 
RCDWRc_limit = 182 
WTRc_limit = 356 
RTWc_limit = 728 
CCDLc_limit = 1370 
rwq = 0 
CCDLc_limit_alone = 1306 
WTRc_limit_alone = 336 
RTWc_limit_alone = 684 

Commands details: 
total_CMD = 38732 
n_nop = 17422 
Read = 20513 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 626 
n_pre = 610 
n_ref = 0 
n_req = 20657 
total_req = 21089 

Dual Bus Interface Util: 
issued_total_row = 1236 
issued_total_col = 21089 
Row_Bus_Util =  0.031912 
CoL_Bus_Util = 0.544485 
Either_Row_CoL_Bus_Util = 0.550191 
Issued_on_Two_Bus_Simul_Util = 0.026206 
issued_two_Eff = 0.047630 
queue_avg = 22.829082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.8291
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 257): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17445 n_act=628 n_pre=612 n_ref_event=0 n_req=20674 n_rd=20532 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.5448
n_activity=26323 dram_eff=0.8016
bk0: 1312a 34636i bk1: 1312a 34220i bk2: 1344a 34713i bk3: 1344a 33388i bk4: 1300a 33964i bk5: 1304a 33942i bk6: 1304a 34701i bk7: 1292a 34163i bk8: 1280a 34931i bk9: 1276a 34648i bk10: 1264a 34813i bk11: 1272a 34587i bk12: 1228a 34562i bk13: 1236a 34089i bk14: 1232a 35217i bk15: 1232a 34301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969624
Row_Buffer_Locality_read = 0.970485
Row_Buffer_Locality_write = 0.845070
Bank_Level_Parallism = 3.796861
Bank_Level_Parallism_Col = 3.471230
Bank_Level_Parallism_Ready = 2.423791
write_to_read_ratio_blp_rw_average = 0.048782
GrpLevelPara = 2.755273 

BW Util details:
bwutil = 0.544769 
total_CMD = 38732 
util_bw = 21100 
Wasted_Col = 1939 
Wasted_Row = 536 
Idle = 15157 

BW Util Bottlenecks: 
RCDc_limit = 885 
RCDWRc_limit = 154 
WTRc_limit = 490 
RTWc_limit = 603 
CCDLc_limit = 1263 
rwq = 0 
CCDLc_limit_alone = 1155 
WTRc_limit_alone = 401 
RTWc_limit_alone = 584 

Commands details: 
total_CMD = 38732 
n_nop = 17445 
Read = 20532 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 628 
n_pre = 612 
n_ref = 0 
n_req = 20674 
total_req = 21100 

Dual Bus Interface Util: 
issued_total_row = 1240 
issued_total_col = 21100 
Row_Bus_Util =  0.032015 
CoL_Bus_Util = 0.544769 
Either_Row_CoL_Bus_Util = 0.549597 
Issued_on_Two_Bus_Simul_Util = 0.027187 
issued_two_Eff = 0.049467 
queue_avg = 21.614996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.615
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 252): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17295 n_act=605 n_pre=589 n_ref_event=0 n_req=20729 n_rd=20558 n_rd_L2_A=0 n_write=0 n_wr_bk=676 bw_util=0.5482
n_activity=27044 dram_eff=0.7852
bk0: 1306a 34795i bk1: 1312a 34271i bk2: 1344a 34559i bk3: 1344a 33306i bk4: 1312a 33774i bk5: 1302a 33914i bk6: 1310a 34274i bk7: 1312a 33853i bk8: 1280a 34879i bk9: 1280a 34421i bk10: 1268a 34699i bk11: 1276a 34486i bk12: 1224a 34260i bk13: 1228a 34156i bk14: 1228a 34848i bk15: 1232a 34473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970811
Row_Buffer_Locality_read = 0.971787
Row_Buffer_Locality_write = 0.852071
Bank_Level_Parallism = 3.807167
Bank_Level_Parallism_Col = 3.508145
Bank_Level_Parallism_Ready = 2.454319
write_to_read_ratio_blp_rw_average = 0.061287
GrpLevelPara = 2.749550 

BW Util details:
bwutil = 0.548229 
total_CMD = 38732 
util_bw = 21234 
Wasted_Col = 2142 
Wasted_Row = 650 
Idle = 14706 

BW Util Bottlenecks: 
RCDc_limit = 959 
RCDWRc_limit = 170 
WTRc_limit = 565 
RTWc_limit = 722 
CCDLc_limit = 1382 
rwq = 0 
CCDLc_limit_alone = 1308 
WTRc_limit_alone = 518 
RTWc_limit_alone = 695 

Commands details: 
total_CMD = 38732 
n_nop = 17295 
Read = 20558 
Write = 0 
L2_Alloc = 0 
L2_WB = 676 
n_act = 605 
n_pre = 589 
n_ref = 0 
n_req = 20729 
total_req = 21234 

Dual Bus Interface Util: 
issued_total_row = 1194 
issued_total_col = 21234 
Row_Bus_Util =  0.030827 
CoL_Bus_Util = 0.548229 
Either_Row_CoL_Bus_Util = 0.553470 
Issued_on_Two_Bus_Simul_Util = 0.025586 
issued_two_Eff = 0.046228 
queue_avg = 21.637896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.6379
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 256): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17395 n_act=623 n_pre=607 n_ref_event=0 n_req=20621 n_rd=20458 n_rd_L2_A=0 n_write=0 n_wr_bk=652 bw_util=0.545
n_activity=26706 dram_eff=0.7905
bk0: 1312a 35296i bk1: 1312a 34429i bk2: 1344a 34732i bk3: 1344a 33511i bk4: 1300a 33983i bk5: 1292a 33060i bk6: 1288a 34405i bk7: 1288a 34181i bk8: 1280a 34874i bk9: 1272a 34864i bk10: 1268a 34737i bk11: 1254a 34633i bk12: 1224a 34636i bk13: 1224a 33916i bk14: 1228a 35137i bk15: 1228a 34319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969788
Row_Buffer_Locality_read = 0.971112
Row_Buffer_Locality_write = 0.803681
Bank_Level_Parallism = 3.729350
Bank_Level_Parallism_Col = 3.432350
Bank_Level_Parallism_Ready = 2.399716
write_to_read_ratio_blp_rw_average = 0.067167
GrpLevelPara = 2.713856 

BW Util details:
bwutil = 0.545027 
total_CMD = 38732 
util_bw = 21110 
Wasted_Col = 2236 
Wasted_Row = 685 
Idle = 14701 

BW Util Bottlenecks: 
RCDc_limit = 999 
RCDWRc_limit = 225 
WTRc_limit = 272 
RTWc_limit = 824 
CCDLc_limit = 1370 
rwq = 0 
CCDLc_limit_alone = 1296 
WTRc_limit_alone = 250 
RTWc_limit_alone = 772 

Commands details: 
total_CMD = 38732 
n_nop = 17395 
Read = 20458 
Write = 0 
L2_Alloc = 0 
L2_WB = 652 
n_act = 623 
n_pre = 607 
n_ref = 0 
n_req = 20621 
total_req = 21110 

Dual Bus Interface Util: 
issued_total_row = 1230 
issued_total_col = 21110 
Row_Bus_Util =  0.031757 
CoL_Bus_Util = 0.545027 
Either_Row_CoL_Bus_Util = 0.550888 
Issued_on_Two_Bus_Simul_Util = 0.025896 
issued_two_Eff = 0.047008 
queue_avg = 21.377621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.3776
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 252): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17397 n_act=670 n_pre=654 n_ref_event=0 n_req=20646 n_rd=20491 n_rd_L2_A=0 n_write=0 n_wr_bk=616 bw_util=0.5449
n_activity=26937 dram_eff=0.7836
bk0: 1312a 35104i bk1: 1312a 34471i bk2: 1340a 34835i bk3: 1344a 33498i bk4: 1292a 33928i bk5: 1309a 32781i bk6: 1284a 34479i bk7: 1292a 34327i bk8: 1280a 35165i bk9: 1280a 34311i bk10: 1272a 34610i bk11: 1268a 34051i bk12: 1216a 34175i bk13: 1238a 33683i bk14: 1224a 34940i bk15: 1228a 34555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967548
Row_Buffer_Locality_read = 0.968964
Row_Buffer_Locality_write = 0.779221
Bank_Level_Parallism = 3.793727
Bank_Level_Parallism_Col = 3.484146
Bank_Level_Parallism_Ready = 2.421851
write_to_read_ratio_blp_rw_average = 0.059452
GrpLevelPara = 2.788754 

BW Util details:
bwutil = 0.544950 
total_CMD = 38732 
util_bw = 21107 
Wasted_Col = 2200 
Wasted_Row = 797 
Idle = 14628 

BW Util Bottlenecks: 
RCDc_limit = 1098 
RCDWRc_limit = 234 
WTRc_limit = 479 
RTWc_limit = 708 
CCDLc_limit = 1321 
rwq = 0 
CCDLc_limit_alone = 1213 
WTRc_limit_alone = 409 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 38732 
n_nop = 17397 
Read = 20491 
Write = 0 
L2_Alloc = 0 
L2_WB = 616 
n_act = 670 
n_pre = 654 
n_ref = 0 
n_req = 20646 
total_req = 21107 

Dual Bus Interface Util: 
issued_total_row = 1324 
issued_total_col = 21107 
Row_Bus_Util =  0.034184 
CoL_Bus_Util = 0.544950 
Either_Row_CoL_Bus_Util = 0.550837 
Issued_on_Two_Bus_Simul_Util = 0.028297 
issued_two_Eff = 0.051371 
queue_avg = 23.940825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9408
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 252): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17300 n_act=603 n_pre=587 n_ref_event=0 n_req=20714 n_rd=20543 n_rd_L2_A=0 n_write=0 n_wr_bk=668 bw_util=0.5476
n_activity=26315 dram_eff=0.806
bk0: 1312a 34786i bk1: 1312a 34011i bk2: 1344a 34484i bk3: 1344a 33718i bk4: 1296a 33739i bk5: 1308a 33657i bk6: 1304a 34550i bk7: 1297a 34196i bk8: 1298a 34842i bk9: 1264a 34419i bk10: 1280a 34856i bk11: 1260a 34483i bk12: 1236a 34637i bk13: 1240a 33559i bk14: 1224a 35104i bk15: 1224a 34378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970885
Row_Buffer_Locality_read = 0.972206
Row_Buffer_Locality_write = 0.808383
Bank_Level_Parallism = 3.788161
Bank_Level_Parallism_Col = 3.493397
Bank_Level_Parallism_Ready = 2.455801
write_to_read_ratio_blp_rw_average = 0.053911
GrpLevelPara = 2.742926 

BW Util details:
bwutil = 0.547635 
total_CMD = 38732 
util_bw = 21211 
Wasted_Col = 2173 
Wasted_Row = 639 
Idle = 14709 

BW Util Bottlenecks: 
RCDc_limit = 944 
RCDWRc_limit = 216 
WTRc_limit = 660 
RTWc_limit = 599 
CCDLc_limit = 1328 
rwq = 0 
CCDLc_limit_alone = 1200 
WTRc_limit_alone = 561 
RTWc_limit_alone = 570 

Commands details: 
total_CMD = 38732 
n_nop = 17300 
Read = 20543 
Write = 0 
L2_Alloc = 0 
L2_WB = 668 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 20714 
total_req = 21211 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 21211 
Row_Bus_Util =  0.030724 
CoL_Bus_Util = 0.547635 
Either_Row_CoL_Bus_Util = 0.553341 
Issued_on_Two_Bus_Simul_Util = 0.025018 
issued_two_Eff = 0.045213 
queue_avg = 21.535088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.5351
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 255): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17372 n_act=594 n_pre=578 n_ref_event=0 n_req=20723 n_rd=20575 n_rd_L2_A=0 n_write=0 n_wr_bk=592 bw_util=0.5465
n_activity=26288 dram_eff=0.8052
bk0: 1312a 34795i bk1: 1312a 34476i bk2: 1344a 34459i bk3: 1344a 33627i bk4: 1304a 34250i bk5: 1308a 33366i bk6: 1296a 34590i bk7: 1320a 34267i bk8: 1292a 34716i bk9: 1268a 34117i bk10: 1268a 34902i bk11: 1268a 34271i bk12: 1216a 34844i bk13: 1263a 33932i bk14: 1224a 35204i bk15: 1236a 34667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971336
Row_Buffer_Locality_read = 0.972248
Row_Buffer_Locality_write = 0.844595
Bank_Level_Parallism = 3.794322
Bank_Level_Parallism_Col = 3.491491
Bank_Level_Parallism_Ready = 2.465394
write_to_read_ratio_blp_rw_average = 0.051476
GrpLevelPara = 2.755467 

BW Util details:
bwutil = 0.546499 
total_CMD = 38732 
util_bw = 21167 
Wasted_Col = 1976 
Wasted_Row = 564 
Idle = 15025 

BW Util Bottlenecks: 
RCDc_limit = 955 
RCDWRc_limit = 155 
WTRc_limit = 276 
RTWc_limit = 607 
CCDLc_limit = 1225 
rwq = 0 
CCDLc_limit_alone = 1155 
WTRc_limit_alone = 236 
RTWc_limit_alone = 577 

Commands details: 
total_CMD = 38732 
n_nop = 17372 
Read = 20575 
Write = 0 
L2_Alloc = 0 
L2_WB = 592 
n_act = 594 
n_pre = 578 
n_ref = 0 
n_req = 20723 
total_req = 21167 

Dual Bus Interface Util: 
issued_total_row = 1172 
issued_total_col = 21167 
Row_Bus_Util =  0.030259 
CoL_Bus_Util = 0.546499 
Either_Row_CoL_Bus_Util = 0.551482 
Issued_on_Two_Bus_Simul_Util = 0.025276 
issued_two_Eff = 0.045833 
queue_avg = 21.777033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.777
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 247): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17460 n_act=605 n_pre=589 n_ref_event=0 n_req=20651 n_rd=20503 n_rd_L2_A=0 n_write=0 n_wr_bk=560 bw_util=0.5438
n_activity=26797 dram_eff=0.786
bk0: 1312a 35097i bk1: 1312a 33785i bk2: 1344a 34704i bk3: 1344a 34007i bk4: 1284a 34200i bk5: 1312a 33874i bk6: 1284a 34400i bk7: 1320a 34298i bk8: 1288a 34877i bk9: 1268a 34511i bk10: 1277a 34823i bk11: 1256a 34490i bk12: 1220a 34424i bk13: 1234a 34101i bk14: 1224a 35189i bk15: 1224a 34667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970695
Row_Buffer_Locality_read = 0.972007
Row_Buffer_Locality_write = 0.778571
Bank_Level_Parallism = 3.735944
Bank_Level_Parallism_Col = 3.443423
Bank_Level_Parallism_Ready = 2.446565
write_to_read_ratio_blp_rw_average = 0.054222
GrpLevelPara = 2.749068 

BW Util details:
bwutil = 0.543814 
total_CMD = 38732 
util_bw = 21063 
Wasted_Col = 2066 
Wasted_Row = 669 
Idle = 14934 

BW Util Bottlenecks: 
RCDc_limit = 921 
RCDWRc_limit = 211 
WTRc_limit = 352 
RTWc_limit = 535 
CCDLc_limit = 1103 
rwq = 0 
CCDLc_limit_alone = 1060 
WTRc_limit_alone = 319 
RTWc_limit_alone = 525 

Commands details: 
total_CMD = 38732 
n_nop = 17460 
Read = 20503 
Write = 0 
L2_Alloc = 0 
L2_WB = 560 
n_act = 605 
n_pre = 589 
n_ref = 0 
n_req = 20651 
total_req = 21063 

Dual Bus Interface Util: 
issued_total_row = 1194 
issued_total_col = 21063 
Row_Bus_Util =  0.030827 
CoL_Bus_Util = 0.543814 
Either_Row_CoL_Bus_Util = 0.549210 
Issued_on_Two_Bus_Simul_Util = 0.025431 
issued_two_Eff = 0.046305 
queue_avg = 22.947924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.9479
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 249): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17459 n_act=591 n_pre=575 n_ref_event=0 n_req=20601 n_rd=20448 n_rd_L2_A=0 n_write=0 n_wr_bk=608 bw_util=0.5436
n_activity=26887 dram_eff=0.7831
bk0: 1312a 35108i bk1: 1312a 34621i bk2: 1340a 34568i bk3: 1344a 33880i bk4: 1284a 33998i bk5: 1299a 33778i bk6: 1272a 34560i bk7: 1308a 34129i bk8: 1280a 35077i bk9: 1272a 34997i bk10: 1272a 34669i bk11: 1252a 34559i bk12: 1221a 34834i bk13: 1228a 34280i bk14: 1224a 35312i bk15: 1228a 34856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971311
Row_Buffer_Locality_read = 0.972565
Row_Buffer_Locality_write = 0.802632
Bank_Level_Parallism = 3.618933
Bank_Level_Parallism_Col = 3.362472
Bank_Level_Parallism_Ready = 2.399601
write_to_read_ratio_blp_rw_average = 0.062118
GrpLevelPara = 2.707650 

BW Util details:
bwutil = 0.543633 
total_CMD = 38732 
util_bw = 21056 
Wasted_Col = 2197 
Wasted_Row = 811 
Idle = 14668 

BW Util Bottlenecks: 
RCDc_limit = 1018 
RCDWRc_limit = 214 
WTRc_limit = 184 
RTWc_limit = 592 
CCDLc_limit = 1206 
rwq = 0 
CCDLc_limit_alone = 1154 
WTRc_limit_alone = 169 
RTWc_limit_alone = 555 

Commands details: 
total_CMD = 38732 
n_nop = 17459 
Read = 20448 
Write = 0 
L2_Alloc = 0 
L2_WB = 608 
n_act = 591 
n_pre = 575 
n_ref = 0 
n_req = 20601 
total_req = 21056 

Dual Bus Interface Util: 
issued_total_row = 1166 
issued_total_col = 21056 
Row_Bus_Util =  0.030104 
CoL_Bus_Util = 0.543633 
Either_Row_CoL_Bus_Util = 0.549236 
Issued_on_Two_Bus_Simul_Util = 0.024502 
issued_two_Eff = 0.044611 
queue_avg = 21.653904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.6539
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 257): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38732 n_nop=17380 n_act=599 n_pre=583 n_ref_event=0 n_req=20654 n_rd=20493 n_rd_L2_A=0 n_write=0 n_wr_bk=644 bw_util=0.5457
n_activity=26929 dram_eff=0.7849
bk0: 1312a 34857i bk1: 1312a 34596i bk2: 1344a 34577i bk3: 1340a 33898i bk4: 1312a 33739i bk5: 1296a 33868i bk6: 1288a 33778i bk7: 1284a 34231i bk8: 1288a 34978i bk9: 1272a 34821i bk10: 1268a 34934i bk11: 1248a 34165i bk12: 1232a 34852i bk13: 1248a 33716i bk14: 1221a 35064i bk15: 1228a 34775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970998
Row_Buffer_Locality_read = 0.972283
Row_Buffer_Locality_write = 0.807453
Bank_Level_Parallism = 3.721966
Bank_Level_Parallism_Col = 3.453641
Bank_Level_Parallism_Ready = 2.433127
write_to_read_ratio_blp_rw_average = 0.064710
GrpLevelPara = 2.747331 

BW Util details:
bwutil = 0.545724 
total_CMD = 38732 
util_bw = 21137 
Wasted_Col = 2155 
Wasted_Row = 759 
Idle = 14681 

BW Util Bottlenecks: 
RCDc_limit = 1008 
RCDWRc_limit = 209 
WTRc_limit = 341 
RTWc_limit = 728 
CCDLc_limit = 1177 
rwq = 0 
CCDLc_limit_alone = 1122 
WTRc_limit_alone = 329 
RTWc_limit_alone = 685 

Commands details: 
total_CMD = 38732 
n_nop = 17380 
Read = 20493 
Write = 0 
L2_Alloc = 0 
L2_WB = 644 
n_act = 599 
n_pre = 583 
n_ref = 0 
n_req = 20654 
total_req = 21137 

Dual Bus Interface Util: 
issued_total_row = 1182 
issued_total_col = 21137 
Row_Bus_Util =  0.030517 
CoL_Bus_Util = 0.545724 
Either_Row_CoL_Bus_Util = 0.551275 
Issued_on_Two_Bus_Simul_Util = 0.024966 
issued_two_Eff = 0.045288 
queue_avg = 22.443405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.4434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12625, Miss = 10547, Miss_rate = 0.835, Pending_hits = 34, Reservation_fails = 488
L2_cache_bank[1]: Access = 12656, Miss = 10526, Miss_rate = 0.832, Pending_hits = 54, Reservation_fails = 4302
L2_cache_bank[2]: Access = 12500, Miss = 10529, Miss_rate = 0.842, Pending_hits = 39, Reservation_fails = 1110
L2_cache_bank[3]: Access = 12605, Miss = 10479, Miss_rate = 0.831, Pending_hits = 50, Reservation_fails = 3793
L2_cache_bank[4]: Access = 12448, Miss = 10518, Miss_rate = 0.845, Pending_hits = 42, Reservation_fails = 991
L2_cache_bank[5]: Access = 12689, Miss = 10507, Miss_rate = 0.828, Pending_hits = 48, Reservation_fails = 1272
L2_cache_bank[6]: Access = 12505, Miss = 10494, Miss_rate = 0.839, Pending_hits = 35, Reservation_fails = 339
L2_cache_bank[7]: Access = 12618, Miss = 10507, Miss_rate = 0.833, Pending_hits = 46, Reservation_fails = 5216
L2_cache_bank[8]: Access = 12489, Miss = 10540, Miss_rate = 0.844, Pending_hits = 30, Reservation_fails = 1134
L2_cache_bank[9]: Access = 12497, Miss = 10438, Miss_rate = 0.835, Pending_hits = 63, Reservation_fails = 2870
L2_cache_bank[10]: Access = 12572, Miss = 10492, Miss_rate = 0.835, Pending_hits = 47, Reservation_fails = 188
L2_cache_bank[11]: Access = 12629, Miss = 10447, Miss_rate = 0.827, Pending_hits = 53, Reservation_fails = 2959
L2_cache_bank[12]: Access = 12299, Miss = 10447, Miss_rate = 0.849, Pending_hits = 33, Reservation_fails = 665
L2_cache_bank[13]: Access = 12769, Miss = 10548, Miss_rate = 0.826, Pending_hits = 52, Reservation_fails = 2495
L2_cache_bank[14]: Access = 12486, Miss = 10548, Miss_rate = 0.845, Pending_hits = 34, Reservation_fails = 1189
L2_cache_bank[15]: Access = 12589, Miss = 10483, Miss_rate = 0.833, Pending_hits = 47, Reservation_fails = 2571
L2_cache_bank[16]: Access = 12433, Miss = 10558, Miss_rate = 0.849, Pending_hits = 50, Reservation_fails = 2084
L2_cache_bank[17]: Access = 12678, Miss = 10507, Miss_rate = 0.829, Pending_hits = 36, Reservation_fails = 2136
L2_cache_bank[18]: Access = 12299, Miss = 10414, Miss_rate = 0.847, Pending_hits = 44, Reservation_fails = 682
L2_cache_bank[19]: Access = 12739, Miss = 10506, Miss_rate = 0.825, Pending_hits = 39, Reservation_fails = 2467
L2_cache_bank[20]: Access = 12458, Miss = 10516, Miss_rate = 0.844, Pending_hits = 32, Reservation_fails = 109
L2_cache_bank[21]: Access = 12686, Miss = 10452, Miss_rate = 0.824, Pending_hits = 40, Reservation_fails = 3265
L2_cache_bank[22]: Access = 12470, Miss = 10523, Miss_rate = 0.844, Pending_hits = 52, Reservation_fails = 774
L2_cache_bank[23]: Access = 12640, Miss = 10502, Miss_rate = 0.831, Pending_hits = 35, Reservation_fails = 6392
L2_cache_bank[24]: Access = 12992, Miss = 10552, Miss_rate = 0.812, Pending_hits = 36, Reservation_fails = 3700
L2_cache_bank[25]: Access = 12550, Miss = 10498, Miss_rate = 0.836, Pending_hits = 45, Reservation_fails = 4650
L2_cache_bank[26]: Access = 12799, Miss = 10479, Miss_rate = 0.819, Pending_hits = 56, Reservation_fails = 467
L2_cache_bank[27]: Access = 12615, Miss = 10486, Miss_rate = 0.831, Pending_hits = 30, Reservation_fails = 2460
L2_cache_bank[28]: Access = 12748, Miss = 10485, Miss_rate = 0.822, Pending_hits = 41, Reservation_fails = 15
L2_cache_bank[29]: Access = 12593, Miss = 10451, Miss_rate = 0.830, Pending_hits = 34, Reservation_fails = 5272
L2_cache_bank[30]: Access = 12752, Miss = 10498, Miss_rate = 0.823, Pending_hits = 51, Reservation_fails = 350
L2_cache_bank[31]: Access = 12691, Miss = 10487, Miss_rate = 0.826, Pending_hits = 40, Reservation_fails = 4876
L2_cache_bank[32]: Access = 12706, Miss = 10478, Miss_rate = 0.825, Pending_hits = 55, Reservation_fails = 14
L2_cache_bank[33]: Access = 12790, Miss = 10560, Miss_rate = 0.826, Pending_hits = 33, Reservation_fails = 5851
L2_cache_bank[34]: Access = 12871, Miss = 10561, Miss_rate = 0.821, Pending_hits = 51, Reservation_fails = 786
L2_cache_bank[35]: Access = 12474, Miss = 10389, Miss_rate = 0.833, Pending_hits = 31, Reservation_fails = 5817
L2_cache_bank[36]: Access = 12694, Miss = 10495, Miss_rate = 0.827, Pending_hits = 48, Reservation_fails = 536
L2_cache_bank[37]: Access = 12670, Miss = 10489, Miss_rate = 0.828, Pending_hits = 35, Reservation_fails = 5724
L2_cache_bank[38]: Access = 12890, Miss = 10544, Miss_rate = 0.818, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[39]: Access = 12821, Miss = 10488, Miss_rate = 0.818, Pending_hits = 31, Reservation_fails = 5188
L2_cache_bank[40]: Access = 12809, Miss = 10494, Miss_rate = 0.819, Pending_hits = 57, Reservation_fails = 1182
L2_cache_bank[41]: Access = 12615, Miss = 10511, Miss_rate = 0.833, Pending_hits = 34, Reservation_fails = 2348
L2_cache_bank[42]: Access = 12561, Miss = 10401, Miss_rate = 0.828, Pending_hits = 59, Reservation_fails = 47
L2_cache_bank[43]: Access = 12594, Miss = 10530, Miss_rate = 0.836, Pending_hits = 43, Reservation_fails = 7022
L2_cache_bank[44]: Access = 12844, Miss = 10567, Miss_rate = 0.823, Pending_hits = 60, Reservation_fails = 1079
L2_cache_bank[45]: Access = 12587, Miss = 10472, Miss_rate = 0.832, Pending_hits = 24, Reservation_fails = 5270
L2_cache_bank[46]: Access = 12549, Miss = 10507, Miss_rate = 0.837, Pending_hits = 55, Reservation_fails = 548
L2_cache_bank[47]: Access = 12615, Miss = 10526, Miss_rate = 0.834, Pending_hits = 32, Reservation_fails = 3271
L2_cache_bank[48]: Access = 12559, Miss = 10481, Miss_rate = 0.835, Pending_hits = 54, Reservation_fails = 921
L2_cache_bank[49]: Access = 12620, Miss = 10505, Miss_rate = 0.832, Pending_hits = 42, Reservation_fails = 4496
L2_cache_bank[50]: Access = 12708, Miss = 10484, Miss_rate = 0.825, Pending_hits = 55, Reservation_fails = 268
L2_cache_bank[51]: Access = 12520, Miss = 10482, Miss_rate = 0.837, Pending_hits = 35, Reservation_fails = 2539
L2_cache_bank[52]: Access = 12643, Miss = 10479, Miss_rate = 0.829, Pending_hits = 48, Reservation_fails = 320
L2_cache_bank[53]: Access = 12610, Miss = 10521, Miss_rate = 0.834, Pending_hits = 40, Reservation_fails = 2648
L2_cache_bank[54]: Access = 12687, Miss = 10564, Miss_rate = 0.833, Pending_hits = 43, Reservation_fails = 1298
L2_cache_bank[55]: Access = 12615, Miss = 10500, Miss_rate = 0.832, Pending_hits = 33, Reservation_fails = 1268
L2_cache_bank[56]: Access = 12645, Miss = 10505, Miss_rate = 0.831, Pending_hits = 46, Reservation_fails = 623
L2_cache_bank[57]: Access = 12698, Miss = 10560, Miss_rate = 0.832, Pending_hits = 34, Reservation_fails = 4003
L2_cache_bank[58]: Access = 12662, Miss = 10492, Miss_rate = 0.829, Pending_hits = 44, Reservation_fails = 838
L2_cache_bank[59]: Access = 12562, Miss = 10524, Miss_rate = 0.838, Pending_hits = 41, Reservation_fails = 3191
L2_cache_bank[60]: Access = 12613, Miss = 10447, Miss_rate = 0.828, Pending_hits = 62, Reservation_fails = 1159
L2_cache_bank[61]: Access = 12534, Miss = 10494, Miss_rate = 0.837, Pending_hits = 33, Reservation_fails = 2123
L2_cache_bank[62]: Access = 12621, Miss = 10502, Miss_rate = 0.832, Pending_hits = 46, Reservation_fails = 353
L2_cache_bank[63]: Access = 12684, Miss = 10496, Miss_rate = 0.827, Pending_hits = 38, Reservation_fails = 5000
L2_total_cache_accesses = 808190
L2_total_cache_misses = 672012
L2_total_cache_miss_rate = 0.8315
L2_total_cache_pending_hits = 2761
L2_total_cache_reservation_fails = 147012
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131774
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2761
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165924
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 147012
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497675
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6364
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 798134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10056
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 146861
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 151
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.199

icnt_total_pkts_mem_to_simt=949885
icnt_total_pkts_simt_to_mem=967332
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 967332
Req_Network_cycles = 51582
Req_Network_injected_packets_per_cycle =      18.7533 
Req_Network_conflicts_per_cycle =      26.6107
Req_Network_conflicts_per_cycle_util =      29.7783
Req_Bank_Level_Parallism =      20.9843
Req_Network_in_buffer_full_per_cycle =      15.5070
Req_Network_in_buffer_avg_util =     129.8208
Req_Network_out_buffer_full_per_cycle =       0.7220
Req_Network_out_buffer_avg_util =     128.3645

Reply_Network_injected_packets_num = 949957
Reply_Network_cycles = 51582
Reply_Network_injected_packets_per_cycle =       18.4164
Reply_Network_conflicts_per_cycle =        6.0048
Reply_Network_conflicts_per_cycle_util =       6.7809
Reply_Bank_Level_Parallism =      20.7958
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5098
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2302
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 28 sec (508 sec)
gpgpu_simulation_rate = 77827 (inst/sec)
gpgpu_simulation_rate = 101 (cycle/sec)
gpgpu_silicon_slowdown = 11207920x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
