<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/i2sc0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">i2sc0.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="i2sc0_8h__dep__incl.svg" width="1274" height="186"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="i2sc0_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a48023a295cfcb20acf524d0dd4ccab1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#a48023a295cfcb20acf524d0dd4ccab1f">REG_I2SC0_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40000000U)</td></tr>
<tr class="memdesc:a48023a295cfcb20acf524d0dd4ccab1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Control Register  <a href="#a48023a295cfcb20acf524d0dd4ccab1f">More...</a><br /></td></tr>
<tr class="separator:a48023a295cfcb20acf524d0dd4ccab1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa775e9e560debba61e8ba81d16a72cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#aa775e9e560debba61e8ba81d16a72cd8">REG_I2SC0_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000004U)</td></tr>
<tr class="memdesc:aa775e9e560debba61e8ba81d16a72cd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Mode Register  <a href="#aa775e9e560debba61e8ba81d16a72cd8">More...</a><br /></td></tr>
<tr class="separator:aa775e9e560debba61e8ba81d16a72cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310f520b75b824ab89e7ded5ee69bf4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#a310f520b75b824ab89e7ded5ee69bf4b">REG_I2SC0_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40000008U)</td></tr>
<tr class="memdesc:a310f520b75b824ab89e7ded5ee69bf4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Status Register  <a href="#a310f520b75b824ab89e7ded5ee69bf4b">More...</a><br /></td></tr>
<tr class="separator:a310f520b75b824ab89e7ded5ee69bf4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dcd629181c4bc8d953bc9ea30a55d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#a5dcd629181c4bc8d953bc9ea30a55d95">REG_I2SC0_SCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000000CU)</td></tr>
<tr class="memdesc:a5dcd629181c4bc8d953bc9ea30a55d95"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Status Clear Register  <a href="#a5dcd629181c4bc8d953bc9ea30a55d95">More...</a><br /></td></tr>
<tr class="separator:a5dcd629181c4bc8d953bc9ea30a55d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aba9aa7e77946745ffcebed881e5649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#a9aba9aa7e77946745ffcebed881e5649">REG_I2SC0_SSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40000010U)</td></tr>
<tr class="memdesc:a9aba9aa7e77946745ffcebed881e5649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Status Set Register  <a href="#a9aba9aa7e77946745ffcebed881e5649">More...</a><br /></td></tr>
<tr class="separator:a9aba9aa7e77946745ffcebed881e5649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a315f322d2d4ccabcc714b4282f0d0c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#a315f322d2d4ccabcc714b4282f0d0c0b">REG_I2SC0_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40000014U)</td></tr>
<tr class="memdesc:a315f322d2d4ccabcc714b4282f0d0c0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Interrupt Enable Register  <a href="#a315f322d2d4ccabcc714b4282f0d0c0b">More...</a><br /></td></tr>
<tr class="separator:a315f322d2d4ccabcc714b4282f0d0c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d33247e1680c892b0635629ca154423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#a8d33247e1680c892b0635629ca154423">REG_I2SC0_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40000018U)</td></tr>
<tr class="memdesc:a8d33247e1680c892b0635629ca154423"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Interrupt Disable Register  <a href="#a8d33247e1680c892b0635629ca154423">More...</a><br /></td></tr>
<tr class="separator:a8d33247e1680c892b0635629ca154423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec037cc3d19a59677dda6c194ea1d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#a1ec037cc3d19a59677dda6c194ea1d44">REG_I2SC0_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000001CU)</td></tr>
<tr class="memdesc:a1ec037cc3d19a59677dda6c194ea1d44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Interrupt Mask Register  <a href="#a1ec037cc3d19a59677dda6c194ea1d44">More...</a><br /></td></tr>
<tr class="separator:a1ec037cc3d19a59677dda6c194ea1d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dbfcc307371e4d653ec98fdd8a2ada2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#a7dbfcc307371e4d653ec98fdd8a2ada2">REG_I2SC0_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40000020U)</td></tr>
<tr class="memdesc:a7dbfcc307371e4d653ec98fdd8a2ada2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Receiver Holding Register  <a href="#a7dbfcc307371e4d653ec98fdd8a2ada2">More...</a><br /></td></tr>
<tr class="separator:a7dbfcc307371e4d653ec98fdd8a2ada2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6753cd043182ff332a79962d9d0cde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#ac6753cd043182ff332a79962d9d0cde6">REG_I2SC0_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40000024U)</td></tr>
<tr class="memdesc:ac6753cd043182ff332a79962d9d0cde6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Transmitter Holding Register  <a href="#ac6753cd043182ff332a79962d9d0cde6">More...</a><br /></td></tr>
<tr class="separator:ac6753cd043182ff332a79962d9d0cde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3b20a1fed33b965fc138b4be9fd142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#abe3b20a1fed33b965fc138b4be9fd142">REG_I2SC0_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000100U)</td></tr>
<tr class="memdesc:abe3b20a1fed33b965fc138b4be9fd142"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Receive Pointer Register  <a href="#abe3b20a1fed33b965fc138b4be9fd142">More...</a><br /></td></tr>
<tr class="separator:abe3b20a1fed33b965fc138b4be9fd142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2c4d77b6bc4b8de70ecca0c9a345f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#a3b2c4d77b6bc4b8de70ecca0c9a345f7">REG_I2SC0_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000104U)</td></tr>
<tr class="memdesc:a3b2c4d77b6bc4b8de70ecca0c9a345f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Receive Counter Register  <a href="#a3b2c4d77b6bc4b8de70ecca0c9a345f7">More...</a><br /></td></tr>
<tr class="separator:a3b2c4d77b6bc4b8de70ecca0c9a345f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc17385e06f2c234716a65f3114a057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#aecc17385e06f2c234716a65f3114a057">REG_I2SC0_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000108U)</td></tr>
<tr class="memdesc:aecc17385e06f2c234716a65f3114a057"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Transmit Pointer Register  <a href="#aecc17385e06f2c234716a65f3114a057">More...</a><br /></td></tr>
<tr class="separator:aecc17385e06f2c234716a65f3114a057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3669dc82a30e79e282e29a831bb02a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#a3669dc82a30e79e282e29a831bb02a50">REG_I2SC0_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000010CU)</td></tr>
<tr class="memdesc:a3669dc82a30e79e282e29a831bb02a50"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Transmit Counter Register  <a href="#a3669dc82a30e79e282e29a831bb02a50">More...</a><br /></td></tr>
<tr class="separator:a3669dc82a30e79e282e29a831bb02a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436fea2671e70fd49a98ba6f88cb913c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#a436fea2671e70fd49a98ba6f88cb913c">REG_I2SC0_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000110U)</td></tr>
<tr class="memdesc:a436fea2671e70fd49a98ba6f88cb913c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Receive Next Pointer Register  <a href="#a436fea2671e70fd49a98ba6f88cb913c">More...</a><br /></td></tr>
<tr class="separator:a436fea2671e70fd49a98ba6f88cb913c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718a462c87d6b4c3679d9dfdb352d9ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#a718a462c87d6b4c3679d9dfdb352d9ec">REG_I2SC0_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000114U)</td></tr>
<tr class="memdesc:a718a462c87d6b4c3679d9dfdb352d9ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Receive Next Counter Register  <a href="#a718a462c87d6b4c3679d9dfdb352d9ec">More...</a><br /></td></tr>
<tr class="separator:a718a462c87d6b4c3679d9dfdb352d9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47479a66676a89497c84f7bad43b3a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#a47479a66676a89497c84f7bad43b3a5d">REG_I2SC0_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000118U)</td></tr>
<tr class="memdesc:a47479a66676a89497c84f7bad43b3a5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Transmit Next Pointer Register  <a href="#a47479a66676a89497c84f7bad43b3a5d">More...</a><br /></td></tr>
<tr class="separator:a47479a66676a89497c84f7bad43b3a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd038ef8e6ef2ef239a33130dbd12205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#acd038ef8e6ef2ef239a33130dbd12205">REG_I2SC0_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000011CU)</td></tr>
<tr class="memdesc:acd038ef8e6ef2ef239a33130dbd12205"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Transmit Next Counter Register  <a href="#acd038ef8e6ef2ef239a33130dbd12205">More...</a><br /></td></tr>
<tr class="separator:acd038ef8e6ef2ef239a33130dbd12205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae73eb419f5ca1ea5574258fad6d93ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#ae73eb419f5ca1ea5574258fad6d93ad4">REG_I2SC0_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40000120U)</td></tr>
<tr class="memdesc:ae73eb419f5ca1ea5574258fad6d93ad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Transfer Control Register  <a href="#ae73eb419f5ca1ea5574258fad6d93ad4">More...</a><br /></td></tr>
<tr class="separator:ae73eb419f5ca1ea5574258fad6d93ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefda848138b1b161c5ecad84112fd7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc0_8h.xhtml#acefda848138b1b161c5ecad84112fd7e">REG_I2SC0_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40000124U)</td></tr>
<tr class="memdesc:acefda848138b1b161c5ecad84112fd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC0) Transfer Status Register  <a href="#acefda848138b1b161c5ecad84112fd7e">More...</a><br /></td></tr>
<tr class="separator:acefda848138b1b161c5ecad84112fd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a48023a295cfcb20acf524d0dd4ccab1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48023a295cfcb20acf524d0dd4ccab1f">&sect;&nbsp;</a></span>REG_I2SC0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Control Register </p>

</div>
</div>
<a id="a8d33247e1680c892b0635629ca154423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d33247e1680c892b0635629ca154423">&sect;&nbsp;</a></span>REG_I2SC0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40000018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Interrupt Disable Register </p>

</div>
</div>
<a id="a315f322d2d4ccabcc714b4282f0d0c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a315f322d2d4ccabcc714b4282f0d0c0b">&sect;&nbsp;</a></span>REG_I2SC0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40000014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Interrupt Enable Register </p>

</div>
</div>
<a id="a1ec037cc3d19a59677dda6c194ea1d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec037cc3d19a59677dda6c194ea1d44">&sect;&nbsp;</a></span>REG_I2SC0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000001CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Interrupt Mask Register </p>

</div>
</div>
<a id="aa775e9e560debba61e8ba81d16a72cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa775e9e560debba61e8ba81d16a72cd8">&sect;&nbsp;</a></span>REG_I2SC0_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Mode Register </p>

</div>
</div>
<a id="ae73eb419f5ca1ea5574258fad6d93ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae73eb419f5ca1ea5574258fad6d93ad4">&sect;&nbsp;</a></span>REG_I2SC0_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40000120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Transfer Control Register </p>

</div>
</div>
<a id="acefda848138b1b161c5ecad84112fd7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefda848138b1b161c5ecad84112fd7e">&sect;&nbsp;</a></span>REG_I2SC0_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40000124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Transfer Status Register </p>

</div>
</div>
<a id="a3b2c4d77b6bc4b8de70ecca0c9a345f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b2c4d77b6bc4b8de70ecca0c9a345f7">&sect;&nbsp;</a></span>REG_I2SC0_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Receive Counter Register </p>

</div>
</div>
<a id="a7dbfcc307371e4d653ec98fdd8a2ada2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dbfcc307371e4d653ec98fdd8a2ada2">&sect;&nbsp;</a></span>REG_I2SC0_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40000020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Receiver Holding Register </p>

</div>
</div>
<a id="a718a462c87d6b4c3679d9dfdb352d9ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a718a462c87d6b4c3679d9dfdb352d9ec">&sect;&nbsp;</a></span>REG_I2SC0_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Receive Next Counter Register </p>

</div>
</div>
<a id="a436fea2671e70fd49a98ba6f88cb913c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436fea2671e70fd49a98ba6f88cb913c">&sect;&nbsp;</a></span>REG_I2SC0_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Receive Next Pointer Register </p>

</div>
</div>
<a id="abe3b20a1fed33b965fc138b4be9fd142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3b20a1fed33b965fc138b4be9fd142">&sect;&nbsp;</a></span>REG_I2SC0_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Receive Pointer Register </p>

</div>
</div>
<a id="a5dcd629181c4bc8d953bc9ea30a55d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dcd629181c4bc8d953bc9ea30a55d95">&sect;&nbsp;</a></span>REG_I2SC0_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_SCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000000CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Status Clear Register </p>

</div>
</div>
<a id="a310f520b75b824ab89e7ded5ee69bf4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310f520b75b824ab89e7ded5ee69bf4b">&sect;&nbsp;</a></span>REG_I2SC0_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40000008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Status Register </p>

</div>
</div>
<a id="a9aba9aa7e77946745ffcebed881e5649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aba9aa7e77946745ffcebed881e5649">&sect;&nbsp;</a></span>REG_I2SC0_SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_SSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40000010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Status Set Register </p>

</div>
</div>
<a id="a3669dc82a30e79e282e29a831bb02a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3669dc82a30e79e282e29a831bb02a50">&sect;&nbsp;</a></span>REG_I2SC0_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000010CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Transmit Counter Register </p>

</div>
</div>
<a id="ac6753cd043182ff332a79962d9d0cde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6753cd043182ff332a79962d9d0cde6">&sect;&nbsp;</a></span>REG_I2SC0_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40000024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Transmitter Holding Register </p>

</div>
</div>
<a id="acd038ef8e6ef2ef239a33130dbd12205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd038ef8e6ef2ef239a33130dbd12205">&sect;&nbsp;</a></span>REG_I2SC0_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000011CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Transmit Next Counter Register </p>

</div>
</div>
<a id="a47479a66676a89497c84f7bad43b3a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47479a66676a89497c84f7bad43b3a5d">&sect;&nbsp;</a></span>REG_I2SC0_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000118U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Transmit Next Pointer Register </p>

</div>
</div>
<a id="aecc17385e06f2c234716a65f3114a057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecc17385e06f2c234716a65f3114a057">&sect;&nbsp;</a></span>REG_I2SC0_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC0_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40000108U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC0) Transmit Pointer Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
