Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jul  1 05:12:40 2023
| Host         : DESKTOP-M2KV102 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OOOP_wrapper_timing_summary_routed.rpt -pb OOOP_wrapper_timing_summary_routed.pb -rpx OOOP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OOOP_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.215        0.000                      0                  118        0.120        0.000                      0                  118        3.000        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
sys_clock                  {0.000 5.000}      10.000          100.000         
  clk_out1_OOOP_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_OOOP_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_OOOP_clk_wiz_0        5.215        0.000                      0                  118        0.120        0.000                      0                  118        4.020        0.000                       0                    80  
  clkfbout_OOOP_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                   clk_out1_OOOP_clk_wiz_0                           
(none)                   clkfbout_OOOP_clk_wiz_0                           
(none)                                            clk_out1_OOOP_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_OOOP_clk_wiz_0
  To Clock:  clk_out1_OOOP_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 2.578ns (60.406%)  route 1.690ns (39.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.612    -0.900    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/DOBDO[0]
                         net (fo=2, routed)           1.067     2.621    OOOP_i/cpu_0/inst/mem/pwropt_8
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.124     2.745 r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1_ENBWREN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.623     3.368    OOOP_i/cpu_0/inst/mem/data_reg_3_0_1_ENBWREN_cooolgate_en_sig_3
    RAMB36_X0Y1          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.493     8.497    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKBWRCLK
                         clock pessimism              0.603     9.100    
                         clock uncertainty           -0.074     9.026    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.583    OOOP_i/cpu_0/inst/mem/data_reg_3_0_1
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 2.578ns (66.760%)  route 1.284ns (33.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.604    -0.908    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.546 f  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/DOBDO[0]
                         net (fo=2, routed)           0.793     2.339    OOOP_i/cpu_0/inst/mem/pwropt_4
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.463 r  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0_ENBWREN_cooolgate_en_gate_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.490     2.954    OOOP_i/cpu_0/inst/mem/data_reg_1_0_0_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y3          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.486     8.490    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKBWRCLK
                         clock pessimism              0.602     9.092    
                         clock uncertainty           -0.074     9.018    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.575    OOOP_i/cpu_0/inst/mem/data_reg_1_0_0
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -2.954    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 2.578ns (69.168%)  route 1.149ns (30.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609    -0.903    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 f  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/DOBDO[0]
                         net (fo=2, routed)           0.526     2.077    OOOP_i/cpu_0/inst/mem/pwropt_10
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.124     2.201 r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1_ENBWREN_cooolgate_en_gate_7_LOPT_REMAP/O
                         net (fo=1, routed)           0.623     2.824    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.490     8.494    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
                         clock pessimism              0.603     9.097    
                         clock uncertainty           -0.074     9.023    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.580    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 2.578ns (72.039%)  route 1.001ns (27.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.598    -0.914    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.540 f  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/DOBDO[0]
                         net (fo=2, routed)           0.517     2.057    OOOP_i/cpu_0/inst/mem/pwropt_6
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.124     2.181 r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1_ENBWREN_cooolgate_en_gate_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.483     2.665    OOOP_i/cpu_0/inst/mem/data_reg_2_0_1_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.481     8.485    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKBWRCLK
                         clock pessimism              0.601     9.086    
                         clock uncertainty           -0.074     9.012    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.569    OOOP_i/cpu_0/inst/mem/data_reg_2_0_1
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.665    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/led_light_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 2.578ns (67.703%)  route 1.230ns (32.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.612    -0.900    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/DOBDO[0]
                         net (fo=2, routed)           1.230     2.784    OOOP_i/cpu_0/inst/rdata1[1]
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.124     2.908 r  OOOP_i/cpu_0/inst/led_light[1]_i_1/O
                         net (fo=1, routed)           0.000     2.908    OOOP_i/cpu_0/inst/led_light[1]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.448     8.453    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[1]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X8Y10          FDRE (Setup_fdre_C_D)        0.077     9.033    OOOP_i/cpu_0/inst/led_light_reg[1]
  -------------------------------------------------------------------
                         required time                          9.033    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/led_light_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 2.578ns (76.153%)  route 0.807ns (23.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.598    -0.914    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.540 r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/DOBDO[0]
                         net (fo=2, routed)           0.807     2.347    OOOP_i/cpu_0/inst/rdata2[1]
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.124     2.471 r  OOOP_i/cpu_0/inst/led_light[2]_i_1/O
                         net (fo=1, routed)           0.000     2.471    OOOP_i/cpu_0/inst/led_light[2]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.439     8.444    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y20          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[2]/C
                         clock pessimism              0.578     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)        0.077     9.024    OOOP_i/cpu_0/inst/led_light_reg[2]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/led_light_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 2.578ns (76.717%)  route 0.782ns (23.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.604    -0.908    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.546 r  OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/DOBDO[0]
                         net (fo=2, routed)           0.782     2.328    OOOP_i/cpu_0/inst/rdata3
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.452 r  OOOP_i/cpu_0/inst/led_light[3]_i_1/O
                         net (fo=1, routed)           0.000     2.452    OOOP_i/cpu_0/inst/led_light[3]_i_1_n_0
    SLICE_X8Y17          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.442     8.447    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y17          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[3]/C
                         clock pessimism              0.578     9.024    
                         clock uncertainty           -0.074     8.950    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)        0.077     9.027    OOOP_i/cpu_0/inst/led_light_reg[3]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/led_light_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 2.578ns (83.288%)  route 0.517ns (16.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609    -0.903    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/DOBDO[0]
                         net (fo=2, routed)           0.517     2.068    OOOP_i/cpu_0/inst/rdata0[1]
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.124     2.192 r  OOOP_i/cpu_0/inst/led_light[0]_i_1/O
                         net (fo=1, routed)           0.000     2.192    OOOP_i/cpu_0/inst/led_light[0]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.448     8.453    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[0]/C
                         clock pessimism              0.578     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X8Y10          FDRE (Setup_fdre_C_D)        0.081     9.037    OOOP_i/cpu_0/inst/led_light_reg[0]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.518ns (21.157%)  route 1.930ns (78.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.567    -0.945    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y10         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][3]__0/Q
                         net (fo=4, routed)           1.930     1.504    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][3]__0_n_0
    RAMB36_X0Y1          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.492     8.496    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKARDCLK
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.074     8.986    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566     8.420    OOOP_i/cpu_0/inst/mem/data_reg_3_0_1
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_OOOP_clk_wiz_0 rise@10.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.478ns (21.292%)  route 1.767ns (78.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.555    -0.957    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y21         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][15]__0/Q
                         net (fo=4, routed)           1.767     1.288    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][15]__0_n_0
    RAMB36_X0Y1          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.492     8.496    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKARDCLK
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.074     8.986    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.738     8.248    OOOP_i/cpu_0/inst/mem/data_reg_3_0_1
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  6.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.556    -0.625    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/Q
                         net (fo=1, routed)           0.110    -0.374    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0_n_0
    SLICE_X10Y21         SRL16E                                       r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.824    -0.866    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y21         SRL16E                                       r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/CLK
                         clock pessimism              0.254    -0.611    
    SLICE_X10Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.494    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.556    -0.625    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0/Q
                         net (fo=1, routed)           0.110    -0.374    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0_n_0
    SLICE_X10Y21         SRL16E                                       r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.824    -0.866    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y21         SRL16E                                       r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/CLK
                         clock pessimism              0.254    -0.611    
    SLICE_X10Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.496    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.239%)  route 0.179ns (54.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.556    -0.625    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y21         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][14]__0/Q
                         net (fo=4, routed)           0.179    -0.298    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][14]__0_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.863    -0.826    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129    -0.423    OOOP_i/cpu_0/inst/mem/data_reg_2_0_1
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.021%)  route 0.217ns (56.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.556    -0.625    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y21         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][12]__0/Q
                         net (fo=4, routed)           0.217    -0.244    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][12]__0_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.863    -0.826    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.369    OOOP_i/cpu_0/inst/mem/data_reg_2_0_1
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.909%)  route 0.218ns (57.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.556    -0.625    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y21         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][9]__0/Q
                         net (fo=4, routed)           0.218    -0.243    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][9]__0_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.863    -0.826    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.369    OOOP_i/cpu_0/inst/mem/data_reg_2_0_1
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.556    -0.625    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0/Q
                         net (fo=1, routed)           0.110    -0.374    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0_n_0
    SLICE_X10Y21         SRL16E                                       r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.824    -0.866    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y21         SRL16E                                       r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][15]_srl5/CLK
                         clock pessimism              0.254    -0.611    
    SLICE_X10Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.502    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][15]_srl5
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.873%)  route 0.228ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.564    -0.617    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y10         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][3]__0/Q
                         net (fo=4, routed)           0.228    -0.226    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][3]__0_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.873    -0.816    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKARDCLK
                         clock pessimism              0.274    -0.542    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.359    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.747%)  route 0.229ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.564    -0.617    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y10         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][2]__0/Q
                         net (fo=4, routed)           0.229    -0.225    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][2]__0_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.873    -0.816    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKARDCLK
                         clock pessimism              0.274    -0.542    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.359    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.747%)  route 0.229ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.556    -0.625    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y21         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][11]__0/Q
                         net (fo=4, routed)           0.229    -0.233    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][11]__0_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.863    -0.826    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.369    OOOP_i/cpu_0/inst/mem/data_reg_2_0_1
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_OOOP_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OOOP_clk_wiz_0 rise@0.000ns - clk_out1_OOOP_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.304%)  route 0.243ns (59.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.564    -0.617    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y10         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][1]__0/Q
                         net (fo=4, routed)           0.243    -0.210    OOOP_i/cpu_0/inst/mem/buf_waddr_reg[1][1]__0_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.873    -0.816    OOOP_i/cpu_0/inst/mem/clk
    RAMB36_X0Y2          RAMB36E1                                     r  OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKARDCLK
                         clock pessimism              0.274    -0.542    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.359    OOOP_i/cpu_0/inst/mem/data_reg_4_0_1
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_OOOP_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3      OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4      OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1      OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      OOOP_i/cpu_0/inst/mem/data_reg_1_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      OOOP_i/cpu_0/inst/mem/data_reg_2_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      OOOP_i/cpu_0/inst/mem/data_reg_3_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      OOOP_i/cpu_0/inst/mem/data_reg_4_0_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    OOOP_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][10]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][10]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][11]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][11]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][12]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][12]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][10]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][10]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][11]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][11]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][12]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][12]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][13]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y21     OOOP_i/cpu_0/inst/mem/buf_waddr_reg[2][14]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_OOOP_clk_wiz_0
  To Clock:  clkfbout_OOOP_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_OOOP_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    OOOP_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_OOOP_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.979ns  (logic 4.336ns (54.350%)  route 3.642ns (45.650%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.620    -0.892    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.876     0.441    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.152     0.593 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           2.766     3.359    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728     7.087 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.087    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 4.352ns (55.409%)  route 3.502ns (44.591%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.620    -0.892    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.876     0.441    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.152     0.593 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           2.626     3.219    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744     6.963 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.963    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.575ns  (logic 4.368ns (57.661%)  route 3.207ns (42.339%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.620    -0.892    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.876     0.441    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.152     0.593 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           2.331     2.924    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     6.683 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.683    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.423ns  (logic 4.367ns (58.829%)  route 3.056ns (41.171%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.620    -0.892    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.876     0.441    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.152     0.593 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           2.180     2.773    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.759     6.532 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.532    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.267ns  (logic 4.361ns (60.016%)  route 2.906ns (39.984%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.620    -0.892    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.876     0.441    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.152     0.593 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           2.029     2.622    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.753     6.375 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.375    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.097ns  (logic 4.343ns (61.187%)  route 2.755ns (38.813%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.620    -0.892    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.876     0.441    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.152     0.593 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           1.878     2.471    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735     6.206 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.206    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/led_light_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.069ns  (logic 4.048ns (57.258%)  route 3.022ns (42.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.567    -0.945    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.427 r  OOOP_i/cpu_0/inst/led_light_reg[1]/Q
                         net (fo=3, routed)           3.022     2.595    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.125 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.125    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.910ns  (logic 4.309ns (62.357%)  route 2.601ns (37.643%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.620    -0.892    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.884     0.449    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.146     0.595 r  OOOP_i/cpu_0/inst/display/an[0]_INST_0/O
                         net (fo=1, routed)           1.717     2.312    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     6.019 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.019    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 4.079ns (60.241%)  route 2.692ns (39.759%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.620    -0.892    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.884     0.449    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.573 r  OOOP_i/cpu_0/inst/display/an[1]_INST_0/O
                         net (fo=1, routed)           1.808     2.381    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.880 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.880    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.647ns  (logic 4.103ns (61.727%)  route 2.544ns (38.273%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.620    -0.892    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  OOOP_i/cpu_0/inst/display/refresh_reg[18]/Q
                         net (fo=6, routed)           0.876     0.441    OOOP_i/cpu_0/inst/display/activate_refresh[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.124     0.565 r  OOOP_i/cpu_0/inst/display/an[2]_INST_0/O
                         net (fo=1, routed)           1.668     2.232    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     5.755 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.755    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/led_light_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.366ns (73.195%)  route 0.500ns (26.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.557    -0.624    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y20          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  OOOP_i/cpu_0/inst/led_light_reg[2]/Q
                         net (fo=3, routed)           0.500     0.040    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.242 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.242    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.397ns (75.745%)  route 0.447ns (24.255%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583    -0.598    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.123    -0.334    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.289 r  OOOP_i/cpu_0/inst/display/an[3]_INST_0/O
                         net (fo=1, routed)           0.324     0.035    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.246 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.246    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/led_light_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.374ns (71.039%)  route 0.560ns (28.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.560    -0.621    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y17          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  OOOP_i/cpu_0/inst/led_light_reg[3]/Q
                         net (fo=3, routed)           0.560     0.103    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.313 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.313    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/led_light_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.370ns (70.295%)  route 0.579ns (29.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.564    -0.617    OOOP_i/cpu_0/inst/clk
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/led_light_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  OOOP_i/cpu_0/inst/led_light_reg[0]/Q
                         net (fo=3, routed)           0.579     0.126    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.331 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.331    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.410ns (70.323%)  route 0.595ns (29.677%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583    -0.598    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.258    -0.199    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 r  OOOP_i/cpu_0/inst/display/an[2]_INST_0/O
                         net (fo=1, routed)           0.337     0.183    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.407 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.407    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.386ns (67.874%)  route 0.656ns (32.126%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583    -0.598    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.263    -0.194    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.149 r  OOOP_i/cpu_0/inst/display/an[1]_INST_0/O
                         net (fo=1, routed)           0.393     0.244    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.444 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.444    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.455ns (69.948%)  route 0.625ns (30.052%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583    -0.598    OOOP_i/cpu_0/inst/display/clk
    SLICE_X65Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  OOOP_i/cpu_0/inst/display/refresh_reg[19]/Q
                         net (fo=6, routed)           0.263    -0.194    OOOP_i/cpu_0/inst/display/activate_refresh[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.044    -0.150 r  OOOP_i/cpu_0/inst/display/an[0]_INST_0/O
                         net (fo=1, routed)           0.362     0.212    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     1.482 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.482    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.492ns (70.194%)  route 0.633ns (29.806%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583    -0.598    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/Q
                         net (fo=1, routed)           0.163    -0.271    OOOP_i/cpu_0/inst/display/display_third_reg_n_0_[3]
    SLICE_X64Y26         LUT3 (Prop_lut3_I2_O)        0.043    -0.228 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           0.470     0.242    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.285     1.527 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.527    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.510ns (68.414%)  route 0.697ns (31.586%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583    -0.598    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/Q
                         net (fo=1, routed)           0.163    -0.271    OOOP_i/cpu_0/inst/display/display_third_reg_n_0_[3]
    SLICE_X64Y26         LUT3 (Prop_lut3_I2_O)        0.043    -0.228 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           0.534     0.306    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.303     1.609 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.609    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.516ns (66.580%)  route 0.761ns (33.420%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583    -0.598    OOOP_i/cpu_0/inst/display/clk
    SLICE_X64Y26         FDRE                                         r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  OOOP_i/cpu_0/inst/display/display_third_reg[3]/Q
                         net (fo=1, routed)           0.163    -0.271    OOOP_i/cpu_0/inst/display/display_third_reg_n_0_[3]
    SLICE_X64Y26         LUT3 (Prop_lut3_I2_O)        0.043    -0.228 r  OOOP_i/cpu_0/inst/display/LED_N/O
                         net (fo=6, routed)           0.598     0.370    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.309     1.679 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.679    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_OOOP_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_OOOP_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_OOOP_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    OOOP_i/clk_wiz/inst/clkfbout_OOOP_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  OOOP_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    OOOP_i/clk_wiz/inst/clkfbout_buf_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_OOOP_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clkfbout_OOOP_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    OOOP_i/clk_wiz/inst/clkfbout_buf_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_OOOP_clk_wiz_0

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][11]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.692ns  (logic 1.458ns (31.069%)  route 3.234ns (68.931%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           3.234     4.692    OOOP_i/cpu_0/inst/mem/sw[10]
    SLICE_X10Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.437    -1.558    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X10Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][11]__0/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.580ns  (logic 1.455ns (31.772%)  route 3.125ns (68.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           3.125     4.580    OOOP_i/cpu_0/inst/mem/sw[14]
    SLICE_X11Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.437    -1.558    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][15]__0/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][12]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.464ns (32.089%)  route 3.098ns (67.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           3.098     4.562    OOOP_i/cpu_0/inst/mem/sw[11]
    SLICE_X11Y24         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.434    -1.561    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y24         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][12]__0/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 1.454ns (32.246%)  route 3.056ns (67.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           3.056     4.511    OOOP_i/cpu_0/inst/mem/sw[8]
    SLICE_X11Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.437    -1.558    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][9]__0/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.510ns  (logic 1.453ns (32.213%)  route 3.057ns (67.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           3.057     4.510    OOOP_i/cpu_0/inst/mem/sw[13]
    SLICE_X11Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.437    -1.558    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][14]__0/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.469ns (33.153%)  route 2.961ns (66.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           2.961     4.430    OOOP_i/cpu_0/inst/mem/sw[12]
    SLICE_X11Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.437    -1.558    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][10]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 1.452ns (33.007%)  route 2.947ns (66.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           2.947     4.400    OOOP_i/cpu_0/inst/mem/sw[9]
    SLICE_X11Y24         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.434    -1.561    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y24         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][10]__0/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][8]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 1.459ns (49.857%)  route 1.467ns (50.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.467     2.926    OOOP_i/cpu_0/inst/mem/sw[7]
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.448    -1.547    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][8]__0/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][7]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.775ns  (logic 1.450ns (52.243%)  route 1.325ns (47.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.325     2.775    OOOP_i/cpu_0/inst/mem/sw[6]
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.448    -1.547    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][7]__0/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][6]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.665ns  (logic 1.466ns (55.013%)  route 1.199ns (44.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.199     2.665    OOOP_i/cpu_0/inst/mem/sw[5]
    SLICE_X6Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          1.515    -1.480    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X6Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][6]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][1]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.221ns (39.666%)  route 0.336ns (60.334%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.336     0.557    OOOP_i/cpu_0/inst/mem/sw[0]
    SLICE_X6Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.862    -0.828    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X6Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][1]__0/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][3]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.232ns (40.622%)  route 0.339ns (59.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.339     0.571    OOOP_i/cpu_0/inst/mem/sw[2]
    SLICE_X6Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.862    -0.828    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X6Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][3]__0/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.229ns (38.682%)  route 0.364ns (61.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.364     0.593    OOOP_i/cpu_0/inst/mem/sw[1]
    SLICE_X6Y12          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.860    -0.830    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X6Y12          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][2]__0/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][4]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.217ns (35.249%)  route 0.398ns (64.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.398     0.615    OOOP_i/cpu_0/inst/mem/sw[3]
    SLICE_X6Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.862    -0.828    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X6Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][4]__0/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][6]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.234ns (34.422%)  route 0.446ns (65.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.446     0.680    OOOP_i/cpu_0/inst/mem/sw[5]
    SLICE_X6Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.862    -0.828    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X6Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][6]__0/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][5]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.219ns (29.860%)  route 0.514ns (70.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.514     0.733    OOOP_i/cpu_0/inst/mem/sw[4]
    SLICE_X9Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.834    -0.856    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X9Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][5]__0/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][7]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.218ns (27.965%)  route 0.561ns (72.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.561     0.779    OOOP_i/cpu_0/inst/mem/sw[6]
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.834    -0.856    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][7]__0/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][8]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.227ns (27.467%)  route 0.599ns (72.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.599     0.826    OOOP_i/cpu_0/inst/mem/sw[7]
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.834    -0.856    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X8Y10          FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][8]__0/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][10]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.220ns (13.763%)  route 1.380ns (86.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           1.380     1.601    OOOP_i/cpu_0/inst/mem/sw[9]
    SLICE_X11Y24         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.820    -0.870    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y24         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][10]__0/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OOOP_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.237ns (14.653%)  route 1.378ns (85.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.378     1.615    OOOP_i/cpu_0/inst/mem/sw[12]
    SLICE_X11Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OOOP_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    OOOP_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  OOOP_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    OOOP_i/clk_wiz/inst/clk_in1_OOOP_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  OOOP_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    OOOP_i/clk_wiz/inst/clk_out1_OOOP_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  OOOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=78, routed)          0.823    -0.867    OOOP_i/cpu_0/inst/mem/clk
    SLICE_X11Y22         FDRE                                         r  OOOP_i/cpu_0/inst/mem/buf_waddr_reg[7][13]__0/C





