// Seed: 1250252808
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri0 module_0,
    output supply0 id_4
);
  generate
    if (-1'b0 && 1) begin : LABEL_0
      assign id_4 = 1;
    end else begin : LABEL_1
      assign id_4 = 1;
      assign id_4 = (id_3) + id_0;
      logic [-1 : 1 'd0] id_6;
      ;
    end
  endgenerate
endmodule
module module_1 #(
    parameter id_3 = 32'd96,
    parameter id_4 = 32'd75
) (
    input supply0 id_0,
    output tri1 id_1,
    input wire id_2,
    input uwire _id_3,
    input tri1 _id_4,
    input wire id_5,
    output wor id_6,
    output tri0 id_7
);
  logic [7:0][(  id_4  -  id_3  ) : id_4  ==  id_3] id_9;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_0,
      id_2,
      id_7
  );
  assign modCall_1.id_1 = 0;
  logic id_10;
  assign id_9[-1] = 1 ? -1 : ~id_9;
  assign id_1 = -1;
endmodule
