@inproceedings{spatial_koeplinger,
 author = {Koeplinger, David and Feldman, Matthew and Prabhakar, Raghu and Zhang, Yaqi and Hadjis, Stefan and Fiszel, Ruben and Zhao, Tian and Nardi, Luigi and Pedram, Ardavan and Kozyrakis, Christos and Olukotun, Kunle},
 title = {Spatial: A Language and Compiler for Application Accelerators},
 booktitle = {Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI 2018},
 year = {2018},
 isbn = {978-1-4503-5698-5},
 location = {Philadelphia, PA, USA},
 pages = {296--311},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/3192366.3192379},
 doi = {10.1145/3192366.3192379},
 acmid = {3192379},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CGRAs, FPGAs, compilers, domain-specific languages, hardware accelerators, high-level synthesis, reconfigurable architectures},
}

@inproceedings{dse_koeplinger,
author={D. Koeplinger and R. Prabhakar and Y. Zhang and C. Delimitrou and C. Kozyrakis and K. Olukotun},
booktitle={2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)},
title={Automatic Generation of Efficient Accelerators for Reconfigurable Hardware},
year={2016},
volume={},
number={},
pages={115-127},
keywords={estimation theory;field programmable gate arrays;neural chips;random-access storage;reconfigurable architectures;CPU code;LUT packing;application-specific accelerator;automatic design space exploration;automatic generation;block RAM duplication;design-level artificial neural network;general purpose processor;hardware place-and-route tool;high-level FPGA design tool;high-level language;high-level programming;hybrid area estimation technique;off-chip memory access;optional coarse-grained pipelining;parallel pattern;parallelization factor;reconfigurable hardware;resource estimation;template-level model;tile size;Design tools;Estimation;Field programmable gate arrays;Hardware;Pipeline processing;Space exploration;FPGAs;application-specific accelerators;design space exploration;hardware definition language;hardware generation;parallel patterns;reconfigurable hardware},
doi={10.1109/ISCA.2016.20},
ISSN={1063-6897},
month={June},}

@inproceedings{plasticine,
  title={Plasticine: A Reconfigurable Architecture For Parallel Paterns},
  author={Prabhakar, Raghu and Zhang, Yaqi and Koeplinger, David and Feldman, Matt and Zhao, Tian and Hadjis, Stefan and Pedram, Ardavan and Kozyrakis, Christos and Olukotun, Kunle},
  booktitle={Proceedings of the 44th Annual International Symposium on Computer Architecture},
  pages={389--402},
  year={2017},
  organization={ACM}
}


@inproceedings{spatial_rnn,
  title={Serving Recurrent Neural Networks Efficiently with a Spatial Architecture},
  author={Zhao, Tian and Zhang, Yaqi and Olukotun, Kunle},
  booktitle={Proceedings of the 2nd Conference on Systems and Machine Learning},
  year={2019}
}

@article{deepbench,
  title={Baidu DeepBench},
  author={Narang, S. and G. Diamos},
  year={2017},
  journal={GitHub Repository},
  howpublished = {\url{https://github.com/baidu-research/DeepBench}}
}

@article{hochreiter1997long,
  title={Long short-term memory},
  author={Hochreiter, Sepp and Schmidhuber, J{\"u}rgen},
  journal={Neural computation},
  volume={9},
  number={8},
  pages={1735--1780},
  year={1997},
  publisher={MIT Press}
}

@article{chung2014empirical,
  title={Empirical evaluation of gated recurrent neural networks on sequence modeling},
  author={Chung, Junyoung and Gulcehre, Caglar and Cho, KyungHyun and Bengio, Yoshua},
  journal={arXiv preprint arXiv:1412.3555},
  year={2014}
}

@inproceedings{fowers2018configurable,
  title={A configurable cloud-scale DNN processor for real-time AI},
  author={Fowers, Jeremy and Ovtcharov, Kalin and Papamichael, Michael and Massengill, Todd and Liu, Ming and Lo, Daniel and Alkalay, Shlomi and Haselman, Michael and Adams, Logan and Ghandi, Mahdi and others},
  booktitle={Proceedings of the 45th Annual International Symposium on Computer Architecture},
  pages={1--14},
  year={2018},
  organization={IEEE Press}
}

@inproceedings{abadi2016tensorflow,
  title={Tensorflow: a system for large-scale machine learning.},
  author={Abadi, Mart{\'\i}n and Barham, Paul and Chen, Jianmin and Chen, Zhifeng and Davis, Andy and Dean, Jeffrey and Devin, Matthieu and Ghemawat, Sanjay and Irving, Geoffrey and Isard, Michael and others},
  booktitle={OSDI},
  volume={16},
  pages={265--283},
  year={2016}
}

@article{chetlur2014cudnn,
  title={cudnn: Efficient primitives for deep learning},
  author={Chetlur, Sharan and Woolley, Cliff and Vandermersch, Philippe and Cohen, Jonathan and Tran, John and Catanzaro, Bryan and Shelhamer, Evan},
  journal={arXiv preprint arXiv:1410.0759},
  year={2014}
}

@techreport{stratix10spec,
  author       = {Intel},
  title        = {Stratix 10 GX/SX Device Overview},
  institution  = {Intel},
  year         = 2018,
  month        = 8,
  note         = {https://www.intel.com/content/www/us/en/programmable/documentation/joc1442261161666.html}
}

@techreport{awsf1,
  author       = {Amazon},
  title        = {EC2 F1 Instances with FPGAs Now Generally Available},
  institution  = {Amazon},
  year         = 2017,
  note         = {https://aws.amazon.com/blogs/aws/ec2-f1-instances-with-fpgas-now-generally-available/}
}

@techreport{v100spec,
  author       = {Durant, Luke and Giroux, Olivier and Harris, Mark and Stam, Nick}, 
  title        = {Inside Volta: The World’s Most Advanced Data Center GPU},
  institution  = {NVIDIA},
  year         = 2017,
  month        = 5,
  note         = {https://devblogs.nvidia.com/inside-volta/}
}
@inproceedings{jouppi2017datacenter,
  title={In-datacenter performance analysis of a tensor processing unit},
  author={Jouppi, Norman P and Young, Cliff and Patil, Nishant and Patterson, David and Agrawal, Gaurav and Bajwa, Raminder and Bates, Sarah and Bhatia, Suresh and Boden, Nan and Borchers, Al and others},
  booktitle={Computer Architecture (ISCA), 2017 ACM/IEEE 44th Annual International Symposium on},
  pages={1--12},
  year={2017},
  organization={IEEE}
}
@article{markidis2018nvidia,
  title={NVIDIA Tensor Core Programmability, Performance \& Precision},
  author={Markidis, Stefano and Der Chien, Steven Wei and Laure, Erwin and Peng, Ivy Bo and Vetter, Jeffrey S},
  journal={arXiv preprint arXiv:1803.04014},
  year={2018}
}
@techreport{inteldie,
  title={The Intel Skylake-X Review: Core i9 7900X, i7 7820X and i7 7800X Tested},
  author={Cutress, Ian},
  institution  = {AnandTech},
  year         = 2017,
  month        = 6,
  note
    ={\url{https://www.anandtech.com/show/11550/the-intel-skylakex-review-core-i9-7900x-i7-7820x-and-i7-7800x-tested/}}
}
@article{stratix10die,
  title={Altera’s 30 billion transistor FPGA},
  author={Gazettabyte, Roy Rubenstein},
  institution  = {Gazettabyte},
  year         = 2015,
  month        = 6,
  note={\url{http://www.gazettabyte.com/home/2015/6/28/alteras-30-billion-transistor-fpga.html}}
}
@techreport{stratix10tdp,
  title={AN 787: Intel Stratix 10 Thermal Modeling and Management},
  author={Intel},
  institution  = {Intel},
  year         = 2018,
  month        = 8,
  note={\url{https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an787.pdf}}
}
@techreport{inteltdp,
  title={Product Specification},
  author={Intel},
  institution  = {Intel},
  note         =
  {\url{https://ark.intel.com/products/codename/37572/Skylake}}
}

@article{olston2017tensorflow,
  title={TensorFlow-Serving: Flexible, high-performance ML serving},
  author={Olston, Christopher and Fiedel, Noah and Gorovoy, Kiril and Harmsen, Jeremiah and Lao, Li and Li, Fangwei and Rajashekhar, Vinu and Ramesh, Sukriti and Soyke, Jordan},
  journal={arXiv preprint arXiv:1712.06139},
  year={2017}
}
@INPROCEEDINGS{fpgadse, 
author={Dong Liu and B. C. Schafer}, 
booktitle={2016 26th International Conference on Field Programmable Logic and Applications (FPL)}, 
title={Efficient and reliable High-Level Synthesis Design Space Explorer for FPGAs}, 
year={2016}, 
volume={}, 
number={}, 
pages={1-8}, 
keywords={circuit optimisation;field programmable gate arrays;high level synthesis;integrated circuit design;Pareto optimisation;unsupervised learning;VLSI;high-level synthesis;HLS;design space explorer;DSE;field programmable gate arrays;FPGA;C-based VLSI design;RTL design;microarchitectures;functional unit;FU constraint file;Pareto-optimal designs;logic primitives;logic synthesis;adaptive windowing method;learning method;rival penalized competitive learning;RPCL model;Lead;Libraries;Algorithm design and analysis}, 
doi={10.1109/FPL.2016.7577370}, 
ISSN={1946-1488}, 
month={Aug},}

@article{han2016dsd,
  title={Dsd: Dense-sparse-dense training for deep neural networks},
  author={Han, Song and Pool, Jeff and Narang, Sharan and Mao, Huizi and Gong, Enhao and Tang, Shijian and Elsen, Erich and Vajda, Peter and Paluri, Manohar and Tran, John and others},
  journal={arXiv preprint arXiv:1607.04381},
  year={2016}
}

@inproceedings{wang2018c,
  title={C-LSTM: Enabling Efficient LSTM using Structured Compression Techniques on FPGAs},
  author={Wang, Shuo and Li, Zhe and Ding, Caiwen and Yuan, Bo and Qiu, Qinru and Wang, Yanzhi and Liang, Yun},
  booktitle={Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={11--20},
  year={2018},
  organization={ACM}
}

@article{narang2017exploring,
  title={Exploring sparsity in recurrent neural networks},
  author={Narang, Sharan and Elsen, Erich and Diamos, Gregory and Sengupta, Shubho},
  journal={arXiv preprint arXiv:1704.05119},
  year={2017}
}

@inproceedings{chen2014dadiannao,
  title={Dadiannao: A machine-learning supercomputer},
  author={Chen, Yunji and Luo, Tao and Liu, Shaoli and Zhang, Shijin and He, Liqiang and Wang, Jia and Li, Ling and Chen, Tianshi and Xu, Zhiwei and Sun, Ninghui and others},
  booktitle={Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture},
  pages={609--622},
  year={2014},
  organization={IEEE Computer Society}
}

@inproceedings{han2017ese,
  title={Ese: Efficient speech recognition engine with sparse lstm on fpga},
  author={Han, Song and Kang, Junlong and Mao, Huizi and Hu, Yiming and Li, Xin and Li, Yubin and Xie, Dongliang and Luo, Hong and Yao, Song and Wang, Yu and others},
  booktitle={Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={75--84},
  year={2017},
  organization={ACM}
}

@inproceedings{han2016eie,
  title={EIE: efficient inference engine on compressed deep neural network},
  author={Han, Song and Liu, Xingyu and Mao, Huizi and Pu, Jing and Pedram, Ardavan and Horowitz, Mark A and Dally, William J},
  booktitle={Computer Architecture (ISCA), 2016 ACM/IEEE 43rd Annual International Symposium on},
  pages={243--254},
  year={2016},
  organization={IEEE}
}

@article{britz2017massive,
  title={Massive exploration of neural machine translation architectures},
  author={Britz, Denny and Goldie, Anna and Luong, Minh-Thang and Le, Quoc},
  journal={arXiv preprint arXiv:1703.03906},
  year={2017}
}

@article{chen2018best,
  title={The Best of Both Worlds: Combining Recent Advances in Neural Machine Translation},
  author={Chen, Mia Xu and Firat, Orhan and Bapna, Ankur and Johnson, Melvin and Macherey, Wolfgang and Foster, George and Jones, Llion and Parmar, Niki and Schuster, Mike and Chen, Zhifeng and others},
  journal={arXiv preprint arXiv:1804.09849},
  year={2018}
}

@article{wu2016google,
  title={Google's neural machine translation system: Bridging the gap between human and machine translation},
  author={Wu, Yonghui and Schuster, Mike and Chen, Zhifeng and Le, Quoc V and Norouzi, Mohammad and Macherey, Wolfgang and Krikun, Maxim and Cao, Yuan and Gao, Qin and Macherey, Klaus and others},
  journal={arXiv preprint arXiv:1609.08144},
  year={2016}
}

@inproceedings{mnih2016asynchronous,
  title={Asynchronous methods for deep reinforcement learning},
  author={Mnih, Volodymyr and Badia, Adria Puigdomenech and Mirza, Mehdi and Graves, Alex and Lillicrap, Timothy and Harley, Tim and Silver, David and Kavukcuoglu, Koray},
  booktitle={International conference on machine learning},
  pages={1928--1937},
  year={2016}
}

@inproceedings{amodei2016deep,
  title={Deep speech 2: End-to-end speech recognition in english and mandarin},
  author={Amodei, Dario and Ananthanarayanan, Sundaram and Anubhai, Rishita and Bai, Jingliang and Battenberg, Eric and Case, Carl and Casper, Jared and Catanzaro, Bryan and Cheng, Qiang and Chen, Guoliang and others},
  booktitle={International Conference on Machine Learning},
  pages={173--182},
  year={2016}
}

@article{chang2015recurrent,
  title={Recurrent neural networks hardware implementation on FPGA},
  author={Chang, Andre Xian Ming and Martini, Berin and Culurciello, Eugenio},
  journal={arXiv preprint arXiv:1511.05552},
  year={2015}
}

@article{chen2017eyeriss,
  title={Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks},
  author={Chen, Yu-Hsin and Krishna, Tushar and Emer, Joel S and Sze, Vivienne},
  journal={IEEE Journal of Solid-State Circuits},
  volume={52},
  number={1},
  pages={127--138},
  year={2017},
  publisher={IEEE}
}

@inproceedings{he2018amc,
  title={AMC: AutoML for Model Compression and Acceleration on Mobile Devices},
  author={He, Yihui and Lin, Ji and Liu, Zhijian and Wang, Hanrui and Li, Li-Jia and Han, Song},
  booktitle={Proceedings of the European Conference on Computer Vision (ECCV)},
  pages={784--800},
  year={2018}
}

@inproceedings{hermans2013training,
  title={Training and analysing deep recurrent neural networks},
  author={Hermans, Michiel and Schrauwen, Benjamin},
  booktitle={Advances in neural information processing systems},
  pages={190--198},
  year={2013}
}

@article{see2016compression,
  title={Compression of neural machine translation models via pruning},
  author={See, Abigail and Luong, Minh-Thang and Manning, Christopher D},
  journal={arXiv preprint arXiv:1606.09274},
  year={2016}
}

@misc{nvblas,
  title = {Dense Linear Algebra on GPUs},
  note={\url{https://developer.nvidia.com/cublas}}
}

@inproceedings{catapult,
 author = {Putnam, Andrew and Caulfield, Adrian M. and Chung, Eric S. and Chiou, Derek and Constantinides, Kypros and Demme, John and Esmaeilzadeh, Hadi and Fowers, Jeremy and Gopal, Gopi Prashanth and Gray, Jan and Haselman, Michael and Hauck, Scott and Heil, Stephen and Hormati, Amir and Kim, Joo-Young and Lanka, Sitaram and Larus, James and Peterson, Eric and Pope, Simon and Smith, Aaron and Thong, Jason and Xiao, Phillip Yi and Burger, Doug},
 title = {A Reconfigurable Fabric for Accelerating Large-scale Datacenter Services},
 booktitle = {Proceeding of the 41st Annual International Symposium on Computer Architecuture},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 location = {Minneapolis, Minnesota, USA},
 pages = {13--24},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2665671.2665678},
 acmid = {2665678},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
}

@inproceedings{baidu,
author = {Ouyang, Jian and Lin, Shiding and Qi, Wei and Wang, Yong and Yu, Bo and Jiang, Song},
title = {SDA: Software-Defined Accelerator for LargeScale DNN Systems},
year = {2014},
series = {Hot Chips 26},
}

@ARTICLE{cong11hls,
author={Cong, J. and Bin Liu and Neuendorffer, S. and Noguera, J. and Vissers, K. and Zhiru Zhang},
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
title={High-Level Synthesis for FPGAs: From Prototyping to Deployment},
year={2011},
month={April},
volume={30},
number={4},
pages={473-491},
keywords={field programmable gate arrays;network synthesis;system-on-chip;AutoESL AutoPilot HLS tool;C-to-FPGA synthesis solutions;SoC;Xilinx FPGA;commercial high-level synthesis systems;domain-specific system-level implementation platforms;field-programmable gate array designs;hand-coded design;improved design productivity;platform-based modeling;register transfer level;robust compilation technology;sphere decoder;system-on-chip design complexity;wide language coverage;Algorithm design and analysis;Field programmable gate arrays;Hardware;Optimization;Program processors;System-on-a-chip;Domain-specific design;field-programmable gate array (FPGA);high-level synthesis (HLS);quality of results (QoR)},
doi={10.1109/TCAD.2011.2110592},
ISSN={0278-0070},}

@misc{gurobi,
  author = "Gurobi Optimization, LLC",
  title = "Gurobi Optimizer Reference Manual",
  year = 2019,
  url = "http://www.gurobi.com"
}
