#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fdb26a09aa0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x7fdb26a099a0 .param/l "PRD" 0 2 9, +C4<00000000000000000000000000000010>;
v0x7fdb26b06a70_0 .var "IR_Sense", 0 0;
v0x7fdb26b06b30_0 .net "Track_Count", 5 0, v0x7fdb26b06800_0;  1 drivers
v0x7fdb26b06be0_0 .var "clk", 0 0;
v0x7fdb26b06cb0_0 .var "reset", 0 0;
S_0x7fdb26a09cd0 .scope module, "UUT" "IR_Motor_Encoder" 2 6, 3 1 0, S_0x7fdb26a09aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IR_Sense";
    .port_info 3 /OUTPUT 6 "Track_Count";
P_0x7fdb26a09e40 .param/l "EDGE_CHECK" 0 3 3, C4<01>;
P_0x7fdb26a09e80 .param/l "INCREMENT" 0 3 3, C4<10>;
P_0x7fdb26a09ec0 .param/l "LOAD" 0 3 3, C4<00>;
P_0x7fdb26a09f00 .param/l "SHIFT" 0 3 3, C4<11>;
v0x7fdb26a0a0e0_0 .var "EdgeTest", 1 0;
v0x7fdb26b06690_0 .net "IR_Sense", 0 0, v0x7fdb26b06a70_0;  1 drivers
v0x7fdb26b06740_0 .var "STATE", 1 0;
v0x7fdb26b06800_0 .var "Track_Count", 5 0;
v0x7fdb26b068b0_0 .net "clk", 0 0, v0x7fdb26b06be0_0;  1 drivers
v0x7fdb26b06990_0 .net "reset", 0 0, v0x7fdb26b06cb0_0;  1 drivers
E_0x7fdb26a0a0a0 .event posedge, v0x7fdb26b068b0_0;
    .scope S_0x7fdb26a09cd0;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fdb26b06800_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdb26a0a0e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdb26b06740_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7fdb26a09cd0;
T_1 ;
    %wait E_0x7fdb26a0a0a0;
    %load/vec4 v0x7fdb26b06990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fdb26b06800_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdb26b06740_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdb26a0a0e0_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fdb26b06740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdb26b06740_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdb26b06740_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x7fdb26a0a0e0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x7fdb26a0a0e0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7fdb26a0a0e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fdb26a0a0e0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdb26b06740_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fdb26b06740_0, 0, 2;
T_1.9 ;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fdb26b06740_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdb26b06740_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %load/vec4 v0x7fdb26b06740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %jmp T_1.13;
T_1.10 ;
    %load/vec4 v0x7fdb26b06690_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdb26a0a0e0_0, 4, 1;
    %jmp T_1.13;
T_1.11 ;
    %load/vec4 v0x7fdb26b06800_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7fdb26b06800_0, 0, 6;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x7fdb26a0a0e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdb26a0a0e0_0, 4, 1;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdb26a09aa0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdb26b06cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdb26b06a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdb26b06be0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fdb26a09aa0;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x7fdb26b06be0_0;
    %inv;
    %store/vec4 v0x7fdb26b06be0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdb26a09aa0;
T_4 ;
    %delay 25, 0;
    %load/vec4 v0x7fdb26b06a70_0;
    %inv;
    %store/vec4 v0x7fdb26b06a70_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fdb26a09aa0;
T_5 ;
    %vpi_call 2 15 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdb26a09aa0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdb26b06cb0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdb26b06cb0_0, 0, 1;
    %delay 4, 0;
    %delay 100, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "MainProject/DriveTrain/IR_Motor_Encoder/IRME_TB.v";
    "./MainProject/DriveTrain/IR_Motor_Encoder/IR_Motor_Encoder.v";
