Analysis & Synthesis report for ALU
Fri Aug 23 11:48:28 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: Top-level Entity: |ALU
 11. Parameter Settings for User Entity Instance: add:suma_nums
 12. Parameter Settings for User Entity Instance: nbitsubtract:subtract_nums
 13. Parameter Settings for User Entity Instance: multiplierN:multipl_nums
 14. Parameter Settings for User Entity Instance: dividerN:division_num
 15. Parameter Settings for User Entity Instance: moduleN:modulo_nums
 16. Parameter Settings for User Entity Instance: AND_gate:And_module
 17. Parameter Settings for User Entity Instance: XOR_gate:Xor_module
 18. Parameter Settings for User Entity Instance: orGate:Or_module
 19. Parameter Settings for User Entity Instance: ShiftLeft_gate:ShiftLeft_module
 20. Parameter Settings for User Entity Instance: shiftRight:ShiftRight_module
 21. Parameter Settings for Inferred Entity Instance: dividerN:division_num|lpm_divide:Div0
 22. Parameter Settings for Inferred Entity Instance: moduleN:modulo_nums|lpm_divide:Mod0
 23. Port Connectivity Checks: "shiftRight:ShiftRight_module"
 24. Port Connectivity Checks: "ShiftLeft_gate:ShiftLeft_module"
 25. Port Connectivity Checks: "XOR_gate:Xor_module"
 26. Port Connectivity Checks: "AND_gate:And_module"
 27. Port Connectivity Checks: "nbitsubtract:subtract_nums|fullsubtract:subt_loop[0].subt_inst"
 28. Port Connectivity Checks: "nbitsubtract:subtract_nums"
 29. Port Connectivity Checks: "add:suma_nums|baseAdd:adder_loop[0].adder_inst"
 30. Port Connectivity Checks: "add:suma_nums"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Aug 23 11:48:28 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; ALU                                            ;
; Top-level Entity Name           ; ALU                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 0                                              ;
; Total pins                      ; 42                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; ALU                ; ALU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                          ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; XOR_gate.sv                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/XOR_gate.sv                ;         ;
; shiftRight.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/shiftRight.sv              ;         ;
; ShiftLeft_gate.sv                ; yes             ; User SystemVerilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ShiftLeft_gate.sv          ;         ;
; orGate.sv                        ; yes             ; User SystemVerilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/orGate.sv                  ;         ;
; moduleN.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/moduleN.sv                 ;         ;
; dividerN.sv                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/dividerN.sv                ;         ;
; AND_gate.sv                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/AND_gate.sv                ;         ;
; nbitsubtract.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/nbitsubtract.sv            ;         ;
; fullsubtract.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/fullsubtract.sv            ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv                     ;         ;
; add.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/add.sv                     ;         ;
; baseAdd.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/baseAdd.sv                 ;         ;
; multipliern.sv                   ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/multipliern.sv             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                              ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                             ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                         ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                              ;         ;
; db/lpm_divide_1am.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/db/lpm_divide_1am.tdf      ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/db/sign_div_unsign_7kh.tdf ;         ;
; db/alt_u_div_kse.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/db/alt_u_div_kse.tdf       ;         ;
; db/lpm_divide_42m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/db/lpm_divide_42m.tdf      ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 92             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 166            ;
;     -- 7 input functions                    ; 6              ;
;     -- 6 input functions                    ; 11             ;
;     -- 5 input functions                    ; 42             ;
;     -- 4 input functions                    ; 56             ;
;     -- <=3 input functions                  ; 51             ;
;                                             ;                ;
; Dedicated logic registers                   ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 42             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; B_num[3]~input ;
; Maximum fan-out                             ; 44             ;
; Total fan-out                               ; 745            ;
; Average fan-out                             ; 2.98           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Entity Name         ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |ALU                                        ; 166 (96)            ; 0 (0)                     ; 0                 ; 0          ; 42   ; 0            ; |ALU                                                                                                                       ; ALU                 ; work         ;
;    |add:suma_nums|                          ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|add:suma_nums                                                                                                         ; add                 ; work         ;
;       |baseAdd:adder_loop[2].adder_inst|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|add:suma_nums|baseAdd:adder_loop[2].adder_inst                                                                        ; baseAdd             ; work         ;
;    |dividerN:division_num|                  ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|dividerN:division_num                                                                                                 ; dividerN            ; work         ;
;       |lpm_divide:Div0|                     ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|dividerN:division_num|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_1am:auto_generated|    ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|dividerN:division_num|lpm_divide:Div0|lpm_divide_1am:auto_generated                                                   ; lpm_divide_1am      ; work         ;
;             |sign_div_unsign_7kh:divider|   ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|dividerN:division_num|lpm_divide:Div0|lpm_divide_1am:auto_generated|sign_div_unsign_7kh:divider                       ; sign_div_unsign_7kh ; work         ;
;                |alt_u_div_kse:divider|      ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|dividerN:division_num|lpm_divide:Div0|lpm_divide_1am:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider ; alt_u_div_kse       ; work         ;
;    |moduleN:modulo_nums|                    ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|moduleN:modulo_nums                                                                                                   ; moduleN             ; work         ;
;       |lpm_divide:Mod0|                     ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|moduleN:modulo_nums|lpm_divide:Mod0                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_42m:auto_generated|    ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|moduleN:modulo_nums|lpm_divide:Mod0|lpm_divide_42m:auto_generated                                                     ; lpm_divide_42m      ; work         ;
;             |sign_div_unsign_7kh:divider|   ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|moduleN:modulo_nums|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider                         ; sign_div_unsign_7kh ; work         ;
;                |alt_u_div_kse:divider|      ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|moduleN:modulo_nums|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider   ; alt_u_div_kse       ; work         ;
;    |multiplierN:multipl_nums|               ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|multiplierN:multipl_nums                                                                                              ; multiplierN         ; work         ;
;    |nbitsubtract:subtract_nums|             ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|nbitsubtract:subtract_nums                                                                                            ; nbitsubtract        ; work         ;
;       |fullsubtract:subt_loop[1].subt_inst| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|nbitsubtract:subtract_nums|fullsubtract:subt_loop[1].subt_inst                                                        ; fullsubtract        ; work         ;
;       |fullsubtract:subt_loop[2].subt_inst| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|nbitsubtract:subtract_nums|fullsubtract:subt_loop[2].subt_inst                                                        ; fullsubtract        ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; flags.1000_188                                     ; WideOr2             ; yes                    ;
; flags.0010_204                                     ; WideOr2             ; yes                    ;
; flags.0100_196                                     ; WideOr2             ; yes                    ;
; flags.0001_212                                     ; WideOr2             ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ALU ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add:suma_nums ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbitsubtract:subtract_nums ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplierN:multipl_nums ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 4     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dividerN:division_num ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moduleN:modulo_nums ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AND_gate:And_module ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XOR_gate:Xor_module ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: orGate:Or_module ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 4     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ShiftLeft_gate:ShiftLeft_module ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftRight:ShiftRight_module ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dividerN:division_num|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_1am ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduleN:modulo_nums|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftRight:ShiftRight_module"                                                                                                                                             ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sign     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; sign[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ShiftLeft_gate:ShiftLeft_module"                                                                                                                                          ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sign     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; sign[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XOR_gate:Xor_module"                                                                                                                                                      ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sign     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; sign[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AND_gate:And_module"                                                                                                                                                      ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sign     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; sign[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nbitsubtract:subtract_nums|fullsubtract:subt_loop[0].subt_inst" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; bin  ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nbitsubtract:subtract_nums"                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bout ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "add:suma_nums|baseAdd:adder_loop[0].adder_inst" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; Cin  ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add:suma_nums"                                                                                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cout ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 171                         ;
;     arith             ; 27                          ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 10                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 120                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 49                          ;
;         5 data inputs ; 32                          ;
;         6 data inputs ; 11                          ;
;     shared            ; 18                          ;
;         0 data inputs ; 6                           ;
;         2 data inputs ; 6                           ;
;         4 data inputs ; 6                           ;
; boundary_port         ; 42                          ;
;                       ;                             ;
; Max LUT depth         ; 11.50                       ;
; Average LUT depth     ; 7.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Aug 23 11:48:06 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file xor_gate.sv
    Info (12023): Found entity 1: XOR_gate File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/XOR_gate.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shiftright.sv
    Info (12023): Found entity 1: shiftRight File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/shiftRight.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft_gate.sv
    Info (12023): Found entity 1: ShiftLeft_gate File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ShiftLeft_gate.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file orgate.sv
    Info (12023): Found entity 1: orGate File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/orGate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulen.sv
    Info (12023): Found entity 1: moduleN File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/moduleN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dividern.sv
    Info (12023): Found entity 1: dividerN File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/dividerN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_gate.sv
    Info (12023): Found entity 1: AND_gate File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/AND_gate.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file nbitsubtract.sv
    Info (12023): Found entity 1: nbitsubtract File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/nbitsubtract.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fullsubtract.sv
    Info (12023): Found entity 1: fullsubtract File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/fullsubtract.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file add.sv
    Info (12023): Found entity 1: add File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/add.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file baseadd.sv
    Info (12023): Found entity 1: baseAdd File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/baseAdd.sv Line: 1
Info (12127): Elaborating entity "ALU" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at ALU.sv(298): all case item expressions in this case statement are onehot File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 298
Warning (10240): Verilog HDL Always Construct warning at ALU.sv(56): inferring latch(es) for variable "flags", which holds its previous value in one or more paths through the always construct File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 56
Info (10041): Inferred latch for "flags.1000" at ALU.sv(56) File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 56
Info (10041): Inferred latch for "flags.0100" at ALU.sv(56) File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 56
Info (10041): Inferred latch for "flags.0010" at ALU.sv(56) File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 56
Info (10041): Inferred latch for "flags.0001" at ALU.sv(56) File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 56
Info (10041): Inferred latch for "flags.0000" at ALU.sv(56) File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 56
Info (12128): Elaborating entity "add" for hierarchy "add:suma_nums" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 33
Info (12128): Elaborating entity "baseAdd" for hierarchy "add:suma_nums|baseAdd:adder_loop[0].adder_inst" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/add.sv Line: 28
Info (12128): Elaborating entity "nbitsubtract" for hierarchy "nbitsubtract:subtract_nums" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 35
Info (12128): Elaborating entity "fullsubtract" for hierarchy "nbitsubtract:subtract_nums|fullsubtract:subt_loop[0].subt_inst" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/nbitsubtract.sv Line: 15
Warning (12125): Using design file multipliern.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: multiplierN File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/multipliern.sv Line: 1
Info (12128): Elaborating entity "multiplierN" for hierarchy "multiplierN:multipl_nums" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 37
Info (12128): Elaborating entity "dividerN" for hierarchy "dividerN:division_num" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 39
Info (12128): Elaborating entity "moduleN" for hierarchy "moduleN:modulo_nums" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 41
Info (12128): Elaborating entity "AND_gate" for hierarchy "AND_gate:And_module" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 43
Info (12128): Elaborating entity "XOR_gate" for hierarchy "XOR_gate:Xor_module" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 45
Info (12128): Elaborating entity "orGate" for hierarchy "orGate:Or_module" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 47
Info (12128): Elaborating entity "ShiftLeft_gate" for hierarchy "ShiftLeft_gate:ShiftLeft_module" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 49
Info (12128): Elaborating entity "shiftRight" for hierarchy "shiftRight:ShiftRight_module" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 51
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dividerN:division_num|Div0" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/dividerN.sv Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduleN:modulo_nums|Mod0" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/moduleN.sv Line: 12
Info (12130): Elaborated megafunction instantiation "dividerN:division_num|lpm_divide:Div0" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/dividerN.sv Line: 12
Info (12133): Instantiated megafunction "dividerN:division_num|lpm_divide:Div0" with the following parameter: File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/dividerN.sv Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf
    Info (12023): Found entity 1: lpm_divide_1am File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/db/lpm_divide_1am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/db/sign_div_unsign_7kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf
    Info (12023): Found entity 1: alt_u_div_kse File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/db/alt_u_div_kse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "moduleN:modulo_nums|lpm_divide:Mod0" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/moduleN.sv Line: 12
Info (12133): Instantiated megafunction "moduleN:modulo_nums|lpm_divide:Mod0" with the following parameter: File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/moduleN.sv Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf
    Info (12023): Found entity 1: lpm_divide_42m File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/db/lpm_divide_42m.tdf Line: 25
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch flags.1000_188 has unsafe behavior File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operations_buttons[0] File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 5
Warning (13012): Latch flags.0010_204 has unsafe behavior File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal change_mode[1] File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 6
Warning (13012): Latch flags.0100_196 has unsafe behavior File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operations_buttons[0] File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 5
Warning (13012): Latch flags.0001_212 has unsafe behavior File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal operations_buttons[0] File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 5
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/output_files/ALU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 208 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 166 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Fri Aug 23 11:48:28 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/output_files/ALU.map.smsg.


