
                                    ZeBu (R)
                                   zCoreBuild

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zCoreBuild zCoreBuild_ztb.tcl 

# start time is Tue May 13 18:33:15 2025




# Build Date : May  7 2024 - 21:34:48
# ---------------------------System Context--------------------------- 
# Cpu        20 x bogomips - 4805.95 Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz
#            Load: 8.78 5.32 5.24 4/653 374639
#            Hostname: odcphy-vg-1162   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 257566 MB Free: 187818 MB
#            Swap space: 262143 MB Free Swap space: 257547 MB
#            VmSize: 286 MB VmPeak: 286 MB
# Disk Space Total: 5000 GB Available: 554 GB Used: 4446 GB
#            Free inodes: 11763349
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step OPTIONSDB : Started reading options db ..//options.db
#   step OPTIONSDB : Default value() overwritten with post_routing_basic for zopt
#   step OPTIONSDB : Completed reading options db ..//options.db
### warning in OPTIONSDB [OPTDB01] : Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
#   step OPTIONSDB : Default value(false) overwritten with true for ztdb_rb_api
#   step ENV.VAR : LM_LICENSE_FILE=26585@us01genlic:26585@us01snpslmd1
#   step ENV.VAR : SNPSLMD_LICENSE_FILE=26585@us01genlic:26585@us01snpslmd1
#   step ENV.VAR : VCS_HOME=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64
#   step ENV.VAR : VERDI_HOME=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10
#   step ENV.VAR : ZEBU_ACTIVATE_EMU_QUEUE=TRUE
#   step ENV.VAR : ZEBU_DEBUG_DYN_GRAPH_LOADING=1
#   step ENV.VAR : ZEBU_DEBUG_USE_AUTO_ZXF=1
#   step ENV.VAR : ZEBU_DEBUG_USE_DFS=1
#   step ENV.VAR : ZEBU_DEBUG_USE_SIMZILLA=1
#   step ENV.VAR : ZEBU_DRIVER_PATH=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/drivers
#   step ENV.VAR : ZEBU_ENABLE_DDR_DMA=true
#   step ENV.VAR : ZEBU_ENABLE_NEW_ZTDB_RB=1
#   step ENV.VAR : ZEBU_IP_ROOT=/global/apps/zebu_vs_2023.03-SP1/
#   step ENV.VAR : ZEBU_ROOT=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
#   step ENV.VAR : ZEBU_SA_ROOT=/remote/vginterfaces1/zebu_sa/ZebuSaRoot_Q-2020.03
#   step ENV.VAR : ZEBU_SERIALIZED_ZFPGATIMING_BACK_ANNOTATION=1
#   step ENV.VAR : ZEBU_SIMZILLA_VIRTUAL_SLICING=1
#   step ENV.VAR : ZEBU_SYSTEM_DIR=/remote/vginterfaces1/zebu_system_dir/CONFIG.TD/ZSE/zs5_4s.zs_0170
#   step ENV.VAR : ZEBU_XIL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/ise/ISE_DS
#   step ENV.VAR : ZEBU_XIL_VIVADO=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado/
#   step ENV.VAR : ZEBU_XIL_VIVADO_FRACTAL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_fractal/
#   step ENV.VAR : ZEBU_XIL_VIVADO_P2=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p2/
#   step ENV.VAR : ZEBU_XIL_VIVADO_P4=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/
set_core_name Part_0
add -edif Part_0.edf.gz
set_top zebu_top -libname zsplit_lib_Part_0
System quiet 
Component new M21605 
Component set M21605.type PROGRAMMABLE 
Component set M21605.usetype HUBCOMP 
Component set M21605.part MACOM21605 
Component set M21605.bitgen_options -w -g persist:x32 
Component set M21605.zcei_capable false 
Component new M23170 
Component set M23170.type PROGRAMMABLE 
Component set M23170.usetype HUBCOMP 
Component set M23170.part MACOM23170 
Component set M23170.bitgen_options -w -g persist:x32 
Component set M23170.zcei_capable false 
Component new S10_10MF_DIE_U1 
Component set S10_10MF_DIE_U1.type PROGRAMMABLE 
Component set S10_10MF_DIE_U1.usetype DESIGN 
Component set S10_10MF_DIE_U1.part ND7MF_PART_LEFT 
Component set S10_10MF_DIE_U1.bitgen_options -w -g persist:x32 
Component set S10_10MF_DIE_U1.die 1 
Component set S10_10MF_DIE_U1.zcei_capable false 
Component new S10_10MF_DIE_U2 
Component set S10_10MF_DIE_U2.type PROGRAMMABLE 
Component set S10_10MF_DIE_U2.usetype DESIGN 
Component set S10_10MF_DIE_U2.part ND7MF_PART_RIGHT 
Component set S10_10MF_DIE_U2.bitgen_options -w -g persist:x32 
Component set S10_10MF_DIE_U2.die 1 
Component set S10_10MF_DIE_U2.zcei_capable false 
Component new S10_10MPROD_DIE_U1 
Component set S10_10MPROD_DIE_U1.type PROGRAMMABLE 
Component set S10_10MPROD_DIE_U1.usetype DESIGN 
Component set S10_10MPROD_DIE_U1.part 1SG10MHN3F74C2LG_U1 
Component set S10_10MPROD_DIE_U1.bitgen_options -w -g persist:x32 
Component set S10_10MPROD_DIE_U1.die 1 
Component set S10_10MPROD_DIE_U1.zcei_capable false 
Component new S10_10MPROD_DIE_U2 
Component set S10_10MPROD_DIE_U2.type PROGRAMMABLE 
Component set S10_10MPROD_DIE_U2.usetype DESIGN 
Component set S10_10MPROD_DIE_U2.part 1SG10MHN3F74C2LG_U2 
Component set S10_10MPROD_DIE_U2.bitgen_options -w -g persist:x32 
Component set S10_10MPROD_DIE_U2.die 1 
Component set S10_10MPROD_DIE_U2.zcei_capable false 
Component new S10_10MS1_DIE_U1 
Component set S10_10MS1_DIE_U1.type PROGRAMMABLE 
Component set S10_10MS1_DIE_U1.usetype DESIGN 
Component set S10_10MS1_DIE_U1.part 1SG10MHN3F74C2LGS1_U1 
Component set S10_10MS1_DIE_U1.bitgen_options -w -g persist:x32 
Component set S10_10MS1_DIE_U1.die 1 
Component set S10_10MS1_DIE_U1.zcei_capable false 
Component new S10_10MS1_DIE_U2 
Component set S10_10MS1_DIE_U2.type PROGRAMMABLE 
Component set S10_10MS1_DIE_U2.usetype DESIGN 
Component set S10_10MS1_DIE_U2.part 1SG10MHN3F74C2LGS1_U2 
Component set S10_10MS1_DIE_U2.bitgen_options -w -g persist:x32 
Component set S10_10MS1_DIE_U2.die 1 
Component set S10_10MS1_DIE_U2.zcei_capable false 
Component new S10_10MS2_DIE_U1 
Component set S10_10MS2_DIE_U1.type PROGRAMMABLE 
Component set S10_10MS2_DIE_U1.usetype DESIGN 
Component set S10_10MS2_DIE_U1.part 1SG10MHN3F74C2LGS2_U1 
Component set S10_10MS2_DIE_U1.bitgen_options -w -g persist:x32 
Component set S10_10MS2_DIE_U1.die 1 
Component set S10_10MS2_DIE_U1.zcei_capable false 
Component new S10_10MS2_DIE_U2 
Component set S10_10MS2_DIE_U2.type PROGRAMMABLE 
Component set S10_10MS2_DIE_U2.usetype DESIGN 
Component set S10_10MS2_DIE_U2.part 1SG10MHN3F74C2LGS2_U2 
Component set S10_10MS2_DIE_U2.bitgen_options -w -g persist:x32 
Component set S10_10MS2_DIE_U2.die 1 
Component set S10_10MS2_DIE_U2.zcei_capable false 
Component new S10_10M_DIE 
Component set S10_10M_DIE.type PROGRAMMABLE 
Component set S10_10M_DIE.usetype DESIGN 
Component set S10_10M_DIE.part 1sg10m_u1 
Component set S10_10M_DIE.bitgen_options -w -g persist:x32 
Component set S10_10M_DIE.die 1 
Component set S10_10M_DIE.zcei_capable false 
Component new S10_10M_DIE_U1 
Component set S10_10M_DIE_U1.type PROGRAMMABLE 
Component set S10_10M_DIE_U1.usetype DESIGN 
Component set S10_10M_DIE_U1.part ND7M_PART1_U1 
Component set S10_10M_DIE_U1.bitgen_options -w -g persist:x32 
Component set S10_10M_DIE_U1.die 1 
Component set S10_10M_DIE_U1.zcei_capable false 
Component new S10_10M_DIE_U2 
Component set S10_10M_DIE_U2.type PROGRAMMABLE 
Component set S10_10M_DIE_U2.usetype DESIGN 
Component set S10_10M_DIE_U2.part ND7M_PART1_U2 
Component set S10_10M_DIE_U2.bitgen_options -w -g persist:x32 
Component set S10_10M_DIE_U2.die 1 
Component set S10_10M_DIE_U2.zcei_capable false 
Component new S10_280 
Component set S10_280.type PROGRAMMABLE 
Component set S10_280.usetype DESIGN 
Component set S10_280.part 1sg280lh2f55i2vg 
Component set S10_280.bitgen_options -w -g persist:x32 
Component set S10_280.zcei_capable false 
Component new VU19P 
Component set VU19P.type PROGRAMMABLE 
Component set VU19P.usetype DESIGN 
Component set VU19P.part xcvu19p-fsva3824-1-e 
Component set VU19P.bitgen_options -w -g persist:x32 
Component set VU19P.die 1 
Component set VU19P.zcei_capable false 
Component new VU3P 
Component set VU3P.type PROGRAMMABLE 
Component set VU3P.usetype DESIGN 
Component set VU3P.part xcvu3p-ffvc1517-1-e 
Component set VU3P.bitgen_options -w -g persist:x32 
Component set VU3P.die 1 
Component set VU3P.zcei_capable false 
Component new XC5V110 
Component set XC5V110.type PROGRAMMABLE 
Component set XC5V110.usetype DESIGN 
Component set XC5V110.part 5vlx110-1-ff1760 
Component set XC5V110.bitgen_options -w -g persist:x32 
Component set XC5V110.die 1 
Component set XC5V110.zcei_capable false 
Component new XC5V110_IF 
Component set XC5V110_IF.type PROGRAMMABLE 
Component set XC5V110_IF.usetype IF 
Component set XC5V110_IF.part 5vlx110-1-ff1760 
Component set XC5V110_IF.bitgen_options -w -g persist:x32 
Component set XC5V110_IF.die 1 
Component set XC5V110_IF.zcei_capable false 
Component new XC5V330 
Component set XC5V330.type PROGRAMMABLE 
Component set XC5V330.usetype DESIGN 
Component set XC5V330.part 5vlx330-1-ff1760 
Component set XC5V330.bitgen_options -w -g persist:x32 
Component set XC5V330.die 1 
Component set XC5V330.zcei_capable false 
Component new XC5V330_IF 
Component set XC5V330_IF.type PROGRAMMABLE 
Component set XC5V330_IF.usetype IF 
Component set XC5V330_IF.part 5vlx330-1-ff1760 
Component set XC5V330_IF.bitgen_options -w -g persist:x32 
Component set XC5V330_IF.die 1 
Component set XC5V330_IF.zcei_capable false 
Component new XC6V550 
Component set XC6V550.type PROGRAMMABLE 
Component set XC6V550.usetype DESIGN 
Component set XC6V550.part 6vlx550t-1-ff1760 
Component set XC6V550.bitgen_options -w -g persist:x32 
Component set XC6V550.die 1 
Component set XC6V550.zcei_capable false 
Component new XC6V550_IF 
Component set XC6V550_IF.type PROGRAMMABLE 
Component set XC6V550_IF.usetype IF 
Component set XC6V550_IF.part 6vlx550t-1-ff1760 
Component set XC6V550_IF.bitgen_options -w -g persist:x32 
Component set XC6V550_IF.die 1 
Component set XC6V550_IF.zcei_capable false 
Component new XC6V760 
Component set XC6V760.type PROGRAMMABLE 
Component set XC6V760.usetype DESIGN 
Component set XC6V760.part 6vlx760-1-ff1760 
Component set XC6V760.bitgen_options -w -g persist:x32 
Component set XC6V760.die 1 
Component set XC6V760.zcei_capable false 
Component new XC6V760_IF 
Component set XC6V760_IF.type PROGRAMMABLE 
Component set XC6V760_IF.usetype IF 
Component set XC6V760_IF.part 6vlx760-1-ff1760 
Component set XC6V760_IF.bitgen_options -w -g persist:x32 
Component set XC6V760_IF.die 1 
Component set XC6V760_IF.zcei_capable false 
Component new XC7V2000 
Component set XC7V2000.type PROGRAMMABLE 
Component set XC7V2000.usetype DESIGN 
Component set XC7V2000.part 7vlx2000tff1925 
Component set XC7V2000.bitgen_options -w -g persist:x32 
Component set XC7V2000.die 1 
Component set XC7V2000.zcei_capable false 
Component new XC7V2000_DIE 
Component set XC7V2000_DIE.type PROGRAMMABLE 
Component set XC7V2000_DIE.usetype DESIGN 
Component set XC7V2000_DIE.part 7vlx2000tff1925:die 
Component set XC7V2000_DIE.bitgen_options -w -g persist:x32 
Component set XC7V2000_DIE.die 4 
Component set XC7V2000_DIE.zcei_capable false 
Component new XC7V2000_IF 
Component set XC7V2000_IF.type PROGRAMMABLE 
Component set XC7V2000_IF.usetype IF 
Component set XC7V2000_IF.part 7vlx2000tff1925 
Component set XC7V2000_IF.bitgen_options -w -g persist:x32 
Component set XC7V2000_IF.die 1 
Component set XC7V2000_IF.zcei_capable false 
Component new XCVU440 
Component set XCVU440.type PROGRAMMABLE 
Component set XCVU440.usetype DESIGN 
Component set XCVU440.part xcvu440flva2892 
Component set XCVU440.bitgen_options -w -g persist:x32 
Component set XCVU440.die 1 
Component set XCVU440.zcei_capable false 
Component new XCVU440_DIE 
Component set XCVU440_DIE.type PROGRAMMABLE 
Component set XCVU440_DIE.usetype DESIGN 
Component set XCVU440_DIE.part xcvu440flva2892:die 
Component set XCVU440_DIE.bitgen_options -w -g persist:x32 
Component set XCVU440_DIE.die 3 
Component set XCVU440_DIE.zcei_capable false 
Component new XCVU440_IF 
Component set XCVU440_IF.type PROGRAMMABLE 
Component set XCVU440_IF.usetype IF 
Component set XCVU440_IF.part xcvu440flva2892 
Component set XCVU440_IF.bitgen_options -w -g persist:x32 
Component set XCVU440_IF.zcei_capable false 
Component new ZSE_ICE_CONNECTOR 
Component set ZSE_ICE_CONNECTOR.type MACRO 
Component set ZSE_ICE_CONNECTOR.part SMC_Q_50 
Component set ZSE_ICE_CONNECTOR.class DIRECT_ICE 
Component set ZSE_ICE_CONNECTOR.bitgen_options -w -g persist:x32 
Component set ZSE_ICE_CONNECTOR.zcei_capable false 
Component new ZSE_ZALTA_CONNECTOR 
Component set ZSE_ZALTA_CONNECTOR.type MACRO 
Component set ZSE_ZALTA_CONNECTOR.part SMC_Q_50 
Component set ZSE_ZALTA_CONNECTOR.class DIRECT_ICE 
Component set ZSE_ZALTA_CONNECTOR.bitgen_options -w -g persist:x32 
Component set ZSE_ZALTA_CONNECTOR.zcei_capable false 
Component new F00_VUP_12C_19_V1 
Component set F00_VUP_12C_19_V1.type VU19P 
Component set F00_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F00_VUP_12C_19_V1.zcei_capable true 
Component new F01_VUP_12C_19_V1 
Component set F01_VUP_12C_19_V1.type VU19P 
Component set F01_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F01_VUP_12C_19_V1.zcei_capable true 
Component new F02_VUP_12C_19_V1 
Component set F02_VUP_12C_19_V1.type VU19P 
Component set F02_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F02_VUP_12C_19_V1.zcei_capable true 
Component new F03_VUP_12C_19_V1 
Component set F03_VUP_12C_19_V1.type VU19P 
Component set F03_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F03_VUP_12C_19_V1.zcei_capable true 
Component new F04_VUP_12C_19_V1 
Component set F04_VUP_12C_19_V1.type VU19P 
Component set F04_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F04_VUP_12C_19_V1.zcei_capable true 
Component new F05_VUP_12C_19_V1 
Component set F05_VUP_12C_19_V1.type VU19P 
Component set F05_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F05_VUP_12C_19_V1.zcei_capable true 
Component new F06_VUP_12C_19_V1 
Component set F06_VUP_12C_19_V1.type VU19P 
Component set F06_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F06_VUP_12C_19_V1.zcei_capable true 
Component new F07_VUP_12C_19_V1 
Component set F07_VUP_12C_19_V1.type VU19P 
Component set F07_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F07_VUP_12C_19_V1.zcei_capable true 
Component new F08_VUP_12C_19_V1 
Component set F08_VUP_12C_19_V1.type VU19P 
Component set F08_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F08_VUP_12C_19_V1.zcei_capable true 
Component new F09_VUP_12C_19_V1 
Component set F09_VUP_12C_19_V1.type VU19P 
Component set F09_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F09_VUP_12C_19_V1.zcei_capable true 
Component new F10_VUP_12C_19_V1 
Component set F10_VUP_12C_19_V1.type VU19P 
Component set F10_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F10_VUP_12C_19_V1.zcei_capable true 
Component new F11_VUP_12C_19_V1 
Component set F11_VUP_12C_19_V1.type VU19P 
Component set F11_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F11_VUP_12C_19_V1.zcei_capable true 
Module new zs5_vup_12c_19_v2 
Module set zs5_vup_12c_19_v2.netlist /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/edifs/zs5_vup_12c_19_v2.edf.gz 
Module set zs5_vup_12c_19_v2.top zs5_vup_12c_19_v2 
Module set zs5_vup_12c_19_v2.type zse_module 
Module set zs5_vup_12c_19_v2.id ZS5_VU19P_12C 
Module set zs5_vup_12c_19_v2.bufg 6 20 
Module set zs5_vup_12c_19_v2.component 0 F00_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.component 1 F01_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.component 2 F02_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.component 3 F03_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.component 4 F04_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.component 5 F05_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.component 6 F06_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.component 7 F07_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.component 8 F08_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.component 9 F09_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.component 10 F10_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.component 11 F11_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.rtbmod false 
Module set zs5_vup_12c_19_v2.embedded_zrm 0 64x256 dram 0 0 
Module set zs5_vup_12c_19_v2.embedded_zrm 1 128x1024 dram 0 1 
Module set zs5_vup_12c_19_v2.embedded_zrm 2 64x256 dram 0 2 
Module set zs5_vup_12c_19_v2.embedded_zrm 3 64x256 dram 0 3 
Module set zs5_vup_12c_19_v2.embedded_zrm 4 128x1024 dram 0 4 
Module set zs5_vup_12c_19_v2.embedded_zrm 5 64x256 dram 0 5 
Module set zs5_vup_12c_19_v2.embedded_zrm 6 64x256 dram 0 6 
Module set zs5_vup_12c_19_v2.embedded_zrm 7 128x1024 dram 0 7 
Module set zs5_vup_12c_19_v2.embedded_zrm 8 64x256 dram 0 8 
Module set zs5_vup_12c_19_v2.embedded_zrm 9 64x256 dram 0 9 
Module set zs5_vup_12c_19_v2.embedded_zrm 10 128x1024 dram 0 10 
Module set zs5_vup_12c_19_v2.embedded_zrm 11 64x256 dram 0 11 
Module set zs5_vup_12c_19_v2.fwlibname zs5_xcvup_12c_19_v2 
Module set zs5_vup_12c_19_v2.serigraphy /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/configs/zs5_vup_12c_19_serigraphy_v2.tcl 
Target new zebu 
Target set zebu.netlist ztb_tg_remapped.edf.gz 
Target set zebu.top zs5_bp_4s_v1 
Target set zebu.product zs5 
Target set zebu.module 0 U0.M0 zs5_vup_12c_19_v2  0195 
Target set zebu.mbname zs5_bp_4s_v1 
Target set zebu.id ZS5_4S 
Target set zebu.zparfwlib zs5_hw_zPar.edf.gz 
Target set zebu.zpargtlib zs5_hw_zPar_gt_gp.edf.gz 
Target set zebu.zrmfwlib zs5_hw_zrm.edf.gz 
Target set zebu.zfwfwlib zse_hw_zFW.edf.gz 
Target set zebu.clocklib zs5_hw_ts_clock.edf.gz 
Target set zebu.xtorfwlib zs5_hw_zXtor.edf.gz 
Target set zebu.zicefwlib zs5_hw_ice.edf.gz 
Target set zebu.rbipfwlib zs5_hw_rbip.edf.gz 
Target set zebu.smartzicefwlib zs5_hw_smartzice.edf.gz 
Target set zebu.lancefwlib anaconda_hw_fx_pal.edf.gz 
Target set zebu.frequency 1000 
Target set zebu.sysclock 0 mclk:min=25MHz,max=100MHz,def=50MHz 
Target set zebu.sysclock 1 xclk:min=400MHz,max=1000MHz,def=1000MHz 
Target set zebu.sysclock 2 pclk:min=1MHz,max=50MHz,def=10MHz 
Target set zebu.trace off 
Target set zebu.wapfwlib zs5_hw_fx_paw.edf.gz 
Target set zebu.wapfwlib4m zs5_hw_fx_paw_4m.edf.gz 
use_fpga UNIT0.MOD0.F0
use_fpga UNIT0.MOD0.F1
use_fpga UNIT0.MOD0.F10
use_fpga UNIT0.MOD0.F11
use_fpga UNIT0.MOD0.F2
use_fpga UNIT0.MOD0.F3
use_fpga UNIT0.MOD0.F4
use_fpga UNIT0.MOD0.F5
use_fpga UNIT0.MOD0.F6
use_fpga UNIT0.MOD0.F7
use_fpga UNIT0.MOD0.F8
use_fpga UNIT0.MOD0.F9
clock_localization -strategy=AUTO -max_io_cut=15000 -max_io_cut_dib=7000 -overflow_io_cut=3000 -max_io_cut_type=GLOBAL -overflow_io_cut_dib=3000 -max_reg_overflow=10 -max_lut_overflow=10 -stop_at_latch_input=yes -stop_at_async_set_reset=no -stop_at_synchronous_cells=yes -stop_at_feedback=yes -stop_at_driverclk_feedback=yes -stop_at_feedback_not_goto_clockbus=no -add_async_logic_as_start_points=no -check_paths_to_preserve=yes -localize_clock_core_output=no -extend_clock_cone=yes -localize_clock_of_composite_dut=no
synchro -filter_glitches synchronous
enable filter_glitches_synchronous_fetch_mode
enable filter_glitches_synchronous_fetch_mode_feedback_sampling_mark_clk_info
enable filter_glitches_synchronous_fm_pclk_opt
enable filter_glitches_synchronous_no_pipeline_pclk_ready_out
enable zemi3_fm_mcp
synchro -no_clock_counter U*
rtl_clock_mode -enable -debug -auto_tolerance -group_delays_with_terminal -group_clock_delay_and_time_mode -clock_delay_sampled_pclk -max_ginc_size 24 -num_runman 9 -replicate_fpga -stop_rlc
cluster enable -group_transactor_with_terminal
cluster enable -fetch_mode
cluster disable -ac_opt_zdelay
cluster auto
cluster set mode=customized
cluster set max_fill_lut=30
cluster set max_fill_ramlut=25
cluster set max_fill_lut6=20
cluster set max_fill_muxcy=30
cluster set max_fill_reg=22
cluster set max_fill_memsize=60
cluster set max_fill_uram=40
cluster set max_fill_dsp=60
cluster set max_fill_qiwc_bit=60
cluster accept_overflow -lut=5 -ramlut=10 -lut6=8 -muxcy=3 -reg=5 -dsp=0 -bram=5 -uram=5 -fwc_bit=5 -fwc_ip=5 -qiwc_bit=5
cluster set max_fill_bram=60
cluster set max_fill_fwc_bit=30
cluster set max_fill_fwc_ip=80
cluster set max_fill_sabre_ff_bit=50
cluster set max_fill_sabre_pi_bit=100
cluster set -lut_weighting 1 0.000000
cluster disable bridge_fpga
set_fast_waveform_capture -optimize area -no_sampling
disable manipulate_bram_for_sw_rw
disable zrm_transactional_mode
enable zrm_performance_mode
enable techmap_V6_registers
disable ztime_uses_maa
disable rtl_names_save_all
disable rtl_names_allow_inaccurate
disable spare_latches_zdelay
disable spare_latches_zdelay_inform_partitioner
enable zmem_clock_domain_instrument
disable print_zmem_clock_domain_diagnostics
disable zmem_immediate_async_read
enable run_man_use_fw_bb
disable use_gen_xtor_for_monitor
disable monitor_in_ztop
set_hydra -enable yes -mode input
enable zrm_use_16_value_latency
zsva -reg_init 0 -trace_start no -trace_end no -trace_success no -trace_busy no -trace_failure yes -lite no
data_localization -strategy=AUTO -io_cut_count=FANOUT -io_compare=GLOBAL -max_io_cut=15000 -overflow_io_cut=3000 -max_reg_overflow=10 -max_lut_overflow=10 -tristates
config_orion -single_zcore -mu_mode Mono
enable use_notime_opt_ts_concentrator
enable replicate_zprd_disable
set_logic_opt -no_multi_driver yes
set_logic_opt -use_init_x_xlnx_compat yes
set_logic_opt -enable_detect_cst no
set_logic_opt -max_depth 4
### warning in USAGE_CHANGE_NOTICE [ZBD0328W] : max_deph will become hidden (under expert mode '!') in next release.
set_logic_opt -max_node 5000
### warning in USAGE_CHANGE_NOTICE [ZBD0329W] : max_node will become hidden (under expert mode '!') in next release.
set_logic_opt -propagate_tri no
set_logic_opt -propagate_thru_low_power_inst force_assign_no_power_pass_through
set_logic_opt -threshold_for_caching_hw 100
set_logic_opt -trace_po yes
set_logic_opt -trace_sync no
set_logic_opt -drop_write_only yes
set_logic_opt -drop_optimizable_waveform_capture no
set_logic_opt -drop_constant_monitors no
set_logic_opt -delete_stuck_at_z no
### warning in USAGE_CHANGE_NOTICE [ZBD0334W] : delete_stuck_at_z will become hidden (under expert mode '!') in next release.
set_logic_opt -fatal_on_non_observable_injectable_seq no
set_logic_opt -drive_undriven_ports 2
set_logic_opt -enable_optimize yes
vivado_constraints -type=soft -generateGatesNumber
filter_data_relocation -type=timing_driven -restrict_rlc_muxsel_input0_save_register_localization=no -enable_remapping_to_driver_side=no
zrm_partitioning -group_zrm_with_controllers on
stimuli_prd -enable yes
winding_path optimize_laces -mode=manual -depth=1 -max_cut=1
cluster enable -accept_changes_on_user_max_fill_constraints
enable replicate_zprd_disable
partitioning auto -xdraware
timing_model -ml_delay
#   step ZNF PARSER : reading netlist from ZNF file '../ztb_tg_remapped.edf.gz'
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/libXilinx.edif.gz'
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/edifs/zs5_vup_12c_19_v2.edf.gz'
#   step PARTITIONING : Configuring resource model for UltraScalePlus (URAM)
#   step zCoreBuild : # of threads: 20
#   step zCoreBuild :      #################################################################
#   step zCoreBuild :      # I. Loading input files.                                       #
#   step zCoreBuild :      #################################################################
#   step FWC : Configuring for Virtex 8 (Ultrascale+), fast waveform capture gen2
#   step QIWC : IP_LIMIT_CONFIG (FR = 100%, VFAMILY = 8, VMEMBER = 19)
#   step QIWC : Configuring for Virtex 8 (Ultrascale+)
#   step QIWC_FF_PI : QIWC_FF_PI_IP_LIMIT_CONFIG (Full frame FR = 100%  PI FR=100%, VFAMILY = 8, VMEMBER = 0max ff bit 1310720 max pi bit 262144)
#   step AC_TGT : Architecture type is set as zs5
#   step Partitioning : Mapping TS_RUNMAN and triggers blackboxes on terminal(s)
#   step AC : FWCs: using gen2 model
#   step AC_TGT : Architecture type is set as zs5
#   step AC : FWCS LIMIT: 992 fwc_ip(s)/fpga, 384 bit(s) per fwc_ip
#   step AC : QIWC LIMIT: 1048576 qiwc bits/fpga
### warning in TGT [TGT0145W] : no binary identifier defined for module ID ZS5_VU19P_12C
#   step loading_files : Starting
#   step Loading edif source files. : Starting
#   step Load hydra netlist : Starting
#   step HierView - Load : Starting
#   step HierView - Load : Done in     elapsed:0.2 s    user:0.1 s    system:0.1 s     %cpu:117.65      load:11.60       fm:186511 m     vm:1711 m       vm:+5 m      um:308 m       um:+1 m
#   step Serialize : fixUndriven: add 36 undriven cell(s).
#   step Hydra2Znl : Starting
#   step Load names : Starting
#   step Load names : Done in     elapsed:0.8 s    user:0.4 s    system:0.1 s      %cpu:63.29      load:11.60       fm:186425 m     vm:2744 m     vm:+256 m      um:362 m      um:+31 m
#   step FanoutTable : Starting
#   step High fanout nets : Distribution of nets with more than 1000 readers
#   step High fanout nets : 23 nets with 1001 to 5445 readers
#   step High fanout nets : 3 nets with 7790 to 11264 readers
#   step High fanout nets : 1 nets with 17749 to 17749 readers
#   step High fanout nets : 1 nets with 39319 to 39319 readers
#   step High fanout nets : 1 nets with 64458 to 64458 readers
#   step FanoutTable : Done in     elapsed:0.3 s   user:0.14 s    system:0.1 s     %cpu:681.82      load:11.60       fm:186389 m     vm:3514 m     vm:+770 m      um:386 m      um:+24 m
#   step FanoutTable : Total Memory: 2.25 GB (+ 0.75 GB) -- In Use: 2.00 GB -- Free Memory: 0.25 GB
#   step LoadHierachy : Starting
#   step LoadHierachy : Done in     elapsed:0.1 s    user:0.7 s      system:0 s     %cpu:777.78      load:11.60       fm:186377 m     vm:4026 m     vm:+512 m      um:393 m       um:+7 m
#   step LoadHierachy : Total Memory: 2.75 GB (+ 0.50 GB) -- In Use: 2.50 GB -- Free Memory: 0.25 GB
#   step HierPortMgr : Starting
#   step HierPortMgr : Done in     elapsed:0.1 s   user:0.11 s    system:0.1 s     %cpu:857.14      load:11.60       fm:186368 m     vm:4026 m       vm:+0 m      um:395 m       um:+2 m
#   step HierPortMgr : Total Memory: 2.75 GB -- In Use: 2.75 GB -- Free Memory: 0.00 GB
#   step Label2HierPorts : Starting
#   step Label2HierPorts : Done in     elapsed:0.1 s    user:0.6 s      system:0 s     %cpu:857.14      load:11.60       fm:186358 m     vm:4794 m     vm:+768 m      um:401 m       um:+6 m
#   step Label2HierPorts : Total Memory: 3.50 GB (+ 0.75 GB) -- In Use: 3.25 GB -- Free Memory: 0.25 GB
#   step Populate HierPortInfo : Starting
#   step Populate HierPortInfo : Done in       elapsed:0 s    user:0.4 s    system:0.1 s     %cpu:833.33      load:11.60       fm:186351 m     vm:4794 m       vm:+0 m      um:403 m       um:+2 m
#   step Populate HierPortInfo : Total Memory: 3.50 GB -- In Use: 3.50 GB -- Free Memory: 0.00 GB
#   step PreComputeNames : Starting
#   step PreComputeNames : Done in    elapsed:0.55 s   user:0.53 s    system:0.2 s     %cpu:100.92      load:11.60       fm:186472 m     vm:4856 m      vm:+62 m      um:467 m      um:+64 m
#   step PreComputeNames : Total Memory: 3.50 GB -- In Use: 3.50 GB -- Free Memory: 0.00 GB
#   step Build znl : Starting
#   step Populate hier modules : Starting
#   step Populate hier modules : Done in       elapsed:2 s     user:16 s      system:1 s     %cpu:861.02      load:11.60       fm:187057 m     vm:5387 m     vm:+272 m      um:739 m     um:+269 m
#   step Populate hier modules : Total Memory: 3.75 GB -- In Use: 3.75 GB -- Free Memory: 0.00 GB
#   step Post-process techmapping : Starting
#   step Post-process techmapping : Done in    elapsed:0.56 s      user:4 s      system:1 s    %cpu:1184.99      load:12.91       fm:186857 m     vm:5457 m      vm:+70 m      um:811 m      um:+72 m
#   step Post-process techmapping : Total Memory: 3.75 GB -- In Use: 3.75 GB -- Free Memory: 0.00 GB
#   step Build znl : Done in       elapsed:2 s     user:21 s      system:3 s     %cpu:916.90      load:12.91       fm:186852 m     vm:5457 m     vm:+601 m      um:811 m     um:+344 m
#   step Build znl : Total Memory: 3.75 GB (+ 0.25 GB) -- In Use: 3.75 GB -- Free Memory: 0.00 GB
#   step Hydra2Znl : Done in       elapsed:3 s     user:22 s      system:3 s     %cpu:760.73      load:12.91       fm:186852 m     vm:5457 m    vm:+2969 m      um:811 m     um:+480 m
#   step Hydra2Znl : Total Memory: 3.75 GB (+ 2.50 GB) -- In Use: 3.75 GB -- Free Memory: 0.00 GB
#   step EquiID accessibility : Starting
#   step EquiID accessibility : Done in    elapsed:0.10 s   user:0.10 s      system:0 s     %cpu:101.52      load:12.91       fm:186771 m     vm:5458 m       vm:+0 m      um:809 m       um:+0 m
#   step Load hydra netlist : Done in       elapsed:4 s     user:23 s      system:3 s     %cpu:580.43      load:12.91       fm:186769 m     vm:5458 m    vm:+4792 m      um:809 m     um:+548 m
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_3' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_3' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_3', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_6' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_6' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_6', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_4096' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_4096' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_4096', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_128' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_128' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_128', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_2' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_2' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_2', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_2' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_2' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_2', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_1' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_1' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_1', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_33' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_33' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_33', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_8' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_8' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_8', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_64' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_64' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_64', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_35' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_35' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_35', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_1' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_1' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_1', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_32' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_32' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_32', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_160' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_160' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_160', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_64' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_64' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_64', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_128' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_128' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_128', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_32' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_32' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_32', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_640' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_640' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_640', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_544' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_544' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_544', this attribute will be ignored.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Reached max count for message, next warning of this id won't be displayed.
#   step zCoreBuild : Set top 'zebu_top'
#   step Loading edif source files. : Done in       elapsed:4 s     user:23 s      system:3 s     %cpu:559.09      load:12.91       fm:186720 m     vm:5458 m    vm:+4792 m      um:809 m     um:+548 m
#   step loading_files : Done in       elapsed:4 s     user:23 s      system:3 s     %cpu:559.09      load:12.91       fm:186719 m     vm:5458 m    vm:+4792 m      um:809 m     um:+548 m
#   step zCoreBuild :      #################################################################
#   step zCoreBuild :      # II. PRE-UNIQUIFY FLOW.                                        #
#   step zCoreBuild :      #################################################################
#   step zCoreBuild : Checking input netlist Hydra_netlist.
#   step zCoreBuild : Detected 1 zrm module(s).
#   step COLLECT MAPPINGS : 

#   step PRE-CLUSTERING STAT : Starting
#   step PRE-CLUSTERING STAT : *******************************************
#   step PRE-CLUSTERING STAT : start
#   step DESIGN_STAT : Using LUT weighting: LUT1(0) 
#   step DES_STAT : Instances affected user define cost (NPL cost) in .//zCoreBuild_report.log, 2.12.2.
#   step PRE-CLUSTERING STAT :     2040	module(s).
#   step PRE-CLUSTERING STAT :       79	blackbox module(s).
#   step PRE-CLUSTERING STAT :        0	external memory module(s)
#   step PRE-CLUSTERING STAT :        0	Asynchronous ZMEM module(s)
#   step PRE-CLUSTERING STAT :        3	Synchronous ZMEM module(s)
#   step PRE-CLUSTERING STAT :        1	fast waveform capture ip module(s)
#   step PRE-CLUSTERING STAT :        1	qiwc ip module(s)
#   step PRE-CLUSTERING STAT :        0	zc_trace module(s)
#   step PRE-CLUSTERING STAT :        0	zforce module(s)
#   step PRE-CLUSTERING STAT :        0	static_force module(s)
#   step PRE-CLUSTERING STAT :        0	tzview module(s)
#   step PRE-CLUSTERING STAT :        0	disconnected module port(s)   , [in=0 out=0 inout=0].
#   step PRE-CLUSTERING STAT :        0	disconnected instance port(s) , [in=0 out=0 inout=0].
#   step PRE-CLUSTERING STAT :        0	disconnected wire(s).
#   step PRE-CLUSTERING STAT :        0	loadless wire(s).
#   step PRE-CLUSTERING STAT :        0	sourceless wire(s).
#   step PRE-CLUSTERING STAT : *******************************************
#   step PRE-CLUSTERING STAT : Done in    elapsed:0.95 s      user:1 s    system:0.2 s     %cpu:129.44      load:12.91       fm:185334 m     vm:5458 m       vm:+0 m      um:869 m      um:+17 m
#   step Technology mapping pre-elaborate : Starting
#   step NETLIST CLUSTERING : Technology mapping pre-elaborate.
#   step Technology mapping pre-elaborate : Done in    elapsed:0.97 s   user:0.95 s      system:0 s      %cpu:98.60      load:12.91       fm:185239 m     vm:5458 m       vm:+0 m      um:865 m       um:-4 m
#   step Process DPIs, SVAs and Waveform Captures : Starting
#   step FWC : 95650 bits will be captured with fast waveform.
#   step Process DPIs, SVAs and Waveform Captures : Done in       elapsed:1 s      user:1 s      system:0 s      %cpu:99.69      load:12.36       fm:184786 m     vm:5458 m       vm:+0 m      um:867 m       um:+2 m
#   step UNIQUIFY : Starting
#   step UNIQUIFY : Done in     elapsed:0.2 s    user:0.2 s      system:0 s      %cpu:80.00      load:12.36       fm:184781 m     vm:5458 m       vm:+0 m      um:867 m       um:+0 m
#   step SVA : 0 SVA triggers found
#   step FAST_WAVEFORM_CAPTURES : Inserted 833 fast waveform captures 0 monitors.
#   step ZDPI REDUCTION : We get maximum of 0 flops reduction using ZDPI capacity mode.
#   step clustering : Starting
#   step Pre-split processing : Starting
#   step zCoreBuild :      #################################################################
#   step zCoreBuild :      # III. PRE-SPLIT FLOW.                                          #
#   step zCoreBuild :      #################################################################
### warning in AC [CLU0081W] : Multiple occurence of the same command, using  cluster set max_fill_bram=60
#   step AC : Maximum allowed number of fast waveform capture bits per FPGA: 114278
#   step AC : Fill rate of the fast waveform capture bits on one FPGA: 30
#   step AC : Maximum allowed number of fast waveform IPs per FPGA: 793
#   step AC : Fill rate of the fast waveform IP on one FPGA: 80
#   step AC : Found 12 FPGA(s) available for auto clustering.
#   step STAT : MODE=virtex8
#   step STAT : MODE=vu19
#   step AC : Chosen part reference for resource evaluation is Ultrascale+ xcvu19p-fsva3824-1-e .
#   step AC : System size : 12 FPGA
#   step AC : 
# +----------------------------+------+------+------+------+------+-----+-----+-----+------+
# |                            |   REG|   LUT|RAMLUT|  LUT6| MUXCY| BRAM| URAM|  DSP|  QIWC|
# +----------------------------+------+------+------+------+------+-----+-----+-----+------+
# |VIRTEX8 UltraScale+ (FPGA)  |8,172K|4,086K|  645K|4,086K|4,086K|2,158|  320|3,840|1,049K|
# |VIRTEX8 UltraScale+ (System)|   98M|   49M|7,738K|   49M|   49M|  26K|3,840|  46K|   13M|
# +----------------------------+------+------+------+------+------+-----+-----+-----+------+
#   step AC : 
# +
#   step AC :  Configuration(s) changed by command(s) (AC analyzer) 
# +--------+------------------------------+----------------------------------------------------------+--------+
# |Status  |Config                        |Description                                               |Default |
# +--------+------------------------------+----------------------------------------------------------+--------+
# |enabled |group_transactor_with_terminal|Map ts_runman transactors on the same FPGA as the terminal|disabled|
# |enabled |fetch_mode                    |use fetch mode                                            |disabled|
# |disabled|zdelay_evaluation             |Evaluate zdelay cost                                      |enabled |
# +--------+------------------------------+----------------------------------------------------------+--------+
#   step AC :  Configuration(s) changed by command(s) (AC optimizer) 
# +--------+------------------------------+----------------------------------------------------------+--------+
# |Status  |Config                        |Description                                               |Default |
# +--------+------------------------------+----------------------------------------------------------+--------+
# |enabled |group_transactor_with_terminal|Map ts_runman transactors on the same FPGA as the terminal|disabled|
# |enabled |fetch_mode                    |use fetch mode                                            |disabled|
# |disabled|ac_opt_zdelay                 |Evaluate zdelay cost                                      |enabled |
# +--------+------------------------------+----------------------------------------------------------+--------+
#   step zCoreBuild : 'zsva_assertion_control_task_feature' feature not found.
#   step zCoreBuild : 'zsfinish_feature' feature not found.
#   step zCoreBuild : 'zreadmem_drm_task_feature' feature not found.
#   step zCoreBuild : 'zsfopen_feature' feature not found.
#   step Annotation DB : Opening file 'zCoreBuild_equi.inf' for writing
#   step Annotation DB : Closing file 'zCoreBuild_equi.inf'
#   step POWER MANIPULATION : Starting
#   step POWER MANIPULATION : end
#   step COVERAGE MANIPULATION : Starting
#   step COVERAGE MANIPULATION : end
#   step SPEED_ZPRD : kbd_prdboxOrion found timeCapture !!!
#   step SPEED_ZPRD : kbd_prdboxOrion found zebu_sendtime_portbuffer
#   step CLOCK PROCESSING : Changing polarity of synchronous elements by absorbing inverters.
#   step Partial uniquify : Starting
#   step Partial uniquify : Done in     elapsed:0.3 s    user:0.3 s      system:0 s     %cpu:113.21      load:11.85       fm:183529 m     vm:5458 m       vm:+0 m     um:1319 m       um:+0 m
#   step Filter Glitches Synchronous : Starting
#   step FILTER GLITCHES SYNCHRONOUS : adding filters in the design.
#   step FILTER GLITCHES SYNCHRONOUS : 33 filters added for clocks.
#   step FILTER GLITCHES SYNCHRONOUS : 26 filters added for asynchronous set/reset.
#   step FITLER GLITCHES SYNCHRONOUS : factorizing edge detectors in the design.
#   step FACTORIZE EDGE DETECTOR  : 6 ZebuClockDetectFront edge detectors ignored
#   step FACTORIZE EDGE DETECTOR  : 1 ZebuClockDetectFrontPclk edge detectors ignored
#   step FILTER GLITCHES SYNCHRONOUS : 39 edge detectors found, 5 removed.
#   step Filter Glitches Synchronous : Done in    elapsed:0.75 s   user:0.90 s    system:0.5 s     %cpu:126.16      load:11.85       fm:183367 m     vm:5458 m       vm:+0 m     um:1335 m      um:+15 m
#   step FETCH MODE : Number of filter barrier collected: 0
#   step FETCH MODE : Number of zgate collected: 0
#   step FETCH MODE : Number of source composite info found on boundary: 0
#   step FETCH MODE : Number of target composite info : 0
#   step Remove unused logic : Starting
#   step LO : 
#   step Remove unused logic : Done in       elapsed:1 s      user:3 s    system:0.8 s     %cpu:256.11      load:11.38       fm:181313 m     vm:5458 m       vm:+0 m     um:1428 m      um:+17 m
#   step FALSE_PATH_ATTR : Added ZEBU_FALSE_PATH attribute to 132 ports
#   step PARTITIONING : COSTING_OPTIONS:  user_dynamic fwc_ip_dynamic qiwc_nb_bits read_port_bits write_port_bits static_force zview_bits zcei
#   step PARTITIONING : Drive target configuration for partitioning process
#   step ZBTF GENERATOR : writing target into ZBTF file 'tools/zCorePartitioning/netlist.zbtf'
#   step Resource remapping : 
# +-------------+----------------------+
# |Resource Name|Remapped resource name|
# +-------------+----------------------+
# | STATIC FORCE|                ZFORCE|
# +-------------+----------------------+
#   step Target capacity : 
# +-------------------+-----------------------+----------+-----------+
# |      Resource Name|Fill Rate (without ovf)|       Raw|Raw with FR|
# +-------------------+-----------------------+----------+-----------+
# |         FWC_IP_NUM|                     80|       992|        793|
# |        FWC_IP_BITS|                     30|    380928|     114278|
# |       QIWC_IP_BITS|                     60|   1048576|     629145|
# |      READ_PORT_IPS|                    100|       256|        256|
# |     READ_PORT_BITS|                    100|      8192|       8192|
# |     WRITE_PORT_IPS|                    100|       256|        256|
# |    WRITE_PORT_BITS|                    100|      8192|       8192|
# |       ZC_TRACE_BIT|                    100|     65536|      65536|
# | ZCEI_MESSAGE_INPUT|                     95|       512|        486|
# |ZCEI_MESSAGE_OUTPUT|                     95|       512|        486|
# |       FW_RESOURCES|                    100|4294967295| 4294967295|
# |            ZPRD_BB|                    100|      8000|       8000|
# |             ZFORCE|                    100|      8000|       8000|
# |              ZVIEW|                    100|    100000|     100000|
# +-------------------+-----------------------+----------+-----------+
#   step PARTITIONING : +--------------------------+---------+---------+---------+---------+---------+---------+
#   step PARTITIONING : |                          | REG     | LUT     | RAMLUT  | RAM     | DSP     | URAM    |
#   step PARTITIONING : +--------------------------+---------+---------+---------+---------+---------+---------+
#   step PARTITIONING : | User max filling rates   |  22     |  30     |  25     |  60     |  60     |  40     |
#   step PARTITIONING : +--------------------------+---------+---------+---------+---------+---------+---------+
#   step PARTITIONING : | User overflow rates      |   5     |   5     |  10     |   5     |   0     |   5     |
#   step PARTITIONING : +--------------------------+---------+---------+---------+---------+---------+---------+
#   step PARTITIONING : | Target rates              |  27 (*) |  35 (*) |  35     |  65     |  60     |  45     |
#   step PARTITIONING : +--------------------------+---------+---------+---------+---------+---------+---------+
#   step PARTITIONING :  
#   step PARTITIONING :  (*) : Target rate is equal to User max + User overflow 
#   step PARTITIONING :  
### warning in PARTITIONING [KBD2213W] : General Firmware FPGA cost : bram = 31, dsp_mult = 2, nbdsp48 = 2, FW cost = [],   is considered via reducing the target capacity, rather than increasing the design cost
#   step PARTITIONING : Transactor Anchoring Enable: U0_M0_F00
#   step PARTITIONING : Set lut weighting LUT1 = 0.0
#   step FETCH MODE : 73106 flip-flops/latches with enable have been found, 2112 control sets => need to apply a ratio of 0.028890 (rounded 0.000000) LUT for those registers.
#   step ZCOREPARTITIONING : Starting
#   step PARTITIONING : Logic for fast waveform captures estimate    : REG=     3763     |     LUT=     3714     |     BRAM=        0
#   step FETCH MODE : 73106 flip-flops/latches with enable have been found, 2112 control sets => need to apply a ratio of 0.028890 (rounded 0.000000) LUT for those registers.
#   step PARTITIONING : Parsing tools/zCorePartitioning/tools/zCorePartitioning/script.tcl.
#   step ZBTF READER : reading ZBTF file 'tools/zCorePartitioning/netlist.zbtf'
#   step zCorePartitioning : Running zCorePartitioning on 'zebu_top'.
#   step zCoreBuild : Design size : 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|LUT                |LUT6               |RAM                |URAM               |REG                |RAMLUT             |FWC_IP_NUM         |FWC_IP_BITS        |QIWC_IP_BITS       |ZCEI_MESSAGE_INPUT |ZCEI_MESSAGE_OUTPUT|ZRM_SLOTS          |ZRM_PORTS          |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|316606.00          |86064.00           |48.00              |98.00              |229205.00          |19984.00           |3.00               |833.00             |94817.00           |82.00              |57.00              |32768.00           |1.00               |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

#   step  : User Assignment
#   step  : ----------------------------------------------------------
#   step  : Part name: U0_M0_F00
#   step  : zebu_top.trigger_pc
#   step  : zebu_top.ts_runman_0
#   step  : zebu_top.ts_runman_1
#   step  : zebu_top.ts_runman_2
#   step  : zebu_top.ts_runman_3
#   step  : zebu_top.ts_runman_4
#   step  : zebu_top.ts_runman_5
#   step  : zebu_top.ts_runman_6
#   step  : zebu_top.ts_runman_7
#   step  : zebu_top.ts_runman_8
#   step  : zebu_top.zebu_orion_tickClk_inst
#   step  : zebu_top.zebu_time_capture
#   step  : zebu_top.zebuclk_jtag_clk
#   step  : zebu_top.zebuclk_ref_clk
#   step  : zebu_top.zebuclk_uart_sclk
#   step  : Size :
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|LUT                |LUT6               |REG                |RAMLUT             |FWC_IP_NUM         |FWC_IP_BITS        |QIWC_IP_BITS       |ZCEI_MESSAGE_INPUT |ZCEI_MESSAGE_OUTPUT|
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|45995.66           |2349.00            |45250.10           |13000.00           |1.00               |1.00               |8.00               |23.00              |24.00              |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

#   step MODELGEN : Area Estimation is turned on
#   step MODELGEN : Starting
#   step MODELGEN : Block Selection..
#   step MODELGEN : Number of blocks 2920
#   step ModelGen : Exposed block flow
#   step NeighborCone : run

#   step ModelGen : split 3 blocks expose 9622 blocks (769 targets + 8853 non-targets)
#   step ModelGen : 3 virtual blocks are generated
#   step exposeBlockFlow : Creating graph virtual blocks: 3
#   step MODELGEN : Creating partitioning graph from Block selection using WB
#   step HGraphCSR : Dumping out interco file zCoreBuild_AC_interco.txt
#   step ModelGen : 3689 cells in HGraph
#   step PRE-CLUSTERING STAT : Activating muxcy cost estimate
#   step AREA ESTIMATION : 
# +----------------------+------+-----+---+----+------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |                      |   LUT| LUT6|RAM|URAM|   REG|RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|ZRM_SLOTS|ZRM_PORTS|
# +----------------------+------+-----+---+----+------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |  Original Design size|316627|86064| 48|  98|229205| 19984|         3|        833|       94817|                82|                 57|    32768|        1|
# +----------------------+------+-----+---+----+------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |    Static zDelay Cost|     0|    0|  0|   0|     0|     0|         0|          0|           0|                 0|                  0|        0|        0|
# +----------------------+------+-----+---+----+------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |            Muxcy Cost|     8|    0|  0|   0|     0|     0|         0|          0|           0|                 0|                  0|        0|        0|
# +----------------------+------+-----+---+----+------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |Control set estimation|     0|    0|  0|   0|     0|     0|         0|          0|           0|                 0|                  0|        0|        0|
# +----------------------+------+-----+---+----+------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# | Estimated Design size|316635|86064| 48|  98|229205| 19984|         3|        833|       94817|                82|                 57|    32768|        1|
# +----------------------+------+-----+---+----+------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
#   step MODELGEN : Done in       elapsed:2 s      user:3 s   system:0.18 s     %cpu:148.13      load:11.03       fm:179155 m     vm:5458 m       vm:+0 m     um:1568 m     um:+133 m
#   step Build Route Table : Starting
#   step ROUTE_TABLE : Start Computing Route Table ...
#   step ROUTE_TABLE : Done Computing Route Table
#   step Build Route Table : Done in    elapsed:0.22 s   user:0.54 s      system:0 s     %cpu:244.34      load:11.03       fm:179048 m     vm:5458 m       vm:+0 m     um:1568 m       um:+0 m
#   step RouteCost : Using Max delay mode of kpath
#   step ZCOREPARTITIONING : Architecture Aware flow enabled. Will optimize XDRs between FPGAs during partitioning
#   step zCorePartitioning : Legalization for overflow during partitioning enabled 1
#   step Partitioner : Starting
#   step ConnectivityGraph : build ZRM connectivity graph
#   step ZRM PARTITIONER : Starting
#   step ZRM PARTITIONER : do ZRM Partitioning with algo:AA (Architecture aware)
#   step ZRM PARTITIONER : Number of unique bank types= 2
#   step Instance table : 
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
# |                                                                             Inst Name|Inst Index|Group|Num BankTypes opt|Best BankType|Multi Mapping|Scaling for BB|Scaled port|Scaled depth|Port|    Depth|Width|Placed|Used Bank|
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
# |zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r|         0|   -1|                1|            1|        False|             1|          1|   268435456|   1|268435456|  128| False|        X|
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
#   step ZRM PARTITIONER : No ZRM Instance for defmapping
#   step ZRM PARTITIONER : Successfully partition defmapped ZRMS
#   step ZRM PARTITIONER : No ZRM Instance of context=unit for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=board for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=half_board for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=multi_fpga for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=quad_board for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=fpga for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=none for defgroup
#   step ZRM PARTITIONER : Successfully partition defgroup ZRMS
#   step ZRM PARTITIONER : No ZRM Instance for Multi Bank Mapping
#   step ZRM PARTITIONER : Successfully partition Multi-Bank ZRMS
#   step ZRM PARTITIONER : Failed to place Instance 0
#   step ZRM PARTITIONER : Unable to partition ZRMS
#   step ZRM PARTITIONER : Number of unique bank types= 2
#   step Instance table : 
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
# |                                                                             Inst Name|Inst Index|Group|Num BankTypes opt|Best BankType|Multi Mapping|Scaling for BB|Scaled port|Scaled depth|Port|    Depth|Width|Placed|Used Bank|
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
# |zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r|         0|   -1|                1|            1|        False|             1|          1|   268435456|   1|268435456|  128| False|        X|
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
#   step ZRM PARTITIONER : No ZRM Instance for defmapping
#   step ZRM PARTITIONER : Successfully partition defmapped ZRMS
#   step ZRM PARTITIONER : No ZRM Instance of context=unit for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=board for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=half_board for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=multi_fpga for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=quad_board for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=fpga for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=none for defgroup
#   step ZRM PARTITIONER : Successfully partition defgroup ZRMS
#   step ZRM PARTITIONER : No ZRM Instance for Multi Bank Mapping
#   step ZRM PARTITIONER : Successfully partition Multi-Bank ZRMS
#   step ZRM PARTITIONER : Successfully partition ZRMS
#   step ZRM PARTITIONER : Max Port used is 1
#   step TABLE: ZRM instance placement : 
# +----+-------+----------+--------------------------------------------------------------------------------------+----------+-----+-------------+----------+-------------+------------+------------+------------+
# |S.No|Part ID|Inst Index|                                                                             Inst Name|Multi-Bank|Group|Group Context|Bank Index|Bank full_loc|Scaled Width|Scaled Depth|Scaled Port |
# +----+-------+----------+--------------------------------------------------------------------------------------+----------+-----+-------------+----------+-------------+------------+------------+------------+
# |   1|      1|         0|zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r|        NO|   -1|         NONE|         1|    U0_M0_F01|        1024|    33554432|           1|
# +----+-------+----------+--------------------------------------------------------------------------------------+----------+-----+-------------+----------+-------------+------------+------------+------------+
#   step TABLE: ZRM bank usage : 
# +----------+---------+-------------+---------+-------------------+
# |Bank Index| Location|Full Location|Port used|Inst placed (index)|
# +----------+---------+-------------+---------+-------------------+
# |         1|U0_M0_F01|    U0_M0_F01|        1|               0 , |
# +----------+---------+-------------+---------+-------------------+
#   step ZRM PARTITIONER : Done in     elapsed:0.7 s    user:0.6 s      system:0 s      %cpu:85.71      load:11.03       fm:178998 m     vm:5458 m       vm:+0 m     um:1569 m       um:+0 m
#   step PARTITIONING : Single partitions can fit the entire design.
#   step PARTITIONING : Unable to use single partition due to fixed constraints.
#   step Partitioner : Grouping bus structures, FWC and QiWC cells with their drivers
#   step Partitioner : Number of groups created 291
#   step Partitioner : Number of blocks absorbed 3016
#   step ZRMGroupAssignment : SoftGroups's number: 1 
#   step SoftGroupDelay : SoftGroup delay 306.122009	:SG-zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r
#   step Merge SoftGroups to MergedGroups : Starting
#   step Merge SoftGroups to MergedGroups : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00      load:11.03       fm:178952 m     vm:5458 m       vm:+0 m     um:1569 m       um:+0 m
#   step SoftGroupSolver : run
#   step ZRMGroupAssignment : SoftGroup part   1 delay 306.122009	: SG-zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r
#   step ZRMGroupAssignment :   part   1 has 1154 cells
#   step PARTITIONING : Design size and Partition Size constraints 
#   step PARTITIONING : 
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |              |    LUT|   LUT6| RAM|URAM|    REG|RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|ZRM_SLOTS|ZRM_PORTS|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |   Design Size| 337953|  86064|  79|  98| 256217| 19984|         3|        833|       94817|                82|                 57|    32768|        1|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |U0_M0_F00(max)|1430016|1144012|1381| 144|2206310|225680|       843|     133324|      681574|               486|                486|    16384|        8|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |U0_M0_F01(max)|1430016|1144012|1381| 144|2206310|225680|       843|     133324|      681574|               486|                486|   131072|        8|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |U0_M0_F02(max)|1430016|1144012|1381| 144|2206310|225680|       843|     133324|      681574|               486|                486|    16384|        8|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |U0_M0_F03(max)|1430016|1144012|1381| 144|2206310|225680|       843|     133324|      681574|               486|                486|    16384|        8|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |U0_M0_F04(max)|1430016|1144012|1381| 144|2206310|225680|       843|     133324|      681574|               486|                486|   131072|        8|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |U0_M0_F05(max)|1430016|1144012|1381| 144|2206310|225680|       843|     133324|      681574|               486|                486|    16384|        8|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |U0_M0_F06(max)|1430016|1144012|1381| 144|2206310|225680|       843|     133324|      681574|               486|                486|    16384|        8|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |U0_M0_F07(max)|1430016|1144012|1381| 144|2206310|225680|       843|     133324|      681574|               486|                486|   131072|        8|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |U0_M0_F08(max)|1430016|1144012|1381| 144|2206310|225680|       843|     133324|      681574|               486|                486|    16384|        8|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |U0_M0_F09(max)|1430016|1144012|1381| 144|2206310|225680|       843|     133324|      681574|               486|                486|    16384|        8|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |U0_M0_F10(max)|1430016|1144012|1381| 144|2206310|225680|       843|     133324|      681574|               486|                486|   131072|        8|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
# |U0_M0_F11(max)|1430016|1144012|1381| 144|2206310|225680|       843|     133324|      681574|               486|                486|    16384|        8|
# +--------------+-------+-------+----+----+-------+------+----------+-----------+------------+------------------+-------------------+---------+---------+
#   step PARTITIONING : HyperGraph Information: 
#   step PARTITIONING :  vertices=3689, hedges=14163, constraints=23
#   step PARTITIONING : Options: 
#   step PARTITIONING :  otype=SOED, ctype=H1, rtype=KPM, dbglvl=0, nruns=5, seed=0, sof(idx_t)=8, sof(wgt_t)=8
#   step PARTITIONING :  utilfrac=1, cmaxnet=50, rmaxnet=129, npmin=2, npmax= 12
#   step SOED Partitioner : Starting
#   step Non Multi-Thread(Legacy) Cut-Opt flow : Starting
#   step PARTITIONING : Running iteration 1/5
#   step PARTITIONING : Running iteration 2/5
#   step PARTITIONING : Running iteration 3/5
#   step PARTITIONING : Running iteration 4/5
#   step PARTITIONING : Running iteration 5/5
#   step Non Multi-Thread(Legacy) Cut-Opt flow : Done in      elapsed:16 s     user:74 s     system:25 s     %cpu:599.73      load:11.82       fm:171621 m     vm:5466 m       vm:+8 m     um:1569 m       um:+0 m
#   step SOED Partitioner : Done in      elapsed:16 s     user:74 s     system:25 s     %cpu:599.79      load:11.82       fm:171621 m     vm:5466 m       vm:+8 m     um:1569 m       um:+0 m
#   step ZMPPARTITIONER : Solution ID  0 SOED       92 maxED      46 max area 0.68056(                URAM) min area 0.05760 valid 1, nparts  2, rlc 0, hop 0.00, tdc cost    0.000
#   step ZMPPARTITIONER : Solution ID  1 SOED       92 maxED      46 max area 0.68056(                URAM) min area 0.05760 valid 1, nparts  2, rlc 0, hop 0.00, tdc cost    0.000
#   step ZMPPARTITIONER : Solution ID  2 SOED       92 maxED      46 max area 0.68056(                URAM) min area 0.05760 valid 1, nparts  2, rlc 0, hop 0.00, tdc cost    0.000
#   step ZMPPARTITIONER : Solution ID  3 SOED       92 maxED      46 max area 0.68056(                URAM) min area 0.05760 valid 1, nparts  2, rlc 0, hop 0.00, tdc cost    0.000
#   step ZMPPARTITIONER : Solution ID  4 SOED       92 maxED      46 max area 0.68056(                URAM) min area 0.05760 valid 1, nparts  2, rlc 0, hop 0.00, tdc cost    0.000
#   step ZMPPARTITIONER : Strategy is set to MIN_TOTL_CUT
#   step ZMPPARTITIONER : PartSolutionMananger picked solution ID 0 SOED 92 maxED 46 valid 1, nparts  2, rlc 0, hop 0.00
#   step MCPData : Building from HGraphCSR......
#   step MCPData : Populating MCP Arc - Invalid/Total = 35162/35162
#   step PARTITIONING : Summary for the   2-way partition
#   step PARTITIONING : ------------------------------------------------------------------------------------------------------
#   step PARTITIONING :                     Hyperedge Cut:         46.00
#   step PARTITIONING :                              SOED:         92.00
#   step PARTITIONING :                             MAXED:            46
#   step PARTITIONING :                          XDR Cost:          0.46
#   step PARTITIONING : Partition Sizes & IOs

#   step PARTITIONING : 
# +-------------------------+--------------+-------------+-------+------+--------------+------------+----------+-----------+-------------+------------------+-------------------+------------+---------+--+
# |FPGA\ Res(Used/Available)|           LUT|         LUT6|    RAM|  URAM|           REG|      RAMLUT|FWC_IP_NUM|FWC_IP_BITS| QIWC_IP_BITS|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|   ZRM_SLOTS|ZRM_PORTS|IO|
# +-------------------------+--------------+-------------+-------+------+--------------+------------+----------+-----------+-------------+------------------+-------------------+------------+---------+--+
# |                U0_M0_F00| 46027/1430016| 2349/1144012| 0/1381| 0/144| 45251/2206310|13000/225680|     1/843|   1/133324|     8/681574|            23/486|             24/486|     0/16384|      0/8|46|
# |                U0_M0_F01|291927/1430016|83715/1144012|79/1381|98/144|210965/2206310| 6984/225680|     3/843| 832/133324| 94809/681574|            59/486|             33/486|32768/131072|      1/8|46|
# +-------------------------+--------------+-------------+-------+------+--------------+------------+----------+-----------+-------------+------------------+-------------------+------------+---------+--+
# |                      SUM|337953/3452550|86064/2742407|79/3012|98/288|256217/4790346|19984/451360|    3/1686| 833/266648|94817/1363148|            82/972|             57/972|32768/147456|     1/16|92|
# +-------------------------+--------------+-------------+-------+------+--------------+------------+----------+-----------+-------------+------------------+-------------------+------------+---------+--+
#   step PARTITIONING : FWC Cost per partition
#   step Usage stats : 
# +---------+----+----+------+----------+-----------+
# |     FPGA| LUT| REG|RAMLUT|FWC_IP_NUM|FWC_IP_BITS|
# +---------+----+----+------+----------+-----------+
# |U0_M0_F00|   0|   0|     0|         1|          1|
# |U0_M0_F01|3377|3420|    96|         3|        832|
# +---------+----+----+------+----------+-----------+
# |      SUM|3377|3420|    96|         4|        833|
# +---------+----+----+------+----------+-----------+
#   step PARTITIONING : QIWC Cost per partition
#   step Usage stats : 
# +---------+-----+-----+---+----+------------+
# |     FPGA|  LUT| LUT6|RAM| REG|QIWC_IP_BITS|
# +---------+-----+-----+---+----+------------+
# |U0_M0_F00|    3|    3|  0|   1|           8|
# |U0_M0_F01|31603|31603| 18|6637|       94809|
# +---------+-----+-----+---+----+------------+
# |      SUM|31606|31606| 18|6638|       94817|
# +---------+-----+-----+---+----+------------+
#   step PARTITIONING : ZCEI Cost per partition
#   step Usage stats : 
# +---------+------------------+-------------------+
# |     FPGA|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|
# +---------+------------------+-------------------+
# |U0_M0_F00|                23|                 24|
# |U0_M0_F01|                59|                 33|
# +---------+------------------+-------------------+
# |      SUM|                82|                 57|
# +---------+------------------+-------------------+
#   step ZRM Usage stats : 
# +---------+-----+---+-----+
# |     FPGA|  LUT|RAM|  REG|
# +---------+-----+---+-----+
# |U0_M0_F01|21318| 31|27012|
# +---------+-----+---+-----+
# +---------+-----+---+-----+
# |      SUM|21318| 31|27012|
# +---------+-----+---+-----+
#   step PARTITIONING : Inter Partition Cuts (undirected)

#   step zCorePartitioning : 
# +---------+---------+---------+---------+
# |From \ To|U0_M0_F00|U0_M0_F01|Interface|
# +---------+---------+---------+---------+
# |U0_M0_F00|        0|   46/100|        0|
# |U0_M0_F01|   46/100|        0|        0|
# |Interface|        0|        0|        0|
# +---------+---------+---------+---------+
# |  SUM CUT|       46|       46|        0|
# +---------+---------+---------+---------+
#   step Partitioner : Done in      elapsed:17 s     user:74 s     system:25 s     %cpu:592.69      load:11.82       fm:171592 m     vm:5466 m       vm:+8 m     um:1569 m       um:+0 m
#   step dump defmapping timing : Starting
#   step PARTITIONING : Factorizing defcoremap
#   step dump defmapping timing : Done in    elapsed:0.17 s   user:0.13 s    system:0.1 s      %cpu:80.92      load:11.82       fm:171521 m     vm:5466 m       vm:+0 m     um:1569 m       um:+0 m
#   step ZCOREPARTITIONING : Done in      elapsed:21 s     user:80 s     system:25 s     %cpu:499.45      load:11.82       fm:171521 m     vm:5466 m       vm:+8 m     um:1569 m     um:+141 m
#   step PARTITIONING : Read partitioning results from file 'zCoreBuild_AC_defmapping.tcl'
#   step PARTITIONING : Import defmapping file 'zCoreBuild_AC_defmapping.tcl'
#   step PARTITIONING : fpga partitioning completed
#   step NETLIST CLUSTERING : Processing memories
#   step MEMORY TIMING DB : Found 1 ZRM(s) and 10 zMem(s).
#   step Default Mapping : UNIT0.MOD0.F1  (from DUT-top defmapping)
#   step NETLIST CLUSTERING : Creating fpga netlists
#   step zCoreBuild : Pre-split zview localizing (can be disabled with 'disable localize_zview')
#   step LOC_ZVIEW_DEFMAP_CREATE : Starting
#   step LOC_ZVIEW_DEFMAP_CREATE : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00      load:11.82       fm:171405 m     vm:5466 m       vm:+0 m     um:1569 m       um:+0 m
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92802_O_51232_51232'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92803_O_51233_51233'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92804_O_51234_51234'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92805_O_51235_51235'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92806_O_51236_51236'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92807_O_51237_51237'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92808_O_51238_51238'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92809_O_51239_51239'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92810_O_51240_51240'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92811_O_51241_51241'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92812_O_51242_51242'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92813_O_51243_51243'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92814_O_51244_51244'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92815_O_51245_51245'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92816_O_51246_51246'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92817_O_51247_51247'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92818_O_51248_51248'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92821_O_67426_67426'
### warning in PROBE [PRO1053F] : zview instance has no DB attributes 'probe_unnamed_92822_O_67427_67427'
### warning in PROBE [PRO1053F] : Reached max count for message, next warning of this id won't be displayed.
#   step LOCALIZE_ZVIEW : 18757 zviews on 18636 signals. (121 redundant zviews deleted)
#   step zCoreBuild :      #################################################################
#   step zCoreBuild :      # IV. NETLIST SPLIT.                                            #
#   step zCoreBuild :      #################################################################
#   step SPLITTING : begin
#   step Data localization : Starting
#   step LOCALIZE DATA : Localization of tri-state/multidrivers resolution module(s) (SRM) is enabled.
#   step LOCALIZE DATA : Localization of previously manually localized wire(s) and/or instance(s) in zTopBuild is enabled.
#   step LOCALIZE DATA : 0 SRM (tri-state/multidriver resolution module) wire(s) found.
#   step LOCALIZE DATA : 0 manually localized wire(s) from zTopBuild found.
#   step LOCALIZE DATA : Nothing to localize, stop here.
#   step Data localization : Done in    elapsed:0.71 s   user:0.76 s    system:0.4 s     %cpu:112.44      load:11.82       fm:170800 m     vm:5466 m       vm:+0 m     um:1569 m       um:+0 m
#   step advanced localize clock : Starting
#   step ADVANCED LOCALIZE CLOCK : begin
#   step ADVANCED LOCALIZE CLOCK : Fetch mode is activated
#   step ADVANCED LOCALIZE CLOCK : Stops at ports with 'ZEBU_RLC_NO_RETRO' attribute.
#   step Partial uniquify : Starting
#   step Partial uniquify : Done in     elapsed:0.2 s    user:0.3 s      system:0 s     %cpu:130.43      load:11.82       fm:170400 m     vm:5466 m       vm:+0 m     um:1570 m       um:+0 m
#   step ADVANCED LOCALIZE CLOCK : Extend clock cone
### warning in CONE_GRAPH_IOS [CLK0388W] : Failed to parse Core Interface
#   step XTOR : Cone Instance Size 528
#   step ADVANCED LOCALIZE CLOCK : Max IO cut is 15000.
#   step ADVANCED LOCALIZE CLOCK : Max DIB IO cut is 7000.
#   step ADVANCED LOCALIZE CLOCK : LUT filling rate => 45% (1838592/4085760)
#   step ADVANCED LOCALIZE CLOCK : REG filling rate => 37% (3023462/8171520)
### warning in CONE_GRAPH_IOS [CLK0388W] : Failed to parse Core Interface
### warning in CONE_GRAPH_IOS [CLK0388W] : Failed to parse Core Interface
#   step Advanced localize clock process : Starting
#   step buildGraph : Starting
### warning in RLC BUILDER [CLK0389W] : At least one instance was found with attribute 'ZEBU_RLC_STOP_RETRO', it can lead to inconsistency between RLC results and timing analysis.
#   step buildGraph : Done in    elapsed:0.22 s   user:0.21 s      system:0 s      %cpu:95.45      load:11.82       fm:170113 m     vm:5466 m       vm:+0 m     um:1570 m       um:+0 m
#   step postBuildGraphAnalysis : Starting
#   step postBuildGraphAnalysis : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00      load:11.82       fm:170113 m     vm:5466 m       vm:+0 m     um:1570 m       um:+0 m
# ------------- Original IO cut
# +----------------+-----------------------+-----------------------+-----------------------+
# |                |             U0.M0.F00 |             U0.M0.F01 |        Core Interface |
# +----------------+-----------------------+-----------------------+-----------------------+
# |      U0.M0.F00 |                     - |                    10 |                     0 |
# |      U0.M0.F01 |                    34 |                     - |                     0 |
# | Core Interface |                     0 |                     0 |                     - |
# +----------------+-----------------------+-----------------------+-----------------------+
# |         Fanout | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |
# +----------------+-----------------------+-----------------------+-----------------------+
# |         NBPORT | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |
# +----------------+-----------------------+-----------------------+-----------------------+
# |        AVERAGE | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |
# +----------------+-----------------------+-----------------------+-----------------------+
# ------------- Maximum IO Cut
# +-----------+-----------+-----------+
# |           | U0.M0.F00 | U0.M0.F01 |
# +-----------+-----------+-----------+
# |     TOTAL |     15000 |     15000 |
# +-----------+-----------+-----------+
# ------------- Original resources estimation
# +-----------+---------+---------+
# | PART NAME |   REG   |   LUT   |
# +-----------+---------+---------+
# | U0.M0.F00 |   17356 |   17141 |
# | U0.M0.F01 |  155465 |  219031 |
# +-----------+---------+---------+
#   step ADVANCED LOCALIZE CLOCK : Longest clock path passes through 2 inter-partition nets.
#   step ADVANCED LOCALIZE CLOCK : ========================================================================================================================================================================================================
#   step ADVANCED LOCALIZE CLOCK : Strategy 1 - Evaluating full clock cone replication
# ------------- full clock cone replication IO cut
# +----------------+-----------------------+-----------------------+-----------------------+
# |                |             U0.M0.F00 |             U0.M0.F01 |        Core Interface |
# +----------------+-----------------------+-----------------------+-----------------------+
# |      U0.M0.F00 |                     - |                 10 (0)|                  0 (0)|
# |      U0.M0.F01 |                 34 (0)|                     - |                  0 (0)|
# | Core Interface |                  0 (0)|                  0 (0)|                     - |
# +----------------+-----------------------+-----------------------+-----------------------+
# |         Fanout | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |
# +----------------+-----------------------+-----------------------+-----------------------+
# | Delta of Fanout| L:       0 D:       0 | L:       0 D:       0 | L:       0 D:       0 |
# +----------------+-----------------------+-----------------------+-----------------------+
# |         NBPORT | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |
# +----------------+-----------------------+-----------------------+-----------------------+
# | Delta of NBPORT| L:       0 D:       0 | L:       0 D:       0 | L:       0 D:       0 |
# +----------------+-----------------------+-----------------------+-----------------------+
# |        AVERAGE | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |
# +----------------+-----------------------+-----------------------+-----------------------+
# |Delta of AVERAGE| L:       0 D:       0 | L:       0 D:       0 | L:       0 D:       0 |
# +----------------+-----------------------+-----------------------+-----------------------+
# ------------- full clock cone replication resources estimation
#   step ADVANCED LOCALIZE CLOCK : 
# +-----------+---------+----------+---------+----------+
# | PART NAME |   REG   | DIFF REG |   LUT   | DIFF LUT |
# +-----------+---------+----------+---------+----------+
# | U0.M0.F00 |   17356 |       +0 |   17141 |       +0 |
# | U0.M0.F01 |  155465 |       +0 |  219031 |       +0 |
# +-----------+---------+----------+---------+----------+
#   step ADVANCED LOCALIZE CLOCK : Longest path passes through 1 inter-partition nets, cost    35.44
#   step ADVANCED LOCALIZE CLOCK : ========================================================================================================================================================================================================
#   step ADVANCED LOCALIZE CLOCK : Strategy 1 - full replication strategy has been chosen.
#   step Advanced localize clock process : Done in    elapsed:0.22 s   user:0.23 s      system:0 s     %cpu:102.91      load:11.82       fm:170112 m     vm:5466 m       vm:+0 m     um:1570 m       um:+0 m
#   step ADVANCED LOCALIZE CLOCK : LocalizeClockDB (RLC executed with following parameters):
#   step ADVANCED LOCALIZE CLOCK : 	-strategy:	CLOCK_LOCALIZATION_AUTO
#   step ADVANCED LOCALIZE CLOCK : 	-io_cut_count:	FANOUT
#   step ADVANCED LOCALIZE CLOCK : 	-max_io_cut_type:	GLOBAL
#   step ADVANCED LOCALIZE CLOCK : 	-io_compare:	GLOBAL
#   step ADVANCED LOCALIZE CLOCK : 	-max_io_cut:	15000
#   step ADVANCED LOCALIZE CLOCK : 	-max_io_cut_dib:	7000
#   step ADVANCED LOCALIZE CLOCK : 	-overflow_io_cut:	3000
#   step ADVANCED LOCALIZE CLOCK : 	-overflow_io_cut_dib:	3000
#   step ADVANCED LOCALIZE CLOCK : 	-max_reg_overflow:	10
#   step ADVANCED LOCALIZE CLOCK : 	-max_lut_overflow:	10
#   step ADVANCED LOCALIZE CLOCK : 	-nb_longest_paths_to_pre_display:	0
#   step ADVANCED LOCALIZE CLOCK : 	-nb_longest_paths_to_display_during:	0
#   step ADVANCED LOCALIZE CLOCK : 	-nb_longest_paths_to_post_display:	0
#   step ADVANCED LOCALIZE CLOCK : 	-stop_at_latch_input:	yes
#   step ADVANCED LOCALIZE CLOCK : 	-stop_at_async_set_reset:	no
#   step ADVANCED LOCALIZE CLOCK : 	-stop_at_synchronous_cells:	yes
#   step ADVANCED LOCALIZE CLOCK : 	-stop_at_feedback:	yes
#   step ADVANCED LOCALIZE CLOCK : 	-stop_at_driverclk_feedback:	yes
#   step ADVANCED LOCALIZE CLOCK : 	-stop_at_feedback_not_goto_clockbus:	no
#   step ADVANCED LOCALIZE CLOCK : 	-add_async_logic_as_start_points:	no
#   step ADVANCED LOCALIZE CLOCK : 	-check_paths_to_preserve:	yes
#   step ADVANCED LOCALIZE CLOCK : 	-localize_clock_core_output:	no
#   step ADVANCED LOCALIZE CLOCK : 	-extend_clock_cone:	yes
#   step ADVANCED LOCALIZE CLOCK : 	-localize_clock_of_composite_dut:	no
#   step ADVANCED LOCALIZE CLOCK : 	-preserve_attributes:	no
#   step ADVANCED LOCALIZE CLOCK : 	-forward_extension:	no
#   step ADVANCED LOCALIZE CLOCK : Creating clock cone module for FPGA UNIT0.MOD0.F0 (+0 registers, +0 luts)
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_ckgltch_edge_zebu_top_2' wire in 'zebu_top' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_top.zebu_ckgltch_edge_zebu_top_2' wire in 'zClockCone_UNIT0.MOD0.F0' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_clkglitch_q_16053814003727257898' wire in 'zebu_top' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_top.zebu_clkglitch_q_16053814003727257898' wire in 'zClockCone_UNIT0.MOD0.F0' module.
#   step ADVANCED LOCALIZE CLOCK : Creating clock cone module for FPGA UNIT0.MOD0.F1 (+0 registers, +0 luts)
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_top.zebu_ckgltch_edge_zebu_top_2' wire in 'zClockCone_UNIT0.MOD0.F1' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'unnamed_sys_fm_3305_POS' wire in 'xtor_t32Jtag_svs' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_top.i_t32Jtag_driver.unnamed_sys_fm_3305_POS' wire in 'zClockCone_UNIT0.MOD0.F1' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_ckgltch_edge_xtor_t32Jtag_svs' wire in 'xtor_t32Jtag_svs' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_top.w_7' wire in 'zClockCone_UNIT0.MOD0.F1' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_ckgltch_edge_xtor_t32Jtag_svs_0' wire in 'xtor_t32Jtag_svs' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_top.zebu_ckgltch_edge_zebu_top_1' wire in 'zClockCone_UNIT0.MOD0.F1' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_clkglitch_q_6349647596992993382' wire in 'xtor_t32Jtag_svs' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_top.zebu_clkglitch_zebu_clkglitch_2179372020855011130_6533767977038776995' wire in 'zClockCone_UNIT0.MOD0.F1' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'unnamed_sys_fm_3324_Q' wire in 'io_pad_ring' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_top.core_chip_dut.iio_pad_ring.unnamed_sys_fm_3324_Q' wire in 'zClockCone_UNIT0.MOD0.F1' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_clkglitch_q_8543028365343236877' wire in 'io_pad_ring' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_top.core_chip_dut.zebu_clkglitch_zebu_clkglitch_1488623876269271013_16873031212582163573' wire in 'zClockCone_UNIT0.MOD0.F1' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_ckgltch_edge_alb_mss_mem_clkgate' wire in 'alb_mss_mem_clkgate' module.
### warning in AddEquiID [PRO1142W] : Cannot add NullEquiID on 'zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.zebu_ckgltch_edge_alb_mss_mem_0' wire in 'zClockCone_UNIT0.MOD0.F1' module.
### warning in AddEquiID [PRO1142W] : Reached max count for message, next warning of this id won't be displayed.
#   step ADVANCED LOCALIZE CLOCK : Connecting clock cones in the design.
#   step ADVANCED LOCALIZE CLOCK : Deleting 529 undriven equipotential(s).
#   step ADVANCED_LOCALIZE CLOCK : end
#   step advanced localize clock : Done in       elapsed:1 s      user:1 s    system:0.3 s     %cpu:137.96      load:13.04       fm:169962 m     vm:5466 m       vm:+0 m     um:1570 m       um:+1 m
### warning in CLU_TREE_DEFMAP [CLU0730W] : Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
#   step FILTER GLITCHES SYNCHRONOUS : Added 3 (1 for clock, 2 for clear and preset) additionnal filters in order to reduce clock skew.
### warning in CLU_TREE_DEFMAP [CLU0730W] : Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
#   step FILTER GLITCHES SYNCHRONOUS : Added 2 additionnal edge detectors in order to reduce clock skew.
### warning in CLU_TREE_DEFMAP [CLU0730W] : Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
#   step CLUSTERING (Clock processing) : done
#   step Remove unused logic : Starting
#   step LO : 
#   step Remove unused logic : Done in       elapsed:1 s      user:3 s    system:0.6 s     %cpu:267.86      load:13.04       fm:169080 m     vm:5466 m       vm:+0 m     um:1570 m       um:+0 m
#   step CLUSTERING : Clock defmapping(s).
#   step PowerDB_splitProcess : Starting
#   step PowerDB_splitProcess : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00      load:13.04       fm:169064 m     vm:5466 m       vm:+0 m     um:1570 m       um:+0 m
#   step CLOCK LOOP : Clock tree runtime loop detection not enabled.
### warning in CLU_TREE_DEFMAP [CLU0730W] : Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
#   step Pre-split processing : Done in      elapsed:40 s    user:104 s     system:26 s     %cpu:321.71      load:13.04       fm:169063 m     vm:5466 m       vm:+8 m     um:1570 m     um:+702 m
### warning in CLU_TREE_DEFMAP [CLU0730W] : Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
### warning in CLU_TREE_DEFMAP [CLU0730W] : Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
#   step NETLIST CLUSTERING : 2 FPGA(s) detected
#   step Splitting : Starting
#   step Split : Starting
#   step Prepare SplitDB : Starting
### warning in CLU_TREE_DEFMAP [CLU0730W] : Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
#   step Prepare SplitDB : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00      load:13.04       fm:169010 m     vm:5466 m       vm:+0 m     um:1570 m       um:+0 m
#   step Split execution : Starting
#   step Split execution : Done in       elapsed:1 s      user:1 s    system:0.4 s     %cpu:128.74      load:13.04       fm:168444 m     vm:5466 m       vm:+0 m     um:1570 m       um:+0 m
#   step Post split SplitDB processing : Starting
#   step Post split SplitDB processing : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:222.22      load:13.04       fm:168441 m     vm:5466 m       vm:+0 m     um:1570 m       um:+0 m
#   step Split : Done in       elapsed:1 s      user:1 s    system:0.4 s     %cpu:128.87      load:13.04       fm:168440 m     vm:5466 m       vm:+0 m     um:1570 m       um:+0 m
#   step XFE_DB update : Starting
#   step XFE_DB update : Done in       elapsed:2 s      user:1 s   system:0.33 s      %cpu:99.51      load:12.39       fm:167303 m     vm:5466 m       vm:+0 m     um:1757 m     um:+186 m
#   step Splitting : Done in       elapsed:3 s      user:3 s   system:0.39 s     %cpu:111.05      load:12.39       fm:167301 m     vm:5466 m       vm:+0 m     um:1757 m     um:+187 m
#   step Post-split processing : Starting
#   step post_split_interco_split : Starting
#   step post_split_interco_split : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:222.22      load:12.39       fm:167296 m     vm:5466 m       vm:+0 m     um:1757 m       um:+0 m
#   step ICE connection : Starting
#   step ICE connection : Done in     elapsed:0.3 s    user:0.2 s      system:0 s      %cpu:93.02      load:12.39       fm:167292 m     vm:5466 m       vm:+0 m     um:1757 m       um:+0 m
#   step POST-SPLIT : Ice processing completed.
#   step SPLITTING : end
#   step zCoreBuild :      #################################################################
#   step zCoreBuild :      # V. POST-SPLIT FLOW.                                           #
#   step zCoreBuild :      #################################################################
#   step OPTIMIZE INTER-FPGA LACES : Starting
#   step OPTIMIZE INTER-FPGA LACES : Max Cut found : 0 | Max cut limit : 1
#   step LO : 
#   step LO : 
#   step LO : 
#   step LO : 
#   step OPTIMIZE INTER-FPGA LACES : Remove unused logic: 5 instances - 0 fpga connections.
#   step OPTIMIZE INTER-FPGA LACES : 0 instance(s) duplicated, 0 nets optimized, 0 nets created.
#   step OPTIMIZE INTER-FPGA LACES : Done in       elapsed:2 s      user:7 s   system:0.69 s     %cpu:327.99      load:12.29       fm:164978 m     vm:5466 m       vm:+0 m     um:1772 m       um:+5 m
#   step POST-SPLIT : Clocks processing.
#   step ZTIME : save file tools/zTime/zCoreBuild_timing.zti
#   step LO : 
#   step LO : 
#   step LOCAL BUFG : Reserving a total of 0 bufg(s) for user IP(s) in FPGA 'U0_M0_F0'.
#   step LOCAL BUFG : 0 BUFG(s) used for clocks on FPGA 'UNIT0.MOD0.F0' (limit = 6).
#   step LOCAL BUFG : Reserving a total of 0 bufg(s) for user IP(s) in FPGA 'U0_M0_F1'.
#   step LOCAL BUFG : 0 BUFG(s) used for clocks on FPGA 'UNIT0.MOD0.F1' (limit = 6).
#   step POST-SPLIT : Clocks processing completed.
#   step Post-split remap_linked_gates : Starting
#   step Post-split remap_linked_gates : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00      load:12.29       fm:164606 m     vm:5466 m       vm:+0 m     um:1783 m       um:+0 m
#   step Pre-split implement zebu blackbox protectors. : Starting
#   step Pre-split implement zebu blackbox protectors. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00      load:12.29       fm:164606 m     vm:5466 m       vm:+0 m     um:1783 m       um:+0 m
#   step POST-SPLIT MANIPULATION : Starting
#   step TIMESCHEDULER : Enable STOPTIME_BIDIR clock bus optimization grouping delays and $time as group_clock_delay_and_time_mode is present.
#   step BOARD CHECK : F0 is quater-board terminal (U0_M0)
#   step BOARD CHECK : Quater-board terminal in U0_M0_F0
#   step TIMESCHEDULER : group_clock_delay_mode has terminal in U0_M0_F0
#   step TIMESCHEDULER : group_clock_delay_mode has replication in U0_M0_F1
#   step TIMESCHEDULER : (ts_clockgen_fmdc2_24) found in U0_M0_F0 FPGA
#   step TIMESCHEDULER : (ts_clockgen_fmdc2_24) found in U0_M0_F1 FPGA
#   step TIMESCHEDULER : (ts_terminal2_24) found in U0_M0_F0 FPGA
#   step TIME_DIST_COST : 0 clockbus bits in U0_M0_F1 FPGA
#   step TIMESCHEDULER : (ts_concentrator_stoptime_bidir_lmin_opt_out2_24) inserted in U0_M0_F1 FPGA
#   step TIMESCHEDULER : clock_delay_sampled_pclk is enabled. We need to preserve PCLK reg.
#   step TIMESCHEDULER : (ts_concentrator_stoptime_bidir_lmin_opt_in2_24) inserted in U0_M0_F0 FPGA
#   step TIMESCHEDULER : 6 clock-delays found in U0_M0_F0 FPGA
#   step TIMESCHEDULER : 9 Rm-delays found in U0_M0_F0 FPGA
#   step TIMESCHEDULER : 1 ts_cur_time bb(s) found in U0_M0_F0 FPGA
#   step TIMESCHEDULER : 0 ts_next_time bb(s) found in U0_M0_F0 FPGA
#   step TIMESCHEDULER : 34 rtlClockControl(s) found in U0_M0_F0 FPGA
#   step TIMESCHEDULER : 1 ts_g_delay bb(s) found in U0_M0_F0 FPGA
#   step TIMESCHEDULER : Generating Min circuit for 7 (user, clkgen and other Fx delays) in U0_M0_F0
#   step TIMESCHEDULER : Tolerance is enabled
#   step TIMESCHEDULER : Generating Min circuit for 9 Rm and 1 other Fx delays in U0_M0_F0
#   step TIMESCHEDULER : Generating Min of min circuit for user, Rm and other Fx delays in U0_M0_F0
#   step TIMESCHEDULER : Going to create LW RUNMAN in U0_M0_F1 FPGA

#   step TIMESCHEDULER : Inserting 9 light-weight RunManager instances in FPGA U0_M0_F1
#   step TIMESCHEDULER : 6 clock-delays found in U0_M0_F1 FPGA
#   step TIMESCHEDULER : 9 Rm-delays found in U0_M0_F1 FPGA
#   step TIMESCHEDULER : 0 ts_cur_time bb(s) found in U0_M0_F1 FPGA
#   step TIMESCHEDULER : 0 ts_next_time bb(s) found in U0_M0_F1 FPGA
#   step TIMESCHEDULER : 37 rtlClockControl(s) found in U0_M0_F1 FPGA
#   step TIMESCHEDULER : 0 ts_g_delay bb(s) found in U0_M0_F1 FPGA
#   step TIMESCHEDULER : Generating Min circuit for 7 (user, clkgen and other Fx delays) in U0_M0_F1
#   step TIMESCHEDULER : Tolerance is enabled
#   step TIMESCHEDULER : Generating Min circuit for 9 Rm and 0 other Fx delays in U0_M0_F1
#   step TIMESCHEDULER : Generating Min of min circuit for user, Rm and other Fx delays in U0_M0_F1
#   step ORION CLOCKS : Module zebu_bb_pclk_ready_out_zpl_box	 is found in library design_lib	; zpl port zplts_out_pclk_ready_out	 created (direction:OUT)
#   step ORION CLOCKS : Module zebu_bb_pclk_ready_in_zpl_box	 is found in library design_lib	; zpl port zplts_in_pclk_ready_in	 created (direction:IN)
#   step ORION CLOCKS : Module zebu_bb_reset_zpl_box	 is found in library design_lib	; zpl port zpl_in0_run_manager_reset	 created (direction:IN)
#   step ORION CLOCKS : Module zebu_bb_clock_counter_reset_zpl_box	 is found in library design_lib	; zpl port zpl_in0_clock_counter_reset	 created (direction:IN)
#   step ORION CLOCKS : Module zebu_bb_revert_en_zpl_box	 is found in library design_lib	; zpl port zpl_in0_revert_en	 created (direction:IN)
#   step ORION CLOCKS : Module zebu_bb_fm_revert_mode_zpl_box	 is found in library design_lib	; zpl port zpl_in0_fm_revert_mode	 created (direction:IN)
#   step ORION CLOCKS : Module zebu_bb_pclkdut_en_zpl_box	 is found in library design_lib	; zpl port zpl_in0_pclk_dut_en	 created (direction:IN)
#   step ORION CLOCKS : Module zebu_bb_pclk_en_zpl_box	 is found in library design_lib	; zpl port zpl_in_pclk_en	 created (direction:IN)
#   step ORION CLOCKS : Module zebu_bb_ts_g_ready_prd_zpl_box	 is found in library design_lib	; zpl port zplts_out_ts_g_ready_prd	 created (direction:OUT)
#   step ORION CLOCKS : Module zebu_bb_pclk_en_zpl_box	 is found in library ZebuClockLib	; zpl port zpl_in_pclk_en	 created (direction:IN)
#   step ORION CLOCKS : Module zebu_bb_pclk_ready_out_zpl_box	 is found in library zsplit_lib_UNIT0.MOD0.F0	; zpl port zplts_out_pclk_ready_out	 created (direction:OUT)
#   step ORION CLOCKS : Module zebu_bb_pclk_en_zpl_box	 is found in library ZebuClockLib	; zpl port zpl_in_pclk_en	 created (direction:IN)
#   step ORION CLOCKS : Module zebu_bb_pclk_ready_out_zpl_box	 is found in library zsplit_lib_UNIT0.MOD0.F1	; zpl port zplts_out_pclk_ready_out	 created (direction:OUT)
#   step CLOCKS : Simplified 20 FPGA ts_clkbus interface ports
#   step MONITOR : 0 monitors were implemented..
#   step timing_model : zCoreTiming flow is turned On
#   step timing_model : ML is turned On in zCoreTiming flow
#   step Post-split manipulation : Starting
#   step NETLIST MANIPULATION : ...
#   step POST-SPLIT CLOCK PROCESS : Starting
#   step POST-SPLIT : Sequential clock processing.
#   step POST-SPLIT CLOCK PROCESS : Done in    elapsed:0.18 s   user:0.18 s      system:0 s     %cpu:102.86       load:9.29       fm:164118 m    vm:14000 m       vm:+1 m    um:12230 m       um:+1 m
#   step ZDELAY Clock File : Generating : ./zCoreBuild_zdelay_clock.tcl
#   step Post-split manipulation : Done in    elapsed:0.18 s   user:0.18 s      system:0 s     %cpu:101.12       load:9.29       fm:164118 m    vm:14000 m       vm:+1 m    um:12230 m       um:+1 m
#   step ZMEM_INSTR : Moving special instances out of memory hierachies
#   step ZMEM_INSTR : Moved 1626 instances outside 11 memories within FPGA 'U0_M0_F1'
#   step ZMEM_INSTR : Reconnecting memory clock domain instrumentation BBs in FPGA 'U0_M0_F0'
#   step ZMEM_INSTR : Reconnecting memory clock domain instrumentation BBs in FPGA 'U0_M0_F1'
### warning in ZMEM_INSTR [KBD2300W] : Found 0 driverClock wires and 0 zdelay wires
### warning in ZMEM_INSTR [KBD2299W] : Failed to find a candidate post-instrumentation clock wire for ZMEM BB port S, instance with path : U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.zebu_bb_zmem_clk_rw0clk
### warning in ZMEM_INSTR [KBD2299W] : Failed to find a candidate post-instrumentation clock wire for ZMEM BB port IN_SYNC_2, instance with path : U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.zebu_bb_zmem_tm_alb_mss_fpga_sram_0000_ZMEM_mem_r_rw0
#   step fill_rate : U0_M0_F0,0.00287,0.006017
#   step fill_rate : U0_M0_F1,0.02198,0.0622
#   step ZEMI3 XTOR pre-processing for fetch mode clock domain dump : Starting
#   step ZEMI3 XTOR pre-processing for fetch mode clock domain dump : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:111.11       load:9.29       fm:164037 m    vm:14084 m       vm:+0 m    um:12300 m       um:+0 m
#   step ZEMI3 XTOR pre-processing for fetch mode clock domain dump : Starting
### warning in XTOR-FM-PRE-CTA [ZEM0002W] : 3 Memories collected does not match 0 collected by MemlinkDB
#   step ZEMI3 XTOR pre-processing for fetch mode clock domain dump : Done in     elapsed:0.4 s    user:0.4 s      system:0 s     %cpu:101.27       load:9.29       fm:164037 m    vm:14084 m       vm:+0 m    um:12300 m       um:+0 m
#   step SCC_RELAXATION : The break registers have been connected as per the NEW firmware version!
#   step SCC_RELAXATION : The break registers have been connected as per the NEW firmware version!
#   step ZRM : Adding ZRMs into MuDB.
#   step ZRM : Adding ZRMs into zRDB.
#   step VivadoPCLKConstraintBuilder : Building vivado pclk constraints
#   step VivadoPCLKConstraintBuilder : Exporting constraints to U0_M0_F0_default_pclk.xdc and U0_M0_F0_soft_pclk.xdc
#   step VivadoPCLKConstraintBuilder : Exporting constraints to U0_M0_F1_default_pclk.xdc and U0_M0_F1_soft_pclk.xdc
#   step MCP static : mcp_static_analysis_resolve_clock_cone_loop is OFF
#   step MCP_PROCESSING : [FPGA U0_M0_F0] 5 clock blackboxes to be created for 394 cells; 0 cells ignored
#   step Prepare Netlist for fetch mode : Starting
#   step FETCH MODE : Modifying module U0_M0_F0
### warning in OPTIONSDB [OPTDB01] : ztop_fm_xform is not registered option
#   step FETCH MODE : Moved 0 inverter(s) from bufg output to input.
#   step FETCH MODE : 390 Flip-flops, 4 Latches, 0 SRLs, 0 Ramluts, 0 Brams have been modified, and 3 Luts have been added
#   step Prepare Netlist for fetch mode : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:8.48       fm:161634 m    vm:15988 m       vm:+0 m    um:14203 m       um:+0 m
#   step ZEMI3 XTOR post-processing for fetch mode clock domain dump : Starting
#   step ZEMI3 XTOR post-processing for fetch mode clock domain dump : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:8.48       fm:161634 m    vm:15989 m       vm:+0 m    um:14203 m       um:+0 m
#   step MCP static : mcp_static_analysis_resolve_clock_cone_loop is OFF
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_1_ZMEM_0_w0, CLK: IN_SYNC_1
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_1_ZMEM_0_r1, CLK: IN_SYNC_1
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_1_ZMEM_0_w0, CLK: IN_SYNC_1
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_1_ZMEM_0_r1, CLK: IN_SYNC_1
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.sqnod845601.zebu_bb_zmem_tm_zz_Encrypt_6_ZMEM_0_w0, CLK: IN_SYNC_1
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.sqnod845601.zebu_bb_zmem_tm_zz_Encrypt_6_ZMEM_0_r1, CLK: IN_SYNC_1
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.zebu_bb_zmem_tm_alb_mss_fpga_sram_0000_ZMEM_mem_r_rw0, CLK: IN_SYNC_2
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.latency_addra_0, CLK: CLK
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.latency_addra_1, CLK: CLK
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.latency_addra_2, CLK: CLK
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_lat_inst.u_mem_bus_lat.i_bdel_mem.zebu_bb_zmem_tm_alb_mss_mem_lat_0000_ZMEM_i_bdel_mem_w0, CLK: IN_SYNC_1
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_lat_inst.u_mem_bus_lat.i_rdel_mem.zebu_bb_zmem_tm_alb_mss_mem_lat_0000_ZMEM_i_rdel_mem_w0, CLK: IN_SYNC_1
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_odd.u_DCCM_sram.mem_r.zebu_bb_zmem_tm_fpga_sram_0002_0000_ZMEM_mem_r_w0, CLK: IN_SYNC_1
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.mem_r.zebu_bb_zmem_tm_fpga_sram_0002_0000_ZMEM_mem_r_w0, CLK: IN_SYNC_1
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.mem_r.zebu_bb_zmem_tm_fpga_sram_0001_ZMEM_mem_r_w0, CLK: IN_SYNC_1
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r.zebu_bb_zmem_tm_fpga_sram_0000_ZMEM_mem_r_w0, CLK: IN_SYNC_1
### warning in CLK INFO [KBD2250W] : UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_iccm0_even.u_iccm0_sram.mem_r.zebu_bb_zmem_tm_fpga_sram_0002_ZMEM_mem_r_w0, CLK: IN_SYNC_1
#   step MCP_PROCESSING : [FPGA U0_M0_F1] 50 clock blackboxes to be created for 95982 cells; 17 cells ignored
#   step Prepare Netlist for fetch mode : Starting
#   step FETCH MODE : Modifying module U0_M0_F1
#   step FETCH MODE : Moved 0 inverter(s) from bufg output to input.
#   step FETCH MODE : 95947 Flip-flops, 29 Latches, 3 SRLs, 0 Ramluts, 5 Brams have been modified, and 2097 Luts have been added
#   step Prepare Netlist for fetch mode : Done in       elapsed:1 s      user:1 s    system:0.4 s      %cpu:99.96       load:8.48       fm:161489 m    vm:16130 m      vm:+73 m    um:14331 m      um:+83 m
#   step ZEMI3 XTOR post-processing for fetch mode clock domain dump : Starting
#   step ZEMI3 XTOR post-processing for fetch mode clock domain dump : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:8.48       fm:161476 m    vm:16158 m       vm:+0 m    um:14345 m       um:+0 m
#   step Partial uniquify : Starting
#   step Partial uniquify : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:8.48       fm:161473 m    vm:16158 m       vm:+0 m    um:14347 m       um:+0 m
#   step Partial uniquify : Starting
#   step Partial uniquify : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:8.48       fm:161472 m    vm:16158 m       vm:+0 m    um:14347 m       um:+0 m
#   step Partial uniquify : Starting
#   step Partial uniquify : Done in     elapsed:0.3 s    user:0.3 s      system:0 s      %cpu:93.75       load:8.48       fm:161463 m    vm:16158 m       vm:+0 m    um:14354 m       um:+1 m
#   step Partial uniquify : Starting
#   step Partial uniquify : Done in    elapsed:0.14 s   user:0.13 s      system:0 s      %cpu:97.74       load:8.48       fm:161425 m    vm:16182 m      vm:+14 m    um:14386 m      um:+14 m
#   step zCoreBuild : Per-fpga post-split techmapping
#   step zCoreBuild : Per-fpga post-split techmapping on 'U0_M0_F0'
#   step zCoreBuild : Per-fpga post-split techmapping on 'U0_M0_F1'
#   step FETCH MODE LD_FD_REWRITE : Starting reg estimation for U0_M0_F0.
#   step Transform Async Flops : Starting
#   step Async xform Wire2Driver : Starting
#   step ASYNC XFORM : calculating drivers of 69888 hierarchy wires
#   step Async xform Wire2Driver : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:8.48       fm:161395 m    vm:16229 m       vm:+0 m    um:14412 m       um:+0 m
#   step ASYNC FD REWRITE : 390 flip-flops transformed.

#   step Transform Async Flops : Done in     elapsed:0.4 s    user:0.8 s    system:0.1 s     %cpu:222.22       load:8.48       fm:161395 m    vm:16229 m       vm:+0 m    um:14412 m       um:+2 m
#   step FETCH MODE : 390 FDCEs have been modified
#   step FETCH MODE LD_FD_REWRITE : Done reg estimation for U0_M0_F0 with newRatio=0.000000.
#   step FETCH MODE LD_FD_REWRITE : Starting reg estimation for U0_M0_F1.
#   step Transform Async Flops : Starting
#   step Async xform Wire2Driver : Starting
#   step ASYNC XFORM : calculating drivers of 386184 hierarchy wires
#   step Async xform Wire2Driver : Done in     elapsed:0.1 s    user:0.5 s      system:0 s     %cpu:833.33       load:8.48       fm:161384 m    vm:16235 m       vm:+6 m    um:14422 m       um:+6 m
#   step ASYNC FD REWRITE : 57365 flip-flops transformed.

#   step Transform Async Flops : Done in       elapsed:1 s      user:1 s   system:0.13 s     %cpu:136.35       load:8.20       fm:161351 m    vm:16235 m       vm:+6 m    um:14444 m      um:+32 m
#   step FETCH MODE : 57365 FDCEs have been modified
#   step FETCH MODE LD_FD_REWRITE : Done reg estimation for U0_M0_F1 with newRatio=0.000000.
#   step TIMING ANALYSIS : dumping fpga directories for timing analysis
### warning in MLDM [KBD2309W] : current architecture is ZS5, EP1 delay model will be used before a specific delay model is available for this architecture
#   step MLDM : default delay for path with clkhub and gnetwork clkhub is on
#   step TRANSLATE_ATTRIBUTES : Translating attributes in FPGA 'U0_M0_F0'
### warning in TIMING ANALYSIS [KBD2092W] : Using ZFILTER_ENABLE_PATH on 'timing' command might increase the longest filter path
### warning in TIMING ANALYSIS [KBD2093W] : Using ZFILTER_ASYNC_SET_RESET_PATH on 'timing' command might increase the longest filter path
### warning in TIMING ANALYSIS [KBD2160W] : Using ZFILTER_FETCH_FEEDBACK on 'timing' command might increase the longest filter path
#   step TRANSLATE_ATTRIBUTES : Translating attributes in FPGA 'U0_M0_F1'
### warning in TIMING ANALYSIS [KBD2092W] : Using ZFILTER_ENABLE_PATH on 'timing' command might increase the longest filter path
### warning in TIMING ANALYSIS [KBD2093W] : Using ZFILTER_ASYNC_SET_RESET_PATH on 'timing' command might increase the longest filter path
### warning in TIMING ANALYSIS [KBD2160W] : Using ZFILTER_FETCH_FEEDBACK on 'timing' command might increase the longest filter path
#   step SERIALIZE : writing netlist 'timing_paths' into znl file 'tools/zTime/global_time.edf.gz'
#   step SERIALIZE : #bytes in: 61, #bytes out: 78, compression ratio: 0.782051
#   step POST-SPLIT MANIPULATION : Done in      elapsed:58 s     user:55 s      system:7 s     %cpu:107.09       load:8.20       fm:161237 m    vm:16340 m   vm:+10874 m    um:14548 m   um:+12765 m
#   step POST-SPLIT CHECK_RESOURCES : Starting
#   step POST-SPLIT CHECK_RESOURCES : Done in       elapsed:2 s      user:5 s   system:0.29 s     %cpu:197.05       load:7.86       fm:161188 m    vm:16344 m       vm:+4 m    um:14567 m       um:+7 m
#   step Post-split processing : Done in      elapsed:80 s     user:87 s      system:9 s     %cpu:121.39       load:7.86       fm:161188 m    vm:16344 m   vm:+10878 m    um:14567 m   um:+12810 m
#   step LO : LOGIC OPT: 0 black-boxes for useless memory inputs where replaced by respective constant in U0_M0_F0.
#   step LO : LOGIC OPT: 0 black-boxes for useless memory inputs where replaced by respective constant in U0_M0_F1.
#   step clustering : Done in     elapsed:125 s    user:195 s     system:36 s     %cpu:186.21       load:7.86       fm:161188 m    vm:16344 m   vm:+10886 m    um:14567 m   um:+13699 m
#   step post_split_interco : Starting
#   step post_split_interco : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:333.33       load:7.86       fm:161188 m    vm:16344 m       vm:+0 m    um:14567 m       um:+0 m
#   step zCoreBuild :      #################################################################
#   step zCoreBuild :      # VI. OUTPUT GENERATION.                                        #
#   step zCoreBuild :      #################################################################
#   step dumping : Starting
#   step zPar files : writing './zPar_cmds.tcl'
#   step MULTIQUIFY : Netlist number of modules was decreased by 0 to 1315.
#   step SERIALIZE : writing netlist 'zebu_top' into znl file './edif/zebu_top.edf.gz'
#   step SERIALIZE : #bytes in: 414, #bytes out: 334, compression ratio: 1.239521
#   step SERIALIZE : writing netlist 'zebu_top' into znl file './edif/U0_M0.edf.gz'
#   step SERIALIZE : #bytes in: 2453, #bytes out: 1139, compression ratio: 2.153644
#   step zPar files : writing './zPar_core_conf.tcl'
#   step Multiquify and signature generation : Starting
#   step parallel multiquify and signature generation: start : 
#   step MULTIQUIFY : Netlist number of modules was decreased by 796 to 1687.
#   step MULTIQUIFY : Netlist number of modules was decreased by 42684 to 24500.
#   step parallel multiquify and signature generation: end : 
#   step Multiquify and signature generation : Done in       elapsed:1 s      user:4 s   system:0.59 s     %cpu:254.13       load:7.86       fm:161081 m    vm:16344 m       vm:+0 m    um:14567 m       um:+0 m
#   step SERIALIZE : writing netlist 'UNIT0.MOD0.F0' into znl file './edif/U0_M0_F0.edf.gz'
#   step SERIALIZE : #bytes in: 5162174, #bytes out: 1173018, compression ratio: 4.400763
#   step SERIALIZE : writing netlist 'UNIT0.MOD0.F1' into znl file './edif/U0_M0_F1.edf.gz'
#   step SERIALIZE : #bytes in: 49070582, #bytes out: 12027575, compression ratio: 4.079840
#   step dumping : Done in       elapsed:7 s     user:10 s   system:0.70 s     %cpu:152.47       load:9.71       fm:161985 m    vm:16348 m       vm:+4 m    um:14571 m       um:+4 m
#   step zCoreBuild :      #################################################################
#   step zCoreBuild :      # VII. POST-PROCESSING REPORT.                                  #
#   step zCoreBuild :      #################################################################
#   step zCoreBuild : All defmapping path(s) found.
#   step DEBUG BUG : table empty
#
#
# Generated Netlist, REG statistics :
#
#
# Generated Netlist, REG statistics :
# +-------------+----------------+----------+
# |FPGA         |             REG|(*)MUXF7,8|
# +-------------+----------------+----------+
# |UNIT0.MOD0.F0|  25888 /8171520|        20|
# |UNIT0.MOD0.F1| 189635 /8171520|       498|
# +-------------+----------------+----------+
# |SUM          |215523 /16343040|       518|
# +-------------+----------------+----------+
#
# REG        : REG count in generated netlists / FPGA capacity. 
# (*)MUXF7,8 : MUXF7 and MUXF8 count in generated netlists. A cost of 1 register is associated to each MUXF7 or MUXF8, 
#              this additionnal cost is not included in the REG column. 
#
#
# Generated Netlist, LUT statistics :
#
#
# Generated Netlist, LUT statistics :
# +-------------+---------------+----------------------------+-----------------+------------+
# |FPGA         |            LUT|                   (**)MUXCY|LUT w/o weighting|      RAMLUT|
# +-------------+---------------+----------------------------+-----------------+------------+
# |UNIT0.MOD0.F0| 27025 /4085760|0/lut(0)/lut_no_weighting(0)|            24592| 128 /644800|
# |UNIT0.MOD0.F1|291651 /4085760|8/lut(8)/lut_no_weighting(8)|           256671| 195 /644800|
# +-------------+---------------+----------------------------+-----------------+------------+
# |SUM          |318676 /8171520|8/lut(8)/lut_no_weighting(8)|           281263|323 /1289600|
# +-------------+---------------+----------------------------+-----------------+------------+
#
# LUT               : LUT count in generated netlists, including RAMLUTs / FPGA capacity. 
# (**)MUXCY         : MUXCY count in generated netlists. Depending on connectivity, a cost of 1 LUT (modulo lut 
#                     weighting) is associated to MUXCY, this additionnal cost is not included in the LUT column. 
# LUT w/o weighting : LUT count in generated netlists if LUT weighting was not applied (include RAMLUTs) / FPGA 
#                     capacity. 
# RAMLUT            : RAMLUT count in generated netlists / FPGA capacity. 
#
#
# Generated Netlist, resource mapping summary :
#
#
# Generated Netlist, resource mapping summary :
# +-------------+----------------+----------+---------------+--------------+----------------------------+------------+--------+-------+-------+------------+------+
# |FPGA         |             REG|(*)MUXF7,8|            LUT|          LUT6|                   (**)MUXCY|      RAMLUT|    BRAM|   URAM|    DSP|CONTROLS SET|STATUS|
# +-------------+----------------+----------+---------------+--------------+----------------------------+------------+--------+-------+-------+------------+------+
# |UNIT0.MOD0.F0|  25888 /8171520|        20| 27025 /4085760| 4565 /4085760|0/lut(0)/lut_no_weighting(0)| 128 /644800| 2 /2158| 0 /320|0 /3840|        1160|    OK|
# |UNIT0.MOD0.F1| 189635 /8171520|       498|291651 /4085760|93519 /4085760|8/lut(8)/lut_no_weighting(8)| 195 /644800|50 /2158|98 /320|0 /3840|        3262|    OK|
# +-------------+----------------+----------+---------------+--------------+----------------------------+------------+--------+-------+-------+------------+------+
# |SUM          |215523 /16343040|       518|318676 /8171520|98084 /8171520|8/lut(8)/lut_no_weighting(8)|323 /1289600|52 /4316|98 /640|0 /7680|        4422|    --|
# +-------------+----------------+----------+---------------+--------------+----------------------------+------------+--------+-------+-------+------------+------+
#
# REG          : REG count in generated netlists / FPGA capacity. 
# (*)MUXF7,8   : MUXF7 and MUXF8 count in generated netlists. A cost of 1 register is associated to each MUXF7 or MUXF8, this additionnal cost is 
#                not included in the REG column. 
# LUT          : LUT count in generated netlists, including RAMLUTs / FPGA capacity. 
# LUT6         : LUT6 count in generated netlists. 
# (**)MUXCY    : MUXCY count in generated netlists. Depending on connectivity, a cost of 1 LUT (modulo lut weighting) is associated to MUXCY, this 
#                additionnal cost is not included in the LUT column. 
# RAMLUT       : RAMLUT count in generated netlists / FPGA capacity. 
# BRAM         : Block RAM count in generated netlists / FPGA capacity. 
# URAM         : Block URAM count in generated netlists / FPGA capacity. 
# DSP          : DSP count in generated netlists / FPGA capacity. 
# CONTROLS SET : Controls set estimation 
# STATUS       : FPGAs capacity status. Include design logics, zDelay, FWC, QiWC. 
#
#
# FPGA IO :
# Statistics on FPGA IOs
#
#
# FPGA IO :
# Statistics on FPGA IOs
# +-------------+---+-------+--------+-------+------+
# |FPGA         |CUT|Logical|Estimate|Deviat.|STATUS|
# +-------------+---+-------+--------+-------+------+
# |UNIT0.MOD0.F0| 40|     40|      46| 15.00%|    OK|
# |UNIT0.MOD0.F1| 40|     40|      46| 15.00%|    OK|
# +-------------+---+-------+--------+-------+------+
# |SUM          | 80|     80|      92| 15.00%|    --|
# +-------------+---+-------+--------+-------+------+
# CUT      : Number of ports at the interface of the FPGA. 
# Logical  : FPGA cut found in generated netlists. 
# Estimate : FPGA cut (partitioner estimates). 
# Deviat.  : Error between cut estimates and actual FPGA cuts. 
# STATUS   : FPGA cut status. 
#
# Max error FPGA CUT estimate: 15.000000.
#   step DEBUG BUG : table empty
#
#   step smart_metric_zcore : Starting
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into edif/smart_metric_zcore_U0_M0_F0.info with mode:zCore.
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into edif/smart_metric_zcore_U0_M0_F1.info with mode:zCore.
#   step smart_metric_zcore : Done in       elapsed:1 s      user:1 s      system:0 s      %cpu:98.31       load:9.26       fm:162740 m    vm:16348 m       vm:+0 m    um:14571 m       um:+0 m
#   step zCoreBuild : 
#   step zCoreBuild : done in     elapsed:149 s    user:239 s     system:40 s       %cpu:0.00       load:9.26 pid(374622), vmem(16348 m) 
#   step zCoreBuild : 

#   step zlog : Ran into 22 messages with id 'PLU0610W', yet only 20 were displayed in the log as per user request.
#   step zlog : Ran into 121 messages with id 'PRO1053F', yet only 20 were displayed in the log as per user request.
#   step zlog : Ran into 229 messages with id 'PRO1142W', yet only 20 were displayed in the log as per user request.
#   exec summary :  419 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : user 3m59.841s, sys 0m40.957s
#   exec summary : Total memory: 16740924 kB - RSS memory: 14921668 kB - Data memory: 16274540 kB
#   exec summary : Successful execution

# end time is Tue May 13 18:35:45 2025
#   step zCoreBuild : Saving AC report.
