{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from scipy import signal, constants, optimize\n",
    "%matplotlib inline\n",
    "np.set_printoptions(precision=3)\n",
    "\n",
    "import math\n",
    "import migen\n",
    "from migen import *"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 107,
   "metadata": {},
   "outputs": [],
   "source": [
    "from migen import *\n",
    "\n",
    "# CIC interpolation filter implementation\n",
    "#\n",
    "# * Designed with an eye on efficient use of resources, especially on ice40\n",
    "# * multi-channel time-domain-multuplexing, pipelined\n",
    "# * Using a wide BRAM for channel stage data storage\n",
    "# * one output sample per clock cycle\n",
    "#    (minimum output sample period per channel: number of channels)\n",
    "\n",
    "# TODO\n",
    "# [x] proper reset sequencing\n",
    "# [x] check ice40 ebr mapping/mask\n",
    "# [x] resource usage (clock domain (spi 2x16ch or word 3x11ch))\n",
    "# [ ] Fastino integration\n",
    "# [ ] per channel interpolation rates\n",
    "# [ ] bypass for rate change and fast bursting\n",
    "# ([ ] pipe draining: not possible/not required)\n",
    "# ([ ] non-power-of-two number of channels: not necessary)\n",
    "# ([ ] rate change/reset sequencing with output integrator\n",
    "#     forced update: not necessary)\n",
    "# ([ ] possibly n-by-m channels (iter-by-parallel) and a single BRAM:\n",
    "#     not necessary)\n",
    "\n",
    "\n",
    "class CIC(Module):\n",
    "    def __init__(self, width=16, rate_width=9, order=3, channels=4):\n",
    "        \"\"\"\n",
    "        width: input and output data width in bits including sign bit\n",
    "        rate_width: rate ratio register width\n",
    "        order: polynomial order (3 for cubic interpolation),\n",
    "            CIC terminology order is `order + 1`\n",
    "        channels: number of channels\n",
    "        \"\"\"\n",
    "        # rate change, rate ratio is `r_output/r_input = rate + 1`\n",
    "        self.rate = Signal(rate_width)\n",
    "        # output right shift to compensate filter gain\n",
    "        # filter gain is (rate + 1)**order\n",
    "        # gain_shift should be ceil(order*log2(rate + 1))\n",
    "        self.gain_shift = Signal(max=order*rate_width + 1)\n",
    "        # clear combs and integrators to establish new rate\n",
    "        self.rate_stb = Signal()\n",
    "\n",
    "        # current input sample for the given channel, must only change\n",
    "        # after `x_ack` is asserted\n",
    "        self.x = Signal((width, True), reset_less=True)\n",
    "        # current channel\n",
    "        self.xi = Signal(max=channels)\n",
    "        # rate cycle complete\n",
    "        self.x_ack = Signal()\n",
    "\n",
    "        # output sample for given output channel\n",
    "        self.y = Signal((width, True), reset_less=True)\n",
    "        # output channel\n",
    "        self.yi = Signal(max=channels)\n",
    "        # output sample valid\n",
    "        self.y_stb = Signal()\n",
    "\n",
    "        ###\n",
    "\n",
    "        channel = Signal(max=channels)\n",
    "        rate_cnt = Signal(rate_width)\n",
    "        we = Signal(1 + order)\n",
    "        rst = Signal(2*order)\n",
    "\n",
    "        self.sync += [\n",
    "            channel.eq(channel + 1),\n",
    "            we[1:].eq(we),\n",
    "            rst[1:].eq(rst),\n",
    "            If(channel == channels - 1,\n",
    "                channel.eq(0),\n",
    "                rate_cnt.eq(rate_cnt - 1),\n",
    "                we[0].eq(0),\n",
    "                If(rate_cnt == 0,\n",
    "                    rate_cnt.eq(self.rate),\n",
    "                    we[0].eq(1),\n",
    "                    rst[0].eq(0),\n",
    "                ),\n",
    "            ),\n",
    "            If(self.rate_stb,\n",
    "                channel.eq(0),\n",
    "                rate_cnt.eq(0),\n",
    "                we[0].eq(1),\n",
    "                rst[0].eq(1),\n",
    "            )\n",
    "        ]\n",
    "\n",
    "        # See Hogenauer1981 for register growth\n",
    "        comb = [width + n for n in range(order)]\n",
    "        integ = [width + order + (rate_width - 1)*(n + 1) for n in range(order)]\n",
    "\n",
    "        comb_r = [Signal((w, True)) for w in comb]\n",
    "        integ_r = [Signal((w, True)) for w in integ]\n",
    "        comb_w = [Signal((w, True), reset_less=True) for w in comb]\n",
    "        integ_w = [Signal((w, True), reset_less=True) for w in integ]\n",
    "\n",
    "        mem = Memory(sum(comb + integ), channels)\n",
    "        mem_r = mem.get_port()\n",
    "        mem_w = mem.get_port(write_capable=True, we_granularity=1)\n",
    "        self.specials += mem, mem_r, mem_w\n",
    "\n",
    "        # for the integrators for a given channel, read is 2 cycles ahead of\n",
    "        # write:\n",
    "        #   0: read addr; 1: integ_r and old z, 2; new z and comb_w write-back\n",
    "        # for the combs there would only be one cycle:\n",
    "        #   0: read addr; 1: comb_r, old z, and comb_w write-back; 2: new z\n",
    "        # add one delay register at the read port to match the integrator\n",
    "        # read-write pointer spacing:\n",
    "        #   0: read addr; 1: mem_dat_r; 2: comb_r, old z, and comb_w write-back; 3: new z\n",
    "        # or delay at the write port:\n",
    "        #   0: read addr; 1: comb_r, old z, and z1 store, 2: new z and comb_w write-back\n",
    "        self.comb += [\n",
    "            Cat(comb_r, integ_r).eq(mem_r.dat_r),\n",
    "            mem_r.adr.eq(channel + 2),  # offset by 1 for simplicity\n",
    "            mem_w.dat_w.eq(Cat(comb_w, integ_w)),\n",
    "            mem_w.adr.eq(channel),  # offset by 1 for simplicity\n",
    "            mem_w.we.eq(Cat(\n",
    "                [Replicate(we[n + 1], w) for n, w in enumerate(comb)],\n",
    "                Replicate(1, sum(integ))\n",
    "            )),\n",
    "            self.xi.eq(channel),\n",
    "            self.x_ack.eq(we[0]),\n",
    "            self.yi.eq(channel - 2*order),  # 2*order pipeline latency\n",
    "            self.y_stb.eq(1),\n",
    "        ]\n",
    "\n",
    "        z = self.x\n",
    "        for i, (cr, cw) in enumerate(zip(comb_r, comb_w)):\n",
    "            z1 = Signal((len(cw) + 1, True), reset_less=True)\n",
    "            self.sync += [\n",
    "                cw.eq(z),\n",
    "                z1.eq(z - cr),\n",
    "                If(rst[i],\n",
    "                    cw.eq(0),\n",
    "                    z1.eq(0),\n",
    "                ),\n",
    "            ]\n",
    "            z = z1\n",
    "        for i, (ir, iw) in enumerate(zip(integ_r, integ_w)):\n",
    "            self.sync += [\n",
    "                iw.eq(ir + z),\n",
    "                If(rst[order + i],\n",
    "                    iw.eq(0),\n",
    "                ),\n",
    "            ]\n",
    "            z = iw\n",
    "        self.comb += self.y.eq(z >> self.gain_shift)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 106,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/* Machine-generated using Migen */\n",
      "module top(\n",
      "\tinput sys_clk,\n",
      "\tinput sys_rst\n",
      ");\n",
      "\n",
      "reg [8:0] cic_rate = 9'd0;\n",
      "reg [4:0] cic_gain_shift = 5'd0;\n",
      "reg cic_rate_stb = 1'd0;\n",
      "reg signed [15:0] cic_x = 16'sd0;\n",
      "wire [1:0] cic_xi;\n",
      "wire cic_x_ack;\n",
      "wire signed [15:0] cic_y;\n",
      "wire [1:0] cic_yi;\n",
      "wire cic_y_stb;\n",
      "reg [1:0] cic_channel = 2'd0;\n",
      "reg [8:0] cic_rate_cnt = 9'd0;\n",
      "reg [3:0] cic_we = 4'd0;\n",
      "reg [5:0] cic_rst = 6'd0;\n",
      "wire signed [15:0] cic_comb_r0;\n",
      "wire signed [16:0] cic_comb_r1;\n",
      "wire signed [17:0] cic_comb_r2;\n",
      "wire signed [26:0] cic_integ_r0;\n",
      "wire signed [34:0] cic_integ_r1;\n",
      "wire signed [42:0] cic_integ_r2;\n",
      "reg signed [15:0] cic_comb_w0 = 16'sd0;\n",
      "reg signed [16:0] cic_comb_w1 = 17'sd0;\n",
      "reg signed [17:0] cic_comb_w2 = 18'sd0;\n",
      "reg signed [26:0] cic_integ_w0 = 27'sd0;\n",
      "reg signed [34:0] cic_integ_w1 = 35'sd0;\n",
      "reg signed [42:0] cic_integ_w2 = 43'sd0;\n",
      "wire [1:0] cic_mem_r_adr;\n",
      "wire [155:0] cic_mem_r_dat_r;\n",
      "wire [1:0] cic_mem_w_adr;\n",
      "wire [155:0] cic_mem_w_dat_r;\n",
      "wire [155:0] cic_mem_w_we;\n",
      "wire [155:0] cic_mem_w_dat_w;\n",
      "reg signed [16:0] cic_z10 = 17'sd0;\n",
      "reg signed [17:0] cic_z11 = 18'sd0;\n",
      "reg signed [18:0] cic_z12 = 19'sd0;\n",
      "\n",
      "// synthesis translate_off\n",
      "reg dummy_s;\n",
      "initial dummy_s <= 1'd0;\n",
      "// synthesis translate_on\n",
      "\n",
      "assign {cic_integ_r2, cic_integ_r1, cic_integ_r0, cic_comb_r2, cic_comb_r1, cic_comb_r0} = cic_mem_r_dat_r;\n",
      "assign cic_mem_r_adr = (cic_channel + 2'd2);\n",
      "assign cic_mem_w_dat_w = {cic_integ_w2, cic_integ_w1, cic_integ_w0, cic_comb_w2, cic_comb_w1, cic_comb_w0};\n",
      "assign cic_mem_w_adr = cic_channel;\n",
      "assign cic_mem_w_we = {{105{1'd1}}, {18{cic_we[3]}}, {17{cic_we[2]}}, {16{cic_we[1]}}};\n",
      "assign cic_xi = cic_channel;\n",
      "assign cic_x_ack = cic_we[0];\n",
      "assign cic_yi = (cic_channel - 3'd6);\n",
      "assign cic_y_stb = 1'd1;\n",
      "assign cic_y = (cic_integ_w2 >>> cic_gain_shift);\n",
      "\n",
      "always @(posedge sys_clk) begin\n",
      "\tcic_channel <= (cic_channel + 1'd1);\n",
      "\tcic_we[3:1] <= cic_we;\n",
      "\tcic_rst[5:1] <= cic_rst;\n",
      "\tif ((cic_channel == 2'd3)) begin\n",
      "\t\tcic_channel <= 1'd0;\n",
      "\t\tcic_rate_cnt <= (cic_rate_cnt - 1'd1);\n",
      "\t\tcic_we[0] <= 1'd0;\n",
      "\t\tif ((cic_rate_cnt == 1'd0)) begin\n",
      "\t\t\tcic_rate_cnt <= cic_rate;\n",
      "\t\t\tcic_we[0] <= 1'd1;\n",
      "\t\t\tcic_rst[0] <= 1'd0;\n",
      "\t\tend\n",
      "\tend\n",
      "\tif (cic_rate_stb) begin\n",
      "\t\tcic_channel <= 1'd0;\n",
      "\t\tcic_rate_cnt <= 1'd0;\n",
      "\t\tcic_we[0] <= 1'd1;\n",
      "\t\tcic_rst[0] <= 1'd1;\n",
      "\tend\n",
      "\tcic_comb_w0 <= cic_x;\n",
      "\tcic_z10 <= (cic_x - cic_comb_r0);\n",
      "\tif (cic_rst[0]) begin\n",
      "\t\tcic_comb_w0 <= 1'd0;\n",
      "\t\tcic_z10 <= 1'd0;\n",
      "\tend\n",
      "\tcic_comb_w1 <= cic_z10;\n",
      "\tcic_z11 <= (cic_z10 - cic_comb_r1);\n",
      "\tif (cic_rst[1]) begin\n",
      "\t\tcic_comb_w1 <= 1'd0;\n",
      "\t\tcic_z11 <= 1'd0;\n",
      "\tend\n",
      "\tcic_comb_w2 <= cic_z11;\n",
      "\tcic_z12 <= (cic_z11 - cic_comb_r2);\n",
      "\tif (cic_rst[2]) begin\n",
      "\t\tcic_comb_w2 <= 1'd0;\n",
      "\t\tcic_z12 <= 1'd0;\n",
      "\tend\n",
      "\tcic_integ_w0 <= (cic_integ_r0 + cic_z12);\n",
      "\tif (cic_rst[3]) begin\n",
      "\t\tcic_integ_w0 <= 1'd0;\n",
      "\tend\n",
      "\tcic_integ_w1 <= (cic_integ_r1 + cic_integ_w0);\n",
      "\tif (cic_rst[4]) begin\n",
      "\t\tcic_integ_w1 <= 1'd0;\n",
      "\tend\n",
      "\tcic_integ_w2 <= (cic_integ_r2 + cic_integ_w1);\n",
      "\tif (cic_rst[5]) begin\n",
      "\t\tcic_integ_w2 <= 1'd0;\n",
      "\tend\n",
      "\tif (sys_rst) begin\n",
      "\t\tcic_channel <= 2'd0;\n",
      "\t\tcic_rate_cnt <= 9'd0;\n",
      "\t\tcic_we <= 4'd0;\n",
      "\t\tcic_rst <= 6'd0;\n",
      "\tend\n",
      "end\n",
      "\n",
      "reg [155:0] mem[0:3];\n",
      "reg [1:0] memadr;\n",
      "reg [1:0] memadr_1;\n",
      "always @(posedge sys_clk) begin\n",
      "\tmemadr <= cic_mem_r_adr;\n",
      "end\n",
      "\n",
      "always @(posedge sys_clk) begin\n",
      "\tif (cic_mem_w_we[0])\n",
      "\t\tmem[cic_mem_w_adr][0:0] <= cic_mem_w_dat_w[0:0];\n",
      "\tif (cic_mem_w_we[1])\n",
      "\t\tmem[cic_mem_w_adr][1:1] <= cic_mem_w_dat_w[1:1];\n",
      "\tif (cic_mem_w_we[2])\n",
      "\t\tmem[cic_mem_w_adr][2:2] <= cic_mem_w_dat_w[2:2];\n",
      "\tif (cic_mem_w_we[3])\n",
      "\t\tmem[cic_mem_w_adr][3:3] <= cic_mem_w_dat_w[3:3];\n",
      "\tif (cic_mem_w_we[4])\n",
      "\t\tmem[cic_mem_w_adr][4:4] <= cic_mem_w_dat_w[4:4];\n",
      "\tif (cic_mem_w_we[5])\n",
      "\t\tmem[cic_mem_w_adr][5:5] <= cic_mem_w_dat_w[5:5];\n",
      "\tif (cic_mem_w_we[6])\n",
      "\t\tmem[cic_mem_w_adr][6:6] <= cic_mem_w_dat_w[6:6];\n",
      "\tif (cic_mem_w_we[7])\n",
      "\t\tmem[cic_mem_w_adr][7:7] <= cic_mem_w_dat_w[7:7];\n",
      "\tif (cic_mem_w_we[8])\n",
      "\t\tmem[cic_mem_w_adr][8:8] <= cic_mem_w_dat_w[8:8];\n",
      "\tif (cic_mem_w_we[9])\n",
      "\t\tmem[cic_mem_w_adr][9:9] <= cic_mem_w_dat_w[9:9];\n",
      "\tif (cic_mem_w_we[10])\n",
      "\t\tmem[cic_mem_w_adr][10:10] <= cic_\n"
     ]
    }
   ],
   "source": [
    "print(str(fhdl.verilog.convert(CIC()))[:4000])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 90,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "12 4\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAYwAAAD4CAYAAAD//dEpAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjMuMiwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy8vihELAAAACXBIWXMAAAsTAAALEwEAmpwYAAAdVUlEQVR4nO3df5BV9Znn8fdH2pBsFAQkUWgQHTSEmEgC+KOGyTrIr0lR0UwZA7NbUtGS1TGT7DpTu0GrYsRKdrNTm8ySzDiD0QTdBO1yJqOlEtJMr7PDFGLDRKK2TWx/sHQgiukef2wSQrfP/nG/3bn3cm/3oW8390d/XlW3uPc553v72xblw/k+3+ccRQRmZmbDOaXaEzAzs/rghGFmZpk4YZiZWSZOGGZmlokThpmZZdJU7QmMlTPPPDPmzJlT7WmYmdWVvXv3vh4R00sda9iEMWfOHPbs2VPtaZiZ1RVJB8od85KUmZll4oRhZmaZOGGYmVkmThhmZpaJE4aZmWVSVwlD0ipJ+yV1SfpitedjZjae1E3CkDQB+EvgD4D5wFpJ88fiZ22/dyMP/IfL2X7vxpKfs8ZKnbOvrYVtG29gX1vLkDEzs1qjerm9uaTLgC9HxMr0eQNARPzXUucvWrQoRtKHsf3ejbz/61tp6oe+CdC5ci7ztncNfn71lrUABeeUipUad9acecTnbx+MadMdACVjh3a2MmPJci5aeg2QSyrFMTOz0SZpb0QsKnWsnhr3ZgIH8z53A5fknyBpPbAeYPbs2SP6Ib2725jZDxMC6IfTnn2JprzPvbvbcpMZJlZq3FvPPc28vFjnYw8AFMT2b7mL39n7c2b1Q1/LTvZtys0rPn97Qeyipdc4iZjZSVVPCUMlYgWXRxGxGdgMuSuMkfyQKZcspe+ft0L6F//bF55H38+6Bj9PuWQpQME5pWKlxv3y8PP0TWAwNmHqxNy4vFj/r94oSDSdjz3AeydPY1Ze7ODO1tzvW5RE4PgrEzOz0VJPCaMbmJX3uRk4NNo/ZOV1X2I7uSuCKZcsZc11X2L7hzYOfl553ZcACs4pFSs1rrN9B2+//lkO/eJdvG/ab/jgiusBCmLveu8c+jpeKUgqp5w9qyCpnNI8i0M7WwuSyCst99O8s8tXIWY2ZuqphtEE/BS4AvgZ0A78UUQ8V+r8kdYwxlpn+w56O9qYMn8p8xYvOy4G8Pb3P8trKYGc9kffobejjXc/vYWf/2IiZ007yq8XrOPN/ncX1ExeXHg2H3jqMBMC+gUH1y5hxpLlx9VHnDTMbCgNUcOIiD5JnyP3D/kJwL3lkkUtm7d4GaREUS7WyXc41tHGaSmpdALnvHQ3H570S47RxIH5S6GjjVj+JgdTEjnlzAX07T08eBUyY8ny465CDu5s9VWHmY1Y3SQMgIh4HHi82vMYa8UJJJc0thZcmRQnkd9csIi+5TsHl7ZOO30qM5Ysp69lZ0ES2dfWUrKAbmY2nLpKGOPZcEnknY42Fk56m6bJ79AXp9De0cZl677K9ls6f1tHWXoN2zbe4KsOMxuRuqlhnKharWGMlc72HZzz6FpOpS+3bLV6K8BxsaNv9WTqBXHSMBufhqph1E2ntw1t3uJlHFi9lfbzbuLA6q3MW7yM3o42TqWPJr3DqfTR29HGRUuvQZvu4ODaJYOJ4dDO1sGtvE39ua25ZmbFvCTVQIqXrabMX8qxl+6GyF1hDOzCmnj6VM44ZzoTT58KULbW4SUqM8vnhNHAShbL09LVXPo49tLddLI1V8PYlKtnzFiyHCjdWW5m45sTRoMrvuro7WhjblqmInLLVCxexkVLrxlMCuUK42Y2vrmGMc5Mmb+UYzTRF6cULFN1tu9g15Zb6WzfkVuimpBrABxYogLfVddsvPMuqXGouNu81A6ro2/1FNQwBvo3vJPKrLE1RKe3jZ4sy1SXrftqQUIo1zVuZuOHl6Ss7DJVvnLLVGY2fvgKw8rupsr/XLyTyg92Mht/XMOw45SqacwrumEi4LqGWQNyp7edkFId4qW4Q9xsfHHCsONkqWmA6xpm441rGHacUjUNOH47bqm6hmsaZo3LNQzLJEtdwzUNs/rnGoZVLEtdwzUNs8bmhGGZuFfDzFzDsEzK1TXylevVMLPG4BqGVaS4EF6KC+Fm9cP3krIxUerZGuUK4X62hln9G7MahqQvS/qZpKfT6xN5xzZI6pK0X9LKvPhCSc+kY5skKcUnSnowxXdLmjNW87bsXAg3G1/Guuj9jYhYkF6PA0iaD6wBPgSsAv5K0oR0/l3AeuD89FqV4tcDvRExF/gG8LUxnrdl4EK42fhSjSWpK4EHIuIo8LKkLuBiSa8AkyJiF4Ck+4CrgG1pzJfT+IeAb0lSNGoBpk64EG42vox1wvicpGuBPcCfRkQvMBN4Mu+c7hQ7lt4Xx0l/HgSIiD5JbwDTgNfzf5ik9eSuUJg9e/ao/zJ2vOJna5SS//hXM6tfFS1JSdoh6dkSryvJLS/9DrAAOAz8j4FhJb4qhogPNaYwELE5IhZFxKLp06ef6K9joyD/Ua9D8eNezepPRVcYETH0Py0TSXcDj6aP3cCsvMPNwKEUby4Rzx/TLakJmAz0jHzmNhay7JoC75wyq1djuUvq7LyPnwKeTe8fAdaknU/nkituPxURh4G3JF2adkddCzycN2Zden810Ob6Re3xbdHNGttY7pL672mL7E+A3wf+E0BEPAe0AB3AD4GbI6I/jbkJ+DbQBbxIruANcA8wLRXIbwG+OIbzthHybdHNGps7vW1UZen8Bnd/m9WqoTq9nTDMzGyQb29uZmYV872kbMz5BoVmjcEJw8aUb1Bo1ji8JGVjyjcoNGscThg2pnyDQrPG4SUpG1O+QaFZ4/C2WjMzG+RttWZmVjEvSVlVeKutWf1xwrCTzlttzeqTl6TspPNWW7P65IRhJ5232prVJy9J2UnnrbZm9cnbas3MbJC31ZqZWcWcMMzMLBPXMKwm+El9ZrXPCcOqLktfBrg3w6zavCRlVZelLwPcm2FWbU4YVnVZ+jLAvRlm1VZRwpD0aUnPSXpH0qKiYxskdUnaL2llXnyhpGfSsU2SlOITJT2Y4rslzckbs07SC+m1rpI5W+2Zt3gZB1Zvpf28mziwuvRyFOSWn7TpDg6uXYI23eHlKLOTrKI+DEkfBN4B/gb4s4jYk+Lzga3AxcAMYAdwQUT0S3oK+ALwJPA4sCkitkn6Y+AjEXGjpDXApyLiM5KmAnuARUAAe4GFEdE71Nzch2FmduLGrA8jIp6PiP0lDl0JPBARRyPiZaALuFjS2cCkiNgVuUx1H3BV3pgt6f1DwBXp6mMl0BoRPSlJtAKrKpm3mZmduLGqYcwEDuZ97k6xmel9cbxgTET0AW8A04b4LjMzO4mG3VYraQdwVolDt0XEw+WGlYjFEPGRjin8odJ6YD3A7Nmzy0zN6oWfmWFWW4ZNGBFRvouqvG5gVt7nZuBQijeXiOeP6ZbUBEwGelL88qIxT5SZ62ZgM+RqGCOYt9UIPzPDrPaM1ZLUI8CatPPpXOB84KmIOAy8JenSVJ+4Fng4b8zADqirgbZU59gOrJA0RdIUYEWKWQPzMzPMak+l22o/JakbuAx4TNJ2gIh4DmgBOoAfAjdHRH8adhPwbXKF8BeBbSl+DzBNUhdwC/DF9F09wJ1Ae3ptTDFrYH5mhlnt8e3NrWa5hmF28g21rdYJw8zMBvl5GGZmVjEnDDMzy8QJw8zMMvHzMKyuuBBuVj1OGFY33MxnVl1ekrK64WY+s+pywrC64WY+s+rykpTVjXmLl9HJ1iFrGBctvYZ9m+Cgaxhmo86Ne2ZmNsiNe2ZmVjEnDDMzy8QJw8zMMnHR2+palkY+cDOf2WhwwrC6laWRD9zMZzZavCRldStLIx+4mc9stDhhWN3K0sgHbuYzGy1ekrK6laWRD9zMZzZa3LhnZmaD3LhnZmYVc8IwM7NMnDDMzCyTihKGpE9Lek7SO5IW5cXnSPqVpKfT66/zji2U9IykLkmbJCnFJ0p6MMV3S5qTN2adpBfSa10lc7bG19m+g11bbqWzfUfZc/a1tbBt4w3sa2s5iTMzq2+V7pJ6FvhD4G9KHHsxIhaUiN8FrAeeBB4HVgHbgOuB3oiYK2kN8DXgM5KmArcDi4AA9kp6JCJ6K5y7NSA/lc9s7FR0hRERz0fE/qznSzobmBQRuyK3Pes+4Kp0+EpgS3r/EHBFuvpYCbRGRE9KEq3kkozZcfxUPrOxM5Y1jHMl/VjSP0r6vRSbCXTnndOdYgPHDgJERB/wBjAtP15iTAFJ6yXtkbTnyJEjo/ebWN3wU/nMxs6wS1KSdgBnlTh0W0Q8XGbYYWB2RPxC0kLg7yV9CFCJcwcaQcodG2pMYTBiM7AZcn0YZeZmDcxP5TMbO8MmjIgofwvQ8mOOAkfT+72SXgQuIHd10Jx3ajNwKL3vBmYB3ZKagMlAT4pfXjTmiROdk40f8xYvgyHuXAu5pOFEYXZixmRJStJ0SRPS+/OA84GXIuIw8JakS1N94lpg4CrlEWBgB9TVQFuqc2wHVkiaImkKsCLFzMzsJKpol5SkTwHfBKYDj0l6OiJWAh8HNkrqA/qBGyOiJw27Cfgu8B5yu6O2pfg9wP2SushdWawBiIgeSXcC7em8jXnfZWZmJ4nvJWVmZoOGupeU71Zr40KWJ/P5qXxmQ3PCsIbnZj6z0eF7SVnDczOf2ehwwrCG52Y+s9HhJSlreG7mMxsd3iVlZmaD/MQ9MzOrmBOGmZll4oRhZmaZuOht41KWRj5wM59ZPicMG3eyNPKBm/nMinlJysadLI184GY+s2JOGDbuZGnkAzfzmRXzkpSNO1ka+cDNfGbF3LhnZmaD3LhnZmYVc8IwM7NMnDDMzCwTJwwzM8vEu6TMEj/G1WxoThhm+DGuZllUtCQl6c8ldUr6iaQfSDoj79gGSV2S9ktamRdfKOmZdGyTJKX4REkPpvhuSXPyxqyT9EJ6ratkzmal+DGuZsOrtIbRClwYER8BfgpsAJA0H1gDfAhYBfyVpAlpzF3AeuD89FqV4tcDvRExF/gG8LX0XVOB24FLgIuB2yVNqXDeZgX8GFez4VW0JBURP8r7+CRwdXp/JfBARBwFXpbUBVws6RVgUkTsApB0H3AVsC2N+XIa/xDwrXT1sRJojYieNKaVXJLZWsnczfL5Ma5mwxvNGsZ1wIPp/UxyCWRAd4odS++L4wNjDgJERJ+kN4Bp+fESYwpIWk/u6oXZs2dX8KvYeDRv8TIY4lbnkEsaThQ2Xg2bMCTtAM4qcei2iHg4nXMb0Ad8b2BYifNjiPhIxxQGIzYDmyF3a5BS55iZ2cgMmzAiYsh/cqUi9Grgivjtjam6gVl5pzUDh1K8uUQ8f0y3pCZgMtCT4pcXjXliuHmbmdnoqnSX1CrgvwCfjIhf5h16BFiTdj6dS664/VREHAbeknRpqk9cCzycN2ZgB9TVQFtKQNuBFZKmpGL3ihQzG3Od7TvYteVWOtt3lD1nX1sL2zbewL62lpM4M7OTr9IaxreAiUBr2h37ZETcGBHPSWoBOsgtVd0cEf1pzE3Ad4H3kCt2b0vxe4D7U4G8h9wuKyKiR9KdQHs6b+NAAdxsLLk3w6xQpbuk5g5x7CvAV0rE9wAXloj/Gvh0me+6F7h35DM1O3G9HW3MTb0ZROrNKEoYh3a2Miv1ZtCf20HlhGGNyveSMivDvRlmhXxrELMy3JthVshP3DMzs0F+4p6ZmVXMCcPMzDJxwjAzs0xc9DY7AVkesgR+0JI1JicMs4yyNPKBm/mscXlJyiyjLA9ZAj9oyRqXE4ZZRlka+cDNfNa4vCRlllGWRj5wM581LjfumZnZIDfumZlZxZwwzMwsE9cwzCrk3gwbL5wwzCrg3gwbT7wkZVYB92bYeOKEYVYB92bYeOIlKbMKuDfDxhP3YZiZ2SD3YZiZWcUqShiS/lxSp6SfSPqBpDNSfI6kX0l6Or3+Om/MQknPSOqStEmSUnyipAdTfLekOXlj1kl6Ib3WVTJnMzMbmUqvMFqBCyPiI8BPgQ15x16MiAXpdWNe/C5gPXB+eq1K8euB3oiYC3wD+BqApKnA7cAlwMXA7ZKmVDhvszHV2b6DXVtupbN9R9lz9rW1sG3jDexrazmJMzMbuYoSRkT8KCL60scngeahzpd0NjApInZFrnhyH3BVOnwlsCW9fwi4Il19rARaI6InInrJJalVmNWogd6MxS/dxTmPri2ZNAb7MrbuJD5/u5OG1YXRrGFcB2zL+3yupB9L+kdJv5diM4HuvHO6U2zg2EGAlITeAKblx0uMKSBpvaQ9kvYcOXKk0t/HbESy9Ga4L8Pq0bAJQ9IOSc+WeF2Zd85tQB/wvRQ6DMyOiI8CtwDflzQJUIkfMbBNq9yxocYUBiM2R8SiiFg0ffr04X41szGRpTfDfRlWj4btw4iI8jfHIVeQBlYDV6RlJiLiKHA0vd8r6UXgAnJXB/nLVs3AofS+G5gFdEtqAiYDPSl+edGYJ4abt1m1ZOnNcF+G1aOK+jAkrQK+DvzbiDiSF58O9EREv6TzgH8CPhwRPZLagT8BdgOPA9+MiMcl3ZzOuVHSGuAPI+KaVPTeC3wsff2/AAsjomeoubkPw8zsxA3Vh1Fpp/e3gIlAa9od+2TaEfVxYKOkPqAfuDHvf/A3Ad8F3kOu5jFQ97gHuF9SF7krizUAKcncCbSn8zYOlyzMzGz0udPbzMwGjeUVhplllOW5GX5mhtUyJwyzkyDLczP8zAyrdb6XlNlJ4N4MawROGGYngXszrBF4ScrsJHBvhjUC75IyM7NB3iVlVoOy7JoC75yy2uGEYVYFWXZNgXdOWW1x0dusCrLsmgLvnLLa4oRhVgVZdk2Bd05ZbfGSlFkVZNk1Bd45ZbXFu6TMzGyQd0mZ1Qnfb8pqmROGWY3w/aas1rnobVYjfL8pq3VOGGY1wvebslrnJSmzGuH7TVmt8y4psxrnQridTN4lZVanXAi3WuIahlkNcyHcaokThlkNcyHcaklFCUPSnZJ+IulpST+SNCPv2AZJXZL2S1qZF18o6Zl0bJMkpfhESQ+m+G5Jc/LGrJP0Qnqtq2TOZvVk3uJlHFi9lfbzbuLA6txyVGf7DnZtuZXO9h1AbvlJm+7g4NolaNMdg8tR+9pa2LbxBva1tVTzV7AGUlHRW9KkiHgzvf88MD8ibpQ0H9gKXAzMAHYAF0REv6SngC8ATwKPA5siYpukPwY+ksavAT4VEZ+RNBXYAywCAtgLLIyI3qHm5qK3NaKBmsap9HGMpsEkUmygrtHUn7vqyE8kZkMZquhd0RXGQLJI3kvuf+gAVwIPRMTRiHgZ6AIulnQ2MCkidkUuU90HXJU3Zkt6/xBwRbr6WAm0RkRPShKtwKpK5m1Wr3xbdKumimsYkr4i6SDw74AvpfBM4GDead0pNjO9L44XjImIPuANYNoQ31VqLusl7ZG058iRI5X8WmY1ybdFt2oadlutpB3AWSUO3RYRD0fEbcBtkjYAnwNuB1Ti/BgizgjHFAYjNgObIbckVeocs3pWrrmvuFejVIOfezWsUsMmjIgo/7DhQt8HHiOXMLqBWXnHmoFDKd5cIk7emG5JTcBkoCfFLy8a80TGOZk1nHmLl0Fe3aJcr8ZFS68pKIC7V8MqVekuqfPzPn4S6EzvHwHWpJ1P5wLnA09FxGHgLUmXpvrEtcDDeWMGdkBdDbSlOsd2YIWkKZKmACtSzMxwr4adPJV2ev83SR8A3gEOADcCRMRzklqADqAPuDki+tOYm4DvAu8BtqUXwD3A/ZK6yF1ZrEnf1SPpTqA9nbcxInoqnLdZw5gyfynHXroboq+grpG/TDVjyXL6WnZCf2FNw8tUdiJ8LymzBlBcwyi1/fboWz0FycFbb60U30vKrMEV1zV6O9qYm5apiNwy1WXrvlqQEA7tbGVWWqaiP1cgd8KwofjWIGYNqNT22+IO8XJbb90hbuX4CsOsARVvvwWO20lVbuutd1NZOU4YZg0qf5lq15Zbj1uiYvEyJp4+lTPOmc7E06cCpZepBuIujJsThtk4UGonVan+jeLdVE1nTPEVhw1yDcNsHCh119tS/RsXLb2GV29Zy7Mffz+v3rKWvn/tLdm/4TrH+OQrDLNxongnVbmrjo8f+CanntXHsQPP8X/O+RP6JlDQv1GuzuGejsbnhGE2TpW6L1VxrWPy2130LX+bQ794F++b9htOO30qL297sGSdoziJgGsfjcYJw2wcG+6qQ4gFk96mafI79MUptHe0cUrzrIKrjlOaZx1XLH+l5X6ad3ZlugrxlUn9cMIws0HFVx2TgWOPPl5425GONmL5mxz8xUTOmnaUSRN+zZtFSeSXb74+WPugHzofewAofRVSHPv5K5307m5jyiVLWXld7okJ2+/dOGwsyzlj/V21Om60+NYgZjakLLcd6e1o491Pb+HnKYkcbprFjG1vDN525OW1C+jvOcq8x59nQuSaBTs/8UGAgljHR6dwwU96B8e9estaAN7/9a1DxjpXzmXe9q4THjea31Wr4040afjWIGY2YsXLVqVqH53AOS/dzYcn/ZJjNPGbCz9NX99fDNY+Prjiep7/0T0FVyETpk4EKFze+s1bBVcmvbtzd96dOUzstGdfGtG40fyumh03ilcZThhmdsKGSyKXLF5G55yLONbRxml5D3p6+/XPFiSR4ljTjFX0df62D2TKJbku9b5/3jpk7O0Lz6PvZ10nPG40v6uWx40WJwwzGxWlksjxSeU7xyWR/NhVi5exfVqJdXkYMrbmui+x/UMnPm40v6uWx40W1zDMzGzQUDUMd3qbmVkmThhmZpaJE4aZmWXihGFmZpk4YZiZWSZOGGZmlknDbquVdAQ4UMFXnAm8PkrTOZnqdd7guVeL514dtTr3cyJieqkDDZswKiVpT7m9yLWsXucNnnu1eO7VUY9z95KUmZll4oRhZmaZOGGUt7naExihep03eO7V4rlXR93N3TUMMzPLxFcYZmaWiROGmZll4oRRRNIqSfsldUn6YrXnMxRJ90p6TdKzebGpklolvZD+nFLNOZYjaZak/y3peUnPSfpCitf8/CW9W9JTkvalud+R4jU/dwBJEyT9WNKj6XO9zPsVSc9IelrSnhSrl7mfIekhSZ3p7/xl9TL3fE4YeSRNAP4S+ANgPrBW0vzqzmpI3wVWFcW+CPxDRJwP/EP6XIv6gD+NiA8ClwI3p//W9TD/o8DSiLgIWACsknQp9TF3gC8Az+d9rpd5A/x+RCzI61+ol7n/T+CHETEPuIjcf/96mftvRYRf6QVcBmzP+7wB2FDteQ0z5znAs3mf9wNnp/dnA/urPceMv8fDwPJ6mz/wb4B/AS6ph7kDzeT+57QUeLSe/s4ArwBnFsVqfu7AJOBl0iajepp78ctXGIVmAgfzPnenWD15f0QcBkh/vq/K8xmWpDnAR4Hd1Mn807LO08BrQGtE1Mvc/wL4z8A7ebF6mDdAAD+StFfS+hSrh7mfBxwBvpOWAr8t6b3Ux9wLOGEUUomY9x2PIUmnAX8L/MeIeLPa88kqIvojYgG5f7FfLOnCKk9pWJJWA69FxN5qz2WEfjciPkZuyfhmSR+v9oQyagI+BtwVER8F/h/1sPxUghNGoW5gVt7nZuBQleYyUq9KOhsg/flaledTlqRTySWL70XE36Vw3cwfICL+FXiCXC2p1uf+u8AnJb0CPAAslfS/qP15AxARh9KfrwE/AC6mPubeDXSnq1CAh8glkHqYewEnjELtwPmSzpX0LmAN8EiV53SiHgHWpffryNUGao4kAfcAz0fE1/MO1fz8JU2XdEZ6/x5gGdBJjc89IjZERHNEzCH3d7stIv49NT5vAEnvlXT6wHtgBfAsdTD3iPg5cFDSB1LoCqCDOph7MXd6F5H0CXLrvBOAeyPiK9WdUXmStgKXk7tN8qvA7cDfAy3AbOD/Ap+OiJ4qTbEsSUuAfwKe4bfr6beSq2PU9PwlfQTYQu7vyClAS0RslDSNGp/7AEmXA38WEavrYd6SziN3VQG5JZ7vR8RX6mHuAJIWAN8G3gW8BHyW9HeHGp97PicMMzPLxEtSZmaWiROGmZll4oRhZmaZOGGYmVkmThhmZpaJE4aZmWXihGFmZpn8f9vj44bFJuzjAAAAAElFTkSuQmCC\n",
      "text/plain": [
       "<Figure size 432x288 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    }
   ],
   "source": [
    "def feed(dut, x, r, g):\n",
    "    yield dut.rate.eq(r)\n",
    "    yield dut.gain_shift.eq(g)\n",
    "    yield dut.rate_stb.eq(1)\n",
    "    yield\n",
    "    yield dut.rate_stb.eq(0)\n",
    "    while x:\n",
    "        xi = x.pop(0)\n",
    "        yield dut.x.eq(xi)\n",
    "        yield\n",
    "        while not (yield dut.x_ack):\n",
    "            yield\n",
    "        for i in range(ch - 1):\n",
    "            assert (yield dut.x_ack)\n",
    "            yield\n",
    "    return\n",
    "    yield dut.x.eq(0)\n",
    "    yield dut.rate_stb.eq(1)\n",
    "    yield\n",
    "    yield dut.rate_stb.eq(0)\n",
    "    for i in range(20):\n",
    "        yield\n",
    "\n",
    "def record(dut, y):\n",
    "    yield \"passive\"\n",
    "    while True:\n",
    "        yj = (yield dut.yi)\n",
    "        yi = (yield dut.y)\n",
    "        y[yj].append(yi)\n",
    "        yield\n",
    "\n",
    "ch = 4\n",
    "rate = 16\n",
    "order = 3\n",
    "width = 16\n",
    "g = math.ceil(order*math.log2(rate))\n",
    "dut = CIC(width=width, channels=ch, rate_width=4, order=order)\n",
    "print(g, len(dut.gain_shift))\n",
    "\n",
    "x = [0] * 2 + [-1<<15] * 4\n",
    "y = [[] for _ in range(ch)]\n",
    "migen.sim.run_simulation(dut, [feed(dut, x[:], rate - 1, g), record(dut, y)], vcd_name=\"cic.vcd\")\n",
    "# print(y)\n",
    "for yi in y:\n",
    "    del yi[min(len(yi) for yi in y):]\n",
    "plt.plot(np.array(y).T, \".\");"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
