# do CPU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:34 on Jan 15,2024
# vlog -work work CPU.vo 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 13:45:35 on Jan 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:35 on Jan 15,2024
# vlog -work work Waveform5.vwf.vt 
# -- Compiling module CPU_vlg_vec_tst
# 
# Top level modules:
# 	CPU_vlg_vec_tst
# End time: 13:45:35 on Jan 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CPU_vlg_vec_tst 
# Start time: 13:45:35 on Jan 15,2024
# Loading work.CPU_vlg_vec_tst
# Loading work.CPU
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_ram_block
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34295 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# ** Note: $finish    : Waveform5.vwf.vt(60)
#    Time: 1 us  Iteration: 0  Instance: /CPU_vlg_vec_tst
# End time: 13:45:41 on Jan 15,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 1
