{
	"acmid": 776273,
	"author": ["Jean-Francois Collard", "Daniel M. Lavery"],
	"booktitle": "CGO",
	"crossref": "conf/cgo/2003",
	"dblpkey": "conf/cgo/CollardL03",
	"doi": "10.1109/CGO.2003.1191537",
	"ee": ["http://dx.doi.org/10.1109/CGO.2003.1191537", "http://doi.ieeecomputersociety.org/10.1109/CGO.2003.1191537", "http://dl.acm.org/citation.cfm?id=776273"],
	"pages": "105-114",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["optim", "to", "prevent", "cach", "penalti", "for", "the", "intel", "itanium", "processor"],
	"tag": ["optimisation"],
	"title": "Optimizations to Prevent Cache Penalties for the Intel Â® Itanium 2 Processor",
	"type": "inproceedings",
	"venue": "CGO",
	"year": 2003
}