#ifndef HW_CLOCK_H
#define HW_CLOCK_H

#define CLOCK0 0x38100000	/* the clocks are probably also parts of the system controller */

// Registers
#define CLOCK0_CONFIG 0x0
#define CLOCK0_ADJ1 0x8
#define CLOCK0_ADJ2 0x404

// Values
#define CLOCK0_ADJ_MASK 0xFFFFF000

#define CLOCK_BASE_DIVISOR_MASK 0x7
#define CLOCK_BASE_DIVISOR_0 0x1
#define CLOCK_BASE_DIVISOR_1 0x3
#define CLOCK_BASE_DIVISOR_2 0x5
#define CLOCK_BASE_DIVISOR_3 0

// Constants
#define NUM_PLL 4
#define FREQUENCY_BASE 12000000
#define PLL0_INFREQ_DIV FREQUENCY_BASE /* 12 MHz */
#define PLL1_INFREQ_DIV FREQUENCY_BASE /* 12 MHz */
#define PLL2_INFREQ_DIV FREQUENCY_BASE /* 12 MHz */
#define PLL3_INFREQ_DIV 13500000 /* 13.5 MHz */
#define PLL0_INFREQ_MULT 0x4000
#define PLL1_INFREQ_MULT 0x4000
#define PLL2_INFREQ_MULT 0x4000
#define PLL3_INFREQ_MULT FREQUENCY_BASE

// Devices
#define CLOCK1 0x3C500000

// Registers
#define CLOCK1_CONFIG0 0x0
#define CLOCK1_CONFIG1 0x4
#define CLOCK1_CONFIG2 0x8
#define CLOCK1_PLL0CON 0x20
#define CLOCK1_PLL1CON 0x24
#define CLOCK1_PLL2CON 0x28
#define CLOCK1_PLL3CON 0x2C
#define CLOCK1_PLL0LCNT 0x30
#define CLOCK1_PLL1LCNT 0x34
#define CLOCK1_PLL2LCNT 0x38
#define CLOCK1_PLL3LCNT 0x3C
#define CLOCK1_PLLLOCK 0x40
#define CLOCK1_PLLMODE 0x44
#define CLOCK1_CL2_GATES 0x48
#define CLOCK1_CL3_GATES 0x4C

// Values
#define CLOCK1_Separator 0x20

#define CLOCK1_CLOCKPLL(x) GET_BITS((x), 12, 2)
#define CLOCK1_CLOCKDIVIDER(x) (GET_BITS((x), 0, 4) + 1)
#define CLOCK1_CLOCKHASDIVIDER(x) GET_BITS((x), 8, 1)

#define CLOCK1_MEMORYPLL(x) GET_BITS((x), 12, 2)
#define CLOCK1_MEMORYDIVIDER(x) (GET_BITS((x), 16, 4) + 1)
#define CLOCK1_MEMORYHASDIVIDER(x) GET_BITS((x), 24, 1)

#define CLOCK1_BUSPLL(x) GET_BITS((x), 12, 2)
#define CLOCK1_BUSDIVIDER(x) (GET_BITS((x), 16, 4) + 1)
#define CLOCK1_BUSHASDIVIDER(x) GET_BITS((x), 24, 1)

#define CLOCK1_UNKNOWNPLL(x) GET_BITS((x), 12, 2)
#define CLOCK1_UNKNOWNDIVIDER1(x) (GET_BITS((x), 0, 4) + 1)
#define CLOCK1_UNKNOWNDIVIDER2(x) (GET_BITS((x), 4, 4) + 1)
#define CLOCK1_UNKNOWNDIVIDER(x) (CLOCK1_UNKNOWNDIVIDER1(x) * CLOCK1_UNKNOWNDIVIDER2(x))
#define CLOCK1_UNKNOWNHASDIVIDER(x) GET_BITS((x), 8, 1)

#define CLOCK1_PERIPHERALDIVIDER(x) GET_BITS((x), 20, 2)

#define CLOCK1_DISPLAYPLL(x) GET_BITS((x), 28, 2)
#define CLOCK1_DISPLAYDIVIDER(x) GET_BITS((x), 16, 4)
#define CLOCK1_DISPLAYHASDIVIDER(x) GET_BITS((x), 24, 1)

#define CLOCK1_PLLMODE_ONOFF(x, y) (((x) >> (y)) & 0x1)
#define CLOCK1_PLLMODE_DIVIDERMODE(x, y) (((x) >> (y + 4)) & 0x1)
#define CLOCK1_PLLMODE_DIVIDE 1
#define CLOCK1_PLLMODE_MULTIPLY 0

#define CLOCK1_MDIV(x) (((x) >> 8) & 0x3FF)
#define CLOCK1_PDIV(x) (((x) >> 24) & 0x3F)
#define CLOCK1_SDIV(x) ((x) & 0x3)

#endif

