v 20110619 2
T 900 720 8 10 1 1 0 6 1
refdes=U?
T 600 1500 5 10 0 0 0 0 1
device=or2
T 800 400 9 10 1 0 0 4 1
or2
T 2000 0 5 10 0 0 0 0 1
architecture=or2_v
T 2000 300 5 10 0 0 0 0 1
workdir=unisim
T 2000 600 5 10 0 0 0 0 1
libraries=ieee
T 2000 900 5 10 0 0 0 0 1
uses=ieee.std_logic_1164.all
P 200 200 500 200 1 0 0
{
T 500 200 5 4 0 0 0 1 1
pinnumber=i1
T 500 270 5 4 0 0 0 1 1
port_mode=in
T 500 340 5 4 0 0 0 1 1
port_type=std_logic
T 350 245 5 4 1 1 0 6 1
pinlabel=i1
}
L 200 200 165 235 1 0 0 0 -1 -1
L 200 200 165 165 1 0 0 0 -1 -1
P 200 600 500 600 1 0 0
{
T 500 600 5 4 0 0 0 1 1
pinnumber=i0
T 500 670 5 4 0 0 0 1 1
port_mode=in
T 500 740 5 4 0 0 0 1 1
port_type=std_logic
T 350 645 5 4 1 1 0 6 1
pinlabel=i0
}
L 200 600 165 635 1 0 0 0 -1 -1
L 200 600 165 565 1 0 0 0 -1 -1
P 1400 400 1100 400 1 0 0
{
T 1100 400 5 4 0 0 0 7 1
pinnumber=o
T 1100 470 5 4 0 0 0 7 1
port_mode=out
T 1100 540 5 4 0 0 0 7 1
port_type=std_logic
T 1150 445 5 4 1 1 0 0 1
pinlabel=o
}
L 400 700 700 700 3 0 0 0 -1 -1
L 400 100 700 100 3 0 0 0 -1 -1
A 140 400 400 312 97 3 0 0 0 -1 -1
A 700 500 400 270 76 3 0 0 0 -1 -1
A 700 300 400 14 76 3 0 0 0 -1 -1
L 1400 400 1365 435 1 0 0 0 -1 -1
L 1400 400 1365 365 1 0 0 0 -1 -1
