#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5582fbfc0970 .scope module, "layer" "layer" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 200 "bias"
    .port_info 5 /OUTPUT 64 "dout"
    .port_info 6 /OUTPUT 4 "dout_valid"
P_0x5582fc00dc80 .param/l "ACC_POINT" 0 2 15, +C4<00000000000000000000000000011110>;
P_0x5582fc00dcc0 .param/l "ACC_WIDTH" 0 2 14, +C4<00000000000000000000000000110000>;
P_0x5582fc00dd00 .param/str "ACTIVATION_TYPE" 0 2 23, "relu";
P_0x5582fc00dd40 .param/str "ACT_FILE" 0 2 24, "hdl/sigmoid_hex.mem";
P_0x5582fc00dd80 .param/l "ACT_INT" 0 2 20, +C4<00000000000000000000000000000010>;
P_0x5582fc00ddc0 .param/l "ACT_OUT_INT" 0 2 22, +C4<00000000000000000000000000001111>;
P_0x5582fc00de00 .param/l "ACT_OUT_WIDTH" 0 2 21, +C4<00000000000000000000000000010000>;
P_0x5582fc00de40 .param/l "ACT_WIDTH" 0 2 19, +C4<00000000000000000000000000010000>;
P_0x5582fc00de80 .param/l "BIAS_WIDTH" 1 2 54, +C4<000000000000000000000000000110010>;
P_0x5582fc00dec0 .param/l "DIN_POINT" 0 2 9, +C4<00000000000000000000000000001111>;
P_0x5582fc00df00 .param/l "DIN_WIDTH" 0 2 8, +C4<00000000000000000000000000010000>;
P_0x5582fc00df40 .param/l "NUM_NEURON" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x5582fc00df80 .param/l "PARALLEL" 0 2 7, +C4<00000000000000000000000000000100>;
P_0x5582fc00dfc0 .param/str "WEIGHT_HEAD" 0 2 17, "w";
P_0x5582fc00e000 .param/str "WEIGHT_SUBFOLD" 1 2 55, "/w";
P_0x5582fc00e040 .param/l "WEIGTH_NUMB" 0 2 12, +C4<00000000000000000000000001000000>;
P_0x5582fc00e080 .param/l "WEIGTH_POINT" 0 2 11, +C4<00000000000000000000000000001111>;
P_0x5582fc00e0c0 .param/l "WEIGTH_WIDTH" 0 2 10, +C4<00000000000000000000000000010000>;
o0x7f4d744c39e8 .functor BUFZ 200, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5582fc068490_0 .net "bias", 199 0, o0x7f4d744c39e8;  0 drivers
o0x7f4d744b80a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5582fc068590_0 .net "clk", 0 0, o0x7f4d744b80a8;  0 drivers
v0x5582fc068650_0 .net "delay_valid", 0 0, L_0x5582fc0730d0;  1 drivers
o0x7f4d744b80d8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5582fc0686f0_0 .net/s "din", 63 0, o0x7f4d744b80d8;  0 drivers
v0x5582fc068790_0 .net "din_neuron", 255 0, v0x5582fc00a350_0;  1 drivers
o0x7f4d744b8108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5582fc068880_0 .net "din_valid", 0 0, o0x7f4d744b8108;  0 drivers
v0x5582fc068920_0 .net "dout", 63 0, L_0x5582fc0729f0;  1 drivers
v0x5582fc0689c0_0 .net "dout_valid", 3 0, L_0x5582fc072d30;  1 drivers
o0x7f4d744b93f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5582fc068a80_0 .net "rst", 0 0, o0x7f4d744b93f8;  0 drivers
L_0x5582fc06b240 .part v0x5582fc00a350_0, 0, 64;
L_0x5582fc06b2e0 .part o0x7f4d744c39e8, 0, 50;
L_0x5582fc06d960 .part v0x5582fc00a350_0, 64, 64;
L_0x5582fc06da00 .part o0x7f4d744c39e8, 50, 50;
L_0x5582fc0700a0 .part v0x5582fc00a350_0, 128, 64;
L_0x5582fc0701d0 .part o0x7f4d744c39e8, 100, 50;
L_0x5582fc0727a0 .part v0x5582fc00a350_0, 192, 64;
L_0x5582fc072840 .part o0x7f4d744c39e8, 150, 50;
L_0x5582fc0729f0 .concat8 [ 16 16 16 16], v0x5582fbfcb660_0, v0x5582fc021620_0, v0x5582fc039b00_0, v0x5582fc052b40_0;
L_0x5582fc072d30 .concat8 [ 1 1 1 1], v0x5582fbff0be0_0, v0x5582fc021810_0, v0x5582fc039cf0_0, v0x5582fc052d30_0;
S_0x5582fbf75a50 .scope module, "delay_tree_inst" "delay_tree" 2 44, 3 3 0, S_0x5582fbfc0970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 64 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 256 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5582fc00d150 .param/l "DIN_WIDTH" 0 3 4, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x5582fc00d190 .param/l "STAGES" 0 3 5, +C4<000000000000000000000000000000011>;
v0x5582fc004720_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc00a260_0 .net "din", 63 0, o0x7f4d744b80d8;  alias, 0 drivers
v0x5582fbf99950_0 .net "din_valid", 0 0, o0x7f4d744b8108;  alias, 0 drivers
v0x5582fc00a3f0_0 .net "dout", 255 0, v0x5582fc00a350_0;  alias, 1 drivers
v0x5582fbfdd2f0_0 .net "dout_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fbfd6860_0 .var "valid", 2 0;
L_0x5582fc0730d0 .part v0x5582fbfd6860_0, 2, 1;
S_0x5582fbf99770 .scope generate, "outer[0]" "outer[0]" 3 24, 3 24 0, S_0x5582fbf75a50;
 .timescale 0 0;
P_0x5582fbf8de70 .param/l "i" 0 3 24, +C4<00>;
v0x5582fbf274e0_0 .var "din_r", 63 0;
S_0x5582fbf9b3d0 .scope generate, "genblk2" "genblk2" 3 26, 3 26 0, S_0x5582fbf99770;
 .timescale 0 0;
E_0x5582fbe56400 .event posedge, v0x5582fc004720_0;
S_0x5582fbf88e10 .scope generate, "outer[1]" "outer[1]" 3 24, 3 24 0, S_0x5582fbf75a50;
 .timescale 0 0;
P_0x5582fbe744e0 .param/l "i" 0 3 24, +C4<01>;
v0x5582fbf941d0_0 .var "din_r", 127 0;
S_0x5582fbf81ef0 .scope generate, "genblk3" "genblk3" 3 26, 3 26 0, S_0x5582fbf88e10;
 .timescale 0 0;
S_0x5582fbf77290 .scope generate, "inner[0]" "inner[0]" 3 31, 3 31 0, S_0x5582fbf81ef0;
 .timescale 0 0;
P_0x5582fbf824d0 .param/l "j" 0 3 31, +C4<00>;
S_0x5582fbf98490 .scope generate, "outer[2]" "outer[2]" 3 24, 3 24 0, S_0x5582fbf75a50;
 .timescale 0 0;
P_0x5582fbf988d0 .param/l "i" 0 3 24, +C4<010>;
v0x5582fc00a350_0 .var "din_r", 255 0;
S_0x5582fbfbf350 .scope generate, "genblk3" "genblk3" 3 26, 3 26 0, S_0x5582fbf98490;
 .timescale 0 0;
S_0x5582fbffbe00 .scope generate, "inner[0]" "inner[0]" 3 31, 3 31 0, S_0x5582fbfbf350;
 .timescale 0 0;
P_0x5582fc0028d0 .param/l "j" 0 3 31, +C4<00>;
S_0x5582fbff53e0 .scope generate, "inner[1]" "inner[1]" 3 31, 3 31 0, S_0x5582fbfbf350;
 .timescale 0 0;
P_0x5582fbfee980 .param/l "j" 0 3 31, +C4<01>;
S_0x5582fbfcfe40 .scope generate, "loop[0]" "loop[0]" 2 57, 2 57 0, S_0x5582fbfc0970;
 .timescale 0 0;
P_0x5582fbf74440 .param/l "WEIGHT_LOC" 1 2 59, C4<01110111001011110111011100000000000000000000000000110000>;
P_0x5582fbf74480 .param/l "i" 0 2 57, +C4<00>;
P_0x5582fbf744c0 .param/l "temp" 1 2 58, +C4<00000000000000000000000000110000>;
S_0x5582fbfb7cd0 .scope module, "neuron_inst" "neuron" 2 76, 4 3 0, S_0x5582fbfcfe40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 50 "bias"
    .port_info 5 /OUTPUT 16 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc00e110 .param/l "ACC_INT" 1 4 69, +C4<0000000000000000000000000000010100>;
P_0x5582fc00e150 .param/l "ACC_POINT" 0 4 14, +C4<00000000000000000000000000011110>;
P_0x5582fc00e190 .param/l "ACC_WIDTH" 0 4 13, +C4<00000000000000000000000000110000>;
P_0x5582fc00e1d0 .param/str "ACTIVATION_TYPE" 0 4 22, "relu";
P_0x5582fc00e210 .param/str "ACT_FILE" 0 4 23, "hdl/sigmoid_hex.mem";
P_0x5582fc00e250 .param/l "ACT_INT" 0 4 19, +C4<00000000000000000000000000000010>;
P_0x5582fc00e290 .param/l "ACT_OUT_INT" 0 4 21, +C4<00000000000000000000000000001111>;
P_0x5582fc00e2d0 .param/l "ACT_OUT_WIDTH" 0 4 20, +C4<00000000000000000000000000010000>;
P_0x5582fc00e310 .param/l "ACT_POINT" 1 4 70, +C4<000000000000000000000000000001110>;
P_0x5582fc00e350 .param/l "ACT_WIDTH" 0 4 18, +C4<00000000000000000000000000010000>;
P_0x5582fc00e390 .param/l "BIAS_POINT" 0 4 11, +C4<00000000000000000000000000001111>;
P_0x5582fc00e3d0 .param/l "BIAS_WIDTH" 0 4 10, +C4<00000000000000000000000000010000>;
P_0x5582fc00e410 .param/l "DIN_POINT" 0 4 6, +C4<00000000000000000000000000001111>;
P_0x5582fc00e450 .param/l "DIN_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
P_0x5582fc00e490 .param/l "PARALLEL" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x5582fc00e4d0 .param/l "WEIGHT_HEAD" 0 4 16, C4<01110111001011110111011100000000000000000000000000110000>;
P_0x5582fc00e510 .param/l "WEIGTH_NUMB" 0 4 9, +C4<00000000000000000000000001000000>;
P_0x5582fc00e550 .param/l "WEIGTH_POINT" 0 4 8, +C4<00000000000000000000000000001111>;
P_0x5582fc00e590 .param/l "WEIGTH_WIDTH" 0 4 7, +C4<00000000000000000000000000010000>;
v0x5582fc01e090_0 .var/s "acc_bias", 49 0;
v0x5582fc01e170_0 .net/s "acc_out", 49 0, L_0x5582fc0692f0;  1 drivers
v0x5582fc01e2a0_0 .net "acc_valid", 0 0, L_0x5582fc069600;  1 drivers
v0x5582fc01e340_0 .net "bias", 49 0, L_0x5582fc06b2e0;  1 drivers
v0x5582fc01e400_0 .var "bias_valid", 0 0;
v0x5582fc01e4a0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc01e540_0 .net/s "din", 63 0, L_0x5582fc06b240;  1 drivers
v0x5582fc01e5e0_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc01e680_0 .net "dout", 15 0, v0x5582fbfcb660_0;  1 drivers
v0x5582fc01e7b0_0 .net "dout_valid", 0 0, v0x5582fbff0be0_0;  1 drivers
v0x5582fc01e8a0_0 .net "percep_cast", 15 0, L_0x5582fc06ae70;  1 drivers
v0x5582fc01e960_0 .net "percept_cast_valid", 0 0, L_0x5582fc06afd0;  1 drivers
v0x5582fc01ea00_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
S_0x5582fbf7e700 .scope module, "activation_inst" "activation_function" 4 96, 5 3 0, S_0x5582fbfb7cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5582fbfb3640 .param/str "ACTIVATION_TYPE" 0 5 8, "relu";
P_0x5582fbfb3680 .param/l "DIN_INT" 0 5 5, +C4<00000000000000000000000000000010>;
P_0x5582fbfb36c0 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x5582fbfb3700 .param/l "DOUT_INT" 0 5 7, +C4<00000000000000000000000000001111>;
P_0x5582fbfb3740 .param/l "DOUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x5582fbfb3780 .param/str "FILENAME" 0 5 9, "hdl/sigmoid_hex.mem";
v0x5582fbf808f0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fbf809e0_0 .net "din", 15 0, L_0x5582fc06ae70;  alias, 1 drivers
v0x5582fc004860_0 .net "din_valid", 0 0, L_0x5582fc06afd0;  alias, 1 drivers
v0x5582fc004930_0 .net "dout", 15 0, v0x5582fbfcb660_0;  alias, 1 drivers
v0x5582fbffde50_0 .net "dout_valid", 0 0, v0x5582fbff0be0_0;  alias, 1 drivers
S_0x5582fbf8df50 .scope generate, "genblk3" "genblk3" 5 34, 5 34 0, S_0x5582fbf7e700;
 .timescale 0 0;
S_0x5582fbf967d0 .scope module, "relu_inst" "relu" 5 40, 6 3 0, S_0x5582fbf8df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5582fbff72e0 .param/l "DIN_INT" 0 6 5, +C4<00000000000000000000000000000010>;
P_0x5582fbff7320 .param/l "DIN_POINT" 1 6 15, +C4<000000000000000000000000000001110>;
P_0x5582fbff7360 .param/l "DIN_WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x5582fbff73a0 .param/l "DOUT_INT" 0 6 7, +C4<00000000000000000000000000001111>;
P_0x5582fbff73e0 .param/l "DOUT_POINT" 1 6 16, +C4<000000000000000000000000000000001>;
P_0x5582fbff7420 .param/l "DOUT_WIDTH" 0 6 6, +C4<00000000000000000000000000010000>;
v0x5582fbfac8d0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fbfa5fe0_0 .net/s "din", 15 0, L_0x5582fc06ae70;  alias, 1 drivers
v0x5582fbfa60c0_0 .net "din_valid", 0 0, L_0x5582fc06afd0;  alias, 1 drivers
v0x5582fbfcb580_0 .net/s "dout", 15 0, v0x5582fbfcb660_0;  alias, 1 drivers
v0x5582fbfcb660_0 .var/s "dout_r", 15 0;
v0x5582fbff0b20_0 .net "dout_valid", 0 0, v0x5582fbff0be0_0;  alias, 1 drivers
v0x5582fbff0be0_0 .var "valid_r", 0 0;
S_0x5582fbf870b0 .scope generate, "genblk4" "genblk4" 6 54, 6 54 0, S_0x5582fbf967d0;
 .timescale 0 0;
S_0x5582fbfd88b0 .scope module, "perceptron_inst" "parallel_perceptron" 4 50, 7 3 0, S_0x5582fbfb7cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 50 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fbfe4320 .param/l "ACC_POINT" 0 7 15, +C4<00000000000000000000000000011110>;
P_0x5582fbfe4360 .param/l "ACC_WIDTH" 0 7 14, +C4<00000000000000000000000000110000>;
P_0x5582fbfe43a0 .param/l "BIAS_POINT" 0 7 11, +C4<00000000000000000000000000001111>;
P_0x5582fbfe43e0 .param/l "BIAS_WIDTH" 0 7 10, +C4<00000000000000000000000000010000>;
P_0x5582fbfe4420 .param/l "DIN_POINT" 0 7 6, +C4<00000000000000000000000000001111>;
P_0x5582fbfe4460 .param/l "DIN_WIDTH" 0 7 5, +C4<00000000000000000000000000010000>;
P_0x5582fbfe44a0 .param/l "PARALLEL" 0 7 4, +C4<00000000000000000000000000000100>;
P_0x5582fbfe44e0 .param/l "WEIGHT_HEAD" 0 7 18, C4<01110111001011110111011100000000000000000000000000110000>;
P_0x5582fbfe4520 .param/str "WEIGHT_TAIL" 0 7 29, ".hex";
P_0x5582fbfe4560 .param/l "WEIGTH_NUMB" 0 7 9, +C4<00000000000000000000000001000000>;
P_0x5582fbfe45a0 .param/l "WEIGTH_POINT" 0 7 8, +C4<00000000000000000000000000001111>;
P_0x5582fbfe45e0 .param/l "WEIGTH_WIDTH" 0 7 7, +C4<00000000000000000000000000010000>;
v0x5582fc01c740_0 .net/s "acc_out", 49 0, L_0x5582fc0692f0;  alias, 1 drivers
v0x5582fc01c820_0 .net "acc_valid", 0 0, L_0x5582fc069600;  alias, 1 drivers
v0x5582fc01c8e0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc01c980_0 .net/s "din", 63 0, L_0x5582fc06b240;  alias, 1 drivers
v0x5582fc01ca20_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc01cb10_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
L_0x5582fc069bf0 .part L_0x5582fc06b240, 0, 16;
L_0x5582fc06a120 .part L_0x5582fc06b240, 16, 16;
L_0x5582fc06a660 .part L_0x5582fc06b240, 32, 16;
L_0x5582fc06abb0 .part L_0x5582fc06b240, 48, 16;
S_0x5582fbf8dc20 .scope generate, "genblk2" "genblk2" 7 32, 7 32 0, S_0x5582fbfd88b0;
 .timescale 0 0;
v0x5582fc01c580_0 .net "acc_out_pre", 191 0, L_0x5582fc06ac80;  1 drivers
v0x5582fc01c660_0 .net "acc_valid_pre", 3 0, L_0x5582fc06ad50;  1 drivers
L_0x5582fc0696d0 .part L_0x5582fc06ad50, 0, 1;
L_0x5582fc06ac80 .concat8 [ 48 48 48 48], v0x5582fc010150_0, v0x5582fc0135e0_0, v0x5582fc016b80_0, v0x5582fc01a270_0;
L_0x5582fc06ad50 .concat8 [ 1 1 1 1], v0x5582fc010830_0, v0x5582fc013cc0_0, v0x5582fc017260_0, v0x5582fc01a950_0;
S_0x5582fbff77c0 .scope module, "adder_tree_inst" "adder_tree" 7 87, 8 5 0, S_0x5582fbf8dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 192 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 50 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x5582fc00c6a0 .param/l "DATA_WIDTH" 0 8 6, +C4<00000000000000000000000000110000>;
P_0x5582fc00c6e0 .param/l "PARALLEL" 0 8 7, +C4<00000000000000000000000000000100>;
v0x5582fc00e9d0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc00ea90_0 .var "delay_valid", 1 0;
v0x5582fc00eb70_0 .net "din", 191 0, L_0x5582fc06ac80;  alias, 1 drivers
v0x5582fc00ec40_0 .net "dout", 49 0, L_0x5582fc0692f0;  alias, 1 drivers
v0x5582fc00ed30_0 .net "in_valid", 0 0, L_0x5582fc0696d0;  1 drivers
v0x5582fc00ee40_0 .net "out_valid", 0 0, L_0x5582fc069600;  alias, 1 drivers
L_0x5582fc069600 .part v0x5582fc00ea90_0, 1, 1;
S_0x5582fbfacc80 .scope generate, "genblk2" "genblk2" 8 16, 8 16 0, S_0x5582fbff77c0;
 .timescale 0 0;
P_0x5582fbfd2350 .param/l "NEXT_ITER" 1 8 25, +C4<000000000000000000000000000000010>;
v0x5582fc00e8a0_0 .net "result", 97 0, L_0x5582fc069250;  1 drivers
S_0x5582fbf87590 .scope module, "add_pairs_inst" "add_pairs" 8 30, 8 72 0, S_0x5582fbfacc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 192 "din"
    .port_info 2 /OUTPUT 98 "dout"
P_0x5582fbfba050 .param/l "DATA_WIDTH" 0 8 73, +C4<00000000000000000000000000110000>;
P_0x5582fbfba090 .param/l "OUT_WIDTH" 1 8 80, +C4<000000000000000000000000000000010>;
P_0x5582fbfba0d0 .param/l "STAGE_N" 0 8 74, +C4<00000000000000000000000000000100>;
v0x5582fbe85490_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fbe85550_0 .net "din", 191 0, L_0x5582fc06ac80;  alias, 1 drivers
v0x5582fbe5e070_0 .net "dout", 97 0, L_0x5582fc069250;  alias, 1 drivers
L_0x5582fc068d80 .part L_0x5582fc06ac80, 0, 48;
L_0x5582fc068e50 .part L_0x5582fc06ac80, 48, 48;
L_0x5582fc069080 .part L_0x5582fc06ac80, 96, 48;
L_0x5582fc069150 .part L_0x5582fc06ac80, 144, 48;
L_0x5582fc069250 .concat8 [ 49 49 0 0], v0x5582fbfe4a30_0, v0x5582fbe85330_0;
S_0x5582fbfdf640 .scope generate, "genblk1[0]" "genblk1[0]" 8 83, 8 83 0, S_0x5582fbf87590;
 .timescale 0 0;
P_0x5582fc004b90 .param/l "i" 0 8 83, +C4<00>;
S_0x5582fc004c70 .scope module, "add_inst" "signed_adder" 8 84, 8 56 0, S_0x5582fbfdf640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 48 "din1"
    .port_info 2 /INPUT 48 "din2"
    .port_info 3 /OUTPUT 49 "dout"
P_0x5582fbf949b0 .param/l "DATA_WIDTH" 0 8 57, +C4<00000000000000000000000000110000>;
v0x5582fbf94a80_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fbf94b40_0 .net/s "din1", 47 0, L_0x5582fc068d80;  1 drivers
v0x5582fbfe4880_0 .net/s "din2", 47 0, L_0x5582fc068e50;  1 drivers
v0x5582fbfe4950_0 .net/s "dout", 48 0, v0x5582fbfe4a30_0;  1 drivers
v0x5582fbfe4a30_0 .var "dout_r", 48 0;
S_0x5582fbe74530 .scope generate, "genblk1[1]" "genblk1[1]" 8 83, 8 83 0, S_0x5582fbf87590;
 .timescale 0 0;
P_0x5582fbe74720 .param/l "i" 0 8 83, +C4<01>;
S_0x5582fbe7b4c0 .scope module, "add_inst" "signed_adder" 8 84, 8 56 0, S_0x5582fbe74530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 48 "din1"
    .port_info 2 /INPUT 48 "din2"
    .port_info 3 /OUTPUT 49 "dout"
P_0x5582fbe7b690 .param/l "DATA_WIDTH" 0 8 57, +C4<00000000000000000000000000110000>;
v0x5582fbe7b760_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fbe7b820_0 .net/s "din1", 47 0, L_0x5582fc069080;  1 drivers
v0x5582fbe747e0_0 .net/s "din2", 47 0, L_0x5582fc069150;  1 drivers
v0x5582fbe85250_0 .net/s "dout", 48 0, v0x5582fbe85330_0;  1 drivers
v0x5582fbe85330_0 .var "dout_r", 48 0;
S_0x5582fbe5e190 .scope module, "adder_tree_inst" "adder_tree" 8 36, 8 5 0, S_0x5582fbfacc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 98 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 50 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x5582fc00cca0 .param/l "DATA_WIDTH" 0 8 6, +C4<000000000000000000000000000110001>;
P_0x5582fc00cce0 .param/l "PARALLEL" 0 8 7, +C4<000000000000000000000000000000010>;
L_0x5582fc069530 .functor BUFZ 1, v0x5582fbe8c420_0, C4<0>, C4<0>, C4<0>;
v0x5582fbe8c360_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fbe8c420_0 .var "delay_valid", 0 0;
v0x5582fc00e5e0_0 .net "din", 97 0, L_0x5582fc069250;  alias, 1 drivers
v0x5582fc00e680_0 .net "dout", 49 0, L_0x5582fc0692f0;  alias, 1 drivers
o0x7f4d744b8b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5582fc00e720_0 .net "in_valid", 0 0, o0x7f4d744b8b58;  0 drivers
v0x5582fc00e7c0_0 .net "out_valid", 0 0, L_0x5582fc069530;  1 drivers
L_0x5582fc069360 .part L_0x5582fc069250, 0, 49;
L_0x5582fc069490 .part L_0x5582fc069250, 49, 49;
S_0x5582fbe6cd00 .scope generate, "genblk1" "genblk1" 8 16, 8 16 0, S_0x5582fbe5e190;
 .timescale 0 0;
S_0x5582fbe6ced0 .scope module, "sign_adder_inst" "signed_adder" 8 17, 8 56 0, S_0x5582fbe6cd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 49 "din1"
    .port_info 2 /INPUT 49 "din2"
    .port_info 3 /OUTPUT 50 "dout"
P_0x5582fbe87ec0 .param/l "DATA_WIDTH" 0 8 57, +C4<000000000000000000000000000110001>;
L_0x5582fc0692f0 .functor BUFZ 50, v0x5582fbe8c1b0_0, C4<00000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000>;
v0x5582fbe87fc0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fbe88080_0 .net/s "din1", 48 0, L_0x5582fc069360;  1 drivers
v0x5582fbe88160_0 .net/s "din2", 48 0, L_0x5582fc069490;  1 drivers
v0x5582fbe8c0d0_0 .net/s "dout", 49 0, L_0x5582fc0692f0;  alias, 1 drivers
v0x5582fbe8c1b0_0 .var "dout_r", 49 0;
S_0x5582fc00efa0 .scope generate, "percept_inst[0]" "percept_inst[0]" 7 60, 7 60 0, S_0x5582fbf8dc20;
 .timescale 0 0;
P_0x5582fc00f1b0 .param/l "i" 0 7 60, +C4<00>;
P_0x5582fc00f1f0 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110000>;
P_0x5582fc00f230 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100000000000000000000000000000011000000101110011010000110010101111000>;
S_0x5582fc00f390 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc00efa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc00f560 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc00f5a0 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc00f5e0 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc00f620 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc00f660 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc00f6a0 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc00f6e0 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100000000000000000000000000000011000000101110011010000110010101111000>;
P_0x5582fc00f720 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc00f760 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc00f7a0 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc069a30 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc069ad0 .functor AND 1, v0x5582fc011de0_0, L_0x5582fc069a30, C4<1>, C4<1>;
v0x5582fc011820_0 .net *"_s4", 0 0, L_0x5582fc069a30;  1 drivers
v0x5582fc011920_0 .net/s "acc_out", 47 0, v0x5582fc010150_0;  1 drivers
v0x5582fc0119e0_0 .net "acc_valid", 0 0, v0x5582fc010830_0;  1 drivers
v0x5582fc011ae0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc011b80_0 .net/s "din", 15 0, L_0x5582fc069bf0;  1 drivers
v0x5582fc011c70_0 .var "din_r", 15 0;
v0x5582fc011d10_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc011de0_0 .var "din_valid_r", 0 0;
v0x5582fc011e80_0 .var "new_acc", 0 0;
v0x5582fc011f20_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc011fc0_0 .var "w_addr_r", 0 0;
v0x5582fc012080_0 .net/s "weight", 15 0, v0x5582fc011680_0;  1 drivers
v0x5582fc012140_0 .var "weigth_addr", 6 0;
L_0x5582fc069800 .part v0x5582fc012140_0, 0, 6;
S_0x5582fc00fd60 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc00f390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fbf74bd0 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fbf74c10 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fbf74c50 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fbf74c90 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc010150_0 .var/s "acc", 47 0;
v0x5582fc010250_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc010310_0 .net/s "din1", 15 0, v0x5582fc011c70_0;  1 drivers
v0x5582fc0103e0_0 .net/s "din2", 15 0, v0x5582fc011680_0;  alias, 1 drivers
v0x5582fc0104c0_0 .net "din_valid", 0 0, L_0x5582fc069ad0;  1 drivers
v0x5582fc0105d0_0 .var "din_valid_r", 0 0;
v0x5582fc010690_0 .net/s "dout", 47 0, v0x5582fc010150_0;  alias, 1 drivers
v0x5582fc010770_0 .net "dout_valid", 0 0, v0x5582fc010830_0;  alias, 1 drivers
v0x5582fc010830_0 .var "dout_valid_r", 0 0;
v0x5582fc0108f0_0 .var/s "mult", 31 0;
v0x5582fc0109d0_0 .var "mult_valid", 0 0;
v0x5582fc010a90_0 .net "new_acc", 0 0, v0x5582fc011e80_0;  1 drivers
v0x5582fc010b50_0 .var "new_acc_r", 0 0;
v0x5582fc010c10_0 .var "new_acc_rr", 0 0;
v0x5582fc010cd0_0 .var/s "pre_mult1", 15 0;
v0x5582fc010db0_0 .var/s "pre_mult2", 15 0;
S_0x5582fc010fb0 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc00f390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc011150 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc011190 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100000000000000000000000000000011000000101110011010000110010101111000>;
P_0x5582fc0111d0 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc011370_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc011410 .array "mem", 0 63, 15 0;
v0x5582fc0114d0_0 .net "radd", 5 0, L_0x5582fc069800;  1 drivers
L_0x7f4d7446f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc0115c0_0 .net "ren", 0 0, L_0x7f4d7446f018;  1 drivers
v0x5582fc011680_0 .var "wout", 15 0;
S_0x5582fc0122e0 .scope generate, "percept_inst[1]" "percept_inst[1]" 7 60, 7 60 0, S_0x5582fbf8dc20;
 .timescale 0 0;
P_0x5582fc0124d0 .param/l "i" 0 7 60, +C4<01>;
P_0x5582fc012510 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110001>;
P_0x5582fc012550 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100000000000000000000000000000011000100101110011010000110010101111000>;
S_0x5582fc012760 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc0122e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc012930 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc012970 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc0129b0 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc0129f0 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc012a30 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc012a70 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc012ab0 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100000000000000000000000000000011000100101110011010000110010101111000>;
P_0x5582fc012af0 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc012b30 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc012b70 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc069f60 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc06a000 .functor AND 1, v0x5582fc015310_0, L_0x5582fc069f60, C4<1>, C4<1>;
v0x5582fc014d30_0 .net *"_s4", 0 0, L_0x5582fc069f60;  1 drivers
v0x5582fc014e30_0 .net/s "acc_out", 47 0, v0x5582fc0135e0_0;  1 drivers
v0x5582fc014ef0_0 .net "acc_valid", 0 0, v0x5582fc013cc0_0;  1 drivers
v0x5582fc014ff0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc015090_0 .net/s "din", 15 0, L_0x5582fc06a120;  1 drivers
v0x5582fc015180_0 .var "din_r", 15 0;
v0x5582fc015220_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc015310_0 .var "din_valid_r", 0 0;
v0x5582fc0153b0_0 .var "new_acc", 0 0;
v0x5582fc015450_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc015520_0 .var "w_addr_r", 0 0;
v0x5582fc0155c0_0 .net/s "weight", 15 0, v0x5582fc014b90_0;  1 drivers
v0x5582fc015660_0 .var "weigth_addr", 6 0;
L_0x5582fc069ce0 .part v0x5582fc015660_0, 0, 6;
S_0x5582fc0131b0 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc012760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fbf74df0 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fbf74e30 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fbf74e70 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fbf74eb0 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc0135e0_0 .var/s "acc", 47 0;
v0x5582fc0136e0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc0137a0_0 .net/s "din1", 15 0, v0x5582fc015180_0;  1 drivers
v0x5582fc013870_0 .net/s "din2", 15 0, v0x5582fc014b90_0;  alias, 1 drivers
v0x5582fc013950_0 .net "din_valid", 0 0, L_0x5582fc06a000;  1 drivers
v0x5582fc013a60_0 .var "din_valid_r", 0 0;
v0x5582fc013b20_0 .net/s "dout", 47 0, v0x5582fc0135e0_0;  alias, 1 drivers
v0x5582fc013c00_0 .net "dout_valid", 0 0, v0x5582fc013cc0_0;  alias, 1 drivers
v0x5582fc013cc0_0 .var "dout_valid_r", 0 0;
v0x5582fc013d80_0 .var/s "mult", 31 0;
v0x5582fc013e60_0 .var "mult_valid", 0 0;
v0x5582fc013f20_0 .net "new_acc", 0 0, v0x5582fc0153b0_0;  1 drivers
v0x5582fc013fe0_0 .var "new_acc_r", 0 0;
v0x5582fc0140a0_0 .var "new_acc_rr", 0 0;
v0x5582fc014160_0 .var/s "pre_mult1", 15 0;
v0x5582fc014240_0 .var/s "pre_mult2", 15 0;
S_0x5582fc014440 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc012760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc0145e0 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc014620 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100000000000000000000000000000011000100101110011010000110010101111000>;
P_0x5582fc014660 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc014880_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc014920 .array "mem", 0 63, 15 0;
v0x5582fc0149e0_0 .net "radd", 5 0, L_0x5582fc069ce0;  1 drivers
L_0x7f4d7446f060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc014ad0_0 .net "ren", 0 0, L_0x7f4d7446f060;  1 drivers
v0x5582fc014b90_0 .var "wout", 15 0;
S_0x5582fc015800 .scope generate, "percept_inst[2]" "percept_inst[2]" 7 60, 7 60 0, S_0x5582fbf8dc20;
 .timescale 0 0;
P_0x5582fc0159f0 .param/l "i" 0 7 60, +C4<010>;
P_0x5582fc015a30 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110010>;
P_0x5582fc015a70 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100000000000000000000000000000011001000101110011010000110010101111000>;
S_0x5582fc015d00 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc015800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc015ed0 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc015f10 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc015f50 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc015f90 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc015fd0 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc016010 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc016050 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100000000000000000000000000000011001000101110011010000110010101111000>;
P_0x5582fc016090 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc0160d0 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc016110 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc06a4a0 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc06a540 .functor AND 1, v0x5582fc0188f0_0, L_0x5582fc06a4a0, C4<1>, C4<1>;
v0x5582fc018360_0 .net *"_s4", 0 0, L_0x5582fc06a4a0;  1 drivers
v0x5582fc018460_0 .net/s "acc_out", 47 0, v0x5582fc016b80_0;  1 drivers
v0x5582fc018520_0 .net "acc_valid", 0 0, v0x5582fc017260_0;  1 drivers
v0x5582fc018620_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc0186c0_0 .net/s "din", 15 0, L_0x5582fc06a660;  1 drivers
v0x5582fc0187b0_0 .var "din_r", 15 0;
v0x5582fc018850_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc0188f0_0 .var "din_valid_r", 0 0;
v0x5582fc018990_0 .var "new_acc", 0 0;
v0x5582fc018a60_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc018b00_0 .var "w_addr_r", 0 0;
v0x5582fc018ba0_0 .net/s "weight", 15 0, v0x5582fc0181c0_0;  1 drivers
v0x5582fc018cb0_0 .var "weigth_addr", 6 0;
L_0x5582fc06a220 .part v0x5582fc018cb0_0, 0, 6;
S_0x5582fc016750 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc015d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fbf74ac0 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fbf74b00 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fbf74b40 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fbf74b80 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc016b80_0 .var/s "acc", 47 0;
v0x5582fc016c80_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc016d40_0 .net/s "din1", 15 0, v0x5582fc0187b0_0;  1 drivers
v0x5582fc016e10_0 .net/s "din2", 15 0, v0x5582fc0181c0_0;  alias, 1 drivers
v0x5582fc016ef0_0 .net "din_valid", 0 0, L_0x5582fc06a540;  1 drivers
v0x5582fc017000_0 .var "din_valid_r", 0 0;
v0x5582fc0170c0_0 .net/s "dout", 47 0, v0x5582fc016b80_0;  alias, 1 drivers
v0x5582fc0171a0_0 .net "dout_valid", 0 0, v0x5582fc017260_0;  alias, 1 drivers
v0x5582fc017260_0 .var "dout_valid_r", 0 0;
v0x5582fc017320_0 .var/s "mult", 31 0;
v0x5582fc017400_0 .var "mult_valid", 0 0;
v0x5582fc0174c0_0 .net "new_acc", 0 0, v0x5582fc018990_0;  1 drivers
v0x5582fc017580_0 .var "new_acc_r", 0 0;
v0x5582fc017640_0 .var "new_acc_rr", 0 0;
v0x5582fc017700_0 .var/s "pre_mult1", 15 0;
v0x5582fc0177e0_0 .var/s "pre_mult2", 15 0;
S_0x5582fc0179e0 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc015d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc017b80 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc017bc0 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100000000000000000000000000000011001000101110011010000110010101111000>;
P_0x5582fc017c00 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc017eb0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc017f50 .array "mem", 0 63, 15 0;
v0x5582fc018010_0 .net "radd", 5 0, L_0x5582fc06a220;  1 drivers
L_0x7f4d7446f0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc018100_0 .net "ren", 0 0, L_0x7f4d7446f0a8;  1 drivers
v0x5582fc0181c0_0 .var "wout", 15 0;
S_0x5582fc018e50 .scope generate, "percept_inst[3]" "percept_inst[3]" 7 60, 7 60 0, S_0x5582fbf8dc20;
 .timescale 0 0;
P_0x5582fc019090 .param/l "i" 0 7 60, +C4<011>;
P_0x5582fc0190d0 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110011>;
P_0x5582fc019110 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100000000000000000000000000000011001100101110011010000110010101111000>;
S_0x5582fc0193a0 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc018e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc019570 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc0195b0 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc0195f0 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc019630 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc019670 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc0196b0 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc0196f0 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100000000000000000000000000000011001100101110011010000110010101111000>;
P_0x5582fc019730 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc019770 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc0197b0 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc06a9f0 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc06aa90 .functor AND 1, v0x5582fc01bfe0_0, L_0x5582fc06a9f0, C4<1>, C4<1>;
v0x5582fc01ba50_0 .net *"_s4", 0 0, L_0x5582fc06a9f0;  1 drivers
v0x5582fc01bb50_0 .net/s "acc_out", 47 0, v0x5582fc01a270_0;  1 drivers
v0x5582fc01bc10_0 .net "acc_valid", 0 0, v0x5582fc01a950_0;  1 drivers
v0x5582fc01bd10_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc01bdb0_0 .net/s "din", 15 0, L_0x5582fc06abb0;  1 drivers
v0x5582fc01bea0_0 .var "din_r", 15 0;
v0x5582fc01bf40_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc01bfe0_0 .var "din_valid_r", 0 0;
v0x5582fc01c080_0 .var "new_acc", 0 0;
v0x5582fc01c1e0_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc01c280_0 .var "w_addr_r", 0 0;
v0x5582fc01c320_0 .net/s "weight", 15 0, v0x5582fc01b8b0_0;  1 drivers
v0x5582fc01c3e0_0 .var "weigth_addr", 6 0;
L_0x5582fc06a7c0 .part v0x5582fc01c3e0_0, 0, 6;
S_0x5582fc019d90 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc0193a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fbf749b0 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fbf749f0 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fbf74a30 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fbf74a70 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc01a270_0 .var/s "acc", 47 0;
v0x5582fc01a370_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc01a430_0 .net/s "din1", 15 0, v0x5582fc01bea0_0;  1 drivers
v0x5582fc01a500_0 .net/s "din2", 15 0, v0x5582fc01b8b0_0;  alias, 1 drivers
v0x5582fc01a5e0_0 .net "din_valid", 0 0, L_0x5582fc06aa90;  1 drivers
v0x5582fc01a6f0_0 .var "din_valid_r", 0 0;
v0x5582fc01a7b0_0 .net/s "dout", 47 0, v0x5582fc01a270_0;  alias, 1 drivers
v0x5582fc01a890_0 .net "dout_valid", 0 0, v0x5582fc01a950_0;  alias, 1 drivers
v0x5582fc01a950_0 .var "dout_valid_r", 0 0;
v0x5582fc01aa10_0 .var/s "mult", 31 0;
v0x5582fc01aaf0_0 .var "mult_valid", 0 0;
v0x5582fc01abb0_0 .net "new_acc", 0 0, v0x5582fc01c080_0;  1 drivers
v0x5582fc01ac70_0 .var "new_acc_r", 0 0;
v0x5582fc01ad30_0 .var "new_acc_rr", 0 0;
v0x5582fc01adf0_0 .var/s "pre_mult1", 15 0;
v0x5582fc01aed0_0 .var/s "pre_mult2", 15 0;
S_0x5582fc01b0d0 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc0193a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc01b270 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc01b2b0 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100000000000000000000000000000011001100101110011010000110010101111000>;
P_0x5582fc01b2f0 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc01b5a0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc01b640 .array "mem", 0 63, 15 0;
v0x5582fc01b700_0 .net "radd", 5 0, L_0x5582fc06a7c0;  1 drivers
L_0x7f4d7446f0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc01b7f0_0 .net "ren", 0 0, L_0x7f4d7446f0f0;  1 drivers
v0x5582fc01b8b0_0 .var "wout", 15 0;
S_0x5582fc01cce0 .scope module, "signed_cast_inst" "signed_cast" 4 80, 12 20 0, S_0x5582fbfb7cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 50 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5582fc01ce60 .param/l "DIN_INT" 1 12 32, +C4<0000000000000000000000000000010100>;
P_0x5582fc01cea0 .param/l "DIN_POINT" 0 12 22, +C4<00000000000000000000000000011110>;
P_0x5582fc01cee0 .param/l "DIN_WIDTH" 0 12 21, +C4<000000000000000000000000000110010>;
P_0x5582fc01cf20 .param/l "DOUT_INT" 1 12 33, +C4<0000000000000000000000000000000010>;
P_0x5582fc01cf60 .param/l "DOUT_POINT" 0 12 24, +C4<000000000000000000000000000001110>;
P_0x5582fc01cfa0 .param/l "DOUT_WIDTH" 0 12 23, +C4<00000000000000000000000000010000>;
L_0x5582fc06afd0 .functor BUFZ 1, v0x5582fc01df30_0, C4<0>, C4<0>, C4<0>;
v0x5582fc01d7f0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc01d890_0 .var "debug", 2 0;
v0x5582fc01d970_0 .net "din", 49 0, v0x5582fc01e090_0;  1 drivers
v0x5582fc01da60_0 .net "din_valid", 0 0, v0x5582fc01e400_0;  1 drivers
v0x5582fc01db20_0 .net "dout", 15 0, L_0x5582fc06ae70;  alias, 1 drivers
v0x5582fc01dc80_0 .var "dout_frac", 13 0;
v0x5582fc01dd60_0 .var "dout_int", 1 0;
v0x5582fc01de40_0 .net "dout_valid", 0 0, L_0x5582fc06afd0;  alias, 1 drivers
v0x5582fc01df30_0 .var "valid_out", 0 0;
L_0x5582fc06ae70 .concat [ 14 2 0 0], v0x5582fc01dc80_0, v0x5582fc01dd60_0;
S_0x5582fc01d430 .scope generate, "genblk3" "genblk3" 12 49, 12 49 0, S_0x5582fc01cce0;
 .timescale 0 0;
S_0x5582fc01d600 .scope generate, "genblk5" "genblk5" 12 82, 12 82 0, S_0x5582fc01cce0;
 .timescale 0 0;
S_0x5582fc01eb80 .scope generate, "loop[1]" "loop[1]" 2 57, 2 57 0, S_0x5582fbfc0970;
 .timescale 0 0;
P_0x5582fc01ed70 .param/l "WEIGHT_LOC" 1 2 59, C4<01110111001011110111011100000000000000000000000000110001>;
P_0x5582fc01edb0 .param/l "i" 0 2 57, +C4<01>;
P_0x5582fc01edf0 .param/l "temp" 1 2 58, +C4<00000000000000000000000000110001>;
S_0x5582fc01efe0 .scope module, "neuron_inst" "neuron" 2 76, 4 3 0, S_0x5582fc01eb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 50 "bias"
    .port_info 5 /OUTPUT 16 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc01f1b0 .param/l "ACC_INT" 1 4 69, +C4<0000000000000000000000000000010100>;
P_0x5582fc01f1f0 .param/l "ACC_POINT" 0 4 14, +C4<00000000000000000000000000011110>;
P_0x5582fc01f230 .param/l "ACC_WIDTH" 0 4 13, +C4<00000000000000000000000000110000>;
P_0x5582fc01f270 .param/str "ACTIVATION_TYPE" 0 4 22, "relu";
P_0x5582fc01f2b0 .param/str "ACT_FILE" 0 4 23, "hdl/sigmoid_hex.mem";
P_0x5582fc01f2f0 .param/l "ACT_INT" 0 4 19, +C4<00000000000000000000000000000010>;
P_0x5582fc01f330 .param/l "ACT_OUT_INT" 0 4 21, +C4<00000000000000000000000000001111>;
P_0x5582fc01f370 .param/l "ACT_OUT_WIDTH" 0 4 20, +C4<00000000000000000000000000010000>;
P_0x5582fc01f3b0 .param/l "ACT_POINT" 1 4 70, +C4<000000000000000000000000000001110>;
P_0x5582fc01f3f0 .param/l "ACT_WIDTH" 0 4 18, +C4<00000000000000000000000000010000>;
P_0x5582fc01f430 .param/l "BIAS_POINT" 0 4 11, +C4<00000000000000000000000000001111>;
P_0x5582fc01f470 .param/l "BIAS_WIDTH" 0 4 10, +C4<00000000000000000000000000010000>;
P_0x5582fc01f4b0 .param/l "DIN_POINT" 0 4 6, +C4<00000000000000000000000000001111>;
P_0x5582fc01f4f0 .param/l "DIN_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
P_0x5582fc01f530 .param/l "PARALLEL" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x5582fc01f570 .param/l "WEIGHT_HEAD" 0 4 16, C4<01110111001011110111011100000000000000000000000000110001>;
P_0x5582fc01f5b0 .param/l "WEIGTH_NUMB" 0 4 9, +C4<00000000000000000000000001000000>;
P_0x5582fc01f5f0 .param/l "WEIGTH_POINT" 0 4 8, +C4<00000000000000000000000000001111>;
P_0x5582fc01f630 .param/l "WEIGTH_WIDTH" 0 4 7, +C4<00000000000000000000000000010000>;
v0x5582fc036580_0 .var/s "acc_bias", 49 0;
v0x5582fc036660_0 .net/s "acc_out", 49 0, L_0x5582fc06b9f0;  1 drivers
v0x5582fc036790_0 .net "acc_valid", 0 0, L_0x5582fc06bd30;  1 drivers
v0x5582fc036830_0 .net "bias", 49 0, L_0x5582fc06da00;  1 drivers
v0x5582fc0368f0_0 .var "bias_valid", 0 0;
v0x5582fc036990_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc036a30_0 .net/s "din", 63 0, L_0x5582fc06d960;  1 drivers
v0x5582fc036ad0_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc036b70_0 .net "dout", 15 0, v0x5582fc021620_0;  1 drivers
v0x5582fc036ca0_0 .net "dout_valid", 0 0, v0x5582fc021810_0;  1 drivers
v0x5582fc036d90_0 .net "percep_cast", 15 0, L_0x5582fc06d590;  1 drivers
v0x5582fc036e50_0 .net "percept_cast_valid", 0 0, L_0x5582fc06d6f0;  1 drivers
v0x5582fc036ef0_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
S_0x5582fc0200b0 .scope module, "activation_inst" "activation_function" 4 96, 5 3 0, S_0x5582fc01efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5582fc0202a0 .param/str "ACTIVATION_TYPE" 0 5 8, "relu";
P_0x5582fc0202e0 .param/l "DIN_INT" 0 5 5, +C4<00000000000000000000000000000010>;
P_0x5582fc020320 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x5582fc020360 .param/l "DOUT_INT" 0 5 7, +C4<00000000000000000000000000001111>;
P_0x5582fc0203a0 .param/l "DOUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x5582fc0203e0 .param/str "FILENAME" 0 5 9, "hdl/sigmoid_hex.mem";
v0x5582fc021970_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc021a30_0 .net "din", 15 0, L_0x5582fc06d590;  alias, 1 drivers
v0x5582fc021af0_0 .net "din_valid", 0 0, L_0x5582fc06d6f0;  alias, 1 drivers
v0x5582fc021bf0_0 .net "dout", 15 0, v0x5582fc021620_0;  alias, 1 drivers
v0x5582fc021cc0_0 .net "dout_valid", 0 0, v0x5582fc021810_0;  alias, 1 drivers
S_0x5582fc0207f0 .scope generate, "genblk3" "genblk3" 5 34, 5 34 0, S_0x5582fc0200b0;
 .timescale 0 0;
S_0x5582fc0209e0 .scope module, "relu_inst" "relu" 5 40, 6 3 0, S_0x5582fc0207f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5582fc020bd0 .param/l "DIN_INT" 0 6 5, +C4<00000000000000000000000000000010>;
P_0x5582fc020c10 .param/l "DIN_POINT" 1 6 15, +C4<000000000000000000000000000001110>;
P_0x5582fc020c50 .param/l "DIN_WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x5582fc020c90 .param/l "DOUT_INT" 0 6 7, +C4<00000000000000000000000000001111>;
P_0x5582fc020cd0 .param/l "DOUT_POINT" 1 6 16, +C4<000000000000000000000000000000001>;
P_0x5582fc020d10 .param/l "DOUT_WIDTH" 0 6 6, +C4<00000000000000000000000000010000>;
v0x5582fc0212d0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc021390_0 .net/s "din", 15 0, L_0x5582fc06d590;  alias, 1 drivers
v0x5582fc021470_0 .net "din_valid", 0 0, L_0x5582fc06d6f0;  alias, 1 drivers
v0x5582fc021540_0 .net/s "dout", 15 0, v0x5582fc021620_0;  alias, 1 drivers
v0x5582fc021620_0 .var/s "dout_r", 15 0;
v0x5582fc021750_0 .net "dout_valid", 0 0, v0x5582fc021810_0;  alias, 1 drivers
v0x5582fc021810_0 .var "valid_r", 0 0;
S_0x5582fc0210e0 .scope generate, "genblk4" "genblk4" 6 54, 6 54 0, S_0x5582fc0209e0;
 .timescale 0 0;
S_0x5582fc021e00 .scope module, "perceptron_inst" "parallel_perceptron" 4 50, 7 3 0, S_0x5582fc01efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 50 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc021ff0 .param/l "ACC_POINT" 0 7 15, +C4<00000000000000000000000000011110>;
P_0x5582fc022030 .param/l "ACC_WIDTH" 0 7 14, +C4<00000000000000000000000000110000>;
P_0x5582fc022070 .param/l "BIAS_POINT" 0 7 11, +C4<00000000000000000000000000001111>;
P_0x5582fc0220b0 .param/l "BIAS_WIDTH" 0 7 10, +C4<00000000000000000000000000010000>;
P_0x5582fc0220f0 .param/l "DIN_POINT" 0 7 6, +C4<00000000000000000000000000001111>;
P_0x5582fc022130 .param/l "DIN_WIDTH" 0 7 5, +C4<00000000000000000000000000010000>;
P_0x5582fc022170 .param/l "PARALLEL" 0 7 4, +C4<00000000000000000000000000000100>;
P_0x5582fc0221b0 .param/l "WEIGHT_HEAD" 0 7 18, C4<01110111001011110111011100000000000000000000000000110001>;
P_0x5582fc0221f0 .param/str "WEIGHT_TAIL" 0 7 29, ".hex";
P_0x5582fc022230 .param/l "WEIGTH_NUMB" 0 7 9, +C4<00000000000000000000000001000000>;
P_0x5582fc022270 .param/l "WEIGTH_POINT" 0 7 8, +C4<00000000000000000000000000001111>;
P_0x5582fc0222b0 .param/l "WEIGTH_WIDTH" 0 7 7, +C4<00000000000000000000000000010000>;
v0x5582fc034c70_0 .net/s "acc_out", 49 0, L_0x5582fc06b9f0;  alias, 1 drivers
v0x5582fc034d50_0 .net "acc_valid", 0 0, L_0x5582fc06bd30;  alias, 1 drivers
v0x5582fc034e10_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc034eb0_0 .net/s "din", 63 0, L_0x5582fc06d960;  alias, 1 drivers
v0x5582fc034f50_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc035040_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
L_0x5582fc06c340 .part L_0x5582fc06d960, 0, 16;
L_0x5582fc06c870 .part L_0x5582fc06d960, 16, 16;
L_0x5582fc06cd80 .part L_0x5582fc06d960, 32, 16;
L_0x5582fc06d2d0 .part L_0x5582fc06d960, 48, 16;
S_0x5582fc022990 .scope generate, "genblk2" "genblk2" 7 32, 7 32 0, S_0x5582fc021e00;
 .timescale 0 0;
v0x5582fc034a60_0 .net "acc_out_pre", 191 0, L_0x5582fc06d3a0;  1 drivers
v0x5582fc034b90_0 .net "acc_valid_pre", 3 0, L_0x5582fc06d470;  1 drivers
L_0x5582fc06be00 .part L_0x5582fc06d470, 0, 1;
L_0x5582fc06d3a0 .concat8 [ 48 48 48 48], v0x5582fc027ec0_0, v0x5582fc02b5f0_0, v0x5582fc02eea0_0, v0x5582fc032770_0;
L_0x5582fc06d470 .concat8 [ 1 1 1 1], v0x5582fc0285a0_0, v0x5582fc02bcd0_0, v0x5582fc02f580_0, v0x5582fc032e50_0;
S_0x5582fc022b80 .scope module, "adder_tree_inst" "adder_tree" 7 87, 8 5 0, S_0x5582fc022990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 192 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 50 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x5582fc01ef50 .param/l "DATA_WIDTH" 0 8 6, +C4<00000000000000000000000000110000>;
P_0x5582fc01ef90 .param/l "PARALLEL" 0 8 7, +C4<00000000000000000000000000000100>;
v0x5582fc026570_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc026630_0 .var "delay_valid", 1 0;
v0x5582fc026710_0 .net "din", 191 0, L_0x5582fc06d3a0;  alias, 1 drivers
v0x5582fc0267b0_0 .net "dout", 49 0, L_0x5582fc06b9f0;  alias, 1 drivers
v0x5582fc0268a0_0 .net "in_valid", 0 0, L_0x5582fc06be00;  1 drivers
v0x5582fc0269b0_0 .net "out_valid", 0 0, L_0x5582fc06bd30;  alias, 1 drivers
L_0x5582fc06bd30 .part v0x5582fc026630_0, 1, 1;
S_0x5582fc022fb0 .scope generate, "genblk2" "genblk2" 8 16, 8 16 0, S_0x5582fc022b80;
 .timescale 0 0;
P_0x5582fc0231a0 .param/l "NEXT_ITER" 1 8 25, +C4<000000000000000000000000000000010>;
v0x5582fc026440_0 .net "result", 97 0, L_0x5582fc06b950;  1 drivers
S_0x5582fc023270 .scope module, "add_pairs_inst" "add_pairs" 8 30, 8 72 0, S_0x5582fc022fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 192 "din"
    .port_info 2 /OUTPUT 98 "dout"
P_0x5582fc023460 .param/l "DATA_WIDTH" 0 8 73, +C4<00000000000000000000000000110000>;
P_0x5582fc0234a0 .param/l "OUT_WIDTH" 1 8 80, +C4<000000000000000000000000000000010>;
P_0x5582fc0234e0 .param/l "STAGE_N" 0 8 74, +C4<00000000000000000000000000000100>;
v0x5582fc024d70_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc024e30_0 .net "din", 191 0, L_0x5582fc06d3a0;  alias, 1 drivers
v0x5582fc024f10_0 .net "dout", 97 0, L_0x5582fc06b950;  alias, 1 drivers
L_0x5582fc06b480 .part L_0x5582fc06d3a0, 0, 48;
L_0x5582fc06b550 .part L_0x5582fc06d3a0, 48, 48;
L_0x5582fc06b780 .part L_0x5582fc06d3a0, 96, 48;
L_0x5582fc06b850 .part L_0x5582fc06d3a0, 144, 48;
L_0x5582fc06b950 .concat8 [ 49 49 0 0], v0x5582fc0240c0_0, v0x5582fc024bc0_0;
S_0x5582fc023720 .scope generate, "genblk1[0]" "genblk1[0]" 8 83, 8 83 0, S_0x5582fc023270;
 .timescale 0 0;
P_0x5582fc023930 .param/l "i" 0 8 83, +C4<00>;
S_0x5582fc023a10 .scope module, "add_inst" "signed_adder" 8 84, 8 56 0, S_0x5582fc023720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 48 "din1"
    .port_info 2 /INPUT 48 "din2"
    .port_info 3 /OUTPUT 49 "dout"
P_0x5582fc023be0 .param/l "DATA_WIDTH" 0 8 57, +C4<00000000000000000000000000110000>;
v0x5582fc023d50_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc023e10_0 .net/s "din1", 47 0, L_0x5582fc06b480;  1 drivers
v0x5582fc023ef0_0 .net/s "din2", 47 0, L_0x5582fc06b550;  1 drivers
v0x5582fc023fe0_0 .net/s "dout", 48 0, v0x5582fc0240c0_0;  1 drivers
v0x5582fc0240c0_0 .var "dout_r", 48 0;
S_0x5582fc024270 .scope generate, "genblk1[1]" "genblk1[1]" 8 83, 8 83 0, S_0x5582fc023270;
 .timescale 0 0;
P_0x5582fc024480 .param/l "i" 0 8 83, +C4<01>;
S_0x5582fc024540 .scope module, "add_inst" "signed_adder" 8 84, 8 56 0, S_0x5582fc024270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 48 "din1"
    .port_info 2 /INPUT 48 "din2"
    .port_info 3 /OUTPUT 49 "dout"
P_0x5582fc024710 .param/l "DATA_WIDTH" 0 8 57, +C4<00000000000000000000000000110000>;
v0x5582fc024850_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc024910_0 .net/s "din1", 47 0, L_0x5582fc06b780;  1 drivers
v0x5582fc0249f0_0 .net/s "din2", 47 0, L_0x5582fc06b850;  1 drivers
v0x5582fc024ae0_0 .net/s "dout", 48 0, v0x5582fc024bc0_0;  1 drivers
v0x5582fc024bc0_0 .var "dout_r", 48 0;
S_0x5582fc025050 .scope module, "adder_tree_inst" "adder_tree" 8 36, 8 5 0, S_0x5582fc022fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 98 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 50 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x5582fc022dc0 .param/l "DATA_WIDTH" 0 8 6, +C4<000000000000000000000000000110001>;
P_0x5582fc022e00 .param/l "PARALLEL" 0 8 7, +C4<000000000000000000000000000000010>;
L_0x5582fc06bc60 .functor BUFZ 1, v0x5582fc025f70_0, C4<0>, C4<0>, C4<0>;
v0x5582fc025eb0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc025f70_0 .var "delay_valid", 0 0;
v0x5582fc026050_0 .net "din", 97 0, L_0x5582fc06b950;  alias, 1 drivers
v0x5582fc026120_0 .net "dout", 49 0, L_0x5582fc06b9f0;  alias, 1 drivers
o0x7f4d744bb948 .functor BUFZ 1, C4<z>; HiZ drive
v0x5582fc0261f0_0 .net "in_valid", 0 0, o0x7f4d744bb948;  0 drivers
v0x5582fc0262e0_0 .net "out_valid", 0 0, L_0x5582fc06bc60;  1 drivers
L_0x5582fc06ba60 .part L_0x5582fc06b950, 0, 49;
L_0x5582fc06bb90 .part L_0x5582fc06b950, 49, 49;
S_0x5582fc025460 .scope generate, "genblk1" "genblk1" 8 16, 8 16 0, S_0x5582fc025050;
 .timescale 0 0;
S_0x5582fc025630 .scope module, "sign_adder_inst" "signed_adder" 8 17, 8 56 0, S_0x5582fc025460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 49 "din1"
    .port_info 2 /INPUT 49 "din2"
    .port_info 3 /OUTPUT 50 "dout"
P_0x5582fc025820 .param/l "DATA_WIDTH" 0 8 57, +C4<000000000000000000000000000110001>;
L_0x5582fc06b9f0 .functor BUFZ 50, v0x5582fc025d00_0, C4<00000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000>;
v0x5582fc025990_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc025a50_0 .net/s "din1", 48 0, L_0x5582fc06ba60;  1 drivers
v0x5582fc025b30_0 .net/s "din2", 48 0, L_0x5582fc06bb90;  1 drivers
v0x5582fc025c20_0 .net/s "dout", 49 0, L_0x5582fc06b9f0;  alias, 1 drivers
v0x5582fc025d00_0 .var "dout_r", 49 0;
S_0x5582fc026b10 .scope generate, "percept_inst[0]" "percept_inst[0]" 7 60, 7 60 0, S_0x5582fc022990;
 .timescale 0 0;
P_0x5582fc026d20 .param/l "i" 0 7 60, +C4<00>;
P_0x5582fc026d60 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110000>;
P_0x5582fc026da0 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100010000000000000000000000000011000000101110011010000110010101111000>;
S_0x5582fc026f80 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc026b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc027150 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc027190 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc0271d0 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc027210 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc027250 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc027290 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc0272d0 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100010000000000000000000000000011000000101110011010000110010101111000>;
P_0x5582fc027310 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc027350 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc027390 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc06c180 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc06c220 .functor AND 1, v0x5582fc029ca0_0, L_0x5582fc06c180, C4<1>, C4<1>;
v0x5582fc029710_0 .net *"_s4", 0 0, L_0x5582fc06c180;  1 drivers
v0x5582fc029810_0 .net/s "acc_out", 47 0, v0x5582fc027ec0_0;  1 drivers
v0x5582fc0298d0_0 .net "acc_valid", 0 0, v0x5582fc0285a0_0;  1 drivers
v0x5582fc0299d0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc029a70_0 .net/s "din", 15 0, L_0x5582fc06c340;  1 drivers
v0x5582fc029b60_0 .var "din_r", 15 0;
v0x5582fc029c00_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc029ca0_0 .var "din_valid_r", 0 0;
v0x5582fc029d40_0 .var "new_acc", 0 0;
v0x5582fc029e10_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc029eb0_0 .var "w_addr_r", 0 0;
v0x5582fc029f50_0 .net/s "weight", 15 0, v0x5582fc029570_0;  1 drivers
v0x5582fc02a010_0 .var "weigth_addr", 6 0;
L_0x5582fc06bf30 .part v0x5582fc02a010_0, 0, 6;
S_0x5582fc0279e0 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc026f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fbf74ce0 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fbf74d20 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fbf74d60 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fbf74da0 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc027ec0_0 .var/s "acc", 47 0;
v0x5582fc027fc0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc028080_0 .net/s "din1", 15 0, v0x5582fc029b60_0;  1 drivers
v0x5582fc028150_0 .net/s "din2", 15 0, v0x5582fc029570_0;  alias, 1 drivers
v0x5582fc028230_0 .net "din_valid", 0 0, L_0x5582fc06c220;  1 drivers
v0x5582fc028340_0 .var "din_valid_r", 0 0;
v0x5582fc028400_0 .net/s "dout", 47 0, v0x5582fc027ec0_0;  alias, 1 drivers
v0x5582fc0284e0_0 .net "dout_valid", 0 0, v0x5582fc0285a0_0;  alias, 1 drivers
v0x5582fc0285a0_0 .var "dout_valid_r", 0 0;
v0x5582fc028660_0 .var/s "mult", 31 0;
v0x5582fc028740_0 .var "mult_valid", 0 0;
v0x5582fc028800_0 .net "new_acc", 0 0, v0x5582fc029d40_0;  1 drivers
v0x5582fc0288c0_0 .var "new_acc_r", 0 0;
v0x5582fc028980_0 .var "new_acc_rr", 0 0;
v0x5582fc028a40_0 .var/s "pre_mult1", 15 0;
v0x5582fc028b20_0 .var/s "pre_mult2", 15 0;
S_0x5582fc028d20 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc026f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc028ec0 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc028f00 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100010000000000000000000000000011000000101110011010000110010101111000>;
P_0x5582fc028f40 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc029260_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc029300 .array "mem", 0 63, 15 0;
v0x5582fc0293c0_0 .net "radd", 5 0, L_0x5582fc06bf30;  1 drivers
L_0x7f4d7446f138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc0294b0_0 .net "ren", 0 0, L_0x7f4d7446f138;  1 drivers
v0x5582fc029570_0 .var "wout", 15 0;
S_0x5582fc02a1b0 .scope generate, "percept_inst[1]" "percept_inst[1]" 7 60, 7 60 0, S_0x5582fc022990;
 .timescale 0 0;
P_0x5582fc02a3a0 .param/l "i" 0 7 60, +C4<01>;
P_0x5582fc02a3e0 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110001>;
P_0x5582fc02a420 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100010000000000000000000000000011000100101110011010000110010101111000>;
S_0x5582fc02a6c0 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc02a1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc02a890 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc02a8d0 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc02a910 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc02a950 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc02a990 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc02a9d0 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc02aa10 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100010000000000000000000000000011000100101110011010000110010101111000>;
P_0x5582fc02aa50 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc02aa90 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc02aad0 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc06c6b0 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc06c750 .functor AND 1, v0x5582fc02d4e0_0, L_0x5582fc06c6b0, C4<1>, C4<1>;
v0x5582fc02ce40_0 .net *"_s4", 0 0, L_0x5582fc06c6b0;  1 drivers
v0x5582fc02cf40_0 .net/s "acc_out", 47 0, v0x5582fc02b5f0_0;  1 drivers
v0x5582fc02d000_0 .net "acc_valid", 0 0, v0x5582fc02bcd0_0;  1 drivers
v0x5582fc02d100_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc02d1a0_0 .net/s "din", 15 0, L_0x5582fc06c870;  1 drivers
v0x5582fc02d290_0 .var "din_r", 15 0;
v0x5582fc02d330_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc02d4e0_0 .var "din_valid_r", 0 0;
v0x5582fc02d580_0 .var "new_acc", 0 0;
v0x5582fc02d650_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc02d6f0_0 .var "w_addr_r", 0 0;
v0x5582fc02d790_0 .net/s "weight", 15 0, v0x5582fc02cca0_0;  1 drivers
v0x5582fc02d850_0 .var "weigth_addr", 6 0;
L_0x5582fc06c430 .part v0x5582fc02d850_0, 0, 6;
S_0x5582fc02b110 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc02a6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fbeac320 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fbeac360 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fbeac3a0 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fbeac3e0 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc02b5f0_0 .var/s "acc", 47 0;
v0x5582fc02b6f0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc02b7b0_0 .net/s "din1", 15 0, v0x5582fc02d290_0;  1 drivers
v0x5582fc02b880_0 .net/s "din2", 15 0, v0x5582fc02cca0_0;  alias, 1 drivers
v0x5582fc02b960_0 .net "din_valid", 0 0, L_0x5582fc06c750;  1 drivers
v0x5582fc02ba70_0 .var "din_valid_r", 0 0;
v0x5582fc02bb30_0 .net/s "dout", 47 0, v0x5582fc02b5f0_0;  alias, 1 drivers
v0x5582fc02bc10_0 .net "dout_valid", 0 0, v0x5582fc02bcd0_0;  alias, 1 drivers
v0x5582fc02bcd0_0 .var "dout_valid_r", 0 0;
v0x5582fc02bd90_0 .var/s "mult", 31 0;
v0x5582fc02be70_0 .var "mult_valid", 0 0;
v0x5582fc02bf30_0 .net "new_acc", 0 0, v0x5582fc02d580_0;  1 drivers
v0x5582fc02bff0_0 .var "new_acc_r", 0 0;
v0x5582fc02c0b0_0 .var "new_acc_rr", 0 0;
v0x5582fc02c170_0 .var/s "pre_mult1", 15 0;
v0x5582fc02c250_0 .var/s "pre_mult2", 15 0;
S_0x5582fc02c450 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc02a6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc02c5f0 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc02c630 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100010000000000000000000000000011000100101110011010000110010101111000>;
P_0x5582fc02c670 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc02c990_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc02ca30 .array "mem", 0 63, 15 0;
v0x5582fc02caf0_0 .net "radd", 5 0, L_0x5582fc06c430;  1 drivers
L_0x7f4d7446f180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc02cbe0_0 .net "ren", 0 0, L_0x7f4d7446f180;  1 drivers
v0x5582fc02cca0_0 .var "wout", 15 0;
S_0x5582fc02d9f0 .scope generate, "percept_inst[2]" "percept_inst[2]" 7 60, 7 60 0, S_0x5582fc022990;
 .timescale 0 0;
P_0x5582fc02dbe0 .param/l "i" 0 7 60, +C4<010>;
P_0x5582fc02dc20 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110010>;
P_0x5582fc02dc60 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100010000000000000000000000000011001000101110011010000110010101111000>;
S_0x5582fc02de60 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc02d9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc02e030 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc02e070 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc02e0b0 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc02e0f0 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc02e130 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc02e170 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc02e1b0 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100010000000000000000000000000011001000101110011010000110010101111000>;
P_0x5582fc02e1f0 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc02e230 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc02e270 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc06cbc0 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc06cc60 .functor AND 1, v0x5582fc030c80_0, L_0x5582fc06cbc0, C4<1>, C4<1>;
v0x5582fc0306f0_0 .net *"_s4", 0 0, L_0x5582fc06cbc0;  1 drivers
v0x5582fc0307f0_0 .net/s "acc_out", 47 0, v0x5582fc02eea0_0;  1 drivers
v0x5582fc0308b0_0 .net "acc_valid", 0 0, v0x5582fc02f580_0;  1 drivers
v0x5582fc0309b0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc030a50_0 .net/s "din", 15 0, L_0x5582fc06cd80;  1 drivers
v0x5582fc030b40_0 .var "din_r", 15 0;
v0x5582fc030be0_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc030c80_0 .var "din_valid_r", 0 0;
v0x5582fc030d20_0 .var "new_acc", 0 0;
v0x5582fc030df0_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc030fa0_0 .var "w_addr_r", 0 0;
v0x5582fc031040_0 .net/s "weight", 15 0, v0x5582fc030550_0;  1 drivers
v0x5582fc031100_0 .var "weigth_addr", 6 0;
L_0x5582fc06c940 .part v0x5582fc031100_0, 0, 6;
S_0x5582fc02e8b0 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc02de60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc02eaa0 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fc02eae0 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fc02eb20 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fc02eb60 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc02eea0_0 .var/s "acc", 47 0;
v0x5582fc02efa0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc02f060_0 .net/s "din1", 15 0, v0x5582fc030b40_0;  1 drivers
v0x5582fc02f130_0 .net/s "din2", 15 0, v0x5582fc030550_0;  alias, 1 drivers
v0x5582fc02f210_0 .net "din_valid", 0 0, L_0x5582fc06cc60;  1 drivers
v0x5582fc02f320_0 .var "din_valid_r", 0 0;
v0x5582fc02f3e0_0 .net/s "dout", 47 0, v0x5582fc02eea0_0;  alias, 1 drivers
v0x5582fc02f4c0_0 .net "dout_valid", 0 0, v0x5582fc02f580_0;  alias, 1 drivers
v0x5582fc02f580_0 .var "dout_valid_r", 0 0;
v0x5582fc02f640_0 .var/s "mult", 31 0;
v0x5582fc02f720_0 .var "mult_valid", 0 0;
v0x5582fc02f7e0_0 .net "new_acc", 0 0, v0x5582fc030d20_0;  1 drivers
v0x5582fc02f8a0_0 .var "new_acc_r", 0 0;
v0x5582fc02f960_0 .var "new_acc_rr", 0 0;
v0x5582fc02fa20_0 .var/s "pre_mult1", 15 0;
v0x5582fc02fb00_0 .var/s "pre_mult2", 15 0;
S_0x5582fc02fd00 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc02de60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc02fea0 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc02fee0 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100010000000000000000000000000011001000101110011010000110010101111000>;
P_0x5582fc02ff20 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc030240_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc0302e0 .array "mem", 0 63, 15 0;
v0x5582fc0303a0_0 .net "radd", 5 0, L_0x5582fc06c940;  1 drivers
L_0x7f4d7446f1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc030490_0 .net "ren", 0 0, L_0x7f4d7446f1c8;  1 drivers
v0x5582fc030550_0 .var "wout", 15 0;
S_0x5582fc0312a0 .scope generate, "percept_inst[3]" "percept_inst[3]" 7 60, 7 60 0, S_0x5582fc022990;
 .timescale 0 0;
P_0x5582fc0314e0 .param/l "i" 0 7 60, +C4<011>;
P_0x5582fc031520 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110011>;
P_0x5582fc031560 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100010000000000000000000000000011001100101110011010000110010101111000>;
S_0x5582fc031760 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc0312a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc031930 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc031970 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc0319b0 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc0319f0 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc031a30 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc031a70 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc031ab0 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100010000000000000000000000000011001100101110011010000110010101111000>;
P_0x5582fc031af0 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc031b30 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc031b70 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc06d110 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc06d1b0 .functor AND 1, v0x5582fc034550_0, L_0x5582fc06d110, C4<1>, C4<1>;
v0x5582fc033fc0_0 .net *"_s4", 0 0, L_0x5582fc06d110;  1 drivers
v0x5582fc0340c0_0 .net/s "acc_out", 47 0, v0x5582fc032770_0;  1 drivers
v0x5582fc034180_0 .net "acc_valid", 0 0, v0x5582fc032e50_0;  1 drivers
v0x5582fc034280_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc034320_0 .net/s "din", 15 0, L_0x5582fc06d2d0;  1 drivers
v0x5582fc034410_0 .var "din_r", 15 0;
v0x5582fc0344b0_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc034550_0 .var "din_valid_r", 0 0;
v0x5582fc0345f0_0 .var "new_acc", 0 0;
v0x5582fc0346c0_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc034760_0 .var "w_addr_r", 0 0;
v0x5582fc034800_0 .net/s "weight", 15 0, v0x5582fc033e20_0;  1 drivers
v0x5582fc0348c0_0 .var "weigth_addr", 6 0;
L_0x5582fc06cee0 .part v0x5582fc0348c0_0, 0, 6;
S_0x5582fc032180 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc031760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc032370 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fc0323b0 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fc0323f0 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fc032430 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc032770_0 .var/s "acc", 47 0;
v0x5582fc032870_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc032930_0 .net/s "din1", 15 0, v0x5582fc034410_0;  1 drivers
v0x5582fc032a00_0 .net/s "din2", 15 0, v0x5582fc033e20_0;  alias, 1 drivers
v0x5582fc032ae0_0 .net "din_valid", 0 0, L_0x5582fc06d1b0;  1 drivers
v0x5582fc032bf0_0 .var "din_valid_r", 0 0;
v0x5582fc032cb0_0 .net/s "dout", 47 0, v0x5582fc032770_0;  alias, 1 drivers
v0x5582fc032d90_0 .net "dout_valid", 0 0, v0x5582fc032e50_0;  alias, 1 drivers
v0x5582fc032e50_0 .var "dout_valid_r", 0 0;
v0x5582fc032f10_0 .var/s "mult", 31 0;
v0x5582fc032ff0_0 .var "mult_valid", 0 0;
v0x5582fc0330b0_0 .net "new_acc", 0 0, v0x5582fc0345f0_0;  1 drivers
v0x5582fc033170_0 .var "new_acc_r", 0 0;
v0x5582fc033230_0 .var "new_acc_rr", 0 0;
v0x5582fc0332f0_0 .var/s "pre_mult1", 15 0;
v0x5582fc0333d0_0 .var/s "pre_mult2", 15 0;
S_0x5582fc0335d0 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc031760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc033770 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc0337b0 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100010000000000000000000000000011001100101110011010000110010101111000>;
P_0x5582fc0337f0 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc033b10_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc033bb0 .array "mem", 0 63, 15 0;
v0x5582fc033c70_0 .net "radd", 5 0, L_0x5582fc06cee0;  1 drivers
L_0x7f4d7446f210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc033d60_0 .net "ren", 0 0, L_0x7f4d7446f210;  1 drivers
v0x5582fc033e20_0 .var "wout", 15 0;
S_0x5582fc035180 .scope module, "signed_cast_inst" "signed_cast" 4 80, 12 20 0, S_0x5582fc01efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 50 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5582fc035350 .param/l "DIN_INT" 1 12 32, +C4<0000000000000000000000000000010100>;
P_0x5582fc035390 .param/l "DIN_POINT" 0 12 22, +C4<00000000000000000000000000011110>;
P_0x5582fc0353d0 .param/l "DIN_WIDTH" 0 12 21, +C4<000000000000000000000000000110010>;
P_0x5582fc035410 .param/l "DOUT_INT" 1 12 33, +C4<0000000000000000000000000000000010>;
P_0x5582fc035450 .param/l "DOUT_POINT" 0 12 24, +C4<000000000000000000000000000001110>;
P_0x5582fc035490 .param/l "DOUT_WIDTH" 0 12 23, +C4<00000000000000000000000000010000>;
L_0x5582fc06d6f0 .functor BUFZ 1, v0x5582fc036420_0, C4<0>, C4<0>, C4<0>;
v0x5582fc035ce0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc035d80_0 .var "debug", 2 0;
v0x5582fc035e60_0 .net "din", 49 0, v0x5582fc036580_0;  1 drivers
v0x5582fc035f50_0 .net "din_valid", 0 0, v0x5582fc0368f0_0;  1 drivers
v0x5582fc036010_0 .net "dout", 15 0, L_0x5582fc06d590;  alias, 1 drivers
v0x5582fc036170_0 .var "dout_frac", 13 0;
v0x5582fc036250_0 .var "dout_int", 1 0;
v0x5582fc036330_0 .net "dout_valid", 0 0, L_0x5582fc06d6f0;  alias, 1 drivers
v0x5582fc036420_0 .var "valid_out", 0 0;
L_0x5582fc06d590 .concat [ 14 2 0 0], v0x5582fc036170_0, v0x5582fc036250_0;
S_0x5582fc035920 .scope generate, "genblk3" "genblk3" 12 49, 12 49 0, S_0x5582fc035180;
 .timescale 0 0;
S_0x5582fc035af0 .scope generate, "genblk5" "genblk5" 12 82, 12 82 0, S_0x5582fc035180;
 .timescale 0 0;
S_0x5582fc037070 .scope generate, "loop[2]" "loop[2]" 2 57, 2 57 0, S_0x5582fbfc0970;
 .timescale 0 0;
P_0x5582fc037260 .param/l "WEIGHT_LOC" 1 2 59, C4<01110111001011110111011100000000000000000000000000110010>;
P_0x5582fc0372a0 .param/l "i" 0 2 57, +C4<010>;
P_0x5582fc0372e0 .param/l "temp" 1 2 58, +C4<00000000000000000000000000110010>;
S_0x5582fc0374f0 .scope module, "neuron_inst" "neuron" 2 76, 4 3 0, S_0x5582fc037070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 50 "bias"
    .port_info 5 /OUTPUT 16 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc0376c0 .param/l "ACC_INT" 1 4 69, +C4<0000000000000000000000000000010100>;
P_0x5582fc037700 .param/l "ACC_POINT" 0 4 14, +C4<00000000000000000000000000011110>;
P_0x5582fc037740 .param/l "ACC_WIDTH" 0 4 13, +C4<00000000000000000000000000110000>;
P_0x5582fc037780 .param/str "ACTIVATION_TYPE" 0 4 22, "relu";
P_0x5582fc0377c0 .param/str "ACT_FILE" 0 4 23, "hdl/sigmoid_hex.mem";
P_0x5582fc037800 .param/l "ACT_INT" 0 4 19, +C4<00000000000000000000000000000010>;
P_0x5582fc037840 .param/l "ACT_OUT_INT" 0 4 21, +C4<00000000000000000000000000001111>;
P_0x5582fc037880 .param/l "ACT_OUT_WIDTH" 0 4 20, +C4<00000000000000000000000000010000>;
P_0x5582fc0378c0 .param/l "ACT_POINT" 1 4 70, +C4<000000000000000000000000000001110>;
P_0x5582fc037900 .param/l "ACT_WIDTH" 0 4 18, +C4<00000000000000000000000000010000>;
P_0x5582fc037940 .param/l "BIAS_POINT" 0 4 11, +C4<00000000000000000000000000001111>;
P_0x5582fc037980 .param/l "BIAS_WIDTH" 0 4 10, +C4<00000000000000000000000000010000>;
P_0x5582fc0379c0 .param/l "DIN_POINT" 0 4 6, +C4<00000000000000000000000000001111>;
P_0x5582fc037a00 .param/l "DIN_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
P_0x5582fc037a40 .param/l "PARALLEL" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x5582fc037a80 .param/l "WEIGHT_HEAD" 0 4 16, C4<01110111001011110111011100000000000000000000000000110010>;
P_0x5582fc037ac0 .param/l "WEIGTH_NUMB" 0 4 9, +C4<00000000000000000000000001000000>;
P_0x5582fc037b00 .param/l "WEIGTH_POINT" 0 4 8, +C4<00000000000000000000000000001111>;
P_0x5582fc037b40 .param/l "WEIGTH_WIDTH" 0 4 7, +C4<00000000000000000000000000010000>;
v0x5582fc04f5a0_0 .var/s "acc_bias", 49 0;
v0x5582fc04f680_0 .net/s "acc_out", 49 0, L_0x5582fc06e110;  1 drivers
v0x5582fc04f7b0_0 .net "acc_valid", 0 0, L_0x5582fc06e450;  1 drivers
v0x5582fc04f850_0 .net "bias", 49 0, L_0x5582fc0701d0;  1 drivers
v0x5582fc04f910_0 .var "bias_valid", 0 0;
v0x5582fc04f9b0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc04fa50_0 .net/s "din", 63 0, L_0x5582fc0700a0;  1 drivers
v0x5582fc04faf0_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc04fb90_0 .net "dout", 15 0, v0x5582fc039b00_0;  1 drivers
v0x5582fc04fcc0_0 .net "dout_valid", 0 0, v0x5582fc039cf0_0;  1 drivers
v0x5582fc04fdb0_0 .net "percep_cast", 15 0, L_0x5582fc06fcd0;  1 drivers
v0x5582fc04fe70_0 .net "percept_cast_valid", 0 0, L_0x5582fc06fe30;  1 drivers
v0x5582fc04ff10_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
S_0x5582fc038590 .scope module, "activation_inst" "activation_function" 4 96, 5 3 0, S_0x5582fc0374f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5582fc038780 .param/str "ACTIVATION_TYPE" 0 5 8, "relu";
P_0x5582fc0387c0 .param/l "DIN_INT" 0 5 5, +C4<00000000000000000000000000000010>;
P_0x5582fc038800 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x5582fc038840 .param/l "DOUT_INT" 0 5 7, +C4<00000000000000000000000000001111>;
P_0x5582fc038880 .param/l "DOUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x5582fc0388c0 .param/str "FILENAME" 0 5 9, "hdl/sigmoid_hex.mem";
v0x5582fc039e50_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc039f10_0 .net "din", 15 0, L_0x5582fc06fcd0;  alias, 1 drivers
v0x5582fc039fd0_0 .net "din_valid", 0 0, L_0x5582fc06fe30;  alias, 1 drivers
v0x5582fc03a0d0_0 .net "dout", 15 0, v0x5582fc039b00_0;  alias, 1 drivers
v0x5582fc03a1a0_0 .net "dout_valid", 0 0, v0x5582fc039cf0_0;  alias, 1 drivers
S_0x5582fc038cd0 .scope generate, "genblk3" "genblk3" 5 34, 5 34 0, S_0x5582fc038590;
 .timescale 0 0;
S_0x5582fc038ec0 .scope module, "relu_inst" "relu" 5 40, 6 3 0, S_0x5582fc038cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5582fc0390b0 .param/l "DIN_INT" 0 6 5, +C4<00000000000000000000000000000010>;
P_0x5582fc0390f0 .param/l "DIN_POINT" 1 6 15, +C4<000000000000000000000000000001110>;
P_0x5582fc039130 .param/l "DIN_WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x5582fc039170 .param/l "DOUT_INT" 0 6 7, +C4<00000000000000000000000000001111>;
P_0x5582fc0391b0 .param/l "DOUT_POINT" 1 6 16, +C4<000000000000000000000000000000001>;
P_0x5582fc0391f0 .param/l "DOUT_WIDTH" 0 6 6, +C4<00000000000000000000000000010000>;
v0x5582fc0397b0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc039870_0 .net/s "din", 15 0, L_0x5582fc06fcd0;  alias, 1 drivers
v0x5582fc039950_0 .net "din_valid", 0 0, L_0x5582fc06fe30;  alias, 1 drivers
v0x5582fc039a20_0 .net/s "dout", 15 0, v0x5582fc039b00_0;  alias, 1 drivers
v0x5582fc039b00_0 .var/s "dout_r", 15 0;
v0x5582fc039c30_0 .net "dout_valid", 0 0, v0x5582fc039cf0_0;  alias, 1 drivers
v0x5582fc039cf0_0 .var "valid_r", 0 0;
S_0x5582fc0395c0 .scope generate, "genblk4" "genblk4" 6 54, 6 54 0, S_0x5582fc038ec0;
 .timescale 0 0;
S_0x5582fc03a2e0 .scope module, "perceptron_inst" "parallel_perceptron" 4 50, 7 3 0, S_0x5582fc0374f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 50 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc03a4d0 .param/l "ACC_POINT" 0 7 15, +C4<00000000000000000000000000011110>;
P_0x5582fc03a510 .param/l "ACC_WIDTH" 0 7 14, +C4<00000000000000000000000000110000>;
P_0x5582fc03a550 .param/l "BIAS_POINT" 0 7 11, +C4<00000000000000000000000000001111>;
P_0x5582fc03a590 .param/l "BIAS_WIDTH" 0 7 10, +C4<00000000000000000000000000010000>;
P_0x5582fc03a5d0 .param/l "DIN_POINT" 0 7 6, +C4<00000000000000000000000000001111>;
P_0x5582fc03a610 .param/l "DIN_WIDTH" 0 7 5, +C4<00000000000000000000000000010000>;
P_0x5582fc03a650 .param/l "PARALLEL" 0 7 4, +C4<00000000000000000000000000000100>;
P_0x5582fc03a690 .param/l "WEIGHT_HEAD" 0 7 18, C4<01110111001011110111011100000000000000000000000000110010>;
P_0x5582fc03a6d0 .param/str "WEIGHT_TAIL" 0 7 29, ".hex";
P_0x5582fc03a710 .param/l "WEIGTH_NUMB" 0 7 9, +C4<00000000000000000000000001000000>;
P_0x5582fc03a750 .param/l "WEIGTH_POINT" 0 7 8, +C4<00000000000000000000000000001111>;
P_0x5582fc03a790 .param/l "WEIGTH_WIDTH" 0 7 7, +C4<00000000000000000000000000010000>;
v0x5582fc04da80_0 .net/s "acc_out", 49 0, L_0x5582fc06e110;  alias, 1 drivers
v0x5582fc04db60_0 .net "acc_valid", 0 0, L_0x5582fc06e450;  alias, 1 drivers
v0x5582fc04dc20_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc04dcc0_0 .net/s "din", 63 0, L_0x5582fc0700a0;  alias, 1 drivers
v0x5582fc04dd60_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc04de50_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
L_0x5582fc06ea80 .part L_0x5582fc0700a0, 0, 16;
L_0x5582fc06efb0 .part L_0x5582fc0700a0, 16, 16;
L_0x5582fc06f4c0 .part L_0x5582fc0700a0, 32, 16;
L_0x5582fc06fa10 .part L_0x5582fc0700a0, 48, 16;
S_0x5582fc03ae70 .scope generate, "genblk2" "genblk2" 7 32, 7 32 0, S_0x5582fc03a2e0;
 .timescale 0 0;
v0x5582fc04d870_0 .net "acc_out_pre", 191 0, L_0x5582fc06fae0;  1 drivers
v0x5582fc04d9a0_0 .net "acc_valid_pre", 3 0, L_0x5582fc06fbb0;  1 drivers
L_0x5582fc06e520 .part L_0x5582fc06fbb0, 0, 1;
L_0x5582fc06fae0 .concat8 [ 48 48 48 48], v0x5582fc0404b0_0, v0x5582fc043cf0_0, v0x5582fc047520_0, v0x5582fc04ad70_0;
L_0x5582fc06fbb0 .concat8 [ 1 1 1 1], v0x5582fc040b90_0, v0x5582fc0443d0_0, v0x5582fc047c00_0, v0x5582fc04bc60_0;
S_0x5582fc03b060 .scope module, "adder_tree_inst" "adder_tree" 7 87, 8 5 0, S_0x5582fc03ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 192 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 50 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x5582fc037460 .param/l "DATA_WIDTH" 0 8 6, +C4<00000000000000000000000000110000>;
P_0x5582fc0374a0 .param/l "PARALLEL" 0 8 7, +C4<00000000000000000000000000000100>;
v0x5582fc03ea50_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc03eb10_0 .var "delay_valid", 1 0;
v0x5582fc03ebf0_0 .net "din", 191 0, L_0x5582fc06fae0;  alias, 1 drivers
v0x5582fc03ec90_0 .net "dout", 49 0, L_0x5582fc06e110;  alias, 1 drivers
v0x5582fc03ed80_0 .net "in_valid", 0 0, L_0x5582fc06e520;  1 drivers
v0x5582fc03ee90_0 .net "out_valid", 0 0, L_0x5582fc06e450;  alias, 1 drivers
L_0x5582fc06e450 .part v0x5582fc03eb10_0, 1, 1;
S_0x5582fc03b490 .scope generate, "genblk2" "genblk2" 8 16, 8 16 0, S_0x5582fc03b060;
 .timescale 0 0;
P_0x5582fc03b680 .param/l "NEXT_ITER" 1 8 25, +C4<000000000000000000000000000000010>;
v0x5582fc03e920_0 .net "result", 97 0, L_0x5582fc06e070;  1 drivers
S_0x5582fc03b750 .scope module, "add_pairs_inst" "add_pairs" 8 30, 8 72 0, S_0x5582fc03b490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 192 "din"
    .port_info 2 /OUTPUT 98 "dout"
P_0x5582fc03b940 .param/l "DATA_WIDTH" 0 8 73, +C4<00000000000000000000000000110000>;
P_0x5582fc03b980 .param/l "OUT_WIDTH" 1 8 80, +C4<000000000000000000000000000000010>;
P_0x5582fc03b9c0 .param/l "STAGE_N" 0 8 74, +C4<00000000000000000000000000000100>;
v0x5582fc03d250_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc03d310_0 .net "din", 191 0, L_0x5582fc06fae0;  alias, 1 drivers
v0x5582fc03d3f0_0 .net "dout", 97 0, L_0x5582fc06e070;  alias, 1 drivers
L_0x5582fc06dba0 .part L_0x5582fc06fae0, 0, 48;
L_0x5582fc06dc70 .part L_0x5582fc06fae0, 48, 48;
L_0x5582fc06dea0 .part L_0x5582fc06fae0, 96, 48;
L_0x5582fc06df70 .part L_0x5582fc06fae0, 144, 48;
L_0x5582fc06e070 .concat8 [ 49 49 0 0], v0x5582fc03c5a0_0, v0x5582fc03d0a0_0;
S_0x5582fc03bc00 .scope generate, "genblk1[0]" "genblk1[0]" 8 83, 8 83 0, S_0x5582fc03b750;
 .timescale 0 0;
P_0x5582fc03be10 .param/l "i" 0 8 83, +C4<00>;
S_0x5582fc03bef0 .scope module, "add_inst" "signed_adder" 8 84, 8 56 0, S_0x5582fc03bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 48 "din1"
    .port_info 2 /INPUT 48 "din2"
    .port_info 3 /OUTPUT 49 "dout"
P_0x5582fc03c0c0 .param/l "DATA_WIDTH" 0 8 57, +C4<00000000000000000000000000110000>;
v0x5582fc03c230_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc03c2f0_0 .net/s "din1", 47 0, L_0x5582fc06dba0;  1 drivers
v0x5582fc03c3d0_0 .net/s "din2", 47 0, L_0x5582fc06dc70;  1 drivers
v0x5582fc03c4c0_0 .net/s "dout", 48 0, v0x5582fc03c5a0_0;  1 drivers
v0x5582fc03c5a0_0 .var "dout_r", 48 0;
S_0x5582fc03c750 .scope generate, "genblk1[1]" "genblk1[1]" 8 83, 8 83 0, S_0x5582fc03b750;
 .timescale 0 0;
P_0x5582fc03c960 .param/l "i" 0 8 83, +C4<01>;
S_0x5582fc03ca20 .scope module, "add_inst" "signed_adder" 8 84, 8 56 0, S_0x5582fc03c750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 48 "din1"
    .port_info 2 /INPUT 48 "din2"
    .port_info 3 /OUTPUT 49 "dout"
P_0x5582fc03cbf0 .param/l "DATA_WIDTH" 0 8 57, +C4<00000000000000000000000000110000>;
v0x5582fc03cd30_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc03cdf0_0 .net/s "din1", 47 0, L_0x5582fc06dea0;  1 drivers
v0x5582fc03ced0_0 .net/s "din2", 47 0, L_0x5582fc06df70;  1 drivers
v0x5582fc03cfc0_0 .net/s "dout", 48 0, v0x5582fc03d0a0_0;  1 drivers
v0x5582fc03d0a0_0 .var "dout_r", 48 0;
S_0x5582fc03d530 .scope module, "adder_tree_inst" "adder_tree" 8 36, 8 5 0, S_0x5582fc03b490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 98 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 50 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x5582fc03b2a0 .param/l "DATA_WIDTH" 0 8 6, +C4<000000000000000000000000000110001>;
P_0x5582fc03b2e0 .param/l "PARALLEL" 0 8 7, +C4<000000000000000000000000000000010>;
L_0x5582fc06e380 .functor BUFZ 1, v0x5582fc03e450_0, C4<0>, C4<0>, C4<0>;
v0x5582fc03e390_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc03e450_0 .var "delay_valid", 0 0;
v0x5582fc03e530_0 .net "din", 97 0, L_0x5582fc06e070;  alias, 1 drivers
v0x5582fc03e600_0 .net "dout", 49 0, L_0x5582fc06e110;  alias, 1 drivers
o0x7f4d744be708 .functor BUFZ 1, C4<z>; HiZ drive
v0x5582fc03e6d0_0 .net "in_valid", 0 0, o0x7f4d744be708;  0 drivers
v0x5582fc03e7c0_0 .net "out_valid", 0 0, L_0x5582fc06e380;  1 drivers
L_0x5582fc06e180 .part L_0x5582fc06e070, 0, 49;
L_0x5582fc06e2b0 .part L_0x5582fc06e070, 49, 49;
S_0x5582fc03d940 .scope generate, "genblk1" "genblk1" 8 16, 8 16 0, S_0x5582fc03d530;
 .timescale 0 0;
S_0x5582fc03db10 .scope module, "sign_adder_inst" "signed_adder" 8 17, 8 56 0, S_0x5582fc03d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 49 "din1"
    .port_info 2 /INPUT 49 "din2"
    .port_info 3 /OUTPUT 50 "dout"
P_0x5582fc03dd00 .param/l "DATA_WIDTH" 0 8 57, +C4<000000000000000000000000000110001>;
L_0x5582fc06e110 .functor BUFZ 50, v0x5582fc03e1e0_0, C4<00000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000>;
v0x5582fc03de70_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc03df30_0 .net/s "din1", 48 0, L_0x5582fc06e180;  1 drivers
v0x5582fc03e010_0 .net/s "din2", 48 0, L_0x5582fc06e2b0;  1 drivers
v0x5582fc03e100_0 .net/s "dout", 49 0, L_0x5582fc06e110;  alias, 1 drivers
v0x5582fc03e1e0_0 .var "dout_r", 49 0;
S_0x5582fc03eff0 .scope generate, "percept_inst[0]" "percept_inst[0]" 7 60, 7 60 0, S_0x5582fc03ae70;
 .timescale 0 0;
P_0x5582fc03f200 .param/l "i" 0 7 60, +C4<00>;
P_0x5582fc03f240 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110000>;
P_0x5582fc03f280 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100100000000000000000000000000011000000101110011010000110010101111000>;
S_0x5582fc03f460 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc03eff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc03f630 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc03f670 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc03f6b0 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc03f6f0 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc03f730 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc03f770 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc03f7b0 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100100000000000000000000000000011000000101110011010000110010101111000>;
P_0x5582fc03f7f0 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc03f830 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc03f870 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc06e8c0 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc06e960 .functor AND 1, v0x5582fc042290_0, L_0x5582fc06e8c0, C4<1>, C4<1>;
v0x5582fc041d00_0 .net *"_s4", 0 0, L_0x5582fc06e8c0;  1 drivers
v0x5582fc041e00_0 .net/s "acc_out", 47 0, v0x5582fc0404b0_0;  1 drivers
v0x5582fc041ec0_0 .net "acc_valid", 0 0, v0x5582fc040b90_0;  1 drivers
v0x5582fc041fc0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc042060_0 .net/s "din", 15 0, L_0x5582fc06ea80;  1 drivers
v0x5582fc042150_0 .var "din_r", 15 0;
v0x5582fc0421f0_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc042290_0 .var "din_valid_r", 0 0;
v0x5582fc042330_0 .var "new_acc", 0 0;
v0x5582fc042400_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc0424a0_0 .var "w_addr_r", 0 0;
v0x5582fc042540_0 .net/s "weight", 15 0, v0x5582fc041b60_0;  1 drivers
v0x5582fc042600_0 .var "weigth_addr", 6 0;
L_0x5582fc06e6e0 .part v0x5582fc042600_0, 0, 6;
S_0x5582fc03fec0 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc03f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc0400b0 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fc0400f0 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fc040130 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fc040170 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc0404b0_0 .var/s "acc", 47 0;
v0x5582fc0405b0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc040670_0 .net/s "din1", 15 0, v0x5582fc042150_0;  1 drivers
v0x5582fc040740_0 .net/s "din2", 15 0, v0x5582fc041b60_0;  alias, 1 drivers
v0x5582fc040820_0 .net "din_valid", 0 0, L_0x5582fc06e960;  1 drivers
v0x5582fc040930_0 .var "din_valid_r", 0 0;
v0x5582fc0409f0_0 .net/s "dout", 47 0, v0x5582fc0404b0_0;  alias, 1 drivers
v0x5582fc040ad0_0 .net "dout_valid", 0 0, v0x5582fc040b90_0;  alias, 1 drivers
v0x5582fc040b90_0 .var "dout_valid_r", 0 0;
v0x5582fc040c50_0 .var/s "mult", 31 0;
v0x5582fc040d30_0 .var "mult_valid", 0 0;
v0x5582fc040df0_0 .net "new_acc", 0 0, v0x5582fc042330_0;  1 drivers
v0x5582fc040eb0_0 .var "new_acc_r", 0 0;
v0x5582fc040f70_0 .var "new_acc_rr", 0 0;
v0x5582fc041030_0 .var/s "pre_mult1", 15 0;
v0x5582fc041110_0 .var/s "pre_mult2", 15 0;
S_0x5582fc041310 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc03f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc0414b0 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc0414f0 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100100000000000000000000000000011000000101110011010000110010101111000>;
P_0x5582fc041530 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc041850_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc0418f0 .array "mem", 0 63, 15 0;
v0x5582fc0419b0_0 .net "radd", 5 0, L_0x5582fc06e6e0;  1 drivers
L_0x7f4d7446f258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc041aa0_0 .net "ren", 0 0, L_0x7f4d7446f258;  1 drivers
v0x5582fc041b60_0 .var "wout", 15 0;
S_0x5582fc0427a0 .scope generate, "percept_inst[1]" "percept_inst[1]" 7 60, 7 60 0, S_0x5582fc03ae70;
 .timescale 0 0;
P_0x5582fc042990 .param/l "i" 0 7 60, +C4<01>;
P_0x5582fc0429d0 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110001>;
P_0x5582fc042a10 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100100000000000000000000000000011000100101110011010000110010101111000>;
S_0x5582fc042cb0 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc0427a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc042e80 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc042ec0 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc042f00 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc042f40 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc042f80 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc042fc0 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc043000 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100100000000000000000000000000011000100101110011010000110010101111000>;
P_0x5582fc043040 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc043080 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc0430c0 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc06edf0 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc06ee90 .functor AND 1, v0x5582fc045ad0_0, L_0x5582fc06edf0, C4<1>, C4<1>;
v0x5582fc045540_0 .net *"_s4", 0 0, L_0x5582fc06edf0;  1 drivers
v0x5582fc045640_0 .net/s "acc_out", 47 0, v0x5582fc043cf0_0;  1 drivers
v0x5582fc045700_0 .net "acc_valid", 0 0, v0x5582fc0443d0_0;  1 drivers
v0x5582fc045800_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc0458a0_0 .net/s "din", 15 0, L_0x5582fc06efb0;  1 drivers
v0x5582fc045990_0 .var "din_r", 15 0;
v0x5582fc045a30_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc045ad0_0 .var "din_valid_r", 0 0;
v0x5582fc045b70_0 .var "new_acc", 0 0;
v0x5582fc045c40_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc045ce0_0 .var "w_addr_r", 0 0;
v0x5582fc045d80_0 .net/s "weight", 15 0, v0x5582fc0453a0_0;  1 drivers
v0x5582fc045e40_0 .var "weigth_addr", 6 0;
L_0x5582fc06eb70 .part v0x5582fc045e40_0, 0, 6;
S_0x5582fc043700 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc042cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc0438f0 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fc043930 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fc043970 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fc0439b0 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc043cf0_0 .var/s "acc", 47 0;
v0x5582fc043df0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc043eb0_0 .net/s "din1", 15 0, v0x5582fc045990_0;  1 drivers
v0x5582fc043f80_0 .net/s "din2", 15 0, v0x5582fc0453a0_0;  alias, 1 drivers
v0x5582fc044060_0 .net "din_valid", 0 0, L_0x5582fc06ee90;  1 drivers
v0x5582fc044170_0 .var "din_valid_r", 0 0;
v0x5582fc044230_0 .net/s "dout", 47 0, v0x5582fc043cf0_0;  alias, 1 drivers
v0x5582fc044310_0 .net "dout_valid", 0 0, v0x5582fc0443d0_0;  alias, 1 drivers
v0x5582fc0443d0_0 .var "dout_valid_r", 0 0;
v0x5582fc044490_0 .var/s "mult", 31 0;
v0x5582fc044570_0 .var "mult_valid", 0 0;
v0x5582fc044630_0 .net "new_acc", 0 0, v0x5582fc045b70_0;  1 drivers
v0x5582fc0446f0_0 .var "new_acc_r", 0 0;
v0x5582fc0447b0_0 .var "new_acc_rr", 0 0;
v0x5582fc044870_0 .var/s "pre_mult1", 15 0;
v0x5582fc044950_0 .var/s "pre_mult2", 15 0;
S_0x5582fc044b50 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc042cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc044cf0 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc044d30 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100100000000000000000000000000011000100101110011010000110010101111000>;
P_0x5582fc044d70 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc045090_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc045130 .array "mem", 0 63, 15 0;
v0x5582fc0451f0_0 .net "radd", 5 0, L_0x5582fc06eb70;  1 drivers
L_0x7f4d7446f2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc0452e0_0 .net "ren", 0 0, L_0x7f4d7446f2a0;  1 drivers
v0x5582fc0453a0_0 .var "wout", 15 0;
S_0x5582fc045fe0 .scope generate, "percept_inst[2]" "percept_inst[2]" 7 60, 7 60 0, S_0x5582fc03ae70;
 .timescale 0 0;
P_0x5582fc0461d0 .param/l "i" 0 7 60, +C4<010>;
P_0x5582fc046210 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110010>;
P_0x5582fc046250 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100100000000000000000000000000011001000101110011010000110010101111000>;
S_0x5582fc0464e0 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc045fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc0466b0 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc0466f0 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc046730 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc046770 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc0467b0 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc0467f0 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc046830 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100100000000000000000000000000011001000101110011010000110010101111000>;
P_0x5582fc046870 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc0468b0 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc0468f0 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc06f300 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc06f3a0 .functor AND 1, v0x5582fc049300_0, L_0x5582fc06f300, C4<1>, C4<1>;
v0x5582fc048d70_0 .net *"_s4", 0 0, L_0x5582fc06f300;  1 drivers
v0x5582fc048e70_0 .net/s "acc_out", 47 0, v0x5582fc047520_0;  1 drivers
v0x5582fc048f30_0 .net "acc_valid", 0 0, v0x5582fc047c00_0;  1 drivers
v0x5582fc049030_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc0490d0_0 .net/s "din", 15 0, L_0x5582fc06f4c0;  1 drivers
v0x5582fc0491c0_0 .var "din_r", 15 0;
v0x5582fc049260_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc049300_0 .var "din_valid_r", 0 0;
v0x5582fc0493a0_0 .var "new_acc", 0 0;
v0x5582fc049470_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc049510_0 .var "w_addr_r", 0 0;
v0x5582fc0495b0_0 .net/s "weight", 15 0, v0x5582fc048bd0_0;  1 drivers
v0x5582fc049670_0 .var "weigth_addr", 6 0;
L_0x5582fc06f080 .part v0x5582fc049670_0, 0, 6;
S_0x5582fc046f30 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc0464e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc047120 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fc047160 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fc0471a0 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fc0471e0 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc047520_0 .var/s "acc", 47 0;
v0x5582fc047620_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc0476e0_0 .net/s "din1", 15 0, v0x5582fc0491c0_0;  1 drivers
v0x5582fc0477b0_0 .net/s "din2", 15 0, v0x5582fc048bd0_0;  alias, 1 drivers
v0x5582fc047890_0 .net "din_valid", 0 0, L_0x5582fc06f3a0;  1 drivers
v0x5582fc0479a0_0 .var "din_valid_r", 0 0;
v0x5582fc047a60_0 .net/s "dout", 47 0, v0x5582fc047520_0;  alias, 1 drivers
v0x5582fc047b40_0 .net "dout_valid", 0 0, v0x5582fc047c00_0;  alias, 1 drivers
v0x5582fc047c00_0 .var "dout_valid_r", 0 0;
v0x5582fc047cc0_0 .var/s "mult", 31 0;
v0x5582fc047da0_0 .var "mult_valid", 0 0;
v0x5582fc047e60_0 .net "new_acc", 0 0, v0x5582fc0493a0_0;  1 drivers
v0x5582fc047f20_0 .var "new_acc_r", 0 0;
v0x5582fc047fe0_0 .var "new_acc_rr", 0 0;
v0x5582fc0480a0_0 .var/s "pre_mult1", 15 0;
v0x5582fc048180_0 .var/s "pre_mult2", 15 0;
S_0x5582fc048380 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc0464e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc048520 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc048560 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100100000000000000000000000000011001000101110011010000110010101111000>;
P_0x5582fc0485a0 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc0488c0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc048960 .array "mem", 0 63, 15 0;
v0x5582fc048a20_0 .net "radd", 5 0, L_0x5582fc06f080;  1 drivers
L_0x7f4d7446f2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc048b10_0 .net "ren", 0 0, L_0x7f4d7446f2e8;  1 drivers
v0x5582fc048bd0_0 .var "wout", 15 0;
S_0x5582fc049810 .scope generate, "percept_inst[3]" "percept_inst[3]" 7 60, 7 60 0, S_0x5582fc03ae70;
 .timescale 0 0;
P_0x5582fc049a50 .param/l "i" 0 7 60, +C4<011>;
P_0x5582fc049a90 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110011>;
P_0x5582fc049ad0 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100100000000000000000000000000011001100101110011010000110010101111000>;
S_0x5582fc049d60 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc049810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc049f30 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc049f70 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc049fb0 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc049ff0 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc04a030 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc04a070 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc04a0b0 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100100000000000000000000000000011001100101110011010000110010101111000>;
P_0x5582fc04a0f0 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc04a130 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc04a170 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc06f850 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc06f8f0 .functor AND 1, v0x5582fc04d360_0, L_0x5582fc06f850, C4<1>, C4<1>;
v0x5582fc04cdd0_0 .net *"_s4", 0 0, L_0x5582fc06f850;  1 drivers
v0x5582fc04ced0_0 .net/s "acc_out", 47 0, v0x5582fc04ad70_0;  1 drivers
v0x5582fc04cf90_0 .net "acc_valid", 0 0, v0x5582fc04bc60_0;  1 drivers
v0x5582fc04d090_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc04d130_0 .net/s "din", 15 0, L_0x5582fc06fa10;  1 drivers
v0x5582fc04d220_0 .var "din_r", 15 0;
v0x5582fc04d2c0_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc04d360_0 .var "din_valid_r", 0 0;
v0x5582fc04d400_0 .var "new_acc", 0 0;
v0x5582fc04d4d0_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc04d570_0 .var "w_addr_r", 0 0;
v0x5582fc04d610_0 .net/s "weight", 15 0, v0x5582fc04cc30_0;  1 drivers
v0x5582fc04d6d0_0 .var "weigth_addr", 6 0;
L_0x5582fc06f620 .part v0x5582fc04d6d0_0, 0, 6;
S_0x5582fc04a780 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc049d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc04a970 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fc04a9b0 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fc04a9f0 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fc04aa30 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc04ad70_0 .var/s "acc", 47 0;
v0x5582fc04ae70_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc04b740_0 .net/s "din1", 15 0, v0x5582fc04d220_0;  1 drivers
v0x5582fc04b810_0 .net/s "din2", 15 0, v0x5582fc04cc30_0;  alias, 1 drivers
v0x5582fc04b8f0_0 .net "din_valid", 0 0, L_0x5582fc06f8f0;  1 drivers
v0x5582fc04ba00_0 .var "din_valid_r", 0 0;
v0x5582fc04bac0_0 .net/s "dout", 47 0, v0x5582fc04ad70_0;  alias, 1 drivers
v0x5582fc04bba0_0 .net "dout_valid", 0 0, v0x5582fc04bc60_0;  alias, 1 drivers
v0x5582fc04bc60_0 .var "dout_valid_r", 0 0;
v0x5582fc04bd20_0 .var/s "mult", 31 0;
v0x5582fc04be00_0 .var "mult_valid", 0 0;
v0x5582fc04bec0_0 .net "new_acc", 0 0, v0x5582fc04d400_0;  1 drivers
v0x5582fc04bf80_0 .var "new_acc_r", 0 0;
v0x5582fc04c040_0 .var "new_acc_rr", 0 0;
v0x5582fc04c100_0 .var/s "pre_mult1", 15 0;
v0x5582fc04c1e0_0 .var/s "pre_mult2", 15 0;
S_0x5582fc04c3e0 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc049d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc04c580 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc04c5c0 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100100000000000000000000000000011001100101110011010000110010101111000>;
P_0x5582fc04c600 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc04c920_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc04c9c0 .array "mem", 0 63, 15 0;
v0x5582fc04ca80_0 .net "radd", 5 0, L_0x5582fc06f620;  1 drivers
L_0x7f4d7446f330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc04cb70_0 .net "ren", 0 0, L_0x7f4d7446f330;  1 drivers
v0x5582fc04cc30_0 .var "wout", 15 0;
S_0x5582fc04e1a0 .scope module, "signed_cast_inst" "signed_cast" 4 80, 12 20 0, S_0x5582fc0374f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 50 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5582fc04e370 .param/l "DIN_INT" 1 12 32, +C4<0000000000000000000000000000010100>;
P_0x5582fc04e3b0 .param/l "DIN_POINT" 0 12 22, +C4<00000000000000000000000000011110>;
P_0x5582fc04e3f0 .param/l "DIN_WIDTH" 0 12 21, +C4<000000000000000000000000000110010>;
P_0x5582fc04e430 .param/l "DOUT_INT" 1 12 33, +C4<0000000000000000000000000000000010>;
P_0x5582fc04e470 .param/l "DOUT_POINT" 0 12 24, +C4<000000000000000000000000000001110>;
P_0x5582fc04e4b0 .param/l "DOUT_WIDTH" 0 12 23, +C4<00000000000000000000000000010000>;
L_0x5582fc06fe30 .functor BUFZ 1, v0x5582fc04f440_0, C4<0>, C4<0>, C4<0>;
v0x5582fc04ed00_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc04eda0_0 .var "debug", 2 0;
v0x5582fc04ee80_0 .net "din", 49 0, v0x5582fc04f5a0_0;  1 drivers
v0x5582fc04ef70_0 .net "din_valid", 0 0, v0x5582fc04f910_0;  1 drivers
v0x5582fc04f030_0 .net "dout", 15 0, L_0x5582fc06fcd0;  alias, 1 drivers
v0x5582fc04f190_0 .var "dout_frac", 13 0;
v0x5582fc04f270_0 .var "dout_int", 1 0;
v0x5582fc04f350_0 .net "dout_valid", 0 0, L_0x5582fc06fe30;  alias, 1 drivers
v0x5582fc04f440_0 .var "valid_out", 0 0;
L_0x5582fc06fcd0 .concat [ 14 2 0 0], v0x5582fc04f190_0, v0x5582fc04f270_0;
S_0x5582fc04e940 .scope generate, "genblk3" "genblk3" 12 49, 12 49 0, S_0x5582fc04e1a0;
 .timescale 0 0;
S_0x5582fc04eb10 .scope generate, "genblk5" "genblk5" 12 82, 12 82 0, S_0x5582fc04e1a0;
 .timescale 0 0;
S_0x5582fc050090 .scope generate, "loop[3]" "loop[3]" 2 57, 2 57 0, S_0x5582fbfc0970;
 .timescale 0 0;
P_0x5582fc0502d0 .param/l "WEIGHT_LOC" 1 2 59, C4<01110111001011110111011100000000000000000000000000110011>;
P_0x5582fc050310 .param/l "i" 0 2 57, +C4<011>;
P_0x5582fc050350 .param/l "temp" 1 2 58, +C4<00000000000000000000000000110011>;
S_0x5582fc050560 .scope module, "neuron_inst" "neuron" 2 76, 4 3 0, S_0x5582fc050090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 50 "bias"
    .port_info 5 /OUTPUT 16 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc050730 .param/l "ACC_INT" 1 4 69, +C4<0000000000000000000000000000010100>;
P_0x5582fc050770 .param/l "ACC_POINT" 0 4 14, +C4<00000000000000000000000000011110>;
P_0x5582fc0507b0 .param/l "ACC_WIDTH" 0 4 13, +C4<00000000000000000000000000110000>;
P_0x5582fc0507f0 .param/str "ACTIVATION_TYPE" 0 4 22, "relu";
P_0x5582fc050830 .param/str "ACT_FILE" 0 4 23, "hdl/sigmoid_hex.mem";
P_0x5582fc050870 .param/l "ACT_INT" 0 4 19, +C4<00000000000000000000000000000010>;
P_0x5582fc0508b0 .param/l "ACT_OUT_INT" 0 4 21, +C4<00000000000000000000000000001111>;
P_0x5582fc0508f0 .param/l "ACT_OUT_WIDTH" 0 4 20, +C4<00000000000000000000000000010000>;
P_0x5582fc050930 .param/l "ACT_POINT" 1 4 70, +C4<000000000000000000000000000001110>;
P_0x5582fc050970 .param/l "ACT_WIDTH" 0 4 18, +C4<00000000000000000000000000010000>;
P_0x5582fc0509b0 .param/l "BIAS_POINT" 0 4 11, +C4<00000000000000000000000000001111>;
P_0x5582fc0509f0 .param/l "BIAS_WIDTH" 0 4 10, +C4<00000000000000000000000000010000>;
P_0x5582fc050a30 .param/l "DIN_POINT" 0 4 6, +C4<00000000000000000000000000001111>;
P_0x5582fc050a70 .param/l "DIN_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
P_0x5582fc050ab0 .param/l "PARALLEL" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x5582fc050af0 .param/l "WEIGHT_HEAD" 0 4 16, C4<01110111001011110111011100000000000000000000000000110011>;
P_0x5582fc050b30 .param/l "WEIGTH_NUMB" 0 4 9, +C4<00000000000000000000000001000000>;
P_0x5582fc050b70 .param/l "WEIGTH_POINT" 0 4 8, +C4<00000000000000000000000000001111>;
P_0x5582fc050bb0 .param/l "WEIGTH_WIDTH" 0 4 7, +C4<00000000000000000000000000010000>;
v0x5582fc0679a0_0 .var/s "acc_bias", 49 0;
v0x5582fc067a80_0 .net/s "acc_out", 49 0, L_0x5582fc0708f0;  1 drivers
v0x5582fc067bb0_0 .net "acc_valid", 0 0, L_0x5582fc070c30;  1 drivers
v0x5582fc067c50_0 .net "bias", 49 0, L_0x5582fc072840;  1 drivers
v0x5582fc067d10_0 .var "bias_valid", 0 0;
v0x5582fc067db0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc067e50_0 .net/s "din", 63 0, L_0x5582fc0727a0;  1 drivers
v0x5582fc067ef0_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc067f90_0 .net "dout", 15 0, v0x5582fc052b40_0;  1 drivers
v0x5582fc0680c0_0 .net "dout_valid", 0 0, v0x5582fc052d30_0;  1 drivers
v0x5582fc0681b0_0 .net "percep_cast", 15 0, L_0x5582fc0723d0;  1 drivers
v0x5582fc068270_0 .net "percept_cast_valid", 0 0, L_0x5582fc072530;  1 drivers
v0x5582fc068310_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
S_0x5582fc0515d0 .scope module, "activation_inst" "activation_function" 4 96, 5 3 0, S_0x5582fc050560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5582fc0517c0 .param/str "ACTIVATION_TYPE" 0 5 8, "relu";
P_0x5582fc051800 .param/l "DIN_INT" 0 5 5, +C4<00000000000000000000000000000010>;
P_0x5582fc051840 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x5582fc051880 .param/l "DOUT_INT" 0 5 7, +C4<00000000000000000000000000001111>;
P_0x5582fc0518c0 .param/l "DOUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x5582fc051900 .param/str "FILENAME" 0 5 9, "hdl/sigmoid_hex.mem";
v0x5582fc052e90_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc052f50_0 .net "din", 15 0, L_0x5582fc0723d0;  alias, 1 drivers
v0x5582fc053010_0 .net "din_valid", 0 0, L_0x5582fc072530;  alias, 1 drivers
v0x5582fc053110_0 .net "dout", 15 0, v0x5582fc052b40_0;  alias, 1 drivers
v0x5582fc0531e0_0 .net "dout_valid", 0 0, v0x5582fc052d30_0;  alias, 1 drivers
S_0x5582fc051d10 .scope generate, "genblk3" "genblk3" 5 34, 5 34 0, S_0x5582fc0515d0;
 .timescale 0 0;
S_0x5582fc051f00 .scope module, "relu_inst" "relu" 5 40, 6 3 0, S_0x5582fc051d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5582fc0520f0 .param/l "DIN_INT" 0 6 5, +C4<00000000000000000000000000000010>;
P_0x5582fc052130 .param/l "DIN_POINT" 1 6 15, +C4<000000000000000000000000000001110>;
P_0x5582fc052170 .param/l "DIN_WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x5582fc0521b0 .param/l "DOUT_INT" 0 6 7, +C4<00000000000000000000000000001111>;
P_0x5582fc0521f0 .param/l "DOUT_POINT" 1 6 16, +C4<000000000000000000000000000000001>;
P_0x5582fc052230 .param/l "DOUT_WIDTH" 0 6 6, +C4<00000000000000000000000000010000>;
v0x5582fc0527f0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc0528b0_0 .net/s "din", 15 0, L_0x5582fc0723d0;  alias, 1 drivers
v0x5582fc052990_0 .net "din_valid", 0 0, L_0x5582fc072530;  alias, 1 drivers
v0x5582fc052a60_0 .net/s "dout", 15 0, v0x5582fc052b40_0;  alias, 1 drivers
v0x5582fc052b40_0 .var/s "dout_r", 15 0;
v0x5582fc052c70_0 .net "dout_valid", 0 0, v0x5582fc052d30_0;  alias, 1 drivers
v0x5582fc052d30_0 .var "valid_r", 0 0;
S_0x5582fc052600 .scope generate, "genblk4" "genblk4" 6 54, 6 54 0, S_0x5582fc051f00;
 .timescale 0 0;
S_0x5582fc053320 .scope module, "perceptron_inst" "parallel_perceptron" 4 50, 7 3 0, S_0x5582fc050560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 50 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc053510 .param/l "ACC_POINT" 0 7 15, +C4<00000000000000000000000000011110>;
P_0x5582fc053550 .param/l "ACC_WIDTH" 0 7 14, +C4<00000000000000000000000000110000>;
P_0x5582fc053590 .param/l "BIAS_POINT" 0 7 11, +C4<00000000000000000000000000001111>;
P_0x5582fc0535d0 .param/l "BIAS_WIDTH" 0 7 10, +C4<00000000000000000000000000010000>;
P_0x5582fc053610 .param/l "DIN_POINT" 0 7 6, +C4<00000000000000000000000000001111>;
P_0x5582fc053650 .param/l "DIN_WIDTH" 0 7 5, +C4<00000000000000000000000000010000>;
P_0x5582fc053690 .param/l "PARALLEL" 0 7 4, +C4<00000000000000000000000000000100>;
P_0x5582fc0536d0 .param/l "WEIGHT_HEAD" 0 7 18, C4<01110111001011110111011100000000000000000000000000110011>;
P_0x5582fc053710 .param/str "WEIGHT_TAIL" 0 7 29, ".hex";
P_0x5582fc053750 .param/l "WEIGTH_NUMB" 0 7 9, +C4<00000000000000000000000001000000>;
P_0x5582fc053790 .param/l "WEIGTH_POINT" 0 7 8, +C4<00000000000000000000000000001111>;
P_0x5582fc0537d0 .param/l "WEIGTH_WIDTH" 0 7 7, +C4<00000000000000000000000000010000>;
v0x5582fc066090_0 .net/s "acc_out", 49 0, L_0x5582fc0708f0;  alias, 1 drivers
v0x5582fc066170_0 .net "acc_valid", 0 0, L_0x5582fc070c30;  alias, 1 drivers
v0x5582fc066230_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc0662d0_0 .net/s "din", 63 0, L_0x5582fc0727a0;  alias, 1 drivers
v0x5582fc066370_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc066460_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
L_0x5582fc071180 .part L_0x5582fc0727a0, 0, 16;
L_0x5582fc0716b0 .part L_0x5582fc0727a0, 16, 16;
L_0x5582fc071bc0 .part L_0x5582fc0727a0, 32, 16;
L_0x5582fc072110 .part L_0x5582fc0727a0, 48, 16;
S_0x5582fc053eb0 .scope generate, "genblk2" "genblk2" 7 32, 7 32 0, S_0x5582fc053320;
 .timescale 0 0;
v0x5582fc065e80_0 .net "acc_out_pre", 191 0, L_0x5582fc0721e0;  1 drivers
v0x5582fc065fb0_0 .net "acc_valid_pre", 3 0, L_0x5582fc0722b0;  1 drivers
L_0x5582fc070d00 .part L_0x5582fc0722b0, 0, 1;
L_0x5582fc0721e0 .concat8 [ 48 48 48 48], v0x5582fc0593e0_0, v0x5582fc05cb10_0, v0x5582fc060340_0, v0x5582fc063b90_0;
L_0x5582fc0722b0 .concat8 [ 1 1 1 1], v0x5582fc059ac0_0, v0x5582fc05d1f0_0, v0x5582fc060a20_0, v0x5582fc064270_0;
S_0x5582fc0540a0 .scope module, "adder_tree_inst" "adder_tree" 7 87, 8 5 0, S_0x5582fc053eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 192 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 50 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x5582fc0504d0 .param/l "DATA_WIDTH" 0 8 6, +C4<00000000000000000000000000110000>;
P_0x5582fc050510 .param/l "PARALLEL" 0 8 7, +C4<00000000000000000000000000000100>;
v0x5582fc057a90_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc057b50_0 .var "delay_valid", 1 0;
v0x5582fc057c30_0 .net "din", 191 0, L_0x5582fc0721e0;  alias, 1 drivers
v0x5582fc057cd0_0 .net "dout", 49 0, L_0x5582fc0708f0;  alias, 1 drivers
v0x5582fc057dc0_0 .net "in_valid", 0 0, L_0x5582fc070d00;  1 drivers
v0x5582fc057ed0_0 .net "out_valid", 0 0, L_0x5582fc070c30;  alias, 1 drivers
L_0x5582fc070c30 .part v0x5582fc057b50_0, 1, 1;
S_0x5582fc0544d0 .scope generate, "genblk2" "genblk2" 8 16, 8 16 0, S_0x5582fc0540a0;
 .timescale 0 0;
P_0x5582fc0546c0 .param/l "NEXT_ITER" 1 8 25, +C4<000000000000000000000000000000010>;
v0x5582fc057960_0 .net "result", 97 0, L_0x5582fc070850;  1 drivers
S_0x5582fc054790 .scope module, "add_pairs_inst" "add_pairs" 8 30, 8 72 0, S_0x5582fc0544d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 192 "din"
    .port_info 2 /OUTPUT 98 "dout"
P_0x5582fc054980 .param/l "DATA_WIDTH" 0 8 73, +C4<00000000000000000000000000110000>;
P_0x5582fc0549c0 .param/l "OUT_WIDTH" 1 8 80, +C4<000000000000000000000000000000010>;
P_0x5582fc054a00 .param/l "STAGE_N" 0 8 74, +C4<00000000000000000000000000000100>;
v0x5582fc056290_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc056350_0 .net "din", 191 0, L_0x5582fc0721e0;  alias, 1 drivers
v0x5582fc056430_0 .net "dout", 97 0, L_0x5582fc070850;  alias, 1 drivers
L_0x5582fc070380 .part L_0x5582fc0721e0, 0, 48;
L_0x5582fc070450 .part L_0x5582fc0721e0, 48, 48;
L_0x5582fc070680 .part L_0x5582fc0721e0, 96, 48;
L_0x5582fc070750 .part L_0x5582fc0721e0, 144, 48;
L_0x5582fc070850 .concat8 [ 49 49 0 0], v0x5582fc0555e0_0, v0x5582fc0560e0_0;
S_0x5582fc054c40 .scope generate, "genblk1[0]" "genblk1[0]" 8 83, 8 83 0, S_0x5582fc054790;
 .timescale 0 0;
P_0x5582fc054e50 .param/l "i" 0 8 83, +C4<00>;
S_0x5582fc054f30 .scope module, "add_inst" "signed_adder" 8 84, 8 56 0, S_0x5582fc054c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 48 "din1"
    .port_info 2 /INPUT 48 "din2"
    .port_info 3 /OUTPUT 49 "dout"
P_0x5582fc055100 .param/l "DATA_WIDTH" 0 8 57, +C4<00000000000000000000000000110000>;
v0x5582fc055270_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc055330_0 .net/s "din1", 47 0, L_0x5582fc070380;  1 drivers
v0x5582fc055410_0 .net/s "din2", 47 0, L_0x5582fc070450;  1 drivers
v0x5582fc055500_0 .net/s "dout", 48 0, v0x5582fc0555e0_0;  1 drivers
v0x5582fc0555e0_0 .var "dout_r", 48 0;
S_0x5582fc055790 .scope generate, "genblk1[1]" "genblk1[1]" 8 83, 8 83 0, S_0x5582fc054790;
 .timescale 0 0;
P_0x5582fc0559a0 .param/l "i" 0 8 83, +C4<01>;
S_0x5582fc055a60 .scope module, "add_inst" "signed_adder" 8 84, 8 56 0, S_0x5582fc055790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 48 "din1"
    .port_info 2 /INPUT 48 "din2"
    .port_info 3 /OUTPUT 49 "dout"
P_0x5582fc055c30 .param/l "DATA_WIDTH" 0 8 57, +C4<00000000000000000000000000110000>;
v0x5582fc055d70_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc055e30_0 .net/s "din1", 47 0, L_0x5582fc070680;  1 drivers
v0x5582fc055f10_0 .net/s "din2", 47 0, L_0x5582fc070750;  1 drivers
v0x5582fc056000_0 .net/s "dout", 48 0, v0x5582fc0560e0_0;  1 drivers
v0x5582fc0560e0_0 .var "dout_r", 48 0;
S_0x5582fc056570 .scope module, "adder_tree_inst" "adder_tree" 8 36, 8 5 0, S_0x5582fc0544d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 98 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 50 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x5582fc0542e0 .param/l "DATA_WIDTH" 0 8 6, +C4<000000000000000000000000000110001>;
P_0x5582fc054320 .param/l "PARALLEL" 0 8 7, +C4<000000000000000000000000000000010>;
L_0x5582fc070b60 .functor BUFZ 1, v0x5582fc057490_0, C4<0>, C4<0>, C4<0>;
v0x5582fc0573d0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc057490_0 .var "delay_valid", 0 0;
v0x5582fc057570_0 .net "din", 97 0, L_0x5582fc070850;  alias, 1 drivers
v0x5582fc057640_0 .net "dout", 49 0, L_0x5582fc0708f0;  alias, 1 drivers
o0x7f4d744c14c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5582fc057710_0 .net "in_valid", 0 0, o0x7f4d744c14c8;  0 drivers
v0x5582fc057800_0 .net "out_valid", 0 0, L_0x5582fc070b60;  1 drivers
L_0x5582fc070960 .part L_0x5582fc070850, 0, 49;
L_0x5582fc070a90 .part L_0x5582fc070850, 49, 49;
S_0x5582fc056980 .scope generate, "genblk1" "genblk1" 8 16, 8 16 0, S_0x5582fc056570;
 .timescale 0 0;
S_0x5582fc056b50 .scope module, "sign_adder_inst" "signed_adder" 8 17, 8 56 0, S_0x5582fc056980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 49 "din1"
    .port_info 2 /INPUT 49 "din2"
    .port_info 3 /OUTPUT 50 "dout"
P_0x5582fc056d40 .param/l "DATA_WIDTH" 0 8 57, +C4<000000000000000000000000000110001>;
L_0x5582fc0708f0 .functor BUFZ 50, v0x5582fc057220_0, C4<00000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000>;
v0x5582fc056eb0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc056f70_0 .net/s "din1", 48 0, L_0x5582fc070960;  1 drivers
v0x5582fc057050_0 .net/s "din2", 48 0, L_0x5582fc070a90;  1 drivers
v0x5582fc057140_0 .net/s "dout", 49 0, L_0x5582fc0708f0;  alias, 1 drivers
v0x5582fc057220_0 .var "dout_r", 49 0;
S_0x5582fc058030 .scope generate, "percept_inst[0]" "percept_inst[0]" 7 60, 7 60 0, S_0x5582fc053eb0;
 .timescale 0 0;
P_0x5582fc058240 .param/l "i" 0 7 60, +C4<00>;
P_0x5582fc058280 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110000>;
P_0x5582fc0582c0 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100110000000000000000000000000011000000101110011010000110010101111000>;
S_0x5582fc0584a0 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc058030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc058670 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc0586b0 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc0586f0 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc058730 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc058770 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc0587b0 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc0587f0 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100110000000000000000000000000011000000101110011010000110010101111000>;
P_0x5582fc058830 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc058870 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc0588b0 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc071010 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc0710b0 .functor AND 1, v0x5582fc05b1c0_0, L_0x5582fc071010, C4<1>, C4<1>;
v0x5582fc05ac30_0 .net *"_s4", 0 0, L_0x5582fc071010;  1 drivers
v0x5582fc05ad30_0 .net/s "acc_out", 47 0, v0x5582fc0593e0_0;  1 drivers
v0x5582fc05adf0_0 .net "acc_valid", 0 0, v0x5582fc059ac0_0;  1 drivers
v0x5582fc05aef0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc05af90_0 .net/s "din", 15 0, L_0x5582fc071180;  1 drivers
v0x5582fc05b080_0 .var "din_r", 15 0;
v0x5582fc05b120_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc05b1c0_0 .var "din_valid_r", 0 0;
v0x5582fc05b260_0 .var "new_acc", 0 0;
v0x5582fc05b330_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc05b3d0_0 .var "w_addr_r", 0 0;
v0x5582fc05b470_0 .net/s "weight", 15 0, v0x5582fc05aa90_0;  1 drivers
v0x5582fc05b530_0 .var "weigth_addr", 6 0;
L_0x5582fc070e30 .part v0x5582fc05b530_0, 0, 6;
S_0x5582fc058f00 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc0584a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc030e90 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fc030ed0 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fc030f10 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fc030f50 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc0593e0_0 .var/s "acc", 47 0;
v0x5582fc0594e0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc0595a0_0 .net/s "din1", 15 0, v0x5582fc05b080_0;  1 drivers
v0x5582fc059670_0 .net/s "din2", 15 0, v0x5582fc05aa90_0;  alias, 1 drivers
v0x5582fc059750_0 .net "din_valid", 0 0, L_0x5582fc0710b0;  1 drivers
v0x5582fc059860_0 .var "din_valid_r", 0 0;
v0x5582fc059920_0 .net/s "dout", 47 0, v0x5582fc0593e0_0;  alias, 1 drivers
v0x5582fc059a00_0 .net "dout_valid", 0 0, v0x5582fc059ac0_0;  alias, 1 drivers
v0x5582fc059ac0_0 .var "dout_valid_r", 0 0;
v0x5582fc059b80_0 .var/s "mult", 31 0;
v0x5582fc059c60_0 .var "mult_valid", 0 0;
v0x5582fc059d20_0 .net "new_acc", 0 0, v0x5582fc05b260_0;  1 drivers
v0x5582fc059de0_0 .var "new_acc_r", 0 0;
v0x5582fc059ea0_0 .var "new_acc_rr", 0 0;
v0x5582fc059f60_0 .var/s "pre_mult1", 15 0;
v0x5582fc05a040_0 .var/s "pre_mult2", 15 0;
S_0x5582fc05a240 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc0584a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc05a3e0 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc05a420 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100110000000000000000000000000011000000101110011010000110010101111000>;
P_0x5582fc05a460 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc05a780_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc05a820 .array "mem", 0 63, 15 0;
v0x5582fc05a8e0_0 .net "radd", 5 0, L_0x5582fc070e30;  1 drivers
L_0x7f4d7446f378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc05a9d0_0 .net "ren", 0 0, L_0x7f4d7446f378;  1 drivers
v0x5582fc05aa90_0 .var "wout", 15 0;
S_0x5582fc05b6d0 .scope generate, "percept_inst[1]" "percept_inst[1]" 7 60, 7 60 0, S_0x5582fc053eb0;
 .timescale 0 0;
P_0x5582fc05b8c0 .param/l "i" 0 7 60, +C4<01>;
P_0x5582fc05b900 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110001>;
P_0x5582fc05b940 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100110000000000000000000000000011000100101110011010000110010101111000>;
S_0x5582fc05bbe0 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc05b6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc05bdb0 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc05bdf0 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc05be30 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc05be70 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc05beb0 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc05bef0 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc05bf30 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100110000000000000000000000000011000100101110011010000110010101111000>;
P_0x5582fc05bf70 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc05bfb0 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc05bff0 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc0714f0 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc071590 .functor AND 1, v0x5582fc05e8f0_0, L_0x5582fc0714f0, C4<1>, C4<1>;
v0x5582fc05e360_0 .net *"_s4", 0 0, L_0x5582fc0714f0;  1 drivers
v0x5582fc05e460_0 .net/s "acc_out", 47 0, v0x5582fc05cb10_0;  1 drivers
v0x5582fc05e520_0 .net "acc_valid", 0 0, v0x5582fc05d1f0_0;  1 drivers
v0x5582fc05e620_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc05e6c0_0 .net/s "din", 15 0, L_0x5582fc0716b0;  1 drivers
v0x5582fc05e7b0_0 .var "din_r", 15 0;
v0x5582fc05e850_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc05e8f0_0 .var "din_valid_r", 0 0;
v0x5582fc05e990_0 .var "new_acc", 0 0;
v0x5582fc05ea60_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc05eb00_0 .var "w_addr_r", 0 0;
v0x5582fc05eba0_0 .net/s "weight", 15 0, v0x5582fc05e1c0_0;  1 drivers
v0x5582fc05ec60_0 .var "weigth_addr", 6 0;
L_0x5582fc071270 .part v0x5582fc05ec60_0, 0, 6;
S_0x5582fc05c630 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc05bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc02d3d0 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fc02d410 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fc02d450 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fc02d490 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc05cb10_0 .var/s "acc", 47 0;
v0x5582fc05cc10_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc05ccd0_0 .net/s "din1", 15 0, v0x5582fc05e7b0_0;  1 drivers
v0x5582fc05cda0_0 .net/s "din2", 15 0, v0x5582fc05e1c0_0;  alias, 1 drivers
v0x5582fc05ce80_0 .net "din_valid", 0 0, L_0x5582fc071590;  1 drivers
v0x5582fc05cf90_0 .var "din_valid_r", 0 0;
v0x5582fc05d050_0 .net/s "dout", 47 0, v0x5582fc05cb10_0;  alias, 1 drivers
v0x5582fc05d130_0 .net "dout_valid", 0 0, v0x5582fc05d1f0_0;  alias, 1 drivers
v0x5582fc05d1f0_0 .var "dout_valid_r", 0 0;
v0x5582fc05d2b0_0 .var/s "mult", 31 0;
v0x5582fc05d390_0 .var "mult_valid", 0 0;
v0x5582fc05d450_0 .net "new_acc", 0 0, v0x5582fc05e990_0;  1 drivers
v0x5582fc05d510_0 .var "new_acc_r", 0 0;
v0x5582fc05d5d0_0 .var "new_acc_rr", 0 0;
v0x5582fc05d690_0 .var/s "pre_mult1", 15 0;
v0x5582fc05d770_0 .var/s "pre_mult2", 15 0;
S_0x5582fc05d970 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc05bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc05db10 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc05db50 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100110000000000000000000000000011000100101110011010000110010101111000>;
P_0x5582fc05db90 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc05deb0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc05df50 .array "mem", 0 63, 15 0;
v0x5582fc05e010_0 .net "radd", 5 0, L_0x5582fc071270;  1 drivers
L_0x7f4d7446f3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc05e100_0 .net "ren", 0 0, L_0x7f4d7446f3c0;  1 drivers
v0x5582fc05e1c0_0 .var "wout", 15 0;
S_0x5582fc05ee00 .scope generate, "percept_inst[2]" "percept_inst[2]" 7 60, 7 60 0, S_0x5582fc053eb0;
 .timescale 0 0;
P_0x5582fc05eff0 .param/l "i" 0 7 60, +C4<010>;
P_0x5582fc05f030 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110010>;
P_0x5582fc05f070 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100110000000000000000000000000011001000101110011010000110010101111000>;
S_0x5582fc05f300 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc05ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc05f4d0 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc05f510 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc05f550 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc05f590 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc05f5d0 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc05f610 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc05f650 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100110000000000000000000000000011001000101110011010000110010101111000>;
P_0x5582fc05f690 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc05f6d0 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc05f710 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc071a00 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc071aa0 .functor AND 1, v0x5582fc062120_0, L_0x5582fc071a00, C4<1>, C4<1>;
v0x5582fc061b90_0 .net *"_s4", 0 0, L_0x5582fc071a00;  1 drivers
v0x5582fc061c90_0 .net/s "acc_out", 47 0, v0x5582fc060340_0;  1 drivers
v0x5582fc061d50_0 .net "acc_valid", 0 0, v0x5582fc060a20_0;  1 drivers
v0x5582fc061e50_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc061ef0_0 .net/s "din", 15 0, L_0x5582fc071bc0;  1 drivers
v0x5582fc061fe0_0 .var "din_r", 15 0;
v0x5582fc062080_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc062120_0 .var "din_valid_r", 0 0;
v0x5582fc0621c0_0 .var "new_acc", 0 0;
v0x5582fc062290_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc062330_0 .var "w_addr_r", 0 0;
v0x5582fc0623d0_0 .net/s "weight", 15 0, v0x5582fc0619f0_0;  1 drivers
v0x5582fc062490_0 .var "weigth_addr", 6 0;
L_0x5582fc071780 .part v0x5582fc062490_0, 0, 6;
S_0x5582fc05fd50 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc05f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc05ff40 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fc05ff80 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fc05ffc0 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fc060000 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc060340_0 .var/s "acc", 47 0;
v0x5582fc060440_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc060500_0 .net/s "din1", 15 0, v0x5582fc061fe0_0;  1 drivers
v0x5582fc0605d0_0 .net/s "din2", 15 0, v0x5582fc0619f0_0;  alias, 1 drivers
v0x5582fc0606b0_0 .net "din_valid", 0 0, L_0x5582fc071aa0;  1 drivers
v0x5582fc0607c0_0 .var "din_valid_r", 0 0;
v0x5582fc060880_0 .net/s "dout", 47 0, v0x5582fc060340_0;  alias, 1 drivers
v0x5582fc060960_0 .net "dout_valid", 0 0, v0x5582fc060a20_0;  alias, 1 drivers
v0x5582fc060a20_0 .var "dout_valid_r", 0 0;
v0x5582fc060ae0_0 .var/s "mult", 31 0;
v0x5582fc060bc0_0 .var "mult_valid", 0 0;
v0x5582fc060c80_0 .net "new_acc", 0 0, v0x5582fc0621c0_0;  1 drivers
v0x5582fc060d40_0 .var "new_acc_r", 0 0;
v0x5582fc060e00_0 .var "new_acc_rr", 0 0;
v0x5582fc060ec0_0 .var/s "pre_mult1", 15 0;
v0x5582fc060fa0_0 .var/s "pre_mult2", 15 0;
S_0x5582fc0611a0 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc05f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc061340 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc061380 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100110000000000000000000000000011001000101110011010000110010101111000>;
P_0x5582fc0613c0 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc0616e0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc061780 .array "mem", 0 63, 15 0;
v0x5582fc061840_0 .net "radd", 5 0, L_0x5582fc071780;  1 drivers
L_0x7f4d7446f408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc061930_0 .net "ren", 0 0, L_0x7f4d7446f408;  1 drivers
v0x5582fc0619f0_0 .var "wout", 15 0;
S_0x5582fc062630 .scope generate, "percept_inst[3]" "percept_inst[3]" 7 60, 7 60 0, S_0x5582fc053eb0;
 .timescale 0 0;
P_0x5582fc062870 .param/l "i" 0 7 60, +C4<011>;
P_0x5582fc0628b0 .param/l "temp" 1 7 61, +C4<00000000000000000000000000110011>;
P_0x5582fc0628f0 .param/l "text" 1 7 62, C4<011101110010111101110111000000000000000000000000001100110000000000000000000000000011001100101110011010000110010101111000>;
S_0x5582fc062b80 .scope module, "perceptron_inst" "perceptron" 7 74, 9 3 0, S_0x5582fc062630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5582fc062d50 .param/l "ACC_POINT" 0 9 14, +C4<00000000000000000000000000011110>;
P_0x5582fc062d90 .param/l "ACC_WIDTH" 0 9 13, +C4<00000000000000000000000000110000>;
P_0x5582fc062dd0 .param/l "BIAS_POINT" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x5582fc062e10 .param/l "BIAS_WIDTH" 0 9 9, +C4<00000000000000000000000000010000>;
P_0x5582fc062e50 .param/l "DIN_POINT" 0 9 5, +C4<00000000000000000000000000001111>;
P_0x5582fc062e90 .param/l "DIN_WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x5582fc062ed0 .param/l "WEIGTH_FILE" 0 9 17, C4<011101110010111101110111000000000000000000000000001100110000000000000000000000000011001100101110011010000110010101111000>;
P_0x5582fc062f10 .param/l "WEIGTH_NUMB" 0 9 8, +C4<00000000000000000000000001000000>;
P_0x5582fc062f50 .param/l "WEIGTH_POINT" 0 9 7, +C4<00000000000000000000000000001111>;
P_0x5582fc062f90 .param/l "WEIGTH_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x5582fc071f50 .functor NOT 1, o0x7f4d744b93f8, C4<0>, C4<0>, C4<0>;
L_0x5582fc071ff0 .functor AND 1, v0x5582fc065970_0, L_0x5582fc071f50, C4<1>, C4<1>;
v0x5582fc0653e0_0 .net *"_s4", 0 0, L_0x5582fc071f50;  1 drivers
v0x5582fc0654e0_0 .net/s "acc_out", 47 0, v0x5582fc063b90_0;  1 drivers
v0x5582fc0655a0_0 .net "acc_valid", 0 0, v0x5582fc064270_0;  1 drivers
v0x5582fc0656a0_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc065740_0 .net/s "din", 15 0, L_0x5582fc072110;  1 drivers
v0x5582fc065830_0 .var "din_r", 15 0;
v0x5582fc0658d0_0 .net "din_valid", 0 0, L_0x5582fc0730d0;  alias, 1 drivers
v0x5582fc065970_0 .var "din_valid_r", 0 0;
v0x5582fc065a10_0 .var "new_acc", 0 0;
v0x5582fc065ae0_0 .net "rst", 0 0, o0x7f4d744b93f8;  alias, 0 drivers
v0x5582fc065b80_0 .var "w_addr_r", 0 0;
v0x5582fc065c20_0 .net/s "weight", 15 0, v0x5582fc065240_0;  1 drivers
v0x5582fc065ce0_0 .var "weigth_addr", 6 0;
L_0x5582fc071d20 .part v0x5582fc065ce0_0, 0, 6;
S_0x5582fc0635a0 .scope module, "macc_inst" "dsp48_macc" 9 70, 10 8 0, S_0x5582fc062b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5582fc063790 .param/l "DIN1_WIDTH" 0 10 9, +C4<00000000000000000000000000010000>;
P_0x5582fc0637d0 .param/l "DIN2_WIDTH" 0 10 10, +C4<00000000000000000000000000010000>;
P_0x5582fc063810 .param/l "DOUT_WIDTH" 0 10 11, +C4<00000000000000000000000000110000>;
P_0x5582fc063850 .param/l "MULT_WIDTH" 0 10 35, +C4<000000000000000000000000000100000>;
v0x5582fc063b90_0 .var/s "acc", 47 0;
v0x5582fc063c90_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc063d50_0 .net/s "din1", 15 0, v0x5582fc065830_0;  1 drivers
v0x5582fc063e20_0 .net/s "din2", 15 0, v0x5582fc065240_0;  alias, 1 drivers
v0x5582fc063f00_0 .net "din_valid", 0 0, L_0x5582fc071ff0;  1 drivers
v0x5582fc064010_0 .var "din_valid_r", 0 0;
v0x5582fc0640d0_0 .net/s "dout", 47 0, v0x5582fc063b90_0;  alias, 1 drivers
v0x5582fc0641b0_0 .net "dout_valid", 0 0, v0x5582fc064270_0;  alias, 1 drivers
v0x5582fc064270_0 .var "dout_valid_r", 0 0;
v0x5582fc064330_0 .var/s "mult", 31 0;
v0x5582fc064410_0 .var "mult_valid", 0 0;
v0x5582fc0644d0_0 .net "new_acc", 0 0, v0x5582fc065a10_0;  1 drivers
v0x5582fc064590_0 .var "new_acc_r", 0 0;
v0x5582fc064650_0 .var "new_acc_rr", 0 0;
v0x5582fc064710_0 .var/s "pre_mult1", 15 0;
v0x5582fc0647f0_0 .var/s "pre_mult2", 15 0;
S_0x5582fc0649f0 .scope module, "rom_weigth" "rom" 9 46, 11 5 0, S_0x5582fc062b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5582fc064b90 .param/l "DATA_WIDTH" 0 11 7, +C4<00000000000000000000000000010000>;
P_0x5582fc064bd0 .param/l "INIT_VALS" 0 11 8, C4<011101110010111101110111000000000000000000000000001100110000000000000000000000000011001100101110011010000110010101111000>;
P_0x5582fc064c10 .param/l "N_ADDR" 0 11 6, +C4<00000000000000000000000001000000>;
v0x5582fc064f30_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc064fd0 .array "mem", 0 63, 15 0;
v0x5582fc065090_0 .net "radd", 5 0, L_0x5582fc071d20;  1 drivers
L_0x7f4d7446f450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5582fc065180_0 .net "ren", 0 0, L_0x7f4d7446f450;  1 drivers
v0x5582fc065240_0 .var "wout", 15 0;
S_0x5582fc0665a0 .scope module, "signed_cast_inst" "signed_cast" 4 80, 12 20 0, S_0x5582fc050560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 50 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5582fc066770 .param/l "DIN_INT" 1 12 32, +C4<0000000000000000000000000000010100>;
P_0x5582fc0667b0 .param/l "DIN_POINT" 0 12 22, +C4<00000000000000000000000000011110>;
P_0x5582fc0667f0 .param/l "DIN_WIDTH" 0 12 21, +C4<000000000000000000000000000110010>;
P_0x5582fc066830 .param/l "DOUT_INT" 1 12 33, +C4<0000000000000000000000000000000010>;
P_0x5582fc066870 .param/l "DOUT_POINT" 0 12 24, +C4<000000000000000000000000000001110>;
P_0x5582fc0668b0 .param/l "DOUT_WIDTH" 0 12 23, +C4<00000000000000000000000000010000>;
L_0x5582fc072530 .functor BUFZ 1, v0x5582fc067840_0, C4<0>, C4<0>, C4<0>;
v0x5582fc067100_0 .net "clk", 0 0, o0x7f4d744b80a8;  alias, 0 drivers
v0x5582fc0671a0_0 .var "debug", 2 0;
v0x5582fc067280_0 .net "din", 49 0, v0x5582fc0679a0_0;  1 drivers
v0x5582fc067370_0 .net "din_valid", 0 0, v0x5582fc067d10_0;  1 drivers
v0x5582fc067430_0 .net "dout", 15 0, L_0x5582fc0723d0;  alias, 1 drivers
v0x5582fc067590_0 .var "dout_frac", 13 0;
v0x5582fc067670_0 .var "dout_int", 1 0;
v0x5582fc067750_0 .net "dout_valid", 0 0, L_0x5582fc072530;  alias, 1 drivers
v0x5582fc067840_0 .var "valid_out", 0 0;
L_0x5582fc0723d0 .concat [ 14 2 0 0], v0x5582fc067590_0, v0x5582fc067670_0;
S_0x5582fc066d40 .scope generate, "genblk3" "genblk3" 12 49, 12 49 0, S_0x5582fc0665a0;
 .timescale 0 0;
S_0x5582fc066f10 .scope generate, "genblk5" "genblk5" 12 82, 12 82 0, S_0x5582fc0665a0;
 .timescale 0 0;
    .scope S_0x5582fc004c70;
T_0 ;
    %pushi/vec4 0, 0, 49;
    %store/vec4 v0x5582fbfe4a30_0, 0, 49;
    %end;
    .thread T_0;
    .scope S_0x5582fc004c70;
T_1 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fbf94b40_0;
    %pad/s 49;
    %load/vec4 v0x5582fbfe4880_0;
    %pad/s 49;
    %add;
    %assign/vec4 v0x5582fbfe4a30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5582fbe7b4c0;
T_2 ;
    %pushi/vec4 0, 0, 49;
    %store/vec4 v0x5582fbe85330_0, 0, 49;
    %end;
    .thread T_2;
    .scope S_0x5582fbe7b4c0;
T_3 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fbe7b820_0;
    %pad/s 49;
    %load/vec4 v0x5582fbe747e0_0;
    %pad/s 49;
    %add;
    %assign/vec4 v0x5582fbe85330_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5582fbe6ced0;
T_4 ;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x5582fbe8c1b0_0, 0, 50;
    %end;
    .thread T_4;
    .scope S_0x5582fbe6ced0;
T_5 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fbe88080_0;
    %pad/s 50;
    %load/vec4 v0x5582fbe88160_0;
    %pad/s 50;
    %add;
    %assign/vec4 v0x5582fbe8c1b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5582fbe5e190;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fbe8c420_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5582fbe5e190;
T_7 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fbe8c420_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5582fc00e720_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x5582fbe8c420_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5582fbff77c0;
T_8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5582fc00ea90_0, 0, 2;
    %end;
    .thread T_8;
    .scope S_0x5582fbff77c0;
T_9 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc00ea90_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5582fc00ed30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 2;
    %assign/vec4 v0x5582fc00ea90_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5582fc010fb0;
T_10 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc011190, v0x5582fc011410 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5582fc010fb0;
T_11 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0115c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5582fc0114d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc011410, 4;
    %assign/vec4 v0x5582fc011680_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5582fc00fd60;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc010cd0_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x5582fc00fd60;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc010db0_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x5582fc00fd60;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0105d0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5582fc00fd60;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc010b50_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5582fc00fd60;
T_16 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0104c0_0;
    %assign/vec4 v0x5582fc0105d0_0, 0;
    %load/vec4 v0x5582fc010310_0;
    %assign/vec4 v0x5582fc010cd0_0, 0;
    %load/vec4 v0x5582fc0103e0_0;
    %assign/vec4 v0x5582fc010db0_0, 0;
    %load/vec4 v0x5582fc010a90_0;
    %assign/vec4 v0x5582fc010b50_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5582fc00fd60;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc0108f0_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x5582fc00fd60;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0109d0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5582fc00fd60;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc010c10_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x5582fc00fd60;
T_20 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc010cd0_0;
    %pad/s 32;
    %load/vec4 v0x5582fc010db0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc0108f0_0, 0;
    %load/vec4 v0x5582fc0105d0_0;
    %assign/vec4 v0x5582fc0109d0_0, 0;
    %load/vec4 v0x5582fc010b50_0;
    %assign/vec4 v0x5582fc010c10_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5582fc00fd60;
T_21 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc010150_0, 0, 48;
    %end;
    .thread T_21;
    .scope S_0x5582fc00fd60;
T_22 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0109d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5582fc010c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5582fc0108f0_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc010150_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x5582fc010150_0;
    %load/vec4 v0x5582fc0108f0_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc010150_0, 0;
T_22.3 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5582fc00fd60;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc010830_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x5582fc00fd60;
T_24 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc010b50_0;
    %load/vec4 v0x5582fc0105d0_0;
    %and;
    %assign/vec4 v0x5582fc010830_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5582fc00f390;
T_25 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc012140_0, 0, 7;
    %end;
    .thread T_25;
    .scope S_0x5582fc00f390;
T_26 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc011f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc012140_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5582fc011d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x5582fc012140_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc012140_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5582fc00f390;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc011c70_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x5582fc00f390;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc011de0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x5582fc00f390;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc011e80_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x5582fc00f390;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc011fc0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x5582fc00f390;
T_31 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc011b80_0;
    %assign/vec4 v0x5582fc011c70_0, 0;
    %load/vec4 v0x5582fc011d10_0;
    %assign/vec4 v0x5582fc011de0_0, 0;
    %load/vec4 v0x5582fc012140_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc011fc0_0, 0;
    %load/vec4 v0x5582fc011fc0_0;
    %load/vec4 v0x5582fc012140_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc011f20_0;
    %or;
    %assign/vec4 v0x5582fc011e80_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5582fc014440;
T_32 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc014620, v0x5582fc014920 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x5582fc014440;
T_33 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc014ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x5582fc0149e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc014920, 4;
    %assign/vec4 v0x5582fc014b90_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5582fc0131b0;
T_34 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc014160_0, 0, 16;
    %end;
    .thread T_34;
    .scope S_0x5582fc0131b0;
T_35 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc014240_0, 0, 16;
    %end;
    .thread T_35;
    .scope S_0x5582fc0131b0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc013a60_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x5582fc0131b0;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc013fe0_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x5582fc0131b0;
T_38 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc013950_0;
    %assign/vec4 v0x5582fc013a60_0, 0;
    %load/vec4 v0x5582fc0137a0_0;
    %assign/vec4 v0x5582fc014160_0, 0;
    %load/vec4 v0x5582fc013870_0;
    %assign/vec4 v0x5582fc014240_0, 0;
    %load/vec4 v0x5582fc013f20_0;
    %assign/vec4 v0x5582fc013fe0_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5582fc0131b0;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc013d80_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0x5582fc0131b0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc013e60_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x5582fc0131b0;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0140a0_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0x5582fc0131b0;
T_42 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc014160_0;
    %pad/s 32;
    %load/vec4 v0x5582fc014240_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc013d80_0, 0;
    %load/vec4 v0x5582fc013a60_0;
    %assign/vec4 v0x5582fc013e60_0, 0;
    %load/vec4 v0x5582fc013fe0_0;
    %assign/vec4 v0x5582fc0140a0_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5582fc0131b0;
T_43 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc0135e0_0, 0, 48;
    %end;
    .thread T_43;
    .scope S_0x5582fc0131b0;
T_44 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc013e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x5582fc0140a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x5582fc013d80_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc0135e0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x5582fc0135e0_0;
    %load/vec4 v0x5582fc013d80_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc0135e0_0, 0;
T_44.3 ;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5582fc0131b0;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc013cc0_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x5582fc0131b0;
T_46 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc013fe0_0;
    %load/vec4 v0x5582fc013a60_0;
    %and;
    %assign/vec4 v0x5582fc013cc0_0, 0;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5582fc012760;
T_47 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc015660_0, 0, 7;
    %end;
    .thread T_47;
    .scope S_0x5582fc012760;
T_48 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc015450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc015660_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5582fc015220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x5582fc015660_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc015660_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5582fc012760;
T_49 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc015180_0, 0, 16;
    %end;
    .thread T_49;
    .scope S_0x5582fc012760;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc015310_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x5582fc012760;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0153b0_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x5582fc012760;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc015520_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x5582fc012760;
T_53 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc015090_0;
    %assign/vec4 v0x5582fc015180_0, 0;
    %load/vec4 v0x5582fc015220_0;
    %assign/vec4 v0x5582fc015310_0, 0;
    %load/vec4 v0x5582fc015660_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc015520_0, 0;
    %load/vec4 v0x5582fc015520_0;
    %load/vec4 v0x5582fc015660_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc015450_0;
    %or;
    %assign/vec4 v0x5582fc0153b0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5582fc0179e0;
T_54 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc017bc0, v0x5582fc017f50 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x5582fc0179e0;
T_55 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc018100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x5582fc018010_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc017f50, 4;
    %assign/vec4 v0x5582fc0181c0_0, 0;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5582fc016750;
T_56 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc017700_0, 0, 16;
    %end;
    .thread T_56;
    .scope S_0x5582fc016750;
T_57 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc0177e0_0, 0, 16;
    %end;
    .thread T_57;
    .scope S_0x5582fc016750;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc017000_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x5582fc016750;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc017580_0, 0, 1;
    %end;
    .thread T_59;
    .scope S_0x5582fc016750;
T_60 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc016ef0_0;
    %assign/vec4 v0x5582fc017000_0, 0;
    %load/vec4 v0x5582fc016d40_0;
    %assign/vec4 v0x5582fc017700_0, 0;
    %load/vec4 v0x5582fc016e10_0;
    %assign/vec4 v0x5582fc0177e0_0, 0;
    %load/vec4 v0x5582fc0174c0_0;
    %assign/vec4 v0x5582fc017580_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5582fc016750;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc017320_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x5582fc016750;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc017400_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0x5582fc016750;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc017640_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x5582fc016750;
T_64 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc017700_0;
    %pad/s 32;
    %load/vec4 v0x5582fc0177e0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc017320_0, 0;
    %load/vec4 v0x5582fc017000_0;
    %assign/vec4 v0x5582fc017400_0, 0;
    %load/vec4 v0x5582fc017580_0;
    %assign/vec4 v0x5582fc017640_0, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_0x5582fc016750;
T_65 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc016b80_0, 0, 48;
    %end;
    .thread T_65;
    .scope S_0x5582fc016750;
T_66 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc017400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x5582fc017640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x5582fc017320_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc016b80_0, 0;
    %jmp T_66.3;
T_66.2 ;
    %load/vec4 v0x5582fc016b80_0;
    %load/vec4 v0x5582fc017320_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc016b80_0, 0;
T_66.3 ;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5582fc016750;
T_67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc017260_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_0x5582fc016750;
T_68 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc017580_0;
    %load/vec4 v0x5582fc017000_0;
    %and;
    %assign/vec4 v0x5582fc017260_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x5582fc015d00;
T_69 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc018cb0_0, 0, 7;
    %end;
    .thread T_69;
    .scope S_0x5582fc015d00;
T_70 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc018a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc018cb0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x5582fc018850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x5582fc018cb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc018cb0_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x5582fc015d00;
T_71 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc0187b0_0, 0, 16;
    %end;
    .thread T_71;
    .scope S_0x5582fc015d00;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0188f0_0, 0, 1;
    %end;
    .thread T_72;
    .scope S_0x5582fc015d00;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc018990_0, 0, 1;
    %end;
    .thread T_73;
    .scope S_0x5582fc015d00;
T_74 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc018b00_0, 0, 1;
    %end;
    .thread T_74;
    .scope S_0x5582fc015d00;
T_75 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0186c0_0;
    %assign/vec4 v0x5582fc0187b0_0, 0;
    %load/vec4 v0x5582fc018850_0;
    %assign/vec4 v0x5582fc0188f0_0, 0;
    %load/vec4 v0x5582fc018cb0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc018b00_0, 0;
    %load/vec4 v0x5582fc018b00_0;
    %load/vec4 v0x5582fc018cb0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc018a60_0;
    %or;
    %assign/vec4 v0x5582fc018990_0, 0;
    %jmp T_75;
    .thread T_75;
    .scope S_0x5582fc01b0d0;
T_76 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc01b2b0, v0x5582fc01b640 {0 0 0};
    %end;
    .thread T_76;
    .scope S_0x5582fc01b0d0;
T_77 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc01b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x5582fc01b700_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc01b640, 4;
    %assign/vec4 v0x5582fc01b8b0_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x5582fc019d90;
T_78 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc01adf0_0, 0, 16;
    %end;
    .thread T_78;
    .scope S_0x5582fc019d90;
T_79 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc01aed0_0, 0, 16;
    %end;
    .thread T_79;
    .scope S_0x5582fc019d90;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc01a6f0_0, 0, 1;
    %end;
    .thread T_80;
    .scope S_0x5582fc019d90;
T_81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc01ac70_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0x5582fc019d90;
T_82 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc01a5e0_0;
    %assign/vec4 v0x5582fc01a6f0_0, 0;
    %load/vec4 v0x5582fc01a430_0;
    %assign/vec4 v0x5582fc01adf0_0, 0;
    %load/vec4 v0x5582fc01a500_0;
    %assign/vec4 v0x5582fc01aed0_0, 0;
    %load/vec4 v0x5582fc01abb0_0;
    %assign/vec4 v0x5582fc01ac70_0, 0;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5582fc019d90;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc01aa10_0, 0, 32;
    %end;
    .thread T_83;
    .scope S_0x5582fc019d90;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc01aaf0_0, 0, 1;
    %end;
    .thread T_84;
    .scope S_0x5582fc019d90;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc01ad30_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_0x5582fc019d90;
T_86 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc01adf0_0;
    %pad/s 32;
    %load/vec4 v0x5582fc01aed0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc01aa10_0, 0;
    %load/vec4 v0x5582fc01a6f0_0;
    %assign/vec4 v0x5582fc01aaf0_0, 0;
    %load/vec4 v0x5582fc01ac70_0;
    %assign/vec4 v0x5582fc01ad30_0, 0;
    %jmp T_86;
    .thread T_86;
    .scope S_0x5582fc019d90;
T_87 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc01a270_0, 0, 48;
    %end;
    .thread T_87;
    .scope S_0x5582fc019d90;
T_88 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc01aaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %load/vec4 v0x5582fc01ad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x5582fc01aa10_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc01a270_0, 0;
    %jmp T_88.3;
T_88.2 ;
    %load/vec4 v0x5582fc01a270_0;
    %load/vec4 v0x5582fc01aa10_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc01a270_0, 0;
T_88.3 ;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x5582fc019d90;
T_89 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc01a950_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_0x5582fc019d90;
T_90 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc01ac70_0;
    %load/vec4 v0x5582fc01a6f0_0;
    %and;
    %assign/vec4 v0x5582fc01a950_0, 0;
    %jmp T_90;
    .thread T_90;
    .scope S_0x5582fc0193a0;
T_91 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc01c3e0_0, 0, 7;
    %end;
    .thread T_91;
    .scope S_0x5582fc0193a0;
T_92 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc01c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc01c3e0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x5582fc01bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0x5582fc01c3e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc01c3e0_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x5582fc0193a0;
T_93 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc01bea0_0, 0, 16;
    %end;
    .thread T_93;
    .scope S_0x5582fc0193a0;
T_94 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc01bfe0_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_0x5582fc0193a0;
T_95 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc01c080_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_0x5582fc0193a0;
T_96 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc01c280_0, 0, 1;
    %end;
    .thread T_96;
    .scope S_0x5582fc0193a0;
T_97 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc01bdb0_0;
    %assign/vec4 v0x5582fc01bea0_0, 0;
    %load/vec4 v0x5582fc01bf40_0;
    %assign/vec4 v0x5582fc01bfe0_0, 0;
    %load/vec4 v0x5582fc01c3e0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc01c280_0, 0;
    %load/vec4 v0x5582fc01c280_0;
    %load/vec4 v0x5582fc01c3e0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc01c1e0_0;
    %or;
    %assign/vec4 v0x5582fc01c080_0, 0;
    %jmp T_97;
    .thread T_97;
    .scope S_0x5582fc01d430;
T_98 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc01d970_0;
    %parti/s 1, 49, 7;
    %inv;
    %load/vec4 v0x5582fc01d970_0;
    %parti/s 19, 31, 6;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5582fc01dd60_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x5582fc01d970_0;
    %parti/s 1, 49, 7;
    %load/vec4 v0x5582fc01d970_0;
    %parti/s 19, 31, 6;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5582fc01dd60_0, 0;
    %jmp T_98.3;
T_98.2 ;
    %load/vec4 v0x5582fc01d970_0;
    %parti/s 1, 49, 7;
    %load/vec4 v0x5582fc01d970_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5582fc01dd60_0, 0;
T_98.3 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x5582fc01d600;
T_99 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc01d970_0;
    %parti/s 14, 16, 6;
    %assign/vec4 v0x5582fc01dc80_0, 0;
    %jmp T_99;
    .thread T_99;
    .scope S_0x5582fc01cce0;
T_100 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5582fc01dd60_0, 0, 2;
    %end;
    .thread T_100;
    .scope S_0x5582fc01cce0;
T_101 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5582fc01d890_0, 0, 3;
    %end;
    .thread T_101;
    .scope S_0x5582fc01cce0;
T_102 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x5582fc01dc80_0, 0, 14;
    %end;
    .thread T_102;
    .scope S_0x5582fc01cce0;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc01df30_0, 0, 1;
    %end;
    .thread T_103;
    .scope S_0x5582fc01cce0;
T_104 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc01da60_0;
    %assign/vec4 v0x5582fc01df30_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_0x5582fbf870b0;
T_105 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fbfa60c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582fbff0be0_0, 0;
    %load/vec4 v0x5582fbfa5fe0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5582fbfcb660_0, 0;
    %jmp T_105.3;
T_105.2 ;
    %pushi/vec4 0, 0, 13;
    %load/vec4 v0x5582fbfa5fe0_0;
    %parti/s 2, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5582fbfa5fe0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5582fbfcb660_0, 0;
T_105.3 ;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x5582fbfcb660_0;
    %assign/vec4 v0x5582fbfcb660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582fbff0be0_0, 0;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x5582fbf967d0;
T_106 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fbfcb660_0, 0, 16;
    %end;
    .thread T_106;
    .scope S_0x5582fbf967d0;
T_107 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fbff0be0_0, 0, 1;
    %end;
    .thread T_107;
    .scope S_0x5582fbfb7cd0;
T_108 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc01e2a0_0;
    %assign/vec4 v0x5582fc01e400_0, 0;
    %load/vec4 v0x5582fc01e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v0x5582fc01e170_0;
    %load/vec4 v0x5582fc01e340_0;
    %add;
    %assign/vec4 v0x5582fc01e090_0, 0;
T_108.0 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x5582fc023a10;
T_109 ;
    %pushi/vec4 0, 0, 49;
    %store/vec4 v0x5582fc0240c0_0, 0, 49;
    %end;
    .thread T_109;
    .scope S_0x5582fc023a10;
T_110 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc023e10_0;
    %pad/s 49;
    %load/vec4 v0x5582fc023ef0_0;
    %pad/s 49;
    %add;
    %assign/vec4 v0x5582fc0240c0_0, 0;
    %jmp T_110;
    .thread T_110;
    .scope S_0x5582fc024540;
T_111 ;
    %pushi/vec4 0, 0, 49;
    %store/vec4 v0x5582fc024bc0_0, 0, 49;
    %end;
    .thread T_111;
    .scope S_0x5582fc024540;
T_112 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc024910_0;
    %pad/s 49;
    %load/vec4 v0x5582fc0249f0_0;
    %pad/s 49;
    %add;
    %assign/vec4 v0x5582fc024bc0_0, 0;
    %jmp T_112;
    .thread T_112;
    .scope S_0x5582fc025630;
T_113 ;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x5582fc025d00_0, 0, 50;
    %end;
    .thread T_113;
    .scope S_0x5582fc025630;
T_114 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc025a50_0;
    %pad/s 50;
    %load/vec4 v0x5582fc025b30_0;
    %pad/s 50;
    %add;
    %assign/vec4 v0x5582fc025d00_0, 0;
    %jmp T_114;
    .thread T_114;
    .scope S_0x5582fc025050;
T_115 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc025f70_0, 0, 1;
    %end;
    .thread T_115;
    .scope S_0x5582fc025050;
T_116 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc025f70_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5582fc0261f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x5582fc025f70_0, 0;
    %jmp T_116;
    .thread T_116;
    .scope S_0x5582fc022b80;
T_117 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5582fc026630_0, 0, 2;
    %end;
    .thread T_117;
    .scope S_0x5582fc022b80;
T_118 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc026630_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5582fc0268a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 2;
    %assign/vec4 v0x5582fc026630_0, 0;
    %jmp T_118;
    .thread T_118;
    .scope S_0x5582fc028d20;
T_119 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc028f00, v0x5582fc029300 {0 0 0};
    %end;
    .thread T_119;
    .scope S_0x5582fc028d20;
T_120 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0294b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %load/vec4 v0x5582fc0293c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc029300, 4;
    %assign/vec4 v0x5582fc029570_0, 0;
T_120.0 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x5582fc0279e0;
T_121 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc028a40_0, 0, 16;
    %end;
    .thread T_121;
    .scope S_0x5582fc0279e0;
T_122 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc028b20_0, 0, 16;
    %end;
    .thread T_122;
    .scope S_0x5582fc0279e0;
T_123 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc028340_0, 0, 1;
    %end;
    .thread T_123;
    .scope S_0x5582fc0279e0;
T_124 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0288c0_0, 0, 1;
    %end;
    .thread T_124;
    .scope S_0x5582fc0279e0;
T_125 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc028230_0;
    %assign/vec4 v0x5582fc028340_0, 0;
    %load/vec4 v0x5582fc028080_0;
    %assign/vec4 v0x5582fc028a40_0, 0;
    %load/vec4 v0x5582fc028150_0;
    %assign/vec4 v0x5582fc028b20_0, 0;
    %load/vec4 v0x5582fc028800_0;
    %assign/vec4 v0x5582fc0288c0_0, 0;
    %jmp T_125;
    .thread T_125;
    .scope S_0x5582fc0279e0;
T_126 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc028660_0, 0, 32;
    %end;
    .thread T_126;
    .scope S_0x5582fc0279e0;
T_127 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc028740_0, 0, 1;
    %end;
    .thread T_127;
    .scope S_0x5582fc0279e0;
T_128 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc028980_0, 0, 1;
    %end;
    .thread T_128;
    .scope S_0x5582fc0279e0;
T_129 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc028a40_0;
    %pad/s 32;
    %load/vec4 v0x5582fc028b20_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc028660_0, 0;
    %load/vec4 v0x5582fc028340_0;
    %assign/vec4 v0x5582fc028740_0, 0;
    %load/vec4 v0x5582fc0288c0_0;
    %assign/vec4 v0x5582fc028980_0, 0;
    %jmp T_129;
    .thread T_129;
    .scope S_0x5582fc0279e0;
T_130 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc027ec0_0, 0, 48;
    %end;
    .thread T_130;
    .scope S_0x5582fc0279e0;
T_131 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc028740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %load/vec4 v0x5582fc028980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0x5582fc028660_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc027ec0_0, 0;
    %jmp T_131.3;
T_131.2 ;
    %load/vec4 v0x5582fc027ec0_0;
    %load/vec4 v0x5582fc028660_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc027ec0_0, 0;
T_131.3 ;
T_131.0 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x5582fc0279e0;
T_132 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0285a0_0, 0, 1;
    %end;
    .thread T_132;
    .scope S_0x5582fc0279e0;
T_133 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0288c0_0;
    %load/vec4 v0x5582fc028340_0;
    %and;
    %assign/vec4 v0x5582fc0285a0_0, 0;
    %jmp T_133;
    .thread T_133;
    .scope S_0x5582fc026f80;
T_134 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc02a010_0, 0, 7;
    %end;
    .thread T_134;
    .scope S_0x5582fc026f80;
T_135 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc029e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc02a010_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x5582fc029c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x5582fc02a010_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc02a010_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x5582fc026f80;
T_136 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc029b60_0, 0, 16;
    %end;
    .thread T_136;
    .scope S_0x5582fc026f80;
T_137 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc029ca0_0, 0, 1;
    %end;
    .thread T_137;
    .scope S_0x5582fc026f80;
T_138 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc029d40_0, 0, 1;
    %end;
    .thread T_138;
    .scope S_0x5582fc026f80;
T_139 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc029eb0_0, 0, 1;
    %end;
    .thread T_139;
    .scope S_0x5582fc026f80;
T_140 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc029a70_0;
    %assign/vec4 v0x5582fc029b60_0, 0;
    %load/vec4 v0x5582fc029c00_0;
    %assign/vec4 v0x5582fc029ca0_0, 0;
    %load/vec4 v0x5582fc02a010_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc029eb0_0, 0;
    %load/vec4 v0x5582fc029eb0_0;
    %load/vec4 v0x5582fc02a010_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc029e10_0;
    %or;
    %assign/vec4 v0x5582fc029d40_0, 0;
    %jmp T_140;
    .thread T_140;
    .scope S_0x5582fc02c450;
T_141 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc02c630, v0x5582fc02ca30 {0 0 0};
    %end;
    .thread T_141;
    .scope S_0x5582fc02c450;
T_142 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc02cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %load/vec4 v0x5582fc02caf0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc02ca30, 4;
    %assign/vec4 v0x5582fc02cca0_0, 0;
T_142.0 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x5582fc02b110;
T_143 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc02c170_0, 0, 16;
    %end;
    .thread T_143;
    .scope S_0x5582fc02b110;
T_144 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc02c250_0, 0, 16;
    %end;
    .thread T_144;
    .scope S_0x5582fc02b110;
T_145 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc02ba70_0, 0, 1;
    %end;
    .thread T_145;
    .scope S_0x5582fc02b110;
T_146 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc02bff0_0, 0, 1;
    %end;
    .thread T_146;
    .scope S_0x5582fc02b110;
T_147 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc02b960_0;
    %assign/vec4 v0x5582fc02ba70_0, 0;
    %load/vec4 v0x5582fc02b7b0_0;
    %assign/vec4 v0x5582fc02c170_0, 0;
    %load/vec4 v0x5582fc02b880_0;
    %assign/vec4 v0x5582fc02c250_0, 0;
    %load/vec4 v0x5582fc02bf30_0;
    %assign/vec4 v0x5582fc02bff0_0, 0;
    %jmp T_147;
    .thread T_147;
    .scope S_0x5582fc02b110;
T_148 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc02bd90_0, 0, 32;
    %end;
    .thread T_148;
    .scope S_0x5582fc02b110;
T_149 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc02be70_0, 0, 1;
    %end;
    .thread T_149;
    .scope S_0x5582fc02b110;
T_150 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc02c0b0_0, 0, 1;
    %end;
    .thread T_150;
    .scope S_0x5582fc02b110;
T_151 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc02c170_0;
    %pad/s 32;
    %load/vec4 v0x5582fc02c250_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc02bd90_0, 0;
    %load/vec4 v0x5582fc02ba70_0;
    %assign/vec4 v0x5582fc02be70_0, 0;
    %load/vec4 v0x5582fc02bff0_0;
    %assign/vec4 v0x5582fc02c0b0_0, 0;
    %jmp T_151;
    .thread T_151;
    .scope S_0x5582fc02b110;
T_152 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc02b5f0_0, 0, 48;
    %end;
    .thread T_152;
    .scope S_0x5582fc02b110;
T_153 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc02be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v0x5582fc02c0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x5582fc02bd90_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc02b5f0_0, 0;
    %jmp T_153.3;
T_153.2 ;
    %load/vec4 v0x5582fc02b5f0_0;
    %load/vec4 v0x5582fc02bd90_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc02b5f0_0, 0;
T_153.3 ;
T_153.0 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x5582fc02b110;
T_154 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc02bcd0_0, 0, 1;
    %end;
    .thread T_154;
    .scope S_0x5582fc02b110;
T_155 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc02bff0_0;
    %load/vec4 v0x5582fc02ba70_0;
    %and;
    %assign/vec4 v0x5582fc02bcd0_0, 0;
    %jmp T_155;
    .thread T_155;
    .scope S_0x5582fc02a6c0;
T_156 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc02d850_0, 0, 7;
    %end;
    .thread T_156;
    .scope S_0x5582fc02a6c0;
T_157 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc02d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc02d850_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x5582fc02d330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x5582fc02d850_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc02d850_0, 0;
T_157.2 ;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x5582fc02a6c0;
T_158 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc02d290_0, 0, 16;
    %end;
    .thread T_158;
    .scope S_0x5582fc02a6c0;
T_159 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc02d4e0_0, 0, 1;
    %end;
    .thread T_159;
    .scope S_0x5582fc02a6c0;
T_160 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc02d580_0, 0, 1;
    %end;
    .thread T_160;
    .scope S_0x5582fc02a6c0;
T_161 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc02d6f0_0, 0, 1;
    %end;
    .thread T_161;
    .scope S_0x5582fc02a6c0;
T_162 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc02d1a0_0;
    %assign/vec4 v0x5582fc02d290_0, 0;
    %load/vec4 v0x5582fc02d330_0;
    %assign/vec4 v0x5582fc02d4e0_0, 0;
    %load/vec4 v0x5582fc02d850_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc02d6f0_0, 0;
    %load/vec4 v0x5582fc02d6f0_0;
    %load/vec4 v0x5582fc02d850_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc02d650_0;
    %or;
    %assign/vec4 v0x5582fc02d580_0, 0;
    %jmp T_162;
    .thread T_162;
    .scope S_0x5582fc02fd00;
T_163 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc02fee0, v0x5582fc0302e0 {0 0 0};
    %end;
    .thread T_163;
    .scope S_0x5582fc02fd00;
T_164 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc030490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v0x5582fc0303a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc0302e0, 4;
    %assign/vec4 v0x5582fc030550_0, 0;
T_164.0 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x5582fc02e8b0;
T_165 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc02fa20_0, 0, 16;
    %end;
    .thread T_165;
    .scope S_0x5582fc02e8b0;
T_166 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc02fb00_0, 0, 16;
    %end;
    .thread T_166;
    .scope S_0x5582fc02e8b0;
T_167 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc02f320_0, 0, 1;
    %end;
    .thread T_167;
    .scope S_0x5582fc02e8b0;
T_168 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc02f8a0_0, 0, 1;
    %end;
    .thread T_168;
    .scope S_0x5582fc02e8b0;
T_169 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc02f210_0;
    %assign/vec4 v0x5582fc02f320_0, 0;
    %load/vec4 v0x5582fc02f060_0;
    %assign/vec4 v0x5582fc02fa20_0, 0;
    %load/vec4 v0x5582fc02f130_0;
    %assign/vec4 v0x5582fc02fb00_0, 0;
    %load/vec4 v0x5582fc02f7e0_0;
    %assign/vec4 v0x5582fc02f8a0_0, 0;
    %jmp T_169;
    .thread T_169;
    .scope S_0x5582fc02e8b0;
T_170 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc02f640_0, 0, 32;
    %end;
    .thread T_170;
    .scope S_0x5582fc02e8b0;
T_171 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc02f720_0, 0, 1;
    %end;
    .thread T_171;
    .scope S_0x5582fc02e8b0;
T_172 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc02f960_0, 0, 1;
    %end;
    .thread T_172;
    .scope S_0x5582fc02e8b0;
T_173 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc02fa20_0;
    %pad/s 32;
    %load/vec4 v0x5582fc02fb00_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc02f640_0, 0;
    %load/vec4 v0x5582fc02f320_0;
    %assign/vec4 v0x5582fc02f720_0, 0;
    %load/vec4 v0x5582fc02f8a0_0;
    %assign/vec4 v0x5582fc02f960_0, 0;
    %jmp T_173;
    .thread T_173;
    .scope S_0x5582fc02e8b0;
T_174 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc02eea0_0, 0, 48;
    %end;
    .thread T_174;
    .scope S_0x5582fc02e8b0;
T_175 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc02f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %load/vec4 v0x5582fc02f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x5582fc02f640_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc02eea0_0, 0;
    %jmp T_175.3;
T_175.2 ;
    %load/vec4 v0x5582fc02eea0_0;
    %load/vec4 v0x5582fc02f640_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc02eea0_0, 0;
T_175.3 ;
T_175.0 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x5582fc02e8b0;
T_176 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc02f580_0, 0, 1;
    %end;
    .thread T_176;
    .scope S_0x5582fc02e8b0;
T_177 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc02f8a0_0;
    %load/vec4 v0x5582fc02f320_0;
    %and;
    %assign/vec4 v0x5582fc02f580_0, 0;
    %jmp T_177;
    .thread T_177;
    .scope S_0x5582fc02de60;
T_178 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc031100_0, 0, 7;
    %end;
    .thread T_178;
    .scope S_0x5582fc02de60;
T_179 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc030df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc031100_0, 0;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x5582fc030be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0x5582fc031100_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc031100_0, 0;
T_179.2 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x5582fc02de60;
T_180 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc030b40_0, 0, 16;
    %end;
    .thread T_180;
    .scope S_0x5582fc02de60;
T_181 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc030c80_0, 0, 1;
    %end;
    .thread T_181;
    .scope S_0x5582fc02de60;
T_182 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc030d20_0, 0, 1;
    %end;
    .thread T_182;
    .scope S_0x5582fc02de60;
T_183 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc030fa0_0, 0, 1;
    %end;
    .thread T_183;
    .scope S_0x5582fc02de60;
T_184 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc030a50_0;
    %assign/vec4 v0x5582fc030b40_0, 0;
    %load/vec4 v0x5582fc030be0_0;
    %assign/vec4 v0x5582fc030c80_0, 0;
    %load/vec4 v0x5582fc031100_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc030fa0_0, 0;
    %load/vec4 v0x5582fc030fa0_0;
    %load/vec4 v0x5582fc031100_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc030df0_0;
    %or;
    %assign/vec4 v0x5582fc030d20_0, 0;
    %jmp T_184;
    .thread T_184;
    .scope S_0x5582fc0335d0;
T_185 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc0337b0, v0x5582fc033bb0 {0 0 0};
    %end;
    .thread T_185;
    .scope S_0x5582fc0335d0;
T_186 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc033d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %load/vec4 v0x5582fc033c70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc033bb0, 4;
    %assign/vec4 v0x5582fc033e20_0, 0;
T_186.0 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x5582fc032180;
T_187 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc0332f0_0, 0, 16;
    %end;
    .thread T_187;
    .scope S_0x5582fc032180;
T_188 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc0333d0_0, 0, 16;
    %end;
    .thread T_188;
    .scope S_0x5582fc032180;
T_189 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc032bf0_0, 0, 1;
    %end;
    .thread T_189;
    .scope S_0x5582fc032180;
T_190 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc033170_0, 0, 1;
    %end;
    .thread T_190;
    .scope S_0x5582fc032180;
T_191 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc032ae0_0;
    %assign/vec4 v0x5582fc032bf0_0, 0;
    %load/vec4 v0x5582fc032930_0;
    %assign/vec4 v0x5582fc0332f0_0, 0;
    %load/vec4 v0x5582fc032a00_0;
    %assign/vec4 v0x5582fc0333d0_0, 0;
    %load/vec4 v0x5582fc0330b0_0;
    %assign/vec4 v0x5582fc033170_0, 0;
    %jmp T_191;
    .thread T_191;
    .scope S_0x5582fc032180;
T_192 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc032f10_0, 0, 32;
    %end;
    .thread T_192;
    .scope S_0x5582fc032180;
T_193 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc032ff0_0, 0, 1;
    %end;
    .thread T_193;
    .scope S_0x5582fc032180;
T_194 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc033230_0, 0, 1;
    %end;
    .thread T_194;
    .scope S_0x5582fc032180;
T_195 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0332f0_0;
    %pad/s 32;
    %load/vec4 v0x5582fc0333d0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc032f10_0, 0;
    %load/vec4 v0x5582fc032bf0_0;
    %assign/vec4 v0x5582fc032ff0_0, 0;
    %load/vec4 v0x5582fc033170_0;
    %assign/vec4 v0x5582fc033230_0, 0;
    %jmp T_195;
    .thread T_195;
    .scope S_0x5582fc032180;
T_196 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc032770_0, 0, 48;
    %end;
    .thread T_196;
    .scope S_0x5582fc032180;
T_197 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc032ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %load/vec4 v0x5582fc033230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.2, 8;
    %load/vec4 v0x5582fc032f10_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc032770_0, 0;
    %jmp T_197.3;
T_197.2 ;
    %load/vec4 v0x5582fc032770_0;
    %load/vec4 v0x5582fc032f10_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc032770_0, 0;
T_197.3 ;
T_197.0 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x5582fc032180;
T_198 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc032e50_0, 0, 1;
    %end;
    .thread T_198;
    .scope S_0x5582fc032180;
T_199 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc033170_0;
    %load/vec4 v0x5582fc032bf0_0;
    %and;
    %assign/vec4 v0x5582fc032e50_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_0x5582fc031760;
T_200 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc0348c0_0, 0, 7;
    %end;
    .thread T_200;
    .scope S_0x5582fc031760;
T_201 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0346c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc0348c0_0, 0;
    %jmp T_201.1;
T_201.0 ;
    %load/vec4 v0x5582fc0344b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.2, 8;
    %load/vec4 v0x5582fc0348c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc0348c0_0, 0;
T_201.2 ;
T_201.1 ;
    %jmp T_201;
    .thread T_201;
    .scope S_0x5582fc031760;
T_202 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc034410_0, 0, 16;
    %end;
    .thread T_202;
    .scope S_0x5582fc031760;
T_203 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc034550_0, 0, 1;
    %end;
    .thread T_203;
    .scope S_0x5582fc031760;
T_204 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0345f0_0, 0, 1;
    %end;
    .thread T_204;
    .scope S_0x5582fc031760;
T_205 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc034760_0, 0, 1;
    %end;
    .thread T_205;
    .scope S_0x5582fc031760;
T_206 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc034320_0;
    %assign/vec4 v0x5582fc034410_0, 0;
    %load/vec4 v0x5582fc0344b0_0;
    %assign/vec4 v0x5582fc034550_0, 0;
    %load/vec4 v0x5582fc0348c0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc034760_0, 0;
    %load/vec4 v0x5582fc034760_0;
    %load/vec4 v0x5582fc0348c0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc0346c0_0;
    %or;
    %assign/vec4 v0x5582fc0345f0_0, 0;
    %jmp T_206;
    .thread T_206;
    .scope S_0x5582fc035920;
T_207 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc035e60_0;
    %parti/s 1, 49, 7;
    %inv;
    %load/vec4 v0x5582fc035e60_0;
    %parti/s 19, 31, 6;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5582fc036250_0, 0;
    %jmp T_207.1;
T_207.0 ;
    %load/vec4 v0x5582fc035e60_0;
    %parti/s 1, 49, 7;
    %load/vec4 v0x5582fc035e60_0;
    %parti/s 19, 31, 6;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5582fc036250_0, 0;
    %jmp T_207.3;
T_207.2 ;
    %load/vec4 v0x5582fc035e60_0;
    %parti/s 1, 49, 7;
    %load/vec4 v0x5582fc035e60_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5582fc036250_0, 0;
T_207.3 ;
T_207.1 ;
    %jmp T_207;
    .thread T_207;
    .scope S_0x5582fc035af0;
T_208 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc035e60_0;
    %parti/s 14, 16, 6;
    %assign/vec4 v0x5582fc036170_0, 0;
    %jmp T_208;
    .thread T_208;
    .scope S_0x5582fc035180;
T_209 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5582fc036250_0, 0, 2;
    %end;
    .thread T_209;
    .scope S_0x5582fc035180;
T_210 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5582fc035d80_0, 0, 3;
    %end;
    .thread T_210;
    .scope S_0x5582fc035180;
T_211 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x5582fc036170_0, 0, 14;
    %end;
    .thread T_211;
    .scope S_0x5582fc035180;
T_212 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc036420_0, 0, 1;
    %end;
    .thread T_212;
    .scope S_0x5582fc035180;
T_213 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc035f50_0;
    %assign/vec4 v0x5582fc036420_0, 0;
    %jmp T_213;
    .thread T_213;
    .scope S_0x5582fc0210e0;
T_214 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc021470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582fc021810_0, 0;
    %load/vec4 v0x5582fc021390_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5582fc021620_0, 0;
    %jmp T_214.3;
T_214.2 ;
    %pushi/vec4 0, 0, 13;
    %load/vec4 v0x5582fc021390_0;
    %parti/s 2, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5582fc021390_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5582fc021620_0, 0;
T_214.3 ;
    %jmp T_214.1;
T_214.0 ;
    %load/vec4 v0x5582fc021620_0;
    %assign/vec4 v0x5582fc021620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582fc021810_0, 0;
T_214.1 ;
    %jmp T_214;
    .thread T_214;
    .scope S_0x5582fc0209e0;
T_215 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc021620_0, 0, 16;
    %end;
    .thread T_215;
    .scope S_0x5582fc0209e0;
T_216 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc021810_0, 0, 1;
    %end;
    .thread T_216;
    .scope S_0x5582fc01efe0;
T_217 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc036790_0;
    %assign/vec4 v0x5582fc0368f0_0, 0;
    %load/vec4 v0x5582fc036790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %load/vec4 v0x5582fc036660_0;
    %load/vec4 v0x5582fc036830_0;
    %add;
    %assign/vec4 v0x5582fc036580_0, 0;
T_217.0 ;
    %jmp T_217;
    .thread T_217;
    .scope S_0x5582fc03bef0;
T_218 ;
    %pushi/vec4 0, 0, 49;
    %store/vec4 v0x5582fc03c5a0_0, 0, 49;
    %end;
    .thread T_218;
    .scope S_0x5582fc03bef0;
T_219 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc03c2f0_0;
    %pad/s 49;
    %load/vec4 v0x5582fc03c3d0_0;
    %pad/s 49;
    %add;
    %assign/vec4 v0x5582fc03c5a0_0, 0;
    %jmp T_219;
    .thread T_219;
    .scope S_0x5582fc03ca20;
T_220 ;
    %pushi/vec4 0, 0, 49;
    %store/vec4 v0x5582fc03d0a0_0, 0, 49;
    %end;
    .thread T_220;
    .scope S_0x5582fc03ca20;
T_221 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc03cdf0_0;
    %pad/s 49;
    %load/vec4 v0x5582fc03ced0_0;
    %pad/s 49;
    %add;
    %assign/vec4 v0x5582fc03d0a0_0, 0;
    %jmp T_221;
    .thread T_221;
    .scope S_0x5582fc03db10;
T_222 ;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x5582fc03e1e0_0, 0, 50;
    %end;
    .thread T_222;
    .scope S_0x5582fc03db10;
T_223 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc03df30_0;
    %pad/s 50;
    %load/vec4 v0x5582fc03e010_0;
    %pad/s 50;
    %add;
    %assign/vec4 v0x5582fc03e1e0_0, 0;
    %jmp T_223;
    .thread T_223;
    .scope S_0x5582fc03d530;
T_224 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc03e450_0, 0, 1;
    %end;
    .thread T_224;
    .scope S_0x5582fc03d530;
T_225 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc03e450_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5582fc03e6d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x5582fc03e450_0, 0;
    %jmp T_225;
    .thread T_225;
    .scope S_0x5582fc03b060;
T_226 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5582fc03eb10_0, 0, 2;
    %end;
    .thread T_226;
    .scope S_0x5582fc03b060;
T_227 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc03eb10_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5582fc03ed80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 2;
    %assign/vec4 v0x5582fc03eb10_0, 0;
    %jmp T_227;
    .thread T_227;
    .scope S_0x5582fc041310;
T_228 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc0414f0, v0x5582fc0418f0 {0 0 0};
    %end;
    .thread T_228;
    .scope S_0x5582fc041310;
T_229 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc041aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.0, 8;
    %load/vec4 v0x5582fc0419b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc0418f0, 4;
    %assign/vec4 v0x5582fc041b60_0, 0;
T_229.0 ;
    %jmp T_229;
    .thread T_229;
    .scope S_0x5582fc03fec0;
T_230 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc041030_0, 0, 16;
    %end;
    .thread T_230;
    .scope S_0x5582fc03fec0;
T_231 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc041110_0, 0, 16;
    %end;
    .thread T_231;
    .scope S_0x5582fc03fec0;
T_232 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc040930_0, 0, 1;
    %end;
    .thread T_232;
    .scope S_0x5582fc03fec0;
T_233 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc040eb0_0, 0, 1;
    %end;
    .thread T_233;
    .scope S_0x5582fc03fec0;
T_234 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc040820_0;
    %assign/vec4 v0x5582fc040930_0, 0;
    %load/vec4 v0x5582fc040670_0;
    %assign/vec4 v0x5582fc041030_0, 0;
    %load/vec4 v0x5582fc040740_0;
    %assign/vec4 v0x5582fc041110_0, 0;
    %load/vec4 v0x5582fc040df0_0;
    %assign/vec4 v0x5582fc040eb0_0, 0;
    %jmp T_234;
    .thread T_234;
    .scope S_0x5582fc03fec0;
T_235 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc040c50_0, 0, 32;
    %end;
    .thread T_235;
    .scope S_0x5582fc03fec0;
T_236 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc040d30_0, 0, 1;
    %end;
    .thread T_236;
    .scope S_0x5582fc03fec0;
T_237 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc040f70_0, 0, 1;
    %end;
    .thread T_237;
    .scope S_0x5582fc03fec0;
T_238 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc041030_0;
    %pad/s 32;
    %load/vec4 v0x5582fc041110_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc040c50_0, 0;
    %load/vec4 v0x5582fc040930_0;
    %assign/vec4 v0x5582fc040d30_0, 0;
    %load/vec4 v0x5582fc040eb0_0;
    %assign/vec4 v0x5582fc040f70_0, 0;
    %jmp T_238;
    .thread T_238;
    .scope S_0x5582fc03fec0;
T_239 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc0404b0_0, 0, 48;
    %end;
    .thread T_239;
    .scope S_0x5582fc03fec0;
T_240 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc040d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.0, 8;
    %load/vec4 v0x5582fc040f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.2, 8;
    %load/vec4 v0x5582fc040c50_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc0404b0_0, 0;
    %jmp T_240.3;
T_240.2 ;
    %load/vec4 v0x5582fc0404b0_0;
    %load/vec4 v0x5582fc040c50_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc0404b0_0, 0;
T_240.3 ;
T_240.0 ;
    %jmp T_240;
    .thread T_240;
    .scope S_0x5582fc03fec0;
T_241 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc040b90_0, 0, 1;
    %end;
    .thread T_241;
    .scope S_0x5582fc03fec0;
T_242 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc040eb0_0;
    %load/vec4 v0x5582fc040930_0;
    %and;
    %assign/vec4 v0x5582fc040b90_0, 0;
    %jmp T_242;
    .thread T_242;
    .scope S_0x5582fc03f460;
T_243 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc042600_0, 0, 7;
    %end;
    .thread T_243;
    .scope S_0x5582fc03f460;
T_244 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc042400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_244.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc042600_0, 0;
    %jmp T_244.1;
T_244.0 ;
    %load/vec4 v0x5582fc0421f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_244.2, 8;
    %load/vec4 v0x5582fc042600_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc042600_0, 0;
T_244.2 ;
T_244.1 ;
    %jmp T_244;
    .thread T_244;
    .scope S_0x5582fc03f460;
T_245 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc042150_0, 0, 16;
    %end;
    .thread T_245;
    .scope S_0x5582fc03f460;
T_246 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc042290_0, 0, 1;
    %end;
    .thread T_246;
    .scope S_0x5582fc03f460;
T_247 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc042330_0, 0, 1;
    %end;
    .thread T_247;
    .scope S_0x5582fc03f460;
T_248 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0424a0_0, 0, 1;
    %end;
    .thread T_248;
    .scope S_0x5582fc03f460;
T_249 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc042060_0;
    %assign/vec4 v0x5582fc042150_0, 0;
    %load/vec4 v0x5582fc0421f0_0;
    %assign/vec4 v0x5582fc042290_0, 0;
    %load/vec4 v0x5582fc042600_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc0424a0_0, 0;
    %load/vec4 v0x5582fc0424a0_0;
    %load/vec4 v0x5582fc042600_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc042400_0;
    %or;
    %assign/vec4 v0x5582fc042330_0, 0;
    %jmp T_249;
    .thread T_249;
    .scope S_0x5582fc044b50;
T_250 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc044d30, v0x5582fc045130 {0 0 0};
    %end;
    .thread T_250;
    .scope S_0x5582fc044b50;
T_251 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0452e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.0, 8;
    %load/vec4 v0x5582fc0451f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc045130, 4;
    %assign/vec4 v0x5582fc0453a0_0, 0;
T_251.0 ;
    %jmp T_251;
    .thread T_251;
    .scope S_0x5582fc043700;
T_252 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc044870_0, 0, 16;
    %end;
    .thread T_252;
    .scope S_0x5582fc043700;
T_253 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc044950_0, 0, 16;
    %end;
    .thread T_253;
    .scope S_0x5582fc043700;
T_254 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc044170_0, 0, 1;
    %end;
    .thread T_254;
    .scope S_0x5582fc043700;
T_255 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0446f0_0, 0, 1;
    %end;
    .thread T_255;
    .scope S_0x5582fc043700;
T_256 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc044060_0;
    %assign/vec4 v0x5582fc044170_0, 0;
    %load/vec4 v0x5582fc043eb0_0;
    %assign/vec4 v0x5582fc044870_0, 0;
    %load/vec4 v0x5582fc043f80_0;
    %assign/vec4 v0x5582fc044950_0, 0;
    %load/vec4 v0x5582fc044630_0;
    %assign/vec4 v0x5582fc0446f0_0, 0;
    %jmp T_256;
    .thread T_256;
    .scope S_0x5582fc043700;
T_257 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc044490_0, 0, 32;
    %end;
    .thread T_257;
    .scope S_0x5582fc043700;
T_258 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc044570_0, 0, 1;
    %end;
    .thread T_258;
    .scope S_0x5582fc043700;
T_259 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0447b0_0, 0, 1;
    %end;
    .thread T_259;
    .scope S_0x5582fc043700;
T_260 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc044870_0;
    %pad/s 32;
    %load/vec4 v0x5582fc044950_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc044490_0, 0;
    %load/vec4 v0x5582fc044170_0;
    %assign/vec4 v0x5582fc044570_0, 0;
    %load/vec4 v0x5582fc0446f0_0;
    %assign/vec4 v0x5582fc0447b0_0, 0;
    %jmp T_260;
    .thread T_260;
    .scope S_0x5582fc043700;
T_261 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc043cf0_0, 0, 48;
    %end;
    .thread T_261;
    .scope S_0x5582fc043700;
T_262 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc044570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.0, 8;
    %load/vec4 v0x5582fc0447b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.2, 8;
    %load/vec4 v0x5582fc044490_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc043cf0_0, 0;
    %jmp T_262.3;
T_262.2 ;
    %load/vec4 v0x5582fc043cf0_0;
    %load/vec4 v0x5582fc044490_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc043cf0_0, 0;
T_262.3 ;
T_262.0 ;
    %jmp T_262;
    .thread T_262;
    .scope S_0x5582fc043700;
T_263 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0443d0_0, 0, 1;
    %end;
    .thread T_263;
    .scope S_0x5582fc043700;
T_264 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0446f0_0;
    %load/vec4 v0x5582fc044170_0;
    %and;
    %assign/vec4 v0x5582fc0443d0_0, 0;
    %jmp T_264;
    .thread T_264;
    .scope S_0x5582fc042cb0;
T_265 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc045e40_0, 0, 7;
    %end;
    .thread T_265;
    .scope S_0x5582fc042cb0;
T_266 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc045c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc045e40_0, 0;
    %jmp T_266.1;
T_266.0 ;
    %load/vec4 v0x5582fc045a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.2, 8;
    %load/vec4 v0x5582fc045e40_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc045e40_0, 0;
T_266.2 ;
T_266.1 ;
    %jmp T_266;
    .thread T_266;
    .scope S_0x5582fc042cb0;
T_267 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc045990_0, 0, 16;
    %end;
    .thread T_267;
    .scope S_0x5582fc042cb0;
T_268 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc045ad0_0, 0, 1;
    %end;
    .thread T_268;
    .scope S_0x5582fc042cb0;
T_269 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc045b70_0, 0, 1;
    %end;
    .thread T_269;
    .scope S_0x5582fc042cb0;
T_270 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc045ce0_0, 0, 1;
    %end;
    .thread T_270;
    .scope S_0x5582fc042cb0;
T_271 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0458a0_0;
    %assign/vec4 v0x5582fc045990_0, 0;
    %load/vec4 v0x5582fc045a30_0;
    %assign/vec4 v0x5582fc045ad0_0, 0;
    %load/vec4 v0x5582fc045e40_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc045ce0_0, 0;
    %load/vec4 v0x5582fc045ce0_0;
    %load/vec4 v0x5582fc045e40_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc045c40_0;
    %or;
    %assign/vec4 v0x5582fc045b70_0, 0;
    %jmp T_271;
    .thread T_271;
    .scope S_0x5582fc048380;
T_272 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc048560, v0x5582fc048960 {0 0 0};
    %end;
    .thread T_272;
    .scope S_0x5582fc048380;
T_273 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc048b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.0, 8;
    %load/vec4 v0x5582fc048a20_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc048960, 4;
    %assign/vec4 v0x5582fc048bd0_0, 0;
T_273.0 ;
    %jmp T_273;
    .thread T_273;
    .scope S_0x5582fc046f30;
T_274 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc0480a0_0, 0, 16;
    %end;
    .thread T_274;
    .scope S_0x5582fc046f30;
T_275 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc048180_0, 0, 16;
    %end;
    .thread T_275;
    .scope S_0x5582fc046f30;
T_276 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0479a0_0, 0, 1;
    %end;
    .thread T_276;
    .scope S_0x5582fc046f30;
T_277 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc047f20_0, 0, 1;
    %end;
    .thread T_277;
    .scope S_0x5582fc046f30;
T_278 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc047890_0;
    %assign/vec4 v0x5582fc0479a0_0, 0;
    %load/vec4 v0x5582fc0476e0_0;
    %assign/vec4 v0x5582fc0480a0_0, 0;
    %load/vec4 v0x5582fc0477b0_0;
    %assign/vec4 v0x5582fc048180_0, 0;
    %load/vec4 v0x5582fc047e60_0;
    %assign/vec4 v0x5582fc047f20_0, 0;
    %jmp T_278;
    .thread T_278;
    .scope S_0x5582fc046f30;
T_279 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc047cc0_0, 0, 32;
    %end;
    .thread T_279;
    .scope S_0x5582fc046f30;
T_280 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc047da0_0, 0, 1;
    %end;
    .thread T_280;
    .scope S_0x5582fc046f30;
T_281 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc047fe0_0, 0, 1;
    %end;
    .thread T_281;
    .scope S_0x5582fc046f30;
T_282 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0480a0_0;
    %pad/s 32;
    %load/vec4 v0x5582fc048180_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc047cc0_0, 0;
    %load/vec4 v0x5582fc0479a0_0;
    %assign/vec4 v0x5582fc047da0_0, 0;
    %load/vec4 v0x5582fc047f20_0;
    %assign/vec4 v0x5582fc047fe0_0, 0;
    %jmp T_282;
    .thread T_282;
    .scope S_0x5582fc046f30;
T_283 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc047520_0, 0, 48;
    %end;
    .thread T_283;
    .scope S_0x5582fc046f30;
T_284 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc047da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_284.0, 8;
    %load/vec4 v0x5582fc047fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_284.2, 8;
    %load/vec4 v0x5582fc047cc0_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc047520_0, 0;
    %jmp T_284.3;
T_284.2 ;
    %load/vec4 v0x5582fc047520_0;
    %load/vec4 v0x5582fc047cc0_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc047520_0, 0;
T_284.3 ;
T_284.0 ;
    %jmp T_284;
    .thread T_284;
    .scope S_0x5582fc046f30;
T_285 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc047c00_0, 0, 1;
    %end;
    .thread T_285;
    .scope S_0x5582fc046f30;
T_286 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc047f20_0;
    %load/vec4 v0x5582fc0479a0_0;
    %and;
    %assign/vec4 v0x5582fc047c00_0, 0;
    %jmp T_286;
    .thread T_286;
    .scope S_0x5582fc0464e0;
T_287 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc049670_0, 0, 7;
    %end;
    .thread T_287;
    .scope S_0x5582fc0464e0;
T_288 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc049470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_288.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc049670_0, 0;
    %jmp T_288.1;
T_288.0 ;
    %load/vec4 v0x5582fc049260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_288.2, 8;
    %load/vec4 v0x5582fc049670_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc049670_0, 0;
T_288.2 ;
T_288.1 ;
    %jmp T_288;
    .thread T_288;
    .scope S_0x5582fc0464e0;
T_289 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc0491c0_0, 0, 16;
    %end;
    .thread T_289;
    .scope S_0x5582fc0464e0;
T_290 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc049300_0, 0, 1;
    %end;
    .thread T_290;
    .scope S_0x5582fc0464e0;
T_291 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0493a0_0, 0, 1;
    %end;
    .thread T_291;
    .scope S_0x5582fc0464e0;
T_292 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc049510_0, 0, 1;
    %end;
    .thread T_292;
    .scope S_0x5582fc0464e0;
T_293 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0490d0_0;
    %assign/vec4 v0x5582fc0491c0_0, 0;
    %load/vec4 v0x5582fc049260_0;
    %assign/vec4 v0x5582fc049300_0, 0;
    %load/vec4 v0x5582fc049670_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc049510_0, 0;
    %load/vec4 v0x5582fc049510_0;
    %load/vec4 v0x5582fc049670_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc049470_0;
    %or;
    %assign/vec4 v0x5582fc0493a0_0, 0;
    %jmp T_293;
    .thread T_293;
    .scope S_0x5582fc04c3e0;
T_294 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc04c5c0, v0x5582fc04c9c0 {0 0 0};
    %end;
    .thread T_294;
    .scope S_0x5582fc04c3e0;
T_295 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc04cb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_295.0, 8;
    %load/vec4 v0x5582fc04ca80_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc04c9c0, 4;
    %assign/vec4 v0x5582fc04cc30_0, 0;
T_295.0 ;
    %jmp T_295;
    .thread T_295;
    .scope S_0x5582fc04a780;
T_296 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc04c100_0, 0, 16;
    %end;
    .thread T_296;
    .scope S_0x5582fc04a780;
T_297 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc04c1e0_0, 0, 16;
    %end;
    .thread T_297;
    .scope S_0x5582fc04a780;
T_298 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc04ba00_0, 0, 1;
    %end;
    .thread T_298;
    .scope S_0x5582fc04a780;
T_299 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc04bf80_0, 0, 1;
    %end;
    .thread T_299;
    .scope S_0x5582fc04a780;
T_300 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc04b8f0_0;
    %assign/vec4 v0x5582fc04ba00_0, 0;
    %load/vec4 v0x5582fc04b740_0;
    %assign/vec4 v0x5582fc04c100_0, 0;
    %load/vec4 v0x5582fc04b810_0;
    %assign/vec4 v0x5582fc04c1e0_0, 0;
    %load/vec4 v0x5582fc04bec0_0;
    %assign/vec4 v0x5582fc04bf80_0, 0;
    %jmp T_300;
    .thread T_300;
    .scope S_0x5582fc04a780;
T_301 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc04bd20_0, 0, 32;
    %end;
    .thread T_301;
    .scope S_0x5582fc04a780;
T_302 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc04be00_0, 0, 1;
    %end;
    .thread T_302;
    .scope S_0x5582fc04a780;
T_303 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc04c040_0, 0, 1;
    %end;
    .thread T_303;
    .scope S_0x5582fc04a780;
T_304 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc04c100_0;
    %pad/s 32;
    %load/vec4 v0x5582fc04c1e0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc04bd20_0, 0;
    %load/vec4 v0x5582fc04ba00_0;
    %assign/vec4 v0x5582fc04be00_0, 0;
    %load/vec4 v0x5582fc04bf80_0;
    %assign/vec4 v0x5582fc04c040_0, 0;
    %jmp T_304;
    .thread T_304;
    .scope S_0x5582fc04a780;
T_305 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc04ad70_0, 0, 48;
    %end;
    .thread T_305;
    .scope S_0x5582fc04a780;
T_306 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc04be00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_306.0, 8;
    %load/vec4 v0x5582fc04c040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_306.2, 8;
    %load/vec4 v0x5582fc04bd20_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc04ad70_0, 0;
    %jmp T_306.3;
T_306.2 ;
    %load/vec4 v0x5582fc04ad70_0;
    %load/vec4 v0x5582fc04bd20_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc04ad70_0, 0;
T_306.3 ;
T_306.0 ;
    %jmp T_306;
    .thread T_306;
    .scope S_0x5582fc04a780;
T_307 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc04bc60_0, 0, 1;
    %end;
    .thread T_307;
    .scope S_0x5582fc04a780;
T_308 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc04bf80_0;
    %load/vec4 v0x5582fc04ba00_0;
    %and;
    %assign/vec4 v0x5582fc04bc60_0, 0;
    %jmp T_308;
    .thread T_308;
    .scope S_0x5582fc049d60;
T_309 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc04d6d0_0, 0, 7;
    %end;
    .thread T_309;
    .scope S_0x5582fc049d60;
T_310 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc04d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_310.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc04d6d0_0, 0;
    %jmp T_310.1;
T_310.0 ;
    %load/vec4 v0x5582fc04d2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_310.2, 8;
    %load/vec4 v0x5582fc04d6d0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc04d6d0_0, 0;
T_310.2 ;
T_310.1 ;
    %jmp T_310;
    .thread T_310;
    .scope S_0x5582fc049d60;
T_311 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc04d220_0, 0, 16;
    %end;
    .thread T_311;
    .scope S_0x5582fc049d60;
T_312 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc04d360_0, 0, 1;
    %end;
    .thread T_312;
    .scope S_0x5582fc049d60;
T_313 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc04d400_0, 0, 1;
    %end;
    .thread T_313;
    .scope S_0x5582fc049d60;
T_314 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc04d570_0, 0, 1;
    %end;
    .thread T_314;
    .scope S_0x5582fc049d60;
T_315 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc04d130_0;
    %assign/vec4 v0x5582fc04d220_0, 0;
    %load/vec4 v0x5582fc04d2c0_0;
    %assign/vec4 v0x5582fc04d360_0, 0;
    %load/vec4 v0x5582fc04d6d0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc04d570_0, 0;
    %load/vec4 v0x5582fc04d570_0;
    %load/vec4 v0x5582fc04d6d0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc04d4d0_0;
    %or;
    %assign/vec4 v0x5582fc04d400_0, 0;
    %jmp T_315;
    .thread T_315;
    .scope S_0x5582fc04e940;
T_316 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc04ee80_0;
    %parti/s 1, 49, 7;
    %inv;
    %load/vec4 v0x5582fc04ee80_0;
    %parti/s 19, 31, 6;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_316.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5582fc04f270_0, 0;
    %jmp T_316.1;
T_316.0 ;
    %load/vec4 v0x5582fc04ee80_0;
    %parti/s 1, 49, 7;
    %load/vec4 v0x5582fc04ee80_0;
    %parti/s 19, 31, 6;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_316.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5582fc04f270_0, 0;
    %jmp T_316.3;
T_316.2 ;
    %load/vec4 v0x5582fc04ee80_0;
    %parti/s 1, 49, 7;
    %load/vec4 v0x5582fc04ee80_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5582fc04f270_0, 0;
T_316.3 ;
T_316.1 ;
    %jmp T_316;
    .thread T_316;
    .scope S_0x5582fc04eb10;
T_317 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc04ee80_0;
    %parti/s 14, 16, 6;
    %assign/vec4 v0x5582fc04f190_0, 0;
    %jmp T_317;
    .thread T_317;
    .scope S_0x5582fc04e1a0;
T_318 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5582fc04f270_0, 0, 2;
    %end;
    .thread T_318;
    .scope S_0x5582fc04e1a0;
T_319 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5582fc04eda0_0, 0, 3;
    %end;
    .thread T_319;
    .scope S_0x5582fc04e1a0;
T_320 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x5582fc04f190_0, 0, 14;
    %end;
    .thread T_320;
    .scope S_0x5582fc04e1a0;
T_321 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc04f440_0, 0, 1;
    %end;
    .thread T_321;
    .scope S_0x5582fc04e1a0;
T_322 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc04ef70_0;
    %assign/vec4 v0x5582fc04f440_0, 0;
    %jmp T_322;
    .thread T_322;
    .scope S_0x5582fc0395c0;
T_323 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc039950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582fc039cf0_0, 0;
    %load/vec4 v0x5582fc039870_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5582fc039b00_0, 0;
    %jmp T_323.3;
T_323.2 ;
    %pushi/vec4 0, 0, 13;
    %load/vec4 v0x5582fc039870_0;
    %parti/s 2, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5582fc039870_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5582fc039b00_0, 0;
T_323.3 ;
    %jmp T_323.1;
T_323.0 ;
    %load/vec4 v0x5582fc039b00_0;
    %assign/vec4 v0x5582fc039b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582fc039cf0_0, 0;
T_323.1 ;
    %jmp T_323;
    .thread T_323;
    .scope S_0x5582fc038ec0;
T_324 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc039b00_0, 0, 16;
    %end;
    .thread T_324;
    .scope S_0x5582fc038ec0;
T_325 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc039cf0_0, 0, 1;
    %end;
    .thread T_325;
    .scope S_0x5582fc0374f0;
T_326 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc04f7b0_0;
    %assign/vec4 v0x5582fc04f910_0, 0;
    %load/vec4 v0x5582fc04f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_326.0, 8;
    %load/vec4 v0x5582fc04f680_0;
    %load/vec4 v0x5582fc04f850_0;
    %add;
    %assign/vec4 v0x5582fc04f5a0_0, 0;
T_326.0 ;
    %jmp T_326;
    .thread T_326;
    .scope S_0x5582fc054f30;
T_327 ;
    %pushi/vec4 0, 0, 49;
    %store/vec4 v0x5582fc0555e0_0, 0, 49;
    %end;
    .thread T_327;
    .scope S_0x5582fc054f30;
T_328 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc055330_0;
    %pad/s 49;
    %load/vec4 v0x5582fc055410_0;
    %pad/s 49;
    %add;
    %assign/vec4 v0x5582fc0555e0_0, 0;
    %jmp T_328;
    .thread T_328;
    .scope S_0x5582fc055a60;
T_329 ;
    %pushi/vec4 0, 0, 49;
    %store/vec4 v0x5582fc0560e0_0, 0, 49;
    %end;
    .thread T_329;
    .scope S_0x5582fc055a60;
T_330 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc055e30_0;
    %pad/s 49;
    %load/vec4 v0x5582fc055f10_0;
    %pad/s 49;
    %add;
    %assign/vec4 v0x5582fc0560e0_0, 0;
    %jmp T_330;
    .thread T_330;
    .scope S_0x5582fc056b50;
T_331 ;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x5582fc057220_0, 0, 50;
    %end;
    .thread T_331;
    .scope S_0x5582fc056b50;
T_332 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc056f70_0;
    %pad/s 50;
    %load/vec4 v0x5582fc057050_0;
    %pad/s 50;
    %add;
    %assign/vec4 v0x5582fc057220_0, 0;
    %jmp T_332;
    .thread T_332;
    .scope S_0x5582fc056570;
T_333 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc057490_0, 0, 1;
    %end;
    .thread T_333;
    .scope S_0x5582fc056570;
T_334 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc057490_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5582fc057710_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x5582fc057490_0, 0;
    %jmp T_334;
    .thread T_334;
    .scope S_0x5582fc0540a0;
T_335 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5582fc057b50_0, 0, 2;
    %end;
    .thread T_335;
    .scope S_0x5582fc0540a0;
T_336 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc057b50_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5582fc057dc0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 2;
    %assign/vec4 v0x5582fc057b50_0, 0;
    %jmp T_336;
    .thread T_336;
    .scope S_0x5582fc05a240;
T_337 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc05a420, v0x5582fc05a820 {0 0 0};
    %end;
    .thread T_337;
    .scope S_0x5582fc05a240;
T_338 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc05a9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_338.0, 8;
    %load/vec4 v0x5582fc05a8e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc05a820, 4;
    %assign/vec4 v0x5582fc05aa90_0, 0;
T_338.0 ;
    %jmp T_338;
    .thread T_338;
    .scope S_0x5582fc058f00;
T_339 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc059f60_0, 0, 16;
    %end;
    .thread T_339;
    .scope S_0x5582fc058f00;
T_340 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc05a040_0, 0, 16;
    %end;
    .thread T_340;
    .scope S_0x5582fc058f00;
T_341 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc059860_0, 0, 1;
    %end;
    .thread T_341;
    .scope S_0x5582fc058f00;
T_342 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc059de0_0, 0, 1;
    %end;
    .thread T_342;
    .scope S_0x5582fc058f00;
T_343 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc059750_0;
    %assign/vec4 v0x5582fc059860_0, 0;
    %load/vec4 v0x5582fc0595a0_0;
    %assign/vec4 v0x5582fc059f60_0, 0;
    %load/vec4 v0x5582fc059670_0;
    %assign/vec4 v0x5582fc05a040_0, 0;
    %load/vec4 v0x5582fc059d20_0;
    %assign/vec4 v0x5582fc059de0_0, 0;
    %jmp T_343;
    .thread T_343;
    .scope S_0x5582fc058f00;
T_344 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc059b80_0, 0, 32;
    %end;
    .thread T_344;
    .scope S_0x5582fc058f00;
T_345 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc059c60_0, 0, 1;
    %end;
    .thread T_345;
    .scope S_0x5582fc058f00;
T_346 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc059ea0_0, 0, 1;
    %end;
    .thread T_346;
    .scope S_0x5582fc058f00;
T_347 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc059f60_0;
    %pad/s 32;
    %load/vec4 v0x5582fc05a040_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc059b80_0, 0;
    %load/vec4 v0x5582fc059860_0;
    %assign/vec4 v0x5582fc059c60_0, 0;
    %load/vec4 v0x5582fc059de0_0;
    %assign/vec4 v0x5582fc059ea0_0, 0;
    %jmp T_347;
    .thread T_347;
    .scope S_0x5582fc058f00;
T_348 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc0593e0_0, 0, 48;
    %end;
    .thread T_348;
    .scope S_0x5582fc058f00;
T_349 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc059c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_349.0, 8;
    %load/vec4 v0x5582fc059ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_349.2, 8;
    %load/vec4 v0x5582fc059b80_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc0593e0_0, 0;
    %jmp T_349.3;
T_349.2 ;
    %load/vec4 v0x5582fc0593e0_0;
    %load/vec4 v0x5582fc059b80_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc0593e0_0, 0;
T_349.3 ;
T_349.0 ;
    %jmp T_349;
    .thread T_349;
    .scope S_0x5582fc058f00;
T_350 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc059ac0_0, 0, 1;
    %end;
    .thread T_350;
    .scope S_0x5582fc058f00;
T_351 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc059de0_0;
    %load/vec4 v0x5582fc059860_0;
    %and;
    %assign/vec4 v0x5582fc059ac0_0, 0;
    %jmp T_351;
    .thread T_351;
    .scope S_0x5582fc0584a0;
T_352 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc05b530_0, 0, 7;
    %end;
    .thread T_352;
    .scope S_0x5582fc0584a0;
T_353 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc05b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_353.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc05b530_0, 0;
    %jmp T_353.1;
T_353.0 ;
    %load/vec4 v0x5582fc05b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_353.2, 8;
    %load/vec4 v0x5582fc05b530_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc05b530_0, 0;
T_353.2 ;
T_353.1 ;
    %jmp T_353;
    .thread T_353;
    .scope S_0x5582fc0584a0;
T_354 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc05b080_0, 0, 16;
    %end;
    .thread T_354;
    .scope S_0x5582fc0584a0;
T_355 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc05b1c0_0, 0, 1;
    %end;
    .thread T_355;
    .scope S_0x5582fc0584a0;
T_356 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc05b260_0, 0, 1;
    %end;
    .thread T_356;
    .scope S_0x5582fc0584a0;
T_357 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc05b3d0_0, 0, 1;
    %end;
    .thread T_357;
    .scope S_0x5582fc0584a0;
T_358 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc05af90_0;
    %assign/vec4 v0x5582fc05b080_0, 0;
    %load/vec4 v0x5582fc05b120_0;
    %assign/vec4 v0x5582fc05b1c0_0, 0;
    %load/vec4 v0x5582fc05b530_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc05b3d0_0, 0;
    %load/vec4 v0x5582fc05b3d0_0;
    %load/vec4 v0x5582fc05b530_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc05b330_0;
    %or;
    %assign/vec4 v0x5582fc05b260_0, 0;
    %jmp T_358;
    .thread T_358;
    .scope S_0x5582fc05d970;
T_359 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc05db50, v0x5582fc05df50 {0 0 0};
    %end;
    .thread T_359;
    .scope S_0x5582fc05d970;
T_360 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc05e100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_360.0, 8;
    %load/vec4 v0x5582fc05e010_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc05df50, 4;
    %assign/vec4 v0x5582fc05e1c0_0, 0;
T_360.0 ;
    %jmp T_360;
    .thread T_360;
    .scope S_0x5582fc05c630;
T_361 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc05d690_0, 0, 16;
    %end;
    .thread T_361;
    .scope S_0x5582fc05c630;
T_362 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc05d770_0, 0, 16;
    %end;
    .thread T_362;
    .scope S_0x5582fc05c630;
T_363 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc05cf90_0, 0, 1;
    %end;
    .thread T_363;
    .scope S_0x5582fc05c630;
T_364 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc05d510_0, 0, 1;
    %end;
    .thread T_364;
    .scope S_0x5582fc05c630;
T_365 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc05ce80_0;
    %assign/vec4 v0x5582fc05cf90_0, 0;
    %load/vec4 v0x5582fc05ccd0_0;
    %assign/vec4 v0x5582fc05d690_0, 0;
    %load/vec4 v0x5582fc05cda0_0;
    %assign/vec4 v0x5582fc05d770_0, 0;
    %load/vec4 v0x5582fc05d450_0;
    %assign/vec4 v0x5582fc05d510_0, 0;
    %jmp T_365;
    .thread T_365;
    .scope S_0x5582fc05c630;
T_366 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc05d2b0_0, 0, 32;
    %end;
    .thread T_366;
    .scope S_0x5582fc05c630;
T_367 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc05d390_0, 0, 1;
    %end;
    .thread T_367;
    .scope S_0x5582fc05c630;
T_368 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc05d5d0_0, 0, 1;
    %end;
    .thread T_368;
    .scope S_0x5582fc05c630;
T_369 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc05d690_0;
    %pad/s 32;
    %load/vec4 v0x5582fc05d770_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc05d2b0_0, 0;
    %load/vec4 v0x5582fc05cf90_0;
    %assign/vec4 v0x5582fc05d390_0, 0;
    %load/vec4 v0x5582fc05d510_0;
    %assign/vec4 v0x5582fc05d5d0_0, 0;
    %jmp T_369;
    .thread T_369;
    .scope S_0x5582fc05c630;
T_370 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc05cb10_0, 0, 48;
    %end;
    .thread T_370;
    .scope S_0x5582fc05c630;
T_371 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc05d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_371.0, 8;
    %load/vec4 v0x5582fc05d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_371.2, 8;
    %load/vec4 v0x5582fc05d2b0_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc05cb10_0, 0;
    %jmp T_371.3;
T_371.2 ;
    %load/vec4 v0x5582fc05cb10_0;
    %load/vec4 v0x5582fc05d2b0_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc05cb10_0, 0;
T_371.3 ;
T_371.0 ;
    %jmp T_371;
    .thread T_371;
    .scope S_0x5582fc05c630;
T_372 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc05d1f0_0, 0, 1;
    %end;
    .thread T_372;
    .scope S_0x5582fc05c630;
T_373 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc05d510_0;
    %load/vec4 v0x5582fc05cf90_0;
    %and;
    %assign/vec4 v0x5582fc05d1f0_0, 0;
    %jmp T_373;
    .thread T_373;
    .scope S_0x5582fc05bbe0;
T_374 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc05ec60_0, 0, 7;
    %end;
    .thread T_374;
    .scope S_0x5582fc05bbe0;
T_375 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc05ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_375.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc05ec60_0, 0;
    %jmp T_375.1;
T_375.0 ;
    %load/vec4 v0x5582fc05e850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_375.2, 8;
    %load/vec4 v0x5582fc05ec60_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc05ec60_0, 0;
T_375.2 ;
T_375.1 ;
    %jmp T_375;
    .thread T_375;
    .scope S_0x5582fc05bbe0;
T_376 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc05e7b0_0, 0, 16;
    %end;
    .thread T_376;
    .scope S_0x5582fc05bbe0;
T_377 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc05e8f0_0, 0, 1;
    %end;
    .thread T_377;
    .scope S_0x5582fc05bbe0;
T_378 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc05e990_0, 0, 1;
    %end;
    .thread T_378;
    .scope S_0x5582fc05bbe0;
T_379 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc05eb00_0, 0, 1;
    %end;
    .thread T_379;
    .scope S_0x5582fc05bbe0;
T_380 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc05e6c0_0;
    %assign/vec4 v0x5582fc05e7b0_0, 0;
    %load/vec4 v0x5582fc05e850_0;
    %assign/vec4 v0x5582fc05e8f0_0, 0;
    %load/vec4 v0x5582fc05ec60_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc05eb00_0, 0;
    %load/vec4 v0x5582fc05eb00_0;
    %load/vec4 v0x5582fc05ec60_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc05ea60_0;
    %or;
    %assign/vec4 v0x5582fc05e990_0, 0;
    %jmp T_380;
    .thread T_380;
    .scope S_0x5582fc0611a0;
T_381 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc061380, v0x5582fc061780 {0 0 0};
    %end;
    .thread T_381;
    .scope S_0x5582fc0611a0;
T_382 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc061930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_382.0, 8;
    %load/vec4 v0x5582fc061840_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc061780, 4;
    %assign/vec4 v0x5582fc0619f0_0, 0;
T_382.0 ;
    %jmp T_382;
    .thread T_382;
    .scope S_0x5582fc05fd50;
T_383 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc060ec0_0, 0, 16;
    %end;
    .thread T_383;
    .scope S_0x5582fc05fd50;
T_384 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc060fa0_0, 0, 16;
    %end;
    .thread T_384;
    .scope S_0x5582fc05fd50;
T_385 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0607c0_0, 0, 1;
    %end;
    .thread T_385;
    .scope S_0x5582fc05fd50;
T_386 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc060d40_0, 0, 1;
    %end;
    .thread T_386;
    .scope S_0x5582fc05fd50;
T_387 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc0606b0_0;
    %assign/vec4 v0x5582fc0607c0_0, 0;
    %load/vec4 v0x5582fc060500_0;
    %assign/vec4 v0x5582fc060ec0_0, 0;
    %load/vec4 v0x5582fc0605d0_0;
    %assign/vec4 v0x5582fc060fa0_0, 0;
    %load/vec4 v0x5582fc060c80_0;
    %assign/vec4 v0x5582fc060d40_0, 0;
    %jmp T_387;
    .thread T_387;
    .scope S_0x5582fc05fd50;
T_388 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc060ae0_0, 0, 32;
    %end;
    .thread T_388;
    .scope S_0x5582fc05fd50;
T_389 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc060bc0_0, 0, 1;
    %end;
    .thread T_389;
    .scope S_0x5582fc05fd50;
T_390 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc060e00_0, 0, 1;
    %end;
    .thread T_390;
    .scope S_0x5582fc05fd50;
T_391 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc060ec0_0;
    %pad/s 32;
    %load/vec4 v0x5582fc060fa0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc060ae0_0, 0;
    %load/vec4 v0x5582fc0607c0_0;
    %assign/vec4 v0x5582fc060bc0_0, 0;
    %load/vec4 v0x5582fc060d40_0;
    %assign/vec4 v0x5582fc060e00_0, 0;
    %jmp T_391;
    .thread T_391;
    .scope S_0x5582fc05fd50;
T_392 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc060340_0, 0, 48;
    %end;
    .thread T_392;
    .scope S_0x5582fc05fd50;
T_393 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc060bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_393.0, 8;
    %load/vec4 v0x5582fc060e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_393.2, 8;
    %load/vec4 v0x5582fc060ae0_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc060340_0, 0;
    %jmp T_393.3;
T_393.2 ;
    %load/vec4 v0x5582fc060340_0;
    %load/vec4 v0x5582fc060ae0_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc060340_0, 0;
T_393.3 ;
T_393.0 ;
    %jmp T_393;
    .thread T_393;
    .scope S_0x5582fc05fd50;
T_394 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc060a20_0, 0, 1;
    %end;
    .thread T_394;
    .scope S_0x5582fc05fd50;
T_395 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc060d40_0;
    %load/vec4 v0x5582fc0607c0_0;
    %and;
    %assign/vec4 v0x5582fc060a20_0, 0;
    %jmp T_395;
    .thread T_395;
    .scope S_0x5582fc05f300;
T_396 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc062490_0, 0, 7;
    %end;
    .thread T_396;
    .scope S_0x5582fc05f300;
T_397 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc062290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_397.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc062490_0, 0;
    %jmp T_397.1;
T_397.0 ;
    %load/vec4 v0x5582fc062080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_397.2, 8;
    %load/vec4 v0x5582fc062490_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc062490_0, 0;
T_397.2 ;
T_397.1 ;
    %jmp T_397;
    .thread T_397;
    .scope S_0x5582fc05f300;
T_398 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc061fe0_0, 0, 16;
    %end;
    .thread T_398;
    .scope S_0x5582fc05f300;
T_399 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc062120_0, 0, 1;
    %end;
    .thread T_399;
    .scope S_0x5582fc05f300;
T_400 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc0621c0_0, 0, 1;
    %end;
    .thread T_400;
    .scope S_0x5582fc05f300;
T_401 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc062330_0, 0, 1;
    %end;
    .thread T_401;
    .scope S_0x5582fc05f300;
T_402 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc061ef0_0;
    %assign/vec4 v0x5582fc061fe0_0, 0;
    %load/vec4 v0x5582fc062080_0;
    %assign/vec4 v0x5582fc062120_0, 0;
    %load/vec4 v0x5582fc062490_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc062330_0, 0;
    %load/vec4 v0x5582fc062330_0;
    %load/vec4 v0x5582fc062490_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc062290_0;
    %or;
    %assign/vec4 v0x5582fc0621c0_0, 0;
    %jmp T_402;
    .thread T_402;
    .scope S_0x5582fc0649f0;
T_403 ;
    %vpi_call 11 17 "$readmemh", P_0x5582fc064bd0, v0x5582fc064fd0 {0 0 0};
    %end;
    .thread T_403;
    .scope S_0x5582fc0649f0;
T_404 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc065180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_404.0, 8;
    %load/vec4 v0x5582fc065090_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5582fc064fd0, 4;
    %assign/vec4 v0x5582fc065240_0, 0;
T_404.0 ;
    %jmp T_404;
    .thread T_404;
    .scope S_0x5582fc0635a0;
T_405 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc064710_0, 0, 16;
    %end;
    .thread T_405;
    .scope S_0x5582fc0635a0;
T_406 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc0647f0_0, 0, 16;
    %end;
    .thread T_406;
    .scope S_0x5582fc0635a0;
T_407 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc064010_0, 0, 1;
    %end;
    .thread T_407;
    .scope S_0x5582fc0635a0;
T_408 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc064590_0, 0, 1;
    %end;
    .thread T_408;
    .scope S_0x5582fc0635a0;
T_409 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc063f00_0;
    %assign/vec4 v0x5582fc064010_0, 0;
    %load/vec4 v0x5582fc063d50_0;
    %assign/vec4 v0x5582fc064710_0, 0;
    %load/vec4 v0x5582fc063e20_0;
    %assign/vec4 v0x5582fc0647f0_0, 0;
    %load/vec4 v0x5582fc0644d0_0;
    %assign/vec4 v0x5582fc064590_0, 0;
    %jmp T_409;
    .thread T_409;
    .scope S_0x5582fc0635a0;
T_410 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582fc064330_0, 0, 32;
    %end;
    .thread T_410;
    .scope S_0x5582fc0635a0;
T_411 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc064410_0, 0, 1;
    %end;
    .thread T_411;
    .scope S_0x5582fc0635a0;
T_412 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc064650_0, 0, 1;
    %end;
    .thread T_412;
    .scope S_0x5582fc0635a0;
T_413 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc064710_0;
    %pad/s 32;
    %load/vec4 v0x5582fc0647f0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5582fc064330_0, 0;
    %load/vec4 v0x5582fc064010_0;
    %assign/vec4 v0x5582fc064410_0, 0;
    %load/vec4 v0x5582fc064590_0;
    %assign/vec4 v0x5582fc064650_0, 0;
    %jmp T_413;
    .thread T_413;
    .scope S_0x5582fc0635a0;
T_414 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5582fc063b90_0, 0, 48;
    %end;
    .thread T_414;
    .scope S_0x5582fc0635a0;
T_415 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc064410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_415.0, 8;
    %load/vec4 v0x5582fc064650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_415.2, 8;
    %load/vec4 v0x5582fc064330_0;
    %pad/s 48;
    %assign/vec4 v0x5582fc063b90_0, 0;
    %jmp T_415.3;
T_415.2 ;
    %load/vec4 v0x5582fc063b90_0;
    %load/vec4 v0x5582fc064330_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5582fc063b90_0, 0;
T_415.3 ;
T_415.0 ;
    %jmp T_415;
    .thread T_415;
    .scope S_0x5582fc0635a0;
T_416 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc064270_0, 0, 1;
    %end;
    .thread T_416;
    .scope S_0x5582fc0635a0;
T_417 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc064590_0;
    %load/vec4 v0x5582fc064010_0;
    %and;
    %assign/vec4 v0x5582fc064270_0, 0;
    %jmp T_417;
    .thread T_417;
    .scope S_0x5582fc062b80;
T_418 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5582fc065ce0_0, 0, 7;
    %end;
    .thread T_418;
    .scope S_0x5582fc062b80;
T_419 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc065ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_419.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5582fc065ce0_0, 0;
    %jmp T_419.1;
T_419.0 ;
    %load/vec4 v0x5582fc0658d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_419.2, 8;
    %load/vec4 v0x5582fc065ce0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5582fc065ce0_0, 0;
T_419.2 ;
T_419.1 ;
    %jmp T_419;
    .thread T_419;
    .scope S_0x5582fc062b80;
T_420 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc065830_0, 0, 16;
    %end;
    .thread T_420;
    .scope S_0x5582fc062b80;
T_421 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc065970_0, 0, 1;
    %end;
    .thread T_421;
    .scope S_0x5582fc062b80;
T_422 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc065a10_0, 0, 1;
    %end;
    .thread T_422;
    .scope S_0x5582fc062b80;
T_423 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc065b80_0, 0, 1;
    %end;
    .thread T_423;
    .scope S_0x5582fc062b80;
T_424 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc065740_0;
    %assign/vec4 v0x5582fc065830_0, 0;
    %load/vec4 v0x5582fc0658d0_0;
    %assign/vec4 v0x5582fc065970_0, 0;
    %load/vec4 v0x5582fc065ce0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5582fc065b80_0, 0;
    %load/vec4 v0x5582fc065b80_0;
    %load/vec4 v0x5582fc065ce0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5582fc065ae0_0;
    %or;
    %assign/vec4 v0x5582fc065a10_0, 0;
    %jmp T_424;
    .thread T_424;
    .scope S_0x5582fc066d40;
T_425 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc067280_0;
    %parti/s 1, 49, 7;
    %inv;
    %load/vec4 v0x5582fc067280_0;
    %parti/s 19, 31, 6;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_425.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5582fc067670_0, 0;
    %jmp T_425.1;
T_425.0 ;
    %load/vec4 v0x5582fc067280_0;
    %parti/s 1, 49, 7;
    %load/vec4 v0x5582fc067280_0;
    %parti/s 19, 31, 6;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_425.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5582fc067670_0, 0;
    %jmp T_425.3;
T_425.2 ;
    %load/vec4 v0x5582fc067280_0;
    %parti/s 1, 49, 7;
    %load/vec4 v0x5582fc067280_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5582fc067670_0, 0;
T_425.3 ;
T_425.1 ;
    %jmp T_425;
    .thread T_425;
    .scope S_0x5582fc066f10;
T_426 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc067280_0;
    %parti/s 14, 16, 6;
    %assign/vec4 v0x5582fc067590_0, 0;
    %jmp T_426;
    .thread T_426;
    .scope S_0x5582fc0665a0;
T_427 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5582fc067670_0, 0, 2;
    %end;
    .thread T_427;
    .scope S_0x5582fc0665a0;
T_428 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5582fc0671a0_0, 0, 3;
    %end;
    .thread T_428;
    .scope S_0x5582fc0665a0;
T_429 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x5582fc067590_0, 0, 14;
    %end;
    .thread T_429;
    .scope S_0x5582fc0665a0;
T_430 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc067840_0, 0, 1;
    %end;
    .thread T_430;
    .scope S_0x5582fc0665a0;
T_431 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc067370_0;
    %assign/vec4 v0x5582fc067840_0, 0;
    %jmp T_431;
    .thread T_431;
    .scope S_0x5582fc052600;
T_432 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc052990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_432.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5582fc052d30_0, 0;
    %load/vec4 v0x5582fc0528b0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_432.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5582fc052b40_0, 0;
    %jmp T_432.3;
T_432.2 ;
    %pushi/vec4 0, 0, 13;
    %load/vec4 v0x5582fc0528b0_0;
    %parti/s 2, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5582fc0528b0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5582fc052b40_0, 0;
T_432.3 ;
    %jmp T_432.1;
T_432.0 ;
    %load/vec4 v0x5582fc052b40_0;
    %assign/vec4 v0x5582fc052b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5582fc052d30_0, 0;
T_432.1 ;
    %jmp T_432;
    .thread T_432;
    .scope S_0x5582fc051f00;
T_433 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5582fc052b40_0, 0, 16;
    %end;
    .thread T_433;
    .scope S_0x5582fc051f00;
T_434 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582fc052d30_0, 0, 1;
    %end;
    .thread T_434;
    .scope S_0x5582fc050560;
T_435 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc067bb0_0;
    %assign/vec4 v0x5582fc067d10_0, 0;
    %load/vec4 v0x5582fc067bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_435.0, 8;
    %load/vec4 v0x5582fc067a80_0;
    %load/vec4 v0x5582fc067c50_0;
    %add;
    %assign/vec4 v0x5582fc0679a0_0, 0;
T_435.0 ;
    %jmp T_435;
    .thread T_435;
    .scope S_0x5582fbf99770;
T_436 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5582fbf274e0_0, 0, 64;
    %end;
    .thread T_436;
    .scope S_0x5582fbf9b3d0;
T_437 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fc00a260_0;
    %assign/vec4 v0x5582fbf274e0_0, 0;
    %jmp T_437;
    .thread T_437;
    .scope S_0x5582fbf88e10;
T_438 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x5582fbf941d0_0, 0, 128;
    %end;
    .thread T_438;
    .scope S_0x5582fbf77290;
T_439 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fbf274e0_0;
    %replicate 2;
    %assign/vec4 v0x5582fbf941d0_0, 0;
    %jmp T_439;
    .thread T_439;
    .scope S_0x5582fbf98490;
T_440 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5582fc00a350_0, 0, 256;
    %end;
    .thread T_440;
    .scope S_0x5582fbffbe00;
T_441 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fbf941d0_0;
    %parti/s 64, 0, 2;
    %replicate 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5582fc00a350_0, 4, 5;
    %jmp T_441;
    .thread T_441;
    .scope S_0x5582fbff53e0;
T_442 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fbf941d0_0;
    %parti/s 64, 64, 8;
    %replicate 2;
    %ix/load 4, 128, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5582fc00a350_0, 4, 5;
    %jmp T_442;
    .thread T_442;
    .scope S_0x5582fbf75a50;
T_443 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5582fbfd6860_0, 0, 3;
    %end;
    .thread T_443;
    .scope S_0x5582fbf75a50;
T_444 ;
    %wait E_0x5582fbe56400;
    %load/vec4 v0x5582fbfd6860_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5582fbf99950_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5582fbfd6860_0, 0;
    %jmp T_444;
    .thread T_444;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "layer.v";
    "./rtl/delay_tree.v";
    "./rtl/neuron.v";
    "./rtl/activation_function.v";
    "./rtl/relu.v";
    "./rtl/parallel_perceptron.v";
    "./rtl/adder_tree.v";
    "./rtl/perceptron.v";
    "./rtl/dsp48_macc.v";
    "./rtl/rom.v";
    "./rtl/signed_cast.v";
