#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr 21 19:33:31 2018
# Process ID: 9448
# Current directory: C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11776 C:\Users\RyanP\Documents\PROJ\Hercu-NES\Code\VivadoCPU\VivadoCPU.xpr
# Log file: C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/vivado.log
# Journal file: C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/RyanP/Documents/VivadoCPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 806.840 ; gain = 135.363
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 21 19:34:48 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 21 19:34:48 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 811.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 816.922 ; gain = 5.164
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 840.016 ; gain = 9.508
save_wave_config {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
save_wave_config {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Apr 21 19:49:55 2018] Launched synth_1...
Run output will be captured here: C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Apr 21 19:52:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 877.582 ; gain = 7.340
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.runs/synth_1

launch_runs synth_1 -jobs 2
[Sat Apr 21 19:59:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/ADDRESSLOW_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDRESSLOW_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv:150]
ERROR: [VRFC 10-2063] Module <DATA_BUS> not found while processing module instance <DATABUS> [C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv:156]
ERROR: [VRFC 10-2063] Module <SYSTEM_BUS> not found while processing module instance <SYSTEMBUS> [C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv:161]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/ADDRESSLOW_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDRESSLOW_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv:150]
ERROR: [VRFC 10-2063] Module <DATA_BUS> not found while processing module instance <DATABUS> [C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv:156]
ERROR: [VRFC 10-2063] Module <SYSTEM_BUS> not found while processing module instance <SYSTEMBUS> [C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv:161]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Apr 21 20:01:02 2018] Launched synth_1...
Run output will be captured here: C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/ADDRESSLOW_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDRESSLOW_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ADDRESSLOW_BUS
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/ADDRESSLOW_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDRESSLOW_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ADDRESSLOW_BUS
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
save_wave_config {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
save_wave_config {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/ADDRESSLOW_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDRESSLOW_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ADDRESSLOW_BUS
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
save_wave_config {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/ADDRESSLOW_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDRESSLOW_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ADDRESSLOW_BUS
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 912.934 ; gain = 0.516
save_wave_config {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/ADDRESSLOW_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDRESSLOW_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ADDRESSLOW_BUS
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 917.156 ; gain = 0.000
save_wave_config {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/ADDRESSLOW_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDRESSLOW_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ADDRESSLOW_BUS
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
save_wave_config {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/ADDRESSLOW_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDRESSLOW_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ADDRESSLOW_BUS
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/new/ADDRESSLOW_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDRESSLOW_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ADDRESSLOW_BUS
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/PROJ/Hercu-NES/Code/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
