
# Memory layout:
# 0 — R1
# 1 — R2
# 2 — R3
# 3 — R4
# 4 — R5
# 5 — R6

thread t1
initial l1
final cs
transition	l1	l2	write	1	0
transition	l2	l3	mfence
transition	l3	l4	read	R2	1
transition	l4	l5	read	R3	2
transition	l5	l6	read	R4	3
transition	l6	l7	read	R5	4
transition	l7	l8	read	R6	5
transition	l8	cs	check	&& && && == R2 0 == R3 0 && == R4 0 == R5 0 == R6 0
transition	cs	l1	write	0  	0
end

thread t2
initial l1
final cs
transition	l1	l2	write	1	1
transition	l2	l3	mfence
transition	l3	l4	read	R1	0
transition	l4	l5	read	R3	2
transition	l5	l6	read	R4	3
transition	l6	l7	read	R5	4
transition	l7	l8	read	R6	5
transition	l8	cs	check	&& && && == R1 0 == R3 0 && == R4 0 == R5 0 == R6 0
transition	cs	l1	write	0  	1
end

thread t3
initial l1
final cs
transition	l1	l2	write	1	2
transition	l2	l3	mfence
transition	l3	l4	read	R1	0
transition	l4	l5	read	R2	1
transition	l5	l6	read	R4	3
transition	l6	l7	read	R5	4
transition	l7	l8	read	R6	5
transition	l8	cs	check	&& && && == R1 0 == R2 0 && == R4 0 == R5 0 == R6 0
transition	cs	l1	write	0  	2
end

thread t4
initial l1
final cs
transition	l1	l2	write	1	3
transition	l2	l3	mfence
transition	l3	l4	read	R1	0
transition	l4	l5	read	R2	1
transition	l5	l6	read	R3	2
transition	l6	l7	read	R5	4
transition	l7	l8	read	R6	5
transition	l8	cs	check	&& && && == R1 0 == R2 0 && == R3 0 == R5 0 == R6 0
transition	cs	l1	write	0  	3
end

thread t5
initial l1
final cs
transition	l1	l2	write	1	4
transition	l2	l3	mfence
transition	l3	l4	read	R1	0
transition	l4	l5	read	R2	1
transition	l5	l6	read	R3	2
transition	l6	l7	read	R4	3
transition	l7	l8	read	R6	5
transition	l8	cs	check	&& && && == R1 0 == R2 0 && == R3 0 == R4 0 == R6 0
transition	cs	l1	write	0  	4
end

thread t6
initial l1
final cs
transition	l1	l2	write	1	5
transition	l2	l3	mfence
transition	l3	l4	read	R1	0
transition	l4	l5	read	R2	1
transition	l5	l6	read	R3	2
transition	l6	l7	read	R4	3
transition	l7	l8	read	R5	4
transition	l8	cs	check	&& && && == R1 0 == R2 0 && == R3 0 == R4 0 == R5 0
transition	cs	l1	write	0  	5
end
