<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ChampSim: inc/dram_controller.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ChampSim
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('dram__controller_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">dram_controller.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dram__controller_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *    Copyright 2023 The ChampSim Contributors</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * limitations under the License.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef DRAM_H</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define DRAM_H</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;array&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;cmath&gt;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;limits&gt;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;optional&gt;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;champsim_constants.h&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="channel_8h.html">channel.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="operable_8h.html">operable.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structdram__stats.html">   30</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdram__stats.html">dram_stats</a> {</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structdram__stats.html#acd294996dccc6b2690beda96bcffab94">   31</a></span>&#160;  std::string <a class="code" href="structdram__stats.html#acd294996dccc6b2690beda96bcffab94">name</a>{};</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structdram__stats.html#a687f0ce41a824bca90d25d41ed411f52">   32</a></span>&#160;  uint64_t <a class="code" href="structdram__stats.html#a52dd067d593624e464c65e70fbcf1f78">dbus_cycle_congested</a> = 0, <a class="code" href="structdram__stats.html#a687f0ce41a824bca90d25d41ed411f52">dbus_count_congested</a> = 0;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structdram__stats.html#ab349aaf32abace7b280fc97e8b425e3a">   34</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structdram__stats.html#a9579ce7731f871fef0f30af991636f7f">WQ_ROW_BUFFER_HIT</a> = 0, <a class="code" href="structdram__stats.html#a30520319833442f67ad9d87000981ca0">WQ_ROW_BUFFER_MISS</a> = 0, <a class="code" href="structdram__stats.html#ab349aaf32abace7b280fc97e8b425e3a">RQ_ROW_BUFFER_HIT</a> = 0, <a class="code" href="structdram__stats.html#a49174f0a53785f2b4c6f9c6b1304b07f">RQ_ROW_BUFFER_MISS</a> = 0, <a class="code" href="structdram__stats.html#ad1d5ffb09ca9976cab4178b806c01217">WQ_FULL</a> = 0;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;};</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html">   37</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDRAM__CHANNEL.html">DRAM_CHANNEL</a> {</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#ad59ff87c12c1f19dc8a406d0e5ba58f1">   38</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structDRAM__CHANNEL.html#ad59ff87c12c1f19dc8a406d0e5ba58f1">response_type</a> = <span class="keyword">typename</span> <a class="code" href="classchampsim_1_1channel.html#a4f48a13bc0016f7d3524ea90e748e3e1">champsim::channel::response_type</a>;</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1request__type.html">   39</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structDRAM__CHANNEL_1_1request__type.html">request_type</a> {</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1request__type.html#aed1c507bae91379e55ad8645c6466b91">   40</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structDRAM__CHANNEL_1_1request__type.html#aed1c507bae91379e55ad8645c6466b91">scheduled</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1request__type.html#a2604db5ab14a9f19aff431b1bd227e2d">   41</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structDRAM__CHANNEL_1_1request__type.html#a2604db5ab14a9f19aff431b1bd227e2d">forward_checked</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1request__type.html#a49f82b1f7ffc9b2e55c8317218a383db">   43</a></span>&#160;    uint8_t <a class="code" href="structDRAM__CHANNEL_1_1request__type.html#a49f82b1f7ffc9b2e55c8317218a383db">asid</a>[2] = {std::numeric_limits&lt;uint8_t&gt;::max(), std::numeric_limits&lt;uint8_t&gt;::max()};</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1request__type.html#a26cf17b03521f5a9ab7f74dd88dc6725">   45</a></span>&#160;    uint32_t <a class="code" href="structDRAM__CHANNEL_1_1request__type.html#a26cf17b03521f5a9ab7f74dd88dc6725">pf_metadata</a> = 0;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1request__type.html#a2ee9148504943f02bf440b60bef07c57">   47</a></span>&#160;    uint64_t <a class="code" href="structDRAM__CHANNEL_1_1request__type.html#a2ee9148504943f02bf440b60bef07c57">address</a> = 0;</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1request__type.html#a92f0095fe294480833731a407d12b209">   48</a></span>&#160;    uint64_t <a class="code" href="structDRAM__CHANNEL_1_1request__type.html#a92f0095fe294480833731a407d12b209">v_address</a> = 0;</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1request__type.html#a5a9c507bf02d4b358440e4aa6c4be0a2">   49</a></span>&#160;    uint64_t <a class="code" href="structDRAM__CHANNEL_1_1request__type.html#a5a9c507bf02d4b358440e4aa6c4be0a2">data</a> = 0;</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1request__type.html#a6edf7f774102a75924f52d3bbe245b55">   50</a></span>&#160;    uint64_t <a class="code" href="structDRAM__CHANNEL_1_1request__type.html#a6edf7f774102a75924f52d3bbe245b55">event_cycle</a> = std::numeric_limits&lt;uint64_t&gt;::max();</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1request__type.html#a642291640a66495f513257858e3e918b">   52</a></span>&#160;    std::vector&lt;std::reference_wrapper&lt;ooo_model_instr&gt;&gt; <a class="code" href="structDRAM__CHANNEL_1_1request__type.html#a642291640a66495f513257858e3e918b">instr_depend_on_me</a>{};</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1request__type.html#ac5283d1a8cc766881cfeb139019c66d6">   53</a></span>&#160;    std::vector&lt;std::deque&lt;response_type&gt;*&gt; <a class="code" href="structDRAM__CHANNEL_1_1request__type.html#ac5283d1a8cc766881cfeb139019c66d6">to_return</a>{};</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="structDRAM__CHANNEL_1_1request__type.html#a43b8b1ab245ce18c969699d45494878c">request_type</a>(<span class="keyword">typename</span> <a class="code" href="structchampsim_1_1channel_1_1request.html">champsim::channel::request_type</a>);</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  };</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#a2606d276c040b310eeecc7f5bda1c825">   57</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structDRAM__CHANNEL_1_1request__type.html">value_type</a> = <a class="code" href="structDRAM__CHANNEL_1_1request__type.html">request_type</a>;</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#a3ea4e2962edf710c70c593ee308dd54c">   58</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structDRAM__CHANNEL.html#a3ea4e2962edf710c70c593ee308dd54c">queue_type</a> = std::vector&lt;std::optional&lt;value_type&gt;&gt;;</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#a6b5748a0edaf5a14d0711bc9932187c8">   59</a></span>&#160;  <a class="code" href="structDRAM__CHANNEL.html#a3ea4e2962edf710c70c593ee308dd54c">queue_type</a> <a class="code" href="structDRAM__CHANNEL.html#a073802ecaefdad9d0d399c95c13b1827">WQ</a>{DRAM_WQ_SIZE}, <a class="code" href="structDRAM__CHANNEL.html#a6b5748a0edaf5a14d0711bc9932187c8">RQ</a>{DRAM_RQ_SIZE};</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1BANK__REQUEST.html">   61</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structDRAM__CHANNEL_1_1BANK__REQUEST.html">BANK_REQUEST</a> {</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#af14a03d81b2f13bd7f4696977f20d0ef">   62</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#a43f924faea6f21a29e7a7b274bcb71f1">valid</a> = <span class="keyword">false</span>, <a class="code" href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#af14a03d81b2f13bd7f4696977f20d0ef">row_buffer_hit</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#ae719cb34ac425e838a60fb4d1a818332">   64</a></span>&#160;    std::size_t <a class="code" href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#ae719cb34ac425e838a60fb4d1a818332">open_row</a> = std::numeric_limits&lt;uint32_t&gt;::max();</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#ab900b62467264e8203639a2c25296aae">   66</a></span>&#160;    uint64_t <a class="code" href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#ab900b62467264e8203639a2c25296aae">event_cycle</a> = 0;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#a1453352dcd21f626ac4eab5020670505">   68</a></span>&#160;    queue_type::iterator <a class="code" href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#a1453352dcd21f626ac4eab5020670505">pkt</a>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  };</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#af60a151613ea61391850e8697bde7c97">   71</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structDRAM__CHANNEL.html#af60a151613ea61391850e8697bde7c97">request_array_type</a> = std::array&lt;BANK_REQUEST, DRAM_RANKS * DRAM_BANKS&gt;;</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#a0db050a080ed6f26712d6da32176b22a">   72</a></span>&#160;  <a class="code" href="structDRAM__CHANNEL.html#af60a151613ea61391850e8697bde7c97">request_array_type</a> <a class="code" href="structDRAM__CHANNEL.html#a0db050a080ed6f26712d6da32176b22a">bank_request</a> = {};</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#ab0f8fb4c1cbbc8dd7b742d01808b7d60">   73</a></span>&#160;  request_array_type::iterator <a class="code" href="structDRAM__CHANNEL.html#ab0f8fb4c1cbbc8dd7b742d01808b7d60">active_request</a> = std::end(<a class="code" href="structDRAM__CHANNEL.html#a0db050a080ed6f26712d6da32176b22a">bank_request</a>);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#afa9535ac94eaaff7c9ca410f08649fbb">   75</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structDRAM__CHANNEL.html#afa9535ac94eaaff7c9ca410f08649fbb">write_mode</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#a3fbffc59ee1a1dc0b6c9d736a07b26cf">   76</a></span>&#160;  uint64_t <a class="code" href="structDRAM__CHANNEL.html#a3fbffc59ee1a1dc0b6c9d736a07b26cf">dbus_cycle_available</a> = 0;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#a81160bcb48aee4de09baeef43ab5ead5">   78</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structdram__stats.html">stats_type</a> = <a class="code" href="structdram__stats.html">dram_stats</a>;</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structDRAM__CHANNEL.html#a46f28ced6dc3d4e68317ef1f5fe31861">   79</a></span>&#160;  <a class="code" href="structdram__stats.html">stats_type</a> <a class="code" href="structDRAM__CHANNEL.html#a46f28ced6dc3d4e68317ef1f5fe31861">roi_stats</a>, <a class="code" href="structDRAM__CHANNEL.html#a00dabb012f376e2d43d0469e6a9831e5">sim_stats</a>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structDRAM__CHANNEL.html#adecc9bfcc15bccb81689336070bfbb9e">check_collision</a>();</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structDRAM__CHANNEL.html#a30c2845b657e03d60ec6c8f4705f1eb4">print_deadlock</a>();</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;};</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html">   85</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMEMORY__CONTROLLER.html">MEMORY_CONTROLLER</a> : <span class="keyword">public</span> <a class="code" href="classchampsim_1_1operable.html">champsim::operable</a></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;{</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#a4dd399298a7b4b62be46bd015b26e5ec">   87</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classchampsim_1_1channel.html">channel_type</a> = <a class="code" href="classchampsim_1_1channel.html">champsim::channel</a>;</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#ad21382907b26d333a7f54dddc698ea48">   88</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classMEMORY__CONTROLLER.html#ad21382907b26d333a7f54dddc698ea48">request_type</a> = <span class="keyword">typename</span> <a class="code" href="classchampsim_1_1channel.html#affce5111e32a205401e95a0cab51855b">channel_type::request_type</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#a1f19adccb41645f6affdb5b47721967b">   89</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classMEMORY__CONTROLLER.html#a1f19adccb41645f6affdb5b47721967b">response_type</a> = <span class="keyword">typename</span> <a class="code" href="classchampsim_1_1channel.html#a4f48a13bc0016f7d3524ea90e748e3e1">channel_type::response_type</a>;</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#a02675f400d4702dd5bbaf30803dce6ae">   90</a></span>&#160;  std::vector&lt;channel_type*&gt; <a class="code" href="classMEMORY__CONTROLLER.html#a02675f400d4702dd5bbaf30803dce6ae">queues</a>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">// Latencies</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#ae2df6e9deff60570ed9e797ca216324b">   93</a></span>&#160;  <span class="keyword">const</span> uint64_t <a class="code" href="classMEMORY__CONTROLLER.html#a92bd3a5885fa8191b92a1be365ada22e">tRP</a>, <a class="code" href="classMEMORY__CONTROLLER.html#afd82250fbdf76a7b6f9b2e82e0558656">tRCD</a>, <a class="code" href="classMEMORY__CONTROLLER.html#a927f1491e33c8b0cf70d280997e7d831">tCAS</a>, <a class="code" href="classMEMORY__CONTROLLER.html#a57e0b51a1d365516470033fed1e4dc09">DRAM_DBUS_TURN_AROUND_TIME</a>, <a class="code" href="classMEMORY__CONTROLLER.html#ae2df6e9deff60570ed9e797ca216324b">DRAM_DBUS_RETURN_TIME</a>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// these values control when to send out a burst of writes</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#aaae9008cb5eff033dfed5b6cdc7dcb61">   96</a></span>&#160;  constexpr <span class="keyword">static</span> std::size_t <a class="code" href="classMEMORY__CONTROLLER.html#aaae9008cb5eff033dfed5b6cdc7dcb61">DRAM_WRITE_HIGH_WM</a> = ((DRAM_WQ_SIZE * 7) &gt;&gt; 3);         <span class="comment">// 7/8th</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#adb0570091230976925c6b46f33d16b3d">   97</a></span>&#160;  constexpr <span class="keyword">static</span> std::size_t <a class="code" href="classMEMORY__CONTROLLER.html#adb0570091230976925c6b46f33d16b3d">DRAM_WRITE_LOW_WM</a> = ((DRAM_WQ_SIZE * 6) &gt;&gt; 3);          <span class="comment">// 6/8th</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#aff07c62d070ae9f6087eb1bebaf2d327">   98</a></span>&#160;  constexpr <span class="keyword">static</span> std::size_t <a class="code" href="classMEMORY__CONTROLLER.html#aff07c62d070ae9f6087eb1bebaf2d327">MIN_DRAM_WRITES_PER_SWITCH</a> = ((DRAM_WQ_SIZE * 1) &gt;&gt; 2); <span class="comment">// 1/4</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classMEMORY__CONTROLLER.html#ae4c44be4349f946d9f935de14ff89cc4">initiate_requests</a>();</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classMEMORY__CONTROLLER.html#ad2822094d0a0f475a4a9ce17e729472e">add_rq</a>(<span class="keyword">const</span> <a class="code" href="classMEMORY__CONTROLLER.html#ad21382907b26d333a7f54dddc698ea48">request_type</a>&amp; pkt, <a class="code" href="classchampsim_1_1channel.html">champsim::channel</a>* ul);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classMEMORY__CONTROLLER.html#a23199b7e0a153b5b5a98656b71ded8d1">add_wq</a>(<span class="keyword">const</span> <a class="code" href="classMEMORY__CONTROLLER.html#ad21382907b26d333a7f54dddc698ea48">request_type</a>&amp; pkt);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classMEMORY__CONTROLLER.html#a5e3c2229a8b5a258b58f455601a7602e">  105</a></span>&#160;  std::array&lt;DRAM_CHANNEL, DRAM_CHANNELS&gt; <a class="code" href="classMEMORY__CONTROLLER.html#a5e3c2229a8b5a258b58f455601a7602e">channels</a>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="classMEMORY__CONTROLLER.html#af8c006486846a7abb3ebb73e698b50a9">MEMORY_CONTROLLER</a>(<span class="keywordtype">double</span> freq_scale, <span class="keywordtype">int</span> io_freq, <span class="keywordtype">double</span> t_rp, <span class="keywordtype">double</span> t_rcd, <span class="keywordtype">double</span> t_cas, <span class="keywordtype">double</span> turnaround, std::vector&lt;channel_type*&gt;&amp;&amp; ul);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classMEMORY__CONTROLLER.html#ab608d7816ad9dd3b26e23ba6003658bb">initialize</a>() override final;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordtype">long</span> <a class="code" href="classMEMORY__CONTROLLER.html#a6dff889149c71619d2c8881c3f720034">operate</a>() override final;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classMEMORY__CONTROLLER.html#a146863c8a71fbdab520f173cdb3099e5">begin_phase</a>() override final;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classMEMORY__CONTROLLER.html#a77ccf2acedc84419b2a7ab124a93394b">end_phase</a>(<span class="keywordtype">unsigned</span> cpu) override final;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classMEMORY__CONTROLLER.html#a3fc3dcfb493b979c8b7ddf21bb7e2349">print_deadlock</a>() override final;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  std::<span class="keywordtype">size_t</span> <a class="code" href="classMEMORY__CONTROLLER.html#a012080d442a481dcc5693ad4a7bd9efc">size</a>() const;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  uint32_t <a class="code" href="classMEMORY__CONTROLLER.html#a8be6a032392352cebbfad7f13de547f3">dram_get_channel</a>(uint64_t address);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  uint32_t <a class="code" href="classMEMORY__CONTROLLER.html#a328c9b59f568b231a8d19c2202945780">dram_get_rank</a>(uint64_t address);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  uint32_t <a class="code" href="classMEMORY__CONTROLLER.html#a989b8b579d9bf6d09c9c8e4121802168">dram_get_bank</a>(uint64_t address);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  uint32_t <a class="code" href="classMEMORY__CONTROLLER.html#afdbd1761877336aa4d10ca5bd6fe4420">dram_get_row</a>(uint64_t address);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  uint32_t <a class="code" href="classMEMORY__CONTROLLER.html#ae40d9cbe416cd01fa5a67e5ce9813513">dram_get_column</a>(uint64_t address);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;};</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="achannel_8h_html"><div class="ttname"><a href="channel_8h.html">channel.h</a></div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html"><div class="ttname"><a href="classMEMORY__CONTROLLER.html">MEMORY_CONTROLLER</a></div><div class="ttdef"><b>Definition:</b> dram_controller.h:86</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a012080d442a481dcc5693ad4a7bd9efc"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a012080d442a481dcc5693ad4a7bd9efc">MEMORY_CONTROLLER::size</a></div><div class="ttdeci">std::size_t size() const</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:371</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a02675f400d4702dd5bbaf30803dce6ae"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a02675f400d4702dd5bbaf30803dce6ae">MEMORY_CONTROLLER::queues</a></div><div class="ttdeci">std::vector&lt; channel_type * &gt; queues</div><div class="ttdef"><b>Definition:</b> dram_controller.h:90</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a146863c8a71fbdab520f173cdb3099e5"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a146863c8a71fbdab520f173cdb3099e5">MEMORY_CONTROLLER::begin_phase</a></div><div class="ttdeci">void begin_phase() override final</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:197</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a1f19adccb41645f6affdb5b47721967b"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a1f19adccb41645f6affdb5b47721967b">MEMORY_CONTROLLER::response_type</a></div><div class="ttdeci">typename channel_type::response_type response_type</div><div class="ttdef"><b>Definition:</b> dram_controller.h:89</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a23199b7e0a153b5b5a98656b71ded8d1"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a23199b7e0a153b5b5a98656b71ded8d1">MEMORY_CONTROLLER::add_wq</a></div><div class="ttdeci">bool add_wq(const request_type &amp;pkt)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:318</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a328c9b59f568b231a8d19c2202945780"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a328c9b59f568b231a8d19c2202945780">MEMORY_CONTROLLER::dram_get_rank</a></div><div class="ttdeci">uint32_t dram_get_rank(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:359</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a3fc3dcfb493b979c8b7ddf21bb7e2349"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a3fc3dcfb493b979c8b7ddf21bb7e2349">MEMORY_CONTROLLER::print_deadlock</a></div><div class="ttdeci">void print_deadlock() override final</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:374</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a57e0b51a1d365516470033fed1e4dc09"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a57e0b51a1d365516470033fed1e4dc09">MEMORY_CONTROLLER::DRAM_DBUS_TURN_AROUND_TIME</a></div><div class="ttdeci">const uint64_t DRAM_DBUS_TURN_AROUND_TIME</div><div class="ttdef"><b>Definition:</b> dram_controller.h:93</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a5e3c2229a8b5a258b58f455601a7602e"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a5e3c2229a8b5a258b58f455601a7602e">MEMORY_CONTROLLER::channels</a></div><div class="ttdeci">std::array&lt; DRAM_CHANNEL, DRAM_CHANNELS &gt; channels</div><div class="ttdef"><b>Definition:</b> dram_controller.h:105</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a6dff889149c71619d2c8881c3f720034"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a6dff889149c71619d2c8881c3f720034">MEMORY_CONTROLLER::operate</a></div><div class="ttdeci">long operate() override final</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:44</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a77ccf2acedc84419b2a7ab124a93394b"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a77ccf2acedc84419b2a7ab124a93394b">MEMORY_CONTROLLER::end_phase</a></div><div class="ttdeci">void end_phase(unsigned cpu) override final</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:213</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a8be6a032392352cebbfad7f13de547f3"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a8be6a032392352cebbfad7f13de547f3">MEMORY_CONTROLLER::dram_get_channel</a></div><div class="ttdeci">uint32_t dram_get_channel(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:341</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a927f1491e33c8b0cf70d280997e7d831"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a927f1491e33c8b0cf70d280997e7d831">MEMORY_CONTROLLER::tCAS</a></div><div class="ttdeci">const uint64_t tCAS</div><div class="ttdef"><b>Definition:</b> dram_controller.h:93</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a92bd3a5885fa8191b92a1be365ada22e"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a92bd3a5885fa8191b92a1be365ada22e">MEMORY_CONTROLLER::tRP</a></div><div class="ttdeci">const uint64_t tRP</div><div class="ttdef"><b>Definition:</b> dram_controller.h:93</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a989b8b579d9bf6d09c9c8e4121802168"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a989b8b579d9bf6d09c9c8e4121802168">MEMORY_CONTROLLER::dram_get_bank</a></div><div class="ttdeci">uint32_t dram_get_bank(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:347</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_aaae9008cb5eff033dfed5b6cdc7dcb61"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#aaae9008cb5eff033dfed5b6cdc7dcb61">MEMORY_CONTROLLER::DRAM_WRITE_HIGH_WM</a></div><div class="ttdeci">constexpr static std::size_t DRAM_WRITE_HIGH_WM</div><div class="ttdef"><b>Definition:</b> dram_controller.h:96</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_ab608d7816ad9dd3b26e23ba6003658bb"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#ab608d7816ad9dd3b26e23ba6003658bb">MEMORY_CONTROLLER::initialize</a></div><div class="ttdeci">void initialize() override final</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:186</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_ad21382907b26d333a7f54dddc698ea48"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#ad21382907b26d333a7f54dddc698ea48">MEMORY_CONTROLLER::request_type</a></div><div class="ttdeci">typename channel_type::request_type request_type</div><div class="ttdef"><b>Definition:</b> dram_controller.h:88</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_ad2822094d0a0f475a4a9ce17e729472e"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#ad2822094d0a0f475a4a9ce17e729472e">MEMORY_CONTROLLER::add_rq</a></div><div class="ttdeci">bool add_rq(const request_type &amp;pkt, champsim::channel *ul)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:299</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_adb0570091230976925c6b46f33d16b3d"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#adb0570091230976925c6b46f33d16b3d">MEMORY_CONTROLLER::DRAM_WRITE_LOW_WM</a></div><div class="ttdeci">constexpr static std::size_t DRAM_WRITE_LOW_WM</div><div class="ttdef"><b>Definition:</b> dram_controller.h:97</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_ae2df6e9deff60570ed9e797ca216324b"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#ae2df6e9deff60570ed9e797ca216324b">MEMORY_CONTROLLER::DRAM_DBUS_RETURN_TIME</a></div><div class="ttdeci">const uint64_t DRAM_DBUS_RETURN_TIME</div><div class="ttdef"><b>Definition:</b> dram_controller.h:93</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_ae40d9cbe416cd01fa5a67e5ce9813513"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#ae40d9cbe416cd01fa5a67e5ce9813513">MEMORY_CONTROLLER::dram_get_column</a></div><div class="ttdeci">uint32_t dram_get_column(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:353</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_ae4c44be4349f946d9f935de14ff89cc4"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#ae4c44be4349f946d9f935de14ff89cc4">MEMORY_CONTROLLER::initiate_requests</a></div><div class="ttdeci">void initiate_requests()</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:277</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_af8c006486846a7abb3ebb73e698b50a9"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#af8c006486846a7abb3ebb73e698b50a9">MEMORY_CONTROLLER::MEMORY_CONTROLLER</a></div><div class="ttdeci">MEMORY_CONTROLLER(double freq_scale, int io_freq, double t_rp, double t_rcd, double t_cas, double turnaround, std::vector&lt; channel_type * &gt; &amp;&amp;ul)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:36</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_afd82250fbdf76a7b6f9b2e82e0558656"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#afd82250fbdf76a7b6f9b2e82e0558656">MEMORY_CONTROLLER::tRCD</a></div><div class="ttdeci">const uint64_t tRCD</div><div class="ttdef"><b>Definition:</b> dram_controller.h:93</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_afdbd1761877336aa4d10ca5bd6fe4420"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#afdbd1761877336aa4d10ca5bd6fe4420">MEMORY_CONTROLLER::dram_get_row</a></div><div class="ttdeci">uint32_t dram_get_row(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:365</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_aff07c62d070ae9f6087eb1bebaf2d327"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#aff07c62d070ae9f6087eb1bebaf2d327">MEMORY_CONTROLLER::MIN_DRAM_WRITES_PER_SWITCH</a></div><div class="ttdeci">constexpr static std::size_t MIN_DRAM_WRITES_PER_SWITCH</div><div class="ttdef"><b>Definition:</b> dram_controller.h:98</div></div>
<div class="ttc" id="aclasschampsim_1_1channel_html"><div class="ttname"><a href="classchampsim_1_1channel.html">champsim::channel</a></div><div class="ttdef"><b>Definition:</b> channel.h:64</div></div>
<div class="ttc" id="aclasschampsim_1_1channel_html_a4f48a13bc0016f7d3524ea90e748e3e1"><div class="ttname"><a href="classchampsim_1_1channel.html#a4f48a13bc0016f7d3524ea90e748e3e1">champsim::channel::response_type</a></div><div class="ttdeci">response response_type</div><div class="ttdef"><b>Definition:</b> channel.h:109</div></div>
<div class="ttc" id="aclasschampsim_1_1channel_html_affce5111e32a205401e95a0cab51855b"><div class="ttname"><a href="classchampsim_1_1channel.html#affce5111e32a205401e95a0cab51855b">champsim::channel::request_type</a></div><div class="ttdeci">request request_type</div><div class="ttdef"><b>Definition:</b> channel.h:110</div></div>
<div class="ttc" id="aclasschampsim_1_1operable_html"><div class="ttname"><a href="classchampsim_1_1operable.html">champsim::operable</a></div><div class="ttdef"><b>Definition:</b> operable.h:24</div></div>
<div class="ttc" id="aoperable_8h_html"><div class="ttname"><a href="operable_8h.html">operable.h</a></div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1BANK__REQUEST_html"><div class="ttname"><a href="structDRAM__CHANNEL_1_1BANK__REQUEST.html">DRAM_CHANNEL::BANK_REQUEST</a></div><div class="ttdef"><b>Definition:</b> dram_controller.h:61</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1BANK__REQUEST_html_a1453352dcd21f626ac4eab5020670505"><div class="ttname"><a href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#a1453352dcd21f626ac4eab5020670505">DRAM_CHANNEL::BANK_REQUEST::pkt</a></div><div class="ttdeci">queue_type::iterator pkt</div><div class="ttdef"><b>Definition:</b> dram_controller.h:68</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1BANK__REQUEST_html_a43f924faea6f21a29e7a7b274bcb71f1"><div class="ttname"><a href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#a43f924faea6f21a29e7a7b274bcb71f1">DRAM_CHANNEL::BANK_REQUEST::valid</a></div><div class="ttdeci">bool valid</div><div class="ttdef"><b>Definition:</b> dram_controller.h:62</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1BANK__REQUEST_html_ab900b62467264e8203639a2c25296aae"><div class="ttname"><a href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#ab900b62467264e8203639a2c25296aae">DRAM_CHANNEL::BANK_REQUEST::event_cycle</a></div><div class="ttdeci">uint64_t event_cycle</div><div class="ttdef"><b>Definition:</b> dram_controller.h:66</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1BANK__REQUEST_html_ae719cb34ac425e838a60fb4d1a818332"><div class="ttname"><a href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#ae719cb34ac425e838a60fb4d1a818332">DRAM_CHANNEL::BANK_REQUEST::open_row</a></div><div class="ttdeci">std::size_t open_row</div><div class="ttdef"><b>Definition:</b> dram_controller.h:64</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1BANK__REQUEST_html_af14a03d81b2f13bd7f4696977f20d0ef"><div class="ttname"><a href="structDRAM__CHANNEL_1_1BANK__REQUEST.html#af14a03d81b2f13bd7f4696977f20d0ef">DRAM_CHANNEL::BANK_REQUEST::row_buffer_hit</a></div><div class="ttdeci">bool row_buffer_hit</div><div class="ttdef"><b>Definition:</b> dram_controller.h:62</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1request__type_html"><div class="ttname"><a href="structDRAM__CHANNEL_1_1request__type.html">DRAM_CHANNEL::request_type</a></div><div class="ttdef"><b>Definition:</b> dram_controller.h:39</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1request__type_html_a2604db5ab14a9f19aff431b1bd227e2d"><div class="ttname"><a href="structDRAM__CHANNEL_1_1request__type.html#a2604db5ab14a9f19aff431b1bd227e2d">DRAM_CHANNEL::request_type::forward_checked</a></div><div class="ttdeci">bool forward_checked</div><div class="ttdef"><b>Definition:</b> dram_controller.h:41</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1request__type_html_a26cf17b03521f5a9ab7f74dd88dc6725"><div class="ttname"><a href="structDRAM__CHANNEL_1_1request__type.html#a26cf17b03521f5a9ab7f74dd88dc6725">DRAM_CHANNEL::request_type::pf_metadata</a></div><div class="ttdeci">uint32_t pf_metadata</div><div class="ttdef"><b>Definition:</b> dram_controller.h:45</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1request__type_html_a2ee9148504943f02bf440b60bef07c57"><div class="ttname"><a href="structDRAM__CHANNEL_1_1request__type.html#a2ee9148504943f02bf440b60bef07c57">DRAM_CHANNEL::request_type::address</a></div><div class="ttdeci">uint64_t address</div><div class="ttdef"><b>Definition:</b> dram_controller.h:47</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1request__type_html_a43b8b1ab245ce18c969699d45494878c"><div class="ttname"><a href="structDRAM__CHANNEL_1_1request__type.html#a43b8b1ab245ce18c969699d45494878c">DRAM_CHANNEL::request_type::request_type</a></div><div class="ttdeci">request_type(typename champsim::channel::request_type)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:292</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1request__type_html_a49f82b1f7ffc9b2e55c8317218a383db"><div class="ttname"><a href="structDRAM__CHANNEL_1_1request__type.html#a49f82b1f7ffc9b2e55c8317218a383db">DRAM_CHANNEL::request_type::asid</a></div><div class="ttdeci">uint8_t asid[2]</div><div class="ttdef"><b>Definition:</b> dram_controller.h:43</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1request__type_html_a5a9c507bf02d4b358440e4aa6c4be0a2"><div class="ttname"><a href="structDRAM__CHANNEL_1_1request__type.html#a5a9c507bf02d4b358440e4aa6c4be0a2">DRAM_CHANNEL::request_type::data</a></div><div class="ttdeci">uint64_t data</div><div class="ttdef"><b>Definition:</b> dram_controller.h:49</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1request__type_html_a642291640a66495f513257858e3e918b"><div class="ttname"><a href="structDRAM__CHANNEL_1_1request__type.html#a642291640a66495f513257858e3e918b">DRAM_CHANNEL::request_type::instr_depend_on_me</a></div><div class="ttdeci">std::vector&lt; std::reference_wrapper&lt; ooo_model_instr &gt; &gt; instr_depend_on_me</div><div class="ttdef"><b>Definition:</b> dram_controller.h:52</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1request__type_html_a6edf7f774102a75924f52d3bbe245b55"><div class="ttname"><a href="structDRAM__CHANNEL_1_1request__type.html#a6edf7f774102a75924f52d3bbe245b55">DRAM_CHANNEL::request_type::event_cycle</a></div><div class="ttdeci">uint64_t event_cycle</div><div class="ttdef"><b>Definition:</b> dram_controller.h:50</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1request__type_html_a92f0095fe294480833731a407d12b209"><div class="ttname"><a href="structDRAM__CHANNEL_1_1request__type.html#a92f0095fe294480833731a407d12b209">DRAM_CHANNEL::request_type::v_address</a></div><div class="ttdeci">uint64_t v_address</div><div class="ttdef"><b>Definition:</b> dram_controller.h:48</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1request__type_html_ac5283d1a8cc766881cfeb139019c66d6"><div class="ttname"><a href="structDRAM__CHANNEL_1_1request__type.html#ac5283d1a8cc766881cfeb139019c66d6">DRAM_CHANNEL::request_type::to_return</a></div><div class="ttdeci">std::vector&lt; std::deque&lt; response_type &gt; * &gt; to_return</div><div class="ttdef"><b>Definition:</b> dram_controller.h:53</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_1_1request__type_html_aed1c507bae91379e55ad8645c6466b91"><div class="ttname"><a href="structDRAM__CHANNEL_1_1request__type.html#aed1c507bae91379e55ad8645c6466b91">DRAM_CHANNEL::request_type::scheduled</a></div><div class="ttdeci">bool scheduled</div><div class="ttdef"><b>Definition:</b> dram_controller.h:40</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html"><div class="ttname"><a href="structDRAM__CHANNEL.html">DRAM_CHANNEL</a></div><div class="ttdef"><b>Definition:</b> dram_controller.h:37</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a00dabb012f376e2d43d0469e6a9831e5"><div class="ttname"><a href="structDRAM__CHANNEL.html#a00dabb012f376e2d43d0469e6a9831e5">DRAM_CHANNEL::sim_stats</a></div><div class="ttdeci">stats_type sim_stats</div><div class="ttdef"><b>Definition:</b> dram_controller.h:79</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a073802ecaefdad9d0d399c95c13b1827"><div class="ttname"><a href="structDRAM__CHANNEL.html#a073802ecaefdad9d0d399c95c13b1827">DRAM_CHANNEL::WQ</a></div><div class="ttdeci">queue_type WQ</div><div class="ttdef"><b>Definition:</b> dram_controller.h:59</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a0db050a080ed6f26712d6da32176b22a"><div class="ttname"><a href="structDRAM__CHANNEL.html#a0db050a080ed6f26712d6da32176b22a">DRAM_CHANNEL::bank_request</a></div><div class="ttdeci">request_array_type bank_request</div><div class="ttdef"><b>Definition:</b> dram_controller.h:72</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a30c2845b657e03d60ec6c8f4705f1eb4"><div class="ttname"><a href="structDRAM__CHANNEL.html#a30c2845b657e03d60ec6c8f4705f1eb4">DRAM_CHANNEL::print_deadlock</a></div><div class="ttdeci">void print_deadlock()</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:383</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a3ea4e2962edf710c70c593ee308dd54c"><div class="ttname"><a href="structDRAM__CHANNEL.html#a3ea4e2962edf710c70c593ee308dd54c">DRAM_CHANNEL::queue_type</a></div><div class="ttdeci">std::vector&lt; std::optional&lt; value_type &gt; &gt; queue_type</div><div class="ttdef"><b>Definition:</b> dram_controller.h:58</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a3fbffc59ee1a1dc0b6c9d736a07b26cf"><div class="ttname"><a href="structDRAM__CHANNEL.html#a3fbffc59ee1a1dc0b6c9d736a07b26cf">DRAM_CHANNEL::dbus_cycle_available</a></div><div class="ttdeci">uint64_t dbus_cycle_available</div><div class="ttdef"><b>Definition:</b> dram_controller.h:76</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a46f28ced6dc3d4e68317ef1f5fe31861"><div class="ttname"><a href="structDRAM__CHANNEL.html#a46f28ced6dc3d4e68317ef1f5fe31861">DRAM_CHANNEL::roi_stats</a></div><div class="ttdeci">stats_type roi_stats</div><div class="ttdef"><b>Definition:</b> dram_controller.h:79</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_a6b5748a0edaf5a14d0711bc9932187c8"><div class="ttname"><a href="structDRAM__CHANNEL.html#a6b5748a0edaf5a14d0711bc9932187c8">DRAM_CHANNEL::RQ</a></div><div class="ttdeci">queue_type RQ</div><div class="ttdef"><b>Definition:</b> dram_controller.h:59</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_ab0f8fb4c1cbbc8dd7b742d01808b7d60"><div class="ttname"><a href="structDRAM__CHANNEL.html#ab0f8fb4c1cbbc8dd7b742d01808b7d60">DRAM_CHANNEL::active_request</a></div><div class="ttdeci">request_array_type::iterator active_request</div><div class="ttdef"><b>Definition:</b> dram_controller.h:73</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_ad59ff87c12c1f19dc8a406d0e5ba58f1"><div class="ttname"><a href="structDRAM__CHANNEL.html#ad59ff87c12c1f19dc8a406d0e5ba58f1">DRAM_CHANNEL::response_type</a></div><div class="ttdeci">typename champsim::channel::response_type response_type</div><div class="ttdef"><b>Definition:</b> dram_controller.h:38</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_adecc9bfcc15bccb81689336070bfbb9e"><div class="ttname"><a href="structDRAM__CHANNEL.html#adecc9bfcc15bccb81689336070bfbb9e">DRAM_CHANNEL::check_collision</a></div><div class="ttdeci">void check_collision()</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:220</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_af60a151613ea61391850e8697bde7c97"><div class="ttname"><a href="structDRAM__CHANNEL.html#af60a151613ea61391850e8697bde7c97">DRAM_CHANNEL::request_array_type</a></div><div class="ttdeci">std::array&lt; BANK_REQUEST, DRAM_RANKS *DRAM_BANKS &gt; request_array_type</div><div class="ttdef"><b>Definition:</b> dram_controller.h:71</div></div>
<div class="ttc" id="astructDRAM__CHANNEL_html_afa9535ac94eaaff7c9ca410f08649fbb"><div class="ttname"><a href="structDRAM__CHANNEL.html#afa9535ac94eaaff7c9ca410f08649fbb">DRAM_CHANNEL::write_mode</a></div><div class="ttdeci">bool write_mode</div><div class="ttdef"><b>Definition:</b> dram_controller.h:75</div></div>
<div class="ttc" id="astructchampsim_1_1channel_1_1request_html"><div class="ttname"><a href="structchampsim_1_1channel_1_1request.html">champsim::channel::request</a></div><div class="ttdef"><b>Definition:</b> channel.h:65</div></div>
<div class="ttc" id="astructdram__stats_html"><div class="ttname"><a href="structdram__stats.html">dram_stats</a></div><div class="ttdef"><b>Definition:</b> dram_controller.h:30</div></div>
<div class="ttc" id="astructdram__stats_html_a30520319833442f67ad9d87000981ca0"><div class="ttname"><a href="structdram__stats.html#a30520319833442f67ad9d87000981ca0">dram_stats::WQ_ROW_BUFFER_MISS</a></div><div class="ttdeci">unsigned WQ_ROW_BUFFER_MISS</div><div class="ttdef"><b>Definition:</b> dram_controller.h:34</div></div>
<div class="ttc" id="astructdram__stats_html_a49174f0a53785f2b4c6f9c6b1304b07f"><div class="ttname"><a href="structdram__stats.html#a49174f0a53785f2b4c6f9c6b1304b07f">dram_stats::RQ_ROW_BUFFER_MISS</a></div><div class="ttdeci">unsigned RQ_ROW_BUFFER_MISS</div><div class="ttdef"><b>Definition:</b> dram_controller.h:34</div></div>
<div class="ttc" id="astructdram__stats_html_a52dd067d593624e464c65e70fbcf1f78"><div class="ttname"><a href="structdram__stats.html#a52dd067d593624e464c65e70fbcf1f78">dram_stats::dbus_cycle_congested</a></div><div class="ttdeci">uint64_t dbus_cycle_congested</div><div class="ttdef"><b>Definition:</b> dram_controller.h:32</div></div>
<div class="ttc" id="astructdram__stats_html_a687f0ce41a824bca90d25d41ed411f52"><div class="ttname"><a href="structdram__stats.html#a687f0ce41a824bca90d25d41ed411f52">dram_stats::dbus_count_congested</a></div><div class="ttdeci">uint64_t dbus_count_congested</div><div class="ttdef"><b>Definition:</b> dram_controller.h:32</div></div>
<div class="ttc" id="astructdram__stats_html_a9579ce7731f871fef0f30af991636f7f"><div class="ttname"><a href="structdram__stats.html#a9579ce7731f871fef0f30af991636f7f">dram_stats::WQ_ROW_BUFFER_HIT</a></div><div class="ttdeci">unsigned WQ_ROW_BUFFER_HIT</div><div class="ttdef"><b>Definition:</b> dram_controller.h:34</div></div>
<div class="ttc" id="astructdram__stats_html_ab349aaf32abace7b280fc97e8b425e3a"><div class="ttname"><a href="structdram__stats.html#ab349aaf32abace7b280fc97e8b425e3a">dram_stats::RQ_ROW_BUFFER_HIT</a></div><div class="ttdeci">unsigned RQ_ROW_BUFFER_HIT</div><div class="ttdef"><b>Definition:</b> dram_controller.h:34</div></div>
<div class="ttc" id="astructdram__stats_html_acd294996dccc6b2690beda96bcffab94"><div class="ttname"><a href="structdram__stats.html#acd294996dccc6b2690beda96bcffab94">dram_stats::name</a></div><div class="ttdeci">std::string name</div><div class="ttdef"><b>Definition:</b> dram_controller.h:31</div></div>
<div class="ttc" id="astructdram__stats_html_ad1d5ffb09ca9976cab4178b806c01217"><div class="ttname"><a href="structdram__stats.html#ad1d5ffb09ca9976cab4178b806c01217">dram_stats::WQ_FULL</a></div><div class="ttdeci">unsigned WQ_FULL</div><div class="ttdef"><b>Definition:</b> dram_controller.h:34</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li><li class="navelem"><a class="el" href="dram__controller_8h.html">dram_controller.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
