###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Sep 23 06:04:39 2023
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackRep...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_reset              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.343
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.460
- Arrival Time                  3.446
= Slack Time                    6.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.014 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.897 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.817 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.519 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.409 | 
     | U0_ALU/OUT_VALID_reg                             | RN ^         | SDFFRQX1M | 1.159 | 0.051 |   3.446 |    9.460 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.014 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.011 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX1M | 0.269 | 0.003 |   0.003 |   -6.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.343
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.460
- Arrival Time                  3.445
= Slack Time                    6.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.015 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.899 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.819 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.520 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.410 | 
     | U0_ALU/\ALU_OUT_reg[1]                           | RN ^         | SDFFRQX1M | 1.157 | 0.050 |   3.445 |    9.460 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.015 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.012 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.269 | 0.003 |   0.003 |   -6.012 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.338
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.465
- Arrival Time                  3.450
= Slack Time                    6.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.015 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.899 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |    7.819 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.521 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.411 | 
     | U0_ALU/\ALU_OUT_reg[8]                           | RN ^         | SDFFRQX2M | 1.163 | 0.055 |   3.450 |    9.465 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.015 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.012 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.269 | 0.003 |   0.003 |   -6.012 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.338
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.465
- Arrival Time                  3.448
= Slack Time                    6.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.017 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.901 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.820 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.522 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.412 | 
     | U0_ALU/\ALU_OUT_reg[7]                           | RN ^         | SDFFRQX2M | 1.161 | 0.053 |   3.448 |    9.465 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.017 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.014 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.269 | 0.003 |   0.003 |   -6.014 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.463
- Arrival Time                  3.444
= Slack Time                    6.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.019 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.903 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.823 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.525 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.415 | 
     | U0_ALU/\ALU_OUT_reg[15]                          | RN ^         | SDFFRQX2M | 1.156 | 0.049 |   3.444 |    9.463 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.019 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -6.019 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.269 | 0.001 |   0.001 |   -6.019 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.338
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  3.446
= Slack Time                    6.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.019 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.903 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.823 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.525 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.415 | 
     | U0_ALU/\ALU_OUT_reg[2]                           | RN ^         | SDFFRQX2M | 1.159 | 0.051 |   3.446 |    9.466 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.019 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.016 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.269 | 0.003 |   0.003 |   -6.016 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.338
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  3.446
= Slack Time                    6.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.019 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.903 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.823 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.525 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.415 | 
     | U0_ALU/\ALU_OUT_reg[5]                           | RN ^         | SDFFRQX2M | 1.158 | 0.051 |   3.446 |    9.466 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.019 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.016 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.269 | 0.003 |   0.003 |   -6.016 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.338
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  3.446
= Slack Time                    6.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.020 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.903 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.823 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.525 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.415 | 
     | U0_ALU/\ALU_OUT_reg[3]                           | RN ^         | SDFFRQX2M | 1.159 | 0.051 |   3.446 |    9.466 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.020 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.016 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.269 | 0.003 |   0.003 |   -6.016 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.338
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  3.446
= Slack Time                    6.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.020 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.903 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.823 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.525 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.415 | 
     | U0_ALU/\ALU_OUT_reg[4]                           | RN ^         | SDFFRQX2M | 1.158 | 0.051 |   3.446 |    9.466 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.020 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.016 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.269 | 0.003 |   0.003 |   -6.016 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  3.445
= Slack Time                    6.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.020 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.904 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.824 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.525 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.415 | 
     | U0_ALU/\ALU_OUT_reg[9]                           | RN ^         | SDFFRQX2M | 1.158 | 0.050 |   3.445 |    9.466 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.020 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.017 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.269 | 0.003 |   0.003 |   -6.017 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  3.446
= Slack Time                    6.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.020 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.904 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.824 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.525 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.415 | 
     | U0_ALU/\ALU_OUT_reg[6]                           | RN ^         | SDFFRQX2M | 1.158 | 0.050 |   3.446 |    9.466 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.020 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.017 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.269 | 0.003 |   0.003 |   -6.017 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.465
- Arrival Time                  3.445
= Slack Time                    6.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.020 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.904 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.824 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.525 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.415 | 
     | U0_ALU/\ALU_OUT_reg[10]                          | RN ^         | SDFFRQX2M | 1.157 | 0.050 |   3.445 |    9.465 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.020 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.018 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.269 | 0.003 |   0.003 |   -6.018 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.465
- Arrival Time                  3.445
= Slack Time                    6.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.020 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.904 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.824 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.526 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.416 | 
     | U0_ALU/\ALU_OUT_reg[11]                          | RN ^         | SDFFRQX2M | 1.157 | 0.050 |   3.445 |    9.465 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.020 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.017 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.269 | 0.003 |   0.003 |   -6.017 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.464
- Arrival Time                  3.443
= Slack Time                    6.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.021 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.904 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.824 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.526 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.416 | 
     | U0_ALU/\ALU_OUT_reg[14]                          | RN ^         | SDFFRQX2M | 1.155 | 0.048 |   3.443 |    9.464 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.021 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -6.019 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.269 | 0.002 |   0.002 |   -6.019 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.464
- Arrival Time                  3.443
= Slack Time                    6.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.021 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.905 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |    7.824 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.526 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.416 | 
     | U0_ALU/\ALU_OUT_reg[13]                          | RN ^         | SDFFRQX2M | 1.155 | 0.048 |   3.443 |    9.464 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.021 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -6.019 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.269 | 0.002 |   0.002 |   -6.019 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.337
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.465
- Arrival Time                  3.443
= Slack Time                    6.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.022 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |    6.906 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.804 |    7.826 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |    8.527 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |    9.417 | 
     | U0_ALU/\ALU_OUT_reg[12]                          | RN ^         | SDFFRQX2M | 1.155 | 0.047 |   3.443 |    9.465 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.269 |       |   0.000 |   -6.022 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -6.020 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.269 | 0.002 |   0.002 |   -6.020 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.009
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.794
- Arrival Time                  3.446
= Slack Time                    6.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |            | 0.000 |       |   0.000 |    6.348 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M    | 0.225 | 0.884 |   0.884 |    7.231 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M    | 0.218 | 0.920 |   1.803 |    8.151 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M     | 0.948 | 0.702 |   2.505 |    8.853 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M  | 1.151 | 0.890 |   3.395 |    9.743 | 
     | U0_ALU/\ALU_OUT_reg[0]                           | RN ^         | SDFFRHQX1M | 1.159 | 0.051 |   3.446 |    9.794 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.269 |       |   0.000 |   -6.348 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -6.345 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.269 | 0.003 |   0.003 |   -6.345 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RST_SYNC_1/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REFCLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.262
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.232
- Arrival Time                  2.020
= Slack Time                    8.212
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | RST ^      |           | 0.000 |       |   0.000 |    8.212 | 
     | U_reset_multiplexer/FE_PHC5_RST | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.797 |   0.797 |    9.009 | 
     | U_reset_multiplexer/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.248 | 0.926 |   1.723 |    9.935 | 
     | U_reset_multiplexer/U1          | A ^ -> Y ^ | MX2X2M    | 0.265 | 0.297 |   2.020 |   10.231 | 
     | RST_SYNC_1/\sync_reg_reg[1]     | RN ^       | SDFFRQX1M | 0.265 | 0.000 |   2.020 |   10.232 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -8.212 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -8.178 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -8.148 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -7.907 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -7.814 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -7.624 | 
     | RST_SYNC_1/\sync_reg_reg[1]      | CK ^       | SDFFRQX1M  | 0.379 | 0.106 |   0.693 |   -7.518 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RST_SYNC_1/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REFCLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.694
- Setup                         0.258
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.236
- Arrival Time                  2.020
= Slack Time                    8.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | RST ^      |           | 0.000 |       |   0.000 |    8.216 | 
     | U_reset_multiplexer/FE_PHC5_RST | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.797 |   0.797 |    9.013 | 
     | U_reset_multiplexer/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.248 | 0.926 |   1.723 |    9.939 | 
     | U_reset_multiplexer/U1          | A ^ -> Y ^ | MX2X2M    | 0.265 | 0.297 |   2.020 |   10.236 | 
     | RST_SYNC_1/\sync_reg_reg[0]     | RN ^       | SDFFRQX2M | 0.265 | 0.000 |   2.020 |   10.236 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -8.216 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -8.182 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -8.152 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -7.912 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -7.818 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -7.628 | 
     | RST_SYNC_1/\sync_reg_reg[0]      | CK ^       | SDFFRQX2M  | 0.379 | 0.106 |   0.694 |   -7.522 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /CK 
Endpoint:   F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /SI (v) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SI[2]                                      (v) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.429
- Setup                         0.496
+ Phase Shift                 100.000
= Required Time               100.933
- Arrival Time                 20.014
= Slack Time                   80.919
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time           20.014
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |         |           |       |       |  Time   |   Time   | 
     |----------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                        | SI[2] v |           | 0.051 |       |  20.014 |  100.933 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] | SI v    | SDFFRQX2M | 0.051 | 0.000 |  20.014 |  100.933 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.919 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -80.883 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -80.745 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -80.534 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -80.041 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -79.942 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.264 |   1.240 |  -79.679 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.098 | 0.185 |   1.425 |  -79.494 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.098 | 0.004 |   1.429 |  -79.490 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[13][7] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[13][7] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[0]                               (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.597
- Setup                         0.473
+ Phase Shift                 100.000
= Required Time               101.124
- Arrival Time                 20.105
= Slack Time                   81.019
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.101
     = Beginpoint Arrival Time           20.101
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |         |           |       |       |  Time   |   Time   | 
     |---------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                 | SI[0] v |           | 0.169 |       |  20.101 |  101.120 | 
     | U0_RegFile/\Reg_File_reg[13][7] | SI v    | SDFFRQX2M | 0.169 | 0.004 |  20.105 |  101.124 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -81.019 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -80.984 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -80.846 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -80.634 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -80.142 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -80.043 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -79.778 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -79.684 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -79.494 | 
     | U0_RegFile/\Reg_File_reg[13][7]  | CK ^       | SDFFRQX2M  | 0.368 | 0.072 |   1.597 |  -79.422 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][3] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[1]                              (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.564
- Setup                         0.460
+ Phase Shift                 100.000
= Required Time               101.104
- Arrival Time                 20.058
= Slack Time                   81.046
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time           20.057
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |         |           |       |       |  Time   |   Time   | 
     |--------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                | SI[1] v |           | 0.104 |       |  20.057 |  101.103 | 
     | U0_RegFile/\Reg_File_reg[3][3] | SI v    | SDFFRQX2M | 0.104 | 0.001 |  20.058 |  101.104 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -81.046 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -81.010 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -80.873 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -80.661 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -80.168 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -80.069 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -79.804 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -79.710 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -79.521 | 
     | U0_RegFile/\Reg_File_reg[3][3]   | CK ^       | SDFFRQX2M  | 0.369 | 0.039 |   1.564 |  -79.482 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin C0_CTRL/\current_state_reg[0] /CK 
Endpoint:   C0_CTRL/\current_state_reg[0] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[3]                             (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.586
- Setup                         0.456
+ Phase Shift                 100.000
= Required Time               101.131
- Arrival Time                 20.048
= Slack Time                   81.082
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.047
     = Beginpoint Arrival Time           20.047
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Instance            |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |         |           |       |       |  Time   |   Time   | 
     |-------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                               | SI[3] v |           | 0.091 |       |  20.047 |  101.130 | 
     | C0_CTRL/\current_state_reg[0] | SI v    | SDFFRQX2M | 0.091 | 0.001 |  20.048 |  101.131 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -81.082 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -81.047 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -80.909 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -80.697 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -80.205 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -80.106 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -79.841 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -79.747 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -79.557 | 
     | C0_CTRL/\current_state_reg[0]    | CK ^       | SDFFRQX2M  | 0.379 | 0.061 |   1.587 |  -79.496 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.234
- Arrival Time                  5.303
= Slack Time                   95.931
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.931 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.815 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.734 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.436 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.326 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.259 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.215 | 
     | U0_RegFile/\Reg_File_reg[0][4]                   | RN ^         | SDFFRX1M  | 1.195 | 0.019 |   5.303 |  101.234 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.931 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.896 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.758 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.546 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.053 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.955 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.689 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -94.596 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.406 | 
     | U0_RegFile/\Reg_File_reg[0][4]   | CK ^       | SDFFRX1M   | 0.371 | 0.043 |   1.568 |  -94.363 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.560
- Setup                         0.325
+ Phase Shift                 100.000
= Required Time               101.235
- Arrival Time                  5.304
= Slack Time                   95.931
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.931 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.815 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.735 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.436 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.326 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.259 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.215 | 
     | U0_RegFile/\Reg_File_reg[0][5]                   | RN ^         | SDFFRQX1M | 1.195 | 0.020 |   5.304 |  101.235 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.931 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.896 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.758 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.546 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.053 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.955 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.690 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.596 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.406 | 
     | U0_RegFile/\Reg_File_reg[0][5]   | CK ^       | SDFFRQX1M  | 0.369 | 0.035 |   1.560 |  -94.371 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.570
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.236
- Arrival Time                  5.303
= Slack Time                   95.933
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.933 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.817 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.736 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.438 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.328 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.260 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.216 | 
     | U0_RegFile/\Reg_File_reg[0][0]                   | RN ^         | SDFFRX1M  | 1.195 | 0.019 |   5.303 |  101.236 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.933 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.897 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.760 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.548 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.055 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.957 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.691 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.597 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.408 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^       | SDFFRX1M   | 0.371 | 0.045 |   1.570 |  -94.363 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.570
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.236
- Arrival Time                  5.303
= Slack Time                   95.933
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.933 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.817 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.736 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.438 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.328 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.261 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.217 | 
     | U0_RegFile/\Reg_File_reg[0][3]                   | RN ^         | SDFFRX1M  | 1.195 | 0.019 |   5.303 |  101.236 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.933 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.898 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.760 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.548 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.055 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.957 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.691 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.598 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.408 | 
     | U0_RegFile/\Reg_File_reg[0][3]   | CK ^       | SDFFRX1M   | 0.371 | 0.044 |   1.570 |  -94.363 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.570
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.236
- Arrival Time                  5.302
= Slack Time                   95.934
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.934 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.817 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.737 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.439 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.329 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.261 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.217 | 
     | U0_RegFile/\Reg_File_reg[0][1]                   | RN ^         | SDFFRX1M  | 1.195 | 0.018 |   5.302 |  101.236 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.934 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.898 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.761 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.549 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.056 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.957 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.692 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.598 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.409 | 
     | U0_RegFile/\Reg_File_reg[0][1]   | CK ^       | SDFFRX1M   | 0.371 | 0.045 |   1.570 |  -94.364 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.570
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.236
- Arrival Time                  5.302
= Slack Time                   95.934
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.934 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.818 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.737 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.439 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.329 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.262 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.218 | 
     | U0_RegFile/\Reg_File_reg[0][2]                   | RN ^         | SDFFRX1M  | 1.195 | 0.018 |   5.302 |  101.236 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.934 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.899 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.761 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.549 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.056 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.958 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.692 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -94.599 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.409 | 
     | U0_RegFile/\Reg_File_reg[0][2]   | CK ^       | SDFFRX1M   | 0.371 | 0.045 |   1.570 |  -94.364 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.571
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.238
- Arrival Time                  5.301
= Slack Time                   95.937
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.936 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.820 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.740 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.442 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.332 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.264 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.220 | 
     | U0_RegFile/\Reg_File_reg[11][4]                  | RN ^         | SDFFRX1M  | 1.195 | 0.017 |   5.301 |  101.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.937 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.901 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.763 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.551 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.059 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.960 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.695 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.601 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.411 | 
     | U0_RegFile/\Reg_File_reg[11][4]  | CK ^       | SDFFRX1M   | 0.371 | 0.046 |   1.572 |  -94.365 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.576
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.242
- Arrival Time                  5.302
= Slack Time                   95.940
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.940 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.823 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.743 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.445 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.335 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.267 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.223 | 
     | U0_RegFile/\Reg_File_reg[10][4]                  | RN ^         | SDFFRX1M  | 1.195 | 0.018 |   5.302 |  101.242 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.940 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.904 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.767 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.555 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.062 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.963 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.698 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.604 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.415 | 
     | U0_RegFile/\Reg_File_reg[10][4]  | CK ^       | SDFFRX1M   | 0.371 | 0.051 |   1.576 |  -94.364 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.576
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.242
- Arrival Time                  5.302
= Slack Time                   95.940
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.940 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.824 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.744 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.445 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.335 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.268 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.224 | 
     | U0_RegFile/\Reg_File_reg[10][3]                  | RN ^         | SDFFRX1M  | 1.195 | 0.018 |   5.302 |  101.242 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.940 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.905 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.767 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.555 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.062 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.964 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.699 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.605 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.415 | 
     | U0_RegFile/\Reg_File_reg[10][3]  | CK ^       | SDFFRX1M   | 0.371 | 0.051 |   1.576 |  -94.364 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.576
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.242
- Arrival Time                  5.302
= Slack Time                   95.941
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.940 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.824 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.744 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.446 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.336 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.268 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.224 | 
     | U0_RegFile/\Reg_File_reg[11][3]                  | RN ^         | SDFFRX1M  | 1.195 | 0.018 |   5.302 |  101.242 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.941 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.905 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.767 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.555 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.063 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.964 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.699 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -94.605 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.415 | 
     | U0_RegFile/\Reg_File_reg[11][3]  | CK ^       | SDFFRX1M   | 0.371 | 0.051 |   1.576 |  -94.364 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.574
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.240
- Arrival Time                  5.299
= Slack Time                   95.941
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.941 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.825 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.745 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.446 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.336 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.269 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.225 | 
     | U0_RegFile/\Reg_File_reg[10][5]                  | RN ^         | SDFFRX1M  | 1.195 | 0.016 |   5.299 |  101.240 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.941 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.906 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.768 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.556 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.063 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.965 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.699 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -94.606 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.416 | 
     | U0_RegFile/\Reg_File_reg[10][5]  | CK ^       | SDFFRX1M   | 0.371 | 0.049 |   1.574 |  -94.367 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.575
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.241
- Arrival Time                  5.299
= Slack Time                   95.942
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.942 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.826 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.746 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.447 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.337 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.270 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.226 | 
     | U0_RegFile/\Reg_File_reg[11][5]                  | RN ^         | SDFFRX1M  | 1.195 | 0.015 |   5.299 |  101.241 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.942 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.907 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.769 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.557 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.064 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.966 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.701 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -94.607 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.417 | 
     | U0_RegFile/\Reg_File_reg[11][5]  | CK ^       | SDFFRX1M   | 0.371 | 0.049 |   1.575 |  -94.368 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.252
- Arrival Time                  5.307
= Slack Time                   95.945
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.945 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.828 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.748 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.450 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.340 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.272 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.228 | 
     | U0_RegFile/\Reg_File_reg[10][1]                  | RN ^         | SDFFRX1M  | 1.195 | 0.024 |   5.307 |  101.252 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.945 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.909 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.771 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.559 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.067 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.968 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.703 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.609 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.419 | 
     | U0_RegFile/\Reg_File_reg[10][1]  | CK ^       | SDFFRX1M   | 0.369 | 0.061 |   1.586 |  -94.358 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.335
+ Phase Shift                 100.000
= Required Time               101.255
- Arrival Time                  5.307
= Slack Time                   95.948
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.947 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.831 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.751 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.453 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.343 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.275 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.231 | 
     | U0_RegFile/\Reg_File_reg[10][0]                  | RN ^         | SDFFRX1M  | 1.195 | 0.024 |   5.307 |  101.255 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.948 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.912 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.774 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.562 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.070 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.971 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.706 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.612 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.422 | 
     | U0_RegFile/\Reg_File_reg[10][0]  | CK ^       | SDFFRX1M   | 0.368 | 0.064 |   1.589 |  -94.358 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.578
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.244
- Arrival Time                  5.296
= Slack Time                   95.948
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.948 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.831 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.751 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.453 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.343 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.275 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.231 | 
     | U0_RegFile/\Reg_File_reg[11][1]                  | RN ^         | SDFFRX1M  | 1.195 | 0.013 |   5.296 |  101.244 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.948 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.912 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.774 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.562 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.070 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.971 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.706 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.612 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.422 | 
     | U0_RegFile/\Reg_File_reg[11][1]  | CK ^       | SDFFRX1M   | 0.371 | 0.053 |   1.578 |  -94.370 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.576
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.242
- Arrival Time                  5.292
= Slack Time                   95.949
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.949 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.833 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.753 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.455 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.345 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.277 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.233 | 
     | U0_RegFile/\Reg_File_reg[11][6]                  | RN ^         | SDFFRX1M  | 1.195 | 0.009 |   5.292 |  101.242 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.949 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.914 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.776 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.564 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.072 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.973 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.708 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -94.614 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.424 | 
     | U0_RegFile/\Reg_File_reg[11][6]  | CK ^       | SDFFRX1M   | 0.370 | 0.051 |   1.576 |  -94.374 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.581
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.246
- Arrival Time                  5.296
= Slack Time                   95.950
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.950 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.834 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.754 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.455 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.345 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.278 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.234 | 
     | U0_RegFile/\Reg_File_reg[11][2]                  | RN ^         | SDFFRX1M  | 1.195 | 0.013 |   5.296 |  101.246 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.950 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.915 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.777 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.565 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.072 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.974 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.708 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.615 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.425 | 
     | U0_RegFile/\Reg_File_reg[11][2]  | CK ^       | SDFFRX1M   | 0.370 | 0.055 |   1.581 |  -94.369 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.597
- Setup                         0.335
+ Phase Shift                 100.000
= Required Time               101.262
- Arrival Time                  5.311
= Slack Time                   95.951
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.951 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.835 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.755 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.457 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.347 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.279 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.235 | 
     | U0_RegFile/\Reg_File_reg[15][5]                  | RN ^         | SDFFRX1M  | 1.195 | 0.027 |   5.311 |  101.262 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.952 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.916 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.778 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.566 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.074 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.975 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.710 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.616 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.426 | 
     | U0_RegFile/\Reg_File_reg[15][5]  | CK ^       | SDFFRX1M   | 0.368 | 0.072 |   1.597 |  -94.354 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.597
- Setup                         0.335
+ Phase Shift                 100.000
= Required Time               101.263
- Arrival Time                  5.311
= Slack Time                   95.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.952 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.835 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.755 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.457 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.347 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.279 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.235 | 
     | U0_RegFile/\Reg_File_reg[15][6]                  | RN ^         | SDFFRX1M  | 1.195 | 0.027 |   5.311 |  101.263 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.952 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.916 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.778 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.566 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.074 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.975 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.710 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -94.616 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.426 | 
     | U0_RegFile/\Reg_File_reg[15][6]  | CK ^       | SDFFRX1M   | 0.368 | 0.072 |   1.597 |  -94.354 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.597
- Setup                         0.335
+ Phase Shift                 100.000
= Required Time               101.262
- Arrival Time                  5.310
= Slack Time                   95.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.952 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.835 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.755 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.457 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.347 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.279 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.235 | 
     | U0_RegFile/\Reg_File_reg[14][6]                  | RN ^         | SDFFRX1M  | 1.195 | 0.027 |   5.310 |  101.262 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.952 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.916 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.779 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.567 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.074 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.975 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.710 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -94.616 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.427 | 
     | U0_RegFile/\Reg_File_reg[14][6]  | CK ^       | SDFFRX1M   | 0.368 | 0.071 |   1.597 |  -94.355 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.597
- Setup                         0.335
+ Phase Shift                 100.000
= Required Time               101.262
- Arrival Time                  5.310
= Slack Time                   95.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.952 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.836 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.755 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.457 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.347 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.279 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.235 | 
     | U0_RegFile/\Reg_File_reg[15][4]                  | RN ^         | SDFFRX1M  | 1.195 | 0.027 |   5.310 |  101.262 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.952 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.916 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.779 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.567 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.074 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.976 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.710 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.616 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.427 | 
     | U0_RegFile/\Reg_File_reg[15][4]  | CK ^       | SDFFRX1M   | 0.368 | 0.072 |   1.597 |  -94.355 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.596
- Setup                         0.335
+ Phase Shift                 100.000
= Required Time               101.262
- Arrival Time                  5.310
= Slack Time                   95.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.952 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.836 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.755 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.457 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.347 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.280 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.236 | 
     | U0_RegFile/\Reg_File_reg[14][5]                  | RN ^         | SDFFRX1M  | 1.195 | 0.026 |   5.310 |  101.262 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.952 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.917 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.779 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.567 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.074 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.976 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.710 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -94.617 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.427 | 
     | U0_RegFile/\Reg_File_reg[14][5]  | CK ^       | SDFFRX1M   | 0.368 | 0.071 |   1.596 |  -94.356 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.596
- Setup                         0.335
+ Phase Shift                 100.000
= Required Time               101.262
- Arrival Time                  5.309
= Slack Time                   95.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.952 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.836 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.756 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.457 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.347 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.280 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.236 | 
     | U0_RegFile/\Reg_File_reg[14][4]                  | RN ^         | SDFFRX1M  | 1.195 | 0.026 |   5.309 |  101.262 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.952 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.917 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.779 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.567 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.074 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.976 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.711 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -94.617 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.427 | 
     | U0_RegFile/\Reg_File_reg[14][4]  | CK ^       | SDFFRX1M   | 0.368 | 0.071 |   1.596 |  -94.356 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.583
- Setup                         0.334
+ Phase Shift                 100.000
= Required Time               101.249
- Arrival Time                  5.296
= Slack Time                   95.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.952 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.836 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.756 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.458 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.348 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.280 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.236 | 
     | U0_RegFile/\Reg_File_reg[10][2]                  | RN ^         | SDFFRX1M  | 1.195 | 0.013 |   5.296 |  101.249 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.953 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.917 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.779 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.567 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.075 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.976 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.711 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -94.617 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.427 | 
     | U0_RegFile/\Reg_File_reg[10][2]  | CK ^       | SDFFRX1M   | 0.370 | 0.058 |   1.583 |  -94.369 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[8][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[8][2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.585
- Setup                         0.321
+ Phase Shift                 100.000
= Required Time               101.264
- Arrival Time                  5.307
= Slack Time                   95.957
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.957 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.841 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.761 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.462 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.352 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.285 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.241 | 
     | U0_RegFile/\Reg_File_reg[8][2]                   | RN ^         | SDFFRQX2M | 1.195 | 0.023 |   5.307 |  101.264 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.957 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.922 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.784 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.572 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.079 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.981 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.715 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.622 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.432 | 
     | U0_RegFile/\Reg_File_reg[8][2]   | CK ^       | SDFFRQX2M  | 0.369 | 0.060 |   1.585 |  -94.372 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[8][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[8][3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.585
- Setup                         0.321
+ Phase Shift                 100.000
= Required Time               101.264
- Arrival Time                  5.307
= Slack Time                   95.957
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.957 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.841 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.761 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.462 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.352 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.285 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.241 | 
     | U0_RegFile/\Reg_File_reg[8][3]                   | RN ^         | SDFFRQX2M | 1.195 | 0.023 |   5.307 |  101.264 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.957 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.922 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.784 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.572 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.079 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.981 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.716 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.335 |  -94.622 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.432 | 
     | U0_RegFile/\Reg_File_reg[8][3]   | CK ^       | SDFFRQX2M  | 0.369 | 0.060 |   1.585 |  -94.372 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.594
- Setup                         0.335
+ Phase Shift                 100.000
= Required Time               101.259
- Arrival Time                  5.302
= Slack Time                   95.957
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.957 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.225 | 0.884 |   0.884 |   96.841 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.218 | 0.920 |   1.803 |   97.761 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.948 | 0.702 |   2.505 |   98.463 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.151 | 0.890 |   3.395 |   99.353 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.132 | 0.932 |   4.328 |  100.285 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.195 | 0.956 |   5.284 |  101.241 | 
     | U0_RegFile/\Reg_File_reg[14][3]                  | RN ^         | SDFFRX1M  | 1.195 | 0.018 |   5.302 |  101.259 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.958 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.036 |   0.035 |  -95.922 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.068 | 0.138 |   0.173 |  -95.784 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.218 | 0.212 |   0.385 |  -95.572 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.634 | 0.493 |   0.878 |  -95.080 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.119 | 0.099 |   0.976 |  -94.981 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.211 | 0.265 |   1.242 |  -94.716 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   1.336 |  -94.622 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   1.525 |  -94.432 | 
     | U0_RegFile/\Reg_File_reg[14][3]  | CK ^       | SDFFRX1M   | 0.368 | 0.069 |   1.594 |  -94.363 | 
     +-------------------------------------------------------------------------------------------------+ 

