#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr  2 17:01:58 2019
# Process ID: 32331
# Current directory: /home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.runs/impl_1
# Command line: vivado -log mainBlockDesign_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mainBlockDesign_wrapper.tcl -notrace
# Log file: /home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.runs/impl_1/mainBlockDesign_wrapper.vdi
# Journal file: /home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mainBlockDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vision/Documents/Vivado/2018.2_IP/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top mainBlockDesign_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0.dcp' for cell 'mainBlockDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/mainBlockDesign_dvi2rgb_0_0.dcp' for cell 'mainBlockDesign_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/mainBlockDesign_rgb2dvi_0_0.dcp' for cell 'mainBlockDesign_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_xlconstant_0_0/mainBlockDesign_xlconstant_0_0.dcp' for cell 'mainBlockDesign_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'mainBlockDesign_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'mainBlockDesign_i/dvi2rgb_0/U0'
Parsing XDC File [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0_board.xdc] for cell 'mainBlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0_board.xdc] for cell 'mainBlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0.xdc] for cell 'mainBlockDesign_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2128.016 ; gain = 535.594 ; free physical = 22758 ; free virtual = 57202
Finished Parsing XDC File [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_clk_wiz_0_0/mainBlockDesign_clk_wiz_0_0.xdc] for cell 'mainBlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'mainBlockDesign_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'mainBlockDesign_i/rgb2dvi_0/U0'
Parsing XDC File [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
Parsing XDC File [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'mainBlockDesign_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/ip/mainBlockDesign_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'mainBlockDesign_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2128.016 ; gain = 897.785 ; free physical = 22760 ; free virtual = 57204
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2192.047 ; gain = 64.031 ; free physical = 22752 ; free virtual = 57195

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 10e14608c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2192.047 ; gain = 0.000 ; free physical = 22752 ; free virtual = 57195

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d1f68930

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2192.047 ; gain = 0.000 ; free physical = 22752 ; free virtual = 57196
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d1f68930

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2192.047 ; gain = 0.000 ; free physical = 22752 ; free virtual = 57196
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d6f14c39

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2192.047 ; gain = 0.000 ; free physical = 22753 ; free virtual = 57196
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mainBlockDesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net mainBlockDesign_i/rgb2dvi_0/U0/PixelClkIO
INFO: [Opt 31-194] Inserted BUFG mainBlockDesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net mainBlockDesign_i/rgb2dvi_0/U0/SerialClkIO
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: a9159b5f

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2192.047 ; gain = 0.000 ; free physical = 22753 ; free virtual = 57196
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 4c72c40e

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2192.047 ; gain = 0.000 ; free physical = 22753 ; free virtual = 57196
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 4c72c40e

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2192.047 ; gain = 0.000 ; free physical = 22753 ; free virtual = 57196
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.047 ; gain = 0.000 ; free physical = 22753 ; free virtual = 57196
Ending Logic Optimization Task | Checksum: 4c72c40e

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2192.047 ; gain = 0.000 ; free physical = 22753 ; free virtual = 57196

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 4c72c40e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2192.047 ; gain = 0.000 ; free physical = 22753 ; free virtual = 57196

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 4c72c40e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.047 ; gain = 0.000 ; free physical = 22753 ; free virtual = 57196
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2192.047 ; gain = 0.000 ; free physical = 22750 ; free virtual = 57194
INFO: [Common 17-1381] The checkpoint '/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.runs/impl_1/mainBlockDesign_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mainBlockDesign_wrapper_drc_opted.rpt -pb mainBlockDesign_wrapper_drc_opted.pb -rpx mainBlockDesign_wrapper_drc_opted.rpx
Command: report_drc -file mainBlockDesign_wrapper_drc_opted.rpt -pb mainBlockDesign_wrapper_drc_opted.pb -rpx mainBlockDesign_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.runs/impl_1/mainBlockDesign_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.074 ; gain = 0.000 ; free physical = 22736 ; free virtual = 57180
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3059553f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2263.074 ; gain = 0.000 ; free physical = 22736 ; free virtual = 57180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.074 ; gain = 0.000 ; free physical = 22736 ; free virtual = 57180

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1987a916c

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2263.074 ; gain = 0.000 ; free physical = 22734 ; free virtual = 57178

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2900ae553

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2263.074 ; gain = 0.000 ; free physical = 22730 ; free virtual = 57175

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2900ae553

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2263.074 ; gain = 0.000 ; free physical = 22730 ; free virtual = 57175
Phase 1 Placer Initialization | Checksum: 2900ae553

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2263.074 ; gain = 0.000 ; free physical = 22730 ; free virtual = 57175

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f964cfe6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2302.117 ; gain = 39.043 ; free physical = 22719 ; free virtual = 57163

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2310.121 ; gain = 0.000 ; free physical = 22712 ; free virtual = 57157

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1aac59775

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22712 ; free virtual = 57157
Phase 2 Global Placement | Checksum: 21842c4af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22711 ; free virtual = 57155

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21842c4af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22711 ; free virtual = 57155

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23c0dac50

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22712 ; free virtual = 57156

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f58cf5ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22712 ; free virtual = 57156

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c72fbe77

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22712 ; free virtual = 57156

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cae31581

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22710 ; free virtual = 57154

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 227311bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22710 ; free virtual = 57154

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 227311bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22710 ; free virtual = 57154
Phase 3 Detail Placement | Checksum: 227311bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22710 ; free virtual = 57154

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18d1db22f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18d1db22f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22710 ; free virtual = 57155
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.211. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10d53d3e5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22710 ; free virtual = 57155
Phase 4.1 Post Commit Optimization | Checksum: 10d53d3e5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22710 ; free virtual = 57155

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10d53d3e5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22710 ; free virtual = 57155

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10d53d3e5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22710 ; free virtual = 57155

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e8b26a2f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22710 ; free virtual = 57155
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e8b26a2f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22710 ; free virtual = 57155
Ending Placer Task | Checksum: e393b7c8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2310.121 ; gain = 47.047 ; free physical = 22726 ; free virtual = 57170
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2310.121 ; gain = 0.000 ; free physical = 22722 ; free virtual = 57169
INFO: [Common 17-1381] The checkpoint '/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.runs/impl_1/mainBlockDesign_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mainBlockDesign_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2310.121 ; gain = 0.000 ; free physical = 22714 ; free virtual = 57159
INFO: [runtcl-4] Executing : report_utilization -file mainBlockDesign_wrapper_utilization_placed.rpt -pb mainBlockDesign_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2310.121 ; gain = 0.000 ; free physical = 22723 ; free virtual = 57168
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mainBlockDesign_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2310.121 ; gain = 0.000 ; free physical = 22723 ; free virtual = 57168
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: be38ec48 ConstDB: 0 ShapeSum: 255acb80 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1210cc7f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2310.121 ; gain = 0.000 ; free physical = 22582 ; free virtual = 57027
Post Restoration Checksum: NetGraph: 667fde1 NumContArr: ba8ce9e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1210cc7f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2310.121 ; gain = 0.000 ; free physical = 22582 ; free virtual = 57027

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1210cc7f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2315.734 ; gain = 5.613 ; free physical = 22550 ; free virtual = 56995

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1210cc7f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2315.734 ; gain = 5.613 ; free physical = 22550 ; free virtual = 56995
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ffd940dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22545 ; free virtual = 56990
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.189  | TNS=0.000  | WHS=-0.201 | THS=-11.582|

Phase 2 Router Initialization | Checksum: 9bb6de5e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22544 ; free virtual = 56989

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 158b89afa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22546 ; free virtual = 56991

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.747  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1053c0df6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22545 ; free virtual = 56990
Phase 4 Rip-up And Reroute | Checksum: 1053c0df6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22545 ; free virtual = 56990

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1053c0df6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22545 ; free virtual = 56990

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1053c0df6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22545 ; free virtual = 56990
Phase 5 Delay and Skew Optimization | Checksum: 1053c0df6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22545 ; free virtual = 56990

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1114d54af

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22545 ; free virtual = 56990
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.902  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1114d54af

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22545 ; free virtual = 56990
Phase 6 Post Hold Fix | Checksum: 1114d54af

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22545 ; free virtual = 56990

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.225018 %
  Global Horizontal Routing Utilization  = 0.118577 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 178889969

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22545 ; free virtual = 56990

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 178889969

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22544 ; free virtual = 56989

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c1f5c0cf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22544 ; free virtual = 56989

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.902  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c1f5c0cf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22544 ; free virtual = 56989
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22577 ; free virtual = 57022

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2333.789 ; gain = 23.668 ; free physical = 22574 ; free virtual = 57019
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2333.789 ; gain = 0.000 ; free physical = 22570 ; free virtual = 57018
INFO: [Common 17-1381] The checkpoint '/home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.runs/impl_1/mainBlockDesign_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mainBlockDesign_wrapper_drc_routed.rpt -pb mainBlockDesign_wrapper_drc_routed.pb -rpx mainBlockDesign_wrapper_drc_routed.rpx
Command: report_drc -file mainBlockDesign_wrapper_drc_routed.rpt -pb mainBlockDesign_wrapper_drc_routed.pb -rpx mainBlockDesign_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.runs/impl_1/mainBlockDesign_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mainBlockDesign_wrapper_methodology_drc_routed.rpt -pb mainBlockDesign_wrapper_methodology_drc_routed.pb -rpx mainBlockDesign_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mainBlockDesign_wrapper_methodology_drc_routed.rpt -pb mainBlockDesign_wrapper_methodology_drc_routed.pb -rpx mainBlockDesign_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_Zybo-Z20/mainVideoProcessing_Zybo-Z20.runs/impl_1/mainBlockDesign_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mainBlockDesign_wrapper_power_routed.rpt -pb mainBlockDesign_wrapper_power_summary_routed.pb -rpx mainBlockDesign_wrapper_power_routed.rpx
Command: report_power -file mainBlockDesign_wrapper_power_routed.rpt -pb mainBlockDesign_wrapper_power_summary_routed.pb -rpx mainBlockDesign_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mainBlockDesign_wrapper_route_status.rpt -pb mainBlockDesign_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mainBlockDesign_wrapper_timing_summary_routed.rpt -pb mainBlockDesign_wrapper_timing_summary_routed.pb -rpx mainBlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mainBlockDesign_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file mainBlockDesign_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mainBlockDesign_wrapper_bus_skew_routed.rpt -pb mainBlockDesign_wrapper_bus_skew_routed.pb -rpx mainBlockDesign_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force mainBlockDesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mainBlockDesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2682.141 ; gain = 220.254 ; free physical = 22527 ; free virtual = 56979
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 17:03:12 2019...
