Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_038.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3323976 heartbeat IPC: 3.00845 cumulative IPC: 3.00845 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 6651167 heartbeat IPC: 3.00554 cumulative IPC: 3.00699 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9974301 heartbeat IPC: 3.00921 cumulative IPC: 3.00773 (Simulation time: 0 hr 1 min 16 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 13301844 heartbeat IPC: 3.00522 cumulative IPC: 3.0071 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 16627521 heartbeat IPC: 3.00691 cumulative IPC: 3.00706 (Simulation time: 0 hr 2 min 4 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 16627521 (Simulation time: 0 hr 2 min 4 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 23091013 heartbeat IPC: 1.54715 cumulative IPC: 1.54715 (Simulation time: 0 hr 2 min 30 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 29488820 heartbeat IPC: 1.56304 cumulative IPC: 1.55505 (Simulation time: 0 hr 2 min 58 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 35916874 heartbeat IPC: 1.55568 cumulative IPC: 1.55526 (Simulation time: 0 hr 3 min 25 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 42343063 heartbeat IPC: 1.55613 cumulative IPC: 1.55548 (Simulation time: 0 hr 3 min 51 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/tongjie/ChampSim-master/ipc1_public/server_038.champsimtrace.xz
Heartbeat CPU 0 instructions: 100000002 cycles: 48799955 heartbeat IPC: 1.54873 cumulative IPC: 1.55413 (Simulation time: 0 hr 4 min 17 sec) 
Finished CPU 0 instructions: 50000001 cycles: 32172434 cumulative IPC: 1.55413 (Simulation time: 0 hr 4 min 17 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.55413 instructions: 50000001 cycles: 32172434
L1D TOTAL     ACCESS:   18715749  HIT:   17733394  MISS:     982355
L1D LOAD      ACCESS:    6369673  HIT:    5876258  MISS:     493415
L1D RFO       ACCESS:    6211981  HIT:    6147713  MISS:      64268
L1D PREFETCH  ACCESS:    6134095  HIT:    5709423  MISS:     424672
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   15478514  ISSUED:   15066986  USEFUL:     237497  USELESS:     619515
L1D AVERAGE MISS LATENCY: 29.2749 cycles
L1I TOTAL     ACCESS:   14229745  HIT:   10010021  MISS:    4219724
L1I LOAD      ACCESS:    9309665  HIT:    9028808  MISS:     280857
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    4920080  HIT:     981213  MISS:    3938867
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   61254528  ISSUED:   28636883  USEFUL:    7536193  USELESS:     306397
L1I AVERAGE MISS LATENCY: 15.2153 cycles
L2C TOTAL     ACCESS:    7489528  HIT:    7178187  MISS:     311341
L2C LOAD      ACCESS:     685738  HIT:     541328  MISS:     144410
L2C RFO       ACCESS:      63982  HIT:      35906  MISS:      28076
L2C PREFETCH  ACCESS:    6448117  HIT:    6310016  MISS:     138101
L2C WRITEBACK ACCESS:     291691  HIT:     290937  MISS:        754
L2C PREFETCH  REQUESTED:   12015677  ISSUED:   11871569  USEFUL:      11858  USELESS:     261023
L2C AVERAGE MISS LATENCY: 45.5292 cycles
LLC TOTAL     ACCESS:    1686678  HIT:    1634707  MISS:      51971
LLC LOAD      ACCESS:     144400  HIT:     131041  MISS:      13359
LLC RFO       ACCESS:      28075  HIT:      22828  MISS:       5247
LLC PREFETCH  ACCESS:    1370682  HIT:    1337724  MISS:      32958
LLC WRITEBACK ACCESS:     143521  HIT:     143114  MISS:        407
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       7069  USELESS:      49561
LLC AVERAGE MISS LATENCY: 164.494 cycles
Major fault: 0 Minor fault: 5526
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       8003  ROW_BUFFER_MISS:      43560
 DBUS_CONGESTED:      21369
 WQ ROW_BUFFER_HIT:       1205  ROW_BUFFER_MISS:      10995  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.9279% MPKI: 0.12968 Average ROB Occupancy at Mispredict: 242

Branch types
NOT_BRANCH: 41006320 82.0126%
BRANCH_DIRECT_JUMP: 541914 1.08383%
BRANCH_INDIRECT: 59690 0.11938%
BRANCH_CONDITIONAL: 5915845 11.8317%
BRANCH_DIRECT_CALL: 1003588 2.00718%
BRANCH_INDIRECT_CALL: 234499 0.468998%
BRANCH_RETURN: 1238071 2.47614%
BRANCH_OTHER: 0 0%

