# Integrate a Vivado HLS IP with AXI4-MM interface
## Overview
In [T4.2](T4.2.md), we introduce how to integrate a Vivado HLS IP with AXI4-MM interface in a Zynq SoC design. The procedure for integrating an IP is complicated and boring, and thus SDSoC is designed to solve this problem.
## Baseline
The code can be found in [<src/T4.2/src/vadd.cpp>](src/T4.2/src/vadd.cpp)
```
void vadd(int *a, int *b, int *o, int size)
{
#pragma HLS INTERFACE m_axi depth=2048 port=a offset=slave bundle=input
#pragma HLS INTERFACE m_axi depth=2048 port=b offset=slave bundle=input
#pragma HLS INTERFACE m_axi depth=2048 port=o offset=slave bundle=output
#pragma HLS INTERFACE s_axilite register port=size
#pragma HLS INTERFACE s_axilite register port=return

	int A[DATA_SIZE];
	int B[DATA_SIZE];
	int O[DATA_SIZE];
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		A[i] = a[i];
	}
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		B[i] = b[i];
	}
  vadd: for(int i = 0; i < size; i++) 
  {
#pragma HLS PIPELINE
    O[i] = A[i] + B[i];
  }
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		o[i] = O[i];
	}
}
```
```
void vadd(int *a, int *b, int *o, int size)
{
#pragma HLS INTERFACE m_axi depth=2048 port=a offset=slave bundle=input
#pragma HLS INTERFACE m_axi depth=2048 port=b offset=slave bundle=input
#pragma HLS INTERFACE m_axi depth=2048 port=o offset=slave bundle=output
#pragma HLS INTERFACE s_axilite register port=size
#pragma HLS INTERFACE s_axilite register port=return
#pragma HLS DATAFLOW
	int A[DATA_SIZE];
	int B[DATA_SIZE];
	int O[DATA_SIZE];
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		A[i] = a[i];
	}
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		B[i] = b[i];
	}
  vadd: for(int i = 0; i < size; i++) 
  {
#pragma HLS PIPELINE
    O[i] = A[i] + B[i];
  }
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		o[i] = O[i];
	}
}
```
- Add dataflow but two inputs have dependency.
```
void vadd(int *a, int *b, int *o, int size)
{
#pragma HLS INTERFACE m_axi depth=2048 port=a offset=slave bundle=input
#pragma HLS INTERFACE m_axi depth=2048 port=b offset=slave bundle=input
#pragma HLS INTERFACE m_axi depth=2048 port=o offset=slave bundle=output
#pragma HLS INTERFACE s_axilite register port=size
#pragma HLS INTERFACE s_axilite register port=return

	int A[DATA_SIZE];
	int B[DATA_SIZE];
	int O[DATA_SIZE];
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		A[i] = a[i];
		B[i] = b[i];
	}
    vadd: for(int i = 0; i < size; i++) {
        #pragma HLS PIPELINE
        O[i] = A[i] + B[i];
    }
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		o[i] = O[i];
	}
}
```
```
void vadd(int *a, int *b, int *o, int size)
{
#pragma HLS INTERFACE m_axi depth=2048 port=a offset=slave bundle=input
#pragma HLS INTERFACE m_axi depth=2048 port=b offset=slave bundle=input
#pragma HLS INTERFACE m_axi depth=2048 port=o offset=slave bundle=output
#pragma HLS INTERFACE s_axilite register port=size
#pragma HLS INTERFACE s_axilite register port=return
#pragma HLS DATAFLOW
	int A[DATA_SIZE];
	int B[DATA_SIZE];
	int O[DATA_SIZE];
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		A[i] = a[i];
		B[i] = b[i];
	}
    vadd: for(int i = 0; i < size; i++) {
        #pragma HLS PIPELINE
        O[i] = A[i] + B[i];
    }
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		o[i] = O[i];
	}
}
```
- No dataflow and two inputs do not have dependency.
```
void vadd(int *a, int *b, int *o, int size)
{
#pragma HLS INTERFACE m_axi depth=2048 port=a offset=slave bundle=a
#pragma HLS INTERFACE m_axi depth=2048 port=b offset=slave bundle=b
#pragma HLS INTERFACE m_axi depth=2048 port=o offset=slave bundle=o
#pragma HLS INTERFACE s_axilite register port=size
#pragma HLS INTERFACE s_axilite register port=return

	int A[DATA_SIZE];
	int B[DATA_SIZE];
	int O[DATA_SIZE];
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		A[i] = a[i];
		B[i] = b[i];
	}
    vadd: for(int i = 0; i < size; i++) {
        #pragma HLS PIPELINE
        O[i] = A[i] + B[i];
    }
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		o[i] = O[i];
	}
}
```
```
void vadd(int *a, int *b, int *o, int size)
{
#pragma HLS INTERFACE m_axi depth=2048 port=a offset=slave bundle=a
#pragma HLS INTERFACE m_axi depth=2048 port=b offset=slave bundle=b
#pragma HLS INTERFACE m_axi depth=2048 port=o offset=slave bundle=o
#pragma HLS INTERFACE s_axilite register port=size
#pragma HLS INTERFACE s_axilite register port=return

	int A[DATA_SIZE];
	int B[DATA_SIZE];
	int O[DATA_SIZE];
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		A[i] = a[i];
	}
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		B[i] = b[i];
	}
    vadd: for(int i = 0; i < size; i++) {
        #pragma HLS PIPELINE
        O[i] = A[i] + B[i];
    }
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		o[i] = O[i];
	}
}
```
47us
- Dataflow and two inputs do not have dependency.
```
void vadd(int *a, int *b, int *o, int size)
{
#pragma HLS INTERFACE m_axi depth=2048 port=a offset=slave bundle=a
#pragma HLS INTERFACE m_axi depth=2048 port=b offset=slave bundle=b
#pragma HLS INTERFACE m_axi depth=2048 port=o offset=slave bundle=o
#pragma HLS INTERFACE s_axilite register port=size
#pragma HLS INTERFACE s_axilite register port=return
#pragma HLS DATAFLOW
	int A[DATA_SIZE];
	int B[DATA_SIZE];
	int O[DATA_SIZE];
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		A[i] = a[i];
	}
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		B[i] = b[i];
	}
    vadd: for(int i = 0; i < size; i++) {
        #pragma HLS PIPELINE
        O[i] = A[i] + B[i];
    }
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		o[i] = O[i];
	}
}
```
- Dataflow and two inputs do not have dependency.
```
void vadd(int *a, int *b, int *o, int size)
{
#pragma HLS INTERFACE m_axi depth=2048 port=a offset=slave bundle=a
#pragma HLS INTERFACE m_axi depth=2048 port=b offset=slave bundle=b
#pragma HLS INTERFACE m_axi depth=2048 port=o offset=slave bundle=o
#pragma HLS INTERFACE s_axilite register port=size
#pragma HLS INTERFACE s_axilite register port=return
#pragma HLS DATAFLOW
	int A[DATA_SIZE];
	int B[DATA_SIZE];
	int O[DATA_SIZE];
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		A[i] = a[i];
		B[i] = b[i];
	}
    vadd: for(int i = 0; i < size; i++) {
        #pragma HLS PIPELINE
        O[i] = A[i] + B[i];
    }
	for(int i = 0; i < size; i++)
	{
#pragma HLS PIPELINE
		o[i] = O[i];
	}
}
```
20us