#
SIMULATOR CLOCKPIN 24

SHIFTIN DATAPIN 18
SHIFTIN SHLDPIN 25
SHIFTIN INHPIN 14

SHIFTOUT DATAPIN 23
SHIFTOUT LATCHPIN 8
 
SHIFT7219 DATAPIN 15
SHIFT7219 LOADPIN 7

# Max 7219 registers - add next in chain on the top
7219 M_VS 0
7219 M_ALT 0

# Individual displays linked to registers
7SEG VS M_VS 5 0 %05d
7SEG ALT M_ALT 5 0 %5d

# Shift out registers - add next in chain on the top
SO SO_FCU_RIGHT
#SO SO_FCU_MIDDLE
#SO SO_FCU_LEFT

# Shift in registers
SI SI_FCU_RIGHT1
SI SI_FCU_RIGHT2
#SI SI_FCU_LEFT

# Output bits within shift out registers
BO EXPED_A SO_FCU_RIGHT 7

# Input bits within shift in registers
BI EXPED SI_FCU_RIGHT2 F
BI APPR SI_FCU_RIGHT2 E
BI METRIC SI_FCU_RIGHT2 G

# Rotary encoders - bit A, bit B
RE RE_ALT SI_FCU_RIGHT1 3 1
