module halfadd(a,b,s,cout);

input a,b;
output s,cout;

wire s,cout;

xor xg(s,a,b);
and ag(cout,a,b);

endmodule;
