
[options]
isa rv32i
nret 1 
solver boolector
mode bmc

[depth]
reg     2   <INSERT_DEPTH>

[defines]
`define YOSYS
`define DEBUG
`define CHUNKSIZE 8
`define RISCV_FORMAL_ALIGNED_MEM

[verilog-files]
@basedir@/cores/@core@/rtl/fazyrv_cmp.v
@basedir@/cores/@core@/rtl/fazyrv_fadd.v
@basedir@/cores/@core@/rtl/fazyrv_hadd.v
@basedir@/cores/@core@/rtl/fazyrv_alu.sv
@basedir@/cores/@core@/rtl/fazyrv_ram_sp.sv
@basedir@/cores/@core@/rtl/fazyrv_ram_dp.sv
@basedir@/cores/@core@/rtl/fazyrv_rf_lut.sv
@basedir@/cores/@core@/rtl/fazyrv_rf.sv
@basedir@/cores/@core@/rtl/fazyrv_shftreg.sv
@basedir@/cores/@core@/rtl/fazyrv_spm_d.sv
@basedir@/cores/@core@/rtl/fazyrv_cntrl.sv
@basedir@/cores/@core@/rtl/fazyrv_core.sv
@basedir@/cores/@core@/rtl/fazyrv_top.sv
@basedir@/cores/@core@/rtl/fazyrv_decode.sv
@basedir@/cores/@core@/rtl/fazyrv_decode_mem1.sv
@basedir@/cores/@core@/rtl/fazyrv_pc.sv
@basedir@/cores/@core@/rtl/fazyrv_spm_a.sv
@basedir@/cores/@core@/wrapper.sv
