Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec  6 05:48:52 2020
| Host         : LAPTOP-FAU9B8M9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topModule_timing_summary_routed.rpt -pb topModule_timing_summary_routed.pb -rpx topModule_timing_summary_routed.rpx -warn_on_violation
| Design       : topModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk25mHz/divided_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.348        0.000                      0                   33        0.099        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.348        0.000                      0                   33        0.099        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 clk25mHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.626ns (46.933%)  route 2.969ns (53.067%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk25mHz/clock
    SLICE_X34Y48         FDCE                                         r  clk25mHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  clk25mHz/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.282    clk25mHz/counter_reg[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.406 r  clk25mHz/divided_clock_i_9/O
                         net (fo=1, routed)           0.401     6.807    clk25mHz/divided_clock_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  clk25mHz/divided_clock_i_7/O
                         net (fo=1, routed)           0.405     7.336    clk25mHz/divided_clock_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  clk25mHz/divided_clock_i_3/O
                         net (fo=1, routed)           0.775     8.235    clk25mHz/divided_clock_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  clk25mHz/divided_clock_i_2/O
                         net (fo=2, routed)           0.710     9.069    clk25mHz/divided_clock_i_2_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.116     9.185 r  clk25mHz/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     9.185    clk25mHz/counter[0]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.656 r  clk25mHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    clk25mHz/counter_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.773 r  clk25mHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    clk25mHz/counter_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  clk25mHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    clk25mHz/counter_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  clk25mHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    clk25mHz/counter_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.124    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.358 r  clk25mHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.358    clk25mHz/counter_reg[24]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.681 r  clk25mHz/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.681    clk25mHz/counter_reg[28]_i_1_n_6
    SLICE_X34Y52         FDCE                                         r  clk25mHz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk25mHz/clock
    SLICE_X34Y52         FDCE                                         r  clk25mHz/counter_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109    15.029    clk25mHz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 clk25mHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.618ns (46.857%)  route 2.969ns (53.143%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk25mHz/clock
    SLICE_X34Y48         FDCE                                         r  clk25mHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  clk25mHz/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.282    clk25mHz/counter_reg[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.406 r  clk25mHz/divided_clock_i_9/O
                         net (fo=1, routed)           0.401     6.807    clk25mHz/divided_clock_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  clk25mHz/divided_clock_i_7/O
                         net (fo=1, routed)           0.405     7.336    clk25mHz/divided_clock_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  clk25mHz/divided_clock_i_3/O
                         net (fo=1, routed)           0.775     8.235    clk25mHz/divided_clock_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  clk25mHz/divided_clock_i_2/O
                         net (fo=2, routed)           0.710     9.069    clk25mHz/divided_clock_i_2_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.116     9.185 r  clk25mHz/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     9.185    clk25mHz/counter[0]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.656 r  clk25mHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    clk25mHz/counter_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.773 r  clk25mHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    clk25mHz/counter_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  clk25mHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    clk25mHz/counter_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  clk25mHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    clk25mHz/counter_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.124    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.358 r  clk25mHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.358    clk25mHz/counter_reg[24]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.673 r  clk25mHz/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.673    clk25mHz/counter_reg[28]_i_1_n_4
    SLICE_X34Y52         FDCE                                         r  clk25mHz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk25mHz/clock
    SLICE_X34Y52         FDCE                                         r  clk25mHz/counter_reg[31]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109    15.029    clk25mHz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 clk25mHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 2.542ns (46.124%)  route 2.969ns (53.876%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk25mHz/clock
    SLICE_X34Y48         FDCE                                         r  clk25mHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  clk25mHz/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.282    clk25mHz/counter_reg[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.406 r  clk25mHz/divided_clock_i_9/O
                         net (fo=1, routed)           0.401     6.807    clk25mHz/divided_clock_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  clk25mHz/divided_clock_i_7/O
                         net (fo=1, routed)           0.405     7.336    clk25mHz/divided_clock_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  clk25mHz/divided_clock_i_3/O
                         net (fo=1, routed)           0.775     8.235    clk25mHz/divided_clock_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  clk25mHz/divided_clock_i_2/O
                         net (fo=2, routed)           0.710     9.069    clk25mHz/divided_clock_i_2_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.116     9.185 r  clk25mHz/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     9.185    clk25mHz/counter[0]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.656 r  clk25mHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    clk25mHz/counter_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.773 r  clk25mHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    clk25mHz/counter_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  clk25mHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    clk25mHz/counter_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  clk25mHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    clk25mHz/counter_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.124    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.358 r  clk25mHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.358    clk25mHz/counter_reg[24]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.597 r  clk25mHz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.597    clk25mHz/counter_reg[28]_i_1_n_5
    SLICE_X34Y52         FDCE                                         r  clk25mHz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk25mHz/clock
    SLICE_X34Y52         FDCE                                         r  clk25mHz/counter_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109    15.029    clk25mHz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 clk25mHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 2.522ns (45.928%)  route 2.969ns (54.072%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk25mHz/clock
    SLICE_X34Y48         FDCE                                         r  clk25mHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  clk25mHz/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.282    clk25mHz/counter_reg[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.406 r  clk25mHz/divided_clock_i_9/O
                         net (fo=1, routed)           0.401     6.807    clk25mHz/divided_clock_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  clk25mHz/divided_clock_i_7/O
                         net (fo=1, routed)           0.405     7.336    clk25mHz/divided_clock_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  clk25mHz/divided_clock_i_3/O
                         net (fo=1, routed)           0.775     8.235    clk25mHz/divided_clock_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  clk25mHz/divided_clock_i_2/O
                         net (fo=2, routed)           0.710     9.069    clk25mHz/divided_clock_i_2_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.116     9.185 r  clk25mHz/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     9.185    clk25mHz/counter[0]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.656 r  clk25mHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    clk25mHz/counter_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.773 r  clk25mHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    clk25mHz/counter_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  clk25mHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    clk25mHz/counter_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  clk25mHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    clk25mHz/counter_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.124    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.358 r  clk25mHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.358    clk25mHz/counter_reg[24]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.577 r  clk25mHz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.577    clk25mHz/counter_reg[28]_i_1_n_7
    SLICE_X34Y52         FDCE                                         r  clk25mHz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk25mHz/clock
    SLICE_X34Y52         FDCE                                         r  clk25mHz/counter_reg[28]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109    15.029    clk25mHz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 clk25mHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.509ns (45.800%)  route 2.969ns (54.200%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk25mHz/clock
    SLICE_X34Y48         FDCE                                         r  clk25mHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  clk25mHz/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.282    clk25mHz/counter_reg[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.406 r  clk25mHz/divided_clock_i_9/O
                         net (fo=1, routed)           0.401     6.807    clk25mHz/divided_clock_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  clk25mHz/divided_clock_i_7/O
                         net (fo=1, routed)           0.405     7.336    clk25mHz/divided_clock_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  clk25mHz/divided_clock_i_3/O
                         net (fo=1, routed)           0.775     8.235    clk25mHz/divided_clock_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  clk25mHz/divided_clock_i_2/O
                         net (fo=2, routed)           0.710     9.069    clk25mHz/divided_clock_i_2_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.116     9.185 r  clk25mHz/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     9.185    clk25mHz/counter[0]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.656 r  clk25mHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    clk25mHz/counter_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.773 r  clk25mHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    clk25mHz/counter_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  clk25mHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    clk25mHz/counter_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  clk25mHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    clk25mHz/counter_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.124    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.564 r  clk25mHz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.564    clk25mHz/counter_reg[24]_i_1_n_6
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk25mHz/clock
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109    15.029    clk25mHz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 clk25mHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 2.501ns (45.721%)  route 2.969ns (54.279%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk25mHz/clock
    SLICE_X34Y48         FDCE                                         r  clk25mHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  clk25mHz/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.282    clk25mHz/counter_reg[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.406 r  clk25mHz/divided_clock_i_9/O
                         net (fo=1, routed)           0.401     6.807    clk25mHz/divided_clock_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  clk25mHz/divided_clock_i_7/O
                         net (fo=1, routed)           0.405     7.336    clk25mHz/divided_clock_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  clk25mHz/divided_clock_i_3/O
                         net (fo=1, routed)           0.775     8.235    clk25mHz/divided_clock_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  clk25mHz/divided_clock_i_2/O
                         net (fo=2, routed)           0.710     9.069    clk25mHz/divided_clock_i_2_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.116     9.185 r  clk25mHz/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     9.185    clk25mHz/counter[0]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.656 r  clk25mHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    clk25mHz/counter_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.773 r  clk25mHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    clk25mHz/counter_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  clk25mHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    clk25mHz/counter_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  clk25mHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    clk25mHz/counter_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.124    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.556 r  clk25mHz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.556    clk25mHz/counter_reg[24]_i_1_n_4
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk25mHz/clock
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109    15.029    clk25mHz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 clk25mHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 2.425ns (44.956%)  route 2.969ns (55.044%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk25mHz/clock
    SLICE_X34Y48         FDCE                                         r  clk25mHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  clk25mHz/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.282    clk25mHz/counter_reg[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.406 r  clk25mHz/divided_clock_i_9/O
                         net (fo=1, routed)           0.401     6.807    clk25mHz/divided_clock_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  clk25mHz/divided_clock_i_7/O
                         net (fo=1, routed)           0.405     7.336    clk25mHz/divided_clock_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  clk25mHz/divided_clock_i_3/O
                         net (fo=1, routed)           0.775     8.235    clk25mHz/divided_clock_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  clk25mHz/divided_clock_i_2/O
                         net (fo=2, routed)           0.710     9.069    clk25mHz/divided_clock_i_2_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.116     9.185 r  clk25mHz/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     9.185    clk25mHz/counter[0]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.656 r  clk25mHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    clk25mHz/counter_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.773 r  clk25mHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    clk25mHz/counter_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  clk25mHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    clk25mHz/counter_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  clk25mHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    clk25mHz/counter_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.124    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.480 r  clk25mHz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.480    clk25mHz/counter_reg[24]_i_1_n_5
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk25mHz/clock
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109    15.029    clk25mHz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 clk25mHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.405ns (44.751%)  route 2.969ns (55.249%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk25mHz/clock
    SLICE_X34Y48         FDCE                                         r  clk25mHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  clk25mHz/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.282    clk25mHz/counter_reg[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.406 r  clk25mHz/divided_clock_i_9/O
                         net (fo=1, routed)           0.401     6.807    clk25mHz/divided_clock_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  clk25mHz/divided_clock_i_7/O
                         net (fo=1, routed)           0.405     7.336    clk25mHz/divided_clock_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  clk25mHz/divided_clock_i_3/O
                         net (fo=1, routed)           0.775     8.235    clk25mHz/divided_clock_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  clk25mHz/divided_clock_i_2/O
                         net (fo=2, routed)           0.710     9.069    clk25mHz/divided_clock_i_2_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.116     9.185 r  clk25mHz/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     9.185    clk25mHz/counter[0]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.656 r  clk25mHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    clk25mHz/counter_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.773 r  clk25mHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    clk25mHz/counter_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  clk25mHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    clk25mHz/counter_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  clk25mHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    clk25mHz/counter_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.124    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.241 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.460 r  clk25mHz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.460    clk25mHz/counter_reg[24]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk25mHz/clock
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[24]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109    15.029    clk25mHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 clk25mHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 2.392ns (44.617%)  route 2.969ns (55.383%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk25mHz/clock
    SLICE_X34Y48         FDCE                                         r  clk25mHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  clk25mHz/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.282    clk25mHz/counter_reg[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.406 r  clk25mHz/divided_clock_i_9/O
                         net (fo=1, routed)           0.401     6.807    clk25mHz/divided_clock_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  clk25mHz/divided_clock_i_7/O
                         net (fo=1, routed)           0.405     7.336    clk25mHz/divided_clock_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  clk25mHz/divided_clock_i_3/O
                         net (fo=1, routed)           0.775     8.235    clk25mHz/divided_clock_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  clk25mHz/divided_clock_i_2/O
                         net (fo=2, routed)           0.710     9.069    clk25mHz/divided_clock_i_2_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.116     9.185 r  clk25mHz/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     9.185    clk25mHz/counter[0]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.656 r  clk25mHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    clk25mHz/counter_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.773 r  clk25mHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    clk25mHz/counter_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  clk25mHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    clk25mHz/counter_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  clk25mHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    clk25mHz/counter_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.124    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.447 r  clk25mHz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.447    clk25mHz/counter_reg[20]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  clk25mHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk25mHz/clock
    SLICE_X34Y50         FDCE                                         r  clk25mHz/counter_reg[21]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109    15.029    clk25mHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 clk25mHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.384ns (44.534%)  route 2.969ns (55.466%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk25mHz/clock
    SLICE_X34Y48         FDCE                                         r  clk25mHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  clk25mHz/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.282    clk25mHz/counter_reg[15]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.406 r  clk25mHz/divided_clock_i_9/O
                         net (fo=1, routed)           0.401     6.807    clk25mHz/divided_clock_i_9_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  clk25mHz/divided_clock_i_7/O
                         net (fo=1, routed)           0.405     7.336    clk25mHz/divided_clock_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  clk25mHz/divided_clock_i_3/O
                         net (fo=1, routed)           0.775     8.235    clk25mHz/divided_clock_i_3_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  clk25mHz/divided_clock_i_2/O
                         net (fo=2, routed)           0.710     9.069    clk25mHz/divided_clock_i_2_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.116     9.185 r  clk25mHz/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     9.185    clk25mHz/counter[0]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.656 r  clk25mHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    clk25mHz/counter_reg[0]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.773 r  clk25mHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    clk25mHz/counter_reg[4]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.890 r  clk25mHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    clk25mHz/counter_reg[8]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.007 r  clk25mHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.007    clk25mHz/counter_reg[12]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.124    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.439 r  clk25mHz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.439    clk25mHz/counter_reg[20]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  clk25mHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    clk25mHz/clock
    SLICE_X34Y50         FDCE                                         r  clk25mHz/counter_reg[23]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109    15.029    clk25mHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  4.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clk25mHz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk25mHz/clock
    SLICE_X34Y49         FDCE                                         r  clk25mHz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  clk25mHz/counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.736    clk25mHz/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  clk25mHz/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    clk25mHz/counter_reg[20]_i_1_n_7
    SLICE_X34Y50         FDCE                                         r  clk25mHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk25mHz/clock
    SLICE_X34Y50         FDCE                                         r  clk25mHz/counter_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.847    clk25mHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk25mHz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk25mHz/clock
    SLICE_X34Y49         FDCE                                         r  clk25mHz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  clk25mHz/counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.736    clk25mHz/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  clk25mHz/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    clk25mHz/counter_reg[20]_i_1_n_5
    SLICE_X34Y50         FDCE                                         r  clk25mHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk25mHz/clock
    SLICE_X34Y50         FDCE                                         r  clk25mHz/counter_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.847    clk25mHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clk25mHz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk25mHz/clock
    SLICE_X34Y49         FDCE                                         r  clk25mHz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  clk25mHz/counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.736    clk25mHz/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  clk25mHz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    clk25mHz/counter_reg[20]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  clk25mHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk25mHz/clock
    SLICE_X34Y50         FDCE                                         r  clk25mHz/counter_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.847    clk25mHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk25mHz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk25mHz/clock
    SLICE_X34Y49         FDCE                                         r  clk25mHz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  clk25mHz/counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.736    clk25mHz/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  clk25mHz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    clk25mHz/counter_reg[20]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  clk25mHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk25mHz/clock
    SLICE_X34Y50         FDCE                                         r  clk25mHz/counter_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.847    clk25mHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk25mHz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk25mHz/clock
    SLICE_X34Y49         FDCE                                         r  clk25mHz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  clk25mHz/counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.736    clk25mHz/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  clk25mHz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    clk25mHz/counter_reg[24]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk25mHz/clock
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134     1.847    clk25mHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk25mHz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk25mHz/clock
    SLICE_X34Y49         FDCE                                         r  clk25mHz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  clk25mHz/counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.736    clk25mHz/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  clk25mHz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    clk25mHz/counter_reg[24]_i_1_n_5
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk25mHz/clock
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134     1.847    clk25mHz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clk25mHz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (78.012%)  route 0.127ns (21.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk25mHz/clock
    SLICE_X34Y49         FDCE                                         r  clk25mHz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  clk25mHz/counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.736    clk25mHz/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.022 r  clk25mHz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.022    clk25mHz/counter_reg[24]_i_1_n_6
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk25mHz/clock
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134     1.847    clk25mHz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clk25mHz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.088%)  route 0.127ns (21.912%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk25mHz/clock
    SLICE_X34Y49         FDCE                                         r  clk25mHz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  clk25mHz/counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.736    clk25mHz/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.024 r  clk25mHz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    clk25mHz/counter_reg[24]_i_1_n_4
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk25mHz/clock
    SLICE_X34Y51         FDCE                                         r  clk25mHz/counter_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134     1.847    clk25mHz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 clk25mHz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.163%)  route 0.127ns (21.836%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk25mHz/clock
    SLICE_X34Y49         FDCE                                         r  clk25mHz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  clk25mHz/counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.736    clk25mHz/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  clk25mHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    clk25mHz/counter_reg[24]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.026 r  clk25mHz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    clk25mHz/counter_reg[28]_i_1_n_7
    SLICE_X34Y52         FDCE                                         r  clk25mHz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk25mHz/clock
    SLICE_X34Y52         FDCE                                         r  clk25mHz/counter_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.134     1.847    clk25mHz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 clk25mHz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mHz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.643%)  route 0.127ns (21.357%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk25mHz/clock
    SLICE_X34Y49         FDCE                                         r  clk25mHz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  clk25mHz/counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.736    clk25mHz/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk25mHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk25mHz/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  clk25mHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    clk25mHz/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  clk25mHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    clk25mHz/counter_reg[24]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.039 r  clk25mHz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.039    clk25mHz/counter_reg[28]_i_1_n_5
    SLICE_X34Y52         FDCE                                         r  clk25mHz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    clk25mHz/clock
    SLICE_X34Y52         FDCE                                         r  clk25mHz/counter_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.134     1.847    clk25mHz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clk25mHz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   clk25mHz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   clk25mHz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   clk25mHz/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   clk25mHz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   clk25mHz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   clk25mHz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   clk25mHz/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   clk25mHz/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk25mHz/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk25mHz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk25mHz/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk25mHz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk25mHz/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk25mHz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk25mHz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk25mHz/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk25mHz/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk25mHz/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk25mHz/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk25mHz/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   clk25mHz/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk25mHz/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk25mHz/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk25mHz/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk25mHz/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   clk25mHz/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   clk25mHz/counter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   clk25mHz/counter_reg[18]/C



