# HG changeset patch
# Parent 7195c574665b6ee6a01a1552f1ccb50b4a93b157

diff --git a/arch/mips/include/asm/mach-lantiq/grx500/cpu-feature-overrides.h b/arch/mips/include/asm/mach-lantiq/grx500/cpu-feature-overrides.h
new file mode 100644
--- /dev/null
+++ b/arch/mips/include/asm/mach-lantiq/grx500/cpu-feature-overrides.h
@@ -0,0 +1,81 @@
+
+/*******************************************************************************
+
+  Intel GRX500 specific CPU feature overrides
+  Copyright(c) 2016 Intel Corporation.
+  This file was derived from: include/asm-mips/cpu-features.h
+	Copyright (C) 2003, 2004 Ralf Baechle
+	Copyright (C) 2004 Maciej W. Rozycki
+
+  This program is free software; you can redistribute it and/or modify it
+  under the terms and conditions of the GNU General Public License,
+  version 2, as published by the Free Software Foundation.
+
+  This program is distributed in the hope it will be useful, but WITHOUT
+  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+  more details.
+
+  You should have received a copy of the GNU General Public License along with
+  this program; if not, write to the Free Software Foundation, Inc.,
+  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+
+  The full GNU General Public License is included in this distribution in
+  the file called "COPYING".
+
+*******************************************************************************/
+
+#ifndef __ASM_MACH_GRX500_CPU_FEATURE_OVERRIDES_H
+#define __ASM_MACH_GRX500_CPU_FEATURE_OVERRIDES_H
+
+#ifdef CONFIG_SOC_GRX500
+#define cpu_has_tlb		1
+#define cpu_has_4kex		1
+#define cpu_has_3k_cache	0
+#define cpu_has_4k_cache	1
+#define cpu_has_tx39_cache	0
+#define cpu_has_sb1_cache	0
+#define cpu_has_fpu		0
+#define cpu_has_32fpr		0
+#define cpu_has_counter		1
+#define cpu_has_watch		1
+#define cpu_has_divec		1
+
+#define cpu_has_prefetch	1
+#define cpu_has_ejtag		1
+#define cpu_has_llsc		1
+
+#define cpu_has_mips16		0
+#define cpu_has_mdmx		0
+#define cpu_has_mips3d		0
+#define cpu_has_smartmips	0
+#define cpu_has_mmips		0
+#define cpu_has_vz		0
+
+#define cpu_has_mips32r1	1
+#define cpu_has_mips32r2	1
+#define cpu_has_mips64r1	0
+#define cpu_has_mips64r2	0
+
+#define cpu_has_dsp		1
+#define cpu_has_dsp2		0
+#define cpu_has_mipsmt		1
+
+#define cpu_has_vint		1
+#define cpu_has_veic		0
+
+#define cpu_has_64bits		0
+#define cpu_has_64bit_zero_reg	0
+#define cpu_has_64bit_gp_regs	0
+#define cpu_has_64bit_addresses	0
+
+#define cpu_has_cm2		1
+#define cpu_has_cm2_l2sync	1
+#define cpu_has_eva		1
+#define cpu_has_tlbinv		1
+
+#define cpu_dcache_line_size()	32
+#define cpu_icache_line_size()	32
+#define cpu_scache_line_size()	32
+#endif /* CONFIG_SOC_GRX500 */
+#endif /* __ASM_MACH_GRX500_CPU_FEATURE_OVERRIDES_H */
