/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module SimpleFSM3asynchronousReset(clk, in, areset, out);
  input clk;
  wire clk;
  input in;
  wire in;
  input areset;
  wire areset;
  output out;
  wire out;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  reg [3:0] state;
  always @(posedge clk, posedge areset)
    if (areset) state[0] <= 1'h1;
    else state[0] <= _03_;
  always @(posedge clk, posedge areset)
    if (areset) state[1] <= 1'h0;
    else state[1] <= _04_;
  always @(posedge clk, posedge areset)
    if (areset) state[2] <= 1'h0;
    else state[2] <= _05_;
  always @(posedge clk, posedge areset)
    if (areset) state[3] <= 1'h0;
    else state[3] <= _06_;
  assign _06_ = in & state[1];
  assign _05_ = in & _02_;
  assign _04_ = _07_ & _01_;
  assign _03_ = _07_ & _00_;
  assign _08_ = state[0] | state[2];
  assign _02_ = _08_ | state[3];
  assign _01_ = state[2] | state[3];
  assign _00_ = state[0] | state[1];
  assign _07_ = ~in;
  assign out = state[3];
endmodule
