// Seed: 3465028604
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    output wand id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6,
    input supply0 id_7,
    input wor id_8,
    input wire id_9,
    input supply1 id_10,
    input supply1 id_11,
    output wire id_12,
    output supply0 id_13
);
  assign id_13 = id_11;
  wire id_15;
  wire id_16;
endmodule
module module_1 #(
    parameter id_2 = 32'd58,
    parameter id_3 = 32'd30
) (
    input  wand  id_0,
    input  tri1  id_1,
    input  tri1  _id_2,
    output tri   _id_3,
    output wand  id_4,
    output uwire id_5,
    input  wire  id_6,
    input  uwire id_7,
    output tri0  id_8
);
  logic [{  -1  ,  -1 'h0 ,  id_2  ,  id_3  ,  1  } : ~  -1] id_10;
  ;
  and primCall (id_4, id_7, id_1, id_0, id_6, id_10);
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_4,
      id_7,
      id_5,
      id_6,
      id_7,
      id_7,
      id_0,
      id_0,
      id_6,
      id_4,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
