

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'
================================================================
* Date:           Fri Mar  1 12:05:58 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 20.185 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      679|      679| 16.975 us | 16.975 us |  679|  679|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      677|      677|         3|          1|          1|   676|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1875|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|   1540|    -|
|Memory           |        0|      -|     768|    384|    -|
|Multiplexer      |        -|      -|       -|    189|    -|
|Register         |        -|      -|    2002|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    2770|   3988|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       2|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+-------+---+----+-----+
    |           Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------------+--------------------------+---------+-------+---+----+-----+
    |myproject_mux_164_16_1_1_U37  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U38  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U39  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U40  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U41  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U42  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U43  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U44  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U45  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U46  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U47  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U48  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U49  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U50  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U51  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U52  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U53  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U54  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U55  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U56  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U57  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U58  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U59  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U60  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U61  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U62  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U63  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_164_16_1_1_U64  |myproject_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    +------------------------------+--------------------------+---------+-------+---+----+-----+
    |Total                         |                          |        0|      0|  0|1540|    0|
    +------------------------------+--------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_2_0_0_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  32|    0|    26|   16|     1|          416|
    |line_buffer_Array_V_2_1_0_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  32|    0|    26|   16|     1|          416|
    |line_buffer_Array_V_2_2_0_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  32|    0|    26|   16|     1|          416|
    |line_buffer_Array_V_2_0_1_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  32|    0|    26|   16|     1|          416|
    |line_buffer_Array_V_2_1_1_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  32|    0|    26|   16|     1|          416|
    |line_buffer_Array_V_2_2_1_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  32|    0|    26|   16|     1|          416|
    |line_buffer_Array_V_2_0_2_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  32|    0|    26|   16|     1|          416|
    |line_buffer_Array_V_2_1_2_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  32|    0|    26|   16|     1|          416|
    |line_buffer_Array_V_2_2_2_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  32|    0|    26|   16|     1|          416|
    |line_buffer_Array_V_2_0_3_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  32|    0|    26|   16|     1|          416|
    |line_buffer_Array_V_2_1_3_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  32|    0|    26|   16|     1|          416|
    |line_buffer_Array_V_2_2_3_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  32|    0|    26|   16|     1|          416|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        0| 768| 384|    0|   312|  192|    12|         4992|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_512_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_524_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_462_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_474_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_392_p2               |     +    |      0|  0|  14|          10|           1|
    |and_ln191_3_fu_444_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_4_fu_450_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_438_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_284                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_303                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_493                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_500                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_506                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op373         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op57          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_1398_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_24_fu_1178_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_25_fu_1200_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_26_fu_1260_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_27_fu_1282_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_28_fu_1304_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_29_fu_1360_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_1636_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_30_fu_1374_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_31_fu_1380_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_32_fu_2167_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_33_fu_1386_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_34_fu_1392_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_35_fu_2227_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_36_fu_2267_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_37_fu_2303_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_38_fu_1416_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_39_fu_1438_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_40_fu_1498_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_41_fu_1520_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_42_fu_1542_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_43_fu_1598_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_44_fu_1612_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_45_fu_1618_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_46_fu_2389_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_47_fu_1624_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_48_fu_1630_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_49_fu_2449_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_50_fu_2489_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_51_fu_2525_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_52_fu_1654_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_53_fu_1676_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_54_fu_1736_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_55_fu_1758_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_56_fu_1780_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_57_fu_1836_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_58_fu_1850_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_59_fu_1856_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_60_fu_2611_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_61_fu_1862_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_62_fu_1868_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_63_fu_2671_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_64_fu_2711_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_65_fu_2747_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_66_fu_1874_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_67_fu_1892_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_68_fu_1914_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_69_fu_1974_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_70_fu_1996_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_71_fu_2018_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_72_fu_2074_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_73_fu_2088_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_74_fu_2094_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_75_fu_2833_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_76_fu_2100_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_77_fu_2106_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_78_fu_2893_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_79_fu_2933_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_80_fu_2969_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_1160_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln191_4_fu_412_p2            |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln191_5_fu_422_p2            |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln191_6_fu_432_p2            |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln191_fu_402_p2              |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln212_fu_456_p2              |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln216_fu_506_p2              |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln241_fu_386_p2              |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln222_fu_530_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_480_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln65_100_fu_1988_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln65_101_fu_1764_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_102_fu_2010_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln65_103_fu_2024_p3        |  select  |      0|  0|   3|           1|           3|
    |select_ln65_104_fu_2080_p3        |  select  |      0|  0|   3|           1|           3|
    |select_ln65_105_fu_2809_p3        |  select  |      0|  0|   5|           1|           4|
    |select_ln65_106_fu_2816_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln65_107_fu_2821_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln65_108_fu_2828_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln65_109_fu_2839_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln65_110_fu_2869_p3        |  select  |      0|  0|   4|           1|           3|
    |select_ln65_111_fu_2876_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln65_112_fu_2659_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_113_fu_2888_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln65_114_fu_2899_p3        |  select  |      0|  0|   3|           1|           3|
    |select_ln65_115_fu_2939_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln65_117_fu_2002_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_118_fu_2881_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln65_32_fu_1184_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_33_fu_1192_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_34_fu_1206_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln65_35_fu_1266_p3         |  select  |      0|  0|   4|           1|           3|
    |select_ln65_36_fu_1274_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_38_fu_1296_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_39_fu_1310_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_40_fu_1366_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_41_fu_2143_p3         |  select  |      0|  0|   5|           1|           4|
    |select_ln65_42_fu_2150_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_43_fu_2155_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln65_44_fu_2162_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_45_fu_2173_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln65_46_fu_2203_p3         |  select  |      0|  0|   4|           1|           3|
    |select_ln65_47_fu_2210_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_48_fu_1288_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_49_fu_2222_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_50_fu_2233_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_51_fu_2273_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln65_52_fu_2215_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_53_fu_1408_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_54_fu_1422_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_55_fu_1430_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_56_fu_1444_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln65_57_fu_1504_p3         |  select  |      0|  0|   4|           1|           3|
    |select_ln65_58_fu_1512_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_60_fu_1534_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_61_fu_1548_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_62_fu_1604_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_63_fu_2365_p3         |  select  |      0|  0|   5|           1|           4|
    |select_ln65_64_fu_2372_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_65_fu_2377_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln65_66_fu_2384_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_67_fu_2395_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln65_68_fu_2425_p3         |  select  |      0|  0|   4|           1|           3|
    |select_ln65_69_fu_2432_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_70_fu_1526_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_71_fu_2444_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_72_fu_2455_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_73_fu_2495_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln65_74_fu_1646_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_75_fu_1660_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_76_fu_1668_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_77_fu_1682_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln65_78_fu_1742_p3         |  select  |      0|  0|   4|           1|           3|
    |select_ln65_79_fu_1750_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_80_fu_2437_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_81_fu_1772_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_82_fu_1786_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_83_fu_1842_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_84_fu_2587_p3         |  select  |      0|  0|   5|           1|           4|
    |select_ln65_85_fu_2594_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_86_fu_2599_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln65_87_fu_2606_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_88_fu_2617_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln65_89_fu_2647_p3         |  select  |      0|  0|   4|           1|           3|
    |select_ln65_90_fu_2654_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_92_fu_2666_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_93_fu_2677_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_94_fu_2717_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln65_95_fu_1884_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_96_fu_1898_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_97_fu_1906_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_98_fu_1920_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln65_99_fu_1980_p3         |  select  |      0|  0|   4|           1|           3|
    |select_ln65_fu_1170_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_data_0_V_fu_2317_p17          |  select  |      0|  0|   4|           1|           4|
    |tmp_data_1_V_fu_2539_p17          |  select  |      0|  0|   4|           1|           4|
    |tmp_data_2_V_fu_2761_p17          |  select  |      0|  0|   4|           1|           4|
    |tmp_data_3_V_fu_2983_p17          |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1875|        1407|        1696|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  21|          4|    1|          4|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_375  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_1_load                   |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_364                       |   9|          2|   10|         20|
    |pX_1                                         |   9|          2|   32|         64|
    |pY_1                                         |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |sX_1                                         |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 189|         41|  183|        400|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |and_ln191_4_reg_3015                         |   1|   0|    1|          0|
    |and_ln191_4_reg_3015_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   3|   0|    3|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_375  |  32|   0|   32|          0|
    |icmp_ln1496_30_reg_3645                      |   1|   0|    1|          0|
    |icmp_ln1496_31_reg_3651                      |   1|   0|    1|          0|
    |icmp_ln1496_33_reg_3657                      |   1|   0|    1|          0|
    |icmp_ln1496_34_reg_3663                      |   1|   0|    1|          0|
    |icmp_ln1496_44_reg_3674                      |   1|   0|    1|          0|
    |icmp_ln1496_45_reg_3680                      |   1|   0|    1|          0|
    |icmp_ln1496_47_reg_3686                      |   1|   0|    1|          0|
    |icmp_ln1496_48_reg_3692                      |   1|   0|    1|          0|
    |icmp_ln1496_58_reg_3703                      |   1|   0|    1|          0|
    |icmp_ln1496_59_reg_3709                      |   1|   0|    1|          0|
    |icmp_ln1496_61_reg_3715                      |   1|   0|    1|          0|
    |icmp_ln1496_62_reg_3721                      |   1|   0|    1|          0|
    |icmp_ln1496_73_reg_3732                      |   1|   0|    1|          0|
    |icmp_ln1496_74_reg_3738                      |   1|   0|    1|          0|
    |icmp_ln1496_76_reg_3744                      |   1|   0|    1|          0|
    |icmp_ln1496_77_reg_3750                      |   1|   0|    1|          0|
    |icmp_ln212_reg_3019                          |   1|   0|    1|          0|
    |icmp_ln241_reg_3006                          |   1|   0|    1|          0|
    |indvar_flatten_reg_364                       |  10|   0|   10|          0|
    |kernel_data_V_2_10                           |  16|   0|   16|          0|
    |kernel_data_V_2_11                           |  16|   0|   16|          0|
    |kernel_data_V_2_12                           |  16|   0|   16|          0|
    |kernel_data_V_2_13                           |  16|   0|   16|          0|
    |kernel_data_V_2_14                           |  16|   0|   16|          0|
    |kernel_data_V_2_15                           |  16|   0|   16|          0|
    |kernel_data_V_2_20                           |  16|   0|   16|          0|
    |kernel_data_V_2_21                           |  16|   0|   16|          0|
    |kernel_data_V_2_22                           |  16|   0|   16|          0|
    |kernel_data_V_2_23                           |  16|   0|   16|          0|
    |kernel_data_V_2_24                           |  16|   0|   16|          0|
    |kernel_data_V_2_25                           |  16|   0|   16|          0|
    |kernel_data_V_2_26                           |  16|   0|   16|          0|
    |kernel_data_V_2_27                           |  16|   0|   16|          0|
    |kernel_data_V_2_28                           |  16|   0|   16|          0|
    |kernel_data_V_2_29                           |  16|   0|   16|          0|
    |kernel_data_V_2_30                           |  16|   0|   16|          0|
    |kernel_data_V_2_31                           |  16|   0|   16|          0|
    |kernel_data_V_2_36                           |  16|   0|   16|          0|
    |kernel_data_V_2_37                           |  16|   0|   16|          0|
    |kernel_data_V_2_38                           |  16|   0|   16|          0|
    |kernel_data_V_2_39                           |  16|   0|   16|          0|
    |kernel_data_V_2_4                            |  16|   0|   16|          0|
    |kernel_data_V_2_40                           |  16|   0|   16|          0|
    |kernel_data_V_2_41                           |  16|   0|   16|          0|
    |kernel_data_V_2_42                           |  16|   0|   16|          0|
    |kernel_data_V_2_43                           |  16|   0|   16|          0|
    |kernel_data_V_2_44                           |  16|   0|   16|          0|
    |kernel_data_V_2_45                           |  16|   0|   16|          0|
    |kernel_data_V_2_46                           |  16|   0|   16|          0|
    |kernel_data_V_2_47                           |  16|   0|   16|          0|
    |kernel_data_V_2_5                            |  16|   0|   16|          0|
    |kernel_data_V_2_52                           |  16|   0|   16|          0|
    |kernel_data_V_2_53                           |  16|   0|   16|          0|
    |kernel_data_V_2_54                           |  16|   0|   16|          0|
    |kernel_data_V_2_55                           |  16|   0|   16|          0|
    |kernel_data_V_2_56                           |  16|   0|   16|          0|
    |kernel_data_V_2_57                           |  16|   0|   16|          0|
    |kernel_data_V_2_58                           |  16|   0|   16|          0|
    |kernel_data_V_2_59                           |  16|   0|   16|          0|
    |kernel_data_V_2_6                            |  16|   0|   16|          0|
    |kernel_data_V_2_60                           |  16|   0|   16|          0|
    |kernel_data_V_2_61                           |  16|   0|   16|          0|
    |kernel_data_V_2_62                           |  16|   0|   16|          0|
    |kernel_data_V_2_63                           |  16|   0|   16|          0|
    |kernel_data_V_2_7                            |  16|   0|   16|          0|
    |kernel_data_V_2_8                            |  16|   0|   16|          0|
    |kernel_data_V_2_9                            |  16|   0|   16|          0|
    |pX_1                                         |  32|   0|   32|          0|
    |pY_1                                         |  32|   0|   32|          0|
    |pool_window_0_V_10_reg_3322                  |  16|   0|   16|          0|
    |pool_window_0_V_8_reg_3310                   |  16|   0|   16|          0|
    |pool_window_0_V_9_reg_3316                   |  16|   0|   16|          0|
    |pool_window_0_V_reg_3304                     |  16|   0|   16|          0|
    |pool_window_10_V_1_reg_3584                  |  16|   0|   16|          0|
    |pool_window_10_V_2_reg_3592                  |  16|   0|   16|          0|
    |pool_window_10_V_3_reg_3600                  |  16|   0|   16|          0|
    |pool_window_10_V_reg_3576                    |  16|   0|   16|          0|
    |pool_window_11_V_1_reg_3184                  |  16|   0|   16|          0|
    |pool_window_11_V_2_reg_3224                  |  16|   0|   16|          0|
    |pool_window_11_V_3_reg_3264                  |  16|   0|   16|          0|
    |pool_window_11_V_reg_3144                    |  16|   0|   16|          0|
    |pool_window_12_V_1_reg_3392                  |  16|   0|   16|          0|
    |pool_window_12_V_2_reg_3400                  |  16|   0|   16|          0|
    |pool_window_12_V_3_reg_3408                  |  16|   0|   16|          0|
    |pool_window_12_V_reg_3384                    |  16|   0|   16|          0|
    |pool_window_13_V_1_reg_3504                  |  16|   0|   16|          0|
    |pool_window_13_V_2_reg_3512                  |  16|   0|   16|          0|
    |pool_window_13_V_3_reg_3520                  |  16|   0|   16|          0|
    |pool_window_13_V_reg_3496                    |  16|   0|   16|          0|
    |pool_window_14_V_1_reg_3616                  |  16|   0|   16|          0|
    |pool_window_14_V_2_reg_3624                  |  16|   0|   16|          0|
    |pool_window_14_V_3_reg_3632                  |  16|   0|   16|          0|
    |pool_window_14_V_reg_3608                    |  16|   0|   16|          0|
    |pool_window_15_V_1_reg_3060                  |  16|   0|   16|          0|
    |pool_window_15_V_2_reg_3088                  |  16|   0|   16|          0|
    |pool_window_15_V_3_reg_3116                  |  16|   0|   16|          0|
    |pool_window_15_V_reg_3032                    |  16|   0|   16|          0|
    |pool_window_1_V_10_reg_3434                  |  16|   0|   16|          0|
    |pool_window_1_V_8_reg_3422                   |  16|   0|   16|          0|
    |pool_window_1_V_9_reg_3428                   |  16|   0|   16|          0|
    |pool_window_1_V_reg_3416                     |  16|   0|   16|          0|
    |pool_window_2_V_10_reg_3546                  |  16|   0|   16|          0|
    |pool_window_2_V_8_reg_3534                   |  16|   0|   16|          0|
    |pool_window_2_V_9_reg_3540                   |  16|   0|   16|          0|
    |pool_window_2_V_reg_3528                     |  16|   0|   16|          0|
    |pool_window_3_V_10_reg_3298                  |  16|   0|   16|          0|
    |pool_window_3_V_8_reg_3218                   |  16|   0|   16|          0|
    |pool_window_3_V_9_reg_3258                   |  16|   0|   16|          0|
    |pool_window_3_V_reg_3178                     |  16|   0|   16|          0|
    |pool_window_4_V_1_reg_3334                   |  16|   0|   16|          0|
    |pool_window_4_V_2_reg_3340                   |  16|   0|   16|          0|
    |pool_window_4_V_3_reg_3346                   |  16|   0|   16|          0|
    |pool_window_4_V_reg_3328                     |  16|   0|   16|          0|
    |pool_window_5_V_1_reg_3446                   |  16|   0|   16|          0|
    |pool_window_5_V_2_reg_3452                   |  16|   0|   16|          0|
    |pool_window_5_V_3_reg_3458                   |  16|   0|   16|          0|
    |pool_window_5_V_reg_3440                     |  16|   0|   16|          0|
    |pool_window_6_V_1_reg_3558                   |  16|   0|   16|          0|
    |pool_window_6_V_2_reg_3564                   |  16|   0|   16|          0|
    |pool_window_6_V_3_reg_3570                   |  16|   0|   16|          0|
    |pool_window_6_V_reg_3552                     |  16|   0|   16|          0|
    |pool_window_7_V_1_reg_3204                   |  16|   0|   16|          0|
    |pool_window_7_V_2_reg_3244                   |  16|   0|   16|          0|
    |pool_window_7_V_3_reg_3284                   |  16|   0|   16|          0|
    |pool_window_7_V_reg_3164                     |  16|   0|   16|          0|
    |pool_window_8_V_1_reg_3360                   |  16|   0|   16|          0|
    |pool_window_8_V_2_reg_3368                   |  16|   0|   16|          0|
    |pool_window_8_V_3_reg_3376                   |  16|   0|   16|          0|
    |pool_window_8_V_reg_3352                     |  16|   0|   16|          0|
    |pool_window_9_V_1_reg_3472                   |  16|   0|   16|          0|
    |pool_window_9_V_2_reg_3480                   |  16|   0|   16|          0|
    |pool_window_9_V_3_reg_3488                   |  16|   0|   16|          0|
    |pool_window_9_V_reg_3464                     |  16|   0|   16|          0|
    |sX_1                                         |  32|   0|   32|          0|
    |sY_1                                         |  32|   0|   32|          0|
    |select_ln65_104_reg_3727                     |   3|   0|    3|          0|
    |select_ln65_40_reg_3640                      |   3|   0|    3|          0|
    |select_ln65_62_reg_3669                      |   3|   0|    3|          0|
    |select_ln65_83_reg_3698                      |   3|   0|    3|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |2002|   0| 2002|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

