<!doctype html>
<html>
<head>
<title>CSUDMA_DST_STS (CSUDMA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___csudma.html")>CSUDMA Module</a> &gt; CSUDMA_DST_STS (CSUDMA) Register</p><h1>CSUDMA_DST_STS (CSUDMA) Register</h1>
<h2>CSUDMA_DST_STS (CSUDMA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>CSUDMA_DST_STS</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000808</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFC80808 (CSUDMA)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>General DST DMA Status</td></tr>
</table>
<p></p>
<h2>CSUDMA_DST_STS (CSUDMA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:16</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>RESERVED. Return 0 when read. Writes ignored.</td></tr>
<tr valign=top><td>DONE_CNT</td><td class="center">15:13</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Number of completed DST DMA transfers that have not been acknowledged by software:<br/>000 - all finished transfers have been acknowledged;<br/>001 - one finished transfer is still outstanding;<br/>etc<br/>111 - seven or more finished transfers is still outstanding.<br/>A finished transfer is acknowledged by clearing the interrupt status flag 'DONE". This count is cleared by an explicit write of 3'b111 to this field.</td></tr>
<tr valign=top><td>DST_FIFO_LEVEL</td><td class="center">12:5</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Provide the current DST FIFO level in 32-bit words.<br/>8'h00: Empty<br/>8'h01: 1 entry<br/>etc<br/>8'h80: 128 entries</td></tr>
<tr valign=top><td>WR_OUTSTANDING</td><td class="center"> 4:1</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Indicates how many memory write commands are currently outstanding in the system. An outstanding write command is one that has been issued to memory and the BRESP associated with that command has not yet been returned from memory.<br/>4'h0: 0 cmds outstanding<br/>etc<br/>4'h8: 8 cmds outstanding<br/>4'h9: 9 cmds outstanding</td></tr>
<tr valign=top><td>BUSY</td><td class="center"> 0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>BUSY=1: The CSU DMA stream->memory channel is busy processing the current command and cannot accept a new command.<br/>BUSY=0: implies DMA is DONE with the transfer, the DST FIFO and any associated pipeline registers are empty. DMA may accept a new command.<br/>Note that, BUSY essentially indicates that the DMA still has remaining work to do. BUSY will reflect this status irrespective of whether the PAUSE_* is asserted or not.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>