# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../src/AES/matpack.vhd" \
"../../../../../../src/AES/AddRoundKey_v2.vhd" \
"../../../../../../src/AES/AddRoundKey_v2_tb.vhd" \

# Do not sort compile order
nosort
