;redcode
;assert 1
	SPL 0, 690
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	SLT 0, 20
	SUB @0, @2
	MOV #110, 7
	MOV 210, 60
	DAT #0, <-812
	JMZ 0, #2
	JMZ 0, #2
	MOV -1, <-20
	SUB @121, 103
	SUB @0, @2
	SUB @121, 106
	ADD 0, 20
	SLT 0, 20
	SUB 0, -20
	MOV -1, <-20
	MOV -1, <-20
	SLT 214, 23
	ADD 0, 20
	SUB 39, 6
	SUB @10, <2
	MOV -601, <-20
	MOV -1, <-20
	MOV -1, <-20
	JMZ 100, 300
	CMP @19, @1
	SUB 0, 20
	DJN 0, 0
	SUB 0, -20
	SUB @0, @2
	SUB @0, @2
	MOV -7, <-20
	MOV -7, <-20
	ADD @-117, <100
	ADD @-117, <100
	SUB 39, 6
	JMZ 0, 1
	SUB 0, -20
	SUB @0, 2
	SUB @0, 2
	SUB @0, 2
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
