

================================================================
== Vitis HLS Report for 'matvec_Pipeline_VITIS_LOOP_7_1'
================================================================
* Date:           Wed Apr  5 23:51:55 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matvec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.601 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      466|      466|  2.330 us|  2.330 us|  466|  466|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |      464|      464|        18|         15|          1|    30|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 15, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%V_load_29_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_29"   --->   Operation 24 'read' 'V_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%V_load_28_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_28"   --->   Operation 25 'read' 'V_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%V_load_27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_27"   --->   Operation 26 'read' 'V_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%V_load_26_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_26"   --->   Operation 27 'read' 'V_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%V_load_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_25"   --->   Operation 28 'read' 'V_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%V_load_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_24"   --->   Operation 29 'read' 'V_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%V_load_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_23"   --->   Operation 30 'read' 'V_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%V_load_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_22"   --->   Operation 31 'read' 'V_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%V_load_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_21"   --->   Operation 32 'read' 'V_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%V_load_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_20"   --->   Operation 33 'read' 'V_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%V_load_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_19"   --->   Operation 34 'read' 'V_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%V_load_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_18"   --->   Operation 35 'read' 'V_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%V_load_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_17"   --->   Operation 36 'read' 'V_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%V_load_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_16"   --->   Operation 37 'read' 'V_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%V_load_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_15"   --->   Operation 38 'read' 'V_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%V_load_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_14"   --->   Operation 39 'read' 'V_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%V_load_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_13"   --->   Operation 40 'read' 'V_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%V_load_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_12"   --->   Operation 41 'read' 'V_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%V_load_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_11"   --->   Operation 42 'read' 'V_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%V_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_10"   --->   Operation 43 'read' 'V_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%V_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_9"   --->   Operation 44 'read' 'V_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%V_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_8"   --->   Operation 45 'read' 'V_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%V_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_7"   --->   Operation 46 'read' 'V_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%V_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_6"   --->   Operation 47 'read' 'V_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%V_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_5"   --->   Operation 48 'read' 'V_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%V_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_4"   --->   Operation 49 'read' 'V_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%V_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_3"   --->   Operation 50 'read' 'V_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%V_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_2"   --->   Operation 51 'read' 'V_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%V_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_1"   --->   Operation 52 'read' 'V_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%V_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load"   --->   Operation 53 'read' 'V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_10_2"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:7]   --->   Operation 56 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.75ns)   --->   "%icmp_ln7 = icmp_eq  i5 %i_1, i5 30" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:7]   --->   Operation 57 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %VITIS_LOOP_10_2.split, void %for.end12.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:7]   --->   Operation 58 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_1, i5 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 59 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 60 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i6 %tmp_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 61 'zext' 'zext_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.78ns)   --->   "%sub_ln11 = sub i10 %tmp, i10 %zext_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 62 'sub' 'sub_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.78ns)   --->   "%add_ln11_32 = add i10 %sub_ln11, i10 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 63 'add' 'add_ln11_32' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln11_6 = zext i10 %add_ln11_32" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 64 'zext' 'zext_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%M_addr_5 = getelementptr i32 %M, i64 0, i64 %zext_ln11_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 65 'getelementptr' 'M_addr_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln11_33 = add i10 %sub_ln11, i10 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 66 'add' 'add_ln11_33' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln11_7 = zext i10 %add_ln11_33" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 67 'zext' 'zext_ln11_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%M_addr_6 = getelementptr i32 %M, i64 0, i64 %zext_ln11_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 68 'getelementptr' 'M_addr_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (1.23ns)   --->   "%M_load_5 = load i10 %M_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 69 'load' 'M_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%M_load_6 = load i10 %M_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 70 'load' 'M_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln11_40 = add i10 %sub_ln11, i10 13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 71 'add' 'add_ln11_40' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln11_14 = zext i10 %add_ln11_40" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 72 'zext' 'zext_ln11_14' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%M_addr_13 = getelementptr i32 %M, i64 0, i64 %zext_ln11_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 73 'getelementptr' 'M_addr_13' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.78ns)   --->   "%add_ln11_41 = add i10 %sub_ln11, i10 14" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 74 'add' 'add_ln11_41' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln11_15 = zext i10 %add_ln11_41" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 75 'zext' 'zext_ln11_15' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%M_addr_14 = getelementptr i32 %M, i64 0, i64 %zext_ln11_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 76 'getelementptr' 'M_addr_14' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%M_load_5 = load i10 %M_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 77 'load' 'M_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%M_load_6 = load i10 %M_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 78 'load' 'M_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 79 [2/2] (1.23ns)   --->   "%M_load_13 = load i10 %M_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 79 'load' 'M_load_13' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 80 [2/2] (1.23ns)   --->   "%M_load_14 = load i10 %M_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 80 'load' 'M_load_14' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 3 <SV = 2> <Delay = 3.42>
ST_3 : Operation 81 [1/1] (0.78ns)   --->   "%add_ln11_47 = add i10 %sub_ln11, i10 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 81 'add' 'add_ln11_47' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln11_21 = zext i10 %add_ln11_47" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 82 'zext' 'zext_ln11_21' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%M_addr_20 = getelementptr i32 %M, i64 0, i64 %zext_ln11_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 83 'getelementptr' 'M_addr_20' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.78ns)   --->   "%add_ln11_48 = add i10 %sub_ln11, i10 21" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 84 'add' 'add_ln11_48' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln11_22 = zext i10 %add_ln11_48" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 85 'zext' 'zext_ln11_22' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%M_addr_21 = getelementptr i32 %M, i64 0, i64 %zext_ln11_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 86 'getelementptr' 'M_addr_21' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (3.42ns)   --->   "%mul_ln11_5 = mul i32 %M_load_5, i32 %V_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 87 'mul' 'mul_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (3.42ns)   --->   "%mul_ln11_6 = mul i32 %M_load_6, i32 %V_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 88 'mul' 'mul_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/2] (1.23ns)   --->   "%M_load_13 = load i10 %M_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 89 'load' 'M_load_13' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 90 [1/2] (1.23ns)   --->   "%M_load_14 = load i10 %M_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 90 'load' 'M_load_14' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 91 [2/2] (1.23ns)   --->   "%M_load_20 = load i10 %M_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 91 'load' 'M_load_20' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 92 [2/2] (1.23ns)   --->   "%M_load_21 = load i10 %M_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 92 'load' 'M_load_21' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 93 [1/1] (0.78ns)   --->   "%add_ln11_49 = add i10 %sub_ln11, i10 22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 93 'add' 'add_ln11_49' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln11_23 = zext i10 %add_ln11_49" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 94 'zext' 'zext_ln11_23' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%M_addr_22 = getelementptr i32 %M, i64 0, i64 %zext_ln11_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 95 'getelementptr' 'M_addr_22' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln11_50 = add i10 %sub_ln11, i10 23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 96 'add' 'add_ln11_50' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln11_24 = zext i10 %add_ln11_50" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 97 'zext' 'zext_ln11_24' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%M_addr_23 = getelementptr i32 %M, i64 0, i64 %zext_ln11_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 98 'getelementptr' 'M_addr_23' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (3.42ns)   --->   "%mul_ln11_13 = mul i32 %M_load_13, i32 %V_load_13_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 99 'mul' 'mul_ln11_13' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (3.42ns)   --->   "%mul_ln11_14 = mul i32 %M_load_14, i32 %V_load_14_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 100 'mul' 'mul_ln11_14' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/2] (1.23ns)   --->   "%M_load_20 = load i10 %M_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 101 'load' 'M_load_20' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 102 [1/2] (1.23ns)   --->   "%M_load_21 = load i10 %M_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 102 'load' 'M_load_21' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 103 [2/2] (1.23ns)   --->   "%M_load_22 = load i10 %M_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 103 'load' 'M_load_22' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 104 [2/2] (1.23ns)   --->   "%M_load_23 = load i10 %M_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 104 'load' 'M_load_23' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 105 [1/1] (1.01ns)   --->   "%add_ln11_3 = add i32 %mul_ln11_5, i32 %mul_ln11_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 105 'add' 'add_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.42>
ST_5 : Operation 106 [1/1] (0.78ns)   --->   "%add_ln11_51 = add i10 %sub_ln11, i10 24" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 106 'add' 'add_ln11_51' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln11_25 = zext i10 %add_ln11_51" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 107 'zext' 'zext_ln11_25' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%M_addr_24 = getelementptr i32 %M, i64 0, i64 %zext_ln11_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 108 'getelementptr' 'M_addr_24' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln11_52 = add i10 %sub_ln11, i10 25" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 109 'add' 'add_ln11_52' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln11_26 = zext i10 %add_ln11_52" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 110 'zext' 'zext_ln11_26' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%M_addr_25 = getelementptr i32 %M, i64 0, i64 %zext_ln11_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 111 'getelementptr' 'M_addr_25' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (3.42ns)   --->   "%mul_ln11_20 = mul i32 %M_load_20, i32 %V_load_20_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 112 'mul' 'mul_ln11_20' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (3.42ns)   --->   "%mul_ln11_21 = mul i32 %M_load_21, i32 %V_load_21_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 113 'mul' 'mul_ln11_21' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/2] (1.23ns)   --->   "%M_load_22 = load i10 %M_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 114 'load' 'M_load_22' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 115 [1/2] (1.23ns)   --->   "%M_load_23 = load i10 %M_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 115 'load' 'M_load_23' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 116 [2/2] (1.23ns)   --->   "%M_load_24 = load i10 %M_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 116 'load' 'M_load_24' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 117 [2/2] (1.23ns)   --->   "%M_load_25 = load i10 %M_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 117 'load' 'M_load_25' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 118 [1/1] (1.01ns)   --->   "%add_ln11_10 = add i32 %mul_ln11_13, i32 %mul_ln11_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 118 'add' 'add_ln11_10' <Predicate = (!icmp_ln7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.42>
ST_6 : Operation 119 [1/1] (0.78ns)   --->   "%add_ln11_55 = add i10 %sub_ln11, i10 28" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 119 'add' 'add_ln11_55' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln11_29 = zext i10 %add_ln11_55" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 120 'zext' 'zext_ln11_29' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%M_addr_28 = getelementptr i32 %M, i64 0, i64 %zext_ln11_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 121 'getelementptr' 'M_addr_28' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.78ns)   --->   "%add_ln11_56 = add i10 %sub_ln11, i10 29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 122 'add' 'add_ln11_56' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln11_30 = zext i10 %add_ln11_56" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 123 'zext' 'zext_ln11_30' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%M_addr_29 = getelementptr i32 %M, i64 0, i64 %zext_ln11_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 124 'getelementptr' 'M_addr_29' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (3.42ns)   --->   "%mul_ln11_22 = mul i32 %M_load_22, i32 %V_load_22_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 125 'mul' 'mul_ln11_22' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (3.42ns)   --->   "%mul_ln11_23 = mul i32 %M_load_23, i32 %V_load_23_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 126 'mul' 'mul_ln11_23' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/2] (1.23ns)   --->   "%M_load_24 = load i10 %M_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 127 'load' 'M_load_24' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 128 [1/2] (1.23ns)   --->   "%M_load_25 = load i10 %M_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 128 'load' 'M_load_25' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 129 [2/2] (1.23ns)   --->   "%M_load_28 = load i10 %M_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 129 'load' 'M_load_28' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 130 [2/2] (1.23ns)   --->   "%M_load_29 = load i10 %M_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 130 'load' 'M_load_29' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 131 [1/1] (1.01ns)   --->   "%add_ln11_17 = add i32 %mul_ln11_20, i32 %mul_ln11_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 131 'add' 'add_ln11_17' <Predicate = (!icmp_ln7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.42>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i10 %sub_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 132 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 133 'getelementptr' 'M_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln11 = or i10 %sub_ln11, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 134 'or' 'or_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i10 %or_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 135 'zext' 'zext_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr i32 %M, i64 0, i64 %zext_ln11_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 136 'getelementptr' 'M_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 137 [2/2] (1.23ns)   --->   "%M_load = load i10 %M_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 137 'load' 'M_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 138 [2/2] (1.23ns)   --->   "%M_load_1 = load i10 %M_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 138 'load' 'M_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 139 [1/1] (3.42ns)   --->   "%mul_ln11_24 = mul i32 %M_load_24, i32 %V_load_24_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 139 'mul' 'mul_ln11_24' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (3.42ns)   --->   "%mul_ln11_25 = mul i32 %M_load_25, i32 %V_load_25_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 140 'mul' 'mul_ln11_25' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/2] (1.23ns)   --->   "%M_load_28 = load i10 %M_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 141 'load' 'M_load_28' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 142 [1/2] (1.23ns)   --->   "%M_load_29 = load i10 %M_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 142 'load' 'M_load_29' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 143 [1/1] (1.01ns)   --->   "%add_ln11_20 = add i32 %mul_ln11_22, i32 %mul_ln11_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 143 'add' 'add_ln11_20' <Predicate = (!icmp_ln7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.42>
ST_8 : Operation 144 [1/1] (0.78ns)   --->   "%add_ln11_29 = add i10 %sub_ln11, i10 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 144 'add' 'add_ln11_29' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i10 %add_ln11_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 145 'zext' 'zext_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%M_addr_2 = getelementptr i32 %M, i64 0, i64 %zext_ln11_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 146 'getelementptr' 'M_addr_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.78ns)   --->   "%add_ln11_30 = add i10 %sub_ln11, i10 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 147 'add' 'add_ln11_30' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln11_4 = zext i10 %add_ln11_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 148 'zext' 'zext_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%M_addr_3 = getelementptr i32 %M, i64 0, i64 %zext_ln11_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 149 'getelementptr' 'M_addr_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_8 : Operation 150 [1/2] (1.23ns)   --->   "%M_load = load i10 %M_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 150 'load' 'M_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 151 [1/2] (1.23ns)   --->   "%M_load_1 = load i10 %M_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 151 'load' 'M_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 152 [2/2] (1.23ns)   --->   "%M_load_2 = load i10 %M_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 152 'load' 'M_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 153 [2/2] (1.23ns)   --->   "%M_load_3 = load i10 %M_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 153 'load' 'M_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 154 [1/1] (3.42ns)   --->   "%mul_ln11_28 = mul i32 %M_load_28, i32 %V_load_28_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 154 'mul' 'mul_ln11_28' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (3.42ns)   --->   "%mul_ln11_29 = mul i32 %M_load_29, i32 %V_load_29_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 155 'mul' 'mul_ln11_29' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (1.01ns)   --->   "%add_ln11_21 = add i32 %mul_ln11_24, i32 %mul_ln11_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 156 'add' 'add_ln11_21' <Predicate = (!icmp_ln7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.42>
ST_9 : Operation 157 [1/1] (0.78ns)   --->   "%add_ln11_31 = add i10 %sub_ln11, i10 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 157 'add' 'add_ln11_31' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln11_5 = zext i10 %add_ln11_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 158 'zext' 'zext_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%M_addr_4 = getelementptr i32 %M, i64 0, i64 %zext_ln11_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 159 'getelementptr' 'M_addr_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.78ns)   --->   "%add_ln11_34 = add i10 %sub_ln11, i10 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 160 'add' 'add_ln11_34' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln11_8 = zext i10 %add_ln11_34" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 161 'zext' 'zext_ln11_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%M_addr_7 = getelementptr i32 %M, i64 0, i64 %zext_ln11_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 162 'getelementptr' 'M_addr_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (3.42ns)   --->   "%mul_ln11 = mul i32 %M_load, i32 %V_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 163 'mul' 'mul_ln11' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (3.42ns)   --->   "%mul_ln11_1 = mul i32 %M_load_1, i32 %V_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 164 'mul' 'mul_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/2] (1.23ns)   --->   "%M_load_2 = load i10 %M_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 165 'load' 'M_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 166 [1/2] (1.23ns)   --->   "%M_load_3 = load i10 %M_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 166 'load' 'M_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 167 [2/2] (1.23ns)   --->   "%M_load_4 = load i10 %M_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 167 'load' 'M_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 168 [2/2] (1.23ns)   --->   "%M_load_7 = load i10 %M_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 168 'load' 'M_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 169 [1/1] (1.01ns)   --->   "%add_ln11_24 = add i32 %mul_ln11_28, i32 %mul_ln11_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 169 'add' 'add_ln11_24' <Predicate = (!icmp_ln7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.42>
ST_10 : Operation 170 [1/1] (0.78ns)   --->   "%add_ln11_35 = add i10 %sub_ln11, i10 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 170 'add' 'add_ln11_35' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln11_9 = zext i10 %add_ln11_35" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 171 'zext' 'zext_ln11_9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%M_addr_8 = getelementptr i32 %M, i64 0, i64 %zext_ln11_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 172 'getelementptr' 'M_addr_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.78ns)   --->   "%add_ln11_36 = add i10 %sub_ln11, i10 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 173 'add' 'add_ln11_36' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln11_10 = zext i10 %add_ln11_36" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 174 'zext' 'zext_ln11_10' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%M_addr_9 = getelementptr i32 %M, i64 0, i64 %zext_ln11_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 175 'getelementptr' 'M_addr_9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (3.42ns)   --->   "%mul_ln11_2 = mul i32 %M_load_2, i32 %V_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 176 'mul' 'mul_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (3.42ns)   --->   "%mul_ln11_3 = mul i32 %M_load_3, i32 %V_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 177 'mul' 'mul_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/2] (1.23ns)   --->   "%M_load_4 = load i10 %M_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 178 'load' 'M_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 179 [1/2] (1.23ns)   --->   "%M_load_7 = load i10 %M_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 179 'load' 'M_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 180 [2/2] (1.23ns)   --->   "%M_load_8 = load i10 %M_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 180 'load' 'M_load_8' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 181 [2/2] (1.23ns)   --->   "%M_load_9 = load i10 %M_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 181 'load' 'M_load_9' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 11 <SV = 10> <Delay = 3.42>
ST_11 : Operation 182 [1/1] (0.78ns)   --->   "%add_ln11_37 = add i10 %sub_ln11, i10 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 182 'add' 'add_ln11_37' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln11_11 = zext i10 %add_ln11_37" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 183 'zext' 'zext_ln11_11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%M_addr_10 = getelementptr i32 %M, i64 0, i64 %zext_ln11_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 184 'getelementptr' 'M_addr_10' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.78ns)   --->   "%add_ln11_38 = add i10 %sub_ln11, i10 11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 185 'add' 'add_ln11_38' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln11_12 = zext i10 %add_ln11_38" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 186 'zext' 'zext_ln11_12' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%M_addr_11 = getelementptr i32 %M, i64 0, i64 %zext_ln11_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 187 'getelementptr' 'M_addr_11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (3.42ns)   --->   "%mul_ln11_4 = mul i32 %M_load_4, i32 %V_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 188 'mul' 'mul_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (3.42ns)   --->   "%mul_ln11_7 = mul i32 %M_load_7, i32 %V_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 189 'mul' 'mul_ln11_7' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/2] (1.23ns)   --->   "%M_load_8 = load i10 %M_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 190 'load' 'M_load_8' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 191 [1/2] (1.23ns)   --->   "%M_load_9 = load i10 %M_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 191 'load' 'M_load_9' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 192 [2/2] (1.23ns)   --->   "%M_load_10 = load i10 %M_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 192 'load' 'M_load_10' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 193 [2/2] (1.23ns)   --->   "%M_load_11 = load i10 %M_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 193 'load' 'M_load_11' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 194 [1/1] (1.01ns)   --->   "%add_ln11 = add i32 %mul_ln11, i32 %mul_ln11_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 194 'add' 'add_ln11' <Predicate = (!icmp_ln7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 195 [1/1] (0.78ns)   --->   "%add_ln11_39 = add i10 %sub_ln11, i10 12" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 195 'add' 'add_ln11_39' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln11_13 = zext i10 %add_ln11_39" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 196 'zext' 'zext_ln11_13' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%M_addr_12 = getelementptr i32 %M, i64 0, i64 %zext_ln11_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 197 'getelementptr' 'M_addr_12' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.78ns)   --->   "%add_ln11_42 = add i10 %sub_ln11, i10 15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 198 'add' 'add_ln11_42' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln11_16 = zext i10 %add_ln11_42" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 199 'zext' 'zext_ln11_16' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%M_addr_15 = getelementptr i32 %M, i64 0, i64 %zext_ln11_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 200 'getelementptr' 'M_addr_15' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (3.42ns)   --->   "%mul_ln11_8 = mul i32 %M_load_8, i32 %V_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 201 'mul' 'mul_ln11_8' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (3.42ns)   --->   "%mul_ln11_9 = mul i32 %M_load_9, i32 %V_load_9_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 202 'mul' 'mul_ln11_9' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/2] (1.23ns)   --->   "%M_load_10 = load i10 %M_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 203 'load' 'M_load_10' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 204 [1/2] (1.23ns)   --->   "%M_load_11 = load i10 %M_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 204 'load' 'M_load_11' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 205 [2/2] (1.23ns)   --->   "%M_load_12 = load i10 %M_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 205 'load' 'M_load_12' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 206 [2/2] (1.23ns)   --->   "%M_load_15 = load i10 %M_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 206 'load' 'M_load_15' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_1 = add i32 %add_ln11, i32 %mul_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 207 'add' 'add_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_2 = add i32 %mul_ln11_3, i32 %mul_ln11_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 208 'add' 'add_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 209 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_4 = add i32 %add_ln11_3, i32 %add_ln11_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 209 'add' 'add_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 210 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_5 = add i32 %add_ln11_4, i32 %add_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 210 'add' 'add_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 3.42>
ST_13 : Operation 211 [1/1] (0.78ns)   --->   "%add_ln11_43 = add i10 %sub_ln11, i10 16" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 211 'add' 'add_ln11_43' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln11_17 = zext i10 %add_ln11_43" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 212 'zext' 'zext_ln11_17' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%M_addr_16 = getelementptr i32 %M, i64 0, i64 %zext_ln11_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 213 'getelementptr' 'M_addr_16' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.78ns)   --->   "%add_ln11_44 = add i10 %sub_ln11, i10 17" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 214 'add' 'add_ln11_44' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln11_18 = zext i10 %add_ln11_44" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 215 'zext' 'zext_ln11_18' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%M_addr_17 = getelementptr i32 %M, i64 0, i64 %zext_ln11_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 216 'getelementptr' 'M_addr_17' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (3.42ns)   --->   "%mul_ln11_10 = mul i32 %M_load_10, i32 %V_load_10_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 217 'mul' 'mul_ln11_10' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (3.42ns)   --->   "%mul_ln11_11 = mul i32 %M_load_11, i32 %V_load_11_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 218 'mul' 'mul_ln11_11' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [1/2] (1.23ns)   --->   "%M_load_12 = load i10 %M_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 219 'load' 'M_load_12' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 220 [1/2] (1.23ns)   --->   "%M_load_15 = load i10 %M_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 220 'load' 'M_load_15' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 221 [2/2] (1.23ns)   --->   "%M_load_16 = load i10 %M_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 221 'load' 'M_load_16' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 222 [2/2] (1.23ns)   --->   "%M_load_17 = load i10 %M_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 222 'load' 'M_load_17' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 223 [1/1] (1.01ns)   --->   "%add_ln11_6 = add i32 %mul_ln11_7, i32 %mul_ln11_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 223 'add' 'add_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.42>
ST_14 : Operation 224 [1/1] (0.78ns)   --->   "%add_ln11_45 = add i10 %sub_ln11, i10 18" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 224 'add' 'add_ln11_45' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln11_19 = zext i10 %add_ln11_45" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 225 'zext' 'zext_ln11_19' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%M_addr_18 = getelementptr i32 %M, i64 0, i64 %zext_ln11_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 226 'getelementptr' 'M_addr_18' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.78ns)   --->   "%add_ln11_46 = add i10 %sub_ln11, i10 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 227 'add' 'add_ln11_46' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln11_20 = zext i10 %add_ln11_46" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 228 'zext' 'zext_ln11_20' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%M_addr_19 = getelementptr i32 %M, i64 0, i64 %zext_ln11_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 229 'getelementptr' 'M_addr_19' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (3.42ns)   --->   "%mul_ln11_12 = mul i32 %M_load_12, i32 %V_load_12_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 230 'mul' 'mul_ln11_12' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (3.42ns)   --->   "%mul_ln11_15 = mul i32 %M_load_15, i32 %V_load_15_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 231 'mul' 'mul_ln11_15' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/2] (1.23ns)   --->   "%M_load_16 = load i10 %M_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 232 'load' 'M_load_16' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 233 [1/2] (1.23ns)   --->   "%M_load_17 = load i10 %M_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 233 'load' 'M_load_17' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 234 [2/2] (1.23ns)   --->   "%M_load_18 = load i10 %M_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 234 'load' 'M_load_18' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 235 [2/2] (1.23ns)   --->   "%M_load_19 = load i10 %M_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 235 'load' 'M_load_19' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 236 [1/1] (1.01ns)   --->   "%add_ln11_7 = add i32 %mul_ln11_9, i32 %mul_ln11_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 236 'add' 'add_ln11_7' <Predicate = (!icmp_ln7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.42>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 237 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 238 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.78ns)   --->   "%add_ln7 = add i5 %i_1, i5 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:7]   --->   Operation 239 'add' 'add_ln7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [1/1] (0.78ns)   --->   "%add_ln11_53 = add i10 %sub_ln11, i10 26" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 240 'add' 'add_ln11_53' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln11_27 = zext i10 %add_ln11_53" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 241 'zext' 'zext_ln11_27' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%M_addr_26 = getelementptr i32 %M, i64 0, i64 %zext_ln11_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 242 'getelementptr' 'M_addr_26' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.78ns)   --->   "%add_ln11_54 = add i10 %sub_ln11, i10 27" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 243 'add' 'add_ln11_54' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln11_28 = zext i10 %add_ln11_54" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 244 'zext' 'zext_ln11_28' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%M_addr_27 = getelementptr i32 %M, i64 0, i64 %zext_ln11_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 245 'getelementptr' 'M_addr_27' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (3.42ns)   --->   "%mul_ln11_16 = mul i32 %M_load_16, i32 %V_load_16_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 246 'mul' 'mul_ln11_16' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 247 [1/1] (3.42ns)   --->   "%mul_ln11_17 = mul i32 %M_load_17, i32 %V_load_17_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 247 'mul' 'mul_ln11_17' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 248 [1/2] (1.23ns)   --->   "%M_load_18 = load i10 %M_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 248 'load' 'M_load_18' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 249 [1/2] (1.23ns)   --->   "%M_load_19 = load i10 %M_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 249 'load' 'M_load_19' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 250 [2/2] (1.23ns)   --->   "%M_load_26 = load i10 %M_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 250 'load' 'M_load_26' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 251 [2/2] (1.23ns)   --->   "%M_load_27 = load i10 %M_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 251 'load' 'M_load_27' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_8 = add i32 %add_ln11_7, i32 %add_ln11_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 252 'add' 'add_ln11_8' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_9 = add i32 %mul_ln11_11, i32 %mul_ln11_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 253 'add' 'add_ln11_9' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 254 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_11 = add i32 %add_ln11_10, i32 %add_ln11_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 254 'add' 'add_ln11_11' <Predicate = (!icmp_ln7)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 255 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_12 = add i32 %add_ln11_11, i32 %add_ln11_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 255 'add' 'add_ln11_12' <Predicate = (!icmp_ln7)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 256 [1/1] (0.42ns)   --->   "%store_ln7 = store i5 %add_ln7, i5 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:7]   --->   Operation 256 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.42>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 280 'ret' 'ret_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.42>
ST_16 : Operation 257 [1/1] (3.42ns)   --->   "%mul_ln11_18 = mul i32 %M_load_18, i32 %V_load_18_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 257 'mul' 'mul_ln11_18' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 258 [1/1] (3.42ns)   --->   "%mul_ln11_19 = mul i32 %M_load_19, i32 %V_load_19_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 258 'mul' 'mul_ln11_19' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [1/2] (1.23ns)   --->   "%M_load_26 = load i10 %M_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 259 'load' 'M_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_16 : Operation 260 [1/2] (1.23ns)   --->   "%M_load_27 = load i10 %M_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 260 'load' 'M_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_16 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_14 = add i32 %mul_ln11_16, i32 %mul_ln11_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 261 'add' 'add_ln11_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 262 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_15 = add i32 %add_ln11_14, i32 %mul_ln11_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 262 'add' 'add_ln11_15' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.42>
ST_17 : Operation 263 [1/1] (3.42ns)   --->   "%mul_ln11_26 = mul i32 %M_load_26, i32 %V_load_26_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 263 'mul' 'mul_ln11_26' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 264 [1/1] (3.42ns)   --->   "%mul_ln11_27 = mul i32 %M_load_27, i32 %V_load_27_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 264 'mul' 'mul_ln11_27' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_16 = add i32 %mul_ln11_18, i32 %mul_ln11_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 265 'add' 'add_ln11_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 266 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_18 = add i32 %add_ln11_17, i32 %add_ln11_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 266 'add' 'add_ln11_18' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 3.60>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:7]   --->   Operation 267 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:5]   --->   Operation 268 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_13 = add i32 %add_ln11_12, i32 %add_ln11_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 269 'add' 'add_ln11_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_19 = add i32 %add_ln11_18, i32 %add_ln11_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 270 'add' 'add_ln11_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_22 = add i32 %add_ln11_21, i32 %add_ln11_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 271 'add' 'add_ln11_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_23 = add i32 %mul_ln11_26, i32 %mul_ln11_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 272 'add' 'add_ln11_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 273 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_25 = add i32 %add_ln11_24, i32 %add_ln11_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 273 'add' 'add_ln11_25' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 274 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_26 = add i32 %add_ln11_25, i32 %add_ln11_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 274 'add' 'add_ln11_26' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 275 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_27 = add i32 %add_ln11_26, i32 %add_ln11_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 275 'add' 'add_ln11_27' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 276 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln11_28 = add i32 %add_ln11_27, i32 %add_ln11_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 276 'add' 'add_ln11_28' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%Out_r_addr = getelementptr i32 %Out_r, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:13]   --->   Operation 277 'getelementptr' 'Out_r_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [1/1] (0.67ns)   --->   "%store_ln13 = store i32 %add_ln11_28, i5 %Out_r_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:13]   --->   Operation 278 'store' 'store_ln13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln7 = br void %VITIS_LOOP_10_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:7]   --->   Operation 279 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.81ns
The critical path consists of the following:
	'alloca' operation ('i') [33]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:7) on local variable 'i' [69]  (0 ns)
	'sub' operation ('sub_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [80]  (0.787 ns)
	'add' operation ('add_ln11_32', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [95]  (0.787 ns)
	'getelementptr' operation ('M_addr_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [97]  (0 ns)
	'load' operation ('M_load_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) on array 'M' [181]  (1.24 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'add' operation ('add_ln11_40', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [119]  (0.787 ns)
	'getelementptr' operation ('M_addr_13', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [121]  (0 ns)
	'load' operation ('M_load_13', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) on array 'M' [197]  (1.24 ns)

 <State 3>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [182]  (3.42 ns)

 <State 4>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_13', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [198]  (3.42 ns)

 <State 5>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_20', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [212]  (3.42 ns)

 <State 6>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_22', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [216]  (3.42 ns)

 <State 7>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_24', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [220]  (3.42 ns)

 <State 8>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [228]  (3.42 ns)

 <State 9>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [172]  (3.42 ns)

 <State 10>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [176]  (3.42 ns)

 <State 11>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [180]  (3.42 ns)

 <State 12>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [188]  (3.42 ns)

 <State 13>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_10', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [192]  (3.42 ns)

 <State 14>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [196]  (3.42 ns)

 <State 15>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_16', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [204]  (3.42 ns)

 <State 16>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_18', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [208]  (3.42 ns)

 <State 17>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_26', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [224]  (3.42 ns)

 <State 18>: 3.6ns
The critical path consists of the following:
	'add' operation ('add_ln11_23', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [254]  (0 ns)
	'add' operation ('add_ln11_25', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [256]  (0.731 ns)
	'add' operation ('add_ln11_26', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [257]  (0.731 ns)
	'add' operation ('add_ln11_27', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [258]  (0.731 ns)
	'add' operation ('add_ln11_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11) [259]  (0.731 ns)
	'store' operation ('store_ln13', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:13) of variable 'add_ln11_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11 on array 'Out_r' [261]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
