$date
	Sun Oct 23 10:03:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#835106
b111 &
b111 %
1$
b111 !
1"
#835107
0"
#835110
b10110 &
b10110 %
#835114
b1011 &
b1011 %
#835118
b100010 &
b100010 %
#835122
b10001 &
b10001 %
#835126
b110100 &
b110100 %
#835130
b11010 &
b11010 %
#835134
b1101 &
b1101 %
#835138
b101000 &
b101000 %
#835142
b10100 &
b10100 %
#835146
b1010 &
b1010 %
#835150
b101 &
b101 %
#835154
b10000 &
b10000 %
#835158
b1000 &
b1000 %
#835162
b100 &
b100 %
#835166
b10 &
b10 %
#835170
b1 &
b1 %
1#
#835174
b0 &
0#
b0 %
0$
#1831622
b10100 &
b10100 %
1$
b10100 !
1"
#1831623
0"
#1831626
b1010 &
b1010 %
#1831630
b101 &
b101 %
#1831634
b10000 &
b10000 %
#1831638
b1000 &
b1000 %
#1831642
b100 &
b100 %
#1831646
b10 &
b10 %
#1831650
b1 &
b1 %
1#
#1831654
b0 &
0#
b0 %
0$
#2879559
b101 !
1"
#2879562
b101 &
b101 %
1$
#2879563
0"
#2879566
b10000 &
b10000 %
#2879570
b1000 &
b1000 %
#2879574
b100 &
b100 %
#2879578
b10 &
b10 %
#2879582
b1 &
1#
b1 %
#2879586
b0 &
b0 %
0#
0$
#4500012
