INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1 opened at Sun Dec 29 19:09:25 -03 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7a35t-cpg236-1 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data single -quiet 
Command       ap_part_info done; 1.14 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a35t:-cpg236:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7a35t-cpg236-1 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data resources 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 8150} {LUT 20800} {FF 41600} {DSP48E 90} {BRAM 100} {URAM 0} 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.24 sec.
Execute     ap_part_info -data single -name xc7a35t-cpg236-1 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data resources 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 8150} {LUT 20800} {FF 41600} {DSP48E 90} {BRAM 100} {URAM 0} 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.36 sec.
Execute   set_part xc7a35tcpg236-1 
Execute     ap_part_info -name xc7a35tcpg236-1 -data single -quiet 
Execute     ap_part_info -name xc7a35tcpg236-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a35t:-cpg236:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7a35t-cpg236-1 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data resources 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 8150} {LUT 20800} {FF 41600} {DSP48E 90} {BRAM 100} {URAM 0} 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/artix7/artix7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/sa.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling src/sa.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted src/sa.cpp 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/sa.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp" 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/sa.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp
Command       clang done; 0.94 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp"  -o "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/ulisses/Tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp -o /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/useless.bc
Command       clang done; 0.98 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/ulisses/Tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp std=gnu++98 -directive=/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp std=gnu++98 -directive=/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.sa.pp.0.cpp.diag.yml /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.sa.pp.0.cpp.out.log 2> /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.sa.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /home/ulisses/Tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/tidy-3.1.sa.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/sa.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/tidy-3.1.sa.pp.0.cpp.out.log 2> /home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/.autopilot/db/tidy-3.1.sa.pp.0.cpp.err.log 
Execute         source /home/ulisses/Tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/ulisses/Tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/ulisses/Projects/masters-degree/geem/src/pe.h:5
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/ulisses/Projects/masters-degree/geem/src/pe.h:6
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/ulisses/Projects/masters-degree/geem/src/pe.h:7
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/ulisses/Projects/masters-degree/geem/src/pe.h:8
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/ulisses/Projects/masters-degree/geem/src/pe.h:9
Command       tidy_31 done; error code: 2; 
Command     elaborate done; error code: 2; 2.09 sec.
Command   csynth_design done; error code: 2; 2.09 sec.
Command ap_source done; error code: 1; 3.57 sec.
Execute cleanup_all 
