Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 16:49:03 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             173 |           52 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |              21 |            7 |
| Yes          | No                    | No                     |             189 |           72 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                      Enable Signal                     |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+--------------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  control_unit/mainDecoder/ResultSrc_reg[1]_i_1_n_0 |                                                        |                                  |                1 |              1 |         1.00 |
|  control_unit/mainDecoder/ALUSrcA_reg[1]_i_2_n_0   |                                                        |                                  |                1 |              4 |         4.00 |
|  dispDriver/clk_TMDS                               |                                                        | dispDriver/TMDS_mod10[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                     |                                                        | reset_IBUF                       |                2 |              5 |         2.50 |
|  dispDriver/pixclk                                 |                                                        | dispDriver/encode_G/SR[0]        |                2 |              7 |         3.50 |
|  dispDriver/pixclk                                 |                                                        | dispDriver/CounterY              |                4 |             10 |         2.50 |
|  dispDriver/pixclk                                 | dispDriver/CounterY                                    |                                  |                5 |             19 |         3.80 |
|  dispDriver/clk_TMDS                               |                                                        |                                  |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                                     | control_unit/mainDecoder/E[0]                          |                                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                     | control_unit/mainDecoder/FSM_onehot_state_reg[15]_1[0] |                                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                     | control_unit/mainDecoder/FSM_onehot_state_reg[2]_0[0]  | reset_IBUF                       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                     | control_unit/mainDecoder/FSM_onehot_state_reg[15]_0[0] |                                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                     | control_unit/mainDecoder/FSM_onehot_state_reg[15]_2[0] |                                  |               16 |             36 |         2.25 |
|  clk_IBUF_BUFG                                     | control_unit/mainDecoder/IRWrite                       |                                  |               15 |             38 |         2.53 |
|  dispDriver/pixclk                                 |                                                        |                                  |               20 |             41 |         2.05 |
|  clk_IBUF_BUFG                                     |                                                        |                                  |              625 |           2528 |         4.04 |
+----------------------------------------------------+--------------------------------------------------------+----------------------------------+------------------+----------------+--------------+


