#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaaade716c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaaade46a70 .scope autofunction.vec4.s64, "pow10" "pow10" 3 7, 3 7 0, S_0xaaaaade716c0;
 .timescale 0 0;
v0xaaaaadd94980_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaaade46a70
TD_$unit.pow10 ;
    %load/vec4 v0xaaaaadd94980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaaade57520 .scope module, "aoc2_tb" "aoc2_tb" 4 1;
 .timescale 0 0;
v0xaaaaadebe230_0 .var/2s "c", 31 0;
v0xaaaaadebe330_0 .var "clock", 0 0;
v0xaaaaadebe3f0_0 .net "count_out", 63 0, L_0xaaaaadee6cc0;  1 drivers
v0xaaaaadebe4c0_0 .net "count_out_valid", 0 0, L_0xaaaaadee6e70;  1 drivers
v0xaaaaadebe590_0 .var/2u "cum_sum", 63 0;
v0xaaaaadebe680_0 .var/2s "done", 31 0;
v0xaaaaadebe740_0 .var/2u "end_count", 63 0;
v0xaaaaadebe820_0 .var/2s "fd", 31 0;
v0xaaaaadebe900_0 .var "n_in", 63 0;
v0xaaaaadebe9c0_0 .var "num_i", 0 0;
v0xaaaaadebea80 .array/2u "nums", 0 1, 63 0;
v0xaaaaadebeb40_0 .var "reset", 0 0;
v0xaaaaadebebe0_0 .var/2u "start_count", 63 0;
v0xaaaaadebecc0_0 .var/2u "tmp_sum", 63 0;
v0xaaaaadebeda0_0 .var/2u "total_sum", 63 0;
S_0xaaaaade7c550 .scope module, "dut" "count_combs" 4 8, 5 3 0, S_0xaaaaade57520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /OUTPUT 1 "count_out_valid";
    .port_info 4 /OUTPUT 64 "count_out";
L_0xffff865e6da8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaadebcf70_0 .net/2s *"_ivl_21", 31 0, L_0xffff865e6da8;  1 drivers
L_0xffff865e6df0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xaaaaadebd050_0 .net/2u *"_ivl_25", 3 0, L_0xffff865e6df0;  1 drivers
v0xaaaaadebd130_0 .net "clock", 0 0, v0xaaaaadebe330_0;  1 drivers
v0xaaaaadebd200_0 .net "count_out", 63 0, L_0xaaaaadee6cc0;  alias, 1 drivers
v0xaaaaadebd2c0_0 .net "count_out_valid", 0 0, L_0xaaaaadee6e70;  alias, 1 drivers
v0xaaaaadebd3d0_0 .net "digs_out", 3 0, v0xaaaaadebc890_0;  1 drivers
v0xaaaaadebd490 .array "gc_outs", 2 10;
v0xaaaaadebd490_0 .net v0xaaaaadebd490 0, 63 0, L_0xaaaaaded1280; 1 drivers
v0xaaaaadebd490_1 .net v0xaaaaadebd490 1, 63 0, L_0xaaaaaded3dc0; 1 drivers
v0xaaaaadebd490_2 .net v0xaaaaadebd490 2, 63 0, L_0xaaaaaded6990; 1 drivers
v0xaaaaadebd490_3 .net v0xaaaaadebd490 3, 63 0, L_0xaaaaaded9290; 1 drivers
v0xaaaaadebd490_4 .net v0xaaaaadebd490 4, 63 0, L_0xaaaaadedbb90; 1 drivers
v0xaaaaadebd490_5 .net v0xaaaaadebd490 5, 63 0, L_0xaaaaadede490; 1 drivers
v0xaaaaadebd490_6 .net v0xaaaaadebd490 6, 63 0, L_0xaaaaadee0d90; 1 drivers
v0xaaaaadebd490_7 .net v0xaaaaadebd490 7, 63 0, L_0xaaaaadee3e40; 1 drivers
v0xaaaaadebd490_8 .net v0xaaaaadebd490 8, 63 0, L_0xaaaaadee6660; 1 drivers
v0xaaaaadebd720_0 .net "gc_valid", 10 2, L_0xaaaaadee6950;  1 drivers
v0xaaaaadebd7c0_0 .net "n_in", 63 0, v0xaaaaadebe900_0;  1 drivers
v0xaaaaadebd860_0 .net "pref_out", 63 0, v0xaaaaadebce30_0;  1 drivers
v0xaaaaadebd930_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  1 drivers
v0xaaaaadebd9d0 .array "stage1", 0 4, 63 0;
v0xaaaaadebda70 .array "stage2", 0 2, 63 0;
v0xaaaaadebdb10 .array "stage3", 0 1, 63 0;
v0xaaaaadebdbb0_0 .var "stage4", 63 0;
v0xaaaaadebdc50_0 .var/2s "stage_count", 31 0;
LS_0xaaaaadee6950_0_0 .concat8 [ 1 1 1 1], L_0xaaaaaded14b0, L_0xaaaaaded3ff0, L_0xaaaaaded6bc0, L_0xaaaaaded94c0;
LS_0xaaaaadee6950_0_4 .concat8 [ 1 1 1 1], L_0xaaaaadedbdc0, L_0xaaaaadede6c0, L_0xaaaaadee0fc0, L_0xaaaaadee4070;
LS_0xaaaaadee6950_0_8 .concat8 [ 1 0 0 0], L_0xaaaaadee6890;
L_0xaaaaadee6950 .concat8 [ 4 4 1 0], LS_0xaaaaadee6950_0_0, LS_0xaaaaadee6950_0_4, LS_0xaaaaadee6950_0_8;
L_0xaaaaadee6cc0 .arith/sum 64, v0xaaaaadebdbb0_0, v0xaaaaadebce30_0;
L_0xaaaaadee6e70 .cmp/ge.s 32, v0xaaaaadebdc50_0, L_0xffff865e6da8;
L_0xaaaaadee6fb0 .arith/sub 4, v0xaaaaadebc890_0, L_0xffff865e6df0;
S_0xaaaaade7c7d0 .scope generate, "genblk1[2]" "genblk1[2]" 5 22, 5 22 0, S_0xaaaaade7c550;
 .timescale 0 0;
P_0xaaaaade7c9f0 .param/l "i" 0 5 22, +C4<010>;
S_0xaaaaade7cad0 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaaade7c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaade7ccb0 .param/l "group_count_n" 0 6 4, +C4<0010>;
L_0xaaaaaded10d0 .functor AND 1, L_0xaaaaadecf590, v0xaaaaade825f0_0, C4<1>, C4<1>;
L_0xaaaaaded14b0 .functor AND 1, L_0xaaaaaded10d0, v0xaaaaade82790_0, C4<1>, C4<1>;
v0xaaaaade80560_0 .var "M", 63 0;
v0xaaaaade80660_0 .var "M_reg", 63 0;
v0xaaaaade80740_0 .var "N", 63 0;
v0xaaaaade80800_0 .var "N_reg", 63 0;
v0xaaaaade808e0_0 .var "S", 63 0;
v0xaaaaade809c0_0 .var "S_reg", 63 0;
L_0xffff865e4018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xaaaaade80aa0_0 .net/2u *"_ivl_0", 3 0, L_0xffff865e4018;  1 drivers
L_0xffff865e40a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade80b80_0 .net *"_ivl_11", 59 0, L_0xffff865e40a8;  1 drivers
L_0xffff865e40f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaade80c60_0 .net/2u *"_ivl_12", 63 0, L_0xffff865e40f0;  1 drivers
L_0xffff865e4138 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaade80d40_0 .net/2u *"_ivl_16", 31 0, L_0xffff865e4138;  1 drivers
v0xaaaaade80e20_0 .net *"_ivl_2", 3 0, L_0xaaaaadebee80;  1 drivers
L_0xffff865e4180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaade80f00_0 .net/2u *"_ivl_20", 31 0, L_0xffff865e4180;  1 drivers
v0xaaaaade80fe0_0 .net *"_ivl_24", 63 0, L_0xaaaaaded1030;  1 drivers
v0xaaaaade810c0_0 .net *"_ivl_26", 63 0, L_0xaaaaaded1140;  1 drivers
L_0xffff865e44e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade811a0_0 .net/2u *"_ivl_28", 63 0, L_0xffff865e44e0;  1 drivers
v0xaaaaade81280_0 .net *"_ivl_32", 0 0, L_0xaaaaaded10d0;  1 drivers
L_0xffff865e4060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade81360_0 .net/2u *"_ivl_4", 3 0, L_0xffff865e4060;  1 drivers
v0xaaaaade81440_0 .net *"_ivl_8", 63 0, L_0xaaaaadebf0c0;  1 drivers
v0xaaaaade81520_0 .net "block_size", 63 0, L_0xaaaaadecf240;  1 drivers
v0xaaaaade815e0_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaade81680_0 .var "cur_base", 63 0;
v0xaaaaade81720_0 .net "cur_base_valid", 0 0, L_0xaaaaadecf450;  1 drivers
v0xaaaaade817c0_0 .net "group_count_out", 63 0, L_0xaaaaaded1280;  alias, 1 drivers
v0xaaaaade81860_0 .net "group_count_out_valid", 0 0, L_0xaaaaaded14b0;  1 drivers
v0xaaaaade81900_0 .net "group_en", 0 0, L_0xaaaaadebef50;  1 drivers
v0xaaaaade819c0_0 .var "input_valid", 0 0;
v0xaaaaade81a90_0 .var "input_valid_next", 0 0;
v0xaaaaade81b30_0 .var/2u "k", 31 0;
v0xaaaaade81c10_0 .var "lb", 63 0;
v0xaaaaade81cf0_0 .var "lb_reg", 63 0;
v0xaaaaade81dd0_0 .net "n_digs_in", 3 0, v0xaaaaadebc890_0;  alias, 1 drivers
v0xaaaaade81eb0_0 .net "n_in", 63 0, v0xaaaaadebe900_0;  alias, 1 drivers
v0xaaaaade81f90_0 .var/2u "pow_m", 31 0;
v0xaaaaade82280_0 .var "prim_sub_en", 2 1;
v0xaaaaade82360_0 .var "prim_sub_en_next", 2 1;
v0xaaaaade82440_0 .net "prim_sub_out", 63 0, L_0xaaaaaded0ef0;  1 drivers
v0xaaaaade82530_0 .var "prim_sub_out_1", 63 0;
v0xaaaaade825f0_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaaade826b0_0 .var "prim_sub_out_2", 63 0;
v0xaaaaade82790_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaaade82850_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaadd746d0;  1 drivers
v0xaaaaade82920_0 .var "r", 1 0;
v0xaaaaade829f0_0 .var "r_next", 1 0;
v0xaaaaade82ab0_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaade82b80_0 .var "tmp_sum", 63 0;
v0xaaaaade82c40_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaade82d20_0 .var "tmp_sum_reg", 63 0;
v0xaaaaade82e00_0 .net "tmp_sum_valid", 0 0, L_0xaaaaadecf590;  1 drivers
v0xaaaaade82ec0_0 .var "ub", 63 0;
v0xaaaaade82fb0_0 .var "ub_cand_0", 63 0;
v0xaaaaade83070_0 .var "ub_cand_1", 63 0;
v0xaaaaade83150_0 .var "ub_reg", 63 0;
E_0xaaaaadce66f0/0 .event edge, v0xaaaaade82280_0, v0xaaaaade7f580_0, v0xaaaaade7fde0_0, v0xaaaaade7f4c0_0;
E_0xaaaaadce66f0/1 .event edge, v0xaaaaade7fd20_0;
E_0xaaaaadce66f0 .event/or E_0xaaaaadce66f0/0, E_0xaaaaadce66f0/1;
E_0xaaaaadcbde70/0 .event edge, v0xaaaaade81cf0_0, v0xaaaaade83150_0, v0xaaaaade809c0_0, v0xaaaaade80800_0;
E_0xaaaaadcbde70/1 .event edge, v0xaaaaade7f3e0_0, v0xaaaaade80660_0;
E_0xaaaaadcbde70 .event/or E_0xaaaaadcbde70/0, E_0xaaaaadcbde70/1;
E_0xaaaaade719e0 .event edge, v0xaaaaade7f240_0, v0xaaaaade81eb0_0, v0xaaaaade7f3e0_0;
L_0xaaaaadebee80 .arith/mod 4, v0xaaaaadebc890_0, L_0xffff865e4018;
L_0xaaaaadebef50 .cmp/eq 4, L_0xaaaaadebee80, L_0xffff865e4060;
L_0xaaaaadebf0c0 .concat [ 4 60 0 0], v0xaaaaadebc890_0, L_0xffff865e40a8;
L_0xaaaaadecf240 .arith/div 64, L_0xaaaaadebf0c0, L_0xffff865e40f0;
L_0xaaaaadecf450 .cmp/gt 32, v0xaaaaade81b30_0, L_0xffff865e4138;
L_0xaaaaadecf590 .cmp/eq 32, v0xaaaaade82c40_0, L_0xffff865e4180;
L_0xaaaaaded1030 .arith/sub 64, v0xaaaaade82d20_0, v0xaaaaade82530_0;
L_0xaaaaaded1140 .arith/sub 64, L_0xaaaaaded1030, v0xaaaaade826b0_0;
L_0xaaaaaded1280 .functor MUXZ 64, L_0xffff865e44e0, L_0xaaaaaded1140, L_0xaaaaadebef50, C4<>;
S_0xaaaaade7ce20 .scope module, "prim_calc_1" "prim_calc" 6 97, 7 3 0, S_0xaaaaade7cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
L_0xffff865e42a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaaadd90790 .functor AND 64, L_0xaaaaadecf240, L_0xffff865e42a0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaaadd947a0 .functor OR 1, L_0xaaaaadecf9e0, L_0xaaaaadecfb90, C4<0>, C4<0>;
L_0xaaaaadd7b410 .functor AND 1, L_0xaaaaadecf800, L_0xaaaaadd947a0, C4<1>, C4<1>;
L_0xaaaaadd7d3b0 .functor AND 1, L_0xaaaaadd7b410, L_0xaaaaadecf450, C4<1>, C4<1>;
L_0xaaaaadd7f810 .functor AND 1, L_0xaaaaaded01e0, L_0xaaaaadecf450, C4<1>, C4<1>;
L_0xaaaaaded06c0 .functor NOT 1, L_0xaaaaadd7d3b0, C4<0>, C4<0>, C4<0>;
L_0xaaaaadd827a0 .functor AND 1, L_0xaaaaaded06c0, L_0xaaaaadecf450, C4<1>, C4<1>;
L_0xaaaaadd746d0 .functor OR 1, L_0xaaaaaded0b50, L_0xaaaaadd827a0, C4<0>, C4<0>;
v0xaaaaadd7f9f0_0 .var "BM", 63 0;
v0xaaaaadd828c0_0 .var "BM_reg", 63 0;
v0xaaaaadd74830_0 .var "M", 63 0;
v0xaaaaade71a70_0 .var "M_reg", 63 0;
v0xaaaaade7d2b0_0 .var "N", 63 0;
v0xaaaaade7d3e0_0 .var "N_reg", 63 0;
v0xaaaaade7d4c0_0 .var "PS", 63 0;
v0xaaaaade7d5a0_0 .var "PS_reg", 63 0;
v0xaaaaade7d680_0 .var "S", 63 0;
v0xaaaaade7d760_0 .var "S_reg", 63 0;
v0xaaaaade7d840_0 .net *"_ivl_0", 63 0, L_0xaaaaadecf6c0;  1 drivers
L_0xffff865e4258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaade7d920_0 .net/2u *"_ivl_10", 31 0, L_0xffff865e4258;  1 drivers
v0xaaaaade7da00_0 .net *"_ivl_12", 0 0, L_0xaaaaadecf9e0;  1 drivers
v0xaaaaade7dac0_0 .net/2u *"_ivl_14", 63 0, L_0xffff865e42a0;  1 drivers
v0xaaaaade7dba0_0 .net *"_ivl_16", 63 0, L_0xaaaaadd90790;  1 drivers
v0xaaaaade7dc80_0 .net *"_ivl_19", 0 0, L_0xaaaaadecfb90;  1 drivers
v0xaaaaade7dd40_0 .net *"_ivl_21", 0 0, L_0xaaaaadd947a0;  1 drivers
v0xaaaaade7de00_0 .net *"_ivl_23", 0 0, L_0xaaaaadd7b410;  1 drivers
v0xaaaaade7dec0_0 .net/2u *"_ivl_26", 63 0, L_0xaaaaadecfe40;  1 drivers
L_0xffff865e42e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade7dfa0_0 .net/2u *"_ivl_29", 31 0, L_0xffff865e42e8;  1 drivers
L_0xffff865e41c8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade7e080_0 .net *"_ivl_3", 61 0, L_0xffff865e41c8;  1 drivers
v0xaaaaade7e160_0 .net *"_ivl_30", 63 0, L_0xaaaaadecff70;  1 drivers
L_0xffff865e4330 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade7e240_0 .net *"_ivl_33", 61 0, L_0xffff865e4330;  1 drivers
v0xaaaaade7e320_0 .net *"_ivl_34", 63 0, L_0xaaaaaded00a0;  1 drivers
v0xaaaaade7e400_0 .net *"_ivl_36", 0 0, L_0xaaaaaded01e0;  1 drivers
v0xaaaaade7e4c0_0 .net *"_ivl_4", 0 0, L_0xaaaaadecf800;  1 drivers
v0xaaaaade7e580_0 .net *"_ivl_40", 31 0, L_0xaaaaaded0400;  1 drivers
L_0xffff865e4378 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade7e660_0 .net *"_ivl_43", 29 0, L_0xffff865e4378;  1 drivers
L_0xffff865e43c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaade7e740_0 .net/2u *"_ivl_44", 31 0, L_0xffff865e43c0;  1 drivers
v0xaaaaade7e820_0 .net *"_ivl_46", 0 0, L_0xaaaaaded0500;  1 drivers
v0xaaaaade7e8e0_0 .net *"_ivl_48", 63 0, L_0xaaaaaded0730;  1 drivers
v0xaaaaade7e9c0_0 .net *"_ivl_50", 62 0, L_0xaaaaaded0620;  1 drivers
L_0xffff865e4408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaade7eaa0_0 .net *"_ivl_52", 0 0, L_0xffff865e4408;  1 drivers
v0xaaaaade7eb80_0 .net *"_ivl_54", 63 0, L_0xaaaaaded08a0;  1 drivers
L_0xffff865e4450 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaade7ec60_0 .net/2u *"_ivl_58", 31 0, L_0xffff865e4450;  1 drivers
v0xaaaaade7ed40_0 .net *"_ivl_6", 31 0, L_0xaaaaadecf8f0;  1 drivers
v0xaaaaade7ee20_0 .net *"_ivl_60", 0 0, L_0xaaaaaded0b50;  1 drivers
v0xaaaaade7eee0_0 .net *"_ivl_62", 0 0, L_0xaaaaaded06c0;  1 drivers
v0xaaaaade7efc0_0 .net *"_ivl_65", 0 0, L_0xaaaaadd827a0;  1 drivers
L_0xffff865e4498 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade7f080_0 .net/2u *"_ivl_68", 63 0, L_0xffff865e4498;  1 drivers
L_0xffff865e4210 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade7f160_0 .net *"_ivl_9", 29 0, L_0xffff865e4210;  1 drivers
v0xaaaaade7f240_0 .net "block_size_in", 63 0, L_0xaaaaadecf240;  alias, 1 drivers
v0xaaaaade7f320_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaade7f3e0_0 .net "cur_base_in", 63 0, v0xaaaaade81680_0;  1 drivers
v0xaaaaade7f4c0_0 .net "cur_base_valid", 0 0, L_0xaaaaadecf450;  alias, 1 drivers
v0xaaaaade7f580_0 .net "input_valid", 0 0, v0xaaaaade819c0_0;  1 drivers
v0xaaaaade7f640_0 .var/2u "k", 31 0;
v0xaaaaade7f720_0 .net/2u "k_bound", 31 0, L_0xaaaaaded0a60;  1 drivers
v0xaaaaade7f800_0 .var "lb_r", 63 0;
v0xaaaaade7f8e0_0 .var "lb_r_reg", 63 0;
v0xaaaaade7f9c0_0 .var/2u "pow_m", 31 0;
v0xaaaaade7faa0_0 .net "prim_en", 0 0, L_0xaaaaadd7d3b0;  1 drivers
v0xaaaaade7fb60_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaade7fc40_0 .net "prim_sub_out", 63 0, L_0xaaaaaded0ef0;  alias, 1 drivers
v0xaaaaade7fd20_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaadd746d0;  alias, 1 drivers
v0xaaaaade7fde0_0 .net "r", 1 0, v0xaaaaade82920_0;  1 drivers
v0xaaaaade7fec0_0 .var "rep_base", 63 0;
v0xaaaaade7ffa0_0 .net "rep_base_valid", 0 0, L_0xaaaaadd7f810;  1 drivers
v0xaaaaade80060_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaade80120_0 .net "ub_in", 63 0, v0xaaaaade82ec0_0;  1 drivers
v0xaaaaade80200_0 .var "ub_r", 63 0;
v0xaaaaade802e0_0 .var "ub_r_reg", 63 0;
E_0xaaaaade71ca0 .event posedge, v0xaaaaade7f320_0;
E_0xaaaaade71ce0/0 .event edge, v0xaaaaade7fde0_0, v0xaaaaade80120_0, v0xaaaaade7fec0_0, v0xaaaaade7f8e0_0;
E_0xaaaaade71ce0/1 .event edge, v0xaaaaade802e0_0, v0xaaaaade7d760_0, v0xaaaaade7d3e0_0, v0xaaaaade7f3e0_0;
E_0xaaaaade71ce0 .event/or E_0xaaaaade71ce0/0, E_0xaaaaade71ce0/1;
L_0xaaaaadecf6c0 .concat [ 2 62 0 0], v0xaaaaade82920_0, L_0xffff865e41c8;
L_0xaaaaadecf800 .cmp/gt 64, L_0xaaaaadecf240, L_0xaaaaadecf6c0;
L_0xaaaaadecf8f0 .concat [ 2 30 0 0], v0xaaaaade82920_0, L_0xffff865e4210;
L_0xaaaaadecf9e0 .cmp/eq 32, L_0xaaaaadecf8f0, L_0xffff865e4258;
L_0xaaaaadecfb90 .reduce/nor L_0xaaaaadd90790;
L_0xaaaaadecfe40 .concat [ 32 32 0 0], v0xaaaaade7f640_0, L_0xffff865e42e8;
L_0xaaaaadecff70 .concat [ 2 62 0 0], v0xaaaaade82920_0, L_0xffff865e4330;
L_0xaaaaaded00a0 .arith/div 64, L_0xaaaaadecf240, L_0xaaaaadecff70;
L_0xaaaaaded01e0 .cmp/gt 64, L_0xaaaaadecfe40, L_0xaaaaaded00a0;
L_0xaaaaaded0400 .concat [ 2 30 0 0], v0xaaaaade82920_0, L_0xffff865e4378;
L_0xaaaaaded0500 .cmp/eq 32, L_0xaaaaaded0400, L_0xffff865e43c0;
L_0xaaaaaded0620 .part L_0xaaaaadecf240, 1, 63;
L_0xaaaaaded0730 .concat [ 63 1 0 0], L_0xaaaaaded0620, L_0xffff865e4408;
L_0xaaaaaded08a0 .functor MUXZ 64, L_0xaaaaaded0730, L_0xaaaaadecf240, L_0xaaaaaded0500, C4<>;
L_0xaaaaaded0a60 .cast/2 32, L_0xaaaaaded08a0;
L_0xaaaaaded0b50 .cmp/eq 32, v0xaaaaade7fb60_0, L_0xffff865e4450;
L_0xaaaaaded0ef0 .functor MUXZ 64, L_0xffff865e4498, v0xaaaaade7d5a0_0, L_0xaaaaadd7d3b0, C4<>;
S_0xaaaaade83330 .scope generate, "genblk1[3]" "genblk1[3]" 5 22, 5 22 0, S_0xaaaaade7c550;
 .timescale 0 0;
P_0xaaaaade83500 .param/l "i" 0 5 22, +C4<011>;
S_0xaaaaade835c0 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaaade83330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaade837a0 .param/l "group_count_n" 0 6 4, +C4<0011>;
L_0xaaaaaded3c10 .functor AND 1, L_0xaaaaaded1bc0, v0xaaaaade89780_0, C4<1>, C4<1>;
L_0xaaaaaded3ff0 .functor AND 1, L_0xaaaaaded3c10, v0xaaaaade89920_0, C4<1>, C4<1>;
v0xaaaaade876a0_0 .var "M", 63 0;
v0xaaaaade877a0_0 .var "M_reg", 63 0;
v0xaaaaade87880_0 .var "N", 63 0;
v0xaaaaade87940_0 .var "N_reg", 63 0;
v0xaaaaade87a20_0 .var "S", 63 0;
v0xaaaaade87b50_0 .var "S_reg", 63 0;
L_0xffff865e4528 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0xaaaaade87c30_0 .net/2u *"_ivl_0", 3 0, L_0xffff865e4528;  1 drivers
L_0xffff865e45b8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade87d10_0 .net *"_ivl_11", 59 0, L_0xffff865e45b8;  1 drivers
L_0xffff865e4600 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaade87df0_0 .net/2u *"_ivl_12", 63 0, L_0xffff865e4600;  1 drivers
L_0xffff865e4648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaade87ed0_0 .net/2u *"_ivl_16", 31 0, L_0xffff865e4648;  1 drivers
v0xaaaaade87fb0_0 .net *"_ivl_2", 3 0, L_0xaaaaaded1570;  1 drivers
L_0xffff865e4690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaade88090_0 .net/2u *"_ivl_20", 31 0, L_0xffff865e4690;  1 drivers
v0xaaaaade88170_0 .net *"_ivl_24", 63 0, L_0xaaaaaded3b70;  1 drivers
v0xaaaaade88250_0 .net *"_ivl_26", 63 0, L_0xaaaaaded3c80;  1 drivers
L_0xffff865e49f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade88330_0 .net/2u *"_ivl_28", 63 0, L_0xffff865e49f0;  1 drivers
v0xaaaaade88410_0 .net *"_ivl_32", 0 0, L_0xaaaaaded3c10;  1 drivers
L_0xffff865e4570 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade884f0_0 .net/2u *"_ivl_4", 3 0, L_0xffff865e4570;  1 drivers
v0xaaaaade885d0_0 .net *"_ivl_8", 63 0, L_0xaaaaaded17d0;  1 drivers
v0xaaaaade886b0_0 .net "block_size", 63 0, L_0xaaaaaded18c0;  1 drivers
v0xaaaaade88770_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaade88810_0 .var "cur_base", 63 0;
v0xaaaaade888b0_0 .net "cur_base_valid", 0 0, L_0xaaaaaded1a80;  1 drivers
v0xaaaaade88950_0 .net "group_count_out", 63 0, L_0xaaaaaded3dc0;  alias, 1 drivers
v0xaaaaade889f0_0 .net "group_count_out_valid", 0 0, L_0xaaaaaded3ff0;  1 drivers
v0xaaaaade88ab0_0 .net "group_en", 0 0, L_0xaaaaaded1660;  1 drivers
v0xaaaaade88b70_0 .var "input_valid", 0 0;
v0xaaaaade88c40_0 .var "input_valid_next", 0 0;
v0xaaaaade88ce0_0 .var/2u "k", 31 0;
v0xaaaaade88dc0_0 .var "lb", 63 0;
v0xaaaaade88ea0_0 .var "lb_reg", 63 0;
v0xaaaaade88f80_0 .net "n_digs_in", 3 0, v0xaaaaadebc890_0;  alias, 1 drivers
v0xaaaaade89070_0 .net "n_in", 63 0, v0xaaaaadebe900_0;  alias, 1 drivers
v0xaaaaade89140_0 .var/2u "pow_m", 31 0;
v0xaaaaade89410_0 .var "prim_sub_en", 2 1;
v0xaaaaade894f0_0 .var "prim_sub_en_next", 2 1;
v0xaaaaade895d0_0 .net "prim_sub_out", 63 0, L_0xaaaaaded3a30;  1 drivers
v0xaaaaade896c0_0 .var "prim_sub_out_1", 63 0;
v0xaaaaade89780_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaaade89840_0 .var "prim_sub_out_2", 63 0;
v0xaaaaade89920_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaaade899e0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaaded3880;  1 drivers
v0xaaaaade89ab0_0 .var "r", 1 0;
v0xaaaaade89b80_0 .var "r_next", 1 0;
v0xaaaaade89c40_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaade89ce0_0 .var "tmp_sum", 63 0;
v0xaaaaade89dc0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaade89ea0_0 .var "tmp_sum_reg", 63 0;
v0xaaaaade89f80_0 .net "tmp_sum_valid", 0 0, L_0xaaaaaded1bc0;  1 drivers
v0xaaaaade8a040_0 .var "ub", 63 0;
v0xaaaaade8a130_0 .var "ub_cand_0", 63 0;
v0xaaaaade8a1f0_0 .var "ub_cand_1", 63 0;
v0xaaaaade8a2d0_0 .var "ub_reg", 63 0;
E_0xaaaaade83920/0 .event edge, v0xaaaaade89410_0, v0xaaaaade86690_0, v0xaaaaade86ef0_0, v0xaaaaade865d0_0;
E_0xaaaaade83920/1 .event edge, v0xaaaaade86e30_0;
E_0xaaaaade83920 .event/or E_0xaaaaade83920/0, E_0xaaaaade83920/1;
E_0xaaaaade83990/0 .event edge, v0xaaaaade88ea0_0, v0xaaaaade8a2d0_0, v0xaaaaade87b50_0, v0xaaaaade87940_0;
E_0xaaaaade83990/1 .event edge, v0xaaaaade864f0_0, v0xaaaaade877a0_0;
E_0xaaaaade83990 .event/or E_0xaaaaade83990/0, E_0xaaaaade83990/1;
E_0xaaaaade83a10 .event edge, v0xaaaaade86370_0, v0xaaaaade81eb0_0, v0xaaaaade864f0_0;
L_0xaaaaaded1570 .arith/mod 4, v0xaaaaadebc890_0, L_0xffff865e4528;
L_0xaaaaaded1660 .cmp/eq 4, L_0xaaaaaded1570, L_0xffff865e4570;
L_0xaaaaaded17d0 .concat [ 4 60 0 0], v0xaaaaadebc890_0, L_0xffff865e45b8;
L_0xaaaaaded18c0 .arith/div 64, L_0xaaaaaded17d0, L_0xffff865e4600;
L_0xaaaaaded1a80 .cmp/gt 32, v0xaaaaade88ce0_0, L_0xffff865e4648;
L_0xaaaaaded1bc0 .cmp/eq 32, v0xaaaaade89dc0_0, L_0xffff865e4690;
L_0xaaaaaded3b70 .arith/sub 64, v0xaaaaade89ea0_0, v0xaaaaade896c0_0;
L_0xaaaaaded3c80 .arith/sub 64, L_0xaaaaaded3b70, v0xaaaaade89840_0;
L_0xaaaaaded3dc0 .functor MUXZ 64, L_0xffff865e49f0, L_0xaaaaaded3c80, L_0xaaaaaded1660, C4<>;
S_0xaaaaade83a70 .scope module, "prim_calc_1" "prim_calc" 6 97, 7 3 0, S_0xaaaaade835c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
L_0xffff865e47b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaaaded21b0 .functor AND 64, L_0xaaaaaded18c0, L_0xffff865e47b0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaaaded2310 .functor OR 1, L_0xaaaaaded2010, L_0xaaaaaded2220, C4<0>, C4<0>;
L_0xaaaaaded2420 .functor AND 1, L_0xaaaaaded1e30, L_0xaaaaaded2310, C4<1>, C4<1>;
L_0xaaaaaded2530 .functor AND 1, L_0xaaaaaded2420, L_0xaaaaaded1a80, C4<1>, C4<1>;
L_0xaaaaaded2b00 .functor AND 1, L_0xaaaaaded29c0, L_0xaaaaaded1a80, C4<1>, C4<1>;
L_0xaaaaaded2f10 .functor NOT 1, L_0xaaaaaded2530, C4<0>, C4<0>, C4<0>;
L_0xaaaaaded37c0 .functor AND 1, L_0xaaaaaded2f10, L_0xaaaaaded1a80, C4<1>, C4<1>;
L_0xaaaaaded3880 .functor OR 1, L_0xaaaaaded35b0, L_0xaaaaaded37c0, C4<0>, C4<0>;
v0xaaaaade83e20_0 .var "BM", 63 0;
v0xaaaaade83f20_0 .var "BM_reg", 63 0;
v0xaaaaade84000_0 .var "M", 63 0;
v0xaaaaade840f0_0 .var "M_reg", 63 0;
v0xaaaaade841d0_0 .var "N", 63 0;
v0xaaaaade84300_0 .var "N_reg", 63 0;
v0xaaaaade843e0_0 .var "PS", 63 0;
v0xaaaaade844c0_0 .var "PS_reg", 63 0;
v0xaaaaade845a0_0 .var "S", 63 0;
v0xaaaaade84680_0 .var "S_reg", 63 0;
v0xaaaaade84760_0 .net *"_ivl_0", 63 0, L_0xaaaaaded1cf0;  1 drivers
L_0xffff865e4768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaade84840_0 .net/2u *"_ivl_10", 31 0, L_0xffff865e4768;  1 drivers
v0xaaaaade84920_0 .net *"_ivl_12", 0 0, L_0xaaaaaded2010;  1 drivers
v0xaaaaade849e0_0 .net/2u *"_ivl_14", 63 0, L_0xffff865e47b0;  1 drivers
v0xaaaaade84ac0_0 .net *"_ivl_16", 63 0, L_0xaaaaaded21b0;  1 drivers
v0xaaaaade84ba0_0 .net *"_ivl_19", 0 0, L_0xaaaaaded2220;  1 drivers
v0xaaaaade84c60_0 .net *"_ivl_21", 0 0, L_0xaaaaaded2310;  1 drivers
v0xaaaaade84d20_0 .net *"_ivl_23", 0 0, L_0xaaaaaded2420;  1 drivers
v0xaaaaade84de0_0 .net/2u *"_ivl_26", 63 0, L_0xaaaaaded2620;  1 drivers
L_0xffff865e47f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade84ec0_0 .net/2u *"_ivl_29", 31 0, L_0xffff865e47f8;  1 drivers
L_0xffff865e46d8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade84fa0_0 .net *"_ivl_3", 61 0, L_0xffff865e46d8;  1 drivers
v0xaaaaade85080_0 .net *"_ivl_30", 63 0, L_0xaaaaaded2750;  1 drivers
L_0xffff865e4840 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade85160_0 .net *"_ivl_33", 61 0, L_0xffff865e4840;  1 drivers
v0xaaaaade85240_0 .net *"_ivl_34", 63 0, L_0xaaaaaded2880;  1 drivers
v0xaaaaade85320_0 .net *"_ivl_36", 0 0, L_0xaaaaaded29c0;  1 drivers
v0xaaaaade853e0_0 .net *"_ivl_4", 0 0, L_0xaaaaaded1e30;  1 drivers
v0xaaaaade854a0_0 .net *"_ivl_40", 31 0, L_0xaaaaaded2c50;  1 drivers
L_0xffff865e4888 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade85580_0 .net *"_ivl_43", 29 0, L_0xffff865e4888;  1 drivers
L_0xffff865e48d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaade85660_0 .net/2u *"_ivl_44", 31 0, L_0xffff865e48d0;  1 drivers
v0xaaaaade85740_0 .net *"_ivl_46", 0 0, L_0xaaaaaded2d50;  1 drivers
v0xaaaaade85800_0 .net *"_ivl_48", 63 0, L_0xaaaaaded3190;  1 drivers
v0xaaaaade858e0_0 .net *"_ivl_50", 62 0, L_0xaaaaaded2e70;  1 drivers
L_0xffff865e4918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaade859c0_0 .net *"_ivl_52", 0 0, L_0xffff865e4918;  1 drivers
v0xaaaaade85cb0_0 .net *"_ivl_54", 63 0, L_0xaaaaaded3300;  1 drivers
L_0xffff865e4960 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaade85d90_0 .net/2u *"_ivl_58", 31 0, L_0xffff865e4960;  1 drivers
v0xaaaaade85e70_0 .net *"_ivl_6", 31 0, L_0xaaaaaded1f20;  1 drivers
v0xaaaaade85f50_0 .net *"_ivl_60", 0 0, L_0xaaaaaded35b0;  1 drivers
v0xaaaaade86010_0 .net *"_ivl_62", 0 0, L_0xaaaaaded2f10;  1 drivers
v0xaaaaade860f0_0 .net *"_ivl_65", 0 0, L_0xaaaaaded37c0;  1 drivers
L_0xffff865e49a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade861b0_0 .net/2u *"_ivl_68", 63 0, L_0xffff865e49a8;  1 drivers
L_0xffff865e4720 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade86290_0 .net *"_ivl_9", 29 0, L_0xffff865e4720;  1 drivers
v0xaaaaade86370_0 .net "block_size_in", 63 0, L_0xaaaaaded18c0;  alias, 1 drivers
v0xaaaaade86450_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaade864f0_0 .net "cur_base_in", 63 0, v0xaaaaade88810_0;  1 drivers
v0xaaaaade865d0_0 .net "cur_base_valid", 0 0, L_0xaaaaaded1a80;  alias, 1 drivers
v0xaaaaade86690_0 .net "input_valid", 0 0, v0xaaaaade88b70_0;  1 drivers
v0xaaaaade86750_0 .var/2u "k", 31 0;
v0xaaaaade86830_0 .net/2u "k_bound", 31 0, L_0xaaaaaded34c0;  1 drivers
v0xaaaaade86910_0 .var "lb_r", 63 0;
v0xaaaaade869f0_0 .var "lb_r_reg", 63 0;
v0xaaaaade86ad0_0 .var/2u "pow_m", 31 0;
v0xaaaaade86bb0_0 .net "prim_en", 0 0, L_0xaaaaaded2530;  1 drivers
v0xaaaaade86c70_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaade86d50_0 .net "prim_sub_out", 63 0, L_0xaaaaaded3a30;  alias, 1 drivers
v0xaaaaade86e30_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaaded3880;  alias, 1 drivers
v0xaaaaade86ef0_0 .net "r", 1 0, v0xaaaaade89ab0_0;  1 drivers
v0xaaaaade86fd0_0 .var "rep_base", 63 0;
v0xaaaaade870b0_0 .net "rep_base_valid", 0 0, L_0xaaaaaded2b00;  1 drivers
v0xaaaaade87170_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaade87260_0 .net "ub_in", 63 0, v0xaaaaade8a040_0;  1 drivers
v0xaaaaade87340_0 .var "ub_r", 63 0;
v0xaaaaade87420_0 .var "ub_r_reg", 63 0;
E_0xaaaaade83d70/0 .event edge, v0xaaaaade86ef0_0, v0xaaaaade87260_0, v0xaaaaade86fd0_0, v0xaaaaade869f0_0;
E_0xaaaaade83d70/1 .event edge, v0xaaaaade87420_0, v0xaaaaade84680_0, v0xaaaaade84300_0, v0xaaaaade864f0_0;
E_0xaaaaade83d70 .event/or E_0xaaaaade83d70/0, E_0xaaaaade83d70/1;
L_0xaaaaaded1cf0 .concat [ 2 62 0 0], v0xaaaaade89ab0_0, L_0xffff865e46d8;
L_0xaaaaaded1e30 .cmp/gt 64, L_0xaaaaaded18c0, L_0xaaaaaded1cf0;
L_0xaaaaaded1f20 .concat [ 2 30 0 0], v0xaaaaade89ab0_0, L_0xffff865e4720;
L_0xaaaaaded2010 .cmp/eq 32, L_0xaaaaaded1f20, L_0xffff865e4768;
L_0xaaaaaded2220 .reduce/nor L_0xaaaaaded21b0;
L_0xaaaaaded2620 .concat [ 32 32 0 0], v0xaaaaade86750_0, L_0xffff865e47f8;
L_0xaaaaaded2750 .concat [ 2 62 0 0], v0xaaaaade89ab0_0, L_0xffff865e4840;
L_0xaaaaaded2880 .arith/div 64, L_0xaaaaaded18c0, L_0xaaaaaded2750;
L_0xaaaaaded29c0 .cmp/gt 64, L_0xaaaaaded2620, L_0xaaaaaded2880;
L_0xaaaaaded2c50 .concat [ 2 30 0 0], v0xaaaaade89ab0_0, L_0xffff865e4888;
L_0xaaaaaded2d50 .cmp/eq 32, L_0xaaaaaded2c50, L_0xffff865e48d0;
L_0xaaaaaded2e70 .part L_0xaaaaaded18c0, 1, 63;
L_0xaaaaaded3190 .concat [ 63 1 0 0], L_0xaaaaaded2e70, L_0xffff865e4918;
L_0xaaaaaded3300 .functor MUXZ 64, L_0xaaaaaded3190, L_0xaaaaaded18c0, L_0xaaaaaded2d50, C4<>;
L_0xaaaaaded34c0 .cast/2 32, L_0xaaaaaded3300;
L_0xaaaaaded35b0 .cmp/eq 32, v0xaaaaade86c70_0, L_0xffff865e4960;
L_0xaaaaaded3a30 .functor MUXZ 64, L_0xffff865e49a8, v0xaaaaade844c0_0, L_0xaaaaaded2530, C4<>;
S_0xaaaaade8a4b0 .scope generate, "genblk1[4]" "genblk1[4]" 5 22, 5 22 0, S_0xaaaaade7c550;
 .timescale 0 0;
P_0xaaaaade8a690 .param/l "i" 0 5 22, +C4<0100>;
S_0xaaaaade8a750 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaaade8a4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaade8a930 .param/l "group_count_n" 0 6 4, +C4<0100>;
L_0xaaaaaded67e0 .functor AND 1, L_0xaaaaaded4910, v0xaaaaade909a0_0, C4<1>, C4<1>;
L_0xaaaaaded6bc0 .functor AND 1, L_0xaaaaaded67e0, v0xaaaaade90b40_0, C4<1>, C4<1>;
v0xaaaaade8e870_0 .var "M", 63 0;
v0xaaaaade8e970_0 .var "M_reg", 63 0;
v0xaaaaade8ea50_0 .var "N", 63 0;
v0xaaaaade8eb10_0 .var "N_reg", 63 0;
v0xaaaaade8ebf0_0 .var "S", 63 0;
v0xaaaaade8ecd0_0 .var "S_reg", 63 0;
L_0xffff865e4a38 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8edb0_0 .net/2u *"_ivl_0", 3 0, L_0xffff865e4a38;  1 drivers
L_0xffff865e4ac8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8ee90_0 .net *"_ivl_11", 59 0, L_0xffff865e4ac8;  1 drivers
L_0xffff865e4b10 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8ef70_0 .net/2u *"_ivl_12", 63 0, L_0xffff865e4b10;  1 drivers
L_0xffff865e4b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8f0e0_0 .net/2u *"_ivl_16", 31 0, L_0xffff865e4b58;  1 drivers
v0xaaaaade8f1c0_0 .net *"_ivl_2", 3 0, L_0xaaaaaded40b0;  1 drivers
L_0xffff865e4ba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8f2a0_0 .net/2u *"_ivl_20", 31 0, L_0xffff865e4ba0;  1 drivers
v0xaaaaade8f380_0 .net *"_ivl_24", 63 0, L_0xaaaaaded6740;  1 drivers
v0xaaaaade8f460_0 .net *"_ivl_26", 63 0, L_0xaaaaaded6850;  1 drivers
L_0xffff865e4f00 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8f540_0 .net/2u *"_ivl_28", 63 0, L_0xffff865e4f00;  1 drivers
v0xaaaaade8f620_0 .net *"_ivl_32", 0 0, L_0xaaaaaded67e0;  1 drivers
L_0xffff865e4a80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8f700_0 .net/2u *"_ivl_4", 3 0, L_0xffff865e4a80;  1 drivers
v0xaaaaade8f7e0_0 .net *"_ivl_8", 63 0, L_0xaaaaaded4310;  1 drivers
v0xaaaaade8f8c0_0 .net "block_size", 63 0, L_0xaaaaaded4610;  1 drivers
v0xaaaaade8f980_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaade8fa20_0 .var "cur_base", 63 0;
v0xaaaaade8faf0_0 .net "cur_base_valid", 0 0, L_0xaaaaaded47d0;  1 drivers
v0xaaaaade8fbc0_0 .net "group_count_out", 63 0, L_0xaaaaaded6990;  alias, 1 drivers
v0xaaaaade8fc60_0 .net "group_count_out_valid", 0 0, L_0xaaaaaded6bc0;  1 drivers
v0xaaaaade8fd20_0 .net "group_en", 0 0, L_0xaaaaaded41a0;  1 drivers
v0xaaaaade8fde0_0 .var "input_valid", 0 0;
v0xaaaaade8feb0_0 .var "input_valid_next", 0 0;
v0xaaaaade8ff50_0 .var/2u "k", 31 0;
v0xaaaaade90030_0 .var "lb", 63 0;
v0xaaaaade90110_0 .var "lb_reg", 63 0;
v0xaaaaade901f0_0 .net "n_digs_in", 3 0, v0xaaaaadebc890_0;  alias, 1 drivers
v0xaaaaade902b0_0 .net "n_in", 63 0, v0xaaaaadebe900_0;  alias, 1 drivers
v0xaaaaade90370_0 .var/2u "pow_m", 31 0;
v0xaaaaade90660_0 .var "prim_sub_en", 2 1;
v0xaaaaade90740_0 .var "prim_sub_en_next", 2 1;
v0xaaaaade90820_0 .net "prim_sub_out", 63 0, L_0xaaaaaded6600;  1 drivers
v0xaaaaade908e0_0 .var "prim_sub_out_1", 63 0;
v0xaaaaade909a0_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaaade90a60_0 .var "prim_sub_out_2", 63 0;
v0xaaaaade90b40_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaaade90c00_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaaded6450;  1 drivers
v0xaaaaade90ca0_0 .var "r", 1 0;
v0xaaaaade90d70_0 .var "r_next", 1 0;
v0xaaaaade90e30_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaade90ed0_0 .var "tmp_sum", 63 0;
v0xaaaaade90fb0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaade91090_0 .var "tmp_sum_reg", 63 0;
v0xaaaaade91170_0 .net "tmp_sum_valid", 0 0, L_0xaaaaaded4910;  1 drivers
v0xaaaaade91230_0 .var "ub", 63 0;
v0xaaaaade91320_0 .var "ub_cand_0", 63 0;
v0xaaaaade913e0_0 .var "ub_cand_1", 63 0;
v0xaaaaade914c0_0 .var "ub_reg", 63 0;
E_0xaaaaade8aab0/0 .event edge, v0xaaaaade90660_0, v0xaaaaade8d820_0, v0xaaaaade8e080_0, v0xaaaaade8d760_0;
E_0xaaaaade8aab0/1 .event edge, v0xaaaaade8dfc0_0;
E_0xaaaaade8aab0 .event/or E_0xaaaaade8aab0/0, E_0xaaaaade8aab0/1;
E_0xaaaaade8ab20/0 .event edge, v0xaaaaade90110_0, v0xaaaaade914c0_0, v0xaaaaade8ecd0_0, v0xaaaaade8eb10_0;
E_0xaaaaade8ab20/1 .event edge, v0xaaaaade8d680_0, v0xaaaaade8e970_0;
E_0xaaaaade8ab20 .event/or E_0xaaaaade8ab20/0, E_0xaaaaade8ab20/1;
E_0xaaaaade8aba0 .event edge, v0xaaaaade8d500_0, v0xaaaaade81eb0_0, v0xaaaaade8d680_0;
L_0xaaaaaded40b0 .arith/mod 4, v0xaaaaadebc890_0, L_0xffff865e4a38;
L_0xaaaaaded41a0 .cmp/eq 4, L_0xaaaaaded40b0, L_0xffff865e4a80;
L_0xaaaaaded4310 .concat [ 4 60 0 0], v0xaaaaadebc890_0, L_0xffff865e4ac8;
L_0xaaaaaded4610 .arith/div 64, L_0xaaaaaded4310, L_0xffff865e4b10;
L_0xaaaaaded47d0 .cmp/gt 32, v0xaaaaade8ff50_0, L_0xffff865e4b58;
L_0xaaaaaded4910 .cmp/eq 32, v0xaaaaade90fb0_0, L_0xffff865e4ba0;
L_0xaaaaaded6740 .arith/sub 64, v0xaaaaade91090_0, v0xaaaaade908e0_0;
L_0xaaaaaded6850 .arith/sub 64, L_0xaaaaaded6740, v0xaaaaade90a60_0;
L_0xaaaaaded6990 .functor MUXZ 64, L_0xffff865e4f00, L_0xaaaaaded6850, L_0xaaaaaded41a0, C4<>;
S_0xaaaaade8ac00 .scope module, "prim_calc_1" "prim_calc" 6 97, 7 3 0, S_0xaaaaade8a750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
L_0xffff865e4cc0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaaaded4f00 .functor AND 64, L_0xaaaaaded4610, L_0xffff865e4cc0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaaaded50f0 .functor OR 1, L_0xaaaaaded4d60, L_0xaaaaaded5000, C4<0>, C4<0>;
L_0xaaaaaded5200 .functor AND 1, L_0xaaaaaded4b80, L_0xaaaaaded50f0, C4<1>, C4<1>;
L_0xaaaaaded5310 .functor AND 1, L_0xaaaaaded5200, L_0xaaaaaded47d0, C4<1>, C4<1>;
L_0xaaaaaded58e0 .functor AND 1, L_0xaaaaaded57a0, L_0xaaaaaded47d0, C4<1>, C4<1>;
L_0xaaaaaded5cf0 .functor NOT 1, L_0xaaaaaded5310, C4<0>, C4<0>, C4<0>;
L_0xaaaaaded6390 .functor AND 1, L_0xaaaaaded5cf0, L_0xaaaaaded47d0, C4<1>, C4<1>;
L_0xaaaaaded6450 .functor OR 1, L_0xaaaaaded6180, L_0xaaaaaded6390, C4<0>, C4<0>;
v0xaaaaade8afb0_0 .var "BM", 63 0;
v0xaaaaade8b0b0_0 .var "BM_reg", 63 0;
v0xaaaaade8b190_0 .var "M", 63 0;
v0xaaaaade8b280_0 .var "M_reg", 63 0;
v0xaaaaade8b360_0 .var "N", 63 0;
v0xaaaaade8b490_0 .var "N_reg", 63 0;
v0xaaaaade8b570_0 .var "PS", 63 0;
v0xaaaaade8b650_0 .var "PS_reg", 63 0;
v0xaaaaade8b730_0 .var "S", 63 0;
v0xaaaaade8b810_0 .var "S_reg", 63 0;
v0xaaaaade8b8f0_0 .net *"_ivl_0", 63 0, L_0xaaaaaded4a40;  1 drivers
L_0xffff865e4c78 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8b9d0_0 .net/2u *"_ivl_10", 31 0, L_0xffff865e4c78;  1 drivers
v0xaaaaade8bab0_0 .net *"_ivl_12", 0 0, L_0xaaaaaded4d60;  1 drivers
v0xaaaaade8bb70_0 .net/2u *"_ivl_14", 63 0, L_0xffff865e4cc0;  1 drivers
v0xaaaaade8bc50_0 .net *"_ivl_16", 63 0, L_0xaaaaaded4f00;  1 drivers
v0xaaaaade8bd30_0 .net *"_ivl_19", 0 0, L_0xaaaaaded5000;  1 drivers
v0xaaaaade8bdf0_0 .net *"_ivl_21", 0 0, L_0xaaaaaded50f0;  1 drivers
v0xaaaaade8beb0_0 .net *"_ivl_23", 0 0, L_0xaaaaaded5200;  1 drivers
v0xaaaaade8bf70_0 .net/2u *"_ivl_26", 63 0, L_0xaaaaaded5400;  1 drivers
L_0xffff865e4d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8c050_0 .net/2u *"_ivl_29", 31 0, L_0xffff865e4d08;  1 drivers
L_0xffff865e4be8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8c130_0 .net *"_ivl_3", 61 0, L_0xffff865e4be8;  1 drivers
v0xaaaaade8c210_0 .net *"_ivl_30", 63 0, L_0xaaaaaded5530;  1 drivers
L_0xffff865e4d50 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8c2f0_0 .net *"_ivl_33", 61 0, L_0xffff865e4d50;  1 drivers
v0xaaaaade8c3d0_0 .net *"_ivl_34", 63 0, L_0xaaaaaded5660;  1 drivers
v0xaaaaade8c4b0_0 .net *"_ivl_36", 0 0, L_0xaaaaaded57a0;  1 drivers
v0xaaaaade8c570_0 .net *"_ivl_4", 0 0, L_0xaaaaaded4b80;  1 drivers
v0xaaaaade8c630_0 .net *"_ivl_40", 31 0, L_0xaaaaaded5a30;  1 drivers
L_0xffff865e4d98 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8c710_0 .net *"_ivl_43", 29 0, L_0xffff865e4d98;  1 drivers
L_0xffff865e4de0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8c7f0_0 .net/2u *"_ivl_44", 31 0, L_0xffff865e4de0;  1 drivers
v0xaaaaade8c8d0_0 .net *"_ivl_46", 0 0, L_0xaaaaaded5b30;  1 drivers
v0xaaaaade8c990_0 .net *"_ivl_48", 63 0, L_0xaaaaaded5d60;  1 drivers
v0xaaaaade8ca70_0 .net *"_ivl_50", 62 0, L_0xaaaaaded5c50;  1 drivers
L_0xffff865e4e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8cb50_0 .net *"_ivl_52", 0 0, L_0xffff865e4e28;  1 drivers
v0xaaaaade8ce40_0 .net *"_ivl_54", 63 0, L_0xaaaaaded5ed0;  1 drivers
L_0xffff865e4e70 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8cf20_0 .net/2u *"_ivl_58", 31 0, L_0xffff865e4e70;  1 drivers
v0xaaaaade8d000_0 .net *"_ivl_6", 31 0, L_0xaaaaaded4c70;  1 drivers
v0xaaaaade8d0e0_0 .net *"_ivl_60", 0 0, L_0xaaaaaded6180;  1 drivers
v0xaaaaade8d1a0_0 .net *"_ivl_62", 0 0, L_0xaaaaaded5cf0;  1 drivers
v0xaaaaade8d280_0 .net *"_ivl_65", 0 0, L_0xaaaaaded6390;  1 drivers
L_0xffff865e4eb8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8d340_0 .net/2u *"_ivl_68", 63 0, L_0xffff865e4eb8;  1 drivers
L_0xffff865e4c30 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade8d420_0 .net *"_ivl_9", 29 0, L_0xffff865e4c30;  1 drivers
v0xaaaaade8d500_0 .net "block_size_in", 63 0, L_0xaaaaaded4610;  alias, 1 drivers
v0xaaaaade8d5e0_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaade8d680_0 .net "cur_base_in", 63 0, v0xaaaaade8fa20_0;  1 drivers
v0xaaaaade8d760_0 .net "cur_base_valid", 0 0, L_0xaaaaaded47d0;  alias, 1 drivers
v0xaaaaade8d820_0 .net "input_valid", 0 0, v0xaaaaade8fde0_0;  1 drivers
v0xaaaaade8d8e0_0 .var/2u "k", 31 0;
v0xaaaaade8d9c0_0 .net/2u "k_bound", 31 0, L_0xaaaaaded6090;  1 drivers
v0xaaaaade8daa0_0 .var "lb_r", 63 0;
v0xaaaaade8db80_0 .var "lb_r_reg", 63 0;
v0xaaaaade8dc60_0 .var/2u "pow_m", 31 0;
v0xaaaaade8dd40_0 .net "prim_en", 0 0, L_0xaaaaaded5310;  1 drivers
v0xaaaaade8de00_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaade8dee0_0 .net "prim_sub_out", 63 0, L_0xaaaaaded6600;  alias, 1 drivers
v0xaaaaade8dfc0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaaded6450;  alias, 1 drivers
v0xaaaaade8e080_0 .net "r", 1 0, v0xaaaaade90ca0_0;  1 drivers
v0xaaaaade8e160_0 .var "rep_base", 63 0;
v0xaaaaade8e240_0 .net "rep_base_valid", 0 0, L_0xaaaaaded58e0;  1 drivers
v0xaaaaade8e300_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaade8e430_0 .net "ub_in", 63 0, v0xaaaaade91230_0;  1 drivers
v0xaaaaade8e510_0 .var "ub_r", 63 0;
v0xaaaaade8e5f0_0 .var "ub_r_reg", 63 0;
E_0xaaaaade8af00/0 .event edge, v0xaaaaade8e080_0, v0xaaaaade8e430_0, v0xaaaaade8e160_0, v0xaaaaade8db80_0;
E_0xaaaaade8af00/1 .event edge, v0xaaaaade8e5f0_0, v0xaaaaade8b810_0, v0xaaaaade8b490_0, v0xaaaaade8d680_0;
E_0xaaaaade8af00 .event/or E_0xaaaaade8af00/0, E_0xaaaaade8af00/1;
L_0xaaaaaded4a40 .concat [ 2 62 0 0], v0xaaaaade90ca0_0, L_0xffff865e4be8;
L_0xaaaaaded4b80 .cmp/gt 64, L_0xaaaaaded4610, L_0xaaaaaded4a40;
L_0xaaaaaded4c70 .concat [ 2 30 0 0], v0xaaaaade90ca0_0, L_0xffff865e4c30;
L_0xaaaaaded4d60 .cmp/eq 32, L_0xaaaaaded4c70, L_0xffff865e4c78;
L_0xaaaaaded5000 .reduce/nor L_0xaaaaaded4f00;
L_0xaaaaaded5400 .concat [ 32 32 0 0], v0xaaaaade8d8e0_0, L_0xffff865e4d08;
L_0xaaaaaded5530 .concat [ 2 62 0 0], v0xaaaaade90ca0_0, L_0xffff865e4d50;
L_0xaaaaaded5660 .arith/div 64, L_0xaaaaaded4610, L_0xaaaaaded5530;
L_0xaaaaaded57a0 .cmp/gt 64, L_0xaaaaaded5400, L_0xaaaaaded5660;
L_0xaaaaaded5a30 .concat [ 2 30 0 0], v0xaaaaade90ca0_0, L_0xffff865e4d98;
L_0xaaaaaded5b30 .cmp/eq 32, L_0xaaaaaded5a30, L_0xffff865e4de0;
L_0xaaaaaded5c50 .part L_0xaaaaaded4610, 1, 63;
L_0xaaaaaded5d60 .concat [ 63 1 0 0], L_0xaaaaaded5c50, L_0xffff865e4e28;
L_0xaaaaaded5ed0 .functor MUXZ 64, L_0xaaaaaded5d60, L_0xaaaaaded4610, L_0xaaaaaded5b30, C4<>;
L_0xaaaaaded6090 .cast/2 32, L_0xaaaaaded5ed0;
L_0xaaaaaded6180 .cmp/eq 32, v0xaaaaade8de00_0, L_0xffff865e4e70;
L_0xaaaaaded6600 .functor MUXZ 64, L_0xffff865e4eb8, v0xaaaaade8b650_0, L_0xaaaaaded5310, C4<>;
S_0xaaaaade916a0 .scope generate, "genblk1[5]" "genblk1[5]" 5 22, 5 22 0, S_0xaaaaade7c550;
 .timescale 0 0;
P_0xaaaaade91850 .param/l "i" 0 5 22, +C4<0101>;
S_0xaaaaade91930 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaaade916a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaade91b10 .param/l "group_count_n" 0 6 4, +C4<0101>;
L_0xaaaaaded90e0 .functor AND 1, L_0xaaaaaded72d0, v0xaaaaade97a90_0, C4<1>, C4<1>;
L_0xaaaaaded94c0 .functor AND 1, L_0xaaaaaded90e0, v0xaaaaade97c30_0, C4<1>, C4<1>;
v0xaaaaade959c0_0 .var "M", 63 0;
v0xaaaaade95ac0_0 .var "M_reg", 63 0;
v0xaaaaade95ba0_0 .var "N", 63 0;
v0xaaaaade95c60_0 .var "N_reg", 63 0;
v0xaaaaade95d40_0 .var "S", 63 0;
v0xaaaaade95e20_0 .var "S_reg", 63 0;
L_0xffff865e4f48 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0xaaaaade95f00_0 .net/2u *"_ivl_0", 3 0, L_0xffff865e4f48;  1 drivers
L_0xffff865e4fd8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade95fe0_0 .net *"_ivl_11", 59 0, L_0xffff865e4fd8;  1 drivers
L_0xffff865e5020 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaaade960c0_0 .net/2u *"_ivl_12", 63 0, L_0xffff865e5020;  1 drivers
L_0xffff865e5068 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaaade961a0_0 .net/2u *"_ivl_16", 31 0, L_0xffff865e5068;  1 drivers
v0xaaaaade96280_0 .net *"_ivl_2", 3 0, L_0xaaaaaded6c80;  1 drivers
L_0xffff865e50b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaade96360_0 .net/2u *"_ivl_20", 31 0, L_0xffff865e50b0;  1 drivers
v0xaaaaade96440_0 .net *"_ivl_24", 63 0, L_0xaaaaaded9040;  1 drivers
v0xaaaaade96520_0 .net *"_ivl_26", 63 0, L_0xaaaaaded9150;  1 drivers
L_0xffff865e5410 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade96600_0 .net/2u *"_ivl_28", 63 0, L_0xffff865e5410;  1 drivers
v0xaaaaade966e0_0 .net *"_ivl_32", 0 0, L_0xaaaaaded90e0;  1 drivers
L_0xffff865e4f90 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade967c0_0 .net/2u *"_ivl_4", 3 0, L_0xffff865e4f90;  1 drivers
v0xaaaaade968a0_0 .net *"_ivl_8", 63 0, L_0xaaaaaded6ee0;  1 drivers
v0xaaaaade96980_0 .net "block_size", 63 0, L_0xaaaaaded6fd0;  1 drivers
v0xaaaaade96a40_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaade96ae0_0 .var "cur_base", 63 0;
v0xaaaaade96bb0_0 .net "cur_base_valid", 0 0, L_0xaaaaaded7190;  1 drivers
v0xaaaaade96c80_0 .net "group_count_out", 63 0, L_0xaaaaaded9290;  alias, 1 drivers
v0xaaaaade96d20_0 .net "group_count_out_valid", 0 0, L_0xaaaaaded94c0;  1 drivers
v0xaaaaade96de0_0 .net "group_en", 0 0, L_0xaaaaaded6d70;  1 drivers
v0xaaaaade96ea0_0 .var "input_valid", 0 0;
v0xaaaaade96f70_0 .var "input_valid_next", 0 0;
v0xaaaaade97010_0 .var/2u "k", 31 0;
v0xaaaaade970f0_0 .var "lb", 63 0;
v0xaaaaade971d0_0 .var "lb_reg", 63 0;
v0xaaaaade972b0_0 .net "n_digs_in", 3 0, v0xaaaaadebc890_0;  alias, 1 drivers
v0xaaaaade97370_0 .net "n_in", 63 0, v0xaaaaadebe900_0;  alias, 1 drivers
v0xaaaaade97430_0 .var/2u "pow_m", 31 0;
v0xaaaaade97720_0 .var "prim_sub_en", 2 1;
v0xaaaaade97800_0 .var "prim_sub_en_next", 2 1;
v0xaaaaade978e0_0 .net "prim_sub_out", 63 0, L_0xaaaaaded8f00;  1 drivers
v0xaaaaade979d0_0 .var "prim_sub_out_1", 63 0;
v0xaaaaade97a90_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaaade97b50_0 .var "prim_sub_out_2", 63 0;
v0xaaaaade97c30_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaaade97cf0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaaded8d50;  1 drivers
v0xaaaaade97dc0_0 .var "r", 1 0;
v0xaaaaade97e90_0 .var "r_next", 1 0;
v0xaaaaade97f50_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaade97ff0_0 .var "tmp_sum", 63 0;
v0xaaaaade980d0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaade981b0_0 .var "tmp_sum_reg", 63 0;
v0xaaaaade98290_0 .net "tmp_sum_valid", 0 0, L_0xaaaaaded72d0;  1 drivers
v0xaaaaade98350_0 .var "ub", 63 0;
v0xaaaaade98440_0 .var "ub_cand_0", 63 0;
v0xaaaaade98500_0 .var "ub_cand_1", 63 0;
v0xaaaaade985e0_0 .var "ub_reg", 63 0;
E_0xaaaaade91c90/0 .event edge, v0xaaaaade97720_0, v0xaaaaade94a00_0, v0xaaaaade95260_0, v0xaaaaade94940_0;
E_0xaaaaade91c90/1 .event edge, v0xaaaaade951a0_0;
E_0xaaaaade91c90 .event/or E_0xaaaaade91c90/0, E_0xaaaaade91c90/1;
E_0xaaaaade91d00/0 .event edge, v0xaaaaade971d0_0, v0xaaaaade985e0_0, v0xaaaaade95e20_0, v0xaaaaade95c60_0;
E_0xaaaaade91d00/1 .event edge, v0xaaaaade94860_0, v0xaaaaade95ac0_0;
E_0xaaaaade91d00 .event/or E_0xaaaaade91d00/0, E_0xaaaaade91d00/1;
E_0xaaaaade91d80 .event edge, v0xaaaaade946e0_0, v0xaaaaade81eb0_0, v0xaaaaade94860_0;
L_0xaaaaaded6c80 .arith/mod 4, v0xaaaaadebc890_0, L_0xffff865e4f48;
L_0xaaaaaded6d70 .cmp/eq 4, L_0xaaaaaded6c80, L_0xffff865e4f90;
L_0xaaaaaded6ee0 .concat [ 4 60 0 0], v0xaaaaadebc890_0, L_0xffff865e4fd8;
L_0xaaaaaded6fd0 .arith/div 64, L_0xaaaaaded6ee0, L_0xffff865e5020;
L_0xaaaaaded7190 .cmp/gt 32, v0xaaaaade97010_0, L_0xffff865e5068;
L_0xaaaaaded72d0 .cmp/eq 32, v0xaaaaade980d0_0, L_0xffff865e50b0;
L_0xaaaaaded9040 .arith/sub 64, v0xaaaaade981b0_0, v0xaaaaade979d0_0;
L_0xaaaaaded9150 .arith/sub 64, L_0xaaaaaded9040, v0xaaaaade97b50_0;
L_0xaaaaaded9290 .functor MUXZ 64, L_0xffff865e5410, L_0xaaaaaded9150, L_0xaaaaaded6d70, C4<>;
S_0xaaaaade91de0 .scope module, "prim_calc_1" "prim_calc" 6 97, 7 3 0, S_0xaaaaade91930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
L_0xffff865e51d0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaaaded7880 .functor AND 64, L_0xaaaaaded6fd0, L_0xffff865e51d0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaaaded7a70 .functor OR 1, L_0xaaaaaded76e0, L_0xaaaaaded7980, C4<0>, C4<0>;
L_0xaaaaaded7b80 .functor AND 1, L_0xaaaaaded7500, L_0xaaaaaded7a70, C4<1>, C4<1>;
L_0xaaaaaded7c90 .functor AND 1, L_0xaaaaaded7b80, L_0xaaaaaded7190, C4<1>, C4<1>;
L_0xaaaaaded8220 .functor AND 1, L_0xaaaaaded80e0, L_0xaaaaaded7190, C4<1>, C4<1>;
L_0xaaaaaded8630 .functor NOT 1, L_0xaaaaaded7c90, C4<0>, C4<0>, C4<0>;
L_0xaaaaaded8c90 .functor AND 1, L_0xaaaaaded8630, L_0xaaaaaded7190, C4<1>, C4<1>;
L_0xaaaaaded8d50 .functor OR 1, L_0xaaaaaded8ac0, L_0xaaaaaded8c90, C4<0>, C4<0>;
v0xaaaaade92190_0 .var "BM", 63 0;
v0xaaaaade92290_0 .var "BM_reg", 63 0;
v0xaaaaade92370_0 .var "M", 63 0;
v0xaaaaade92460_0 .var "M_reg", 63 0;
v0xaaaaade92540_0 .var "N", 63 0;
v0xaaaaade92670_0 .var "N_reg", 63 0;
v0xaaaaade92750_0 .var "PS", 63 0;
v0xaaaaade92830_0 .var "PS_reg", 63 0;
v0xaaaaade92910_0 .var "S", 63 0;
v0xaaaaade929f0_0 .var "S_reg", 63 0;
v0xaaaaade92ad0_0 .net *"_ivl_0", 63 0, L_0xaaaaaded73c0;  1 drivers
L_0xffff865e5188 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaade92bb0_0 .net/2u *"_ivl_10", 31 0, L_0xffff865e5188;  1 drivers
v0xaaaaade92c90_0 .net *"_ivl_12", 0 0, L_0xaaaaaded76e0;  1 drivers
v0xaaaaade92d50_0 .net/2u *"_ivl_14", 63 0, L_0xffff865e51d0;  1 drivers
v0xaaaaade92e30_0 .net *"_ivl_16", 63 0, L_0xaaaaaded7880;  1 drivers
v0xaaaaade92f10_0 .net *"_ivl_19", 0 0, L_0xaaaaaded7980;  1 drivers
v0xaaaaade92fd0_0 .net *"_ivl_21", 0 0, L_0xaaaaaded7a70;  1 drivers
v0xaaaaade93090_0 .net *"_ivl_23", 0 0, L_0xaaaaaded7b80;  1 drivers
v0xaaaaade93150_0 .net/2u *"_ivl_26", 63 0, L_0xaaaaaded7d80;  1 drivers
L_0xffff865e5218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade93230_0 .net/2u *"_ivl_29", 31 0, L_0xffff865e5218;  1 drivers
L_0xffff865e50f8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade93310_0 .net *"_ivl_3", 61 0, L_0xffff865e50f8;  1 drivers
v0xaaaaade933f0_0 .net *"_ivl_30", 63 0, L_0xaaaaaded7e70;  1 drivers
L_0xffff865e5260 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade934d0_0 .net *"_ivl_33", 61 0, L_0xffff865e5260;  1 drivers
v0xaaaaade935b0_0 .net *"_ivl_34", 63 0, L_0xaaaaaded7fa0;  1 drivers
v0xaaaaade93690_0 .net *"_ivl_36", 0 0, L_0xaaaaaded80e0;  1 drivers
v0xaaaaade93750_0 .net *"_ivl_4", 0 0, L_0xaaaaaded7500;  1 drivers
v0xaaaaade93810_0 .net *"_ivl_40", 31 0, L_0xaaaaaded8370;  1 drivers
L_0xffff865e52a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade938f0_0 .net *"_ivl_43", 29 0, L_0xffff865e52a8;  1 drivers
L_0xffff865e52f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaade939d0_0 .net/2u *"_ivl_44", 31 0, L_0xffff865e52f0;  1 drivers
v0xaaaaade93ab0_0 .net *"_ivl_46", 0 0, L_0xaaaaaded8470;  1 drivers
v0xaaaaade93b70_0 .net *"_ivl_48", 63 0, L_0xaaaaaded86a0;  1 drivers
v0xaaaaade93c50_0 .net *"_ivl_50", 62 0, L_0xaaaaaded8590;  1 drivers
L_0xffff865e5338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaade93d30_0 .net *"_ivl_52", 0 0, L_0xffff865e5338;  1 drivers
v0xaaaaade94020_0 .net *"_ivl_54", 63 0, L_0xaaaaaded8810;  1 drivers
L_0xffff865e5380 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaade94100_0 .net/2u *"_ivl_58", 31 0, L_0xffff865e5380;  1 drivers
v0xaaaaade941e0_0 .net *"_ivl_6", 31 0, L_0xaaaaaded75f0;  1 drivers
v0xaaaaade942c0_0 .net *"_ivl_60", 0 0, L_0xaaaaaded8ac0;  1 drivers
v0xaaaaade94380_0 .net *"_ivl_62", 0 0, L_0xaaaaaded8630;  1 drivers
v0xaaaaade94460_0 .net *"_ivl_65", 0 0, L_0xaaaaaded8c90;  1 drivers
L_0xffff865e53c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade94520_0 .net/2u *"_ivl_68", 63 0, L_0xffff865e53c8;  1 drivers
L_0xffff865e5140 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade94600_0 .net *"_ivl_9", 29 0, L_0xffff865e5140;  1 drivers
v0xaaaaade946e0_0 .net "block_size_in", 63 0, L_0xaaaaaded6fd0;  alias, 1 drivers
v0xaaaaade947c0_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaade94860_0 .net "cur_base_in", 63 0, v0xaaaaade96ae0_0;  1 drivers
v0xaaaaade94940_0 .net "cur_base_valid", 0 0, L_0xaaaaaded7190;  alias, 1 drivers
v0xaaaaade94a00_0 .net "input_valid", 0 0, v0xaaaaade96ea0_0;  1 drivers
v0xaaaaade94ac0_0 .var/2u "k", 31 0;
v0xaaaaade94ba0_0 .net/2u "k_bound", 31 0, L_0xaaaaaded89d0;  1 drivers
v0xaaaaade94c80_0 .var "lb_r", 63 0;
v0xaaaaade94d60_0 .var "lb_r_reg", 63 0;
v0xaaaaade94e40_0 .var/2u "pow_m", 31 0;
v0xaaaaade94f20_0 .net "prim_en", 0 0, L_0xaaaaaded7c90;  1 drivers
v0xaaaaade94fe0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaade950c0_0 .net "prim_sub_out", 63 0, L_0xaaaaaded8f00;  alias, 1 drivers
v0xaaaaade951a0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaaded8d50;  alias, 1 drivers
v0xaaaaade95260_0 .net "r", 1 0, v0xaaaaade97dc0_0;  1 drivers
v0xaaaaade95340_0 .var "rep_base", 63 0;
v0xaaaaade95420_0 .net "rep_base_valid", 0 0, L_0xaaaaaded8220;  1 drivers
v0xaaaaade954e0_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaade95580_0 .net "ub_in", 63 0, v0xaaaaade98350_0;  1 drivers
v0xaaaaade95660_0 .var "ub_r", 63 0;
v0xaaaaade95740_0 .var "ub_r_reg", 63 0;
E_0xaaaaade920e0/0 .event edge, v0xaaaaade95260_0, v0xaaaaade95580_0, v0xaaaaade95340_0, v0xaaaaade94d60_0;
E_0xaaaaade920e0/1 .event edge, v0xaaaaade95740_0, v0xaaaaade929f0_0, v0xaaaaade92670_0, v0xaaaaade94860_0;
E_0xaaaaade920e0 .event/or E_0xaaaaade920e0/0, E_0xaaaaade920e0/1;
L_0xaaaaaded73c0 .concat [ 2 62 0 0], v0xaaaaade97dc0_0, L_0xffff865e50f8;
L_0xaaaaaded7500 .cmp/gt 64, L_0xaaaaaded6fd0, L_0xaaaaaded73c0;
L_0xaaaaaded75f0 .concat [ 2 30 0 0], v0xaaaaade97dc0_0, L_0xffff865e5140;
L_0xaaaaaded76e0 .cmp/eq 32, L_0xaaaaaded75f0, L_0xffff865e5188;
L_0xaaaaaded7980 .reduce/nor L_0xaaaaaded7880;
L_0xaaaaaded7d80 .concat [ 32 32 0 0], v0xaaaaade94ac0_0, L_0xffff865e5218;
L_0xaaaaaded7e70 .concat [ 2 62 0 0], v0xaaaaade97dc0_0, L_0xffff865e5260;
L_0xaaaaaded7fa0 .arith/div 64, L_0xaaaaaded6fd0, L_0xaaaaaded7e70;
L_0xaaaaaded80e0 .cmp/gt 64, L_0xaaaaaded7d80, L_0xaaaaaded7fa0;
L_0xaaaaaded8370 .concat [ 2 30 0 0], v0xaaaaade97dc0_0, L_0xffff865e52a8;
L_0xaaaaaded8470 .cmp/eq 32, L_0xaaaaaded8370, L_0xffff865e52f0;
L_0xaaaaaded8590 .part L_0xaaaaaded6fd0, 1, 63;
L_0xaaaaaded86a0 .concat [ 63 1 0 0], L_0xaaaaaded8590, L_0xffff865e5338;
L_0xaaaaaded8810 .functor MUXZ 64, L_0xaaaaaded86a0, L_0xaaaaaded6fd0, L_0xaaaaaded8470, C4<>;
L_0xaaaaaded89d0 .cast/2 32, L_0xaaaaaded8810;
L_0xaaaaaded8ac0 .cmp/eq 32, v0xaaaaade94fe0_0, L_0xffff865e5380;
L_0xaaaaaded8f00 .functor MUXZ 64, L_0xffff865e53c8, v0xaaaaade92830_0, L_0xaaaaaded7c90, C4<>;
S_0xaaaaade987c0 .scope generate, "genblk1[6]" "genblk1[6]" 5 22, 5 22 0, S_0xaaaaade7c550;
 .timescale 0 0;
P_0xaaaaade989c0 .param/l "i" 0 5 22, +C4<0110>;
S_0xaaaaade98aa0 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaaade987c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaade98c80 .param/l "group_count_n" 0 6 4, +C4<0110>;
L_0xaaaaadedb9e0 .functor AND 1, L_0xaaaaaded9bd0, v0xaaaaade9edf0_0, C4<1>, C4<1>;
L_0xaaaaadedbdc0 .functor AND 1, L_0xaaaaadedb9e0, v0xaaaaade9ef90_0, C4<1>, C4<1>;
v0xaaaaade9cc10_0 .var "M", 63 0;
v0xaaaaade9cd10_0 .var "M_reg", 63 0;
v0xaaaaade9cdf0_0 .var "N", 63 0;
v0xaaaaade9ceb0_0 .var "N_reg", 63 0;
v0xaaaaade9cf90_0 .var "S", 63 0;
v0xaaaaade9d070_0 .var "S_reg", 63 0;
L_0xffff865e5458 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9d150_0 .net/2u *"_ivl_0", 3 0, L_0xffff865e5458;  1 drivers
L_0xffff865e54e8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9d230_0 .net *"_ivl_11", 59 0, L_0xffff865e54e8;  1 drivers
L_0xffff865e5530 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9d310_0 .net/2u *"_ivl_12", 63 0, L_0xffff865e5530;  1 drivers
L_0xffff865e5578 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9d3f0_0 .net/2u *"_ivl_16", 31 0, L_0xffff865e5578;  1 drivers
v0xaaaaade9d4d0_0 .net *"_ivl_2", 3 0, L_0xaaaaaded9580;  1 drivers
L_0xffff865e55c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9d5b0_0 .net/2u *"_ivl_20", 31 0, L_0xffff865e55c0;  1 drivers
v0xaaaaade9d690_0 .net *"_ivl_24", 63 0, L_0xaaaaadedb940;  1 drivers
v0xaaaaade9d770_0 .net *"_ivl_26", 63 0, L_0xaaaaadedba50;  1 drivers
L_0xffff865e5920 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9d850_0 .net/2u *"_ivl_28", 63 0, L_0xffff865e5920;  1 drivers
v0xaaaaade9d930_0 .net *"_ivl_32", 0 0, L_0xaaaaadedb9e0;  1 drivers
L_0xffff865e54a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9da10_0 .net/2u *"_ivl_4", 3 0, L_0xffff865e54a0;  1 drivers
v0xaaaaade9dc00_0 .net *"_ivl_8", 63 0, L_0xaaaaaded97e0;  1 drivers
v0xaaaaade9dce0_0 .net "block_size", 63 0, L_0xaaaaaded98d0;  1 drivers
v0xaaaaade9dda0_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaade9de40_0 .var "cur_base", 63 0;
v0xaaaaade9df10_0 .net "cur_base_valid", 0 0, L_0xaaaaaded9a90;  1 drivers
v0xaaaaade9dfe0_0 .net "group_count_out", 63 0, L_0xaaaaadedbb90;  alias, 1 drivers
v0xaaaaade9e080_0 .net "group_count_out_valid", 0 0, L_0xaaaaadedbdc0;  1 drivers
v0xaaaaade9e140_0 .net "group_en", 0 0, L_0xaaaaaded9670;  1 drivers
v0xaaaaade9e200_0 .var "input_valid", 0 0;
v0xaaaaade9e2d0_0 .var "input_valid_next", 0 0;
v0xaaaaade9e370_0 .var/2u "k", 31 0;
v0xaaaaade9e450_0 .var "lb", 63 0;
v0xaaaaade9e530_0 .var "lb_reg", 63 0;
v0xaaaaade9e610_0 .net "n_digs_in", 3 0, v0xaaaaadebc890_0;  alias, 1 drivers
v0xaaaaade9e6d0_0 .net "n_in", 63 0, v0xaaaaadebe900_0;  alias, 1 drivers
v0xaaaaade9e790_0 .var/2u "pow_m", 31 0;
v0xaaaaade9ea80_0 .var "prim_sub_en", 2 1;
v0xaaaaade9eb60_0 .var "prim_sub_en_next", 2 1;
v0xaaaaade9ec40_0 .net "prim_sub_out", 63 0, L_0xaaaaadedb800;  1 drivers
v0xaaaaade9ed30_0 .var "prim_sub_out_1", 63 0;
v0xaaaaade9edf0_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaaade9eeb0_0 .var "prim_sub_out_2", 63 0;
v0xaaaaade9ef90_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaaade9f050_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaadedb650;  1 drivers
v0xaaaaade9f120_0 .var "r", 1 0;
v0xaaaaade9f1f0_0 .var "r_next", 1 0;
v0xaaaaade9f2b0_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaade9f350_0 .var "tmp_sum", 63 0;
v0xaaaaade9f430_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaade9f510_0 .var "tmp_sum_reg", 63 0;
v0xaaaaade9f5f0_0 .net "tmp_sum_valid", 0 0, L_0xaaaaaded9bd0;  1 drivers
v0xaaaaade9f6b0_0 .var "ub", 63 0;
v0xaaaaade9f7a0_0 .var "ub_cand_0", 63 0;
v0xaaaaade9f860_0 .var "ub_cand_1", 63 0;
v0xaaaaade9f940_0 .var "ub_reg", 63 0;
E_0xaaaaade98e00/0 .event edge, v0xaaaaade9ea80_0, v0xaaaaade9bb40_0, v0xaaaaade9c3a0_0, v0xaaaaade9ba80_0;
E_0xaaaaade98e00/1 .event edge, v0xaaaaade9c2e0_0;
E_0xaaaaade98e00 .event/or E_0xaaaaade98e00/0, E_0xaaaaade98e00/1;
E_0xaaaaade98e70/0 .event edge, v0xaaaaade9e530_0, v0xaaaaade9f940_0, v0xaaaaade9d070_0, v0xaaaaade9ceb0_0;
E_0xaaaaade98e70/1 .event edge, v0xaaaaade9b9a0_0, v0xaaaaade9cd10_0;
E_0xaaaaade98e70 .event/or E_0xaaaaade98e70/0, E_0xaaaaade98e70/1;
E_0xaaaaade98ef0 .event edge, v0xaaaaade9b820_0, v0xaaaaade81eb0_0, v0xaaaaade9b9a0_0;
L_0xaaaaaded9580 .arith/mod 4, v0xaaaaadebc890_0, L_0xffff865e5458;
L_0xaaaaaded9670 .cmp/eq 4, L_0xaaaaaded9580, L_0xffff865e54a0;
L_0xaaaaaded97e0 .concat [ 4 60 0 0], v0xaaaaadebc890_0, L_0xffff865e54e8;
L_0xaaaaaded98d0 .arith/div 64, L_0xaaaaaded97e0, L_0xffff865e5530;
L_0xaaaaaded9a90 .cmp/gt 32, v0xaaaaade9e370_0, L_0xffff865e5578;
L_0xaaaaaded9bd0 .cmp/eq 32, v0xaaaaade9f430_0, L_0xffff865e55c0;
L_0xaaaaadedb940 .arith/sub 64, v0xaaaaade9f510_0, v0xaaaaade9ed30_0;
L_0xaaaaadedba50 .arith/sub 64, L_0xaaaaadedb940, v0xaaaaade9eeb0_0;
L_0xaaaaadedbb90 .functor MUXZ 64, L_0xffff865e5920, L_0xaaaaadedba50, L_0xaaaaaded9670, C4<>;
S_0xaaaaade98f50 .scope module, "prim_calc_1" "prim_calc" 6 97, 7 3 0, S_0xaaaaade98aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
L_0xffff865e56e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaaadeda180 .functor AND 64, L_0xaaaaaded98d0, L_0xffff865e56e0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaaadeda370 .functor OR 1, L_0xaaaaaded9fe0, L_0xaaaaadeda280, C4<0>, C4<0>;
L_0xaaaaadeda480 .functor AND 1, L_0xaaaaaded9e00, L_0xaaaaadeda370, C4<1>, C4<1>;
L_0xaaaaadeda590 .functor AND 1, L_0xaaaaadeda480, L_0xaaaaaded9a90, C4<1>, C4<1>;
L_0xaaaaadedab20 .functor AND 1, L_0xaaaaadeda9e0, L_0xaaaaaded9a90, C4<1>, C4<1>;
L_0xaaaaadedaf30 .functor NOT 1, L_0xaaaaadeda590, C4<0>, C4<0>, C4<0>;
L_0xaaaaadedb590 .functor AND 1, L_0xaaaaadedaf30, L_0xaaaaaded9a90, C4<1>, C4<1>;
L_0xaaaaadedb650 .functor OR 1, L_0xaaaaadedb3c0, L_0xaaaaadedb590, C4<0>, C4<0>;
v0xaaaaade99300_0 .var "BM", 63 0;
v0xaaaaade99400_0 .var "BM_reg", 63 0;
v0xaaaaade994e0_0 .var "M", 63 0;
v0xaaaaade995a0_0 .var "M_reg", 63 0;
v0xaaaaade99680_0 .var "N", 63 0;
v0xaaaaade997b0_0 .var "N_reg", 63 0;
v0xaaaaade99890_0 .var "PS", 63 0;
v0xaaaaade99970_0 .var "PS_reg", 63 0;
v0xaaaaade99a50_0 .var "S", 63 0;
v0xaaaaade99b30_0 .var "S_reg", 63 0;
v0xaaaaade99c10_0 .net *"_ivl_0", 63 0, L_0xaaaaaded9cc0;  1 drivers
L_0xffff865e5698 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaade99cf0_0 .net/2u *"_ivl_10", 31 0, L_0xffff865e5698;  1 drivers
v0xaaaaade99dd0_0 .net *"_ivl_12", 0 0, L_0xaaaaaded9fe0;  1 drivers
v0xaaaaade99e90_0 .net/2u *"_ivl_14", 63 0, L_0xffff865e56e0;  1 drivers
v0xaaaaade99f70_0 .net *"_ivl_16", 63 0, L_0xaaaaadeda180;  1 drivers
v0xaaaaade9a050_0 .net *"_ivl_19", 0 0, L_0xaaaaadeda280;  1 drivers
v0xaaaaade9a110_0 .net *"_ivl_21", 0 0, L_0xaaaaadeda370;  1 drivers
v0xaaaaade9a1d0_0 .net *"_ivl_23", 0 0, L_0xaaaaadeda480;  1 drivers
v0xaaaaade9a290_0 .net/2u *"_ivl_26", 63 0, L_0xaaaaadeda680;  1 drivers
L_0xffff865e5728 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9a370_0 .net/2u *"_ivl_29", 31 0, L_0xffff865e5728;  1 drivers
L_0xffff865e5608 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9a450_0 .net *"_ivl_3", 61 0, L_0xffff865e5608;  1 drivers
v0xaaaaade9a530_0 .net *"_ivl_30", 63 0, L_0xaaaaadeda770;  1 drivers
L_0xffff865e5770 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9a610_0 .net *"_ivl_33", 61 0, L_0xffff865e5770;  1 drivers
v0xaaaaade9a6f0_0 .net *"_ivl_34", 63 0, L_0xaaaaadeda8a0;  1 drivers
v0xaaaaade9a7d0_0 .net *"_ivl_36", 0 0, L_0xaaaaadeda9e0;  1 drivers
v0xaaaaade9a890_0 .net *"_ivl_4", 0 0, L_0xaaaaaded9e00;  1 drivers
v0xaaaaade9a950_0 .net *"_ivl_40", 31 0, L_0xaaaaadedac70;  1 drivers
L_0xffff865e57b8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9aa30_0 .net *"_ivl_43", 29 0, L_0xffff865e57b8;  1 drivers
L_0xffff865e5800 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9ab10_0 .net/2u *"_ivl_44", 31 0, L_0xffff865e5800;  1 drivers
v0xaaaaade9abf0_0 .net *"_ivl_46", 0 0, L_0xaaaaadedad70;  1 drivers
v0xaaaaade9acb0_0 .net *"_ivl_48", 63 0, L_0xaaaaadedafa0;  1 drivers
v0xaaaaade9ad90_0 .net *"_ivl_50", 62 0, L_0xaaaaadedae90;  1 drivers
L_0xffff865e5848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9ae70_0 .net *"_ivl_52", 0 0, L_0xffff865e5848;  1 drivers
v0xaaaaade9b160_0 .net *"_ivl_54", 63 0, L_0xaaaaadedb110;  1 drivers
L_0xffff865e5890 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9b240_0 .net/2u *"_ivl_58", 31 0, L_0xffff865e5890;  1 drivers
v0xaaaaade9b320_0 .net *"_ivl_6", 31 0, L_0xaaaaaded9ef0;  1 drivers
v0xaaaaade9b400_0 .net *"_ivl_60", 0 0, L_0xaaaaadedb3c0;  1 drivers
v0xaaaaade9b4c0_0 .net *"_ivl_62", 0 0, L_0xaaaaadedaf30;  1 drivers
v0xaaaaade9b5a0_0 .net *"_ivl_65", 0 0, L_0xaaaaadedb590;  1 drivers
L_0xffff865e58d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9b660_0 .net/2u *"_ivl_68", 63 0, L_0xffff865e58d8;  1 drivers
L_0xffff865e5650 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaade9b740_0 .net *"_ivl_9", 29 0, L_0xffff865e5650;  1 drivers
v0xaaaaade9b820_0 .net "block_size_in", 63 0, L_0xaaaaaded98d0;  alias, 1 drivers
v0xaaaaade9b900_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaade9b9a0_0 .net "cur_base_in", 63 0, v0xaaaaade9de40_0;  1 drivers
v0xaaaaade9ba80_0 .net "cur_base_valid", 0 0, L_0xaaaaaded9a90;  alias, 1 drivers
v0xaaaaade9bb40_0 .net "input_valid", 0 0, v0xaaaaade9e200_0;  1 drivers
v0xaaaaade9bc00_0 .var/2u "k", 31 0;
v0xaaaaade9bce0_0 .net/2u "k_bound", 31 0, L_0xaaaaadedb2d0;  1 drivers
v0xaaaaade9bdc0_0 .var "lb_r", 63 0;
v0xaaaaade9bea0_0 .var "lb_r_reg", 63 0;
v0xaaaaade9bf80_0 .var/2u "pow_m", 31 0;
v0xaaaaade9c060_0 .net "prim_en", 0 0, L_0xaaaaadeda590;  1 drivers
v0xaaaaade9c120_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaade9c200_0 .net "prim_sub_out", 63 0, L_0xaaaaadedb800;  alias, 1 drivers
v0xaaaaade9c2e0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaadedb650;  alias, 1 drivers
v0xaaaaade9c3a0_0 .net "r", 1 0, v0xaaaaade9f120_0;  1 drivers
v0xaaaaade9c480_0 .var "rep_base", 63 0;
v0xaaaaade9c560_0 .net "rep_base_valid", 0 0, L_0xaaaaadedab20;  1 drivers
v0xaaaaade9c620_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaade9c7d0_0 .net "ub_in", 63 0, v0xaaaaade9f6b0_0;  1 drivers
v0xaaaaade9c8b0_0 .var "ub_r", 63 0;
v0xaaaaade9c990_0 .var "ub_r_reg", 63 0;
E_0xaaaaade99250/0 .event edge, v0xaaaaade9c3a0_0, v0xaaaaade9c7d0_0, v0xaaaaade9c480_0, v0xaaaaade9bea0_0;
E_0xaaaaade99250/1 .event edge, v0xaaaaade9c990_0, v0xaaaaade99b30_0, v0xaaaaade997b0_0, v0xaaaaade9b9a0_0;
E_0xaaaaade99250 .event/or E_0xaaaaade99250/0, E_0xaaaaade99250/1;
L_0xaaaaaded9cc0 .concat [ 2 62 0 0], v0xaaaaade9f120_0, L_0xffff865e5608;
L_0xaaaaaded9e00 .cmp/gt 64, L_0xaaaaaded98d0, L_0xaaaaaded9cc0;
L_0xaaaaaded9ef0 .concat [ 2 30 0 0], v0xaaaaade9f120_0, L_0xffff865e5650;
L_0xaaaaaded9fe0 .cmp/eq 32, L_0xaaaaaded9ef0, L_0xffff865e5698;
L_0xaaaaadeda280 .reduce/nor L_0xaaaaadeda180;
L_0xaaaaadeda680 .concat [ 32 32 0 0], v0xaaaaade9bc00_0, L_0xffff865e5728;
L_0xaaaaadeda770 .concat [ 2 62 0 0], v0xaaaaade9f120_0, L_0xffff865e5770;
L_0xaaaaadeda8a0 .arith/div 64, L_0xaaaaaded98d0, L_0xaaaaadeda770;
L_0xaaaaadeda9e0 .cmp/gt 64, L_0xaaaaadeda680, L_0xaaaaadeda8a0;
L_0xaaaaadedac70 .concat [ 2 30 0 0], v0xaaaaade9f120_0, L_0xffff865e57b8;
L_0xaaaaadedad70 .cmp/eq 32, L_0xaaaaadedac70, L_0xffff865e5800;
L_0xaaaaadedae90 .part L_0xaaaaaded98d0, 1, 63;
L_0xaaaaadedafa0 .concat [ 63 1 0 0], L_0xaaaaadedae90, L_0xffff865e5848;
L_0xaaaaadedb110 .functor MUXZ 64, L_0xaaaaadedafa0, L_0xaaaaaded98d0, L_0xaaaaadedad70, C4<>;
L_0xaaaaadedb2d0 .cast/2 32, L_0xaaaaadedb110;
L_0xaaaaadedb3c0 .cmp/eq 32, v0xaaaaade9c120_0, L_0xffff865e5890;
L_0xaaaaadedb800 .functor MUXZ 64, L_0xffff865e58d8, v0xaaaaade99970_0, L_0xaaaaadeda590, C4<>;
S_0xaaaaade9fb20 .scope generate, "genblk1[7]" "genblk1[7]" 5 22, 5 22 0, S_0xaaaaade7c550;
 .timescale 0 0;
P_0xaaaaade87210 .param/l "i" 0 5 22, +C4<0111>;
S_0xaaaaade9fd60 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaaade9fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaade9fef0 .param/l "group_count_n" 0 6 4, +C4<0111>;
L_0xaaaaadede2e0 .functor AND 1, L_0xaaaaadedc4d0, v0xaaaaadea5e70_0, C4<1>, C4<1>;
L_0xaaaaadede6c0 .functor AND 1, L_0xaaaaadede2e0, v0xaaaaadea6010_0, C4<1>, C4<1>;
v0xaaaaadea3da0_0 .var "M", 63 0;
v0xaaaaadea3ea0_0 .var "M_reg", 63 0;
v0xaaaaadea3f80_0 .var "N", 63 0;
v0xaaaaadea4040_0 .var "N_reg", 63 0;
v0xaaaaadea4120_0 .var "S", 63 0;
v0xaaaaadea4200_0 .var "S_reg", 63 0;
L_0xffff865e5968 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea42e0_0 .net/2u *"_ivl_0", 3 0, L_0xffff865e5968;  1 drivers
L_0xffff865e59f8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea43c0_0 .net *"_ivl_11", 59 0, L_0xffff865e59f8;  1 drivers
L_0xffff865e5a40 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea44a0_0 .net/2u *"_ivl_12", 63 0, L_0xffff865e5a40;  1 drivers
L_0xffff865e5a88 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea4580_0 .net/2u *"_ivl_16", 31 0, L_0xffff865e5a88;  1 drivers
v0xaaaaadea4660_0 .net *"_ivl_2", 3 0, L_0xaaaaadedbe80;  1 drivers
L_0xffff865e5ad0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea4740_0 .net/2u *"_ivl_20", 31 0, L_0xffff865e5ad0;  1 drivers
v0xaaaaadea4820_0 .net *"_ivl_24", 63 0, L_0xaaaaadede240;  1 drivers
v0xaaaaadea4900_0 .net *"_ivl_26", 63 0, L_0xaaaaadede350;  1 drivers
L_0xffff865e5e30 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea49e0_0 .net/2u *"_ivl_28", 63 0, L_0xffff865e5e30;  1 drivers
v0xaaaaadea4ac0_0 .net *"_ivl_32", 0 0, L_0xaaaaadede2e0;  1 drivers
L_0xffff865e59b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea4ba0_0 .net/2u *"_ivl_4", 3 0, L_0xffff865e59b0;  1 drivers
v0xaaaaadea4c80_0 .net *"_ivl_8", 63 0, L_0xaaaaadedc0e0;  1 drivers
v0xaaaaadea4d60_0 .net "block_size", 63 0, L_0xaaaaadedc1d0;  1 drivers
v0xaaaaadea4e20_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaadea4ec0_0 .var "cur_base", 63 0;
v0xaaaaadea4f90_0 .net "cur_base_valid", 0 0, L_0xaaaaadedc390;  1 drivers
v0xaaaaadea5060_0 .net "group_count_out", 63 0, L_0xaaaaadede490;  alias, 1 drivers
v0xaaaaadea5100_0 .net "group_count_out_valid", 0 0, L_0xaaaaadede6c0;  1 drivers
v0xaaaaadea51c0_0 .net "group_en", 0 0, L_0xaaaaadedbf70;  1 drivers
v0xaaaaadea5280_0 .var "input_valid", 0 0;
v0xaaaaadea5350_0 .var "input_valid_next", 0 0;
v0xaaaaadea53f0_0 .var/2u "k", 31 0;
v0xaaaaadea54d0_0 .var "lb", 63 0;
v0xaaaaadea55b0_0 .var "lb_reg", 63 0;
v0xaaaaadea5690_0 .net "n_digs_in", 3 0, v0xaaaaadebc890_0;  alias, 1 drivers
v0xaaaaadea5750_0 .net "n_in", 63 0, v0xaaaaadebe900_0;  alias, 1 drivers
v0xaaaaadea5810_0 .var/2u "pow_m", 31 0;
v0xaaaaadea5b00_0 .var "prim_sub_en", 2 1;
v0xaaaaadea5be0_0 .var "prim_sub_en_next", 2 1;
v0xaaaaadea5cc0_0 .net "prim_sub_out", 63 0, L_0xaaaaadede100;  1 drivers
v0xaaaaadea5db0_0 .var "prim_sub_out_1", 63 0;
v0xaaaaadea5e70_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaaadea5f30_0 .var "prim_sub_out_2", 63 0;
v0xaaaaadea6010_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaaadea60d0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaadeddf50;  1 drivers
v0xaaaaadea61a0_0 .var "r", 1 0;
v0xaaaaadea6270_0 .var "r_next", 1 0;
v0xaaaaadea6330_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaadea63d0_0 .var "tmp_sum", 63 0;
v0xaaaaadea64b0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaadea6590_0 .var "tmp_sum_reg", 63 0;
v0xaaaaadea6670_0 .net "tmp_sum_valid", 0 0, L_0xaaaaadedc4d0;  1 drivers
v0xaaaaadea6730_0 .var "ub", 63 0;
v0xaaaaadea6820_0 .var "ub_cand_0", 63 0;
v0xaaaaadea68e0_0 .var "ub_cand_1", 63 0;
v0xaaaaadea69c0_0 .var "ub_reg", 63 0;
E_0xaaaaadea0070/0 .event edge, v0xaaaaadea5b00_0, v0xaaaaadea2de0_0, v0xaaaaadea3640_0, v0xaaaaadea2d20_0;
E_0xaaaaadea0070/1 .event edge, v0xaaaaadea3580_0;
E_0xaaaaadea0070 .event/or E_0xaaaaadea0070/0, E_0xaaaaadea0070/1;
E_0xaaaaadea00e0/0 .event edge, v0xaaaaadea55b0_0, v0xaaaaadea69c0_0, v0xaaaaadea4200_0, v0xaaaaadea4040_0;
E_0xaaaaadea00e0/1 .event edge, v0xaaaaadea2c40_0, v0xaaaaadea3ea0_0;
E_0xaaaaadea00e0 .event/or E_0xaaaaadea00e0/0, E_0xaaaaadea00e0/1;
E_0xaaaaadea0160 .event edge, v0xaaaaadea2ac0_0, v0xaaaaade81eb0_0, v0xaaaaadea2c40_0;
L_0xaaaaadedbe80 .arith/mod 4, v0xaaaaadebc890_0, L_0xffff865e5968;
L_0xaaaaadedbf70 .cmp/eq 4, L_0xaaaaadedbe80, L_0xffff865e59b0;
L_0xaaaaadedc0e0 .concat [ 4 60 0 0], v0xaaaaadebc890_0, L_0xffff865e59f8;
L_0xaaaaadedc1d0 .arith/div 64, L_0xaaaaadedc0e0, L_0xffff865e5a40;
L_0xaaaaadedc390 .cmp/gt 32, v0xaaaaadea53f0_0, L_0xffff865e5a88;
L_0xaaaaadedc4d0 .cmp/eq 32, v0xaaaaadea64b0_0, L_0xffff865e5ad0;
L_0xaaaaadede240 .arith/sub 64, v0xaaaaadea6590_0, v0xaaaaadea5db0_0;
L_0xaaaaadede350 .arith/sub 64, L_0xaaaaadede240, v0xaaaaadea5f30_0;
L_0xaaaaadede490 .functor MUXZ 64, L_0xffff865e5e30, L_0xaaaaadede350, L_0xaaaaadedbf70, C4<>;
S_0xaaaaadea01c0 .scope module, "prim_calc_1" "prim_calc" 6 97, 7 3 0, S_0xaaaaade9fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
L_0xffff865e5bf0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaaadedca80 .functor AND 64, L_0xaaaaadedc1d0, L_0xffff865e5bf0, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaaadedcc70 .functor OR 1, L_0xaaaaadedc8e0, L_0xaaaaadedcb80, C4<0>, C4<0>;
L_0xaaaaadedcd80 .functor AND 1, L_0xaaaaadedc700, L_0xaaaaadedcc70, C4<1>, C4<1>;
L_0xaaaaadedce90 .functor AND 1, L_0xaaaaadedcd80, L_0xaaaaadedc390, C4<1>, C4<1>;
L_0xaaaaadedd420 .functor AND 1, L_0xaaaaadedd2e0, L_0xaaaaadedc390, C4<1>, C4<1>;
L_0xaaaaadedd830 .functor NOT 1, L_0xaaaaadedce90, C4<0>, C4<0>, C4<0>;
L_0xaaaaadedde90 .functor AND 1, L_0xaaaaadedd830, L_0xaaaaadedc390, C4<1>, C4<1>;
L_0xaaaaadeddf50 .functor OR 1, L_0xaaaaadeddcc0, L_0xaaaaadedde90, C4<0>, C4<0>;
v0xaaaaadea0570_0 .var "BM", 63 0;
v0xaaaaadea0670_0 .var "BM_reg", 63 0;
v0xaaaaadea0750_0 .var "M", 63 0;
v0xaaaaadea0840_0 .var "M_reg", 63 0;
v0xaaaaadea0920_0 .var "N", 63 0;
v0xaaaaadea0a50_0 .var "N_reg", 63 0;
v0xaaaaadea0b30_0 .var "PS", 63 0;
v0xaaaaadea0c10_0 .var "PS_reg", 63 0;
v0xaaaaadea0cf0_0 .var "S", 63 0;
v0xaaaaadea0dd0_0 .var "S_reg", 63 0;
v0xaaaaadea0eb0_0 .net *"_ivl_0", 63 0, L_0xaaaaadedc5c0;  1 drivers
L_0xffff865e5ba8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea0f90_0 .net/2u *"_ivl_10", 31 0, L_0xffff865e5ba8;  1 drivers
v0xaaaaadea1070_0 .net *"_ivl_12", 0 0, L_0xaaaaadedc8e0;  1 drivers
v0xaaaaadea1130_0 .net/2u *"_ivl_14", 63 0, L_0xffff865e5bf0;  1 drivers
v0xaaaaadea1210_0 .net *"_ivl_16", 63 0, L_0xaaaaadedca80;  1 drivers
v0xaaaaadea12f0_0 .net *"_ivl_19", 0 0, L_0xaaaaadedcb80;  1 drivers
v0xaaaaadea13b0_0 .net *"_ivl_21", 0 0, L_0xaaaaadedcc70;  1 drivers
v0xaaaaadea1470_0 .net *"_ivl_23", 0 0, L_0xaaaaadedcd80;  1 drivers
v0xaaaaadea1530_0 .net/2u *"_ivl_26", 63 0, L_0xaaaaadedcf80;  1 drivers
L_0xffff865e5c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea1610_0 .net/2u *"_ivl_29", 31 0, L_0xffff865e5c38;  1 drivers
L_0xffff865e5b18 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea16f0_0 .net *"_ivl_3", 61 0, L_0xffff865e5b18;  1 drivers
v0xaaaaadea17d0_0 .net *"_ivl_30", 63 0, L_0xaaaaadedd070;  1 drivers
L_0xffff865e5c80 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea18b0_0 .net *"_ivl_33", 61 0, L_0xffff865e5c80;  1 drivers
v0xaaaaadea1990_0 .net *"_ivl_34", 63 0, L_0xaaaaadedd1a0;  1 drivers
v0xaaaaadea1a70_0 .net *"_ivl_36", 0 0, L_0xaaaaadedd2e0;  1 drivers
v0xaaaaadea1b30_0 .net *"_ivl_4", 0 0, L_0xaaaaadedc700;  1 drivers
v0xaaaaadea1bf0_0 .net *"_ivl_40", 31 0, L_0xaaaaadedd570;  1 drivers
L_0xffff865e5cc8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea1cd0_0 .net *"_ivl_43", 29 0, L_0xffff865e5cc8;  1 drivers
L_0xffff865e5d10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea1db0_0 .net/2u *"_ivl_44", 31 0, L_0xffff865e5d10;  1 drivers
v0xaaaaadea1e90_0 .net *"_ivl_46", 0 0, L_0xaaaaadedd670;  1 drivers
v0xaaaaadea1f50_0 .net *"_ivl_48", 63 0, L_0xaaaaadedd8a0;  1 drivers
v0xaaaaadea2030_0 .net *"_ivl_50", 62 0, L_0xaaaaadedd790;  1 drivers
L_0xffff865e5d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea2110_0 .net *"_ivl_52", 0 0, L_0xffff865e5d58;  1 drivers
v0xaaaaadea2400_0 .net *"_ivl_54", 63 0, L_0xaaaaadedda10;  1 drivers
L_0xffff865e5da0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea24e0_0 .net/2u *"_ivl_58", 31 0, L_0xffff865e5da0;  1 drivers
v0xaaaaadea25c0_0 .net *"_ivl_6", 31 0, L_0xaaaaadedc7f0;  1 drivers
v0xaaaaadea26a0_0 .net *"_ivl_60", 0 0, L_0xaaaaadeddcc0;  1 drivers
v0xaaaaadea2760_0 .net *"_ivl_62", 0 0, L_0xaaaaadedd830;  1 drivers
v0xaaaaadea2840_0 .net *"_ivl_65", 0 0, L_0xaaaaadedde90;  1 drivers
L_0xffff865e5de8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea2900_0 .net/2u *"_ivl_68", 63 0, L_0xffff865e5de8;  1 drivers
L_0xffff865e5b60 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea29e0_0 .net *"_ivl_9", 29 0, L_0xffff865e5b60;  1 drivers
v0xaaaaadea2ac0_0 .net "block_size_in", 63 0, L_0xaaaaadedc1d0;  alias, 1 drivers
v0xaaaaadea2ba0_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaadea2c40_0 .net "cur_base_in", 63 0, v0xaaaaadea4ec0_0;  1 drivers
v0xaaaaadea2d20_0 .net "cur_base_valid", 0 0, L_0xaaaaadedc390;  alias, 1 drivers
v0xaaaaadea2de0_0 .net "input_valid", 0 0, v0xaaaaadea5280_0;  1 drivers
v0xaaaaadea2ea0_0 .var/2u "k", 31 0;
v0xaaaaadea2f80_0 .net/2u "k_bound", 31 0, L_0xaaaaadeddbd0;  1 drivers
v0xaaaaadea3060_0 .var "lb_r", 63 0;
v0xaaaaadea3140_0 .var "lb_r_reg", 63 0;
v0xaaaaadea3220_0 .var/2u "pow_m", 31 0;
v0xaaaaadea3300_0 .net "prim_en", 0 0, L_0xaaaaadedce90;  1 drivers
v0xaaaaadea33c0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaadea34a0_0 .net "prim_sub_out", 63 0, L_0xaaaaadede100;  alias, 1 drivers
v0xaaaaadea3580_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaadeddf50;  alias, 1 drivers
v0xaaaaadea3640_0 .net "r", 1 0, v0xaaaaadea61a0_0;  1 drivers
v0xaaaaadea3720_0 .var "rep_base", 63 0;
v0xaaaaadea3800_0 .net "rep_base_valid", 0 0, L_0xaaaaadedd420;  1 drivers
v0xaaaaadea38c0_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaadea3960_0 .net "ub_in", 63 0, v0xaaaaadea6730_0;  1 drivers
v0xaaaaadea3a40_0 .var "ub_r", 63 0;
v0xaaaaadea3b20_0 .var "ub_r_reg", 63 0;
E_0xaaaaadea04c0/0 .event edge, v0xaaaaadea3640_0, v0xaaaaadea3960_0, v0xaaaaadea3720_0, v0xaaaaadea3140_0;
E_0xaaaaadea04c0/1 .event edge, v0xaaaaadea3b20_0, v0xaaaaadea0dd0_0, v0xaaaaadea0a50_0, v0xaaaaadea2c40_0;
E_0xaaaaadea04c0 .event/or E_0xaaaaadea04c0/0, E_0xaaaaadea04c0/1;
L_0xaaaaadedc5c0 .concat [ 2 62 0 0], v0xaaaaadea61a0_0, L_0xffff865e5b18;
L_0xaaaaadedc700 .cmp/gt 64, L_0xaaaaadedc1d0, L_0xaaaaadedc5c0;
L_0xaaaaadedc7f0 .concat [ 2 30 0 0], v0xaaaaadea61a0_0, L_0xffff865e5b60;
L_0xaaaaadedc8e0 .cmp/eq 32, L_0xaaaaadedc7f0, L_0xffff865e5ba8;
L_0xaaaaadedcb80 .reduce/nor L_0xaaaaadedca80;
L_0xaaaaadedcf80 .concat [ 32 32 0 0], v0xaaaaadea2ea0_0, L_0xffff865e5c38;
L_0xaaaaadedd070 .concat [ 2 62 0 0], v0xaaaaadea61a0_0, L_0xffff865e5c80;
L_0xaaaaadedd1a0 .arith/div 64, L_0xaaaaadedc1d0, L_0xaaaaadedd070;
L_0xaaaaadedd2e0 .cmp/gt 64, L_0xaaaaadedcf80, L_0xaaaaadedd1a0;
L_0xaaaaadedd570 .concat [ 2 30 0 0], v0xaaaaadea61a0_0, L_0xffff865e5cc8;
L_0xaaaaadedd670 .cmp/eq 32, L_0xaaaaadedd570, L_0xffff865e5d10;
L_0xaaaaadedd790 .part L_0xaaaaadedc1d0, 1, 63;
L_0xaaaaadedd8a0 .concat [ 63 1 0 0], L_0xaaaaadedd790, L_0xffff865e5d58;
L_0xaaaaadedda10 .functor MUXZ 64, L_0xaaaaadedd8a0, L_0xaaaaadedc1d0, L_0xaaaaadedd670, C4<>;
L_0xaaaaadeddbd0 .cast/2 32, L_0xaaaaadedda10;
L_0xaaaaadeddcc0 .cmp/eq 32, v0xaaaaadea33c0_0, L_0xffff865e5da0;
L_0xaaaaadede100 .functor MUXZ 64, L_0xffff865e5de8, v0xaaaaadea0c10_0, L_0xaaaaadedce90, C4<>;
S_0xaaaaadea6ba0 .scope generate, "genblk1[8]" "genblk1[8]" 5 22, 5 22 0, S_0xaaaaade7c550;
 .timescale 0 0;
P_0xaaaaadea6d50 .param/l "i" 0 5 22, +C4<01000>;
S_0xaaaaadea6e30 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaaadea6ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaadea7010 .param/l "group_count_n" 0 6 4, +C4<1000>;
L_0xaaaaadee0be0 .functor AND 1, L_0xaaaaadededd0, v0xaaaaadeacf90_0, C4<1>, C4<1>;
L_0xaaaaadee0fc0 .functor AND 1, L_0xaaaaadee0be0, v0xaaaaadead130_0, C4<1>, C4<1>;
v0xaaaaadeaaec0_0 .var "M", 63 0;
v0xaaaaadeaafc0_0 .var "M_reg", 63 0;
v0xaaaaadeab0a0_0 .var "N", 63 0;
v0xaaaaadeab160_0 .var "N_reg", 63 0;
v0xaaaaadeab240_0 .var "S", 63 0;
v0xaaaaadeab320_0 .var "S_reg", 63 0;
L_0xffff865e5e78 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeab400_0 .net/2u *"_ivl_0", 3 0, L_0xffff865e5e78;  1 drivers
L_0xffff865e5f08 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeab4e0_0 .net *"_ivl_11", 59 0, L_0xffff865e5f08;  1 drivers
L_0xffff865e5f50 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeab5c0_0 .net/2u *"_ivl_12", 63 0, L_0xffff865e5f50;  1 drivers
L_0xffff865e5f98 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeab6a0_0 .net/2u *"_ivl_16", 31 0, L_0xffff865e5f98;  1 drivers
v0xaaaaadeab780_0 .net *"_ivl_2", 3 0, L_0xaaaaadede780;  1 drivers
L_0xffff865e5fe0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeab860_0 .net/2u *"_ivl_20", 31 0, L_0xffff865e5fe0;  1 drivers
v0xaaaaadeab940_0 .net *"_ivl_24", 63 0, L_0xaaaaadee0b40;  1 drivers
v0xaaaaadeaba20_0 .net *"_ivl_26", 63 0, L_0xaaaaadee0c50;  1 drivers
L_0xffff865e6340 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeabb00_0 .net/2u *"_ivl_28", 63 0, L_0xffff865e6340;  1 drivers
v0xaaaaadeabbe0_0 .net *"_ivl_32", 0 0, L_0xaaaaadee0be0;  1 drivers
L_0xffff865e5ec0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeabcc0_0 .net/2u *"_ivl_4", 3 0, L_0xffff865e5ec0;  1 drivers
v0xaaaaadeabda0_0 .net *"_ivl_8", 63 0, L_0xaaaaadede9e0;  1 drivers
v0xaaaaadeabe80_0 .net "block_size", 63 0, L_0xaaaaadedead0;  1 drivers
v0xaaaaadeabf40_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaadeabfe0_0 .var "cur_base", 63 0;
v0xaaaaadeac0b0_0 .net "cur_base_valid", 0 0, L_0xaaaaadedec90;  1 drivers
v0xaaaaadeac180_0 .net "group_count_out", 63 0, L_0xaaaaadee0d90;  alias, 1 drivers
v0xaaaaadeac220_0 .net "group_count_out_valid", 0 0, L_0xaaaaadee0fc0;  1 drivers
v0xaaaaadeac2e0_0 .net "group_en", 0 0, L_0xaaaaadede870;  1 drivers
v0xaaaaadeac3a0_0 .var "input_valid", 0 0;
v0xaaaaadeac470_0 .var "input_valid_next", 0 0;
v0xaaaaadeac510_0 .var/2u "k", 31 0;
v0xaaaaadeac5f0_0 .var "lb", 63 0;
v0xaaaaadeac6d0_0 .var "lb_reg", 63 0;
v0xaaaaadeac7b0_0 .net "n_digs_in", 3 0, v0xaaaaadebc890_0;  alias, 1 drivers
v0xaaaaadeac870_0 .net "n_in", 63 0, v0xaaaaadebe900_0;  alias, 1 drivers
v0xaaaaadeac930_0 .var/2u "pow_m", 31 0;
v0xaaaaadeacc20_0 .var "prim_sub_en", 2 1;
v0xaaaaadeacd00_0 .var "prim_sub_en_next", 2 1;
v0xaaaaadeacde0_0 .net "prim_sub_out", 63 0, L_0xaaaaadee0a00;  1 drivers
v0xaaaaadeaced0_0 .var "prim_sub_out_1", 63 0;
v0xaaaaadeacf90_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaaadead050_0 .var "prim_sub_out_2", 63 0;
v0xaaaaadead130_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaaadead1f0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaadee0850;  1 drivers
v0xaaaaadead2c0_0 .var "r", 1 0;
v0xaaaaadead390_0 .var "r_next", 1 0;
v0xaaaaadead450_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaadead4f0_0 .var "tmp_sum", 63 0;
v0xaaaaadead5d0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaadead6b0_0 .var "tmp_sum_reg", 63 0;
v0xaaaaadead790_0 .net "tmp_sum_valid", 0 0, L_0xaaaaadededd0;  1 drivers
v0xaaaaadead850_0 .var "ub", 63 0;
v0xaaaaadead940_0 .var "ub_cand_0", 63 0;
v0xaaaaadeada00_0 .var "ub_cand_1", 63 0;
v0xaaaaadeadae0_0 .var "ub_reg", 63 0;
E_0xaaaaadea7190/0 .event edge, v0xaaaaadeacc20_0, v0xaaaaadea9f00_0, v0xaaaaadeaa760_0, v0xaaaaadea9e40_0;
E_0xaaaaadea7190/1 .event edge, v0xaaaaadeaa6a0_0;
E_0xaaaaadea7190 .event/or E_0xaaaaadea7190/0, E_0xaaaaadea7190/1;
E_0xaaaaadea7200/0 .event edge, v0xaaaaadeac6d0_0, v0xaaaaadeadae0_0, v0xaaaaadeab320_0, v0xaaaaadeab160_0;
E_0xaaaaadea7200/1 .event edge, v0xaaaaadea9d60_0, v0xaaaaadeaafc0_0;
E_0xaaaaadea7200 .event/or E_0xaaaaadea7200/0, E_0xaaaaadea7200/1;
E_0xaaaaadea7280 .event edge, v0xaaaaadea9be0_0, v0xaaaaade81eb0_0, v0xaaaaadea9d60_0;
L_0xaaaaadede780 .arith/mod 4, v0xaaaaadebc890_0, L_0xffff865e5e78;
L_0xaaaaadede870 .cmp/eq 4, L_0xaaaaadede780, L_0xffff865e5ec0;
L_0xaaaaadede9e0 .concat [ 4 60 0 0], v0xaaaaadebc890_0, L_0xffff865e5f08;
L_0xaaaaadedead0 .arith/div 64, L_0xaaaaadede9e0, L_0xffff865e5f50;
L_0xaaaaadedec90 .cmp/gt 32, v0xaaaaadeac510_0, L_0xffff865e5f98;
L_0xaaaaadededd0 .cmp/eq 32, v0xaaaaadead5d0_0, L_0xffff865e5fe0;
L_0xaaaaadee0b40 .arith/sub 64, v0xaaaaadead6b0_0, v0xaaaaadeaced0_0;
L_0xaaaaadee0c50 .arith/sub 64, L_0xaaaaadee0b40, v0xaaaaadead050_0;
L_0xaaaaadee0d90 .functor MUXZ 64, L_0xffff865e6340, L_0xaaaaadee0c50, L_0xaaaaadede870, C4<>;
S_0xaaaaadea72e0 .scope module, "prim_calc_1" "prim_calc" 6 97, 7 3 0, S_0xaaaaadea6e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
L_0xffff865e6100 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaaadedf380 .functor AND 64, L_0xaaaaadedead0, L_0xffff865e6100, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaaadedf570 .functor OR 1, L_0xaaaaadedf1e0, L_0xaaaaadedf480, C4<0>, C4<0>;
L_0xaaaaadedf680 .functor AND 1, L_0xaaaaadedf000, L_0xaaaaadedf570, C4<1>, C4<1>;
L_0xaaaaadedf790 .functor AND 1, L_0xaaaaadedf680, L_0xaaaaadedec90, C4<1>, C4<1>;
L_0xaaaaadedfd20 .functor AND 1, L_0xaaaaadedfbe0, L_0xaaaaadedec90, C4<1>, C4<1>;
L_0xaaaaadee0130 .functor NOT 1, L_0xaaaaadedf790, C4<0>, C4<0>, C4<0>;
L_0xaaaaadee0790 .functor AND 1, L_0xaaaaadee0130, L_0xaaaaadedec90, C4<1>, C4<1>;
L_0xaaaaadee0850 .functor OR 1, L_0xaaaaadee05c0, L_0xaaaaadee0790, C4<0>, C4<0>;
v0xaaaaadea7690_0 .var "BM", 63 0;
v0xaaaaadea7790_0 .var "BM_reg", 63 0;
v0xaaaaadea7870_0 .var "M", 63 0;
v0xaaaaadea7960_0 .var "M_reg", 63 0;
v0xaaaaadea7a40_0 .var "N", 63 0;
v0xaaaaadea7b70_0 .var "N_reg", 63 0;
v0xaaaaadea7c50_0 .var "PS", 63 0;
v0xaaaaadea7d30_0 .var "PS_reg", 63 0;
v0xaaaaadea7e10_0 .var "S", 63 0;
v0xaaaaadea7ef0_0 .var "S_reg", 63 0;
v0xaaaaadea7fd0_0 .net *"_ivl_0", 63 0, L_0xaaaaadedeec0;  1 drivers
L_0xffff865e60b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea80b0_0 .net/2u *"_ivl_10", 31 0, L_0xffff865e60b8;  1 drivers
v0xaaaaadea8190_0 .net *"_ivl_12", 0 0, L_0xaaaaadedf1e0;  1 drivers
v0xaaaaadea8250_0 .net/2u *"_ivl_14", 63 0, L_0xffff865e6100;  1 drivers
v0xaaaaadea8330_0 .net *"_ivl_16", 63 0, L_0xaaaaadedf380;  1 drivers
v0xaaaaadea8410_0 .net *"_ivl_19", 0 0, L_0xaaaaadedf480;  1 drivers
v0xaaaaadea84d0_0 .net *"_ivl_21", 0 0, L_0xaaaaadedf570;  1 drivers
v0xaaaaadea8590_0 .net *"_ivl_23", 0 0, L_0xaaaaadedf680;  1 drivers
v0xaaaaadea8650_0 .net/2u *"_ivl_26", 63 0, L_0xaaaaadedf880;  1 drivers
L_0xffff865e6148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea8730_0 .net/2u *"_ivl_29", 31 0, L_0xffff865e6148;  1 drivers
L_0xffff865e6028 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea8810_0 .net *"_ivl_3", 61 0, L_0xffff865e6028;  1 drivers
v0xaaaaadea88f0_0 .net *"_ivl_30", 63 0, L_0xaaaaadedf970;  1 drivers
L_0xffff865e6190 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea89d0_0 .net *"_ivl_33", 61 0, L_0xffff865e6190;  1 drivers
v0xaaaaadea8ab0_0 .net *"_ivl_34", 63 0, L_0xaaaaadedfaa0;  1 drivers
v0xaaaaadea8b90_0 .net *"_ivl_36", 0 0, L_0xaaaaadedfbe0;  1 drivers
v0xaaaaadea8c50_0 .net *"_ivl_4", 0 0, L_0xaaaaadedf000;  1 drivers
v0xaaaaadea8d10_0 .net *"_ivl_40", 31 0, L_0xaaaaadedfe70;  1 drivers
L_0xffff865e61d8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea8df0_0 .net *"_ivl_43", 29 0, L_0xffff865e61d8;  1 drivers
L_0xffff865e6220 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea8ed0_0 .net/2u *"_ivl_44", 31 0, L_0xffff865e6220;  1 drivers
v0xaaaaadea8fb0_0 .net *"_ivl_46", 0 0, L_0xaaaaadedff70;  1 drivers
v0xaaaaadea9070_0 .net *"_ivl_48", 63 0, L_0xaaaaadee01a0;  1 drivers
v0xaaaaadea9150_0 .net *"_ivl_50", 62 0, L_0xaaaaadee0090;  1 drivers
L_0xffff865e6268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea9230_0 .net *"_ivl_52", 0 0, L_0xffff865e6268;  1 drivers
v0xaaaaadea9520_0 .net *"_ivl_54", 63 0, L_0xaaaaadee0310;  1 drivers
L_0xffff865e62b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea9600_0 .net/2u *"_ivl_58", 31 0, L_0xffff865e62b0;  1 drivers
v0xaaaaadea96e0_0 .net *"_ivl_6", 31 0, L_0xaaaaadedf0f0;  1 drivers
v0xaaaaadea97c0_0 .net *"_ivl_60", 0 0, L_0xaaaaadee05c0;  1 drivers
v0xaaaaadea9880_0 .net *"_ivl_62", 0 0, L_0xaaaaadee0130;  1 drivers
v0xaaaaadea9960_0 .net *"_ivl_65", 0 0, L_0xaaaaadee0790;  1 drivers
L_0xffff865e62f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea9a20_0 .net/2u *"_ivl_68", 63 0, L_0xffff865e62f8;  1 drivers
L_0xffff865e6070 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadea9b00_0 .net *"_ivl_9", 29 0, L_0xffff865e6070;  1 drivers
v0xaaaaadea9be0_0 .net "block_size_in", 63 0, L_0xaaaaadedead0;  alias, 1 drivers
v0xaaaaadea9cc0_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaadea9d60_0 .net "cur_base_in", 63 0, v0xaaaaadeabfe0_0;  1 drivers
v0xaaaaadea9e40_0 .net "cur_base_valid", 0 0, L_0xaaaaadedec90;  alias, 1 drivers
v0xaaaaadea9f00_0 .net "input_valid", 0 0, v0xaaaaadeac3a0_0;  1 drivers
v0xaaaaadea9fc0_0 .var/2u "k", 31 0;
v0xaaaaadeaa0a0_0 .net/2u "k_bound", 31 0, L_0xaaaaadee04d0;  1 drivers
v0xaaaaadeaa180_0 .var "lb_r", 63 0;
v0xaaaaadeaa260_0 .var "lb_r_reg", 63 0;
v0xaaaaadeaa340_0 .var/2u "pow_m", 31 0;
v0xaaaaadeaa420_0 .net "prim_en", 0 0, L_0xaaaaadedf790;  1 drivers
v0xaaaaadeaa4e0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaadeaa5c0_0 .net "prim_sub_out", 63 0, L_0xaaaaadee0a00;  alias, 1 drivers
v0xaaaaadeaa6a0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaadee0850;  alias, 1 drivers
v0xaaaaadeaa760_0 .net "r", 1 0, v0xaaaaadead2c0_0;  1 drivers
v0xaaaaadeaa840_0 .var "rep_base", 63 0;
v0xaaaaadeaa920_0 .net "rep_base_valid", 0 0, L_0xaaaaadedfd20;  1 drivers
v0xaaaaadeaa9e0_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaadeaaa80_0 .net "ub_in", 63 0, v0xaaaaadead850_0;  1 drivers
v0xaaaaadeaab60_0 .var "ub_r", 63 0;
v0xaaaaadeaac40_0 .var "ub_r_reg", 63 0;
E_0xaaaaadea75e0/0 .event edge, v0xaaaaadeaa760_0, v0xaaaaadeaaa80_0, v0xaaaaadeaa840_0, v0xaaaaadeaa260_0;
E_0xaaaaadea75e0/1 .event edge, v0xaaaaadeaac40_0, v0xaaaaadea7ef0_0, v0xaaaaadea7b70_0, v0xaaaaadea9d60_0;
E_0xaaaaadea75e0 .event/or E_0xaaaaadea75e0/0, E_0xaaaaadea75e0/1;
L_0xaaaaadedeec0 .concat [ 2 62 0 0], v0xaaaaadead2c0_0, L_0xffff865e6028;
L_0xaaaaadedf000 .cmp/gt 64, L_0xaaaaadedead0, L_0xaaaaadedeec0;
L_0xaaaaadedf0f0 .concat [ 2 30 0 0], v0xaaaaadead2c0_0, L_0xffff865e6070;
L_0xaaaaadedf1e0 .cmp/eq 32, L_0xaaaaadedf0f0, L_0xffff865e60b8;
L_0xaaaaadedf480 .reduce/nor L_0xaaaaadedf380;
L_0xaaaaadedf880 .concat [ 32 32 0 0], v0xaaaaadea9fc0_0, L_0xffff865e6148;
L_0xaaaaadedf970 .concat [ 2 62 0 0], v0xaaaaadead2c0_0, L_0xffff865e6190;
L_0xaaaaadedfaa0 .arith/div 64, L_0xaaaaadedead0, L_0xaaaaadedf970;
L_0xaaaaadedfbe0 .cmp/gt 64, L_0xaaaaadedf880, L_0xaaaaadedfaa0;
L_0xaaaaadedfe70 .concat [ 2 30 0 0], v0xaaaaadead2c0_0, L_0xffff865e61d8;
L_0xaaaaadedff70 .cmp/eq 32, L_0xaaaaadedfe70, L_0xffff865e6220;
L_0xaaaaadee0090 .part L_0xaaaaadedead0, 1, 63;
L_0xaaaaadee01a0 .concat [ 63 1 0 0], L_0xaaaaadee0090, L_0xffff865e6268;
L_0xaaaaadee0310 .functor MUXZ 64, L_0xaaaaadee01a0, L_0xaaaaadedead0, L_0xaaaaadedff70, C4<>;
L_0xaaaaadee04d0 .cast/2 32, L_0xaaaaadee0310;
L_0xaaaaadee05c0 .cmp/eq 32, v0xaaaaadeaa4e0_0, L_0xffff865e62b0;
L_0xaaaaadee0a00 .functor MUXZ 64, L_0xffff865e62f8, v0xaaaaadea7d30_0, L_0xaaaaadedf790, C4<>;
S_0xaaaaadeadcc0 .scope generate, "genblk1[9]" "genblk1[9]" 5 22, 5 22 0, S_0xaaaaade7c550;
 .timescale 0 0;
P_0xaaaaadeade70 .param/l "i" 0 5 22, +C4<01001>;
S_0xaaaaadeadf50 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaaadeadcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaadeae130 .param/l "group_count_n" 0 6 4, +C4<1001>;
L_0xaaaaadee3c90 .functor AND 1, L_0xaaaaadee1e60, v0xaaaaadeb40b0_0, C4<1>, C4<1>;
L_0xaaaaadee4070 .functor AND 1, L_0xaaaaadee3c90, v0xaaaaadeb4250_0, C4<1>, C4<1>;
v0xaaaaadeb1fe0_0 .var "M", 63 0;
v0xaaaaadeb20e0_0 .var "M_reg", 63 0;
v0xaaaaadeb21c0_0 .var "N", 63 0;
v0xaaaaadeb2280_0 .var "N_reg", 63 0;
v0xaaaaadeb2360_0 .var "S", 63 0;
v0xaaaaadeb2440_0 .var "S_reg", 63 0;
L_0xffff865e6388 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb2520_0 .net/2u *"_ivl_0", 3 0, L_0xffff865e6388;  1 drivers
L_0xffff865e6418 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb2600_0 .net *"_ivl_11", 59 0, L_0xffff865e6418;  1 drivers
L_0xffff865e6460 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb26e0_0 .net/2u *"_ivl_12", 63 0, L_0xffff865e6460;  1 drivers
L_0xffff865e64a8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb27c0_0 .net/2u *"_ivl_16", 31 0, L_0xffff865e64a8;  1 drivers
v0xaaaaadeb28a0_0 .net *"_ivl_2", 3 0, L_0xaaaaadee1080;  1 drivers
L_0xffff865e64f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb2980_0 .net/2u *"_ivl_20", 31 0, L_0xffff865e64f0;  1 drivers
v0xaaaaadeb2a60_0 .net *"_ivl_24", 63 0, L_0xaaaaadee3bf0;  1 drivers
v0xaaaaadeb2b40_0 .net *"_ivl_26", 63 0, L_0xaaaaadee3d00;  1 drivers
L_0xffff865e6850 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb2c20_0 .net/2u *"_ivl_28", 63 0, L_0xffff865e6850;  1 drivers
v0xaaaaadeb2d00_0 .net *"_ivl_32", 0 0, L_0xaaaaadee3c90;  1 drivers
L_0xffff865e63d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb2de0_0 .net/2u *"_ivl_4", 3 0, L_0xffff865e63d0;  1 drivers
v0xaaaaadeb2ec0_0 .net *"_ivl_8", 63 0, L_0xaaaaadee12e0;  1 drivers
v0xaaaaadeb2fa0_0 .net "block_size", 63 0, L_0xaaaaadee1be0;  1 drivers
v0xaaaaadeb3060_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaadeb3100_0 .var "cur_base", 63 0;
v0xaaaaadeb31d0_0 .net "cur_base_valid", 0 0, L_0xaaaaadee1d20;  1 drivers
v0xaaaaadeb32a0_0 .net "group_count_out", 63 0, L_0xaaaaadee3e40;  alias, 1 drivers
v0xaaaaadeb3340_0 .net "group_count_out_valid", 0 0, L_0xaaaaadee4070;  1 drivers
v0xaaaaadeb3400_0 .net "group_en", 0 0, L_0xaaaaadee1170;  1 drivers
v0xaaaaadeb34c0_0 .var "input_valid", 0 0;
v0xaaaaadeb3590_0 .var "input_valid_next", 0 0;
v0xaaaaadeb3630_0 .var/2u "k", 31 0;
v0xaaaaadeb3710_0 .var "lb", 63 0;
v0xaaaaadeb37f0_0 .var "lb_reg", 63 0;
v0xaaaaadeb38d0_0 .net "n_digs_in", 3 0, v0xaaaaadebc890_0;  alias, 1 drivers
v0xaaaaadeb3990_0 .net "n_in", 63 0, v0xaaaaadebe900_0;  alias, 1 drivers
v0xaaaaadeb3a50_0 .var/2u "pow_m", 31 0;
v0xaaaaadeb3d40_0 .var "prim_sub_en", 2 1;
v0xaaaaadeb3e20_0 .var "prim_sub_en_next", 2 1;
v0xaaaaadeb3f00_0 .net "prim_sub_out", 63 0, L_0xaaaaadee3ab0;  1 drivers
v0xaaaaadeb3ff0_0 .var "prim_sub_out_1", 63 0;
v0xaaaaadeb40b0_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaaadeb4170_0 .var "prim_sub_out_2", 63 0;
v0xaaaaadeb4250_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaaadeb4310_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaadee3900;  1 drivers
v0xaaaaadeb43e0_0 .var "r", 1 0;
v0xaaaaadeb44b0_0 .var "r_next", 1 0;
v0xaaaaadeb4570_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaadeb4610_0 .var "tmp_sum", 63 0;
v0xaaaaadeb46f0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaadeb47d0_0 .var "tmp_sum_reg", 63 0;
v0xaaaaadeb48b0_0 .net "tmp_sum_valid", 0 0, L_0xaaaaadee1e60;  1 drivers
v0xaaaaadeb4970_0 .var "ub", 63 0;
v0xaaaaadeb4a60_0 .var "ub_cand_0", 63 0;
v0xaaaaadeb4b20_0 .var "ub_cand_1", 63 0;
v0xaaaaadeb4c00_0 .var "ub_reg", 63 0;
E_0xaaaaadeae2b0/0 .event edge, v0xaaaaadeb3d40_0, v0xaaaaadeb1020_0, v0xaaaaadeb1880_0, v0xaaaaadeb0f60_0;
E_0xaaaaadeae2b0/1 .event edge, v0xaaaaadeb17c0_0;
E_0xaaaaadeae2b0 .event/or E_0xaaaaadeae2b0/0, E_0xaaaaadeae2b0/1;
E_0xaaaaadeae320/0 .event edge, v0xaaaaadeb37f0_0, v0xaaaaadeb4c00_0, v0xaaaaadeb2440_0, v0xaaaaadeb2280_0;
E_0xaaaaadeae320/1 .event edge, v0xaaaaadeb0e80_0, v0xaaaaadeb20e0_0;
E_0xaaaaadeae320 .event/or E_0xaaaaadeae320/0, E_0xaaaaadeae320/1;
E_0xaaaaadeae3a0 .event edge, v0xaaaaadeb0d00_0, v0xaaaaade81eb0_0, v0xaaaaadeb0e80_0;
L_0xaaaaadee1080 .arith/mod 4, v0xaaaaadebc890_0, L_0xffff865e6388;
L_0xaaaaadee1170 .cmp/eq 4, L_0xaaaaadee1080, L_0xffff865e63d0;
L_0xaaaaadee12e0 .concat [ 4 60 0 0], v0xaaaaadebc890_0, L_0xffff865e6418;
L_0xaaaaadee1be0 .arith/div 64, L_0xaaaaadee12e0, L_0xffff865e6460;
L_0xaaaaadee1d20 .cmp/gt 32, v0xaaaaadeb3630_0, L_0xffff865e64a8;
L_0xaaaaadee1e60 .cmp/eq 32, v0xaaaaadeb46f0_0, L_0xffff865e64f0;
L_0xaaaaadee3bf0 .arith/sub 64, v0xaaaaadeb47d0_0, v0xaaaaadeb3ff0_0;
L_0xaaaaadee3d00 .arith/sub 64, L_0xaaaaadee3bf0, v0xaaaaadeb4170_0;
L_0xaaaaadee3e40 .functor MUXZ 64, L_0xffff865e6850, L_0xaaaaadee3d00, L_0xaaaaadee1170, C4<>;
S_0xaaaaadeae400 .scope module, "prim_calc_1" "prim_calc" 6 97, 7 3 0, S_0xaaaaadeadf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
L_0xffff865e6610 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaaadee2440 .functor AND 64, L_0xaaaaadee1be0, L_0xffff865e6610, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaaadee2680 .functor OR 1, L_0xaaaaadee22a0, L_0xaaaaadee2590, C4<0>, C4<0>;
L_0xaaaaadee2790 .functor AND 1, L_0xaaaaadee2090, L_0xaaaaadee2680, C4<1>, C4<1>;
L_0xaaaaadee28a0 .functor AND 1, L_0xaaaaadee2790, L_0xaaaaadee1d20, C4<1>, C4<1>;
L_0xaaaaadee2e30 .functor AND 1, L_0xaaaaadee2cf0, L_0xaaaaadee1d20, C4<1>, C4<1>;
L_0xaaaaadee31e0 .functor NOT 1, L_0xaaaaadee28a0, C4<0>, C4<0>, C4<0>;
L_0xaaaaadee3840 .functor AND 1, L_0xaaaaadee31e0, L_0xaaaaadee1d20, C4<1>, C4<1>;
L_0xaaaaadee3900 .functor OR 1, L_0xaaaaadee3670, L_0xaaaaadee3840, C4<0>, C4<0>;
v0xaaaaadeae7b0_0 .var "BM", 63 0;
v0xaaaaadeae8b0_0 .var "BM_reg", 63 0;
v0xaaaaadeae990_0 .var "M", 63 0;
v0xaaaaadeaea80_0 .var "M_reg", 63 0;
v0xaaaaadeaeb60_0 .var "N", 63 0;
v0xaaaaadeaec90_0 .var "N_reg", 63 0;
v0xaaaaadeaed70_0 .var "PS", 63 0;
v0xaaaaadeaee50_0 .var "PS_reg", 63 0;
v0xaaaaadeaef30_0 .var "S", 63 0;
v0xaaaaadeaf010_0 .var "S_reg", 63 0;
v0xaaaaadeaf0f0_0 .net *"_ivl_0", 63 0, L_0xaaaaadee1f50;  1 drivers
L_0xffff865e65c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeaf1d0_0 .net/2u *"_ivl_10", 31 0, L_0xffff865e65c8;  1 drivers
v0xaaaaadeaf2b0_0 .net *"_ivl_12", 0 0, L_0xaaaaadee22a0;  1 drivers
v0xaaaaadeaf370_0 .net/2u *"_ivl_14", 63 0, L_0xffff865e6610;  1 drivers
v0xaaaaadeaf450_0 .net *"_ivl_16", 63 0, L_0xaaaaadee2440;  1 drivers
v0xaaaaadeaf530_0 .net *"_ivl_19", 0 0, L_0xaaaaadee2590;  1 drivers
v0xaaaaadeaf5f0_0 .net *"_ivl_21", 0 0, L_0xaaaaadee2680;  1 drivers
v0xaaaaadeaf6b0_0 .net *"_ivl_23", 0 0, L_0xaaaaadee2790;  1 drivers
v0xaaaaadeaf770_0 .net/2u *"_ivl_26", 63 0, L_0xaaaaadee2990;  1 drivers
L_0xffff865e6658 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeaf850_0 .net/2u *"_ivl_29", 31 0, L_0xffff865e6658;  1 drivers
L_0xffff865e6538 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeaf930_0 .net *"_ivl_3", 61 0, L_0xffff865e6538;  1 drivers
v0xaaaaadeafa10_0 .net *"_ivl_30", 63 0, L_0xaaaaadee2a80;  1 drivers
L_0xffff865e66a0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeafaf0_0 .net *"_ivl_33", 61 0, L_0xffff865e66a0;  1 drivers
v0xaaaaadeafbd0_0 .net *"_ivl_34", 63 0, L_0xaaaaadee2bb0;  1 drivers
v0xaaaaadeafcb0_0 .net *"_ivl_36", 0 0, L_0xaaaaadee2cf0;  1 drivers
v0xaaaaadeafd70_0 .net *"_ivl_4", 0 0, L_0xaaaaadee2090;  1 drivers
v0xaaaaadeafe30_0 .net *"_ivl_40", 31 0, L_0xaaaaadee2f80;  1 drivers
L_0xffff865e66e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeaff10_0 .net *"_ivl_43", 29 0, L_0xffff865e66e8;  1 drivers
L_0xffff865e6730 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeafff0_0 .net/2u *"_ivl_44", 31 0, L_0xffff865e6730;  1 drivers
v0xaaaaadeb00d0_0 .net *"_ivl_46", 0 0, L_0xaaaaadee3020;  1 drivers
v0xaaaaadeb0190_0 .net *"_ivl_48", 63 0, L_0xaaaaadee3250;  1 drivers
v0xaaaaadeb0270_0 .net *"_ivl_50", 62 0, L_0xaaaaadee3140;  1 drivers
L_0xffff865e6778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb0350_0 .net *"_ivl_52", 0 0, L_0xffff865e6778;  1 drivers
v0xaaaaadeb0640_0 .net *"_ivl_54", 63 0, L_0xaaaaadee33c0;  1 drivers
L_0xffff865e67c0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb0720_0 .net/2u *"_ivl_58", 31 0, L_0xffff865e67c0;  1 drivers
v0xaaaaadeb0800_0 .net *"_ivl_6", 31 0, L_0xaaaaadee2180;  1 drivers
v0xaaaaadeb08e0_0 .net *"_ivl_60", 0 0, L_0xaaaaadee3670;  1 drivers
v0xaaaaadeb09a0_0 .net *"_ivl_62", 0 0, L_0xaaaaadee31e0;  1 drivers
v0xaaaaadeb0a80_0 .net *"_ivl_65", 0 0, L_0xaaaaadee3840;  1 drivers
L_0xffff865e6808 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb0b40_0 .net/2u *"_ivl_68", 63 0, L_0xffff865e6808;  1 drivers
L_0xffff865e6580 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb0c20_0 .net *"_ivl_9", 29 0, L_0xffff865e6580;  1 drivers
v0xaaaaadeb0d00_0 .net "block_size_in", 63 0, L_0xaaaaadee1be0;  alias, 1 drivers
v0xaaaaadeb0de0_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaadeb0e80_0 .net "cur_base_in", 63 0, v0xaaaaadeb3100_0;  1 drivers
v0xaaaaadeb0f60_0 .net "cur_base_valid", 0 0, L_0xaaaaadee1d20;  alias, 1 drivers
v0xaaaaadeb1020_0 .net "input_valid", 0 0, v0xaaaaadeb34c0_0;  1 drivers
v0xaaaaadeb10e0_0 .var/2u "k", 31 0;
v0xaaaaadeb11c0_0 .net/2u "k_bound", 31 0, L_0xaaaaadee3580;  1 drivers
v0xaaaaadeb12a0_0 .var "lb_r", 63 0;
v0xaaaaadeb1380_0 .var "lb_r_reg", 63 0;
v0xaaaaadeb1460_0 .var/2u "pow_m", 31 0;
v0xaaaaadeb1540_0 .net "prim_en", 0 0, L_0xaaaaadee28a0;  1 drivers
v0xaaaaadeb1600_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaadeb16e0_0 .net "prim_sub_out", 63 0, L_0xaaaaadee3ab0;  alias, 1 drivers
v0xaaaaadeb17c0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaadee3900;  alias, 1 drivers
v0xaaaaadeb1880_0 .net "r", 1 0, v0xaaaaadeb43e0_0;  1 drivers
v0xaaaaadeb1960_0 .var "rep_base", 63 0;
v0xaaaaadeb1a40_0 .net "rep_base_valid", 0 0, L_0xaaaaadee2e30;  1 drivers
v0xaaaaadeb1b00_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaadeb1ba0_0 .net "ub_in", 63 0, v0xaaaaadeb4970_0;  1 drivers
v0xaaaaadeb1c80_0 .var "ub_r", 63 0;
v0xaaaaadeb1d60_0 .var "ub_r_reg", 63 0;
E_0xaaaaadeae700/0 .event edge, v0xaaaaadeb1880_0, v0xaaaaadeb1ba0_0, v0xaaaaadeb1960_0, v0xaaaaadeb1380_0;
E_0xaaaaadeae700/1 .event edge, v0xaaaaadeb1d60_0, v0xaaaaadeaf010_0, v0xaaaaadeaec90_0, v0xaaaaadeb0e80_0;
E_0xaaaaadeae700 .event/or E_0xaaaaadeae700/0, E_0xaaaaadeae700/1;
L_0xaaaaadee1f50 .concat [ 2 62 0 0], v0xaaaaadeb43e0_0, L_0xffff865e6538;
L_0xaaaaadee2090 .cmp/gt 64, L_0xaaaaadee1be0, L_0xaaaaadee1f50;
L_0xaaaaadee2180 .concat [ 2 30 0 0], v0xaaaaadeb43e0_0, L_0xffff865e6580;
L_0xaaaaadee22a0 .cmp/eq 32, L_0xaaaaadee2180, L_0xffff865e65c8;
L_0xaaaaadee2590 .reduce/nor L_0xaaaaadee2440;
L_0xaaaaadee2990 .concat [ 32 32 0 0], v0xaaaaadeb10e0_0, L_0xffff865e6658;
L_0xaaaaadee2a80 .concat [ 2 62 0 0], v0xaaaaadeb43e0_0, L_0xffff865e66a0;
L_0xaaaaadee2bb0 .arith/div 64, L_0xaaaaadee1be0, L_0xaaaaadee2a80;
L_0xaaaaadee2cf0 .cmp/gt 64, L_0xaaaaadee2990, L_0xaaaaadee2bb0;
L_0xaaaaadee2f80 .concat [ 2 30 0 0], v0xaaaaadeb43e0_0, L_0xffff865e66e8;
L_0xaaaaadee3020 .cmp/eq 32, L_0xaaaaadee2f80, L_0xffff865e6730;
L_0xaaaaadee3140 .part L_0xaaaaadee1be0, 1, 63;
L_0xaaaaadee3250 .concat [ 63 1 0 0], L_0xaaaaadee3140, L_0xffff865e6778;
L_0xaaaaadee33c0 .functor MUXZ 64, L_0xaaaaadee3250, L_0xaaaaadee1be0, L_0xaaaaadee3020, C4<>;
L_0xaaaaadee3580 .cast/2 32, L_0xaaaaadee33c0;
L_0xaaaaadee3670 .cmp/eq 32, v0xaaaaadeb1600_0, L_0xffff865e67c0;
L_0xaaaaadee3ab0 .functor MUXZ 64, L_0xffff865e6808, v0xaaaaadeaee50_0, L_0xaaaaadee28a0, C4<>;
S_0xaaaaadeb4de0 .scope generate, "genblk1[10]" "genblk1[10]" 5 22, 5 22 0, S_0xaaaaade7c550;
 .timescale 0 0;
P_0xaaaaade98970 .param/l "i" 0 5 22, +C4<01010>;
S_0xaaaaadeb5020 .scope module, "gc" "group_count" 5 23, 6 3 0, S_0xaaaaadeb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaaadeb5200 .param/l "group_count_n" 0 6 4, +C4<1010>;
L_0xaaaaadee64b0 .functor AND 1, L_0xaaaaadee4780, v0xaaaaadebb630_0, C4<1>, C4<1>;
L_0xaaaaadee6890 .functor AND 1, L_0xaaaaadee64b0, v0xaaaaadebb7d0_0, C4<1>, C4<1>;
v0xaaaaadeb9560_0 .var "M", 63 0;
v0xaaaaadeb9660_0 .var "M_reg", 63 0;
v0xaaaaadeb9740_0 .var "N", 63 0;
v0xaaaaadeb9800_0 .var "N_reg", 63 0;
v0xaaaaadeb98e0_0 .var "S", 63 0;
v0xaaaaadeb99c0_0 .var "S_reg", 63 0;
L_0xffff865e6898 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb9aa0_0 .net/2u *"_ivl_0", 3 0, L_0xffff865e6898;  1 drivers
L_0xffff865e6928 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb9b80_0 .net *"_ivl_11", 59 0, L_0xffff865e6928;  1 drivers
L_0xffff865e6970 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb9c60_0 .net/2u *"_ivl_12", 63 0, L_0xffff865e6970;  1 drivers
L_0xffff865e69b8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb9d40_0 .net/2u *"_ivl_16", 31 0, L_0xffff865e69b8;  1 drivers
v0xaaaaadeb9e20_0 .net *"_ivl_2", 3 0, L_0xaaaaadee4130;  1 drivers
L_0xffff865e6a00 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb9f00_0 .net/2u *"_ivl_20", 31 0, L_0xffff865e6a00;  1 drivers
v0xaaaaadeb9fe0_0 .net *"_ivl_24", 63 0, L_0xaaaaadee6410;  1 drivers
v0xaaaaadeba0c0_0 .net *"_ivl_26", 63 0, L_0xaaaaadee6520;  1 drivers
L_0xffff865e6d60 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeba1a0_0 .net/2u *"_ivl_28", 63 0, L_0xffff865e6d60;  1 drivers
v0xaaaaadeba280_0 .net *"_ivl_32", 0 0, L_0xaaaaadee64b0;  1 drivers
L_0xffff865e68e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeba360_0 .net/2u *"_ivl_4", 3 0, L_0xffff865e68e0;  1 drivers
v0xaaaaadeba440_0 .net *"_ivl_8", 63 0, L_0xaaaaadee4390;  1 drivers
v0xaaaaadeba520_0 .net "block_size", 63 0, L_0xaaaaadee4480;  1 drivers
v0xaaaaadeba5e0_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaadeba680_0 .var "cur_base", 63 0;
v0xaaaaadeba750_0 .net "cur_base_valid", 0 0, L_0xaaaaadee4640;  1 drivers
v0xaaaaadeba820_0 .net "group_count_out", 63 0, L_0xaaaaadee6660;  alias, 1 drivers
v0xaaaaadeba8c0_0 .net "group_count_out_valid", 0 0, L_0xaaaaadee6890;  1 drivers
v0xaaaaadeba980_0 .net "group_en", 0 0, L_0xaaaaadee4220;  1 drivers
v0xaaaaadebaa40_0 .var "input_valid", 0 0;
v0xaaaaadebab10_0 .var "input_valid_next", 0 0;
v0xaaaaadebabb0_0 .var/2u "k", 31 0;
v0xaaaaadebac90_0 .var "lb", 63 0;
v0xaaaaadebad70_0 .var "lb_reg", 63 0;
v0xaaaaadebae50_0 .net "n_digs_in", 3 0, v0xaaaaadebc890_0;  alias, 1 drivers
v0xaaaaadebaf10_0 .net "n_in", 63 0, v0xaaaaadebe900_0;  alias, 1 drivers
v0xaaaaadebafd0_0 .var/2u "pow_m", 31 0;
v0xaaaaadebb2c0_0 .var "prim_sub_en", 2 1;
v0xaaaaadebb3a0_0 .var "prim_sub_en_next", 2 1;
v0xaaaaadebb480_0 .net "prim_sub_out", 63 0, L_0xaaaaadee62d0;  1 drivers
v0xaaaaadebb570_0 .var "prim_sub_out_1", 63 0;
v0xaaaaadebb630_0 .var "prim_sub_out_1_valid", 0 0;
v0xaaaaadebb6f0_0 .var "prim_sub_out_2", 63 0;
v0xaaaaadebb7d0_0 .var "prim_sub_out_2_valid", 0 0;
v0xaaaaadebb890_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaadee6120;  1 drivers
v0xaaaaadebb960_0 .var "r", 1 0;
v0xaaaaadebba30_0 .var "r_next", 1 0;
v0xaaaaadebbaf0_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaadebbb90_0 .var "tmp_sum", 63 0;
v0xaaaaadebbc70_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaadebbd50_0 .var "tmp_sum_reg", 63 0;
v0xaaaaadebbe30_0 .net "tmp_sum_valid", 0 0, L_0xaaaaadee4780;  1 drivers
v0xaaaaadebbef0_0 .var "ub", 63 0;
v0xaaaaadebbfe0_0 .var "ub_cand_0", 63 0;
v0xaaaaadebc0a0_0 .var "ub_cand_1", 63 0;
v0xaaaaadebc180_0 .var "ub_reg", 63 0;
E_0xaaaaadeb5380/0 .event edge, v0xaaaaadebb2c0_0, v0xaaaaadeb8390_0, v0xaaaaadeb8bf0_0, v0xaaaaadeb82d0_0;
E_0xaaaaadeb5380/1 .event edge, v0xaaaaadeb8b30_0;
E_0xaaaaadeb5380 .event/or E_0xaaaaadeb5380/0, E_0xaaaaadeb5380/1;
E_0xaaaaadeb53f0/0 .event edge, v0xaaaaadebad70_0, v0xaaaaadebc180_0, v0xaaaaadeb99c0_0, v0xaaaaadeb9800_0;
E_0xaaaaadeb53f0/1 .event edge, v0xaaaaadeb81f0_0, v0xaaaaadeb9660_0;
E_0xaaaaadeb53f0 .event/or E_0xaaaaadeb53f0/0, E_0xaaaaadeb53f0/1;
E_0xaaaaadeb5470 .event edge, v0xaaaaadeb7e60_0, v0xaaaaade81eb0_0, v0xaaaaadeb81f0_0;
L_0xaaaaadee4130 .arith/mod 4, v0xaaaaadebc890_0, L_0xffff865e6898;
L_0xaaaaadee4220 .cmp/eq 4, L_0xaaaaadee4130, L_0xffff865e68e0;
L_0xaaaaadee4390 .concat [ 4 60 0 0], v0xaaaaadebc890_0, L_0xffff865e6928;
L_0xaaaaadee4480 .arith/div 64, L_0xaaaaadee4390, L_0xffff865e6970;
L_0xaaaaadee4640 .cmp/gt 32, v0xaaaaadebabb0_0, L_0xffff865e69b8;
L_0xaaaaadee4780 .cmp/eq 32, v0xaaaaadebbc70_0, L_0xffff865e6a00;
L_0xaaaaadee6410 .arith/sub 64, v0xaaaaadebbd50_0, v0xaaaaadebb570_0;
L_0xaaaaadee6520 .arith/sub 64, L_0xaaaaadee6410, v0xaaaaadebb6f0_0;
L_0xaaaaadee6660 .functor MUXZ 64, L_0xffff865e6d60, L_0xaaaaadee6520, L_0xaaaaadee4220, C4<>;
S_0xaaaaadeb54d0 .scope module, "prim_calc_1" "prim_calc" 6 97, 7 3 0, S_0xaaaaadeb5020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 1 "input_valid";
    .port_info 4 /INPUT 64 "cur_base_in";
    .port_info 5 /INPUT 64 "block_size_in";
    .port_info 6 /INPUT 64 "ub_in";
    .port_info 7 /INPUT 2 "r";
    .port_info 8 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 9 /OUTPUT 64 "prim_sub_out";
L_0xffff865e6b20 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0xaaaaadee4d30 .functor AND 64, L_0xaaaaadee4480, L_0xffff865e6b20, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0xaaaaadee4f20 .functor OR 1, L_0xaaaaadee4b90, L_0xaaaaadee4e30, C4<0>, C4<0>;
L_0xaaaaadee5030 .functor AND 1, L_0xaaaaadee49b0, L_0xaaaaadee4f20, C4<1>, C4<1>;
L_0xaaaaadee5140 .functor AND 1, L_0xaaaaadee5030, L_0xaaaaadee4640, C4<1>, C4<1>;
L_0xaaaaadee56d0 .functor AND 1, L_0xaaaaadee5590, L_0xaaaaadee4640, C4<1>, C4<1>;
L_0xaaaaadee5a80 .functor NOT 1, L_0xaaaaadee5140, C4<0>, C4<0>, C4<0>;
L_0xaaaaadee6060 .functor AND 1, L_0xaaaaadee5a80, L_0xaaaaadee4640, C4<1>, C4<1>;
L_0xaaaaadee6120 .functor OR 1, L_0xaaaaadee5e90, L_0xaaaaadee6060, C4<0>, C4<0>;
v0xaaaaadeb5880_0 .var "BM", 63 0;
v0xaaaaadeb5980_0 .var "BM_reg", 63 0;
v0xaaaaadeb5a60_0 .var "M", 63 0;
v0xaaaaadeb5b50_0 .var "M_reg", 63 0;
v0xaaaaadeb5c30_0 .var "N", 63 0;
v0xaaaaadeb5d60_0 .var "N_reg", 63 0;
v0xaaaaadeb5e40_0 .var "PS", 63 0;
v0xaaaaadeb5f20_0 .var "PS_reg", 63 0;
v0xaaaaadeb6000_0 .var "S", 63 0;
v0xaaaaadeb6170_0 .var "S_reg", 63 0;
v0xaaaaadeb6250_0 .net *"_ivl_0", 63 0, L_0xaaaaadee4870;  1 drivers
L_0xffff865e6ad8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb6330_0 .net/2u *"_ivl_10", 31 0, L_0xffff865e6ad8;  1 drivers
v0xaaaaadeb6410_0 .net *"_ivl_12", 0 0, L_0xaaaaadee4b90;  1 drivers
v0xaaaaadeb64d0_0 .net/2u *"_ivl_14", 63 0, L_0xffff865e6b20;  1 drivers
v0xaaaaadeb65b0_0 .net *"_ivl_16", 63 0, L_0xaaaaadee4d30;  1 drivers
v0xaaaaadeb6690_0 .net *"_ivl_19", 0 0, L_0xaaaaadee4e30;  1 drivers
v0xaaaaadeb6750_0 .net *"_ivl_21", 0 0, L_0xaaaaadee4f20;  1 drivers
v0xaaaaadeb6810_0 .net *"_ivl_23", 0 0, L_0xaaaaadee5030;  1 drivers
v0xaaaaadeb68d0_0 .net/2u *"_ivl_26", 63 0, L_0xaaaaadee5230;  1 drivers
L_0xffff865e6b68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb69b0_0 .net/2u *"_ivl_29", 31 0, L_0xffff865e6b68;  1 drivers
L_0xffff865e6a48 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb6a90_0 .net *"_ivl_3", 61 0, L_0xffff865e6a48;  1 drivers
v0xaaaaadeb6b70_0 .net *"_ivl_30", 63 0, L_0xaaaaadee5320;  1 drivers
L_0xffff865e6bb0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb6c50_0 .net *"_ivl_33", 61 0, L_0xffff865e6bb0;  1 drivers
v0xaaaaadeb6d30_0 .net *"_ivl_34", 63 0, L_0xaaaaadee5450;  1 drivers
v0xaaaaadeb6e10_0 .net *"_ivl_36", 0 0, L_0xaaaaadee5590;  1 drivers
v0xaaaaadeb6ed0_0 .net *"_ivl_4", 0 0, L_0xaaaaadee49b0;  1 drivers
v0xaaaaadeb6f90_0 .net *"_ivl_40", 31 0, L_0xaaaaadee5820;  1 drivers
L_0xffff865e6bf8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb7070_0 .net *"_ivl_43", 29 0, L_0xffff865e6bf8;  1 drivers
L_0xffff865e6c40 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb7150_0 .net/2u *"_ivl_44", 31 0, L_0xffff865e6c40;  1 drivers
v0xaaaaadeb7230_0 .net *"_ivl_46", 0 0, L_0xaaaaadee58c0;  1 drivers
v0xaaaaadeb72f0_0 .net *"_ivl_48", 63 0, L_0xaaaaadee5af0;  1 drivers
v0xaaaaadeb73d0_0 .net *"_ivl_50", 62 0, L_0xaaaaadee59e0;  1 drivers
L_0xffff865e6c88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb74b0_0 .net *"_ivl_52", 0 0, L_0xffff865e6c88;  1 drivers
v0xaaaaadeb77a0_0 .net *"_ivl_54", 63 0, L_0xaaaaadee5c60;  1 drivers
L_0xffff865e6cd0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb7880_0 .net/2u *"_ivl_58", 31 0, L_0xffff865e6cd0;  1 drivers
v0xaaaaadeb7960_0 .net *"_ivl_6", 31 0, L_0xaaaaadee4aa0;  1 drivers
v0xaaaaadeb7a40_0 .net *"_ivl_60", 0 0, L_0xaaaaadee5e90;  1 drivers
v0xaaaaadeb7b00_0 .net *"_ivl_62", 0 0, L_0xaaaaadee5a80;  1 drivers
v0xaaaaadeb7be0_0 .net *"_ivl_65", 0 0, L_0xaaaaadee6060;  1 drivers
L_0xffff865e6d18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb7ca0_0 .net/2u *"_ivl_68", 63 0, L_0xffff865e6d18;  1 drivers
L_0xffff865e6a90 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaadeb7d80_0 .net *"_ivl_9", 29 0, L_0xffff865e6a90;  1 drivers
v0xaaaaadeb7e60_0 .net "block_size_in", 63 0, L_0xaaaaadee4480;  alias, 1 drivers
v0xaaaaadeb7f40_0 .net "clock", 0 0, v0xaaaaadebe330_0;  alias, 1 drivers
v0xaaaaadeb81f0_0 .net "cur_base_in", 63 0, v0xaaaaadeba680_0;  1 drivers
v0xaaaaadeb82d0_0 .net "cur_base_valid", 0 0, L_0xaaaaadee4640;  alias, 1 drivers
v0xaaaaadeb8390_0 .net "input_valid", 0 0, v0xaaaaadebaa40_0;  1 drivers
v0xaaaaadeb8450_0 .var/2u "k", 31 0;
v0xaaaaadeb8530_0 .net/2u "k_bound", 31 0, L_0xaaaaadee5da0;  1 drivers
v0xaaaaadeb8610_0 .var "lb_r", 63 0;
v0xaaaaadeb86f0_0 .var "lb_r_reg", 63 0;
v0xaaaaadeb87d0_0 .var/2u "pow_m", 31 0;
v0xaaaaadeb88b0_0 .net "prim_en", 0 0, L_0xaaaaadee5140;  1 drivers
v0xaaaaadeb8970_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaadeb8a50_0 .net "prim_sub_out", 63 0, L_0xaaaaadee62d0;  alias, 1 drivers
v0xaaaaadeb8b30_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaadee6120;  alias, 1 drivers
v0xaaaaadeb8bf0_0 .net "r", 1 0, v0xaaaaadebb960_0;  1 drivers
v0xaaaaadeb8cd0_0 .var "rep_base", 63 0;
v0xaaaaadeb8db0_0 .net "rep_base_valid", 0 0, L_0xaaaaadee56d0;  1 drivers
v0xaaaaadeb8e70_0 .net "reset", 0 0, v0xaaaaadebeb40_0;  alias, 1 drivers
v0xaaaaadeb9120_0 .net "ub_in", 63 0, v0xaaaaadebbef0_0;  1 drivers
v0xaaaaadeb9200_0 .var "ub_r", 63 0;
v0xaaaaadeb92e0_0 .var "ub_r_reg", 63 0;
E_0xaaaaadeb57d0/0 .event edge, v0xaaaaadeb8bf0_0, v0xaaaaadeb9120_0, v0xaaaaadeb8cd0_0, v0xaaaaadeb86f0_0;
E_0xaaaaadeb57d0/1 .event edge, v0xaaaaadeb92e0_0, v0xaaaaadeb6170_0, v0xaaaaadeb5d60_0, v0xaaaaadeb81f0_0;
E_0xaaaaadeb57d0 .event/or E_0xaaaaadeb57d0/0, E_0xaaaaadeb57d0/1;
L_0xaaaaadee4870 .concat [ 2 62 0 0], v0xaaaaadebb960_0, L_0xffff865e6a48;
L_0xaaaaadee49b0 .cmp/gt 64, L_0xaaaaadee4480, L_0xaaaaadee4870;
L_0xaaaaadee4aa0 .concat [ 2 30 0 0], v0xaaaaadebb960_0, L_0xffff865e6a90;
L_0xaaaaadee4b90 .cmp/eq 32, L_0xaaaaadee4aa0, L_0xffff865e6ad8;
L_0xaaaaadee4e30 .reduce/nor L_0xaaaaadee4d30;
L_0xaaaaadee5230 .concat [ 32 32 0 0], v0xaaaaadeb8450_0, L_0xffff865e6b68;
L_0xaaaaadee5320 .concat [ 2 62 0 0], v0xaaaaadebb960_0, L_0xffff865e6bb0;
L_0xaaaaadee5450 .arith/div 64, L_0xaaaaadee4480, L_0xaaaaadee5320;
L_0xaaaaadee5590 .cmp/gt 64, L_0xaaaaadee5230, L_0xaaaaadee5450;
L_0xaaaaadee5820 .concat [ 2 30 0 0], v0xaaaaadebb960_0, L_0xffff865e6bf8;
L_0xaaaaadee58c0 .cmp/eq 32, L_0xaaaaadee5820, L_0xffff865e6c40;
L_0xaaaaadee59e0 .part L_0xaaaaadee4480, 1, 63;
L_0xaaaaadee5af0 .concat [ 63 1 0 0], L_0xaaaaadee59e0, L_0xffff865e6c88;
L_0xaaaaadee5c60 .functor MUXZ 64, L_0xaaaaadee5af0, L_0xaaaaadee4480, L_0xaaaaadee58c0, C4<>;
L_0xaaaaadee5da0 .cast/2 32, L_0xaaaaadee5c60;
L_0xaaaaadee5e90 .cmp/eq 32, v0xaaaaadeb8970_0, L_0xffff865e6cd0;
L_0xaaaaadee62d0 .functor MUXZ 64, L_0xffff865e6d18, v0xaaaaadeb5f20_0, L_0xaaaaadee5140, C4<>;
S_0xaaaaadebc360 .scope module, "get_digs_0" "get_digs" 5 12, 8 3 0, S_0xaaaaade7c550;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "n_in";
    .port_info 1 /OUTPUT 4 "digs_out";
v0xaaaaadebc890_0 .var "digs_out", 3 0;
v0xaaaaadebc970_0 .net "n_in", 63 0, v0xaaaaadebe900_0;  alias, 1 drivers
E_0xaaaaadebc510 .event edge, v0xaaaaade81eb0_0;
S_0xaaaaadebc590 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 12, 8 12 0, S_0xaaaaadebc360;
 .timescale 0 0;
v0xaaaaadebc790_0 .var/2s "i", 31 0;
S_0xaaaaadebca90 .scope module, "pref" "pref_lookup" 5 100, 8 20 0, S_0xaaaaade7c550;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "idx";
    .port_info 1 /OUTPUT 64 "value";
v0xaaaaadebcd30_0 .net "idx", 3 0, L_0xaaaaadee6fb0;  1 drivers
v0xaaaaadebce30_0 .var "value", 63 0;
E_0xaaaaadebccb0 .event edge, v0xaaaaadebcd30_0;
S_0xaaaaadebdde0 .scope task, "load_bounds" "load_bounds" 4 10, 4 10 0, S_0xaaaaade57520;
 .timescale 0 0;
v0xaaaaadebe050_0 .var/2u "end_bound", 63 0;
v0xaaaaadebe150_0 .var/2u "start_bound", 63 0;
E_0xaaaaadebdf90 .event negedge, v0xaaaaade7f320_0;
E_0xaaaaadebdff0 .event posedge, v0xaaaaadebd2c0_0;
TD_aoc2_tb.load_bounds ;
    %load/vec4 v0xaaaaadebe050_0;
    %store/vec4 v0xaaaaadebe900_0, 0, 64;
    %wait E_0xaaaaadebdff0;
    %wait E_0xaaaaadebdf90;
    %load/vec4 v0xaaaaadebe3f0_0;
    %cast2;
    %store/vec4 v0xaaaaadebe740_0, 0, 64;
    %wait E_0xaaaaadebdf90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaadebeb40_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_1.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.14, 5;
    %jmp/1 T_1.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaaadebdf90;
    %jmp T_1.13;
T_1.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaadebeb40_0, 0, 1;
    %wait E_0xaaaaadebdf90;
    %load/vec4 v0xaaaaadebe150_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadebe900_0, 0, 64;
    %wait E_0xaaaaadebdff0;
    %load/vec4 v0xaaaaadebe3f0_0;
    %cast2;
    %store/vec4 v0xaaaaadebebe0_0, 0, 64;
    %wait E_0xaaaaadebdf90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaadebeb40_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_1.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.16, 5;
    %jmp/1 T_1.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaaadebdf90;
    %jmp T_1.15;
T_1.16 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaadebeb40_0, 0, 1;
    %wait E_0xaaaaadebdf90;
    %load/vec4 v0xaaaaadebe740_0;
    %load/vec4 v0xaaaaadebebe0_0;
    %sub;
    %cast2;
    %store/vec4 v0xaaaaadebecc0_0, 0, 64;
    %end;
    .scope S_0xaaaaade7ce20;
T_2 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade80060_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaade7f580_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade7fec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade7f640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade7f9c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaaaade7f640_0;
    %load/vec4 v0xaaaaade7f720_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaade7f4c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xaaaaade7f640_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade7f640_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade7f640_0;
    %load/vec4 v0xaaaaade7fde0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaade7f9c0_0, 0;
    %load/vec4 v0xaaaaade7f9c0_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade7fec0_0;
    %add;
    %assign/vec4 v0xaaaaade7fec0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaaade7ce20;
T_3 ;
Ewait_0 .event/or E_0xaaaaade71ce0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xaaaaade7fde0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade7fde0_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0xaaaaade7f800_0, 0, 64;
    %load/vec4 v0xaaaaade80120_0;
    %load/vec4 v0xaaaaade7fec0_0;
    %div;
    %store/vec4 v0xaaaaade80200_0, 0, 64;
    %load/vec4 v0xaaaaade7f8e0_0;
    %load/vec4 v0xaaaaade802e0_0;
    %add;
    %store/vec4 v0xaaaaade7d680_0, 0, 64;
    %load/vec4 v0xaaaaade802e0_0;
    %load/vec4 v0xaaaaade7f8e0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaade7d2b0_0, 0, 64;
    %load/vec4 v0xaaaaade7d760_0;
    %load/vec4 v0xaaaaade7d3e0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaadd74830_0, 0, 64;
    %load/vec4 v0xaaaaade7f3e0_0;
    %load/vec4 v0xaaaaade7fec0_0;
    %mul;
    %store/vec4 v0xaaaaadd7f9f0_0, 0, 64;
    %load/vec4 v0xaaaaade7f8e0_0;
    %load/vec4 v0xaaaaade802e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0xaaaaadd7f9f0_0;
    %load/vec4 v0xaaaaadd74830_0;
    %mul;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v0xaaaaade7d4c0_0, 0, 64;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaaade7ce20;
T_4 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade80060_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaade7f580_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade802e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade7f8e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade7d760_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade7d3e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade71a70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadd828c0_0, 0;
    %load/vec4 v0xaaaaade7d4c0_0;
    %assign/vec4 v0xaaaaade7d5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade7fb60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaaade7ffa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0xaaaaade80200_0;
    %assign/vec4 v0xaaaaade802e0_0, 0;
    %load/vec4 v0xaaaaade7f800_0;
    %assign/vec4 v0xaaaaade7f8e0_0, 0;
    %load/vec4 v0xaaaaade7d680_0;
    %assign/vec4 v0xaaaaade7d760_0, 0;
    %load/vec4 v0xaaaaade7d2b0_0;
    %assign/vec4 v0xaaaaade7d3e0_0, 0;
    %load/vec4 v0xaaaaadd74830_0;
    %assign/vec4 v0xaaaaade71a70_0, 0;
    %load/vec4 v0xaaaaadd7f9f0_0;
    %assign/vec4 v0xaaaaadd828c0_0, 0;
    %load/vec4 v0xaaaaade7d4c0_0;
    %assign/vec4 v0xaaaaade7d5a0_0, 0;
    %load/vec4 v0xaaaaade7fb60_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0xaaaaade7fb60_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade7fb60_0, 0;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaaade7cad0;
T_5 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade82ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade81680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade81b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade81f90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaaade81b30_0;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v0xaaaaade81b30_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade81b30_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade81b30_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade81520_0;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaade81f90_0, 0;
    %load/vec4 v0xaaaaade81f90_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade81680_0;
    %add;
    %assign/vec4 v0xaaaaade81680_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaaade7cad0;
T_6 ;
Ewait_1 .event/or E_0xaaaaade719e0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xaaaaade81520_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade81520_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0xaaaaade81c10_0, 0, 64;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade81520_0;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaade82fb0_0, 0, 64;
    %load/vec4 v0xaaaaade81eb0_0;
    %load/vec4 v0xaaaaade81680_0;
    %div;
    %store/vec4 v0xaaaaade83070_0, 0, 64;
    %load/vec4 v0xaaaaade82fb0_0;
    %load/vec4 v0xaaaaade83070_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0xaaaaade82fb0_0;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0xaaaaade83070_0;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0xaaaaade82ec0_0, 0, 64;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaaade7cad0;
T_7 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade82ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade81cf0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade83150_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaaade81c10_0;
    %assign/vec4 v0xaaaaade81cf0_0, 0;
    %load/vec4 v0xaaaaade82ec0_0;
    %assign/vec4 v0xaaaaade83150_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaaade7cad0;
T_8 ;
Ewait_2 .event/or E_0xaaaaadcbde70, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaaaade81cf0_0;
    %load/vec4 v0xaaaaade83150_0;
    %add;
    %store/vec4 v0xaaaaade808e0_0, 0, 64;
    %load/vec4 v0xaaaaade83150_0;
    %load/vec4 v0xaaaaade81cf0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaade80740_0, 0, 64;
    %load/vec4 v0xaaaaade809c0_0;
    %load/vec4 v0xaaaaade80800_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaade80560_0, 0, 64;
    %load/vec4 v0xaaaaade81680_0;
    %load/vec4 v0xaaaaade80660_0;
    %mul;
    %store/vec4 v0xaaaaade82b80_0, 0, 64;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xaaaaade7cad0;
T_9 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade82ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade809c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade80800_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade80660_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade82b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade82c40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaaaade81720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xaaaaade808e0_0;
    %assign/vec4 v0xaaaaade809c0_0, 0;
    %load/vec4 v0xaaaaade80740_0;
    %assign/vec4 v0xaaaaade80800_0, 0;
    %load/vec4 v0xaaaaade80560_0;
    %assign/vec4 v0xaaaaade80660_0, 0;
    %load/vec4 v0xaaaaade82b80_0;
    %assign/vec4 v0xaaaaade82d20_0, 0;
    %load/vec4 v0xaaaaade82c40_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_9.4, 5;
    %load/vec4 v0xaaaaade82c40_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade82c40_0, 0;
T_9.4 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaaaade7cad0;
T_10 ;
Ewait_3 .event/or E_0xaaaaadce66f0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0xaaaaade82280_0;
    %store/vec4 v0xaaaaade82360_0, 0, 2;
    %load/vec4 v0xaaaaade819c0_0;
    %store/vec4 v0xaaaaade81a90_0, 0, 1;
    %load/vec4 v0xaaaaade82920_0;
    %store/vec4 v0xaaaaade829f0_0, 0, 2;
    %load/vec4 v0xaaaaade81720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xaaaaade82280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaade82360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaade81a90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaade829f0_0, 0, 2;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0xaaaaade82850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaade82360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaade81a90_0, 0, 1;
T_10.7 ;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0xaaaaade819c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaade81a90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaade829f0_0, 0, 2;
T_10.9 ;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xaaaaade7cad0;
T_11 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade82ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaade819c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaade82280_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaaade826b0_0, 0;
    %assign/vec4 v0xaaaaade82530_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaaade82790_0, 0;
    %assign/vec4 v0xaaaaade825f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaade82920_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaaaade81a90_0;
    %assign/vec4 v0xaaaaade819c0_0, 0;
    %load/vec4 v0xaaaaade82360_0;
    %assign/vec4 v0xaaaaade82280_0, 0;
    %load/vec4 v0xaaaaade829f0_0;
    %assign/vec4 v0xaaaaade82920_0, 0;
    %load/vec4 v0xaaaaade82850_0;
    %load/vec4 v0xaaaaade819c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0xaaaaade82280_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaade825f0_0, 0;
    %load/vec4 v0xaaaaade82440_0;
    %assign/vec4 v0xaaaaade82530_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0xaaaaade82280_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaade82790_0, 0;
    %load/vec4 v0xaaaaade82440_0;
    %assign/vec4 v0xaaaaade826b0_0, 0;
T_11.6 ;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaaade83a70;
T_12 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade87170_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaade86690_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade86fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade86750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade86ad0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaaaade86750_0;
    %load/vec4 v0xaaaaade86830_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaade865d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0xaaaaade86750_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade86750_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade86750_0;
    %load/vec4 v0xaaaaade86ef0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaade86ad0_0, 0;
    %load/vec4 v0xaaaaade86ad0_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade86fd0_0;
    %add;
    %assign/vec4 v0xaaaaade86fd0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaaaade83a70;
T_13 ;
Ewait_4 .event/or E_0xaaaaade83d70, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0xaaaaade86ef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade86ef0_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0xaaaaade86910_0, 0, 64;
    %load/vec4 v0xaaaaade87260_0;
    %load/vec4 v0xaaaaade86fd0_0;
    %div;
    %store/vec4 v0xaaaaade87340_0, 0, 64;
    %load/vec4 v0xaaaaade869f0_0;
    %load/vec4 v0xaaaaade87420_0;
    %add;
    %store/vec4 v0xaaaaade845a0_0, 0, 64;
    %load/vec4 v0xaaaaade87420_0;
    %load/vec4 v0xaaaaade869f0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaade841d0_0, 0, 64;
    %load/vec4 v0xaaaaade84680_0;
    %load/vec4 v0xaaaaade84300_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaade84000_0, 0, 64;
    %load/vec4 v0xaaaaade864f0_0;
    %load/vec4 v0xaaaaade86fd0_0;
    %mul;
    %store/vec4 v0xaaaaade83e20_0, 0, 64;
    %load/vec4 v0xaaaaade869f0_0;
    %load/vec4 v0xaaaaade87420_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_13.2, 8;
    %load/vec4 v0xaaaaade83e20_0;
    %load/vec4 v0xaaaaade84000_0;
    %mul;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v0xaaaaade843e0_0, 0, 64;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xaaaaade83a70;
T_14 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade87170_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaade86690_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade87420_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade869f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade84680_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade84300_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade840f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade83f20_0, 0;
    %load/vec4 v0xaaaaade843e0_0;
    %assign/vec4 v0xaaaaade844c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade86c70_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaaaade870b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0xaaaaade87340_0;
    %assign/vec4 v0xaaaaade87420_0, 0;
    %load/vec4 v0xaaaaade86910_0;
    %assign/vec4 v0xaaaaade869f0_0, 0;
    %load/vec4 v0xaaaaade845a0_0;
    %assign/vec4 v0xaaaaade84680_0, 0;
    %load/vec4 v0xaaaaade841d0_0;
    %assign/vec4 v0xaaaaade84300_0, 0;
    %load/vec4 v0xaaaaade84000_0;
    %assign/vec4 v0xaaaaade840f0_0, 0;
    %load/vec4 v0xaaaaade83e20_0;
    %assign/vec4 v0xaaaaade83f20_0, 0;
    %load/vec4 v0xaaaaade843e0_0;
    %assign/vec4 v0xaaaaade844c0_0, 0;
    %load/vec4 v0xaaaaade86c70_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_14.4, 5;
    %load/vec4 v0xaaaaade86c70_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade86c70_0, 0;
T_14.4 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaaaade835c0;
T_15 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade89c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade88810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade88ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade89140_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xaaaaade88ce0_0;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_15.2, 5;
    %load/vec4 v0xaaaaade88ce0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade88ce0_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade88ce0_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade886b0_0;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaade89140_0, 0;
    %load/vec4 v0xaaaaade89140_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade88810_0;
    %add;
    %assign/vec4 v0xaaaaade88810_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xaaaaade835c0;
T_16 ;
Ewait_5 .event/or E_0xaaaaade83a10, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0xaaaaade886b0_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_16.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade886b0_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0xaaaaade88dc0_0, 0, 64;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade886b0_0;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaade8a130_0, 0, 64;
    %load/vec4 v0xaaaaade89070_0;
    %load/vec4 v0xaaaaade88810_0;
    %div;
    %store/vec4 v0xaaaaade8a1f0_0, 0, 64;
    %load/vec4 v0xaaaaade8a130_0;
    %load/vec4 v0xaaaaade8a1f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.2, 8;
    %load/vec4 v0xaaaaade8a130_0;
    %jmp/1 T_16.3, 8;
T_16.2 ; End of true expr.
    %load/vec4 v0xaaaaade8a1f0_0;
    %jmp/0 T_16.3, 8;
 ; End of false expr.
    %blend;
T_16.3;
    %store/vec4 v0xaaaaade8a040_0, 0, 64;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xaaaaade835c0;
T_17 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade89c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade88ea0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade8a2d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xaaaaade88dc0_0;
    %assign/vec4 v0xaaaaade88ea0_0, 0;
    %load/vec4 v0xaaaaade8a040_0;
    %assign/vec4 v0xaaaaade8a2d0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xaaaaade835c0;
T_18 ;
Ewait_6 .event/or E_0xaaaaade83990, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0xaaaaade88ea0_0;
    %load/vec4 v0xaaaaade8a2d0_0;
    %add;
    %store/vec4 v0xaaaaade87a20_0, 0, 64;
    %load/vec4 v0xaaaaade8a2d0_0;
    %load/vec4 v0xaaaaade88ea0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaade87880_0, 0, 64;
    %load/vec4 v0xaaaaade87b50_0;
    %load/vec4 v0xaaaaade87940_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaade876a0_0, 0, 64;
    %load/vec4 v0xaaaaade88810_0;
    %load/vec4 v0xaaaaade877a0_0;
    %mul;
    %store/vec4 v0xaaaaade89ce0_0, 0, 64;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0xaaaaade835c0;
T_19 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade89c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade87b50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade87940_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade877a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade89ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade89dc0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xaaaaade888b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0xaaaaade87a20_0;
    %assign/vec4 v0xaaaaade87b50_0, 0;
    %load/vec4 v0xaaaaade87880_0;
    %assign/vec4 v0xaaaaade87940_0, 0;
    %load/vec4 v0xaaaaade876a0_0;
    %assign/vec4 v0xaaaaade877a0_0, 0;
    %load/vec4 v0xaaaaade89ce0_0;
    %assign/vec4 v0xaaaaade89ea0_0, 0;
    %load/vec4 v0xaaaaade89dc0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_19.4, 5;
    %load/vec4 v0xaaaaade89dc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade89dc0_0, 0;
T_19.4 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xaaaaade835c0;
T_20 ;
Ewait_7 .event/or E_0xaaaaade83920, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0xaaaaade89410_0;
    %store/vec4 v0xaaaaade894f0_0, 0, 2;
    %load/vec4 v0xaaaaade88b70_0;
    %store/vec4 v0xaaaaade88c40_0, 0, 1;
    %load/vec4 v0xaaaaade89ab0_0;
    %store/vec4 v0xaaaaade89b80_0, 0, 2;
    %load/vec4 v0xaaaaade888b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0xaaaaade89410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %jmp T_20.6;
T_20.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaade894f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaade88c40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaade89b80_0, 0, 2;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0xaaaaade899e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaade894f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaade88c40_0, 0, 1;
T_20.7 ;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0xaaaaade88b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaade88c40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaade89b80_0, 0, 2;
T_20.9 ;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xaaaaade835c0;
T_21 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade89c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaade88b70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaade89410_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaaade89840_0, 0;
    %assign/vec4 v0xaaaaade896c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaaade89920_0, 0;
    %assign/vec4 v0xaaaaade89780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaade89ab0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xaaaaade88c40_0;
    %assign/vec4 v0xaaaaade88b70_0, 0;
    %load/vec4 v0xaaaaade894f0_0;
    %assign/vec4 v0xaaaaade89410_0, 0;
    %load/vec4 v0xaaaaade89b80_0;
    %assign/vec4 v0xaaaaade89ab0_0, 0;
    %load/vec4 v0xaaaaade899e0_0;
    %load/vec4 v0xaaaaade88b70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0xaaaaade89410_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaade89780_0, 0;
    %load/vec4 v0xaaaaade895d0_0;
    %assign/vec4 v0xaaaaade896c0_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0xaaaaade89410_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaade89920_0, 0;
    %load/vec4 v0xaaaaade895d0_0;
    %assign/vec4 v0xaaaaade89840_0, 0;
T_21.6 ;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xaaaaade8ac00;
T_22 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade8e300_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaade8d820_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_22.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade8e160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade8d8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade8dc60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0xaaaaade8d8e0_0;
    %load/vec4 v0xaaaaade8d9c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaade8d760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0xaaaaade8d8e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade8d8e0_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade8d8e0_0;
    %load/vec4 v0xaaaaade8e080_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaade8dc60_0, 0;
    %load/vec4 v0xaaaaade8dc60_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade8e160_0;
    %add;
    %assign/vec4 v0xaaaaade8e160_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xaaaaade8ac00;
T_23 ;
Ewait_8 .event/or E_0xaaaaade8af00, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0xaaaaade8e080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade8e080_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0xaaaaade8daa0_0, 0, 64;
    %load/vec4 v0xaaaaade8e430_0;
    %load/vec4 v0xaaaaade8e160_0;
    %div;
    %store/vec4 v0xaaaaade8e510_0, 0, 64;
    %load/vec4 v0xaaaaade8db80_0;
    %load/vec4 v0xaaaaade8e5f0_0;
    %add;
    %store/vec4 v0xaaaaade8b730_0, 0, 64;
    %load/vec4 v0xaaaaade8e5f0_0;
    %load/vec4 v0xaaaaade8db80_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaade8b360_0, 0, 64;
    %load/vec4 v0xaaaaade8b810_0;
    %load/vec4 v0xaaaaade8b490_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaade8b190_0, 0, 64;
    %load/vec4 v0xaaaaade8d680_0;
    %load/vec4 v0xaaaaade8e160_0;
    %mul;
    %store/vec4 v0xaaaaade8afb0_0, 0, 64;
    %load/vec4 v0xaaaaade8db80_0;
    %load/vec4 v0xaaaaade8e5f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_23.2, 8;
    %load/vec4 v0xaaaaade8afb0_0;
    %load/vec4 v0xaaaaade8b190_0;
    %mul;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %store/vec4 v0xaaaaade8b570_0, 0, 64;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xaaaaade8ac00;
T_24 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade8e300_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaade8d820_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade8e5f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade8db80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade8b810_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade8b490_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade8b280_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade8b0b0_0, 0;
    %load/vec4 v0xaaaaade8b570_0;
    %assign/vec4 v0xaaaaade8b650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade8de00_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaaaade8e240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0xaaaaade8e510_0;
    %assign/vec4 v0xaaaaade8e5f0_0, 0;
    %load/vec4 v0xaaaaade8daa0_0;
    %assign/vec4 v0xaaaaade8db80_0, 0;
    %load/vec4 v0xaaaaade8b730_0;
    %assign/vec4 v0xaaaaade8b810_0, 0;
    %load/vec4 v0xaaaaade8b360_0;
    %assign/vec4 v0xaaaaade8b490_0, 0;
    %load/vec4 v0xaaaaade8b190_0;
    %assign/vec4 v0xaaaaade8b280_0, 0;
    %load/vec4 v0xaaaaade8afb0_0;
    %assign/vec4 v0xaaaaade8b0b0_0, 0;
    %load/vec4 v0xaaaaade8b570_0;
    %assign/vec4 v0xaaaaade8b650_0, 0;
    %load/vec4 v0xaaaaade8de00_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_24.4, 5;
    %load/vec4 v0xaaaaade8de00_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade8de00_0, 0;
T_24.4 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaaaade8a750;
T_25 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade90e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade8fa20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade8ff50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade90370_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xaaaaade8ff50_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_25.2, 5;
    %load/vec4 v0xaaaaade8ff50_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade8ff50_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade8ff50_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade8f8c0_0;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaade90370_0, 0;
    %load/vec4 v0xaaaaade90370_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade8fa20_0;
    %add;
    %assign/vec4 v0xaaaaade8fa20_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xaaaaade8a750;
T_26 ;
Ewait_9 .event/or E_0xaaaaade8aba0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0xaaaaade8f8c0_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade8f8c0_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0xaaaaade90030_0, 0, 64;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade8f8c0_0;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaade91320_0, 0, 64;
    %load/vec4 v0xaaaaade902b0_0;
    %load/vec4 v0xaaaaade8fa20_0;
    %div;
    %store/vec4 v0xaaaaade913e0_0, 0, 64;
    %load/vec4 v0xaaaaade91320_0;
    %load/vec4 v0xaaaaade913e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_26.2, 8;
    %load/vec4 v0xaaaaade91320_0;
    %jmp/1 T_26.3, 8;
T_26.2 ; End of true expr.
    %load/vec4 v0xaaaaade913e0_0;
    %jmp/0 T_26.3, 8;
 ; End of false expr.
    %blend;
T_26.3;
    %store/vec4 v0xaaaaade91230_0, 0, 64;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0xaaaaade8a750;
T_27 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade90e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade90110_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade914c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xaaaaade90030_0;
    %assign/vec4 v0xaaaaade90110_0, 0;
    %load/vec4 v0xaaaaade91230_0;
    %assign/vec4 v0xaaaaade914c0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xaaaaade8a750;
T_28 ;
Ewait_10 .event/or E_0xaaaaade8ab20, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0xaaaaade90110_0;
    %load/vec4 v0xaaaaade914c0_0;
    %add;
    %store/vec4 v0xaaaaade8ebf0_0, 0, 64;
    %load/vec4 v0xaaaaade914c0_0;
    %load/vec4 v0xaaaaade90110_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaade8ea50_0, 0, 64;
    %load/vec4 v0xaaaaade8ecd0_0;
    %load/vec4 v0xaaaaade8eb10_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaade8e870_0, 0, 64;
    %load/vec4 v0xaaaaade8fa20_0;
    %load/vec4 v0xaaaaade8e970_0;
    %mul;
    %store/vec4 v0xaaaaade90ed0_0, 0, 64;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xaaaaade8a750;
T_29 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade90e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade8ecd0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade8eb10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade8e970_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade90ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade90fb0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xaaaaade8faf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0xaaaaade8ebf0_0;
    %assign/vec4 v0xaaaaade8ecd0_0, 0;
    %load/vec4 v0xaaaaade8ea50_0;
    %assign/vec4 v0xaaaaade8eb10_0, 0;
    %load/vec4 v0xaaaaade8e870_0;
    %assign/vec4 v0xaaaaade8e970_0, 0;
    %load/vec4 v0xaaaaade90ed0_0;
    %assign/vec4 v0xaaaaade91090_0, 0;
    %load/vec4 v0xaaaaade90fb0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_29.4, 5;
    %load/vec4 v0xaaaaade90fb0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade90fb0_0, 0;
T_29.4 ;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xaaaaade8a750;
T_30 ;
Ewait_11 .event/or E_0xaaaaade8aab0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0xaaaaade90660_0;
    %store/vec4 v0xaaaaade90740_0, 0, 2;
    %load/vec4 v0xaaaaade8fde0_0;
    %store/vec4 v0xaaaaade8feb0_0, 0, 1;
    %load/vec4 v0xaaaaade90ca0_0;
    %store/vec4 v0xaaaaade90d70_0, 0, 2;
    %load/vec4 v0xaaaaade8faf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0xaaaaade90660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %jmp T_30.6;
T_30.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaade90740_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaade8feb0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaade90d70_0, 0, 2;
    %jmp T_30.6;
T_30.3 ;
    %load/vec4 v0xaaaaade90c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaade90740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaade8feb0_0, 0, 1;
T_30.7 ;
    %jmp T_30.6;
T_30.4 ;
    %load/vec4 v0xaaaaade8fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaade8feb0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaade90d70_0, 0, 2;
T_30.9 ;
    %jmp T_30.6;
T_30.6 ;
    %pop/vec4 1;
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0xaaaaade8a750;
T_31 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade90e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaade8fde0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaade90660_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaaade90a60_0, 0;
    %assign/vec4 v0xaaaaade908e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaaade90b40_0, 0;
    %assign/vec4 v0xaaaaade909a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaade90ca0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xaaaaade8feb0_0;
    %assign/vec4 v0xaaaaade8fde0_0, 0;
    %load/vec4 v0xaaaaade90740_0;
    %assign/vec4 v0xaaaaade90660_0, 0;
    %load/vec4 v0xaaaaade90d70_0;
    %assign/vec4 v0xaaaaade90ca0_0, 0;
    %load/vec4 v0xaaaaade90c00_0;
    %load/vec4 v0xaaaaade8fde0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0xaaaaade90660_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_31.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaade909a0_0, 0;
    %load/vec4 v0xaaaaade90820_0;
    %assign/vec4 v0xaaaaade908e0_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0xaaaaade90660_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_31.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaade90b40_0, 0;
    %load/vec4 v0xaaaaade90820_0;
    %assign/vec4 v0xaaaaade90a60_0, 0;
T_31.6 ;
T_31.5 ;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0xaaaaade91de0;
T_32 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade954e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaade94a00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_32.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade95340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade94ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade94e40_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0xaaaaade94ac0_0;
    %load/vec4 v0xaaaaade94ba0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaade94940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0xaaaaade94ac0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade94ac0_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade94ac0_0;
    %load/vec4 v0xaaaaade95260_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaade94e40_0, 0;
    %load/vec4 v0xaaaaade94e40_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade95340_0;
    %add;
    %assign/vec4 v0xaaaaade95340_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0xaaaaade91de0;
T_33 ;
Ewait_12 .event/or E_0xaaaaade920e0, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0xaaaaade95260_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade95260_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0xaaaaade94c80_0, 0, 64;
    %load/vec4 v0xaaaaade95580_0;
    %load/vec4 v0xaaaaade95340_0;
    %div;
    %store/vec4 v0xaaaaade95660_0, 0, 64;
    %load/vec4 v0xaaaaade94d60_0;
    %load/vec4 v0xaaaaade95740_0;
    %add;
    %store/vec4 v0xaaaaade92910_0, 0, 64;
    %load/vec4 v0xaaaaade95740_0;
    %load/vec4 v0xaaaaade94d60_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaade92540_0, 0, 64;
    %load/vec4 v0xaaaaade929f0_0;
    %load/vec4 v0xaaaaade92670_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaade92370_0, 0, 64;
    %load/vec4 v0xaaaaade94860_0;
    %load/vec4 v0xaaaaade95340_0;
    %mul;
    %store/vec4 v0xaaaaade92190_0, 0, 64;
    %load/vec4 v0xaaaaade94d60_0;
    %load/vec4 v0xaaaaade95740_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_33.2, 8;
    %load/vec4 v0xaaaaade92190_0;
    %load/vec4 v0xaaaaade92370_0;
    %mul;
    %jmp/1 T_33.3, 8;
T_33.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_33.3, 8;
 ; End of false expr.
    %blend;
T_33.3;
    %store/vec4 v0xaaaaade92750_0, 0, 64;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xaaaaade91de0;
T_34 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade954e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaade94a00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_34.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade95740_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade94d60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade929f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade92670_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade92460_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade92290_0, 0;
    %load/vec4 v0xaaaaade92750_0;
    %assign/vec4 v0xaaaaade92830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade94fe0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xaaaaade95420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0xaaaaade95660_0;
    %assign/vec4 v0xaaaaade95740_0, 0;
    %load/vec4 v0xaaaaade94c80_0;
    %assign/vec4 v0xaaaaade94d60_0, 0;
    %load/vec4 v0xaaaaade92910_0;
    %assign/vec4 v0xaaaaade929f0_0, 0;
    %load/vec4 v0xaaaaade92540_0;
    %assign/vec4 v0xaaaaade92670_0, 0;
    %load/vec4 v0xaaaaade92370_0;
    %assign/vec4 v0xaaaaade92460_0, 0;
    %load/vec4 v0xaaaaade92190_0;
    %assign/vec4 v0xaaaaade92290_0, 0;
    %load/vec4 v0xaaaaade92750_0;
    %assign/vec4 v0xaaaaade92830_0, 0;
    %load/vec4 v0xaaaaade94fe0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_34.4, 5;
    %load/vec4 v0xaaaaade94fe0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade94fe0_0, 0;
T_34.4 ;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xaaaaade91930;
T_35 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade97f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade96ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade97010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade97430_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xaaaaade97010_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_35.2, 5;
    %load/vec4 v0xaaaaade97010_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade97010_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade97010_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade96980_0;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaade97430_0, 0;
    %load/vec4 v0xaaaaade97430_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade96ae0_0;
    %add;
    %assign/vec4 v0xaaaaade96ae0_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xaaaaade91930;
T_36 ;
Ewait_13 .event/or E_0xaaaaade91d80, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0xaaaaade96980_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade96980_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0xaaaaade970f0_0, 0, 64;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade96980_0;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaade98440_0, 0, 64;
    %load/vec4 v0xaaaaade97370_0;
    %load/vec4 v0xaaaaade96ae0_0;
    %div;
    %store/vec4 v0xaaaaade98500_0, 0, 64;
    %load/vec4 v0xaaaaade98440_0;
    %load/vec4 v0xaaaaade98500_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_36.2, 8;
    %load/vec4 v0xaaaaade98440_0;
    %jmp/1 T_36.3, 8;
T_36.2 ; End of true expr.
    %load/vec4 v0xaaaaade98500_0;
    %jmp/0 T_36.3, 8;
 ; End of false expr.
    %blend;
T_36.3;
    %store/vec4 v0xaaaaade98350_0, 0, 64;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0xaaaaade91930;
T_37 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade97f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade971d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade985e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0xaaaaade970f0_0;
    %assign/vec4 v0xaaaaade971d0_0, 0;
    %load/vec4 v0xaaaaade98350_0;
    %assign/vec4 v0xaaaaade985e0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0xaaaaade91930;
T_38 ;
Ewait_14 .event/or E_0xaaaaade91d00, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0xaaaaade971d0_0;
    %load/vec4 v0xaaaaade985e0_0;
    %add;
    %store/vec4 v0xaaaaade95d40_0, 0, 64;
    %load/vec4 v0xaaaaade985e0_0;
    %load/vec4 v0xaaaaade971d0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaade95ba0_0, 0, 64;
    %load/vec4 v0xaaaaade95e20_0;
    %load/vec4 v0xaaaaade95c60_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaade959c0_0, 0, 64;
    %load/vec4 v0xaaaaade96ae0_0;
    %load/vec4 v0xaaaaade95ac0_0;
    %mul;
    %store/vec4 v0xaaaaade97ff0_0, 0, 64;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0xaaaaade91930;
T_39 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade97f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade95e20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade95c60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade95ac0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade97ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade980d0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0xaaaaade96bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0xaaaaade95d40_0;
    %assign/vec4 v0xaaaaade95e20_0, 0;
    %load/vec4 v0xaaaaade95ba0_0;
    %assign/vec4 v0xaaaaade95c60_0, 0;
    %load/vec4 v0xaaaaade959c0_0;
    %assign/vec4 v0xaaaaade95ac0_0, 0;
    %load/vec4 v0xaaaaade97ff0_0;
    %assign/vec4 v0xaaaaade981b0_0, 0;
    %load/vec4 v0xaaaaade980d0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_39.4, 5;
    %load/vec4 v0xaaaaade980d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade980d0_0, 0;
T_39.4 ;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0xaaaaade91930;
T_40 ;
Ewait_15 .event/or E_0xaaaaade91c90, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0xaaaaade97720_0;
    %store/vec4 v0xaaaaade97800_0, 0, 2;
    %load/vec4 v0xaaaaade96ea0_0;
    %store/vec4 v0xaaaaade96f70_0, 0, 1;
    %load/vec4 v0xaaaaade97dc0_0;
    %store/vec4 v0xaaaaade97e90_0, 0, 2;
    %load/vec4 v0xaaaaade96bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0xaaaaade97720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %jmp T_40.6;
T_40.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaade97800_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaade96f70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaade97e90_0, 0, 2;
    %jmp T_40.6;
T_40.3 ;
    %load/vec4 v0xaaaaade97cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaade97800_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaade96f70_0, 0, 1;
T_40.7 ;
    %jmp T_40.6;
T_40.4 ;
    %load/vec4 v0xaaaaade96ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaade96f70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaade97e90_0, 0, 2;
T_40.9 ;
    %jmp T_40.6;
T_40.6 ;
    %pop/vec4 1;
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0xaaaaade91930;
T_41 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade97f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaade96ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaade97720_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaaade97b50_0, 0;
    %assign/vec4 v0xaaaaade979d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaaade97c30_0, 0;
    %assign/vec4 v0xaaaaade97a90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaade97dc0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0xaaaaade96f70_0;
    %assign/vec4 v0xaaaaade96ea0_0, 0;
    %load/vec4 v0xaaaaade97800_0;
    %assign/vec4 v0xaaaaade97720_0, 0;
    %load/vec4 v0xaaaaade97e90_0;
    %assign/vec4 v0xaaaaade97dc0_0, 0;
    %load/vec4 v0xaaaaade97cf0_0;
    %load/vec4 v0xaaaaade96ea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0xaaaaade97720_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_41.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaade97a90_0, 0;
    %load/vec4 v0xaaaaade978e0_0;
    %assign/vec4 v0xaaaaade979d0_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0xaaaaade97720_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_41.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaade97c30_0, 0;
    %load/vec4 v0xaaaaade978e0_0;
    %assign/vec4 v0xaaaaade97b50_0, 0;
T_41.6 ;
T_41.5 ;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xaaaaade98f50;
T_42 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade9c620_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaade9bb40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_42.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade9c480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade9bc00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade9bf80_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0xaaaaade9bc00_0;
    %load/vec4 v0xaaaaade9bce0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaade9ba80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0xaaaaade9bc00_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade9bc00_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade9bc00_0;
    %load/vec4 v0xaaaaade9c3a0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaade9bf80_0, 0;
    %load/vec4 v0xaaaaade9bf80_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade9c480_0;
    %add;
    %assign/vec4 v0xaaaaade9c480_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xaaaaade98f50;
T_43 ;
Ewait_16 .event/or E_0xaaaaade99250, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0xaaaaade9c3a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade9c3a0_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0xaaaaade9bdc0_0, 0, 64;
    %load/vec4 v0xaaaaade9c7d0_0;
    %load/vec4 v0xaaaaade9c480_0;
    %div;
    %store/vec4 v0xaaaaade9c8b0_0, 0, 64;
    %load/vec4 v0xaaaaade9bea0_0;
    %load/vec4 v0xaaaaade9c990_0;
    %add;
    %store/vec4 v0xaaaaade99a50_0, 0, 64;
    %load/vec4 v0xaaaaade9c990_0;
    %load/vec4 v0xaaaaade9bea0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaade99680_0, 0, 64;
    %load/vec4 v0xaaaaade99b30_0;
    %load/vec4 v0xaaaaade997b0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaade994e0_0, 0, 64;
    %load/vec4 v0xaaaaade9b9a0_0;
    %load/vec4 v0xaaaaade9c480_0;
    %mul;
    %store/vec4 v0xaaaaade99300_0, 0, 64;
    %load/vec4 v0xaaaaade9bea0_0;
    %load/vec4 v0xaaaaade9c990_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0xaaaaade99300_0;
    %load/vec4 v0xaaaaade994e0_0;
    %mul;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %store/vec4 v0xaaaaade99890_0, 0, 64;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0xaaaaade98f50;
T_44 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade9c620_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaade9bb40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_44.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade9c990_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade9bea0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade99b30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade997b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade995a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade99400_0, 0;
    %load/vec4 v0xaaaaade99890_0;
    %assign/vec4 v0xaaaaade99970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade9c120_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0xaaaaade9c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0xaaaaade9c8b0_0;
    %assign/vec4 v0xaaaaade9c990_0, 0;
    %load/vec4 v0xaaaaade9bdc0_0;
    %assign/vec4 v0xaaaaade9bea0_0, 0;
    %load/vec4 v0xaaaaade99a50_0;
    %assign/vec4 v0xaaaaade99b30_0, 0;
    %load/vec4 v0xaaaaade99680_0;
    %assign/vec4 v0xaaaaade997b0_0, 0;
    %load/vec4 v0xaaaaade994e0_0;
    %assign/vec4 v0xaaaaade995a0_0, 0;
    %load/vec4 v0xaaaaade99300_0;
    %assign/vec4 v0xaaaaade99400_0, 0;
    %load/vec4 v0xaaaaade99890_0;
    %assign/vec4 v0xaaaaade99970_0, 0;
    %load/vec4 v0xaaaaade9c120_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_44.4, 5;
    %load/vec4 v0xaaaaade9c120_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade9c120_0, 0;
T_44.4 ;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0xaaaaade98aa0;
T_45 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade9f2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade9de40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade9e370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade9e790_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0xaaaaade9e370_0;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_45.2, 5;
    %load/vec4 v0xaaaaade9e370_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade9e370_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade9e370_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade9dce0_0;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaade9e790_0, 0;
    %load/vec4 v0xaaaaade9e790_0;
    %pad/u 64;
    %load/vec4 v0xaaaaade9de40_0;
    %add;
    %assign/vec4 v0xaaaaade9de40_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0xaaaaade98aa0;
T_46 ;
Ewait_17 .event/or E_0xaaaaade98ef0, E_0x0;
    %wait Ewait_17;
    %load/vec4 v0xaaaaade9dce0_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_46.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade9dce0_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0xaaaaade9e450_0, 0, 64;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaade9dce0_0;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaade9f7a0_0, 0, 64;
    %load/vec4 v0xaaaaade9e6d0_0;
    %load/vec4 v0xaaaaade9de40_0;
    %div;
    %store/vec4 v0xaaaaade9f860_0, 0, 64;
    %load/vec4 v0xaaaaade9f7a0_0;
    %load/vec4 v0xaaaaade9f860_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.2, 8;
    %load/vec4 v0xaaaaade9f7a0_0;
    %jmp/1 T_46.3, 8;
T_46.2 ; End of true expr.
    %load/vec4 v0xaaaaade9f860_0;
    %jmp/0 T_46.3, 8;
 ; End of false expr.
    %blend;
T_46.3;
    %store/vec4 v0xaaaaade9f6b0_0, 0, 64;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0xaaaaade98aa0;
T_47 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade9f2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade9e530_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade9f940_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0xaaaaade9e450_0;
    %assign/vec4 v0xaaaaade9e530_0, 0;
    %load/vec4 v0xaaaaade9f6b0_0;
    %assign/vec4 v0xaaaaade9f940_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0xaaaaade98aa0;
T_48 ;
Ewait_18 .event/or E_0xaaaaade98e70, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0xaaaaade9e530_0;
    %load/vec4 v0xaaaaade9f940_0;
    %add;
    %store/vec4 v0xaaaaade9cf90_0, 0, 64;
    %load/vec4 v0xaaaaade9f940_0;
    %load/vec4 v0xaaaaade9e530_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaade9cdf0_0, 0, 64;
    %load/vec4 v0xaaaaade9d070_0;
    %load/vec4 v0xaaaaade9ceb0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaade9cc10_0, 0, 64;
    %load/vec4 v0xaaaaade9de40_0;
    %load/vec4 v0xaaaaade9cd10_0;
    %mul;
    %store/vec4 v0xaaaaade9f350_0, 0, 64;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0xaaaaade98aa0;
T_49 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade9f2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade9d070_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade9ceb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade9cd10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaade9f350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaade9f430_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0xaaaaade9df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0xaaaaade9cf90_0;
    %assign/vec4 v0xaaaaade9d070_0, 0;
    %load/vec4 v0xaaaaade9cdf0_0;
    %assign/vec4 v0xaaaaade9ceb0_0, 0;
    %load/vec4 v0xaaaaade9cc10_0;
    %assign/vec4 v0xaaaaade9cd10_0, 0;
    %load/vec4 v0xaaaaade9f350_0;
    %assign/vec4 v0xaaaaade9f510_0, 0;
    %load/vec4 v0xaaaaade9f430_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_49.4, 5;
    %load/vec4 v0xaaaaade9f430_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaade9f430_0, 0;
T_49.4 ;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0xaaaaade98aa0;
T_50 ;
Ewait_19 .event/or E_0xaaaaade98e00, E_0x0;
    %wait Ewait_19;
    %load/vec4 v0xaaaaade9ea80_0;
    %store/vec4 v0xaaaaade9eb60_0, 0, 2;
    %load/vec4 v0xaaaaade9e200_0;
    %store/vec4 v0xaaaaade9e2d0_0, 0, 1;
    %load/vec4 v0xaaaaade9f120_0;
    %store/vec4 v0xaaaaade9f1f0_0, 0, 2;
    %load/vec4 v0xaaaaade9df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0xaaaaade9ea80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %jmp T_50.6;
T_50.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaade9eb60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaade9e2d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaade9f1f0_0, 0, 2;
    %jmp T_50.6;
T_50.3 ;
    %load/vec4 v0xaaaaade9f050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaade9eb60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaade9e2d0_0, 0, 1;
T_50.7 ;
    %jmp T_50.6;
T_50.4 ;
    %load/vec4 v0xaaaaade9e200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaade9e2d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaade9f1f0_0, 0, 2;
T_50.9 ;
    %jmp T_50.6;
T_50.6 ;
    %pop/vec4 1;
T_50.0 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xaaaaade98aa0;
T_51 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaade9f2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaade9e200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaade9ea80_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaaade9eeb0_0, 0;
    %assign/vec4 v0xaaaaade9ed30_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaaade9ef90_0, 0;
    %assign/vec4 v0xaaaaade9edf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaade9f120_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0xaaaaade9e2d0_0;
    %assign/vec4 v0xaaaaade9e200_0, 0;
    %load/vec4 v0xaaaaade9eb60_0;
    %assign/vec4 v0xaaaaade9ea80_0, 0;
    %load/vec4 v0xaaaaade9f1f0_0;
    %assign/vec4 v0xaaaaade9f120_0, 0;
    %load/vec4 v0xaaaaade9f050_0;
    %load/vec4 v0xaaaaade9e200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0xaaaaade9ea80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_51.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaade9edf0_0, 0;
    %load/vec4 v0xaaaaade9ec40_0;
    %assign/vec4 v0xaaaaade9ed30_0, 0;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0xaaaaade9ea80_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_51.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaade9ef90_0, 0;
    %load/vec4 v0xaaaaade9ec40_0;
    %assign/vec4 v0xaaaaade9eeb0_0, 0;
T_51.6 ;
T_51.5 ;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0xaaaaadea01c0;
T_52 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadea38c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaadea2de0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_52.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea3720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadea2ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadea3220_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0xaaaaadea2ea0_0;
    %load/vec4 v0xaaaaadea2f80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaadea2d20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0xaaaaadea2ea0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadea2ea0_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadea2ea0_0;
    %load/vec4 v0xaaaaadea3640_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaadea3220_0, 0;
    %load/vec4 v0xaaaaadea3220_0;
    %pad/u 64;
    %load/vec4 v0xaaaaadea3720_0;
    %add;
    %assign/vec4 v0xaaaaadea3720_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0xaaaaadea01c0;
T_53 ;
Ewait_20 .event/or E_0xaaaaadea04c0, E_0x0;
    %wait Ewait_20;
    %load/vec4 v0xaaaaadea3640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadea3640_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0xaaaaadea3060_0, 0, 64;
    %load/vec4 v0xaaaaadea3960_0;
    %load/vec4 v0xaaaaadea3720_0;
    %div;
    %store/vec4 v0xaaaaadea3a40_0, 0, 64;
    %load/vec4 v0xaaaaadea3140_0;
    %load/vec4 v0xaaaaadea3b20_0;
    %add;
    %store/vec4 v0xaaaaadea0cf0_0, 0, 64;
    %load/vec4 v0xaaaaadea3b20_0;
    %load/vec4 v0xaaaaadea3140_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaadea0920_0, 0, 64;
    %load/vec4 v0xaaaaadea0dd0_0;
    %load/vec4 v0xaaaaadea0a50_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaadea0750_0, 0, 64;
    %load/vec4 v0xaaaaadea2c40_0;
    %load/vec4 v0xaaaaadea3720_0;
    %mul;
    %store/vec4 v0xaaaaadea0570_0, 0, 64;
    %load/vec4 v0xaaaaadea3140_0;
    %load/vec4 v0xaaaaadea3b20_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_53.2, 8;
    %load/vec4 v0xaaaaadea0570_0;
    %load/vec4 v0xaaaaadea0750_0;
    %mul;
    %jmp/1 T_53.3, 8;
T_53.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_53.3, 8;
 ; End of false expr.
    %blend;
T_53.3;
    %store/vec4 v0xaaaaadea0b30_0, 0, 64;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0xaaaaadea01c0;
T_54 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadea38c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaadea2de0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_54.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea3b20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea3140_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea0dd0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea0a50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea0840_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea0670_0, 0;
    %load/vec4 v0xaaaaadea0b30_0;
    %assign/vec4 v0xaaaaadea0c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadea33c0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0xaaaaadea3800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0xaaaaadea3a40_0;
    %assign/vec4 v0xaaaaadea3b20_0, 0;
    %load/vec4 v0xaaaaadea3060_0;
    %assign/vec4 v0xaaaaadea3140_0, 0;
    %load/vec4 v0xaaaaadea0cf0_0;
    %assign/vec4 v0xaaaaadea0dd0_0, 0;
    %load/vec4 v0xaaaaadea0920_0;
    %assign/vec4 v0xaaaaadea0a50_0, 0;
    %load/vec4 v0xaaaaadea0750_0;
    %assign/vec4 v0xaaaaadea0840_0, 0;
    %load/vec4 v0xaaaaadea0570_0;
    %assign/vec4 v0xaaaaadea0670_0, 0;
    %load/vec4 v0xaaaaadea0b30_0;
    %assign/vec4 v0xaaaaadea0c10_0, 0;
    %load/vec4 v0xaaaaadea33c0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_54.4, 5;
    %load/vec4 v0xaaaaadea33c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadea33c0_0, 0;
T_54.4 ;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0xaaaaade9fd60;
T_55 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadea6330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea4ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadea53f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadea5810_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0xaaaaadea53f0_0;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_55.2, 5;
    %load/vec4 v0xaaaaadea53f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadea53f0_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadea53f0_0;
    %pad/u 64;
    %load/vec4 v0xaaaaadea4d60_0;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaadea5810_0, 0;
    %load/vec4 v0xaaaaadea5810_0;
    %pad/u 64;
    %load/vec4 v0xaaaaadea4ec0_0;
    %add;
    %assign/vec4 v0xaaaaadea4ec0_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0xaaaaade9fd60;
T_56 ;
Ewait_21 .event/or E_0xaaaaadea0160, E_0x0;
    %wait Ewait_21;
    %load/vec4 v0xaaaaadea4d60_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadea4d60_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0xaaaaadea54d0_0, 0, 64;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadea4d60_0;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadea6820_0, 0, 64;
    %load/vec4 v0xaaaaadea5750_0;
    %load/vec4 v0xaaaaadea4ec0_0;
    %div;
    %store/vec4 v0xaaaaadea68e0_0, 0, 64;
    %load/vec4 v0xaaaaadea6820_0;
    %load/vec4 v0xaaaaadea68e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_56.2, 8;
    %load/vec4 v0xaaaaadea6820_0;
    %jmp/1 T_56.3, 8;
T_56.2 ; End of true expr.
    %load/vec4 v0xaaaaadea68e0_0;
    %jmp/0 T_56.3, 8;
 ; End of false expr.
    %blend;
T_56.3;
    %store/vec4 v0xaaaaadea6730_0, 0, 64;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0xaaaaade9fd60;
T_57 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadea6330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea55b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea69c0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0xaaaaadea54d0_0;
    %assign/vec4 v0xaaaaadea55b0_0, 0;
    %load/vec4 v0xaaaaadea6730_0;
    %assign/vec4 v0xaaaaadea69c0_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0xaaaaade9fd60;
T_58 ;
Ewait_22 .event/or E_0xaaaaadea00e0, E_0x0;
    %wait Ewait_22;
    %load/vec4 v0xaaaaadea55b0_0;
    %load/vec4 v0xaaaaadea69c0_0;
    %add;
    %store/vec4 v0xaaaaadea4120_0, 0, 64;
    %load/vec4 v0xaaaaadea69c0_0;
    %load/vec4 v0xaaaaadea55b0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaadea3f80_0, 0, 64;
    %load/vec4 v0xaaaaadea4200_0;
    %load/vec4 v0xaaaaadea4040_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaadea3da0_0, 0, 64;
    %load/vec4 v0xaaaaadea4ec0_0;
    %load/vec4 v0xaaaaadea3ea0_0;
    %mul;
    %store/vec4 v0xaaaaadea63d0_0, 0, 64;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0xaaaaade9fd60;
T_59 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadea6330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea4200_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea4040_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea3ea0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea63d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadea64b0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0xaaaaadea4f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0xaaaaadea4120_0;
    %assign/vec4 v0xaaaaadea4200_0, 0;
    %load/vec4 v0xaaaaadea3f80_0;
    %assign/vec4 v0xaaaaadea4040_0, 0;
    %load/vec4 v0xaaaaadea3da0_0;
    %assign/vec4 v0xaaaaadea3ea0_0, 0;
    %load/vec4 v0xaaaaadea63d0_0;
    %assign/vec4 v0xaaaaadea6590_0, 0;
    %load/vec4 v0xaaaaadea64b0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_59.4, 5;
    %load/vec4 v0xaaaaadea64b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadea64b0_0, 0;
T_59.4 ;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xaaaaade9fd60;
T_60 ;
Ewait_23 .event/or E_0xaaaaadea0070, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0xaaaaadea5b00_0;
    %store/vec4 v0xaaaaadea5be0_0, 0, 2;
    %load/vec4 v0xaaaaadea5280_0;
    %store/vec4 v0xaaaaadea5350_0, 0, 1;
    %load/vec4 v0xaaaaadea61a0_0;
    %store/vec4 v0xaaaaadea6270_0, 0, 2;
    %load/vec4 v0xaaaaadea4f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0xaaaaadea5b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %jmp T_60.6;
T_60.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaadea5be0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaadea5350_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaadea6270_0, 0, 2;
    %jmp T_60.6;
T_60.3 ;
    %load/vec4 v0xaaaaadea60d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaadea5be0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaadea5350_0, 0, 1;
T_60.7 ;
    %jmp T_60.6;
T_60.4 ;
    %load/vec4 v0xaaaaadea5280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaadea5350_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaadea6270_0, 0, 2;
T_60.9 ;
    %jmp T_60.6;
T_60.6 ;
    %pop/vec4 1;
T_60.0 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0xaaaaade9fd60;
T_61 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadea6330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaadea5280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaadea5b00_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaaadea5f30_0, 0;
    %assign/vec4 v0xaaaaadea5db0_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaaadea6010_0, 0;
    %assign/vec4 v0xaaaaadea5e70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaadea61a0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0xaaaaadea5350_0;
    %assign/vec4 v0xaaaaadea5280_0, 0;
    %load/vec4 v0xaaaaadea5be0_0;
    %assign/vec4 v0xaaaaadea5b00_0, 0;
    %load/vec4 v0xaaaaadea6270_0;
    %assign/vec4 v0xaaaaadea61a0_0, 0;
    %load/vec4 v0xaaaaadea60d0_0;
    %load/vec4 v0xaaaaadea5280_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0xaaaaadea5b00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_61.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaadea5e70_0, 0;
    %load/vec4 v0xaaaaadea5cc0_0;
    %assign/vec4 v0xaaaaadea5db0_0, 0;
    %jmp T_61.5;
T_61.4 ;
    %load/vec4 v0xaaaaadea5b00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_61.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaadea6010_0, 0;
    %load/vec4 v0xaaaaadea5cc0_0;
    %assign/vec4 v0xaaaaadea5f30_0, 0;
T_61.6 ;
T_61.5 ;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0xaaaaadea72e0;
T_62 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadeaa9e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaadea9f00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_62.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeaa840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadea9fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadeaa340_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0xaaaaadea9fc0_0;
    %load/vec4 v0xaaaaadeaa0a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaadea9e40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0xaaaaadea9fc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadea9fc0_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadea9fc0_0;
    %load/vec4 v0xaaaaadeaa760_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaadeaa340_0, 0;
    %load/vec4 v0xaaaaadeaa340_0;
    %pad/u 64;
    %load/vec4 v0xaaaaadeaa840_0;
    %add;
    %assign/vec4 v0xaaaaadeaa840_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0xaaaaadea72e0;
T_63 ;
Ewait_24 .event/or E_0xaaaaadea75e0, E_0x0;
    %wait Ewait_24;
    %load/vec4 v0xaaaaadeaa760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadeaa760_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0xaaaaadeaa180_0, 0, 64;
    %load/vec4 v0xaaaaadeaaa80_0;
    %load/vec4 v0xaaaaadeaa840_0;
    %div;
    %store/vec4 v0xaaaaadeaab60_0, 0, 64;
    %load/vec4 v0xaaaaadeaa260_0;
    %load/vec4 v0xaaaaadeaac40_0;
    %add;
    %store/vec4 v0xaaaaadea7e10_0, 0, 64;
    %load/vec4 v0xaaaaadeaac40_0;
    %load/vec4 v0xaaaaadeaa260_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaadea7a40_0, 0, 64;
    %load/vec4 v0xaaaaadea7ef0_0;
    %load/vec4 v0xaaaaadea7b70_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaadea7870_0, 0, 64;
    %load/vec4 v0xaaaaadea9d60_0;
    %load/vec4 v0xaaaaadeaa840_0;
    %mul;
    %store/vec4 v0xaaaaadea7690_0, 0, 64;
    %load/vec4 v0xaaaaadeaa260_0;
    %load/vec4 v0xaaaaadeaac40_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_63.2, 8;
    %load/vec4 v0xaaaaadea7690_0;
    %load/vec4 v0xaaaaadea7870_0;
    %mul;
    %jmp/1 T_63.3, 8;
T_63.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_63.3, 8;
 ; End of false expr.
    %blend;
T_63.3;
    %store/vec4 v0xaaaaadea7c50_0, 0, 64;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0xaaaaadea72e0;
T_64 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadeaa9e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaadea9f00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_64.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeaac40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeaa260_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea7ef0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea7b70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea7960_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadea7790_0, 0;
    %load/vec4 v0xaaaaadea7c50_0;
    %assign/vec4 v0xaaaaadea7d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadeaa4e0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0xaaaaadeaa920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0xaaaaadeaab60_0;
    %assign/vec4 v0xaaaaadeaac40_0, 0;
    %load/vec4 v0xaaaaadeaa180_0;
    %assign/vec4 v0xaaaaadeaa260_0, 0;
    %load/vec4 v0xaaaaadea7e10_0;
    %assign/vec4 v0xaaaaadea7ef0_0, 0;
    %load/vec4 v0xaaaaadea7a40_0;
    %assign/vec4 v0xaaaaadea7b70_0, 0;
    %load/vec4 v0xaaaaadea7870_0;
    %assign/vec4 v0xaaaaadea7960_0, 0;
    %load/vec4 v0xaaaaadea7690_0;
    %assign/vec4 v0xaaaaadea7790_0, 0;
    %load/vec4 v0xaaaaadea7c50_0;
    %assign/vec4 v0xaaaaadea7d30_0, 0;
    %load/vec4 v0xaaaaadeaa4e0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_64.4, 5;
    %load/vec4 v0xaaaaadeaa4e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadeaa4e0_0, 0;
T_64.4 ;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0xaaaaadea6e30;
T_65 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadead450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeabfe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadeac510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadeac930_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0xaaaaadeac510_0;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_65.2, 5;
    %load/vec4 v0xaaaaadeac510_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadeac510_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadeac510_0;
    %pad/u 64;
    %load/vec4 v0xaaaaadeabe80_0;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaadeac930_0, 0;
    %load/vec4 v0xaaaaadeac930_0;
    %pad/u 64;
    %load/vec4 v0xaaaaadeabfe0_0;
    %add;
    %assign/vec4 v0xaaaaadeabfe0_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0xaaaaadea6e30;
T_66 ;
Ewait_25 .event/or E_0xaaaaadea7280, E_0x0;
    %wait Ewait_25;
    %load/vec4 v0xaaaaadeabe80_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadeabe80_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v0xaaaaadeac5f0_0, 0, 64;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadeabe80_0;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadead940_0, 0, 64;
    %load/vec4 v0xaaaaadeac870_0;
    %load/vec4 v0xaaaaadeabfe0_0;
    %div;
    %store/vec4 v0xaaaaadeada00_0, 0, 64;
    %load/vec4 v0xaaaaadead940_0;
    %load/vec4 v0xaaaaadeada00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_66.2, 8;
    %load/vec4 v0xaaaaadead940_0;
    %jmp/1 T_66.3, 8;
T_66.2 ; End of true expr.
    %load/vec4 v0xaaaaadeada00_0;
    %jmp/0 T_66.3, 8;
 ; End of false expr.
    %blend;
T_66.3;
    %store/vec4 v0xaaaaadead850_0, 0, 64;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0xaaaaadea6e30;
T_67 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadead450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeac6d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeadae0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0xaaaaadeac5f0_0;
    %assign/vec4 v0xaaaaadeac6d0_0, 0;
    %load/vec4 v0xaaaaadead850_0;
    %assign/vec4 v0xaaaaadeadae0_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0xaaaaadea6e30;
T_68 ;
Ewait_26 .event/or E_0xaaaaadea7200, E_0x0;
    %wait Ewait_26;
    %load/vec4 v0xaaaaadeac6d0_0;
    %load/vec4 v0xaaaaadeadae0_0;
    %add;
    %store/vec4 v0xaaaaadeab240_0, 0, 64;
    %load/vec4 v0xaaaaadeadae0_0;
    %load/vec4 v0xaaaaadeac6d0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaadeab0a0_0, 0, 64;
    %load/vec4 v0xaaaaadeab320_0;
    %load/vec4 v0xaaaaadeab160_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaadeaaec0_0, 0, 64;
    %load/vec4 v0xaaaaadeabfe0_0;
    %load/vec4 v0xaaaaadeaafc0_0;
    %mul;
    %store/vec4 v0xaaaaadead4f0_0, 0, 64;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0xaaaaadea6e30;
T_69 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadead450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeab320_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeab160_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeaafc0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadead4f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadead5d0_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0xaaaaadeac0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0xaaaaadeab240_0;
    %assign/vec4 v0xaaaaadeab320_0, 0;
    %load/vec4 v0xaaaaadeab0a0_0;
    %assign/vec4 v0xaaaaadeab160_0, 0;
    %load/vec4 v0xaaaaadeaaec0_0;
    %assign/vec4 v0xaaaaadeaafc0_0, 0;
    %load/vec4 v0xaaaaadead4f0_0;
    %assign/vec4 v0xaaaaadead6b0_0, 0;
    %load/vec4 v0xaaaaadead5d0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_69.4, 5;
    %load/vec4 v0xaaaaadead5d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadead5d0_0, 0;
T_69.4 ;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0xaaaaadea6e30;
T_70 ;
Ewait_27 .event/or E_0xaaaaadea7190, E_0x0;
    %wait Ewait_27;
    %load/vec4 v0xaaaaadeacc20_0;
    %store/vec4 v0xaaaaadeacd00_0, 0, 2;
    %load/vec4 v0xaaaaadeac3a0_0;
    %store/vec4 v0xaaaaadeac470_0, 0, 1;
    %load/vec4 v0xaaaaadead2c0_0;
    %store/vec4 v0xaaaaadead390_0, 0, 2;
    %load/vec4 v0xaaaaadeac0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0xaaaaadeacc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %jmp T_70.6;
T_70.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaadeacd00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaadeac470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaadead390_0, 0, 2;
    %jmp T_70.6;
T_70.3 ;
    %load/vec4 v0xaaaaadead1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaadeacd00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaadeac470_0, 0, 1;
T_70.7 ;
    %jmp T_70.6;
T_70.4 ;
    %load/vec4 v0xaaaaadeac3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaadeac470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaadead390_0, 0, 2;
T_70.9 ;
    %jmp T_70.6;
T_70.6 ;
    %pop/vec4 1;
T_70.0 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0xaaaaadea6e30;
T_71 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadead450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaadeac3a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaadeacc20_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaaadead050_0, 0;
    %assign/vec4 v0xaaaaadeaced0_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaaadead130_0, 0;
    %assign/vec4 v0xaaaaadeacf90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaadead2c0_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0xaaaaadeac470_0;
    %assign/vec4 v0xaaaaadeac3a0_0, 0;
    %load/vec4 v0xaaaaadeacd00_0;
    %assign/vec4 v0xaaaaadeacc20_0, 0;
    %load/vec4 v0xaaaaadead390_0;
    %assign/vec4 v0xaaaaadead2c0_0, 0;
    %load/vec4 v0xaaaaadead1f0_0;
    %load/vec4 v0xaaaaadeac3a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0xaaaaadeacc20_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_71.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaadeacf90_0, 0;
    %load/vec4 v0xaaaaadeacde0_0;
    %assign/vec4 v0xaaaaadeaced0_0, 0;
    %jmp T_71.5;
T_71.4 ;
    %load/vec4 v0xaaaaadeacc20_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_71.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaadead130_0, 0;
    %load/vec4 v0xaaaaadeacde0_0;
    %assign/vec4 v0xaaaaadead050_0, 0;
T_71.6 ;
T_71.5 ;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0xaaaaadeae400;
T_72 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadeb1b00_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaadeb1020_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_72.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb1960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadeb10e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadeb1460_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0xaaaaadeb10e0_0;
    %load/vec4 v0xaaaaadeb11c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaadeb0f60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0xaaaaadeb10e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadeb10e0_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadeb10e0_0;
    %load/vec4 v0xaaaaadeb1880_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaadeb1460_0, 0;
    %load/vec4 v0xaaaaadeb1460_0;
    %pad/u 64;
    %load/vec4 v0xaaaaadeb1960_0;
    %add;
    %assign/vec4 v0xaaaaadeb1960_0, 0;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0xaaaaadeae400;
T_73 ;
Ewait_28 .event/or E_0xaaaaadeae700, E_0x0;
    %wait Ewait_28;
    %load/vec4 v0xaaaaadeb1880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadeb1880_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0xaaaaadeb12a0_0, 0, 64;
    %load/vec4 v0xaaaaadeb1ba0_0;
    %load/vec4 v0xaaaaadeb1960_0;
    %div;
    %store/vec4 v0xaaaaadeb1c80_0, 0, 64;
    %load/vec4 v0xaaaaadeb1380_0;
    %load/vec4 v0xaaaaadeb1d60_0;
    %add;
    %store/vec4 v0xaaaaadeaef30_0, 0, 64;
    %load/vec4 v0xaaaaadeb1d60_0;
    %load/vec4 v0xaaaaadeb1380_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaadeaeb60_0, 0, 64;
    %load/vec4 v0xaaaaadeaf010_0;
    %load/vec4 v0xaaaaadeaec90_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaadeae990_0, 0, 64;
    %load/vec4 v0xaaaaadeb0e80_0;
    %load/vec4 v0xaaaaadeb1960_0;
    %mul;
    %store/vec4 v0xaaaaadeae7b0_0, 0, 64;
    %load/vec4 v0xaaaaadeb1380_0;
    %load/vec4 v0xaaaaadeb1d60_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0xaaaaadeae7b0_0;
    %load/vec4 v0xaaaaadeae990_0;
    %mul;
    %jmp/1 T_73.3, 8;
T_73.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_73.3, 8;
 ; End of false expr.
    %blend;
T_73.3;
    %store/vec4 v0xaaaaadeaed70_0, 0, 64;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0xaaaaadeae400;
T_74 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadeb1b00_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaadeb1020_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_74.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb1d60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb1380_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeaf010_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeaec90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeaea80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeae8b0_0, 0;
    %load/vec4 v0xaaaaadeaed70_0;
    %assign/vec4 v0xaaaaadeaee50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadeb1600_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0xaaaaadeb1a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0xaaaaadeb1c80_0;
    %assign/vec4 v0xaaaaadeb1d60_0, 0;
    %load/vec4 v0xaaaaadeb12a0_0;
    %assign/vec4 v0xaaaaadeb1380_0, 0;
    %load/vec4 v0xaaaaadeaef30_0;
    %assign/vec4 v0xaaaaadeaf010_0, 0;
    %load/vec4 v0xaaaaadeaeb60_0;
    %assign/vec4 v0xaaaaadeaec90_0, 0;
    %load/vec4 v0xaaaaadeae990_0;
    %assign/vec4 v0xaaaaadeaea80_0, 0;
    %load/vec4 v0xaaaaadeae7b0_0;
    %assign/vec4 v0xaaaaadeae8b0_0, 0;
    %load/vec4 v0xaaaaadeaed70_0;
    %assign/vec4 v0xaaaaadeaee50_0, 0;
    %load/vec4 v0xaaaaadeb1600_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_74.4, 5;
    %load/vec4 v0xaaaaadeb1600_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadeb1600_0, 0;
T_74.4 ;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0xaaaaadeadf50;
T_75 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadeb4570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb3100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadeb3630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadeb3a50_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0xaaaaadeb3630_0;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_75.2, 5;
    %load/vec4 v0xaaaaadeb3630_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadeb3630_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadeb3630_0;
    %pad/u 64;
    %load/vec4 v0xaaaaadeb2fa0_0;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaadeb3a50_0, 0;
    %load/vec4 v0xaaaaadeb3a50_0;
    %pad/u 64;
    %load/vec4 v0xaaaaadeb3100_0;
    %add;
    %assign/vec4 v0xaaaaadeb3100_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0xaaaaadeadf50;
T_76 ;
Ewait_29 .event/or E_0xaaaaadeae3a0, E_0x0;
    %wait Ewait_29;
    %load/vec4 v0xaaaaadeb2fa0_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_76.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadeb2fa0_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0xaaaaadeb3710_0, 0, 64;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadeb2fa0_0;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadeb4a60_0, 0, 64;
    %load/vec4 v0xaaaaadeb3990_0;
    %load/vec4 v0xaaaaadeb3100_0;
    %div;
    %store/vec4 v0xaaaaadeb4b20_0, 0, 64;
    %load/vec4 v0xaaaaadeb4a60_0;
    %load/vec4 v0xaaaaadeb4b20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_76.2, 8;
    %load/vec4 v0xaaaaadeb4a60_0;
    %jmp/1 T_76.3, 8;
T_76.2 ; End of true expr.
    %load/vec4 v0xaaaaadeb4b20_0;
    %jmp/0 T_76.3, 8;
 ; End of false expr.
    %blend;
T_76.3;
    %store/vec4 v0xaaaaadeb4970_0, 0, 64;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0xaaaaadeadf50;
T_77 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadeb4570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb37f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb4c00_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0xaaaaadeb3710_0;
    %assign/vec4 v0xaaaaadeb37f0_0, 0;
    %load/vec4 v0xaaaaadeb4970_0;
    %assign/vec4 v0xaaaaadeb4c00_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0xaaaaadeadf50;
T_78 ;
Ewait_30 .event/or E_0xaaaaadeae320, E_0x0;
    %wait Ewait_30;
    %load/vec4 v0xaaaaadeb37f0_0;
    %load/vec4 v0xaaaaadeb4c00_0;
    %add;
    %store/vec4 v0xaaaaadeb2360_0, 0, 64;
    %load/vec4 v0xaaaaadeb4c00_0;
    %load/vec4 v0xaaaaadeb37f0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaadeb21c0_0, 0, 64;
    %load/vec4 v0xaaaaadeb2440_0;
    %load/vec4 v0xaaaaadeb2280_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaadeb1fe0_0, 0, 64;
    %load/vec4 v0xaaaaadeb3100_0;
    %load/vec4 v0xaaaaadeb20e0_0;
    %mul;
    %store/vec4 v0xaaaaadeb4610_0, 0, 64;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0xaaaaadeadf50;
T_79 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadeb4570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb2440_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb2280_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb20e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb4610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadeb46f0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0xaaaaadeb31d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0xaaaaadeb2360_0;
    %assign/vec4 v0xaaaaadeb2440_0, 0;
    %load/vec4 v0xaaaaadeb21c0_0;
    %assign/vec4 v0xaaaaadeb2280_0, 0;
    %load/vec4 v0xaaaaadeb1fe0_0;
    %assign/vec4 v0xaaaaadeb20e0_0, 0;
    %load/vec4 v0xaaaaadeb4610_0;
    %assign/vec4 v0xaaaaadeb47d0_0, 0;
    %load/vec4 v0xaaaaadeb46f0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_79.4, 5;
    %load/vec4 v0xaaaaadeb46f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadeb46f0_0, 0;
T_79.4 ;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0xaaaaadeadf50;
T_80 ;
Ewait_31 .event/or E_0xaaaaadeae2b0, E_0x0;
    %wait Ewait_31;
    %load/vec4 v0xaaaaadeb3d40_0;
    %store/vec4 v0xaaaaadeb3e20_0, 0, 2;
    %load/vec4 v0xaaaaadeb34c0_0;
    %store/vec4 v0xaaaaadeb3590_0, 0, 1;
    %load/vec4 v0xaaaaadeb43e0_0;
    %store/vec4 v0xaaaaadeb44b0_0, 0, 2;
    %load/vec4 v0xaaaaadeb31d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0xaaaaadeb3d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_80.4, 6;
    %jmp T_80.6;
T_80.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaadeb3e20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaadeb3590_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaadeb44b0_0, 0, 2;
    %jmp T_80.6;
T_80.3 ;
    %load/vec4 v0xaaaaadeb4310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaadeb3e20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaadeb3590_0, 0, 1;
T_80.7 ;
    %jmp T_80.6;
T_80.4 ;
    %load/vec4 v0xaaaaadeb34c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaadeb3590_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaadeb44b0_0, 0, 2;
T_80.9 ;
    %jmp T_80.6;
T_80.6 ;
    %pop/vec4 1;
T_80.0 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0xaaaaadeadf50;
T_81 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadeb4570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaadeb34c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaadeb3d40_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaaadeb4170_0, 0;
    %assign/vec4 v0xaaaaadeb3ff0_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaaadeb4250_0, 0;
    %assign/vec4 v0xaaaaadeb40b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaadeb43e0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0xaaaaadeb3590_0;
    %assign/vec4 v0xaaaaadeb34c0_0, 0;
    %load/vec4 v0xaaaaadeb3e20_0;
    %assign/vec4 v0xaaaaadeb3d40_0, 0;
    %load/vec4 v0xaaaaadeb44b0_0;
    %assign/vec4 v0xaaaaadeb43e0_0, 0;
    %load/vec4 v0xaaaaadeb4310_0;
    %load/vec4 v0xaaaaadeb34c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0xaaaaadeb3d40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_81.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaadeb40b0_0, 0;
    %load/vec4 v0xaaaaadeb3f00_0;
    %assign/vec4 v0xaaaaadeb3ff0_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v0xaaaaadeb3d40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_81.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaadeb4250_0, 0;
    %load/vec4 v0xaaaaadeb3f00_0;
    %assign/vec4 v0xaaaaadeb4170_0, 0;
T_81.6 ;
T_81.5 ;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0xaaaaadeb54d0;
T_82 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadeb8e70_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaadeb8390_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_82.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb8cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadeb8450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadeb87d0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0xaaaaadeb8450_0;
    %load/vec4 v0xaaaaadeb8530_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaadeb82d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0xaaaaadeb8450_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadeb8450_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadeb8450_0;
    %load/vec4 v0xaaaaadeb8bf0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaadeb87d0_0, 0;
    %load/vec4 v0xaaaaadeb87d0_0;
    %pad/u 64;
    %load/vec4 v0xaaaaadeb8cd0_0;
    %add;
    %assign/vec4 v0xaaaaadeb8cd0_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0xaaaaadeb54d0;
T_83 ;
Ewait_32 .event/or E_0xaaaaadeb57d0, E_0x0;
    %wait Ewait_32;
    %load/vec4 v0xaaaaadeb8bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_83.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_83.1, 8;
T_83.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadeb8bf0_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_83.1, 8;
 ; End of false expr.
    %blend;
T_83.1;
    %store/vec4 v0xaaaaadeb8610_0, 0, 64;
    %load/vec4 v0xaaaaadeb9120_0;
    %load/vec4 v0xaaaaadeb8cd0_0;
    %div;
    %store/vec4 v0xaaaaadeb9200_0, 0, 64;
    %load/vec4 v0xaaaaadeb86f0_0;
    %load/vec4 v0xaaaaadeb92e0_0;
    %add;
    %store/vec4 v0xaaaaadeb6000_0, 0, 64;
    %load/vec4 v0xaaaaadeb92e0_0;
    %load/vec4 v0xaaaaadeb86f0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaadeb5c30_0, 0, 64;
    %load/vec4 v0xaaaaadeb6170_0;
    %load/vec4 v0xaaaaadeb5d60_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaadeb5a60_0, 0, 64;
    %load/vec4 v0xaaaaadeb81f0_0;
    %load/vec4 v0xaaaaadeb8cd0_0;
    %mul;
    %store/vec4 v0xaaaaadeb5880_0, 0, 64;
    %load/vec4 v0xaaaaadeb86f0_0;
    %load/vec4 v0xaaaaadeb92e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_83.2, 8;
    %load/vec4 v0xaaaaadeb5880_0;
    %load/vec4 v0xaaaaadeb5a60_0;
    %mul;
    %jmp/1 T_83.3, 8;
T_83.2 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_83.3, 8;
 ; End of false expr.
    %blend;
T_83.3;
    %store/vec4 v0xaaaaadeb5e40_0, 0, 64;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0xaaaaadeb54d0;
T_84 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadeb8e70_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaaadeb8390_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_84.0, 9;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb92e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb86f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb6170_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb5d60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb5b50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb5980_0, 0;
    %load/vec4 v0xaaaaadeb5e40_0;
    %assign/vec4 v0xaaaaadeb5f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadeb8970_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0xaaaaadeb8db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0xaaaaadeb9200_0;
    %assign/vec4 v0xaaaaadeb92e0_0, 0;
    %load/vec4 v0xaaaaadeb8610_0;
    %assign/vec4 v0xaaaaadeb86f0_0, 0;
    %load/vec4 v0xaaaaadeb6000_0;
    %assign/vec4 v0xaaaaadeb6170_0, 0;
    %load/vec4 v0xaaaaadeb5c30_0;
    %assign/vec4 v0xaaaaadeb5d60_0, 0;
    %load/vec4 v0xaaaaadeb5a60_0;
    %assign/vec4 v0xaaaaadeb5b50_0, 0;
    %load/vec4 v0xaaaaadeb5880_0;
    %assign/vec4 v0xaaaaadeb5980_0, 0;
    %load/vec4 v0xaaaaadeb5e40_0;
    %assign/vec4 v0xaaaaadeb5f20_0, 0;
    %load/vec4 v0xaaaaadeb8970_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_84.4, 5;
    %load/vec4 v0xaaaaadeb8970_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadeb8970_0, 0;
T_84.4 ;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0xaaaaadeb5020;
T_85 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadebbaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeba680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadebabb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadebafd0_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0xaaaaadebabb0_0;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_85.2, 5;
    %load/vec4 v0xaaaaadebabb0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadebabb0_0, 0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadebabb0_0;
    %pad/u 64;
    %load/vec4 v0xaaaaadeba520_0;
    %mul;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaaaadebafd0_0, 0;
    %load/vec4 v0xaaaaadebafd0_0;
    %pad/u 64;
    %load/vec4 v0xaaaaadeba680_0;
    %add;
    %assign/vec4 v0xaaaaadeba680_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0xaaaaadeb5020;
T_86 ;
Ewait_33 .event/or E_0xaaaaadeb5470, E_0x0;
    %wait Ewait_33;
    %load/vec4 v0xaaaaadeba520_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadeba520_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v0xaaaaadebac90_0, 0, 64;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadeba520_0;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %subi 1, 0, 64;
    %store/vec4 v0xaaaaadebbfe0_0, 0, 64;
    %load/vec4 v0xaaaaadebaf10_0;
    %load/vec4 v0xaaaaadeba680_0;
    %div;
    %store/vec4 v0xaaaaadebc0a0_0, 0, 64;
    %load/vec4 v0xaaaaadebbfe0_0;
    %load/vec4 v0xaaaaadebc0a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_86.2, 8;
    %load/vec4 v0xaaaaadebbfe0_0;
    %jmp/1 T_86.3, 8;
T_86.2 ; End of true expr.
    %load/vec4 v0xaaaaadebc0a0_0;
    %jmp/0 T_86.3, 8;
 ; End of false expr.
    %blend;
T_86.3;
    %store/vec4 v0xaaaaadebbef0_0, 0, 64;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0xaaaaadeb5020;
T_87 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadebbaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadebad70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadebc180_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0xaaaaadebac90_0;
    %assign/vec4 v0xaaaaadebad70_0, 0;
    %load/vec4 v0xaaaaadebbef0_0;
    %assign/vec4 v0xaaaaadebc180_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0xaaaaadeb5020;
T_88 ;
Ewait_34 .event/or E_0xaaaaadeb53f0, E_0x0;
    %wait Ewait_34;
    %load/vec4 v0xaaaaadebad70_0;
    %load/vec4 v0xaaaaadebc180_0;
    %add;
    %store/vec4 v0xaaaaadeb98e0_0, 0, 64;
    %load/vec4 v0xaaaaadebc180_0;
    %load/vec4 v0xaaaaadebad70_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaaaadeb9740_0, 0, 64;
    %load/vec4 v0xaaaaadeb99c0_0;
    %load/vec4 v0xaaaaadeb9800_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaadeb9560_0, 0, 64;
    %load/vec4 v0xaaaaadeba680_0;
    %load/vec4 v0xaaaaadeb9660_0;
    %mul;
    %store/vec4 v0xaaaaadebbb90_0, 0, 64;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0xaaaaadeb5020;
T_89 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadebbaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb99c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb9800_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadeb9660_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadebbb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadebbc70_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0xaaaaadeba750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0xaaaaadeb98e0_0;
    %assign/vec4 v0xaaaaadeb99c0_0, 0;
    %load/vec4 v0xaaaaadeb9740_0;
    %assign/vec4 v0xaaaaadeb9800_0, 0;
    %load/vec4 v0xaaaaadeb9560_0;
    %assign/vec4 v0xaaaaadeb9660_0, 0;
    %load/vec4 v0xaaaaadebbb90_0;
    %assign/vec4 v0xaaaaadebbd50_0, 0;
    %load/vec4 v0xaaaaadebbc70_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_89.4, 5;
    %load/vec4 v0xaaaaadebbc70_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadebbc70_0, 0;
T_89.4 ;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0xaaaaadeb5020;
T_90 ;
Ewait_35 .event/or E_0xaaaaadeb5380, E_0x0;
    %wait Ewait_35;
    %load/vec4 v0xaaaaadebb2c0_0;
    %store/vec4 v0xaaaaadebb3a0_0, 0, 2;
    %load/vec4 v0xaaaaadebaa40_0;
    %store/vec4 v0xaaaaadebab10_0, 0, 1;
    %load/vec4 v0xaaaaadebb960_0;
    %store/vec4 v0xaaaaadebba30_0, 0, 2;
    %load/vec4 v0xaaaaadeba750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0xaaaaadebb2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_90.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_90.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_90.4, 6;
    %jmp T_90.6;
T_90.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaadebb3a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaadebab10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaadebba30_0, 0, 2;
    %jmp T_90.6;
T_90.3 ;
    %load/vec4 v0xaaaaadebb890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaadebb3a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaadebab10_0, 0, 1;
T_90.7 ;
    %jmp T_90.6;
T_90.4 ;
    %load/vec4 v0xaaaaadebaa40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaadebab10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaadebba30_0, 0, 2;
T_90.9 ;
    %jmp T_90.6;
T_90.6 ;
    %pop/vec4 1;
T_90.0 ;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0xaaaaadeb5020;
T_91 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadebbaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaadebaa40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaadebb2c0_0, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 64;
    %assign/vec4 v0xaaaaadebb6f0_0, 0;
    %assign/vec4 v0xaaaaadebb570_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xaaaaadebb7d0_0, 0;
    %assign/vec4 v0xaaaaadebb630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaadebb960_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0xaaaaadebab10_0;
    %assign/vec4 v0xaaaaadebaa40_0, 0;
    %load/vec4 v0xaaaaadebb3a0_0;
    %assign/vec4 v0xaaaaadebb2c0_0, 0;
    %load/vec4 v0xaaaaadebba30_0;
    %assign/vec4 v0xaaaaadebb960_0, 0;
    %load/vec4 v0xaaaaadebb890_0;
    %load/vec4 v0xaaaaadebaa40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0xaaaaadebb2c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_91.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaadebb630_0, 0;
    %load/vec4 v0xaaaaadebb480_0;
    %assign/vec4 v0xaaaaadebb570_0, 0;
    %jmp T_91.5;
T_91.4 ;
    %load/vec4 v0xaaaaadebb2c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_91.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaadebb7d0_0, 0;
    %load/vec4 v0xaaaaadebb480_0;
    %assign/vec4 v0xaaaaadebb6f0_0, 0;
T_91.6 ;
T_91.5 ;
T_91.2 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0xaaaaadebc360;
T_92 ;
Ewait_36 .event/or E_0xaaaaadebc510, E_0x0;
    %wait Ewait_36;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaaadebc890_0, 0, 4;
    %fork t_1, S_0xaaaaadebc590;
    %jmp t_0;
    .scope S_0xaaaaadebc590;
t_1 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xaaaaadebc790_0, 0, 32;
T_92.0 ;
    %load/vec4 v0xaaaaadebc790_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.1, 5;
    %load/vec4 v0xaaaaadebc970_0;
    %alloc S_0xaaaaade46a70;
    %load/vec4 v0xaaaaadebc790_0;
    %store/vec4 v0xaaaaadd94980_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaade46a70;
    %free S_0xaaaaade46a70;
    %cmp/u;
    %jmp/0xz  T_92.2, 5;
    %load/vec4 v0xaaaaadebc790_0;
    %pad/s 4;
    %store/vec4 v0xaaaaadebc890_0, 0, 4;
T_92.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0xaaaaadebc790_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0xaaaaadebc790_0, 0, 32;
    %jmp T_92.0;
T_92.1 ;
    %end;
    .scope S_0xaaaaadebc360;
t_0 %join;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0xaaaaadebca90;
T_93 ;
Ewait_37 .event/or E_0xaaaaadebccb0, E_0x0;
    %wait Ewait_37;
    %load/vec4 v0xaaaaadebcd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_93.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_93.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_93.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_93.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_93.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_93.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_93.10, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaaadebce30_0, 0, 64;
    %jmp T_93.12;
T_93.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaaadebce30_0, 0, 64;
    %jmp T_93.12;
T_93.1 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaaadebce30_0, 0, 64;
    %jmp T_93.12;
T_93.2 ;
    %pushi/vec4 495, 0, 64;
    %store/vec4 v0xaaaaadebce30_0, 0, 64;
    %jmp T_93.12;
T_93.3 ;
    %pushi/vec4 5490, 0, 64;
    %store/vec4 v0xaaaaadebce30_0, 0, 64;
    %jmp T_93.12;
T_93.4 ;
    %pushi/vec4 500895, 0, 64;
    %store/vec4 v0xaaaaadebce30_0, 0, 64;
    %jmp T_93.12;
T_93.5 ;
    %pushi/vec4 1000890, 0, 64;
    %store/vec4 v0xaaaaadebce30_0, 0, 64;
    %jmp T_93.12;
T_93.6 ;
    %pushi/vec4 540590850, 0, 64;
    %store/vec4 v0xaaaaadebce30_0, 0, 64;
    %jmp T_93.12;
T_93.7 ;
    %pushi/vec4 590590845, 0, 64;
    %store/vec4 v0xaaaaadebce30_0, 0, 64;
    %jmp T_93.12;
T_93.8 ;
    %pushi/vec4 3867930362, 0, 57;
    %concati/vec4 14, 0, 7;
    %store/vec4 v0xaaaaadebce30_0, 0, 64;
    %jmp T_93.12;
T_93.9 ;
    %pushi/vec4 3867734886, 0, 56;
    %concati/vec4 84, 0, 8;
    %store/vec4 v0xaaaaadebce30_0, 0, 64;
    %jmp T_93.12;
T_93.10 ;
    %pushi/vec4 3787506444, 0, 47;
    %concati/vec4 3342, 0, 17;
    %store/vec4 v0xaaaaadebce30_0, 0, 64;
    %jmp T_93.12;
T_93.12 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0xaaaaade7c550;
T_94 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadebd930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebd9d0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebd9d0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebd9d0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebd9d0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebd9d0, 0, 4;
    %jmp T_94.1;
T_94.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd490, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd490, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebd9d0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd490, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd490, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebd9d0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd490, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd490, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebd9d0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd490, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd490, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebd9d0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd490, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebd9d0, 0, 4;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0xaaaaade7c550;
T_95 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadebd930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebda70, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebda70, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebda70, 0, 4;
    %jmp T_95.1;
T_95.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd9d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd9d0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebda70, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd9d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd9d0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebda70, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebd9d0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebda70, 0, 4;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0xaaaaade7c550;
T_96 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadebd930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebdb10, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebdb10, 0, 4;
    %jmp T_96.1;
T_96.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebda70, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebda70, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebdb10, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebda70, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaadebdb10, 0, 4;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0xaaaaade7c550;
T_97 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadebd930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaadebdbb0_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebdb10, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebdb10, 4;
    %add;
    %assign/vec4 v0xaaaaadebdbb0_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0xaaaaade7c550;
T_98 ;
    %wait E_0xaaaaade71ca0;
    %load/vec4 v0xaaaaadebd930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaadebdc50_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0xaaaaadebd720_0;
    %and/r;
    %load/vec4 v0xaaaaadebdc50_0;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v0xaaaaadebdc50_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaadebdc50_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0xaaaaade57520;
T_99 ;
T_99.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaaadebe330_0;
    %inv;
    %store/vec4 v0xaaaaadebe330_0, 0, 1;
    %jmp T_99.0;
    %end;
    .thread T_99;
    .scope S_0xaaaaade57520;
T_100 ;
    %vpi_call/w 4 37 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaaade57520 {0 0 0};
    %end;
    .thread T_100;
    .scope S_0xaaaaade57520;
T_101 ;
    %vpi_func 4 49 "$fopen" 32, "input2.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaaadebe820_0, 0, 32;
    %load/vec4 v0xaaaaadebe820_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_101.0, 4;
    %vpi_call/w 4 50 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input7.txt" {0 0 0};
T_101.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaadebe330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaadebeb40_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaaadebeda0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaadebe680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaadebe9c0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaaadebea80, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaaadebea80, 4, 0;
    %pushi/vec4 3, 0, 32;
T_101.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_101.3, 5;
    %jmp/1 T_101.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaaadebdf90;
    %jmp T_101.2;
T_101.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaadebeb40_0, 0, 1;
    %wait E_0xaaaaadebdf90;
T_101.4 ;
    %load/vec4 v0xaaaaadebe680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_101.5, 8;
    %vpi_func 4 65 "$fgetc" 32, v0xaaaaadebe820_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaaadebe230_0, 0, 32;
    %load/vec4 v0xaaaaadebe230_0;
    %pushi/vec4 44, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaaadebe230_0;
    %cmpi/e 10, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaaadebe230_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_101.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaadebeb40_0, 0, 1;
    %load/vec4 v0xaaaaadebe230_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0xaaaaadebe680_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebea80, 4;
    %store/vec4 v0xaaaaadebe050_0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaaadebea80, 4;
    %store/vec4 v0xaaaaadebe150_0, 0, 64;
    %fork TD_aoc2_tb.load_bounds, S_0xaaaaadebdde0;
    %join;
    %load/vec4 v0xaaaaadebe590_0;
    %load/vec4 v0xaaaaadebecc0_0;
    %add;
    %cast2;
    %store/vec4 v0xaaaaadebe590_0, 0, 64;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaadebe9c0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaaadebea80, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaaadebea80, 4, 0;
    %jmp T_101.7;
T_101.6 ;
    %load/vec4 v0xaaaaadebe230_0;
    %pushi/vec4 45, 0, 32; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_101.8, 4;
    %load/vec4 v0xaaaaadebe9c0_0;
    %inv;
    %store/vec4 v0xaaaaadebe9c0_0, 0, 1;
    %jmp T_101.9;
T_101.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaadebeb40_0, 0, 1;
    %load/vec4 v0xaaaaadebe9c0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0xaaaaadebea80, 4;
    %muli 10, 0, 64;
    %load/vec4 v0xaaaaadebe230_0;
    %pad/u 64;
    %add;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %sub;
    %cast2;
    %load/vec4 v0xaaaaadebe9c0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0xaaaaadebea80, 4, 0;
T_101.9 ;
T_101.7 ;
    %jmp T_101.4;
T_101.5 ;
    %wait E_0xaaaaadebdf90;
    %vpi_call/w 4 85 "$display", "Id sum is: %0d", v0xaaaaadebe590_0 {0 0 0};
    %load/vec4 v0xaaaaadebe590_0;
    %pushi/vec4 3065384422, 0, 60;
    %concati/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_call/w 4 86 "$display", "Correct: %0b", S<0,vec4,u1> {1 0 0};
    %vpi_call/w 4 87 "$fclose", v0xaaaaadebe820_0 {0 0 0};
    %vpi_call/w 4 88 "$finish" {0 0 0};
    %end;
    .thread T_101;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc2_tb.sv";
    "rtl/src/aoc2.sv";
    "rtl/src/aoc2_groupcount.sv";
    "rtl/src/aoc2_primcalc.sv";
    "rtl/src/aoc2_utils.sv";
