// Seed: 2733563745
module module_0 (
    input wand id_0,
    input wor id_1,
    output wire id_2,
    output supply1 id_3,
    output tri0 id_4,
    output tri0 id_5
);
  logic id_7, id_8;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input tri id_2,
    output wand id_3,
    input supply0 id_4,
    output logic id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri id_8
);
  logic id_10;
  ;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_8,
      id_8,
      id_1
  );
  always @* id_5 <= -1'b0;
endmodule
