#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fbcbf3051e0 .scope module, "top_test" "top_test" 2 4;
 .timescale -9 -12;
P_0x7fbcbf3209d0 .param/l "BIT_WIDTH" 0 2 11, +C4<00000000000000000000000000100000>;
P_0x7fbcbf320a10 .param/l "BYTE_SIZE" 0 2 12, +C4<00000000000000000000000000001000>;
P_0x7fbcbf320a50 .param/l "CYCLE" 0 2 7, +C4<00000000000000000000000000001010>;
P_0x7fbcbf320a90 .param/l "DMEM_LATENCY" 0 2 14, +C4<00000000000000000000000000000001>;
P_0x7fbcbf320ad0 .param/l "DMEM_SIZE" 0 2 18, +C4<00000000011110100001001000000000>;
P_0x7fbcbf320b10 .param/l "DMEM_START" 0 2 16, C4<00001000000000000000000000000000>;
P_0x7fbcbf320b50 .param/l "EXIT_ADDR" 0 2 20, C4<11111111000000000000000000000000>;
P_0x7fbcbf320b90 .param/l "HALF_CYCLE" 0 2 8, +C4<00000000000000000000000000000101>;
P_0x7fbcbf320bd0 .param/l "IMEM_LATENCY" 0 2 13, +C4<00000000000000000000000000000001>;
P_0x7fbcbf320c10 .param/l "IMEM_SIZE" 0 2 17, +C4<00000000011110100001001000000000>;
P_0x7fbcbf320c50 .param/l "IMEM_START" 0 2 15, C4<00000000000000000000000000000000>;
P_0x7fbcbf320c90 .param/l "SKEW" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x7fbcbf320cd0 .param/l "STB" 0 2 9, +C4<00000000000000000000000000001000>;
P_0x7fbcbf320d10 .param/l "STDOUT_ADDR" 0 2 19, C4<11110000000000000000000000000000>;
v0x7fbcbf33c6d0_0 .var "ACKD_n", 0 0;
v0x7fbcbf33c760_0 .var "ACKI_n", 0 0;
v0x7fbcbf33c7f0_0 .var/i "CDLL", 31 0;
v0x7fbcbf33c880_0 .var/i "CDSL", 31 0;
v0x7fbcbf33c910_0 .var/i "CIL", 31 0;
v0x7fbcbf33c9e0_0 .net "DAD", 31 0, v0x7fbcbf330d40_0;  1 drivers
v0x7fbcbf33caf0 .array "DATA_Dmem", 142217728 134217728, 7 0;
v0x7fbcbf33cb80 .array "DATA_Imem", 8000000 0, 7 0;
v0x7fbcbf33cc10_0 .net "DDT", 31 0, L_0x7fbcbf340df0;  1 drivers
v0x7fbcbf33cd20_0 .var "Daddr", 31 0;
v0x7fbcbf33cdb0_0 .var/i "Dmem_data", 31 0;
o0x7fbcbf244648 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbcbf33ce50_0 .net "IACK_n", 0 0, o0x7fbcbf244648;  0 drivers
v0x7fbcbf33cf00_0 .net "IAD", 31 0, v0x7fbcbf332c50_0;  1 drivers
v0x7fbcbf33cf90_0 .var "IDT", 31 0;
v0x7fbcbf33d020_0 .var "Iaddr", 31 0;
v0x7fbcbf33d0b0_0 .var/i "Imem_data", 31 0;
v0x7fbcbf33d150_0 .net "MREQ", 0 0, v0x7fbcbf339be0_0;  1 drivers
v0x7fbcbf33d2e0_0 .var/i "Max_Daddr", 31 0;
v0x7fbcbf33d390_0 .var "OINT_n", 2 0;
v0x7fbcbf33d450_0 .var/i "Reg_data", 31 0;
v0x7fbcbf33d4e0_0 .var "Reg_temp", 31 0;
v0x7fbcbf33d570_0 .net "SIZE", 1 0, v0x7fbcbf33a3a0_0;  1 drivers
RS_0x7fbcbf243ef8 .resolv tri, v0x7fbcbf339b50_0, L_0x7fbcbf33dd60;
v0x7fbcbf33d600_0 .net8 "WRITE", 0 0, RS_0x7fbcbf243ef8;  2 drivers
v0x7fbcbf33d690_0 .var "clk", 0 0;
v0x7fbcbf33d7a0_0 .var/i "i", 31 0;
v0x7fbcbf33d830_0 .var "rst", 0 0;
S_0x7fbcbf320d50 .scope task, "dump_task1" "dump_task1" 2 251, 2 251 0, S_0x7fbcbf3051e0;
 .timescale -9 -12;
TD_top_test.dump_task1 ;
    %vpi_func 2 253 "$fopen" 32, "./Imem_out.dat" {0 0 0};
    %store/vec4 v0x7fbcbf33d0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf33d7a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fbcbf33d7a0_0;
    %cmpi/u 8000000, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fbcbf33d7a0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fbcbf33cb80, 4;
    %load/vec4 v0x7fbcbf33d7a0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fbcbf33cb80, 4;
    %load/vec4 v0x7fbcbf33d7a0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fbcbf33cb80, 4;
    %vpi_call 2 256 "$fwrite", v0x7fbcbf33d0b0_0, "%h :%h %h %h %h\012", v0x7fbcbf33d7a0_0, &A<v0x7fbcbf33cb80, v0x7fbcbf33d7a0_0 >, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v0x7fbcbf33d7a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fbcbf33d7a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 258 "$fclose", v0x7fbcbf33d0b0_0 {0 0 0};
    %vpi_func 2 259 "$fopen" 32, "./Dmem_out.dat" {0 0 0};
    %store/vec4 v0x7fbcbf33cdb0_0, 0, 32;
    %pushi/vec4 134217728, 0, 32;
    %store/vec4 v0x7fbcbf33d7a0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fbcbf33d7a0_0;
    %cmpi/u 142217728, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x7fbcbf33d7a0_0;
    %subi 134217728, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x7fbcbf33caf0, 4;
    %load/vec4 v0x7fbcbf33d7a0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %subi 134217728, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fbcbf33caf0, 4;
    %load/vec4 v0x7fbcbf33d7a0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %subi 134217728, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fbcbf33caf0, 4;
    %load/vec4 v0x7fbcbf33d7a0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %subi 134217728, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fbcbf33caf0, 4;
    %vpi_call 2 262 "$fwrite", v0x7fbcbf33cdb0_0, "%h :%h %h %h %h\012", v0x7fbcbf33d7a0_0, S<3,vec4,u8>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x7fbcbf33d7a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fbcbf33d7a0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 264 "$fclose", v0x7fbcbf33cdb0_0 {0 0 0};
    %vpi_func 2 266 "$fopen" 32, "./Reg_out.dat" {0 0 0};
    %store/vec4 v0x7fbcbf33d450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf33d7a0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fbcbf33d7a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x7fbcbf3363a0_0;
    %load/vec4 v0x7fbcbf33d7a0_0;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 32;
    %store/vec4 v0x7fbcbf33d4e0_0, 0, 32;
    %vpi_call 2 270 "$fwrite", v0x7fbcbf33d450_0, "%d:%h\012", v0x7fbcbf33d7a0_0, v0x7fbcbf33d4e0_0 {0 0 0};
    %load/vec4 v0x7fbcbf33d7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbcbf33d7a0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call 2 272 "$fclose", v0x7fbcbf33d450_0 {0 0 0};
    %end;
S_0x7fbcbf320ec0 .scope task, "fetch_task1" "fetch_task1" 2 131, 2 131 0, S_0x7fbcbf3051e0;
 .timescale -9 -12;
TD_top_test.fetch_task1 ;
    %load/vec4 v0x7fbcbf33c910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbcbf33c910_0, 0, 32;
    %load/vec4 v0x7fbcbf33c910_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %ix/getv 4, v0x7fbcbf33d020_0;
    %load/vec4a v0x7fbcbf33cb80, 4;
    %load/vec4 v0x7fbcbf33d020_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fbcbf33cb80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbcbf33d020_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fbcbf33cb80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbcbf33d020_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fbcbf33cb80, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbcbf33cf90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbcbf33c760_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf33c910_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fbcbf33cf90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbcbf33c760_0, 0, 1;
T_1.7 ;
    %end;
S_0x7fbcbf321030 .scope task, "load_task1" "load_task1" 2 148, 2 148 0, S_0x7fbcbf3051e0;
 .timescale -9 -12;
TD_top_test.load_task1 ;
    %load/vec4 v0x7fbcbf33bad0_0;
    %load/vec4 v0x7fbcbf33bc80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x7fbcbf33d2e0_0;
    %load/vec4 v0x7fbcbf33cd20_0;
    %cmp/u;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0x7fbcbf33cd20_0;
    %store/vec4 v0x7fbcbf33d2e0_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x7fbcbf33c7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbcbf33c7f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf33c880_0, 0, 32;
    %load/vec4 v0x7fbcbf33c7f0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x7fbcbf33d570_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x7fbcbf33cd20_0;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fbcbf33caf0, 4;
    %load/vec4 v0x7fbcbf33cd20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 134217728, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fbcbf33caf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbcbf33cd20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 134217728, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fbcbf33caf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbcbf33cd20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 134217728, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fbcbf33caf0, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v0x7fbcbf33cc10_0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x7fbcbf33d570_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fbcbf33cd20_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %pad/u 33;
    %load/vec4 v0x7fbcbf33cd20_0;
    %parti/s 2, 0, 2;
    %pad/u 33;
    %sub;
    %subi 134217728, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fbcbf33caf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbcbf33cd20_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %pad/u 34;
    %load/vec4 v0x7fbcbf33cd20_0;
    %parti/s 2, 0, 2;
    %pad/u 34;
    %sub;
    %addi 1, 0, 34;
    %subi 134217728, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x7fbcbf33caf0, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v0x7fbcbf33cc10_0;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fbcbf33cd20_0;
    %parti/s 30, 2, 3;
    %concati/vec4 3, 0, 2;
    %pad/u 33;
    %load/vec4 v0x7fbcbf33cd20_0;
    %parti/s 2, 0, 2;
    %pad/u 33;
    %sub;
    %subi 134217728, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fbcbf33caf0, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v0x7fbcbf33cc10_0;
T_2.17 ;
T_2.15 ;
    %vpi_call 2 177 "$display", "write to memory" {0 0 0};
    %vpi_call 2 178 "$display", "---------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbcbf33c6d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf33c7f0_0, 0, 32;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbcbf33c6d0_0, 0, 1;
T_2.13 ;
T_2.8 ;
    %end;
S_0x7fbcbf3211a0 .scope task, "store_task1" "store_task1" 2 191, 2 191 0, S_0x7fbcbf3051e0;
 .timescale -9 -12;
TD_top_test.store_task1 ;
    %load/vec4 v0x7fbcbf33bad0_0;
    %load/vec4 v0x7fbcbf33bc80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v0x7fbcbf33cd20_0;
    %cmpi/e 4278190080, 0, 32;
    %jmp/0xz  T_3.20, 4;
    %vpi_call 2 198 "$display", "\012Exited by program." {0 0 0};
    %fork TD_top_test.dump_task1, S_0x7fbcbf320d50;
    %join;
    %vpi_call 2 200 "$finish" {0 0 0};
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x7fbcbf33cd20_0;
    %cmpi/ne 4026531840, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %load/vec4 v0x7fbcbf33d2e0_0;
    %load/vec4 v0x7fbcbf33cd20_0;
    %cmp/u;
    %jmp/0xz  T_3.24, 5;
    %load/vec4 v0x7fbcbf33cd20_0;
    %store/vec4 v0x7fbcbf33d2e0_0, 0, 32;
T_3.24 ;
T_3.22 ;
T_3.21 ;
    %load/vec4 v0x7fbcbf33c880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbcbf33c880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf33c7f0_0, 0, 32;
    %load/vec4 v0x7fbcbf33c880_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v0x7fbcbf33d570_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v0x7fbcbf33cc10_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fbcbf33cd20_0;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7fbcbf33caf0, 4, 0;
    %load/vec4 v0x7fbcbf33cc10_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fbcbf33cd20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 134217728, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbcbf33caf0, 4, 0;
    %load/vec4 v0x7fbcbf33cc10_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fbcbf33cd20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 134217728, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbcbf33caf0, 4, 0;
    %load/vec4 v0x7fbcbf33cc10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fbcbf33cd20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 134217728, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbcbf33caf0, 4, 0;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x7fbcbf33d570_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.30, 4;
    %load/vec4 v0x7fbcbf33cc10_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fbcbf33cd20_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %pad/u 33;
    %load/vec4 v0x7fbcbf33cd20_0;
    %parti/s 2, 0, 2;
    %pad/u 33;
    %sub;
    %subi 134217728, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbcbf33caf0, 4, 0;
    %load/vec4 v0x7fbcbf33cc10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fbcbf33cd20_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %pad/u 34;
    %load/vec4 v0x7fbcbf33cd20_0;
    %parti/s 2, 0, 2;
    %pad/u 34;
    %sub;
    %addi 1, 0, 34;
    %subi 134217728, 0, 34;
    %ix/vec4 4;
    %store/vec4a v0x7fbcbf33caf0, 4, 0;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x7fbcbf33cd20_0;
    %cmpi/e 4026531840, 0, 32;
    %jmp/0xz  T_3.32, 4;
    %vpi_call 2 231 "$write", "%c", &PV<v0x7fbcbf33cc10_0, 0, 8> {0 0 0};
    %jmp T_3.33;
T_3.32 ;
    %load/vec4 v0x7fbcbf33cc10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fbcbf33cd20_0;
    %parti/s 30, 2, 3;
    %concati/vec4 3, 0, 2;
    %pad/u 33;
    %load/vec4 v0x7fbcbf33cd20_0;
    %parti/s 2, 0, 2;
    %pad/u 33;
    %sub;
    %subi 134217728, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbcbf33caf0, 4, 0;
T_3.33 ;
T_3.31 ;
T_3.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbcbf33c6d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf33c880_0, 0, 32;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbcbf33c6d0_0, 0, 1;
T_3.27 ;
T_3.18 ;
    %end;
S_0x7fbcbf321310 .scope module, "u_top_1" "top" 2 48, 3 22 0, S_0x7fbcbf3051e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ACKD_n";
    .port_info 3 /INPUT 1 "ACKI_n";
    .port_info 4 /INPUT 32 "IDT";
    .port_info 5 /INPUT 3 "OINT_n";
    .port_info 6 /OUTPUT 32 "IAD";
    .port_info 7 /OUTPUT 32 "DAD";
    .port_info 8 /OUTPUT 1 "MREQ";
    .port_info 9 /OUTPUT 1 "WRITE";
    .port_info 10 /OUTPUT 2 "SIZE";
    .port_info 11 /OUTPUT 1 "IACK_n";
    .port_info 12 /INOUT 32 "DDT";
o0x7fbcbf2446d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbcbf33dd60 .functor BUFZ 1, o0x7fbcbf2446d8, C4<0>, C4<0>, C4<0>;
v0x7fbcbf33b3c0_0 .net "ACKD_n", 0 0, v0x7fbcbf33c6d0_0;  1 drivers
v0x7fbcbf33b450_0 .net "ACKI_n", 0 0, v0x7fbcbf33c760_0;  1 drivers
v0x7fbcbf33b4e0_0 .net "DAD", 31 0, v0x7fbcbf330d40_0;  alias, 1 drivers
v0x7fbcbf33b570_0 .net "DDT", 31 0, L_0x7fbcbf340df0;  alias, 1 drivers
v0x7fbcbf33b600_0 .net "IACK_n", 0 0, o0x7fbcbf244648;  alias, 0 drivers
v0x7fbcbf33b6d0_0 .net "IAD", 31 0, v0x7fbcbf332c50_0;  alias, 1 drivers
v0x7fbcbf33b760_0 .net "IDT", 31 0, v0x7fbcbf33cf90_0;  1 drivers
v0x7fbcbf33b830_0 .net "IS_Utype", 0 0, v0x7fbcbf339600_0;  1 drivers
v0x7fbcbf33b940_0 .net "IS_lui", 0 0, v0x7fbcbf3396e0_0;  1 drivers
v0x7fbcbf33bad0_0 .net "MREQ", 0 0, v0x7fbcbf339be0_0;  alias, 1 drivers
v0x7fbcbf33bb60_0 .net "OINT_n", 2 0, v0x7fbcbf33d390_0;  1 drivers
v0x7fbcbf33bbf0_0 .net "SIZE", 1 0, v0x7fbcbf33a3a0_0;  alias, 1 drivers
v0x7fbcbf33bc80_0 .net8 "WRITE", 0 0, RS_0x7fbcbf243ef8;  alias, 2 drivers
v0x7fbcbf33bd10_0 .net "ZERO", 0 0, v0x7fbcbf330e00_0;  1 drivers
o0x7fbcbf2446a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fbcbf33bda0_0 name=_ivl_2
v0x7fbcbf33be30_0 .net "alu_ctrl", 3 0, v0x7fbcbf33a210_0;  1 drivers
v0x7fbcbf33bf40_0 .net "alu_src", 0 0, v0x7fbcbf3398e0_0;  1 drivers
v0x7fbcbf33c0d0_0 .net "clk", 0 0, v0x7fbcbf33d690_0;  1 drivers
v0x7fbcbf33c160_0 .net "imm_src", 2 0, v0x7fbcbf3399f0_0;  1 drivers
v0x7fbcbf33c270_0 .net "mem_write", 0 0, o0x7fbcbf2446d8;  0 drivers
v0x7fbcbf33c300_0 .net "pc_src", 0 0, L_0x7fbcbf33dc70;  1 drivers
v0x7fbcbf33c390_0 .net "rd2", 31 0, L_0x7fbcbf33e740;  1 drivers
v0x7fbcbf33c420_0 .net "reg_write", 0 0, v0x7fbcbf339d80_0;  1 drivers
v0x7fbcbf33c4b0_0 .net "result_src", 1 0, v0x7fbcbf339e30_0;  1 drivers
v0x7fbcbf33c5c0_0 .net "rst", 0 0, v0x7fbcbf33d830_0;  1 drivers
L_0x7fbcbf340df0 .functor MUXZ 32, o0x7fbcbf2446a8, L_0x7fbcbf33e740, RS_0x7fbcbf243ef8, C4<>;
S_0x7fbcbf321480 .scope module, "datapath" "ctrl_datapath" 3 69, 4 15 0, S_0x7fbcbf321310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "inst";
    .port_info 3 /INPUT 32 "ReadDDT";
    .port_info 4 /INPUT 1 "pc_src";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 2 "result_src";
    .port_info 7 /INPUT 3 "imm_src";
    .port_info 8 /INPUT 4 "alu_ctrl";
    .port_info 9 /INPUT 1 "reg_write";
    .port_info 10 /INPUT 1 "IS_Utype";
    .port_info 11 /INPUT 1 "IS_lui";
    .port_info 12 /OUTPUT 1 "ZERO";
    .port_info 13 /OUTPUT 32 "pc";
    .port_info 14 /OUTPUT 32 "rd2";
    .port_info 15 /OUTPUT 32 "alu_out";
L_0x7fbcbf3401f0 .functor NOT 1, v0x7fbcbf339d80_0, C4<0>, C4<0>, C4<0>;
v0x7fbcbf337c70_0 .net "IS_Utype", 0 0, v0x7fbcbf339600_0;  alias, 1 drivers
v0x7fbcbf337d30_0 .net "IS_lui", 0 0, v0x7fbcbf3396e0_0;  alias, 1 drivers
v0x7fbcbf337dc0_0 .net "ReadDDT", 31 0, L_0x7fbcbf340df0;  alias, 1 drivers
v0x7fbcbf337e90_0 .net "ZERO", 0 0, v0x7fbcbf330e00_0;  alias, 1 drivers
v0x7fbcbf337f40_0 .net "alu_ctrl", 3 0, v0x7fbcbf33a210_0;  alias, 1 drivers
v0x7fbcbf338010_0 .net "alu_out", 31 0, v0x7fbcbf330d40_0;  alias, 1 drivers
v0x7fbcbf3380e0_0 .net "alu_src", 0 0, v0x7fbcbf3398e0_0;  alias, 1 drivers
v0x7fbcbf338170_0 .net "clk", 0 0, v0x7fbcbf33d690_0;  alias, 1 drivers
v0x7fbcbf338240_0 .net "immExt", 31 0, v0x7fbcbf331240_0;  1 drivers
v0x7fbcbf3383d0_0 .net "imm_src", 2 0, v0x7fbcbf3399f0_0;  alias, 1 drivers
v0x7fbcbf338460_0 .net "inst", 31 0, v0x7fbcbf33cf90_0;  alias, 1 drivers
v0x7fbcbf3384f0_0 .net "pc", 31 0, v0x7fbcbf332c50_0;  alias, 1 drivers
v0x7fbcbf338600_0 .net "pc_next", 31 0, L_0x7fbcbf33e250;  1 drivers
v0x7fbcbf338690_0 .net "pc_src", 0 0, L_0x7fbcbf33dc70;  alias, 1 drivers
v0x7fbcbf338720_0 .net "pcplus4", 31 0, L_0x7fbcbf33de50;  1 drivers
v0x7fbcbf3387b0_0 .net "pcplusImm", 31 0, L_0x7fbcbf33e070;  1 drivers
v0x7fbcbf338840_0 .net "rd1", 31 0, L_0x7fbcbf33e500;  1 drivers
v0x7fbcbf338a10_0 .net "rd2", 31 0, L_0x7fbcbf33e740;  alias, 1 drivers
v0x7fbcbf338aa0_0 .net "reg_write", 0 0, v0x7fbcbf339d80_0;  alias, 1 drivers
v0x7fbcbf338b30_0 .net "result", 31 0, L_0x7fbcbf340cd0;  1 drivers
v0x7fbcbf338bc0_0 .net "result_src", 1 0, v0x7fbcbf339e30_0;  alias, 1 drivers
v0x7fbcbf338c50_0 .net "rst", 0 0, v0x7fbcbf33d830_0;  alias, 1 drivers
v0x7fbcbf338ce0_0 .net "srcB", 31 0, L_0x7fbcbf340640;  1 drivers
v0x7fbcbf338d70_0 .net "u_out", 31 0, v0x7fbcbf337b20_0;  1 drivers
L_0x7fbcbf33dfd0 .part v0x7fbcbf33cf90_0, 7, 25;
L_0x7fbcbf3402e0 .part v0x7fbcbf33cf90_0, 15, 5;
L_0x7fbcbf340480 .part v0x7fbcbf33cf90_0, 20, 5;
L_0x7fbcbf340520 .part v0x7fbcbf33cf90_0, 7, 5;
S_0x7fbcbf321770 .scope module, "add4" "adder" 4 45, 5 2 0, S_0x7fbcbf321480;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x7fbcbf3089f0_0 .net "a", 31 0, v0x7fbcbf332c50_0;  alias, 1 drivers
L_0x7fbcbf273008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf3302d0_0 .net "b", 31 0, L_0x7fbcbf273008;  1 drivers
v0x7fbcbf330380_0 .net "out", 31 0, L_0x7fbcbf33de50;  alias, 1 drivers
L_0x7fbcbf33de50 .arith/sum 32, v0x7fbcbf332c50_0, L_0x7fbcbf273008;
S_0x7fbcbf330490 .scope module, "addimm" "adder" 4 47, 5 2 0, S_0x7fbcbf321480;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x7fbcbf3306b0_0 .net "a", 31 0, v0x7fbcbf332c50_0;  alias, 1 drivers
v0x7fbcbf330770_0 .net "b", 31 0, v0x7fbcbf331240_0;  alias, 1 drivers
v0x7fbcbf330810_0 .net "out", 31 0, L_0x7fbcbf33e070;  alias, 1 drivers
L_0x7fbcbf33e070 .arith/sum 32, v0x7fbcbf332c50_0, v0x7fbcbf331240_0;
S_0x7fbcbf330920 .scope module, "alu" "ALU" 4 60, 6 1 0, S_0x7fbcbf321480;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /OUTPUT 32 "X";
    .port_info 4 /OUTPUT 1 "ZERO";
v0x7fbcbf330bd0_0 .net "A", 31 0, L_0x7fbcbf33e500;  alias, 1 drivers
v0x7fbcbf330c90_0 .net "B", 31 0, L_0x7fbcbf340640;  alias, 1 drivers
v0x7fbcbf330d40_0 .var "X", 31 0;
v0x7fbcbf330e00_0 .var "ZERO", 0 0;
v0x7fbcbf330ea0_0 .net "mode", 3 0, v0x7fbcbf33a210_0;  alias, 1 drivers
E_0x7fbcbf330b90 .event edge, v0x7fbcbf330ea0_0;
S_0x7fbcbf331010 .scope module, "extend" "extend" 4 46, 7 2 0, S_0x7fbcbf321480;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x7fbcbf331240_0 .var "immext", 31 0;
v0x7fbcbf331310_0 .net "immsrc", 2 0, v0x7fbcbf3399f0_0;  alias, 1 drivers
v0x7fbcbf3313b0_0 .net "instr", 31 7, L_0x7fbcbf33dfd0;  1 drivers
E_0x7fbcbf330ae0 .event edge, v0x7fbcbf331310_0;
S_0x7fbcbf3314c0 .scope module, "mux_result" "mux2" 4 65, 8 21 0, S_0x7fbcbf321480;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 32 "D";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "X";
v0x7fbcbf331780_0 .net "A", 31 0, v0x7fbcbf330d40_0;  alias, 1 drivers
v0x7fbcbf331810_0 .net "B", 31 0, L_0x7fbcbf340df0;  alias, 1 drivers
v0x7fbcbf3318b0_0 .net "C", 31 0, L_0x7fbcbf33de50;  alias, 1 drivers
v0x7fbcbf331980_0 .net "D", 31 0, v0x7fbcbf337b20_0;  alias, 1 drivers
v0x7fbcbf331a20_0 .net "X", 31 0, L_0x7fbcbf340cd0;  alias, 1 drivers
L_0x7fbcbf2735a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf331b10_0 .net/2u *"_ivl_0", 1 0, L_0x7fbcbf2735a8;  1 drivers
v0x7fbcbf331bc0_0 .net *"_ivl_10", 0 0, L_0x7fbcbf340900;  1 drivers
v0x7fbcbf331c60_0 .net *"_ivl_12", 31 0, L_0x7fbcbf340a00;  1 drivers
v0x7fbcbf331d10_0 .net *"_ivl_14", 31 0, L_0x7fbcbf340b00;  1 drivers
v0x7fbcbf331e20_0 .net *"_ivl_2", 0 0, L_0x7fbcbf340720;  1 drivers
L_0x7fbcbf2735f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf331ec0_0 .net/2u *"_ivl_4", 1 0, L_0x7fbcbf2735f0;  1 drivers
v0x7fbcbf331f70_0 .net *"_ivl_6", 0 0, L_0x7fbcbf340800;  1 drivers
L_0x7fbcbf273638 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf332010_0 .net/2u *"_ivl_8", 1 0, L_0x7fbcbf273638;  1 drivers
v0x7fbcbf3320c0_0 .net "sel", 1 0, v0x7fbcbf339e30_0;  alias, 1 drivers
L_0x7fbcbf340720 .cmp/eq 2, v0x7fbcbf339e30_0, L_0x7fbcbf2735a8;
L_0x7fbcbf340800 .cmp/eq 2, v0x7fbcbf339e30_0, L_0x7fbcbf2735f0;
L_0x7fbcbf340900 .cmp/eq 2, v0x7fbcbf339e30_0, L_0x7fbcbf273638;
L_0x7fbcbf340a00 .functor MUXZ 32, v0x7fbcbf337b20_0, L_0x7fbcbf33de50, L_0x7fbcbf340900, C4<>;
L_0x7fbcbf340b00 .functor MUXZ 32, L_0x7fbcbf340a00, L_0x7fbcbf340df0, L_0x7fbcbf340800, C4<>;
L_0x7fbcbf340cd0 .functor MUXZ 32, L_0x7fbcbf340b00, v0x7fbcbf330d40_0, L_0x7fbcbf340720, C4<>;
S_0x7fbcbf332200 .scope module, "mux_src" "mux" 4 58, 8 1 0, S_0x7fbcbf321480;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "X";
L_0x7fbcbf273560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fbcbf33d960 .functor XNOR 1, v0x7fbcbf3398e0_0, L_0x7fbcbf273560, C4<0>, C4<0>;
v0x7fbcbf332420_0 .net "A", 31 0, L_0x7fbcbf33e740;  alias, 1 drivers
v0x7fbcbf3324c0_0 .net "B", 31 0, v0x7fbcbf331240_0;  alias, 1 drivers
v0x7fbcbf3325a0_0 .net "X", 31 0, L_0x7fbcbf340640;  alias, 1 drivers
v0x7fbcbf332630_0 .net/2u *"_ivl_0", 0 0, L_0x7fbcbf273560;  1 drivers
v0x7fbcbf3326c0_0 .net *"_ivl_2", 0 0, L_0x7fbcbf33d960;  1 drivers
v0x7fbcbf3327a0_0 .net "sel", 0 0, v0x7fbcbf3398e0_0;  alias, 1 drivers
L_0x7fbcbf340640 .functor MUXZ 32, v0x7fbcbf331240_0, L_0x7fbcbf33e740, L_0x7fbcbf33d960, C4<>;
S_0x7fbcbf332880 .scope module, "pcff" "pc_ff" 4 37, 9 3 0, S_0x7fbcbf321480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
v0x7fbcbf332af0_0 .net "clk", 0 0, v0x7fbcbf33d690_0;  alias, 1 drivers
v0x7fbcbf332ba0_0 .net "d", 31 0, L_0x7fbcbf33e250;  alias, 1 drivers
v0x7fbcbf332c50_0 .var "q", 31 0;
v0x7fbcbf332d40_0 .net "rst", 0 0, v0x7fbcbf33d830_0;  alias, 1 drivers
E_0x7fbcbf332aa0/0 .event negedge, v0x7fbcbf332d40_0;
E_0x7fbcbf332aa0/1 .event posedge, v0x7fbcbf332af0_0;
E_0x7fbcbf332aa0 .event/or E_0x7fbcbf332aa0/0, E_0x7fbcbf332aa0/1;
S_0x7fbcbf332e20 .scope module, "pcmux" "mux" 4 48, 8 1 0, S_0x7fbcbf321480;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "X";
L_0x7fbcbf273050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fbcbf338580 .functor XNOR 1, L_0x7fbcbf33dc70, L_0x7fbcbf273050, C4<0>, C4<0>;
v0x7fbcbf333040_0 .net "A", 31 0, L_0x7fbcbf33de50;  alias, 1 drivers
v0x7fbcbf333130_0 .net "B", 31 0, L_0x7fbcbf33e070;  alias, 1 drivers
v0x7fbcbf3331d0_0 .net "X", 31 0, L_0x7fbcbf33e250;  alias, 1 drivers
v0x7fbcbf3332a0_0 .net/2u *"_ivl_0", 0 0, L_0x7fbcbf273050;  1 drivers
v0x7fbcbf333330_0 .net *"_ivl_2", 0 0, L_0x7fbcbf338580;  1 drivers
v0x7fbcbf333410_0 .net "sel", 0 0, L_0x7fbcbf33dc70;  alias, 1 drivers
L_0x7fbcbf33e250 .functor MUXZ 32, L_0x7fbcbf33e070, L_0x7fbcbf33de50, L_0x7fbcbf338580, C4<>;
S_0x7fbcbf3334f0 .scope module, "rf" "rf32x32" 4 50, 10 9 0, S_0x7fbcbf321480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_n";
    .port_info 3 /INPUT 5 "rd1_addr";
    .port_info 4 /INPUT 5 "rd2_addr";
    .port_info 5 /INPUT 5 "wr_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data1_out";
    .port_info 8 /OUTPUT 32 "data2_out";
P_0x7fbcbf333730 .param/l "bit_width_depth" 0 10 23, +C4<00000000000000000000000000000101>;
P_0x7fbcbf333770 .param/l "data_width" 0 10 21, +C4<00000000000000000000000000100000>;
P_0x7fbcbf3337b0 .param/l "depth" 0 10 22, +C4<00000000000000000000000000100000>;
P_0x7fbcbf3337f0 .param/l "rst_mode" 0 10 24, +C4<00000000000000000000000000000000>;
L_0x7fbcbf33e3b0 .functor NOT 1, v0x7fbcbf33d690_0, C4<0>, C4<0>, C4<0>;
L_0x7fbcbf2730e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf336a40_0 .net/2u *"_ivl_10", 31 0, L_0x7fbcbf2730e0;  1 drivers
v0x7fbcbf336b00_0 .net *"_ivl_3", 0 0, L_0x7fbcbf33e420;  1 drivers
L_0x7fbcbf273098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf336ba0_0 .net/2u *"_ivl_4", 31 0, L_0x7fbcbf273098;  1 drivers
v0x7fbcbf336c30_0 .net *"_ivl_9", 0 0, L_0x7fbcbf33e660;  1 drivers
v0x7fbcbf336cc0_0 .net "clk", 0 0, v0x7fbcbf33d690_0;  alias, 1 drivers
v0x7fbcbf336d90_0 .net "clk_inv", 0 0, L_0x7fbcbf33e3b0;  1 drivers
v0x7fbcbf336e40_0 .net "data1_out", 31 0, L_0x7fbcbf33e500;  alias, 1 drivers
v0x7fbcbf336ef0_0 .net "data2_out", 31 0, L_0x7fbcbf33e740;  alias, 1 drivers
v0x7fbcbf336fa0_0 .net "data_in", 31 0, L_0x7fbcbf340cd0;  alias, 1 drivers
v0x7fbcbf3370b0_0 .net "ram_data1_out", 31 0, L_0x7fbcbf33f340;  1 drivers
v0x7fbcbf337140_0 .net "ram_data2_out", 31 0, L_0x7fbcbf33ff00;  1 drivers
v0x7fbcbf3371f0_0 .net "rd1_addr", 4 0, L_0x7fbcbf3402e0;  1 drivers
v0x7fbcbf3372a0_0 .net "rd2_addr", 4 0, L_0x7fbcbf340480;  1 drivers
v0x7fbcbf337350_0 .net "reset", 0 0, v0x7fbcbf33d830_0;  alias, 1 drivers
v0x7fbcbf337420_0 .net "wr_addr", 4 0, L_0x7fbcbf340520;  1 drivers
v0x7fbcbf3374b0_0 .net "wr_n", 0 0, L_0x7fbcbf3401f0;  1 drivers
L_0x7fbcbf33e420 .reduce/or L_0x7fbcbf3402e0;
L_0x7fbcbf33e500 .functor MUXZ 32, L_0x7fbcbf273098, L_0x7fbcbf33f340, L_0x7fbcbf33e420, C4<>;
L_0x7fbcbf33e660 .reduce/or L_0x7fbcbf340480;
L_0x7fbcbf33e740 .functor MUXZ 32, L_0x7fbcbf2730e0, L_0x7fbcbf33ff00, L_0x7fbcbf33e660, C4<>;
S_0x7fbcbf333b00 .scope module, "u_DW_ram_2r_w_s_dff" "DW_ram_2r_w_s_dff" 10 52, 11 47 0, S_0x7fbcbf3334f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cs_n";
    .port_info 3 /INPUT 1 "wr_n";
    .port_info 4 /INPUT 5 "rd1_addr";
    .port_info 5 /INPUT 5 "rd2_addr";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 32 "data_rd1_out";
    .port_info 9 /OUTPUT 32 "data_rd2_out";
P_0x7fbcbf333cd0 .param/l "data_width" 0 11 50, +C4<00000000000000000000000000100000>;
P_0x7fbcbf333d10 .param/l "depth" 0 11 51, +C4<00000000000000000000000000100000>;
P_0x7fbcbf333d50 .param/l "rst_mode" 0 11 52, +C4<00000000000000000000000000000000>;
L_0x7fbcbf33ec00 .functor XOR 5, L_0x7fbcbf3402e0, L_0x7fbcbf3402e0, C4<00000>, C4<00000>;
L_0x7fbcbf33f7b0 .functor XOR 5, L_0x7fbcbf340480, L_0x7fbcbf340480, C4<00000>, C4<00000>;
L_0x7fbcbf340020 .functor BUFZ 1, v0x7fbcbf33d830_0, C4<0>, C4<0>, C4<0>;
L_0x7fbcbf340090 .functor NOT 1, L_0x7fbcbf33e3b0, C4<0>, C4<0>, C4<0>;
L_0x7fbcbf340100 .functor NOT 1, L_0x7fbcbf33e3b0, C4<0>, C4<0>, C4<0>;
v0x7fbcbf334790_0 .net *"_ivl_0", 31 0, L_0x7fbcbf33e8e0;  1 drivers
v0x7fbcbf334850_0 .net *"_ivl_10", 4 0, L_0x7fbcbf33ec00;  1 drivers
L_0x7fbcbf2731b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf334900_0 .net/2u *"_ivl_12", 4 0, L_0x7fbcbf2731b8;  1 drivers
v0x7fbcbf3349c0_0 .net *"_ivl_14", 0 0, L_0x7fbcbf33ed10;  1 drivers
L_0x7fbcbf273200 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf334a60_0 .net *"_ivl_16", 31 0, L_0x7fbcbf273200;  1 drivers
v0x7fbcbf334b50_0 .net *"_ivl_18", 31 0, L_0x7fbcbf33edf0;  1 drivers
L_0x7fbcbf273248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf334c00_0 .net *"_ivl_21", 26 0, L_0x7fbcbf273248;  1 drivers
L_0x7fbcbf273290 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf334cb0_0 .net/2u *"_ivl_22", 31 0, L_0x7fbcbf273290;  1 drivers
v0x7fbcbf334d60_0 .net *"_ivl_24", 0 0, L_0x7fbcbf33efe0;  1 drivers
L_0x7fbcbf2732d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf334e70_0 .net/2u *"_ivl_26", 31 0, L_0x7fbcbf2732d8;  1 drivers
v0x7fbcbf334f10_0 .net *"_ivl_29", 31 0, L_0x7fbcbf33f0c0;  1 drivers
L_0x7fbcbf273128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf334fc0_0 .net *"_ivl_3", 26 0, L_0x7fbcbf273128;  1 drivers
v0x7fbcbf335070_0 .net *"_ivl_30", 31 0, L_0x7fbcbf33f1e0;  1 drivers
v0x7fbcbf335120_0 .net *"_ivl_34", 31 0, L_0x7fbcbf33f470;  1 drivers
L_0x7fbcbf273320 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf3351d0_0 .net *"_ivl_37", 26 0, L_0x7fbcbf273320;  1 drivers
L_0x7fbcbf273368 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf335280_0 .net/2u *"_ivl_38", 31 0, L_0x7fbcbf273368;  1 drivers
L_0x7fbcbf273170 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf335330_0 .net/2u *"_ivl_4", 31 0, L_0x7fbcbf273170;  1 drivers
v0x7fbcbf3354c0_0 .net *"_ivl_41", 31 0, L_0x7fbcbf33f550;  1 drivers
v0x7fbcbf335550_0 .net *"_ivl_44", 4 0, L_0x7fbcbf33f7b0;  1 drivers
L_0x7fbcbf2733b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf335600_0 .net/2u *"_ivl_46", 4 0, L_0x7fbcbf2733b0;  1 drivers
v0x7fbcbf3356b0_0 .net *"_ivl_48", 0 0, L_0x7fbcbf33f8a0;  1 drivers
L_0x7fbcbf2733f8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf335750_0 .net *"_ivl_50", 31 0, L_0x7fbcbf2733f8;  1 drivers
v0x7fbcbf335800_0 .net *"_ivl_52", 31 0, L_0x7fbcbf33f9f0;  1 drivers
L_0x7fbcbf273440 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf3358b0_0 .net *"_ivl_55", 26 0, L_0x7fbcbf273440;  1 drivers
L_0x7fbcbf273488 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf335960_0 .net/2u *"_ivl_56", 31 0, L_0x7fbcbf273488;  1 drivers
v0x7fbcbf335a10_0 .net *"_ivl_58", 0 0, L_0x7fbcbf33fbd0;  1 drivers
L_0x7fbcbf2734d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf335ab0_0 .net/2u *"_ivl_60", 31 0, L_0x7fbcbf2734d0;  1 drivers
v0x7fbcbf335b60_0 .net *"_ivl_63", 31 0, L_0x7fbcbf33fcf0;  1 drivers
v0x7fbcbf335c10_0 .net *"_ivl_64", 31 0, L_0x7fbcbf33fd90;  1 drivers
v0x7fbcbf335cc0_0 .net *"_ivl_7", 31 0, L_0x7fbcbf33ea00;  1 drivers
v0x7fbcbf335d70_0 .net *"_ivl_71", 0 0, L_0x7fbcbf340090;  1 drivers
v0x7fbcbf335e20_0 .net *"_ivl_76", 0 0, L_0x7fbcbf340100;  1 drivers
v0x7fbcbf335ed0_0 .net "a_rst_n", 0 0, L_0x7fbcbf340020;  1 drivers
v0x7fbcbf3353d0_0 .net "clk", 0 0, L_0x7fbcbf33e3b0;  alias, 1 drivers
L_0x7fbcbf273518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbcbf336160_0 .net "cs_n", 0 0, L_0x7fbcbf273518;  1 drivers
v0x7fbcbf3361f0_0 .net "data_in", 31 0, L_0x7fbcbf340cd0;  alias, 1 drivers
v0x7fbcbf336280_0 .net "data_rd1_out", 31 0, L_0x7fbcbf33f340;  alias, 1 drivers
v0x7fbcbf336310_0 .net "data_rd2_out", 31 0, L_0x7fbcbf33ff00;  alias, 1 drivers
v0x7fbcbf3363a0_0 .var "mem", 1023 0;
v0x7fbcbf336430_0 .net "mem_mux1", 1023 0, L_0x7fbcbf33eb20;  1 drivers
v0x7fbcbf3364c0_0 .net "mem_mux2", 1023 0, L_0x7fbcbf33f6d0;  1 drivers
v0x7fbcbf336550_0 .var "next_mem", 1023 0;
v0x7fbcbf336600_0 .net "rd1_addr", 4 0, L_0x7fbcbf3402e0;  alias, 1 drivers
v0x7fbcbf3366b0_0 .net "rd2_addr", 4 0, L_0x7fbcbf340480;  alias, 1 drivers
v0x7fbcbf336760_0 .net "rst_n", 0 0, v0x7fbcbf33d830_0;  alias, 1 drivers
v0x7fbcbf336810_0 .net "wr_addr", 4 0, L_0x7fbcbf340520;  alias, 1 drivers
v0x7fbcbf3368b0_0 .net "wr_n", 0 0, L_0x7fbcbf3401f0;  alias, 1 drivers
E_0x7fbcbf333ff0 .event edge, L_0x7fbcbf340100;
E_0x7fbcbf334040/0 .event negedge, v0x7fbcbf335ed0_0;
E_0x7fbcbf334040/1 .event posedge, L_0x7fbcbf340090;
E_0x7fbcbf334040 .event/or E_0x7fbcbf334040/0, E_0x7fbcbf334040/1;
L_0x7fbcbf33e8e0 .concat [ 5 27 0 0], L_0x7fbcbf3402e0, L_0x7fbcbf273128;
L_0x7fbcbf33ea00 .arith/mult 32, L_0x7fbcbf33e8e0, L_0x7fbcbf273170;
L_0x7fbcbf33eb20 .shift/r 1024, v0x7fbcbf3363a0_0, L_0x7fbcbf33ea00;
L_0x7fbcbf33ed10 .cmp/nee 5, L_0x7fbcbf33ec00, L_0x7fbcbf2731b8;
L_0x7fbcbf33edf0 .concat [ 5 27 0 0], L_0x7fbcbf3402e0, L_0x7fbcbf273248;
L_0x7fbcbf33efe0 .cmp/ge 32, L_0x7fbcbf33edf0, L_0x7fbcbf273290;
L_0x7fbcbf33f0c0 .part L_0x7fbcbf33eb20, 0, 32;
L_0x7fbcbf33f1e0 .functor MUXZ 32, L_0x7fbcbf33f0c0, L_0x7fbcbf2732d8, L_0x7fbcbf33efe0, C4<>;
L_0x7fbcbf33f340 .functor MUXZ 32, L_0x7fbcbf33f1e0, L_0x7fbcbf273200, L_0x7fbcbf33ed10, C4<>;
L_0x7fbcbf33f470 .concat [ 5 27 0 0], L_0x7fbcbf340480, L_0x7fbcbf273320;
L_0x7fbcbf33f550 .arith/mult 32, L_0x7fbcbf33f470, L_0x7fbcbf273368;
L_0x7fbcbf33f6d0 .shift/r 1024, v0x7fbcbf3363a0_0, L_0x7fbcbf33f550;
L_0x7fbcbf33f8a0 .cmp/nee 5, L_0x7fbcbf33f7b0, L_0x7fbcbf2733b0;
L_0x7fbcbf33f9f0 .concat [ 5 27 0 0], L_0x7fbcbf340480, L_0x7fbcbf273440;
L_0x7fbcbf33fbd0 .cmp/ge 32, L_0x7fbcbf33f9f0, L_0x7fbcbf273488;
L_0x7fbcbf33fcf0 .part L_0x7fbcbf33f6d0, 0, 32;
L_0x7fbcbf33fd90 .functor MUXZ 32, L_0x7fbcbf33fcf0, L_0x7fbcbf2734d0, L_0x7fbcbf33fbd0, C4<>;
L_0x7fbcbf33ff00 .functor MUXZ 32, L_0x7fbcbf33fd90, L_0x7fbcbf2733f8, L_0x7fbcbf33f8a0, C4<>;
S_0x7fbcbf334080 .scope begin, "clk_monitor" "clk_monitor" 11 169, 11 169 0, S_0x7fbcbf333b00;
 .timescale -9 -12;
S_0x7fbcbf334250 .scope begin, "parameter_check" "parameter_check" 11 80, 11 80 0, S_0x7fbcbf333b00;
 .timescale -9 -12;
v0x7fbcbf334420_0 .var/i "param_err_flg", 31 0;
S_0x7fbcbf3344b0 .scope begin, "registers" "registers" 11 133, 11 133 0, S_0x7fbcbf333b00;
 .timescale -9 -12;
v0x7fbcbf334640_0 .var/i "i", 31 0;
v0x7fbcbf3346e0_0 .var/i "j", 31 0;
S_0x7fbcbf337610 .scope module, "u_alu" "utype_alu" 4 63, 12 1 0, S_0x7fbcbf321480;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "imm20";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "IS_lui";
    .port_info 3 /INPUT 1 "IS_Utype";
    .port_info 4 /OUTPUT 32 "result";
v0x7fbcbf337880_0 .net "IS_Utype", 0 0, v0x7fbcbf339600_0;  alias, 1 drivers
v0x7fbcbf337930_0 .net "IS_lui", 0 0, v0x7fbcbf3396e0_0;  alias, 1 drivers
v0x7fbcbf3379d0_0 .net "imm20", 31 0, v0x7fbcbf331240_0;  alias, 1 drivers
v0x7fbcbf337a80_0 .net "pc", 31 0, v0x7fbcbf332c50_0;  alias, 1 drivers
v0x7fbcbf337b20_0 .var "result", 31 0;
E_0x7fbcbf337830 .event posedge, v0x7fbcbf337880_0;
S_0x7fbcbf338f90 .scope module, "dec" "decoder" 3 44, 13 13 0, S_0x7fbcbf321310;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 1 "ZERO";
    .port_info 2 /OUTPUT 1 "pc_src";
    .port_info 3 /OUTPUT 2 "result_src";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 4 "alu_ctrl";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 3 "imm_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "IS_Utype";
    .port_info 10 /OUTPUT 1 "IS_lui";
    .port_info 11 /OUTPUT 2 "byte_size";
    .port_info 12 /OUTPUT 1 "mreq";
L_0x7fbcbf33db20 .functor AND 1, v0x7fbcbf339ac0_0, v0x7fbcbf330e00_0, C4<1>, C4<1>;
L_0x7fbcbf33dc70 .functor OR 1, L_0x7fbcbf33db20, v0x7fbcbf3397c0_0, C4<0>, C4<0>;
v0x7fbcbf33a660_0 .net "IS_Utype", 0 0, v0x7fbcbf339600_0;  alias, 1 drivers
v0x7fbcbf33a6f0_0 .net "IS_lui", 0 0, v0x7fbcbf3396e0_0;  alias, 1 drivers
v0x7fbcbf33a780_0 .net "Jump", 0 0, v0x7fbcbf3397c0_0;  1 drivers
v0x7fbcbf33a830_0 .net "ZERO", 0 0, v0x7fbcbf330e00_0;  alias, 1 drivers
v0x7fbcbf33a900_0 .net *"_ivl_6", 0 0, L_0x7fbcbf33db20;  1 drivers
v0x7fbcbf33a9d0_0 .net "alu_ctrl", 3 0, v0x7fbcbf33a210_0;  alias, 1 drivers
v0x7fbcbf33aa60_0 .net "alu_op", 1 0, v0x7fbcbf339850_0;  1 drivers
v0x7fbcbf33ab30_0 .net "alu_src", 0 0, v0x7fbcbf3398e0_0;  alias, 1 drivers
v0x7fbcbf33abc0_0 .net "byte_size", 1 0, v0x7fbcbf33a3a0_0;  alias, 1 drivers
v0x7fbcbf33acd0_0 .net "imm_src", 2 0, v0x7fbcbf3399f0_0;  alias, 1 drivers
v0x7fbcbf33ad60_0 .net "inst", 31 0, v0x7fbcbf33cf90_0;  alias, 1 drivers
v0x7fbcbf33adf0_0 .net "is_branch", 0 0, v0x7fbcbf339ac0_0;  1 drivers
v0x7fbcbf33ae80_0 .net8 "mem_write", 0 0, RS_0x7fbcbf243ef8;  alias, 2 drivers
v0x7fbcbf33af10_0 .net "mreq", 0 0, v0x7fbcbf339be0_0;  alias, 1 drivers
v0x7fbcbf33afc0_0 .net "pc_src", 0 0, L_0x7fbcbf33dc70;  alias, 1 drivers
v0x7fbcbf33b090_0 .net "reg_write", 0 0, v0x7fbcbf339d80_0;  alias, 1 drivers
v0x7fbcbf33b160_0 .net "result_src", 1 0, v0x7fbcbf339e30_0;  alias, 1 drivers
L_0x7fbcbf33d8c0 .part v0x7fbcbf33cf90_0, 0, 7;
L_0x7fbcbf33d9e0 .part v0x7fbcbf33cf90_0, 12, 3;
L_0x7fbcbf33da80 .part v0x7fbcbf33cf90_0, 30, 1;
S_0x7fbcbf339290 .scope module, "asig" "signal_controller" 13 41, 14 2 0, S_0x7fbcbf338f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "Jump";
    .port_info 2 /OUTPUT 2 "result_src";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "imm_src";
    .port_info 6 /OUTPUT 1 "reg_write";
    .port_info 7 /OUTPUT 2 "alu_op";
    .port_info 8 /OUTPUT 1 "mreq";
    .port_info 9 /OUTPUT 1 "is_branch";
    .port_info 10 /OUTPUT 1 "IS_Utype";
    .port_info 11 /OUTPUT 1 "IS_lui";
v0x7fbcbf339600_0 .var "IS_Utype", 0 0;
v0x7fbcbf3396e0_0 .var "IS_lui", 0 0;
v0x7fbcbf3397c0_0 .var "Jump", 0 0;
v0x7fbcbf339850_0 .var "alu_op", 1 0;
v0x7fbcbf3398e0_0 .var "alu_src", 0 0;
v0x7fbcbf3399f0_0 .var "imm_src", 2 0;
v0x7fbcbf339ac0_0 .var "is_branch", 0 0;
v0x7fbcbf339b50_0 .var "mem_write", 0 0;
v0x7fbcbf339be0_0 .var "mreq", 0 0;
v0x7fbcbf339cf0_0 .net "opcode", 6 0, L_0x7fbcbf33d8c0;  1 drivers
v0x7fbcbf339d80_0 .var "reg_write", 0 0;
v0x7fbcbf339e30_0 .var "result_src", 1 0;
E_0x7fbcbf3395d0 .event edge, v0x7fbcbf339cf0_0;
S_0x7fbcbf339fd0 .scope module, "idec" "inst_decoder" 13 57, 15 1 0, S_0x7fbcbf338f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 4 "alu_ctrl";
    .port_info 4 /OUTPUT 2 "byte_size";
v0x7fbcbf33a210_0 .var "alu_ctrl", 3 0;
v0x7fbcbf33a300_0 .net "alu_op", 1 0, v0x7fbcbf339850_0;  alias, 1 drivers
v0x7fbcbf33a3a0_0 .var "byte_size", 1 0;
v0x7fbcbf33a450_0 .net "funct3", 2 0, L_0x7fbcbf33d9e0;  1 drivers
v0x7fbcbf33a500_0 .net "funct7b5", 0 0, L_0x7fbcbf33da80;  1 drivers
E_0x7fbcbf339480 .event edge, v0x7fbcbf339850_0;
    .scope S_0x7fbcbf339290;
T_4 ;
    %wait E_0x7fbcbf3395d0;
    %load/vec4 v0x7fbcbf339cf0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fbcbf339e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf3398e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbcbf3399f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf3397c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339be0_0, 0;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339ac0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fbcbf339e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf3398e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbcbf3399f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf339d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf3397c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fbcbf339850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf339be0_0, 0;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fbcbf339e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf3398e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbcbf3399f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf339d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf3397c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fbcbf339850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339be0_0, 0;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fbcbf339e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf3398e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbcbf3399f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf339d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf3397c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fbcbf339850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339be0_0, 0;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339ac0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fbcbf339e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf339b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf3398e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fbcbf3399f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf3397c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fbcbf339850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf339be0_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fbcbf339e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf3398e0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fbcbf3399f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf339d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf3397c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fbcbf339850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339be0_0, 0;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf339ac0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fbcbf339e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf3398e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fbcbf3399f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf3397c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fbcbf339850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339be0_0, 0;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339ac0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fbcbf339e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339b50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fbcbf3398e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fbcbf3399f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf339d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf3397c0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fbcbf339850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339be0_0, 0;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339ac0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fbcbf339e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf3398e0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fbcbf3399f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf339d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf3397c0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fbcbf339850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf339600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf3396e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339be0_0, 0;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339ac0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fbcbf339e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf3398e0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fbcbf3399f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf339d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf3397c0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fbcbf339850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf339600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbcbf3396e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbcbf339be0_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fbcbf339fd0;
T_5 ;
    %wait E_0x7fbcbf339480;
    %load/vec4 v0x7fbcbf33a300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7fbcbf33a210_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7fbcbf33a450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fbcbf33a3a0_0, 0;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fbcbf33a3a0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fbcbf33a3a0_0, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7fbcbf33a450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.16;
T_5.11 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.16;
T_5.12 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.16;
T_5.13 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7fbcbf33a450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %jmp T_5.25;
T_5.17 ;
    %load/vec4 v0x7fbcbf33a500_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.26, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.27;
T_5.26 ;
    %load/vec4 v0x7fbcbf33a500_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.28, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
T_5.28 ;
T_5.27 ;
    %jmp T_5.25;
T_5.18 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.25;
T_5.19 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.25;
T_5.20 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.25;
T_5.21 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.25;
T_5.22 ;
    %load/vec4 v0x7fbcbf33a500_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.30, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.31;
T_5.30 ;
    %load/vec4 v0x7fbcbf33a500_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.32, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
T_5.32 ;
T_5.31 ;
    %jmp T_5.25;
T_5.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.25;
T_5.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.25;
T_5.25 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fbcbf33a450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.41, 6;
    %jmp T_5.42;
T_5.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.42;
T_5.35 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.42;
T_5.36 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.42;
T_5.37 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.42;
T_5.38 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.42;
T_5.39 ;
    %load/vec4 v0x7fbcbf33a500_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.43, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.44;
T_5.43 ;
    %load/vec4 v0x7fbcbf33a500_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.45, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
T_5.45 ;
T_5.44 ;
    %jmp T_5.42;
T_5.40 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.42;
T_5.41 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fbcbf33a210_0, 0;
    %jmp T_5.42;
T_5.42 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fbcbf332880;
T_6 ;
    %wait E_0x7fbcbf332aa0;
    %load/vec4 v0x7fbcbf332d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v0x7fbcbf332c50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fbcbf332ba0_0;
    %assign/vec4 v0x7fbcbf332c50_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fbcbf331010;
T_7 ;
    %wait E_0x7fbcbf330ae0;
    %load/vec4 v0x7fbcbf331310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fbcbf331240_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbcbf331240_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fbcbf331240_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbcbf331240_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fbcbf331240_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x7fbcbf3313b0_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7fbcbf331240_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fbcbf333b00;
T_8 ;
    %fork t_1, S_0x7fbcbf334250;
    %jmp t_0;
    .scope S_0x7fbcbf334250;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf334420_0, 0, 32;
    %load/vec4 v0x7fbcbf334420_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 11 110 "$display", "%m :\012  Simulation aborted due to invalid parameter value(s)" {0 0 0};
    %vpi_call 11 112 "$finish" {0 0 0};
T_8.0 ;
    %end;
    .scope S_0x7fbcbf333b00;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_0x7fbcbf333b00;
T_9 ;
    %wait E_0x7fbcbf334040;
    %fork t_3, S_0x7fbcbf3344b0;
    %jmp t_2;
    .scope S_0x7fbcbf3344b0;
t_3 ;
    %load/vec4 v0x7fbcbf3363a0_0;
    %store/vec4 v0x7fbcbf336550_0, 0, 1024;
    %load/vec4 v0x7fbcbf336160_0;
    %load/vec4 v0x7fbcbf3368b0_0;
    %or;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_9.0, 6;
    %load/vec4 v0x7fbcbf336810_0;
    %load/vec4 v0x7fbcbf336810_0;
    %xor;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_9.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fbcbf336550_0, 0, 1024;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fbcbf336810_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fbcbf3368b0_0;
    %load/vec4 v0x7fbcbf336160_0;
    %or;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf334640_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x7fbcbf334640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.7, 5;
    %load/vec4 v0x7fbcbf336810_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x7fbcbf334640_0;
    %add;
    %store/vec4 v0x7fbcbf3346e0_0, 0, 32;
    %load/vec4 v0x7fbcbf3368b0_0;
    %load/vec4 v0x7fbcbf336160_0;
    %or;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x7fbcbf3361f0_0;
    %load/vec4 v0x7fbcbf334640_0;
    %part/s 1;
    %pushi/vec4 0, 0, 1;
    %or;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x7fbcbf3363a0_0;
    %load/vec4 v0x7fbcbf3346e0_0;
    %part/s 1;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %ix/getv/s 4, v0x7fbcbf3346e0_0;
    %store/vec4 v0x7fbcbf336550_0, 4, 1;
    %load/vec4 v0x7fbcbf334640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbcbf334640_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %load/vec4 v0x7fbcbf336760_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.10, 6;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x7fbcbf3363a0_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x7fbcbf336760_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x7fbcbf336550_0;
    %assign/vec4 v0x7fbcbf3363a0_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fbcbf3363a0_0, 0;
T_9.13 ;
T_9.11 ;
    %end;
    .scope S_0x7fbcbf333b00;
t_2 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fbcbf333b00;
T_10 ;
    %wait E_0x7fbcbf333ff0;
    %fork t_5, S_0x7fbcbf334080;
    %jmp t_4;
    .scope S_0x7fbcbf334080;
t_5 ;
    %load/vec4 v0x7fbcbf3353d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7fbcbf3353d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %pushi/vec4 0, 0, 64;
    %vpi_func 11 170 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 11 171 "$display", "WARNING: %m :\012  at time = %t, detected unknown value, %b, on clk input.", $time, v0x7fbcbf3353d0_0 {0 0 0};
T_10.0 ;
    %end;
    .scope S_0x7fbcbf333b00;
t_4 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fbcbf330920;
T_11 ;
    %wait E_0x7fbcbf330b90;
    %load/vec4 v0x7fbcbf330ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %jmp T_11.13;
T_11.0 ;
    %load/vec4 v0x7fbcbf330bd0_0;
    %load/vec4 v0x7fbcbf330c90_0;
    %add;
    %store/vec4 v0x7fbcbf330d40_0, 0, 32;
    %jmp T_11.13;
T_11.1 ;
    %load/vec4 v0x7fbcbf330bd0_0;
    %load/vec4 v0x7fbcbf330c90_0;
    %sub;
    %store/vec4 v0x7fbcbf330d40_0, 0, 32;
    %load/vec4 v0x7fbcbf330d40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x7fbcbf330e00_0, 0, 1;
    %jmp T_11.13;
T_11.2 ;
    %load/vec4 v0x7fbcbf330bd0_0;
    %load/vec4 v0x7fbcbf330c90_0;
    %and;
    %store/vec4 v0x7fbcbf330d40_0, 0, 32;
    %jmp T_11.13;
T_11.3 ;
    %load/vec4 v0x7fbcbf330bd0_0;
    %load/vec4 v0x7fbcbf330c90_0;
    %or;
    %store/vec4 v0x7fbcbf330d40_0, 0, 32;
    %jmp T_11.13;
T_11.4 ;
    %load/vec4 v0x7fbcbf330bd0_0;
    %load/vec4 v0x7fbcbf330c90_0;
    %xor;
    %store/vec4 v0x7fbcbf330d40_0, 0, 32;
    %jmp T_11.13;
T_11.5 ;
    %load/vec4 v0x7fbcbf330bd0_0;
    %ix/getv 4, v0x7fbcbf330c90_0;
    %shiftl 4;
    %store/vec4 v0x7fbcbf330d40_0, 0, 32;
    %jmp T_11.13;
T_11.6 ;
    %load/vec4 v0x7fbcbf330bd0_0;
    %ix/getv 4, v0x7fbcbf330c90_0;
    %shiftr 4;
    %store/vec4 v0x7fbcbf330d40_0, 0, 32;
    %jmp T_11.13;
T_11.7 ;
    %load/vec4 v0x7fbcbf330bd0_0;
    %load/vec4 v0x7fbcbf330c90_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fbcbf330d40_0, 0, 32;
    %jmp T_11.13;
T_11.8 ;
    %load/vec4 v0x7fbcbf330bd0_0;
    %load/vec4 v0x7fbcbf330c90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fbcbf330d40_0, 0, 32;
    %load/vec4 v0x7fbcbf330d40_0;
    %pad/u 1;
    %store/vec4 v0x7fbcbf330e00_0, 0, 1;
    %jmp T_11.13;
T_11.9 ;
    %load/vec4 v0x7fbcbf330c90_0;
    %load/vec4 v0x7fbcbf330bd0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x7fbcbf330d40_0, 0, 32;
    %jmp T_11.13;
T_11.10 ;
    %load/vec4 v0x7fbcbf330bd0_0;
    %load/vec4 v0x7fbcbf330c90_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x7fbcbf330d40_0, 0, 32;
    %load/vec4 v0x7fbcbf330d40_0;
    %pad/u 1;
    %store/vec4 v0x7fbcbf330e00_0, 0, 1;
    %jmp T_11.13;
T_11.11 ;
    %load/vec4 v0x7fbcbf330bd0_0;
    %load/vec4 v0x7fbcbf330c90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fbcbf330d40_0, 0, 32;
    %load/vec4 v0x7fbcbf330d40_0;
    %pad/u 1;
    %store/vec4 v0x7fbcbf330e00_0, 0, 1;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x7fbcbf330c90_0;
    %load/vec4 v0x7fbcbf330bd0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x7fbcbf330d40_0, 0, 32;
    %load/vec4 v0x7fbcbf330d40_0;
    %pad/u 1;
    %store/vec4 v0x7fbcbf330e00_0, 0, 1;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fbcbf337610;
T_12 ;
    %wait E_0x7fbcbf337830;
    %load/vec4 v0x7fbcbf337880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fbcbf337930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fbcbf3379d0_0;
    %store/vec4 v0x7fbcbf337b20_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fbcbf3379d0_0;
    %load/vec4 v0x7fbcbf337a80_0;
    %add;
    %store/vec4 v0x7fbcbf337b20_0, 0, 32;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fbcbf337b20_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fbcbf3051e0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbcbf33d690_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbcbf33d690_0, 0, 1;
    %delay 5000, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fbcbf3051e0;
T_14 ;
    %vpi_call 2 72 "$readmemh", "./Dmem.dat", v0x7fbcbf33caf0 {0 0 0};
    %vpi_call 2 73 "$readmemh", "./Imem.dat", v0x7fbcbf33cb80 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf33d2e0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fbcbf33d390_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbcbf33c760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbcbf33c6d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf33c910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf33c7f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf33c880_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbcbf33d830_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbcbf33d830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbcbf33d830_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fbcbf3051e0;
T_15 ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbcbf33d7a0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x7fbcbf33d7a0_0;
    %cmpi/s 1000000000, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0x7fbcbf33b6d0_0;
    %store/vec4 v0x7fbcbf33d020_0, 0, 32;
    %fork TD_top_test.fetch_task1, S_0x7fbcbf320ec0;
    %join;
    %load/vec4 v0x7fbcbf33b4e0_0;
    %store/vec4 v0x7fbcbf33cd20_0, 0, 32;
    %fork TD_top_test.load_task1, S_0x7fbcbf321030;
    %join;
    %fork TD_top_test.store_task1, S_0x7fbcbf3211a0;
    %join;
    %delay 10000, 0;
    %release/net v0x7fbcbf33cc10_0, 0, 32;
    %load/vec4 v0x7fbcbf33d7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbcbf33d7a0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 2 109 "$display", "\012Reach IN_TOTAL." {0 0 0};
    %fork TD_top_test.dump_task1, S_0x7fbcbf320d50;
    %join;
    %vpi_call 2 113 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fbcbf3051e0;
T_16 ;
    %vpi_call 2 119 "$monitor", $stime, " PC=%h INST=%h", v0x7fbcbf33cf00_0, v0x7fbcbf33cf90_0 {0 0 0};
    %vpi_call 2 121 "$dumpfile", "top_test.vcd" {0 0 0};
    %vpi_call 2 122 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbcbf321310 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "test/top_test.v";
    "data_path/top.v";
    "data_path/ctrl_datapath.v";
    "ALU/adder.v";
    "ALU/ALU.v";
    "ALU/extend.v";
    "other/mux.v";
    "data_path/pc_ff.v";
    "modules/rf32x32.v";
    "modules/DW_ram_2r_w_s_dff.v";
    "ALU/utype_alu.v";
    "decoder/decoder.v";
    "decoder/signal_controller.v";
    "decoder/inst_decoder.v";
