{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 26 18:58:14 2015 " "Info: Processing started: Thu Feb 26 18:58:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sync_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_rom " "Info: Found entity 1: sync_rom" {  } { { "sync_rom.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/sync_rom.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/I2C_AV_Config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_PLL " "Info: Found entity 1: Audio_PLL" {  } { { "Audio_PLL.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Audio_PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_dac_adc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC_ADC " "Info: Found entity 1: AUDIO_DAC_ADC" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/AUDIO_DAC_ADC.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_clock_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Clock_FIFO " "Info: Found entity 1: Dual_Clock_FIFO" {  } { { "Dual_Clock_FIFO.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Dual_Clock_FIFO.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_signals.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Signals " "Info: Found entity 1: Clock_Signals" {  } { { "Clock_Signals.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Clock_Signals.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pixel_Buffer " "Info: Found entity 1: Pixel_Buffer" {  } { { "Pixel_Buffer.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_buffer_dma.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pixel_Buffer_DMA " "Info: Found entity 1: Pixel_Buffer_DMA" {  } { { "Pixel_Buffer_DMA.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer_DMA.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_rgb_resampler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pixel_RGB_Resampler " "Info: Found entity 1: Pixel_RGB_Resampler" {  } { { "Pixel_RGB_Resampler.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_RGB_Resampler.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/VGA_Controller.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFSR_attack_decay.v(42) " "Warning (10268): Verilog HDL information at LFSR_attack_decay.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "LFSR_attack_decay.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/LFSR_attack_decay.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_attack_decay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lfsr_attack_decay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_attack_decay " "Info: Found entity 1: LFSR_attack_decay" {  } { { "LFSR_attack_decay.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/LFSR_attack_decay.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Info: Found entity 1: DDS" {  } { { "DDS.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/DDS.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "example_4_video_in.v 1 1 " "Warning: Using design file example_4_video_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Example_4_Video_In " "Info: Found entity 1: Example_4_Video_In" {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "audio_inL example_4_video_in.v(101) " "Warning (10236): Verilog HDL Implicit Net warning at example_4_video_in.v(101): created implicit net for \"audio_inL\"" {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "audio_inR example_4_video_in.v(102) " "Warning (10236): Verilog HDL Implicit Net warning at example_4_video_in.v(102): created implicit net for \"audio_inR\"" {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Example_4_Video_In " "Info: Elaborating entity \"Example_4_Video_In\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK example_4_video_in.v(27) " "Warning (10665): Bidirectional port \"AUD_DACLRCK\" at example_4_video_in.v(27) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 27 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "video_system.v 33 33 " "Warning: Using design file video_system.v, which is not specified as a design file for the current project, but contains definitions for 33 design units and 33 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_jtag_debug_module_arbitrator " "Info: Found entity 1: CPU_jtag_debug_module_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module " "Info: Found entity 2: jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 460 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module " "Info: Found entity 3: pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 508 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 CPU_data_master_arbitrator " "Info: Found entity 4: CPU_data_master_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 556 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 CPU_instruction_master_arbitrator " "Info: Found entity 5: CPU_instruction_master_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 970 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 Clock_Signals_avalon_clocks_slave_arbitrator " "Info: Found entity 6: Clock_Signals_avalon_clocks_slave_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 1112 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 Dual_Clock_FIFO_avalon_dc_buffer_sink_arbitrator " "Info: Found entity 7: Dual_Clock_FIFO_avalon_dc_buffer_sink_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 1377 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 Dual_Clock_FIFO_avalon_dc_buffer_source_arbitrator " "Info: Found entity 8: Dual_Clock_FIFO_avalon_dc_buffer_source_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 1441 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 Onchip_Memory_s1_arbitrator " "Info: Found entity 9: Onchip_Memory_s1_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 1481 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module " "Info: Found entity 10: rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 1950 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module " "Info: Found entity 11: rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 2111 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 Pixel_Buffer_avalon_sram_slave_arbitrator " "Info: Found entity 12: Pixel_Buffer_avalon_sram_slave_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 2272 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 Pixel_Buffer_DMA_avalon_control_slave_arbitrator " "Info: Found entity 13: Pixel_Buffer_DMA_avalon_control_slave_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 2770 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator " "Info: Found entity 14: Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 3074 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 Pixel_Buffer_DMA_avalon_pixel_source_arbitrator " "Info: Found entity 15: Pixel_Buffer_DMA_avalon_pixel_source_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 3260 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 Pixel_RGB_Resampler_avalon_rgb_sink_arbitrator " "Info: Found entity 16: Pixel_RGB_Resampler_avalon_rgb_sink_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 3300 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 Pixel_RGB_Resampler_avalon_rgb_source_arbitrator " "Info: Found entity 17: Pixel_RGB_Resampler_avalon_rgb_source_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 3370 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 VGA_Controller_avalon_vga_sink_arbitrator " "Info: Found entity 18: VGA_Controller_avalon_vga_sink_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 3410 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 Video_System_clock_0_in_arbitrator " "Info: Found entity 19: Video_System_clock_0_in_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 3480 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 Video_System_clock_0_out_arbitrator " "Info: Found entity 20: Video_System_clock_0_out_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 3802 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 Video_System_clock_1_in_arbitrator " "Info: Found entity 21: Video_System_clock_1_in_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 3984 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 Video_System_clock_1_out_arbitrator " "Info: Found entity 22: Video_System_clock_1_out_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 4288 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 Video_System_clock_2_in_arbitrator " "Info: Found entity 23: Video_System_clock_2_in_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 4496 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 Video_System_clock_2_out_arbitrator " "Info: Found entity 24: Video_System_clock_2_out_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 4800 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 Video_System_clock_3_in_arbitrator " "Info: Found entity 25: Video_System_clock_3_in_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 5006 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 Video_System_clock_3_out_arbitrator " "Info: Found entity 26: Video_System_clock_3_out_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 5310 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 jtag_uart_0_avalon_jtag_slave_arbitrator " "Info: Found entity 27: jtag_uart_0_avalon_jtag_slave_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 5516 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 pio_0_s1_arbitrator " "Info: Found entity 28: pio_0_s1_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 5823 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 sound_s1_arbitrator " "Info: Found entity 29: sound_s1_arbitrator" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 6100 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 Video_System_reset_sys_clk_domain_synch_module " "Info: Found entity 30: Video_System_reset_sys_clk_domain_synch_module" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 6369 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 Video_System_reset_clk_domain_synch_module " "Info: Found entity 31: Video_System_reset_clk_domain_synch_module" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 6417 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 Video_System_reset_vga_clk_domain_synch_module " "Info: Found entity 32: Video_System_reset_vga_clk_domain_synch_module" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 6465 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 Video_System " "Info: Found entity 33: Video_System" {  } { { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 6513 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System Video_System:Video_System_inst " "Info: Elaborating entity \"Video_System\" for hierarchy \"Video_System:Video_System_inst\"" {  } { { "example_4_video_in.v" "Video_System_inst" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jtag_debug_module_arbitrator Video_System:Video_System_inst\|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module " "Info: Elaborating entity \"CPU_jtag_debug_module_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module\"" {  } { { "video_system.v" "the_CPU_jtag_debug_module" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 6934 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_data_master_arbitrator Video_System:Video_System_inst\|CPU_data_master_arbitrator:the_CPU_data_master " "Info: Elaborating entity \"CPU_data_master_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|CPU_data_master_arbitrator:the_CPU_data_master\"" {  } { { "video_system.v" "the_CPU_data_master" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7013 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module Video_System:Video_System_inst\|CPU_data_master_arbitrator:the_CPU_data_master\|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master " "Info: Elaborating entity \"jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module\" for hierarchy \"Video_System:Video_System_inst\|CPU_data_master_arbitrator:the_CPU_data_master\|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master\"" {  } { { "video_system.v" "jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 913 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module Video_System:Video_System_inst\|CPU_data_master_arbitrator:the_CPU_data_master\|pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module:pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master " "Info: Elaborating entity \"pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module\" for hierarchy \"Video_System:Video_System_inst\|CPU_data_master_arbitrator:the_CPU_data_master\|pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module:pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master\"" {  } { { "video_system.v" "pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 956 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_instruction_master_arbitrator Video_System:Video_System_inst\|CPU_instruction_master_arbitrator:the_CPU_instruction_master " "Info: Elaborating entity \"CPU_instruction_master_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|CPU_instruction_master_arbitrator:the_CPU_instruction_master\"" {  } { { "video_system.v" "the_CPU_instruction_master" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7036 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.v 22 22 " "Warning: Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 22 design units and 22 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_register_bank_a_module " "Info: Found entity 1: CPU_register_bank_a_module" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 CPU_register_bank_b_module " "Info: Found entity 2: CPU_register_bank_b_module" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 CPU_nios2_oci_debug " "Info: Found entity 3: CPU_nios2_oci_debug" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 CPU_ociram_lpm_dram_bdp_component_module " "Info: Found entity 4: CPU_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 275 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 CPU_nios2_ocimem " "Info: Found entity 5: CPU_nios2_ocimem" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 368 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 CPU_nios2_avalon_reg " "Info: Found entity 6: CPU_nios2_avalon_reg" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 514 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 CPU_nios2_oci_break " "Info: Found entity 7: CPU_nios2_oci_break" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 608 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 CPU_nios2_oci_xbrk " "Info: Found entity 8: CPU_nios2_oci_xbrk" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 902 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 CPU_nios2_oci_dbrk " "Info: Found entity 9: CPU_nios2_oci_dbrk" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1108 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 CPU_nios2_oci_itrace " "Info: Found entity 10: CPU_nios2_oci_itrace" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1294 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 CPU_nios2_oci_td_mode " "Info: Found entity 11: CPU_nios2_oci_td_mode" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1533 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 CPU_nios2_oci_dtrace " "Info: Found entity 12: CPU_nios2_oci_dtrace" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1600 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 CPU_nios2_oci_compute_tm_count " "Info: Found entity 13: CPU_nios2_oci_compute_tm_count" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1694 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 CPU_nios2_oci_fifowp_inc " "Info: Found entity 14: CPU_nios2_oci_fifowp_inc" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1765 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 CPU_nios2_oci_fifocount_inc " "Info: Found entity 15: CPU_nios2_oci_fifocount_inc" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1807 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 CPU_nios2_oci_fifo " "Info: Found entity 16: CPU_nios2_oci_fifo" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1853 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 CPU_nios2_oci_pib " "Info: Found entity 17: CPU_nios2_oci_pib" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2358 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 CPU_traceram_lpm_dram_bdp_component_module " "Info: Found entity 18: CPU_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2426 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 CPU_nios2_oci_im " "Info: Found entity 19: CPU_nios2_oci_im" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2515 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 CPU_nios2_performance_monitors " "Info: Found entity 20: CPU_nios2_performance_monitors" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2652 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 CPU_nios2_oci " "Info: Found entity 21: CPU_nios2_oci" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2668 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 CPU " "Info: Found entity 22: CPU" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3106 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1501) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1501): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1501 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1503) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1503): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1503 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1659) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1659): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1659 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2578) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(2578): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2578 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU Video_System:Video_System_inst\|CPU:the_CPU " "Info: Elaborating entity \"CPU\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\"" {  } { { "video_system.v" "the_CPU" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.v 1 1 " "Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_test_bench " "Info: Found entity 1: CPU_test_bench" {  } { { "cpu_test_bench.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_test_bench Video_System:Video_System_inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench " "Info: Elaborating entity \"CPU_test_bench\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\"" {  } { { "cpu.v" "the_CPU_test_bench" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3779 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_register_bank_a_module Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_a_module:CPU_register_bank_a " "Info: Elaborating entity \"CPU_register_bank_a_module\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_a_module:CPU_register_bank_a\"" {  } { { "cpu.v" "CPU_register_bank_a" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4262 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_a_module:CPU_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_a_module:CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_a_module:CPU_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_a_module:CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 55 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_a_module:CPU_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_a_module:CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"CPU_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 55 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2bf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2bf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2bf1 " "Info: Found entity 1: altsyncram_2bf1" {  } { { "db/altsyncram_2bf1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_2bf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2bf1 Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_a_module:CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2bf1:auto_generated " "Info: Elaborating entity \"altsyncram_2bf1\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_a_module:CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_register_bank_b_module Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_b_module:CPU_register_bank_b " "Info: Elaborating entity \"CPU_register_bank_b_module\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_b_module:CPU_register_bank_b\"" {  } { { "cpu.v" "CPU_register_bank_b" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_b_module:CPU_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_b_module:CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_b_module:CPU_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_b_module:CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 118 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_b_module:CPU_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_b_module:CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"CPU_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 118 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3bf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3bf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3bf1 " "Info: Found entity 1: altsyncram_3bf1" {  } { { "db/altsyncram_3bf1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_3bf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3bf1 Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_b_module:CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3bf1:auto_generated " "Info: Elaborating entity \"altsyncram_3bf1\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_register_bank_b_module:CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci " "Info: Elaborating entity \"CPU_nios2_oci\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\"" {  } { { "cpu.v" "the_CPU_nios2_oci" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci_debug Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug " "Info: Elaborating entity \"CPU_nios2_oci_debug\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug\"" {  } { { "cpu.v" "the_CPU_nios2_oci_debug" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2839 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_ocimem Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_ocimem:the_CPU_nios2_ocimem " "Info: Elaborating entity \"CPU_nios2_ocimem\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_ocimem:the_CPU_nios2_ocimem\"" {  } { { "cpu.v" "the_CPU_nios2_ocimem" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2859 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_ociram_lpm_dram_bdp_component_module Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_ocimem:the_CPU_nios2_ocimem\|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"CPU_ociram_lpm_dram_bdp_component_module\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_ocimem:the_CPU_nios2_ocimem\|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "CPU_ociram_lpm_dram_bdp_component" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 481 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_ocimem:the_CPU_nios2_ocimem\|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_ocimem:the_CPU_nios2_ocimem\|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 329 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_ocimem:the_CPU_nios2_ocimem\|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_ocimem:the_CPU_nios2_ocimem\|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 329 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_ocimem:the_CPU_nios2_ocimem\|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_ocimem:the_CPU_nios2_ocimem\|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"CPU_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 329 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f572.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f572 " "Info: Found entity 1: altsyncram_f572" {  } { { "db/altsyncram_f572.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_f572.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f572 Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_ocimem:the_CPU_nios2_ocimem\|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated " "Info: Elaborating entity \"altsyncram_f572\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_ocimem:the_CPU_nios2_ocimem\|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_avalon_reg Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg " "Info: Elaborating entity \"CPU_nios2_avalon_reg\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg\"" {  } { { "cpu.v" "the_CPU_nios2_avalon_reg" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2879 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci_break Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_break:the_CPU_nios2_oci_break " "Info: Elaborating entity \"CPU_nios2_oci_break\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_break:the_CPU_nios2_oci_break\"" {  } { { "cpu.v" "the_CPU_nios2_oci_break" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2910 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci_xbrk Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk " "Info: Elaborating entity \"CPU_nios2_oci_xbrk\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk\"" {  } { { "cpu.v" "the_CPU_nios2_oci_xbrk" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2931 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci_dbrk Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk " "Info: Elaborating entity \"CPU_nios2_oci_dbrk\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk\"" {  } { { "cpu.v" "the_CPU_nios2_oci_dbrk" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2957 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci_itrace Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace " "Info: Elaborating entity \"CPU_nios2_oci_itrace\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\"" {  } { { "cpu.v" "the_CPU_nios2_oci_itrace" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2976 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci_dtrace Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace " "Info: Elaborating entity \"CPU_nios2_oci_dtrace\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace\"" {  } { { "cpu.v" "the_CPU_nios2_oci_dtrace" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2991 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci_td_mode Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace\|CPU_nios2_oci_td_mode:CPU_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"CPU_nios2_oci_td_mode\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace\|CPU_nios2_oci_td_mode:CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.v" "CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1648 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci_fifo Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo " "Info: Elaborating entity \"CPU_nios2_oci_fifo\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo\"" {  } { { "cpu.v" "the_CPU_nios2_oci_fifo" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3010 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci_compute_tm_count Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo\|CPU_nios2_oci_compute_tm_count:CPU_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"CPU_nios2_oci_compute_tm_count\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo\|CPU_nios2_oci_compute_tm_count:CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.v" "CPU_nios2_oci_compute_tm_count_tm_count" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1980 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci_fifowp_inc Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo\|CPU_nios2_oci_fifowp_inc:CPU_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"CPU_nios2_oci_fifowp_inc\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo\|CPU_nios2_oci_fifowp_inc:CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.v" "CPU_nios2_oci_fifowp_inc_fifowp" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 1990 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci_fifocount_inc Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo\|CPU_nios2_oci_fifocount_inc:CPU_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"CPU_nios2_oci_fifocount_inc\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo\|CPU_nios2_oci_fifocount_inc:CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.v" "CPU_nios2_oci_fifocount_inc_fifocount" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2000 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_oci_test_bench.v 1 1 " "Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_oci_test_bench " "Info: Found entity 1: CPU_oci_test_bench" {  } { { "cpu_oci_test_bench.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_oci_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_oci_test_bench Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo\|CPU_oci_test_bench:the_CPU_oci_test_bench " "Info: Elaborating entity \"CPU_oci_test_bench\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo\|CPU_oci_test_bench:the_CPU_oci_test_bench\"" {  } { { "cpu.v" "the_CPU_oci_test_bench" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2009 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci_pib Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_pib:the_CPU_nios2_oci_pib " "Info: Elaborating entity \"CPU_nios2_oci_pib\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_pib:the_CPU_nios2_oci_pib\"" {  } { { "cpu.v" "the_CPU_nios2_oci_pib" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3020 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_oci_im Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im " "Info: Elaborating entity \"CPU_nios2_oci_im\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\"" {  } { { "cpu.v" "the_CPU_nios2_oci_im" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_traceram_lpm_dram_bdp_component_module Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"CPU_traceram_lpm_dram_bdp_component_module\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "CPU_traceram_lpm_dram_bdp_component" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Info: Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Info: Elaborating entity \"altsyncram_0a02\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_jtag_debug_module_wrapper " "Info: Found entity 1: CPU_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jtag_debug_module_wrapper Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper " "Info: Elaborating entity \"CPU_jtag_debug_module_wrapper\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\"" {  } { { "cpu.v" "the_CPU_jtag_debug_module_wrapper" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3084 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_jtag_debug_module_tck " "Info: Found entity 1: CPU_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jtag_debug_module_tck Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck " "Info: Elaborating entity \"CPU_jtag_debug_module_tck\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_CPU_jtag_debug_module_tck" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_tck.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_jtag_debug_module_sysclk " "Info: Found entity 1: CPU_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jtag_debug_module_sysclk Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk " "Info: Elaborating entity \"CPU_jtag_debug_module_sysclk\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_CPU_jtag_debug_module_sysclk" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "CPU_jtag_debug_module_phy" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy " "Info: Instantiated megafunction \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Signals_avalon_clocks_slave_arbitrator Video_System:Video_System_inst\|Clock_Signals_avalon_clocks_slave_arbitrator:the_Clock_Signals_avalon_clocks_slave " "Info: Elaborating entity \"Clock_Signals_avalon_clocks_slave_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Clock_Signals_avalon_clocks_slave_arbitrator:the_Clock_Signals_avalon_clocks_slave\"" {  } { { "video_system.v" "the_Clock_Signals_avalon_clocks_slave" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7081 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Signals Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals " "Info: Elaborating entity \"Clock_Signals\" for hierarchy \"Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals\"" {  } { { "video_system.v" "the_Clock_Signals" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7096 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "audio_clk_locked Clock_Signals.v(99) " "Warning (10858): Verilog HDL warning at Clock_Signals.v(99): object audio_clk_locked used but never assigned" {  } { { "Clock_Signals.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Clock_Signals.v" 99 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_clk_locked 0 Clock_Signals.v(99) " "Warning (10030): Net \"audio_clk_locked\" at Clock_Signals.v(99) has no driver or initial value, using a default initial value '0'" {  } { { "Clock_Signals.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Clock_Signals.v" 99 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals\|altpll:DE_Clock_Generator_System " "Info: Elaborating entity \"altpll\" for hierarchy \"Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals\|altpll:DE_Clock_Generator_System\"" {  } { { "Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Clock_Signals.v" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals\|altpll:DE_Clock_Generator_System " "Info: Elaborated megafunction instantiation \"Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals\|altpll:DE_Clock_Generator_System\"" {  } { { "Clock_Signals.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Clock_Signals.v" 163 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals\|altpll:DE_Clock_Generator_System " "Info: Instantiated megafunction \"Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Info: Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Info: Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Info: Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Info: Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Info: Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Info: Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Info: Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Info: Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Clock_Signals.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Clock_Signals.v" 163 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_6rb2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_6rb2 " "Info: Found entity 1: altpll_6rb2" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altpll_6rb2.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_6rb2 Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated " "Info: Elaborating entity \"altpll_6rb2\" for hierarchy \"Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dual_Clock_FIFO_avalon_dc_buffer_sink_arbitrator Video_System:Video_System_inst\|Dual_Clock_FIFO_avalon_dc_buffer_sink_arbitrator:the_Dual_Clock_FIFO_avalon_dc_buffer_sink " "Info: Elaborating entity \"Dual_Clock_FIFO_avalon_dc_buffer_sink_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO_avalon_dc_buffer_sink_arbitrator:the_Dual_Clock_FIFO_avalon_dc_buffer_sink\"" {  } { { "video_system.v" "the_Dual_Clock_FIFO_avalon_dc_buffer_sink" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dual_Clock_FIFO_avalon_dc_buffer_source_arbitrator Video_System:Video_System_inst\|Dual_Clock_FIFO_avalon_dc_buffer_source_arbitrator:the_Dual_Clock_FIFO_avalon_dc_buffer_source " "Info: Elaborating entity \"Dual_Clock_FIFO_avalon_dc_buffer_source_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO_avalon_dc_buffer_source_arbitrator:the_Dual_Clock_FIFO_avalon_dc_buffer_source\"" {  } { { "video_system.v" "the_Dual_Clock_FIFO_avalon_dc_buffer_source" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dual_Clock_FIFO Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO " "Info: Elaborating entity \"Dual_Clock_FIFO\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\"" {  } { { "video_system.v" "the_Dual_Clock_FIFO" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\"" {  } { { "Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Dual_Clock_FIFO.v" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO " "Info: Elaborated megafunction instantiation \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\"" {  } { { "Dual_Clock_FIFO.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Dual_Clock_FIFO.v" 169 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO " "Info: Instantiated megafunction \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dual_Clock_FIFO.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Dual_Clock_FIFO.v" 169 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3uj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_3uj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3uj1 " "Info: Found entity 1: dcfifo_3uj1" {  } { { "db/dcfifo_3uj1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3uj1 Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated " "Info: Elaborating entity \"dcfifo_3uj1\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Info: Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_3uj1.tdf" "wrptr_g_gray2bin" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Info: Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_graycounter_qn6.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_qn6\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_3uj1.tdf" "rdptr_g1p" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Info: Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_graycounter_m5c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_m5c\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_3uj1.tdf" "wrptr_g1p" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_l5c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_l5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_l5c " "Info: Found entity 1: a_graycounter_l5c" {  } { { "db/a_graycounter_l5c.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_graycounter_l5c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_l5c Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|a_graycounter_l5c:wrptr_gp " "Info: Elaborating entity \"a_graycounter_l5c\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|a_graycounter_l5c:wrptr_gp\"" {  } { { "db/dcfifo_3uj1.tdf" "wrptr_gp" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pou.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pou " "Info: Found entity 1: altsyncram_pou" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_pou.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pou Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram " "Info: Elaborating entity \"altsyncram_pou\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\"" {  } { { "db/dcfifo_3uj1.tdf" "fifo_ram" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_26d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_26d " "Info: Found entity 1: alt_synch_pipe_26d" {  } { { "db/alt_synch_pipe_26d.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/alt_synch_pipe_26d.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_26d Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_26d\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\"" {  } { { "db/dcfifo_3uj1.tdf" "rs_dgwp" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 76 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Info: Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\|dffpipe_1v8:dffpipe15 " "Info: Elaborating entity \"dffpipe_1v8\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\|dffpipe_1v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_26d.tdf" "dffpipe15" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/alt_synch_pipe_26d.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Info: Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|dffpipe_0v8:ws_brp " "Info: Elaborating entity \"dffpipe_0v8\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_3uj1.tdf" "ws_brp" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_36d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_36d " "Info: Found entity 1: alt_synch_pipe_36d" {  } { { "db/alt_synch_pipe_36d.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/alt_synch_pipe_36d.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_36d Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_36d\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\"" {  } { { "db/dcfifo_3uj1.tdf" "ws_dgrp" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Info: Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\|dffpipe_2v8:dffpipe19 " "Info: Elaborating entity \"dffpipe_2v8\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\|dffpipe_2v8:dffpipe19\"" {  } { { "db/alt_synch_pipe_36d.tdf" "dffpipe19" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/alt_synch_pipe_36d.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Info: Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/cmpr_a66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_a66\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3uj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 83 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Info: Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/mux_j28.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_j28\" for hierarchy \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3uj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 91 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Onchip_Memory_s1_arbitrator Video_System:Video_System_inst\|Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1 " "Info: Elaborating entity \"Onchip_Memory_s1_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1\"" {  } { { "video_system.v" "the_Onchip_Memory_s1" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_memory.v 1 1 " "Warning: Using design file onchip_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Onchip_Memory " "Info: Found entity 1: Onchip_Memory" {  } { { "onchip_memory.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/onchip_memory.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Onchip_Memory Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory " "Info: Elaborating entity \"Onchip_Memory\" for hierarchy \"Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory\"" {  } { { "video_system.v" "the_Onchip_Memory" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory.v" "the_altsyncram" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/onchip_memory.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/onchip_memory.v" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Onchip_Memory.hex " "Info: Parameter \"init_file\" = \"Onchip_Memory.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 100000 " "Info: Parameter \"maximum_depth\" = \"100000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 100000 " "Info: Parameter \"numwords_a\" = \"100000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Info: Parameter \"widthad_a\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "onchip_memory.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/onchip_memory.v" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7c1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7c1 " "Info: Found entity 1: altsyncram_r7c1" {  } { { "db/altsyncram_r7c1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_r7c1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r7c1 Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated " "Info: Elaborating entity \"altsyncram_r7c1\" for hierarchy \"Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ua.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_8ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ua " "Info: Found entity 1: decode_8ua" {  } { { "db/decode_8ua.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/decode_8ua.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ua Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|decode_8ua:decode3 " "Info: Elaborating entity \"decode_8ua\" for hierarchy \"Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|decode_8ua:decode3\"" {  } { { "db/altsyncram_r7c1.tdf" "decode3" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_r7c1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5qb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5qb " "Info: Found entity 1: mux_5qb" {  } { { "db/mux_5qb.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/mux_5qb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5qb Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|mux_5qb:mux2 " "Info: Elaborating entity \"mux_5qb\" for hierarchy \"Video_System:Video_System_inst\|Onchip_Memory:the_Onchip_Memory\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|mux_5qb:mux2\"" {  } { { "db/altsyncram_r7c1.tdf" "mux2" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_r7c1.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_Buffer_avalon_sram_slave_arbitrator Video_System:Video_System_inst\|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave " "Info: Elaborating entity \"Pixel_Buffer_avalon_sram_slave_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave\"" {  } { { "video_system.v" "the_Pixel_Buffer_avalon_sram_slave" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module Video_System:Video_System_inst\|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave\|rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave " "Info: Elaborating entity \"rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave\|rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave\"" {  } { { "video_system.v" "rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 2540 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module Video_System:Video_System_inst\|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave\|rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave " "Info: Elaborating entity \"rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave\|rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave\"" {  } { { "video_system.v" "rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 2578 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_Buffer Video_System:Video_System_inst\|Pixel_Buffer:the_Pixel_Buffer " "Info: Elaborating entity \"Pixel_Buffer\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer:the_Pixel_Buffer\"" {  } { { "video_system.v" "the_Pixel_Buffer" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7245 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_Buffer_DMA_avalon_control_slave_arbitrator Video_System:Video_System_inst\|Pixel_Buffer_DMA_avalon_control_slave_arbitrator:the_Pixel_Buffer_DMA_avalon_control_slave " "Info: Elaborating entity \"Pixel_Buffer_DMA_avalon_control_slave_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_DMA_avalon_control_slave_arbitrator:the_Pixel_Buffer_DMA_avalon_control_slave\"" {  } { { "video_system.v" "the_Pixel_Buffer_DMA_avalon_control_slave" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator Video_System:Video_System_inst\|Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator:the_Pixel_Buffer_DMA_avalon_pixel_dma_master " "Info: Elaborating entity \"Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator:the_Pixel_Buffer_DMA_avalon_pixel_dma_master\"" {  } { { "video_system.v" "the_Pixel_Buffer_DMA_avalon_pixel_dma_master" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7291 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_Buffer_DMA_avalon_pixel_source_arbitrator Video_System:Video_System_inst\|Pixel_Buffer_DMA_avalon_pixel_source_arbitrator:the_Pixel_Buffer_DMA_avalon_pixel_source " "Info: Elaborating entity \"Pixel_Buffer_DMA_avalon_pixel_source_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_DMA_avalon_pixel_source_arbitrator:the_Pixel_Buffer_DMA_avalon_pixel_source\"" {  } { { "video_system.v" "the_Pixel_Buffer_DMA_avalon_pixel_source" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_Buffer_DMA Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA " "Info: Elaborating entity \"Pixel_Buffer_DMA\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\"" {  } { { "video_system.v" "the_Pixel_Buffer_DMA" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7326 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Pixel_Buffer_DMA.v(256) " "Warning (10230): Verilog HDL assignment warning at Pixel_Buffer_DMA.v(256): truncated value with size 32 to match size of target (16)" {  } { { "Pixel_Buffer_DMA.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer_DMA.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Pixel_Buffer_DMA.v(257) " "Warning (10230): Verilog HDL assignment warning at Pixel_Buffer_DMA.v(257): truncated value with size 32 to match size of target (16)" {  } { { "Pixel_Buffer_DMA.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer_DMA.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Pixel_Buffer_DMA.v(262) " "Warning (10230): Verilog HDL assignment warning at Pixel_Buffer_DMA.v(262): truncated value with size 32 to match size of target (8)" {  } { { "Pixel_Buffer_DMA.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer_DMA.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Pixel_Buffer_DMA.v(263) " "Warning (10230): Verilog HDL assignment warning at Pixel_Buffer_DMA.v(263): truncated value with size 32 to match size of target (8)" {  } { { "Pixel_Buffer_DMA.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer_DMA.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Pixel_Buffer_DMA.v(343) " "Warning (10230): Verilog HDL assignment warning at Pixel_Buffer_DMA.v(343): truncated value with size 32 to match size of target (10)" {  } { { "Pixel_Buffer_DMA.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer_DMA.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pixel_Buffer_DMA.v(357) " "Warning (10230): Verilog HDL assignment warning at Pixel_Buffer_DMA.v(357): truncated value with size 32 to match size of target (9)" {  } { { "Pixel_Buffer_DMA.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer_DMA.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer " "Info: Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\"" {  } { { "Pixel_Buffer_DMA.v" "Image_Buffer" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer_DMA.v" 414 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer " "Info: Elaborated megafunction instantiation \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\"" {  } { { "Pixel_Buffer_DMA.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer_DMA.v" 414 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer " "Info: Instantiated megafunction \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Info: Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Info: Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Info: Parameter \"lpm_width\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Pixel_Buffer_DMA.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer_DMA.v" 414 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Info: Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/scfifo_p4a1.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Info: Elaborating entity \"scfifo_p4a1\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Info: Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_es31.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Info: Elaborating entity \"a_dpfifo_es31\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/scfifo_p4a1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lh81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lh81 " "Info: Found entity 1: altsyncram_lh81" {  } { { "db/altsyncram_lh81.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_lh81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lh81 Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_lh81:FIFOram " "Info: Elaborating entity \"altsyncram_lh81\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_lh81:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_es31.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Info: Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Info: Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_es31.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Info: Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Info: Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/cntr_v9b.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Info: Elaborating entity \"cntr_v9b\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Info: Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/cntr_ca7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Info: Elaborating entity \"cntr_ca7\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Info: Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/cntr_0ab.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Info: Elaborating entity \"cntr_0ab\" for hierarchy \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_RGB_Resampler_avalon_rgb_sink_arbitrator Video_System:Video_System_inst\|Pixel_RGB_Resampler_avalon_rgb_sink_arbitrator:the_Pixel_RGB_Resampler_avalon_rgb_sink " "Info: Elaborating entity \"Pixel_RGB_Resampler_avalon_rgb_sink_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Pixel_RGB_Resampler_avalon_rgb_sink_arbitrator:the_Pixel_RGB_Resampler_avalon_rgb_sink\"" {  } { { "video_system.v" "the_Pixel_RGB_Resampler_avalon_rgb_sink" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7343 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_RGB_Resampler_avalon_rgb_source_arbitrator Video_System:Video_System_inst\|Pixel_RGB_Resampler_avalon_rgb_source_arbitrator:the_Pixel_RGB_Resampler_avalon_rgb_source " "Info: Elaborating entity \"Pixel_RGB_Resampler_avalon_rgb_source_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Pixel_RGB_Resampler_avalon_rgb_source_arbitrator:the_Pixel_RGB_Resampler_avalon_rgb_source\"" {  } { { "video_system.v" "the_Pixel_RGB_Resampler_avalon_rgb_source" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7355 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_RGB_Resampler Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler " "Info: Elaborating entity \"Pixel_RGB_Resampler\" for hierarchy \"Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\"" {  } { { "video_system.v" "the_Pixel_RGB_Resampler" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7371 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Pixel_RGB_Resampler.v(125) " "Warning (10036): Verilog HDL or VHDL warning at Pixel_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "Pixel_RGB_Resampler.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller_avalon_vga_sink_arbitrator Video_System:Video_System_inst\|VGA_Controller_avalon_vga_sink_arbitrator:the_VGA_Controller_avalon_vga_sink " "Info: Elaborating entity \"VGA_Controller_avalon_vga_sink_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|VGA_Controller_avalon_vga_sink_arbitrator:the_VGA_Controller_avalon_vga_sink\"" {  } { { "video_system.v" "the_VGA_Controller_avalon_vga_sink" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7388 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller Video_System:Video_System_inst\|VGA_Controller:the_VGA_Controller " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"Video_System:Video_System_inst\|VGA_Controller:the_VGA_Controller\"" {  } { { "video_system.v" "the_VGA_Controller" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7407 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_avalon_video_vga_timing.v 1 1 " "Warning: Using design file altera_up_avalon_video_vga_timing.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Info: Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Video_System:Video_System_inst\|VGA_Controller:the_VGA_Controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Info: Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Video_System:Video_System_inst\|VGA_Controller:the_VGA_Controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "VGA_Controller.v" "VGA_Timing" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/VGA_Controller.v" 283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_0_in_arbitrator Video_System:Video_System_inst\|Video_System_clock_0_in_arbitrator:the_Video_System_clock_0_in " "Info: Elaborating entity \"Video_System_clock_0_in_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_0_in_arbitrator:the_Video_System_clock_0_in\"" {  } { { "video_system.v" "the_Video_System_clock_0_in" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7439 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_0_out_arbitrator Video_System:Video_System_inst\|Video_System_clock_0_out_arbitrator:the_Video_System_clock_0_out " "Info: Elaborating entity \"Video_System_clock_0_out_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_0_out_arbitrator:the_Video_System_clock_0_out\"" {  } { { "video_system.v" "the_Video_System_clock_0_out" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7459 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "video_system_clock_0.v 5 5 " "Warning: Using design file video_system_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_clock_0_edge_to_pulse " "Info: Found entity 1: Video_System_clock_0_edge_to_pulse" {  } { { "video_system_clock_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_clock_0_slave_FSM " "Info: Found entity 2: Video_System_clock_0_slave_FSM" {  } { { "video_system_clock_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_clock_0_master_FSM " "Info: Found entity 3: Video_System_clock_0_master_FSM" {  } { { "video_system_clock_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_clock_0_bit_pipe " "Info: Found entity 4: Video_System_clock_0_bit_pipe" {  } { { "video_system_clock_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Video_System_clock_0 " "Info: Found entity 5: Video_System_clock_0" {  } { { "video_system_clock_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_0.v(98) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_0.v(98): conditional expression evaluates to a constant" {  } { { "video_system_clock_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_0.v(107) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_0.v(107): conditional expression evaluates to a constant" {  } { { "video_system_clock_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_0.v(116) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_0.v(116): conditional expression evaluates to a constant" {  } { { "video_system_clock_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_0.v(245) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_0.v(245): conditional expression evaluates to a constant" {  } { { "video_system_clock_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_0.v(254) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_0.v(254): conditional expression evaluates to a constant" {  } { { "video_system_clock_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_0.v(263) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_0.v(263): conditional expression evaluates to a constant" {  } { { "video_system_clock_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_0.v(272) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_0.v(272): conditional expression evaluates to a constant" {  } { { "video_system_clock_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_0.v(281) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_0.v(281): conditional expression evaluates to a constant" {  } { { "video_system_clock_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_0 Video_System:Video_System_inst\|Video_System_clock_0:the_Video_System_clock_0 " "Info: Elaborating entity \"Video_System_clock_0\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_0:the_Video_System_clock_0\"" {  } { { "video_system.v" "the_Video_System_clock_0" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7483 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_0_edge_to_pulse Video_System:Video_System_inst\|Video_System_clock_0:the_Video_System_clock_0\|Video_System_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"Video_System_clock_0_edge_to_pulse\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_0:the_Video_System_clock_0\|Video_System_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "video_system_clock_0.v" "read_done_edge_to_pulse" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 530 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_0_slave_FSM Video_System:Video_System_inst\|Video_System_clock_0:the_Video_System_clock_0\|Video_System_clock_0_slave_FSM:slave_FSM " "Info: Elaborating entity \"Video_System_clock_0_slave_FSM\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_0:the_Video_System_clock_0\|Video_System_clock_0_slave_FSM:slave_FSM\"" {  } { { "video_system_clock_0.v" "slave_FSM" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 553 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_0_master_FSM Video_System:Video_System_inst\|Video_System_clock_0:the_Video_System_clock_0\|Video_System_clock_0_master_FSM:master_FSM " "Info: Elaborating entity \"Video_System_clock_0_master_FSM\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_0:the_Video_System_clock_0\|Video_System_clock_0_master_FSM:master_FSM\"" {  } { { "video_system_clock_0.v" "master_FSM" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 605 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_0_bit_pipe Video_System:Video_System_inst\|Video_System_clock_0:the_Video_System_clock_0\|Video_System_clock_0_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"Video_System_clock_0_bit_pipe\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_0:the_Video_System_clock_0\|Video_System_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "video_system_clock_0.v" "endofpacket_bit_pipe" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v" 616 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_1_in_arbitrator Video_System:Video_System_inst\|Video_System_clock_1_in_arbitrator:the_Video_System_clock_1_in " "Info: Elaborating entity \"Video_System_clock_1_in_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_1_in_arbitrator:the_Video_System_clock_1_in\"" {  } { { "video_system.v" "the_Video_System_clock_1_in" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7513 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_1_out_arbitrator Video_System:Video_System_inst\|Video_System_clock_1_out_arbitrator:the_Video_System_clock_1_out " "Info: Elaborating entity \"Video_System_clock_1_out_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_1_out_arbitrator:the_Video_System_clock_1_out\"" {  } { { "video_system.v" "the_Video_System_clock_1_out" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7535 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "video_system_clock_1.v 5 5 " "Warning: Using design file video_system_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_clock_1_edge_to_pulse " "Info: Found entity 1: Video_System_clock_1_edge_to_pulse" {  } { { "video_system_clock_1.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_clock_1_slave_FSM " "Info: Found entity 2: Video_System_clock_1_slave_FSM" {  } { { "video_system_clock_1.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_clock_1_master_FSM " "Info: Found entity 3: Video_System_clock_1_master_FSM" {  } { { "video_system_clock_1.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_clock_1_bit_pipe " "Info: Found entity 4: Video_System_clock_1_bit_pipe" {  } { { "video_system_clock_1.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Video_System_clock_1 " "Info: Found entity 5: Video_System_clock_1" {  } { { "video_system_clock_1.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_1.v(98) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_1.v(98): conditional expression evaluates to a constant" {  } { { "video_system_clock_1.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_1.v(107) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_1.v(107): conditional expression evaluates to a constant" {  } { { "video_system_clock_1.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_1.v(116) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_1.v(116): conditional expression evaluates to a constant" {  } { { "video_system_clock_1.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_1.v(245) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_1.v(245): conditional expression evaluates to a constant" {  } { { "video_system_clock_1.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_1.v(254) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_1.v(254): conditional expression evaluates to a constant" {  } { { "video_system_clock_1.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_1.v(263) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_1.v(263): conditional expression evaluates to a constant" {  } { { "video_system_clock_1.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_1.v(272) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_1.v(272): conditional expression evaluates to a constant" {  } { { "video_system_clock_1.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_1.v(281) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_1.v(281): conditional expression evaluates to a constant" {  } { { "video_system_clock_1.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_1 Video_System:Video_System_inst\|Video_System_clock_1:the_Video_System_clock_1 " "Info: Elaborating entity \"Video_System_clock_1\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_1:the_Video_System_clock_1\"" {  } { { "video_system.v" "the_Video_System_clock_1" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7561 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_1_edge_to_pulse Video_System:Video_System_inst\|Video_System_clock_1:the_Video_System_clock_1\|Video_System_clock_1_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"Video_System_clock_1_edge_to_pulse\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_1:the_Video_System_clock_1\|Video_System_clock_1_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "video_system_clock_1.v" "read_done_edge_to_pulse" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_1_slave_FSM Video_System:Video_System_inst\|Video_System_clock_1:the_Video_System_clock_1\|Video_System_clock_1_slave_FSM:slave_FSM " "Info: Elaborating entity \"Video_System_clock_1_slave_FSM\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_1:the_Video_System_clock_1\|Video_System_clock_1_slave_FSM:slave_FSM\"" {  } { { "video_system_clock_1.v" "slave_FSM" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_1_master_FSM Video_System:Video_System_inst\|Video_System_clock_1:the_Video_System_clock_1\|Video_System_clock_1_master_FSM:master_FSM " "Info: Elaborating entity \"Video_System_clock_1_master_FSM\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_1:the_Video_System_clock_1\|Video_System_clock_1_master_FSM:master_FSM\"" {  } { { "video_system_clock_1.v" "master_FSM" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_1_bit_pipe Video_System:Video_System_inst\|Video_System_clock_1:the_Video_System_clock_1\|Video_System_clock_1_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"Video_System_clock_1_bit_pipe\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_1:the_Video_System_clock_1\|Video_System_clock_1_bit_pipe:endofpacket_bit_pipe\"" {  } { { "video_system_clock_1.v" "endofpacket_bit_pipe" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_2_in_arbitrator Video_System:Video_System_inst\|Video_System_clock_2_in_arbitrator:the_Video_System_clock_2_in " "Info: Elaborating entity \"Video_System_clock_2_in_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_2_in_arbitrator:the_Video_System_clock_2_in\"" {  } { { "video_system.v" "the_Video_System_clock_2_in" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7591 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_2_out_arbitrator Video_System:Video_System_inst\|Video_System_clock_2_out_arbitrator:the_Video_System_clock_2_out " "Info: Elaborating entity \"Video_System_clock_2_out_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_2_out_arbitrator:the_Video_System_clock_2_out\"" {  } { { "video_system.v" "the_Video_System_clock_2_out" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7612 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "video_system_clock_2.v 5 5 " "Warning: Using design file video_system_clock_2.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_clock_2_edge_to_pulse " "Info: Found entity 1: Video_System_clock_2_edge_to_pulse" {  } { { "video_system_clock_2.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_clock_2_slave_FSM " "Info: Found entity 2: Video_System_clock_2_slave_FSM" {  } { { "video_system_clock_2.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_clock_2_master_FSM " "Info: Found entity 3: Video_System_clock_2_master_FSM" {  } { { "video_system_clock_2.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_clock_2_bit_pipe " "Info: Found entity 4: Video_System_clock_2_bit_pipe" {  } { { "video_system_clock_2.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Video_System_clock_2 " "Info: Found entity 5: Video_System_clock_2" {  } { { "video_system_clock_2.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_2.v(98) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_2.v(98): conditional expression evaluates to a constant" {  } { { "video_system_clock_2.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_2.v(107) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_2.v(107): conditional expression evaluates to a constant" {  } { { "video_system_clock_2.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_2.v(116) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_2.v(116): conditional expression evaluates to a constant" {  } { { "video_system_clock_2.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_2.v(245) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_2.v(245): conditional expression evaluates to a constant" {  } { { "video_system_clock_2.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_2.v(254) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_2.v(254): conditional expression evaluates to a constant" {  } { { "video_system_clock_2.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_2.v(263) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_2.v(263): conditional expression evaluates to a constant" {  } { { "video_system_clock_2.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_2.v(272) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_2.v(272): conditional expression evaluates to a constant" {  } { { "video_system_clock_2.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_2.v(281) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_2.v(281): conditional expression evaluates to a constant" {  } { { "video_system_clock_2.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_2 Video_System:Video_System_inst\|Video_System_clock_2:the_Video_System_clock_2 " "Info: Elaborating entity \"Video_System_clock_2\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_2:the_Video_System_clock_2\"" {  } { { "video_system.v" "the_Video_System_clock_2" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7638 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_2_edge_to_pulse Video_System:Video_System_inst\|Video_System_clock_2:the_Video_System_clock_2\|Video_System_clock_2_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"Video_System_clock_2_edge_to_pulse\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_2:the_Video_System_clock_2\|Video_System_clock_2_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "video_system_clock_2.v" "read_done_edge_to_pulse" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_2_slave_FSM Video_System:Video_System_inst\|Video_System_clock_2:the_Video_System_clock_2\|Video_System_clock_2_slave_FSM:slave_FSM " "Info: Elaborating entity \"Video_System_clock_2_slave_FSM\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_2:the_Video_System_clock_2\|Video_System_clock_2_slave_FSM:slave_FSM\"" {  } { { "video_system_clock_2.v" "slave_FSM" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_2_master_FSM Video_System:Video_System_inst\|Video_System_clock_2:the_Video_System_clock_2\|Video_System_clock_2_master_FSM:master_FSM " "Info: Elaborating entity \"Video_System_clock_2_master_FSM\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_2:the_Video_System_clock_2\|Video_System_clock_2_master_FSM:master_FSM\"" {  } { { "video_system_clock_2.v" "master_FSM" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_2_bit_pipe Video_System:Video_System_inst\|Video_System_clock_2:the_Video_System_clock_2\|Video_System_clock_2_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"Video_System_clock_2_bit_pipe\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_2:the_Video_System_clock_2\|Video_System_clock_2_bit_pipe:endofpacket_bit_pipe\"" {  } { { "video_system_clock_2.v" "endofpacket_bit_pipe" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_3_in_arbitrator Video_System:Video_System_inst\|Video_System_clock_3_in_arbitrator:the_Video_System_clock_3_in " "Info: Elaborating entity \"Video_System_clock_3_in_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_3_in_arbitrator:the_Video_System_clock_3_in\"" {  } { { "video_system.v" "the_Video_System_clock_3_in" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7668 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_3_out_arbitrator Video_System:Video_System_inst\|Video_System_clock_3_out_arbitrator:the_Video_System_clock_3_out " "Info: Elaborating entity \"Video_System_clock_3_out_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_3_out_arbitrator:the_Video_System_clock_3_out\"" {  } { { "video_system.v" "the_Video_System_clock_3_out" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7689 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "video_system_clock_3.v 5 5 " "Warning: Using design file video_system_clock_3.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_clock_3_edge_to_pulse " "Info: Found entity 1: Video_System_clock_3_edge_to_pulse" {  } { { "video_system_clock_3.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_clock_3_slave_FSM " "Info: Found entity 2: Video_System_clock_3_slave_FSM" {  } { { "video_system_clock_3.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_clock_3_master_FSM " "Info: Found entity 3: Video_System_clock_3_master_FSM" {  } { { "video_system_clock_3.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_clock_3_bit_pipe " "Info: Found entity 4: Video_System_clock_3_bit_pipe" {  } { { "video_system_clock_3.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Video_System_clock_3 " "Info: Found entity 5: Video_System_clock_3" {  } { { "video_system_clock_3.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_3.v(98) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_3.v(98): conditional expression evaluates to a constant" {  } { { "video_system_clock_3.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_3.v(107) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_3.v(107): conditional expression evaluates to a constant" {  } { { "video_system_clock_3.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_3.v(116) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_3.v(116): conditional expression evaluates to a constant" {  } { { "video_system_clock_3.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_3.v(245) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_3.v(245): conditional expression evaluates to a constant" {  } { { "video_system_clock_3.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_3.v(254) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_3.v(254): conditional expression evaluates to a constant" {  } { { "video_system_clock_3.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_3.v(263) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_3.v(263): conditional expression evaluates to a constant" {  } { { "video_system_clock_3.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_3.v(272) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_3.v(272): conditional expression evaluates to a constant" {  } { { "video_system_clock_3.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "video_system_clock_3.v(281) " "Warning (10037): Verilog HDL or VHDL warning at video_system_clock_3.v(281): conditional expression evaluates to a constant" {  } { { "video_system_clock_3.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_3 Video_System:Video_System_inst\|Video_System_clock_3:the_Video_System_clock_3 " "Info: Elaborating entity \"Video_System_clock_3\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_3:the_Video_System_clock_3\"" {  } { { "video_system.v" "the_Video_System_clock_3" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7715 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_3_edge_to_pulse Video_System:Video_System_inst\|Video_System_clock_3:the_Video_System_clock_3\|Video_System_clock_3_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"Video_System_clock_3_edge_to_pulse\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_3:the_Video_System_clock_3\|Video_System_clock_3_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "video_system_clock_3.v" "read_done_edge_to_pulse" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_3_slave_FSM Video_System:Video_System_inst\|Video_System_clock_3:the_Video_System_clock_3\|Video_System_clock_3_slave_FSM:slave_FSM " "Info: Elaborating entity \"Video_System_clock_3_slave_FSM\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_3:the_Video_System_clock_3\|Video_System_clock_3_slave_FSM:slave_FSM\"" {  } { { "video_system_clock_3.v" "slave_FSM" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_3_master_FSM Video_System:Video_System_inst\|Video_System_clock_3:the_Video_System_clock_3\|Video_System_clock_3_master_FSM:master_FSM " "Info: Elaborating entity \"Video_System_clock_3_master_FSM\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_3:the_Video_System_clock_3\|Video_System_clock_3_master_FSM:master_FSM\"" {  } { { "video_system_clock_3.v" "master_FSM" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_clock_3_bit_pipe Video_System:Video_System_inst\|Video_System_clock_3:the_Video_System_clock_3\|Video_System_clock_3_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"Video_System_clock_3_bit_pipe\" for hierarchy \"Video_System:Video_System_inst\|Video_System_clock_3:the_Video_System_clock_3\|Video_System_clock_3_bit_pipe:endofpacket_bit_pipe\"" {  } { { "video_system_clock_3.v" "endofpacket_bit_pipe" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_3.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_avalon_jtag_slave_arbitrator Video_System:Video_System_inst\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_0_avalon_jtag_slave_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave\"" {  } { { "video_system.v" "the_jtag_uart_0_avalon_jtag_slave" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7747 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart_0.v 7 7 " "Warning: Using design file jtag_uart_0.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Info: Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Info: Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Info: Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 126 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Info: Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 211 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Info: Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Info: Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 453 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Info: Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 540 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0 Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0 " "Info: Elaborating entity \"jtag_uart_0\" for hierarchy \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\"" {  } { { "video_system.v" "the_jtag_uart_0" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7763 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_w Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w " "Info: Elaborating entity \"jtag_uart_0_scfifo_w\" for hierarchy \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart_0.v" "the_jtag_uart_0_scfifo_w" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 628 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.v" "wfifo" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 186 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Info: Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Info: Elaborating entity \"scfifo_jr21\" for hierarchy \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Info: Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Info: Elaborating entity \"a_dpfifo_q131\" for hierarchy \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Info: Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/cntr_do7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Info: Elaborating entity \"cntr_do7\" for hierarchy \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Info: Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dpram_nl21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Info: Elaborating entity \"dpram_nl21\" for hierarchy \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Info: Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Info: Elaborating entity \"altsyncram_r1m1\" for hierarchy \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dpram_nl21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Info: Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/cntr_1ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Info: Elaborating entity \"cntr_1ob\" for hierarchy \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_r Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r " "Info: Elaborating entity \"jtag_uart_0_scfifo_r\" for hierarchy \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart_0.v" "the_jtag_uart_0_scfifo_r" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 642 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.v" "jtag_uart_0_alt_jtag_atlantic" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 777 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 777 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Instantiated megafunction \"Video_System:Video_System_inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 777 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_0_s1_arbitrator Video_System:Video_System_inst\|pio_0_s1_arbitrator:the_pio_0_s1 " "Info: Elaborating entity \"pio_0_s1_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|pio_0_s1_arbitrator:the_pio_0_s1\"" {  } { { "video_system.v" "the_pio_0_s1" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7788 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_0.v 1 1 " "Warning: Using design file pio_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_0 " "Info: Found entity 1: pio_0" {  } { { "pio_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/pio_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_0 Video_System:Video_System_inst\|pio_0:the_pio_0 " "Info: Elaborating entity \"pio_0\" for hierarchy \"Video_System:Video_System_inst\|pio_0:the_pio_0\"" {  } { { "video_system.v" "the_pio_0" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7801 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_s1_arbitrator Video_System:Video_System_inst\|sound_s1_arbitrator:the_sound_s1 " "Info: Elaborating entity \"sound_s1_arbitrator\" for hierarchy \"Video_System:Video_System_inst\|sound_s1_arbitrator:the_sound_s1\"" {  } { { "video_system.v" "the_sound_s1" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7824 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sound.v 1 1 " "Warning: Using design file sound.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sound " "Info: Found entity 1: sound" {  } { { "sound.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/sound.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound Video_System:Video_System_inst\|sound:the_sound " "Info: Elaborating entity \"sound\" for hierarchy \"Video_System:Video_System_inst\|sound:the_sound\"" {  } { { "video_system.v" "the_sound" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7836 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_reset_sys_clk_domain_synch_module Video_System:Video_System_inst\|Video_System_reset_sys_clk_domain_synch_module:Video_System_reset_sys_clk_domain_synch " "Info: Elaborating entity \"Video_System_reset_sys_clk_domain_synch_module\" for hierarchy \"Video_System:Video_System_inst\|Video_System_reset_sys_clk_domain_synch_module:Video_System_reset_sys_clk_domain_synch\"" {  } { { "video_system.v" "Video_System_reset_sys_clk_domain_synch" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7845 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_reset_clk_domain_synch_module Video_System:Video_System_inst\|Video_System_reset_clk_domain_synch_module:Video_System_reset_clk_domain_synch " "Info: Elaborating entity \"Video_System_reset_clk_domain_synch_module\" for hierarchy \"Video_System:Video_System_inst\|Video_System_reset_clk_domain_synch_module:Video_System_reset_clk_domain_synch\"" {  } { { "video_system.v" "Video_System_reset_clk_domain_synch" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7862 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_reset_vga_clk_domain_synch_module Video_System:Video_System_inst\|Video_System_reset_vga_clk_domain_synch_module:Video_System_reset_vga_clk_domain_synch " "Info: Elaborating entity \"Video_System_reset_vga_clk_domain_synch_module\" for hierarchy \"Video_System:Video_System_inst\|Video_System_reset_vga_clk_domain_synch_module:Video_System_reset_vga_clk_domain_synch\"" {  } { { "video_system.v" "Video_System_reset_vga_clk_domain_synch" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7871 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Warning: Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/reset_delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "example_4_video_in.v" "r0" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reset_delay.v(10) " "Warning (10230): Verilog HDL assignment warning at reset_delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "reset_delay.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/reset_delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_PLL Audio_PLL:p1 " "Info: Elaborating entity \"Audio_PLL\" for hierarchy \"Audio_PLL:p1\"" {  } { { "example_4_video_in.v" "p1" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "Audio_PLL.v" "altpll_component" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Audio_PLL.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "Audio_PLL.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Audio_PLL.v" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_PLL:p1\|altpll:altpll_component " "Info: Instantiated megafunction \"Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Info: Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Audio_PLL.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Audio_PLL.v" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/audio_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_PLL_altpll " "Info: Found entity 1: Audio_PLL_altpll" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/audio_pll_altpll.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_PLL_altpll Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated " "Info: Elaborating entity \"Audio_PLL_altpll\" for hierarchy \"Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u3 " "Info: Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u3\"" {  } { { "example_4_video_in.v" "u3" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "I2C_AV_Config.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u3\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/I2C_AV_Config.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC_ADC AUDIO_DAC_ADC:u4 " "Info: Elaborating entity \"AUDIO_DAC_ADC\" for hierarchy \"AUDIO_DAC_ADC:u4\"" {  } { { "example_4_video_in.v" "u4" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_ADC.v(77) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(77): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/AUDIO_DAC_ADC.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC_ADC.v(105) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(105): truncated value with size 32 to match size of target (9)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/AUDIO_DAC_ADC.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC_ADC.v(113) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(113): truncated value with size 32 to match size of target (8)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/AUDIO_DAC_ADC.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC_ADC.v(121) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(121): truncated value with size 32 to match size of target (7)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/AUDIO_DAC_ADC.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_ADC.v(140) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(140): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/AUDIO_DAC_ADC.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_attack_decay LFSR_attack_decay:crash " "Info: Elaborating entity \"LFSR_attack_decay\" for hierarchy \"LFSR_attack_decay:crash\"" {  } { { "example_4_video_in.v" "crash" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LFSR_attack_decay.v(55) " "Warning (10230): Verilog HDL assignment warning at LFSR_attack_decay.v(55): truncated value with size 32 to match size of target (8)" {  } { { "LFSR_attack_decay.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/LFSR_attack_decay.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:sine " "Info: Elaborating entity \"DDS\" for hierarchy \"DDS:sine\"" {  } { { "example_4_video_in.v" "sine" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rom DDS:sine\|sync_rom:sineTable " "Info: Elaborating entity \"sync_rom\" for hierarchy \"DDS:sine\|sync_rom:sineTable\"" {  } { { "DDS.v" "sineTable" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/DDS.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Warning (12030): Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Clock_Signals.v" 163 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_lh81:FIFOram\|q_b\[17\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_lh81:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_lh81.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_lh81.tdf" 547 2 0 } } { "db/a_dpfifo_es31.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_es31.tdf" 45 2 0 } } { "db/scfifo_p4a1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/scfifo_p4a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Pixel_Buffer_DMA.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer_DMA.v" 414 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7326 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[1\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_pou.tdf" 69 2 0 } } { "db/dcfifo_3uj1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Dual_Clock_FIFO.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Dual_Clock_FIFO.v" 169 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7140 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[2\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_pou.tdf" 99 2 0 } } { "db/dcfifo_3uj1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Dual_Clock_FIFO.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Dual_Clock_FIFO.v" 169 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7140 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[3\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_pou.tdf" 129 2 0 } } { "db/dcfifo_3uj1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Dual_Clock_FIFO.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Dual_Clock_FIFO.v" 169 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7140 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[12\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_pou.tdf" 399 2 0 } } { "db/dcfifo_3uj1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Dual_Clock_FIFO.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Dual_Clock_FIFO.v" 169 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7140 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[13\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_pou.tdf" 429 2 0 } } { "db/dcfifo_3uj1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Dual_Clock_FIFO.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Dual_Clock_FIFO.v" 169 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7140 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[22\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_pou.tdf" 699 2 0 } } { "db/dcfifo_3uj1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Dual_Clock_FIFO.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Dual_Clock_FIFO.v" 169 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7140 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[23\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_pou.tdf" 729 2 0 } } { "db/dcfifo_3uj1.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Dual_Clock_FIFO.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Dual_Clock_FIFO.v" 169 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7140 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2477 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 2638 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3041 0 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4741 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7064 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DDS:sine\|sync_rom:sineTable\|Ram0_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"DDS:sine\|sync_rom:sineTable\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info: Parameter NUMWORDS_A set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Info: Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Example_4_Video_In.rom0_sync_rom_f93d234f.hdl.mif " "Info: Parameter INIT_FILE set to db/Example_4_Video_In.rom0_sync_rom_f93d234f.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "LFSR_attack_decay:crash\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LFSR_attack_decay:crash\|Mult0\"" {  } { { "LFSR_attack_decay.v" "Mult0" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/LFSR_attack_decay.v" 65 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "LFSR_attack_decay:crash\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LFSR_attack_decay:crash\|Mult1\"" {  } { { "LFSR_attack_decay.v" "Mult1" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/LFSR_attack_decay.v" 67 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:sine\|sync_rom:sineTable\|altsyncram:Ram0_rtl_0 " "Info: Elaborated megafunction instantiation \"DDS:sine\|sync_rom:sineTable\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:sine\|sync_rom:sineTable\|altsyncram:Ram0_rtl_0 " "Info: Instantiated megafunction \"DDS:sine\|sync_rom:sineTable\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Example_4_Video_In.rom0_sync_rom_f93d234f.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/Example_4_Video_In.rom0_sync_rom_f93d234f.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d681.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d681 " "Info: Found entity 1: altsyncram_d681" {  } { { "db/altsyncram_d681.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_d681.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LFSR_attack_decay:crash\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"LFSR_attack_decay:crash\|lpm_mult:Mult0\"" {  } { { "LFSR_attack_decay.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/LFSR_attack_decay.v" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LFSR_attack_decay:crash\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"LFSR_attack_decay:crash\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Info: Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Info: Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Info: Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LFSR_attack_decay.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/LFSR_attack_decay.v" 65 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5dt.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_5dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5dt " "Info: Found entity 1: mult_5dt" {  } { { "db/mult_5dt.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/mult_5dt.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LFSR_attack_decay:crash\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"LFSR_attack_decay:crash\|lpm_mult:Mult1\"" {  } { { "LFSR_attack_decay.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/LFSR_attack_decay.v" 67 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LFSR_attack_decay:crash\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"LFSR_attack_decay:crash\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Info: Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Info: Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Info: Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LFSR_attack_decay.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/LFSR_attack_decay.v" 67 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Info: Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/mult_56t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "Warning: 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Warning: Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Warning: Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 27 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 27 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/I2C_Controller.v" 72 -1 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 645 -1 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 1970 -1 0 } } { "jtag_uart_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 606 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "I2C_Controller.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/I2C_Controller.v" 63 -1 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 4116 -1 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3143 -1 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 328 -1 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 2402 -1 0 } } { "I2C_Controller.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/I2C_Controller.v" 68 -1 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 142 -1 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 1594 -1 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 3715 -1 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 2131 -1 0 } } { "jtag_uart_0.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v" 561 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "cpu.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v" 591 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 222 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Warning: Node \"AUD_ADCLRCK~synth\"" {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 24 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Warning: Node \"AUD_BCLK~synth\"" {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Warning: Node \"AUD_DACLRCK~synth\"" {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Warning (13410): Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info: Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "71 71 " "Info: 71 registers lost all their fanouts during netlist optimizations. The first 71 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[0\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[1\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[2\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[3\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[4\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[5\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[6\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[7\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[8\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[9\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[10\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[11\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[12\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[13\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[14\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[15\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[16\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[17\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[18\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[19\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[20\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[21\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[22\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[23\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[24\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[25\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[26\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[27\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[28\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[29\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[30\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[31\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[34\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[33\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[32\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[35\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_endofpacket " "Info: Register \"Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_endofpacket\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_data\[0\] " "Info: Register \"Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_data\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_data\[1\] " "Info: Register \"Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_data\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_data\[10\] " "Info: Register \"Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_data\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_data\[11\] " "Info: Register \"Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_data\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_data\[20\] " "Info: Register \"Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_data\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_data\[21\] " "Info: Register \"Video_System:Video_System_inst\|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler\|stream_out_data\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_im:the_CPU_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|dffpipe_0v8:ws_bwp\|dffe18a\[7\] " "Info: Register \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|dffpipe_0v8:ws_bwp\|dffe18a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|dffpipe_0v8:ws_brp\|dffe18a\[7\] " "Info: Register \"Video_System:Video_System_inst\|Dual_Clock_FIFO:the_Dual_Clock_FIFO\|dcfifo:Data_FIFO\|dcfifo_3uj1:auto_generated\|dffpipe_0v8:ws_brp\|dffe18a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|Video_System_clock_0:the_Video_System_clock_0\|Video_System_clock_0_master_FSM:master_FSM\|master_write " "Info: Register \"Video_System:Video_System_inst\|Video_System_clock_0:the_Video_System_clock_0\|Video_System_clock_0_master_FSM:master_FSM\|master_write\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u3\|mSetup_ST~9 " "Info: Register \"I2C_AV_Config:u3\|mSetup_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u3\|mSetup_ST~10 " "Info: Register \"I2C_AV_Config:u3\|mSetup_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|present_state~2 " "Info: Register \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|present_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|present_state~3 " "Info: Register \"Video_System:Video_System_inst\|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA\|present_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|DRsize~3 " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|DRsize~4 " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|DRsize~5 " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|DRsize.101 " "Info: Register \"Video_System:Video_System_inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/our_shit/ECE5760Projects/legit_start/verilog/Example_4_Video_In.map.smsg " "Info: Generated suppressed messages file C:/our_shit/ECE5760Projects/legit_start/verilog/Example_4_Video_In.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 " "Info: Adding node \"Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|pll1 " "Info: Adding node \"Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "Warning: PLL \"Video_System:Video_System_inst\|Clock_Signals:the_Clock_Signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/db/altpll_6rb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Clock_Signals.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/Clock_Signals.v" 163 0 0 } } { "video_system.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v" 7096 0 0 } } { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 76 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "Warning (15610): No output dependent on input pin \"CLOCK2_50\"" {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "Warning (15610): No output dependent on input pin \"CLOCK3_50\"" {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "example_4_video_in.v" "" { Text "C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3845 " "Info: Implemented 3845 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Info: Implemented 58 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Info: Implemented 20 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3163 " "Info: Implemented 3163 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "586 " "Info: Implemented 586 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Info: Implemented 2 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Info: Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 26 18:58:48 2015 " "Info: Processing ended: Thu Feb 26 18:58:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Info: Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
