ass1nand 1000
HVMOS.R.1
0 0 3 Jan 13 20:32:47 2026                     
HVMOS.R.1 { @ The finger number of HVMOS must >= 2.
      MOD_HVMOS_ALL INTERACT ALL_GATE < 2	
}
HVMOS.R.3
0 0 3 Jan 13 20:32:47 2026                     
HVMOS.R.3 { @ The layout of HVPMOS must be source-outward.
        OD_HVMOS_B INTERACT (ALL_HVPMOS_D_M NOT ((PLD12G2A_BL_D OR PA12G2A_BL_D) OR PLD5G2A_BL_D))
}
HVMOS.R.4
0 0 3 Jan 13 20:32:47 2026                     
HVMOS.R.4 { @ The layout of HVNMOS must be drain-outward.
        OD_HVMOS_B INTERACT ALL_HVNMOS_S_M
}
HVMOS.R.2
0 0 8 Jan 13 20:32:47 2026                     
HVMOS.R.2 { @ The finger number of HVMOS must be even numbers.
        A = OD_HVMOS_B INTERACT ALL_HVPMOS_D_M
        B = OD_HVMOS_B INTERACT ALL_HVPMOS_S_M
        (MOD_HVMOS_ALL INTERACT A) INTERACT B
        C = OD_HVMOS_B INTERACT ALL_HVNMOS_D_M
        D = OD_HVMOS_B INTERACT ALL_HVNMOS_S_M 
        (MOD_HVMOS_ALL INTERACT C) INTERACT D
}
HVMOS.R.5a
0 0 12 Jan 13 20:32:47 2026                    
HVMOS.R.5a { @ Each I/O HVMOS should follow butted-source and source-bulk-source type structure :
             @( except NLD12G5_NBL_HP ,NLD12G5_fully_iso_HP ,NLD5G2_fully_iso , NLD12G2_fully_iso, NA12G2_fully_iso, NSW28BVG5 (GA) ,NSW40BVG5 (GA) ),
             @( except ( PA6G5_SA_NBL (GA), PA6G5_DE_NBL(GA), PA8G5_NBL (GA), PA12G5_NBL (GA), PA12G5_NBL_MR (GA), PA16G5_NBL (GA), PA20G5_NBL (GA) ,PA29G5_NBL (GA) , PLD5G2_NBL (GA) , PLD12G2_NBL (GA) and  PA12G2_NBL (GA), PA20G5 (GB) ,PA36G5 (GB) ,PA45G5 (GB) ,PA55G5 (GB) ,PA70G5 (GB) Device without common source structure )
             @ DRC will flag I/O HVMOS without below condition :
             @ Each I/O HVMOS's source region need strap type bulk node in channel lengh direction.
        EXCEPT_HVNMOS = (((((NLD12G5_HP_NBL_CH OR NLD12G5_HP_FULLY_ISO_CH) OR NLD5G2_FULLY_ISO_CH) OR NLD12G2_FULLY_ISO_CH) OR NA12G2_FULLY_ISO_CH) OR NSW28BVG5_GA_FULLY_ISO_CH) OR NSW40BVG5_GA_FULLY_ISO_CH
        EXCEPT_HVPMOS = ((((((((((((((PA6G5_SA_BL_CH OR PA6G5_DE_BL_CH) OR PA8G5A_BL_CH) OR PA12G5A_BL_CH) OR PA12G5_MR_NBL_CH) OR PA16G5A_BL_CH) OR PA20G5A_BL_CH ) OR PA29G5A_BL_CH) OR PLD5G2A_BL_CH) OR PLD12G2A_BL_CH) OR PA12G2A_BL_CH) OR PA20G5_CH) OR PA36G5_CH) OR PA45G5_CH) OR PA55G5_CH) OR PA70G5_CH 
        X = EXCEPT_HVNMOS OR EXCEPT_HVPMOS
        A = (ALL_HVNMOS_OD_M NOT INTERACT X) INTERACT HV_POST_DRIVER_NACT
		B = (A NOT (ALL_HVNMOS_D OR HVGATE)) INTERACT ALL_HVNMOS_S
		B NOT ENCLOSE PPOD
}
HVMOS.R.5b
0 0 12 Jan 13 20:32:47 2026                    
HVMOS.R.5b { @ Each I/O HVMOS should follow butted-source and source-bulk-source type structure :
             @( except NLD12G5_NBL_HP ,NLD12G5_fully_iso_HP ,NLD5G2_fully_iso , NLD12G2_fully_iso, NA12G2_fully_iso, NSW28BVG5 (GA) ,NSW40BVG5 (GA) ),
             @( except ( PA6G5_SA_NBL (GA), PA6G5_DE_NBL(GA), PA8G5_NBL (GA), PA12G5_NBL (GA), PA12G5_NBL_MR (GA), PA16G5_NBL (GA), PA20G5_NBL (GA) ,PA29G5_NBL (GA) , PLD5G2_NBL (GA) , PLD12G2_NBL (GA) and  PA12G2_NBL (GA), PA20G5 (GB) ,PA36G5 (GB) ,PA45G5 (GB) ,PA55G5 (GB) ,PA70G5 (GB) Device without common source structure )
             @ DRC will flag I/O HVMOS without below condition :
             @ Each I/O HVMOS's source region need strap type bulk node in channel lengh direction.
        EXCEPT_HVNMOS = (((((NLD12G5_HP_NBL_CH OR NLD12G5_HP_FULLY_ISO_CH) OR NLD5G2_FULLY_ISO_CH) OR NLD12G2_FULLY_ISO_CH) OR NA12G2_FULLY_ISO_CH) OR NSW28BVG5_GA_FULLY_ISO_CH) OR NSW40BVG5_GA_FULLY_ISO_CH
        EXCEPT_HVPMOS = ((((((((((((((PA6G5_SA_BL_CH OR PA6G5_DE_BL_CH) OR PA8G5A_BL_CH) OR PA12G5A_BL_CH) OR PA12G5_MR_NBL_CH) OR PA16G5A_BL_CH) OR PA20G5A_BL_CH ) OR PA29G5A_BL_CH) OR PLD5G2A_BL_CH) OR PLD12G2A_BL_CH) OR PA12G2A_BL_CH) OR PA20G5_CH) OR PA36G5_CH) OR PA45G5_CH) OR PA55G5_CH) OR PA70G5_CH 
        X = EXCEPT_HVNMOS OR EXCEPT_HVPMOS
        A = (ALL_HVPMOS_OD_M NOT INTERACT X) INTERACT HV_POST_DRIVER_PACT
		B = (A NOT (ALL_HVPMOS_D OR HVGATE)) INTERACT ALL_HVPMOS_S
		B NOT ENCLOSE NPOD
}
HVMOS.R.6a
0 0 4 Jan 13 20:32:47 2026                     
HVMOS.R.6a{ @ Multi finger structure HVNMOS don't allow single poly operation for matching and uniformity concern, DRC only flag HVNMOS common source interact different potential gate poly is not allowed.
        A = ALL_HVNMOS_S_CON INTERACT POLYc BY NET != 1
        POLY INTERACT A
}
HVMOS.R.6b
0 0 4 Jan 13 20:32:47 2026                     
HVMOS.R.6b{ @ Multi finger structure HVPMOS don't allow single poly operation for matching and uniformity concern, DRC only flag HVPMOS common drain interact different potential gate poly is noyt allowed.
        A = ALL_HVPMOS_D_CON INTERACT POLYc BY NET !=1
        POLY INTERACT A
}
MACRO.R.6
0 0 4 Jan 13 20:32:47 2026                     
MACRO.R.6 { @ MACRODMY must cover the hole of the P+ iso ring and P+ iso ring for HVMOS
	PPOD_ISO_H_HVMOS NOT MACRODMY
	PPOD_ISO_R_HVMOS NOT MACRODMY
}
PSUB.R.2
0 0 4 Jan 13 20:32:47 2026                     
PSUB.R.2 { @ PSUB OVERLAP P+ isolation-ring is not allowed (except N+/HVPW Diode (GB) and N+/PDD Diode (GA)) 
  A = PSUB NOT INTERACT (DIO_NPDD_M OR DIO_NHVPW_M)
  A AND PPOD_ISO_R
}
NW.W.1
0 0 3 Jan 13 20:32:47 2026                     
NW.W.1 { @ Min. NWEL width < 0.86
  INT NWEL < 0.86 ABUT < 90 SINGULAR REGION
}
NW.W.2
0 0 3 Jan 13 20:32:47 2026                     
NW.W.2 { @ Min. HOT_NWEL width < 2.1
  INT HOT_NWEL < 2.1 ABUT < 90 SINGULAR REGION
}
NW.S.1
0 0 6 Jan 13 20:32:47 2026                     
NW.S.1 { @ Min. different potential NWEL space < 1.4
  NWEL_NODAL = STAMP NWEL BY NWELi
  EXT NWEL_NODAL < 1.4 ABUT < 90 SINGULAR REGION NOT CONNECTED
  EXT RNWEL NWEL < 1.4 ABUT < 90 SINGULAR REGION
  EXT RNWEL < 1.4 ABUT < 90 SINGULAR REGION
}
NW.S.2
0 0 3 Jan 13 20:32:47 2026                     
NW.S.2 { @ Min. same potential NWEL space < 0.6
  EXT NWEL < 0.6 ABUT < 90 SINGULAR REGION
}
NW.S.3
0 0 5 Jan 13 20:32:47 2026                     
NW.S.3 { @ Min. space between 1.8V & 5V NW < 2
	NW_1_8V_NODAL = STAMP NW_1_8V BY NWELi
	NW_5V_NODAL = STAMP NW_5V BY NWELi
	EXT NW_5V_NODAL NW_1_8V_NODAL < NW_S_3 ABUT < 90 SINGULAR REGION NOT CONNECTED 
}
NW.S.4
0 0 8 Jan 13 20:32:47 2026                     
NW.S.4 { @ Min. space between 5V NW with different potential, except two NW region fully covered with OD2 < 2
	NW2V = NW_5V NOT OD2
	NW3V = NW_5V AND OD2
	NW2V_NODAL = STAMP NW2V BY NWELi
	NW3V_NODAL = STAMP NW3V BY NWELi
	EXT NW2V_NODAL < NW_S_4 ABUT < 90 SINGULAR REGION NOT CONNECTED
	EXT NW2V_NODAL NW3V_NODAL < NW_S_4 ABUT < 90 > 0 SINGULAR REGION NOT CONNECTED
}
NW.C.1
0 0 3 Jan 13 20:32:47 2026                     
NW.C.1 { @ Minimum clearance from NW to PSUB >= 0.6
  EXT NWEL PSUB < NW_C_1 ABUT < 90 SINGULAR REGION
}
NWR.E.1
0 0 4 Jan 13 20:32:47 2026                     
NWR.E.1 {@ Min. OD enclose NWEL resistor < 1
  ENC NWRES ODWR < NWR_E_1 ABUT < 90 SINGULAR REGION
  NWRES CUT ODWR    
} 
NWR.E.2
0 0 4 Jan 13 20:32:47 2026                     
NWR.E.2 {@ Min. NWEL resistor enclose CO < 0.3
  ENC COWR NWRES < NWR_E_2 ABUT < 90 SINGULAR REGION
  COWR CUT NWRES    
}
NWR.C.1
0 0 3 Jan 13 20:32:47 2026                     
NWR.C.1 {@ Min. RPO hole enclose NWEL < 0.3
  ENC NWRES RHWR < NWR_C_1 ABUT < 90 SINGULAR REGION
}
NWR.C.2
0 0 3 Jan 13 20:32:47 2026                     
NWR.C.2 {@ Min. RPO enclose OD (with NWEL resistor) < 0.22
  ENC ODWR RPO < NWR_C_2 ABUT < 90 SINGULAR REGION
}  
NWR.C.3
0 0 4 Jan 13 20:32:47 2026                     
NWR.C.3 {@ Min. RPO hole enclose NWEL resistor CO < 0.3
  ENC COWR RHWR < NWR_C_3 ABUT < 90 SINGULAR REGION
  COWR CUT RHWR    
}
NWR.O.1
0 0 6 Jan 13 20:32:47 2026                     
NWR.O.1 {@ Min. RPO overlap NP < 0.4
  INT NPWR RPO < NWR_O_1 ABUT < 90 SINGULAR REGION
  X = RPO INTERACT NWRES
  H = HOLES X INNER
  H NOT NPWR
}
NWR.R.1
0 0 4 Jan 13 20:32:47 2026                     
NWR.R.1 {@ NW resistor doped by implants not allowed.
  RWDMY AND NPOD
  RWDMY AND PPOD
}
NWR.R.3
0 0 4 Jan 13 20:32:47 2026                     
NWR.R.3{@ Only one NW inside NWROD is allowed in one OD.
   A = ODWR INTERACT (NWRES AND ODWR)>1
   NWRES INTERACT A
}  
NWR.R.4
0 0 5 Jan 13 20:32:47 2026                     
NWR.R.4{@ Only two NPS in NWROD is allowed in one od.
 C = ODWR INTERACT (NP INTERACT NWRES) != 2
 NP INTERACT C
 ODWR NOT INTERACT ( NP INTERACT NWRES)
}
NWR.R.5
0 0 5 Jan 13 20:32:47 2026                     
NWR.R.5 { @ ONLY TWO RPO HOLES IN NWROD ARE ALLOWED.
   A = ODWR INTERACT RPONWR_H != 2
   D = ODWR NOT INTERACT RPONWR_H
   RPONWR_H INTERACT (A OR D)
}  
NWR.R.6
0 0 6 Jan 13 20:32:47 2026                     
NWR.R.6 { @ For U-shape or S-shape NWROD, both OD and NW must be U-shape or S-shape and the OD edge must be 
    	  @ parallel to the NW edge. DRC can only flag the pattern without OD space while 2 edges of NW 
	  @ [NW space or notch <= 5 um] parallel length > 0 um
  A = (EXT NWRES < 5 OPPOSITE REGION NOTCH) NOT NWRES
  A INSIDE ODWR      
} 
NWR.R.8
0 0 3 Jan 13 20:32:47 2026                     
NWR.R.8 { @ NW resistor is not allowed, if the substrate is not tied to ground
	COPY RNWEL
}
NWR.R.9
0 0 3 Jan 13 20:32:47 2026                     
NWR.R.9 { @ RWDUMMY_PURE5V is must for NW resistor of pure 5V
	(RNWEL INTERACT OD2) NOT INTERACT RWDUMMY_PURE5V
}
NWR.R.10
0 0 4 Jan 13 20:32:47 2026                     
NWR.R.10 { @ OD2 is must for NW resistor in pure 5V process
    A = RNWEL INTERACT RWDUMMY_PURE5V
	A NOT INTERACT OD2  
}
NWR.E.4
0 0 4 Jan 13 20:32:47 2026                     
NWR.E.4 { @ MIN & MAX extension of RWDUMMY_PURE5V beyond RWDMY
	A = RWDMY INTERACT RWDUMMY_PURE5V
	A XOR RWDUMMY_PURE5V
}
NWR.E.3
0 0 4 Jan 13 20:32:47 2026                     
NWR.E.3 { @ Min. extension of NP to OD (NWEL resistor under STI)  0.18 um
  ENC ODWR_STI NPWR_STI < NWR_E_3 ABUT < 90 SINGULAR REGION
  ODWR_STI NOT NPWR_STI
}
NBL.W.1
0 0 5 Jan 13 20:32:47 2026                     
NBL.W.1 { @ Min.width of NBL > 8 um 
  A = (((((((((NLD6G5_SA_NBL_GATE OR NLD6G5_DE_NBL_GATE) OR PA6G5_SA_BL_GATE) OR PA6G5_DE_BL_GATE) OR NLD8G5A_NBL_GATE ) OR BJT_NPWHVNWNBL_E) OR PA8G5A_BL_GATE) OR PA12G5A_BL_GATE) OR NA6G5_NBL_GATE) OR PA12G5_MR_NBL_GATE) OR BJT_NPWHVNWNBL_PO_BOUNDARY_E
  B = NBLi NOT INTERACT A 
  INT B < NBL_W_1 ABUT<90 SINGULAR REGION
}
NBL.W.1_GB
0 0 4 Jan 13 20:32:47 2026                     
NBL.W.1_GB { @ Min.width of {NBL interact (HV65DMY OR HV70DMY)} > 14 um
  A = NBLi INTERACT (HV65DMYi OR HV70DMYi) 
  INT A < NBL_W_1_GB ABUT<90 SINGULAR REGION
}
NBL.S.1
0 0 6 Jan 13 20:32:47 2026                     
NBL.S.1 { @ Min. space between two NBL regions > 8 um 
	A = NBLi INTERACT (BJT_NPWHVNWNBL_BGR8_E OR BJT_NWHVPWNBL_GB_BGR8_E)
	B = NBLi NOT A
	C = NBLi_NHV8 NOT A
  EXT B C < NBL_S_1 ABUT < 90 SINGULAR REGION
}
NBL.S.2
0 0 3 Jan 13 20:32:47 2026                     
NBL.S.2 { @ min space between two (NBL INSIDE HV8ISO OR HV6DMY OR HV8DMY) regions >= 6
  EXT NBLi_HV8 < NBL_S_2 ABUT < 90 SINGULAR REGION
}
HVISO.S.1
0 0 4 Jan 13 20:32:47 2026                     
HVISO.S.1 { @ min space between ((HVGA NOT PSUB) NOT INTERACT HVGB) and HVGB, butted is allowed >=0.6
	A = (HVGA NOT PSUB) NOT INTERACT HVGB
	EXT A HVGB < HVISO_S_1 ABUT > 0 < 90 SINGULAR REGION
}
HVISO.S.2_3
0 0 6 Jan 13 20:32:47 2026                     
HVISO.S.2_3 { @ min space between ((HVGA AND PSUB) NOT INTERACT HVGB) and HVGB, butted is allowed >=1.1 or <= 0.5
	A = (HVGA AND PSUB) NOT INTERACT HVGB
	ERR = EXT A HVGB > HVISO_S_2 < HVISO_S_3 ABUT > 0 < 90 SINGULAR REGION
	ERR_W = EXT A HVGB <= HVISO_S_2 ABUT > 0 < 90 SINGULAR REGION
	ERR NOT INTERACT ERR_W
}
HVISO.R.1
0 0 4 Jan 13 20:32:47 2026                     
HVISO.R.1 { @ (HVGA AND HVNW) is not allowed to overlap HVGB
	A = HVGA AND HVNW
	A AND HVGB
}
HVISO.R.2
0 0 4 Jan 13 20:32:47 2026                     
HVISO.R.2 { @ (HVGB AND HVNW) is not allowed to overlap HVGA
	A = HVGB AND HVNW
	A AND HVGA
}
HVISO.R.3A
0 0 7 Jan 13 20:32:47 2026                     
HVISO.R.3A { @ Pb/HVNW/Psub GA, Pb/HVNW/Psub GB, P+/HVNW/DPW GB, not allowed to share P+ iso ring
	A = (BJT_PBHVNWPSUB_E OR BJT_PBHVNWPSUB_GB_E) OR BJT_PHVNWDPW_E
	PPOD_ISO_H INTERACT A > 1
	B = (HOLES PPOD INNER) ENCLOSE A 
	C = PPOD TOUCH B
	C INTERACT B > 1
}
NBL.R.1
2 2 5 Jan 13 20:32:47 2026                     
NBL.R.1 { @ LV device must be isolated by NBL combine with HVNW.
  B = (PP AND NWEL) AND BJTDUMMY
  A = ((((( LV_DEVICES NOT INTERACT RNWEL) NOT INTERACT B) NOT INTERACT 5V_LowR_PGATE) NOT INTERACT 5V_LowR_SLIT_PGATE) NOT INTERACT 5V_SLIT_PGATE) NOT INTERACT 5VNW_DIO
  A NOT INSIDE NBLi
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
3190 4610
5050 4610
5050 6610
3190 6610
p 2 4
3920 1990
5490 1990
5490 2990
3920 2990
NBL.R.2
0 0 6 Jan 13 20:32:47 2026                     
NBL.R.2 { @ NW resistor or HVNW resistor OR 1.8V/5V PNP BJT(P+/NW/PEPI) inside NBL is not allowed.
   RNWEL AND NBLi
   RHVNW AND NBLi
   A = NWEL AND BJTDUMMY
   A AND NBLi
}
NBL.R.3
0 0 8 Jan 13 20:32:47 2026                     
NBL.R.3 { @ NBL must be surrounded by P+OD isolation ring.
    LV_NBL = NBL INTERACT LV_DEVICES
    HV_NBL = NBL NOT LV_NBL
    HV_NBL NOT PPOD_ISO_H
    PPOD_ISO_H INTERACT NBL >1
    LV_NBL NOT PPOD_ISO_H_CHECK
    PPOD_ISO_H_CHECK INTERACT NBL >1
}
NBL.R.4
0 0 4 Jan 13 20:32:47 2026                     
NBL.R.4 { @ NBL is must for all HV DEVICE(EXCEPT NA6G3_dep(GA),NA29G5(GA),NLD36G5(GA),NSW50BVG5(GB),12V SBD(GA),16 SBD(GA),Zener Diode(GA))
    A = (((HV_DEVICES NOT INTERACT MOS_NO_NBL ) NOT INTERACT BJT_NO_NBL) NOT INTERACT RES_NO_NBL) NOT INTERACT DIO_NO_NBL
    A NOT INTERACT NBL
}
LVISO.R.7
0 0 6 Jan 13 20:32:47 2026                     
LVISO.R.7 { @ P+ iso ring acting as DPW's pick up is must for LV device isolation with NBL and DPW structure
	A = LV_DEVICES INTERACT NBL_DPW_LV
	B = (PPOD AND OD2) AND DPW
	C = HOLES B
	A NOT INSIDE C
}
LVISO.R.8
0 0 3 Jan 13 20:32:47 2026                     
LVISO.R.8 { @ 1.8/5V Native NMOS are not allowed to use LV device isolation with NBL, except (NBL AND DPW)
	NTN_GATE INTERACT NBL_NDPW
}
HV29ISO.R.2
0 0 4 Jan 13 20:32:47 2026                     
HV29ISO.R.2 { @ PSUB is must for 29V LV isolation
	A = (NBL NOT HVDMYi) INTERACT HV29ISO
	A NOT PSUB
}
LVISO.E.8N
0 0 4 Jan 13 20:32:47 2026                     
LVISO.E.8N { @ min extension of HVNW beyond inward N+ isolation-ring for LV isolation >= 1
	A = NBL_ISO_R_8V TOUCH EDGE (HOLES NBL_ISO_R_8V INNER)
      ENC A HVNW < LVISO_E_8N ABUT <90 REGION  
}
LVISO.E.8N.1
0 0 4 Jan 13 20:32:47 2026                     
LVISO.E.8N.1 { @ min extension of HVNW beyond outward N+ isolation-ring for LV isolation >= 1
	A = (HOLES NBL_ISO_R_8V INNER) OR NBL_ISO_R_8V
      ENC A HVNW < LVISO_E_8N_1 ABUT <90 SINGULAR REGION  
}
LVISO.E.29N
0 0 4 Jan 13 20:32:47 2026                     
LVISO.E.29N { @ min extension of HVNW beyond inward N+ isolation-ring for LV isolation >= 1
	A = NBL_ISO_R_29V TOUCH EDGE (HOLES NBL_ISO_R_29V INNER)
      ENC A HVNW < LVISO_E_29N ABUT <90 REGION  
}
LVISO.E.29N.1
0 0 4 Jan 13 20:32:47 2026                     
LVISO.E.29N.1 { @ min extension of HVNW beyond outward N+ isolation-ring for LV isolation >= 1.5
	A = (HOLES NBL_ISO_R_29V INNER) OR NBL_ISO_R_29V
      ENC A HVNW < LVISO_E_29N_1 ABUT <90 SINGULAR REGION  
}
LVISO.E.45N
0 0 4 Jan 13 20:32:47 2026                     
LVISO.E.45N { @ min extension of HVNW beyond inward N+ isolation-ring for LV isolation >= 1.39
	A = NBL_ISO_R_45V TOUCH EDGE (HOLES NBL_ISO_R_45V INNER)
      ENC A HVNW < LVISO_E_45N ABUT <90 REGION  
}
LVISO.E.45N.1
0 0 4 Jan 13 20:32:47 2026                     
LVISO.E.45N.1 { @ min extension of HVNW beyond outward N+ isolation-ring for LV isolation >= 1.8
	A = (HOLES NBL_ISO_R_45V INNER) OR NBL_ISO_R_45V
      ENC A HVNW < LVISO_E_45N_1 ABUT <90 SINGULAR REGION  
}
LVISO.E.70N
0 0 4 Jan 13 20:32:47 2026                     
LVISO.E.70N { @ min extension of HVNW beyond inward N+ isolation-ring for LV isolation >= 1.39
	A = NBL_ISO_R_70V TOUCH EDGE (HOLES NBL_ISO_R_70V INNER)
      ENC A HVNW < LVISO_E_70N ABUT <90 REGION  
}
LVISO.E.70N.1
0 0 4 Jan 13 20:32:47 2026                     
LVISO.E.70N.1 { @ min extension of HVNW beyond outward N+ isolation-ring for LV isolation >= 3
	A = (HOLES NBL_ISO_R_70V INNER) OR NBL_ISO_R_70V
      ENC A HVNW < LVISO_E_70N_1 ABUT <90 SINGULAR REGION  
}
LVISO.E.8P
0 0 3 Jan 13 20:32:47 2026                     
LVISO.E.8P { @ min extension of HVDMY beyond P+ isolation-ring for LV isolation >= 1.5
      ENC PPOD_ISO_R_8V HVDMY < LVISO_E_8P ABUT <90 SINGULAR REGION
}
LVISO.E.29P1
0 0 3 Jan 13 20:32:47 2026                     
LVISO.E.29P1 { @ min extension of HVDMY beyond P+ isolation-ring for LV isolation >= 2
      ENC PPOD_ISO_R_29V HVDMY < LVISO_E_29P1 ABUT <90 SINGULAR REGION
}
LVISO.E.29P2
0 0 3 Jan 13 20:32:47 2026                     
LVISO.E.29P2 { @ min extension of HVDMY beyond P+ isolation-ring for LV isolation >= 2
      EXT PPOD_ISO_R_29V PSUB < LVISO_E_29P2 ABUT <90 SINGULAR REGION
}
LVISO.E.45P
0 0 3 Jan 13 20:32:47 2026                     
LVISO.E.45P { @ min extension of HVDMY beyond P+ isolation-ring for LV isolation >= 2.3
      ENC PPOD_ISO_R_45V HVDMY < LVISO_E_45P ABUT <90 SINGULAR REGION
}
LVISO.E.70P
0 0 3 Jan 13 20:32:47 2026                     
LVISO.E.70P { @ min extension of HVDMY beyond P+ isolation-ring for LV isolation >= 3.5
      ENC PPOD_ISO_R_70V HVDMY < LVISO_E_70P ABUT <90 SINGULAR REGION
}
LVISO.R.2
0 0 6 Jan 13 20:32:47 2026                     
LVISO.R.2 { @ NBL for LV isolation, i.e. NBL not HV, must be picked up using SH_N and N+
            @ isolation ring. Please note that N+ isolation ring must be connected to the
            @ same potential of all NW inside the N+ isolation ring.
      (NBL_NDPW NOT HVDMY ) NOT INTERACT NBL_ISO_RING
      EXT NWEL_NOT_BUT_HVNW NBL_NO_NWi < 0.005 ABUT ==0  NOT CONNECTED REGION	
}
LVISO.R.4
0 0 6 Jan 13 20:32:47 2026                     
LVISO.R.4 { @ Each hot NW has to be isolated in separate NBL.
      (NBL NOT DPW) INTERACT HOT_NWEL >1
      A = (NBL NOT DPW) INTERACT COLD_NWEL
      B = A INTERACT HOT_NWEL
      NWEL INTERACT B
}
LVISO.R.6
0 0 5 Jan 13 20:32:47 2026                     
LVISO.R.6 { @ HVDMY or HVGA or HVGB or HVNW is not allowed inside LV isolation ring
	A = (HVDMY OR HVGA) OR HVGB 
	B = (A INTERACT NCH5_LVT_G) INSIDE (HV45ISO OR HV70ISO)
	(A NOT B) INSIDE NBL_ISO_HOLE
}
LVISO.E.1
0 0 4 Jan 13 20:32:47 2026                     
LVISO.E.1 { @ min extension of OD2 beyond P+ isolation-ring for LV isolation with NBL and DPW structure
            @ (OD2 outside butted with HVNW) >= 1
      ENC PP_DPW_R OD2 < LVISO_E_1 ABUT <90 SINGULAR REGION  
}
NBL.R.5
0 0 11 Jan 13 20:32:47 2026                    
NBL.R.5 { @( NW OR HVNW)  interact with same NBL must bias at the same net except((NW OR HVNW) AND DPW region,LPNP (Pb/HVNW+NBL/HVPW) (GB) Device
NBL_NO_DPW = NBL NOT DPW
NBL_NO_NW_DPW = NBL_NO_DPW NOT NWELi
NBL_NO_NW_nw = STAMP NBL_NO_NW_DPW BY HVNW_nw
NWEL_NOT_BUT_HVNW_nw = NWEL_nw NOT INTERACT HVNW_nw
   EXT NWEL_NOT_BUT_HVNW_nw NBL_NO_NW_nw < 0.005 ABUT  == 0  NOT CONNECTED REGION   // used to check which NW pickup not with same net with HVNW pickup ( if more than 1 HVNW pickup, stamp will cause missing )
   HVNW_nw_NONDPW = (HVNW_nw NOT INTERACT (BJT_PBHVNWNBLHVPW_E OR BJT_PBHVNWNBLHVPW_B)) NOT DPW
   NW_nw_NONDPW = NWEL_nw NOT DPW
   NBL INTERACT HVNW_nw_NONDPW BY NET > 1               // used to highlight one NBL with more than 1 HVNW
   NBL INTERACT NW_nw_NONDPW BY NET > 1                 // used to highlight one NBL with more than 1 NW
   }   
DT.W.1
0 0 12 Jan 13 20:32:47 2026                    
DT.W.1 { @ min and max width of DT == 1.2 um
   A = DT NOT ((HV65DMY OR HV70DMY) OR HV70ISO)
   B = DT AND ((HV65DMY OR HV70DMY) OR HV70ISO)
   INT A <DT_W_1 ABUT <90 SINGULAR REGION
   SIZE A BY DT_W_1/2 UNDEROVER
   B1 =ANGLE B == 90
   B2 =ANGLE B == 0
   B3 = B NOT COIN EDGE B1 
   B4 = B3 NOT COIN EDGE B2 
   B5 = INT [B4] > DT_W_1 - 0.005 < DT_W_1 + 0.005 ABUT < 90 OPPOSITE
   B4 NOT TOUCH EDGE B5
}
DT.W.2
0 0 14 Jan 13 20:32:47 2026                    
DT.W.2 { @ min and max width of cutting dimension of DT angle == 1.7
   A = 	DT AND ((HV65DMY OR HV70DMY) OR HV70ISO)
   B = A OR (HOLES A)
   C = ANGLE B == 90
   D = ANGLE B == 0
   E = EXPAND EDGE C OUTSIDE BY GRID EXTEND BY DT_W_2
   F = EXPAND EDGE D OUTSIDE BY GRID EXTEND BY DT_W_2
   ERR1 = E INTERACT F
   G = EXPAND EDGE C OUTSIDE BY GRID EXTEND BY DT_W_2 + 0.001
   H = EXPAND EDGE D OUTSIDE BY GRID EXTEND BY DT_W_2 + 0.001
   ERR2 = G NOT INTERACT H
   (E OR F) INTERACT ERR1
   (G OR H) INTERACT ERR2
}
DT.C.1
0 0 14 Jan 13 20:32:47 2026                    
DT.C.1 { @ min and max clearance from HVNW to DT ==0
   A = HOLES DT
   B = A NOT ENCLOSE ((NA29G5A_GATE OR NSW50BVG5_GB_GATE) OR NLD36G5_GA_GATE)
   C = A ENCLOSE ((NA29G5A_GATE OR NSW50BVG5_GB_GATE) OR NLD36G5_GA_GATE)
   D = DT COIN EDGE B
   D NOT COIN OUTSIDE EDGE HVNW
   E = DT COIN EDGE C
   F = (HVNW INTERACT (NA29G5A_GATE INSIDE A)) NOT TOUCH EDGE (HVNW INSIDE EDGE NA29G5A_GATE)
   F1 = (HVNW INTERACT (NSW50BVG5_GB_GATE INSIDE A)) NOT TOUCH EDGE (HVNW INSIDE EDGE NSW50BVG5_GB_GATE)
   F2 = (HVNW INTERACT (NLD36G5_GA_GATE INSIDE A)) NOT TOUCH EDGE (HVNW INSIDE EDGE NLD36G5_GA_GATE)
   F NOT COIN OUTSIDE EDGE E
   F1 NOT COIN OUTSIDE EDGE E
   F2 NOT COIN OUTSIDE EDGE E
}
DT.C.2_3d5
0 0 5 Jan 13 20:32:47 2026                     
DT.C.2_3d5 { @ min clearance from P+ iso ring to DT >= 3.5
	A = (HOLES DT) ENCLOSE (((HVGATE_3_5 OR DIO_ZENER_GB_M) OR DIO_SBD_30V_M) OR DIO_SBD_36V_M)
	B = (DT INTERACT A) OR (DT AND HV70ISO)
	EXT B PPOD_ISO_R < DT_C_2_3d5 ABUT < 90 SINGULAR REGION
}
DT.C.2_3
0 0 5 Jan 13 20:32:47 2026                     
DT.C.2_3 { @ min clearance from P+ iso ring to DT >= 3
	A = (HOLES DT) ENCLOSE HVGATE_3
	B = DT INTERACT A
	EXT B PPOD_ISO_R < DT_C_2_3 ABUT < 90 SINGULAR REGION
}
DT.C.2_2d5
0 0 5 Jan 13 20:32:47 2026                     
DT.C.2_2d5 { @ min clearance from P+ iso ring to DT >= 2.5
	A = (HOLES DT) ENCLOSE HVGATE_2_5
	B = DT INTERACT A
	EXT B PPOD_ISO_R < DT_C_2_2d5 ABUT < 90 SINGULAR REGION
}
DT.C.2_2d3
0 0 4 Jan 13 20:32:47 2026                     
DT.C.2_2d3 { @ min clearance from P+ iso ring to DT >= 2.3
	A = DT INTERACT HV45ISO
	EXT A PPOD_ISO_R < DT_C_2_2d3 ABUT < 90 SINGULAR REGION
}
DT.C.2_2
0 0 5 Jan 13 20:32:47 2026                     
DT.C.2_2 { @ min clearance from P+ iso ring to DT >= 2
	A = (HOLES DT) ENCLOSE (((((HVGATE_2 OR DIO_ZENER_M) OR DIO_ZENER_NBL_M) OR DIO_SBD_12V_M) OR DIO_SBD_16V_M) OR DIO_SBD_24V_M)
	B = (DT INTERACT A) OR (DT AND (HV8ISO OR HV29ISO))
	EXT B PPOD_ISO_R < DT_C_2_2 ABUT < 90 SINGULAR REGION
}
DT.C.3
0 0 5 Jan 13 20:32:47 2026                     
DT.C.3 { @ Min clearance from DT to {OD INSIDE HVNW} >= 2 um
  A = HOLES DT
  B = OD INSIDE HVNW
  ENC B A < DT_C_3 ABUT < 90 SINGULAR REGION
}
DT.C.4
0 0 9 Jan 13 20:32:47 2026                     
DT.C.4 { @ Min clearance from DT to 1.8VNW/5VNW/HVNW/NDDD/NBL/NP(butted with outer edge of DT is not allowed) >= 4.42 um
  A = HOLES DT
  A1 = A OR DT
  EXT A1 NWEL < DT_C_4 ABUT < 90 SINGULAR REGION
  EXT A1 HVNW < DT_C_4 ABUT < 90 SINGULAR REGION
  EXT A1 NDD < DT_C_4 ABUT < 90 SINGULAR REGION
  EXT A1 NBL < DT_C_4 ABUT < 90 SINGULAR REGION
  EXT A1 NP < DT_C_4 ABUT < 90 SINGULAR REGION
}
DT.DN.1
0 0 3 Jan 13 20:32:47 2026                     
DT.DN.1 { @ Max density pf DT across full chip <= 0.3 
  DENSITY DTi > DT_DN_1 INSIDE OF LAYER CHIP PRINT DT_DN_1.density
}
DT.R.1
0 0 8 Jan 13 20:32:47 2026                     
DT.R.1 { @ DT must be a rectangular ring for LV isolation and 6V~55V devices; an octagonal ring for 65V/70V devices .
  A = (HOLES DT) OR DT
  A1 = A NOT INTERACT ((HV65DMY OR HV70DMY) OR HV70ISO)
  A2 = A INTERACT ((HV65DMY OR HV70DMY) OR HV70ISO)
  NOT RECTANGLE A1
  B = EXPAND EDGE A2 OUTSIDE BY GRID
  A2 INTERACT B != 8
}
DT.R.2
0 0 5 Jan 13 20:32:47 2026                     
DT.R.2 { @ Sharing DT for neighboring ring is not allowed.(No cross or T-shape interception of DT is allowed.)
  A = HOLES DT 
  B = A OR DT
  B INTERACT A > 1
}
DT.R.3
0 0 4 Jan 13 20:32:47 2026                     
DT.R.3 { @ DT ring must be surrounded by its own P+ isolation ring (Two DT
         @ regions can share the same P+ isolation ring)
  PPOD_ISO_H_CHECK INTERACT DT > 1
}
DT.R.4
0 0 5 Jan 13 20:32:47 2026                     
DT.R.4 { @ LV devices without isolation is not allowed to be placed inside DT
  A = LV_DEVICES NOT NBL_ISO_HOLE
  B = HOLES DT
  A INTERACT B
}
DT.R.5
0 0 4 Jan 13 20:32:47 2026                     
DT.R.5 { @ Deep trench isolation(DT) degrades the breakdown voltage of NBL/Psub. Please consult with
		 @ TSMC for process solution if you will use the 65/70V devices with DT.
  DT AND ((HV65DMY OR HV70DMY) OR HV70ISO)		 
}
DT.R.6
0 0 4 Jan 13 20:32:47 2026                     
DT.R.6 { @ {DT INTERACT (HVNW CUT ((((N+ SWR G1 OR N+ SWR G2) OR N+ SWR G3) OR N+ SWR G4) OR N+ SWR G5) OR N+ pickup-ring for G2) } is not allowed .
  A = HVNW CUT (((((NBL_ISO_SWR_GP1_R OR NPOD_PICKUP_SWR_GP2_HS_R) OR NPOD_PICKUP_SWR_GP3_R) OR NPOD_PICKUP_SWR_GP4_R) OR NPOD_PICKUP_SWR_GP5_R) OR NPOD_PICKUP_OUTMOST_GP2_LS_R)
  DT INTERACT A
}
NT_N.I.2
0 0 3 Jan 13 20:32:47 2026                     
NT_N.I.2 {@ only one OD region allowed to be put in an NT_N region
  NTN ENCLOSE OD > 1
}
NT_N.I.3
0 0 3 Jan 13 20:32:47 2026                     
NT_N.I.3 {@ A P+GATE is not allowed to be put in an NT_N region
  NTN AND GATE_PP
}
NT_N.I.4
0 0 6 Jan 13 20:32:47 2026                     
NT_N.I.4 {@ A bent poly region is not allowed to put in an NT_N region
  EXT NTN_PO_W < 0.18 ABUT == 90 INTERSECTING ONLY
  INT NTN_PO_W < 0.18 ABUT == 90 INTERSECTING ONLY
  EXT NTN_PO_W < 0.18 ABUT == 135 INTERSECTING ONLY
  INT NTN_PO_W < 0.18 ABUT == 135 INTERSECTING ONLY
}
NT_N.W.1
0 0 3 Jan 13 20:32:47 2026                     
NT_N.W.1 {@ Minimum dimension of a NT_N region <0.74     
  INT NTN < NT_N_W_1 ABUT < 90 SINGULAR REGION
}
NT_N.W.2.1
0 0 4 Jan 13 20:32:47 2026                     
NT_N.W.2.1 {@ Minimum poly gate dimension (channel length) of a 5V blocked NT_N device < 1.6
  Z = NTN_GATE_W INSIDE EDGE OD2
  INT Z < NT_N_W_2_1 ABUT < 90 REGION
}
NT_N.W.2.2
0 0 4 Jan 13 20:32:47 2026                     
NT_N.W.2.2 {@ Minimum poly gate dimension (channel length) of a 1.8V blocked NT_N device < 0.5
  Z = NTN_GATE_W OUTSIDE EDGE OD2
  INT Z < NT_N_W_2_2 ABUT < 90 REGION
}
NT_N.W.3
0 0 3 Jan 13 20:32:47 2026                     
NT_N.W.3 { @ min OD dimension of 5V blocked Native device >= 1.2
	INT (NTN_GATE AND OD2) < NT_N_W_3 ABUT < 90 SINGULAR REGION 
}
NT_N.S.1
0 0 3 Jan 13 20:32:47 2026                     
NT_N.S.1 {@ Minimum space between two NT_N regions < 0.86
  EXT NTN < NT_N_S_1 ABUT < 90 SINGULAR REGION
}
NT_N.E.1
0 0 8 Jan 13 20:32:47 2026                     
NT_N.E.1 {@ Maximum and Minimum extension from NT_N region beyond an NP OD region 0.26
  A = NTN INTERACT NPOD
  B = NPOD INTERACT NTN
  C = SIZE B BY NT_N_E_1
  D = SIZE A BY -NT_N_E_1
  A XOR C
  B XOR D
}
NT_N.E.2
0 0 4 Jan 13 20:32:47 2026                     
NT_N.E.2 {@ Minimum extension from OD2 edge to NT_N region inside OD2 < 0.86um 
  ENC NTN OD2 < 0.86 ABUT < 90 SINGULAR REGION
  NTN CUT OD2
}
NT_N.C.3
0 0 3 Jan 13 20:32:47 2026                     
NT_N.C.3 { @ Minimum clearance from NT_N region to OD2 edge < 0.86um
  EXT NTN OD2 < 0.86 ABUT < 90 SINGULAR REGION
}
NT_N.C.1
0 0 4 Jan 13 20:32:47 2026                     
NT_N.C.1 {@ MInimum clearance from NT_N to OD < 0.52
  EXT OD NTN < NT_N_C_1 ABUT < 90 SINGULAR REGION
  OD CUT NTN    
}
NT_N.C.2
0 0 4 Jan 13 20:32:47 2026                     
NT_N.C.2 {@ Minimum clearance frome a NT_N region to NWEL/HVNW edge < 1.66
  EXT NTN (NWEL OR HVNW) < NT_N_C_2 ABUT < 90 SINGULAR REGION
  NTN AND (NWEL OR HVNW)    
}
OD.W.1_OD.W.2
0 0 3 Jan 13 20:32:47 2026                     
OD.W.1_OD.W.2 { @ Min. OD width for MOS and interconnect < 0.22
  INT OD < 0.22 ABUT < 90 SINGULAR REGION
}
OD.S.1
0 0 3 Jan 13 20:32:47 2026                     
OD.S.1 { @ Min. OD space < 0.28
  EXT OD < 0.28 ABUT < 90 SINGULAR REGION 
}
OD.C.1
0 0 5 Jan 13 20:32:47 2026                     
OD.C.1 { @ Min. NWEL olap NPOD tie down < 0.12
  ENC NPOD NONWR < 0.12 ABUT < 90 SINGULAR REGION
  A = NPOD CUT NONWR
  A NOT INTERACT IOLDNMOS_GATE
}
OD.C.2_OD.C.3
0 0 8 Jan 13 20:32:47 2026                     
OD.C.2_OD.C.3 { @ Min. NWEL to NPOD space < 0.43
  A = NPOD NOT INSIDE NWEL
  X = A NOT ODWR
  AA = EXT X NWEL < 0.43 ABUT < 90 SINGULAR REGION
  AA NOT INTERACT IOLDNMOS_GATE 
  B =  X CUT NWEL
  B NOT INTERACT IOLDNMOS_GATE
}
OD.C.4
0 0 6 Jan 13 20:32:47 2026                     
OD.C.4 { @ NWEL overlap PPOD < 0.43
  A = ENC PPOD NWEL < 0.43 ABUT < 90 SINGULAR REGION
  A NOT INTERACT IOLDNMOS_GATE
  AA = PPOD CUT NWEL
  AA NOT INTERACT (MTP_2T2C AND MCEL)
}
OD.C.5
0 0 3 Jan 13 20:32:47 2026                     
OD.C.5 { @ NWEL space PPOD outside NW < 0.12
  EXT PTAP NWEL < 0.12 ABUT < 90 SINGULAR REGION
}
OD.W.3
0 0 9 Jan 13 20:32:47 2026                     
OD.W.3 { @ Length of active with width < 0.42 um, connected to butted strap > 0.8 um
  SD = (DACT INTERACT ALL_GATE) NOT ALL_GATE
  NP_PP_BTE = NPOD COIN OUTSIDE EDGE PPOD  
  BUTTED_EDGE = LENGTH NP_PP_BTE < OD_W_3_J
  CHECK_SD = SD WITH EDGE BUTTED_EDGE
  NARROW_SD = INT (CHECK_SD COIN INSIDE EDGE OD) < OD_W_3_J ABUT < 90 OPPOSITE REGION 
  CHECK_OD = (NARROW_SD WITH EDGE BUTTED_EDGE) OR (NARROW_SD WITH EDGE GATE_W)
  PATH LENGTH (OD COIN INSIDE EDGE CHECK_OD) > OD_W_3_T
}
OD.A.1
0 0 3 Jan 13 20:32:47 2026                     
OD.A.1 { @ Min. area of stand-alone OD region < 0.202
  OD AREA < 0.202
}
OD.R.5
0 0 11 Jan 13 20:32:47 2026                    
OD.R.5 { @ 1.8v 5v native NMOS, 5v lvt NMOS GB must be surrounded by its unique bulk ring
	A = NTN_GATE OR NCH5_LVT_G
	B = HOLES PPOD INNER
	A NOT INSIDE B
	(B INTERACT A) INTERACT ((OTHER_DEVICE NOT A) OR PORES)
    C = STAMP A BY ILP1i
	D = (OD INTERACT A) NOT POLY
    E = STAMP D BY NSDi
	B INTERACT C BY NET > 1
	B INTERACT E BY NET > 2
}
OD.R.6
0 0 7 Jan 13 20:32:47 2026                     
OD.R.6 { @ 5v lvt PMOS must be surrounded by its unique N+ OD ring
	A = HVGT AND HVNW
	B = HOLES (NPOD AND HVNW) INNER
	A NOT INSIDE B
	(B INTERACT A) INTERACT ((OTHER_DEVICE NOT A) OR PORES)
	B INTERACT (PPOD INTERACT A) > 1
}
OD.R.7
0 0 6 Jan 13 20:32:47 2026                     
OD.R.7 { @ NW cut {(OD INTERACT(OD NOT (NP OR PP))) NOT INTERACT CO} is not allowed, except NW fully inside OD or OD fully inside NW 
  PRE =(OD INTERACT(OD NOT (NP OR PP))) NOT INTERACT CO
  A = NWEL INSIDE PRE 
  B = PRE INSIDE NWEL
  (NWEL NOT A ) CUT  (PRE NOT B) 	
}
OD.C.8
0 0 4 Jan 13 20:32:47 2026                     
OD.C.8 { @ Min clearance from NW to {(OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO} >= 0.6
  A = (OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO
  EXT NWEL A < OD_C_8 ABUT < 90 SINGULAR REGION
}
OD.E.1
0 0 4 Jan 13 20:32:47 2026                     
OD.E.1 { @ Min extension of NW beyond {(OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO} >= 0.6
  A = (OD INTERACT (OD NOT (NP OR PP))) NOT INTERACT CO
  ENC A NWEL < OD_E_1 ABUT < 90 SINGULAR REGION
}
OD.C.2.1_OD.C.3.1
0 0 5 Jan 13 20:32:47 2026                     
OD.C.2.1_OD.C.3.1 { @ Minimum clearance from NWEL edge to N+OD which interacts OD2 < 0.6
  X = (NPOD NOT INSIDE NWEL) NOT ODWR
  Y = X INTERACT OD2
  EXT Y NWEL < OD_C_2_1 ABUT < 90 SINGULAR REGION
}
OD.C.4.1
0 0 6 Jan 13 20:32:47 2026                     
OD.C.4.1 { @ Minimum clearance from NWEL edge to P+OD which interacts OD2 < 0.8
  X = PPOD INTERACT OD2
  A = ENC X NWEL < 0.8 ABUT < 90 SINGULAR REGION
  B = MTP_2T2C AND MCEL
  A NOT INTERACT B 
}
HVOD.C.3.1
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.3.1 { @ min clearance from P+ isolation-ring to PSUB for HV Diode and HV RES>= 2
     A = (PSUB INTERACT (HVDIO_DMY OR HVRES_DMY)) NOT INTERACT HVESD_EOD
     EXT A PPOD_ISO_R  < HVOD_C_3_1 ABUT < 90 SINGULAR REGION
}
HVOD.C.3.2
0 0 6 Jan 13 20:32:47 2026                     
HVOD.C.3.2{ @ min and max clearance from P+ isolation-ring to PSUB for HVBJT == 2
     A = PSUB INTERACT (((BJT_NPWHVNWNBL_E OR BJT_PBHVNWNBLSHP_E) OR BJT_NPWHVNWNBL_PO_BOUNDARY_E) OR BJT_PB2HVNWNBLSHP_E)
     B = SIZE A BY HVOD_C_3_2 
     C = PPOD_ISO_H INTERACT (((BJT_NPWHVNWNBL_E OR BJT_PBHVNWNBLSHP_E) OR BJT_NPWHVNWNBL_PO_BOUNDARY_E) OR BJT_PB2HVNWNBLSHP_E)
     B XOR C 	 
}
HVOD.C.3.3_NDA20G3
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.3.3_NDA20G3{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 1.5
   A = PSUB AND PPOD_ISO_H_NDA20G3
   EXT PPOD_ISO_R_NDA20G3 A < HVOD_C_3_3_NDA20G3 ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD20G5A_NBL
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.3.3_NLD20G5A_NBL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 1.5
   A = PSUB AND PPOD_ISO_H_NLD20G5A_NBL
   EXT PPOD_ISO_R_NLD20G5A_NBL A < HVOD_C_3_3_NLD20G5A_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD24G5_NBL
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.3.3_NLD24G5_NBL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 1.5
   A = PSUB AND PPOD_ISO_H_NLD24G5_NBL
   EXT PPOD_ISO_R_NLD24G5_NBL A < HVOD_C_3_3_NLD24G5_NBL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD36G5_GA
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.3.3_NLD36G5_GA{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 2
   A = PSUB AND PPOD_ISO_H_NLD36G5_GA
   EXT PPOD_ISO_R_NLD36G5_GA A < HVOD_C_3_3_NLD36G5_GA ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NLD20G5_FULLY_ISO
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.3.3_NLD20G5_FULLY_ISO{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 1.5
   EXT PPOD_ISO_R_NLD20G5_FULLY_ISO PSUB < HVOD_C_3_3_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   EXT PPOD_BULK_R_NLD20G5_FULLY_ISO PSUB < HVOD_C_3_3_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVOD.C.3.3_NDA29G3
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.3.3_NDA29G3{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 2
   A = PSUB AND PPOD_ISO_H_NDA29G3
   EXT PPOD_ISO_R_NDA29G3 A < HVOD_C_3_3_NDA29G3 ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NA29G5A
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.3.3_NA29G5A{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 2
   A = PSUB AND PPOD_ISO_H_NA29G5A
   EXT PPOD_ISO_R_NA29G5A A < HVOD_C_3_3_NA29G5A ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA20G5A_BL
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.3.3_PA20G5A_BL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 1.5
   A = PSUB AND PPOD_ISO_H_PA20G5A_BL
   EXT PPOD_ISO_R_PA20G5A_BL A < HVOD_C_3_3_PA20G5A_BL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_PA29G5A_BL
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.3.3_PA29G5A_BL{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 2
   A = PSUB AND PPOD_ISO_H_PA29G5A_BL
   EXT PPOD_ISO_R_PA29G5A_BL A < HVOD_C_3_3_PA29G5A_BL ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NSW28BVG5_GA_FULLY_ISO
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.3.3_NSW28BVG5_GA_FULLY_ISO{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 1.5
   A = PSUB AND PPOD_ISO_H_NSW28BVG5_GA_FULLY_ISO
   EXT PPOD_ISO_R_NSW28BVG5_GA_FULLY_ISO A < HVOD_C_3_3_NSW28BVG5_GA_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.3_NSW40BVG5_GA_FULLY_ISO
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.3.3_NSW40BVG5_GA_FULLY_ISO{ @ min clearance from P+ isolation-ring to PSUB for HVMOS >= 1.5
   A = PSUB AND PPOD_ISO_H_NSW40BVG5_GA_FULLY_ISO
   EXT PPOD_ISO_R_NSW40BVG5_GA_FULLY_ISO A < HVOD_C_3_3_NSW40BVG5_GA_FULLY_ISO ABUT < 90 SINGULAR REGION 
}
HVOD.C.7A
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.7A{ @ min clearance from P+ isolation ring to HVNW >= 1
   EXT HVNW_10 PPOD_ISO_R < HVOD_C_7A ABUT < 90 SINGULAR REGION 
   EXT HVNW_10 PPOD_BULK_R < HVOD_C_7A ABUT < 90 SINGULAR REGION  
}
HVOD.C.7B
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.7B{ @ min clearance from P+ isolation ring to HVNW >= 1.5
   EXT HVNW_15 PPOD_ISO_R < HVOD_C_7B ABUT < 90 SINGULAR REGION
   EXT HVNW_15 PPOD_BULK_R < HVOD_C_7B ABUT < 90 SINGULAR REGION
}
HVOD.C.7C
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.7C { @ min clearance from P+ isolation ring to HVNW >= 2
   EXT HVNW_20 PPOD_ISO_R < HVOD_C_7C ABUT < 90 SINGULAR REGION
   EXT HVNW_20 PPOD_BULK_R < HVOD_C_7C ABUT < 90 SINGULAR REGION
}
HVOD.C.7D
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.7D { @ min clearance from P+ isolation ring to HVNW >= 3
   EXT HVNW_30 PPOD_ISO_R < HVOD_C_7D ABUT < 90 SINGULAR REGION
   EXT HVNW_30 PPOD_BULK_R < HVOD_C_7D ABUT < 90 SINGULAR REGION
}
HVOD.C.7.1A
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.7.1A { @ Min clearance from P+ SWR to HVNW for Group1 >= 1
   EXT PPOD_PICKUP_SWR_GP1_R_10 HVNW < HVOD_C_7_1A ABUT < 90 SINGULAR REGION
}
HVOD.C.7.1B
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.7.1B { @ Min clearance from P+ SWR to HVNW for Group1 >= 1.5
   EXT PPOD_PICKUP_SWR_GP1_R_15 HVNW < HVOD_C_7_1B ABUT < 90 SINGULAR REGION
}
HVOD.C.7.2A
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.7.2A { @ Min clearance from P+ SWR to HVNW for Group2(G2-LS) >= 1
   EXT PPOD_PICKUP_SWR_GP2_LS_R_10 HVNW < HVOD_C_7_2A ABUT < 90 SINGULAR REGION 
}
HVOD.C.7.2B
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.7.2B { @ Min clearance from P+ SWR to HVNW for Group2(G2-LS) >= 1.5
   EXT PPOD_PICKUP_SWR_GP2_LS_R_15 HVNW < HVOD_C_7_2B ABUT < 90 SINGULAR REGION 
}
HVOD.C.7.3A
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.7.3A { @ Min clearance from P+ SWR to HVNW for Group2(G2-HS) >= 1
   EXT PPOD_PICKUP_SWR_GP2_HS_R_10 HVNW < HVOD_C_7_3A ABUT < 90 SINGULAR REGION 
}
HVOD.C.7.3B
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.7.3B { @ Min clearance from P+ SWR to HVNW for Group2(G2-HS) >= 1.5
   EXT PPOD_PICKUP_SWR_GP2_HS_R_15 HVNW < HVOD_C_7_3B ABUT < 90 SINGULAR REGION 
}
HVOD.C.7.4A
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.7.4A { @ Min clearance from P+ SWR to HVNW for Group3 >= 1
   EXT PPOD_PICKUP_SWR_GP3_R_10 HVNW < HVOD_C_7_4A ABUT < 90 SINGULAR REGION 
}
HVOD.C.7.4B
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.7.4B { @ Min clearance from P+ SWR to HVNW for Group3 >= 1.5
   EXT PPOD_PICKUP_SWR_GP3_R_15 HVNW < HVOD_C_7_4B ABUT < 90 SINGULAR REGION 
}
HVOD.C.10.1A
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.10.1A { @ Min clearance from P+ SWR to HVNW for Group4 >= 2.5
   EXT PPOD_PICKUP_SWR_GP4_R_30 HVNW < HVOD_C_10_1A ABUT < 90 SINGULAR REGION 
}
HVOD.C.10.1B
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.10.1B { @ Min clearance from P+ SWR to HVNW for Group4 >= 3
   EXT PPOD_PICKUP_SWR_GP4_R_35 HVNW < HVOD_C_10_1B ABUT < 90 SINGULAR REGION 
}
HVOD.C.10.2A
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.10.2A { @ Min clearance from P+ SWR to HVNW for Group5 >= 2.5
   EXT PPOD_PICKUP_SWR_GP5_R_25 HVNW < HVOD_C_10_2A ABUT < 90 SINGULAR REGION 
}
HVOD.C.10.2B
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.10.2B { @ Min clearance from P+ SWR to HVNW for Group5 >= 3.5
   EXT PPOD_PICKUP_SWR_GP5_R_35 HVNW < HVOD_C_10_2B ABUT < 90 SINGULAR REGION 
}
HVOD.C.3.4
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.3.4 { @ Min clearance from P+ SWR to PSUB for Group1 >= 1.5
   EXT PPOD_PICKUP_SWR_GP1_R_NLD24G5_NBL PSUB < HVOD_C_3_4 ABUT < 90 SINGULAR REGION
}
HVOD.C.3.5
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.3.5 { @ Min clearance from P+ SWR to PSUB for Group1(G2-LS) >= 1.5
   EXT PPOD_PICKUP_SWR_GP2_LS_R_NLD20G5_FULLY_ISO PSUB < HVOD_C_3_5 ABUT < 90 SINGULAR REGION
}
HVOD.C.3.6
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.3.6 { @ Min clearance from P+ SWR to PSUB for Group1(G2-HS) >= 1.5
   EXT PPOD_PICKUP_SWR_GP2_HS_R_NLD20G5_FULLY_ISO PSUB < HVOD_C_3_6 ABUT < 90 SINGULAR REGION
}
HVOD.C.3.7
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.3.7 { @ Min clearance from P+ SWR to PSUB for Group1 >= 1.5
   EXT PPOD_PICKUP_SWR_GP3_R_PA20G5A_BL PSUB < HVOD_C_3_7 ABUT < 90 SINGULAR REGION
}
HVOD.E.1.2A
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.2A { @ Min extension of HVNW beyond N+ SWR for Group1 >= 1.5
   ENC NBL_ISO_SWR_GP1_R_15 HVNW < HVOD_E_1_2A ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.2B
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.2B { @ Min extension of HVNW beyond N+ SWR for Group1 >= 2
   ENC NBL_ISO_SWR_GP1_R_20 HVNW < HVOD_E_1_2B ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.2C
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.2C { @ Min extension of HVNW beyond N+ SWR for Group1 >= 3
   ENC NBL_ISO_SWR_GP1_R_30 HVNW < HVOD_E_1_2C ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.3A
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.3A { @ Min extension of HVNW beyond N+ SWR for Group2(G2-LS) >= 1
   ENC NPOD_PICKUP_SWR_GP2_LS_R_10 HVNW < HVOD_E_1_3A ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.3B
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.3B { @ Min extension of HVNW beyond N+ SWR for Group2(G2-LS) >= 1.5
   ENC NPOD_PICKUP_SWR_GP2_LS_R_15 HVNW < HVOD_E_1_3B ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.3C
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.3C { @ Min extension of HVNW beyond N+ SWR for Group2(G2-LS) >= 2
   ENC NPOD_PICKUP_SWR_GP2_LS_R_20 HVNW < HVOD_E_1_3C ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.4A
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.4A { @ Min extension of HVNW beyond N+ SWR for Group2(G2-HS) >= 1
   ENC NPOD_PICKUP_SWR_GP2_HS_R_10 HVNW < HVOD_E_1_4A ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.4B
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.4B { @ Min extension of HVNW beyond N+ SWR for Group2(G2-HS) >= 1.5
   ENC NPOD_PICKUP_SWR_GP2_HS_R_15 HVNW < HVOD_E_1_4B ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.4C
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.4C { @ Min extension of HVNW beyond N+ SWR for Group2(G2-HS) >= 2
   ENC NPOD_PICKUP_SWR_GP2_HS_R_20 HVNW < HVOD_E_1_4C ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.5A
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.5A { @ Min extension of HVNW beyond N+ SWR for Group3 >= 1
   ENC NPOD_PICKUP_SWR_GP3_R_10 HVNW < HVOD_E_1_5A ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.5B
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.5B { @ Min extension of HVNW beyond N+ SWR for Group3 >= 1.5
   ENC NPOD_PICKUP_SWR_GP3_R_15 HVNW < HVOD_E_1_5B ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.5C
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.5C { @ Min extension of HVNW beyond N+ SWR for Group3 >= 2
   ENC NPOD_PICKUP_SWR_GP3_R_20 HVNW < HVOD_E_1_5C ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.6A
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.6A { @ Min extension of HVNW beyond N+ SWR for Group4 >= 2.5
   ENC NPOD_PICKUP_SWR_GP4_R_25 HVNW < HVOD_E_1_6A ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.6B
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.6B { @ Min extension of HVNW beyond N+ SWR for Group4 >= 3
   ENC NPOD_PICKUP_SWR_GP4_R_30 HVNW < HVOD_E_1_6B ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.7A
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.7A { @ Min extension of HVNW beyond N+ SWR for Group5 >= 2
   ENC NPOD_PICKUP_SWR_GP5_R_20 HVNW < HVOD_E_1_7A ABUT < 90 SINGULAR REGION	
}
HVOD.E.1.7B
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1.7B { @ Min extension of HVNW beyond N+ SWR for Group5 >= 3
   ENC NPOD_PICKUP_SWR_GP5_R_30 HVNW < HVOD_E_1_7B ABUT < 90 SINGULAR REGION	
}
HVOD.R.10_NLD6G5_SA_NBL
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.10_NLD6G5_SA_NBL { @ {((N+ OD AND (SH_N OR NDD)) AND HVNW) INSIDE NBL} for Group1,N+ SWR and P+SWR 
            @ must be connected together through metal connection
	  NBL_ISO_R_NLD6G5_SA_NBLc = STAMP NBL_ISO_R_NLD6G5_SA_NBL BY NTAP_mf
	  PPOD_PICKUP_SWR_GP1_R_NLD6G5_SA_NBLc = STAMP PPOD_PICKUP_SWR_GP1_R_NLD6G5_SA_NBL BY PTAP_mf
	  A = NLD6G5_SA_NBL_D INSIDE PPOD_PICKUP_SWR_GP1_H_NLD6G5_SA_NBL
	  NLD6G5_SA_NBL_Dc = STAMP A BY NTAP_mf
	  NET AREA RATIO NBL_ISO_R_NLD6G5_SA_NBLc PPOD_PICKUP_SWR_GP1_R_NLD6G5_SA_NBLc == 0
	  NET AREA RATIO NBL_ISO_R_NLD6G5_SA_NBLc NLD6G5_SA_NBL_Dc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP1_R_NLD6G5_SA_NBLc  NLD6G5_SA_NBL_Dc == 0
}
HVOD.R.10_NLD6G5_DE_NBL
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.10_NLD6G5_DE_NBL { @ {((N+ OD AND (SH_N OR NDD)) AND HVNW) INSIDE NBL} for Group1,N+ SWR and P+SWR 
            @ must be connected together through metal connection
	  NBL_ISO_R_NLD6G5_DE_NBLc = STAMP NBL_ISO_R_NLD6G5_DE_NBL BY NTAP_mf
	  PPOD_PICKUP_SWR_GP1_R_NLD6G5_DE_NBLc = STAMP PPOD_PICKUP_SWR_GP1_R_NLD6G5_DE_NBL BY PTAP_mf
	  A = NLD6G5_DE_NBL_D INSIDE PPOD_PICKUP_SWR_GP1_H_NLD6G5_DE_NBL
	  NLD6G5_DE_NBL_Dc = STAMP A BY NTAP_mf
	  NET AREA RATIO NBL_ISO_R_NLD6G5_DE_NBLc PPOD_PICKUP_SWR_GP1_R_NLD6G5_DE_NBLc == 0
	  NET AREA RATIO NBL_ISO_R_NLD6G5_DE_NBLc NLD6G5_DE_NBL_Dc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP1_R_NLD6G5_DE_NBLc  NLD6G5_DE_NBL_Dc == 0
}
HVOD.R.10_NLD8G5A_NBL
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.10_NLD8G5A_NBL { @ {((N+ OD AND (SH_N OR NDD)) AND HVNW) INSIDE NBL} for Group1,N+ SWR and P+SWR 
            @ must be connected together through metal connection
	  NBL_ISO_R_NLD8G5A_NBLc = STAMP NBL_ISO_R_NLD8G5A_NBL BY NTAP_mf
	  PPOD_PICKUP_SWR_GP1_R_NLD8G5A_NBLc = STAMP PPOD_PICKUP_SWR_GP1_R_NLD8G5A_NBL BY PTAP_mf
	  A = NLD8G5A_NBL_D INSIDE PPOD_PICKUP_SWR_GP1_H_NLD8G5A_NBL
	  NLD8G5A_NBL_Dc = STAMP A BY NTAP_mf
	  NET AREA RATIO NBL_ISO_R_NLD8G5A_NBLc PPOD_PICKUP_SWR_GP1_R_NLD8G5A_NBLc == 0
	  NET AREA RATIO NBL_ISO_R_NLD8G5A_NBLc NLD8G5A_NBL_Dc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP1_R_NLD8G5A_NBLc  NLD8G5A_NBL_Dc == 0
}
HVOD.R.10_NLD12G5A_NBL
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.10_NLD12G5A_NBL { @ {((N+ OD AND (SH_N OR NDD)) AND HVNW) INSIDE NBL} for Group1,N+ SWR and P+SWR 
            @ must be connected together through metal connection
	  NBL_ISO_R_NLD12G5A_NBLc = STAMP NBL_ISO_R_NLD12G5A_NBL BY NTAP_mf
	  PPOD_PICKUP_SWR_GP1_R_NLD12G5A_NBLc = STAMP PPOD_PICKUP_SWR_GP1_R_NLD12G5A_NBL BY PTAP_mf
	  A = NLD12G5A_NBL_D INSIDE PPOD_PICKUP_SWR_GP1_H_NLD12G5A_NBL
	  NLD12G5A_NBL_Dc = STAMP A BY NTAP_mf
	  NET AREA RATIO NBL_ISO_R_NLD12G5A_NBLc PPOD_PICKUP_SWR_GP1_R_NLD12G5A_NBLc == 0
	  NET AREA RATIO NBL_ISO_R_NLD12G5A_NBLc NLD12G5A_NBL_Dc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP1_R_NLD12G5A_NBLc  NLD12G5A_NBL_Dc == 0
}
HVOD.R.10_NLD24G5_NBL
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.10_NLD24G5_NBL { @ {((N+ OD AND (SH_N OR NDD)) AND HVNW) INSIDE NBL} for Group1,N+ SWR and P+SWR 
            @ must be connected together through metal connection
	  NBL_ISO_R_NLD24G5_NBLc = STAMP NBL_ISO_R_NLD24G5_NBL BY NTAP_mf
	  PPOD_PICKUP_SWR_GP1_R_NLD24G5_NBLc = STAMP PPOD_PICKUP_SWR_GP1_R_NLD24G5_NBL BY PTAP_mf
	  A = NLD24G5_NBL_D INSIDE PPOD_PICKUP_SWR_GP1_H_NLD24G5_NBL
	  NLD24G5_NBL_Dc = STAMP A BY NTAP_mf
	  NET AREA RATIO NBL_ISO_R_NLD24G5_NBLc PPOD_PICKUP_SWR_GP1_R_NLD24G5_NBLc == 0
	  NET AREA RATIO NBL_ISO_R_NLD24G5_NBLc NLD24G5_NBL_Dc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP1_R_NLD24G5_NBLc  NLD24G5_NBL_Dc == 0
}
HVOD.R.11_NLD6G5_SA_FULLY_ISO
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.11_NLD6G5_SA_FULLY_ISO { @ P+ bulkring for Group2,N+ SWR(G2-LS) and P+SWR(G2-LS) 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_SA_FULLY_ISOc = STAMP NPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_SA_FULLY_ISO BY NTAP_mf
	  PPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_SA_FULLY_ISOc = STAMP PPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_SA_FULLY_ISO BY PTAP_mf
	  A = PPOD_BULK_R_NLD6G5_SA_FULLY_ISO INSIDE NPOD_PICKUP_SWR_GP2_LS_H_NLD6G5_SA_FULLY_ISO
	  PPOD_BULK_R_NLD6G5_SA_FULLY_ISOc = STAMP A BY PTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_SA_FULLY_ISOc PPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_SA_FULLY_ISOc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_SA_FULLY_ISOc PPOD_BULK_R_NLD6G5_SA_FULLY_ISOc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_SA_FULLY_ISOc PPOD_BULK_R_NLD6G5_SA_FULLY_ISOc == 0
}
HVOD.R.11_NLD6G5_DE_FULLY_ISO
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.11_NLD6G5_DE_FULLY_ISO { @ P+ bulkring for Group2,N+ SWR(G2-LS) and P+SWR(G2-LS) 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_DE_FULLY_ISOc = STAMP NPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_DE_FULLY_ISO BY NTAP_mf
	  PPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_DE_FULLY_ISOc = STAMP PPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_DE_FULLY_ISO BY PTAP_mf
	  A = PPOD_BULK_R_NLD6G5_DE_FULLY_ISO INSIDE NPOD_PICKUP_SWR_GP2_LS_H_NLD6G5_DE_FULLY_ISO
	  PPOD_BULK_R_NLD6G5_DE_FULLY_ISOc = STAMP A BY PTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_DE_FULLY_ISOc PPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_DE_FULLY_ISOc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_DE_FULLY_ISOc PPOD_BULK_R_NLD6G5_DE_FULLY_ISOc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP2_LS_R_NLD6G5_DE_FULLY_ISOc PPOD_BULK_R_NLD6G5_DE_FULLY_ISOc == 0
}
HVOD.R.11_NLD8G5_FULLY_ISO
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.11_NLD8G5_FULLY_ISO { @ P+ bulkring for Group2,N+ SWR(G2-LS) and P+SWR(G2-LS) 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP2_LS_R_NLD8G5_FULLY_ISOc = STAMP NPOD_PICKUP_SWR_GP2_LS_R_NLD8G5_FULLY_ISO BY NTAP_mf
	  PPOD_PICKUP_SWR_GP2_LS_R_NLD8G5_FULLY_ISOc = STAMP PPOD_PICKUP_SWR_GP2_LS_R_NLD8G5_FULLY_ISO BY PTAP_mf
	  A = PPOD_BULK_R_NLD8G5_FULLY_ISO INSIDE NPOD_PICKUP_SWR_GP2_LS_H_NLD8G5_FULLY_ISO
	  PPOD_BULK_R_NLD8G5_FULLY_ISOc = STAMP A BY PTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_LS_R_NLD8G5_FULLY_ISOc PPOD_PICKUP_SWR_GP2_LS_R_NLD8G5_FULLY_ISOc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_LS_R_NLD8G5_FULLY_ISOc PPOD_BULK_R_NLD8G5_FULLY_ISOc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP2_LS_R_NLD8G5_FULLY_ISOc PPOD_BULK_R_NLD8G5_FULLY_ISOc == 0
}
HVOD.R.11_NLD12G5_FULLY_ISO
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.11_NLD12G5_FULLY_ISO { @ P+ bulkring for Group2,N+ SWR(G2-LS) and P+SWR(G2-LS) 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP2_LS_R_NLD12G5_FULLY_ISOc = STAMP NPOD_PICKUP_SWR_GP2_LS_R_NLD12G5_FULLY_ISO BY NTAP_mf
	  PPOD_PICKUP_SWR_GP2_LS_R_NLD12G5_FULLY_ISOc = STAMP PPOD_PICKUP_SWR_GP2_LS_R_NLD12G5_FULLY_ISO BY PTAP_mf
	  A = PPOD_BULK_R_NLD12G5_FULLY_ISO INSIDE NPOD_PICKUP_SWR_GP2_LS_H_NLD12G5_FULLY_ISO
	  PPOD_BULK_R_NLD12G5_FULLY_ISOc = STAMP A BY PTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_LS_R_NLD12G5_FULLY_ISOc PPOD_PICKUP_SWR_GP2_LS_R_NLD12G5_FULLY_ISOc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_LS_R_NLD12G5_FULLY_ISOc PPOD_BULK_R_NLD12G5_FULLY_ISOc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP2_LS_R_NLD12G5_FULLY_ISOc PPOD_BULK_R_NLD12G5_FULLY_ISOc == 0
}
HVOD.R.11_NLD16G5_FULLY_ISO
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.11_NLD16G5_FULLY_ISO { @ P+ bulkring for Group2,N+ SWR(G2-LS) and P+SWR(G2-LS) 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP2_LS_R_NLD16G5_FULLY_ISOc = STAMP NPOD_PICKUP_SWR_GP2_LS_R_NLD16G5_FULLY_ISO BY NTAP_mf
	  PPOD_PICKUP_SWR_GP2_LS_R_NLD16G5_FULLY_ISOc = STAMP PPOD_PICKUP_SWR_GP2_LS_R_NLD16G5_FULLY_ISO BY PTAP_mf
	  A = PPOD_BULK_R_NLD16G5_FULLY_ISO INSIDE NPOD_PICKUP_SWR_GP2_LS_H_NLD16G5_FULLY_ISO
	  PPOD_BULK_R_NLD16G5_FULLY_ISOc = STAMP A BY PTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_LS_R_NLD16G5_FULLY_ISOc PPOD_PICKUP_SWR_GP2_LS_R_NLD16G5_FULLY_ISOc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_LS_R_NLD16G5_FULLY_ISOc PPOD_BULK_R_NLD16G5_FULLY_ISOc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP2_LS_R_NLD16G5_FULLY_ISOc PPOD_BULK_R_NLD16G5_FULLY_ISOc == 0
}
HVOD.R.11_NLD20G5_FULLY_ISO
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.11_NLD20G5_FULLY_ISO { @ P+ bulkring for Group2,N+ SWR(G2-LS) and P+SWR(G2-LS) 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP2_LS_R_NLD20G5_FULLY_ISOc = STAMP NPOD_PICKUP_SWR_GP2_LS_R_NLD20G5_FULLY_ISO BY NTAP_mf
	  PPOD_PICKUP_SWR_GP2_LS_R_NLD20G5_FULLY_ISOc = STAMP PPOD_PICKUP_SWR_GP2_LS_R_NLD20G5_FULLY_ISO BY PTAP_mf
	  A = PPOD_BULK_R_NLD20G5_FULLY_ISO INSIDE NPOD_PICKUP_SWR_GP2_LS_H_NLD20G5_FULLY_ISO
	  PPOD_BULK_R_NLD20G5_FULLY_ISOc = STAMP A BY PTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_LS_R_NLD20G5_FULLY_ISOc PPOD_PICKUP_SWR_GP2_LS_R_NLD20G5_FULLY_ISOc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_LS_R_NLD20G5_FULLY_ISOc PPOD_BULK_R_NLD20G5_FULLY_ISOc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP2_LS_R_NLD20G5_FULLY_ISOc PPOD_BULK_R_NLD20G5_FULLY_ISOc == 0
}
HVOD.R.12_NLD6G5_SA_FULLY_ISO
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.12_NLD6G5_SA_FULLY_ISO { @ N+ bulkring for Group2,N+ SWR(G2-HS) and P+SWR(G2-HS) 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_SA_FULLY_ISOc = STAMP NPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_SA_FULLY_ISO BY NTAP_mf
	  PPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_SA_FULLY_ISOc = STAMP PPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_SA_FULLY_ISO BY PTAP_mf
	  A = NBL_ISO_R_NLD6G5_SA_FULLY_ISO INSIDE PPOD_PICKUP_SWR_GP2_HS_H_NLD6G5_SA_FULLY_ISO
	  NBL_ISO_R_NLD6G5_SA_FULLY_ISOc = STAMP A BY NTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_SA_FULLY_ISOc PPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_SA_FULLY_ISOc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_SA_FULLY_ISOc NBL_ISO_R_NLD6G5_SA_FULLY_ISOc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_SA_FULLY_ISOc NBL_ISO_R_NLD6G5_SA_FULLY_ISOc == 0
}
HVOD.R.12_NLD6G5_DE_FULLY_ISO
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.12_NLD6G5_DE_FULLY_ISO { @ N+ bulkring for Group2,N+ SWR(G2-HS) and P+SWR(G2-HS) 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_DE_FULLY_ISOc = STAMP NPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_DE_FULLY_ISO BY NTAP_mf
	  PPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_DE_FULLY_ISOc = STAMP PPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_DE_FULLY_ISO BY PTAP_mf
	  A = NBL_ISO_R_NLD6G5_DE_FULLY_ISO INSIDE PPOD_PICKUP_SWR_GP2_HS_H_NLD6G5_DE_FULLY_ISO
	  NBL_ISO_R_NLD6G5_DE_FULLY_ISOc = STAMP A BY NTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_DE_FULLY_ISOc PPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_DE_FULLY_ISOc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_DE_FULLY_ISOc NBL_ISO_R_NLD6G5_DE_FULLY_ISOc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP2_HS_R_NLD6G5_DE_FULLY_ISOc NBL_ISO_R_NLD6G5_DE_FULLY_ISOc == 0
}
HVOD.R.12_NLD8G5_FULLY_ISO
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.12_NLD8G5_FULLY_ISO { @ N+ bulkring for Group2,N+ SWR(G2-HS) and P+SWR(G2-HS) 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP2_HS_R_NLD8G5_FULLY_ISOc = STAMP NPOD_PICKUP_SWR_GP2_HS_R_NLD8G5_FULLY_ISO BY NTAP_mf
	  PPOD_PICKUP_SWR_GP2_HS_R_NLD8G5_FULLY_ISOc = STAMP PPOD_PICKUP_SWR_GP2_HS_R_NLD8G5_FULLY_ISO BY PTAP_mf
	  A = NBL_ISO_R_NLD8G5_FULLY_ISO INSIDE PPOD_PICKUP_SWR_GP2_HS_H_NLD8G5_FULLY_ISO
	  NBL_ISO_R_NLD8G5_FULLY_ISOc = STAMP A BY NTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_HS_R_NLD8G5_FULLY_ISOc PPOD_PICKUP_SWR_GP2_HS_R_NLD8G5_FULLY_ISOc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_HS_R_NLD8G5_FULLY_ISOc NBL_ISO_R_NLD8G5_FULLY_ISOc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP2_HS_R_NLD8G5_FULLY_ISOc NBL_ISO_R_NLD8G5_FULLY_ISOc == 0
}
HVOD.R.12_NLD12G5_FULLY_ISO
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.12_NLD12G5_FULLY_ISO { @ N+ bulkring for Group2,N+ SWR(G2-HS) and P+SWR(G2-HS) 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP2_HS_R_NLD12G5_FULLY_ISOc = STAMP NPOD_PICKUP_SWR_GP2_HS_R_NLD12G5_FULLY_ISO BY NTAP_mf
	  PPOD_PICKUP_SWR_GP2_HS_R_NLD12G5_FULLY_ISOc = STAMP PPOD_PICKUP_SWR_GP2_HS_R_NLD12G5_FULLY_ISO BY PTAP_mf
	  A = NBL_ISO_R_NLD12G5_FULLY_ISO INSIDE PPOD_PICKUP_SWR_GP2_HS_H_NLD12G5_FULLY_ISO
	  NBL_ISO_R_NLD12G5_FULLY_ISOc = STAMP A BY NTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_HS_R_NLD12G5_FULLY_ISOc PPOD_PICKUP_SWR_GP2_HS_R_NLD12G5_FULLY_ISOc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_HS_R_NLD12G5_FULLY_ISOc NBL_ISO_R_NLD12G5_FULLY_ISOc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP2_HS_R_NLD12G5_FULLY_ISOc NBL_ISO_R_NLD12G5_FULLY_ISOc == 0
}
HVOD.R.12_NLD16G5_FULLY_ISO
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.12_NLD16G5_FULLY_ISO { @ N+ bulkring for Group2,N+ SWR(G2-HS) and P+SWR(G2-HS) 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP2_HS_R_NLD16G5_FULLY_ISOc = STAMP NPOD_PICKUP_SWR_GP2_HS_R_NLD16G5_FULLY_ISO BY NTAP_mf
	  PPOD_PICKUP_SWR_GP2_HS_R_NLD16G5_FULLY_ISOc = STAMP PPOD_PICKUP_SWR_GP2_HS_R_NLD16G5_FULLY_ISO BY PTAP_mf
	  A = NBL_ISO_R_NLD16G5_FULLY_ISO INSIDE PPOD_PICKUP_SWR_GP2_HS_H_NLD16G5_FULLY_ISO
	  NBL_ISO_R_NLD16G5_FULLY_ISOc = STAMP A BY NTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_HS_R_NLD16G5_FULLY_ISOc PPOD_PICKUP_SWR_GP2_HS_R_NLD16G5_FULLY_ISOc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_HS_R_NLD16G5_FULLY_ISOc NBL_ISO_R_NLD16G5_FULLY_ISOc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP2_HS_R_NLD16G5_FULLY_ISOc NBL_ISO_R_NLD16G5_FULLY_ISOc == 0
}
HVOD.R.12_NLD20G5_FULLY_ISO
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.12_NLD20G5_FULLY_ISO { @ N+ bulkring for Group2,N+ SWR(G2-HS) and P+SWR(G2-HS) 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP2_HS_R_NLD20G5_FULLY_ISOc = STAMP NPOD_PICKUP_SWR_GP2_HS_R_NLD20G5_FULLY_ISO BY NTAP_mf
	  PPOD_PICKUP_SWR_GP2_HS_R_NLD20G5_FULLY_ISOc = STAMP PPOD_PICKUP_SWR_GP2_HS_R_NLD20G5_FULLY_ISO BY PTAP_mf
	  A = NBL_ISO_R_NLD20G5_FULLY_ISO INSIDE PPOD_PICKUP_SWR_GP2_HS_H_NLD20G5_FULLY_ISO
	  NBL_ISO_R_NLD20G5_FULLY_ISOc = STAMP A BY NTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_HS_R_NLD20G5_FULLY_ISOc PPOD_PICKUP_SWR_GP2_HS_R_NLD20G5_FULLY_ISOc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP2_HS_R_NLD20G5_FULLY_ISOc NBL_ISO_R_NLD20G5_FULLY_ISOc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP2_HS_R_NLD20G5_FULLY_ISOc NBL_ISO_R_NLD20G5_FULLY_ISOc == 0
}
HVOD.R.13_PA6G5_SA_BL
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.13_PA6G5_SA_BL { @ {(((N+ OD AND P+ OD) AND  SH_N) AND HVNW) INSIDE NBL} for Group3,N+ SWR and P+SWR 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP3_R_PA6G5_SA_BLc = STAMP NPOD_PICKUP_SWR_GP3_R_PA6G5_SA_BL BY NTAP_mf
	  PPOD_PICKUP_SWR_GP3_R_PA6G5_SA_BLc = STAMP PPOD_PICKUP_SWR_GP3_R_PA6G5_SA_BL BY PTAP_mf
	  A = PA6G5_SA_BL_S INSIDE PPOD_PICKUP_SWR_GP3_H_PA6G5_SA_BL
	  PA6G5_SA_BL_Sc = STAMP A BY PSD_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP3_R_PA6G5_SA_BLc PPOD_PICKUP_SWR_GP3_R_PA6G5_SA_BLc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP3_R_PA6G5_SA_BLc PA6G5_SA_BL_Sc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP3_R_PA6G5_SA_BLc  PA6G5_SA_BL_Sc == 0
}
HVOD.R.13_PA6G5_DE_BL
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.13_PA6G5_DE_BL { @ {(((N+ OD AND P+ OD) AND  SH_N) AND HVNW) INSIDE NBL} for Group3,N+ SWR and P+SWR 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP3_R_PA6G5_DE_BLc = STAMP NPOD_PICKUP_SWR_GP3_R_PA6G5_DE_BL BY NTAP_mf
	  PPOD_PICKUP_SWR_GP3_R_PA6G5_DE_BLc = STAMP PPOD_PICKUP_SWR_GP3_R_PA6G5_DE_BL BY PTAP_mf
	  A = PA6G5_DE_BL_S INSIDE PPOD_PICKUP_SWR_GP3_H_PA6G5_DE_BL
	  PA6G5_DE_BL_Sc = STAMP A BY PSD_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP3_R_PA6G5_DE_BLc PPOD_PICKUP_SWR_GP3_R_PA6G5_DE_BLc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP3_R_PA6G5_DE_BLc PA6G5_DE_BL_Sc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP3_R_PA6G5_DE_BLc  PA6G5_DE_BL_Sc == 0
}
HVOD.R.13_PA8G5A_BL
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.13_PA8G5A_BL { @ {(((N+ OD AND P+ OD) AND  SH_N) AND HVNW) INSIDE NBL} for Group3,N+ SWR and P+SWR 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP3_R_PA8G5A_BLc = STAMP NPOD_PICKUP_SWR_GP3_R_PA8G5A_BL BY NTAP_mf
	  PPOD_PICKUP_SWR_GP3_R_PA8G5A_BLc = STAMP PPOD_PICKUP_SWR_GP3_R_PA8G5A_BL BY PTAP_mf
	  A = PA8G5A_BL_S INSIDE PPOD_PICKUP_SWR_GP3_H_PA8G5A_BL
	  PA8G5A_BL_Sc = STAMP A BY PSD_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP3_R_PA8G5A_BLc PPOD_PICKUP_SWR_GP3_R_PA8G5A_BLc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP3_R_PA8G5A_BLc PA8G5A_BL_Sc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP3_R_PA8G5A_BLc  PA8G5A_BL_Sc == 0
}
HVOD.R.13_PA12G5A_BL
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.13_PA12G5A_BL { @ {(((N+ OD AND P+ OD) AND  SH_N) AND HVNW) INSIDE NBL} for Group3,N+ SWR and P+SWR 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP3_R_PA12G5A_BLc = STAMP NPOD_PICKUP_SWR_GP3_R_PA12G5A_BL BY NTAP_mf
	  PPOD_PICKUP_SWR_GP3_R_PA12G5A_BLc = STAMP PPOD_PICKUP_SWR_GP3_R_PA12G5A_BL BY PTAP_mf
	  A = PA12G5A_BL_S INSIDE PPOD_PICKUP_SWR_GP3_H_PA12G5A_BL
	  PA12G5A_BL_Sc = STAMP A BY PSD_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP3_R_PA12G5A_BLc PPOD_PICKUP_SWR_GP3_R_PA12G5A_BLc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP3_R_PA12G5A_BLc PA12G5A_BL_Sc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP3_R_PA12G5A_BLc  PA12G5A_BL_Sc == 0
}
HVOD.R.13_PA20G5A_BL
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.13_PA20G5A_BL { @ {(((N+ OD AND P+ OD) AND  SH_N) AND HVNW) INSIDE NBL} for Group3,N+ SWR and P+SWR 
            @ must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP3_R_PA20G5A_BLc = STAMP NPOD_PICKUP_SWR_GP3_R_PA20G5A_BL BY NTAP_mf
	  PPOD_PICKUP_SWR_GP3_R_PA20G5A_BLc = STAMP PPOD_PICKUP_SWR_GP3_R_PA20G5A_BL BY PTAP_mf
	  A = PA20G5A_BL_S INSIDE PPOD_PICKUP_SWR_GP3_H_PA20G5A_BL
	  PA20G5A_BL_Sc = STAMP A BY PSD_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP3_R_PA20G5A_BLc PPOD_PICKUP_SWR_GP3_R_PA20G5A_BLc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP3_R_PA20G5A_BLc PA20G5A_BL_Sc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP3_R_PA20G5A_BLc  PA20G5A_BL_Sc == 0
}
HVOD.R.14_NLD36G5_GB
0 0 15 Jan 13 20:32:47 2026                    
HVOD.R.14_NLD36G5_GB {@ {(((N+ OD AND SH_N) AND HVNW) AND DPW) INSIDE NBL} for Group4, N+ pickup-ring for Group4,
		   @ N+ SWR(G4-HS) and P+ SWR(G4-HS) must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP4_R_NLD36G5_GBc = STAMP NPOD_PICKUP_SWR_GP4_R_NLD36G5_GB BY NTAP_mf
	  PPOD_PICKUP_SWR_GP4_R_NLD36G5_GBc = STAMP PPOD_PICKUP_SWR_GP4_R_NLD36G5_GB BY PTAP_mf
	  A = NLD36G5_GB_D INSIDE PPOD_PICKUP_SWR_GP4_H_NLD36G5_GB
	  NLD36G5_GB_Dc = STAMP A BY NTAP_mf
	  B = NPOD_PICK_GB_R_NLD36G5_GB INSIDE PPOD_PICKUP_SWR_GP4_H_NLD36G5_GB
	  NPOD_PICK_GB_R_NLD36G5_GBc = STAMP B BY NTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP4_R_NLD36G5_GBc PPOD_PICKUP_SWR_GP4_R_NLD36G5_GBc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP4_R_NLD36G5_GBc NLD36G5_GB_Dc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP4_R_NLD36G5_GBc  NLD36G5_GB_Dc == 0
	  NET AREA RATIO NPOD_PICK_GB_R_NLD36G5_GBc NPOD_PICKUP_SWR_GP4_R_NLD36G5_GBc == 0
	  NET AREA RATIO NPOD_PICK_GB_R_NLD36G5_GBc PPOD_PICKUP_SWR_GP4_R_NLD36G5_GBc == 0
	  NET AREA RATIO NPOD_PICK_GB_R_NLD36G5_GBc NLD36G5_GB_Dc == 0
}
HVOD.R.14_NA70G5_GB
0 0 15 Jan 13 20:32:47 2026                    
HVOD.R.14_NA70G5_GB {@ {(((N+ OD AND SH_N) AND HVNW) AND DPW) INSIDE NBL} for Group4, N+ pickup-ring for Group4,
		   @ N+ SWR(G4-HS) and P+ SWR(G4-HS) must be connected together through metal connection
	  NPOD_PICKUP_SWR_GP4_R_NA70G5_GBc = STAMP NPOD_PICKUP_SWR_GP4_R_NA70G5_GB BY NTAP_mf
	  PPOD_PICKUP_SWR_GP4_R_NA70G5_GBc = STAMP PPOD_PICKUP_SWR_GP4_R_NA70G5_GB BY PTAP_mf
	  A = NA70G5_GB_D INSIDE PPOD_PICKUP_SWR_GP4_H_NA70G5_GB
	  NA70G5_GB_Dc = STAMP A BY NTAP_mf
	  B = NPOD_PICK_GB_R_NA70G5_GB INSIDE PPOD_PICKUP_SWR_GP4_H_NA70G5_GB
	  NPOD_PICK_GB_R_NA70G5_GBc = STAMP B BY NTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP4_R_NA70G5_GBc PPOD_PICKUP_SWR_GP4_R_NA70G5_GBc == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP4_R_NA70G5_GBc NA70G5_GB_Dc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP4_R_NA70G5_GBc  NA70G5_GB_Dc == 0
	  NET AREA RATIO NPOD_PICK_GB_R_NA70G5_GBc NPOD_PICKUP_SWR_GP4_R_NA70G5_GBc == 0
	  NET AREA RATIO NPOD_PICK_GB_R_NA70G5_GBc PPOD_PICKUP_SWR_GP4_R_NA70G5_GBc == 0
	  NET AREA RATIO NPOD_PICK_GB_R_NA70G5_GBc NA70G5_GB_Dc == 0
}
HVOD.R.15_PA36G5
0 0 15 Jan 13 20:32:47 2026                    
HVOD.R.15_PA36G5 {@ {(((N+ OD AND P+ OD) AND  SH_N) AND HVNW) INSIDE NBL} for Group5, N+ pickup-ring for Group5,
		   @ N+ SWR(G5-HS) and P+ SWR(G5-HS) must be connected together through metal connection .
	  NPOD_PICKUP_SWR_GP5_R_PA36G5c = STAMP NPOD_PICKUP_SWR_GP5_R_PA36G5 BY NTAP_mf
	  PPOD_PICKUP_SWR_GP5_R_PA36G5c = STAMP PPOD_PICKUP_SWR_GP5_R_PA36G5 BY PTAP_mf
	  A = PA36G5_S INSIDE PPOD_PICKUP_SWR_GP5_H_PA36G5
	  PA36G5_Sc = STAMP A BY PSD_mf
	  B = NPOD_PICK_R_PA36G5 INSIDE PPOD_PICKUP_SWR_GP5_H_PA36G5
	  NPOD_PICK_R_PA36G5c = STAMP B BY NTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP5_R_PA36G5c PPOD_PICKUP_SWR_GP5_R_PA36G5c == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP5_R_PA36G5c PA36G5_Sc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP5_R_PA36G5c  PA36G5_Sc == 0
	  NET AREA RATIO NPOD_PICK_R_PA36G5c NPOD_PICKUP_SWR_GP5_R_PA36G5c == 0
	  NET AREA RATIO NPOD_PICK_R_PA36G5c PPOD_PICKUP_SWR_GP5_R_PA36G5c == 0
	  NET AREA RATIO NPOD_PICK_R_PA36G5c PA36G5_Sc == 0
}
HVOD.R.15_PA70G5
0 0 15 Jan 13 20:32:47 2026                    
HVOD.R.15_PA70G5 {@ {(((N+ OD AND P+ OD) AND  SH_N) AND HVNW) INSIDE NBL} for Group5, N+ pickup-ring for Group5,
		   @ N+ SWR(G5-HS) and P+ SWR(G5-HS) must be connected together through metal connection .
	  NPOD_PICKUP_SWR_GP5_R_PA70G5c = STAMP NPOD_PICKUP_SWR_GP5_R_PA70G5 BY NTAP_mf
	  PPOD_PICKUP_SWR_GP5_R_PA70G5c = STAMP PPOD_PICKUP_SWR_GP5_R_PA70G5 BY PTAP_mf
	  A = PA70G5_S INSIDE PPOD_PICKUP_SWR_GP5_H_PA70G5
	  PA70G5_Sc = STAMP A BY PSD_mf
	  B = NPOD_PICK_R_PA70G5 INSIDE PPOD_PICKUP_SWR_GP5_H_PA70G5
	  NPOD_PICK_R_PA70G5c = STAMP B BY NTAP_mf
	  NET AREA RATIO NPOD_PICKUP_SWR_GP5_R_PA70G5c PPOD_PICKUP_SWR_GP5_R_PA70G5c == 0
	  NET AREA RATIO NPOD_PICKUP_SWR_GP5_R_PA70G5c PA70G5_Sc == 0
	  NET AREA RATIO PPOD_PICKUP_SWR_GP5_R_PA70G5c  PA70G5_Sc == 0
	  NET AREA RATIO NPOD_PICK_R_PA70G5c NPOD_PICKUP_SWR_GP5_R_PA70G5c == 0
	  NET AREA RATIO NPOD_PICK_R_PA70G5c PPOD_PICKUP_SWR_GP5_R_PA70G5c == 0
	  NET AREA RATIO NPOD_PICK_R_PA70G5c PA70G5_Sc == 0
}
HVOD.C.9_NLD20G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.9_NLD20G5_GB { @ min clearance from P+ bulk ring to HVNW >=2
	EXT PPOD_BULK_GB_R_NLD20G5_GB HVNW < HVOD_C_9_NLD20G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.9_NA24G3_DEP_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.9_NA24G3_DEP_GB { @ min clearance from P+ bulk ring to HVNW >=2
	EXT PPOD_BULK_GB_R_NA24G3_DEP_GB HVNW < HVOD_C_9_NA24G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.9_NLD24G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.9_NLD24G5_GB { @ min clearance from P+ bulk ring to HVNW >=2
	EXT PPOD_BULK_GB_R_NLD24G5_GB HVNW < HVOD_C_9_NLD24G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.9_NA45G3_DEP_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.9_NA45G3_DEP_GB { @ min clearance from P+ bulk ring to HVNW >=2.5
	EXT PPOD_BULK_GB_R_NA45G3_DEP_GB HVNW < HVOD_C_9_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.9_NA45G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.9_NA45G5_GB { @ min clearance from P+ bulk ring to HVNW >=2.5
	EXT PPOD_BULK_GB_R_NA45G5_GB HVNW < HVOD_C_9_NA45G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.9_NLD36G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.9_NLD36G5_GB { @ min clearance from P+ bulk ring to HVNW >=2.5
	EXT PPOD_BULK_GB_R_NLD36G5_GB HVNW < HVOD_C_9_NLD36G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.9_NLD45G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.9_NLD45G5_GB { @ min clearance from P+ bulk ring to HVNW >=2.5
	EXT PPOD_BULK_GB_R_NLD45G5_GB HVNW < HVOD_C_9_NLD45G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.9_NLD55G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.9_NLD55G5_GB { @ min clearance from P+ bulk ring to HVNW >=3
	EXT PPOD_BULK_GB_R_NLD55G5_GB HVNW < HVOD_C_9_NLD55G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.9_NLD65G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.9_NLD65G5_GB { @ min clearance from P+ bulk ring to HVNW >=3
	EXT PPOD_BULK_GB_R_NLD65G5_GB HVNW < HVOD_C_9_NLD65G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.9_NA65G3_DEP_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.9_NA65G3_DEP_GB { @ min clearance from P+ bulk ring to HVNW >=3
	EXT PPOD_BULK_GB_R_NA65G3_DEP_GB HVNW < HVOD_C_9_NA65G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.9_NA70G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.C.9_NA70G5_GB { @ min clearance from P+ bulk ring to HVNW >=3
	EXT PPOD_BULK_GB_R_NA70G5_GB HVNW < HVOD_C_9_NA70G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.10_NLD20G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_NLD20G5_GB { @ min extension fof P+ iso ring beyond HVNW >=2.5
	A = HVNW INSIDE PPOD_ISO_H_NLD20G5_GB
	EXT PPOD_ISO_R_NLD20G5_GB A < HVOD_C_10_NLD20G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.10_NA24G3_DEP_GB
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_NA24G3_DEP_GB { @ min extension fof P+ iso ring beyond HVNW >=2.5
	A = HVNW INSIDE PPOD_ISO_H_NA24G3_DEP_GB
	EXT PPOD_ISO_R_NA24G3_DEP_GB A < HVOD_C_10_NA24G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.10_NLD24G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_NLD24G5_GB { @ min extension fof P+ iso ring beyond HVNW >=2.5
	A = HVNW INSIDE PPOD_ISO_H_NLD24G5_GB
	EXT PPOD_ISO_R_NLD24G5_GB A < HVOD_C_10_NLD24G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.10_NA45G3_DEP_GB
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_NA45G3_DEP_GB { @ min extension fof P+ iso ring beyond HVNW >=3
	A = HVNW INSIDE PPOD_ISO_H_NA45G3_DEP_GB
	EXT PPOD_ISO_R_NA45G3_DEP_GB A < HVOD_C_10_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.10_NA45G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_NA45G5_GB { @ min extension fof P+ iso ring beyond HVNW >=3
	A = HVNW INSIDE PPOD_ISO_H_NA45G5_GB
	EXT PPOD_ISO_R_NA45G5_GB A < HVOD_C_10_NA45G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.10_NLD36G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_NLD36G5_GB { @ min extension fof P+ iso ring beyond HVNW >=3
	A = HVNW INSIDE PPOD_ISO_H_NLD36G5_GB
	EXT PPOD_ISO_R_NLD36G5_GB A < HVOD_C_10_NLD36G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.10_NLD45G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_NLD45G5_GB { @ min extension fof P+ iso ring beyond HVNW >=3
	A = HVNW INSIDE PPOD_ISO_H_NLD45G5_GB
	EXT PPOD_ISO_R_NLD45G5_GB A < HVOD_C_10_NLD45G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.10_NLD55G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_NLD55G5_GB { @ min extension fof P+ iso ring beyond HVNW >=3.5
	A = HVNW INSIDE PPOD_ISO_H_NLD55G5_GB
	EXT PPOD_ISO_R_NLD55G5_GB A < HVOD_C_10_NLD55G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.10_NLD65G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_NLD65G5_GB { @ min extension fof P+ iso ring beyond HVNW >=3.5
	A = HVNW INSIDE PPOD_ISO_H_NLD65G5_GB
	EXT PPOD_ISO_R_NLD65G5_GB A < HVOD_C_10_NLD65G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.10_NA65G3_DEP_GB
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_NA65G3_DEP_GB { @ min extension fof P+ iso ring beyond HVNW >=3.5
	A = HVNW INSIDE PPOD_ISO_H_NA65G3_DEP_GB
	EXT PPOD_ISO_R_NA65G3_DEP_GB A < HVOD_C_10_NA65G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.10_NA70G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_NA70G5_GB { @ min extension fof P+ iso ring beyond HVNW >=3.5
	A = HVNW INSIDE PPOD_ISO_H_NA70G5_GB
	EXT PPOD_ISO_R_NA70G5_GB A < HVOD_C_10_NA70G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.10_PA20G5
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_PA20G5 { @ min extension fof P+ iso ring beyond HVNW >=2.5
	A = HVNW INSIDE PPOD_ISO_H_PA20G5
	EXT PPOD_ISO_R_PA20G5 A < HVOD_C_10_PA20G5 ABUT < 90 SINGULAR REGION
}
HVOD.C.10_PA36G5
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_PA36G5 { @ min extension fof P+ iso ring beyond HVNW >=2.5
	A = HVNW INSIDE PPOD_ISO_H_PA36G5
	EXT PPOD_ISO_R_PA36G5 A < HVOD_C_10_PA36G5 ABUT < 90 SINGULAR REGION
}
HVOD.C.10_PA45G5
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_PA45G5 { @ min extension fof P+ iso ring beyond HVNW >=3
	A = HVNW INSIDE PPOD_ISO_H_PA45G5
	EXT PPOD_ISO_R_PA45G5 A < HVOD_C_10_PA45G5 ABUT < 90 SINGULAR REGION
}
HVOD.C.10_PA55G5
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_PA55G5 { @ min extension fof P+ iso ring beyond HVNW >=3.5
	A = HVNW INSIDE PPOD_ISO_H_PA55G5
	EXT PPOD_ISO_R_PA55G5 A < HVOD_C_10_PA55G5 ABUT < 90 SINGULAR REGION
}
HVOD.C.10_PA70G5
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.10_PA70G5 { @ min extension fof P+ iso ring beyond HVNW >=3.5
	A = HVNW INSIDE PPOD_ISO_H_PA70G5
	EXT PPOD_ISO_R_PA70G5 A < HVOD_C_10_PA70G5 ABUT < 90 SINGULAR REGION
}
HVOD.C.11_PA20G5
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.11_PA20G5 { @ min and max clearance from HVNW to channel OD ==0.6
	A = EXPAND EDGE PA20G5_region2 INSIDE BY HVOD_C_11_PA20G5
	A NOT TOUCH HVNW
}
HVOD.C.11_PA36G5
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.11_PA36G5 { @ min and max clearance from HVNW to channel OD ==0.6
	A = EXPAND EDGE PA36G5_region2 INSIDE BY HVOD_C_11_PA36G5
	A NOT TOUCH HVNW
}
HVOD.C.11_PA45G5
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.11_PA45G5 { @ min and max clearance from HVNW to channel OD ==0.6
	A = EXPAND EDGE PA45G5_region2 INSIDE BY HVOD_C_11_PA45G5
	A NOT TOUCH HVNW
}
HVOD.C.11_PA55G5
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.11_PA55G5 { @ min and max clearance from HVNW to channel OD ==0.6
	A = EXPAND EDGE PA55G5_region2 INSIDE BY HVOD_C_11_PA55G5
	A NOT TOUCH HVNW
}
HVOD.C.11_PA70G5
0 0 4 Jan 13 20:32:47 2026                     
HVOD.C.11_PA70G5 { @ min and max clearance from HVNW to channel OD ==0.6
	A = EXPAND EDGE PA70G5_region2 INSIDE BY HVOD_C_11_PA70G5
	A NOT TOUCH HVNW
}
HVOD.E.1A
0 0 4 Jan 13 20:32:47 2026                     
HVOD.E.1A { @ min extension of HVNW beyond N+ pickup-ring >= 1
   ENC NBL_ISO_RA HVNW < HVOD_E_1A ABUT < 90 SINGULAR REGION
   NBL_ISO_RA NOT HVNW
}
HVOD.E.1B
0 0 4 Jan 13 20:32:47 2026                     
HVOD.E.1B { @ min extension of HVNW beyond N+ pickup-ring >= 1.5
   ENC NBL_ISO_RB HVNW < HVOD_E_1B ABUT < 90 SINGULAR REGION
   NBL_ISO_RB NOT HVNW
}
HVOD.E.1C
0 0 4 Jan 13 20:32:47 2026                     
HVOD.E.1C { @ min extension of HVNW beyond N+ pickup-ring >= 2
   ENC NBL_ISO_RC HVNW < HVOD_E_1C ABUT < 90 SINGULAR REGION
   NBL_ISO_RC NOT HVNW
}
HVOD.E.1_NLD20G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1_NLD20G5_GB { @ min extension of HVNW to N+ pickup ring >=2
	ENC NPOD_PICK_GB_R_NLD20G5_GB HVNW < HVOD_E_1_NLD20G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.E.1_NA24G3_DEP_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1_NA24G3_DEP_GB { @ min extension of HVNW to N+ pickup ring >=2
	ENC NPOD_PICK_GB_R_NA24G3_DEP_GB HVNW < HVOD_E_1_NA24G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVOD.E.1_NLD24G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1_NLD24G5_GB { @ min extension of HVNW to N+ pickup ring >=2
	ENC NPOD_PICK_GB_R_NLD24G5_GB HVNW < HVOD_E_1_NLD24G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.E.1_NA45G3_DEP_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1_NA45G3_DEP_GB { @ min extension of HVNW to N+ pickup ring >=2.5
	ENC NPOD_PICK_GB_R_NA45G3_DEP_GB HVNW < HVOD_E_1_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVOD.E.1_NA45G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1_NA45G5_GB { @ min extension of HVNW to N+ pickup ring >=2.5
	ENC NPOD_PICK_GB_R_NA45G5_GB HVNW < HVOD_E_1_NA45G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.E.1_NLD36G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1_NLD36G5_GB { @ min extension of HVNW to N+ pickup ring >=2.5
	ENC NPOD_PICK_GB_R_NLD36G5_GB HVNW < HVOD_E_1_NLD36G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.E.1_NLD45G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1_NLD45G5_GB { @ min extension of HVNW to N+ pickup ring >=2.5
	ENC NPOD_PICK_GB_R_NLD45G5_GB HVNW < HVOD_E_1_NLD45G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.E.1_NLD55G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1_NLD55G5_GB { @ min extension of HVNW to N+ pickup ring >=3
	ENC NPOD_PICK_GB_R_NLD55G5_GB HVNW < HVOD_E_1_NLD55G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.E.1_NLD65G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1_NLD65G5_GB { @ min extension of HVNW to N+ pickup ring >=3
	ENC NPOD_PICK_GB_R_NLD65G5_GB HVNW < HVOD_E_1_NLD65G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.E.1_NA65G3_DEP_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1_NA65G3_DEP_GB { @ min extension of HVNW to N+ pickup ring >=3
	ENC NPOD_PICK_GB_R_NA65G3_DEP_GB HVNW < HVOD_E_1_NA65G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVOD.E.1_NA70G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.1_NA70G5_GB { @ min extension of HVNW to N+ pickup ring >=3
	ENC NPOD_PICK_GB_R_NA70G5_GB HVNW < HVOD_E_1_NA70G5_GB ABUT < 90 SINGULAR REGION
}
HVOD.E.1.1
0 0 8 Jan 13 20:32:47 2026                     
HVOD.E.1.1 { @ min extension of HVNW beyond N+ pickup-ring >= 2
	A1 = (NBL_ISO_R_8V OR NBL_ISO_R_29V) OR NBL_ISO_R_45V
	A2 = (NBL_ISO_RA OR NBL_ISO_RB) OR NBL_ISO_RC
	A = A1 OR A2
	B = A OR (HOLES A)
	C = B INSIDE (HOLES DT INNER)
   ENC C HVNW < HVOD_E_1_1 ABUT < 90 SINGULAR REGION
}
HVOD.E.2_PA20G5
0 0 5 Jan 13 20:32:47 2026                     
HVOD.E.2_PA20G5 { @ min and max extension fo SH_P beyond Drain in channel length direction ==0.2
	A = SH_P TOUCH EDGE (SH_P INSIDE EDGE PA20G5_OD)
	B = EXPAND EDGE A INSIDE BY HVOD_E_2_PA20G5
	B NOT TOUCH PA20G5_D
}
HVOD.E.2_PA36G5
0 0 5 Jan 13 20:32:47 2026                     
HVOD.E.2_PA36G5 { @ min and max extension fo SH_P beyond Drain in channel length direction ==0.2
	A = SH_P TOUCH EDGE (SH_P INSIDE EDGE PA36G5_OD)
	B = EXPAND EDGE A INSIDE BY HVOD_E_2_PA36G5
	B NOT TOUCH PA36G5_D
}
HVOD.E.2_PA45G5
0 0 5 Jan 13 20:32:47 2026                     
HVOD.E.2_PA45G5 { @ min and max extension fo SH_P beyond Drain in channel length direction ==0.2
	A = SH_P TOUCH EDGE (SH_P INSIDE EDGE PA45G5_OD)
	B = EXPAND EDGE A INSIDE BY HVOD_E_2_PA45G5
	B NOT TOUCH PA45G5_D
}
HVOD.E.2_PA55G5
0 0 5 Jan 13 20:32:47 2026                     
HVOD.E.2_PA55G5 { @ min and max extension fo SH_P beyond Drain in channel length direction ==0.2
	A = SH_P TOUCH EDGE (SH_P INSIDE EDGE PA55G5_OD)
	B = EXPAND EDGE A INSIDE BY HVOD_E_2_PA55G5
	B NOT TOUCH PA55G5_D
}
HVOD.E.2_PA70G5
0 0 5 Jan 13 20:32:47 2026                     
HVOD.E.2_PA70G5 { @ min and max extension fo SH_P beyond Drain in channel length direction ==0.2
	A = SH_P TOUCH EDGE (SH_P INSIDE EDGE PA70G5_OD)
	B = EXPAND EDGE A INSIDE BY HVOD_E_2_PA70G5
	B NOT TOUCH PA70G5_D
}
HVOD.E.3
0 0 8 Jan 13 20:32:47 2026                     
HVOD.E.3 { @ min extension of HVNW beyond HVNW pick-up (channel OD does not subject this rule) >= 2
	X1 = ((((((((((HVNW INTERACT (HVPGATE AND HVGB)) OR BJT_NHVPWNBL_C) OR BJT_PBHVNWPSUB_GB_B) OR BJT_PBHVNWPSUB_GB_BGR8_B) OR BJT_PHVNWDPW_B) OR BJT_PBHVNWNBLHVPW_B) OR BJT_NPWHVNWNBL_BGR8_C) OR BJT_NWHVPWNBL_C) OR BJT_NWHVPWNBL_GB_BGR8_C) OR BJT_NPWHVNWNBL_PO_BOUNDARY_C) OR BJT_NWHVPWNBL_PO_BOUNDARY_C 
	X2 = NPOD TOUCH ((HOLES NPOD INNER) ENCLOSE LVT_5V_GATE)
	X3 = ((((NBL_ISO_SWR_GP1_R OR NPOD_PICKUP_SWR_GP2_LS_R) OR NPOD_PICKUP_SWR_GP2_HS_R) OR NPOD_PICKUP_SWR_GP3_R) OR NPOD_PICKUP_SWR_GP4_R) OR NPOD_PICKUP_SWR_GP5_R
    X = (((((((((((NBL_ISO_R_8V OR NBL_ISO_R_29V) OR NBL_ISO_R_45V) OR NBL_ISO_R_70V) OR NBL_ISO_RA) OR NBL_ISO_RB) OR NBL_ISO_RC) OR NPOD_PICK_R_PMOS ) OR BJT_PBHVNWPSUB_B) OR BJT_NPWHVNWNBL_C) OR X1) OR X2) OR X3
    A = ((( NPOD NOT ALL_HVNMOS_OD ) NOT ALL_HVPMOS_OD) AND HVNW) NOT INTERACT X 
    ENC A HVNW < HVOD_E_3 ABUT < 90 REGION
}
HVOD.E.3_GB
0 0 7 Jan 13 20:32:47 2026                     
HVOD.E.3_GB { @ min extension of HVNW beyond HVNW pick-up interact HVGB (channel OD does not subject this rule) >= 3.5
	X1 = ((((((((HVNW INTERACT ((HVGATE AND HVGB) OR (NPOD_GR_R OR HVNP_STRAP))) OR BJT_NHVPWNBL_C) OR BJT_PBHVNWPSUB_GB_B) OR BJT_PBHVNWPSUB_GB_BGR8_B) OR BJT_PHVNWDPW_B) OR BJT_PBHVNWNBLHVPW_B ) OR BJT_NWHVPWNBL_C) OR BJT_NWHVPWNBL_GB_BGR8_C) OR BJT_NWHVPWNBL_PO_BOUNDARY_C  
	X2 = ((NPOD_PICKUP_SWR_GP4_R_NA70G5_GB OR NPOD_PICKUP_SWR_GP4_R_NLD36G5_GB) OR NPOD_PICKUP_SWR_GP5_R_PA36G5) OR NPOD_PICKUP_SWR_GP5_R_PA70G5
    X = (((((((((((((NBL_ISO_R_8V OR NBL_ISO_R_29V) OR NBL_ISO_R_45V) OR NBL_ISO_R_70V) OR NBL_ISO_RA) OR NBL_ISO_RB) OR NBL_ISO_RC) OR NPOD_PICK_R_PMOS) OR NPOD_PICK_GB_R_NMOS) OR BJT_PBHVNWPSUB_B) OR BJT_NPWHVNWNBL_C ) OR X1) OR HVESD_EC) OR HVESD_BOD) OR X2
    A = ((( NPOD NOT ALL_HVNMOS_OD ) AND HVNW) INTERACT HVGB) NOT INTERACT X
    ENC A HVNW < HVOD_E_3_GB ABUT < 90 REGION
}
HVOD.E.3_GB_2
0 0 4 Jan 13 20:32:47 2026                     
HVOD.E.3_GB_2 { @ min extension of HVNW beyond HVNW pick-up interact HVGB (channel OD does not subject this rule) >= 0.7
	A = HVNW INTERACT HVOD_E_3_GB_2_C
    ENC NPOD A < HVOD_E_3_GB_2 ABUT < 90 REGION
}
HVOD.E.3_2d5
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.3_2d5 { @ Min extension of HVNW beyond HVNW pick-up >= 2.5
    ENC DIO_PHVNW_GA_P HVNW < HVOD_E_3_2d5 ABUT < 90 REGION
}
HVOD.E.11_0_8
0 0 4 Jan 13 20:32:47 2026                     
HVOD.E.11_0_8 { @ Min extension of HVNW beyond HVNW pickup. >= 0.8
    A = NWEL INTERACT DIO_PNW5V_P
	ENC NPOD A < HVOD_E_11_0_8 ABUT < 90 REGION
}
HVOD.O.1
0 0 5 Jan 13 20:32:47 2026                     
HVOD.O.1 { @ min and max overlap of HVNW and OD == 1
   INT (NA29G5A_CH OR NDA29G3_CH) HVNW < HVOD_O_1 ABUT < 90 SINGULAR REGION
   A = (NA29G5A_CH OR NDA29G3_CH) AND HVNW
   SIZE A BY HVOD_O_1/2 UNDEROVER
}
HVOD.O.2
0 0 6 Jan 13 20:32:47 2026                     
HVOD.O.2 { @ min and max overlap of DPW and Anode OD for 30 and 36v SBD ==0.4
	A = DONUT DPW
	INT A SBD_M < HVOD_O_2 ABUT < 90 SINGULAR REGION
	B = A AND SBD_M
	SIZE B BY HVOD_O_2/2 UNDEROVER
}
HVOD.O.3
0 0 6 Jan 13 20:32:47 2026                     
HVOD.O.3 { @ min and max overlap of PDD and Anode OD for 24v SBD ==0.8
	A = DONUT PDD
	INT A DIO_SBD_24V_M < HVOD_O_3 ABUT < 90 SINGULAR REGION
	B = A AND DIO_SBD_24V_M
	SIZE B BY HVOD_O_3/2 UNDEROVER
}
HVOD.S.1_NDA20G3
0 0 3 Jan 13 20:32:47 2026                     
HVOD.S.1_NDA20G3 { @ min and max space between Channel OD and Drain OD ==2.6
	NDA20G3_region NOT TOUCH NDA20G3_D
}
HVOD.S.1_NDA29G3
0 0 3 Jan 13 20:32:47 2026                     
HVOD.S.1_NDA29G3 { @ min and max space between Channel OD and Drain OD ==2.6
	NDA29G3_region NOT TOUCH NDA29G3_D
}
HVOD.S.1_NA29G5A
0 0 3 Jan 13 20:32:47 2026                     
HVOD.S.1_NA29G5A { @ min and max space between Channel OD and Drain OD ==2
	NA29G5A_region NOT TOUCH NA29G5A_D
}
HVOD.S.1_PA20G5
0 0 3 Jan 13 20:32:47 2026                     
HVOD.S.1_PA20G5 { @ min and max space between Channel OD and Drain OD ==1
	PA20G5_region NOT TOUCH PA20G5_D
}
HVOD.S.1_PA36G5
0 0 3 Jan 13 20:32:47 2026                     
HVOD.S.1_PA36G5 { @ min and max space between Channel OD and Drain OD ==1.8
	PA36G5_region NOT TOUCH PA36G5_D
}
HVOD.S.1_PA45G5
0 0 3 Jan 13 20:32:47 2026                     
HVOD.S.1_PA45G5 { @ min and max space between Channel OD and Drain OD ==2.1
	PA45G5_region NOT TOUCH PA45G5_D
}
HVOD.S.1_PA55G5
0 0 3 Jan 13 20:32:47 2026                     
HVOD.S.1_PA55G5 { @ min and max space between Channel OD and Drain OD ==2.7
	PA55G5_region NOT TOUCH PA55G5_D
}
HVOD.S.1_PA70G5
0 0 3 Jan 13 20:32:47 2026                     
HVOD.S.1_PA70G5 { @ min and max space between Channel OD and Drain OD ==3.8
	PA70G5_region NOT TOUCH PA70G5_D
}
HVOD.S.2
0 0 3 Jan 13 20:32:47 2026                     
HVOD.S.2 { @ min  space between Anode OD and Cathode OD for all HV diodes(Except Zener Diode and SBD diode). >= 2
   EXT HVDIO_M_1 HVDIO_P_1 < HVOD_S_2 ABUT < 90 SINGULAR REGION
}
HVOD.S.3_12V
0 0 4 Jan 13 20:32:47 2026                     
HVOD.S.3_12V { @ min and max space between Anode OD and Cathode OD for Schottky Diode == 1
   A = SIZE DIO_SBD_12V_M BY HVOD_S_3_12V
   A XOR DIO_SBD_12V_H   
}
HVOD.S.3_16V
0 0 4 Jan 13 20:32:47 2026                     
HVOD.S.3_16V { @ min and max space between Anode OD and Cathode OD for Schottky Diode == 1.5
   A = SIZE DIO_SBD_16V_M BY HVOD_S_3_16V
   A XOR DIO_SBD_16V_H
}
HVOD.S.3_24V
0 0 4 Jan 13 20:32:47 2026                     
HVOD.S.3_24V { @ min and max space between Anode OD and Cathode OD for Schottky Diode == 3.2
   A = SIZE DIO_SBD_24V_M BY HVOD_S_3_24V
   A XOR DIO_SBD_24V_H
}
HVOD.S.4
0 0 4 Jan 13 20:32:47 2026                     
HVOD.S.4 { @ min space bwtween tow OD regions inside HVNW >= 0.8
   A = ((OD INSIDE HVNW) OUTSIDE HVDMY) INTERACT OD2
   EXT A < HVOD_S_4 ABUT < 90 SINGULAR REGION
}
HVOD.S.5
0 0 3 Jan 13 20:32:47 2026                     
HVOD.S.5 { @ Min space between Anode OD and Cathode OD for 5V ESD diode. >= 0.44 um
   EXT DIO_PNW5V_M DIO_PNW5V_P < HVOD_S_5 ABUT < 90 SINGULAR REGION
}
HVOD.W.1
0 0 3 Jan 13 20:32:47 2026                     
HVOD.W.1 { @ min width of active OD in channel width direction of HV devices >= 5
  PATH LENGTH HVGATE_W < HVOD_W_1 
}
HVOD.W.2
0 0 3 Jan 13 20:32:47 2026                     
HVOD.W.2 { @ min width of HVOD >= 0.42
  INT HVOD < HVOD_W_2 ABUT < 90 SINGULAR REGION
}
HVOD.W.3_SBD_12V
0 0 3 Jan 13 20:32:47 2026                     
HVOD.W.3_SBD_12V { @ min and max Anode OD width of Schottky diode == 14.78
  NOT RECTANGLE DIO_SBD_12V_M == HVOD_W_3_SBD_12V BY == HVOD_W_3_SBD_12V 
}
HVOD.W.3_SBD_16V
0 0 3 Jan 13 20:32:47 2026                     
HVOD.W.3_SBD_16V { @ min and max Anode OD width of Schottky diode == 16.2
  NOT RECTANGLE DIO_SBD_16V_M == HVOD_W_3_SBD_16V BY == HVOD_W_3_SBD_16V
}
HVOD.W.3_SBD_24V
0 0 3 Jan 13 20:32:47 2026                     
HVOD.W.3_SBD_24V { @ min and max Anode OD width of Schottky diode == 16.6
  NOT RECTANGLE DIO_SBD_24V_M == HVOD_W_3_SBD_24V BY == HVOD_W_3_SBD_24V
}
HVOD.W.4_5_SBD_30V
0 0 3 Jan 13 20:32:47 2026                     
HVOD.W.4_5_SBD_30V { @ min Anode OD width of Schottky diode == 23.8 X 61
  NOT RECTANGLE DIO_SBD_30V_M == HVOD_W_4_SBD_30V BY == HVOD_W_5_SBD_30V
}
HVOD.W.4_5_SBD_36V
0 0 3 Jan 13 20:32:47 2026                     
HVOD.W.4_5_SBD_36V { @ min Anode OD width of Schottky diode == 20 X 63.9
  NOT RECTANGLE DIO_SBD_36V_M == HVOD_W_4_SBD_36V BY == HVOD_W_5_SBD_36V
}
HVOD.C.4
0 0 7 Jan 13 20:32:47 2026                     
HVOD.C.4 { @ min clearance from a HVPW pickup (exclude butted P+ OD of NLD24G5,NLD) to HVNW >= 2.5
	X1 = ((((((((((((((((ALL_HVPMOS_OD AND HVGB) OR NDA29G3_OD_ALL) OR PPOD_BULK_GB_R_NLD20G5_GB) OR PPOD_BULK_GB_R_NLD24G5_GB) OR NA45G5_GB_OD_ALL) OR NA70G5_GB_CH) OR NA24G3_DEP_GB_OD_ALL) OR PPOD_BULK_GB_R_NA24G3_DEP_GB) OR NA45G3_DEP_GB_CH) OR NA65G3_DEP_GB_CH) OR BJT_NHVPWNBL_B) OR BJT_PBHVNWNBLHVPW_C) OR NLD20G5_GB_CH ) OR BJT_NWHVPWNBL_B) OR BJT_NWHVPWNBL_GB_BGR8_B) OR BJT_NWHVPWNBL_PO_BOUNDARY_B) OR NSW28BVG5_GA_NBT_FULLY_ISO_OD_ALL
	X2 = ((((PPOD_PICKUP_SWR_GP1_R OR PPOD_PICKUP_SWR_GP2_LS_R) OR PPOD_PICKUP_SWR_GP2_HS_R) OR PPOD_PICKUP_SWR_GP3_R) OR PPOD_PICKUP_SWR_GP4_R) OR PPOD_PICKUP_SWR_GP5_R
  X = ((((((((((PPOD_ISO_R_HVMOS OR PPOD_BULK_R) OR PPOD_ISO_R_BJT) OR PPOD_ISO_R_DIO) OR PPOD_ISO_R_RES) OR HVNMOS_TAP) OR LVISO_DMY) OR NA29G5A_OD_ALL) OR X1) OR X2) OR HVESD_COD) OR HVESD_PISO_R
  A = (PPOD AND HVPW) NOT INTERACT X
  EXT A HVNW < HVOD_C_4 ABUT < 90 SINGULAR REGION 
}
HVOD.C.4_GB
0 0 8 Jan 13 20:32:47 2026                     
HVOD.C.4_GB { @ min clearance from a ((HV P+OD INTERACT HVGB) OUTSIDE HVNW) to HVNW >= 3.5
	X2 = NBL INTERACT (HVNGATE AND HVGB)
	X1 = ((((((ALL_HVPMOS_OD AND HVGB) OR BJT_NHVPWNBL_B) OR BJT_PBHVNWNBLHVPW_C) OR BJT_NWHVPWNBL_B) OR BJT_NWHVPWNBL_GB_BGR8_B) OR BJT_NWHVPWNBL_PO_BOUNDARY_B) OR PPOD_PICKUP_SWR_GP5_R_PA36G5
  X = (((((((PPOD_ISO_R_HVMOS OR PPOD_BULK_R) OR PPOD_ISO_R_BJT) OR HVNMOS_TAP) OR LVISO_DMY) OR NA29G5A_OD_ALL ) OR X1) OR X2) OR HVESD_COD
  A = (((((PPOD AND HVDMY  ) INTERACT HVGB) NOT INTERACT X) OR PPOD_ISO_R_BJT_NHVPWNBL) OR PPOD_ISO_R_BJT_NWHVPWNBL) OR PPOD_ISO_R_BJT_NWHVPWNBL_PO_BOUNDARY
  B = HVNW NOT INTERACT (HVESD_BOD OR (NPOD_GR_R OR HVNP_STRAP))
  EXT A B < HVOD_C_4_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.5
0 0 5 Jan 13 20:32:47 2026                     
HVOD.C.5 { @ min clearance from a HV N+ACTIVE outside HVNW to HVNW edge >= 2.5
	X = (((((((((((NA29G5A_GATE OR NDA29G3_GATE) OR NLD20G5_GB_GATE) OR NA45G5_GB_GATE) OR NA70G5_GB_GATE) OR NA24G3_DEP_GB_GATE) OR NA45G3_DEP_GB_GATE) OR NA65G3_DEP_GB_GATE) OR BJT_NHVPWNBL_E) OR BJT_NWHVPWNBL_E) OR BJT_NWHVPWNBL_GB_BGR8_E) OR BJT_NWHVPWNBL_PO_BOUNDARY_E) OR NSW28BVG5_GA_NBT_FULLY_ISO_GATE
  A = HVNACT NOT INTERACT (HVNMOS_TAP OR X)
  EXT A HVNW < HVOD_C_5 ABUT < 90 SINGULAR REGION
}
HVOD.C.5_GB
0 0 5 Jan 13 20:32:47 2026                     
HVOD.C.5_GB { @ min clearance from  (HV N+OD INTERACT HVGB) outside HVNW to HVNW edge >= 3.5
  A = ((NPOD AND HVDMY) INTERACT HVGB) OUTSIDE HVNW
  B = HVNW NOT INTERACT (((BJT_NHVPWNBL_C OR BJT_NWHVPWNBL_C) OR BJT_NWHVPWNBL_GB_BGR8_C) OR BJT_NWHVPWNBL_PO_BOUNDARY_C)
  EXT A B < HVOD_C_5_GB ABUT < 90 SINGULAR REGION
}
HVOD.C.12
0 0 6 Jan 13 20:32:47 2026                     
HVOD.C.12 { @ min and max clearance from SH_P beyond Anode OD == 1.4
	A = (SH_P NOT INTERACT OD) INSIDE (NPOD_PICK_H_DIO_SBD_30V OR NPOD_PICK_H_DIO_SBD_36V)
	B = HOLES A INNER
	C = SIZE B BY -HVOD_C_12
	C XOR SBD_M_GB
}
HVOD.C.13_SBD30V
0 0 6 Jan 13 20:32:47 2026                     
HVOD.C.13_SBD30V { @ min and max clearance of N+ pick ring beyond SH_P == 1
	A = (SH_P NOT INTERACT OD) INSIDE NPOD_PICK_H_DIO_SBD_30V
	B = (HOLES A INNER) OR A
	C = SIZE NPOD_PICK_H_DIO_SBD_30V BY -HVOD_C_13_SBD30V
	C XOR B
}
HVOD.C.13_SBD36V
0 0 6 Jan 13 20:32:47 2026                     
HVOD.C.13_SBD36V { @ min and max clearance of N+ pick ring beyond SH_P == 2
	A = (SH_P NOT INTERACT OD) INSIDE NPOD_PICK_H_DIO_SBD_36V
	B = (HOLES A INNER) OR A
	C = SIZE NPOD_PICK_H_DIO_SBD_36V BY -HVOD_C_13_SBD36V
	C XOR B
}
HVOD.C.14
0 0 5 Jan 13 20:32:47 2026                     
HVOD.C.14 { @ min and max clearance of PO beyond Anode OD for 30 and 36V SBD == 0.3
	A = (HOLES POLY INNER) ENCLOSE SBD_M_GB
	B = SIZE A BY -HVOD_C_14
	B XOR SBD_M_GB
}
HVOD.C.15
0 0 7 Jan 13 20:32:47 2026                     
HVOD.C.15 { @ min and max clearance of N+ OD beyond PO for 30 and 36V SBD == 0.3
	A = (HOLES POLY INNER) ENCLOSE SBD_M_GB
	B = (POLY INTERACT A) OR A
	C = SIZE B BY HVOD_C_15
	D = HOLES (NPOD_PICK_R_DIO_SBD_30V OR NPOD_PICK_R_DIO_SBD_36V)
	C XOR D
}
HVOD.C.16
0 0 6 Jan 13 20:32:47 2026                     
HVOD.C.16 { @ Min clearance from source OD to bulk OD in channel length direction >= 0.36
    A = EXPAND EDGE NSW28BVG5_GA_NBT_FULLY_ISO_GATE_OD OUTSIDE BY GRID
	B = A INSIDE HVSHP
	C = NSW28BVG5_GA_NBT_FULLY_ISO_GATE_OD TOUCH EDGE B
	EXT C PPOD < HVOD_C_16 ABUT <90 OPPOSITE REGION
}
HVOD.E.4
0 0 8 Jan 13 20:32:47 2026                     
HVOD.E.4 { @ min extension of HVNW beyond to (HV P+OD inside HVNW) >= 2
  A = (((((BJT_NPWHVNWNBL_B OR BJT_PBHVNWPSUB_E) OR BJT_PBHVNWPSUB_GB_E) OR BJT_PHVNWDPW_E) OR BJT_NPWHVNWNBL_BGR8_B) OR BJT_PBHVNWPSUB_GB_BGR8_E) OR BJT_NPWHVNWNBL_PO_BOUNDARY_B
  B = PPOD INTERACT (PA6G5_SA_BL_GATE OR PA6G5_DE_BL_GATE)
  C = PPOD INTERACT ((((NDA6G3_OD OR HVESD_EC) OR NLD5G2_FULLY_ISO_CH) OR NLD12G2_FULLY_ISO_CH) OR NA12G2_FULLY_ISO_CH)
  D = (A OR B ) OR C
  E = ((PPOD AND HVDMY) INSIDE HVNW) NOT INTERACT D
  ENC E HVNW < HVOD_E_4 ABUT <90 SINGULAR REGION
}
HVOD.E.4.1
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.4.1 { @ min extension of HVNW beyond (OD inside HVNW) for 5V LVT PMOS >= 0.8
  ENC LVT_5V_GATE HVNW < HVOD_E_4_1 ABUT <90 SINGULAR REGION 
}
HVOD.E.4_GB
0 0 6 Jan 13 20:32:47 2026                     
HVOD.E.4_GB { @ min extension of HVNW beyond to (HV P+OD inside HVNW) >= 3.5
  A = ((PPOD AND HVDMY) INSIDE HVNW) INTERACT HVGB
  B = ((BJT_PBHVNWPSUB_GB_E OR BJT_PHVNWDPW_E) OR BJT_PBHVNWNBLHVPW_E) OR BJT_PBHVNWPSUB_GB_BGR8_E
  C = A NOT INTERACT (B OR HVESD_EC)
  ENC C HVNW < HVOD_E_4_GB ABUT <90 SINGULAR REGION
}
HVOD.E.5
0 0 5 Jan 13 20:32:47 2026                     
HVOD.E.5 { @ min and max extension of Anode OD beyond SH_P == 1.7
	A = SIZE SBD_M_GB BY -HVOD_E_5
	A XOR SHP_Merge_SBD
	ENC SHP_Merge_SBD_pre SBD_M_GB < HVOD_E_5 ABUT < 90 SINGULAR REGION
}
HVOD.E.6_30V
0 0 7 Jan 13 20:32:47 2026                     
HVOD.E.6_30V { @ min and max extension of DPW beyond N+ pick ring == 0.16
	A = (DPW OR (HOLES DPW INNER)) ENCLOSE DIO_SBD_30V_M
	B = SIZE A BY -HVOD_E_6_30V
	C = (HOLES NPOD INNER) ENCLOSE DIO_SBD_30V_M
	D = C OR (NPOD TOUCH C)
	B XOR D
}
HVOD.E.6_36V
0 0 7 Jan 13 20:32:47 2026                     
HVOD.E.6_36V { @ min and max extension of DPW beyond N+ pick ring == 0.08
	A = (DPW OR (HOLES DPW INNER)) ENCLOSE DIO_SBD_36V_M
	B = SIZE A BY -HVOD_E_6_36V
	C = (HOLES NPOD INNER) ENCLOSE DIO_SBD_36V_M
	D = C OR (NPOD TOUCH C)
	B XOR D
}
HVOD.E.7
0 0 5 Jan 13 20:32:47 2026                     
HVOD.E.7 { @ min and max extension of PDD beyond Anode OD for 24V SBD == 2.4
	A = (HOLES PDD_SBD24V INNER) OR PDD_SBD24V
	B = SIZE A BY -HVOD_E_7
	B XOR DIO_SBD_24V_M
}
HVOD.E.8
0 0 6 Jan 13 20:32:47 2026                     
HVOD.E.8 { @ min extension of HVNW beyond POLY in channel width direction >=2.9
	A = POLY INTERACT NDA29G3_GATE
	B = (HOLES A INNER) OR A
	C = B NOT TOUCH EDGE (B INSIDE EDGE NDA29G3_OD) 
	ENC C HVNW < HVOD_E_8 ABUT < 90 REGION
}
HVOD.E.10_PA20G5
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.10_PA20G5 { @ min extension of HVNW to N+ pick ring >=2
	ENC NPOD_PICK_R_PA20G5 HVNW < HVOD_E_10_PA20G5 ABUT < 90 SINGULAR REGION
}
HVOD.E.10_PA36G5
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.10_PA36G5 { @ min extension of HVNW to N+ pick ring >=2
	ENC NPOD_PICK_R_PA36G5 HVNW < HVOD_E_10_PA36G5 ABUT < 90 SINGULAR REGION
}
HVOD.E.10_PA45G5
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.10_PA45G5 { @ min extension of HVNW to N+ pick ring >=2.5
	ENC NPOD_PICK_R_PA45G5 HVNW < HVOD_E_10_PA45G5 ABUT < 90 SINGULAR REGION
}
HVOD.E.10_PA55G5
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.10_PA55G5 { @ min extension of HVNW to N+ pick ring >=3
	ENC NPOD_PICK_R_PA55G5 HVNW < HVOD_E_10_PA55G5 ABUT < 90 SINGULAR REGION
}
HVOD.E.10_PA70G5
0 0 3 Jan 13 20:32:47 2026                     
HVOD.E.10_PA70G5 { @ min extension of HVNW to N+ pick ring >=3
	ENC NPOD_PICK_R_PA70G5 HVNW < HVOD_E_10_PA70G5 ABUT < 90 SINGULAR REGION
}
HVOD.R.4
0 0 4 Jan 13 20:32:47 2026                     
HVOD.R.4 { @ (HVOD AND PO)must be a rectangle. A concave (HVOD AND PO) is not allowed
  A = HVOD AND ALL_GATE
  NOT RECTANGLE A 
}
HVOD.A.1
0 0 3 Jan 13 20:32:47 2026                     
HVOD.A.1 { @ min area of HVOD >= 0.64
  AREA HVOD < HVOD_A_1
}
HVOD.R.1
0 0 4 Jan 13 20:32:47 2026                     
HVOD.R.1 { @ the source (N+OD) and bulk(P+OD) OF power device must be butted together
  HVNMOS_TAP NOT TOUCH HVNMOS_SRC
  HVNMOS_SRC NOT TOUCH HVNMOS_TAP
}
HVOD.R.2a
0 0 4 Jan 13 20:32:47 2026                     
HVOD.R.2a { @ each HVPMOS must be surrounded by its own N+ isolation ring and P+ isolation ring
  ALL_HVPMOS_OD NOT INSIDE NPOD_PICK_H_PMOS
  ALL_HVPMOS_OD NOT INSIDE PPOD_ISO_H
}
HVOD.R.2b
0 0 6 Jan 13 20:32:47 2026                     
HVOD.R.2b { @ two or more HV PMOS share one N+ isolation ring and P+ isolation ring is not allowed .exclude common source/drain structure 
  A = ((((ALL_HVPMOS_OD OR PA20G5_OD_ALL) OR PA36G5_OD_ALL) OR PA45G5_OD_ALL) OR PA55G5_OD_ALL) OR PA70G5_OD_ALL	   
  B = NBL INTERACT A
  NPOD_PICK_H_PMOS INTERACT A > 1
  PPOD_ISO_H INTERACT B > 1
}
HVOD.R.2c
0 0 4 Jan 13 20:32:47 2026                     
HVOD.R.2c { @ All Source ODS, Bulk ODS in the same multi-finger structure must be connected together through metal connection.
  NPOD_PICK_H_PMOS INTERACT HV_S_P_C BY NET > 1
  NPOD_PICK_H_PMOS INTERACT HV_B_P_C BY NET > 1
}
HVOD.R.3a
0 0 5 Jan 13 20:32:47 2026                     
HVOD.R.3a { @ each HVNMOS must be surrounded by its own P+ isolation ring.
           @ common source/drain structure may share the same P+isolation ring
  A = ((((((((ALL_HVNMOS_OD OR NA6G5_NBL_OD) OR NDA6G3_OD) OR NA29G5A_OD_ALL) OR NDA29G3_OD) OR NDA20G3_OD_ALL) OR NA45G5_GB_OD_ALL) OR NA24G3_DEP_GB_OD_ALL) OR NA29G5A_OD_ALL) OR NDA29G3_OD_ALL
  A NOT INSIDE PPOD_ISO_H
}
HVOD.R.3b
0 0 10 Jan 13 20:32:47 2026                    
HVOD.R.3b { @ Two or more HV NMOS share one P+ isolation ring(exclude common source/drain structure)
  A = ((((((((ALL_HVNMOS_OD OR NA6G5_NBL_OD) OR NDA6G3_OD) OR NA29G5A_OD_ALL) OR NDA29G3_OD) OR NDA20G3_OD_ALL) OR NA45G5_GB_OD_ALL) OR NA24G3_DEP_GB_OD_ALL) OR NA29G5A_OD_ALL) OR NDA29G3_OD_ALL
  B = NBL INTERACT A
  A1 = NDA20G3_OD_ALL OR NDA6G3_OD
  B1 = HVNW INTERACT A1
  B2 = A NOT (B OR B1)
  PPOD_ISO_H INTERACT B > 1
  PPOD_ISO_H INTERACT B1 > 1
  PPOD_ISO_H INTERACT B2 > 1
}
HVOD.R.3c
0 0 5 Jan 13 20:32:47 2026                     
HVOD.R.3c { @ All HVNMOS Source ODS,GATES,Drain ODS,Bulk ODS in the same multi-finger structure must together through metal connection.
  PPOD_ISO_H INTERACT HV_S_N_C BY NET > 1
  PPOD_ISO_H INTERACT HV_D_N_C BY NET > 1
  PPOD_ISO_H INTERACT HV_B_N_C BY NET > 1
}
HVOD.R.6
0 0 5 Jan 13 20:32:47 2026                     
HVOD.R.6 { @ HVNMOS or HVPMOS sharing one P+ isolation ring is not allowed.
  A = (PPOD_ISO_H INTERACT ALL_HVPMOS_OD) INTERACT ALL_HVNMOS_OD
  ALL_HVPMOS_OD INTERACT A
  ALL_HVNMOS_OD INTERACT A
}
HVOD.R.7a
0 0 4 Jan 13 20:32:47 2026                     
HVOD.R.7a { @ HV DIODE without P+ iso ring
  HVDIO_M_WITH_ISO NOT INSIDE PPOD_ISO_H
  HVDIO_P_WITH_ISO NOT INSIDE PPOD_ISO_H
}
HVOD.R.7b
0 0 13 Jan 13 20:32:47 2026                    
HVOD.R.7b { @ (OD AND DIODMY), (OD AND DIO3TDMY), (OD AND DIO4TDMY) and (OD AND SBDDMY) share one P iso ring
  A = OD AND HVDIODMY
  B = OD AND HVDIODMY3
  C = OD AND HVDIODMY4
  D = OD AND HVSBDDMY3
  E = PPOD_ISO_H ENCLOSE HVDIO_M_WITH_ISO
  (E INTERACT A) INTERACT B
  (E INTERACT A) INTERACT C
  (E INTERACT A) INTERACT D
  (E INTERACT B) INTERACT C
  (E INTERACT B) INTERACT D
  (E INTERACT C) INTERACT D
}
HVOD.R.7c
0 0 6 Jan 13 20:32:47 2026                     
HVOD.R.7c { @ OD without HVDIO inside P iso ring of HVDIO
  OD_W_HVDIO = (HVOD AND (((HVDIODMY OR HVDIODMY3) OR HVDIODMY4) OR HVSBDDMY3)) NOT SDI
  OD_WO_HVDIO = OD NOT OD_W_HVDIO
  E = PPOD_ISO_H ENCLOSE HVDIO_M_WITH_ISO
  (E INTERACT OD_W_HVDIO) INTERACT OD_WO_HVDIO
}
HVOD.R.8a
0 0 3 Jan 13 20:32:47 2026                     
HVOD.R.8a { @ HV RES without P+ iso ring
  HVRES NOT INSIDE PPOD_ISO_H
}
HVOD.R.8b
0 0 4 Jan 13 20:32:47 2026                     
HVOD.R.8b { @ two or more HV RES share one P iso ring
  B = PPOD_ISO_H ENCLOSE HVRES
  B INTERACT HVRES > 1
}
HVOD.R.8c
0 0 6 Jan 13 20:32:47 2026                     
HVOD.R.8c { @ OD NOT INTERACT HVRES_DMY inside P iso ring of HVRES
  A = ((HVNW OR NDD) INTERACT HVRES) OR HVRES
  B = PPOD_ISO_H ENCLOSE HVRES
  C = (OD NOT INTERACT A) NOT PPOD_ISO_R_3
  B INTERACT C
}
HVOD.R.17_NDA20G3
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NDA20G3 { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NDA20G3 is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NDA20G3_Drain = NTAP_mf AND NDA20G3_D
  NDA20G3_Source = NSD_mf AND NDA20G3_S
  A = NET AREA RATIO LV_NTAP_mf NDA20G3_Drain NDA20G3_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NDA20G3_Drain) + !! AREA(NDA20G3_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD20G5A_NBL
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NLD20G5A_NBL { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD20G5A_NBL is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD20G5A_NBL_Drain = NTAP_mf AND NLD20G5A_NBL_D
  NLD20G5A_NBL_Source = NSD_mf AND NLD20G5A_NBL_S
  A = NET AREA RATIO LV_NTAP_mf NLD20G5A_NBL_Drain NLD20G5A_NBL_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD20G5A_NBL_Drain) + !! AREA(NLD20G5A_NBL_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD20G5_GB
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NLD20G5_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD20G5_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD20G5_GB_Drain = NTAP_mf AND NLD20G5_GB_D
  NLD20G5_GB_Source = NSD_mf AND NLD20G5_GB_S
  A = NET AREA RATIO LV_NTAP_mf NLD20G5_GB_Drain NLD20G5_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD20G5_GB_Drain) + !! AREA(NLD20G5_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD20G5_FULLY_ISO
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NLD20G5_FULLY_ISO { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD20G5_FULLY_ISO is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD20G5_FULLY_ISO_Drain = NTAP_mf AND NLD20G5_FULLY_ISO_D
  NLD20G5_FULLY_ISO_Source = NSD_mf AND NLD20G5_FULLY_ISO_S
  A = NET AREA RATIO LV_NTAP_mf NLD20G5_FULLY_ISO_Drain NLD20G5_FULLY_ISO_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD20G5_FULLY_ISO_Drain) + !! AREA(NLD20G5_FULLY_ISO_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NA24G3_DEP_GB
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NA24G3_DEP_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NA24G3_DEP_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NA24G3_DEP_GB_Drain = NTAP_mf AND NA24G3_DEP_GB_D
  NA24G3_DEP_GB_Source = NSD_mf AND NA24G3_DEP_GB_S
  A = NET AREA RATIO LV_NTAP_mf NA24G3_DEP_GB_Drain NA24G3_DEP_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NA24G3_DEP_GB_Drain) + !! AREA(NA24G3_DEP_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD24G5_GB
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NLD24G5_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD24G5_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD24G5_GB_Drain = NTAP_mf AND NLD24G5_GB_D
  NLD24G5_GB_Source = NSD_mf AND NLD24G5_GB_S
  A = NET AREA RATIO LV_NTAP_mf NLD24G5_GB_Drain NLD24G5_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD24G5_GB_Drain) + !! AREA(NLD24G5_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD36G5_GA
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NLD36G5_GA { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD36G5_GA is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD36G5_GA_Drain = NTAP_mf AND NLD36G5_GA_D
  NLD36G5_GA_Source = NSD_mf AND NLD36G5_GA_S
  A = NET AREA RATIO LV_NTAP_mf NLD36G5_GA_Drain NLD36G5_GA_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD36G5_GA_Drain) + !! AREA(NLD36G5_GA_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD24G5_NBL
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NLD24G5_NBL { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD24G5_NBL is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD24G5_NBL_Drain = NTAP_mf AND NLD24G5_NBL_D
  NLD24G5_NBL_Source = NSD_mf AND NLD24G5_NBL_S
  A = NET AREA RATIO LV_NTAP_mf NLD24G5_NBL_Drain NLD24G5_NBL_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD24G5_NBL_Drain) + !! AREA(NLD24G5_NBL_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NA45G3_DEP_GB
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NA45G3_DEP_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NA45G3_DEP_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NA45G3_DEP_GB_Drain = NTAP_mf AND NA45G3_DEP_GB_D
  NA45G3_DEP_GB_Source = NSD_mf AND NA45G3_DEP_GB_S
  A = NET AREA RATIO LV_NTAP_mf NA45G3_DEP_GB_Drain NA45G3_DEP_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NA45G3_DEP_GB_Drain) + !! AREA(NA45G3_DEP_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NA45G5_GB
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NA45G5_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NA45G5_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NA45G5_GB_Drain = NTAP_mf AND NA45G5_GB_D
  NA45G5_GB_Source = NSD_mf AND NA45G5_GB_S
  A = NET AREA RATIO LV_NTAP_mf NA45G5_GB_Drain NA45G5_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NA45G5_GB_Drain) + !! AREA(NA45G5_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD36G5_GB
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NLD36G5_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD36G5_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD36G5_GB_Drain = NTAP_mf AND NLD36G5_GB_D
  NLD36G5_GB_Source = NSD_mf AND NLD36G5_GB_S
  A = NET AREA RATIO LV_NTAP_mf NLD36G5_GB_Drain NLD36G5_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD36G5_GB_Drain) + !! AREA(NLD36G5_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD45G5_GB
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NLD45G5_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD45G5_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD45G5_GB_Drain = NTAP_mf AND NLD45G5_GB_D
  NLD45G5_GB_Source = NSD_mf AND NLD45G5_GB_S
  A = NET AREA RATIO LV_NTAP_mf NLD45G5_GB_Drain NLD45G5_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD45G5_GB_Drain) + !! AREA(NLD45G5_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD55G5_GB
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NLD55G5_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD55G5_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD55G5_GB_Drain = NTAP_mf AND NLD55G5_GB_D
  NLD55G5_GB_Source = NSD_mf AND NLD55G5_GB_S
  A = NET AREA RATIO LV_NTAP_mf NLD55G5_GB_Drain NLD55G5_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD55G5_GB_Drain) + !! AREA(NLD55G5_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NLD65G5_GB
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NLD65G5_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NLD65G5_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NLD65G5_GB_Drain = NTAP_mf AND NLD65G5_GB_D
  NLD65G5_GB_Source = NSD_mf AND NLD65G5_GB_S
  A = NET AREA RATIO LV_NTAP_mf NLD65G5_GB_Drain NLD65G5_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NLD65G5_GB_Drain) + !! AREA(NLD65G5_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NA65G3_DEP_GB
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NA65G3_DEP_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NA65G3_DEP_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NA65G3_DEP_GB_Drain = NTAP_mf AND NA65G3_DEP_GB_D
  NA65G3_DEP_GB_Source = NSD_mf AND NA65G3_DEP_GB_S
  A = NET AREA RATIO LV_NTAP_mf NA65G3_DEP_GB_Drain NA65G3_DEP_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NA65G3_DEP_GB_Drain) + !! AREA(NA65G3_DEP_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NA70G5_GB
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NA70G5_GB { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NA70G5_GB is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NA70G5_GB_Drain = NTAP_mf AND NA70G5_GB_D
  NA70G5_GB_Source = NSD_mf AND NA70G5_GB_S
  A = NET AREA RATIO LV_NTAP_mf NA70G5_GB_Drain NA70G5_GB_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NA70G5_GB_Drain) + !! AREA(NA70G5_GB_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NDA29G3
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NDA29G3 { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NDA29G3 is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NDA29G3_Drain = NTAP_mf AND NDA29G3_D
  NDA29G3_Source = NSD_mf AND NDA29G3_S
  A = NET AREA RATIO LV_NTAP_mf NDA29G3_Drain NDA29G3_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NDA29G3_Drain) + !! AREA(NDA29G3_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_NA29G5A
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_NA29G5A { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of NA29G5A is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LV PACT also
  NA29G5A_Drain = NTAP_mf AND NA29G5A_D
  NA29G5A_Source = NSD_mf AND NA29G5A_S
  A = NET AREA RATIO LV_NTAP_mf NA29G5A_Drain NA29G5A_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(NA29G5A_Drain) + !! AREA(NA29G5A_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA20G5A_BL
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_PA20G5A_BL { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA20G5A_BL is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA20G5A_BL_Drain = PTAP_mf AND PA20G5A_BL_D
  PA20G5A_BL_Source = PSD_mf AND PA20G5A_BL_S
  A = NET AREA RATIO LV_NTAP_mf PA20G5A_BL_Drain PA20G5A_BL_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA20G5A_BL_Drain) + !!AREA(PA20G5A_BL_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA20G5
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_PA20G5 { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA20G5 is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA20G5_Drain = PTAP_mf AND PA20G5_D
  PA20G5_Source = PSD_mf AND PA20G5_S
  A = NET AREA RATIO LV_NTAP_mf PA20G5_Drain PA20G5_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA20G5_Drain) + !!AREA(PA20G5_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA36G5
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_PA36G5 { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA36G5 is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA36G5_Drain = PTAP_mf AND PA36G5_D
  PA36G5_Source = PSD_mf AND PA36G5_S
  A = NET AREA RATIO LV_NTAP_mf PA36G5_Drain PA36G5_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA36G5_Drain) + !!AREA(PA36G5_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA45G5
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_PA45G5 { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA45G5 is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA45G5_Drain = PTAP_mf AND PA45G5_D
  PA45G5_Source = PSD_mf AND PA45G5_S
  A = NET AREA RATIO LV_NTAP_mf PA45G5_Drain PA45G5_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA45G5_Drain) + !!AREA(PA45G5_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA55G5
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_PA55G5 { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA55G5 is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA55G5_Drain = PTAP_mf AND PA55G5_D
  PA55G5_Source = PSD_mf AND PA55G5_S
  A = NET AREA RATIO LV_NTAP_mf PA55G5_Drain PA55G5_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA55G5_Drain) + !!AREA(PA55G5_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA70G5
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_PA70G5 { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA70G5 is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA70G5_Drain = PTAP_mf AND PA70G5_D
  PA70G5_Source = PSD_mf AND PA70G5_S
  A = NET AREA RATIO LV_NTAP_mf PA70G5_Drain PA70G5_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA70G5_Drain) + !!AREA(PA70G5_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVOD.R.17_PA29G5A_BL
0 0 7 Jan 13 20:32:47 2026                     
HVOD.R.17_PA29G5A_BL { @ {(NP AND OD) INTERACT NW} connect to Drain/Source OD of PA29G5A_BL is not allowed
                         @ except connect to LVPW pickup or resistor NW pickup or LVPMOS also
  PA29G5A_BL_Drain = PTAP_mf AND PA29G5A_BL_D
  PA29G5A_BL_Source = PSD_mf AND PA29G5A_BL_S
  A = NET AREA RATIO LV_NTAP_mf PA29G5A_BL_Drain PA29G5A_BL_Source LV_PTAP_mf RES3T_NTAP_mf LV_PSD_mf> 0 [(!!AREA(PA29G5A_BL_Drain) + !!AREA(PA29G5A_BL_Source))*!AREA(LV_PTAP_mf)*!AREA(RES3T_NTAP_mf)*!AREA(LV_PSD_mf)]
  (NWEL INTERACT A) INTERACT (PWEL INTERACT LV_PTAP_mf)
}
HVNW.W.1
0 0 5 Jan 13 20:32:47 2026                     
HVNW.W.1 { @Minimum width of HVNW >= 3 um
	 X = (((((NBL_ISO_SWR_GP1_R OR NPOD_PICKUP_SWR_GP2_LS_R) OR NPOD_PICKUP_SWR_GP2_HS_R) OR NPOD_PICKUP_SWR_GP3_R) OR NPOD_PICKUP_SWR_GP4_R) OR NPOD_PICKUP_SWR_GP5_R) OR NBL_ISO_R_NLD5G2_FULLY_ISO
     A = HVNW NOT INTERACT ((((((((((NBL_ISO_R OR HVGATE_ISO) INTERACT HV6DMY) OR NBL_ISO_R_8V) OR HVPGATE_GB) OR BJT_NHVPWNBL_C) OR BJT_NWHVPWNBL_C) OR BJT_NWHVPWNBL_PO_BOUNDARY_C) OR BJT_NWHVPWNBL_GB_BGR8_C) OR HVESD_BOD_H) OR X)
     INT A < HVNW_W_1 ABUT < 90 SINGULAR REGION 
}
HVNW.W.1_GB
0 0 6 Jan 13 20:32:47 2026                     
HVNW.W.1_GB { @Minimum width of HVNW interact HVGB >= 7.42 um
	X = (((((((((HVGATE AND HVGB) OR BJT_NHVPWNBL_C) OR BJT_NWHVPWNBL_C) OR BJT_NWHVPWNBL_GB_BGR8_C) OR BJT_PBHVNWPSUB_GB_B) OR BJT_PHVNWDPW_B) OR BJT_PBHVNWNBLHVPW_B) OR BJT_PBHVNWNBLHVPW_E) OR BJT_NWHVPWNBL_PO_BOUNDARY_C) OR NPOD_PICK_GB_R_NMOS
	X1 = ((NPOD_PICKUP_SWR_GP4_R_NLD36G5_GB OR NPOD_PICKUP_SWR_GP4_R_NA70G5_GB) OR NPOD_PICKUP_SWR_GP5_R_PA36G5) OR NPOD_PICKUP_SWR_GP5_R_PA70G5
     A = ((HVNW INTERACT HVGB) NOT INTERACT ((NBL_ISO_R OR HVGATE_ISO) INTERACT HV6DMY)) NOT INTERACT (((LVISO_DMY OR X) OR X1) OR HVESD_BOD_H)
     INT A < HVNW_W_1_GB ABUT < 90 SINGULAR REGION
}
HVNW.W.2
0 0 15 Jan 13 20:32:47 2026                    
HVNW.W.2 { @ min and max width of cutting dimension of HVNW angle for DT structure == 1
	A = DT AND ((HV65DMY OR HV70DMY) OR HV70ISO)
	B1 = HVNW INTERACT A
	B = B1 OR (HOLES B1)
   C = ANGLE B == 90
   D = ANGLE B == 0
   E = EXPAND EDGE C OUTSIDE BY GRID EXTEND BY HVNW_W_2
   F = EXPAND EDGE D OUTSIDE BY GRID EXTEND BY HVNW_W_2
   ERR1 = E INTERACT F
   G = EXPAND EDGE C OUTSIDE BY GRID EXTEND BY HVNW_W_2 + 0.001
   H = EXPAND EDGE D OUTSIDE BY GRID EXTEND BY HVNW_W_2 + 0.001
   ERR2 = G NOT INTERACT H
   (E OR F) INTERACT ERR1
   (G OR H) INTERACT ERR2
}
HVNW.S.1
0 0 8 Jan 13 20:32:47 2026                     
HVNW.S.1 { @Minimum space between two HVNW regions with different or same potential>= 6 um
     A = HOLES HVNW INNER
     B = HVNW TOUCH A
	 X = (((((NBL_ISO_SWR_GP1_R OR NPOD_PICKUP_SWR_GP2_LS_R) OR NPOD_PICKUP_SWR_GP2_HS_R) OR NPOD_PICKUP_SWR_GP3_R) OR NPOD_PICKUP_SWR_GP4_R) OR NPOD_PICKUP_SWR_GP5_R) OR EMIOD_ESD_PNP_36
     C = ((HVNW NOT INTERACT B) NOT INTERACT HVGATE_ISO) NOT INTERACT (((((((NA29G5A_GATE OR NDA29G3_GATE) OR NLD36G5_GA_GATE) OR HVNGATE_GB) OR BJT_PBHVNWNBLHVPW_E) OR BJT_NPWHVNWNBL_BGR8_C) OR BJT_PBHVNWPSUB_GB_BGR8_E) OR X)
	 D = HVNW NOT INTERACT X
     EXT D C < HVNW_S_1 ABUT < 90 SINGULAR REGION
}
HVNW.S.2_NA29G5A
0 0 6 Jan 13 20:32:47 2026                     
HVNW.S.2_NA29G5A { @ min space between two HVNW region of NA29G5A >= 3.68
     A = EXPAND EDGE HVNW OUTSIDE BY GRID
     B = A INTERACT NA29G5A_GATE
     C = HVNW TOUCH OUTSIDE EDGE B
     EXT C < HVNW_S_2_NA29G5A ABUT < 90  REGION
}
HVNW.S.2_NDA29G3
0 0 5 Jan 13 20:32:47 2026                     
HVNW.S.2_NDA29G3 { @ min space between two HVNW region of NDA29G3 >= 3.28
     A = HVNW INTERACT NDA29G3_GATE
	 B = HOLES A INNER
     INT B < HVNW_S_2_NDA29G3 ABUT < 90  REGION
}
HVNW.S.2_NSW28BVG5_GA_NBT_FULLY_ISO
0 0 6 Jan 13 20:32:47 2026                     
HVNW.S.2_NSW28BVG5_GA_NBT_FULLY_ISO { @ min space between two HVNW region for NSW28BVG5_GA_NBT_FULLY_ISO >= 3.1
     A = EXPAND EDGE HVNW OUTSIDE BY GRID
     B = A INTERACT NSW28BVG5_GA_NBT_FULLY_ISO_GATE
     C = HVNW TOUCH OUTSIDE EDGE B
     EXT C < HVNW_S_2_NSW28BVG5_GA_NBT_FULLY_ISO ABUT < 90  REGION
}
HVNW.S.3
0 0 5 Jan 13 20:32:47 2026                     
HVNW.S.3 { @ min space between two HVNW regions in channel length direction for HVMOS >= 1.08
	A = HVNW INTERACT HVGATE_ISO
	B = A INSIDE EDGE OD
     EXT B < HVNW_S_3 ABUT < 90  REGION    
}
HVNW.S.3_NLD36G5_GA
0 0 4 Jan 13 20:32:47 2026                     
HVNW.S.3_NLD36G5_GA { @ min space between two HVNW regions in channel length direction for HVMOS >= 1.28
    A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NLD36G5_GA_GATE)
    EXT A < HVNW_S_3_NLD36G5_GA ABUT < 90 REGION
}
HVNW.S.3_NLD20G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVNW.S.3_NLD20G5_GB { @ min space between two HVNW regions in channel length direction for HVMOS >= 1.28
	A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NLD20G5_GB_GATE)
	EXT A < HVNW_S_3_NLD20G5_GB ABUT < 90 REGION
}
HVNW.S.3_NA24G3_DEP_GB
0 0 4 Jan 13 20:32:47 2026                     
HVNW.S.3_NA24G3_DEP_GB { @ min space between two HVNW regions in channel length direction for HVMOS >= 2.68
	A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NA24G3_DEP_GB_GATE)
	EXT A < HVNW_S_3_NA24G3_DEP_GB ABUT < 90 REGION
}
HVNW.S.3_NLD24G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVNW.S.3_NLD24G5_GB { @ min space between two HVNW regions in channel length direction for HVMOS >= 1.28
	A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NLD24G5_GB_GATE)
	EXT A < HVNW_S_3_NLD24G5_GB ABUT < 90 REGION
}
HVNW.S.3_NA45G3_DEP_GB
0 0 4 Jan 13 20:32:47 2026                     
HVNW.S.3_NA45G3_DEP_GB { @ min space between two HVNW regions in channel length direction for HVMOS >= 3.08
	A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NA45G3_DEP_GB_GATE)
	EXT A < HVNW_S_3_NA45G3_DEP_GB ABUT < 90 REGION
}
HVNW.S.3_NA45G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVNW.S.3_NA45G5_GB { @ min space between two HVNW regions in channel length direction for HVMOS >= 4.08
	A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NA45G5_GB_GATE)
	EXT A < HVNW_S_3_NA45G5_GB ABUT < 90 REGION
}
HVNW.S.3_NLD36G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVNW.S.3_NLD36G5_GB { @ min space between two HVNW regions in channel length direction for HVMOS >= 1.88
	A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NLD36G5_GB_GATE)
	EXT A < HVNW_S_3_NLD36G5_GB ABUT < 90 REGION
}
HVNW.S.3_NLD45G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVNW.S.3_NLD45G5_GB { @ min space between two HVNW regions in channel length direction for HVMOS >= 2.28
	A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NLD45G5_GB_GATE)
	EXT A < HVNW_S_3_NLD45G5_GB ABUT < 90 REGION
}
HVNW.S.3_NLD55G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVNW.S.3_NLD55G5_GB { @ min space between two HVNW regions in channel length direction for HVMOS >= 2.28
	A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NLD55G5_GB_GATE)
	EXT A < HVNW_S_3_NLD55G5_GB ABUT < 90 REGION
}
HVNW.S.3_NLD65G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVNW.S.3_NLD65G5_GB { @ min space between two HVNW regions in channel length direction for HVMOS >= 2.48
	A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NLD65G5_GB_GATE)
	EXT A < HVNW_S_3_NLD65G5_GB ABUT < 90 REGION
}
HVNW.S.3_NA65G3_DEP_GB
0 0 4 Jan 13 20:32:47 2026                     
HVNW.S.3_NA65G3_DEP_GB { @ min space between two HVNW regions in channel length direction for HVMOS >= 4.08
	A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NA65G3_DEP_GB_GATE)
	EXT A < HVNW_S_3_NA65G3_DEP_GB ABUT < 90 REGION
}
HVNW.S.3_NA70G5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVNW.S.3_NA70G5_GB { @ min space between two HVNW regions in channel length direction for HVMOS >= 4.08
	A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NA70G5_GB_GATE)
	EXT A < HVNW_S_3_NA70G5_GB ABUT < 90 REGION
}
HVNW.S.3_NSW50BVG5_GB
0 0 4 Jan 13 20:32:47 2026                     
HVNW.S.3_NSW50BVG5_GB { @ min space between two HVNW regions in channel length direction for HVMOS >= 1.28
	A = HVNW TOUCH EDGE (HVNW INSIDE EDGE NSW50BVG5_GB_GATE)
	EXT A < HVNW_S_3_NSW50BVG5_GB ABUT < 90 REGION
}
HVNW.S.4
0 0 5 Jan 13 20:32:47 2026                     
HVNW.S.4 { @ min space of the same HVNW ring >= 3.5
     A = HOLES HVNW INNER
	 B = A NOT INTERACT (NDA29G3_GATE OR HVESD_COD)
     INT B < HVNW_S_4 ABUT < 90 SINGULAR REGION 
}
HVNW.C.1
0 0 5 Jan 13 20:32:47 2026                     
HVNW.C.1 { @Minimum clearance from HVNW to NW with the same potential in LV area,
           @merge if spacing is smaller than >= 0.6 um
     LV_HVNW = HVNW OUTSIDE HVDMY
     EXT LV_HVNW NWELi < HVNW_C_1 ABUT>0 <90 SINGULAR REGION
}
HVNW.C.2
0 0 3 Jan 13 20:32:47 2026                     
HVNW.C.2 { @Minimum clearance from HVNW edge to a NW pickup in LV area>= 0.15
     EXT HVNW LV_NTAP < HVNW_C_2 ABUT < 90 SINGULAR REGION
}
HVNW.C.3
0 0 3 Jan 13 20:32:47 2026                     
HVNW.C.3 { @Minimum clearance from HVNW edge to a PW pickup in LV area>= 0.15
     EXT HVNW LV_PTAP < HVNW_C_3 ABUT < 90 SINGULAR REGION
}
HVNW.C.4
0 0 3 Jan 13 20:32:47 2026                     
HVNW.C.4 { @Minimum clearance from HVNW edge to a N+OD region which is outside NW in LV area>= 0.6
     EXT HVNW LV_NACT < HVNW_C_4 ABUT < 90 SINGULAR REGION
}
HVNW.C.5
0 0 3 Jan 13 20:32:47 2026                     
HVNW.C.5 { @Minimum clearance from HVNW edge to a P+OD region which is inside NW in LV area>= 0.6
     EXT HVNW LV_PACT < HVNW_C_5 ABUT < 90 SINGULAR REGION
}
HVNW.C.6
0 0 6 Jan 13 20:32:47 2026                     
HVNW.C.6 { @Minimum clearance from HVNW to NW with the different potential in LV area, >= 3.5 um
    A = (HVNW NOT INTERACT (HVNW_ISO OR HVNW_ISO_INSIDE)) OUTSIDE HVDMY
    B = STAMP NWEL BY NWELi
    C = STAMP A BY HVNWi
    EXT C B < HVNW_C_6 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVNW.C.7
0 0 5 Jan 13 20:32:47 2026                     
HVNW.C.7 {@Minimum clearance from HVNW to NW with the different potential in LV isolation with NBL and DPW, >= 3.2 um
      A = STAMP NWEL_ISO_INSIDE BY NWELi
      B = STAMP HVNW_ISO BY HVNWi
      EXT A B < HVNW_C_7 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVNW.C.7.1
0 0 5 Jan 13 20:32:47 2026                     
HVNW.C.7.1 { @ Min clearance from HVNW to NW with different potential with LV isolation with NBL and DPW >= 2.6 um
      A = STAMP NWEL_ISO_INSIDE BY NWELi
	  B = STAMP HVNW_ISO_INSIDE BY HVNWi
	  EXT A B < HVNW_C_7_1 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVNW.C.8
0 0 4 Jan 13 20:32:47 2026                     
HVNW.C.8{ @ min clearence from P+ isolation ring to HVNW for HV Diode >= 2
    HVNW_DIO = (HVNW INTERACT (HVDIODMY3 OR HVDIODMY)) NOT INTERACT DIO_PHVNW_GA_P
    EXT PPOD_ISO_R HVNW_DIO < HVNW_C_8 ABUT < 90 SINGULAR REGION
}
HVNW.C.9A
0 0 6 Jan 13 20:32:47 2026                     
HVNW.C.9A { @ min and max clearance from P+ iso to HVNW for HVBJT_PB ==0.5
	A = HVNW INTERACT ((BJT_PBHVNWPSUB_E OR BJT_PBHVNWPSUB_GB_E) OR BJT_PBHVNWPSUB_GB_BGR8_E)
	B = SIZE A BY HVNW_C_9A
	C = (BJT_PBHVNWPSUB_C_H OR BJT_PBHVNWPSUB_GB_C_H) OR BJT_PBHVNWPSUB_GB_BGR8_C_H
    B XOR C
}
HVNW.C.9B
0 0 7 Jan 13 20:32:47 2026                     
HVNW.C.9B { @ min and max clearance from P+ isolation to HVNW for PB/HVNW/PSUB BJT == 3.5
    A1 = HVNW INTERACT BJT_PBHVNWNBLHVPW_B
	A = A1 OR (HOLES A1)
    B = SIZE A BY HVNW_C_9B
	C = PPOD_ISO_H INTERACT BJT_PBHVNWNBLHVPW_E
    B XOR C
}
HVNW.C.10
0 0 4 Jan 13 20:32:47 2026                     
HVNW.C.10 { @ min clearance from HVNW to OD2 in LV isolation region, make them butted if less >=0.86
	A = ((HVNW_NBL_ISO_R_8V OR HVNW_NBL_ISO_R_29V) OR HVNW_NBL_ISO_R_45V) OR HVNW_NBL_ISO_R_70V
	EXT OD2 A < HVNW_C_10 ABUT > 0 < 90 SINGULAR REGION
}
HVNW.C.11
0 0 3 Jan 13 20:32:47 2026                     
HVNW.C.11{ @ min clearence from 5V PW isolation ring to 5VNW for 5V ESD Diode >= 0.5
    EXT PPOD_5VISO_R_DIO_PNW5V 5VNW_DIO < HVNW_C_11 ABUT < 90 SINGULAR REGION
}
HVNW.E.1
0 0 7 Jan 13 20:32:47 2026                     
HVNW.E.1{ @ min and max extension of NBL region beyond HVNW edge to which is inside NBL == 0
    HVNW_NBL_pre = HVNW INTERACT NBL
    HVNW_NBL = (HOLES HVNW_NBL_pre) OR HVNW_NBL_pre
    NBL_HVNW_pre = NBL INTERACT HVNW
    NBL_HVNW = COPY NBL_HVNW_pre 
    NBL_HVNW XOR HVNW_NBL
}
HVNW.E.2
0 0 9 Jan 13 20:32:47 2026                     
HVNW.E.2{ @ min and max extension of PSUB region beyond HVNW edge == 0.5
    HVNW_PSUB_pre1 = (HVNW INTERACT PSUB) NOT INTERACT (((( EMIOD_ESD_PNP_36 OR EMIOD_ESD_PNP_29_TLM) OR EMIOD_ESD_PNP_29_V2) OR( HVNP_STRAP_HVDMY_36_GA OR NPOD_GR_R_HL_HVDMY_36_GA ) )OR ((((((HVNP_STRAP_HVDMY_29 OR NPOD_GR_R_HVDMY_29) OR NPOD_GR_R_HVDMY_65) OR NPOD_GR_R_HVDMY_55) OR NBL_ISO_R_NSW40BVG5_GA_FULLY_ISO) OR NSW40BVG5_GA_FULLY_ISO_GATE) OR NLD36G5_GA_GATE))
    HVNW_PSUB_pre2 = (HVNW INTERACT (HV29ISO OR NDA29G3_GATE)) INTERACT PSUB
    HVNW_PSUB_pre3 = (HOLES HVNW_PSUB_pre2) OR HVNW_PSUB_pre2
    HVNW_PSUB_pre  = HVNW_PSUB_pre1 OR HVNW_PSUB_pre3
    HVNW_PSUB = SIZE HVNW_PSUB_pre BY HVNW_E_2 
    B = PSUB INTERACT (HVNW NOT INTERACT ((((((((((EMIOD_ESD_PNP_36 OR NPOD_GR_R_HVDMY_65) OR NPOD_GR_R_HVDMY_55) OR NBL_ISO_R_NSW40BVG5_GA_FULLY_ISO) OR NSW40BVG5_GA_FULLY_ISO_GATE) OR EMIOD_ESD_PNP_29_TLM) OR EMIOD_ESD_PNP_29_V2) OR HVNP_STRAP_HVDMY_29) OR NPOD_GR_R_HVDMY_29) OR NLD36G5_GA_GATE) OR (HVNP_STRAP_HVDMY_36_GA OR NPOD_GR_R_HL_HVDMY_36_GA)))
    B XOR HVNW_PSUB
}
HVNW.E.2_1
0 0 12 Jan 13 20:32:47 2026                    
HVNW.E.2_1{ @ min and max extension of PSUB region beyond HVNW edge == 1
    HVNW_PSUB_pre1 = HVNW INTERACT (NSW40BVG5_GA_FULLY_ISO_GATE OR NLD36G5_GA_GATE)
    HVNW_PSUB_pre2 = (HOLES HVNW) INTERACT NSW40BVG5_GA_FULLY_ISO_GATE
    HVNW_PSUB_pre3 = HVNW TOUCH HVNW_PSUB_pre2 
    HVNW_PSUB_pre  = HVNW_PSUB_pre1 OR HVNW_PSUB_pre3
    HVNW_PSUB = SIZE HVNW_PSUB_pre BY HVNW_E_2_1 
    PSUB_HVNW_pre1 = PSUB INTERACT (NSW40BVG5_GA_FULLY_ISO_GATE OR NLD36G5_GA_GATE)
	PSUB_HVNW_pre2 = (HOLES PSUB) INTERACT NSW40BVG5_GA_FULLY_ISO_GATE 
	PSUB_HVNW_pre3 = PSUB TOUCH PSUB_HVNW_pre2
	PSUB_HVNW = PSUB_HVNW_pre1 OR PSUB_HVNW_pre3
    PSUB_HVNW XOR HVNW_PSUB
}
HVNW.E.4
0 0 6 Jan 13 20:32:47 2026                     
HVNW.E.4{ @ min and max extension of HVNW beyond PO == 0 
    A = EXPAND EDGE HVGATE_ISO OUTSIDE BY GRID  
    B = A INSIDE HVPB
    C = (HVNW INTERACT HVGATE_ISO) NOT INTERACT (((((((NSW28BVG5_GA_FULLY_ISO_GATE OR NSW40BVG5_GA_FULLY_ISO_GATE) OR NSW50BVG5_GB_GATE) OR NSW28BVG5_GA_NBT_FULLY_ISO_GATE) OR NLD12G5_HP_FULLY_ISO_GATE) OR NLD12G2_FULLY_ISO_GATE) OR NA12G2_FULLY_ISO_GATE) OR NLD5G2_FULLY_ISO_GATE)
    C NOT TOUCH B
}
HVNW.E.4_NLD20G5_GB
0 0 6 Jan 13 20:32:47 2026                     
HVNW.E.4_NLD20G5_GB { @ min and max extension of HVNW beyond POLY ==0.1
	A = HVPB INTERACT NLD20G5_GB_GATE
	B = POLY TOUCH EDGE (POLY INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVNW_E_4_NLD20G5_GB
	C NOT TOUCH HVNW
}
HVNW.E.4_NLD24G5_GB
0 0 6 Jan 13 20:32:47 2026                     
HVNW.E.4_NLD24G5_GB { @ min and max extension of HVNW beyond POLY ==0.1
	A = HVPB INTERACT NLD24G5_GB_GATE
	B = POLY TOUCH EDGE (POLY INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVNW_E_4_NLD24G5_GB
	C NOT TOUCH HVNW
}
HVNW.E.5_NLD6G5_SA_NBL
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD6G5_SA_NBL { @ min extension of HVNW to HVNMOS Active OD >=1.5
	ENC NLD6G5_SA_NBL_CH HVNW < HVNW_E_5_NLD6G5_SA_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD6G5_DE_NBL
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD6G5_DE_NBL { @ min extension of HVNW to HVNMOS Active OD >=1.5
	ENC NLD6G5_DE_NBL_CH HVNW < HVNW_E_5_NLD6G5_DE_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD6G5_SA_FULLY_ISO
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD6G5_SA_FULLY_ISO { @ min extension of HVNW to HVNMOS Active OD >=1
	ENC NLD6G5_SA_FULLY_ISO_CH HVNW < HVNW_E_5_NLD6G5_SA_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD6G5_DE_FULLY_ISO
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD6G5_DE_FULLY_ISO { @ min extension of HVNW to HVNMOS Active OD >=1
	ENC NLD6G5_DE_FULLY_ISO_CH HVNW < HVNW_E_5_NLD6G5_DE_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NDA6G3
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NDA6G3 { @ min extension of HVNW to HVNMOS Active OD >=1
	ENC NDA6G3_CH HVNW < HVNW_E_5_NDA6G3 ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NA6G5_NBL
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NA6G5_NBL { @ min extension of HVNW to HVNMOS Active OD >=1.5
	ENC NA6G5_NBL_CH HVNW < HVNW_E_5_NA6G5_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD7G5_MR_NBL
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD7G5_MR_NBL { @ min extension of HVNW to HVNMOS Active OD >=2
	ENC NLD7G5_MR_NBL_CH HVNW < HVNW_E_5_NLD7G5_MR_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NA7G5_MR_NBL
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NA7G5_MR_NBL { @ min extension of HVNW to HVNMOS Active OD >=2
	ENC NA7G5_MR_NBL_CH HVNW < HVNW_E_5_NA7G5_MR_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD8G5A_NBL
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD8G5A_NBL { @ min extension of HVNW to HVNMOS Active OD >=1.5
	ENC NLD8G5A_NBL_CH HVNW < HVNW_E_5_NLD8G5A_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD8G5_FULLY_ISO
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD8G5_FULLY_ISO { @ min extension of HVNW to HVNMOS Active OD >=1.5
	ENC NLD8G5_FULLY_ISO_CH HVNW < HVNW_E_5_NLD8G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD12G5A_NBL
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD12G5A_NBL { @ min extension of HVNW to HVNMOS Active OD >=2
	ENC NLD12G5A_NBL_CH HVNW < HVNW_E_5_NLD12G5A_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD12G5_FULLY_ISO
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD12G5_FULLY_ISO { @ min extension of HVNW to HVNMOS Active OD >=1.5
	ENC NLD12G5_FULLY_ISO_CH HVNW < HVNW_E_5_NLD12G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD12G5_MR_NBL
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD12G5_MR_NBL { @ min extension of HVNW to HVNMOS Active OD >=2
	ENC NLD12G5_MR_NBL_CH HVNW < HVNW_E_5_NLD12G5_MR_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NA12G5_MR_NBL
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NA12G5_MR_NBL { @ min extension of HVNW to HVNMOS Active OD >=2
	ENC NA12G5_MR_NBL_CH HVNW < HVNW_E_5_NA12G5_MR_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD12G5_HP_NBL
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD12G5_HP_NBL { @ min extension of HVNW to HVNMOS Active OD >=2
	ENC NLD12G5_HP_NBL_CH HVNW < HVNW_E_5_NLD12G5_HP_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD12G5_HP_FULLY_ISO
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD12G5_HP_FULLY_ISO { @ min extension of HVNW to HVNMOS Active OD >=1.5
	ENC NLD12G5_HP_FULLY_ISO_CH HVNW < HVNW_E_5_NLD12G5_HP_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD16G5A_NBL
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD16G5A_NBL { @ min extension of HVNW to HVNMOS Active OD >=2.5
	ENC NLD16G5A_NBL_CH HVNW < HVNW_E_5_NLD16G5A_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD16G5_FULLY_ISO
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD16G5_FULLY_ISO { @ min extension of HVNW to HVNMOS Active OD >=1.5
	ENC NLD16G5_FULLY_ISO_CH HVNW < HVNW_E_5_NLD16G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD20G5A_NBL
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD20G5A_NBL { @ min extension of HVNW to HVNMOS Active OD >=2.5
	ENC NLD20G5A_NBL_CH HVNW < HVNW_E_5_NLD20G5A_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD20G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD20G5_GB { @ min extension of HVNW to HVNMOS Active OD >=2
	ENC NLD20G5_GB_CH HVNW < HVNW_E_5_NLD20G5_GB ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD20G5_FULLY_ISO
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD20G5_FULLY_ISO { @ min extension of HVNW to HVNMOS Active OD >=2.5
	ENC NLD20G5_FULLY_ISO_CH HVNW < HVNW_E_5_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NA24G3_DEP_GB
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NA24G3_DEP_GB { @ min extension of HVNW to HVNMOS Active OD >=2
	ENC NA24G3_DEP_GB_CH HVNW < HVNW_E_5_NA24G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD24G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD24G5_GB { @ min extension of HVNW to HVNMOS Active OD >=2
	ENC NLD24G5_GB_CH HVNW < HVNW_E_5_NLD24G5_GB ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD36G5_GA
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD36G5_GA { @ min extension of HVNW to HVNMOS Active OD >=2.5
	ENC NLD36G5_GA_CH HVNW < HVNW_E_5_NLD36G5_GA ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD24G5_NBL
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD24G5_NBL { @ min extension of HVNW to HVNMOS Active OD >=3
	ENC NLD24G5_NBL_CH HVNW < HVNW_E_5_NLD24G5_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NA45G3_DEP_GB
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NA45G3_DEP_GB { @ min extension of HVNW to HVNMOS Active OD >=2.5
	ENC NA45G3_DEP_GB_CH HVNW < HVNW_E_5_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NA45G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NA45G5_GB { @ min extension of HVNW to HVNMOS Active OD >=2.5
	ENC NA45G5_GB_CH HVNW < HVNW_E_5_NA45G5_GB ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD36G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD36G5_GB { @ min extension of HVNW to HVNMOS Active OD >=2.5
	ENC NLD36G5_GB_CH HVNW < HVNW_E_5_NLD36G5_GB ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD45G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD45G5_GB { @ min extension of HVNW to HVNMOS Active OD >=2.5
	ENC NLD45G5_GB_CH HVNW < HVNW_E_5_NLD45G5_GB ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD55G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD55G5_GB { @ min extension of HVNW to HVNMOS Active OD >=3
	ENC NLD55G5_GB_CH HVNW < HVNW_E_5_NLD55G5_GB ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD65G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD65G5_GB { @ min extension of HVNW to HVNMOS Active OD >=3
	ENC NLD65G5_GB_CH HVNW < HVNW_E_5_NLD65G5_GB ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NA65G3_DEP_GB
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NA65G3_DEP_GB { @ min extension of HVNW to HVNMOS Active OD >=3
	ENC NA65G3_DEP_GB_CH HVNW < HVNW_E_5_NA65G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NA70G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NA70G5_GB { @ min extension of HVNW to HVNMOS Active OD >=3
	ENC NA70G5_GB_CH HVNW < HVNW_E_5_NA70G5_GB ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NSW28BVG5_GA_FULLY_ISO
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NSW28BVG5_GA_FULLY_ISO { @ min extension of HVNW to HVNMOS Active OD >=2.5
	ENC NSW28BVG5_GA_FULLY_ISO_CH HVNW < HVNW_E_5_NSW28BVG5_GA_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NSW28BVG5_GA_NBT_FULLY_ISO
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NSW28BVG5_GA_NBT_FULLY_ISO { @ min extension of HVNW to HVNMOS Active OD >=1.5
	ENC NSW28BVG5_GA_NBT_FULLY_ISO_CH HVNW < HVNW_E_5_NSW28BVG5_GA_NBT_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NSW40BVG5_GA_FULLY_ISO
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NSW40BVG5_GA_FULLY_ISO { @ min extension of HVNW to HVNMOS Active OD >=3
	ENC NSW40BVG5_GA_FULLY_ISO_CH HVNW < HVNW_E_5_NSW40BVG5_GA_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NSW50BVG5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NSW50BVG5_GB { @ min extension of HVNW to HVNMOS Active OD >=2.5
	ENC NSW50BVG5_GB_CH HVNW < HVNW_E_5_NSW50BVG5_GB ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD12G2_FULLY_ISO
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD12G2_FULLY_ISO { @ min extension of HVNW to HVNMOS Active OD >=1.5
	ENC NLD12G2_FULLY_ISO_CH HVNW < HVNW_E_5_NLD12G2_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NA12G2_FULLY_ISO
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NA12G2_FULLY_ISO { @ min extension of HVNW to HVNMOS Active OD >=1.5
	ENC NA12G2_FULLY_ISO_CH HVNW < HVNW_E_5_NA12G2_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NLD5G2_FULLY_ISO
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NLD5G2_FULLY_ISO { @ min extension of HVNW to HVNMOS Active OD >=1
	ENC NLD5G2_FULLY_ISO_CH HVNW < HVNW_E_5_NLD5G2_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NDA20G3
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NDA20G3 { @ min extension of HVNW to HVNMOS Active OD >=2.5
	ENC NDA20G3_OD HVNW < HVNW_E_5_NDA20G3 ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NDA29G3
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NDA29G3 { @ min extension of HVNW to HVNMOS Active OD >=3
	ENC NDA29G3_OD HVNW < HVNW_E_5_NDA29G3 ABUT < 90 SINGULAR REGION
}
HVNW.E.5_NA29G5A
0 0 3 Jan 13 20:32:47 2026                     
HVNW.E.5_NA29G5A { @ min extension of HVNW to HVNMOS Active OD >=2
	ENC NA29G5A_OD HVNW < HVNW_E_5_NA29G5A ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA6G5_SA_BL
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA6G5_SA_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 1
	A = NPOD_PICK_R_PA6G5_SA_BL OR NPOD_PICK_H_PA6G5_SA_BL
	ENC A HVNW < HVNW_E_5_1_PA6G5_SA_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA6G5_DE_BL
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA6G5_DE_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 1
	A = NPOD_PICK_R_PA6G5_DE_BL OR NPOD_PICK_H_PA6G5_DE_BL
	ENC A HVNW < HVNW_E_5_1_PA6G5_DE_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA8G5A_BL
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA8G5A_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 1.5
	A = NPOD_PICK_R_PA8G5A_BL OR NPOD_PICK_H_PA8G5A_BL
	ENC A HVNW < HVNW_E_5_1_PA8G5A_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA12G5A_BL
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA12G5A_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 1.5
	A = NPOD_PICK_R_PA12G5A_BL OR NPOD_PICK_H_PA12G5A_BL
	ENC A HVNW < HVNW_E_5_1_PA12G5A_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA12G5_MR_NBL
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA12G5_MR_NBL { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 1.5
	A = NPOD_PICK_R_PA12G5_MR_NBL OR NPOD_PICK_H_PA12G5_MR_NBL
	ENC A HVNW < HVNW_E_5_1_PA12G5_MR_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA16G5A_BL
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA16G5A_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 1.5
	A = NPOD_PICK_R_PA16G5A_BL OR NPOD_PICK_H_PA16G5A_BL
	ENC A HVNW < HVNW_E_5_1_PA16G5A_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA20G5A_BL
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA20G5A_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 2
	A = NPOD_PICK_R_PA20G5A_BL OR NPOD_PICK_H_PA20G5A_BL
	ENC A HVNW < HVNW_E_5_1_PA20G5A_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA20G5
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA20G5 { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 2
	A = NPOD_PICK_R_PA20G5 OR NPOD_PICK_H_PA20G5
	ENC A HVNW < HVNW_E_5_1_PA20G5 ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA36G5
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA36G5 { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 2
	A = NPOD_PICK_R_PA36G5 OR NPOD_PICK_H_PA36G5
	ENC A HVNW < HVNW_E_5_1_PA36G5 ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA45G5
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA45G5 { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 2.5
	A = NPOD_PICK_R_PA45G5 OR NPOD_PICK_H_PA45G5
	ENC A HVNW < HVNW_E_5_1_PA45G5 ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA55G5
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA55G5 { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 3
	A = NPOD_PICK_R_PA55G5 OR NPOD_PICK_H_PA55G5
	ENC A HVNW < HVNW_E_5_1_PA55G5 ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA70G5
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA70G5 { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 3
	A = NPOD_PICK_R_PA70G5 OR NPOD_PICK_H_PA70G5
	ENC A HVNW < HVNW_E_5_1_PA70G5 ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA29G5A_BL
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA29G5A_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 2.5
	A = NPOD_PICK_R_PA29G5A_BL OR NPOD_PICK_H_PA29G5A_BL
	ENC A HVNW < HVNW_E_5_1_PA29G5A_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PLD12G2A_BL
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PLD12G2A_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 1.5
	A = NPOD_PICK_R_PLD12G2A_BL OR NPOD_PICK_H_PLD12G2A_BL
	ENC A HVNW < HVNW_E_5_1_PLD12G2A_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PA12G2A_BL
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PA12G2A_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 1.5
	A = NPOD_PICK_R_PA12G2A_BL OR NPOD_PICK_H_PA12G2A_BL
	ENC A HVNW < HVNW_E_5_1_PA12G2A_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.1_PLD5G2A_BL
0 0 4 Jan 13 20:32:47 2026                     
HVNW.E.5.1_PLD5G2A_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS >= 1
	A = NPOD_PICK_R_PLD5G2A_BL OR NPOD_PICK_H_PLD5G2A_BL
	ENC A HVNW < HVNW_E_5_1_PLD5G2A_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.2_PA6G5_SA_BL
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.2_PA6G5_SA_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS DT device only >= 2
	A = HOLES DT INNER
	B = NPOD_PICK_R_PA6G5_SA_BL INSIDE A
	ENC B HVNW < HVNW_E_5_2_PA6G5_SA_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.2_PA6G5_DE_BL
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.2_PA6G5_DE_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS DT device only >= 2
	A = HOLES DT INNER
	B = NPOD_PICK_R_PA6G5_DE_BL INSIDE A
	ENC B HVNW < HVNW_E_5_2_PA6G5_DE_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.2_PA8G5A_BL
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.2_PA8G5A_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS DT device only >= 2
	A = HOLES DT INNER
	B = NPOD_PICK_R_PA8G5A_BL INSIDE A
	ENC B HVNW < HVNW_E_5_2_PA8G5A_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.2_PA12G5A_BL
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.2_PA12G5A_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS DT device only >= 2
	A = HOLES DT INNER
	B = NPOD_PICK_R_PA12G5A_BL INSIDE A
	ENC B HVNW < HVNW_E_5_2_PA12G5A_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.2_PA12G5_MR_NBL
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.2_PA12G5_MR_NBL { @ min extension of HVNW beyond N+ pick ring for HVPMOS DT device only >= 2
	A = HOLES DT INNER
	B = NPOD_PICK_R_PA12G5_MR_NBL INSIDE A
	ENC B HVNW < HVNW_E_5_2_PA12G5_MR_NBL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.2_PA16G5A_BL
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.2_PA16G5A_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS DT device only >= 2
	A = HOLES DT INNER
	B = NPOD_PICK_R_PA16G5A_BL INSIDE A
	ENC B HVNW < HVNW_E_5_2_PA16G5A_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.2_PA20G5A_BL
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.2_PA20G5A_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS DT device only >= 2
	A = HOLES DT INNER
	B = NPOD_PICK_R_PA20G5A_BL INSIDE A
	ENC B HVNW < HVNW_E_5_2_PA20G5A_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.2_PA20G5
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.2_PA20G5 { @ min extension of HVNW beyond N+ pick ring for HVPMOS DT device only >= 2
	A = HOLES DT INNER
	B = NPOD_PICK_R_PA20G5 INSIDE A
	ENC B HVNW < HVNW_E_5_2_PA20G5 ABUT < 90 SINGULAR REGION
}
HVNW.E.5.2_PA36G5
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.2_PA36G5 { @ min extension of HVNW beyond N+ pick ring for HVPMOS DT device only >= 2
	A = HOLES DT INNER
	B = NPOD_PICK_R_PA36G5 INSIDE A
	ENC B HVNW < HVNW_E_5_2_PA36G5 ABUT < 90 SINGULAR REGION
}
HVNW.E.5.2_PA45G5
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.2_PA45G5 { @ min extension of HVNW beyond N+ pick ring for HVPMOS DT device only >= 2.5
	A = HOLES DT INNER
	B = NPOD_PICK_R_PA45G5 INSIDE A
	ENC B HVNW < HVNW_E_5_2_PA45G5 ABUT < 90 SINGULAR REGION
}
HVNW.E.5.2_PA55G5
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.2_PA55G5 { @ min extension of HVNW beyond N+ pick ring for HVPMOS DT device only >= 3
	A = HOLES DT INNER
	B = NPOD_PICK_R_PA55G5 INSIDE A
	ENC B HVNW < HVNW_E_5_2_PA55G5 ABUT < 90 SINGULAR REGION
}
HVNW.E.5.2_PA70G5
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.2_PA70G5 { @ min extension of HVNW beyond N+ pick ring for HVPMOS DT device only >= 3
	A = HOLES DT INNER
	B = NPOD_PICK_R_PA70G5 INSIDE A
	ENC B HVNW < HVNW_E_5_2_PA70G5 ABUT < 90 SINGULAR REGION
}
HVNW.E.5.2_PA29G5A_BL
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.2_PA29G5A_BL { @ min extension of HVNW beyond N+ pick ring for HVPMOS DT device only >= 2.5
	A = HOLES DT INNER
	B = NPOD_PICK_R_PA29G5A_BL INSIDE A
	ENC B HVNW < HVNW_E_5_2_PA29G5A_BL ABUT < 90 SINGULAR REGION
}
HVNW.E.5.3
0 0 5 Jan 13 20:32:47 2026                     
HVNW.E.5.3 { @ min extension of HVNW to HVNMOS Active OD for DT devices only >=2
	A = (((((((NLD6G5_SA_NBL_CH OR NLD6G5_DE_NBL_CH) OR NDA6G3_CH) OR NA6G5_NBL_CH) OR NLD8G5A_NBL_CH) OR NLD7G5_MR_NBL_CH) OR NA7G5_MR_NBL_CH) OR NLD12G5_MR_NBL_CH) OR NLD12G5_HP_NBL_CH
	B = A INSIDE (HOLES DT INNER)
	ENC B HVNW < HVNW_E_5_3 ABUT < 90 SINGULAR REGION
}
HVNW.R.2
0 0 4 Jan 13 20:32:47 2026                     
HVNW.R.2{ @ For all HV diodes and BJTs, HVNW must be surrounded by P+ isolation ring
    A = (HVNW OR NDD) INTERACT ((HVBJT_DMY OR HVDIO_DMY) OR (HVRES_DMY AND HVDMY))
    A NOT INSIDE PPOD_ISO_H
}
HVNW.R.3
0 0 9 Jan 13 20:32:47 2026                     
HVNW.R.3 { @ Each HVNW in LV region, outside edge must be butted with HVDMY and P+ iso ring
		   @ except HVNW inside HVNW ring (except 5V LVT PMOS).
     LV_HVNW = HVNW NOT HVDMY
     LV_HVNW_H = HOLES LV_HVNW
     LV_HVNW_ALL = (LV_HVNW NOT INTERACT LVT_5V_GATE) OR LV_HVNW_H
	 PPOD_RING = PPOD_ISO_R_1 TOUCH PPOD_ISO_H_CHECK
 	 LV_HVNW_ALL NOT COINCIDENT OUTSIDE EDGE (HVDMY INTERACT PPOD_RING)
	 LV_HVNW_ALL NOT INSIDE PPOD_ISO_H_CHECK
}
HVNW.R.4
0 0 3 Jan 13 20:32:47 2026                     
HVNW.R.4 { @ NW overlap HVNW not allowed
	NWEL AND HVNW
}
HVNW.R.5
0 0 3 Jan 13 20:32:47 2026                     
HVNW.R.5{ @ For 5V ESD diodes must be surrounded by 5V P+ isolation ring
    5VNW_DIO NOT INSIDE PPOD_5VISO_H_DIO_PNW5V
}
HVNW.R.1
0 0 12 Jan 13 20:32:47 2026                    
HVNW.R.1 {@Every PW must be surrounded by HVNW and N+ isolation ring, if the PW are inside the same NBL but with different potential.
@@The following notes are DRC checkable through metal connection:
@@(1) All PWs inside the same HVNW and N+ isolation-ring have to be connected to the same potential. 
@@(2) If PWs are connected to different potential, they have to be isolated by surrounding with HVNW and N+ isolation-ring inside the same NBL.
NPOD_HVNW_NBL_ALL = (( NPOD  AND HVNW ) AND NBL ) NOT (ALL_HVMOS_OD OR ZENER_OD)
NBL_ISO_H_ALL =  (  (  HOLES  NPOD_HVNW_NBL_ALL  )  NOT NPOD_HVNW_NBL_ALL )  INSIDE NBL
PW_NBLi = PWELi INSIDE NBLi
LV_RW = STAMP PW_NBLi BY P_WELLSi
     NBL_WITH_MULTI_PW = NBL INTERACT LV_RW BY NET > 1
     MERGE  (  ( LV_RW INTERACT NBL_WITH_MULTI_PW )  NOT INSIDE NBL_ISO_H_ALL )     // check differnt net RW not inside NBL_ISO_H
     ( NBL_ISO_H_ALL INTERACT NBL )  INTERACT LV_RW BY NET > 1                 // check one NBL_ISO_ring_hole with different net RW
}
DPW.W.1
0 0 4 Jan 13 20:32:47 2026                     
DPW.W.1 { @ Min. DPW width >= 3.5 um
	A = DPW NOT INTERACT (BJT_PBHVNWNBLHVPW_C OR (DPW INSIDE DIO_SBD_36V_M))
    INT A < DPW_W_1 ABUT<90 SINGULAR REGION
}
DPW.C.1
0 0 4 Jan 13 20:32:47 2026                     
DPW.C.1 { @ Minimum clearance from DPW to HVNW outside DPW >= 1 um
    A = DPW NOT INTERACT (((DPW_ISO OR BJT_PBHVNWNBLHVPW_C) OR DIO_ZENER_GB_M) OR DIO_PDPWNBL_M)
    EXT A HVNW < DPW_C_1 ABUT<90 SINGULAR REGION
}
DPW.S.1
0 0 4 Jan 13 20:32:47 2026                     
DPW.S.1 { @ Minimum spacing of DPW.>= 2 um
	A = DPW NOT INTERACT ((DIO_SBD_36V_M OR NLD20G5_GB_GATE) OR NLD24G5_GB_GATE)
    EXT A < DPW_S_1 ABUT<90 SINGULAR REGION
}
DPW.C.2
0 0 8 Jan 13 20:32:47 2026                     
DPW.C.2 { @ min clearance from DPW to HVNW outside DPW for LV iso ring == 1
    A = DPW INTERACT NBL_ISO_HOLE
    B = NBL_ISO_RING INTERACT (NBL_ISO_HOLE INTERACT DPW)
    C = HVNW INTERACT B
    D = HOLES C  
    E = SIZE A BY DPW_C_2
    E XOR D
}
DPW.C.3
0 0 9 Jan 13 20:32:47 2026                     
DPW.C.3 { @ min and max clearance from DPW to N+ isolation ring HVNW for ISO HVNMOS device == 0
    A = HVNW INTERACT (NBL_ISO_H NOT INTERACT NSW40BVG5_GA_FULLY_ISO_GATE)
    B = HOLES A
    (DPW_ISO NOT INTERACT NSW40BVG5_GA_FULLY_ISO_GATE) XOR B
	C = DPW INTERACT (DIO_ZENER_GB_M OR DIO_PDPWNBL_M)
	D = HVNW INTERACT C
	E = HOLES D
	E XOR C
}
DPW.C.3.1_NSW40BVG5_GA_FULLY_ISO
0 0 5 Jan 13 20:32:47 2026                     
DPW.C.3.1_NSW40BVG5_GA_FULLY_ISO { @ @ min and max clearance from DPW to N+ isolation ring HVNW for ISO HVNMOS == 1 um
    A = (HOLES HVNW) INTERACT NSW40BVG5_GA_FULLY_ISO_GATE
	C = SIZE (DPW INTERACT NSW40BVG5_GA_FULLY_ISO_GATE) BY DPW_C_3_1_NSW40BVG5_GA_FULLY_ISO
    A XOR C
}
DPW.E.1_NLD20G5_GB
0 0 6 Jan 13 20:32:47 2026                     
DPW.E.1_NLD20G5_GB { @ min and max extension of (HVNW INTERACT Drain) beyond DPW == 0.2
	A = HVNW INTERACT NLD20G5_GB_D
	B = SIZE A BY -DPW_E_1_NLD20G5_GB
	C = DPW INTERACT NLD20G5_GB_D
	B XOR C
}
DPW.E.1_NA24G3_DEP_GB
0 0 6 Jan 13 20:32:47 2026                     
DPW.E.1_NA24G3_DEP_GB { @ min and max extension of (HVNW INTERACT Drain) beyond DPW == 0.2
	A = HVNW INTERACT NA24G3_DEP_GB_D
	B = SIZE A BY -DPW_E_1_NA24G3_DEP_GB
	C = DPW INTERACT NA24G3_DEP_GB_D
	B XOR C
}
DPW.E.1_NLD24G5_GB
0 0 6 Jan 13 20:32:47 2026                     
DPW.E.1_NLD24G5_GB { @ min and max extension of (HVNW INTERACT Drain) beyond DPW == 0.2
	A = HVNW INTERACT NLD24G5_GB_D
	B = SIZE A BY -DPW_E_1_NLD24G5_GB
	C = DPW INTERACT NLD24G5_GB_D
	B XOR C
}
DPW.E.1_NA45G3_DEP_GB
0 0 6 Jan 13 20:32:47 2026                     
DPW.E.1_NA45G3_DEP_GB { @ min and max extension of (HVNW INTERACT Drain) beyond DPW == 0.2
	A = HVNW INTERACT NA45G3_DEP_GB_D
	B = SIZE A BY -DPW_E_1_NA45G3_DEP_GB
	C = DPW INTERACT NA45G3_DEP_GB_D
	B XOR C
}
DPW.E.1_NA45G5_GB
0 0 6 Jan 13 20:32:47 2026                     
DPW.E.1_NA45G5_GB { @ min and max extension of (HVNW INTERACT Drain) beyond DPW == 0.2
	A = HVNW INTERACT NA45G5_GB_D
	B = SIZE A BY -DPW_E_1_NA45G5_GB
	C = DPW INTERACT NA45G5_GB_D
	B XOR C
}
DPW.E.1_NLD36G5_GB
0 0 6 Jan 13 20:32:47 2026                     
DPW.E.1_NLD36G5_GB { @ min and max extension of (HVNW INTERACT Drain) beyond DPW == 0.2
	A = HVNW INTERACT NLD36G5_GB_D
	B = SIZE A BY -DPW_E_1_NLD36G5_GB
	C = DPW INTERACT NLD36G5_GB_D
	B XOR C
}
DPW.E.1_NLD45G5_GB
0 0 6 Jan 13 20:32:47 2026                     
DPW.E.1_NLD45G5_GB { @ min and max extension of (HVNW INTERACT Drain) beyond DPW == 0.2
	A = HVNW INTERACT NLD45G5_GB_D
	B = SIZE A BY -DPW_E_1_NLD45G5_GB
	C = DPW INTERACT NLD45G5_GB_D
	B XOR C
}
DPW.E.1_NLD55G5_GB
0 0 6 Jan 13 20:32:47 2026                     
DPW.E.1_NLD55G5_GB { @ min and max extension of (HVNW INTERACT Drain) beyond DPW == 0.2
	A = HVNW INTERACT NLD55G5_GB_D
	B = SIZE A BY -DPW_E_1_NLD55G5_GB
	C = DPW INTERACT NLD55G5_GB_D
	B XOR C
}
DPW.E.1_NLD65G5_GB
0 0 6 Jan 13 20:32:47 2026                     
DPW.E.1_NLD65G5_GB { @ min and max extension of (HVNW INTERACT Drain) beyond DPW == 0.2
	A = HVNW INTERACT NLD65G5_GB_D
	B = SIZE A BY -DPW_E_1_NLD65G5_GB
	C = DPW INTERACT NLD65G5_GB_D
	B XOR C
}
DPW.E.1_NA65G3_DEP_GB
0 0 6 Jan 13 20:32:47 2026                     
DPW.E.1_NA65G3_DEP_GB { @ min and max extension of (HVNW INTERACT Drain) beyond DPW == 0.2
	A = HVNW INTERACT NA65G3_DEP_GB_D
	B = SIZE A BY -DPW_E_1_NA65G3_DEP_GB
	C = DPW INTERACT NA65G3_DEP_GB_D
	B XOR C
}
DPW.E.1_NA70G5_GB
0 0 6 Jan 13 20:32:47 2026                     
DPW.E.1_NA70G5_GB { @ min and max extension of (HVNW INTERACT Drain) beyond DPW == 0.2
	A = HVNW INTERACT NA70G5_GB_D
	B = SIZE A BY -DPW_E_1_NA70G5_GB
	C = DPW INTERACT NA70G5_GB_D
	B XOR C
}
DPW.R.3
0 0 5 Jan 13 20:32:47 2026                     
DPW.R.3 { @ The hole of 5V PW NOT INSIDE DPW is not allowed for LV device isolation with NBL and DPW structure.(Cover LV device)
    PW_5V =  (OD2 NOT (HVNW OR NWEL)) INTERACT (DPW AND (((HV8ISO OR HV29ISO) OR HV45ISO) OR HV70ISO))
    PW_5V_H = HOLES PW_5V 
    PW_5V_H NOT INSIDE DPW
}
HVDMY.S.1
0 0 3 Jan 13 20:32:47 2026                     
HVDMY.S.1 { @ Minimum space between two HVDMY regions   >= 2
   EXT HVDMY < HVDMY_S_1 ABUT < 90 SINGULAR REGION
}
HVDMY.E.1
0 0 11 Jan 13 20:32:47 2026                    
HVDMY.E.1 { @ Minimum extension of HVDMY beyond HVNW inside HVDMY>= 4.92
   A = HVNW INTERACT NBL_ISO_R
   B = HVNW INTERACT (HVNGATE NOT INTERACT NA29G5A_GATE)
   C = HVNW INTERACT ( NPOD_PICK_R_PMOS NOT INTERACT NPOD_PICK_R_PA29G5A_BL)
   D = HVNW INTERACT (((BJT_PBHVNWPSUB_E OR BJT_PBHVNWPSUB_GB_E) OR BJT_PHVNWDPW_E) OR BJT_PBHVNWPSUB_GB_BGR8_E)
   E = HVNW INTERACT (HVDIODMY OR HVDIODMY3)
   X = (((NBL_ISO_SWR_GP1_R OR NPOD_PICKUP_SWR_GP2_HS_R) OR NPOD_PICKUP_SWR_GP3_R) OR NPOD_PICKUP_SWR_GP4_R) OR NPOD_PICKUP_SWR_GP5_R
   F = ((((A OR B) OR C) OR D) OR E) OR X
   G = HVNW NOT INTERACT F
   ENC G HVDMY < HVDMY_E_1 ABUT < 90 SINGULAR REGION
}
HVDMY.E.1_GB
0 0 8 Jan 13 20:32:47 2026                     
HVDMY.E.1_GB { @ Minimum extension of HVDMY beyond HVNW inside (HVDMY AND HVGB )>= 7.42
   A = (HVNW INSIDE HVDMY) INSIDE HVGB 
   B = (((PA20G5_GATE OR PA36G5_GATE) OR PA45G5_GATE) OR NLD20G5_GB_GATE) OR NSW50BVG5_GB_GATE 
   C = ((((((((NPOD_PICK_GB_R_NLD20G5_GB OR NPOD_PICK_GB_R_NLD24G5_GB) OR NPOD_PICK_GB_R_NA45G5_GB) OR NPOD_PICK_GB_R_NLD36G5_GB) OR NPOD_PICK_GB_R_NLD45G5_GB) OR NPOD_PICK_GB_R_NA24G3_DEP_GB) OR NPOD_PICK_GB_R_NA45G3_DEP_GB) OR BJT_PBHVNWPSUB_GB_B) OR BJT_PHVNWDPW_B) OR BJT_PBHVNWPSUB_GB_BGR8_B 
   X = NPOD_PICKUP_SWR_GP4_R_NLD36G5_GB OR NPOD_PICKUP_SWR_GP5_R_PA36G5
   D = A NOT INTERACT (((B OR C) OR (NPOD_GR_R OR HVNP_STRAP)) OR X)
   ENC D HVDMY < HVDMY_E_1_GB ABUT < 90 SINGULAR REGION
}
HVDMY.E.2
0 0 6 Jan 13 20:32:47 2026                     
HVDMY.E.2 { @ Minimum extension of HVDMY beyond P+ isolation >= 2
   Z = (PPOD_ISO_H AND (((((HV5DMY OR HV6DMY) OR HV8DMY) OR HV12DMY) OR HV16DMY) OR HV7DMY)) INTERACT HVGATE
   X = (((PPOD_ISO_R_8V OR PPOD_ISO_R_29V) OR PPOD_ISO_R_45V) OR PPOD_ISO_R_70V) OR Z
   Y = PPOD_ISO_R NOT INTERACT X
   ENC Y HVDMY < HVDMY_E_2 ABUT < 90 SINGULAR REGION
}
HVDMY.E.2_GB
0 0 8 Jan 13 20:32:47 2026                     
HVDMY.E.2_GB { @ Minimum extension of HVDMY beyond P+ isolation >= 3.5
   A = HVDMY INTERACT HVGB
   X1 = (((((PPOD_ISO_R_PA36G5 OR PPOD_ISO_R_PA45G5) OR PPOD_ISO_R_NA45G5_GB) OR PPOD_ISO_R_NLD36G5_GB) OR PPOD_ISO_R_NLD45G5_GB) OR PPOD_ISO_R_NA45G3_DEP_GB) OR BJT_PHVNWDPW_C
   X = ((((((PPOD_ISO_R_8V OR PPOD_ISO_R_29V) OR PPOD_ISO_R_45V) OR PPOD_ISO_R_70V) OR HV20DMY) OR HV24DMY) OR HV29DMY) OR PPOD_ISO_R_NSW50BVG5_GB
   Y = PPOD_ISO_R NOT INTERACT (X OR X1)
   Z = (Y AND HVGB) COIN EDGE OD
   ENC Z A < HVDMY_E_2_GB ABUT < 90 REGION
}
HVDMY.E.4_GB_2d5
0 0 3 Jan 13 20:32:47 2026                     
HVDMY.E.4_GB_2d5 { @ min extension of (HVDMY INTERACT HVGB) to P+ iso ring >=2.5
	ENC PPOD_ISO_R_B_2d5 HVDMY < HVDMY_E_4_GB_2d5 ABUT < 90 SINGULAR REGION
}
HVDMY.E.4_GB_3
0 0 3 Jan 13 20:32:47 2026                     
HVDMY.E.4_GB_3 { @ min extension of (HVDMY INTERACT HVGB) to P+ iso ring >=3
	ENC PPOD_ISO_R_B_3 HVDMY < HVDMY_E_4_GB_3 ABUT < 90 SINGULAR REGION
}
HVDMY.E.4_GB_3d5
0 0 3 Jan 13 20:32:47 2026                     
HVDMY.E.4_GB_3d5 { @ min extension of (HVDMY INTERACT HVGB) to P+ iso ring >=3.5
	ENC PPOD_ISO_R_B_3d5 HVDMY < HVDMY_E_4_GB_3d5 ABUT < 90 SINGULAR REGION
}
HVDMY.E.6_1
0 0 3 Jan 13 20:32:47 2026                     
HVDMY.E.6_1 { @ min extension of HVDMY INTERACT to P+ iso ring >=1
	ENC PPOD_ISO_R_A_1 HVDMY < HVDMY_E_6_1 ABUT < 90 SINGULAR REGION
}
HVDMY.E.6_1d5
0 0 3 Jan 13 20:32:47 2026                     
HVDMY.E.6_1d5 { @ min extension of HVDMY INTERACT to P+ iso ring >=1.5
	ENC PPOD_ISO_R_A_1d5 HVDMY < HVDMY_E_6_1d5 ABUT < 90 SINGULAR REGION
}
HVDMY.E.6_2
0 0 3 Jan 13 20:32:47 2026                     
HVDMY.E.6_2 { @ min extension of HVDMY INTERACT to P+ iso ring >=2
	ENC PPOD_ISO_R_A_2 HVDMY < HVDMY_E_6_2 ABUT < 90 SINGULAR REGION
}
HVDMY.E.6_2d5
0 0 3 Jan 13 20:32:47 2026                     
HVDMY.E.6_2d5 { @ min extension of HVDMY INTERACT to P+ iso ring >=2.5
	ENC PPOD_ISO_R_A_2d5 HVDMY < HVDMY_E_6_2d5 ABUT < 90 SINGULAR REGION
}
HVDMY.E.7
0 0 3 Jan 13 20:32:47 2026                     
HVDMY.E.7 { @ Min extension of HVDMY beyond Power clamp P+ isolation ring for Power clamp HVESD BJT >= 2
    ENC PPOD_ISO_R_POWER_CLAMP HVDMY < HVDMY_E_7 ABUT < 90 SINGULAR REGION
}
HVDMY.E.7_GB
0 0 4 Jan 13 20:32:47 2026                     
HVDMY.E.7_GB { @ Min extension of HVDMY beyond Power clamp P+ isolation ring for Power clamp HVESD BJT >= 3.5
    A = PPOD_ISO_R_POWER_CLAMP AND HVGB
    ENC A HVDMY < HVDMY_E_7_GB ABUT < 90 SINGULAR REGION
}
HVDMY.C.1
0 0 4 Jan 13 20:32:47 2026                     
HVDMY.C.1 { @ Minimum and maximum clearance from HVDMY edge to NBL outside HVDMY. That is,
              @ the edge of HVDMY layer has to be butted with the edge of NBL for LV isolation==0
   ( NBL INTERACT LV_DEVICES ) NOT COIN OUTSIDE EDGE HVDMY
}
HVDMY.C.2
0 0 6 Jan 13 20:32:47 2026                     
HVDMY.C.2 { @ Minimum clearance from HVDMY to NW outside HVDMY or NBL
         @ (non-isolated LV NW). Make them butted if the
         @ clearance is less than this rule.>= 0.6
   X = ( NWEL NOT HVDMY ) NOT NBL
   EXT HVDMY X < HVDMY_C_2 ABUT > 0 < 90 SINGULAR REGION
}
HVDMY.C.3
0 0 5 Jan 13 20:32:47 2026                     
HVDMY.C.3 { @ Minimum clearance from HVDMY to OD2 >= 0.6 um
            @ Butted is allowed
   X = OD2 NOT HVDMY
   EXT HVDMY X < HVDMY_C_3 ABUT > 0 < 90 SINGULAR REGION
}
HVDMY.C.4
0 0 4 Jan 13 20:32:47 2026                     
HVDMY.C.4 { @ Minimum clearance from HVDMY to NPOD outside HVDMY >= 0.43 um
   X = NPOD NOT HVDMY
   EXT HVDMY X < HVDMY_C_4 ABUT < 90 SINGULAR REGION 
}
HVDMY.R.2
0 0 3 Jan 13 20:32:47 2026                     
HVDMY.R.2 { @ HVNW is not allowed to cut HVDMY. Butted is allowed
   HVNWi CUT HVDMY
}
HVDMY.R.3
0 0 4 Jan 13 20:32:47 2026                     
HVDMY.R.3 { @ PO are not allowed to cut HVDMY. Butted is not allowed
   POLYi CUT HVDMY
   POLYi TOUCH HVDMY
}
HVDMY.R.4
0 0 4 Jan 13 20:32:47 2026                     
HVDMY.R.4 { @ OD, NW resistor are not allowed to interact HVDMY.
   A = ODRES_ALL OR RNWEL
   A INTERACT HVDMY
}
HVDMY.R.5
0 0 3 Jan 13 20:32:47 2026                     
HVDMY.R.5 { @ (OD2 AND OD) and NW are not allowed to interact HVDMY.Butted is allowed
   ( NWELi OR (OD2i AND ODi) ) AND HVDMY
}
HVDMY.R.6
0 0 9 Jan 13 20:32:47 2026                     
HVDMY.R.6 { @ LV device overlap with HVDMY is not allowed.
   NWEL AND HVDMY  //  Varactor &  P+NW diode
   LV_GATE = ((((ALL_GATE NOT INTERACT HVPB) NOT INTERACT SH_P)  NOT INTERACT PDD ) NOT INTERACT HVSHN) NOT INTERACT PDD2
   LV_GATE_OD = OD INTERACT LV_GATE
   LV_GATE_OD AND HVDMY   // LV MOS
   RPDUMMY_LV = RPDUMMY NOT INTERACT  RLPPDMY
   (OD INTERACT RPDUMMY_LV) AND HVDMY      // OD resistor
   LV_PNP AND HVDMY // LV PNP
}   
HVDMY.R.7
0 0 3 Jan 13 20:32:47 2026                     
HVDMY.R.7 { @ HVGA must be fully inside HVDMY
   HVGA NOT HVDMY
}
HVDMY.R.8
0 0 3 Jan 13 20:32:47 2026                     
HVDMY.R.8 { @ HVGB must be fully inside HVDMY except Nch5_LVT_GB
   (HVGB NOT INTERACT NCH5_LVT_G) NOT HVDMY
}
HVDMY.R.9
0 0 4 Jan 13 20:32:47 2026                     
HVDMY.R.9 { @ HVDMY must be butted with (HVGA OR HVGB) except Nch5_LVT_GB
	A = (HVGB NOT INTERACT NCH5_LVT_G) OR HVGA
	A XOR HVDMY
}
HVDMY.R.10
0 0 4 Jan 13 20:32:47 2026                     
HVDMY.R.10 { @ HVDMY must cover the hole of P+ iso ring and P+ iso ring for HVMOS
	PPOD_ISO_H_HVMOS NOT HVDMY
	PPOD_ISO_R_HVMOS NOT HVDMY
}
HVDMY.R.11
0 0 4 Jan 13 20:32:47 2026                     
HVDMY.R.11 { @ ALL HV Device DUMMY layer must be fully inside HVDMY (except HVLOWR layer)
	(ALL_HVDMY OR MACRODMY) NOT HVDMY 
	((ALL_DIO_BJT_HVDMY OR CK3DMY) NOT OUTSIDE HVDMY) NOT HVDMY
}
HVGA.E.1
0 0 3 Jan 13 20:32:47 2026                     
HVGA.E.1 { @ min extension of HVGA beyond P+ pickup-ring for N+PDD Diode >= 2
   ENC DIO_NPDD_P HVGA < HVGA_E_1 ABUT <90 SINGULAR REGION
}
HVGA.E.3
0 0 4 Jan 13 20:32:47 2026                     
HVGA.E.3 { @ min extension of HVGA beyond P+ isolation-ring for HV diode and HV res >= 2
   ENC PPOD_ISO_R_DIO HVGA < HVGA_E_3 ABUT <90 SINGULAR REGION
   ENC PPOD_ISO_R_RES HVGA < HVGA_E_3 ABUT <90 SINGULAR REGION
}
HVGA.S.1
0 0 3 Jan 13 20:32:47 2026                     
HVGA.S.1 { @min space between two HVGA, merge if space is less >= 1
   EXT HVGA < HVGA_S_1 ABUT <90 SINGULAR REGION
}
HVGA.E.4_1
0 0 3 Jan 13 20:32:47 2026                     
HVGA.E.4_1 { @ min extension of HVGA INTERACT to P+ iso ring >=1
	ENC PPOD_ISO_R_A_1 HVGA < HVGA_E_4_1 ABUT < 90 SINGULAR REGION
}
HVGA.E.4_1d5
0 0 3 Jan 13 20:32:47 2026                     
HVGA.E.4_1d5 { @ min extension of HVGA INTERACT to P+ iso ring >=1.5
	ENC PPOD_ISO_R_A_1d5 HVGA < HVGA_E_4_1d5 ABUT < 90 SINGULAR REGION
}
HVGA.E.4_2
0 0 3 Jan 13 20:32:47 2026                     
HVGA.E.4_2 { @ min extension of HVGA INTERACT to P+ iso ring >=2
	ENC PPOD_ISO_R_A_2 HVGA < HVGA_E_4_2 ABUT < 90 SINGULAR REGION
}
HVGA.E.4_2d5
0 0 3 Jan 13 20:32:47 2026                     
HVGA.E.4_2d5 { @ min extension of HVGA INTERACT to P+ iso ring >=2.5
	ENC PPOD_ISO_R_A_2d5 HVGA < HVGA_E_4_2d5 ABUT < 90 SINGULAR REGION
}
HVGA.R.2
0 0 6 Jan 13 20:32:47 2026                     
HVGA.R.2 { @ HVGA must cover the hole of P+ iso ring and P+ iso ring for HVGA MOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HVGA)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HVGA
	B NOT HVGA
}
HVGB.E.1
0 0 4 Jan 13 20:32:47 2026                     
HVGB.E.1 { @ min extension of HVGB beyond P+ iso ring for HV DIODE and HVRES >=3.5
   ENC PPOD_ISO_R_DIO HVGB < HVGB_E_1 ABUT < 90 SINGULAR REGION
   ENC PPOD_ISO_R_RES HVGB < HVGB_E_1 ABUT < 90 SINGULAR REGION
}
HVGB.E.3A
0 0 9 Jan 13 20:32:47 2026                     
HVGB.E.3A { @ min extension of HVGB beyond P+ iso ring for HVBJT >=3.5
	A1 = (((BJT_NWHVPWNBL_C OR BJT_NWHVPWNBL_GB_BGR8_C) OR BJT_NHVPWNBL_C) OR BJT_PBHVNWNBLHVPW_C) OR BJT_NWHVPWNBL_PO_BOUNDARY_C
	A2 = PPOD_ISO_R TOUCH ((HOLES PPOD_ISO_R INNER) ENCLOSE A1)
	A = A2 OR (BJT_PBHVNWPSUB_GB_C OR BJT_PBHVNWPSUB_GB_BGR8_C)
	B = A OR (HOLES A)
	C = SIZE B BY HVGB_E_3A
	D = HVGB INTERACT A
	C NOT D
}
HVGB.E.3B
0 0 6 Jan 13 20:32:47 2026                     
HVGB.E.3B { @ min extension of HVGB beyond P+ iso ring for HVBJT >=2
	A = BJT_PHVNWDPW_C OR (HOLES BJT_PHVNWDPW_C)
	B = SIZE A BY HVGB_E_3B
	C = HVGB INTERACT A
	B NOT C
} 
HVGB.E.2_NLD20G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_NLD20G5_GB { @ min extension of HVGB to P+ iso ring for HVMOS >=2.5
	ENC PPOD_ISO_R_NLD20G5_GB HVGB < HVGB_E_2_NLD20G5_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.2_NA24G3_DEP_GB
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_NA24G3_DEP_GB { @ min extension of HVGB to P+ iso ring for HVMOS >=2.5
	ENC PPOD_ISO_R_NA24G3_DEP_GB HVGB < HVGB_E_2_NA24G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.2_NLD24G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_NLD24G5_GB { @ min extension of HVGB to P+ iso ring for HVMOS >=2.5
	ENC PPOD_ISO_R_NLD24G5_GB HVGB < HVGB_E_2_NLD24G5_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.2_NA45G3_DEP_GB
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_NA45G3_DEP_GB { @ min extension of HVGB to P+ iso ring for HVMOS >=3
	ENC PPOD_ISO_R_NA45G3_DEP_GB HVGB < HVGB_E_2_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.2_NA45G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_NA45G5_GB { @ min extension of HVGB to P+ iso ring for HVMOS >=3
	ENC PPOD_ISO_R_NA45G5_GB HVGB < HVGB_E_2_NA45G5_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.2_NLD36G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_NLD36G5_GB { @ min extension of HVGB to P+ iso ring for HVMOS >=3
	ENC PPOD_ISO_R_NLD36G5_GB HVGB < HVGB_E_2_NLD36G5_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.2_NLD45G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_NLD45G5_GB { @ min extension of HVGB to P+ iso ring for HVMOS >=3
	ENC PPOD_ISO_R_NLD45G5_GB HVGB < HVGB_E_2_NLD45G5_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.2_NLD55G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_NLD55G5_GB { @ min extension of HVGB to P+ iso ring for HVMOS >=3.5
	ENC PPOD_ISO_R_NLD55G5_GB HVGB < HVGB_E_2_NLD55G5_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.2_NLD65G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_NLD65G5_GB { @ min extension of HVGB to P+ iso ring for HVMOS >=3.5
	ENC PPOD_ISO_R_NLD65G5_GB HVGB < HVGB_E_2_NLD65G5_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.2_NA65G3_DEP_GB
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_NA65G3_DEP_GB { @ min extension of HVGB to P+ iso ring for HVMOS >=3.5
	ENC PPOD_ISO_R_NA65G3_DEP_GB HVGB < HVGB_E_2_NA65G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.2_NA70G5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_NA70G5_GB { @ min extension of HVGB to P+ iso ring for HVMOS >=3.5
	ENC PPOD_ISO_R_NA70G5_GB HVGB < HVGB_E_2_NA70G5_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.2_NSW50BVG5_GB
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_NSW50BVG5_GB { @ min extension of HVGB to P+ iso ring for HVMOS >=3
	ENC PPOD_ISO_R_NSW50BVG5_GB HVGB < HVGB_E_2_NSW50BVG5_GB ABUT < 90 SINGULAR REGION
}
HVGB.E.2_PA20G5
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_PA20G5 { @ min extension of HVGB to P+ iso ring for HVMOS >=2.5
	ENC PPOD_ISO_R_PA20G5 HVGB < HVGB_E_2_PA20G5 ABUT < 90 SINGULAR REGION
}
HVGB.E.2_PA36G5
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_PA36G5 { @ min extension of HVGB to P+ iso ring for HVMOS >=2.5
	ENC PPOD_ISO_R_PA36G5 HVGB < HVGB_E_2_PA36G5 ABUT < 90 SINGULAR REGION
}
HVGB.E.2_PA45G5
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_PA45G5 { @ min extension of HVGB to P+ iso ring for HVMOS >=3
	ENC PPOD_ISO_R_PA45G5 HVGB < HVGB_E_2_PA45G5 ABUT < 90 SINGULAR REGION
}
HVGB.E.2_PA55G5
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_PA55G5 { @ min extension of HVGB to P+ iso ring for HVMOS >=3.5
	ENC PPOD_ISO_R_PA55G5 HVGB < HVGB_E_2_PA55G5 ABUT < 90 SINGULAR REGION
}
HVGB.E.2_PA70G5
0 0 3 Jan 13 20:32:47 2026                     
HVGB.E.2_PA70G5 { @ min extension of HVGB to P+ iso ring for HVMOS >=3.5
	ENC PPOD_ISO_R_PA70G5 HVGB < HVGB_E_2_PA70G5 ABUT < 90 SINGULAR REGION
}
HVGB.R.2
0 0 6 Jan 13 20:32:47 2026                     
HVGB.R.2 { @ HVGA must cover the hole of P+ iso ring and P+ iso ring for HVGB MOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HVGB)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HVGB
	B NOT HVGB
}
HV5DMY.R.2
0 0 6 Jan 13 20:32:47 2026                     
HV5DMY.R.2 { @ HV5DMY must cover the hole of P+ iso ring and P+ iso ring for HV5DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV5DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV5DMY
	B NOT HV5DMY
}
HV6DMY.R.2
0 0 6 Jan 13 20:32:47 2026                     
HV6DMY.R.2 { @ HV6DMY must cover the hole of P+ iso ring and P+ iso ring for HV6DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV6DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV6DMY
	B NOT HV6DMY
}
HV7DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HV7DMY.R.2 { @ HV7DMY must cover the hole of P+ iso ring and P+ iso ring for HV7DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV7DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV7DMY
	B NOT HV7DMY
}
HV8DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HV8DMY.R.2 { @ HV8DMY must cover the hole of P+ iso ring and P+ iso ring for HV8DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV8DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV8DMY
	B NOT HV8DMY
}
HV12DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HV12DMY.R.2 { @ HV12DMY must cover the hole of P+ iso ring and P+ iso ring for HV12DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV12DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV12DMY
	B NOT HV12DMY
}
HV16DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HV16DMY.R.2 { @ HV16DMY must cover the hole of P+ iso ring and P+ iso ring for HV16DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV16DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV16DMY
	B NOT HV16DMY
}
HV20DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HV20DMY.R.2 { @ HV20DMY must cover the hole of P+ iso ring and P+ iso ring for HV20DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV20DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV20DMY
	B NOT HV20DMY
}
HV24DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HV24DMY.R.2 { @ HV24DMY must cover the hole of P+ iso ring and P+ iso ring for HV24DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV24DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV24DMY
	B NOT HV24DMY
}
HV29DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HV29DMY.R.2 { @ HV29DMY must cover the hole of P+ iso ring and P+ iso ring for HV29DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV29DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV29DMY
	B NOT HV29DMY
}
HV36DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HV36DMY.R.2 { @ HV36DMY must cover the hole of P+ iso ring and P+ iso ring for HV36DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV36DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV36DMY
	B NOT HV36DMY
}
HV45DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HV45DMY.R.2 { @ HV45DMY must cover the hole of P+ iso ring and P+ iso ring for HV45DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV45DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV45DMY
	B NOT HV45DMY
}
HV55DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HV55DMY.R.2 { @ HV55DMY must cover the hole of P+ iso ring and P+ iso ring for HV55DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV55DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV55DMY
	B NOT HV55DMY
}
HV65DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HV65DMY.R.2 { @ HV65DMY must cover the hole of P+ iso ring and P+ iso ring for HV65DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV65DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV65DMY
	B NOT HV65DMY
}
HV70DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HV70DMY.R.2 { @ HV70DMY must cover the hole of P+ iso ring and P+ iso ring for HV70DMY HVMOS
	A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HV70DMY)
	B = PPOD_ISO_R_HVMOS TOUCH A
	A NOT HV70DMY
	B NOT HV70DMY
}
HVDIO.R.1
0 0 9 Jan 13 20:32:48 2026                     
HVDIO.R.1 { @ (DIODMY OVERLAP DIO3TDMY) or (DIODMY OVERLAP DIO4TDMY) or (DIODMY OVERLAP SBD3TDMY) OR (DIO3TDMY OVERLAP DIO4TDMY) 
            @ (DIO3TDMY OVERLAP SBD3TDMY) OR (DIO4TDMY OVERLAP SBD3TDMY) is not allowed for HV DIODE 
   DIODUMMY AND DIO3TDMY
   DIODUMMY AND DIO4TDMY
   DIODUMMY AND SBD3TDMY
   DIO3TDMY AND DIO4TDMY
   DIO3TDMY AND SBD3TDMY 
   DIO4TDMY AND SBD3TDMY
}
HVDIO.R.6
0 0 3 Jan 13 20:32:48 2026                     
HVDIO.R.6 { @ 36V SBD GB cannot share one N+ pickup ring
  NPOD_PICK_R_DIO_SBD_36V INTERACT NPOD_PICK_H_DIO_SBD_36V > 1
}
HVG2DMY.S.1
0 0 3 Jan 13 20:32:48 2026                     
HVG2DMY.S.1 { @ Min space between two HVGA >= 1 um
   EXT HVG2DMY < HVG2DMY_S_1 ABUT < 90 SINGULAR REGION
}
HVG2DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HVG2DMY.R.2 { @ HVG2DMY must cover the hole of the P+ iso ring and P+ iso ring for 1.8V gate HVMOS
   A = PPOD_ISO_H_HVMOS INTERACT (HVGATE AND HVG2DMY)
   B = PPOD_ISO_R_HVMOS TOUCH A
   A NOT HVG2DMY
   B NOT HVG2DMY
}
HVG2DMY.E.1_NLD12G2_FULLY_ISO
0 0 3 Jan 13 20:32:48 2026                     
HVG2DMY.E.1_NLD12G2_FULLY_ISO { @ Min extension of HVG2DMY beyond P+ isolation ring for NLD12G2_FULLY_ISO >= 1.5 um
  ENC PPOD_ISO_R_NLD12G2_FULLY_ISO HVG2DMY < HVG2DMY_E_1_NLD12G2_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVG2DMY.E.1_NA12G2_FULLY_ISO
0 0 3 Jan 13 20:32:48 2026                     
HVG2DMY.E.1_NA12G2_FULLY_ISO { @ Min extension of HVG2DMY beyond P+ isolation ring for NA12G2_FULLY_ISO >= 1.5 um
  ENC PPOD_ISO_R_NA12G2_FULLY_ISO HVG2DMY < HVG2DMY_E_1_NA12G2_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVG2DMY.E.1_NLD5G2_FULLY_ISO
0 0 3 Jan 13 20:32:48 2026                     
HVG2DMY.E.1_NLD5G2_FULLY_ISO { @ Min extension of HVG2DMY beyond P+ isolation ring for NLD5G2_FULLY_ISO >= 1 um
  ENC PPOD_ISO_R_NLD5G2_FULLY_ISO HVG2DMY < HVG2DMY_E_1_NLD5G2_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVG2DMY.E.1_PLD12G2A_BL
0 0 3 Jan 13 20:32:48 2026                     
HVG2DMY.E.1_PLD12G2A_BL { @ Min extension of HVG2DMY beyond P+ isolation ring for PLD12G2A_BL >= 1.5 um
  ENC PPOD_ISO_R_PLD12G2A_BL HVG2DMY < HVG2DMY_E_1_PLD12G2A_BL ABUT < 90 SINGULAR REGION
}
HVG2DMY.E.1_PA12G2A_BL
0 0 3 Jan 13 20:32:48 2026                     
HVG2DMY.E.1_PA12G2A_BL { @ Min extension of HVG2DMY beyond P+ isolation ring for PA12G2A_BL >= 1.5 um
  ENC PPOD_ISO_R_PA12G2A_BL HVG2DMY < HVG2DMY_E_1_PA12G2A_BL ABUT < 90 SINGULAR REGION
}
HVG2DMY.E.1_PLD5G2A_BL
0 0 3 Jan 13 20:32:48 2026                     
HVG2DMY.E.1_PLD5G2A_BL { @ Min extension of HVG2DMY beyond P+ isolation ring for PLD5G2A_BL >= 1 um
  ENC PPOD_ISO_R_PLD5G2A_BL HVG2DMY < HVG2DMY_E_1_PLD5G2A_BL ABUT < 90 SINGULAR REGION
}
SH_P.W.1
0 0 3 Jan 13 20:32:48 2026                     
SH_P.W.1 { @ Minimum width of a SH_P region >= 0.6 um
	INT SH_P < SH_P_W_1 ABUT < 90 SINGULAR REGION
}
SH_P.R.1
0 0 3 Jan 13 20:32:48 2026                     
SH_P.R.1 { @ SH_P must be fully inside HV
     SH_P NOT HVDMY
}
SH_P.S.1
0 0 3 Jan 13 20:32:48 2026                     
SH_P.S.1 { @ Minimum space between two SH_P region >= 0.6 um
    EXT SH_P < SH_P_S_1 ABUT < 90 SINGULAR REGION
}
SH_P.C.1A
0 0 7 Jan 13 20:32:48 2026                     
SH_P.C.1A { @ min clearance from SH_P to N+ pickup-ring == 1
    A =  (NPOD_PICK_R_DIO_ZENER OR NPOD_PICK_R_DIO_ZENER_NBL) OR NPOD_PICK_R_DIO_ZENER_PB2_NBL
    B = SH_P INTERACT ((DIO_ZENER_M OR DIO_ZENER_NBL_M) OR DIO_ZENER_PB2_NBL_M)
    C = SIZE B BY SH_P_C_1A
	D = HOLES A INNER
    D XOR C
}
SH_P.C.1B
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.1B { @ min and max clearance from SH_P to N+ pickup-ring == 1.5
	A = SH_P INTERACT RSHP
	B = SIZE A BY SH_P_C_1B
	C = HOLES NPOD_PICK_R_RSHP INNER
	B XOR C
}
SH_P.C.1C
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.1C { @ min and max clearance from SH_P to N+ pickup-ring == 6.5
	A = SH_P INTERACT DIO_ZENER_GB_M
	B = SIZE A BY SH_P_C_1C
	C = HOLES NPOD_PICK_R_DIO_ZENER_GB INNER
	B XOR C
}
SH_P.C.2
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.2 { @ min clearance from SH_P to  N+OD ring in channel width direction for 6V HVPMOS >= 1
    A = PA6G5_SA_BL_GATE OR PA6G5_DE_BL_GATE
    B = SH_P INTERACT A
	C = B NOT TOUCH EDGE (B INSIDE EDGE OD)
    EXT NPOD_PICK_R_PMOS C < SH_P_C_2 ABUT <90 REGION
}
SH_P.C.4_PLD5G2A_BL
0 0 5 Jan 13 20:32:48 2026                     
SH_P.C.4_PLD5G2A_BL { @ min clearance from SH_P to  N+OD ring in channel width direction for 6V HVPMOS >= 1.5
    A = SH_P INTERACT PLD5G2A_BL_GATE
	B = A NOT TOUCH EDGE (A INSIDE EDGE OD)
    EXT NPOD_PICK_R_PMOS B < SH_P_C_4_PLD5G2A_BL ABUT <90 REGION
}
SH_P.C.3_ISO
0 0 7 Jan 13 20:32:48 2026                     
SH_P.C.3_ISO { @ min and max clearance from SH_P to HVNW in channel length direction == 0
    A = HVNW INTERACT HVGATE_ISO
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B INTERACT OD
    D = A TOUCH OUTSIDE EDGE C  
    D NOT TOUCH OUTSIDE EDGE SH_P
}
SH_P.C.3_NLD20G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NLD20G5_GB { @ min and max clearance from SH_P to HVNW in channel length direction == 0.1
	A = SH_P INTERACT NLD20G5_GB_CH
	B = SIZE A BY SH_P_C_3_NLD20G5_GB
	C = B TOUCH EDGE (B INSIDE EDGE NLD20G5_GB_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NA24G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NA24G3_DEP_GB { @ min and max clearance from SH_P to HVNW in channel length direction == 0
	A = SH_P INTERACT NA24G3_DEP_GB_CH
	B = SIZE A BY SH_P_C_3_NA24G3_DEP_GB
	C = B TOUCH EDGE (B INSIDE EDGE NA24G3_DEP_GB_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NLD24G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NLD24G5_GB { @ min and max clearance from SH_P to HVNW in channel length direction == 0.1
	A = SH_P INTERACT NLD24G5_GB_CH
	B = SIZE A BY SH_P_C_3_NLD24G5_GB
	C = B TOUCH EDGE (B INSIDE EDGE NLD24G5_GB_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NA45G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NA45G3_DEP_GB { @ min and max clearance from SH_P to HVNW in channel length direction == 0
	A = SH_P INTERACT NA45G3_DEP_GB_CH
	B = SIZE A BY SH_P_C_3_NA45G3_DEP_GB
	C = B TOUCH EDGE (B INSIDE EDGE NA45G3_DEP_GB_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NA45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NA45G5_GB { @ min and max clearance from SH_P to HVNW in channel length direction == 0
	A = SH_P INTERACT NA45G5_GB_CH
	B = SIZE A BY SH_P_C_3_NA45G5_GB
	C = B TOUCH EDGE (B INSIDE EDGE NA45G5_GB_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NLD36G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NLD36G5_GB { @ min and max clearance from SH_P to HVNW in channel length direction == 0
	A = SH_P INTERACT NLD36G5_GB_CH
	B = SIZE A BY SH_P_C_3_NLD36G5_GB
	C = B TOUCH EDGE (B INSIDE EDGE NLD36G5_GB_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NLD45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NLD45G5_GB { @ min and max clearance from SH_P to HVNW in channel length direction == 0
	A = SH_P INTERACT NLD45G5_GB_CH
	B = SIZE A BY SH_P_C_3_NLD45G5_GB
	C = B TOUCH EDGE (B INSIDE EDGE NLD45G5_GB_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NLD55G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NLD55G5_GB { @ min and max clearance from SH_P to HVNW in channel length direction == 0
	A = SH_P INTERACT NLD55G5_GB_CH
	B = SIZE A BY SH_P_C_3_NLD55G5_GB
	C = B TOUCH EDGE (B INSIDE EDGE NLD55G5_GB_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NLD65G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NLD65G5_GB { @ min and max clearance from SH_P to HVNW in channel length direction == 0
	A = SH_P INTERACT NLD65G5_GB_CH
	B = SIZE A BY SH_P_C_3_NLD65G5_GB
	C = B TOUCH EDGE (B INSIDE EDGE NLD65G5_GB_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NA65G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NA65G3_DEP_GB { @ min and max clearance from SH_P to HVNW in channel length direction == 0
	A = SH_P INTERACT NA65G3_DEP_GB_CH
	B = SIZE A BY SH_P_C_3_NA65G3_DEP_GB
	C = B TOUCH EDGE (B INSIDE EDGE NA65G3_DEP_GB_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NA70G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NA70G5_GB { @ min and max clearance from SH_P to HVNW in channel length direction == 0
	A = SH_P INTERACT NA70G5_GB_CH
	B = SIZE A BY SH_P_C_3_NA70G5_GB
	C = B TOUCH EDGE (B INSIDE EDGE NA70G5_GB_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NSW50BVG5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NSW50BVG5_GB { @ min and max clearance from SH_P to HVNW in channel length direction == 0
	A = SH_P INTERACT NSW50BVG5_GB_CH
	B = SIZE A BY SH_P_C_3_NSW50BVG5_GB
	C = B TOUCH EDGE (B INSIDE EDGE NSW50BVG5_GB_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NA29G5A
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NA29G5A { @ min and max clearance from SH_P to HVNW in channel length direction == 0.3
	A = SH_P INTERACT NA29G5A_CH
	B = SIZE A BY SH_P_C_3_NA29G5A
	C = B TOUCH EDGE (B INSIDE EDGE NA29G5A_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NDA29G3
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NDA29G3 { @ min and max clearance from SH_P to HVNW in channel length direction == 0.5
	A = SH_P INTERACT NDA29G3_CH
	B = SIZE A BY SH_P_C_3_NDA29G3
	C = B TOUCH EDGE (B INSIDE EDGE NDA29G3_CH)
	C NOT TOUCH EDGE HVNW
}
SH_P.C.3_NLD36G5_GA
0 0 6 Jan 13 20:32:48 2026                     
SH_P.C.3_NLD36G5_GA{ @ min and max clearance from SH_P to HVNW in channel length direction == 0
   A = SH_P INTERACT NLD36G5_GA_CH
   B = SIZE A BY SH_P_C_3_NLD36G5_GA
   C = B TOUCH EDGE (B INSIDE EDGE NLD36G5_GA_CH)
   C NOT TOUCH EDGE HVNW
}
SH_P.E.6A
0 0 9 Jan 13 20:32:48 2026                     
SH_P.E.6A { @ min and max extension of SH_P beyond drain OD in channel width direction == 0.5
    A = PA6G5_SA_BL_GATE OR PA6G5_DE_BL_GATE
    B = SH_P INTERACT A 
    C = EXPAND EDGE B OUTSIDE BY GRID
    D = C NOT INTERACT A
    E = SH_P TOUCH EDGE D
    F = EXPAND EDGE E INSIDE BY SH_P_E_6
    F NOT TOUCH OD 
}
SH_P.E.6B
0 0 7 Jan 13 20:32:48 2026                     
SH_P.E.6B { @ min and max extension of SH_P beyond drain OD in channel width direction == 0.5
    A = ALL_HVPMOS_OD1 INTERACT (HVPGATE AND HVGB)
    B = SH_P INTERACT A 
    C = B NOT TOUCH EDGE (B INSIDE EDGE ALL_HVPMOS_OD1)
    D = EXPAND EDGE C INSIDE BY SH_P_E_6
    D NOT TOUCH OD 
}
SH_P.E.8_PLD5G2A_BL
0 0 8 Jan 13 20:32:48 2026                     
SH_P.E.8_PLD5G2A_BL { @ Min and Max extension of SH_P beyond Drain OD in channel width direction == 0.5
    A = SH_P INTERACT PLD5G2A_BL_GATE
    B = EXPAND EDGE A OUTSIDE BY GRID
	C = B NOT INTERACT PLD5G2A_BL_GATE
	D = SH_P TOUCH EDGE C
    E = EXPAND EDGE D INSIDE BY SH_P_E_8_PLD5G2A_BL EXTEND BY -SH_P_E_8_PLD5G2A_BL
    E NOT TOUCH OD
}
SH_P.E.7
0 0 8 Jan 13 20:32:48 2026                     
SH_P.E.7 { @ min and max extension of DPW beyond SH_P ==0
	A = SH_P INSIDE DIO_SBD_36V_M
	B = EXPAND EDGE SHP_Merge_SBD_36 OUTSIDE BY GRID
	C = B INTERACT A == 4
	D = A NOT INTERACT C
	E = DPW INTERACT A
	D XOR E
}
SH_P.E.9
0 0 7 Jan 13 20:32:48 2026                     
SH_P.E.9 { @ min and max extension of SH_P beyond Anode OD for HV diode == 0.5
	A1 = SH_P INTERACT HVDIO_M
	A = A1 NOT (SH_P INTERACT ((DIO_SBD_16V_M OR DIO_SBD_30V_M) OR DIO_SBD_36V_M))
	B = (HVDIO_M NOT ((DIO_SBD_16V_M OR DIO_SBD_30V_M) OR DIO_SBD_36V_M)) INTERACT SH_P
	C =SIZE B BY SH_P_E_9
	C XOR A
}
SH_P.E.10_MOS
0 0 12 Jan 13 20:32:48 2026                    
SH_P.E.10_MOS { @ min and max extension of SH_P beyond OD ==0.5
    A = ((((((NA7G5_MR_NBL_GATE OR NA6G5_NBL_GATE) OR NDA6G3_GATE) OR NA29G5A_GATE) OR NDA20G3_GATE) OR NDA29G3_GATE) OR NA12G5_MR_NBL_GATE) OR (HVNGATE INTERACT HVGB) 
    B = SH_P INTERACT A
    C = EXPAND EDGE B OUTSIDE BY GRID
    D = C NOT INTERACT OD
    B INTERACT D < 2
    E = B TOUCH OUTSIDE EDGE D
    F = EXPAND EDGE E INSIDE BY SH_P_E_10
    F NOT TOUCH NPOD
    F NOT TOUCH PPOD
    F TOUCH NPOD < 2
}
SH_P.E.10_RES
0 0 6 Jan 13 20:32:48 2026                     
SH_P.E.10_RES { @ min and max extension of SH_P beyond OD ==0.5
    A = OD INTERACT RSHP
    B = (SIZE A BY SH_P_E_10) NOT RW4TDMY 
    C = RSHP NOT RW4TDMY
    B XOR C
}
SH_P.E.11
0 0 18 Jan 13 20:32:48 2026                    
SH_P.E.11 { @ min and max extension of SH_P beyond P+ iso ring ==0.5
	A1 = PPOD_ISO_H AND (HV45ISO OR HV70ISO)
	X = PPOD_ISO_H INTERACT (((BJT_PBHVNWPSUB_GB_E OR BJT_PHVNWDPW_E) OR DIO_NHVPW_M) OR BJT_PBHVNWPSUB_GB_BGR8_E)
	X1 = PPOD_ISO_R INTERACT (((BJT_PBHVNWPSUB_GB_C OR BJT_PHVNWDPW_C) OR DIO_NHVPW_P) OR BJT_PBHVNWPSUB_GB_BGR8_C)
	ISO_H_CHECK = (PPOD_ISO_H_GB OR A1) NOT X
	ISO_R_CHECK = ((PPOD_ISO_R_GB OR (PPOD_ISO_R_70V AND HVGB)) OR (PPOD_ISO_R_45V AND HVGB)) NOT X1
	A = SIZE ISO_H_CHECK BY -SH_P_E_11
	B = SH_P INTERACT ISO_R_CHECK
	C = HOLES B INNER
	A XOR C
	ENC ISO_R_CHECK SH_P < SH_P_E_11 ABUT < 90 SINGULAR REGION
	D = B NOT ISO_R_CHECK
	SIZE D BY SH_P_E_11/2 UNDEROVER
	E = SH_P INSIDE EDGE ISO_R_CHECK
	F = B AND (PPOD_ISO_H NOT ISO_H_CHECK)
	G = SH_P TOUCH EDGE F
	E NOT TOUCH EDGE G
}
SH_P.E.12
0 0 6 Jan 13 20:32:48 2026                     
SH_P.E.12 { @ min and max extension of SH_P beyond Anode OD for 16V 30V 36V SBD == 0.4
    A = SH_P INTERACT (DIO_SBD_16V_M OR SBD_M_GB)
    B = (HOLES A ) OR A
    C = SIZE (DIO_SBD_16V_M OR SBD_M_GB) BY SH_P_E_12
    B XOR C
}
SH_P.E.13_3d0
0 0 7 Jan 13 20:32:48 2026                     
SH_P.E.13_3d0 { @ min extension of HVNW to SH_P for NA6G5_NBL and NDA6G5 and NDA20G3 >= 3
    A = SH_P INTERACT ((NA6G5_NBL_GATE OR NDA6G3_GATE) OR NDA20G3_GATE)
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B NOT INTERACT OD
    D = SH_P TOUCH OUTSIDE EDGE C
    ENC D HVNW < SH_P_E_13_3d0 ABUT <90  REGION     	
}
SH_P.E.13_2d0
0 0 7 Jan 13 20:32:48 2026                     
SH_P.E.13_2d0 { @ min extension of HVNW to SH_P for NA7G5_NBL_MR and NA12G5_NBL_MR >= 2
    A = SH_P INTERACT (NA7G5_MR_NBL_GATE OR NA12G5_MR_NBL_GATE)
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B NOT INTERACT OD
    D = SH_P TOUCH OUTSIDE EDGE C
    ENC D HVNW < SH_P_E_13_2d0 ABUT <90  REGION     	
}
SH_P.E.15
0 0 6 Jan 13 20:32:48 2026                     
SH_P.E.15 { @ min and max extension of SH_P beyond OD INTERACT RWDMY for SH_P in HVNW resistor GB == 0.5
	A = OD INTERACT RSHP_GB
	B = A NOT TOUCH EDGE RW4TDMY
	C = EXPAND EDGE B OUTSIDE BY SH_P_E_15
	C NOT TOUCH (HVNW NOT SH_P)
}
SH_P.E.16
0 0 4 Jan 13 20:32:48 2026                     
SH_P.E.16 { @ min and max extension of channel OD beyond SH_P in channel length direction ==1
	A = EXPAND EDGE NDA20G3_region2 INSIDE BY SH_P_E_16
	A NOT TOUCH SH_P
}
SH_P.E.10_NSW28BVG5_GA_NBT_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
SH_P.E.10_NSW28BVG5_GA_NBT_FULLY_ISO { @ Min and max extension of SH_P beyond {(Channel OD OR Bulk OD)} for HVMOS == 1
    A1 = SH_P INSIDE EDGE NSW28BVG5_GA_NBT_FULLY_ISO_CH 
	A2 = (SH_P INTERACT NSW28BVG5_GA_NBT_FULLY_ISO_GATE) NOT TOUCH EDGE A1
	A = EXPAND EDGE A2 INSIDE BY SH_P_E_10_NSW28BVG5_GA_NBT_FULLY_ISO
	A NOT TOUCH OD
}
SH_P.O.3
0 0 6 Jan 13 20:32:48 2026                     
SH_P.O.3 { @ min and max overlap of SH_P and Anode OD == 0.4
    A = SH_P INTERACT (DIO_SBD_16V_M OR SBD_M_GB)
    B = HOLES A
    C = SIZE B BY SH_P_O_3
    C XOR (DIO_SBD_16V_M OR SBD_M_GB)  
}
SH_P.O.4_NSW28BVG5_GA_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
SH_P.O.4_NSW28BVG5_GA_FULLY_ISO { @ Minimum and maximum overlap of SH_P and PO inside channel OD of NSW28BVG5_GA_FULLY_ISO == 0.03 um
    X = HVSHP AND NSW28BVG5_GA_FULLY_ISO_GATE
    INT HVSHP NSW28BVG5_GA_FULLY_ISO_GATE < SH_P_O_4_NSW28BVG5_GA_FULLY_ISO ABUT <90 SINGULAR REGION
    SIZE X BY SH_P_O_4_NSW28BVG5_GA_FULLY_ISO/2 UNDEROVER
}
SH_P.O.4_NSW40BVG5_GA_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
SH_P.O.4_NSW40BVG5_GA_FULLY_ISO { @ Minimum and maximum overlap of SH_P and PO inside channel OD of NSW40BVG5_GA_FULLY_ISO == 0.03 um
    X = HVSHP AND NSW40BVG5_GA_FULLY_ISO_GATE
    INT HVSHP NSW40BVG5_GA_FULLY_ISO_GATE < SH_P_O_4_NSW40BVG5_GA_FULLY_ISO ABUT <90 SINGULAR REGION
    SIZE X BY SH_P_O_4_NSW40BVG5_GA_FULLY_ISO/2 UNDEROVER
}
SH_P.O.4_NLD12G5_HP_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
SH_P.O.4_NLD12G5_HP_FULLY_ISO { @ Minimum and maximum overlap of SH_P and PO inside channel OD of NLD12G5_HP_FULLY_ISO == 0.03 um
    X = HVSHP AND NLD12G5_HP_FULLY_ISO_GATE
    INT HVSHP NLD12G5_HP_FULLY_ISO_GATE < SH_P_O_4_NLD12G5_HP_FULLY_ISO ABUT <90 SINGULAR REGION
    SIZE X BY SH_P_O_4_NLD12G5_HP_FULLY_ISO/2 UNDEROVER
}
SH_P.O.4_NLD36G5_GA
0 0 5 Jan 13 20:32:48 2026                     
SH_P.O.4_NLD36G5_GA { @ Minimum and maximum overlap of SH_P and PO inside channel OD of NLD36G5_GA == 0.1 um
    X = HVSHP AND NLD36G5_GA_GATE
    INT HVSHP NLD36G5_GA_GATE < SH_P_O_4_NLD36G5_GA ABUT <90 SINGULAR REGION
    SIZE X BY SH_P_O_4_NLD36G5_GA/2 UNDEROVER
}
SH_P.O.4_NLD12G2_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
SH_P.O.4_NLD12G2_FULLY_ISO { @ Minimum and maximum overlap of SH_P and PO inside channel OD of NLD12G2_FULLY_ISO == 0.03 um
    X = HVSHP AND NLD12G2_FULLY_ISO_GATE
    INT HVSHP NLD12G2_FULLY_ISO_GATE < SH_P_O_4_NLD12G2_FULLY_ISO ABUT <90 SINGULAR REGION
    SIZE X BY SH_P_O_4_NLD12G2_FULLY_ISO/2 UNDEROVER
}
SH_P.O.4_NLD5G2_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
SH_P.O.4_NLD5G2_FULLY_ISO { @ Minimum and maximum overlap of SH_P and PO inside channel OD of NLD5G2_FULLY_ISO == 0.03 um
    X = HVSHP AND NLD5G2_FULLY_ISO_GATE
    INT HVSHP NLD5G2_FULLY_ISO_GATE < SH_P_O_4_NLD5G2_FULLY_ISO ABUT <90 SINGULAR REGION
    SIZE X BY SH_P_O_4_NLD5G2_FULLY_ISO/2 UNDEROVER
}
SH_P.O.5_PLD5G2A_BL
0 0 5 Jan 13 20:32:48 2026                     
SH_P.O.5_PLD5G2A_BL { @ Minimum and maximum overlap of SH_P and PO inside channel OD of PLD5G2A_BL == 0.3 um
    X = HVSHP AND PLD5G2A_BL_GATE
    INT HVSHP PLD5G2A_BL_GATE < SH_P_O_5_PLD5G2A_BL ABUT <90 SINGULAR REGION
    SIZE X BY SH_P_O_5_PLD5G2A_BL/2 UNDEROVER
}
SH_P.W.2_16V_SBD
0 0 4 Jan 13 20:32:48 2026                     
SH_P.W.2_16V_SBD { @min and max width of a SH_P square for 16V SBD diode == 0.6
    A = (SH_P INTERACT DIO_SBD_16V_M) NOT INTERACT RPO
    NOT RECTANGLE A == SH_P_W_2 BY == SH_P_W_2 ORTHOGONAL ONLY
}
SH_P.W.2_3_30V_SBD
0 0 4 Jan 13 20:32:48 2026                     
SH_P.W.2_3_30V_SBD { @ min and max width of a SH_P square for 30V SBD diode == 1.05 X SH_P_W_3_30V_SBD
	A = SH_P INSIDE DIO_SBD_30V_M
	NOT RECTANGLE A == SH_P_W_2_30V_SBD BY == SH_P_W_3_30V_SBD ORTHOGONAL ONLY
}
SH_P.W.2_3_36V_SBD
0 0 4 Jan 13 20:32:48 2026                     
SH_P.W.2_3_36V_SBD { @ min and max width of a SH_P square for 36V SBD diode == 1.05 X SH_P_W_3_36V_SBD
	A = SH_P INSIDE DIO_SBD_36V_M
	NOT RECTANGLE A == SH_P_W_2_36V_SBD BY == SH_P_W_3_36V_SBD ORTHOGONAL ONLY
}
SH_P.W.4
0 0 7 Jan 13 20:32:48 2026                     
SH_P.W.4 { @ min and max width of SH_P on sti for 30V and 36V SBD diode == 0.6
	A = DONUT (SH_P NOT INTERACT OD)
	B = (HOLES A INNER) INTERACT (DIO_SBD_30V_M OR DIO_SBD_36V_M)
	C = A TOUCH B
	INT C < SH_P_W_4 ABUT < 90 SINGULAR REGION
	SIZE C BY SH_P_W_4/2 UNDEROVER
}
SH_P.S.2_PA6G5_SA_BL
0 0 4 Jan 13 20:32:48 2026                     
SH_P.S.2_PA6G5_SA_BL { @ min and max space between SH_P and SH_N == 0
    A = SH_P INTERACT PA6G5_SA_BL_GATE
    A NOT TOUCH HVSHN  
}   
SH_P.S.2_PA6G5_DE_BL
0 0 4 Jan 13 20:32:48 2026                     
SH_P.S.2_PA6G5_DE_BL { @ min and max space between SH_P and SH_N == 0
    A = SH_P INTERACT PA6G5_DE_BL_GATE
    A NOT TOUCH HVSHN
}
SH_P.S.2_NA6G5_NBL
0 0 8 Jan 13 20:32:48 2026                     
SH_P.S.2_NA6G5_NBL { @ min and max space between SH_P and SH_N == 0.4
    A = SH_P INTERACT NA6G5_NBL_GATE
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B INTERACT HVGATE
    D = SH_P TOUCH OUTSIDE EDGE C
    E = EXPAND EDGE D OUTSIDE BY SH_P_S_2_NA6G5_NBL
    E NOT TOUCH HVSHN  
}
SH_P.S.2_NDA6G3
0 0 8 Jan 13 20:32:48 2026                     
SH_P.S.2_NDA6G3 { @ min and max space between SH_P and SH_N == 0.8
    A = SH_P INTERACT NDA6G3_GATE
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B INTERACT HVGATE
    D = SH_P TOUCH OUTSIDE EDGE C
    E = EXPAND EDGE D OUTSIDE BY SH_P_S_2_NDA6G3
    E NOT TOUCH HVSHN  
}
SH_P.C.6
0 0 7 Jan 13 20:32:48 2026                     
SH_P.C.6 { @ min and max clearance from SH_P to P+ bulkring == 0
    A = SH_P INTERACT ((HVMOS_OD_ISO OR NLD36G5_GA_CH) NOT NSW28BVG5_GA_NBT_FULLY_ISO_CH)
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B NOT INTERACT HVGATE
    D = SH_P TOUCH OUTSIDE EDGE C
    D NOT TOUCH OUTSIDE EDGE (PPOD_BULK_R OR PPOD_ISO_R_NLD36G5_GA)
}
SH_P.C.7_PA20G5
0 0 5 Jan 13 20:32:48 2026                     
SH_P.C.7_PA20G5 { @ min and max clearance from SH_P to HVNW in channel width direction == 1.5
	A = (SH_P INTERACT PA20G5_OD) NOT TOUCH EDGE (SH_P INSIDE EDGE PA20G5_OD)
	B = EXPAND EDGE A OUTSIDE BY SH_P_C_7_PA20G5
	B NOT TOUCH HVNW
}
SH_P.C.7_PA36G5
0 0 5 Jan 13 20:32:48 2026                     
SH_P.C.7_PA36G5 { @ min and max clearance from SH_P to HVNW in channel width direction == 1.5
	A = (SH_P INTERACT PA36G5_OD) NOT TOUCH EDGE (SH_P INSIDE EDGE PA36G5_OD)
	B = EXPAND EDGE A OUTSIDE BY SH_P_C_7_PA36G5
	B NOT TOUCH HVNW
}
SH_P.C.7_PA45G5
0 0 5 Jan 13 20:32:48 2026                     
SH_P.C.7_PA45G5 { @ min and max clearance from SH_P to HVNW in channel width direction == 2
	A = (SH_P INTERACT PA45G5_OD) NOT TOUCH EDGE (SH_P INSIDE EDGE PA45G5_OD)
	B = EXPAND EDGE A OUTSIDE BY SH_P_C_7_PA45G5
	B NOT TOUCH HVNW
}
SH_P.C.7_PA55G5
0 0 5 Jan 13 20:32:48 2026                     
SH_P.C.7_PA55G5 { @ min and max clearance from SH_P to HVNW in channel width direction == 2.5
	A = (SH_P INTERACT PA55G5_OD) NOT TOUCH EDGE (SH_P INSIDE EDGE PA55G5_OD)
	B = EXPAND EDGE A OUTSIDE BY SH_P_C_7_PA55G5
	B NOT TOUCH HVNW
}
SH_P.C.7_PA70G5
0 0 5 Jan 13 20:32:48 2026                     
SH_P.C.7_PA70G5 { @ min and max clearance from SH_P to HVNW in channel width direction == 2.5
	A = (SH_P INTERACT PA70G5_OD) NOT TOUCH EDGE (SH_P INSIDE EDGE PA70G5_OD)
	B = EXPAND EDGE A OUTSIDE BY SH_P_C_7_PA70G5
	B NOT TOUCH HVNW
}
SH_P.C.7_NDA29G3
0 0 5 Jan 13 20:32:48 2026                     
SH_P.C.7_NDA29G3 { @ min and max clearance from SH_P to HVNW in channel width direction == 1.6
	A = (SH_P INTERACT NDA29G3_OD) NOT TOUCH EDGE (SH_P INSIDE EDGE NDA29G3_OD)
	B = EXPAND EDGE A OUTSIDE BY SH_P_C_7_NDA29G3
	B NOT TOUCH HVNW
}
SH_P.S.3_16V_SBD
0 0 13 Jan 13 20:32:48 2026                    
SH_P.S.3_16V_SBD { @ min and max space between two (SH_P interact HVNW ) regions for 16V SBD diode == 1
    A = (DONUT SH_P) INTERACT DIO_SBD_16V_M
	B = SH_P INSIDE DIO_SBD_16V_M
	EXT B < SH_P_S_3_16V_SBD ABUT < 90 SINGULAR REGION
	EXT A B < SH_P_S_3_16V_SBD ABUT < 90 SINGULAR REGION
	C = SIZE B BY SH_P_S_3_16V_SBD/2 
	D = C NOT INTERACT A
	E = SIZE D BY -SH_P_S_3_16V_SBD/2
	ERR = DIO_SBD_16V_M INTERACT E > 1
	E INTERACT ERR
	F = (DIO_SBD_16V_M NOT A) NOT E
	SIZE F BY SH_P_S_3_16V_SBD/2 UNDEROVER
}
SH_P.S.3_30V_SBD
0 0 7 Jan 13 20:32:48 2026                     
SH_P.S.3_30V_SBD { @ min and max space between two (SH_P interact HVNW ) regions for 30V SBD diode == 0.9
	A = SH_P INSIDE DIO_SBD_30V_M
	EXT A < SH_P_S_3_30V_SBD ABUT < 90 SINGULAR REGION
	ERR = DIO_SBD_30V_M INTERACT SHP_Merge_SBD_30 > 1
	SHP_Merge_SBD_30 INTERACT ERR
    NOT RECTANGLE SHP_Merge_SBD_30
}
SH_P.S.3_36V_SBD
0 0 7 Jan 13 20:32:48 2026                     
SH_P.S.3_36V_SBD { @ min and max space between two (SH_P interact HVNW ) regions for 36V SBD diode == 1
	A = SH_P INSIDE DIO_SBD_36V_M
	EXT A < SH_P_S_3_36V_SBD ABUT < 90 SINGULAR REGION
	ERR = DIO_SBD_36V_M INTERACT SHP_Merge_SBD_36 > 1
	SHP_Merge_SBD_36 INTERACT ERR
    NOT RECTANGLE SHP_Merge_SBD_36
}
SH_N.W.1
0 0 4 Jan 13 20:32:48 2026                     
SH_N.W.1 { @ Minimum width of a SH_N region >= 0.6 um
    A = (HVSHN NOT INTERACT HVBJT_DMY) NOT INTERACT HVSBDDMY3
    INT A < SH_N_W_1 ABUT < 90 SINGULAR REGION
}
SH_N.S.1
0 0 3 Jan 13 20:32:48 2026                     
SH_N.S.1 { @ Minimum space between two SH_N region >= 0.6 um
    EXT HVSHN < SH_N_S_1 ABUT < 90 SINGULAR REGION
}
SH_N.S.2_PA12G5_MR_NBL
0 0 5 Jan 13 20:32:48 2026                     
SH_N.S.2_PA12G5_MR_NBL { @ Min and max space of SH_N and PDD under PO == 0.1 um
   A = HVSHN INSIDE EDGE PA12G5_MR_NBL_GATE
   B = EXPAND EDGE A BY SH_N_S_2_PA12G5_MR_NBL
   B NOT TOUCH PDD
}
SH_N.R.1
0 0 3 Jan 13 20:32:48 2026                     
SH_N.R.1 { @ SH_N must be fully inside HVDMY
     HVSHN NOT HVDMY
}
SH_N.E.10
0 0 6 Jan 13 20:32:48 2026                     
SH_N.E.10 { @ min and max extension of SH_N beyond HVNW pick-up ring for SBD Diode == 0.12
     A = HVSHN INTERACT HVSBDDMY3
     B = DIO_SBD_12V_P OR DIO_SBD_16V_P
     C = SIZE B BY SH_N_E_10
     A XOR C
}
SH_N.E.11
0 0 5 Jan 13 20:32:48 2026                     
SH_N.E.11 { @ min and max extension of SH_N beyond HVNW ==0
	A = HVPGATE AND HVGB 
	B = HVSHN TOUCH EDGE (HVSHN INSIDE EDGE A)
	B NOT COIN EDGE HVNW
}
SH_N.C.1_PA12G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.1_PA12G5A_BL { @ min and max clearance from SH_N to ROX == 0.2
    A = HVSHN INTERACT PA12G5A_BL_GATE 
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B INTERACT HVGATE
    D = HVSHN TOUCH OUTSIDE EDGE C
    E = EXPAND EDGE D OUTSIDE BY SH_N_C_1_PA12G5A_BL
    E NOT TOUCH ROX
}
SH_N.C.1_PA16G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.1_PA16G5A_BL { @ min and max clearance from SH_N to ROX == 0.2
    A = HVSHN INTERACT PA16G5A_BL_GATE 
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B INTERACT HVGATE
    D = HVSHN TOUCH OUTSIDE EDGE C
    E = EXPAND EDGE D OUTSIDE BY SH_N_C_1_PA16G5A_BL
    E NOT TOUCH ROX
}
SH_N.C.1_PA20G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.1_PA20G5A_BL { @ min and max clearance from SH_N to ROX == 0.4
    A = HVSHN INTERACT PA20G5A_BL_GATE 
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B INTERACT HVGATE
    D = HVSHN TOUCH OUTSIDE EDGE C
    E = EXPAND EDGE D OUTSIDE BY SH_N_C_1_PA20G5A_BL
    E NOT TOUCH ROX
}
SH_N.C.1_PA29G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.1_PA29G5A_BL { @ min and max clearance from SH_N to ROX == 0.3
    A = HVSHN INTERACT PA29G5A_BL_GATE 
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B INTERACT HVGATE
    D = HVSHN TOUCH OUTSIDE EDGE C
    E = EXPAND EDGE D OUTSIDE BY SH_N_C_1_PA29G5A_BL
    E NOT TOUCH ROX
}
SH_N.C.1_PA12G2A_BL
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.1_PA12G2A_BL { @ min and max clearance from SH_N to ROX == 0.2
    A = HVSHN INTERACT PA12G2A_BL_GATE 
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B INTERACT HVGATE
    D = HVSHN TOUCH OUTSIDE EDGE C
    E = EXPAND EDGE D OUTSIDE BY SH_N_C_1_PA12G2A_BL
    E NOT TOUCH ROX
}
SH_N.O.2
0 0 7 Jan 13 20:32:48 2026                     
SH_N.O.2 { @ min and max overlap from SH_N to PDD UNDER POLY == 0.1
     A = PDD INTERACT PA8G5A_BL_GATE
     B = HVSHN INTERACT PA8G5A_BL_GATE
     INT A B < SH_N_O_2 ABUT <90 SINGULAR REGION
     C = A AND B
     SIZE C BY SH_N_O_2/2 UNDEROVER
}
SH_N.C.3_NLD8G5A_NBL
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD8G5A_NBL { @ min and max clearance from SH_N to POLY == 0.2
     A = HVSHN INTERACT NLD8G5A_NBL_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NLD8G5A_NBL
     E NOT TOUCH POLY
}
SH_N.C.3_NLD8G5_FULLY_ISO
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD8G5_FULLY_ISO { @ min and max clearance from SH_N to POLY == 0.2
     A = HVSHN INTERACT NLD8G5_FULLY_ISO_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NLD8G5_FULLY_ISO
     E NOT TOUCH POLY
}
SH_N.C.3_NLD12G5_FULLY_ISO
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD12G5_FULLY_ISO { @ min and max clearance from SH_N to POLY == 0.4
     A = HVSHN INTERACT NLD12G5_FULLY_ISO_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NLD12G5_FULLY_ISO
     E NOT TOUCH POLY
}
SH_N.C.3_NLD16G5_FULLY_ISO
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD16G5_FULLY_ISO { @ min and max clearance from SH_N to POLY == 0.4
     A = HVSHN INTERACT NLD16G5_FULLY_ISO_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NLD16G5_FULLY_ISO
     E NOT TOUCH POLY
}
SH_N.C.3_NLD20G5_FULLY_ISO
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD20G5_FULLY_ISO { @ min and max clearance from SH_N to POLY == 0.7
     A = HVSHN INTERACT NLD20G5_FULLY_ISO_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NLD20G5_FULLY_ISO
     E NOT TOUCH POLY
}
SH_N.C.3_NDA6G3
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NDA6G3 { @ min and max clearance from SH_N to POLY == 0.2
     A = HVSHN INTERACT NDA6G3_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NDA6G3
     E NOT TOUCH POLY
}
SH_N.C.3_NLD7G5_MR_NBL
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD7G5_MR_NBL { @ min and max clearance from SH_N to POLY == 0.6
     A = HVSHN INTERACT NLD7G5_MR_NBL_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NLD7G5_MR_NBL
     E NOT TOUCH POLY
}
SH_N.C.3_NA7G5_MR_NBL
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NA7G5_MR_NBL { @ min and max clearance from SH_N to POLY == 0.7
     A = HVSHN INTERACT NA7G5_MR_NBL_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NA7G5_MR_NBL
     E NOT TOUCH POLY
}
SH_N.C.3_NLD12G5_MR_NBL
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD12G5_MR_NBL { @ min and max clearance from SH_N to POLY == 1.1
     A = HVSHN INTERACT NLD12G5_MR_NBL_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NLD12G5_MR_NBL
     E NOT TOUCH POLY
}
SH_N.C.3_NA12G5_MR_NBL
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NA12G5_MR_NBL { @ min and max clearance from SH_N to POLY == 1
     A = HVSHN INTERACT NA12G5_MR_NBL_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NA12G5_MR_NBL
     E NOT TOUCH POLY
}
SH_N.C.3_NLD12G5_HP_NBL
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD12G5_HP_NBL { @ min and max clearance from SH_N to POLY == 0.3
     A = HVSHN INTERACT NLD12G5_HP_NBL_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NLD12G5_HP_NBL
     E NOT TOUCH POLY
}
SH_N.C.3_NLD12G5_HP_FULLY_ISO
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD12G5_HP_FULLY_ISO { @ min and max clearance from SH_N to POLY == 0.3
     A = HVSHN INTERACT NLD12G5_HP_FULLY_ISO_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NLD12G5_HP_FULLY_ISO
     E NOT TOUCH POLY
}
SH_N.C.3_NLD36G5_GA
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD36G5_GA { @ min and max clearance from SH_N to POLY == 1.3
     A = HVSHN INTERACT NLD36G5_GA_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NLD36G5_GA
     E NOT TOUCH POLY
}
SH_N.C.3_NSW28BVG5_GA_NBT_FULLY_ISO
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NSW28BVG5_GA_NBT_FULLY_ISO { @ min and max clearance from SH_N to POLY == 0.5
     A = HVSHN INTERACT NSW28BVG5_GA_NBT_FULLY_ISO_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NSW28BVG5_GA_NBT_FULLY_ISO
     E NOT TOUCH POLY
}
SH_N.C.3_NLD12G2_FULLY_ISO
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD12G2_FULLY_ISO { @ min and max clearance from SH_N to POLY == 0.3
     A = HVSHN INTERACT NLD12G2_FULLY_ISO_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NLD12G2_FULLY_ISO
     E NOT TOUCH POLY
}
SH_N.C.3_NA12G2_FULLY_ISO
0 0 8 Jan 13 20:32:48 2026                     
SH_N.C.3_NA12G2_FULLY_ISO { @ min and max clearance from SH_N to POLY == 0.4
     A = HVSHN INTERACT NA12G2_FULLY_ISO_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D OUTSIDE BY SH_N_C_3_NA12G2_FULLY_ISO
     E NOT TOUCH POLY
}
SH_N.C.3_NLD20G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD20G5_GB { @ min and max clearance from SH_N to PO ==0.7
	A = COPY NLD20G5_GB_CH
	B = HVSHN TOUCH EDGE (HVSHN INSIDE EDGE A)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_3_NLD20G5_GB
	C NOT TOUCH POLY
}
SH_N.C.3_NA24G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_N.C.3_NA24G3_DEP_GB { @ min and max clearance from SH_N to PO ==1.6
	A = COPY NA24G3_DEP_GB_CH
	B = HVSHN TOUCH EDGE (HVSHN INSIDE EDGE A)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_3_NA24G3_DEP_GB
	C NOT TOUCH POLY
}
SH_N.C.3_NLD24G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD24G5_GB { @ min and max clearance from SH_N to PO ==0.8
	A = COPY NLD24G5_GB_CH
	B = HVSHN TOUCH EDGE (HVSHN INSIDE EDGE A)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_3_NLD24G5_GB
	C NOT TOUCH POLY
}
SH_N.C.3_NA45G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_N.C.3_NA45G3_DEP_GB { @ min and max clearance from SH_N to PO ==3.2
	A = COPY NA45G3_DEP_GB_CH
	B = HVSHN TOUCH EDGE (HVSHN INSIDE EDGE A)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_3_NA45G3_DEP_GB
	C NOT TOUCH POLY
}
SH_N.C.3_NA45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_N.C.3_NA45G5_GB { @ min and max clearance from SH_N to PO ==2.5
	A = COPY NA45G5_GB_CH
	B = HVSHN TOUCH EDGE (HVSHN INSIDE EDGE A)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_3_NA45G5_GB
	C NOT TOUCH POLY
}
SH_N.C.3_NLD36G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD36G5_GB { @ min and max clearance from SH_N to PO ==1.3
	A = COPY NLD36G5_GB_CH
	B = HVSHN TOUCH EDGE (HVSHN INSIDE EDGE A)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_3_NLD36G5_GB
	C NOT TOUCH POLY
}
SH_N.C.3_NLD45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD45G5_GB { @ min and max clearance from SH_N to PO ==1.6
	A = COPY NLD45G5_GB_CH
	B = HVSHN TOUCH EDGE (HVSHN INSIDE EDGE A)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_3_NLD45G5_GB
	C NOT TOUCH POLY
}
SH_N.C.3_NLD55G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD55G5_GB { @ min and max clearance from SH_N to PO ==2.6
	A = COPY NLD55G5_GB_CH
	B = HVSHN TOUCH EDGE (HVSHN INSIDE EDGE A)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_3_NLD55G5_GB
	C NOT TOUCH POLY
}
SH_N.C.3_NLD65G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_N.C.3_NLD65G5_GB { @ min and max clearance from SH_N to PO ==3.1
	A = COPY NLD65G5_GB_CH
	B = HVSHN TOUCH EDGE (HVSHN INSIDE EDGE A)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_3_NLD65G5_GB
	C NOT TOUCH POLY
}
SH_N.C.3_NA65G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_N.C.3_NA65G3_DEP_GB { @ min and max clearance from SH_N to PO ==4.2
	A = COPY NA65G3_DEP_GB_CH
	B = HVSHN TOUCH EDGE (HVSHN INSIDE EDGE A)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_3_NA65G3_DEP_GB
	C NOT TOUCH POLY
}
SH_N.C.3_NA70G5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_N.C.3_NA70G5_GB { @ min and max clearance from SH_N to PO ==4.2
	A = COPY NA70G5_GB_CH
	B = HVSHN TOUCH EDGE (HVSHN INSIDE EDGE A)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_3_NA70G5_GB
	C NOT TOUCH POLY
}
SH_N.C.3_NSW50BVG5_GB
0 0 6 Jan 13 20:32:48 2026                     
SH_N.C.3_NSW50BVG5_GB { @ min and max clearance from SH_N to PO ==1.3
	A = COPY NSW50BVG5_GB_CH
	B = HVSHN TOUCH EDGE (HVSHN INSIDE EDGE A)
	C = EXPAND EDGE B OUTSIDE BY SH_N_C_3_NSW50BVG5_GB
	C NOT TOUCH POLY
}
SH_N.E.7
0 0 8 Jan 13 20:32:48 2026                     
SH_N.E.7 { @ min and max extension of SH_N beyond drain OD (except SH_N edge interact POLY) == 0.5
     A = HVSHN INTERACT ALL_HVNMOS_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B NOT INTERACT ALL_HVNMOS_OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D INSIDE BY SH_N_E_7 EXTEND BY -SH_N_E_7
     E NOT TOUCH ALL_HVNMOS_D
}
SH_N.E.8A
0 0 9 Jan 13 20:32:48 2026                     
SH_N.E.8A { @ min and max extension of SH_N beyond drain OD toward channel OD == 0.6
     A = HVSHN INTERACT NA29G5A_D
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT NA29G5A_OD
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D INSIDE BY SH_N_E_8A 
     E NOT TOUCH NA29G5A_D
     NA29G5A_D NOT INSIDE HVSHN 
}
SH_N.E.8B
0 0 9 Jan 13 20:32:48 2026                     
SH_N.E.8B { @ min and max extension of SH_N beyond drain OD toward channel OD == 0.2
     A = HVSHN INTERACT (NDA20G3_D OR NDA29G3_D)
     B = EXPAND EDGE A OUTSIDE BY GRID
     C = B INTERACT (NDA20G3_OD OR NDA29G3_OD)
     D = HVSHN TOUCH OUTSIDE EDGE C
     E = EXPAND EDGE D INSIDE BY SH_N_E_8B 
     E NOT TOUCH (NDA20G3_D OR NDA29G3_D)
     (NDA20G3_D OR NDA29G3_D) NOT INSIDE HVSHN 
}
SH_N.E.9
0 0 15 Jan 13 20:32:48 2026                    
SH_N.E.9 { @ min and max extension of SH_N beyond (channel OD or N+ pick-up ) == 0.5
    HVPGATE_SHN = HVPGATE NOT INTERACT (PLD12G2A_BL_GATE OR PLD5G2A_BL_GATE)
	A = ALL_HVPMOS_OD TOUCH EDGE HVPGATE_SHN
	B = ALL_HVPMOS_S TOUCH EDGE A
	C = EXPAND EDGE B OUTSIDE BY SH_N_E_9
	C NOT TOUCH (NBL NOT HVSHN)
	D = HVSHN INTERACT HVPGATE_SHN
	E = EXPAND EDGE D INSIDE BY GRID EXTEND BY -GRID
	F = E NOT INTERACT POLY
	G = HVSHN TOUCH EDGE F
	H = EXPAND EDGE G INSIDE BY SH_N_E_9
	I = H NOT TOUCH EDGE HVSHN
	ERR = I NOT TOUCH OUTSIDE EDGE NPOD
	H WITH EDGE ERR
}
SH_N.E.12
0 0 5 Jan 13 20:32:48 2026                     
SH_N.E.12 { @ Min and max extension of SH_N beyond N+ pickup-ring for NSW28BVG5(GA non-butted) == 0.5 
   A = HVSHN INTERACT NBL_ISO_R_NSW28BVG5_GA_NBT_FULLY_ISO
   B = SIZE NBL_ISO_R_NSW28BVG5_GA_NBT_FULLY_ISO BY SH_N_E_12
   A XOR B
}
SH_N.O.1_NLD6G5_SA_NBL
0 0 6 Jan 13 20:32:48 2026                     
SH_N.O.1_NLD6G5_SA_NBL { @ min and max overlap of SH_N and POLY == 0.2
     INT HVSHN NLD6G5_SA_NBL_GATE < SH_N_O_1_NLD6G5_SA_NBL
     A =  HVSHN AND NLD6G5_SA_NBL_GATE
     SIZE A BY SH_N_O_1_NLD6G5_SA_NBL/2 UNDEROVER
     NLD6G5_SA_NBL_GATE NOT INTERACT HVSHN 
}
SH_N.O.1_NLD6G5_DE_NBL
0 0 6 Jan 13 20:32:48 2026                     
SH_N.O.1_NLD6G5_DE_NBL { @ min and max overlap of SH_N and POLY == 0.2
     INT HVSHN NLD6G5_DE_NBL_GATE < SH_N_O_1_NLD6G5_DE_NBL
     A =  HVSHN AND NLD6G5_DE_NBL_GATE
     SIZE A BY SH_N_O_1_NLD6G5_DE_NBL/2 UNDEROVER
     NLD6G5_DE_NBL_GATE NOT INTERACT HVSHN 
}
SH_N.O.1_NA6G5_NBL
0 0 6 Jan 13 20:32:48 2026                     
SH_N.O.1_NA6G5_NBL { @ min and max overlap of SH_N and POLY == 0.2
     INT HVSHN NA6G5_NBL_GATE < SH_N_O_1_NA6G5_NBL
     A =  HVSHN AND NA6G5_NBL_GATE
     SIZE A BY SH_N_O_1_NA6G5_NBL/2 UNDEROVER
     NA6G5_NBL_GATE NOT INTERACT HVSHN 
}
SH_N.O.1_NLD6G5_SA_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
SH_N.O.1_NLD6G5_SA_FULLY_ISO { @ min and max overlap of SH_N and POLY == 0.3
     INT HVSHN NLD6G5_SA_FULLY_ISO_GATE < SH_N_O_1_NLD6G5_SA_FULLY_ISO
     A =  HVSHN AND NLD6G5_SA_FULLY_ISO_GATE
     SIZE A BY SH_N_O_1_NLD6G5_SA_FULLY_ISO/2 UNDEROVER
     NLD6G5_SA_FULLY_ISO_GATE NOT INTERACT HVSHN 
}
SH_N.O.1_NLD6G5_DE_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
SH_N.O.1_NLD6G5_DE_FULLY_ISO { @ min and max overlap of SH_N and POLY == 0.3
     INT HVSHN NLD6G5_DE_FULLY_ISO_GATE < SH_N_O_1_NLD6G5_DE_FULLY_ISO
     A =  HVSHN AND NLD6G5_DE_FULLY_ISO_GATE
     SIZE A BY SH_N_O_1_NLD6G5_DE_FULLY_ISO/2 UNDEROVER
     NLD6G5_DE_FULLY_ISO_GATE NOT INTERACT HVSHN 
}
SH_N.O.1_NLD5G2_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
SH_N.O.1_NLD5G2_FULLY_ISO { @ min and max overlap of SH_N and POLY == 0.3
     INT HVSHN NLD5G2_FULLY_ISO_GATE < SH_N_O_1_NLD5G2_FULLY_ISO
     A =  HVSHN AND NLD5G2_FULLY_ISO_GATE
     SIZE A BY SH_N_O_1_NLD5G2_FULLY_ISO/2 UNDEROVER
     NLD5G2_FULLY_ISO_GATE NOT INTERACT HVSHN 
}
VTDN.W.1
0 0 3 Jan 13 20:32:48 2026                     
VTDN.W.1 { @ Min. width of a VTDN region >= 1.78 um
  INT VTDN < VTDN_W_1 ABUT < 90 SINGULAR REGION
}
VTDN.S.1
0 0 3 Jan 13 20:32:48 2026                     
VTDN.S.1 { @ Minimum space between two VTDN region >= 0.6 um
    EXT VTDN < VTDN_S_1 ABUT < 90 SINGULAR REGION
}
VTDN.E.1A
0 0 10 Jan 13 20:32:48 2026                    
VTDN.E.1A { @ Min.and max  extension of VTDN beyond OD in channel width direction >= 0.25 um
	A = (NA45G3_DEP_GB_GATE OR NA65G3_DEP_GB_GATE ) OR NA24G3_DEP_GB_GATE
	A NOT INTERACT VTDN
	B = VTDN INTERACT A
	C = EXPAND EDGE B OUTSIDE BY GRID
	D = (C INTERACT POLY) NOT INSIDE POLY
	E = B TOUCH EDGE D
	F = EXPAND EDGE E INSIDE BY VTDN_E_1A
	F NOT TOUCH OD
}
VTDN.E.1B
0 0 10 Jan 13 20:32:48 2026                    
VTDN.E.1B { @ Min.and max  extension of VTDN beyond OD in channel width direction >= 0.3 um
	A = (NDA6G3_GATE OR NDA20G3_GATE) OR NDA29G3_GATE
	A NOT INTERACT VTDN
	B = VTDN INTERACT A
	C = EXPAND EDGE B OUTSIDE BY GRID
	D = (C INTERACT POLY) NOT INSIDE POLY
	E = B TOUCH EDGE D
	F = EXPAND EDGE E INSIDE BY VTDN_E_1B
	F NOT TOUCH OD
}
VTDN.E.2_NDA6G3
0 0 6 Jan 13 20:32:48 2026                     
VTDN.E.2_NDA6G3 { @ min and max extension of VTDN beyond SH_P in channel length direction ==0.4
	A = VTDN INTERACT NDA6G3_GATE
	B = A TOUCH EDGE (A INSIDE EDGE ALL_HVNMOS_OD)
	C = EXPAND EDGE B INSIDE BY VTDN_E_2_NDA6G3
	C NOT TOUCH SH_P
}
VTDN.E.2_NDA20G3
0 0 6 Jan 13 20:32:48 2026                     
VTDN.E.2_NDA20G3 { @ min and max extension of VTDN beyond SH_P in channel length direction ==1.3
	A = VTDN INTERACT NDA20G3_GATE
	B = A TOUCH EDGE (A INSIDE EDGE ALL_HVNMOS_OD)
	C = EXPAND EDGE B INSIDE BY VTDN_E_2_NDA20G3
	C NOT TOUCH SH_P
}
VTDN.E.2_NA24G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
VTDN.E.2_NA24G3_DEP_GB { @ min and max extension of VTDN beyond SH_P in channel length direction ==0.7
	A = VTDN INTERACT NA24G3_DEP_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE ALL_HVNMOS_OD)
	C = EXPAND EDGE B INSIDE BY VTDN_E_2_NA24G3_DEP_GB
	C NOT TOUCH SH_P
}
VTDN.E.2_NA45G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
VTDN.E.2_NA45G3_DEP_GB { @ min and max extension of VTDN beyond SH_P in channel length direction ==0.7
	A = VTDN INTERACT NA45G3_DEP_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE ALL_HVNMOS_OD)
	C = EXPAND EDGE B INSIDE BY VTDN_E_2_NA45G3_DEP_GB
	C NOT TOUCH SH_P
}
VTDN.E.2_NA65G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
VTDN.E.2_NA65G3_DEP_GB { @ min and max extension of VTDN beyond SH_P in channel length direction ==0.7
	A = VTDN INTERACT NA65G3_DEP_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE ALL_HVNMOS_OD)
	C = EXPAND EDGE B INSIDE BY VTDN_E_2_NA65G3_DEP_GB
	C NOT TOUCH SH_P
}
VTDN.E.2_NDA29G3
0 0 6 Jan 13 20:32:48 2026                     
VTDN.E.2_NDA29G3 { @ min and max extension of VTDN beyond SH_P in channel length direction ==1.8
	A = VTDN INTERACT NDA29G3_GATE
	B = A TOUCH EDGE (A INSIDE EDGE ALL_HVNMOS_OD)
	C = EXPAND EDGE B INSIDE BY VTDN_E_2_NDA29G3
	C NOT TOUCH SH_P
}
VTDN.E.3
0 0 3 Jan 13 20:32:48 2026                     
VTDN.E.3 { @ min extension of VTDN beyond OD >= 0.2
    ENC OD VTDN < VTDN_E_3 ABUT<90 SINGULAR REGION
}
VTDN.E.4
0 0 6 Jan 13 20:32:48 2026                     
VTDN.E.4 { @ min and max extension of VTDN beyond OD in channel length direction for non-butted source structure fo NA24G3_DEP == 0.25
	A = VTDN INTERACT (NA24G3_DEP_GB_CH NOT INTERACT PPOD)
	B = A NOT TOUCH EDGE (A INSIDE EDGE POLY)
	C = EXPAND EDGE B INSIDE BY VTDN_E_4
	C NOT TOUCH NA24G3_DEP_GB_CH
}
VTDN.C.1
0 0 4 Jan 13 20:32:48 2026                     
VTDN.C.1 { @ min clearance between VTDN and OD >= 0.3
	A = VTDN NOT INTERACT NA24G3_DEP_GB_GATE
    EXT A OD < VTDN_C_1 ABUT<90 SINGULAR REGION
}
NLVT.W.1
0 0 5 Jan 13 20:32:48 2026                     
NLVT.W.1 {@ Minimum width of a NLVT region >= 3.2 um
    A = INT NLVT < NLVT_W_1  SINGULAR ABUT<90 REGION
    B = IOLDNMOS_GATE OR (MTP_2T2C AND ((MCEL OR NLVT)OR H18NWDMY))
    A NOT INTERACT B  
}
NLVT.S.1
0 0 5 Jan 13 20:32:48 2026                     
NLVT.S.1 {@ Minimum space between two NLVT regions >= 3.2 um
    A = EXT NLVT < NLVT_S_1 ABUT<90 SINGULAR REGION
    B = IOLDNMOS_GATE OR (MTP_2T2C AND ((MCEL OR NLVT)OR H18NWDMY))
    A NOT INTERACT B
}
NLVT.S.3
0 0 4 Jan 13 20:32:48 2026                     
NLVT.S.3 { @Minimum space betwween P+ isolation ring to N+OD in channel width direction in same NLVT region >= 2.0 um
   A = NPOD_NLVT TOUCH EDGE NCH5_LVT_G
   EXT A P_ISO_RING_LVT1 < 2.0 ABUT < 90 REGION
}
NLVT.C.1
0 0 4 Jan 13 20:32:48 2026                     
NLVT.C.1 {@ Minimum clearance between NLVT region and Nwell edge >= 0.6 um,Butted is allowed. 
    EXT NLVT NWEL < NLVT_C_1 SINGULAR ABUT>0 <90 REGION
    NLVT AND NWEL    
}
NLVT.C.2
0 0 4 Jan 13 20:32:48 2026                     
NLVT.C.2 {@ MInimum clearance between NLVT outside NBL and HV >= 3.2 um,Butted is allowed.
    A = NLVT NOT NBL 
    EXT A HVDMY < NLVT_C_2 SINGULAR ABUT >0 <90 REGION
}
NLVT.C.3
0 0 6 Jan 13 20:32:48 2026                     
NLVT.C.3 {@ MInimum clearance between NLVT and OD outside NLVT>= 0.8 um
    A = EXT OD NLVT < NLVT_C_3 SINGULAR ABUT<90 REGION
    B = OD CUT NLVT    
    C = IOLDNMOS_GATE OR (MTP_2T2C AND ((MCEL OR NLVT)OR H18NWDMY))
    (A OR B) NOT INTERACT C
}
NLVT.E.1
0 0 4 Jan 13 20:32:48 2026                     
NLVT.E.1 {@ Minimum extension from NLVT region beyond OD region>= 0.8 um
    A = NLVT NOT INTERACT NLVT_ISO
    ENC OD A < NLVT_E_1 SINGULAR ABUT<90 REGION
}
NLVT.E.2
0 0 5 Jan 13 20:32:48 2026                     
NLVT.E.2 {@ Minimum extension from NLVT region beyond OD region for LV isolation with DPW and NBL >= 1.39 
    A = ENC OD NLVT_ISO_ALL < NLVT_E_2 SINGULAR ABUT<90 REGION
    B = MTP_2T2C AND MCEL
    A NOT INTERACT B
}
NLVT.O.1
0 0 4 Jan 13 20:32:48 2026                     
NLVT.O.1 {@ Minimum overlap from NLVT to DPW for 40V/70V LV isolation with DPW and NBL >= 1.6
    A = NLVT_ISO INTERACT (HV45ISOi OR HV70ISOi)
    INT A DPW < NLVT_O_1 ABUT<90 SINGULAR REGION
}
NLVT.R.1
0 0 3 Jan 13 20:32:48 2026                     
NLVT.R.1 {@ NLVT has to be fully inside OD2
    NLVT NOT OD2
}
NLVT.R.2
0 0 3 Jan 13 20:32:48 2026                     
NLVT.R.2 {@ NVLT inside OD is not allowed
    NLVT INSIDE OD
}
NLVT.R.3
0 0 4 Jan 13 20:32:48 2026                     
NLVT.R.3 {@ OD cut NLVT is not allowed.
    A = OD CUT NLVT
    A NOT INTERACT IOLDNMOS_GATE
}
NLVT.R.4
0 0 3 Jan 13 20:32:48 2026                     
NLVT.R.4 {@ NVLT butted OD is not allowed.
    NLVT TOUCH OD
}
NLVT.R.6
0 0 3 Jan 13 20:32:48 2026                     
NLVT.R.6 {@ A P+ Poly GATE is not allowed to be put in an NLVT region
    ( ALL_GATE AND PP) INTERACT NLVT
}
NLVT.R.7
0 0 6 Jan 13 20:32:48 2026                     
NLVT.R.7 {@ bent Poly region is not allowed to be put in an NLVT region.Exclude poly not interact {CO OR OD}
    NLVT_PO = (POLY  AND NLVT) INTERACT (CO OR OD)
    A = NOT RECTANGLE NLVT_PO
    B = IOLDNMOS_GATE OR (MTP_2T2C AND MCEL)
    A NOT INTERACT B 
}
NLVT.R.8
0 0 3 Jan 13 20:32:48 2026                     
NLVT.R.8 { @LVT device without P+ isolation ring is not allowed
   LVT_GATE NOT P_ISO_HOLE_LVT1
}
NLVT.R.9
0 0 3 Jan 13 20:32:48 2026                     
NLVT.R.9 { @LVT device P+BULK not butted with N+OD is not allowed (exclude P+ isolation ring)
   LVT_PICKUP NOT TOUCH NPOD
}
PDD.W.1
0 0 3 Jan 13 20:32:48 2026                     
PDD.W.1 { @ Minimum width of a PDD region.>= 0.6 um.
    INT PDD < PDD_W_1 ABUT<90 SINGULAR REGION
}
PDD.W.2
0 0 4 Jan 13 20:32:48 2026                     
PDD.W.2 { @ min and max width of PDD square for 24V SBD ==1
	A = PDD INSIDE DIO_SBD_24V_M
	NOT RECTANGLE A == PDD_W_2 BY == PDD_W_2 ORTHOGONAL ONLY
}
PDD.S.1
0 0 3 Jan 13 20:32:48 2026                     
PDD.S.1 { @ Minimum space between two PDD regions.>= 0.6 um
    EXT PDD < PDD_S_1 ABUT<90 SINGULAR REGION
}
PDD.S.2
0 0 11 Jan 13 20:32:48 2026                    
PDD.S.2 { @ min space between two PDD INTERACT HVNW regions for 24V SBD == 0.6
	A = PDD INSIDE DIO_SBD_24V_M
	B = (DONUT PDD) INTERACT DIO_SBD_24V_M
	EXT A < PDD_S_2 ABUT < 90 SINGULAR REGION
	EXT A B < PDD_S_2 ABUT < 90 SINGULAR REGION
	C = SIZE A BY PDD_S_2/2
	ERR = DIO_SBD_24V_M INTERACT C > 1
	C INTERACT ERR
	ERR2 = SIZE ERR BY PDD_S_2/2
	ERR2 NOT INTERACT B
}
PDD.E.1_PA8G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
PDD.E.1_PA8G5A_BL { @ min and max extension of PDD beyond drain OD in channel width direction == 0.5
      A = PDD INTERACT PA8G5A_BL_GATE
      B = A NOT PA8G5A_BL_CH
      C = A AND PA8G5A_BL_CH
      D = C NOT TOUCH INSIDE EDGE A 
      E = EXPAND EDGE D OUTSIDE BY PDD_E_1_PA8G5A_BL
      E XOR B
}
PDD.E.1_PA12G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
PDD.E.1_PA12G5A_BL { @ min and max extension of PDD beyond drain OD in channel width direction == 1
      A = PDD INTERACT PA12G5A_BL_GATE
      B = A NOT PA12G5A_BL_CH
      C = A AND PA12G5A_BL_CH
      D = C NOT TOUCH INSIDE EDGE A 
      E = EXPAND EDGE D OUTSIDE BY PDD_E_1_PA12G5A_BL
      E XOR B
}
PDD.E.1_PA12G5_MR_NBL
0 0 8 Jan 13 20:32:48 2026                     
PDD.E.1_PA12G5_MR_NBL { @ min and max extension of PDD beyond drain OD in channel width direction == 1
      A = PDD INTERACT PA12G5_MR_NBL_GATE
      B = A NOT PA12G5_MR_NBL_CH
      C = A AND PA12G5_MR_NBL_CH
      D = C NOT TOUCH INSIDE EDGE A 
      E = EXPAND EDGE D OUTSIDE BY PDD_E_1_PA12G5_MR_NBL
      E XOR B
}
PDD.E.1_PA16G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
PDD.E.1_PA16G5A_BL { @ min and max extension of PDD beyond drain OD in channel width direction == 1
      A = PDD INTERACT PA16G5A_BL_GATE
      B = A NOT PA16G5A_BL_CH
      C = A AND PA16G5A_BL_CH
      D = C NOT TOUCH INSIDE EDGE A 
      E = EXPAND EDGE D OUTSIDE BY PDD_E_1_PA16G5A_BL
      E XOR B
}
PDD.E.1_PA20G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
PDD.E.1_PA20G5A_BL { @ min and max extension of PDD beyond drain OD in channel width direction == 1
      A = PDD INTERACT PA20G5A_BL_GATE
      B = A NOT PA20G5A_BL_CH
      C = A AND PA20G5A_BL_CH
      D = C NOT TOUCH INSIDE EDGE A 
      E = EXPAND EDGE D OUTSIDE BY PDD_E_1_PA20G5A_BL
      E XOR B
}
PDD.E.1_PA29G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
PDD.E.1_PA29G5A_BL { @ min and max extension of PDD beyond drain OD in channel width direction == 1
      A = PDD INTERACT PA29G5A_BL_GATE
      B = A NOT PA29G5A_BL_CH
      C = A AND PA29G5A_BL_CH
      D = C NOT TOUCH INSIDE EDGE A 
      E = EXPAND EDGE D OUTSIDE BY PDD_E_1_PA29G5A_BL
      E XOR B
}
PDD.E.2_DIO_NPDD
0 0 6 Jan 13 20:32:48 2026                     
PDD.E.2_DIO_NPDD { @ min and max extension of PDD beyond Anode OD  == 2
    A = PDD INTERACT DIO_NPDD_M
    B = DIO_NPDD_P OR DIO_NPDD_H
    C = SIZE B BY PDD_E_2_DIO_DIO_NPDD
    A XOR C 
}
PDD.E.2_DIO_PPDDHVNW
0 0 5 Jan 13 20:32:48 2026                     
PDD.E.2_DIO_PPDDHVNW { @ min and max extension of PDD beyond Anode OD  == 1
    A = PDD INTERACT DIO_PPDDHVNW_M
    B = SIZE DIO_PPDDHVNW_M BY PDD_E_2_DIO_DIO_PPDDHVNW
    A XOR B
}
PDD.E.2_DIO_PPDDHVNWNBL
0 0 5 Jan 13 20:32:48 2026                     
PDD.E.2_DIO_PPDDHVNWNBL { @ min and max extension of PDD beyond Anode OD  == 1
    A = PDD INTERACT DIO_PPDDHVNWNBL_M
    B = SIZE DIO_PPDDHVNWNBL_M BY PDD_E_2_DIO_DIO_PPDDHVNWNBL
    A XOR B
}
PDD.E.3
0 0 5 Jan 13 20:32:48 2026                     
PDD.E.3 { @ min and max extension of PDD beyond P+ OD == 1.5
    A = PDD INTERACT RPDD
    B = EXPAND EDGE A INSIDE BY PDD_E_3
    B NOT TOUCH PPOD
}
PDD.E.4
0 0 5 Jan 13 20:32:48 2026                     
PDD.E.4 { @ min and max extension of PSUB beyond N+ PDD diode == 0
	A = PSUB INTERACT DIO_NPDD_M
	B = PDD INTERACT DIO_NPDD_M
	A XOR B
}
PDD.C.1
0 0 5 Jan 13 20:32:48 2026                     
PDD.C.1 { @ min and max clearance from PDD to N+OD ring == 1.5
    A = PDD INTERACT RPDD
    B = SIZE A BY PDD_C_1
    NPOD_PICK_H_RPDD XOR B 
}
PDD.C.2A
0 0 5 Jan 13 20:32:48 2026                     
PDD.C.2A {@ Minimum clearance from PDD to N+OD for HVPMOS in channel width direction >= 1 um
    A = PDD INTERACT (((PA8G5A_BL_GATE OR PA12G5A_BL_GATE) OR PA16G5A_BL_GATE) OR PA12G5_MR_NBL_GATE)
	B = A NOT TOUCH EDGE (A INSIDE EDGE HVGATE)
    EXT B NPOD < PDD_C_2A ABUT <90 REGION 
}
PDD.C.2B
0 0 5 Jan 13 20:32:48 2026                     
PDD.C.2B {@ Minimum clearance from PDD to N+OD for HVPMOS in channel width direction >= 1.5 um
    A = PDD INTERACT (PA20G5A_BL_GATE OR PA29G5A_BL_GATE)
	B = A NOT TOUCH EDGE (A INSIDE EDGE HVGATE)
    EXT B NPOD < PDD_C_2B ABUT <90 REGION 
}
PDD.R.1
0 0 5 Jan 13 20:32:48 2026                     
PDD.R.1 { @PDD must be fully inside (hvnw and hvga) (butted is not allowed)
    A =  HVNW AND HVGA
    (PDD NOT INTERACT DIO_NPDD_M) NOT A 
    PDD COIN INSIDE EDGE A
}
PDD.R.2
0 0 3 Jan 13 20:32:48 2026                     
PDD.R.2 { @ Two or above PDD resistor share the same P+ OD isolation ring is allowed .but between two PDD resistor,N+OD pickup ring is must.
    RPDD NOT INSIDE NPOD_PICK_H_RPDD
}
PDD2.W.1
0 0 3 Jan 13 20:32:48 2026                     
PDD2.W.1 { @ Min width of PDD2 >= 0.6 um
    INT PDD2 < PDD2_W_1 ABUT<90 SINGULAR REGION
}
PDD2.S.1
0 0 3 Jan 13 20:32:48 2026                     
PDD2.S.1 { @ Min space between two PDD2 regions >= 0.6 um
    EXT PDD2 < PDD2_S_1 ABUT<90 SINGULAR REGION
}
PDD2.R.1
0 0 5 Jan 13 20:32:48 2026                     
PDD2.R.1 { @ PDD2 must fully inside {HVNW AND (HVDMY AND HVG2DMY)} (butted is not allowed)
    A =  HVNW AND (HVDMY AND HVG2DMY) 
    PDD2 NOT A
    PDD2 COIN INSIDE EDGE A
}
PDD2.C.1_PLD12G2A_BL
0 0 3 Jan 13 20:32:48 2026                     
PDD2.C.1_PLD12G2A_BL { @ Min clearance from PDD2 to N+ OD ring for 1.8V gate HVPMOS >= 2
    EXT PDD2 NPOD_PICK_R_PLD12G2A_BL < PDD2_C_1_PLD12G2A_BL ABUT < 90 SINGULAR REGION
}
PDD2.C.1_PA12G2A_BL
0 0 3 Jan 13 20:32:48 2026                     
PDD2.C.1_PA12G2A_BL { @ Min clearance from PDD2 to N+ OD ring for 1.8V gate HVPMOS >= 2
    EXT PDD2 NPOD_PICK_R_PA12G2A_BL < PDD2_C_1_PA12G2A_BL ABUT < 90 SINGULAR REGION
}
PDD2.E.1_PLD12G2A_BL
0 0 8 Jan 13 20:32:48 2026                     
PDD2.E.1_PLD12G2A_BL { @ Min and Max extension of PDD2 beyond drain OD in channel width direction == 1 um
    A = PDD2 INTERACT PLD12G2A_BL_GATE
	B = EXPAND EDGE A OUTSIDE BY GRID
	C = B NOT INTERACT PLD12G2A_BL_GATE
	D = PDD2 TOUCH EDGE C
	E = EXPAND EDGE D INSIDE BY PDD2_E_1_PLD12G2A_BL EXTEND BY PDD2_E_1_PLD12G2A_BL
	E NOT TOUCH OD
}
PDD2.E.1_PA12G2A_BL
0 0 8 Jan 13 20:32:48 2026                     
PDD2.E.1_PA12G2A_BL { @ Min and Max extension of PDD2 beyond drain OD in channel width direction == 1 um
    A = PDD2 INTERACT PA12G2A_BL_GATE
	B = EXPAND EDGE A OUTSIDE BY GRID
	C = B NOT INTERACT PA12G2A_BL_GATE
	D = PDD2 TOUCH EDGE C
	E = EXPAND EDGE D INSIDE BY PDD2_E_1_PA12G2A_BL EXTEND BY PDD2_E_1_PA12G2A_BL
	E NOT TOUCH OD
}
PDD2.O.1_PLD12G2A_BL
0 0 6 Jan 13 20:32:48 2026                     
PDD2.O.1_PLD12G2A_BL { @ Min and Max overlap of PDD2 and PO == 0.5 um
    A = PDD2 INTERACT PLD12G2A_BL_GATE
	INT A POLY < PDD2_O_1_PLD12G2A_BL ABUT<90 SINGULAR REGION
	B = A AND POLY
	SIZE B BY PDD2_O_1_PLD12G2A_BL/2 UNDEROVER
}
PDD2.O.1_PA12G2A_BL
0 0 6 Jan 13 20:32:48 2026                     
PDD2.O.1_PA12G2A_BL { @ Min and Max overlap of PDD2 and PO == 0.6 um
    A = PDD2 INTERACT PA12G2A_BL_GATE
	INT A POLY < PDD2_O_1_PA12G2A_BL ABUT<90 SINGULAR REGION
	B = A AND POLY
	SIZE B BY PDD2_O_1_PA12G2A_BL/2 UNDEROVER
}
NDD.W.1
0 0 3 Jan 13 20:32:48 2026                     
NDD.W.1 { @ Minimum width of a NDD region.>= 0.6 um.
    INT NDD < NDD_W_1 ABUT<90 SINGULAR REGION
}
NDD.S.1
0 0 3 Jan 13 20:32:48 2026                     
NDD.S.1 { @ Minimum space between two NDDD regions. >= 0.6 um
    EXT NDD < NDD_S_1 ABUT<90 SINGULAR REGION
}
NDD.S.2
0 0 4 Jan 13 20:32:48 2026                     
NDD.S.2 { @ Min space between two NDD regions which share the same P+OD isolation ring >= 2 um
    A = EXT NDD < NDD_S_2 ABUT<90 SINGULAR REGION
	(A INSIDE PPOD_ISO_H) NOT INTERACT ((((((NLD12G2_FULLY_ISO_GATE OR NLD12G5_FULLY_ISO_GATE) OR NLD12G5_HP_FULLY_ISO_GATE) OR NLD12G5A_NBL_GATE) OR NLD12G5_HP_NBL_GATE) OR NSW28BVG5_GA_FULLY_ISO_GATE) OR NSW40BVG5_GA_FULLY_ISO_GATE)
}
NDD.R.1
0 0 4 Jan 13 20:32:48 2026                     
NDD.R.1 { @ NDD must be fully inside HVGA (butted is not allowed) 
    NDD NOT HVGA
    NDD COIN INSIDE EDGE HVGA
}
NDD.E.1
0 0 8 Jan 13 20:32:48 2026                     
NDD.E.1 { @ min and max extension of NDD beyond drain OD(except NDD edge interact POLY) == 0.5
    A = NDD INTERACT HVGATE
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B NOT INTERACT HVGATE
    D = NDD TOUCH OUTSIDE EDGE C
    E = EXPAND EDGE D INSIDE BY NDD_E_1 EXTEND BY -NDD_E_1
    E NOT TOUCH OD 
}
NDD.E.1_NLD36G5_GA
0 0 8 Jan 13 20:32:48 2026                     
NDD.E.1_NLD36G5_GA{ @ min and max extension of NDD beyond drain OD(except NDD edge interact POLY) == 0.5
   A = NDD INTERACT NLD36G5_GA_D
   B = EXPAND EDGE A OUTSIDE BY GRID
   C = B INTERACT OD
   D = A NOT TOUCH OUTSIDE EDGE C
   E = EXPAND EDGE D INSIDE BY NDD_E_1_NLD36G5_GA EXTEND BY -NDD_E_1_NLD36G5_GA
   E NOT TOUCH OD
}
NDD.E.2
0 0 5 Jan 13 20:32:48 2026                     
NDD.E.2 { @ min and max extension of PSUB beyond NDD == 0
    A = PSUB INTERACT RNDD
    B = NDD  INTERACT RNDD
    A XOR B
}
NDD.E.3
0 0 5 Jan 13 20:32:48 2026                     
NDD.E.3 { @ min extension of NDD beyond (NP AND OD) for rndd_ga device >= 2
    A = NPOD INTERACT RNDD
    ENC A NDD < NDD_E_3 ABUT <90 SINGULAR REGION
    A NOT NDD 
}
NDD.C.1_NLD36G5_GA
0 0 8 Jan 13 20:32:48 2026                     
NDD.C.1_NLD36G5_GA{ @ min and max clearance from NDD to POLY == 0.7
   A = NDD INTERACT NLD36G5_GA_D
   B = EXPAND EDGE A OUTSIDE BY GRID
   C = B INTERACT OD
   D = NDD TOUCH OUTSIDE EDGE C
   E = EXPAND EDGE D OUTSIDE BY NDD_C_1_NLD36G5_GA
   E NOT TOUCH POLY
}
NDD.O.1_NLD12G5A_NBL
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NLD12G5A_NBL { @ min and max overlap of NDD and POLY == 0.7
      INT NDD NLD12G5A_NBL_GATE < NDD_O_1_NLD12G5A_NBL ABUT <90 SINGULAR REGION
      A =  NDD AND NLD12G5A_NBL_GATE
      SIZE A BY NDD_O_1_NLD12G5A_NBL/2 UNDEROVER
}
NDD.O.1_NLD16G5A_NBL
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NLD16G5A_NBL { @ min and max overlap of NDD and POLY == 0.4
      INT NDD NLD16G5A_NBL_GATE < NDD_O_1_NLD16G5A_NBL ABUT <90 SINGULAR REGION
      A =  NDD AND NLD16G5A_NBL_GATE
      SIZE A BY NDD_O_1_NLD16G5A_NBL/2 UNDEROVER
}
NDD.O.1_NLD20G5A_NBL
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NLD20G5A_NBL { @ min and max overlap of NDD and POLY == 0.4
      INT NDD NLD20G5A_NBL_GATE < NDD_O_1_NLD20G5A_NBL ABUT <90 SINGULAR REGION
      A =  NDD AND NLD20G5A_NBL_GATE
      SIZE A BY NDD_O_1_NLD20G5A_NBL/2 UNDEROVER
}
NDD.O.1_NLD24G5_NBL
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NLD24G5_NBL { @ min and max overlap of NDD and POLY == 0.3
      INT NDD NLD24G5_NBL_GATE < NDD_O_1_NLD24G5_NBL ABUT <90 SINGULAR REGION
      A =  NDD AND NLD24G5_NBL_GATE
      SIZE A BY NDD_O_1_NLD24G5_NBL/2 UNDEROVER
}
NDD.O.1_NLD12G5_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NLD12G5_FULLY_ISO { @ min and max overlap of NDD and POLY == 0.7
      INT NDD NLD12G5_FULLY_ISO_GATE < NDD_O_1_NLD12G5_FULLY_ISO ABUT <90 SINGULAR REGION
      A =  NDD AND NLD12G5_FULLY_ISO_GATE
      SIZE A BY NDD_O_1_NLD12G5_FULLY_ISO/2 UNDEROVER
}
NDD.O.1_NLD12G5_HP_NBL
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NLD12G5_HP_NBL { @ min and max overlap of NDD and POLY == 0.6
      INT NDD NLD12G5_HP_NBL_GATE < NDD_O_1_NLD12G5_HP_NBL ABUT <90 SINGULAR REGION
      A =  NDD AND NLD12G5_HP_NBL_GATE
      SIZE A BY NDD_O_1_NLD12G5_HP_NBL/2 UNDEROVER
}
NDD.O.1_NLD12G5_HP_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NLD12G5_HP_FULLY_ISO { @ min and max overlap of NDD and POLY == 0.6
      INT NDD NLD12G5_HP_FULLY_ISO_GATE < NDD_O_1_NLD12G5_HP_FULLY_ISO ABUT <90 SINGULAR REGION
      A =  NDD AND NLD12G5_HP_FULLY_ISO_GATE
      SIZE A BY NDD_O_1_NLD12G5_HP_FULLY_ISO/2 UNDEROVER
}
NDD.O.1_NLD16G5_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NLD16G5_FULLY_ISO { @ min and max overlap of NDD and POLY == 0.8
      INT NDD NLD16G5_FULLY_ISO_GATE < NDD_O_1_NLD16G5_FULLY_ISO ABUT <90 SINGULAR REGION
      A =  NDD AND NLD16G5_FULLY_ISO_GATE
      SIZE A BY NDD_O_1_NLD16G5_FULLY_ISO/2 UNDEROVER
}
NDD.O.1_NLD20G5_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NLD20G5_FULLY_ISO { @ min and max overlap of NDD and POLY == 0.8
      INT NDD NLD20G5_FULLY_ISO_GATE < NDD_O_1_NLD20G5_FULLY_ISO ABUT <90 SINGULAR REGION
      A =  NDD AND NLD20G5_FULLY_ISO_GATE
      SIZE A BY NDD_O_1_NLD20G5_FULLY_ISO/2 UNDEROVER
}
NDD.O.1_NSW28BVG5_GA_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NSW28BVG5_GA_FULLY_ISO { @ min and max overlap of NDD and POLY == 0.6
      INT NDD NSW28BVG5_GA_FULLY_ISO_GATE < NDD_O_1_NSW28BVG5_GA_FULLY_ISO ABUT <90 SINGULAR REGION
      A =  NDD AND NSW28BVG5_GA_FULLY_ISO_GATE
      SIZE A BY NDD_O_1_NSW28BVG5_GA_FULLY_ISO/2 UNDEROVER
}
NDD.O.1_NSW28BVG5_GA_NBT_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NSW28BVG5_GA_NBT_FULLY_ISO { @ min and max overlap of NDD and POLY == 0.9
      INT NDD NSW28BVG5_GA_NBT_FULLY_ISO_GATE < NDD_O_1_NSW28BVG5_GA_NBT_FULLY_ISO ABUT <90 SINGULAR REGION
      A =  NDD AND NSW28BVG5_GA_NBT_FULLY_ISO_GATE
      SIZE A BY NDD_O_1_NSW28BVG5_GA_NBT_FULLY_ISO/2 UNDEROVER
}
NDD.O.1_NSW40BVG5_GA_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NSW40BVG5_GA_FULLY_ISO { @ min and max overlap of NDD and POLY == 0.8
      INT NDD NSW40BVG5_GA_FULLY_ISO_GATE < NDD_O_1_NSW40BVG5_GA_FULLY_ISO ABUT <90 SINGULAR REGION
      A =  NDD AND NSW40BVG5_GA_FULLY_ISO_GATE
      SIZE A BY NDD_O_1_NSW40BVG5_GA_FULLY_ISO/2 UNDEROVER
}
NDD.O.1_NLD12G2_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NLD12G2_FULLY_ISO { @ min and max overlap of NDD and POLY == 0.6
      INT NDD NLD12G2_FULLY_ISO_GATE < NDD_O_1_NLD12G2_FULLY_ISO ABUT <90 SINGULAR REGION
      A =  NDD AND NLD12G2_FULLY_ISO_GATE
      SIZE A BY NDD_O_1_NLD12G2_FULLY_ISO/2 UNDEROVER
}
NDD.O.1_NA12G2_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
NDD.O.1_NA12G2_FULLY_ISO { @ min and max overlap of NDD and POLY == 0.6
      INT NDD NA12G2_FULLY_ISO_GATE < NDD_O_1_NA12G2_FULLY_ISO ABUT <90 SINGULAR REGION
      A =  NDD AND NA12G2_FULLY_ISO_GATE
      SIZE A BY NDD_O_1_NA12G2_FULLY_ISO/2 UNDEROVER
}
OD2.W.1
0 0 3 Jan 13 20:32:48 2026                     
OD2.W.1 { @ Minimum width of OD2 >= 0.6 um
  INT OD2 < OD2_W_1 ABUT < 90 SINGULAR REGION
}
OD2.E.1
0 0 5 Jan 13 20:32:48 2026                     
OD2.E.1 { @ Minimum extension of an OD2 region beyond an {active OD OR Gate} region>=0.32um
  CHECK_EDGE = ENC [DACTG] OD2 < 0.32 ABUT < 90 SINGULAR 
  CHECK_EDGE NOT COIN OUTSIDE EDGE DSTP 
  OD2 INSIDE DACTG		// OD2 totally inside OD
}
OD2.S.1.5V
0 0 5 Jan 13 20:32:48 2026                     
OD2.S.1.5V { @ For four well process 1.5V/3.3V C018LV, 1.5V/2.5V C018LV, 1.8V/3.3V
        	@ C018LP, 1.8V/5.0V C018G/LP, minimum space between two OD2 regions.
                @ Merge if the space is less than 0.86um.
  EXT OD2 < 0.86 SINGULAR ABUT <90 REGION
}
OD2.C.1
0 0 4 Jan 13 20:32:48 2026                     
OD2.C.1 { @ Minimum clearance between OD region and an OD2 region>=0.32um
  EXT OD2 NACT < 0.32 SINGULAR ABUT <90 REGION
  EXT OD2 PACT < 0.32 SINGULAR ABUT <90 REGION
}
OD2.C.2
0 0 5 Jan 13 20:32:48 2026                     
OD2.C.2 { @ Minimum clearance between OD2 region and {1.5V or 1.8V} transistor gate
          @ poly>= 0.4um
  A = OD2 INSIDE EDGE DACT
  EXT A GATE_W < 0.40 ABUT <90 REGION
}
OD2.C.3
0 0 3 Jan 13 20:32:48 2026                     
OD2.C.3 { @ Minimum clearance from OD2 to PSUB >= 0.6
  EXT OD2 PSUB < OD2_C_3 ABUT < 90 SINGULAR REGION
}
OD2.E.2
0 0 6 Jan 13 20:32:48 2026                     
OD2.E.2 { @ Minimum extension of OD2 region beyond {2.5V or 3.3V or 5V} transistor
          @ gate poly in the source/drain OD direction OD2 cut poly GATE is not
          @ allowed. >=0.4um
  ENC GATE_W OD2_BEDGE < 0.40 ABUT < 90 REGION 
  ALL_GATE CUT OD2    
}
OD2.E.4.5V
0 0 7 Jan 13 20:32:48 2026                     
OD2.E.4.5V { @ For four well process 1.5V/3.3V C018LV, 1.5V/2.5V C018LV, 1.8V/3.3V
             @ C018LP, 1.8V/5.0V C018G/LP, minimum extension of an OD2 region
             @ beyond an NW region>=0.86um. Align if space is less than 0.86um
  X = 5V_FGD_PGATE OR 5V_NGD_PGATE
  A = NWEL NOT INTERACT X
  ENC A OD2 < 0.86 ABUT>0<90 SINGULAR REGION
}
OD2.E.5
0 0 3 Jan 13 20:32:48 2026                     
OD2.E.5 { @ Minimum extension of OD2 region beyond VARDMY region >= 0.44
  ENC VARDMY OD2 < OD2_E_5 ABUT < 90 SINGULAR REGION
}
OD2.C.4.5V
0 0 6 Jan 13 20:32:48 2026                     
OD2.C.4.5V { @ For four well process 1.5V/3.3V C018LV, 1.5V/2.5V C018LV, 1.8V/3.3V
             @ C018LP, 1.8V/5.0V C018G/LP>=0.86um, minimum clearance between an OD2 region
             @ and an NW region. Align if space is less than 0.86um
  EXT NWEL OD2 < 0.86 ABUT>0<90 SINGULAR REGION
  ENC OD2 NWEL < 0.86 ABUT>0<90 SINGULAR REGION
}
OD2.O.1.5V
0 0 4 Jan 13 20:32:48 2026                     
OD2.O.1.5V { @ For four well process 1.5V/3.3V C018LV, 1.5V/2.5V C018LV, 1.8V/3.3V
             @ C018LP, 1.8V/5.0V C018G/LP>=0.86um minimum overlap between OD2 and NWEL >= 0.86um
  INT NWEL OD2 < 0.86 ABUT>0<90 SINGULAR MEASURE COINCIDENT REGION
}
OD2.O.2
0 0 4 Jan 13 20:32:48 2026                     
OD2.O.2 { @ Minimum overlap between (NP NOT NW) and OD2 (butted is allowed) >= 0.44
  A = NP NOT NWEL
  INT A OD2 < OD2_O_2 ABUT >0<90 SINGULAR REGION
}
OD2.O.3
0 0 4 Jan 13 20:32:48 2026                     
OD2.O.3 { @ Minimum overlap between (PP AND NW) and OD2 (butted is allowed) >= 0.44
  A = PP AND NWEL
  INT A OD2 < OD2_O_3 ABUT >0<90 SINGULAR REGION
}
OD2.R.1
0 0 4 Jan 13 20:32:48 2026                     
OD2.R.1 { @ {(DMP2V OR DMN2V) CUT OD2} is not allowed
  DMP2V CUT OD2
  DMN2V CUT OD2
}
ROX.W.1
0 0 4 Jan 13 20:32:48 2026                     
ROX.W.1 { @ min width of ROX >= 0.7
    A = ROX NOT INTERACT PLD12G2A_BL_GATE
    INT A < ROX_W_1 ABUT < 90 SINGULAR REGION 
}
ROX.S.1
0 0 4 Jan 13 20:32:48 2026                     
ROX.S.1 { @ min space between two ROX regions >= 0.66
    A = ROX NOT INTERACT PLD12G2A_BL_GATE
    EXT A < ROX_S_1 ABUT < 90 SINGULAR REGION 
}
ROX.R.1
0 0 5 Jan 13 20:32:48 2026                     
ROX.R.1 { @ (((PO OR OD) OR ((PO OR OD) AND OD2) OR HVNW) NOT HVDMY) overlap with (ROX OR NDD OR PDD OR PDD2 OR HVPB OR HVPB2 OR HVNB) is not allowd .
    A = ((POLY OR OD) OR HVNW) NOT HVDMY
    B = (((((ROX OR NDD) OR PDD) OR HVPB) OR HVPB2) OR PDD2) OR HVNB
	A AND B
}
ROX.E.1_NLD12G5A_NBL
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NLD12G5A_NBL { @ min and max extension of ROX beyond POLY in channel length direction == 0.5
      A = ROX INTERACT NLD12G5A_NBL_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NLD12G5A_NBL_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NLD12G5A_NBL
      E NOT TOUCH NLD12G5A_NBL_GATE
}
ROX.E.1_NLD16G5A_NBL
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NLD16G5A_NBL { @ min and max extension of ROX beyond POLY in channel length direction == 0.4
      A = ROX INTERACT NLD16G5A_NBL_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NLD16G5A_NBL_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NLD16G5A_NBL
      E NOT TOUCH NLD16G5A_NBL_GATE
}
ROX.E.1_NLD20G5A_NBL
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NLD20G5A_NBL { @ min and max extension of ROX beyond POLY in channel length direction == 0.5
      A = ROX INTERACT NLD20G5A_NBL_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NLD20G5A_NBL_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NLD20G5A_NBL
      E NOT TOUCH NLD20G5A_NBL_GATE
}
ROX.E.1_NLD24G5_NBL
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NLD24G5_NBL { @ min and max extension of ROX beyond POLY in channel length direction == 0.7
      A = ROX INTERACT NLD24G5_NBL_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NLD24G5_NBL_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NLD24G5_NBL
      E NOT TOUCH NLD24G5_NBL_GATE
}
ROX.E.1_NLD12G5_FULLY_ISO
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NLD12G5_FULLY_ISO { @ min and max extension of ROX beyond POLY in channel length direction == 0.5
      A = ROX INTERACT NLD12G5_FULLY_ISO_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NLD12G5_FULLY_ISO_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NLD12G5_FULLY_ISO
      E NOT TOUCH NLD12G5_FULLY_ISO_GATE
}
ROX.E.1_NLD12G5_HP_NBL
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NLD12G5_HP_NBL { @ min and max extension of ROX beyond POLY in channel length direction == 0.3
      A = ROX INTERACT NLD12G5_HP_NBL_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NLD12G5_HP_NBL_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NLD12G5_HP_NBL
      E NOT TOUCH NLD12G5_HP_NBL_GATE
}
ROX.E.1_NLD12G5_HP_FULLY_ISO
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NLD12G5_HP_FULLY_ISO { @ min and max extension of ROX beyond POLY in channel length direction == 0.3
      A = ROX INTERACT NLD12G5_HP_FULLY_ISO_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NLD12G5_HP_FULLY_ISO_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NLD12G5_HP_FULLY_ISO
      E NOT TOUCH NLD12G5_HP_FULLY_ISO_GATE
}
ROX.E.1_NLD16G5_FULLY_ISO
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NLD16G5_FULLY_ISO { @ min and max extension of ROX beyond POLY in channel length direction == 0.6
      A = ROX INTERACT NLD16G5_FULLY_ISO_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NLD16G5_FULLY_ISO_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NLD16G5_FULLY_ISO
      E NOT TOUCH NLD16G5_FULLY_ISO_GATE
}
ROX.E.1_NLD20G5_FULLY_ISO
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NLD20G5_FULLY_ISO { @ min and max extension of ROX beyond POLY in channel length direction == 0.8
      A = ROX INTERACT NLD20G5_FULLY_ISO_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NLD20G5_FULLY_ISO_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NLD20G5_FULLY_ISO
      E NOT TOUCH NLD20G5_FULLY_ISO_GATE
}
ROX.E.1_PA12G5A_BL
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_PA12G5A_BL { @ min and max extension of ROX beyond POLY in channel length direction == 0.3
      A = ROX INTERACT PA12G5A_BL_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT OD) NOT INTERACT POLY
      A NOT INTERACT C
      PA12G5A_BL_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_PA12G5A_BL
      E NOT TOUCH PA12G5A_BL_GATE
}
ROX.E.1_PA16G5A_BL
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_PA16G5A_BL { @ min and max extension of ROX beyond POLY in channel length direction == 0.4
      A = ROX INTERACT PA16G5A_BL_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT OD) NOT INTERACT POLY
      A NOT INTERACT C
      PA16G5A_BL_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_PA16G5A_BL
      E NOT TOUCH PA16G5A_BL_GATE
}
ROX.E.1_PA20G5A_BL
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_PA20G5A_BL { @ min and max extension of ROX beyond POLY in channel length direction == 0.4
      A = ROX INTERACT PA20G5A_BL_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT OD) NOT INTERACT POLY
      A NOT INTERACT C
      PA20G5A_BL_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_PA20G5A_BL
      E NOT TOUCH PA20G5A_BL_GATE
}
ROX.E.1_PA29G5A_BL
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_PA29G5A_BL { @ min and max extension of ROX beyond POLY in channel length direction == 0.8
      A = ROX INTERACT PA29G5A_BL_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT OD) NOT INTERACT POLY
      A NOT INTERACT C
      PA29G5A_BL_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_PA29G5A_BL
      E NOT TOUCH PA29G5A_BL_GATE
}
ROX.E.1_NSW28BVG5_GA_FULLY_ISO
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NSW28BVG5_GA_FULLY_ISO { @ min and max extension of ROX beyond POLY in channel length direction == 0.4
      A = ROX INTERACT NSW28BVG5_GA_FULLY_ISO_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NSW28BVG5_GA_FULLY_ISO_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NSW28BVG5_GA_FULLY_ISO
      E NOT TOUCH NSW28BVG5_GA_FULLY_ISO_GATE
}
ROX.E.1_NSW28BVG5_GA_NBT_FULLY_ISO
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NSW28BVG5_GA_NBT_FULLY_ISO { @ min and max extension of ROX beyond POLY in channel length direction == 0.6
      A = ROX INTERACT NSW28BVG5_GA_NBT_FULLY_ISO_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NSW28BVG5_GA_NBT_FULLY_ISO_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NSW28BVG5_GA_NBT_FULLY_ISO
      E NOT TOUCH NSW28BVG5_GA_NBT_FULLY_ISO_GATE
}
ROX.E.1_NSW40BVG5_GA_FULLY_ISO
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NSW40BVG5_GA_FULLY_ISO { @ min and max extension of ROX beyond POLY in channel length direction == 0.7
      A = ROX INTERACT NSW40BVG5_GA_FULLY_ISO_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NSW40BVG5_GA_FULLY_ISO_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NSW40BVG5_GA_FULLY_ISO
      E NOT TOUCH NSW40BVG5_GA_FULLY_ISO_GATE
}
ROX.E.1_NLD36G5_GA
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NLD36G5_GA { @ min and max extension of ROX beyond POLY in channel length direction == 1.4
      A = ROX INTERACT NLD36G5_GA_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NLD36G5_GA_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NLD36G5_GA
      E NOT TOUCH NLD36G5_GA_GATE
}
ROX.E.1_NLD12G2_FULLY_ISO
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NLD12G2_FULLY_ISO { @ min and max extension of ROX beyond POLY in channel length direction == 0.3
      A = ROX INTERACT NLD12G2_FULLY_ISO_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NLD12G2_FULLY_ISO_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NLD12G2_FULLY_ISO
      E NOT TOUCH NLD12G2_FULLY_ISO_GATE
}
ROX.E.1_NA12G2_FULLY_ISO
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_NA12G2_FULLY_ISO { @ min and max extension of ROX beyond POLY in channel length direction == 0.4
      A = ROX INTERACT NA12G2_FULLY_ISO_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT NDD) NOT INTERACT POLY 
      A NOT INTERACT C
      NA12G2_FULLY_ISO_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_NA12G2_FULLY_ISO
      E NOT TOUCH NA12G2_FULLY_ISO_GATE
}
ROX.E.1_PLD12G2A_BL
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_PLD12G2A_BL { @ min and max extension of ROX beyond POLY in channel length direction == 0.3
      A = ROX INTERACT PLD12G2A_BL_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT OD) NOT INTERACT POLY
      A NOT INTERACT C
      PLD12G2A_BL_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_PLD12G2A_BL
      E NOT TOUCH PLD12G2A_BL_GATE
}
ROX.E.1_PA12G2A_BL
0 0 10 Jan 13 20:32:48 2026                    
ROX.E.1_PA12G2A_BL { @ min and max extension of ROX beyond POLY in channel length direction == 0.4
      A = ROX INTERACT PA12G2A_BL_GATE
      B = EXPAND EDGE A OUTSIDE BY GRID
      C = (B INTERACT OD) NOT INTERACT POLY
      A NOT INTERACT C
      PA12G2A_BL_GATE NOT INTERACT ROX
      D = ROX TOUCH OUTSIDE EDGE C
      E = EXPAND EDGE D INSIDE BY ROX_E_1_PA12G2A_BL
      E NOT TOUCH PA12G2A_BL_GATE
}
ROX.E.1_NLD20G5_GB
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.1_NLD20G5_GB { @ min and max extension of ROX beyond PO in channel length direction ==0.8
	NLD20G5_GB_GATE NOT INTERACT ROX
	A1 = ROX INTERACT NLD20G5_GB_GATE
	A = (A1 INSIDE EDGE OD) NOT INSIDE EDGE NLD20G5_GB_GATE
	C = EXPAND EDGE A INSIDE BY ROX_E_1_NLD20G5_GB
	C NOT TOUCH POLY
}
ROX.E.1_NA24G3_DEP_GB
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.1_NA24G3_DEP_GB { @ min and max extension of ROX beyond PO in channel length direction ==1.8
	NA24G3_DEP_GB_GATE NOT INTERACT ROX
	A1 = ROX INTERACT NA24G3_DEP_GB_GATE
	A = (A1 INSIDE EDGE OD) NOT INSIDE EDGE NA24G3_DEP_GB_GATE
	C = EXPAND EDGE A INSIDE BY ROX_E_1_NA24G3_DEP_GB
	C NOT TOUCH POLY
}
ROX.E.1_NLD24G5_GB
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.1_NLD24G5_GB { @ min and max extension of ROX beyond PO in channel length direction ==0.9
	NLD24G5_GB_GATE NOT INTERACT ROX
	A1 = ROX INTERACT NLD24G5_GB_GATE
	A = (A1 INSIDE EDGE OD) NOT INSIDE EDGE NLD24G5_GB_GATE
	C = EXPAND EDGE A INSIDE BY ROX_E_1_NLD24G5_GB
	C NOT TOUCH POLY
}
ROX.E.1_NA45G3_DEP_GB
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.1_NA45G3_DEP_GB { @ min and max extension of ROX beyond PO in channel length direction ==3.2
	NA45G3_DEP_GB_GATE NOT INTERACT ROX
	A1 = ROX INTERACT NA45G3_DEP_GB_GATE
	A = (A1 INSIDE EDGE OD) NOT INSIDE EDGE NA45G3_DEP_GB_GATE
	C = EXPAND EDGE A INSIDE BY ROX_E_1_NA45G3_DEP_GB
	C NOT TOUCH POLY
}
ROX.E.1_NA45G5_GB
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.1_NA45G5_GB { @ min and max extension of ROX beyond PO in channel length direction ==2.5
	NA45G5_GB_GATE NOT INTERACT ROX
	A1 = ROX INTERACT NA45G5_GB_GATE
	A = (A1 INSIDE EDGE OD) NOT INSIDE EDGE NA45G5_GB_GATE
	C = EXPAND EDGE A INSIDE BY ROX_E_1_NA45G5_GB
	C NOT TOUCH POLY
}
ROX.E.1_NLD36G5_GB
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.1_NLD36G5_GB { @ min and max extension of ROX beyond PO in channel length direction ==1.4
	NLD36G5_GB_GATE NOT INTERACT ROX
	A1 = ROX INTERACT NLD36G5_GB_GATE
	A = (A1 INSIDE EDGE OD) NOT INSIDE EDGE NLD36G5_GB_GATE
	C = EXPAND EDGE A INSIDE BY ROX_E_1_NLD36G5_GB
	C NOT TOUCH POLY
}
ROX.E.1_NLD45G5_GB
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.1_NLD45G5_GB { @ min and max extension of ROX beyond PO in channel length direction ==1.7
	NLD45G5_GB_GATE NOT INTERACT ROX
	A1 = ROX INTERACT NLD45G5_GB_GATE
	A = (A1 INSIDE EDGE OD) NOT INSIDE EDGE NLD45G5_GB_GATE
	C = EXPAND EDGE A INSIDE BY ROX_E_1_NLD45G5_GB
	C NOT TOUCH POLY
}
ROX.E.1_NLD55G5_GB
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.1_NLD55G5_GB { @ min and max extension of ROX beyond PO in channel length direction ==2.7
	NLD55G5_GB_GATE NOT INTERACT ROX
	A1 = ROX INTERACT NLD55G5_GB_GATE
	A = (A1 INSIDE EDGE OD) NOT INSIDE EDGE NLD55G5_GB_GATE
	C = EXPAND EDGE A INSIDE BY ROX_E_1_NLD55G5_GB
	C NOT TOUCH POLY
}
ROX.E.1_NLD65G5_GB
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.1_NLD65G5_GB { @ min and max extension of ROX beyond PO in channel length direction ==3.2
	NLD65G5_GB_GATE NOT INTERACT ROX
	A1 = ROX INTERACT NLD65G5_GB_GATE
	A = (A1 INSIDE EDGE OD) NOT INSIDE EDGE NLD65G5_GB_GATE
	C = EXPAND EDGE A INSIDE BY ROX_E_1_NLD65G5_GB
	C NOT TOUCH POLY
}
ROX.E.1_NA65G3_DEP_GB
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.1_NA65G3_DEP_GB { @ min and max extension of ROX beyond PO in channel length direction ==4.2
	NA65G3_DEP_GB_GATE NOT INTERACT ROX
	A1 = ROX INTERACT NA65G3_DEP_GB_GATE
	A = (A1 INSIDE EDGE OD) NOT INSIDE EDGE NA65G3_DEP_GB_GATE
	C = EXPAND EDGE A INSIDE BY ROX_E_1_NA65G3_DEP_GB
	C NOT TOUCH POLY
}
ROX.E.1_NA70G5_GB
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.1_NA70G5_GB { @ min and max extension of ROX beyond PO in channel length direction ==4.2
	NA70G5_GB_GATE NOT INTERACT ROX
	A1 = ROX INTERACT NA70G5_GB_GATE
	A = (A1 INSIDE EDGE OD) NOT INSIDE EDGE NA70G5_GB_GATE
	C = EXPAND EDGE A INSIDE BY ROX_E_1_NA70G5_GB
	C NOT TOUCH POLY
}
ROX.E.1_NSW50BVG5_GB
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.1_NSW50BVG5_GB { @ min and max extension of ROX beyond PO in channel length direction ==1.4
	NSW50BVG5_GB_GATE NOT INTERACT ROX
	A1 = ROX INTERACT NSW50BVG5_GB_GATE
	A = (A1 INSIDE EDGE OD) NOT INSIDE EDGE NSW50BVG5_GB_GATE
	C = EXPAND EDGE A INSIDE BY ROX_E_1_NSW50BVG5_GB
	C NOT TOUCH POLY
}
ROX.E.1_HVMOS_PA45G5
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.1_HVMOS_PA45G5 { @ min and max extension of ROX beyond PO in channel length direction ==0.8
	PA45G5_GATE NOT INTERACT ROX
	A = (ROX INSIDE EDGE PA45G5_OD) NOT INSIDE EDGE OD
	B = EXPAND EDGE A INSIDE BY ROX_E_1_PA45G5
	B NOT TOUCH POLY
}
ROX.E.1_HVMOS_PA55G5
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.1_HVMOS_PA55G5 { @ min and max extension of ROX beyond PO in channel length direction ==1.3
	PA55G5_GATE NOT INTERACT ROX
	A = (ROX INSIDE EDGE PA55G5_OD) NOT INSIDE EDGE OD
	B = EXPAND EDGE A INSIDE BY ROX_E_1_PA55G5
	B NOT TOUCH POLY
}
ROX.E.1_HVMOS_PA70G5
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.1_HVMOS_PA70G5 { @ min and max extension of ROX beyond PO in channel length direction ==2.1
	PA70G5_GATE NOT INTERACT ROX
	A = (ROX INSIDE EDGE PA70G5_OD) NOT INSIDE EDGE OD
	B = EXPAND EDGE A INSIDE BY ROX_E_1_PA70G5
	B NOT TOUCH POLY
}
ROX.E.2A
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.2A { @ min extension of ROX beyond OD in channel width direction >= 0.8
    A = (ROX AND ALL_HVMOS_OD) AND HVGA
    B = A NOT TOUCH INSIDE EDGE ROX
    C = EXPAND EDGE B OUTSIDE BY ROX_E_2A
    D = C OR A
    D NOT ROX
}
ROX.E.2B
0 0 7 Jan 13 20:32:48 2026                     
ROX.E.2B { @ min extension of ROX beyond OD in channel width direction >= 1.3
    A = (ROX AND ALL_HVMOS_OD) AND HVGB
    B = A NOT TOUCH INSIDE EDGE ROX
    C = EXPAND EDGE B OUTSIDE BY ROX_E_2B
    D = C OR A
    D NOT ROX
}
ROX.E.3_NLD20G5_GB
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.3_NLD20G5_GB { @ min and max extension of HVNW beyond ROX ==0.7
	A = COPY NLD20G5_GB_CH
	B = HVNW TOUCH EDGE (HVNW INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY ROX_E_3_NLD20G5_GB
	C NOT TOUCH ROX
}
ROX.E.3_NA24G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.3_NA24G3_DEP_GB { @ min and max extension of HVNW beyond ROX ==0.8
	A = COPY NA24G3_DEP_GB_CH
	B = HVNW TOUCH EDGE (HVNW INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY ROX_E_3_NA24G3_DEP_GB
	C NOT TOUCH ROX
}
ROX.E.3_NLD24G5_GB
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.3_NLD24G5_GB { @ min and max extension of HVNW beyond ROX ==0.8
	A = COPY NLD24G5_GB_CH
	B = HVNW TOUCH EDGE (HVNW INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY ROX_E_3_NLD24G5_GB
	C NOT TOUCH ROX
}
ROX.E.3_NA45G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.3_NA45G3_DEP_GB { @ min and max extension of HVNW beyond ROX ==0.8
	A = COPY NA45G3_DEP_GB_CH
	B = HVNW TOUCH EDGE (HVNW INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY ROX_E_3_NA45G3_DEP_GB
	C NOT TOUCH ROX
}
ROX.E.3_NA45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.3_NA45G5_GB { @ min and max extension of HVNW beyond ROX ==1.1
	A = COPY NA45G5_GB_CH
	B = HVNW TOUCH EDGE (HVNW INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY ROX_E_3_NA45G5_GB
	C NOT TOUCH ROX
}
ROX.E.3_NLD36G5_GB
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.3_NLD36G5_GB { @ min and max extension of HVNW beyond ROX ==1.1
	A = COPY NLD36G5_GB_CH
	B = HVNW TOUCH EDGE (HVNW INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY ROX_E_3_NLD36G5_GB
	C NOT TOUCH ROX
}
ROX.E.3_NLD45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.3_NLD45G5_GB { @ min and max extension of HVNW beyond ROX ==1
	A = COPY NLD45G5_GB_CH
	B = HVNW TOUCH EDGE (HVNW INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY ROX_E_3_NLD45G5_GB
	C NOT TOUCH ROX
}
ROX.E.3_NLD55G5_GB
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.3_NLD55G5_GB { @ min and max extension of HVNW beyond ROX ==1
	A = COPY NLD55G5_GB_CH
	B = HVNW TOUCH EDGE (HVNW INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY ROX_E_3_NLD55G5_GB
	C NOT TOUCH ROX
}
ROX.E.3_NLD65G5_GB
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.3_NLD65G5_GB { @ min and max extension of HVNW beyond ROX ==0.8
	A = COPY NLD65G5_GB_CH
	B = HVNW TOUCH EDGE (HVNW INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY ROX_E_3_NLD65G5_GB
	C NOT TOUCH ROX
}
ROX.E.3_NA65G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.3_NA65G3_DEP_GB { @ min and max extension of HVNW beyond ROX ==0.8
	A = COPY NA65G3_DEP_GB_CH
	B = HVNW TOUCH EDGE (HVNW INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY ROX_E_3_NA65G3_DEP_GB
	C NOT TOUCH ROX
}
ROX.E.3_NA70G5_GB
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.3_NA70G5_GB { @ min and max extension of HVNW beyond ROX ==0.7
	A = COPY NA70G5_GB_CH
	B = HVNW TOUCH EDGE (HVNW INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY ROX_E_3_NA70G5_GB
	C NOT TOUCH ROX
}
ROX.E.3_NSW50BVG5_GB
0 0 6 Jan 13 20:32:48 2026                     
ROX.E.3_NSW50BVG5_GB { @ min and max extension of HVNW beyond ROX ==1.1
	A = COPY NSW50BVG5_GB_CH
	B = HVNW TOUCH EDGE (HVNW INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY ROX_E_3_NSW50BVG5_GB
	C NOT TOUCH ROX
}
HVPB.W.1
0 0 4 Jan 13 20:32:48 2026                     
HVPB.W.1 {@ Minimum dimension of a HVPB region except Pb/HVNWNBL/HVPW GB.	>= 1.4 um
	A = HVPB NOT INTERACT ((((BJT_PBHVNWNBLHVPW_C OR NSW28BVG5_GA_FULLY_ISO_GATE) OR NSW40BVG5_GA_FULLY_ISO_GATE) OR NLD12G5_HP_NBL_GATE) OR NLD12G5_HP_FULLY_ISO_GATE)
     INT A < HVPB_W_1 ABUT < 90 SINGULAR REGION
}
HVPB.S.1
0 0 3 Jan 13 20:32:48 2026                     
HVPB.S.1 { @ Minimum space of HVPB regions>= 0.6
     EXT HVPB < HVPB_S_1 ABUT < 90 SINGULAR REGION
}
HVPB.C.1
0 0 5 Jan 13 20:32:48 2026                     
HVPB.C.1 { @ min and max clearance from HVPB to N+OD ring for HVPB resistor= 1.5
    A = HVPB INTERACT RHVPB
    B = SIZE A BY HVPB_C_1
    B XOR NPOD_PICK_H_RHVPB
}
HVPB.E.1
0 0 7 Jan 13 20:32:48 2026                     
HVPB.E.1 { @ min and max extension of HVPB beyond P+OD == 1
    A = (DIO_PHVPBHVNWNBL_M OR DIO_PHVPBHVNW_M) OR DIO_PHVPBHVNWNBL_GB_M  
    B = OD INTERACT A
    C = HVPB INTERACT A
    D = SIZE B BY HVPB_E_1
    C XOR D 
}
HVPB.E.2
0 0 10 Jan 13 20:32:48 2026                    
HVPB.E.2 { @ min and max extension of HVPB beyond(channel OD or Bulk OD) in channel width direction == 0.5
    A = HVNGATE NOT NLD24G5_NBL_GATE
    B = HVPB INTERACT A
    C = OD INTERACT A
    D = B AND C
    E = D COIN INSIDE EDGE OD
    F = EXPAND EDGE E OUTSIDE BY HVPB_E_2
    G = D OR F
    G XOR B 
}
HVPB.E.3
0 0 9 Jan 13 20:32:48 2026                     
HVPB.E.3 { @ min and max extension of HVPB beyond(channel OD or Bulk OD) in channel width direction == 1
    B = HVPB INTERACT NLD24G5_NBL_GATE
    C = OD INTERACT NLD24G5_NBL_GATE
    D = B AND C
    E = D COIN INSIDE EDGE OD
    F = EXPAND EDGE E OUTSIDE BY HVPB_E_3
    G = D OR F
    G XOR B
}
HVPB.E.4
0 0 6 Jan 13 20:32:48 2026                     
HVPB.E.4 { @ min extension of HVNW beyond (HVPB inside HVNW) (both layer are outside (HV6DMY OR HV8DMY)) >= 2
    A = HV6DMY OR HV8DMY
    B = (HVNW OUTSIDE A) NOT INTERACT (((BJT_PBHVNWPSUB_B OR BJT_PBHVNWPSUB_GB_B) OR BJT_PBHVNWPSUB_GB_BGR8_B) OR NLD12G5_HP_FULLY_ISO_GATE)
    C = (HVPB INSIDE HVNW) OUTSIDE A
    ENC C B < HVPB_E_4 ABUT <90 SINGULAR REGION   
}
HVPB.E.5A
0 0 6 Jan 13 20:32:48 2026                     
HVPB.E.5A { @ min extension of HVNW beyond (HVPB INSIDE HVNW) (both layer are inside (HV6DMY OR HV8DMY)) >= 1.5
    A = HV6DMY OR HV8DMY
    B = HVNW INSIDE A
    C = (HVPB INSIDE HVNW) INSIDE A
    ENC C B < HVPB_E_5A ABUT <90 SINGULAR REGION
}
HVPB.E.5B
0 0 6 Jan 13 20:32:48 2026                     
HVPB.E.5B { @ min extension of HVNW beyond (HVPB INSIDE HVNW) (both layer are inside HV7DMY) >= 2
    A = COPY HV7DMY
    B = HVNW INSIDE A
    C = (HVPB INSIDE HVNW) INSIDE A
    ENC C B < HVPB_E_5B ABUT <90 SINGULAR REGION
}
HVPB.E.4.1
0 0 6 Jan 13 20:32:48 2026                     
HVPB.E.4.1 { @ Minimum extension of HVNW beyond {HVPB INSIDE HVNW} (both layers are outside {HV6DMY OR HV8DMY})  in channel width direction for Group1
    NBL_ISO_SWR_GP1_H_4 = NBL_ISO_H_NLD12G5A_NBL OR NBL_ISO_H_NLD24G5_NBL
    A = (HVPB INSIDE HVNW) INSIDE NBL_ISO_SWR_GP1_H_4
    B = A NOT TOUCH EDGE (A INSIDE EDGE ALL_HVNMOS_OD_M)
    ENC B HVNW < HVPB_E_4_1 ABUT < 90 REGION
}
HVPB.E.5.1
0 0 6 Jan 13 20:32:48 2026                     
HVPB.E.5.1 { @ Minimum extension of HVNW beyond {HVPB INSIDE HVNW} (both layers are inside {HV6DMY OR HV7DMY OR HV8DMY }) for  in channel width direction for Group1
    NBL_ISO_SWR_GP1_H_5 = (NBL_ISO_H_NLD6G5_SA_NBL OR NBL_ISO_H_NLD6G5_DE_NBL) OR NBL_ISO_H_NLD8G5A_NBL
    A = (HVPB INSIDE HVNW) INSIDE NBL_ISO_SWR_GP1_H_5
       B = A NOT TOUCH EDGE (A INSIDE EDGE ALL_HVNMOS_OD_M)
    ENC B HVNW < HVPB_E_5_1 ABUT < 90 REGION
}
HVPB.O.1
0 0 5 Jan 13 20:32:48 2026                     
HVPB.O.1 { @ min and max overlap of HVPB and POLY == 0.2
    INT POLY HVPB < HVPB_O_1 ABUT <90 SINGULAR REGION
    A = POLY AND HVPB
    SIZE A BY HVPB_O_1/2 UNDEROVER
}
HVPB.R.1
0 0 4 Jan 13 20:32:48 2026                     
HVPB.R.1 { @ (OD NOT POLY) is not allowed to cut HVPB,i.e. (OD NOT PO)has to be completely inside HVPB 
    A = OD NOT POLY
    A CUT HVPB  
}
HVPB.R.2
0 0 3 Jan 13 20:32:48 2026                     
HVPB.R.2{ @ HVPB interact different potential gate poly is not allowed (only for NLDMOS butted source structure).
     INTERACT HVPB POLYc BY NET != 1
}
HVPB2.W.1
0 0 4 Jan 13 20:32:48 2026                     
HVPB2.W.1 { @ Min width of a HVPB2 region >= 1.4 um
   A = HVPB2 NOT INTERACT ((NLD12G2_FULLY_ISO_GATE OR NA12G2_FULLY_ISO_GATE) OR NLD5G2_FULLY_ISO_GATE)
   INT A < HVPB2_W_1 ABUT <90 SINGULAR REGION
}
HVPB2.S.1
0 0 3 Jan 13 20:32:48 2026                     
HVPB2.S.1 { @ Min space between two HVPB2 region >=0.6 um
   EXT HVPB2 < HVPB2_S_1 ABUT <90 SINGULAR REGION
}
HVPB2.R.1
0 0 4 Jan 13 20:32:48 2026                     
HVPB2.R.1 { @ {OD NOT PO} is not allowed to cut HVPB2,i.e. {OD NOT PO} has to be completely inside HVPB2
   A = OD NOT POLY
   A CUT HVPB2
}
HVPB2.E.2_NLD12G2_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPB2.E.2_NLD12G2_FULLY_ISO { @ Min and Max extension of HVPB2 beyond {Channel OD OR Bulk OD} in channel width direction  == 0.5 um
   B = HVPB2 INTERACT NLD12G2_FULLY_ISO_GATE
   C = OD INTERACT NLD12G2_FULLY_ISO_GATE
   D = B AND C 
   E = D COIN INSIDE EDGE OD
   F = EXPAND EDGE E OUTSIDE BY HVPB2_E_2_NLD12G2_FULLY_ISO
   G = D OR F
   G XOR B 
}
HVPB2.E.2_NA12G2_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPB2.E.2_NA12G2_FULLY_ISO { @ Min and Max extension of HVPB2 beyond {Channel OD OR Bulk OD} in channel width direction  == 0.5 um
   B = HVPB2 INTERACT NA12G2_FULLY_ISO_GATE
   C = OD INTERACT NA12G2_FULLY_ISO_GATE
   D = B AND C 
   E = D COIN INSIDE EDGE OD
   F = EXPAND EDGE E OUTSIDE BY HVPB2_E_2_NA12G2_FULLY_ISO
   G = D OR F
   G XOR B 
}
HVPB2.E.2_NLD5G2_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPB2.E.2_NLD5G2_FULLY_ISO { @ Min and Max extension of HVPB2 beyond {Channel OD OR Bulk OD} in channel width direction  == 0.5 um
   B = HVPB2 INTERACT NLD5G2_FULLY_ISO_GATE
   C = OD INTERACT NLD5G2_FULLY_ISO_GATE
   D = B AND C 
   E = D COIN INSIDE EDGE OD
   F = EXPAND EDGE E OUTSIDE BY HVPB2_E_2_NLD5G2_FULLY_ISO
   G = D OR F
   G XOR B 
}
HVPB2.O.1
0 0 5 Jan 13 20:32:48 2026                     
HVPB2.O.1 { @ min and max overlap of HVPB and POLY == 0.2
    INT POLY HVPB2 < HVPB2_O_1 ABUT <90 SINGULAR REGION
    A = POLY AND HVPB2
    SIZE A BY HVPB2_O_1/2 UNDEROVER
}
PO.W.3
1 1 3 Jan 13 20:32:48 2026                     
PO.W.3 { @ Min. POLY width for interconnect, 1.8V NMOS, 1.8V PMOS < 0.18
  INT POLY < 0.18 ABUT < 90 SINGULAR REGION
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
4830 3151
5000 3210
5000 3269
4830 3210
PO.W.1_5V
0 0 4 Jan 13 20:32:48 2026                     
PO.W.1_5V { @ Min. POLY gate length 5.0V pmos < 0.5
A = INT HV_PGATE_W < 0.5 ABUT < 90 REGION
A NOT INTERACT (5V_LowR_PGATE OR 5V_LowR_SLIT_PGATE)
}
PO.W.2_5V
0 0 5 Jan 13 20:32:48 2026                     
PO.W.2_5V { @ Min. POLY gate length 5.0v nmos < 0.6
  A = INT HV_NGATE_W < 0.6 ABUT < 90 REGION
  B = MTP_2T2C AND MCEL
  A NOT INTERACT ((B OR 5V_SLIT_NGATE) OR 5V_LowR_SLIT_NGATE)
}
PO.W.2B_5V
0 0 4 Jan 13 20:32:48 2026                     
PO.W.2B_5V { @ Min. POLY gate length for 5.0v depletion nmos < 2.0
  A = HV_NGATE_W INSIDE EDGE VTDN
  INT A < 2.0 ABUT < 90 REGION
}
PO.W.4
0 0 5 Jan 13 20:32:48 2026                     
PO.W.4 { @ Min. width of a poly region inside NLVT, for the channel length of low Vt 5V NMOS. >=1.6
  LVTOD = NPOD AND NLVT
  LVT_NGATE_W = GATE_W INSIDE EDGE LVTOD
  INT LVT_NGATE_W < 1.6 ABUT < 90 REGION
}
PO.W.5
0 0 4 Jan 13 20:32:48 2026                     
PO.W.5 { @ min width of a PO region inside NLVT, for the channel length of low Vt 5.0V PMOS < 1.6
  A = HV_PGATE_W INSIDE EDGE HVNW
  INT A < 1.6 ABUT < 90 REGION 
}
PO.S.1
0 0 4 Jan 13 20:32:48 2026                     
PO.S.1 { @ Min. POLY space on OD with contact < 0.375
  Y = ALL_GATE COINCIDENT OUTSIDE EDGE ASD1
  EXT Y < 0.375 ABUT < 90 REGION
}
PO.S.2_PO.S.3
2 2 3 Jan 13 20:32:48 2026                     
PO.S.2_PO.S.3 { @ Min. POLY space: on OD w/o contact and interconnect < 0.25
  EXT POLY < 0.25 ABUT < 90  SINGULAR REGION
}
p 1 6
CN ass1nand c 1 0 0 1 0 0 0
4150 3620
4580 3620
4580 3140
4820 3210
4820 3690
4390 3690
p 2 4
5000 3210
5010 3210
5146 3420
5000 3420
PO.C.1
0 0 3 Jan 13 20:32:48 2026                     
PO.C.1 { @ Min. POLY on field space to active < 0.1
  EXT POLY OD < 0.1 ABUT < 89.5 SINGULAR REGION
}
PO.C.2
0 0 3 Jan 13 20:32:48 2026                     
PO.C.2 { @ Min. OD overhang gate < 0.32
  ENC POLY OD < PO_C_2 ABUT < 89.5 SINGULAR REGION
}
PO.C.3
0 0 5 Jan 13 20:32:48 2026                     
PO.C.3 { @ Min. clearance for an (OD not OD2) region to an 5V PO on field oxide >= 0.15 
	A = OD NOT OD2
	B = PO_5V NOT OD
	EXT A B < PO_C_3 ABUT < 90 SINGULAR REGION 
}
PO.C.4
0 0 7 Jan 13 20:32:48 2026                     
PO.C.4 { @ Min. clearance from an (5V OD not OD2) region to an PO on field oxide >= 0.15
	A = OD_5V NOT OD2
	EXT A POLY_ISO < PO_C_4 ABUT > 0 < 90 SINGULAR REGION 
	B = EXT [A] POLY_ISO < 0.001 ABUT == 0
    C = EXPAND EDGE B INSIDE BY 0.001
    C NOT INTERACT ALL_GATE
}
PO.O.1
0 0 3 Jan 13 20:32:48 2026                     
PO.O.1 { @ Min. POLY overhang active < 0.22
   ENC OD POLY < 0.22 ABUT < 89.5 SINGULAR REGION
}
PO.O.2
0 0 3 Jan 13 20:32:48 2026                     
PO.O.2 { @ min overlap of a POLY region extended into fox for NMOS native device >= 0.35
  ENC NTN_OD POLY < 0.35 ABUT < 89.5 SINGULAR REGION
}
PO.R.1B
0 0 3 Jan 13 20:32:48 2026                     
PO.R.1B { @ 45 degree 1.8V gate min. length < 0.21
  INT LVGT < 0.21 ANGLED == 2 OPPOSITE REGION
}
PO.R.2
0 0 14 Jan 13 20:32:48 2026                    
PO.R.2 { @ Max. POLY length between contacts when PO width less than 0.24um > 50
  LONG_PO = AREA ILP1 > 0.18*PO_R_2
  CHECK_PO = LONG_PO INTERACT CO
  CHECK_CO = CO INTERACT CHECK_PO
  CO_A = SIZE CHECK_CO BY PO_R_2 / 2 INSIDE OF CHECK_PO STEP 0.25 
  PO_A = CHECK_PO INTERACT CO_A == 1
  PO_B = CHECK_PO INTERACT CO_A > 1
  CO_B = CO_A INTERACT PO_A
  CO_C = SIZE CO_B BY PO_R_2 / 2 INSIDE OF PO_A STEP 0.25 
  BAD = (PO_A NOT CO_C) OR (PO_B NOT CO_A)
  BAD_EDGE = BAD COIN INSIDE EDGE POLY
  ERROR = INT BAD_EDGE <= 0.24 ABUT < 90 REGION
  CHECK_PO INTERACT ERROR
}
PO.R.6
0 0 5 Jan 13 20:32:48 2026                     
PO.R.6 { @ POLY region is not allowed used for 1.8/5V native NMOS and 5V LVT N/PMOS interconnection
     A = ALL_GATE NOT HVDMY
     B = A INTERACT ((NTN OR HVNW) OR NCH5_LVT_G)
     POLY INTERACT B >1 
}
PO.R.4
4 4 4 Jan 13 20:32:48 2026                     
PO.R.4 { @ It is prohibited for Floating Gate if the effective source/drain is not connected together 
  Float_GATE_check INTERACT NSD_w_g > 1 BY NET
  Float_GATE_check INTERACT PSD_w_g > 1 BY NET
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
4400 1990
4580 1990
4580 2990
4400 2990
p 2 4
4830 1990
5010 1990
5010 2990
4830 2990
p 3 4
CN ass1nand c 1 0 0 1 0 0 0
3670 4610
3850 4610
3850 6610
3670 6610
p 4 4
4390 4610
4570 4610
4570 6610
4390 6610
HVPO.E.1
0 0 4 Jan 13 20:32:48 2026                     
HVPO.E.1 { @ min extension of POLY beyond SH_P(channel length) >= 0.4
    INT HVPGATE_SHP_W < HVPO_E_1 ABUT < 90 REGION
    HVPGATE_SHP NOT INTERACT SH_P
}
HVPO.E.2A
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.2A { @ min extension of HVPO beyond HVOD for HVMOS(endcap) >= 0.5
	A1 = HVPO AND HVGA
	B = HOLES (HVPO INTERACT NDA29G3_GATE)
	A = A1 OR B
	ENC OD A < HVPO_E_2A ABUT < 90 SINGULAR REGION
}
HVPO.E.2B
0 0 5 Jan 13 20:32:48 2026                     
HVPO.E.2B { @ min extension of HVPO beyond HVOD for HVMOS(endcap) >= 1
	A = HVPO AND HVGB
	B = OD NOT TOUCH EDGE PA20G5_region2
	ENC B A < HVPO_E_2B ABUT < 90 REGION
}
HVPO.E.3_PA8G5A_BL
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.3_PA8G5A_BL { @ min extension of PO beyond PDD (channel length) >= 0.3
    INT PA8G5A_BL_GATE_W < HVPO_E_3_PA8G5A_BL ABUT < 90  REGION
}
HVPO.E.3_PA12G5A_BL
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.3_PA12G5A_BL { @ min extension of PO beyond PDD (channel length) >= 0.4
    INT PA12G5A_BL_GATE_W < HVPO_E_3_PA12G5A_BL ABUT < 90 REGION
}
HVPO.E.3_PA16G5A_BL
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.3_PA16G5A_BL { @ min extension of PO beyond PDD (channel length) >= 0.4
    INT PA16G5A_BL_GATE_W < HVPO_E_3_PA16G5A_BL ABUT < 90 REGION
}
HVPO.E.3_PA20G5A_BL
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.3_PA20G5A_BL { @ min extension of PO beyond PDD (channel length) >= 0.4
    INT PA20G5A_BL_GATE_W < HVPO_E_3_PA20G5A_BL ABUT < 90 REGION
}
HVPO.E.3_PA29G5A_BL
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.3_PA29G5A_BL { @ min extension of PO beyond PDD (channel length) >= 0.4
    INT PA29G5A_BL_GATE_W < HVPO_E_3_PA29G5A_BL ABUT < 90 REGION
}
HVPO.E.3_PA12G5_MR_NBL
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.3_PA12G5_MR_NBL { @ min extension of PO beyond PDD (channel length) >= 0.5
   INT PA12G5_MR_NBL_GATE_W < HVPO_E_3_PA12G5_MR_NBL ABUT < 90  REGION
}
HVPO.E.11_PA12G2A_BL
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.11_PA12G2A_BL { @ Min extension of PO beyond PDD2 (channel length) >= 0.4 <= 10
    INT (PA12G2A_BL_GATE_W) >= HVPO_E_11_PA12G2A_BL <= HVPO_E_12_PA12G2A_BL ABUT < 90
}
HVPO.E.4_NA45G5_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.4_NA45G5_GB { @ min extension of HVPO to HVNW >=1.5
	ENC HVNW HVPO_NA45G5_GB < HVPO_E_4_NA45G5_GB ABUT < 90 SINGULAR REGION
}
HVPO.E.4_NA45G3_DEP_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.4_NA45G3_DEP_GB { @ min extension of HVPO to HVNW >=1
	ENC HVNW HVPO_NA45G3_DEP_GB < HVPO_E_4_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVPO.E.4_NA70G5_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.4_NA70G5_GB { @ min extension of HVPO to HVNW >=1.5
	ENC HVNW HVPO_NA70G5_GB < HVPO_E_4_NA70G5_GB ABUT < 90 SINGULAR REGION
}
HVPO.E.4_NA65G3_DEP_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.4_NA65G3_DEP_GB { @ min extension of HVPO to HVNW >=1.5
	ENC HVNW HVPO_NA65G3_DEP_GB < HVPO_E_4_NA65G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVPO.E.4_NA29G5A
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.4_NA29G5A { @ min extension of HVPO to HVNW >=1.3
	ENC HVNW HVPO_NA29G5A < HVPO_E_4_NA29G5A ABUT < 90 SINGULAR REGION
}
HVPO.E.4_NDA29G3
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.4_NDA29G3 { @ min extension of HVPO to HVNW >=1.1
	ENC HVNW HVPO_NDA29G3 < HVPO_E_4_NDA29G3 ABUT < 90 SINGULAR REGION
}
HVPO.E.4_NA24G3_DEP_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.E.4_NA24G3_DEP_GB { @ min extension of HVPO to HVNW >=0.8
	ENC HVNW HVPO_NA24G3_DEP_GB < HVPO_E_4_NA24G3_DEP_GB ABUT < 90 SINGULAR REGION
}
HVPO.E.5_NA29G5A
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.5_NA29G5A { @ min and max extension of HVPO beyond channel OD in channel length direction ==1
	A = NA29G5A_region INTERACT NA29G5A_GATE
	B = POLY TOUCH EDGE (POLY INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_5_NA29G5A
	C NOT TOUCH OD
}
HVPO.E.5_NDA29G3
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.5_NDA29G3 { @ min and max extension of HVPO beyond channel OD in channel length direction ==1.3
	A = NDA29G3_region INTERACT NDA29G3_GATE
	B = POLY TOUCH EDGE (POLY INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_5_NDA29G3
	C NOT TOUCH OD
}
HVPO.E.5_NDA20G3
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.5_NDA20G3 { @ min and max extension of HVPO beyond channel OD in channel length direction ==1.3
	A = NDA20G3_region INTERACT NDA20G3_GATE
	B = POLY TOUCH EDGE (POLY INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_5_NDA20G3
	C NOT TOUCH OD
}
HVPO.E.5_PA20G5
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.5_PA20G5 { @ min and max extension of HVPO beyond channel OD in channel length direction == 0.5
	A = POLY INTERACT PA20G5_GATE
	B = A NOT TOUCH EDGE (A INSIDE EDGE HVNW)
	C = EXPAND EDGE B INSIDE BY HVPO_E_5_PA20G5
	C NOT TOUCH OD
}
HVPO.E.5_PA36G5
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.5_PA36G5 { @ min and max extension of HVPO beyond channel OD in channel length direction == 1.1
	A = POLY INTERACT PA36G5_GATE
	B = A NOT TOUCH EDGE (A INSIDE EDGE HVNW)
	C = EXPAND EDGE B INSIDE BY HVPO_E_5_PA36G5
	C NOT TOUCH OD
}
HVPO.E.5_PA45G5
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.5_PA45G5 { @ min and max extension of HVPO beyond channel OD in channel length direction == 1.1
	A = POLY INTERACT PA45G5_GATE
	B = A NOT TOUCH EDGE (A INSIDE EDGE HVNW)
	C = EXPAND EDGE B INSIDE BY HVPO_E_5_PA45G5
	C NOT TOUCH OD
}
HVPO.E.5_PA55G5
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.5_PA55G5 { @ min and max extension of HVPO beyond channel OD in channel length direction == 1.2
	A = POLY INTERACT PA55G5_GATE
	B = A NOT TOUCH EDGE (A INSIDE EDGE HVNW)
	C = EXPAND EDGE B INSIDE BY HVPO_E_5_PA55G5
	C NOT TOUCH OD
}
HVPO.E.5_PA70G5
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.5_PA70G5 { @ min and max extension of HVPO beyond channel OD in channel length direction == 1.5
	A = POLY INTERACT PA70G5_GATE
	B = A NOT TOUCH EDGE (A INSIDE EDGE HVNW)
	C = EXPAND EDGE B INSIDE BY HVPO_E_5_PA70G5
	C NOT TOUCH OD
}
HVPO.E.6
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.6 { @ min and max extension of Anode OD beyond PO fro Zener diode == 0.48
    A = POLY INTERACT HVDIODMY4
    B = (HOLES A ) OR A
    C = SIZE B BY HVPO_E_6
    C XOR ZENER_OD
}
HVPO.E.7_NA6G5_NBL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.7_NA6G5_NBL { @ min and max extension of PO beyond SH_P == 0.6
    A = NA6G5_NBL_CH NOT SH_P
    B = A AND POLY
    INT A POLY < HVPO_E_7_NA6G5_NBL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_E_7_NA6G5_NBL/2 UNDEROVER  
}				
HVPO.E.7_NDA6G3
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.7_NDA6G3 { @ min and max extension of PO beyond SH_P == 0.6
    A = NDA6G3_CH NOT SH_P
    B = A AND POLY
    INT A POLY < HVPO_E_7_NDA6G3 ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_E_7_NDA6G3/2 UNDEROVER  
}				
HVPO.E.7_NA7G5_MR_NBL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.7_NA7G5_MR_NBL { @ min and max extension of PO beyond SH_P == 0.7
    A = NA7G5_MR_NBL_CH NOT SH_P
    B = A AND POLY
    INT A POLY < HVPO_E_7_NA7G5_MR_NBL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_E_7_NA7G5_MR_NBL/2 UNDEROVER  
}				
HVPO.E.7_NA12G5_MR_NBL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.7_NA12G5_MR_NBL { @ min and max extension of PO beyond SH_P == 0.9
    A = NA12G5_MR_NBL_CH NOT SH_P
    B = A AND POLY
    INT A POLY < HVPO_E_7_NA12G5_MR_NBL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_E_7_NA12G5_MR_NBL/2 UNDEROVER  
}				
HVPO.E.7_NSW28BVG5_GA_NBT_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.7_NSW28BVG5_GA_NBT_FULLY_ISO { @ min and max extension of PO beyond SH_P == 1.1
    A = NSW28BVG5_GA_NBT_FULLY_ISO_CH NOT SH_P
    B = A AND POLY
    INT A POLY < HVPO_E_7_NSW28BVG5_GA_NBT_FULLY_ISO ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_E_7_NSW28BVG5_GA_NBT_FULLY_ISO/2 UNDEROVER  
}				
HVPO.E.7_NA12G2_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.7_NA12G2_FULLY_ISO { @ min and max extension of PO beyond SH_P == 0.87
    A = NA12G2_FULLY_ISO_CH NOT SH_P
    B = A AND POLY
    INT A POLY < HVPO_E_7_NA12G2_FULLY_ISO ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_E_7_NA12G2_FULLY_ISO/2 UNDEROVER  
}				
HVPO.E.8_NA24G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.8_NA24G3_DEP_GB { @ min and max extension of M1 beyond PO in channel length direction ==1.2
	A = NA24G3_DEP_GB_D INTERACT NA24G3_DEP_GB_GATE
	B = M1_NA24G3_DEP_GB TOUCH EDGE (M1_NA24G3_DEP_GB INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_8_NA24G3_DEP_GB
	C NOT TOUCH POLY
}
HVPO.E.8_NLD24G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.8_NLD24G5_GB { @ min and max extension of M1 beyond PO in channel length direction ==0.45
	A = NLD24G5_GB_D INTERACT NLD24G5_GB_GATE
	B = M1_NLD24G5_GB TOUCH EDGE (M1_NLD24G5_GB INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_8_NLD24G5_GB
	C NOT TOUCH POLY
}
HVPO.E.8_NA45G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.8_NA45G3_DEP_GB { @ min and max extension of M1 beyond PO in channel length direction ==1.5
	A = NA45G3_DEP_GB_D INTERACT NA45G3_DEP_GB_GATE
	B = M1_NA45G3_DEP_GB TOUCH EDGE (M1_NA45G3_DEP_GB INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_8_NA45G3_DEP_GB
	C NOT TOUCH POLY
}
HVPO.E.8_NA45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.8_NA45G5_GB { @ min and max extension of M1 beyond PO in channel length direction ==1.5
	A = NA45G5_GB_D INTERACT NA45G5_GB_GATE
	B = M1_NA45G5_GB TOUCH EDGE (M1_NA45G5_GB INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_8_NA45G5_GB
	C NOT TOUCH POLY
}
HVPO.E.8_NLD36G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.8_NLD36G5_GB { @ min and max extension of M1 beyond PO in channel length direction ==0.8
	A = NLD36G5_GB_D INTERACT NLD36G5_GB_GATE
	B = M1_NLD36G5_GB TOUCH EDGE (M1_NLD36G5_GB INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_8_NLD36G5_GB
	C NOT TOUCH POLY
}
HVPO.E.8_NLD45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.8_NLD45G5_GB { @ min and max extension of M1 beyond PO in channel length direction ==1.1
	A = NLD45G5_GB_D INTERACT NLD45G5_GB_GATE
	B = M1_NLD45G5_GB TOUCH EDGE (M1_NLD45G5_GB INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_8_NLD45G5_GB
	C NOT TOUCH POLY
}
HVPO.E.8_NLD55G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.8_NLD55G5_GB { @ min and max extension of M1 beyond PO in channel length direction ==1.5
	A = NLD55G5_GB_D INTERACT NLD55G5_GB_GATE
	B = M1_NLD55G5_GB TOUCH EDGE (M1_NLD55G5_GB INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_8_NLD55G5_GB
	C NOT TOUCH POLY
}
HVPO.E.8_NLD65G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.8_NLD65G5_GB { @ min and max extension of M1 beyond PO in channel length direction ==1.5
	A = NLD65G5_GB_D INTERACT NLD65G5_GB_GATE
	B = M1_NLD65G5_GB TOUCH EDGE (M1_NLD65G5_GB INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_8_NLD65G5_GB
	C NOT TOUCH POLY
}
HVPO.E.8_NA65G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.8_NA65G3_DEP_GB { @ min and max extension of M1 beyond PO in channel length direction ==1.5
	A = NA65G3_DEP_GB_D INTERACT NA65G3_DEP_GB_GATE
	B = M1_NA65G3_DEP_GB TOUCH EDGE (M1_NA65G3_DEP_GB INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_8_NA65G3_DEP_GB
	C NOT TOUCH POLY
}
HVPO.E.8_NA70G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.8_NA70G5_GB { @ min and max extension of M1 beyond PO in channel length direction ==1.5
	A = NA70G5_GB_D INTERACT NA70G5_GB_GATE
	B = M1_NA70G5_GB TOUCH EDGE (M1_NA70G5_GB INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_8_NA70G5_GB
	C NOT TOUCH POLY
}
HVPO.E.8_NSW50BVG5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.8_NSW50BVG5_GB { @ min and max extension of M1 beyond PO in channel length direction ==0.8
	A = NSW50BVG5_GB_D INTERACT NSW50BVG5_GB_GATE
	B = M1_NSW50BVG5_GB TOUCH EDGE (M1_NSW50BVG5_GB INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_8_NSW50BVG5_GB
	C NOT TOUCH POLY
}
HVPO.E.9_NA45G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.9_NA45G3_DEP_GB { @ min and max extension of RPO beyond FPO outward Source OD in channel length direction ==0.5
	A = NA45G3_DEP_GB_D INTERACT NA45G3_DEP_GB_GATE
	B = RPO TOUCH EDGE (RPO INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_9_NA45G3_DEP_GB
	C NOT TOUCH FPO
}
HVPO.E.9_NA45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.9_NA45G5_GB { @ min and max extension of RPO beyond FPO outward Source OD in channel length direction ==0.5
	A = NA45G5_GB_D INTERACT NA45G5_GB_GATE
	B = RPO TOUCH EDGE (RPO INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_9_NA45G5_GB
	C NOT TOUCH FPO
}
HVPO.E.9_NLD36G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.9_NLD36G5_GB { @ min and max extension of RPO beyond FPO outward Source OD in channel length direction ==0.5
	A = NLD36G5_GB_D INTERACT NLD36G5_GB_GATE
	B = RPO TOUCH EDGE (RPO INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_9_NLD36G5_GB
	C NOT TOUCH FPO
}
HVPO.E.9_NLD45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.9_NLD45G5_GB { @ min and max extension of RPO beyond FPO outward Source OD in channel length direction ==0.5
	A = NLD45G5_GB_D INTERACT NLD45G5_GB_GATE
	B = RPO TOUCH EDGE (RPO INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_9_NLD45G5_GB
	C NOT TOUCH FPO
}
HVPO.E.9_NLD55G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.9_NLD55G5_GB { @ min and max extension of RPO beyond FPO outward Source OD in channel length direction ==0.5
	A = NLD55G5_GB_D INTERACT NLD55G5_GB_GATE
	B = RPO TOUCH EDGE (RPO INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_9_NLD55G5_GB
	C NOT TOUCH FPO
}
HVPO.E.9_NLD65G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.9_NLD65G5_GB { @ min and max extension of RPO beyond FPO outward Source OD in channel length direction ==0.5
	A = NLD65G5_GB_D INTERACT NLD65G5_GB_GATE
	B = RPO TOUCH EDGE (RPO INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_9_NLD65G5_GB
	C NOT TOUCH FPO
}
HVPO.E.9_NA65G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.9_NA65G3_DEP_GB { @ min and max extension of RPO beyond FPO outward Source OD in channel length direction ==0.5
	A = NA65G3_DEP_GB_D INTERACT NA65G3_DEP_GB_GATE
	B = RPO TOUCH EDGE (RPO INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_9_NA65G3_DEP_GB
	C NOT TOUCH FPO
}
HVPO.E.9_NA70G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.9_NA70G5_GB { @ min and max extension of RPO beyond FPO outward Source OD in channel length direction ==0.5
	A = NA70G5_GB_D INTERACT NA70G5_GB_GATE
	B = RPO TOUCH EDGE (RPO INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_9_NA70G5_GB
	C NOT TOUCH FPO
}
HVPO.E.9_NSW50BVG5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.9_NSW50BVG5_GB { @ min and max extension of RPO beyond FPO outward Source OD in channel length direction ==0.5
	A = NSW50BVG5_GB_D INTERACT NSW50BVG5_GB_GATE
	B = RPO TOUCH EDGE (RPO INSIDE EDGE A)
	C = EXPAND EDGE B INSIDE BY HVPO_E_9_NSW50BVG5_GB
	C NOT TOUCH FPO
}
HVPO.E.10
0 0 6 Jan 13 20:32:48 2026                     
HVPO.E.10 { @ min and max extension of RPO beyond FPO in channel width direction == 0.02
	A = INT [FPO]< HVPO_W_3+GRID 
	B = FPO NOT TOUCH EDGE A
	C = EXPAND EDGE B OUTSIDE BY HVPO_E_10
	C NOT TOUCH (HVNW NOT RPO)
}
HVPO.O.2_NLD6G5_SA_NBL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD6G5_SA_NBL { @ min and max overlap of HVNW and PO (channel length) == 0.7
   INT NLD6G5_SA_NBL_GATE < HVPO_O_2_NLD6G5_SA_NBL ABUT < 90 SINGULAR REGION
   SIZE NLD6G5_SA_NBL_GATE BY HVPO_O_2_NLD6G5_SA_NBL/2 UNDEROVER
}
HVPO.O.2_NLD6G5_DE_NBL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD6G5_DE_NBL { @ min and max overlap of HVNW and PO (channel length) == 0.7
   INT NLD6G5_DE_NBL_GATE < HVPO_O_2_NLD6G5_DE_NBL ABUT < 90 SINGULAR REGION
   SIZE NLD6G5_DE_NBL_GATE BY HVPO_O_2_NLD6G5_DE_NBL/2 UNDEROVER
}
HVPO.O.2_NLD6G5_SA_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD6G5_SA_FULLY_ISO { @ min and max overlap of HVNW and PO (channel length) == 0.7
   INT NLD6G5_SA_FULLY_ISO_GATE < HVPO_O_2_NLD6G5_SA_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD6G5_SA_FULLY_ISO_GATE BY HVPO_O_2_NLD6G5_SA_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD6G5_DE_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD6G5_DE_FULLY_ISO { @ min and max overlap of HVNW and PO (channel length) == 0.7
   INT NLD6G5_DE_FULLY_ISO_GATE < HVPO_O_2_NLD6G5_DE_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD6G5_DE_FULLY_ISO_GATE BY HVPO_O_2_NLD6G5_DE_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD7G5_MR_NBL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD7G5_MR_NBL { @ min and max overlap of HVNW and PO (channel length) == 0.6
   INT NLD7G5_MR_NBL_GATE < HVPO_O_2_NLD7G5_MR_NBL ABUT < 90 SINGULAR REGION
   SIZE NLD7G5_MR_NBL_GATE BY HVPO_O_2_NLD7G5_MR_NBL/2 UNDEROVER
}
HVPO.O.2_NLD8G5A_NBL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD8G5A_NBL { @ min and max overlap of HVNW and PO (channel length) == 0.8
   INT NLD8G5A_NBL_GATE < HVPO_O_2_NLD8G5A_NBL ABUT < 90 SINGULAR REGION
   SIZE NLD8G5A_NBL_GATE BY HVPO_O_2_NLD8G5A_NBL/2 UNDEROVER
}
HVPO.O.2_NLD8G5_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD8G5_FULLY_ISO { @ min and max overlap of HVNW and PO (channel length) == 0.9
   INT NLD8G5_FULLY_ISO_GATE < HVPO_O_2_NLD8G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD8G5_FULLY_ISO_GATE BY HVPO_O_2_NLD8G5_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD12G5A_NBL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD12G5A_NBL { @ min and max overlap of HVNW and PO (channel length) == 1
   INT NLD12G5A_NBL_GATE < HVPO_O_2_NLD12G5A_NBL ABUT < 90 SINGULAR REGION
   SIZE NLD12G5A_NBL_GATE BY HVPO_O_2_NLD12G5A_NBL/2 UNDEROVER
}
HVPO.O.2_NLD12G5_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD12G5_FULLY_ISO { @ min and max overlap of HVNW and PO (channel length) == 1
   INT NLD12G5_FULLY_ISO_GATE < HVPO_O_2_NLD12G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD12G5_FULLY_ISO_GATE BY HVPO_O_2_NLD12G5_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD12G5_MR_NBL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD12G5_MR_NBL { @ min and max overlap of HVNW and PO (channel length) == 0.9
   INT NLD12G5_MR_NBL_GATE < HVPO_O_2_NLD12G5_MR_NBL ABUT < 90 SINGULAR REGION
   SIZE NLD12G5_MR_NBL_GATE BY HVPO_O_2_NLD12G5_MR_NBL/2 UNDEROVER
}
HVPO.O.2_NLD12G5_HP_NBL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD12G5_HP_NBL { @ min and max overlap of HVNW and PO (channel length) == 0.9
   INT NLD12G5_HP_NBL_GATE < HVPO_O_2_NLD12G5_HP_NBL ABUT < 90 SINGULAR REGION
   SIZE NLD12G5_HP_NBL_GATE BY HVPO_O_2_NLD12G5_HP_NBL/2 UNDEROVER
}
HVPO.O.2_NLD12G5_HP_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD12G5_HP_FULLY_ISO { @ min and max overlap of HVNW and PO (channel length) == 0.9
   INT NLD12G5_HP_FULLY_ISO_GATE < HVPO_O_2_NLD12G5_HP_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD12G5_HP_FULLY_ISO_GATE BY HVPO_O_2_NLD12G5_HP_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD16G5A_NBL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD16G5A_NBL { @ min and max overlap of HVNW and PO (channel length) == 1.3
   INT NLD16G5A_NBL_GATE < HVPO_O_2_NLD16G5A_NBL ABUT < 90 SINGULAR REGION
   SIZE NLD16G5A_NBL_GATE BY HVPO_O_2_NLD16G5A_NBL/2 UNDEROVER
}
HVPO.O.2_NLD16G5_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD16G5_FULLY_ISO { @ min and max overlap of HVNW and PO (channel length) == 1.3
   INT NLD16G5_FULLY_ISO_GATE < HVPO_O_2_NLD16G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD16G5_FULLY_ISO_GATE BY HVPO_O_2_NLD16G5_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD20G5A_NBL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD20G5A_NBL { @ min and max overlap of HVNW and PO (channel length) == 1.6
   INT NLD20G5A_NBL_GATE < HVPO_O_2_NLD20G5A_NBL ABUT < 90 SINGULAR REGION
   SIZE NLD20G5A_NBL_GATE BY HVPO_O_2_NLD20G5A_NBL/2 UNDEROVER
}
HVPO.O.2_NLD20G5_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD20G5_FULLY_ISO { @ min and max overlap of HVNW and PO (channel length) == 1.3
   INT NLD20G5_FULLY_ISO_GATE < HVPO_O_2_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD20G5_FULLY_ISO_GATE BY HVPO_O_2_NLD20G5_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD24G5_NBL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD24G5_NBL { @ min and max overlap of HVNW and PO (channel length) == 1.8
   INT NLD24G5_NBL_GATE < HVPO_O_2_NLD24G5_NBL ABUT < 90 SINGULAR REGION
   SIZE NLD24G5_NBL_GATE BY HVPO_O_2_NLD24G5_NBL/2 UNDEROVER
}
HVPO.O.2_NSW28BVG5_GA_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NSW28BVG5_GA_FULLY_ISO { @ min and max overlap of HVNW and PO (channel length) == 0.7
   INT NSW28BVG5_GA_FULLY_ISO_GATE < HVPO_O_2_NSW28BVG5_GA_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NSW28BVG5_GA_FULLY_ISO_GATE BY HVPO_O_2_NSW28BVG5_GA_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NSW40BVG5_GA_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NSW40BVG5_GA_FULLY_ISO { @ min and max overlap of HVNW and PO (channel length) == 0.9
   INT NSW40BVG5_GA_FULLY_ISO_GATE < HVPO_O_2_NSW40BVG5_GA_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NSW40BVG5_GA_FULLY_ISO_GATE BY HVPO_O_2_NSW40BVG5_GA_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD36G5_GA
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD36G5_GA { @ min and max overlap of HVNW and PO (channel length) == 2.1
   A = POLY INTERACT NLD36G5_GA_GATE
   INT A HVNW < HVPO_O_2_NLD36G5_GA ABUT < 90 SINGULAR REGION
   B = A AND HVNW
   SIZE B BY HVPO_O_2_NLD36G5_GA/2 UNDEROVER
}
HVPO.O.2_NLD12G2_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD12G2_FULLY_ISO { @ min and max overlap of HVNW and PO (channel length) == 1
   INT NLD12G2_FULLY_ISO_GATE < HVPO_O_2_NLD12G2_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD12G2_FULLY_ISO_GATE BY HVPO_O_2_NLD12G2_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_NLD5G2_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_NLD5G2_FULLY_ISO { @ min and max overlap of HVNW and PO (channel length) == 0.6
   INT NLD5G2_FULLY_ISO_GATE < HVPO_O_2_NLD5G2_FULLY_ISO ABUT < 90 SINGULAR REGION
   SIZE NLD5G2_FULLY_ISO_GATE BY HVPO_O_2_NLD5G2_FULLY_ISO/2 UNDEROVER
}
HVPO.O.2_PLD12G2A_BL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_PLD12G2A_BL { @ min and max overlap of HVNW and PO (channel length) == 0.8
   INT PLD12G2A_BL_GATE < HVPO_O_2_PLD12G2A_BL ABUT < 90 SINGULAR REGION
   SIZE PLD12G2A_BL_GATE BY HVPO_O_2_PLD12G2A_BL/2 UNDEROVER
}
HVPO.O.2_PLD5G2A_BL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_PLD5G2A_BL { @ min and max overlap of HVNW and PO (channel length) == 0.6
   INT PLD5G2A_BL_GATE < HVPO_O_2_PLD5G2A_BL ABUT < 90 SINGULAR REGION
   SIZE PLD5G2A_BL_GATE BY HVPO_O_2_PLD5G2A_BL/2 UNDEROVER
}
HVPO.O.2_GB
0 0 4 Jan 13 20:32:48 2026                     
HVPO.O.2_GB { @ min overlap of HVNW and PO for channel length >= 0.45
	A = POLY INTERACT (HVPGATE AND HVGB)
	INT A HVNW < HVPO_O_2_GB ABUT < 90 SINGULAR REGION
}
HVPO.O.3_NA6G5_NBL
0 0 3 Jan 13 20:32:48 2026                     
HVPO.O.3_NA6G5_NBL { @ min overlap of SH_P and PO (channel length) for NA6G5_NBL >= 0.4
    INT NA6G5_NBL_GATE_W < HVPO_O_3_NA6G5_NBL  ABUT < 90 REGION
}
HVPO.O.3_NDA6G3
0 0 3 Jan 13 20:32:48 2026                     
HVPO.O.3_NDA6G3 { @ min overlap of SH_P and PO (channel length) for NDA6G3 >= 0.6
    INT NDA6G3_GATE_W < HVPO_O_3_NDA6G3  ABUT < 90 REGION
}
HVPO.O.3_NDA20G3
0 0 3 Jan 13 20:32:48 2026                     
HVPO.O.3_NDA20G3 { @ min overlap of SH_P and PO (channel length) for NDA20G3 >= 0.6
    INT NDA20G3_GATE_W < HVPO_O_3_NDA20G3  ABUT < 90 REGION
}
HVPO.O.3_NA7G5_MR_NBL
0 0 3 Jan 13 20:32:48 2026                     
HVPO.O.3_NA7G5_MR_NBL { @ min overlap of SH_P and PO (channel length) for NA7G5_MR_NBL >= 0.3
    INT NA7G5_MR_NBL_GATE_W < HVPO_O_3_NA7G5_MR_NBL  ABUT < 90 REGION
}
HVPO.O.3_NA12G5_MR_NBL
0 0 3 Jan 13 20:32:48 2026                     
HVPO.O.3_NA12G5_MR_NBL { @ min overlap of SH_P and PO (channel length) for NA12G5_MR_NBL >= 0.4
    INT NA12G5_MR_NBL_GATE_W < HVPO_O_3_NA12G5_MR_NBL  ABUT < 90 REGION
}
HVPO.O.3_NA12G2_FULLY_ISO
0 0 3 Jan 13 20:32:48 2026                     
HVPO.O.3_NA12G2_FULLY_ISO { @ min overlap of SH_P and PO (channel length) for NA12G2_FULLY_ISO >= 0.53
    INT NA12G2_FULLY_ISO_GATE_W < HVPO_O_3_NA12G2_FULLY_ISO  ABUT < 90 REGION
}
HVPO.O.4_NLD12G5A_NBL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD12G5A_NBL { @ min and max overlap of PO and ROX in channel length direction == 0.5
    A = POLY INTERACT NLD12G5A_NBL_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NLD12G5A_NBL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NLD12G5A_NBL/2 UNDEROVER
}
HVPO.O.4_NLD12G5_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD12G5_FULLY_ISO { @ min and max overlap of PO and ROX in channel length direction == 0.5
    A = POLY INTERACT NLD12G5_FULLY_ISO_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NLD12G5_FULLY_ISO ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NLD12G5_FULLY_ISO/2 UNDEROVER
}
HVPO.O.4_NLD12G5_HP_NBL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD12G5_HP_NBL { @ min and max overlap of PO and ROX in channel length direction == 0.4
    A = POLY INTERACT NLD12G5_HP_NBL_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NLD12G5_HP_NBL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NLD12G5_HP_NBL/2 UNDEROVER
}
HVPO.O.4_NLD12G5_HP_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD12G5_HP_FULLY_ISO { @ min and max overlap of PO and ROX in channel length direction == 0.4
    A = POLY INTERACT NLD12G5_HP_FULLY_ISO_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NLD12G5_HP_FULLY_ISO ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NLD12G5_HP_FULLY_ISO/2 UNDEROVER
}
HVPO.O.4_NLD16G5A_NBL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD16G5A_NBL { @ min and max overlap of PO and ROX in channel length direction == 0.6
    A = POLY INTERACT NLD16G5A_NBL_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NLD16G5A_NBL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NLD16G5A_NBL/2 UNDEROVER
}
HVPO.O.4_NLD16G5_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD16G5_FULLY_ISO { @ min and max overlap of PO and ROX in channel length direction == 0.6
    A = POLY INTERACT NLD16G5_FULLY_ISO_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NLD16G5_FULLY_ISO ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NLD16G5_FULLY_ISO/2 UNDEROVER
}
HVPO.O.4_NLD20G5A_NBL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD20G5A_NBL { @ min and max overlap of PO and ROX in channel length direction == 0.8
    A = POLY INTERACT NLD20G5A_NBL_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NLD20G5A_NBL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NLD20G5A_NBL/2 UNDEROVER
}
HVPO.O.4_NLD20G5_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD20G5_FULLY_ISO { @ min and max overlap of PO and ROX in channel length direction == 0.6
    A = POLY INTERACT NLD20G5_FULLY_ISO_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NLD20G5_FULLY_ISO ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NLD20G5_FULLY_ISO/2 UNDEROVER
}
HVPO.O.4_NLD24G5_NBL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD24G5_NBL { @ min and max overlap of PO and ROX in channel length direction == 0.9
    A = POLY INTERACT NLD24G5_NBL_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NLD24G5_NBL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NLD24G5_NBL/2 UNDEROVER
}
HVPO.O.4_PA12G5A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_PA12G5A_BL { @ min and max overlap of PO and ROX in channel length direction == 0.4
    A = POLY INTERACT PA12G5A_BL_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_PA12G5A_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_PA12G5A_BL/2 UNDEROVER
}
HVPO.O.4_PA16G5A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_PA16G5A_BL { @ min and max overlap of PO and ROX in channel length direction == 0.4
    A = POLY INTERACT PA16G5A_BL_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_PA16G5A_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_PA16G5A_BL/2 UNDEROVER
}
HVPO.O.4_PA20G5A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_PA20G5A_BL { @ min and max overlap of PO and ROX in channel length direction == 0.5
    A = POLY INTERACT PA20G5A_BL_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_PA20G5A_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_PA20G5A_BL/2 UNDEROVER
}
HVPO.O.4_PA29G5A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_PA29G5A_BL { @ min and max overlap of PO and ROX in channel length direction == 0.8
    A = POLY INTERACT PA29G5A_BL_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_PA29G5A_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_PA29G5A_BL/2 UNDEROVER
}
HVPO.O.4_NSW28BVG5_GA_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NSW28BVG5_GA_FULLY_ISO { @ min and max overlap of PO and ROX in channel length direction == 0.4
    A = POLY INTERACT NSW28BVG5_GA_FULLY_ISO_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NSW28BVG5_GA_FULLY_ISO ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NSW28BVG5_GA_FULLY_ISO/2 UNDEROVER
}
HVPO.O.4_NSW28BVG5_GA_NBT_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NSW28BVG5_GA_NBT_FULLY_ISO { @ min and max overlap of PO and ROX in channel length direction == 0.7
    A = POLY INTERACT NSW28BVG5_GA_NBT_FULLY_ISO_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NSW28BVG5_GA_NBT_FULLY_ISO ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NSW28BVG5_GA_NBT_FULLY_ISO/2 UNDEROVER
}
HVPO.O.4_NSW40BVG5_GA_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NSW40BVG5_GA_FULLY_ISO { @ min and max overlap of PO and ROX in channel length direction == 0.6
    A = POLY INTERACT NSW40BVG5_GA_FULLY_ISO_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NSW40BVG5_GA_FULLY_ISO ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NSW40BVG5_GA_FULLY_ISO/2 UNDEROVER
}
HVPO.O.4_NSW50BVG5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NSW50BVG5_GB { @ min and max overlap of PO and ROX in channel length direction == 0.8
    A = POLY INTERACT NSW50BVG5_GB_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NSW50BVG5_GB ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NSW50BVG5_GB/2 UNDEROVER
}
HVPO.O.4_NLD36G5_GA
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD36G5_GA { @ min and max overlap of PO and ROX in channel length direction == 1
    A = POLY INTERACT NLD36G5_GA_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NLD36G5_GA ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NLD36G5_GA/2 UNDEROVER
}
HVPO.O.4_NLD12G2_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD12G2_FULLY_ISO { @ min and max overlap of PO and ROX in channel length direction == 0.4
    A = POLY INTERACT NLD12G2_FULLY_ISO_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NLD12G2_FULLY_ISO ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NLD12G2_FULLY_ISO/2 UNDEROVER
}
HVPO.O.4_NA12G2_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NA12G2_FULLY_ISO { @ min and max overlap of PO and ROX in channel length direction == 0.4
    A = POLY INTERACT NA12G2_FULLY_ISO_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_NA12G2_FULLY_ISO ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_NA12G2_FULLY_ISO/2 UNDEROVER
}
HVPO.O.4_PLD12G2A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_PLD12G2A_BL { @ min and max overlap of PO and ROX in channel length direction == 0.3
    A = POLY INTERACT PLD12G2A_BL_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_PLD12G2A_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_PLD12G2A_BL/2 UNDEROVER
}
HVPO.O.4_PA12G2A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_PA12G2A_BL { @ min and max overlap of PO and ROX in channel length direction == 0.4
    A = POLY INTERACT PA12G2A_BL_GATE
    B = A AND ROX
    INT A ROX < HVPO_O_4_PA12G2A_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_4_PA12G2A_BL/2 UNDEROVER
}
HVPO.O.5_PA6G5_SA_BL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.5_PA6G5_SA_BL { @ min and max overlap of PO and SH_P  == 0.4
    A = POLY INTERACT PA6G5_SA_BL_GATE
    B = A AND SH_P
    INT A SH_P < HVPO_O_5_PA6G5_SA_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_5_PA6G5_SA_BL/2 UNDEROVER
}
HVPO.O.5_PA6G5_DE_BL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.5_PA6G5_DE_BL { @ min and max overlap of PO and SH_P  == 0.4
    A = POLY INTERACT PA6G5_DE_BL_GATE
    B = A AND SH_P
    INT A SH_P < HVPO_O_5_PA6G5_DE_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_5_PA6G5_DE_BL/2 UNDEROVER
}
HVPO.O.6_PA8G5A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.6_PA8G5A_BL { @ min and max overlap of PDD and PO == 0.5
    A = POLY INTERACT PA8G5A_BL_GATE
    B = A AND PDD
    INT A PDD < HVPO_O_6_PA8G5A_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_6_PA8G5A_BL/2 UNDEROVER 
}
HVPO.O.6_PA12G5A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.6_PA12G5A_BL { @ min and max overlap of PDD and PO == 0.6
    A = POLY INTERACT PA12G5A_BL_GATE
    B = A AND PDD
    INT A PDD < HVPO_O_6_PA12G5A_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_6_PA12G5A_BL/2 UNDEROVER 
}
HVPO.O.6_PA12G5_MR_NBL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.6_PA12G5_MR_NBL { @ min and max overlap of PDD and PO == 0.4
    A = POLY INTERACT PA12G5_MR_NBL_GATE
    B = A AND PDD
    INT A PDD < HVPO_O_6_PA12G5_MR_NBL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_6_PA12G5_MR_NBL/2 UNDEROVER 
}
HVPO.O.6_PA16G5A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.6_PA16G5A_BL { @ min and max overlap of PDD and PO == 0.6
    A = POLY INTERACT PA16G5A_BL_GATE
    B = A AND PDD
    INT A PDD < HVPO_O_6_PA16G5A_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_6_PA16G5A_BL/2 UNDEROVER 
}
HVPO.O.6_PA20G5A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.6_PA20G5A_BL { @ min and max overlap of PDD and PO == 0.9
    A = POLY INTERACT PA20G5A_BL_GATE
    B = A AND PDD
    INT A PDD < HVPO_O_6_PA20G5A_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_6_PA20G5A_BL/2 UNDEROVER 
}
HVPO.O.6_PA29G5A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.6_PA29G5A_BL { @ min and max overlap of PDD and PO == 1.1
    A = POLY INTERACT PA29G5A_BL_GATE
    B = A AND PDD
    INT A PDD < HVPO_O_6_PA29G5A_BL ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_6_PA29G5A_BL/2 UNDEROVER 
}
HVPO.O.8_NSW28BVG5_GA_NBT_FULLY_ISO
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.8_NSW28BVG5_GA_NBT_FULLY_ISO { @ min and max overlap of PO and SH_P  == 0.5
    A = POLY INTERACT NSW28BVG5_GA_NBT_FULLY_ISO_GATE
    B = A AND SH_P
    INT A SH_P < HVPO_O_8_NSW28BVG5_GA_NBT_FULLY_ISO ABUT < 90 SINGULAR REGION
    SIZE B BY HVPO_O_8_NSW28BVG5_GA_NBT_FULLY_ISO/2 UNDEROVER
}
HVPO.O.4_NLD20G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD20G5_GB { @ min and max overlap of PO and ROX ==0.6
	A = POLY INTERACT NLD20G5_GB_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_NLD20G5_GB ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_NLD20G5_GB/2 UNDEROVER
}
HVPO.O.4_NA24G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NA24G3_DEP_GB { @ min and max overlap of PO and ROX ==1
	A = POLY INTERACT NA24G3_DEP_GB_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_NA24G3_DEP_GB ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_NA24G3_DEP_GB/2 UNDEROVER
}
HVPO.O.4_NLD24G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD24G5_GB { @ min and max overlap of PO and ROX ==0.7
	A = POLY INTERACT NLD24G5_GB_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_NLD24G5_GB ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_NLD24G5_GB/2 UNDEROVER
}
HVPO.O.4_NA45G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NA45G3_DEP_GB { @ min and max overlap of PO and ROX ==1
	A = POLY INTERACT NA45G3_DEP_GB_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_NA45G3_DEP_GB ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_NA45G3_DEP_GB/2 UNDEROVER
}
HVPO.O.4_NA45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NA45G5_GB { @ min and max overlap of PO and ROX ==1.1
	A = POLY INTERACT NA45G5_GB_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_NA45G5_GB ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_NA45G5_GB/2 UNDEROVER
}
HVPO.O.4_NLD36G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD36G5_GB { @ min and max overlap of PO and ROX ==0.7
	A = POLY INTERACT NLD36G5_GB_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_NLD36G5_GB ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_NLD36G5_GB/2 UNDEROVER
}
HVPO.O.4_NLD45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD45G5_GB { @ min and max overlap of PO and ROX ==1
	A = POLY INTERACT NLD45G5_GB_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_NLD45G5_GB ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_NLD45G5_GB/2 UNDEROVER
}
HVPO.O.4_NLD55G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD55G5_GB { @ min and max overlap of PO and ROX ==0.7
	A = POLY INTERACT NLD55G5_GB_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_NLD55G5_GB ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_NLD55G5_GB/2 UNDEROVER
}
HVPO.O.4_NLD65G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NLD65G5_GB { @ min and max overlap of PO and ROX ==0.8
	A = POLY INTERACT NLD65G5_GB_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_NLD65G5_GB ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_NLD65G5_GB/2 UNDEROVER
}
HVPO.O.4_NA65G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NA65G3_DEP_GB { @ min and max overlap of PO and ROX ==0.8
	A = POLY INTERACT NA65G3_DEP_GB_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_NA65G3_DEP_GB ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_NA65G3_DEP_GB/2 UNDEROVER
}
HVPO.O.4_NA70G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_NA70G5_GB { @ min and max overlap of PO and ROX ==0.8
	A = POLY INTERACT NA70G5_GB_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_NA70G5_GB ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_NA70G5_GB/2 UNDEROVER
}
HVPO.O.4_PA45G5
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_PA45G5 { @ min and max overlap of PO and ROX ==1.55
	A = POLY INTERACT PA45G5_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_PA45G5 ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_PA45G5/2 UNDEROVER
}
HVPO.O.4_PA55G5
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_PA55G5 { @ min and max overlap of PO and ROX ==1.65
	A = POLY INTERACT PA55G5_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_PA55G5 ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_PA55G5/2 UNDEROVER
}
HVPO.O.4_PA70G5
0 0 6 Jan 13 20:32:48 2026                     
HVPO.O.4_PA70G5 { @ min and max overlap of PO and ROX ==1.95
	A = POLY INTERACT PA70G5_GATE
	B = A AND ROX
	INT A ROX < HVPO_O_4_PA70G5 ABUT < 90 SINGULAR REGION
	SIZE B BY HVPO_O_4_PA70G5/2 UNDEROVER
}
HVPO.O.7
0 0 7 Jan 13 20:32:48 2026                     
HVPO.O.7 { @ min and max overlap of HVNW and PO ==0.5
	A = POLY INTERACT NDA29G3_GATE
	B = (HOLES A) OR A
	C = B NOT TOUCH EDGE (B INSIDE EDGE NDA29G3_OD) 
	D = EXPAND EDGE C INSIDE BY HVPO_O_7
	D NOT TOUCH (HOLES HVNW INNER)
}
HVPO.O.9_NA12G2_FULLY_ISO
0 0 3 Jan 13 20:32:48 2026                     
HVPO.O.9_NA12G2_FULLY_ISO { @ Max overlap of SH_P and PO(channel length) for NA12G2_FULLY_ISO <= 10
    INT (NA12G2_FULLY_ISO_GATE_W) <= HVPO_O_9_NA12G2_FULLY_ISO ABUT < 90 
}
HVPO.S.2
0 0 3 Jan 13 20:32:48 2026                     
HVPO.S.2{ @ min PO hole width for Zener diode >= 3
    NOT ENCLOSE RECTANGLE PO_ZENER_H HVPO_S_2_1 HVPO_S_2
}
HVPO.S.2.1
0 0 4 Jan 13 20:32:48 2026                     
HVPO.S.2.1{ @ min and max PO hole width for Zener diode == 1
    INT PO_ZENER_H < HVPO_S_2_1  ABUT < 90 SINGULAR REGION
    SIZE PO_ZENER_H BY HVPO_S_2_1/2 UNDEROVER
}
HVPO.S.3
0 0 7 Jan 13 20:32:48 2026                     
HVPO.S.3 { @ min and max space between FPO == 0.25
	EXT FPO < HVPO_S_3 ABUT < 90 SINGULAR REGION
	A = SIZE FPO BY HVPO_S_3/2 OVERUNDER
	B = OD AND RPO
	ERR = B INTERACT A > 1
	A INTERACT ERR
}
HVPO.S.4_NA45G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.S.4_NA45G3_DEP_GB { @ min and max space between FPO and PO == 0.47
	A = NA45G3_DEP_GB_GATE NOT COIN EDGE OD
	B = A INSIDE EDGE HVNW
	C = EXPAND EDGE B OUTSIDE BY HVPO_S_4_NA45G3_DEP_GB
	C NOT TOUCH FPO
}
HVPO.S.4_NA45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.S.4_NA45G5_GB { @ min and max space between FPO and PO == 0.63
	A = NA45G5_GB_GATE NOT COIN EDGE OD
	B = A INSIDE EDGE HVNW
	C = EXPAND EDGE B OUTSIDE BY HVPO_S_4_NA45G5_GB
	C NOT TOUCH FPO
}
HVPO.S.4_NLD36G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.S.4_NLD36G5_GB { @ min and max space between FPO and PO == 0.39
	A = NLD36G5_GB_GATE NOT COIN EDGE OD
	B = A INSIDE EDGE HVNW
	C = EXPAND EDGE B OUTSIDE BY HVPO_S_4_NLD36G5_GB
	C NOT TOUCH FPO
}
HVPO.S.4_NLD45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.S.4_NLD45G5_GB { @ min and max space between FPO and PO == 0.26
	A = NLD45G5_GB_GATE NOT COIN EDGE OD
	B = A INSIDE EDGE HVNW
	C = EXPAND EDGE B OUTSIDE BY HVPO_S_4_NLD45G5_GB
	C NOT TOUCH FPO
}
HVPO.S.4_NLD55G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.S.4_NLD55G5_GB { @ min and max space between FPO and PO == 0.4
	A = NLD55G5_GB_GATE NOT COIN EDGE OD
	B = A INSIDE EDGE HVNW
	C = EXPAND EDGE B OUTSIDE BY HVPO_S_4_NLD55G5_GB
	C NOT TOUCH FPO
}
HVPO.S.4_NLD65G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.S.4_NLD65G5_GB { @ min and max space between FPO and PO == 0.47
	A = NLD65G5_GB_GATE NOT COIN EDGE OD
	B = A INSIDE EDGE HVNW
	C = EXPAND EDGE B OUTSIDE BY HVPO_S_4_NLD65G5_GB
	C NOT TOUCH FPO
}
HVPO.S.4_NA65G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.S.4_NA65G3_DEP_GB { @ min and max space between FPO and PO == 0.61
	A = NA65G3_DEP_GB_GATE NOT COIN EDGE OD
	B = A INSIDE EDGE HVNW
	C = EXPAND EDGE B OUTSIDE BY HVPO_S_4_NA65G3_DEP_GB
	C NOT TOUCH FPO
}
HVPO.S.4_NA70G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.S.4_NA70G5_GB { @ min and max space between FPO and PO == 0.61
	A = NA70G5_GB_GATE NOT COIN EDGE OD
	B = A INSIDE EDGE HVNW
	C = EXPAND EDGE B OUTSIDE BY HVPO_S_4_NA70G5_GB
	C NOT TOUCH FPO
}
HVPO.S.4_NSW50BVG5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVPO.S.4_NSW50BVG5_GB { @ min and max space between FPO and PO == 0.39
	A = NSW50BVG5_GB_GATE NOT COIN EDGE OD
	B = A INSIDE EDGE HVNW
	C = EXPAND EDGE B OUTSIDE BY HVPO_S_4_NSW50BVG5_GB
	C NOT TOUCH FPO
}
HVPO.S.5_NSW28BVG5_GA_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.S.5_NSW28BVG5_GA_FULLY_ISO { @ Min space between two PO region in channel length direction == 0.54
    A = (NSW28BVG5_GA_FULLY_ISO_CH NOT POLY) INTERACT GATE == 2
    INT A < HVPO_S_5_NSW28BVG5_GA_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVPO.S.5_NSW40BVG5_GA_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.S.5_NSW40BVG5_GA_FULLY_ISO { @ Min space between two PO region in channel length direction == 0.54
    A = (NSW40BVG5_GA_FULLY_ISO_CH NOT POLY) INTERACT GATE == 2
    INT A < HVPO_S_5_NSW40BVG5_GA_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVPO.S.5_NLD12G5_HP_NBL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.S.5_NLD12G5_HP_NBL { @ Min space between two PO region in channel length direction == 0.54
    A = (NLD12G5_HP_NBL_CH NOT POLY) INTERACT GATE == 2
    INT A < HVPO_S_5_NLD12G5_HP_NBL ABUT < 90 SINGULAR REGION
}
HVPO.S.5_NLD12G5_HP_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.S.5_NLD12G5_HP_FULLY_ISO { @ Min space between two PO region in channel length direction == 0.54
    A = (NLD12G5_HP_FULLY_ISO_CH NOT POLY) INTERACT GATE == 2
    INT A < HVPO_S_5_NLD12G5_HP_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVPO.S.5_NLD12G2_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.S.5_NLD12G2_FULLY_ISO { @ Min space between two PO region in channel length direction == 0.54
    A = (NLD12G2_FULLY_ISO_CH NOT POLY) INTERACT GATE == 2
    INT A < HVPO_S_5_NLD12G2_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVPO.S.5_NA12G2_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.S.5_NA12G2_FULLY_ISO { @ Min space between two PO region in channel length direction == 0.54
    A = (NA12G2_FULLY_ISO_CH NOT POLY) INTERACT GATE == 2
    INT A < HVPO_S_5_NA12G2_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVPO.S.5_NLD5G2_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVPO.S.5_NLD5G2_FULLY_ISO { @ Min space between two PO region in channel length direction == 0.54
    A = (NLD5G2_FULLY_ISO_CH NOT POLY) INTERACT GATE == 2
    INT A < HVPO_S_5_NLD5G2_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVPO.S.5_PLD12G2A_BL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.S.5_PLD12G2A_BL { @ Min space between two PO region in channel length direction == 0.54
    A = (PLD12G2A_BL_CH NOT POLY) INTERACT GATE == 2
    INT A < HVPO_S_5_PLD12G2A_BL ABUT < 90 SINGULAR REGION
}
HVPO.S.5_PA12G2A_BL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.S.5_PA12G2A_BL { @ Min space between two PO region in channel length direction == 0.54
    A = (PA12G2A_BL_CH NOT POLY) INTERACT GATE == 2
    INT A < HVPO_S_5_PA12G2A_BL ABUT < 90 SINGULAR REGION
}
HVPO.S.5_PLD5G2A_BL
0 0 4 Jan 13 20:32:48 2026                     
HVPO.S.5_PLD5G2A_BL { @ Min space between two PO region in channel length direction == 0.54
    A = (PLD5G2A_BL_CH NOT POLY) INTERACT GATE == 2
    INT A < HVPO_S_5_PLD5G2A_BL ABUT < 90 SINGULAR REGION
}
HVPO.C.1A
0 0 6 Jan 13 20:32:48 2026                     
HVPO.C.1A { @ min and max clearance from HVNW to PO to define channel length for NLD55G5 NLD45G5 == 0.6
	A = POLY INTERACT (NLD45G5_GB_GATE OR NLD55G5_GB_GATE) 
	B = A TOUCH EDGE (A INSIDE EDGE HVPB)
	C = EXPAND EDGE B INSIDE BY HVPO_C_1A
	C NOT TOUCH HVNW
}
HVPO.C.1B
0 0 6 Jan 13 20:32:48 2026                     
HVPO.C.1B { @ min and max clearance from HVNW to PO to define channel length for NLD65G5 == 0.7
	A = POLY INTERACT NLD65G5_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE HVPB)
	C = EXPAND EDGE B INSIDE BY HVPO_C_1B
	C NOT TOUCH HVNW
}
HVPO.C.1C
0 0 6 Jan 13 20:32:48 2026                     
HVPO.C.1C { @ min and max clearance from HVNW to PO to define channel length for NLD36G5 == 0.4
        A = POLY INTERACT NLD36G5_GB_GATE
        B = A TOUCH EDGE (A INSIDE EDGE HVPB)
        C = EXPAND EDGE B INSIDE BY HVPO_C_1C
        C NOT TOUCH HVNW
}
HVPO.C.1D
0 0 6 Jan 13 20:32:48 2026                     
HVPO.C.1D { @ min and max clearance from HVNW to PO to define channel length for NSW50BVG5 == 0.1 
        A = POLY INTERACT NSW50BVG5_GB_GATE
        B = A TOUCH EDGE (A INSIDE EDGE HVPB)
        C = EXPAND EDGE B INSIDE BY HVPO_C_1D
        C NOT TOUCH HVNW
}
HVPO.C.2
0 0 6 Jan 13 20:32:48 2026                     
HVPO.C.2 { @ min and max clearance of SH_P to PO for NDA29G3 == 0
	A = POLY INTERACT NDA29G3_GATE
	B = A TOUCH EDGE (HOLES A)
	C = B NOT TOUCH EDGE (B INSIDE EDGE OD)
	C NOT COIN OUTSIDE EDGE SH_P
}
HVPO.W.1
0 0 5 Jan 13 20:32:48 2026                     
HVPO.W.1{ @ min and max width of POLY for Zener diode == 0.6
    A = SIZE PO_ZENER_H BY HVPO_W_1 
    B = PO_ZENER OR PO_ZENER_H
    A XOR B
}
HVPO.W.2_NLD20G5B
0 0 6 Jan 13 20:32:48 2026                     
HVPO.W.2_NLD20G5B { @ min and max width of HVPO for NLD20G5B == 1.4
	A = POLY INTERACT NLD20G5_GB_GATE
	INT A < HVPO_W_2_NLD20G5B ABUT < 90 SINGULAR REGION
	B = A AND OD
	SIZE B BY HVPO_W_2_NLD20G5B/2 UNDEROVER
}
HVPO.W.2_NLD24G5B
0 0 6 Jan 13 20:32:48 2026                     
HVPO.W.2_NLD24G5B { @ min and max width of HVPO for NLD24G5B == 1.6
	A = POLY INTERACT NLD24G5_GB_GATE
	INT A < HVPO_W_2_NLD24G5B ABUT < 90 SINGULAR REGION
	B = A AND OD
	SIZE B BY HVPO_W_2_NLD24G5B/2 UNDEROVER
}
HVPO.W.3
0 0 4 Jan 13 20:32:48 2026                     
HVPO.W.3 { @ min and max width of floating PO == 0.18
	INT FPO < HVPO_W_3 ABUT < 90 SINGULAR REGION
	SIZE FPO BY HVPO_W_3/2 UNDEROVER
}
HVPO.W.4_NLD6G5_SA_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD6G5_SA_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 60
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD6G5_SA_NBL_GATE_W_EXPc >= 1000
  [(AREA(NLD6G5_SA_NBL_GATE_W_EXPc)/2)/GRID]
  RDB HVPO.W.4_NLD6G5_SA_NBL.rep NLD6G5_SA_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD6G5_SA_NBL + GRID
}
HVPO.W.4_NLD6G5_SA_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD6G5_SA_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 60
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD6G5_SA_FULLY_ISO_GATE_W_EXPc >= 1000
  [(AREA(NLD6G5_SA_FULLY_ISO_GATE_W_EXPc)/2)/GRID]
  RDB HVPO.W.4_NLD6G5_SA_FULLY_ISO.rep NLD6G5_SA_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD6G5_SA_FULLY_ISO + GRID
}
HVPO.W.4_NLD6G5_DE_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD6G5_DE_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 60
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD6G5_DE_NBL_GATE_W_EXPc >= 1000
  [AREA(NLD6G5_DE_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD6G5_DE_NBL.rep NLD6G5_DE_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD6G5_DE_NBL + GRID
}
HVPO.W.4_NLD6G5_DE_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD6G5_DE_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 60
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD6G5_DE_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD6G5_DE_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD6G5_DE_FULLY_ISO.rep NLD6G5_DE_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD6G5_DE_FULLY_ISO + GRID
}
HVPO.W.4_NDA6G3
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NDA6G3 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 60
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NDA6G3_GATE_W_EXPc >= 1000
  [AREA(NDA6G3_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NDA6G3.rep NDA6G3_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NDA6G3 + GRID
}
HVPO.W.4_NA6G5_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NA6G5_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 60
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA6G5_NBL_GATE_W_EXPc >= 1000
  [AREA(NA6G5_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA6G5_NBL.rep NA6G5_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA6G5_NBL + GRID
}
HVPO.W.4_PA6G5_SA_BL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA6G5_SA_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 80
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA6G5_SA_BL_GATE_W_EXPc >= 1000
  [(AREA(PA6G5_SA_BL_GATE_W_EXPc)/2)/GRID]
  RDB HVPO.W.4_PA6G5_SA_BL.rep PA6G5_SA_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA6G5_SA_BL + GRID
}
HVPO.W.4_PA6G5_DE_BL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA6G5_DE_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 80
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA6G5_DE_BL_GATE_W_EXPc >= 1000
  [AREA(PA6G5_DE_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA6G5_DE_BL.rep PA6G5_DE_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA6G5_DE_BL + GRID
}
HVPO.W.4_NLD7G5_MR_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD7G5_MR_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD7G5_MR_NBL_GATE_W_EXPc >= 1000
  [AREA(NLD7G5_MR_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD7G5_MR_NBL.rep NLD7G5_MR_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD7G5_MR_NBL + GRID
}
HVPO.W.4_NA7G5_MR_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NA7G5_MR_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA7G5_MR_NBL_GATE_W_EXPc >= 1000
  [AREA(NA7G5_MR_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA7G5_MR_NBL.rep NA7G5_MR_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA7G5_MR_NBL + GRID
}
HVPO.W.4_NLD8G5A_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD8G5A_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD8G5A_NBL_GATE_W_EXPc >= 1000
  [AREA(NLD8G5A_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD8G5A_NBL.rep NLD8G5A_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD8G5A_NBL + GRID
}
HVPO.W.4_NLD8G5_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD8G5_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD8G5_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD8G5_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD8G5_FULLY_ISO.rep NLD8G5_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD8G5_FULLY_ISO + GRID
}
HVPO.W.4_NLD12G5A_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD12G5A_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD12G5A_NBL_GATE_W_EXPc >= 1000
  [AREA(NLD12G5A_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD12G5A_NBL.rep NLD12G5A_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD12G5A_NBL + GRID
}
HVPO.W.4_NLD12G5_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD12G5_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD12G5_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD12G5_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD12G5_FULLY_ISO.rep NLD12G5_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD12G5_FULLY_ISO + GRID
}
HVPO.W.4_NLD12G5_MR_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD12G5_MR_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD12G5_MR_NBL_GATE_W_EXPc >= 1000
  [AREA(NLD12G5_MR_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD12G5_MR_NBL.rep NLD12G5_MR_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD12G5_MR_NBL + GRID
}
HVPO.W.4_NA12G5_MR_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NA12G5_MR_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA12G5_MR_NBL_GATE_W_EXPc >= 1000
  [AREA(NA12G5_MR_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA12G5_MR_NBL.rep NA12G5_MR_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA12G5_MR_NBL + GRID
}
HVPO.W.4_NLD12G5_HP_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD12G5_HP_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD12G5_HP_NBL_GATE_W_EXPc >= 1000
  [AREA(NLD12G5_HP_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD12G5_HP_NBL.rep NLD12G5_HP_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD12G5_HP_NBL + GRID
}
HVPO.W.4_NLD12G5_HP_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD12G5_HP_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD12G5_HP_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD12G5_HP_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD12G5_HP_FULLY_ISO.rep NLD12G5_HP_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD12G5_HP_FULLY_ISO + GRID
}
HVPO.W.4_NLD16G5A_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD16G5A_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD16G5A_NBL_GATE_W_EXPc >= 1000
  [AREA(NLD16G5A_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD16G5A_NBL.rep NLD16G5A_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD16G5A_NBL + GRID
}
HVPO.W.4_NLD16G5_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD16G5_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD16G5_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD16G5_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD16G5_FULLY_ISO.rep NLD16G5_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD16G5_FULLY_ISO + GRID
}
HVPO.W.4_NDA20G3
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NDA20G3 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NDA20G3_GATE_W_EXPc >= 1000
  [AREA(NDA20G3_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NDA20G3.rep NDA20G3_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NDA20G3 + GRID
}
HVPO.W.4_NLD20G5A_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD20G5A_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD20G5A_NBL_GATE_W_EXPc >= 1000
  [AREA(NLD20G5A_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD20G5A_NBL.rep NLD20G5A_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD20G5A_NBL + GRID
}
HVPO.W.4_NLD20G5_GB
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD20G5_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD20G5_GB_GATE_W_EXPc >= 1000
  [AREA(NLD20G5_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD20G5_GB.rep NLD20G5_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD20G5_GB + GRID
}
HVPO.W.4_NLD20G5_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD20G5_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD20G5_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD20G5_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD20G5_FULLY_ISO.rep NLD20G5_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD20G5_FULLY_ISO + GRID
}
HVPO.W.4_NA24G3_DEP_GB
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NA24G3_DEP_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA24G3_DEP_GB_GATE_W_EXPc >= 1000
  [AREA(NA24G3_DEP_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA24G3_DEP_GB.rep NA24G3_DEP_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA24G3_DEP_GB + GRID
}
HVPO.W.4_NLD24G5_GB
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD24G5_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD24G5_GB_GATE_W_EXPc >= 1000
  [AREA(NLD24G5_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD24G5_GB.rep NLD24G5_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD24G5_GB + GRID
}
HVPO.W.4_NLD36G5_GA
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD36G5_GA { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD36G5_GA_GATE_W_EXPc >= 1000
  [AREA(NLD36G5_GA_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD36G5_GA.rep NLD36G5_GA_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD36G5_GA + GRID
}
HVPO.W.4_NLD24G5_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD24G5_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD24G5_NBL_GATE_W_EXPc >= 1000
  [AREA(NLD24G5_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD24G5_NBL.rep NLD24G5_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD24G5_NBL + GRID
}
HVPO.W.4_NLD36G5_GB
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD36G5_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD36G5_GB_GATE_W_EXPc >= 1000
  [AREA(NLD36G5_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD36G5_GB.rep NLD36G5_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD36G5_GB + GRID
}
HVPO.W.4_NDA29G3
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NDA29G3 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NDA29G3_GATE_W_EXPc >= 1000
  [AREA(NDA29G3_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NDA29G3.rep NDA29G3_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NDA29G3 + GRID
}
HVPO.W.4_NA29G5A
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NA29G5A { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA29G5A_GATE_W_EXPc >= 1000
  [AREA(NA29G5A_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA29G5A.rep NA29G5A_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA29G5A + GRID
}
HVPO.W.4_NSW28BVG5_GA_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NSW28BVG5_GA_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NSW28BVG5_GA_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NSW28BVG5_GA_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NSW28BVG5_GA_FULLY_ISO.rep NSW28BVG5_GA_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NSW28BVG5_GA_FULLY_ISO + GRID
}
HVPO.W.4_NSW28BVG5_GA_NBT_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NSW28BVG5_GA_NBT_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NSW28BVG5_GA_NBT_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NSW28BVG5_GA_NBT_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NSW28BVG5_GA_NBT_FULLY_ISO.rep NSW28BVG5_GA_NBT_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NSW28BVG5_GA_NBT_FULLY_ISO + GRID
}
HVPO.W.4_NLD12G2_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD12G2_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD12G2_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD12G2_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD12G2_FULLY_ISO.rep NLD12G2_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD12G2_FULLY_ISO + GRID
}
HVPO.W.4_NA12G2_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NA12G2_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 120
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA12G2_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NA12G2_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA12G2_FULLY_ISO.rep NA12G2_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA12G2_FULLY_ISO + GRID
}
HVPO.W.4_NLD5G2_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD5G2_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 60
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD5G2_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NLD5G2_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD5G2_FULLY_ISO.rep NLD5G2_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD5G2_FULLY_ISO + GRID
}
HVPO.W.4_PA8G5A_BL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA8G5A_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA8G5A_BL_GATE_W_EXPc >= 1000
  [AREA(PA8G5A_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA8G5A_BL.rep PA8G5A_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA8G5A_BL + GRID
}
HVPO.W.4_PA12G5A_BL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA12G5A_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA12G5A_BL_GATE_W_EXPc >= 1000
  [AREA(PA12G5A_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA12G5A_BL.rep PA12G5A_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA12G5A_BL + GRID
}
HVPO.W.4_PA12G5_MR_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA12G5_MR_NBL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA12G5_MR_NBL_GATE_W_EXPc >= 1000
  [AREA(PA12G5_MR_NBL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA12G5_MR_NBL.rep PA12G5_MR_NBL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA12G5_MR_NBL + GRID
}
HVPO.W.4_PA16G5A_BL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA16G5A_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA16G5A_BL_GATE_W_EXPc >= 1000
  [AREA(PA16G5A_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA16G5A_BL.rep PA16G5A_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA16G5A_BL + GRID
}
HVPO.W.4_PA20G5A_BL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA20G5A_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA20G5A_BL_GATE_W_EXPc >= 1000
  [AREA(PA20G5A_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA20G5A_BL.rep PA20G5A_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA20G5A_BL + GRID
}
HVPO.W.4_PA20G5
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA20G5 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA20G5_GATE_W_EXPc >= 1000
  [AREA(PA20G5_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA20G5.rep PA20G5_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA20G5 + GRID
}
HVPO.W.4_PA36G5
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA36G5 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA36G5_GATE_W_EXPc >= 1000
  [AREA(PA36G5_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA36G5.rep PA36G5_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA36G5 + GRID
}
HVPO.W.4_PA29G5A_BL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA29G5A_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA29G5A_BL_GATE_W_EXPc >= 1000
  [AREA(PA29G5A_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA29G5A_BL.rep PA29G5A_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA29G5A_BL + GRID
}
HVPO.W.4_NA45G3_DEP_GB
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NA45G3_DEP_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 350
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA45G3_DEP_GB_GATE_W_EXPc >= 1000
  [AREA(NA45G3_DEP_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA45G3_DEP_GB.rep NA45G3_DEP_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA45G3_DEP_GB + GRID
}
HVPO.W.4_NA45G5_GB
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NA45G5_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 350
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA45G5_GB_GATE_W_EXPc >= 1000
  [AREA(NA45G5_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA45G5_GB.rep NA45G5_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA45G5_GB + GRID
}
HVPO.W.4_NLD45G5_GB
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD45G5_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 350
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD45G5_GB_GATE_W_EXPc >= 1000
  [AREA(NLD45G5_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD45G5_GB.rep NLD45G5_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD45G5_GB + GRID
}
HVPO.W.4_NLD55G5_GB
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD55G5_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 350
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD55G5_GB_GATE_W_EXPc >= 1000
  [AREA(NLD55G5_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD55G5_GB.rep NLD55G5_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD55G5_GB + GRID
}
HVPO.W.4_NLD65G5_GB
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NLD65G5_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 350
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NLD65G5_GB_GATE_W_EXPc >= 1000
  [AREA(NLD65G5_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NLD65G5_GB.rep NLD65G5_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NLD65G5_GB + GRID
}
HVPO.W.4_NA65G3_DEP_GB
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NA65G3_DEP_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 350
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA65G3_DEP_GB_GATE_W_EXPc >= 1000
  [AREA(NA65G3_DEP_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA65G3_DEP_GB.rep NA65G3_DEP_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA65G3_DEP_GB + GRID
}
HVPO.W.4_NA70G5_GB
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NA70G5_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 350
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NA70G5_GB_GATE_W_EXPc >= 1000
  [AREA(NA70G5_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NA70G5_GB.rep NA70G5_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NA70G5_GB + GRID
}
HVPO.W.4_NSW40BVG5_GA_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NSW40BVG5_GA_FULLY_ISO { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 350
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NSW40BVG5_GA_FULLY_ISO_GATE_W_EXPc >= 1000
  [AREA(NSW40BVG5_GA_FULLY_ISO_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NSW40BVG5_GA_FULLY_ISO.rep NSW40BVG5_GA_FULLY_ISO_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NSW40BVG5_GA_FULLY_ISO + GRID
}
HVPO.W.4_NSW50BVG5_GB
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_NSW50BVG5_GB { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 350
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO NSW50BVG5_GB_GATE_W_EXPc >= 1000
  [AREA(NSW50BVG5_GB_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_NSW50BVG5_GB.rep NSW50BVG5_GB_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_NSW50BVG5_GB + GRID
}
HVPO.W.4_PA45G5
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA45G5 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 400
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA45G5_GATE_W_EXPc >= 1000
  [AREA(PA45G5_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA45G5.rep PA45G5_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA45G5 + GRID
}
HVPO.W.4_PA55G5
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA55G5 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 400
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA55G5_GATE_W_EXPc >= 1000
  [AREA(PA55G5_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA55G5.rep PA55G5_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA55G5 + GRID
}
HVPO.W.4_PA70G5
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA70G5 { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 400
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA70G5_GATE_W_EXPc >= 1000
  [AREA(PA70G5_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA70G5.rep PA70G5_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA70G5 + GRID
}
HVPO.W.4_PLD12G2A_BL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PLD12G2A_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PLD12G2A_BL_GATE_W_EXPc >= 1000
  [AREA(PLD12G2A_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PLD12G2A_BL.rep PLD12G2A_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PLD12G2A_BL + GRID
}
HVPO.W.4_PA12G2A_BL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PA12G2A_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 200
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PA12G2A_BL_GATE_W_EXPc >= 1000
  [AREA(PA12G2A_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PA12G2A_BL.rep PA12G2A_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PA12G2A_BL + GRID
}
HVPO.W.4_PLD5G2A_BL
0 0 9 Jan 13 20:32:48 2026                     
HVPO.W.4_PLD5G2A_BL { @ Total channel width of HV switch MOS which is one or more HV switch MOS
                      @ share same connection  >= 80
		              @ The following notes are DRC checkable through metal connection:
		              @ Gates of HV switch MOS have to be connected to the same path . 
  A = NET AREA RATIO PLD5G2A_BL_GATE_W_EXPc >= 1000
  [AREA(PLD5G2A_BL_GATE_W_EXPc)/GRID]
  RDB HVPO.W.4_PLD5G2A_BL.rep PLD5G2A_BL_GATE_W_EXPc
  ENCLOSE RECTANGLE A GRID HVPO_W_4_PLD5G2A_BL + GRID
}
HVPO.R.1
0 0 8 Jan 13 20:32:48 2026                     
HVPO.R.1 { @ In HV area, PO region is not allowed used for high voltage interconnection.
            @ Poly interact more than one PO and OD region is not allowed
     A = HVPO INTERACT ALL_GATE > 1  
     A1 = NOT RECTANGLE (POLY INTERACT HVOD)
     B = (DONUT HVPO) INTERACT ((((((NDA29G3_GATE OR DIO_ZENER_M) OR DIO_ZENER_NBL_M) OR DIO_ZENER_GB_M) OR BJT_NPWHVNWNBL_PO_BOUNDARY_E) OR BJT_NWHVPWNBL_PO_BOUNDARY_E) OR DIO_ZENER_PB2_NBL_M)
     A NOT B
     A1 NOT B
}
HVPO.R.2_NA45G3_DEP_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.R.2_NA45G3_DEP_GB { @ min and max of FPO number == 6
	(NA45G3_DEP_GB_D NOT NPOD) INTERACT FPO != HVPO_R_2_NA45G3_DEP_GB
}
HVPO.R.2_NA45G5_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.R.2_NA45G5_GB { @ min and max of FPO number == 4
	(NA45G5_GB_D NOT NPOD) INTERACT FPO != HVPO_R_2_NA45G5_GB
}
HVPO.R.2_NLD36G5_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.R.2_NLD36G5_GB { @ min and max of FPO number == 2
	(NLD36G5_GB_D NOT NPOD) INTERACT FPO != HVPO_R_2_NLD36G5_GB
}
HVPO.R.2_NLD45G5_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.R.2_NLD45G5_GB { @ min and max of FPO number == 3
	(NLD45G5_GB_D NOT NPOD) INTERACT FPO != HVPO_R_2_NLD45G5_GB
}
HVPO.R.2_NLD55G5_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.R.2_NLD55G5_GB { @ min and max of FPO number == 5
	(NLD55G5_GB_D NOT NPOD) INTERACT FPO != HVPO_R_2_NLD55G5_GB
}
HVPO.R.2_NLD65G5_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.R.2_NLD65G5_GB { @ min and max of FPO number == 6
	(NLD65G5_GB_D NOT NPOD) INTERACT FPO != HVPO_R_2_NLD65G5_GB
}
HVPO.R.2_NA65G3_DEP_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.R.2_NA65G3_DEP_GB { @ min and max of FPO number == 8
	(NA65G3_DEP_GB_D NOT NPOD) INTERACT FPO != HVPO_R_2_NA65G3_DEP_GB
}
HVPO.R.2_NA70G5_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.R.2_NA70G5_GB { @ min and max of FPO number == 8
	(NA70G5_GB_D NOT NPOD) INTERACT FPO != HVPO_R_2_NA70G5_GB
}
HVPO.R.2_NSW50BVG5_GB
0 0 3 Jan 13 20:32:48 2026                     
HVPO.R.2_NSW50BVG5_GB { @ min and max of FPO number == 2
	(NSW50BVG5_GB_D NOT NPOD) INTERACT FPO != HVPO_R_2_NSW50BVG5_GB
}
HVPO.R.3
0 0 4 Jan 13 20:32:48 2026                     
HVPO.R.3 { @ floating PO must be covered by FPO (13;4) 
 	A =  (((((((NA45G3_DEP_GB_D OR NA45G5_GB_D) OR NLD36G5_GB_D) OR NLD45G5_GB_D) OR NLD55G5_GB_D) OR NLD65G5_GB_D) OR NA65G3_DEP_GB_D) OR NA70G5_GB_D) OR NSW50BVG5_GB_D
	A NOT INTERACT FPO
}
HVPO.R.4
0 0 6 Jan 13 20:32:48 2026                     
HVPO.R.4 { @ POLY must be connected to n1(plus) node for 36V SBD
	A = POLY INTERACT ((HOLES POLY INNER) ENCLOSE DIO_SBD_36V_M)
	B = STAMP A BY ILP1_mf
	C = NET AREA RATIO DIO_SBD_36V_M B > 0
	DIO_SBD_36V_M NOT INTERACT C
}
HVPO.R.5
0 0 7 Jan 13 20:32:48 2026                     
HVPO.R.5 { @ POLY must be connected to n2(minus) node for 30V SBD
	A = POLY INTERACT ((HOLES POLY) ENCLOSE DIO_SBD_30V_M)
	B = STAMP A BY ILP1_mf
	C = STAMP NPOD_PICK_R_DIO_SBD_30V BY NTAP_mf
	D = NET AREA RATIO C B > 0
	C NOT INTERACT D
}
HVPO.R.6
0 0 4 Jan 13 20:32:48 2026                     
HVPO.R.6 { @ FPO only can be used for NA45G5,NA45G3_DEP,NLD55G5,NLD65G5,NA70G5,NA65G3_DEP,NLD45G5,NLD36G5,NSW50BVG5
 	A =  (((((((NA45G3_DEP_GB_D OR NA45G5_GB_D) OR NLD36G5_GB_D) OR NLD45G5_GB_D) OR NLD55G5_GB_D) OR NLD65G5_GB_D) OR NA65G3_DEP_GB_D) OR NA70G5_GB_D) OR NSW50BVG5_GB_D
	FPO NOT INTERACT A
}
HVPO.R.7
0 0 4 Jan 13 20:32:48 2026                     
HVPO.R.7 { @ Poly ring is must for NDA29G3 
	A = DONUT POLY
	NDA29G3_GATE NOT INTERACT A
}
HVBJT.W.1A
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.W.1A { @ min and max width of EMITTER size == 1.1*1.1 2*2 5*5
	A = NOT RECTANGLE HVBJT_E_LPNP_1 == 1.1 BY == 1.1 ORTHOGONAL ONLY
	B = NOT RECTANGLE A == 2 BY == 2 ORTHOGONAL ONLY
	NOT RECTANGLE B == 5 BY == 5 ORTHOGONAL ONLY
}
HVBJT.W.1B
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.W.1B { @ min and max width of EMITTER size == 10*10
	NOT RECTANGLE HVBJT_E_BGR8 == 10 BY == 10 ORTHOGONAL ONLY
}
HVBJT.W.1C
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.W.1C { @ min and max width of EMITTER size == 2*2 5*5 10*10
	A = NOT RECTANGLE HVBJT_E_GROUP1 == 2 BY == 2 ORTHOGONAL ONLY
	B = NOT RECTANGLE A == 5 BY == 5 ORTHOGONAL ONLY
	NOT RECTANGLE B == 10 BY == 10 ORTHOGONAL ONLY
}
HVBJT.W.1D
0 0 4 Jan 13 20:32:48 2026                     
HVBJT.W.1D { @ min and max width of EMITTER size ==  2*2 5*5
    A = NOT RECTANGLE BJT_PB2HVNWNBLSHP_E == 2 BY == 2 ORTHOGONAL ONLY
    NOT RECTANGLE A == 5 BY == 5 ORTHOGONAL ONLY
}
HVBJT.W.5
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.W.5 { @ min and max width of EMITTER size == 2*2 5*5 10*10
	A = NOT RECTANGLE HVBJT_E_POLY_BOUNDARY == 2 BY == 2 ORTHOGONAL ONLY
	B = NOT RECTANGLE A == 5 BY == 5 ORTHOGONAL ONLY
	NOT RECTANGLE B == 10 BY == 10 ORTHOGONAL ONLY
}
HVBJT.W.2
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.W.2 { @ min width of Base OD >=0.42
    INT HVBJT_B < 0.42 ABUT < 90 SINGULAR REGION
}
HVBJT.W.6_NPWHVNWNBL
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.W.6_NPWHVNWNBL { @ min width of Base OD >=0.55
    INT HVBJT_B_NPWHVNWNBL_PO_BOUNDARY < 0.55 ABUT < 90 SINGULAR REGION
}
HVBJT.W.6_NWHVPWNBL
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.W.6_NWHVPWNBL { @ min width of Base OD >=0.49
    INT HVBJT_B_NWHVPWNBL_PO_BOUNDARY < 0.49 ABUT < 90 SINGULAR REGION
}
HVBJT.W.3A
0 0 4 Jan 13 20:32:48 2026                     
HVBJT.W.3A { @ min and max width of Collector OD ==1.0
	INT HVBJT_C_NPN_GB < 1.0 ABUT < 90 SINGULAR REGION 
	SIZE HVBJT_C_NPN_GB UNDEROVER BY 1.0/2
}
HVBJT.W.3B
0 0 4 Jan 13 20:32:48 2026                     
HVBJT.W.3B { @ min and max width of Collector OD ==0.42
	INT HVBJT_C_GROUP1 < 0.42 ABUT < 90 SINGULAR REGION 
	SIZE HVBJT_C_GROUP1 UNDEROVER BY 0.42/2
}
HVBJT.W.4
0 0 4 Jan 13 20:32:48 2026                     
HVBJT.W.4 { @ min and max width of P+ iso ring for HVBJT == 0.42
	INT PPOD_ISO_R_BJT < HVBJT_W_4 ABUT < 90 SINGULAR REGION
	SIZE (PPOD_ISO_R_BJT AND HVBJT_DMY) BY HVBJT_W_4/2 UNDEROVER
}
HVBJT.C.1
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.C.1 {@ min and max clearance from collector OD to SH_P for HVBJT == 0.5
	A = SH_P INTERACT HVBJT_C_1_E
    B = SIZE A BY HVBJT_C_1
    B XOR HVBJT_C_1_C_H
}
HVBJT.C.2
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.C.2 {@ min and max clrarance from base OD to HVPB for HVBJT == 0.2
	A = HVPB INTERACT HVBJT_C_2_E
    B = SIZE A BY HVBJT_C_2
    B XOR HVBJT_C_2_B_H
}
HVBJT.C.3
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.C.3 { @ Min and Max clearance between NP and PP region under PO for HV Poly boundary BJT == 0.0
    A = NP INTERACT HVBJT_C_3_E
	B1 = PP INTERACT HVBJT_C_3_B
	B = HOLES B1
	A XOR B
}
HVBJT.R.7
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.R.7 { @ Poly must be connected with Emitter by metal for HV poly boundary BJT 
    A = ILP1_mf INTERACT (BJT_NPWHVNWNBL_PO_BOUNDARY_E OR BJT_NWHVPWNBL_PO_BOUNDARY_E)
	NET AREA RATIO BJT_NPWHVNWNBL_PO_BOUNDARY_E_c A == 0
	NET AREA RATIO BJT_NWHVPWNBL_PO_BOUNDARY_E_c A == 0
}
HVBJT.E.2A
0 0 8 Jan 13 20:32:48 2026                     
HVBJT.E.2A { @ min and max extension of HVNW beyond BASE OD for PNP BJT == 0.5
    A = (HVNW INTERACT HVBJT_PNP_B) NOT INTERACT HVBJT_B_H_LPNP
	B = HVBJT_PNP_B_H NOT INTERACT HVBJT_E_LPNP
	C = HVBJT_PNP_B TOUCH B
    D = B OR C
	E = SIZE D BY HVBJT_E_2A
	E XOR A
}
HVBJT.E.2B
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.2B { @ min and max extension of HVNW beyond BASE OD for PBHVNWNBLSHP BJT == 2
    A = HVNW INTERACT BJT_PBHVNWNBLSHP_E
    B = BJT_PBHVNWNBLSHP_B OR BJT_PBHVNWNBLSHP_B_H
	C = SIZE B BY HVBJT_E_2B
	C XOR A
}
HVBJT.E.2_PB2HVNWNBLSHP
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.2_PB2HVNWNBLSHP { @  min and max extension of HVNW beyond BASE OD for PB2HVNWNBLSHP == 2
    A = HVNW INTERACT BJT_PB2HVNWNBLSHP_E
    B = BJT_PB2HVNWNBLSHP_B OR BJT_PB2HVNWNBLSHP_B_H
	C = SIZE B BY HVBJT_E_2B
	C XOR A
}
HVBJT.E.3
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.3 { @ min and max extension of HVNW beyond collector OD for HVBJT == 0.5
	A = HVNW INTERACT HVBJT_E_3_C
	B = HVBJT_E_3_C OR HVBJT_E_3_C_H
	C = SIZE B BY HVBJT_E_3
	C XOR A
}
HVBJT.E.4A
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.4A { @ min and max extension of SH_N beyond base OD for HVBJT == 0.12
	A = HVBJT_PNP_B NOT ((BJT_PBHVNWNBLHVPW_B OR BJT_PBHVNWNBLSHP_B) OR BJT_PB2HVNWNBLSHP_B)
    B = HVSHN INTERACT A
    C = SIZE A BY HVBJT_E_4A
    B XOR C
}
HVBJT.E.4B
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.4B { @ min and max extension of SH_N beyond base OD for HVBJT == 0.2
	A = HVBJT_PNP_B AND ((BJT_PBHVNWNBLHVPW_B OR BJT_PBHVNWNBLSHP_B) OR BJT_PB2HVNWNBLSHP_B)
    B = HVSHN INTERACT A
    C = SIZE A BY HVBJT_E_4B
    B XOR C
}
HVBJT.E.5A
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.5A { @ min and max extension of SH_P beyond Base OD for HVBJT == 0.5
    A = SH_P INTERACT (BJT_NPWHVNWNBL_B OR BJT_NPWHVNWNBL_BGR8_B)
    B = (BJT_NPWHVNWNBL_B OR BJT_NPWHVNWNBL_B_H) OR (BJT_NPWHVNWNBL_BGR8_B OR BJT_NPWHVNWNBL_BGR8_B_H)
    C = SIZE B BY HVBJT_E_5A
    A XOR C
}
HVBJT.E.5B
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.5B { @ min and max extension of SH_P beyond Base OD for HVBJT == 0.12
    A = SH_P INTERACT ((BJT_NHVPWNBL_B OR BJT_NWHVPWNBL_B) OR BJT_NWHVPWNBL_GB_BGR8_B)
    B = (BJT_NHVPWNBL_B OR BJT_NWHVPWNBL_B) OR BJT_NWHVPWNBL_GB_BGR8_B 
    C = SIZE B BY HVBJT_E_5B
    A XOR C
}
HVBJT.E.6
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.6 { @ min and max extension of RPO beyond emitter OD == 0.22
    A = RPO INTERACT (HVBJT_E NOT (BJT_NPWHVNWNBL_PO_BOUNDARY_E OR BJT_NWHVPWNBL_PO_BOUNDARY_E))
    B = (HOLES A ) OR A
    C = SIZE (HVBJT_E NOT (BJT_NPWHVNWNBL_PO_BOUNDARY_E OR BJT_NWHVPWNBL_PO_BOUNDARY_E)) BY HVBJT_E_6
    B XOR C
}
HVBJT.E.7
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.E.7 { @ min and max extension of HVPB beyond emitter OD for HVBJT == 0.4
    A = HVPB INTERACT HVBJT_PB_E
    B = SIZE HVBJT_PB_E BY HVBJT_E_7
    A XOR B
}
HVBJT.E.8_9
0 0 4 Jan 13 20:32:48 2026                     
HVBJT.E.8_9 { @ Min extension of HVDMY/HVGA beyond P+ iso ring for HVBJT >= 2
	ENC HVBJT_E_8_9_PPOD_ISO_R HVDMY < HVBJT_E_8_9
	ENC HVBJT_E_8_9_PPOD_ISO_R HVGA < HVBJT_E_8_9
}
HVBJT.E.10
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.E.10 { @ min and max extension of SH_N beyond Collector OD for HVBJT == 0.12
	A = HVSHN INTERACT HVBJT_NPN_C
	B = SIZE HVBJT_NPN_C BY HVBJT_E_10
	A XOR B
}
HVBJT.E.11
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.E.11 { @ min and max extension of SH_N beyond Emitter OD for HVBJT == 0.22
    A = HVSHN INTERACT HVBJT_E_11_E
	B = SIZE HVBJT_E_11_E BY HVBJT_E_11
	A XOR B
}
HVBJT.E.12
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.12 { @ min and max extension of DPW beyond Collector OD for HVBJT == 1.5
	A = BJT_PHVNWDPW_C OR BJT_PHVNWDPW_C_H
	B = SIZE A BY HVBJT_E_12
	C = DPW INTERACT BJT_PHVNWDPW_E
	B XOR C
}
HVBJT.E.13
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.13 { @ min and max extension of SH_P beyond Collector OD for LPNP == 0.2
	A = COPY HVBJT_C_LPNP
	B = SIZE A BY HVBJT_E_13
	C = SH_P INTERACT A
	B XOR C
}
HVBJT.E.14
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.14 { @ min and max extension of HVPB beyond Collector OD for LPNP PBHVNWNBLHVPW == 0.4
	A = COPY BJT_PBHVNWNBLHVPW_C
	B = SIZE A BY HVBJT_E_14
	C = HVPB INTERACT A
	B XOR C
}
HVBJT.E.15
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.15 { @ min and max extension of DPW beyond Collector OD for LPNP PBHVNWNBLHVPW == 0.4
	A = COPY BJT_PBHVNWNBLHVPW_C
	B = SIZE A BY HVBJT_E_15
	C = DPW INTERACT A
	B XOR C
}
HVBJT.E.16
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.E.16 { @ min and max extension of HVNW beyond Emitter OD for LPNP PBHVNWNBLHVPW == 2.6
	A = SIZE BJT_PBHVNWNBLHVPW_E BY HVBJT_E_16
	B = HVNW INTERACT BJT_PBHVNWNBLHVPW_E
	A XOR B
}
HVBJT.E.17
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.17 { @ min and max extension of Base OD beyond HVNW toward Emitter OD for LPNP PBHVNWNBLHVPW == 1.1
	A = SIZE BJT_PBHVNWNBLHVPW_B_H BY -HVBJT_E_17
	B = HVNW INTERACT BJT_PBHVNWNBLHVPW_B
	C = HOLES B 
	A XOR C 
}
HVBJT.E.18_BJT_NPWHVNWNBL_BGR8
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.E.18_BJT_NPWHVNWNBL_BGR8 { @ min and max extension of HVNW beyond BJTSNDMY == 0
	A = BJTSNDMY INTERACT BJT_NPWHVNWNBL_BGR8_E
	B = HVNW INTERACT A
	A XOR B
}
HVBJT.E.18_BJT_NWHVPWNBL_GB_BGR8
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.18_BJT_NWHVPWNBL_GB_BGR8 { @ min and max extension of HVNW beyond BJTSNDMY == 0
	A = BJTSNDMY INTERACT BJT_NWHVPWNBL_GB_BGR8_E
	B1 = HVNW INTERACT A
	B = B1 OR (HOLES B1)
	A XOR B
}
HVBJT.E.19
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.E.19 { @ min and max extension of Emitter OD beyond BJTSNDMY == 0
	A = BJTSNDMY INTERACT BJT_PBHVNWPSUB_GB_BGR8_E
	B = BJT_PBHVNWPSUB_GB_BGR8_E INTERACT BJTSNDMY
	A XOR B
}
HVBJT.E.20
0 0 7 Jan 13 20:32:48 2026                     
HVBJT.E.20 { @ min and max extension of Base OD beyond HVNW outward Emitter OD for LPNP PBHVNWNBLHVPW == 3.5
	A = BJT_PBHVNWNBLHVPW_B OR BJT_PBHVNWNBLHVPW_B_H 
	B = SIZE A BY HVBJT_E_20
	C = HVNW INTERACT BJT_PBHVNWNBLHVPW_B
	D = C OR (HOLES C)
	B XOR D 
}
HVBJT.E.21
0 0 7 Jan 13 20:32:48 2026                     
HVBJT.E.21 { @ Min and Max extension of poly to Emitter NP for HV poly boundary NPN BJT == 0.22
    A = POLY INTERACT HVBJT_E_21_E
	B = (HOLES A) OR A
	C1 = NP INTERACT HVBJT_E_21_E
	C = SIZE C1 BY HVBJT_E_21
	B XOR C
}
HVBJT.E.22
0 0 8 Jan 13 20:32:48 2026                     
HVBJT.E.22 { @ Min and max extension of poly to Emitter PP for HV poly boundary PNP BJT == 0.3
    A = POLY INTERACT HVBJT_E_22_B
	B = HOLES A 
	C = SIZE B BY HVBJT_E_22
	D = PP INTERACT HVBJT_E_22_B
    E = HOLES D
	E XOR C
}
HVBJT.E.23_BJT_NPWHVNWNBL_PO_BOUNDARY
0 0 7 Jan 13 20:32:48 2026                     
HVBJT.E.23_BJT_NPWHVNWNBL_PO_BOUNDARY { @ Min and Max extension of SH_P beyond the Emitter and Base OD for HV poly boundary NPN BJT == 0.5
  A1 = SH_P INTERACT BJT_NPWHVNWNBL_PO_BOUNDARY_B
  A = (HOLES A1) OR A1
  B = OD INTERACT BJT_NPWHVNWNBL_PO_BOUNDARY_B
  C = SIZE B BY HVBJT_E_23_BJT_NPWHVNWNBL_PO_BOUNDARY
  A XOR C
}
HVBJT.E.23_BJT_NWHVPWNBL_PO_BOUNDARY
0 0 7 Jan 13 20:32:48 2026                     
HVBJT.E.23_BJT_NWHVPWNBL_PO_BOUNDARY { @ Min and Max extension of SH_P beyond the Emitter and Base OD for HV poly boundary NPN BJT == 0.12
  A1 = SH_P INTERACT BJT_NWHVPWNBL_PO_BOUNDARY_B
  A = (HOLES A1) OR A1
  B = OD INTERACT BJT_NWHVPWNBL_PO_BOUNDARY_B
  C = SIZE B BY HVBJT_E_23_BJT_NWHVPWNBL_PO_BOUNDARY
  A XOR C
}
HVBJT.E.24
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.E.24 { @ Min and max overlap of poly and inside SH_N for HV poly boundary NPN BJT == 0.22
    A = POLY INTERACT HVBJT_E_24_E
	INT A HVSHN < HVBJT_E_24 ABUT < 90 SINGULAR REGION 
	B = A AND HVSHN
	SIZE B BY HVBJT_E_24/2 UNDEROVER
}
HVBJT.E.25_PB2HVNWNBLSHP
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.E.25_PB2HVNWNBLSHP { @ min and max extension of HVPB2 beyond emitter OD for LPNP PB2HVNWNBLSHP == 0.4
    A = HVPB2 INTERACT BJT_PB2HVNWNBLSHP_E
    B = SIZE BJT_PB2HVNWNBLSHP_E BY HVBJT_E_25_PB2HVNWNBLSHP
    A XOR B
}
HVBJT.O.1
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.O.1 { @ min and max overlap of RPO and emitter OD == 0.22
    A = RPO INTERACT (HVBJT_E NOT (BJT_NPWHVNWNBL_PO_BOUNDARY_E OR BJT_NWHVPWNBL_PO_BOUNDARY_E))
    B = HOLES A
    C = SIZE B BY HVBJT_O_1
    C XOR (HVBJT_E NOT (BJT_NPWHVNWNBL_PO_BOUNDARY_E OR BJT_NWHVPWNBL_PO_BOUNDARY_E))
}
HVBJT.O.2_BJT_NPWHVNWNBL_PO_BOUNDARY
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.O.2_BJT_NPWHVNWNBL_PO_BOUNDARY { @ Min and Max overlap of Poly and inside NP region(Emitter area) for HV poly boundary BJT NPN == 0.22
  A1 = NP INTERACT BJT_NPWHVNWNBL_PO_BOUNDARY_E
  A = POLY AND A1
  SIZE A BY HVBJT_O_2_BJT_NPWHVNWNBL_PO_BOUNDARY/2 UNDEROVER
  INT POLY A1 < HVBJT_O_2_BJT_NPWHVNWNBL_PO_BOUNDARY ABUT <90 SINGULAR REGION
}
HVBJT.O.2_BJT_NWHVPWNBL_PO_BOUNDARY
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.O.2_BJT_NWHVPWNBL_PO_BOUNDARY { @ Min and Max overlap of Poly and inside NP region(Emitter area) for HV poly boundary BJT NPN == 0.3
  A1 = NP INTERACT BJT_NWHVPWNBL_PO_BOUNDARY_E
  A = POLY AND A1
  SIZE A BY HVBJT_O_2_BJT_NWHVPWNBL_PO_BOUNDARY/2 UNDEROVER
  INT POLY A1 < HVBJT_O_2_BJT_NWHVPWNBL_PO_BOUNDARY ABUT <90 SINGULAR REGION
}
HVBJT.S.1A
0 0 4 Jan 13 20:32:48 2026                     
HVBJT.S.1A { @ min and max space between emitter OD and Base OD for all HV BJTs == 0.44
	A = SIZE HVBJT_E_GROUP2 BY HVBJT_S_1A
	A XOR HVBJT_B_H_GROUP2
}
HVBJT.S.1B
0 0 4 Jan 13 20:32:48 2026                     
HVBJT.S.1B { @ min and max space between emitter OD and Base OD for all HV BJTs == 0.6
	A = SIZE HVBJT_E_PBHVNWPSUB BY HVBJT_S_1B
	A XOR HVBJT_B_H_PBHVNWPSUB
}
HVBJT.S.2A
0 0 4 Jan 13 20:32:48 2026                     
HVBJT.S.2A { @ min and max space between emitter OD and Collector OD for LPNP == 2.8
	A = SIZE BJT_PBHVNWNBLSHP_E BY HVBJT_S_2A
	A XOR BJT_PBHVNWNBLSHP_C_H
}
HVBJT.S.2B
0 0 4 Jan 13 20:32:48 2026                     
HVBJT.S.2B { @ min and max space between emitter OD and Collector OD for LPNP == 3
	A = SIZE BJT_PBHVNWNBLHVPW_E BY HVBJT_S_2B
	A XOR BJT_PBHVNWNBLHVPW_C_H
}
HVBJT.S.2C
0 0 4 Jan 13 20:32:48 2026                     
HVBJT.S.2C { @ min and max space between emitter OD and Collector OD for LPNP == 2.8
	A = SIZE BJT_PB2HVNWNBLSHP_E BY HVBJT_S_2C
	A XOR BJT_PB2HVNWNBLSHP_C_H
}
HVBJT.S.3_PBHVNWNBLSHP
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.S.3_PBHVNWNBLSHP { @ min and max space between Base OD and Collector OD == 1
	A = BJT_PBHVNWNBLSHP_C OR BJT_PBHVNWNBLSHP_C_H
	B = SIZE A BY HVBJT_S_3_PBHVNWNBLSHP
	B XOR BJT_PBHVNWNBLSHP_B_H
}
HVBJT.S.3_PBHVNWNBLHVPW
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.S.3_PBHVNWNBLHVPW { @ min and max space between Base OD and Collector OD == 1.5
	A = BJT_PBHVNWNBLHVPW_C OR BJT_PBHVNWNBLHVPW_C_H
	B = SIZE A BY HVBJT_S_3_PBHVNWNBLHVPW
	B XOR BJT_PBHVNWNBLHVPW_B_H
}
HVBJT.S.3_PB2HVNWNBLSHP
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.S.3_PB2HVNWNBLSHP { @ min and max space between Base OD and Collector OD == 1
	A = BJT_PB2HVNWNBLSHP_C OR BJT_PB2HVNWNBLSHP_C_H
	B = SIZE A BY HVBJT_S_3_PB2HVNWNBLSHP
	B XOR BJT_PB2HVNWNBLSHP_B_H
}
HVBJT.S.3_NPN_GB
0 0 5 Jan 13 20:32:48 2026                     
HVBJT.S.3_NPN_GB { @ min and max space between Base OD and Collector OD == 1.4
	A = HVBJT_B_NPN_GB OR HVBJT_B_H_NPN_GB
	B = SIZE A BY HVBJT_S_3_NPN_GB
	B XOR HVBJT_C_H_NPN_GB
}
HVBJT.S.4
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.S.4 { @ min and max space between BJT1 OR BJT8 to P+ iso ring for NPWHVNWNBL_BGR8 == 2
	A = PSUB INTERACT BJT_NPWHVNWNBL_BGR8_E
	B = SIZE A BY HVBJT_S_4
	C = HOLES PPOD_ISO_R_BJT_NPWHVNWNBL_BGR8
	B XOR C
}
HVBJT.S.6
0 0 6 Jan 13 20:32:48 2026                     
HVBJT.S.6 { @ Min and Max space between {BJT1 OR BJT8} to P+ isolation ring for 8:1 NPN(NW/HVPW/NBL)(GB) == 3.5
        A = (NPN_BJT8 OR NPN_BJT1) INTERACT BJT_NWHVPWNBL_GB_BGR8_E
        B = SIZE A BY HVBJT_S_6
        C = HOLES PPOD_ISO_R_BJT_NWHVPWNBL_GB_BGR8
	B XOR C
}
HVBJT.R.1_NPWHVNWNBL
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_NPWHVNWNBL {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NPWHVNWNBL_E != 1
}
HVBJT.R.1_NPWHVNWNBL_PO_BOUNDARY
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_NPWHVNWNBL_PO_BOUNDARY {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NPWHVNWNBL_PO_BOUNDARY_E != 1
}
HVBJT.R.1_PBHVNWPSUB
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_PBHVNWPSUB {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PBHVNWPSUB_E != 1
}
HVBJT.R.1_PBHVNWNBLSHP
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_PBHVNWNBLSHP {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PBHVNWNBLSHP_E != 1
}
HVBJT.R.1_PB2HVNWNBLSHP
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_PB2HVNWNBLSHP {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PB2HVNWNBLSHP_E != 1
}
HVBJT.R.1_NPWHVNWNBL_BGR8
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_NPWHVNWNBL_BGR8 {@Minimum and maximum number of Emitter OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_NPWHVNWNBL_BGR8_E != 9
}
HVBJT.R.1_PBHVNWPSUB_GB
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_PBHVNWPSUB_GB {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PBHVNWPSUB_GB_E != 1
}
HVBJT.R.1_PBHVNWNBLHVPW
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_PBHVNWNBLHVPW {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PBHVNWNBLHVPW_E != 1
}
HVBJT.R.1_NHVPWNBL
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_NHVPWNBL {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NHVPWNBL_E != 1
}
HVBJT.R.1_NWHVPWNBL
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_NWHVPWNBL {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NWHVPWNBL_E != 1
}
HVBJT.R.1_NWHVPWNBL_PO_BOUNDARY
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_NWHVPWNBL_PO_BOUNDARY {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NWHVPWNBL_PO_BOUNDARY_E != 1
}
HVBJT.R.1_PHVNWDPW
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_PHVNWDPW {@Minimum and maximum number of Emitter OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PHVNWDPW_E != 1
}
HVBJT.R.1_PBHVNWPSUB_GB_BGR8
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_PBHVNWPSUB_GB_BGR8 {@Minimum and maximum number of Emitter OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_PBHVNWPSUB_GB_BGR8_E != 9
}
HVBJT.R.1_NWHVPWNBL_GB_BGR8
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.1_NWHVPWNBL_GB_BGR8 {@Minimum and maximum number of Emitter OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_NWHVPWNBL_GB_BGR8_E != 9
}
HVBJT.R.5_NPWHVNWNBL
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_NPWHVNWNBL {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NPWHVNWNBL_B != 1
}
HVBJT.R.5_NPWHVNWNBL_PO_BOUNDARY
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_NPWHVNWNBL_PO_BOUNDARY {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NPWHVNWNBL_PO_BOUNDARY_B != 1
}
HVBJT.R.5_PBHVNWPSUB
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_PBHVNWPSUB {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PBHVNWPSUB_B != 1
}
HVBJT.R.5_PBHVNWNBLSHP
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_PBHVNWNBLSHP {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PBHVNWNBLSHP_B != 1
}
HVBJT.R.5_PB2HVNWNBLSHP
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_PB2HVNWNBLSHP {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PB2HVNWNBLSHP_B != 1
}
HVBJT.R.5_NPWHVNWNBL_BGR8
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_NPWHVNWNBL_BGR8 {@Minimum and maximum number of Base OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_NPWHVNWNBL_BGR8_B != 9
}
HVBJT.R.5_PBHVNWPSUB_GB
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_PBHVNWPSUB_GB {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PBHVNWPSUB_GB_B != 1
}
HVBJT.R.5_PBHVNWNBLHVPW
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_PBHVNWNBLHVPW {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PBHVNWNBLHVPW_B != 1
}
HVBJT.R.5_NHVPWNBL
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_NHVPWNBL {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NHVPWNBL_B != 1
}
HVBJT.R.5_NWHVPWNBL
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_NWHVPWNBL {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NWHVPWNBL_B != 1
}
HVBJT.R.5_NWHVPWNBL_PO_BOUNDARY
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_NWHVPWNBL_PO_BOUNDARY {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NWHVPWNBL_PO_BOUNDARY_B != 1
}
HVBJT.R.5_PHVNWDPW
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_PHVNWDPW {@Minimum and maximum number of Base OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PHVNWDPW_B != 1
}
HVBJT.R.5_PBHVNWPSUB_GB_BGR8
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_PBHVNWPSUB_GB_BGR8 {@Minimum and maximum number of Base OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_PBHVNWPSUB_GB_BGR8_B != 9
}
HVBJT.R.5_NWHVPWNBL_GB_BGR8
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.5_NWHVPWNBL_GB_BGR8 {@Minimum and maximum number of Base OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_NWHVPWNBL_GB_BGR8_B != 9
}
HVBJT.R.6_NPWHVNWNBL
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.6_NPWHVNWNBL {@Minimum and maximum number of Collector OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NPWHVNWNBL_C != 1
}
HVBJT.R.6_NPWHVNWNBL_PO_BOUNDARY
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.6_NPWHVNWNBL_PO_BOUNDARY {@Minimum and maximum number of Collector OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NPWHVNWNBL_PO_BOUNDARY_C != 1
}
HVBJT.R.6_PBHVNWNBLSHP
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.6_PBHVNWNBLSHP {@Minimum and maximum number of Collector OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PBHVNWNBLSHP_C != 1
}
HVBJT.R.6_PB2HVNWNBLSHP
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.6_PB2HVNWNBLSHP {@Minimum and maximum number of Collector OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PB2HVNWNBLSHP_C != 1
}
HVBJT.R.6_NPWHVNWNBL_BGR8
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.6_NPWHVNWNBL_BGR8 {@Minimum and maximum number of Collector OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_NPWHVNWNBL_BGR8_C != 9
}
HVBJT.R.6_PBHVNWNBLHVPW
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.6_PBHVNWNBLHVPW {@Minimum and maximum number of Collector OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_PBHVNWNBLHVPW_C != 1
}
HVBJT.R.6_NHVPWNBL
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.6_NHVPWNBL {@Minimum and maximum number of Collector OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NHVPWNBL_C != 1
}
HVBJT.R.6_NWHVPWNBL
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.6_NWHVPWNBL {@Minimum and maximum number of Collector OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NWHVPWNBL_C != 1
}
HVBJT.R.6_NWHVPWNBL_PO_BOUNDARY
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.6_NWHVPWNBL_PO_BOUNDARY {@Minimum and maximum number of Collector OD = 1
    HVBJT_R_156_HOLE INTERACT BJT_NWHVPWNBL_PO_BOUNDARY_C != 1
}
HVBJT.R.6_NWHVPWNBL_GB_BGR8
0 0 3 Jan 13 20:32:48 2026                     
HVBJT.R.6_NWHVPWNBL_GB_BGR8 {@Minimum and maximum number of Collector OD = 9
    HVBJT_R_156_DUMMY INTERACT BJT_NWHVPWNBL_GB_BGR8_C != 9
}
RES.9
0 0 3 Jan 13 20:32:48 2026                     
RES.9 {@ DMN2V overlap DMP2V not allowed
  DMP2V AND DMN2V
}
RES.10
0 0 4 Jan 13 20:32:48 2026                     
RES.10 {@ Minimum clearence from DMN2V to GATE(overlap is not allowed) >=0.35um
    EXT DMN2V ALL_GATE <0.35 ABUT < 90 SINGULAR REGION 
    DMN2V AND ALL_GATE
}
RES.11
0 0 4 Jan 13 20:32:48 2026                     
RES.11 {@ Minimum clearence from DMP2V to GATE(overlap is not allowed) >=0.35um
    EXT DMP2V ALL_GATE <0.35 ABUT < 90 SINGULAR REGION 
    DMP2V AND ALL_GATE
}
RES.14
0 0 4 Jan 13 20:32:48 2026                     
RES.14 { @ min clearance from poly resistor to OD dege >= 0.6 um
    A = EXT PORES OD < 0.6 ABUT < 90 SINGULAR REGION
    A NOT INTERACT (MTP_2T2C AND MCEL)
}
RES.15
0 0 4 Jan 13 20:32:48 2026                     
RES.15 { @ poly resistor cut HVNW OR NW is not allowed
    (PORES CUT HVNW) NOT INTERACT (MTP_2T2C AND MCEL)
    (PORES CUT NWEL) NOT INTERACT (MTP_2T2C AND MCEL)
}
RES.HV.R.1a
0 0 7 Jan 13 20:32:48 2026                     
RES.HV.R.1a{ @ Poly resistor for HV application is recognized as Poly resistor connecting to HVOD.
             @ Poly resistor for HV application must be surrounded by isolation ring.
	PPOD_R_RES = PPOD TOUCH PPOD_H_RES
	NPOD_R_RES = NPOD TOUCH NPOD_H_RES
	PORES_NW NOT (NPOD_H_RES INTERACT NPOD_R_RES)  
	PORES_PW NOT (PPOD_H_RES INTERACT PPOD_R_RES)
}
RES.HV.R.1b
0 0 5 Jan 13 20:32:48 2026                     
RES.HV.R.1b{ @ Poly res in HVPW or PW surrounded by P+ iso ring acting as well pick-up.
            @ N+ OD inside the same P+ iso ring is not allowed
	A = NPOD OR (HLNW INTERACT NPOD)
    (PORES_PW INTERACT (PPOD_H_RES INTERACT A)) NOT INTERACT (MTP_2T2C AND MCEL)
}
RES.HV.R.1c
0 0 5 Jan 13 20:32:48 2026                     
RES.HV.R.1c{ @ Poly res in HVNW or NW surrounded by N+ iso ring acting as well pick-up.
            @ P+ OD inside the same N+ iso ring is not allowed
	A = PPOD OR (HLPW INTERACT PPOD)
    (PORES_NW INTERACT (NPOD_H_RES INTERACT A)) NOT INTERACT (MTP_2T2C AND MCEL)
}
RES.HV.R.1d
0 0 4 Jan 13 20:32:48 2026                     
RES.HV.R.1d{ @ Poly res can't share the same iso ring with other devices
    (PORES_PW INTERACT (PPOD_H_RES INTERACT OTHER_DEVICE)) NOT INTERACT (MTP_2T2C AND MCEL)
    (PORES_NW INTERACT (NPOD_H_RES INTERACT OTHER_DEVICE)) NOT INTERACT (MTP_2T2C AND MCEL)
}
RES.HV.S.1
0 0 8 Jan 13 20:32:48 2026                     
RES.HV.S.1 {@ Space of {PO INTERACT RPDUMMY} to OD , when this PO connect to ((OD AND ((HV6DMY OR HV7DMY) OR HV8DMY) OR HV8ISO ) NOT ((PO OR RWDMY) OR RW4TDMY)) >= 0.14
    @ DRC will not check the following condition:
    @1.Poly resistor terminal connect to P+ isolation ring (connected to Vss)
    @2.Poly resistor terminal connect to ((PP AND OD) AND PW) NOT NBL, which is treated as un-isolated Psub
    @3.Both of Poly resistor two terminals connect to ((OD NOT PO) NOT HVDMY) regions, and both OD regions locate in the same HVISO dummy region
    EXT POLY_RES_CHECK_1_C OD < RES_HV_S_1 ABUT < 90 SINGULAR REGION
    EXT POLY_RES_CHECK_ISO_1_C OD < RES_HV_S_1 ABUT < 90 SINGULAR REGION 
}
RES.HV.S.2
0 0 8 Jan 13 20:32:48 2026                     
RES.HV.S.2 {@ Space of {PO INTERACT RPDUMMY} to OD , when this PO connect to ((OD AND (HV12DMY OR HV16DMY) OR H18NWDMY ) NOT ((PO OR RWDMY) OR RW4TDMY)) >= 0.17
    @ DRC will not check the following condition:
    @1.Poly resistor terminal connect to P+ isolation ring (connected to Vss)
    @2.Poly resistor terminal connect to ((PP AND OD) AND PW) NOT NBL, which is treated as un-isolated Psub
    @3.Both of Poly resistor two terminals connect to ((OD NOT PO) NOT HVDMY) regions, and both OD regions locate in the same HVISO dummy region
    EXT POLY_RES_CHECK_2_C OD < RES_HV_S_2 ABUT < 90 SINGULAR REGION
    EXT POLY_RES_CHECK_ISO_2_C OD < RES_HV_S_2 ABUT < 90 SINGULAR REGION 
}
RES.HV.S.3
0 0 8 Jan 13 20:32:48 2026                     
RES.HV.S.3 {@ Space of {PO INTERACT RPDUMMY} to OD , when this PO connect to ((OD AND HV20DMY OR HV24DMY ) NOT ((PO OR RWDMY) OR RW4TDMY)) >= 0.2
    @ DRC will not check the following condition:
    @1.Poly resistor terminal connect to P+ isolation ring (connected to Vss)
    @2.Poly resistor terminal connect to ((PP AND OD) AND PW) NOT NBL, which is treated as un-isolated Psub
    @3.Both of Poly resistor two terminals connect to ((OD NOT PO) NOT HVDMY) regions, and both OD regions locate in the same HVISO dummy region
    EXT POLY_RES_CHECK_3_C OD < RES_HV_S_3 ABUT < 90 SINGULAR REGION
    EXT POLY_RES_CHECK_ISO_3_C OD < RES_HV_S_3 ABUT < 90 SINGULAR REGION 
}
RES.HV.S.4
0 0 8 Jan 13 20:32:48 2026                     
RES.HV.S.4 {@ Space of {PO INTERACT RPDUMMY} to OD , when this PO connect to ((OD AND (((HV29DMY OR HV36DMY) OR HVSW28DMY) OR BIAS25VNDMY) OR HV29ISO ) NOT ((PO OR RWDMY) OR RW4TDMY)) >= 0.24
    @ DRC will not check the following condition:
    @1.Poly resistor terminal connect to P+ isolation ring (connected to Vss)
    @2.Poly resistor terminal connect to ((PP AND OD) AND PW) NOT NBL, which is treated as un-isolated Psub
    @3.Both of Poly resistor two terminals connect to ((OD NOT PO) NOT HVDMY) regions, and both OD regions locate in the same HVISO dummy region
    EXT POLY_RES_CHECK_4_C OD < RES_HV_S_4 ABUT < 90 SINGULAR REGION
    EXT POLY_RES_CHECK_ISO_4_C OD < RES_HV_S_4 ABUT < 90 SINGULAR REGION 
}
RES.HV.S.5
0 0 8 Jan 13 20:32:48 2026                     
RES.HV.S.5 {@ Space of {PO INTERACT RPDUMMY} to OD , when this PO connect to ((OD AND (((HV45DMY OR HVSW40DMY) OR HV55DMY) OR HVSW50DMY) OR HV45ISO ) NOT ((PO OR RWDMY) OR RW4TDMY)) >= 0.31
    @ DRC will not check the following condition:
    @1.Poly resistor terminal connect to P+ isolation ring (connected to Vss)
    @2.Poly resistor terminal connect to ((PP AND OD) AND PW) NOT NBL, which is treated as un-isolated Psub
    @3.Both of Poly resistor two terminals connect to ((OD NOT PO) NOT HVDMY) regions, and both OD regions locate in the same HVISO dummy region
    EXT POLY_RES_CHECK_5_C OD < RES_HV_S_5 ABUT < 90 SINGULAR REGION
    EXT POLY_RES_CHECK_ISO_5_C OD < RES_HV_S_5 ABUT < 90 SINGULAR REGION 
}
RES.HV.S.6
0 0 8 Jan 13 20:32:48 2026                     
RES.HV.S.6 {@ Space of {PO INTERACT RPDUMMY} to OD , when this PO connect to ((OD AND (HV65DMY OR HV70DMY) OR HV70ISO ) NOT ((PO OR RWDMY) OR RW4TDMY)) >= 0.37
    @ DRC will not check the following condition:
    @1.Poly resistor terminal connect to P+ isolation ring (connected to Vss)
    @2.Poly resistor terminal connect to ((PP AND OD) AND PW) NOT NBL, which is treated as un-isolated Psub
    @3.Both of Poly resistor two terminals connect to ((OD NOT PO) NOT HVDMY) regions, and both OD regions locate in the same HVISO dummy region
    EXT POLY_RES_CHECK_6_C OD < RES_HV_S_6 ABUT < 90 SINGULAR REGION
    EXT POLY_RES_CHECK_ISO_6_C OD < RES_HV_S_6 ABUT < 90 SINGULAR REGION 
}
RES.HV.S.7
0 0 8 Jan 13 20:32:48 2026                     
RES.HV.S.7 {@ Space of {PO INTERACT RPDUMMY} to OD , when this PO connect to ((OD AND ((((DIODMY OR DIO3TDMY) OR DIO4TDMY) OR SBD3TDMY) AND HVDMY) OR ((((((BJTDUMMY OR BJTMEDMY) OR BJT4TDMY) OR BJT5TDMY) OR BJT7TDMY) OR BJTMDDMY) AND HVDMY) ) NOT ((PO OR RWDMY) OR RW4TDMY)) >= 0.37
    @ DRC will not check the following condition:
    @1.Poly resistor terminal connect to P+ isolation ring (connected to Vss)
    @2.Poly resistor terminal connect to ((PP AND OD) AND PW) NOT NBL, which is treated as un-isolated Psub
    @3.Both of Poly resistor two terminals connect to ((OD NOT PO) NOT HVDMY) regions, and both OD regions locate in the same HVISO dummy region
    EXT POLY_RES_CHECK_7_C OD < RES_HV_S_7 ABUT < 90 SINGULAR REGION
    EXT POLY_RES_CHECK_ISO_7_C OD < RES_HV_S_7 ABUT < 90 SINGULAR REGION 
}
RES.HRI.10
0 0 4 Jan 13 20:32:48 2026                     
RES.HRI.10 { @ HRI resistor cuts HVNW or NW is not allowed.
	HREPC CUT NWEL
	HREPC CUT HVNW
}
RES.HRI.12
0 0 7 Jan 13 20:32:48 2026                     
RES.HRI.12 { @ RLPPDMY and PP must be butted (overlap is not allow)
	(RLPPDMY AND PP) AND POLY
	A = PP INSIDE EDGE (POLY INTERACT HREPC)
	B = PP AND (POLY INTERACT HREPC)
	HREPC NOT TOUCH B == 2
	A NOT COIN OUTSIDE EDGE RLPPDMY
}
HVWR.R.2.1
0 0 7 Jan 13 20:32:48 2026                     
HVWR.R.2.1 { @ only two NPs in (HVNW INTERACT RWDMY) is allowed . 
             @ RWDMY must butted with two NPODs(overlap is not allowed).
    RHVNW INTERACT NP != 2
    RWDMYHVNW AND NODHVNW
    RWDMYHVNW_S = EXPAND EDGE RWDMYHVNW_E INSIDE BY GRID EXTEND BY -GRID
    RWDMYHVNW_S NOT TOUCH NODHVNW
}
HVWR.R.3_HVNW
0 0 9 Jan 13 20:32:48 2026                     
HVWR.R.3_HVNW { @ RWDMY must be inside butted with resistor wells in resistor width direction
    A = RWDMYHVNW NOT RHVNW
    RWDMYHVNW INTERACT A
    B = EXPAND EDGE RWDMYHVNW OUTSIDE BY GRID
	C = B AND NODHVNW
    D = B NOT INTERACT C
    E = D NOT TOUCH RHVNW
    RWDMYHVNW INTERACT E   
}
HVWR.R.2.2
0 0 7 Jan 13 20:32:48 2026                     
HVWR.R.2.2 { @ only two PPs in (SH_P INTERACT RWDMY) is allowed .
             @ RWDMY must butted with two PPODs(overlap is not allowed).
    RSHP INTERACT PP != 2
    RWDMYSHP AND PODSHP
    RWDMYSHP_S = EXPAND EDGE RWDMYSHP_E INSIDE BY GRID EXTEND BY -GRID
    RWDMYSHP_S NOT TOUCH PODSHP
}
HVWR.R.3_SH_P
0 0 9 Jan 13 20:32:48 2026                     
HVWR.R.3_SH_P { @ RWDMY must be inside butted with reistor wells in resistor width direction
    A = RWDMYSHP NOT RSHP
    RWDMYSHP INTERACT A
    B = EXPAND EDGE RWDMYSHP OUTSIDE BY GRID
    C = B AND PODSHP
    D = B NOT INTERACT C
    E = D NOT TOUCH RSHP
    RWDMYSHP INTERACT E
}
HVWR.R.2.6
0 0 7 Jan 13 20:32:48 2026                     
HVWR.R.2.6 { @ only two PPs in (HVPW INTERACT RWDMY) is allowed .
             @ RWDMY must butted with two PPODs(overlap is not allowed).
    RHVPW INTERACT PP != 2
    RWDMYHVPW AND PODHVPW
    RWDMYHVPW_S = EXPAND EDGE RWDMYHVPW_E INSIDE BY GRID EXTEND BY -GRID
    RWDMYHVPW_S NOT TOUCH PODHVPW
}
HVWR.R.3_HVPW
0 0 9 Jan 13 20:32:48 2026                     
HVWR.R.3_HVPW { @ RWDMY must be inside butted with reistor wells in resistor width direction
    A = RWDMYHVPW NOT RHVPW
    RWDMYSHP INTERACT A
    B = EXPAND EDGE RWDMYHVPW OUTSIDE BY GRID
    C = B AND PODHVPW
    D = B NOT INTERACT C
    E = D NOT TOUCH RHVPW
    RWDMYHVPW INTERACT E
}
HVWR.R.2.3
0 0 8 Jan 13 20:32:48 2026                     
HVWR.R.2.3 { @ only two NPs in (NDD INTERACT RWDMY) is allowed .
             @ RWDMY must butted with two NPs(overlap is not allowed).
    A = RNDD_OD INTERACT(NP INTERACT RNDD) != 2
    NP INTERACT A
    RNDD_OD NOT INTERACT (NP INTERACT RNDD)
    B = NP TOUCH EDGE ((NP INTERACT RNDD) INSIDE EDGE OD)
    B NOT COIN EDGE RWDMY
}
HVWR.R.3_NDD
0 0 9 Jan 13 20:32:48 2026                     
HVWR.R.3_NDD { @ RWDMY must be inside butted with reistor wells in resistor width direction
    A = RWDMYNDD NOT RNDD
    RWDMYNDD INTERACT A
    B = EXPAND EDGE RWDMYNDD OUTSIDE BY GRID
    C = B AND NODNDD
    D = B NOT INTERACT C
    E = D NOT TOUCH RNDD
    RWDMYNDD INTERACT E
}
HVWR.R.5.3
0 0 5 Jan 13 20:32:48 2026                     
HVWR.R.5.3 { @ For U-shape or S-shape NDD RES, both OD and NDD must be U-shape or S-shape and the OD edge must be parallel to NDD edge DRC can only flag
          @ pattern without the OD space while 2 edges of NDD [NDD OD space or notch <= 10 um] parallel length > 0 um
  A = (EXT RNDD_OD <= 10 OPPOSITE REGION NOTCH) NOT RNDD_OD
  A INSIDE NDD
}
HVWR.R.5.3B
0 0 3 Jan 13 20:32:48 2026                     
HVWR.R.5.3B { @ Min space for U-shape or S-shape NDD RES >= 4
  EXT RNDD < HVWR_R_5_3B ABUT < 90 NOTCH SINGULAR REGION
}
HVWR.R.5.5B
0 0 3 Jan 13 20:32:48 2026                     
HVWR.R.5.5B { @ Min space for U-shape or S-shape SHP RES >= 3.42
  EXT RSHP < HVWR_R_5_5B ABUT < 90 NOTCH SINGULAR REGION
}
HVWR.R.2.4
0 0 8 Jan 13 20:32:48 2026                     
HVWR.R.2.4 { @ only two PPs in (PDD INTERACT RWDMY) is allowed .
             @ RWDMY must butted with two PPs(overlap is not allowed).
    A = RPDD_OD INTERACT(PP INTERACT RPDD) != 2
    PP INTERACT A
    RPDD_OD NOT INTERACT (PP INTERACT RPDD)
    B = PP TOUCH EDGE ((PP INTERACT RPDD) INSIDE EDGE OD)
    B NOT COIN EDGE RW4TDMY
}
HVWR.R.3_PDD
0 0 9 Jan 13 20:32:48 2026                     
HVWR.R.3_PDD { @ RWDMY must be inside butted with reistor wells in resistor width direction
    A = RWDMYPDD NOT RPDD
    RWDMYPDD INTERACT A
    B = EXPAND EDGE RWDMYPDD OUTSIDE BY GRID
    C = B AND PODPDD
    D = B NOT INTERACT C
    E = D NOT TOUCH RPDD
    RWDMYPDD INTERACT E
}
HVWR.R.5.4
0 0 5 Jan 13 20:32:48 2026                     
HVWR.R.5.4 { @ For U-shape or S-shape PDD RES, both OD and PDD must be U-shape or S-shape and the OD edge must be parallel to PDD edge DRC can only flag
          @ pattern without the OD space while 2 edges of PDD [PDD OD space or notch <= 10 um] parallel length > 0 um
  A = (EXT RPDD_OD <= 10 OPPOSITE REGION NOTCH) NOT RPDD_OD
  A INSIDE PDD
}
HVWR.R.5.4B
0 0 3 Jan 13 20:32:48 2026                     
HVWR.R.5.4B { @ Min space for U-shape or S-shape PDD RES >= 3.42
  EXT RPDD < HVWR_R_5_4B ABUT < 90 NOTCH SINGULAR REGION
  }
HVWR.R.6g_HVNW
0 0 3 Jan 13 20:32:48 2026                     
HVWR.R.6g_HVNW { @ To use rectangle shape resistor for the SPICE simulation accuracy.(DRC will flag if it is not a rectangle resistor.
       NOT RECTANGLE (RHVNW AND RWDMY)
}
HVWR.R.6g_HVPW
0 0 3 Jan 13 20:32:48 2026                     
HVWR.R.6g_HVPW { @ To use rectangle shape resistor for the SPICE simulation accuracy.(DRC will flag if it is not a rectangle resistor.
       NOT RECTANGLE (RHVPW AND RW4TDMY)
}
HVWR.R.6g_SHP
0 0 3 Jan 13 20:32:48 2026                     
HVWR.R.6g_SHP { @ To use rectangle shape resistor for the SPICE simulation accuracy.(DRC will flag if it is not a rectangle resistor.
       NOT RECTANGLE (RSHP AND RW4TDMY)
}
HVWR.R.6g_NDD
0 0 3 Jan 13 20:32:48 2026                     
HVWR.R.6g_NDD { @ To use rectangle shape resistor for the SPICE simulation accuracy.(DRC will flag if it is not a rectangle resistor.
       NOT RECTANGLE (RNDD_OD AND RWDMY)
}
HVWR.R.6g_PDD
0 0 3 Jan 13 20:32:48 2026                     
HVWR.R.6g_PDD { @ To use rectangle shape resistor for the SPICE simulation accuracy.(DRC will flag if it is not a rectangle resistor.
       NOT RECTANGLE (RPDD_OD AND RW4TDMY)
}
HVWR.R.7
0 0 4 Jan 13 20:32:48 2026                     
HVWR.R.7 { @ NDD can only contain 2{OD NOT RPO} region in the same NDD 
       A = OD NOT RPO
       RNDD NOT INTERACT A == 2
}
HVWR.R.8
0 0 4 Jan 13 20:32:48 2026                     
HVWR.R.8 { @ PDD can only contain 2{OD NOT RPO} region in the same NDD 
       A = OD NOT RPO
       RPDD NOT INTERACT A == 2
}
PP.W.1
0 0 4 Jan 13 20:32:48 2026                     
PP.W.1 { @ PP width < 0.44
  A = PP NOT INTERACT PLD5G2A_BL_GATE
  INT A < PP_W_1 ABUT < 90 SINGULAR REGION
}
PP.S.1
0 0 3 Jan 13 20:32:48 2026                     
PP.S.1 { @ PP space < 0.44
  EXT PP < PP_S_1 ABUT < 90 SINGULAR REGION
}
PP.C.1
0 0 9 Jan 13 20:32:48 2026                     
PP.C.1 { @ PP space to n active in pwell < 0.260
  // N active in pwell can be butting or non-butting. 
  // The non-butting N active is not allowed to touch PP.
  A = EXT PP NACT < 0.260 ABUT > 0 < 90 SINGULAR REGION
  A NOT INTERACT ZENER_OD
  X = EXT PP [NACT] < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001
  Y NOT INTERACT PPOD
}
PP.C.2
0 0 3 Jan 13 20:32:48 2026                     
PP.C.2 { @ PP space to non-butting NTAP < 0.1 with PWEL space >= 0.43
  EXT PP NTAP < 0.1 ABUT > 0 < 90 SINGULAR REGION
}
PP.C.3
0 0 3 Jan 13 20:32:48 2026                     
PP.C.3 { @ PP space to non-butting NTAP < 0.18 with PWEL space < 0.43
  PPC3_CHECKOD OUTSIDE EDGE NPE4_NWELC
}
PP.C.5
0 0 5 Jan 13 20:32:48 2026                     
PP.C.5 { @ PP extension over (P gate) + (field poly within 0.35um) < 0.32um
         @ This rule must extend out of gate in the direction of PO by 0.35um
   X = (5V_FGD_NGATE OR 5V_FGD_PGATE) OR PNP_PB_E
   ((((EXGATE_PP NOT PP) NOT INTERACT HVPGATE) NOT INTERACT (MTP_2T2C AND MCEL)) NOT INTERACT SLITDMY) NOT INTERACT X
}
PP.O.1
0 0 5 Jan 13 20:32:48 2026                     
PP.O.1 { @ Minimum overlap from a PP edge to an OD region must >= 0.230um except SBD region 
    A1 = ((((PLD12G2A_BL_GATE OR PLD12G2A_BL_S) OR PA12G2A_BL_GATE) OR PA12G2A_BL_S) OR PLD5G2A_BL_GATE) OR PLD5G2A_BL_S
    A = OD NOT A1
    INT A PP_NSBD < 0.230 ABUT > 0 < 90 SINGULAR REGION
}
PP.E.1
0 0 6 Jan 13 20:32:48 2026                     
PP.E.1 { @ PP olap OD < 0.180 
   (ENC PACT PP < 0.180 ABUT > 0 < 90 SINGULAR REGION) NOT INTERACT SEALRING_ALL
   Y = ENC [PACT] PP < 0.001 ABUT == 0
   Z = EXPAND EDGE Y OUTSIDE BY 0.001
   ((Z NOT INTERACT NPOD) NOT INTERACT REM) NOT INTERACT SEALRING_ALL
}
PP.E.1_NP.E.1
0 0 3 Jan 13 20:32:48 2026                     
PP.E.1_NP.E.1 { @ Implant can not coincident OD edge except butted diffusion
  (IMP NOT INTERACT SEALRING_ALL) COIN INSIDE EDGE OD 
} 
PP.E.3
0 0 8 Jan 13 20:32:48 2026                     
PP.E.3 { @ Minimum enclosure of PTAP by PP < 0.02 with NWEL space >= 0.43
  B = HOLES ( PP INTERACT ZENER_OD) INNER
  A = PP OR B
  ENC PTAP A < 0.02 ABUT > 0 < 90 SINGULAR REGION
  X = ENC [PTAP] PP < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001
  (((( Y NOT INTERACT NPOD ) NOT INTERACT ZENER_OD) NOT INTERACT RHVPB) NOT INTERACT RPDD) NOT INTERACT SEALRING_ALL
}
PP.E.4
0 0 3 Jan 13 20:32:48 2026                     
PP.E.4 { @ Min. enc. of PTAP by PP < 0.18 with NWEL space < 0.43
  PPE4_CHECKOD INSIDE EDGE PPE4_NWELC
}
PP.A.1
0 0 3 Jan 13 20:32:48 2026                     
PP.A.1 { @ Minimum area of PP < 0.3844
  PP AREA < 0.3844
}
PP.R.1_NP.R.1
0 0 3 Jan 13 20:32:48 2026                     
PP.R.1_NP.R.1 { @ PP and NP not allowed to overlap
  PP AND NP
}
PP.R.3_NP.R.3
0 0 5 Jan 13 20:32:48 2026                     
PP.R.3_NP.R.3 { @ OD must be fully covered by PP and NP, except OD without interacting CO OR PO
   RES_NOT = (RHVPB OR RNDD) OR RPDD
   ((((OD INTERACT POLYi )NOT ODWR) NOT IMP ) NOT INTERACT ZENER_OD ) NOT INTERACT HVGATE
   (((((((OD INTERACT COi )NOT ODWR) NOT IMP ) NOT INTERACT ZENER_OD ) NOT INTERACT HVSBDDMY3)NOT INTERACT SBDDMY) NOT INTERACT RES_NOT) NOT INTERACT HVGATE
}
HVPP.C.3
0 0 8 Jan 13 20:32:48 2026                     
HVPP.C.3 { @ min clearance from PP to Drain OD in channel width direction >= 0.23
    A = PP_HOLE INTERACT PP_DRAIN
    B = A AND OD
    C = B NOT TOUCH INSIDE EDGE A
    D = EXPAND EDGE C OUTSIDE BY HVPP_C_3
    E = D NOT A 
    PP_HOLE INTERACT E
}
HVPP.C.4
0 0 5 Jan 13 20:32:48 2026                     
HVPP.C.4 { @ min clearance from a NP to PO in channel length direction for multi-finger structure >= 0.76
    A = OD INTERACT (ALL_HVNMOS_S INTERACT PP)
    B = NP INTERACT A
    EXT B < HVPP_C_4-HVNP_E_1 ABUT <90 SPACE REGION
}
HVPP.C.2_PA6G5_DE_BL
0 0 8 Jan 13 20:32:48 2026                     
HVPP.C.2_PA6G5_DE_BL { @ min and max clearance from PP TO PO in channel length direction == 0.3
    A = PP_HOLE INTERACT PA6G5_DE_BL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA6G5_DE_BL_D NOT INTERACT B
    INT B < HVPP_C_2_PA6G5_DE_BL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA6G5_DE_BL/2
}
HVPP.C.2_PA8G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
HVPP.C.2_PA8G5A_BL { @ min and max clearance from PP TO PO in channel length direction == 0.3
    A = PP_HOLE INTERACT PA8G5A_BL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA8G5A_BL_D NOT INTERACT B
    INT B < HVPP_C_2_PA8G5A_BL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA8G5A_BL/2
}
HVPP.C.2_PA12G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
HVPP.C.2_PA12G5A_BL { @ min and max clearance from PP TO PO in channel length direction == 0.3
    A = PP_HOLE INTERACT PA12G5A_BL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA12G5A_BL_D NOT INTERACT B
    INT B < HVPP_C_2_PA12G5A_BL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA12G5A_BL/2
}
HVPP.C.2_PA12G5_MR_NBL
0 0 8 Jan 13 20:32:48 2026                     
HVPP.C.2_PA12G5_MR_NBL { @ min and max clearance from PP TO PO in channel length direction == 0.4
    A = PP_HOLE INTERACT PA12G5_MR_NBL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA12G5_MR_NBL_D NOT INTERACT B
    INT B < HVPP_C_2_PA12G5_MR_NBL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA12G5_MR_NBL/2
}
HVPP.C.2_PA16G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
HVPP.C.2_PA16G5A_BL { @ min and max clearance from PP TO PO in channel length direction == 0.4
    A = PP_HOLE INTERACT PA16G5A_BL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA16G5A_BL_D NOT INTERACT B
    INT B < HVPP_C_2_PA16G5A_BL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA16G5A_BL/2
}
HVPP.C.2_PA20G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
HVPP.C.2_PA20G5A_BL { @ min and max clearance from PP TO PO in channel length direction == 0.4
    A = PP_HOLE INTERACT PA20G5A_BL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA20G5A_BL_D NOT INTERACT B
    INT B < HVPP_C_2_PA20G5A_BL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA20G5A_BL/2
}
HVPP.C.2_PA29G5A_BL
0 0 8 Jan 13 20:32:48 2026                     
HVPP.C.2_PA29G5A_BL { @ min and max clearance from PP TO PO in channel length direction == 0.8
    A = PP_HOLE INTERACT PA29G5A_BL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA29G5A_BL_D NOT INTERACT B
    INT B < HVPP_C_2_PA29G5A_BL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA29G5A_BL/2
}
HVPP.C.2_PA12G2A_BL
0 0 8 Jan 13 20:32:48 2026                     
HVPP.C.2_PA12G2A_BL { @ min and max clearance from PP TO PO in channel length direction == 0.4
    A = PP_HOLE INTERACT PA12G2A_BL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PA12G2A_BL_D NOT INTERACT B
    INT B < HVPP_C_2_PA12G2A_BL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PA12G2A_BL/2
}
HVPP.C.2_PLD5G2A_BL
0 0 8 Jan 13 20:32:48 2026                     
HVPP.C.2_PLD5G2A_BL { @ min and max clearance from PP TO PO in channel length direction == 0.3
    A = PP_HOLE INTERACT PLD5G2A_BL_D
    NOT RECTANGLE A
    B = (A AND OD) NOT POLY
    PLD5G2A_BL_D NOT INTERACT B
    INT B < HVPP_C_2_PLD5G2A_BL ABUT <90 SINGULAR REGION
    SIZE B UNDEROVER BY HVPP_C_2_PLD5G2A_BL/2
}
HVPP.E.1
0 0 8 Jan 13 20:32:48 2026                     
HVPP.E.1 { @ min and max extension of PO beyond PP in channel length direction == 0.2
   A = HVPGATE NOT INTERACT (PA6G5_SA_BL_GATE OR HVPGATE_GB)
   A NOT INTERACT PP_HOLE
   B1 = PP_HOLE NOT INTERACT (POLY AND SLIT_NP)
   INT B1 POLY < HVPP_E_1 ABUT <90 SINGULAR REGION
   B = B1 AND POLY
   SIZE B BY HVPP_E_1/2 UNDEROVER 
}
HVPP.W.1
0 0 4 Jan 13 20:32:48 2026                     
HVPP.W.1 { @min and max width of a PP square for 12V SBD diode == 0.62
    A = (PP INTERACT DIO_SBD_12V_M) NOT INTERACT RPO
    NOT RECTANGLE A == HVPP_W_1 BY == HVPP_W_1 ORTHOGONAL ONLY
}
HVPP.S.1
0 0 13 Jan 13 20:32:48 2026                    
HVPP.S.1 { @ min and max space between (PP interact HVNW ) regions for 12V SBD diode == 0.84
    A = (DONUT PP) INTERACT DIO_SBD_12V_M
	B = PP INSIDE DIO_SBD_12V_M
	EXT B < HVPP_S_1 ABUT < 90 SINGULAR REGION
	EXT A B < HVPP_S_1 ABUT < 90 SINGULAR REGION
	C = SIZE B BY HVPP_S_1/2 
	D = C NOT INTERACT A
	E = SIZE D BY -HVPP_S_1/2
	ERR = DIO_SBD_12V_M INTERACT E > 1
	E INTERACT ERR
	F = (DIO_SBD_12V_M NOT A) NOT E
	SIZE F BY HVPP_S_1/2 UNDEROVER
}
HVPP.E.2
0 0 6 Jan 13 20:32:48 2026                     
HVPP.E.2 { @ min and max extension of PP beyond Anode OD for 12V SBD diode == 0.18
    A = PP INTERACT DIO_SBD_12V_M
    B = (HOLES A ) OR A
    C = SIZE DIO_SBD_12V_M BY HVPP_E_2
    B XOR C
}
HVPP.O.1
0 0 8 Jan 13 20:32:48 2026                     
HVPP.O.1 { @ min and max overlap and PO for Zener diode == 0.18
    A = PP INTERACT ZENER_OD
    B = POLY INTERACT ZENER_OD
    C = HOLES A
    D = (HOLES B ) OR B
    E = SIZE C BY HVPP_O_1
    D XOR E
}
HVPP.O.2
0 0 6 Jan 13 20:32:48 2026                     
HVPP.O.2 { @ min and max overlap of PP AND anode OD for 12V SBD diode == 0.4
    A = PP INTERACT DIO_SBD_12V_M
    B = HOLES A 
    C = SIZE B BY HVPP_O_2
    C XOR DIO_SBD_12V_M
}
HVPP.R.1
0 0 4 Jan 13 20:32:48 2026                     
HVPP.R.1 { @ (PO SIZING -0.2) must be fully covered by PP
    B = POLY INTERACT HVPGATE
    (SIZE B BY -0.2 ) NOT PP
}
NP.W.1
0 0 7 Jan 13 20:32:48 2026                     
NP.W.1 { @ NP width < 0.44
  A1 = EXPAND EDGE SLIT_PP_HV OUTSIDE BY GRID
  A2 = A1 INSIDE POLY
  A3 = SLIT_PP_HV TOUCH EDGE A2
  A = NP NOT COIN OUTSIDE EDGE A3
  INT A < NP_W_1 ABUT < 90 REGION
}
NP.S.1
0 0 3 Jan 13 20:32:48 2026                     
NP.S.1 { @ NP space < 0.44
  EXT NP < NP_S_1 ABUT < 90 SINGULAR REGION
}
NP.C.1
0 0 9 Jan 13 20:32:48 2026                     
NP.C.1 { @ NP space to p active in NWEL < 0.260
  // P active in NWEL can be butting or non-butting.
  // The non-butting P active is not allowed to touch NP.
  PACT_1 = PACT NOT INTERACT ZENER_OD
  EXT NP PACT_1 < 0.260 ABUT > 0 < 90 SINGULAR REGION
  X = EXT NP [PACT_1] < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001
  Y NOT INTERACT NPOD
}
NP.C.2
0 0 3 Jan 13 20:32:48 2026                     
NP.C.2 { @ NP space to non-butting ptap < 0.1 with NWEL space >= 0.43
  EXT NP PTAP < 0.1 ABUT > 0 < 90 SINGULAR REGION
}
NP.C.3
0 0 3 Jan 13 20:32:48 2026                     
NP.C.3 { @ NP space to non-butting ptap < 0.18 with NWEL space < 0.43
  NPC3_CHECKOD INSIDE EDGE PPE4_NWELC
}
NP.C.5
0 0 4 Jan 13 20:32:48 2026                     
NP.C.5 { @ NP extension over (N gate) + (field poly within 0.35um) < 0.32um
  // This rule must extend out of gate in the direction of PO by 0.35um
  ((((((EXGATE_NP NOT NP) NOT INTERACT HVNGATE) NOT INTERACT (MTP_2T2C AND MCEL)) NOT INTERACT SLITDMY) NOT INTERACT 5V_FGD_NGATE) NOT INTERACT 5V_FGD_PGATE) NOT INTERACT PNP_PB_E
}
NP.O.1
0 0 5 Jan 13 20:32:48 2026                     
NP.O.1 { @ Min. NP extends into n active 0.23 um 
  A1 = ((((NLD12G2_FULLY_ISO_S OR NLD12G2_FULLY_ISO_GATE) OR NA12G2_FULLY_ISO_S) OR NA12G2_FULLY_ISO_GATE) OR NLD5G2_FULLY_ISO_S) OR NLD5G2_FULLY_ISO_GATE
  A = OD NOT A1
  INT A NP < 0.230  ABUT <90 >0 SINGULAR REGION
}
NP.E.1
0 0 8 Jan 13 20:32:48 2026                     
NP.E.1 { @ NP olap OD < 0.18 except SEALRING region
  X = NACT NOT ODWR
  ( ENC X NP < NP_E_1 ABUT > 0 < 90 SINGULAR REGION ) NOT INTERACT SEALRING_ALL
  Y = ENC [X] NP < 0.001 ABUT == 0
  Z  = EXPAND EDGE Y OUTSIDE BY 0.001
  REM3 = HVOD INTERACT HVNGATE
  (((( Z NOT INTERACT PPOD ) NOT INTERACT ZENER_OD ) NOT INTERACT REM3) NOT INTERACT RNDD) NOT INTERACT SEALRING_ALL
}
NP.E.3
0 0 6 Jan 13 20:32:48 2026                     
NP.E.3 { @ Minimum enclosure of NTAP by NP < 0.02 with PWEL space >= 0.43
  ENC NTAP NP < 0.02 ABUT > 0 < 90 SINGULAR REGION
  X = ENC [NTAP] NP < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001
  (Y NOT INTERACT PPOD) NOT INTERACT ZENER_OD
}
NP.E.4
0 0 3 Jan 13 20:32:48 2026                     
NP.E.4 { @ Min. enc. of NTAP by NP < 0.18 with PWEL space < 0.43
  NPE4_CHECKOD OUTSIDE EDGE NPE4_NWELC
}
NP.A.1
0 0 3 Jan 13 20:32:48 2026                     
NP.A.1 { @ Minimum area of NP < 0.3844
  NP AREA < 0.3844
}
NP.E.6
0 0 3 Jan 13 20:32:48 2026                     
NP.E.6 { @ Min enc of POLY resistor by NP < 0.18
  ENC PORES NP < 0.18 ABUT < 90 SINGULAR REGION
}
NP.E.7
0 0 4 Jan 13 20:32:48 2026                     
NP.E.7 { @ Minimum extension of a NP beyond DMN2V (except DMN2V fully inside NP) >= 0.44
  A = DMN2V NOT INSIDE NP
  ENC A NP < NP_E_7 ABUT < 90 SINGULAR REGION
}
HVNP.C.2
0 0 8 Jan 13 20:32:48 2026                     
HVNP.C.2 { @ min clearance of NP to Drain OD in channel width direction >= 0.23
    A = NP_HOLE INTERACT NP_DRAIN
    B = A AND OD
    C = B NOT TOUCH INSIDE EDGE A 
    D = EXPAND EDGE C OUTSIDE BY HVNP_C_2
    E = D NOT A
    NP_HOLE INTERACT E
}
HVNP.C.3_NLD6G5_DE_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD6G5_DE_NBL { @ min and max clearance from NP to PO in channel length direction == 0.3
    A = NP_HOLE INTERACT NLD6G5_DE_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD6G5_DE_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD6G5_DE_NBL
    E NOT TOUCH POLY
    NLD6G5_DE_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NA6G5_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NA6G5_NBL { @ min and max clearance from NP to PO in channel length direction == 0.4
    A = NP_HOLE INTERACT NA6G5_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NA6G5_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NA6G5_NBL
    E NOT TOUCH POLY
    NA6G5_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD7G5_MR_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD7G5_MR_NBL { @ min and max clearance from NP to PO in channel length direction == 0.7
    A = NP_HOLE INTERACT NLD7G5_MR_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD7G5_MR_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD7G5_MR_NBL
    E NOT TOUCH POLY
    NLD7G5_MR_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NA7G5_MR_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NA7G5_MR_NBL { @ min and max clearance from NP to PO in channel length direction == 0.8
    A = NP_HOLE INTERACT NA7G5_MR_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NA7G5_MR_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NA7G5_MR_NBL
    E NOT TOUCH POLY
    NA7G5_MR_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD8G5A_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD8G5A_NBL { @ min and max clearance from NP to PO in channel length direction == 0.5
    A = NP_HOLE INTERACT NLD8G5A_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD8G5A_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD8G5A_NBL
    E NOT TOUCH POLY
    NLD8G5A_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD6G5_DE_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD6G5_DE_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.3
    A = NP_HOLE INTERACT NLD6G5_DE_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD6G5_DE_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD6G5_DE_FULLY_ISO
    E NOT TOUCH POLY
    NLD6G5_DE_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD8G5_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD8G5_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.4
    A = NP_HOLE INTERACT NLD8G5_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD8G5_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD8G5_FULLY_ISO
    E NOT TOUCH POLY
    NLD8G5_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD12G5A_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD12G5A_NBL { @ min and max clearance from NP to PO in channel length direction == 0.5
    A = NP_HOLE INTERACT NLD12G5A_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD12G5A_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD12G5A_NBL
    E NOT TOUCH POLY
    NLD12G5A_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD12G5_MR_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD12G5_MR_NBL { @ min and max clearance from NP to PO in channel length direction == 1.2
    A = NP_HOLE INTERACT NLD12G5_MR_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD12G5_MR_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD12G5_MR_NBL
    E NOT TOUCH POLY
    NLD12G5_MR_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NA12G5_MR_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NA12G5_MR_NBL { @ min and max clearance from NP to PO in channel length direction == 1.1
    A = NP_HOLE INTERACT NA12G5_MR_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NA12G5_MR_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NA12G5_MR_NBL
    E NOT TOUCH POLY
    NA12G5_MR_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD12G5_HP_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD12G5_HP_NBL { @ min and max clearance from NP to PO in channel length direction == 0.3
    A = NP_HOLE INTERACT NLD12G5_HP_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD12G5_HP_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD12G5_HP_NBL
    E NOT TOUCH POLY
    NLD12G5_HP_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD12G5_HP_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD12G5_HP_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.3
    A = NP_HOLE INTERACT NLD12G5_HP_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD12G5_HP_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD12G5_HP_FULLY_ISO
    E NOT TOUCH POLY
    NLD12G5_HP_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD16G5A_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD16G5A_NBL { @ min and max clearance from NP to PO in channel length direction == 0.4
    A = NP_HOLE INTERACT NLD16G5A_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD16G5A_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD16G5A_NBL
    E NOT TOUCH POLY
    NLD16G5A_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD20G5A_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD20G5A_NBL { @ min and max clearance from NP to PO in channel length direction == 0.5
    A = NP_HOLE INTERACT NLD20G5A_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD20G5A_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD20G5A_NBL
    E NOT TOUCH POLY
    NLD20G5A_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD24G5_NBL
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD24G5_NBL { @ min and max clearance from NP to PO in channel length direction == 0.7
    A = NP_HOLE INTERACT NLD24G5_NBL_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD24G5_NBL_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD24G5_NBL
    E NOT TOUCH POLY
    NLD24G5_NBL_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD12G5_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD12G5_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.5
    A = NP_HOLE INTERACT NLD12G5_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD12G5_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD12G5_FULLY_ISO
    E NOT TOUCH POLY
    NLD12G5_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD16G5_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD16G5_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.6
    A = NP_HOLE INTERACT NLD16G5_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD16G5_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD16G5_FULLY_ISO
    E NOT TOUCH POLY
    NLD16G5_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD20G5_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD20G5_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.8
    A = NP_HOLE INTERACT NLD20G5_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD20G5_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD20G5_FULLY_ISO
    E NOT TOUCH POLY
    NLD20G5_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NDA6G3
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NDA6G3 { @ min and max clearance from NP to PO in channel length direction == 0.6
    A = NP_HOLE INTERACT NDA6G3_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NDA6G3_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NDA6G3
    E NOT TOUCH POLY
    NDA6G3_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NSW28BVG5_GA_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NSW28BVG5_GA_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.4
    A = NP_HOLE INTERACT NSW28BVG5_GA_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NSW28BVG5_GA_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NSW28BVG5_GA_FULLY_ISO
    E NOT TOUCH POLY
    NSW28BVG5_GA_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NSW28BVG5_GA_NBT_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NSW28BVG5_GA_NBT_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.6
    A = NP_HOLE INTERACT NSW28BVG5_GA_NBT_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NSW28BVG5_GA_NBT_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NSW28BVG5_GA_NBT_FULLY_ISO
    E NOT TOUCH POLY
    NSW28BVG5_GA_NBT_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NSW40BVG5_GA_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NSW40BVG5_GA_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.7
    A = NP_HOLE INTERACT NSW40BVG5_GA_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NSW40BVG5_GA_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NSW40BVG5_GA_FULLY_ISO
    E NOT TOUCH POLY
    NSW40BVG5_GA_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD36G5_GA
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD36G5_GA { @ min and max clearance from NP to PO in channel length direction == 1.4
    A = NP_HOLE INTERACT NLD36G5_GA_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD36G5_GA_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD36G5_GA
    E NOT TOUCH POLY
    NLD36G5_GA_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD12G2_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD12G2_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.3
    A = NP_HOLE INTERACT NLD12G2_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD12G2_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD12G2_FULLY_ISO
    E NOT TOUCH POLY
    NLD12G2_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NA12G2_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NA12G2_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.4
    A = NP_HOLE INTERACT NA12G2_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NA12G2_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NA12G2_FULLY_ISO
    E NOT TOUCH POLY
    NA12G2_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD5G2_FULLY_ISO
0 0 9 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD5G2_FULLY_ISO { @ min and max clearance from NP to PO in channel length direction == 0.3
    A = NP_HOLE INTERACT NLD5G2_FULLY_ISO_D
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = (B INTERACT OD) NOT INTERACT NLD5G2_FULLY_ISO_GATE
    D = C TOUCH OUTSIDE EDGE A
    E = EXPAND EDGE D OUTSIDE BY HVNP_C_3_NLD5G2_FULLY_ISO
    E NOT TOUCH POLY
    NLD5G2_FULLY_ISO_GATE NOT INTERACT NP_HOLE
}
HVNP.C.3_NLD20G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD20G5_GB { @ min and max clearance from NP to PO in channel length direction == 0.8
	A = NP_HOLE INTERACT NLD20G5_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NLD20G5_GB_D)
	C = EXPAND EDGE B INSIDE BY HVNP_C_3_NLD20G5_GB
	C NOT TOUCH POLY
}
HVNP.C.3_NA24G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
HVNP.C.3_NA24G3_DEP_GB { @ min and max clearance from NP to PO in channel length direction == 1.8
	A = NP_HOLE INTERACT NA24G3_DEP_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NA24G3_DEP_GB_D)
	C = EXPAND EDGE B INSIDE BY HVNP_C_3_NA24G3_DEP_GB
	C NOT TOUCH POLY
}
HVNP.C.3_NLD24G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD24G5_GB { @ min and max clearance from NP to PO in channel length direction == 0.9
	A = NP_HOLE INTERACT NLD24G5_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NLD24G5_GB_D)
	C = EXPAND EDGE B INSIDE BY HVNP_C_3_NLD24G5_GB
	C NOT TOUCH POLY
}
HVNP.C.3_NA45G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
HVNP.C.3_NA45G3_DEP_GB { @ min and max clearance from NP to PO in channel length direction == 3.2
	A = NP_HOLE INTERACT NA45G3_DEP_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NA45G3_DEP_GB_D)
	C = EXPAND EDGE B INSIDE BY HVNP_C_3_NA45G3_DEP_GB
	C NOT TOUCH POLY
}
HVNP.C.3_NA45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVNP.C.3_NA45G5_GB { @ min and max clearance from NP to PO in channel length direction == 2.5
	A = NP_HOLE INTERACT NA45G5_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NA45G5_GB_D)
	C = EXPAND EDGE B INSIDE BY HVNP_C_3_NA45G5_GB
	C NOT TOUCH POLY
}
HVNP.C.3_NLD36G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD36G5_GB { @ min and max clearance from NP to PO in channel length direction == 1.4
	A = NP_HOLE INTERACT NLD36G5_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NLD36G5_GB_D)
	C = EXPAND EDGE B INSIDE BY HVNP_C_3_NLD36G5_GB
	C NOT TOUCH POLY
}
HVNP.C.3_NLD45G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD45G5_GB { @ min and max clearance from NP to PO in channel length direction == 1.7
	A = NP_HOLE INTERACT NLD45G5_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NLD45G5_GB_D)
	C = EXPAND EDGE B INSIDE BY HVNP_C_3_NLD45G5_GB
	C NOT TOUCH POLY
}
HVNP.C.3_NLD55G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD55G5_GB { @ min and max clearance from NP to PO in channel length direction == 2.7
	A = NP_HOLE INTERACT NLD55G5_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NLD55G5_GB_D)
	C = EXPAND EDGE B INSIDE BY HVNP_C_3_NLD55G5_GB
	C NOT TOUCH POLY
}
HVNP.C.3_NLD65G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVNP.C.3_NLD65G5_GB { @ min and max clearance from NP to PO in channel length direction == 3.2
	A = NP_HOLE INTERACT NLD65G5_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NLD65G5_GB_D)
	C = EXPAND EDGE B INSIDE BY HVNP_C_3_NLD65G5_GB
	C NOT TOUCH POLY
}
HVNP.C.3_NA65G3_DEP_GB
0 0 6 Jan 13 20:32:48 2026                     
HVNP.C.3_NA65G3_DEP_GB { @ min and max clearance from NP to PO in channel length direction == 4.2
	A = NP_HOLE INTERACT NA65G3_DEP_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NA65G3_DEP_GB_D)
	C = EXPAND EDGE B INSIDE BY HVNP_C_3_NA65G3_DEP_GB
	C NOT TOUCH POLY
}
HVNP.C.3_NA70G5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVNP.C.3_NA70G5_GB { @ min and max clearance from NP to PO in channel length direction == 4.2
	A = NP_HOLE INTERACT NA70G5_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NA70G5_GB_D)
	C = EXPAND EDGE B INSIDE BY HVNP_C_3_NA70G5_GB
	C NOT TOUCH POLY
}
HVNP.C.3_NSW50BVG5_GB
0 0 6 Jan 13 20:32:48 2026                     
HVNP.C.3_NSW50BVG5_GB { @ min and max clearance from NP to PO in channel length direction == 1.4
	A = NP_HOLE INTERACT NSW50BVG5_GB_GATE
	B = A TOUCH EDGE (A INSIDE EDGE NSW50BVG5_GB_D)
	C = EXPAND EDGE B INSIDE BY HVNP_C_3_NSW50BVG5_GB
	C NOT TOUCH POLY
}
HVNP.E.1
0 0 5 Jan 13 20:32:48 2026                     
HVNP.E.1 { @ min extension of NP beyond PO toward bulk OD in channel length direction of HV devices >= 0.32
	A = ALL_HVNMOS_S INTERACT PP
	B = POLY TOUCH OUTSIDE EDGE A
	ENC B NP < HVNP_E_1 ABUT < 90 REGION
}
HVNP.E.2
0 0 8 Jan 13 20:32:48 2026                     
HVNP.E.2 { @ min and max extension of POLY beyond NP in channel length direction == 0.2
     A = NP_HOLE INTERACT HVNGATE
     A1 = A NOT COIN INSIDE EDGE SLIT_PP_HV
     INT A1 POLY < HVNP_E_2 ABUT < 90 REGION
     B = A AND POLY
     B1 = SIZE B BY HVNP_E_2/2 UNDEROVER
	 B1 NOT COIN INSIDE EDGE SLIT_PP_HV
}
HVNP.E.3
0 0 4 Jan 13 20:32:48 2026                     
HVNP.E.3 { @ Min extension of NP beyond PO toward Bulk OD in channel length direction of NSW28BVG5(non-butted) >= 0.74 
	B = POLY TOUCH OUTSIDE EDGE NSW28BVG5_GA_NBT_FULLY_ISO_S
	ENC B NP < HVNP_E_3 ABUT < 90 REGION
}
HVNP.O.1
0 0 5 Jan 13 20:32:48 2026                     
HVNP.O.1 { @ min and max overlap of NP and POLY for Zener diode == 0.18
     INT PO_ZENER NP < HVNP_O_1 ABUT < 90 SINGULAR REGION
     A = PO_ZENER AND NP
     SIZE A BY HVNP_O_1/2 UNDEROVER
}
HVNP.C.1
0 0 3 Jan 13 20:32:48 2026                     
HVNP.C.1 { @ min clearance from NP to PO inside CHannel OD for HVPMOS multi-finger strcture >= 0.32
     EXT NP HVPGATE < HVNP_C_1 ABUT <90 SINGULAR REGION  
}
HVNP.R.1
0 0 5 Jan 13 20:32:48 2026                     
HVNP.R.1 { @ (PO AND OD) SIZE -0.2 must be fully covered by NP
    A = POLY AND HVNGATE
    B = SIZE A BY -0.2
    B NOT INSIDE NP 
}
RPO.W.1
0 0 3 Jan 13 20:32:48 2026                     
RPO.W.1 { @ Minimum RPO width < 0.43
  INT RPO < 0.43 ABUT < 90 SINGULAR REGION
}
RPO.S.1
0 0 3 Jan 13 20:32:48 2026                     
RPO.S.1 { @ Minimum RPO space < 0.43
  EXT RPO < RPO_S_1 ABUT < 90 SINGULAR REGION
}
RPO.C.1
0 0 4 Jan 13 20:32:48 2026                     
RPO.C.1 { @ Minimum RPO space to OD < 0.22
  A = EXT RPO OD < 0.22 ABUT < 90 SINGULAR REGION
  A NOT INTERACT ((MTP_2T2C AND MCEL) OR SEALRING_ALL)
}
RPO.C.2
0 0 5 Jan 13 20:32:48 2026                     
RPO.C.2 { @ Minimum RPO space to CO (except HVMOS) < 0.22
  A = RPO NOT INTERACT HVGATE
  EXT A CO < 0.22 ABUT < 90 SINGULAR REGION
  CO AND RPO
}
RPO.C.3
0 0 6 Jan 13 20:32:48 2026                     
RPO.C.3 { @ Minimum RPO space to gate < 0.45 
    	  @exclude ESD part
  A = ((((((ALL_GATE NOT DRCDMY) NOT ESD1DMY) NOT ESD2DMY) NOT ESD3DMY ) NOT SDI) NOT HVGATE) NOT (MTP_2T2C AND MCEL)
  EXT RPO A < 0.45 ABUT < 90 SINGULAR REGION 
  RPO AND A
}
RPO.C.4
0 0 5 Jan 13 20:32:48 2026                     
RPO.C.4 { @ Minimum RPO overhang OD < 0.22
  A = ENC OD RPO < 0.22 ABUT < 90 SINGULAR REGION
  A NOT INTERACT ((MTP_2T2C AND MCEL) OR SEALRING_ALL)
  (RPO_NOT_SR INSIDE OD) NOT INTERACT ((MTP_2T2C AND MCEL) OR SEALRING_ALL)
}
RPO.E.1
0 0 4 Jan 13 20:32:48 2026                     
RPO.E.1 { @ Minimum OD overhang RPO < 0.22
  A = ENC RPO OD < 0.22 ABUT < 90 SINGULAR REGION
  A NOT INTERACT ((MTP_2T2C AND MCEL) OR SEALRING_ALL)
}
RPO.C.5
0 0 4 Jan 13 20:32:48 2026                     
RPO.C.5 { @ Minimum RPO overhang POLY < 0.22
  ENC POLY RPO < 0.22 ABUT < 90 SINGULAR REGION
  RPO_NOT_SR INSIDE POLY
}
RPO.C.6
0 0 4 Jan 13 20:32:48 2026                     
RPO.C.6 { @ Minimum clearance RPO to unrelated poly < 0.3um
  A = EXT RPO POLY_ISO < 0.30 ABUT < 90 SINGULAR REGION
  A NOT INTERACT (MTP_2T2C AND MCEL)
}
RPO.A.1
0 0 4 Jan 13 20:32:48 2026                     
RPO.A.1 { @ RPO min. area < 2 um*um
	A = RPO NOT INTERACT HVBJT_E_LPNP
  AREA A < 2
}
HVRPO.O.1
0 0 6 Jan 13 20:32:48 2026                     
HVRPO.O.1 { @ min and max overlap of RPO and POLY FOR HVMOS == 0.2
   B = POLY INTERACT HVGATE
   INT HVRPO B < HVRPO_O_1 ABUT <90 SINGULAR REGION
   A = HVRPO AND B
   SIZE A BY HVRPO_O_1/2 UNDEROVER
}
HVRPO.O.2
0 0 9 Jan 13 20:32:48 2026                     
HVRPO.O.2 { @ min and max overlap of RPO and NP == 0.1
   A = HVRPO INTERACT HVGATE
   B = EXPAND EDGE A OUTSIDE BY GRID
   C = B NOT INTERACT POLY
   D = A TOUCH OUTSIDE EDGE C 
   INT D NP < HVRPO_O_2 ABUT <90 REGION
   E = ((HVRPO AND NP) NOT INTERACT POLY) INTERACT ALL_HVMOS_OD
   SIZE E BY HVRPO_O_2/2 UNDEROVER   
}
HVRPO.O.3
0 0 9 Jan 13 20:32:48 2026                     
HVRPO.O.3 { @ min and max overlap of RPO and PP ==0.1
   A = HVRPO INTERACT HVGATE
   B = EXPAND EDGE A OUTSIDE BY GRID
   C = B NOT INTERACT POLY
   D = A TOUCH OUTSIDE EDGE C
   INT D PP < HVRPO_O_3 ABUT <90 REGION
   E = ((HVRPO AND PP) NOT INTERACT POLY) INTERACT ALL_HVMOS_OD
   SIZE E BY HVRPO_O_3/2 UNDEROVER
}
HVRPO.E.1
0 0 6 Jan 13 20:32:48 2026                     
HVRPO.E.1 { @ min and max extension of RPO beyond OD == 0.22
   A = HVRPO INTERACT HVSBDDMY3
   B = (HOLES A) OR A
   C = SIZE ((SBD_M NOT DIO_SBD_30V_M) NOT DIO_SBD_36V_M) BY HVRPO_E_1
   B XOR C
}
HVRPO.E.2_PLD12G2A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVRPO.E.2_PLD12G2A_BL { @ Min and Max extension of RPO beyond PO in channel length direction == 0.3
   A = HVRPO INTERACT PLD12G2A_BL_GATE
   B = A NOT POLY
   INT B < HVRPO_E_2_PLD12G2A_BL ABUT <90 SINGULAR REGION
   SIZE B BY HVRPO_E_2_PLD12G2A_BL/2 UNDEROVER
}
HVRPO.O.4A
0 0 6 Jan 13 20:32:48 2026                     
HVRPO.O.4A { @ min and max overlap of RPO and OD == 0.22
   A = HVRPO INTERACT (DIO_SBD_12V_M OR DIO_SBD_16V_M)
   B = HOLES A
   C = SIZE B BY HVRPO_O_4A
   C XOR (DIO_SBD_12V_M OR DIO_SBD_16V_M)
}
HVRPO.O.4B
0 0 6 Jan 13 20:32:48 2026                     
HVRPO.O.4B { @ min and max overlap of RPO and OD == 0.4
   A = HVRPO INTERACT DIO_SBD_24V_M
   B = HOLES A
   C = SIZE B BY HVRPO_O_4B
   C XOR DIO_SBD_24V_M
}
HVRPO.O.5
0 0 7 Jan 13 20:32:48 2026                     
HVRPO.O.5 { @ min and max overlap of RPO and {NP OR PP} for HV well resistors == 0.2
   A = RNDD OR RPDD 
   B = (NP OR PP ) INTERACT A
   INT B RPO < HVRPO_O_5 ABUT <90 SINGULAR REGION
   C = B AND RPO
   SIZE C UNDEROVER BY HVRPO_O_5/2  
}
HVRPO.C.1
0 0 4 Jan 13 20:32:48 2026                     
HVRPO.C.1 { @ min clearance from RPO to CO for all HVMOS in channel length direction >= 0.12
   A = HVRPO TOUCH EDGE (HVRPO AND ALL_HVMOS_OD)
   EXT A CO < HVRPO_C_1 ABUT < 90 REGION
}
HVRPO.C.2
0 0 4 Jan 13 20:32:48 2026                     
HVRPO.C.2 { @ min clearance from RPO to CO for all HVMOS in channel width direction >= 0.22
   A = HVRPO NOT TOUCH EDGE (HVRPO AND ALL_HVMOS_OD) 
   EXT A CO < HVRPO_C_2 ABUT < 90 REGION
}
RPO.A.2
0 0 5 Jan 13 20:32:48 2026                     
RPO.A.2 { @ Enclosed Area >= 1 um2
  A = HOLES RPO INNER < RPO_A_2pre 
  B = A NOT RPO
  AREA B < RPO_A_2
}  
CO.W.1
0 0 4 Jan 13 20:32:48 2026                     
CO.W.1 { @ contact width != 0.22
  X = CO NOT SR_CO
  NOT RECTANGLE X == 0.22 BY == 0.22 ORTHOGONAL ONLY
}
CO.S.1
0 0 3 Jan 13 20:32:48 2026                     
CO.S.1 { @ contact spacing < 0.25
  EXT CO < 0.25 ABUT < 90 SINGULAR REGION
}
CO.S.2
0 0 7 Jan 13 20:32:48 2026                     
CO.S.2  { @ Min space between two contacts in larger than 4x4 array.
  A = SIZE CO BY 0.30/2 OVERUNDER	// space < 0.3um treat as array
  B = SIZE A BY 0.7 UNDEROVER	// (0.22*3+0.3*2) = 1.26  (3 COs Mix.)
  C = B INTERACT CO >= 16	// 1.63-0.22 = 1.41       (Max. CO shift space) 
  D = CO INTERACT C		// so 1.26 < CONTY width < 1.41
  EXT D < 0.28			// & we use CONTY width = 1.4
}
CO.C.1_CO.R.1
0 0 4 Jan 13 20:32:48 2026                     
CO.C.1_CO.R.1 { @ diff contact to gate space < 0.16, or contact on gate
  EXT CO_DIFF ALL_GATE < 0.16 ABUT < 90 SINGULAR REGION
  CO_DIFF AND ALL_GATE    
}
CO.C.2
0 0 3 Jan 13 20:32:48 2026                     
CO.C.2 { @ poly contact space to OD < 0.20
  EXT CO_POLY OD < 0.20 ABUT < 90 SINGULAR REGION
}
CO.E.1
0 0 4 Jan 13 20:32:48 2026                     
CO.E.1 { @ active olap contact < 0.10, also floating contacts
  ENC CO_DIFF OD < 0.10 ABUT < 90 SINGULAR REGION
  CO_DIFF OUTSIDE EDGE OD    
}
CO.E.2
0 0 4 Jan 13 20:32:48 2026                     
CO.E.2 { @ poly olap contact < 0.10
  ENC CO_POLY POLY_ISO < 0.10 ABUT < 90 SINGULAR REGION
  CO_POLY CUT POLY_ISO    
}
CO.E.3
0 0 7 Jan 13 20:32:48 2026                     
CO.E.3 { @ Minimum extension of a PP region beyond a OD CO region source-side butted contacts for HVNMOS are exempted. 
         @ (please refer to HVCO.E.1) < 0.12
  X = PP INTERACT (BJT_NWHVPWNBL_PO_BOUNDARY_B OR BJT_NPWHVNWNBL_PO_BOUNDARY_B)
  A = ((((CO_DIFF NOT INTERACT HVNMOS_S_TAP) NOT DIO_SBD_12V_M) NOT SBDDMY) NOT SLITDMY) NOT INTERACT X
  ENC A PP < 0.12 ABUT < 90 SINGULAR REGION
  ((((PP NOT DIO_SBD_12V_M) NOT SBDDMY) NOT SLITDMY) NOT INTERACT X) INSIDE EDGE CO_DIFF
}
CO.E.4
0 0 7 Jan 13 20:32:48 2026                     
CO.E.4 { @ Minimum extension of a NP region beyond a OD CO region HVPMOS
         @ are exempted. (please refer to HVCO.E.2) < 0.12
  X = NP INTERACT (BJT_NWHVPWNBL_PO_BOUNDARY_E OR BJT_NPWHVNWNBL_PO_BOUNDARY_E)
  A = ((CO_DIFF NOT INTERACT HVPMOS_S_TAP) NOT SLITDMY) NOT INTERACT X
  ENC A NP < 0.12 ABUT < 90 SINGULAR REGION
  ((NP NOT SLITDMY) NOT INTERACT X) INSIDE EDGE CO_DIFF
}
CO.R.4
0 0 4 Jan 13 20:32:48 2026                     
CO.R.4 { @ CO and {PO INTERACT(RPDMY(54;0) OR RPDMY(drawing1)(54;1) OR RLPPDMY)} must be fully covered by {NP OR PP}
   A = CO AND (POLY INTERACT(RPDUMMY OR RLPPDMY))
   A NOT (NP OR PP)
}
HVCO.E.1
0 0 9 Jan 13 20:32:48 2026                     
HVCO.E.1 { @ Minimum extension of a PP region beyond a OD CO region for source-side butted contacts of HVNMOS >= 0.11
   HVNMOS_BUT_S_TAP1 = HVNMOS_S_TAP INTERACT HVNMOS_BUT_S ==1
   BUTP_CO1 = CO_DIFF AND HVNMOS_BUT_S_TAP1
   HVNMOS_BUT_S_TAP2 = HVNMOS_S_TAP INTERACT HVNMOS_BUT_S >=2
   BUTP_CO2 = CO_DIFF AND HVNMOS_BUT_S_TAP2
   BUTP_CO = BUTP_CO1 OR BUTP_CO2
   A = PP NOT INTERACT ((((((NSW28BVG5_GA_FULLY_ISO_GATE OR NSW40BVG5_GA_FULLY_ISO_GATE) OR NLD12G5_HP_NBL_GATE) OR NLD12G5_HP_FULLY_ISO_GATE) OR NLD12G2_FULLY_ISO_GATE) OR NA12G2_FULLY_ISO_GATE) OR NLD5G2_FULLY_ISO_GATE)
   ENC BUTP_CO A < HVCO_E_1 ABUT <90 SINGULAR REGION 
}  
HVCO.E.2
0 0 9 Jan 13 20:32:48 2026                     
HVCO.E.2 { @ Minimum extension of a NP region beyond a OD CO region for source-side butted contacts of HVPMOS >= 0.11
   HVPMOS_BUT_S_TAP1 = HVPMOS_S_TAP INTERACT HVPMOS_BUT_S ==1
   BUTP_CO1 = CO_DIFF AND HVPMOS_BUT_S_TAP1
   HVPMOS_BUT_S_TAP2 = HVPMOS_S_TAP INTERACT HVPMOS_BUT_S >=2
   BUTP_CO2 = CO_DIFF AND HVPMOS_BUT_S_TAP2
   BUTP_CO = BUTP_CO1 OR BUTP_CO2
   A = NP NOT INTERACT ((PLD12G2A_BL_GATE OR PA12G2A_BL_GATE) OR PLD5G2A_BL_GATE)
   ENC BUTP_CO A < HVCO_E_2 ABUT <90 SINGULAR REGION
}
CO.C.3
0 0 4 Jan 13 20:32:48 2026                     
CO.C.3 { @ Min clearance from a CO on OD region to a PO region of zener diode >= 0.16 um
   A = CO AND ZENER_OD
   EXT A PO_ZENER < CO_C_3 ABUT <90 SINGULAR REGION
}
M1.W.1
0 0 3 Jan 13 20:32:48 2026                     
M1.W.1 { @ Min. M1 width < 0.23
  INT M1 < 0.23 ABUT < 90 SINGULAR REGION
}
M1.S.1
1 1 3 Jan 13 20:32:48 2026                     
M1.S.1 { @ Min. M1 space < 0.23
  EXT M1 < 0.23 ABUT < 90 SINGULAR REGION
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
3480 2030
3535 1807
3535 2130
3480 2130
M1.S.2
0 0 16 Jan 13 20:32:48 2026                    
M1.S.2 { @ Min. space to wide M1 (>10um) < 0.6
  M1_S5 = SHRINK (SHRINK (SHRINK (SHRINK M1 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_G5 = GROW (GROW (GROW (GROW M1_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_Wide = M1_G5 AND M1
  M1_Exp = SIZE M1_Wide BY 1 INSIDE OF M1 STEP 0.161
  M1_Branch = M1_Exp NOT M1_Wide
  M1_Branch_edge = M1_Branch COIN INSIDE EDGE M1
  M1_Check = M1 AND (SIZE M1_Exp BY M1_S_2)
  M1_Branch_Check = M1 AND (EXPAND EDGE M1_Branch_edge OUTSIDE BY M1_S_2 CORNER FILL)
  M1_WideC = STAMP M1_Wide BY M1xd
  M1_CheckC = STAMP M1_Check BY M1xd
  M1_BranchC = STAMP M1_Branch BY M1xd
  M1_Branch_CheckC = STAMP M1_Branch_Check BY M1xd
  EXT M1_WideC M1_CheckC < M1_S_2 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M1_BranchC M1_Branch_CheckC < M1_S_2 ABUT >0 <89.5 NOT CONNECTED REGION
}
M1.S.2.1.a
0 0 15 Jan 13 20:32:48 2026                    
M1.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M1_S5 = SHRINK (SHRINK (SHRINK (SHRINK M1 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_G5 = GROW (GROW (GROW (GROW M1_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_Wide = M1_G5 AND M1
  M1_Small = M1 NOT M1_Wide
  M1_WideC = STAMP M1_Wide BY M1xd
  M1_SmallC = STAMP M1_Small BY M1xd
  M1_S_REG = EXT M1_WideC M1_SmallC < M1_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M1_S_REG_CHECK = ENCLOSE RECTANGLE M1_S_REG GRID M1_S_2_L 
  WideEdge1 = M1_S_REG_CHECK COIN OUTSIDE EDGE M1_Wide
  M1_Small_Edge = M1_Small COIN INSIDE EDGE M1
  WideEdge2 = M1_S_REG_CHECK COIN OUTSIDE EDGE M1_Small_Edge
  PATH LENGTH WideEdge1 >= M1_S_2_L
  PATH LENGTH WideEdge2 >= M1_S_2_L
}
M1.S.2.1.b
0 0 10 Jan 13 20:32:48 2026                    
M1.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M1_S5 = SHRINK (SHRINK (SHRINK (SHRINK M1 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_G5 = GROW (GROW (GROW (GROW M1_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M1_Wide = M1_G5 AND M1
  M1_WideC = STAMP M1_Wide BY M1xd
  M1_S_REG = EXT M1_WideC < M1_S_2_2 CONNECTED OPPOSITE REGION
  M1_S_REG_CHECK = ENCLOSE RECTANGLE M1_S_REG GRID M1_S_2_L
  WideEdge = M1_S_REG_CHECK COIN OUTSIDE EDGE M1_Wide
  PATH LENGTH WideEdge >= M1_S_2_L
}
M1.E.1
0 0 4 Jan 13 20:32:48 2026                     
M1.E.1 { @ Min. extension of a M1 region beyond a CO region < 0.005
  ENC CO M1 < 0.005 ABUT < 90 SINGULAR REGION
  CO NOT M1    
}
M1.E.2
0 0 4 Jan 13 20:32:48 2026                     
M1.E.2 { @ Min. extension of M1 end-of-line region beyond CO region < 0.06
  X = ENC [CO] M1 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.22 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M1.A.1
0 0 3 Jan 13 20:32:48 2026                     
M1.A.1{ @ Min. M1 area < 0.202
  AREA M1_A < M1_A_1
}
HVM1.E.1
0 0 9 Jan 13 20:32:48 2026                     
HVM1.E.1 { @ min extension of M1 beyond OD in channel width direction >= 1
	A = OD INTERACT HVM1_GATE
	B = M1 NOT A
	HVM1_GATE INTERACT B < 2
	C = M1 INTERACT HVM1_GATE
	D = C NOT TOUCH EDGE (C INSIDE EDGE A)
	ENC OD D < HVM1_E_1 ABUT < 90 REGION
	HVM1_GATE NOT INTERACT M1
}
HVM1.E.2
0 0 6 Jan 13 20:32:48 2026                     
HVM1.E.2 { @ min and max extension of ROX beyond M1 in channel length direction == 0
	HVM1_GATE NOT INTERACT ROX
	A = ROX INTERACT HVM1_GATE
	B = A INSIDE EDGE HVM1_GATE
	B NOT COIN INSIDE EDGE M1
}
HVM1.E.3
0 0 6 Jan 13 20:32:48 2026                     
HVM1.E.3 { @ Max extension of M1 beyond {CO INSIDE (Drain OD OR Channel OD)} for HVMOS <= 0.42
    A = M1 INTERACT HVM1_CH
	B = CO INTERACT HVM1_CH
	B1 = SIZE B BY HVM1_E_3 
    (B1 INSIDE EDGE A) INSIDE EDGE OD
}
HVM1.R.1
0 0 5 Jan 13 20:32:48 2026                     
HVM1.R.1 { @ (M1 interact ROX) must overlap (HVPO AND CO) inside the same P+ iso ring
	A = (M1 INTERACT (ROX INTERACT HVM1_GATE)) AND HVPO
	B = HVPO AND CO
	A NOT INTERACT B
}
HVM1.R.2_3
0 0 5 Jan 13 20:32:48 2026                     
HVM1.R.2_3 { @ Min count of {M1 AND ROX} inside one ROX >= 1 <= 2
    A = M1 AND ROX
    B = (ROX INTERACT HVM1_GATE) INTERACT A >= HVM1_R_2 <= HVM1_R_3
   (ROX INTERACT HVM1_GATE) NOT B
}
VIA1.W.1
0 0 4 Jan 13 20:32:48 2026                     
VIA1.W.1 { @ VIA1 must be 0.26 x 0.26
  A = NOT RECTANGLE VIA1_CORE == 0.26 BY == 0.26 ORTHOGONAL ONLY
  A OUTSIDE RNGX   // exclude from metal fuse protection ring area
}
VIA1.S.1
0 0 3 Jan 13 20:32:48 2026                     
VIA1.S.1 { @ Min. VIA1 space < 0.26
  EXT VIA1 < 0.26 ABUT < 90 SINGULAR REGION 
}
VIA1.E.1
0 0 4 Jan 13 20:32:48 2026                     
VIA1.E.1 { @ Min. extension of a M1 region beyond a VIA1 region < 0.01
  ENC VIA1 M1 < 0.01 ABUT < 90 SINGULAR REGION
  VIA1 NOT M1    
}
VIA1.E.2
0 0 4 Jan 13 20:32:48 2026                     
VIA1.E.2 { @ Min. extension of M1 end-of-line region beyond VIA1 region < 0.06
  X = ENC [VIA1] M1 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26  ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M2.W.1
0 0 3 Jan 13 20:32:48 2026                     
M2.W.1 { @ Min. M2 width < 0.28
  INT M2 < 0.28 ABUT < 90 SINGULAR REGION
}
M2.S.1
0 0 3 Jan 13 20:32:48 2026                     
M2.S.1 { @ Min. M2 space < 0.28
  EXT M2 < 0.28 ABUT < 90 SINGULAR REGION
}
M2.S.2
0 0 16 Jan 13 20:32:48 2026                    
M2.S.2 { @ Min. space to wide M2 (>10um) < 0.6
  M2_S5 = SHRINK (SHRINK (SHRINK (SHRINK M2 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_G5 = GROW (GROW (GROW (GROW M2_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_Wide = M2_G5 AND M2
  M2_Exp = SIZE M2_Wide BY 1 INSIDE OF M2 STEP 0.196
  M2_Branch = M2_Exp NOT M2_Wide
  M2_Branch_edge = M2_Branch COIN INSIDE EDGE M2
  M2_Check = M2 AND (SIZE M2_Exp BY 0.6)
  M2_Branch_Check = M2 AND (EXPAND EDGE M2_Branch_edge OUTSIDE BY 0.6 CORNER FILL)
  M2_WideC = STAMP M2_Wide BY M2xd
  M2_CheckC = STAMP M2_Check BY M2xd
  M2_BranchC = STAMP M2_Branch BY M2xd
  M2_Branch_CheckC = STAMP M2_Branch_Check BY M2xd
  EXT M2_WideC M2_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M2_BranchC M2_Branch_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
}
M2.S.2.1.a
0 0 15 Jan 13 20:32:48 2026                    
M2.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M2_S5 = SHRINK (SHRINK (SHRINK (SHRINK M2 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_G5 = GROW (GROW (GROW (GROW M2_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_Wide = M2_G5 AND M2
  M2_Small = M2 NOT M2_Wide
  M2_WideC = STAMP M2_Wide BY M2xd
  M2_SmallC = STAMP M2_Small BY M2xd
  M2_S_REG = EXT M2_WideC M2_SmallC < M2_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M2_S_REG_CHECK = ENCLOSE RECTANGLE M2_S_REG GRID M2_S_2_L 
  WideEdge1 = M2_S_REG_CHECK COIN OUTSIDE EDGE M2_Wide
  M2_Small_Edge = M2_Small COIN INSIDE EDGE M2
  WideEdge2 = M2_S_REG_CHECK COIN OUTSIDE EDGE M2_Small_Edge
  PATH LENGTH WideEdge1 >= M2_S_2_L
  PATH LENGTH WideEdge2 >= M2_S_2_L
}
M2.S.2.1.b
0 0 10 Jan 13 20:32:48 2026                    
M2.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M2_S5 = SHRINK (SHRINK (SHRINK (SHRINK M2 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_G5 = GROW (GROW (GROW (GROW M2_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M2_Wide = M2_G5 AND M2
  M2_WideC = STAMP M2_Wide BY M2xd
  M2_S_REG = EXT M2_WideC < M2_S_2_2 CONNECTED OPPOSITE REGION
  M2_S_REG_CHECK = ENCLOSE RECTANGLE M2_S_REG GRID M2_S_2_L
  WideEdge = M2_S_REG_CHECK COIN OUTSIDE EDGE M2_Wide
  PATH LENGTH WideEdge >= M2_S_2_L
}
M2.E.1
0 0 4 Jan 13 20:32:48 2026                     
M2.E.1 { @ Min. extension of a M2 region beyond a VIA1 region < 0.01
  ENC VIA1 M2 < 0.01 ABUT < 90 SINGULAR REGION
  VIA1 NOT M2
}
M2.E.2
0 0 4 Jan 13 20:32:48 2026                     
M2.E.2 { @ Min. extension of M2 end-of-line region beyond VIA1 region < 0.06
  X = ENC [VIA1] M2 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M2.A.1
0 0 3 Jan 13 20:32:48 2026                     
M2.A.1{ @ Min M2 area region < 0.202
  AREA M2 < Mx_A_1
}
VIA2.W.1
0 0 4 Jan 13 20:32:48 2026                     
VIA2.W.1 { @ VIA2 must be 0.26 x 0.26
  A = NOT RECTANGLE VIA2_CORE == 0.26 BY == 0.26 ORTHOGONAL ONLY
  A OUTSIDE RNGX   // exclude from metal fuse protection ring area
}
VIA2.S.1
0 0 3 Jan 13 20:32:48 2026                     
VIA2.S.1 { @ Min. VIA2 space < 0.26
  EXT VIA2 < 0.26 ABUT < 90 SINGULAR REGION 
}
VIA2.E.1
0 0 4 Jan 13 20:32:48 2026                     
VIA2.E.1 { @ Min. extension of a M2 region beyond a VIA2 region < 0.01
  ENC VIA2 M2 < 0.01 ABUT < 90 SINGULAR REGION
  VIA2 NOT M2    
}
VIA2.E.2
0 0 4 Jan 13 20:32:48 2026                     
VIA2.E.2 { @ Min. extension of M2 end-of-line region beyond VIA2 region < 0.06
  X = ENC [VIA2] M2 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26  ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M3.W.1
0 0 3 Jan 13 20:32:48 2026                     
M3.W.1 { @ Min. M3 width < 0.28
  INT M3 < 0.28 ABUT < 90 SINGULAR REGION
}
M3.S.1
0 0 3 Jan 13 20:32:48 2026                     
M3.S.1 { @ Min. M3 space < 0.28
  EXT M3 < 0.28 ABUT < 90 SINGULAR REGION
}
M3.S.2
0 0 16 Jan 13 20:32:48 2026                    
M3.S.2 { @ Min. space to wide M3 (>10um) < 0.6
  M3_S5 = SHRINK (SHRINK (SHRINK (SHRINK M3 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_G5 = GROW (GROW (GROW (GROW M3_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_Wide = M3_G5 AND M3
  M3_Exp = SIZE M3_Wide BY 1 INSIDE OF M3 STEP 0.196
  M3_Branch = M3_Exp NOT M3_Wide
  M3_Branch_edge = M3_Branch COIN INSIDE EDGE M3
  M3_Check = M3 AND (SIZE M3_Exp BY 0.6)
  M3_Branch_Check = M3 AND (EXPAND EDGE M3_Branch_edge OUTSIDE BY 0.6 CORNER FILL)
  M3_WideC = STAMP M3_Wide BY M3xd
  M3_CheckC = STAMP M3_Check BY M3xd
  M3_BranchC = STAMP M3_Branch BY M3xd
  M3_Branch_CheckC = STAMP M3_Branch_Check BY M3xd
  EXT M3_WideC M3_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M3_BranchC M3_Branch_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
}
M3.S.2.1.a
0 0 15 Jan 13 20:32:48 2026                    
M3.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M3_S5 = SHRINK (SHRINK (SHRINK (SHRINK M3 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_G5 = GROW (GROW (GROW (GROW M3_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_Wide = M3_G5 AND M3
  M3_Small = M3 NOT M3_Wide
  M3_WideC = STAMP M3_Wide BY M3xd
  M3_SmallC = STAMP M3_Small BY M3xd
  M3_S_REG = EXT M3_WideC M3_SmallC < M3_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M3_S_REG_CHECK = ENCLOSE RECTANGLE M3_S_REG GRID M3_S_2_L 
  WideEdge1 = M3_S_REG_CHECK COIN OUTSIDE EDGE M3_Wide
  M3_Small_Edge = M3_Small COIN INSIDE EDGE M3
  WideEdge2 = M3_S_REG_CHECK COIN OUTSIDE EDGE M3_Small_Edge
  PATH LENGTH WideEdge1 >= M3_S_2_L
  PATH LENGTH WideEdge2 >= M3_S_2_L
}
M3.S.2.1.b
0 0 10 Jan 13 20:32:48 2026                    
M3.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M3_S5 = SHRINK (SHRINK (SHRINK (SHRINK M3 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_G5 = GROW (GROW (GROW (GROW M3_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M3_Wide = M3_G5 AND M3
  M3_WideC = STAMP M3_Wide BY M3xd
  M3_S_REG = EXT M3_WideC < M3_S_2_2 CONNECTED OPPOSITE REGION
  M3_S_REG_CHECK = ENCLOSE RECTANGLE M3_S_REG GRID M3_S_2_L
  WideEdge = M3_S_REG_CHECK COIN OUTSIDE EDGE M3_Wide
  PATH LENGTH WideEdge >= M3_S_2_L
}
M3.E.1
0 0 4 Jan 13 20:32:48 2026                     
M3.E.1 { @ Min. extension of a M3 region beyond a VIA2 region < 0.01
  ENC VIA2 M3 < 0.01 ABUT < 90 SINGULAR REGION
  VIA2 NOT M3
}
M3.E.2
0 0 4 Jan 13 20:32:48 2026                     
M3.E.2 { @ Min. extension of M3 end-of-line region beyond VIA2 region < 0.06
  X = ENC [VIA2] M3 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M3.A.1
0 0 3 Jan 13 20:32:48 2026                     
M3.A.1{ @ Min M3 area region < 0.202
  AREA M3 < Mx_A_1
}
VIA3.W.1
0 0 4 Jan 13 20:32:48 2026                     
VIA3.W.1 { @ VIA3 must be 0.26 x 0.26
  A = NOT RECTANGLE VIA3_CORE == 0.26 BY == 0.26 ORTHOGONAL ONLY
  A OUTSIDE RNGX   // exclude from metal fuse protection ring area
}
VIA3.S.1
0 0 3 Jan 13 20:32:48 2026                     
VIA3.S.1 { @ Min. VIA3 space < 0.26
  EXT VIA3 < 0.26 ABUT < 90 SINGULAR REGION 
}
VIA3.E.1
0 0 4 Jan 13 20:32:48 2026                     
VIA3.E.1 { @ Min. extension of a M3 region beyond a VIA3 region < 0.01
  ENC VIA3 M3 < 0.01 ABUT < 90 SINGULAR REGION
  VIA3 NOT M3    
}
VIA3.E.2
0 0 4 Jan 13 20:32:48 2026                     
VIA3.E.2 { @ Min. extension of M3 end-of-line region beyond VIA3 region < 0.06
  X = ENC [VIA3] M3 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26  ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M4.W.1
0 0 3 Jan 13 20:32:48 2026                     
M4.W.1 { @ Min. M4 width < 0.28
  INT M4 < 0.28 ABUT < 90 SINGULAR REGION
}
M4.S.1
0 0 3 Jan 13 20:32:48 2026                     
M4.S.1 { @ Min. M4 space < 0.28
  EXT M4 < 0.28 ABUT < 90 SINGULAR REGION
}
M4.S.2
0 0 16 Jan 13 20:32:48 2026                    
M4.S.2 { @ Min. space to wide M4 (>10um) < 0.6
  M4_S5 = SHRINK (SHRINK (SHRINK (SHRINK M4 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_G5 = GROW (GROW (GROW (GROW M4_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_Wide = M4_G5 AND M4
  M4_Exp = SIZE M4_Wide BY 1 INSIDE OF M4 STEP 0.196
  M4_Branch = M4_Exp NOT M4_Wide
  M4_Branch_edge = M4_Branch COIN INSIDE EDGE M4
  M4_Check = M4 AND (SIZE M4_Exp BY 0.6)
  M4_Branch_Check = M4 AND (EXPAND EDGE M4_Branch_edge OUTSIDE BY 0.6 CORNER FILL)
  M4_WideC = STAMP M4_Wide BY M4xd
  M4_CheckC = STAMP M4_Check BY M4xd
  M4_BranchC = STAMP M4_Branch BY M4xd
  M4_Branch_CheckC = STAMP M4_Branch_Check BY M4xd
  EXT M4_WideC M4_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M4_BranchC M4_Branch_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
}
M4.S.2.1.a
0 0 15 Jan 13 20:32:48 2026                    
M4.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M4_S5 = SHRINK (SHRINK (SHRINK (SHRINK M4 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_G5 = GROW (GROW (GROW (GROW M4_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_Wide = M4_G5 AND M4
  M4_Small = M4 NOT M4_Wide
  M4_WideC = STAMP M4_Wide BY M4xd
  M4_SmallC = STAMP M4_Small BY M4xd
  M4_S_REG = EXT M4_WideC M4_SmallC < M4_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M4_S_REG_CHECK = ENCLOSE RECTANGLE M4_S_REG GRID M4_S_2_L 
  WideEdge1 = M4_S_REG_CHECK COIN OUTSIDE EDGE M4_Wide
  M4_Small_Edge = M4_Small COIN INSIDE EDGE M4
  WideEdge2 = M4_S_REG_CHECK COIN OUTSIDE EDGE M4_Small_Edge
  PATH LENGTH WideEdge1 >= M4_S_2_L
  PATH LENGTH WideEdge2 >= M4_S_2_L
}
M4.S.2.1.b
0 0 10 Jan 13 20:32:48 2026                    
M4.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M4_S5 = SHRINK (SHRINK (SHRINK (SHRINK M4 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_G5 = GROW (GROW (GROW (GROW M4_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M4_Wide = M4_G5 AND M4
  M4_WideC = STAMP M4_Wide BY M4xd
  M4_S_REG = EXT M4_WideC < M4_S_2_2 CONNECTED OPPOSITE REGION
  M4_S_REG_CHECK = ENCLOSE RECTANGLE M4_S_REG GRID M4_S_2_L
  WideEdge = M4_S_REG_CHECK COIN OUTSIDE EDGE M4_Wide
  PATH LENGTH WideEdge >= M4_S_2_L
}
M4.E.1
0 0 4 Jan 13 20:32:48 2026                     
M4.E.1 { @ Min. extension of a M4 region beyond a VIA3 region < 0.01
  ENC VIA3 M4 < 0.01 ABUT < 90 SINGULAR REGION
  VIA3 NOT M4
}
M4.E.2
0 0 4 Jan 13 20:32:48 2026                     
M4.E.2 { @ Min. extension of M4 end-of-line region beyond VIA3 region < 0.06
  X = ENC [VIA3] M4 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M4.A.1
0 0 3 Jan 13 20:32:48 2026                     
M4.A.1{ @ Min M4 area region < 0.202
  AREA M4 < Mx_A_1
}
VIA4.W.1
0 0 4 Jan 13 20:32:48 2026                     
VIA4.W.1 { @ VIA4 must be 0.26 x 0.26
  A = NOT RECTANGLE VIA4_CORE == 0.26 BY == 0.26 ORTHOGONAL ONLY
  A OUTSIDE RNGX   // exclude from metal fuse protection ring area
}
VIA4.S.1
0 0 3 Jan 13 20:32:48 2026                     
VIA4.S.1 { @ Min. VIA4 space < 0.26
  EXT VIA4 < 0.26 ABUT < 90 SINGULAR REGION 
}
VIA4.E.1
0 0 4 Jan 13 20:32:48 2026                     
VIA4.E.1 { @ Min. extension of a M4 region beyond a VIA4 region < 0.01
  ENC VIA4 M4 < 0.01 ABUT < 90 SINGULAR REGION
  VIA4 NOT M4    
}
VIA4.E.2
0 0 4 Jan 13 20:32:48 2026                     
VIA4.E.2 { @ Min. extension of M4 end-of-line region beyond VIA4 region < 0.06
  X = ENC [VIA4] M4 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26  ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M5.W.1
0 0 3 Jan 13 20:32:48 2026                     
M5.W.1 { @ Min. M5 width < 0.28
  INT M5 < 0.28 ABUT < 90 SINGULAR REGION
}
M5.S.1
0 0 3 Jan 13 20:32:48 2026                     
M5.S.1 { @ Min. M5 space < 0.28
  EXT M5 < 0.28 ABUT < 90 SINGULAR REGION
}
M5.S.2
0 0 16 Jan 13 20:32:48 2026                    
M5.S.2 { @ Min. space to wide M5 (>10um) < 0.6
  M5_S5 = SHRINK (SHRINK (SHRINK (SHRINK M5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M5_G5 = GROW (GROW (GROW (GROW M5_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M5_Wide = M5_G5 AND M5
  M5_Exp = SIZE M5_Wide BY 1 INSIDE OF M5 STEP 0.196
  M5_Branch = M5_Exp NOT M5_Wide
  M5_Branch_edge = M5_Branch COIN INSIDE EDGE M5
  M5_Check = M5 AND (SIZE M5_Exp BY 0.6)
  M5_Branch_Check = M5 AND (EXPAND EDGE M5_Branch_edge OUTSIDE BY 0.6 CORNER FILL)
  M5_WideC = STAMP M5_Wide BY M5xd
  M5_CheckC = STAMP M5_Check BY M5xd
  M5_BranchC = STAMP M5_Branch BY M5xd
  M5_Branch_CheckC = STAMP M5_Branch_Check BY M5xd
  EXT M5_WideC M5_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M5_BranchC M5_Branch_CheckC < 0.6 ABUT >0 <89.5 NOT CONNECTED REGION
}
M5.S.2.1.a
0 0 15 Jan 13 20:32:48 2026                    
M5.S.2.1.a { @ Min. space betweem wide metal and small piece of metal with parallel run length >= 35 and same connection >=0.6 um
  M5_S5 = SHRINK (SHRINK (SHRINK (SHRINK M5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M5_G5 = GROW (GROW (GROW (GROW M5_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M5_Wide = M5_G5 AND M5
  M5_Small = M5 NOT M5_Wide
  M5_WideC = STAMP M5_Wide BY M5xd
  M5_SmallC = STAMP M5_Small BY M5xd
  M5_S_REG = EXT M5_WideC M5_SmallC < M5_S_2_1 CONNECTED OPPOSITE REGION MEASURE ALL
  M5_S_REG_CHECK = ENCLOSE RECTANGLE M5_S_REG GRID M5_S_2_L 
  WideEdge1 = M5_S_REG_CHECK COIN OUTSIDE EDGE M5_Wide
  M5_Small_Edge = M5_Small COIN INSIDE EDGE M5
  WideEdge2 = M5_S_REG_CHECK COIN OUTSIDE EDGE M5_Small_Edge
  PATH LENGTH WideEdge1 >= M5_S_2_L
  PATH LENGTH WideEdge2 >= M5_S_2_L
}
M5.S.2.1.b
0 0 10 Jan 13 20:32:48 2026                    
M5.S.2.1.b { @ Min. space between two wide metals with parallel run length >= 35 and same connection >=0.6 um
  M5_S5 = SHRINK (SHRINK (SHRINK (SHRINK M5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M5_G5 = GROW (GROW (GROW (GROW M5_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
  M5_Wide = M5_G5 AND M5
  M5_WideC = STAMP M5_Wide BY M5xd
  M5_S_REG = EXT M5_WideC < M5_S_2_2 CONNECTED OPPOSITE REGION
  M5_S_REG_CHECK = ENCLOSE RECTANGLE M5_S_REG GRID M5_S_2_L
  WideEdge = M5_S_REG_CHECK COIN OUTSIDE EDGE M5_Wide
  PATH LENGTH WideEdge >= M5_S_2_L
}
M5.E.1
0 0 4 Jan 13 20:32:48 2026                     
M5.E.1 { @ Min. extension of a M5 region beyond a VIA4 region < 0.01
  ENC VIA4 M5 < 0.01 ABUT < 90 SINGULAR REGION
  VIA4 NOT M5
}
M5.E.2
0 0 4 Jan 13 20:32:48 2026                     
M5.E.2 { @ Min. extension of M5 end-of-line region beyond VIA4 region < 0.06
  X = ENC [VIA4] M5 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.26 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
M5.A.1
0 0 3 Jan 13 20:32:48 2026                     
M5.A.1{ @ Min M5 area region < 0.202
  AREA M5 < Mx_A_1
}
VIA1.S.2_Array1_2_3_4_5_M
0 0 10 Jan 13 20:32:48 2026                    
VIA1.S.2_Array1_2_3_4_5_M {@Minimum space between two VIAs in 5-level continuous stacking VIA arrays with below condition. >=0.49um
    @ Via1 violate 0.49 spacing in Via1/Via2/Via3/Via4/Via5 array & density large or equal 0.1 
  A1 = NET AREA RATIO VIA1_Violate_S_5_A1 VIA1_5stack.Final >= VIA_D_1
  A2 = NET AREA RATIO VIA2_Violate_S_5_A1 VIA1_5stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_5_A1 VIA1_5stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_5_A1 VIA1_5stack.Final >= VIA_D_1
  A5 = NET AREA RATIO VIA5_Violate_S_5_A1 VIA1_5stack.Final >= VIA_D_1
  B1 = (((A1 OR A2) OR A3) OR A4) OR A5
  SIZE B1 BY VIA_Merge OVERUNDER 
}
VIA1.S.6_Array1_2_3_4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA1.S.6_Array1_2_3_4_5_M { @ Minimum space between two VIA1 region >= 0.49 um if the overlap area of 5-level 
                            	   @ continuous stacking VIA arrays >= 500 um2 (except sealring region)
   (VIA1_5stack_S_6.Final INTERACT VIA1_Violate_S_5_B1) NOT INTERACT SEALRING_ALL
}
VIA2.S.6_Array1_2_3_4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA2.S.6_Array1_2_3_4_5_M { @ Minimum space between two VIA2 region >= 0.49 um if the overlap area of 5-level 
									@ continuous stacking VIA arrays >= 500 um2 (except sealring region)
   (VIA1_5stack_S_6.Final INTERACT VIA2_Violate_S_5_B1) NOT INTERACT SEALRING_ALL
}
VIA3.S.6_Array1_2_3_4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA3.S.6_Array1_2_3_4_5_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 5-level 
									 @ continuous stacking VIA arrays >= 500 um2 (except sealring region)
   (VIA1_5stack_S_6.Final INTERACT VIA3_Violate_S_5_B1) NOT INTERACT SEALRING_ALL
}
VIA4.S.6_Array1_2_3_4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA4.S.6_Array1_2_3_4_5_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 5-level
									 @ continuous stacking VIA arrays >= 500 um2 (except sealring region)
   (VIA1_5stack_S_6.Final INTERACT VIA4_Violate_S_5_B1) NOT INTERACT SEALRING_ALL
}
VIA5.S.6_Array1_2_3_4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA5.S.6_Array1_2_3_4_5_M { @ Minimum space between two VIA5 region >= 0.49 um if the overlap area of 5-level 
									 @ continuous stacking VIA arrays >= 500 um2 (except sealring region)
   (VIA1_5stack_S_6.Final INTERACT VIA5_Violate_S_5_B1) NOT INTERACT SEALRING_ALL
}
M1_2_3_4_5.S.3
0 0 5 Jan 13 20:32:48 2026                     
M1_2_3_4_5.S.3 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
				  @ (a1) both of the Mx with the overlap area of 5-level continuous VIA array area >= 500 um2
				  @ (a2) Width of 5-level continuous stacking VIA arrays >= 5 um
  (((M1_Reg_4_S_5_C1 OR M2_Reg_4_S_5_C1) OR M3_Reg_4_S_5_C1) OR M4_Reg_4_S_5_C1) OR M5_Reg_4_S_5_C1 
}
VIA1.S.3_Array1_2_3_4_M
0 0 9 Jan 13 20:32:48 2026                     
VIA1.S.3_Array1_2_3_4_M { @ Minimum space between two VIAs in 4-level continuous stacking VIA arrays with below condition >=0.49um
                               @ Via1 violate 0.49 spacing in Via1/Via2/Via3/Via4 array & density large or equal 0.1 
  A1 = NET AREA RATIO VIA1_Violate_S_4_A1 VIA1_4stack.Final >= VIA_D_1
  A2 = NET AREA RATIO VIA2_Violate_S_4_A1 VIA1_4stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_4_A1 VIA1_4stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_4_A1 VIA1_4stack.Final >= VIA_D_1
  B1 = ((A1 OR A2) OR A3) OR A4
  SIZE B1 BY VIA_Merge OVERUNDER 
}
VIA1.S.7_Array1_2_3_4_M
0 0 4 Jan 13 20:32:48 2026                     
VIA1.S.7_Array1_2_3_4_M { @ Minimum space between two VIA1 region >= 0.49 um if the overlap area of 4-level 
						  	   @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA1_4stack_S_7.Final INTERACT VIA1_Violate_S_4_B1) NOT INTERACT SEALRING_ALL
}
VIA2.S.7_Array1_2_3_4_M
0 0 4 Jan 13 20:32:48 2026                     
VIA2.S.7_Array1_2_3_4_M { @ Minimum space between two VIA2 region >= 0.49 um if the overlap area of 4-level
						  		@ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA1_4stack_S_7.Final INTERACT VIA2_Violate_S_4_B1) NOT INTERACT SEALRING_ALL
}
VIA3.S.7_Array1_2_3_4_M
0 0 4 Jan 13 20:32:48 2026                     
VIA3.S.7_Array1_2_3_4_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 4-level
						  		 @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA1_4stack_S_7.Final INTERACT VIA3_Violate_S_4_B1) NOT INTERACT SEALRING_ALL
}
VIA4.S.7_Array1_2_3_4_M
0 0 4 Jan 13 20:32:48 2026                     
VIA4.S.7_Array1_2_3_4_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 4-level
						  		 @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA1_4stack_S_7.Final INTERACT VIA4_Violate_S_4_B1) NOT INTERACT SEALRING_ALL
}
M1_2_3_4.S.4
0 0 5 Jan 13 20:32:48 2026                     
M1_2_3_4.S.4 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 4-level continuous VIA array area >= 1000 um2
			  @ (a2) Width of 4-level continuous stacking VIA arrays >= 5 um
  ((M1_Reg_4_S_4_C1 OR M2_Reg_4_S_4_C1) OR M3_Reg_4_S_4_C1) OR M4_Reg_4_S_4_C1
}
VIA2.S.3_Array2_3_4_5_M
0 0 9 Jan 13 20:32:48 2026                     
VIA2.S.3_Array2_3_4_5_M { @ Minimum space between two VIAs in 4-level continuous stacking VIA arrays with below condition >=0.49um
                               @ Via2 violate 0.49 spacing in Via2/Via3/Via4/Via5 array & density large or equal 0.1 
  A2 = NET AREA RATIO VIA2_Violate_S_4_A2 VIA2_4stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_4_A2 VIA2_4stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_4_A2 VIA2_4stack.Final >= VIA_D_1
  A5 = NET AREA RATIO VIA5_Violate_S_4_A2 VIA2_4stack.Final >= VIA_D_1
  B2 = ((A2 OR A3) OR A4) OR A5
  SIZE B2 BY VIA_Merge OVERUNDER 
}
VIA2.S.7_Array2_3_4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA2.S.7_Array2_3_4_5_M { @ Minimum space between two VIA2 region >= 0.49 um if the overlap area of 4-level
						       @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA2_4stack_S_7.Final INTERACT VIA2_Violate_S_4_B2) NOT INTERACT SEALRING_ALL
}
VIA3.S.7_Array2_3_4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA3.S.7_Array2_3_4_5_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 4-level
						  		@ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA2_4stack_S_7.Final INTERACT VIA3_Violate_S_4_B2) NOT INTERACT SEALRING_ALL
}
VIA4.S.7_Array2_3_4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA4.S.7_Array2_3_4_5_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 4-level
						  		 @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA2_4stack_S_7.Final INTERACT VIA4_Violate_S_4_B2) NOT INTERACT SEALRING_ALL
}
VIA5.S.7_Array2_3_4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA5.S.7_Array2_3_4_5_M { @ Minimum space between two VIA5 region >= 0.49 um if the overlap area of 4-level
						  		 @ continuous stacking VIA arrays >= 1000 um2 (except sealring region)
  (VIA2_4stack_S_7.Final INTERACT VIA5_Violate_S_4_B2) NOT INTERACT SEALRING_ALL
}
M2_3_4_5.S.4
0 0 5 Jan 13 20:32:48 2026                     
M2_3_4_5.S.4 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 4-level continuous VIA array area >= 1000 um2
			  @ (a2) Width of 4-level continuous stacking VIA arrays >= 5 um
  ((M2_Reg_4_S_4_C2 OR M3_Reg_4_S_4_C2) OR M4_Reg_4_S_4_C2) OR M5_Reg_4_S_4_C2
}
VIA1.S.4_Array1_2_3_M
0 0 8 Jan 13 20:32:48 2026                     
VIA1.S.4_Array1_2_3_M { @ Minimum space between two VIAs in 3-level continuous stacking VIA arrays with below condition >=0.49um
                           @ Via1 violate 0.49 spacing in Via1/Via2/Via3 array & density large or equal 0.1 
  A1 = NET AREA RATIO VIA1_Violate_S_3_A1 VIA1_3stack.Final >= VIA_D_1
  A2 = NET AREA RATIO VIA2_Violate_S_3_A1 VIA1_3stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_3_A1 VIA1_3stack.Final >= VIA_D_1
  B1 = (A1 OR A2) OR A3
  SIZE B1 BY VIA_Merge OVERUNDER 
}
M1_2_3.S.5
0 0 5 Jan 13 20:32:48 2026                     
M1_2_3.S.5 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 3-level continuous VIA array area >= 2000 um2
			  @ (a2) Width of 3-level continuous stacking VIA arrays >= 5 um
  (M1_Reg_4_S_3_C1 OR M2_Reg_4_S_3_C1) OR M3_Reg_4_S_3_C1 
}
VIA2.S.4_Array2_3_4_M
0 0 8 Jan 13 20:32:48 2026                     
VIA2.S.4_Array2_3_4_M { @ Minimum space between two VIAs in 3-level continuous stacking VIA arrays with below condition >=0.49um
                           @ Via2 violate 0.49 spacing in Via2/Via3/Via4 array & density large or equal 0.1 
  A2 = NET AREA RATIO VIA2_Violate_S_3_A2 VIA2_3stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_3_A2 VIA2_3stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_3_A2 VIA2_3stack.Final >= VIA_D_1
  B2 = (A2 OR A3) OR A4
  SIZE B2 BY VIA_Merge OVERUNDER 
}
M2_3_4.S.5
0 0 5 Jan 13 20:32:48 2026                     
M2_3_4.S.5 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 3-level continuous VIA array area >= 2000 um2
			  @ (a2) Width of 3-level continuous stacking VIA arrays >= 5 um
  (M2_Reg_4_S_3_C2 OR M3_Reg_4_S_3_C2) OR M4_Reg_4_S_3_C2 
}
VIA2.S.8_Array2_3_4_M
0 0 4 Jan 13 20:32:48 2026                     
VIA2.S.8_Array2_3_4_M { @ Minimum space between two VIA2 region >= 0.49 um if the overlap area of 3-level
						   @ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA2_3stack_S_8.Final INTERACT VIA2_Violate_S_3_B2) NOT INTERACT SEALRING_ALL
}
VIA3.S.8_Array2_3_4_M
0 0 4 Jan 13 20:32:48 2026                     
VIA3.S.8_Array2_3_4_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 3-level
							@ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA2_3stack_S_8.Final INTERACT VIA3_Violate_S_3_B2) NOT INTERACT SEALRING_ALL
}
VIA4.S.8_Array2_3_4_M
0 0 4 Jan 13 20:32:48 2026                     
VIA4.S.8_Array2_3_4_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 3-level
							 @ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA2_3stack_S_8.Final INTERACT VIA4_Violate_S_3_B2) NOT INTERACT SEALRING_ALL
}
VIA3.S.4_Array3_4_5_M
0 0 8 Jan 13 20:32:48 2026                     
VIA3.S.4_Array3_4_5_M { @ Minimum space between two VIAs in 3-level continuous stacking VIA arrays with below condition >=0.49um
                           @ Via3 violate 0.49 spacing in Via3/Via4/Via5 array & density large or equal 0.1 
  A3 = NET AREA RATIO VIA3_Violate_S_3_A3 VIA3_3stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_3_A3 VIA3_3stack.Final >= VIA_D_1
  A5 = NET AREA RATIO VIA5_Violate_S_3_A3 VIA3_3stack.Final >= VIA_D_1
  B3 = (A3 OR A4) OR A5
  SIZE B3 BY VIA_Merge OVERUNDER 
}
VIA3.S.8_Array3_4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA3.S.8_Array3_4_5_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 3-level
						   @ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA3_3stack_S_8.Final INTERACT VIA3_Violate_S_3_B3) NOT INTERACT SEALRING_ALL
}
VIA4.S.8_Array3_4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA4.S.8_Array3_4_5_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 3-level
							@ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA3_3stack_S_8.Final INTERACT VIA4_Violate_S_3_B3) NOT INTERACT SEALRING_ALL
}
VIA5.S.8_Array3_4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA5.S.8_Array3_4_5_M { @ Minimum space between two VIA5 region >= 0.49 um if the overlap area of 3-level
							 @ continuous stacking VIA arrays >= 2000 um2 (except sealring region)
  (VIA3_3stack_S_8.Final INTERACT VIA5_Violate_S_3_B3) NOT INTERACT SEALRING_ALL
}
M3_4_5.S.5
0 0 5 Jan 13 20:32:48 2026                     
M3_4_5.S.5 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 3-level continuous VIA array area >= 2000 um2
			  @ (a2) Width of 3-level continuous stacking VIA arrays >= 5 um
  (M3_Reg_4_S_3_C3 OR M4_Reg_4_S_3_C3) OR M5_Reg_4_S_3_C3 
}
VIA1.S.5_Array1_2_M
0 0 7 Jan 13 20:32:48 2026                     
VIA1.S.5_Array1_2_M { @ Minimum space between two VIAs in 2-level continuous stacking VIA arrays with below condition >=0.49um
                       @ Via1 violate 0.49 spacing in Via1/Via2 array & density large or equal 0.1 
  A1 = NET AREA RATIO VIA1_Violate_S_2_A1 VIA1_2stack.Final >= VIA_D_1
  A2 = NET AREA RATIO VIA2_Violate_S_2_A1 VIA1_2stack.Final >= VIA_D_1
  B1 = A1 OR A2
  SIZE B1 BY VIA_Merge OVERUNDER 
}
M1_2.S.6
0 0 5 Jan 13 20:32:48 2026                     
M1_2.S.6 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 2-level continuous VIA array area >= 4000 um2
			  @ (a2) Width of 2-level continuous stacking VIA arrays >= 5 um
  M1_Reg_4_S_2_C1 OR M2_Reg_4_S_2_C1
}
VIA2.S.5_Array2_3_M
0 0 7 Jan 13 20:32:48 2026                     
VIA2.S.5_Array2_3_M { @ Minimum space between two VIAs in 2-level continuous stacking VIA arrays with below condition >=0.49um
                       @ Via2 violate 0.49 spacing in Via2/Via3 array & density large or equal 0.1 
  A2 = NET AREA RATIO VIA2_Violate_S_2_A2 VIA2_2stack.Final >= VIA_D_1
  A3 = NET AREA RATIO VIA3_Violate_S_2_A2 VIA2_2stack.Final >= VIA_D_1
  B2 = A2 OR A3
  SIZE B2 BY VIA_Merge OVERUNDER 
}
M2_3.S.6
0 0 5 Jan 13 20:32:48 2026                     
M2_3.S.6 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 2-level continuous VIA array area >= 4000 um2
			  @ (a2) Width of 2-level continuous stacking VIA arrays >= 5 um
  M2_Reg_4_S_2_C2 OR M3_Reg_4_S_2_C2
}
VIA3.S.5_Array3_4_M
0 0 7 Jan 13 20:32:48 2026                     
VIA3.S.5_Array3_4_M { @ Minimum space between two VIAs in 2-level continuous stacking VIA arrays with below condition >=0.49um
                       @ Via3 violate 0.49 spacing in Via3/Via4 array & density large or equal 0.1 
  A3 = NET AREA RATIO VIA3_Violate_S_2_A3 VIA3_2stack.Final >= VIA_D_1
  A4 = NET AREA RATIO VIA4_Violate_S_2_A3 VIA3_2stack.Final >= VIA_D_1
  B3 = A3 OR A4
  SIZE B3 BY VIA_Merge OVERUNDER 
}
M3_4.S.6
0 0 5 Jan 13 20:32:48 2026                     
M3_4.S.6 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 2-level continuous VIA array area >= 4000 um2
			  @ (a2) Width of 2-level continuous stacking VIA arrays >= 5 um
  M3_Reg_4_S_2_C3 OR M4_Reg_4_S_2_C3
}
VIA3.S.9_Array3_4_M
0 0 4 Jan 13 20:32:48 2026                     
VIA3.S.9_Array3_4_M { @ Minimum space between two VIA3 region >= 0.49 um if the overlap area of 2-level
					   @ continuous stacking VIA arrays >= 4000 um2 (except sealring region)
  (VIA3_2stack_S_9.Final INTERACT VIA3_Violate_S_2_B3) NOT INTERACT SEALRING_ALL
}
VIA4.S.9_Array3_4_M
0 0 4 Jan 13 20:32:48 2026                     
VIA4.S.9_Array3_4_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 2-level
					    @ continuous stacking VIA arrays >= 4000 um2 (except sealring region)
  (VIA3_2stack_S_9.Final INTERACT VIA4_Violate_S_2_B3) NOT INTERACT SEALRING_ALL
}
VIA4.S.5_Array4_5_M
0 0 7 Jan 13 20:32:48 2026                     
VIA4.S.5_Array4_5_M { @ Minimum space between two VIAs in 2-level continuous stacking VIA arrays with below condition >=0.49um
                       @ Via4 violate 0.49 spacing in Via4/Via5 array & density large or equal 0.1 
  A4 = NET AREA RATIO VIA4_Violate_S_2_A4 VIA4_2stack.Final >= VIA_D_1
  A5 = NET AREA RATIO VIA5_Violate_S_2_A4 VIA4_2stack.Final >= VIA_D_1
  B4 = A4 OR A5
  SIZE B4 BY VIA_Merge OVERUNDER
}
VIA4.S.9_Array4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA4.S.9_Array4_5_M { @ Minimum space between two VIA4 region >= 0.49 um if the overlap area of 2-level
					   @ continuous stacking VIA arrays >= 4000 um2 (except sealring region)
  (VIA4_2stack_S_9.Final INTERACT VIA4_Violate_S_2_B4) NOT INTERACT SEALRING_ALL
}
VIA5.S.9_Array4_5_M
0 0 4 Jan 13 20:32:48 2026                     
VIA5.S.9_Array4_5_M { @ Minimum space between two VIA5 region >= 0.49 um if the overlap area of 2-level
						@ continuous stacking VIA arrays >= 4000 um2 (except sealring region)
  (VIA4_2stack_S_9.Final INTERACT VIA5_Violate_S_2_B4) NOT INTERACT SEALRING_ALL
}
M4_5.S.6
0 0 5 Jan 13 20:32:48 2026                     
M4_5.S.6 { @ Minimum space between two Mx region with below conditions >= 1.2 um 
			  @ (a1) both of the Mx with the overlap area of 2-level continuous VIA array area >= 4000 um2
			  @ (a2) Width of 2-level continuous stacking VIA arrays >= 5 um
  M4_Reg_4_S_2_C4 OR M5_Reg_4_S_2_C4
}
VIA4.S.10_Array4_M
0 0 3 Jan 13 20:32:48 2026                     
VIA4.S.10_Array4_M { @ Minimum space between two VIA4 region >= 0.49 um if the single layer VIA arrays area >= 4900 um2 (except sealring region)
  (VIA4_1stack_S_10.Final INTERACT VIA4_Violate_S_1_B4) NOT INTERACT SEALRING_ALL
}
VIA5.S.10_Array5_M
0 0 3 Jan 13 20:32:48 2026                     
VIA5.S.10_Array5_M { @ Minimum space between two VIA5 region >= 0.49 um if the single layer VIA arrays area >= 4900 um2 (except sealring region)
  (VIA5_1stack_S_10.Final INTERACT VIA5_Violate_S_1_B5) NOT INTERACT SEALRING_ALL
}
VIA5.W.1
0 0 4 Jan 13 20:32:48 2026                     
VIA5.W.1 { @ VIA5 must be 0.36 x 0.36
  A = NOT RECTANGLE VIA5R_CORE == VIAn_W_1 BY == VIAn_W_1 ORTHOGONAL ONLY
  A OUTSIDE RNGX // exclude from metal fuse protection ring area
}
VIA5.S.1
0 0 3 Jan 13 20:32:48 2026                     
VIA5.S.1 { @ Min. VIA5 spacing < 0.35
  EXT VIA5R < VIAn_S_1 ABUT < 90 SINGULAR REGION
}
VIA5.E.1
0 0 4 Jan 13 20:32:48 2026                     
VIA5.E.1 { @ Min. extension of a M5 region beyond a VIA5 region < 0.01
  ENC VIA5R M5 < 0.01 ABUT < 90 SINGULAR REGION
  VIA5R NOT M5    
}
VIA5.E.2
0 0 4 Jan 13 20:32:48 2026                     
VIA5.E.2 { @ Min. extension of a M5 end-of-line region beyond VIA5 region < 0.06
  X = ENC [VIA5R] M5 < 0.06 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.36 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
LDPO.C.1
0 0 8 Jan 13 20:32:48 2026                     
LDPO.C.1{ @ min and max clearance from PO to (NLVT INTERACT H18NWDMY) for IOLDNMOS(channel length) == 0.8
    A = POLY INTERACT IOLDNMOS_GATE
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B INTERACT OD
    D = POLY TOUCH OUTSIDE EDGE C
    E = EXPAND EDGE D INSIDE BY LDPO_C_1
    E NOT TOUCH NLVT
}
LDPO.E.1
0 0 8 Jan 13 20:32:48 2026                     
LDPO.E.1{ @ MIN AND MAX extension of PO beyond channel OD in channel length direction for IOLDNMOS == 0.4
    A = POLY INTERACT IOLDNMOS_GATE
    B = EXPAND EDGE A OUTSIDE BY GRID
    C = B INTERACT IOLDNMOS_region
    D = POLY TOUCH OUTSIDE EDGE C
    E = EXPAND EDGE D INSIDE BY LDPO_E_1
    E NOT TOUCH IOLDNMOS_CH
}
LDOD.S.1
0 0 3 Jan 13 20:32:48 2026                     
LDOD.S.1{ @ min and max space between channel OD and drain OD for IOLDNMOS == 0.8
    IOLDNMOS_region NOT TOUCH IOLDNMOS_D
}
LDOD.O.1
0 0 6 Jan 13 20:32:48 2026                     
LDOD.O.1{ @ min and max overlap of NW and channel OD for IOLDNMOS == 1
    IOLDNMOS_CH NOT INTERACT NWEL
    A = NWEL INSIDE EDGE IOLDNMOS_CH
    B = EXPAND EDGE A INSIDE BY LDOD_O_1
    B NOT TOUCH IOLDNMOS_region
}
LDOD.C.1
0 0 3 Jan 13 20:32:48 2026                     
LDOD.C.1{ @ min clearance from H18NW to P+OD(for PW pick up) >= 0.95
    EXT H18NW PTAP < LDOD_C_1  ABUT < 90 SINGULAR REGION
} 
LDOD.E.1
0 0 9 Jan 13 20:32:48 2026                     
LDOD.E.1{ @ min and max extension of H18NW beyond drain OD for IOLDNMOS 
          @ except NW edge interact PO == 1
    A = EXPAND EDGE IOLDNMOS_D OUTSIDE BY GRID EXTEND BY -GRID
    B = A NOT INTERACT IOLDNMOS_region
    C = IOLDNMOS_D TOUCH OUTSIDE EDGE B
    D = EXPAND EDGE C OUTSIDE BY LDOD_E_1 EXTEND BY -GRID
    E = EXPAND EDGE H18NW OUTSIDE BY GRID 
    D NOT TOUCH E 
}
LDOD.W.1
0 0 6 Jan 13 20:32:48 2026                     
LDOD.W.1{@ min width of OD in channel width direction for IOLDNMOS >= 0.8 
    A = EXPAND EDGE IOLDNMOS_CH OUTSIDE BY GRID
    B = A INSIDE POLY
    C = IOLDNMOS_CH TOUCH OUTSIDE EDGE B
    PATH LENGTH C < LDOD_W_1
}
LDOD.R.1
0 0 4 Jan 13 20:32:48 2026                     
LDOD.R.1{ @ OD must be fully inside OD2 for IOLDNMOS and IO cascode
    A = OD INTERACT H18NWDMY
    A NOT OD2
}
LDNLVT.C.1
0 0 5 Jan 13 20:32:48 2026                     
LDNLVT.C.1{ @ min and max clearance from NLVT ring to H18NW == 0
    A = NLVT INTERACT H18NWDMY
    B = HOLES A
    B XOR H18NW
}
LDNLVT.E.1
0 0 5 Jan 13 20:32:48 2026                     
LDNLVT.E.1{ @ min and max extension of NLVT beyond H18NWDMY == 0.8
    A = (HOLES NLVT_H18) OR NLVT_H18
    B = SIZE H18NWDMY BY LDNLVT_E_1
    A XOR B
}
LDNLVT.R.2
0 0 4 Jan 13 20:32:48 2026                     
LDNLVT.R.2{ @ NLVT is not allowed to interact more than one H18NW
    A = NWEL INSIDE H18NWDMY
    NLVT INTERACT A > 1  
}
LDNLVT.S.1
0 0 3 Jan 13 20:32:48 2026                     
LDNLVT.S.1{ @ min space between two(NLVT INTERACT H18NWDMY) region >= 1.8
    EXT NLVT_H18 < LDNLVT_S_1 ABUT <90 SINGULAR REGION
}
H18NWDMY.E.1
0 0 5 Jan 13 20:32:48 2026                     
H18NWDMY.E.1{ @min and max extension of H18NWDMY beyond NW == 0
    A = NWEL INTERACT H18NWDMY
    B = H18NWDMY INTERACT NWEL
    A XOR B
}
H18NWDMY.R.1
0 0 3 Jan 13 20:32:48 2026                     
H18NWDMY.R.1{ @ H18NW must be fully inside OD2
    H18NW NOT OD2 
}
H18NWDMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
H18NWDMY.R.2{ @OD cut H18NWDMY is not allowed (butted is not allowed, except IOLDNMOS channel OD)
    A = OD NOT INTERACT IOLDNMOS_CH
    A CUT H18NWDMY
    OD TOUCH H18NWDMY
    OD COIN INSIDE EDGE H18NWDMY
}
H18NWDMY.R.3
0 0 7 Jan 13 20:32:48 2026                     
H18NWDMY.R.3{ @ H18NW must be surrounded by NLVT ring.NW must be butted with{NLVT INTERACT H18NWDMY}edge
    A =  NWEL INSIDE H18NWDMY
    B =  HOLES NLVT INNER
    A NOT INTERACT B
    C = B INTERACT A
    C XOR A
}
H18NWDMY.R.4
0 0 4 Jan 13 20:32:48 2026                     
H18NWDMY.R.4{ @ H18NWDMY layer must be inside MTP 2T2C(butted is not allowed)
    H18NWDMY NOT MTP_2T2C
    H18NWDMY TOUCH INSIDE EDGE MTP_2T2C
}
H18NWDMY.S.1
0 0 3 Jan 13 20:32:48 2026                     
H18NWDMY.S.1{ @min space between H18NW and NW in MTP 2T2C region >= 3.4
    EXT H18NW MTP_NW < H18NWDMY_S_1 ABUT <90 SINGULAR REGION
}
H18NWDMY.S.2
0 0 4 Jan 13 20:32:48 2026                     
H18NWDMY.S.2{ @min space between H18NW and (NW outside MTP 2T2C region) >= 4
    A = NWEL OUTSIDE MTP_2T2C
    EXT H18NW A < H18NWDMY_S_2 ABUT <90 SINGULAR REGION 
}
H18NWDMY.S.3
0 0 3 Jan 13 20:32:48 2026                     
H18NWDMY.S.3{ @min space between two H18NW  >= 3.4
    EXT H18NW < H18NWDMY_S_3 ABUT <90 SINGULAR REGION
}
H18NWDMY.C.1
0 0 3 Jan 13 20:32:48 2026                     
H18NWDMY.C.1{ @min clearance from (NW inside MTP 2T2C region) to HVNW >= 4
    EXT MTP_NW HVNW < H18NWDMY_C_1 ABUT <90 SINGULAR REGION
}
MTP.C.1
0 0 4 Jan 13 20:32:48 2026                     
MTP.C.1{ @ min clearance from NW to P+OD(PW pick up) inside MTP 2T2C region >= 0.15
    A = PTAP INSIDE MTP_2T2C
    EXT A MTP_NW < MTP_C_1 ABUT <90 SINGULAR REGION 
}
PO.R.3
1 1 4 Jan 13 20:32:48 2026                     
PO.R.3 {@ Min poly area coverage < 14%
  ALL_POLY = POLYi OR DPO
  DENSITY ALL_POLY < 0.14 PRINT POLY_DENSITY.log
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
0 0
8200 0
8200 8190
0 8190
M1.R.1
1 1 3 Jan 13 20:32:48 2026                     
M1.R.1 { @ Min M1 area coverage < 30%
  DENSITY M1xd < 0.3 PRINT M1_DENSITY.log
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
0 0
8200 0
8200 8190
0 8190
M2.R.1
1 1 3 Jan 13 20:32:48 2026                     
M2.R.1 { @ Min M2 area coverage < 30%
  DENSITY M2xd < 0.3 PRINT M2_DENSITY.log
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
0 0
8200 0
8200 8190
0 8190
M3.R.1
1 1 3 Jan 13 20:32:48 2026                     
M3.R.1 { @ Min M3 area coverage < 30%
  DENSITY M3xd < 0.3 PRINT M3_DENSITY.log
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
0 0
8200 0
8200 8190
0 8190
M4.R.1
1 1 3 Jan 13 20:32:48 2026                     
M4.R.1 { @ Min M4 area coverage < 30%
  DENSITY M4xd < 0.3 PRINT M4_DENSITY.log
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
0 0
8200 0
8200 8190
0 8190
M5.R.1
1 1 3 Jan 13 20:32:48 2026                     
M5.R.1 { @ Min M5 area coverage < 30%
  DENSITY M5xd < 0.3 PRINT M5_DENSITY.log
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
0 0
8200 0
8200 8190
0 8190
ADP.R.0A
0 0 8 Jan 13 20:32:48 2026                     
ADP.R.0A { @ chip corner dummy pad structure should be M1/M2.../M6
  DPDMY NOT M1
  DPDMY NOT M2
  DPDMY NOT M3
  DPDMY NOT M4
  DPDMY NOT M5
  DPDMY NOT M6
}  
ADP.R.0B
0 0 7 Jan 13 20:32:48 2026                     
ADP.R.0B { @ chip corner dummy pad structure should be VIA1/VIA2.../VIA6
  DPDMY NOT ENCLOSE VIA1
  DPDMY NOT ENCLOSE VIA2
  DPDMY NOT ENCLOSE VIA3
  DPDMY NOT ENCLOSE VIA4
  DPDMY NOT ENCLOSE VIA5
}
ADP.R.0C
0 0 5 Jan 13 20:32:48 2026                     
ADP.R.0C { @ Via structure in Dummy Pad
  GRP1 = (DP_V2 OR DP_V4) OR DP_VD
  GRP2 = (DP_V1 OR DP_V3) OR DP_V5
  GRP1 AND GRP2
}
ADP.S.1_VIA1
0 0 3 Jan 13 20:32:48 2026                     
ADP.S.1_VIA1 { @ Via1 spacing (the same level) < 0.58um.
  EXT DP_V1 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_VIA2
0 0 3 Jan 13 20:32:48 2026                     
ADP.S.1_VIA2 { @ Via2 spacing (the same level) < 0.58um.
  EXT DP_V2 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_VIA3
0 0 3 Jan 13 20:32:48 2026                     
ADP.S.1_VIA3 { @ Via3 spacing (the same level) < 0.58um.
  EXT DP_V3 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_VIA4
0 0 3 Jan 13 20:32:48 2026                     
ADP.S.1_VIA4 { @ Via4 spacing (the same level) < 0.58um.
  EXT DP_V4 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_VIA5
0 0 3 Jan 13 20:32:48 2026                     
ADP.S.1_VIA5 { @ Via5 spacing (the same level) < 0.58um.
  EXT DP_V5 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_VIAD
0 0 3 Jan 13 20:32:48 2026                     
ADP.S.1_VIAD { @ ViaD spacing (the same level) < 0.58um.
  EXT DP_VD < 0.58 ABUT<90 SINGULAR REGION
}
ADP.C.1_V1_V2
0 0 3 Jan 13 20:32:48 2026                     
ADP.C.1_V1_V2 { @ Vias spacing (different level) < 0.23um.
  EXT DP_V1 DP_V2 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.1_V2_V3
0 0 3 Jan 13 20:32:48 2026                     
ADP.C.1_V2_V3 { @ Vias spacing (different level) < 0.23um.
  EXT DP_V2 DP_V3 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.1_V3_V4
0 0 3 Jan 13 20:32:48 2026                     
ADP.C.1_V3_V4 { @ Vias spacing (different level) < 0.23um.
  EXT DP_V3 DP_V4 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.2_V4_V5
0 0 3 Jan 13 20:32:48 2026                     
ADP.C.2_V4_V5 { @ Via4 and Via5 spacing < 0.16um.
  EXT DP_V4 DP_V5 < 0.16 ABUT<90 SINGULAR REGION
}
ADP.C.2_V5_VD
0 0 3 Jan 13 20:32:48 2026                     
ADP.C.2_V5_VD { @ Via5 and ViaD spacing < 0.16um.
  EXT DP_V5 DP_VD < 0.16 ABUT<90 SINGULAR REGION
}
ADP.E.1_V1_M1
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.1_V1_M1 { @ Metal1 enclose Via1 in dummy pad < 3um.
  ENC DP_V1 M1 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V1_M2
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.1_V1_M2 { @ Metal2 enclose Via1 in dummy pad < 3um.
  ENC DP_V1 M2 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V2_M2
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.1_V2_M2 { @ Metal2 enclose Via2 in dummy pad < 3um.
  ENC DP_V2 M2 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V2_M3
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.1_V2_M3 { @ Metal3 enclose Via2 in dummy pad < 3um.
  ENC DP_V2 M3 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V3_M3
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.1_V3_M3 { @ Metal3 enclose Via3 in dummy pad < 3um.
  ENC DP_V3 M3 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V3_M4
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.1_V3_M4 { @ Metal4 enclose Via3 in dummy pad < 3um.
  ENC DP_V3 M4 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V4_M4
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.1_V4_M4 { @ Metal4 enclose Via4 in dummy pad < 3um.
  ENC DP_V4 M4 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V4_M5
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.1_V4_M5 { @ Metal5 enclose Via4 in dummy pad < 3um.
  ENC DP_V4 M5 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V5_M5
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.1_V5_M5 { @ Metal5 enclose Via5 in dummy pad < 3um.
  ENC DP_V5 M5 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_V5_M6
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.1_V5_M6 { @ Metal6 enclose Via5 in dummy pad < 3um.
  ENC DP_V5 M6 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_VD_M6
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.1_VD_M6 { @ Meta6l enclose ViaD in dummy pad < 3um.
  ENC DP_VD M6 < 3 ABUT<90 SINGULAR REGION
}
ADP.E.1_VD_MD
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.1_VD_MD { @ MD enclose ViaD in dummy pad < 3um.
  ENC DP_VD MD < 3 ABUT<90 SINGULAR REGION
}
ADP.S.2g
0 0 3 Jan 13 20:32:48 2026                     
ADP.S.2g { @ dummy pad spacing < 2um.
  EXT DPDMY < 2 ABUT<90 SINGULAR REGION
}
ADP.W.3g
0 0 4 Jan 13 20:32:48 2026                     
ADP.W.3g { @ dummy pad width > 80um
  DPADG = INT DPDMY <= 80 REGION OPPOSITE ABUT>0<90
  DPDMY NOT DPADG
}
ADP.W.4g
0 0 3 Jan 13 20:32:48 2026                     
ADP.W.4g { @ dummy pad width < 40um
  INT DPDMY < 40  ABUT>0<90 SINGULAR REGION
}
ADP.R.0D
0 0 5 Jan 13 20:32:48 2026                     
ADP.R.0D { @ Via structure in Power Line
  GRP1 = (PL_V2 OR PL_V4) OR PL_VD
  GRP2 = (PL_V1 OR PL_V3) OR PL_V5
  GRP1 AND GRP2
}
ADP.S.1_PL_V1
0 0 3 Jan 13 20:32:48 2026                     
ADP.S.1_PL_V1 { @ Via1 spacing (the same level) < 0.58um.
  EXT PL_V1 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_PL_V2
0 0 3 Jan 13 20:32:48 2026                     
ADP.S.1_PL_V2 { @ Via2 spacing (the same level) < 0.58um.
  EXT PL_V2 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_PL_V3
0 0 3 Jan 13 20:32:48 2026                     
ADP.S.1_PL_V3 { @ Via3 spacing (the same level) < 0.58um.
  EXT PL_V3 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_PL_V4
0 0 3 Jan 13 20:32:48 2026                     
ADP.S.1_PL_V4 { @ Via4 spacing (the same level) < 0.58um.
  EXT PL_V4 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_PL_V5
0 0 3 Jan 13 20:32:48 2026                     
ADP.S.1_PL_V5 { @ Via5 spacing (the same level) < 0.58um.
  EXT PL_V5 < 0.58 ABUT<90 SINGULAR REGION
}
ADP.S.1_PL_VD
0 0 3 Jan 13 20:32:48 2026                     
ADP.S.1_PL_VD { @ ViaD spacing (the same level) < 0.58um.
  EXT PL_VD < 0.58 ABUT<90 SINGULAR REGION
}
ADP.C.1_PL_V1_V2
0 0 3 Jan 13 20:32:48 2026                     
ADP.C.1_PL_V1_V2 { @ Vias spacing (different level) < 0.23um.
  EXT PL_V1 PL_V2 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.1_PL_V2_V3
0 0 3 Jan 13 20:32:48 2026                     
ADP.C.1_PL_V2_V3 { @ Vias spacing (different level) < 0.23um.
  EXT PL_V2 PL_V3 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.1_PL_V3_V4
0 0 3 Jan 13 20:32:48 2026                     
ADP.C.1_PL_V3_V4 { @ Vias spacing (different level) < 0.23um.
  EXT PL_V3 PL_V4 < 0.23 ABUT<90 SINGULAR REGION
}
ADP.C.2_PL_V4_V5
0 0 3 Jan 13 20:32:48 2026                     
ADP.C.2_PL_V4_V5 { @ Via4 and Via5 spacing < 0.16um.
  EXT PL_V4 PL_V5 < 0.16 ABUT<90 SINGULAR REGION
}
ADP.C.2_PL_V5_VD
0 0 3 Jan 13 20:32:48 2026                     
ADP.C.2_PL_V5_VD { @ Via5 and ViaD spacing < 0.16um.
  EXT PL_V5 PL_VD < 0.16 ABUT<90 SINGULAR REGION
}
ADP.E.2_V1_M1
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.2_V1_M1 { @ Metal1 enclose Via1 in chip corner power line < 0.2um.
  ENC PL_V1 M1 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V1_M2
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.2_V1_M2 { @ Metal2 enclose Via1 in chip corner power line < 0.2um.
  ENC PL_V1 M2 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V2_M2
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.2_V2_M2 { @ Metal2 enclose Via2 in chip corner power line < 0.2um.
  ENC PL_V2 M2 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V2_M3
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.2_V2_M3 { @ Metal3 enclose Via2 in chip corner power line < 0.2um.
  ENC PL_V2 M3 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V3_M3
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.2_V3_M3 { @ Metal3 enclose Via3 in chip corner power line < 0.2um.
  ENC PL_V3 M3 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V3_M4
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.2_V3_M4 { @ Metal4 enclose Via3 in chip corner power line < 0.2um.
  ENC PL_V3 M4 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V4_M4
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.2_V4_M4 { @ Metal4 enclose Via4 in chip corner power line < 0.2um.
  ENC PL_V4 M4 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V4_M5
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.2_V4_M5 { @ Metal5 enclose Via4 in chip corner power line < 0.2um.
  ENC PL_V4 M5 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V5_M5
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.2_V5_M5 { @ Metal5 enclose Via5 in chip corner power line < 0.2um.
  ENC PL_V5 M5 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_V5_M6
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.2_V5_M6 { @ Metal6 enclose Via5 in chip corner power line < 0.2um.
  ENC PL_V5 M6 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_VD_M6
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.2_VD_M6 { @ Metal6 enclose ViaD in chip corner power line < 0.2um.
  ENC PL_VD M6 < 0.2 ABUT<90 SINGULAR REGION
}
ADP.E.2_VD_MD
0 0 3 Jan 13 20:32:48 2026                     
ADP.E.2_VD_MD { @ MD enclose ViaD in chip corner power line < 0.2um.
  ENC PL_VD MD < 0.2 ABUT<90 SINGULAR REGION
}
LOGO.S.1
0 0 13 Jan 13 20:32:48 2026                    
LOGO.S.1 { @ Min. LOGO space to NW, OD, PO, or Metals (non-dummy patterns) >= 3um
  LOGO_EXT = (SIZE LOGO BY 3) NOT LOGO      
  LOGO_EXT AND NWELi
  LOGO_EXT AND ALL_OD 
  LOGO_EXT AND ALL_PO
  LOGO_EXT AND (M1i OR M1DMY)
  LOGO_EXT AND (M2i OR M2DMY)
  LOGO_EXT AND (M3i OR M3DMY)
  LOGO_EXT AND (M4i OR M4DMY)
  LOGO_EXT AND (M5i OR M5DMY)
  LOGO_EXT AND (M6i OR M6DMY)
  LOGO_EXT AND (MDi OR MDDMY)
}
LOGO.S.2
0 0 6 Jan 13 20:32:48 2026                     
LOGO.S.2 { @ Min. LOGO space to NBL, HVNW, or HV >= 3 um
  LOGO_EXT = SIZE LOGO BY 3 
  LOGO_EXT AND NBLi
  LOGO_EXT AND HVNWi
  LOGO_EXT AND HVDMYi
}
LOGO.O.1
0 0 17 Jan 13 20:32:48 2026                    
LOGO.O.1 { @ LOGO overlap of CB, CBD, FW, PM, UBM, DOD, DPO, or DMx is not allowed.    
  LOGO AND CBi
  LOGO AND CBDi
  LOGO AND PPIi
  LOGO AND FWi
  LOGO AND PLMIDEi
  LOGO AND UBMi
  LOGO AND DOD
  LOGO AND DPO
  LOGO AND M1DMY
  LOGO AND M2DMY
  LOGO AND M3DMY
  LOGO AND M4DMY
  LOGO AND M5DMY
  LOGO AND M6DMY
  LOGO AND MDDMY
}
LOGO.R.1
0 0 13 Jan 13 20:32:48 2026                    
LOGO.R.1 { @ A circuit in LOGO is not allowed.
  LOGO AND ALL_GATE
  LOGO AND PORES
  LOGO AND ODRES
  LOGO AND RNWEL
  LOGO AND HVBJT_DMY
  LOGO AND HVRES_DMY
  LOGO AND HVDIO_DMY
  LOGO AND BJTDUMMY
  LOGO AND DIODUMMY
  LOGO AND VARDMY
  LOGO AND CTM5i
}
AMS.1.M1
0 0 4 Jan 13 20:32:48 2026                     
AMS.1.M1 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M1EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M1EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
AMS.DN.M1
0 0 4 Jan 13 20:32:48 2026                     
AMS.DN.M1 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM1X M1HoleD < 0.015
	[ AREA(M1HoleD) / AREA(LM1X) ] RDB M1Hole.density2 LM1X M1HoleD 
}
AMS.1.M2
0 0 4 Jan 13 20:32:48 2026                     
AMS.1.M2 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M2EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M2EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
AMS.DN.M2
0 0 4 Jan 13 20:32:48 2026                     
AMS.DN.M2 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM2X M2HoleD < 0.015
	[ AREA(M2HoleD) / AREA(LM2X) ] RDB M2Hole.density2 LM2X M2HoleD 
}
AMS.1.M3
0 0 4 Jan 13 20:32:48 2026                     
AMS.1.M3 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M3EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M3EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
AMS.DN.M3
0 0 4 Jan 13 20:32:48 2026                     
AMS.DN.M3 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM3X M3HoleD < 0.015
	[ AREA(M3HoleD) / AREA(LM3X) ] RDB M3Hole.density2 LM3X M3HoleD 
}
AMS.1.M4
0 0 4 Jan 13 20:32:48 2026                     
AMS.1.M4 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M4EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M4EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
AMS.DN.M4
0 0 4 Jan 13 20:32:48 2026                     
AMS.DN.M4 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM4X M4HoleD < 0.015
	[ AREA(M4HoleD) / AREA(LM4X) ] RDB M4Hole.density2 LM4X M4HoleD 
}
AMS.1.M5
0 0 4 Jan 13 20:32:48 2026                     
AMS.1.M5 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M5EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M5EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
AMS.DN.M5
0 0 4 Jan 13 20:32:48 2026                     
AMS.DN.M5 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM5X M5HoleD < 0.015
	[ AREA(M5HoleD) / AREA(LM5X) ] RDB M5Hole.density2 LM5X M5HoleD 
}
AMS.1.M6
0 0 4 Jan 13 20:32:48 2026                     
AMS.1.M6 { @ Wide Metal (>35um) must have slot.
  A = (SIZE ( SIZE M6EXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5 ) AND M6EXD
  ENCLOSE RECTANGLE A 35.005 35.005
}
AMS.DN.M6
0 0 4 Jan 13 20:32:48 2026                     
AMS.DN.M6 { @ Min. Hole density for metal lines that need to apply slot  1.5%
    NET AREA RATIO LM6X M6HoleD < 0.015
	[ AREA(M6HoleD) / AREA(LM6X) ] RDB M6Hole.density2 LM6X M6HoleD 
}
AMS.1.MD
0 0 4 Jan 13 20:32:48 2026                     
AMS.1.MD { @ Wide Metal (>35um) must have slot
  A = (SIZE ( SIZE MDEXD BY 1.0 UNDEROVER ) BY 17.5 UNDEROVER TRUNCATE 17.5) AND MDEXD
  ENCLOSE RECTANGLE A 35.005 35.005    
}
AMS.DN.MD
0 0 4 Jan 13 20:32:48 2026                     
AMS.DN.MD { @ Min. Hole density for metal lines that need to apply slot  1.5%
  NET AREA RATIO LMDX MDHoleD < 0.015
    [ AREA(MDHoleD) / AREA(LMDX) ] RDB MDHole.density2 LMDX MDHoleD 
}
ESD.1g
0 0 11 Jan 13 20:32:48 2026                    
ESD.1g { @ Use thin oxide transistor for thin oxide power clamp and thin oxide I/O buffers; 
		 @ Use thick oxide transistor for the thick oxide Power Clamp and thick oxide I/O buffers.
		 @ DRC only flag ((MOS INTERACT OD2) INTERACT SDI) connected to (MOS NOT INTERACT OD2).
		 @ DRC will exclude D/S/G connected to PWSTRAP.
  NET AREA RATIO NSDk_HVMOS_SDI NSDk_LVMOS PSDk_LVMOS LV_GATEk PTAPk > 0 
	[!!AREA(NSDk_HVMOS_SDI)*!AREA(PTAPk)*(!!AREA(NSDk_LVMOS)+!!AREA(PSDk_LVMOS)+!!AREA(LV_GATEk))] 
	RDB ESD.1g.hv_n.rep NSDk_HVMOS_SDI NSDk_LVMOS PSDk_LVMOS LV_GATEk
  NET AREA RATIO PSDk_HVMOS_SDI NSDk_LVMOS PSDk_LVMOS LV_GATEk PTAPk > 0
	[!!AREA(PSDk_HVMOS_SDI)*!AREA(PTAPk)*(!!AREA(NSDk_LVMOS)+!!AREA(PSDk_LVMOS)+!!AREA(LV_GATEk))]
    RDB ESD.1g.hv_p.rep PSDk_HVMOS_SDI NSDk_LVMOS PSDk_LVMOS LV_GATEk
}
ESD.7g
0 0 5 Jan 13 20:32:48 2026                     
ESD.7g { @ For same type OD of the I/O buffer and Power Clamp should be surrounded by a guard-ring. 
		 @ All other type ODs should be placed outside this guard-ring.
  EPMOS NOT INSIDE NTAP_guard_ring_hole 
  ENMOS NOT INSIDE PTAP_guard_ring_hole 
}
ESD.9g
0 0 8 Jan 13 20:32:48 2026                     
ESD.9g { @ The OD area of the edge side of I/O buffer and Power Clamp should be Source or Bulk rather than Drain 
		 @ to avoid an unwanted parasitic bipolar effect or an abnormal discharge path in ESD zapping.
		 @ DRC only flag (((OD INTERACT SDI) NOT PO) INTERACT one Gate) does not connect to STRAP.
  EDGE_NSD = NSDu INTERACT EGTE == 1
  NET AREA RATIO EDGE_NSD PTAPu > 0 [!!AREA(EDGE_NSD)*!AREA(PTAPu)]
  EDGE_PSD = PSDu INTERACT EGTE == 1
  NET AREA RATIO EDGE_PSD NTAPu > 0 [!!AREA(EDGE_PSD)*!AREA(NTAPu)]
}
ESD.10g
0 0 21 Jan 13 20:32:48 2026                    
ESD.10g { @ Except the ESD device, either of the following two condition must be followed.
		  @ 1. The space of two same type ODs >= 2.4 um. 
		  @ 2. Two same type ODs should be separated by different type OD.    
          @ The same type ODs are N+OD and N+OD in the same PW, or P+OD and P+OD in the same NW, which connect to two different Pad.
  PACT_CHECK = (PACT INTERACT PSDk_CB) NOT EPMOS 
  PACT_CHECK_CB = STAMP (PACT_CHECK INTERACT PSDk_CB == 1 BY NET) BY PSDk_CB
  P1 = EXT PACT_CHECK_CB < ESD_10g ABUT < 90 SINGULAR REGION NOT CONNECTED
  PACT_CHECK_NW = STAMP (PACT_CHECK INTERACT P1) BY NWELc
  P2 = EXT PACT_CHECK_NW < ESD_10g ABUT < 90 SINGULAR REGION CONNECTED
  ESD_P3 = P1 AND P2
  (ESD_P3 NOT NTAPi) INTERACT PACT_CHECK_CB > 1 BY NET
  PACT_CHECK INTERACT PSDk_CB > 1 BY NET
  NACT_CHECK = (NACT INTERACT NSDk_CB) NOT ENMOS 
  NACT_CHECK_CB = STAMP (NACT_CHECK INTERACT NSDk_CB == 1 BY NET) BY NSDk_CB
  N1 = EXT NACT_CHECK_CB < ESD_10g ABUT < 90 SINGULAR REGION NOT CONNECTED
  NACT_CHECK_PW = STAMP (NACT_CHECK INTERACT N1) BY PWELc
  N2 = EXT NACT_CHECK_PW < ESD_10g ABUT < 90 SINGULAR REGION CONNECTED
  ESD_N3 = N1 AND N2
  (ESD_N3 NOT PTAPi) INTERACT NACT_CHECK_CB > 1 BY NET  
  NACT_CHECK INTERACT NSDk_CB > 1 BY NET
}
ESD.3g
0 0 8 Jan 13 20:32:48 2026                     
ESD.3g { @ Total finger width for 5.0V, 3.3V, 2.5V, 1.8V and 1.5V N/PMOS I/O buffer in same connection of drain >= 360
A =	NET AREA RATIO ESD_PMOS_GATE_W_EXPc >= ESD_3g
		[AREA(ESD_PMOS_GATE_W_EXPc)/GRID]
EPMOS NOT INTERACT A
B =	NET AREA RATIO ESD_NMOS_GATE_W_EXPc >= ESD_3g
		[AREA(ESD_NMOS_GATE_W_EXPc)/GRID]
(ENMOS NOT INTERACT PCL_ENMOS) NOT INTERACT B
}
ESD.5g
0 0 6 Jan 13 20:32:48 2026                     
ESD.5g { @ Total finger width of 1.8V/1.5V NMOS based fully silicided type active Power Clamp in same connection
		 @ of drain. 1.8V/1.5V NMOS BigFET Lg only needs to follow process rules >= 720.
  NET AREA RATIO ESD_PCL_GATE_W_EXPc < ESD_5g
    [AREA(ESD_PCL_GATE_W_EXPc)/GRID]
    RDB ESD.5g.rep ESD_PCL_GATE_W_EXPc
}
ESD.6g
0 0 4 Jan 13 20:32:48 2026                     
ESD.6g { @ Unit finger width of NMOS and PMOS for I/O buffer and power clamp device 15um <= width <= 60um.
  PATH LENGTH EGTE_W >0  < 15
  PATH LENGTH EGTE_W >60 < 999
}
ESD.8g
0 0 34 Jan 13 20:32:48 2026                    
ESD.8g { @ It is strictly prohitibied to butting or inserted substrat/well pickups for ESD N/PMOS.
  EAct = (EPACT OR ENACT) NOT DIO3TDMY
  DTap = NTAP OR PTAP
  EActUp3 = SIZE EAct BY 3 OUTSIDE OF DTap STEP 0.22*0.7
  D1 = DTap INTERACT EActUp3
  D1R1 = SHRINK D1 RIGHT BY 0.001
  D1R2 = D1 NOT D1R1 
  D1R3 = D1 COIN EDGE D1R2
  D1R4 = LENGTH D1R3 > 0.001
  D1R5 = EXT [D1R4] EAct < 3 ABUT < 90 OPPOSITE  
  D1L  = D1 WITH EDGE D1R5 
  D1L1 = SHRINK D1L LEFT BY 0.001
  D1L2 = D1L NOT D1L1 
  D1L3 = D1L COIN EDGE D1L2
  D1L4 = LENGTH D1L3 > 0.001
  D1L5 = EXT [D1L4] EAct < 3 ABUT < 90 OPPOSITE  
  D1X  = D1L WITH EDGE D1L5 
  D1T1 = SHRINK D1 TOP BY 0.001
  D1T2 = D1 NOT D1T1 
  D1T3 = D1 COIN EDGE D1T2
  D1T4 = LENGTH D1T3 > 0.001
  D1T5 = EXT [D1T4] EAct < 3 ABUT < 90 OPPOSITE  
  D1B  = D1 WITH EDGE D1T5 
  D1B1 = SHRINK D1B BOTTOM BY 0.001
  D1B2 = D1B NOT D1B1 
  D1B3 = D1B COIN EDGE D1B2
  D1B4 = LENGTH D1B3 > 0.001
  D1B5 = EXT [D1B4] EAct < 3 ABUT < 90 OPPOSITE  
  D1Y  = D1B WITH EDGE D1B5
  DTap2Check=D1X OR D1Y
  DTapHole = HOLES DTap2Check INNER
  DTapSuspect = DTap2Check NOT TOUCH DTapHole
  ENCLOSE RECTANGLE DTapSuspect 0.22 20
}
ESD.18g_1.8V
0 0 3 Jan 13 20:32:48 2026                     
ESD.18g_1.8V { @ Minimum 1.8V IO ESD NMOS/PMOS gate length >=0.25um
  INT LEGT < 0.25 ABUT < 90 SINGULAR REGION
}
ESD.18g_5V_NESD
0 0 3 Jan 13 20:32:48 2026                     
ESD.18g_5V_NESD { @ Minimum 5.0V IO ESD NMOS(without ESD implant)/PMOS gate length >= 0.6um
  INT HEGN2 < 0.6 ABUT<90 SINGULAR REGION
}
ESD.18g_5V_P
0 0 3 Jan 13 20:32:48 2026                     
ESD.18g_5V_P { @ Minimum 5.0V IO ESD NMOS(without ESD implant)/PMOS gate length >= 0.6um
  INT HEGP < 0.6 ABUT<90 SINGULAR REGION
}
ESD.18g_5V_WESD
0 0 3 Jan 13 20:32:48 2026                     
ESD.18g_5V_WESD { @ Minimum 5.0V IO ESD NMOS (with ESD implant) gate length >=0.9um
  INT HEGN1 < 0.9 ABUT<90 SINGULAR REGION
}
ESD.19g
0 0 5 Jan 13 20:32:48 2026                     
ESD.19g { @ NMOS and PMOS of I/O buffer should have a nonsalicide area on drain side, that is, RPO mask should
          @ block drain side of device (except contact region should keep silicided).
   ( EGTE INSIDE EPMOS ) NOT INTERACT ( EPSD INTERACT RPO )
   ( EGTE INSIDE ( ENMOS INTERACT RPO)) NOT INTERACT ( ENSD INTERACT RPO )
}
ESD.21g
0 0 12 Jan 13 20:32:48 2026                    
ESD.21g { @ For regular I/O designed by 5V, 3.3V, 2.5V, 1.8V and 1.5V NMOS (see N3 in Fig.6a)
    	  @ Minimum and maximum overlap from RPO on the drain side to the active poly gate 0.05um or 0.06um
  X = ESD2_REG_GATE NOT RPO
  ESD2_REG NOT INTERACT X
  ESD2_REG_GATE OUTSIDE RPO
  INT ESD2_REG_GATE RPO < 0.05 ABUT < 90 OPPOSITE REGION 
  ESD2_REG_GATE_RPO = ESD2_REG_GATE CUT RPO
  ESD2_REG_GATE_RPO_CH = ESD2_REG_GATE_RPO AND RPO
  A = SIZE ESD2_REG_GATE_RPO_CH BY 0.025 UNDEROVER
  INT A < 0.06 ABUT < 90 OPPOSITE REGION
  SIZE A BY 0.03 UNDEROVER
}
ESD.24g
0 0 7 Jan 13 20:32:48 2026                     
ESD.24g { @ The minimum width of RPO on drain side (X) for 5V,3.3V, 2.5V, 1.8V and 1.5V NMOS and PMOS.
    	  @ exclude 1.8V and 1.5V NMOS when used as power clamp device>=1.95um 
  X = ((ENSD_WCO OR EPSD_WCO ) AND ESD2DMY) AND RPO
  Y = EGTE COIN OUTSIDE EDGE X
  Z = RPO COIN INSIDE EDGE X 
  ENC Y Z < 1.95 ABUT < 90 REGION 
}
ESD.25g
0 0 6 Jan 13 20:32:48 2026                     
ESD.25g { @ The minimum clearance from poly edge to CO edge on source side for NMOS and PMOS (Except ESD.26g)>=0.5um
  X = ECOS AND ((ENMOS OR EPMOS ) INTERACT RPO)     
  EXT X EGTE_W < 0.5 ABUT < 90 OPPOSITE REGION
  Y = ECO AND ESD1_NCS
  EXT Y EGTE_W < 0.5 ABUT < 90 OPPOSITE REGION
}
ESD.26g
0 0 4 Jan 13 20:32:48 2026                     
ESD.26g { @ The minimum clearance of poly edge to CO edge on D/S side for 1.8V power clamp device>=0.25um
  X = ECO AND ( ENMOS NOT INTERACT RPO)
  EXT X EGTE_W < 0.25 ABUT < 90 OPPOSITE REGION    
}
ESD.27g
0 0 7 Jan 13 20:32:48 2026                     
ESD.27g { @ For RPO DRC purpose,we need a dummy layers in ESD protection device.layers should cover all ESD protection devices.
          @ ESD2DMY is for the cascade NMOS in high voltage tolerant I/O designed by 3.3V/2.5V NMOS (see Fig.5b), regular IO designed by
	  @ 5V/3.3V/2.5V/1.8V/1.5V NMOS and PMOS (see Fig.6b), power clmap designed by 5V/3.3V/2.5V NMOS.
   X = EGTE CUT RPO
   ( EGTE INSIDE ( ENMOS ENCLOSE X )) NOT ESD2DMY
   ( EGTE INSIDE ( EPMOS ENCLOSE X )) NOT ESD2DMY
}
ESD.30g
0 0 4 Jan 13 20:32:48 2026                     
ESD.30g { @ For regular 1.8V I/O in NMOS region : Minumum clearance from RPO to poly spacing >=0.45um.
  EXT RPO1 EGTE1_W < 0.45 ABUT < 90 OPPOSITE REGION
  EGTE1 AND RPO1
}
ESD.32g
0 0 4 Jan 13 20:32:48 2026                     
ESD.32g { @The minimum width of RPO on drain side (X) for 1.8V NMOS and 5V/3.3V/1.8V/1.5V PMOS.>=1.5um
  Y = RPO1 INSIDE EDGE OD
  INT Y < 1.5 ABUT < 90 REGION
}
ESD.34g
0 0 4 Jan 13 20:32:48 2026                     
ESD.34g { @ 5V, 3.3V and 2.5V NMOS devices when used as power clamp devices, the RPO can fully cover the 
    	  @ uncontacted poly gate, source/drain (except contact region should keep silicided). 
  ( ENMOS INTERACT ESD1DMY ) NOT ERPOA        
}
ESD.35g
0 0 8 Jan 13 20:32:48 2026                     
ESD.35g{ @ Minimum width of RPO on drain side (X) for 5V, 3.3V and 2.5V NMOS devices when used as power clamp 
    	 @ devices. Ncs Drain is defined as (((OD INTERACT GATE) NOT PO) AND ESD1DMY) 
	 @ which not connect to PW Pickup.>=1.95um
  X = NCS_D AND RPO 
  Y = EGTE COIN OUTSIDE EDGE NCS_D
  Z = RPO COIN INSIDE EDGE X 
  ENC Y Z < 1.95 ABUT < 90 REGION 
}
ESD.37g
0 0 8 Jan 13 20:32:48 2026                     
ESD.37g { @  For RPO DRC purpose, we need a dummy layers for 5V, 3.3Vand 2.5V NMOS devices when used as power 
    	  @  clamp devices. The layers should cover all ESD protection devices.   
   X = EGTE NOT INSIDE RPO
   Y = ENMOS NOT ENCLOSE X
   Y NOT INTERACT ESD1DMY
   ESD1DMY AND GATE_PP
   ( EGTE INSIDE (ENMOS ENCLOSE ESD1_GATE)) NOT ESD1DMY // ESD1DMY should cover all EGTE in new design rule.
}
ESD.WARN.1
0 0 6 Jan 13 20:32:48 2026                     
ESD.WARN.1 { @ CO can't inserted between gate and RPO for 1.8V NMOS and all PMOS I/O pattern.
  RED  = (EPSD OR ENSD) INTERACT RPO1
  XRPO = RED NOT RPO1
  XRPG = XRPO TOUCH EGTE1
  XRPG INTERACT ECO
}
ESD.WARN.2
0 0 3 Jan 13 20:32:48 2026                     
ESD.WARN.2 { @ ESD3DMY is not allowed in 5V process.
  COPY ESD3DMY
}
ESD.W.1
0 0 3 Jan 13 20:32:48 2026                     
ESD.W.1{ @ Minimum esd width < 0.6
  INT ESD < 0.6 SINGULAR ABUT < 90 REGION
}
ESD.S.1
0 0 3 Jan 13 20:32:48 2026                     
ESD.S.1{ @ Minimum esd space < 0.6
  EXT ESD < 0.6 ABUT < 90 REGION
}
ESD.S.2
0 0 7 Jan 13 20:32:48 2026                     
ESD.S.2{ @ Minimum space between ESD and NP or PP < 0.3
  EXT ESD PP < 0.3 ABUT >0<90 SINGULAR REGION
  EXT ESD NP < 0.3 ABUT <90 SINGULAR REGION
  X = EXT ESD [PP] < 0.001 ABUT == 0
  Y = EXPAND EDGE X OUTSIDE BY 0.001
  Y NOT INTERACT NPOD
}
ESD.C.1
0 0 3 Jan 13 20:32:48 2026                     
ESD.C.1{ @ Minimum clearance from an ESD to an NP OD < 0.6
  EXT ESD NPOD < 0.6 SINGULAR ABUT < 90 REGION
}
ESD.C.2
0 0 4 Jan 13 20:32:48 2026                     
ESD.C.2{ @ Minimum clearance from an ESD to a N-ch PO gate < 0.45
  ENC GATE_W ESD < 0.45 ABUT REGION
  ALL_GATE CUT ESD    
}
ESD.O.1
0 0 3 Jan 13 20:32:48 2026                     
ESD.O.1{ @ Minimum overlap from an ESD edge to an OD region < 0.45
  INT ESD OD < 0.45 SINGULAR ABUT>0 <90 REGION 
}
ESD.C.4
0 0 4 Jan 13 20:32:48 2026                     
ESD.C.4 { @ Min. space from ESD to ESD OD < 0.6
  X = NPOD INTERACT ESD
  EXT ESD X < 0.6 ABUT <90 SINGULAR REGION
}
ESD.E.1
0 0 4 Jan 13 20:32:48 2026                     
ESD.E.1{ @ Minimum extension of an ESD region beyond an ESD OD < 0.25
  ENC OD ESD < 0.25 SINGULAR ABUT < 90 REGION
  ESD INSIDE OD
}
ESD.R.1
0 0 4 Jan 13 20:32:48 2026                     
ESD.R.1 { @ ESD and PP not allowed on same POLY region
  A = ESD AND POLY
  A AND PP
}
ESD.R.2
0 0 4 Jan 13 20:32:48 2026                     
ESD.R.2 { @ ESD is for 5.0V NMOS only
  ESD AND (ALL_GATE AND PP)
  ESD AND ((ALL_GATE AND NP) NOT OD2)
}
HVESD.W.2_3_PNP_12_TLM
0 0 4 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_12_TLM { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD == 120 * 0.46
	NOT RECTANGLE EMIOD_ESD_PNP_12_TLM == HVESD_W_2 BY == HVESD_W_3 ORTHOGONAL ONLY
	NOT RECTANGLE COLOD_ESD_PNP_12_TLM == HVESD_W_2 BY == HVESD_W_3 ORTHOGONAL ONLY
}
HVESD.W.2_3_PNP_16_TLM
0 0 4 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_16_TLM { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD == 120 * 0.46
	NOT RECTANGLE EMIOD_ESD_PNP_16_TLM == HVESD_W_2 BY == HVESD_W_3 ORTHOGONAL ONLY
	NOT RECTANGLE COLOD_ESD_PNP_16_TLM == HVESD_W_2 BY == HVESD_W_3 ORTHOGONAL ONLY
}
HVESD.W.2_3_PNP_20_TLM
0 0 4 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_20_TLM { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD == 120 * 0.46
	NOT RECTANGLE EMIOD_ESD_PNP_20_TLM == HVESD_W_2 BY == HVESD_W_3 ORTHOGONAL ONLY
	NOT RECTANGLE COLOD_ESD_PNP_20_TLM == HVESD_W_2 BY == HVESD_W_3 ORTHOGONAL ONLY
}
HVESD.W.2_3_PNP_24_TLM
0 0 4 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_24_TLM { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD == 120 * 0.46
	NOT RECTANGLE EMIOD_ESD_PNP_24_TLM == HVESD_W_2 BY == HVESD_W_3 ORTHOGONAL ONLY
	NOT RECTANGLE COLOD_ESD_PNP_24_TLM == HVESD_W_2 BY == HVESD_W_3 ORTHOGONAL ONLY
}
HVESD.W.2_3_PNP_29_TLM
0 0 4 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_29_TLM { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD == 120 * 0.46
	NOT RECTANGLE EMIOD_ESD_PNP_29_TLM == HVESD_W_2 BY == HVESD_W_3 ORTHOGONAL ONLY
	NOT RECTANGLE COLOD_ESD_PNP_29_TLM == HVESD_W_2 BY == HVESD_W_3 ORTHOGONAL ONLY
}
HVESD.W.2_3_PNP_36
0 0 4 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_36 { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD == 120 * 0.46
	NOT RECTANGLE EMIOD_ESD_PNP_36 == HVESD_W_2 BY == HVESD_W_3 ORTHOGONAL ONLY
	NOT RECTANGLE COLOD_ESD_PNP_36 == HVESD_W_2 BY == HVESD_W_3 ORTHOGONAL ONLY
}
HVESD.W.2_3_PNP_6
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_6  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_6  HVESD_W_2L HVESD_W_3_PNP_6  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_6  HVESD_W_2L HVESD_W_3_PNP_6  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_6  BY HVESD_W_3_PNP_6 /2 UNDEROVER
	SIZE COLOD_ESD_PNP_6  BY HVESD_W_3_PNP_6 /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_6  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_6  > HVESD_W_2H
}
HVESD.W.2_3_PNP_5
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_5  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_5  HVESD_W_2L HVESD_W_3_PNP_5  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_5  HVESD_W_2L HVESD_W_3_PNP_5  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_5  BY HVESD_W_3_PNP_5 /2 UNDEROVER
	SIZE COLOD_ESD_PNP_5  BY HVESD_W_3_PNP_5 /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_5  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_5  > HVESD_W_2H
}
HVESD.W.2_3_PNP_8
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_8  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_8  HVESD_W_2L HVESD_W_3_PNP_8  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_8  HVESD_W_2L HVESD_W_3_PNP_8  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_8  BY HVESD_W_3_PNP_8 /2 UNDEROVER
	SIZE COLOD_ESD_PNP_8  BY HVESD_W_3_PNP_8 /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_8  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_8  > HVESD_W_2H
}
HVESD.W.2_3_PNP_12_V2
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_12_V2  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_12_V2  HVESD_W_2L HVESD_W_3_PNP_12_V2  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_12_V2  HVESD_W_2L HVESD_W_3_PNP_12_V2  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_12_V2  BY HVESD_W_3_PNP_12_V2 /2 UNDEROVER
	SIZE COLOD_ESD_PNP_12_V2  BY HVESD_W_3_PNP_12_V2 /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_12_V2  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_12_V2  > HVESD_W_2H
}
HVESD.W.2_3_PNP_12_V3
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_12_V3  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_12_V3  HVESD_W_2L HVESD_W_3_PNP_12_V3  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_12_V3  HVESD_W_2L HVESD_W_3_PNP_12_V3  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_12_V3  BY HVESD_W_3_PNP_12_V3 /2 UNDEROVER
	SIZE COLOD_ESD_PNP_12_V3  BY HVESD_W_3_PNP_12_V3 /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_12_V3  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_12_V3  > HVESD_W_2H
}
HVESD.W.2_3_PNP_16_V2
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_16_V2  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_16_V2  HVESD_W_2L HVESD_W_3_PNP_16_V2  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_16_V2  HVESD_W_2L HVESD_W_3_PNP_16_V2  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_16_V2  BY HVESD_W_3_PNP_16_V2 /2 UNDEROVER
	SIZE COLOD_ESD_PNP_16_V2  BY HVESD_W_3_PNP_16_V2 /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_16_V2  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_16_V2  > HVESD_W_2H
}
HVESD.W.2_3_PNP_20_V2
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_20_V2  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_20_V2  HVESD_W_2L HVESD_W_3_PNP_20_V2  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_20_V2  HVESD_W_2L HVESD_W_3_PNP_20_V2  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_20_V2  BY HVESD_W_3_PNP_20_V2 /2 UNDEROVER
	SIZE COLOD_ESD_PNP_20_V2  BY HVESD_W_3_PNP_20_V2 /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_20_V2  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_20_V2  > HVESD_W_2H
}
HVESD.W.2_3_PNP_24_V2
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_24_V2  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_24_V2  HVESD_W_2L HVESD_W_3_PNP_24_V2  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_24_V2  HVESD_W_2L HVESD_W_3_PNP_24_V2  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_24_V2  BY HVESD_W_3_PNP_24_V2 /2 UNDEROVER
	SIZE COLOD_ESD_PNP_24_V2  BY HVESD_W_3_PNP_24_V2 /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_24_V2  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_24_V2  > HVESD_W_2H
}
HVESD.W.2_3_PNP_29_V2
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_29_V2  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_29_V2  HVESD_W_2L HVESD_W_3_PNP_29_V2  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_29_V2  HVESD_W_2L HVESD_W_3_PNP_29_V2  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_29_V2  BY HVESD_W_3_PNP_29_V2 /2 UNDEROVER
	SIZE COLOD_ESD_PNP_29_V2  BY HVESD_W_3_PNP_29_V2 /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_29_V2  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_29_V2  > HVESD_W_2H
}
HVESD.W.2_3_PNP_20_GB
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_20_GB  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_20_GB  HVESD_W_2L HVESD_W_3_PNP_20_GB  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_20_GB  HVESD_W_2L HVESD_W_3_PNP_20_GB  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_20_GB  BY HVESD_W_3_PNP_20_GB /2 UNDEROVER
	SIZE COLOD_ESD_PNP_20_GB  BY HVESD_W_3_PNP_20_GB /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_20_GB  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_20_GB  > HVESD_W_2H
}
HVESD.W.2_3_PNP_24_GB
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_24_GB  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_24_GB  HVESD_W_2L HVESD_W_3_PNP_24_GB  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_24_GB  HVESD_W_2L HVESD_W_3_PNP_24_GB  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_24_GB  BY HVESD_W_3_PNP_24_GB /2 UNDEROVER
	SIZE COLOD_ESD_PNP_24_GB  BY HVESD_W_3_PNP_24_GB /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_24_GB  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_24_GB  > HVESD_W_2H
}
HVESD.W.2_3_PNP_36_GB
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_36_GB  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_36_GB  HVESD_W_2L HVESD_W_3_PNP_36_GB  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_36_GB  HVESD_W_2L HVESD_W_3_PNP_36_GB  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_36_GB  BY HVESD_W_3_PNP_36_GB /2 UNDEROVER
	SIZE COLOD_ESD_PNP_36_GB  BY HVESD_W_3_PNP_36_GB /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_36_GB  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_36_GB  > HVESD_W_2H
}
HVESD.W.2_3_PNP_45_GB
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_45_GB  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_45_GB  HVESD_W_2L HVESD_W_3_PNP_45_GB  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_45_GB  HVESD_W_2L HVESD_W_3_PNP_45_GB  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_45_GB  BY HVESD_W_3_PNP_45_GB /2 UNDEROVER
	SIZE COLOD_ESD_PNP_45_GB  BY HVESD_W_3_PNP_45_GB /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_45_GB  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_45_GB  > HVESD_W_2H
}
HVESD.W.2_3_PNP_55_GB
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_55_GB  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_55_GB  HVESD_W_2L HVESD_W_3_PNP_55_GB  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_55_GB  HVESD_W_2L HVESD_W_3_PNP_55_GB  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_55_GB  BY HVESD_W_3_PNP_55_GB /2 UNDEROVER
	SIZE COLOD_ESD_PNP_55_GB  BY HVESD_W_3_PNP_55_GB /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_55_GB  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_55_GB  > HVESD_W_2H
}
HVESD.W.2_3_PNP_65_GB
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.2_3_PNP_65_GB  { @ min and max length/width of OD of Collector and Emitter of 6V - 29V HVESD >= 80 <= 180
        NOT ENCLOSE RECTANGLE EMIOD_ESD_PNP_65_GB  HVESD_W_2L HVESD_W_3_PNP_65_GB  ORTHOGONAL ONLY
        NOT ENCLOSE RECTANGLE COLOD_ESD_PNP_65_GB  HVESD_W_2L HVESD_W_3_PNP_65_GB  ORTHOGONAL ONLY
	SIZE EMIOD_ESD_PNP_65_GB  BY HVESD_W_3_PNP_65_GB /2 UNDEROVER
	SIZE COLOD_ESD_PNP_65_GB  BY HVESD_W_3_PNP_65_GB /2 UNDEROVER
	LENGTH EMIOD_ESD_PNP_65_GB  > HVESD_W_2H
	LENGTH COLOD_ESD_PNP_65_GB  > HVESD_W_2H
}
HVESD.S.1_PNP_6
0 0 5 Jan 13 20:32:48 2026                     
HVESD.S.1_PNP_6 { @ min and max space between Emitter OD and Collector OD == 0.3
 EXT COL_EMI_ESD_PNP_6 < HVESD_S_1_PNP_6 ABUT < 90 SINGULAR REGION
 ERR = BASOD_ESD_PNP_6_H INTERACT COL_EMI_ESD_merge_PNP_6 > 1
 COL_EMI_ESD_merge_PNP_6 INTERACT ERR
}
HVESD.S.1_PNP_5
0 0 5 Jan 13 20:32:48 2026                     
HVESD.S.1_PNP_5 { @ min and max space between Emitter OD and Collector OD == 0.3
 EXT COL_EMI_ESD_PNP_5 < HVESD_S_1_PNP_5 ABUT < 90 SINGULAR REGION
 ERR = BASOD_ESD_PNP_5_H INTERACT COL_EMI_ESD_merge_PNP_5 > 1
 COL_EMI_ESD_merge_PNP_5 INTERACT ERR
}
HVESD.C.1_PNP_8
0 0 7 Jan 13 20:32:48 2026                     
HVESD.C.1_PNP_8 { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to Collector P+ OD == 0.1
 A = NOT LENGTH EMIOD_ESD_PNP_8 == HVESD_W_3_PNP_8
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_8
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_1_PNP_8
 D NOT TOUCH COLOD_ESD_PNP_8
}
HVESD.C.1_PNP_12_TLM
0 0 7 Jan 13 20:32:48 2026                     
HVESD.C.1_PNP_12_TLM { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to Collector P+ OD == 0.4
 A = NOT LENGTH EMIOD_ESD_PNP_12_TLM == HVESD_W_3_PNP_12_TLM
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_12_TLM
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_1_PNP_12_TLM
 D NOT TOUCH COLOD_ESD_PNP_12_TLM
}
HVESD.C.1_PNP_12_V2
0 0 7 Jan 13 20:32:48 2026                     
HVESD.C.1_PNP_12_V2 { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to Collector P+ OD == 0.6
 A = NOT LENGTH EMIOD_ESD_PNP_12_V2 == HVESD_W_3_PNP_12_V2
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_12_V2
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_1_PNP_12_V2
 D NOT TOUCH COLOD_ESD_PNP_12_V2
}
HVESD.C.1_PNP_12_V3
0 0 7 Jan 13 20:32:48 2026                     
HVESD.C.1_PNP_12_V3 { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to Collector P+ OD == 0.6
 A = NOT LENGTH EMIOD_ESD_PNP_12_V3 == HVESD_W_3_PNP_12_V3
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_12_V3
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_1_PNP_12_V3
 D NOT TOUCH COLOD_ESD_PNP_12_V3
}
HVESD.C.1_PNP_16_TLM
0 0 7 Jan 13 20:32:48 2026                     
HVESD.C.1_PNP_16_TLM { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to Collector P+ OD == 0.6
 A = NOT LENGTH EMIOD_ESD_PNP_16_TLM == HVESD_W_3_PNP_16_TLM
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_16_TLM
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_1_PNP_16_TLM
 D NOT TOUCH COLOD_ESD_PNP_16_TLM
}
HVESD.C.1_PNP_36
0 0 9 Jan 13 20:32:48 2026                     
HVESD.C.1_PNP_36 { @ Min and Max clearance from {SH_N INTERACT Emitter P+OD} to Collector P+ OD == 0.4
 A1 = EMIOD_ESD_PNP_36 NOT INTERACT NBL
 A = NOT LENGTH A1 == HVESD_W_3_PNP_36
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_2_PNP_36
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_1_PNP_36
 D1 = COLOD_ESD_PNP_36 NOT INTERACT NBL
 D NOT TOUCH D1
}
HVESD.C.2_PNP_16_V2
0 0 8 Jan 13 20:32:48 2026                     
HVESD.C.2_PNP_16_V2 { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to {HVPB INTERACT Collector P+ OD} == 0.3
 A = NOT LENGTH EMIOD_ESD_PNP_16_V2 == HVESD_W_3_PNP_16_V2
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_16_V2
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_2_PNP_16_V2
 E = HVPB INTERACT COLOD_ESD_PNP_16_V2
 D NOT TOUCH E
}
HVESD.C.2_PNP_20_TLM
0 0 8 Jan 13 20:32:48 2026                     
HVESD.C.2_PNP_20_TLM { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to {HVPB INTERACT Collector P+ OD} == 0.4
 A = NOT LENGTH EMIOD_ESD_PNP_20_TLM == HVESD_W_3_PNP_20_TLM
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_20_TLM
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_2_PNP_20_TLM
 E = HVPB INTERACT COLOD_ESD_PNP_20_TLM
 D NOT TOUCH E
}
HVESD.C.2_PNP_20_V2
0 0 8 Jan 13 20:32:48 2026                     
HVESD.C.2_PNP_20_V2 { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to {HVPB INTERACT Collector P+ OD} == 0.5
 A = NOT LENGTH EMIOD_ESD_PNP_20_V2 == HVESD_W_3_PNP_20_V2
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_20_V2
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_2_PNP_20_V2
 E = HVPB INTERACT COLOD_ESD_PNP_20_V2
 D NOT TOUCH E
}
HVESD.C.2_PNP_24_TLM
0 0 8 Jan 13 20:32:48 2026                     
HVESD.C.2_PNP_24_TLM { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to {HVPB INTERACT Collector P+ OD} == 0.5
 A = NOT LENGTH EMIOD_ESD_PNP_24_TLM == HVESD_W_3_PNP_24_TLM
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_24_TLM
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_2_PNP_24_TLM
 E = HVPB INTERACT COLOD_ESD_PNP_24_TLM
 D NOT TOUCH E
}
HVESD.C.2_PNP_24_V2
0 0 8 Jan 13 20:32:48 2026                     
HVESD.C.2_PNP_24_V2 { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to {HVPB INTERACT Collector P+ OD} == 0.5
 A = NOT LENGTH EMIOD_ESD_PNP_24_V2 == HVESD_W_3_PNP_24_V2
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_24_V2
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_2_PNP_24_V2
 E = HVPB INTERACT COLOD_ESD_PNP_24_V2
 D NOT TOUCH E
}
HVESD.C.2_PNP_29_TLM
0 0 8 Jan 13 20:32:48 2026                     
HVESD.C.2_PNP_29_TLM { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to {HVPB INTERACT Collector P+ OD} == 0.7
 A = NOT LENGTH EMIOD_ESD_PNP_29_TLM == HVESD_W_3_PNP_29_TLM
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_29_TLM
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_2_PNP_29_TLM
 E = HVPB INTERACT COLOD_ESD_PNP_29_TLM
 D NOT TOUCH E
}
HVESD.C.2_PNP_29_V2
0 0 8 Jan 13 20:32:48 2026                     
HVESD.C.2_PNP_29_V2 { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to {HVPB INTERACT Collector P+ OD} == 0.7
 A = NOT LENGTH EMIOD_ESD_PNP_29_V2 == HVESD_W_3_PNP_29_V2
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_29_V2
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_2_PNP_29_V2
 E = HVPB INTERACT COLOD_ESD_PNP_29_V2
 D NOT TOUCH E
}
HVESD.C.2_PNP_20_GB
0 0 8 Jan 13 20:32:48 2026                     
HVESD.C.2_PNP_20_GB { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to {HVPB INTERACT Collector P+ OD} == 0.5
 A = NOT LENGTH EMIOD_ESD_PNP_20_GB == HVESD_W_3_PNP_20_GB
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_20_GB
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_2_PNP_20_GB
 E = HVPB INTERACT COLOD_ESD_PNP_20_GB
 D NOT TOUCH E
}
HVESD.C.2_PNP_24_GB
0 0 8 Jan 13 20:32:48 2026                     
HVESD.C.2_PNP_24_GB { @ Min and max clearance from {SH_N INTERACT Emitter P+OD} to {HVPB INTERACT Collector P+ OD} == 0.5
 A = NOT LENGTH EMIOD_ESD_PNP_24_GB == HVESD_W_3_PNP_24_GB
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_24_GB
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_2_PNP_24_GB
 E = HVPB INTERACT COLOD_ESD_PNP_24_GB
 D NOT TOUCH E
}
HVESD.C.2_PNP_36
0 0 9 Jan 13 20:32:48 2026                     
HVESD.C.2_PNP_36 { @ Min and Max clearance from {SH_N INTERACT Emitter P+OD} to {HVPB INTERACT Collector P+ OD} == 0.5
 A1 = EMIOD_ESD_PNP_36 INTERACT NBL
 A = NOT LENGTH A1 == HVESD_W_3_PNP_36
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_1_PNP_36
 C = HVSHN TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_2_PNP_36
 D1 = HVPB INTERACT COLOD_ESD_PNP_36 
 D NOT TOUCH D1
}
HVESD.C.3_PNP_36_GB
0 0 8 Jan 13 20:32:48 2026                     
HVESD.C.3_PNP_36_GB { @ Min and max clearance from {HVNW INTERACT Emitter P+OD} to {SH_P INTERACT Collector P+ OD} == 0.85
 A = NOT LENGTH EMIOD_ESD_PNP_36_GB == HVESD_W_3_PNP_36_GB
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_36_GB +HVESD_E_12_PNP_36_GB
 C = HVNW TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_3_PNP_36_GB
 E = HVSHP INTERACT COLOD_ESD_PNP_36_GB
 D NOT TOUCH E
}
HVESD.C.3_PNP_45_GB
0 0 8 Jan 13 20:32:48 2026                     
HVESD.C.3_PNP_45_GB { @ Min and max clearance from {HVNW INTERACT Emitter P+OD} to {SH_P INTERACT Collector P+ OD} == 1.1
 A = NOT LENGTH EMIOD_ESD_PNP_45_GB == HVESD_W_3_PNP_45_GB
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_45_GB +HVESD_E_12_PNP_45_GB
 C = HVNW TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_3_PNP_45_GB
 E = HVSHP INTERACT COLOD_ESD_PNP_45_GB
 D NOT TOUCH E
}
HVESD.C.3_PNP_55_GB
0 0 8 Jan 13 20:32:48 2026                     
HVESD.C.3_PNP_55_GB { @ Min and max clearance from {HVNW INTERACT Emitter P+OD} to {SH_P INTERACT Collector P+ OD} == 1.45
 A = NOT LENGTH EMIOD_ESD_PNP_55_GB == HVESD_W_3_PNP_55_GB
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_55_GB +HVESD_E_12_PNP_55_GB
 C = HVNW TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_3_PNP_55_GB
 E = HVSHP INTERACT COLOD_ESD_PNP_55_GB
 D NOT TOUCH E
}
HVESD.C.3_PNP_65_GB
0 0 8 Jan 13 20:32:48 2026                     
HVESD.C.3_PNP_65_GB { @ Min and max clearance from {HVNW INTERACT Emitter P+OD} to {SH_P INTERACT Collector P+ OD} == 1.95
 A = NOT LENGTH EMIOD_ESD_PNP_65_GB == HVESD_W_3_PNP_65_GB
 B = EXPAND EDGE A OUTSIDE BY HVESD_E_6_PNP_65_GB +HVESD_E_12_PNP_65_GB
 C = HVNW TOUCH EDGE B
 D = EXPAND EDGE C OUTSIDE BY HVESD_C_3_PNP_65_GB
 E = HVSHP INTERACT COLOD_ESD_PNP_65_GB
 D NOT TOUCH E
}
HVESD.R.1_PNP_12_TLM
0 0 5 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_12_TLM { @ min and max finger num of Collector OD == 13
	HVESD_BH INTERACT EMIOD_ESD_PNP_12_TLM != HVESD_R_1-1
	HVESD_BH INTERACT COLOD_ESD_PNP_12_TLM != HVESD_R_1
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_16_TLM
0 0 5 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_16_TLM { @ min and max finger num of Collector OD == 13
	HVESD_BH INTERACT EMIOD_ESD_PNP_16_TLM != HVESD_R_1-1
	HVESD_BH INTERACT COLOD_ESD_PNP_16_TLM != HVESD_R_1
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_20_TLM
0 0 5 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_20_TLM { @ min and max finger num of Collector OD == 13
	HVESD_BH INTERACT EMIOD_ESD_PNP_20_TLM != HVESD_R_1-1
	HVESD_BH INTERACT COLOD_ESD_PNP_20_TLM != HVESD_R_1
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_24_TLM
0 0 5 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_24_TLM { @ min and max finger num of Collector OD == 13
	HVESD_BH INTERACT EMIOD_ESD_PNP_24_TLM != HVESD_R_1-1
	HVESD_BH INTERACT COLOD_ESD_PNP_24_TLM != HVESD_R_1
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_29_TLM
0 0 5 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_29_TLM { @ min and max finger num of Collector OD == 13
	HVESD_BH INTERACT EMIOD_ESD_PNP_29_TLM != HVESD_R_1-1
	HVESD_BH INTERACT COLOD_ESD_PNP_29_TLM != HVESD_R_1
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_36
0 0 5 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_36 { @ min and max finger num of Collector OD == 13
	HVESD_BH INTERACT EMIOD_ESD_PNP_36 != HVESD_R_1-1
	HVESD_BH INTERACT COLOD_ESD_PNP_36 != HVESD_R_1
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_6
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_6 { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_6 > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_6 < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_6 > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_6 < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_5
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_5 { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_5 > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_5 < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_5 > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_5 < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_8
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_8 { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_8 > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_8 < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_8 > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_8 < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_12_V2
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_12_V2 { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_12_V2 > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_12_V2 < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_12_V2 > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_12_V2 < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_16_V2
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_16_V2 { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_16_V2 > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_16_V2 < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_16_V2 > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_16_V2 < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_20_V2
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_20_V2 { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_20_V2 > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_20_V2 < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_20_V2 > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_20_V2 < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_24_V2
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_24_V2 { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_24_V2 > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_24_V2 < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_24_V2 > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_24_V2 < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_29_V2
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_29_V2 { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_29_V2 > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_29_V2 < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_29_V2 > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_29_V2 < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_20_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_20_GB { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_20_GB > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_20_GB < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_20_GB > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_20_GB < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_24_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_24_GB { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_24_GB > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_24_GB < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_24_GB > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_24_GB < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_36_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_36_GB { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_36_GB > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_36_GB < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_36_GB > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_36_GB < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_45_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_45_GB { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_45_GB > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_45_GB < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_45_GB > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_45_GB < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_55_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_55_GB { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_55_GB > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_55_GB < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_55_GB > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_55_GB < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_65_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_65_GB { @ min and max finger num of Collector OD >= 9 <= 19
	HVESD_BH INTERACT EMIOD_ESD_PNP_65_GB > HVESD_R_1H-1
	HVESD_BH INTERACT EMIOD_ESD_PNP_65_GB < HVESD_R_1L-1
	HVESD_BH INTERACT COLOD_ESD_PNP_65_GB > HVESD_R_1H
	HVESD_BH INTERACT COLOD_ESD_PNP_65_GB < HVESD_R_1L
	HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1
}
HVESD.R.1_PNP_12_V3
0 0 7 Jan 13 20:32:48 2026                     
HVESD.R.1_PNP_12_V3 { @ min and max finger num of Collector OD >= 9 <= 37
    HVESD_BH INTERACT EMIOD_ESD_PNP_12_V3 > HVESD_R_1H_PNP_12_V3-1
    HVESD_BH INTERACT EMIOD_ESD_PNP_12_V3 < HVESD_R_1L_PNP_12_V3-1
    HVESD_BH INTERACT COLOD_ESD_PNP_12_V3 > HVESD_R_1H_PNP_12_V3
    HVESD_BH INTERACT COLOD_ESD_PNP_12_V3 < HVESD_R_1L_PNP_12_V3
    HVESD_BH INTERACT HVESD_EC_OUT BY NET > 1 
}   
HVESD.S.2_PNP_6
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_6 { @ min and max space between Collector OD and Base OD along P+ OD direction == 2
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_6
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_6
	D NOT TOUCH BASOD_ESD_PNP_6
}
HVESD.S.2_PNP_5
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_5 { @ min and max space between Collector OD and Base OD along P+ OD direction == 2
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_5
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_5
	D NOT TOUCH BASOD_ESD_PNP_5
}
HVESD.S.2_PNP_8
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_8 { @ min and max space between Collector OD and Base OD along P+ OD direction == 2
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_8
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_8
	D NOT TOUCH BASOD_ESD_PNP_8
}
HVESD.S.2_PNP_12_TLM
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_12_TLM { @ min and max space between Collector OD and Base OD along P+ OD direction == 2
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_12_TLM
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_12_TLM
	D NOT TOUCH BASOD_ESD_PNP_12_TLM
}
HVESD.S.2_PNP_12_V2
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_12_V2 { @ min and max space between Collector OD and Base OD along P+ OD direction == 2
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_12_V2
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_12_V2
	D NOT TOUCH BASOD_ESD_PNP_12_V2
}
HVESD.S.2_PNP_12_V3
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_12_V3 { @ min and max space between Collector OD and Base OD along P+ OD direction == 2
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_12_V3
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_12_V3
	D NOT TOUCH BASOD_ESD_PNP_12_V3
}
HVESD.S.2_PNP_16_TLM
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_16_TLM { @ min and max space between Collector OD and Base OD along P+ OD direction == 2
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_16_TLM
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_16_TLM
	D NOT TOUCH BASOD_ESD_PNP_16_TLM
}
HVESD.S.2_PNP_16_V2
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_16_V2 { @ min and max space between Collector OD and Base OD along P+ OD direction == 3.5
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_16_V2
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_16_V2
	D NOT TOUCH BASOD_ESD_PNP_16_V2
}
HVESD.S.2_PNP_20_TLM
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_20_TLM { @ min and max space between Collector OD and Base OD along P+ OD direction == 3.5
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_20_TLM
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_20_TLM
	D NOT TOUCH BASOD_ESD_PNP_20_TLM
}
HVESD.S.2_PNP_20_V2
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_20_V2 { @ min and max space between Collector OD and Base OD along P+ OD direction == 3.5
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_20_V2
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_20_V2
	D NOT TOUCH BASOD_ESD_PNP_20_V2
}
HVESD.S.2_PNP_24_TLM
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_24_TLM { @ min and max space between Collector OD and Base OD along P+ OD direction == 3.5
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_24_TLM
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_24_TLM
	D NOT TOUCH BASOD_ESD_PNP_24_TLM
}
HVESD.S.2_PNP_24_V2
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_24_V2 { @ min and max space between Collector OD and Base OD along P+ OD direction == 3.5
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_24_V2
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_24_V2
	D NOT TOUCH BASOD_ESD_PNP_24_V2
}
HVESD.S.2_PNP_29_TLM
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_29_TLM { @ min and max space between Collector OD and Base OD along P+ OD direction == 3.5
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_29_TLM
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_29_TLM
	D NOT TOUCH BASOD_ESD_PNP_29_TLM
}
HVESD.S.2_PNP_29_V2
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_29_V2 { @ min and max space between Collector OD and Base OD along P+ OD direction == 3.5
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_29_V2
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_29_V2
	D NOT TOUCH BASOD_ESD_PNP_29_V2
}
HVESD.S.2_PNP_36
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_36 { @ min and max space between Collector OD and Base OD along P+ OD direction == 3.5
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_36
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_36
	D NOT TOUCH BASOD_ESD_PNP_36
}
HVESD.S.2_PNP_20_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_20_GB { @ min and max space between Collector OD and Base OD along P+ OD direction == 3.5
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_20_GB
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_20_GB
	D NOT TOUCH BASOD_ESD_PNP_20_GB
}
HVESD.S.2_PNP_24_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_24_GB { @ min and max space between Collector OD and Base OD along P+ OD direction == 3.5
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_24_GB
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_24_GB
	D NOT TOUCH BASOD_ESD_PNP_24_GB
}
HVESD.S.2_PNP_36_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_36_GB { @ min and max space between Collector OD and Base OD along P+ OD direction == 7
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_36_GB
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_36_GB
	D NOT TOUCH BASOD_ESD_PNP_36_GB
}
HVESD.S.2_PNP_45_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_45_GB { @ min and max space between Collector OD and Base OD along P+ OD direction == 7
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_45_GB
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_45_GB
	D NOT TOUCH BASOD_ESD_PNP_45_GB
}
HVESD.S.2_PNP_55_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_55_GB { @ min and max space between Collector OD and Base OD along P+ OD direction == 7
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_55_GB
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_55_GB
	D NOT TOUCH BASOD_ESD_PNP_55_GB
}
HVESD.S.2_PNP_65_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.S.2_PNP_65_GB { @ min and max space between Collector OD and Base OD along P+ OD direction == 7
	A = HVESD_EC_OUT INTERACT COLOD_ESD_PNP_65_GB
	B = INT [A] < HVESD_W_3H + GRID OPPOSITE
	C = B NOT TOUCH EDGE HVESD_EC_gap
	D = EXPAND EDGE C OUTSIDE BY HVESD_S_2_PNP_65_GB
	D NOT TOUCH BASOD_ESD_PNP_65_GB
}
HVESD.S.3
0 0 6 Jan 13 20:32:48 2026                     
HVESD.S.3 { @ min and max space between Collector OD and Base OD along terminal direction of 5V - 29V HVESD == 4
	A = INT [HVESD_EC_L] < HVESD_W_3 + GRID OPPOSITE
	B = HVESD_EC_L NOT TOUCH EDGE A
	C = EXPAND EDGE B OUTSIDE BY HVESD_S_3
	C NOT TOUCH HVESD_BOD
}
HVESD.S.3_PNP_36_GB
0 0 6 Jan 13 20:32:48 2026                     
HVESD.S.3_PNP_36_GB { @ min and max space between Collector OD and Base OD along terminal direction of 36V - 65V HVESD == 7
	A = INT [HVESD_EC_H] < HVESD_W_3H + GRID OPPOSITE
	B = COL_EMI_ESD_PNP_36_GB NOT TOUCH EDGE A
	C = EXPAND EDGE B OUTSIDE BY HVESD_S_3_PNP_36_GB
	C NOT TOUCH HVESD_BOD
}
HVESD.S.3_PNP_45_GB
0 0 6 Jan 13 20:32:48 2026                     
HVESD.S.3_PNP_45_GB { @ min and max space between Collector OD and Base OD along terminal direction of 36V - 65V HVESD == 7
	A = INT [HVESD_EC_H] < HVESD_W_3H + GRID OPPOSITE
	B = COL_EMI_ESD_PNP_45_GB NOT TOUCH EDGE A
	C = EXPAND EDGE B OUTSIDE BY HVESD_S_3_PNP_45_GB
	C NOT TOUCH HVESD_BOD
}
HVESD.S.3_PNP_55_GB
0 0 6 Jan 13 20:32:48 2026                     
HVESD.S.3_PNP_55_GB { @ min and max space between Collector OD and Base OD along terminal direction of 36V - 65V HVESD == 7
	A = INT [HVESD_EC_H] < HVESD_W_3H + GRID OPPOSITE
	B = COL_EMI_ESD_PNP_55_GB NOT TOUCH EDGE A
	C = EXPAND EDGE B OUTSIDE BY HVESD_S_3_PNP_55_GB
	C NOT TOUCH HVESD_BOD
}
HVESD.S.3_PNP_65_GB
0 0 6 Jan 13 20:32:48 2026                     
HVESD.S.3_PNP_65_GB { @ min and max space between Collector OD and Base OD along terminal direction of 36V - 65V HVESD == 7
	A = INT [HVESD_EC_H] < HVESD_W_3H + GRID OPPOSITE
	B = COL_EMI_ESD_PNP_65_GB NOT TOUCH EDGE A
	C = EXPAND EDGE B OUTSIDE BY HVESD_S_3_PNP_65_GB
	C NOT TOUCH HVESD_BOD
}
HVESD.E.1
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.1 { @ min extension of P+ OD end-of-line beyond CO >= 4
	A = INT [HVESD_EC] < HVESD_W_3H + GRID OPPOSITE
	B = HVESD_EC NOT TOUCH EDGE A
	C = EXPAND EDGE B INSIDE BY	HVESD_E_1
	C AND CO
}
HVESD.W.4
0 0 3 Jan 13 20:32:48 2026                     
HVESD.W.4 { @ min width of Base N+ OD ring >= 0.96
	INT HVESD_BOD < HVESD_W_4 ABUT < 90 SINGULAR REGION
}
HVESD.W.5
0 0 5 Jan 13 20:32:48 2026                     
HVESD.W.5 { @ min width of P+ iso ring in ESD device cell >=0.96
	A = SIZE HVESD_ISO_H BY HVESD_W_5
	B = ((DONUT PPOD) TOUCH HVESD_ISO_H) OR HVESD_ISO_H
	A NOT B
}
HVESD.W.5_PHVNW_GA
0 0 3 Jan 13 20:32:48 2026                     
HVESD.W.5_PHVNW_GA { @ Min width of P+ iso ring in ESD deivce cell >= 0.5
    INT PPOD_ISO_R_DIO_PHVNW_GA < HVESD_W_5_PHVNW_GA ABUT < 90 SINGULAR REGION
}
HVESD.E.2
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.2 { @ min and max extension of P+ iso ring beyond HVNW of 6V - 29V HVESD== 2.5
	A = HVNW INTERACT (HVESD_BOD_L NOT INTERACT BASOD_ESD_PNP_36)
	B1 = HVESD_ISO_H_L NOT INTERACT BASOD_ESD_PNP_36
	B = SIZE B1 BY -HVESD_E_2
	B XOR A 
}
HVESD.E.2_ESD_PNP_36
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.2_ESD_PNP_36 { @ Min and Max extension of P+ iso ring beyond HVNW of 36V HVESD== 2
	A = HVNW INTERACT BASOD_ESD_PNP_36
	B1 = HVESD_ISO_H_L INTERACT BASOD_ESD_PNP_36
	B = SIZE B1 BY -HVESD_E_2_ESD_PNP_36
	B XOR A
}
HVESD.E.2_PNP_36_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.2_PNP_36_GB { @ min and max extension of P+ iso ring beyond HVNW of 36V - 65V HVESD == 2.5
	A = HVNW INTERACT BASOD_ESD_PNP_36_GB
	B = SIZE HVESD_ISO_H_PNP_36_GB BY -HVESD_E_2_PNP_36_GB
	B XOR (A OR (HOLES INNER A)) 
}
HVESD.E.2_PNP_45_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.2_PNP_45_GB { @ min and max extension of P+ iso ring beyond HVNW of 36V - 65V HVESD == 3
	A = HVNW INTERACT BASOD_ESD_PNP_45_GB
	B = SIZE HVESD_ISO_H_PNP_45_GB BY -HVESD_E_2_PNP_45_GB
	B XOR (A OR (HOLES INNER A)) 
}
HVESD.E.2_PNP_55_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.2_PNP_55_GB { @ min and max extension of P+ iso ring beyond HVNW of 36V - 65V HVESD == 3.5
	A = HVNW INTERACT BASOD_ESD_PNP_55_GB
	B = SIZE HVESD_ISO_H_PNP_55_GB BY -HVESD_E_2_PNP_55_GB
	B XOR (A OR (HOLES INNER A)) 
}
HVESD.E.2_PNP_65_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.2_PNP_65_GB { @ min and max extension of P+ iso ring beyond HVNW of 36V - 65V HVESD == 3.5
	A = HVNW INTERACT BASOD_ESD_PNP_65_GB
	B = SIZE HVESD_ISO_H_PNP_65_GB BY -HVESD_E_2_PNP_65_GB
	B XOR (A OR (HOLES INNER A)) 
}
HVESD.E.3
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.3 { @ min and max extension of HVNW beyond Base OD == 2.5
	A = HVNW INTERACT HVESD_BOD_L
	B = SIZE A BY -HVESD_E_3
	C = HVESD_BOD_L OR HVESD_BH_L
	B XOR C
}
HVESD.E.4A
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.4A { @ min and max extension of Psub beyond HVNW for 29V ESD device == 1
	A = PSUB INTERACT (EMIOD_ESD_PNP_29_TLM OR EMIOD_ESD_PNP_29_V2)
	B = SIZE A BY -HVESD_E_4A
	C = HVNW INTERACT (EMIOD_ESD_PNP_29_TLM OR EMIOD_ESD_PNP_29_V2)
	B XOR C
}
HVESD.E.4B
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.4B { @ min and max extension of Psub beyond HVNW for non 29V ESD device == 0.5
	A = PSUB INTERACT (HVESD_EOD_L NOT ((EMIOD_ESD_PNP_29_TLM OR EMIOD_ESD_PNP_29_V2) OR EMIOD_ESD_PNP_36))
	B = SIZE A BY -HVESD_E_4B
	C = HVNW INTERACT (HVESD_EOD_L NOT ((EMIOD_ESD_PNP_29_TLM OR EMIOD_ESD_PNP_29_V2) OR EMIOD_ESD_PNP_36))
	B XOR C
}
HVESD.E.4C
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.4C { @ min and max extension of Psub beyond HVNW for 36V ESD device == 1.5
	A = PSUB INTERACT EMIOD_ESD_PNP_36
	B = SIZE A BY -HVESD_E_4C
	C = HVNW INTERACT EMIOD_ESD_PNP_36 
	B XOR C
}
HVESD.E.5A
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.5A { @ min and max extension of HVPB beyond Collector OD == 0.6
	A_pre = COLOD_ESD_PNP_24_V2 OR COLOD_ESD_PNP_24_GB
	A = SIZE A_pre BY HVESD_E_5A
	B = HVPB INTERACT A_pre
	A XOR B
}
HVESD.E.5C
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.5C { @ min and max extension of HVPB beyond Collector OD == 0.8
	A = SIZE COLOD_ESD_PNP_29_V2 BY HVESD_E_5C
	B = HVPB INTERACT COLOD_ESD_PNP_29_V2
	A XOR B
}
HVESD.E.5B
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.5B { @ min and max extension of HVPB beyond Collector OD == 0.5
	A_pre = (((COLOD_ESD_PNP_20_TLM OR COLOD_ESD_PNP_20_V2) OR COLOD_ESD_PNP_16_V2) OR COLOD_ESD_PNP_20_GB) OR (COLOD_ESD_PNP_36 INTERACT NBL)
	A = SIZE A_pre BY HVESD_E_5B
	B = HVPB INTERACT A_pre
	A XOR B
}
HVESD.E.5_PNP_29_TLM
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.5_PNP_29_TLM { @ min and max extension of HVPB beyond Collector OD == 0.7
	A_pre = COPY COLOD_ESD_PNP_29_TLM 
	A = SIZE A_pre BY HVESD_E_5_PNP_29_TLM
	B = HVPB INTERACT A_pre
	A XOR B
}
HVESD.E.5_PNP_24_TLM
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.5_PNP_24_TLM { @ min and max extension of HVPB beyond Collector OD == 0.6
	A_pre = COPY COLOD_ESD_PNP_24_TLM
	A = SIZE A_pre BY HVESD_E_5_PNP_24_TLM
	B = HVPB INTERACT A_pre
	A XOR B
}
HVESD.E.6_PNP_8
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_8  { @ min and max extension of SH_N beyond Emitter OD == 0.3 
	A = HVSHN INTERACT EMIOD_ESD_PNP_8 
	B = SIZE A BY -HVESD_E_6_PNP_8 
	B XOR EMIOD_ESD_PNP_8 
}
HVESD.E.6_PNP_12_TLM
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_12_TLM  { @ min and max extension of SH_N beyond Emitter OD == 0.4 
	A = HVSHN INTERACT EMIOD_ESD_PNP_12_TLM 
	B = SIZE A BY -HVESD_E_6_PNP_12_TLM 
	B XOR EMIOD_ESD_PNP_12_TLM 
}
HVESD.E.6_PNP_12_V2
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_12_V2  { @ min and max extension of SH_N beyond Emitter OD == 0.6 
	A = HVSHN INTERACT EMIOD_ESD_PNP_12_V2 
	B = SIZE A BY -HVESD_E_6_PNP_12_V2 
	B XOR EMIOD_ESD_PNP_12_V2 
}
HVESD.E.6_PNP_12_V3
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_12_V3  { @ min and max extension of SH_N beyond Emitter OD == 0.6 
	A = HVSHN INTERACT EMIOD_ESD_PNP_12_V3 
	B = SIZE A BY -HVESD_E_6_PNP_12_V3 
	B XOR EMIOD_ESD_PNP_12_V3 
}
HVESD.E.6_PNP_16_TLM
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_16_TLM  { @ min and max extension of SH_N beyond Emitter OD == 0.6 
	A = HVSHN INTERACT EMIOD_ESD_PNP_16_TLM 
	B = SIZE A BY -HVESD_E_6_PNP_16_TLM 
	B XOR EMIOD_ESD_PNP_16_TLM 
}
HVESD.E.6_PNP_16_V2
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_16_V2  { @ min and max extension of SH_N beyond Emitter OD == 0.8 
	A = HVSHN INTERACT EMIOD_ESD_PNP_16_V2 
	B = SIZE A BY -HVESD_E_6_PNP_16_V2 
	B XOR EMIOD_ESD_PNP_16_V2 
}
HVESD.E.6_PNP_20_TLM
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_20_TLM  { @ min and max extension of SH_N beyond Emitter OD == 0.8 
	A = HVSHN INTERACT EMIOD_ESD_PNP_20_TLM 
	B = SIZE A BY -HVESD_E_6_PNP_20_TLM 
	B XOR EMIOD_ESD_PNP_20_TLM 
}
HVESD.E.6_PNP_20_V2
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_20_V2  { @ min and max extension of SH_N beyond Emitter OD == 0.8 
	A = HVSHN INTERACT EMIOD_ESD_PNP_20_V2 
	B = SIZE A BY -HVESD_E_6_PNP_20_V2 
	B XOR EMIOD_ESD_PNP_20_V2 
}
HVESD.E.6_PNP_24_TLM
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_24_TLM  { @ min and max extension of SH_N beyond Emitter OD == 0.8 
	A = HVSHN INTERACT EMIOD_ESD_PNP_24_TLM 
	B = SIZE A BY -HVESD_E_6_PNP_24_TLM 
	B XOR EMIOD_ESD_PNP_24_TLM 
}
HVESD.E.6_PNP_24_V2
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_24_V2  { @ min and max extension of SH_N beyond Emitter OD == 1 
	A = HVSHN INTERACT EMIOD_ESD_PNP_24_V2 
	B = SIZE A BY -HVESD_E_6_PNP_24_V2 
	B XOR EMIOD_ESD_PNP_24_V2 
}
HVESD.E.6_PNP_29_TLM
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_29_TLM  { @ min and max extension of SH_N beyond Emitter OD == 1 
	A = HVSHN INTERACT EMIOD_ESD_PNP_29_TLM 
	B = SIZE A BY -HVESD_E_6_PNP_29_TLM 
	B XOR EMIOD_ESD_PNP_29_TLM 
}
HVESD.E.6_PNP_29_V2
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_29_V2  { @ min and max extension of SH_N beyond Emitter OD == 1 
	A = HVSHN INTERACT EMIOD_ESD_PNP_29_V2 
	B = SIZE A BY -HVESD_E_6_PNP_29_V2 
	B XOR EMIOD_ESD_PNP_29_V2 
}
HVESD.E.6_PNP_20_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_20_GB  { @ min and max extension of SH_N beyond Emitter OD == 0.8 
	A = HVSHN INTERACT EMIOD_ESD_PNP_20_GB 
	B = SIZE A BY -HVESD_E_6_PNP_20_GB 
	B XOR EMIOD_ESD_PNP_20_GB 
}
HVESD.E.6_PNP_24_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_24_GB  { @ min and max extension of SH_N beyond Emitter OD == 1 
	A = HVSHN INTERACT EMIOD_ESD_PNP_24_GB 
	B = SIZE A BY -HVESD_E_6_PNP_24_GB 
	B XOR EMIOD_ESD_PNP_24_GB 
}
HVESD.E.6_PNP_36_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_36_GB  { @ min and max extension of SH_N beyond Emitter OD == 0.7 
	A = HVSHN INTERACT EMIOD_ESD_PNP_36_GB 
	B = SIZE A BY -HVESD_E_6_PNP_36_GB 
	B XOR EMIOD_ESD_PNP_36_GB 
}
HVESD.E.6_PNP_45_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_45_GB  { @ min and max extension of SH_N beyond Emitter OD == 0.7 
	A = HVSHN INTERACT EMIOD_ESD_PNP_45_GB 
	B = SIZE A BY -HVESD_E_6_PNP_45_GB 
	B XOR EMIOD_ESD_PNP_45_GB 
}
HVESD.E.6_PNP_55_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_55_GB  { @ min and max extension of SH_N beyond Emitter OD == 0.8 
	A = HVSHN INTERACT EMIOD_ESD_PNP_55_GB 
	B = SIZE A BY -HVESD_E_6_PNP_55_GB 
	B XOR EMIOD_ESD_PNP_55_GB 
}
HVESD.E.6_PNP_65_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.6_PNP_65_GB  { @ min and max extension of SH_N beyond Emitter OD == 1.2 
	A = HVSHN INTERACT EMIOD_ESD_PNP_65_GB 
	B = SIZE A BY -HVESD_E_6_PNP_65_GB 
	B XOR EMIOD_ESD_PNP_65_GB 
}
HVESD.E.6.1
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.6.1 { @ Min and max extension of SH_N beyond Emitter OD == 0.8
    A1 = EMIOD_ESD_PNP_36 INTERACT NBL
    A = HVSHN INTERACT A1
	B = SIZE A BY -HVESD_E_6_1_PNP_36
	B XOR A1
}
HVESD.E.6.2
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.6.2 { @ Min and max extension of SH_N beyond Emitter OD == 0.5
    A1 = EMIOD_ESD_PNP_36 NOT INTERACT NBL
    A = HVSHN INTERACT A1
	B = SIZE A BY -HVESD_E_6_2_PNP_36
	B XOR A1
}
HVESD.E.7_PNP_6
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.7_PNP_6 { @ min and max extension of SH_N beyond Emitter OD and Collector OD for PNP_6 == 0.5
	A = HVESD_EC_merge INTERACT EMIOD_ESD_PNP_6
	B = SIZE A BY HVESD_E_7_PNP_6
	C = HVSHN INTERACT EMIOD_ESD_PNP_6
	B XOR C
}
HVESD.E.7_PNP_5
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.7_PNP_5 { @ min and max extension of SH_N beyond Emitter OD and Collector OD for PNP_5 == 0.5
	A = HVESD_EC_merge INTERACT EMIOD_ESD_PNP_5
	B = SIZE A BY HVESD_E_7_PNP_5
	C = HVSHN INTERACT EMIOD_ESD_PNP_5
	B XOR C
}
HVESD.E.8
0 0 4 Jan 13 20:32:48 2026                     
HVESD.E.8 { @ min and max extension of EMRDMY beyond Emitter OD for 5/6V device ==0
	A = OD INTERACT EMRDMY
	A XOR EMRDMY
}
HVESD.E.12_13_PNP_36_GB
0 0 12 Jan 13 20:32:48 2026                    
HVESD.E.12_13_PNP_36_GB { @ min and max extension of HVNW beyond SH_N for PNP_36_GB == 0.85 
						  @ min extension of HVNW beyond Emitter P+ OD along P+OD direction >= 10.46
	ENC EMIOD_ESD_PNP_36_GB HVNW < (HVESD_E_12_PNP_36_GB + HVESD_E_6_PNP_36_GB) ABUT < 90 SINGULAR REGION
	A = INT [EMIOD_ESD_PNP_36_GB] < HVESD_W_3H + GRID OPPOSITE
	B = EXPAND EDGE A OUTSIDE BY (HVESD_E_12_PNP_36_GB + HVESD_E_6_PNP_36_GB)
	C = EMIOD_ESD_PNP_36_GB NOT TOUCH EDGE A
	D = EXPAND EDGE C OUTSIDE BY HVESD_E_13_PNP_36_GB 
	E = (EMIOD_ESD_PNP_36_GB OR B) OR D
	E NOT HVNW
	F = EXPAND EDGE A OUTSIDE BY (HVESD_E_12_PNP_36_GB + HVESD_E_6_PNP_36_GB) EXTEND BY -GRID
	F NOT TOUCH HVPW
}
HVESD.E.12_13_PNP_45_GB
0 0 12 Jan 13 20:32:48 2026                    
HVESD.E.12_13_PNP_45_GB { @ min and max extension of HVNW beyond SH_N for PNP_45_GB == 1 
						  @ min extension of HVNW beyond Emitter P+ OD along P+OD direction >= 10.96
	ENC EMIOD_ESD_PNP_45_GB HVNW < (HVESD_E_12_PNP_45_GB + HVESD_E_6_PNP_45_GB) ABUT < 90 SINGULAR REGION
	A = INT [EMIOD_ESD_PNP_45_GB] < HVESD_W_3H + GRID OPPOSITE
	B = EXPAND EDGE A OUTSIDE BY (HVESD_E_12_PNP_45_GB + HVESD_E_6_PNP_45_GB)
	C = EMIOD_ESD_PNP_45_GB NOT TOUCH EDGE A
	D = EXPAND EDGE C OUTSIDE BY HVESD_E_13_PNP_45_GB 
	E = (EMIOD_ESD_PNP_45_GB OR B) OR D
	E NOT HVNW
	F = EXPAND EDGE A OUTSIDE BY (HVESD_E_12_PNP_45_GB + HVESD_E_6_PNP_45_GB) EXTEND BY -GRID
	F NOT TOUCH HVPW
}
HVESD.E.12_13_PNP_55_GB
0 0 12 Jan 13 20:32:48 2026                    
HVESD.E.12_13_PNP_55_GB { @ min and max extension of HVNW beyond SH_N for PNP_55_GB == 1.15 
						  @ min extension of HVNW beyond Emitter P+ OD along P+OD direction >= 11.46
	ENC EMIOD_ESD_PNP_55_GB HVNW < (HVESD_E_12_PNP_55_GB + HVESD_E_6_PNP_55_GB) ABUT < 90 SINGULAR REGION
	A = INT [EMIOD_ESD_PNP_55_GB] < HVESD_W_3H + GRID OPPOSITE
	B = EXPAND EDGE A OUTSIDE BY (HVESD_E_12_PNP_55_GB + HVESD_E_6_PNP_55_GB)
	C = EMIOD_ESD_PNP_55_GB NOT TOUCH EDGE A
	D = EXPAND EDGE C OUTSIDE BY HVESD_E_13_PNP_55_GB 
	E = (EMIOD_ESD_PNP_55_GB OR B) OR D
	E NOT HVNW
	F = EXPAND EDGE A OUTSIDE BY (HVESD_E_12_PNP_55_GB + HVESD_E_6_PNP_55_GB) EXTEND BY -GRID
	F NOT TOUCH HVPW
}
HVESD.E.12_13_PNP_65_GB
0 0 12 Jan 13 20:32:48 2026                    
HVESD.E.12_13_PNP_65_GB { @ min and max extension of HVNW beyond SH_N for PNP_65_GB == 1.65 
						  @ min extension of HVNW beyond Emitter P+ OD along P+OD direction >= 11.46
	ENC EMIOD_ESD_PNP_65_GB HVNW < (HVESD_E_12_PNP_65_GB + HVESD_E_6_PNP_65_GB) ABUT < 90 SINGULAR REGION
	A = INT [EMIOD_ESD_PNP_65_GB] < HVESD_W_3H + GRID OPPOSITE
	B = EXPAND EDGE A OUTSIDE BY (HVESD_E_12_PNP_65_GB + HVESD_E_6_PNP_65_GB)
	C = EMIOD_ESD_PNP_65_GB NOT TOUCH EDGE A
	D = EXPAND EDGE C OUTSIDE BY HVESD_E_13_PNP_65_GB 
	E = (EMIOD_ESD_PNP_65_GB OR B) OR D
	E NOT HVNW
	F = EXPAND EDGE A OUTSIDE BY (HVESD_E_12_PNP_65_GB + HVESD_E_6_PNP_65_GB) EXTEND BY -GRID
	F NOT TOUCH HVPW
}
HVESD.E.14_PNP_36_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.14_PNP_36_GB { @ min and max extension of SH_P beyond Collector OD == 0.7
	A = HVSHP INTERACT COLOD_ESD_PNP_36_GB
	B = SIZE A BY -HVESD_E_14_PNP_36_GB
	B XOR COLOD_ESD_PNP_36_GB
}
HVESD.E.14_PNP_45_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.14_PNP_45_GB { @ min and max extension of SH_P beyond Collector OD == 0.9
	A = HVSHP INTERACT COLOD_ESD_PNP_45_GB
	B = SIZE A BY -HVESD_E_14_PNP_45_GB
	B XOR COLOD_ESD_PNP_45_GB
}
HVESD.E.14_PNP_55_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.14_PNP_55_GB { @ min and max extension of SH_P beyond Collector OD == 1
	A = HVSHP INTERACT COLOD_ESD_PNP_55_GB
	B = SIZE A BY -HVESD_E_14_PNP_55_GB
	B XOR COLOD_ESD_PNP_55_GB
}
HVESD.E.14_PNP_65_GB
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.14_PNP_65_GB { @ min and max extension of SH_P beyond Collector OD == 1.2
	A = HVSHP INTERACT COLOD_ESD_PNP_65_GB
	B = SIZE A BY -HVESD_E_14_PNP_65_GB
	B XOR COLOD_ESD_PNP_65_GB
}
HVESD.E.15_PNP_36_GB
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.15_PNP_36_GB { @ min and max extension of HVNW beyond inward Base N+ OD ring == 3.5
	A = (HVNW AND BASOD_ESD_PNP_36_GB_H) COIN EDGE HVNW
	B = A NOT TOUCH EDGE (A INSIDE EDGE COL_EMI_ESD_merge_PNP_36_GB)
	C = EXPAND EDGE B INSIDE BY HVESD_E_15_PNP_36_GB
	C NOT TOUCH BASOD_ESD_PNP_36_GB
}
HVESD.E.15_PNP_45_GB
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.15_PNP_45_GB { @ min and max extension of HVNW beyond inward Base N+ OD ring == 3.5
	A = (HVNW AND BASOD_ESD_PNP_45_GB_H) COIN EDGE HVNW
	B = A NOT TOUCH EDGE (A INSIDE EDGE COL_EMI_ESD_merge_PNP_45_GB)
	C = EXPAND EDGE B INSIDE BY HVESD_E_15_PNP_45_GB
	C NOT TOUCH BASOD_ESD_PNP_45_GB
}
HVESD.E.15_PNP_55_GB
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.15_PNP_55_GB { @ min and max extension of HVNW beyond inward Base N+ OD ring == 3.5
	A = (HVNW AND BASOD_ESD_PNP_55_GB_H) COIN EDGE HVNW
	B = A NOT TOUCH EDGE (A INSIDE EDGE COL_EMI_ESD_merge_PNP_55_GB)
	C = EXPAND EDGE B INSIDE BY HVESD_E_15_PNP_55_GB
	C NOT TOUCH BASOD_ESD_PNP_55_GB
}
HVESD.E.15_PNP_65_GB
0 0 6 Jan 13 20:32:48 2026                     
HVESD.E.15_PNP_65_GB { @ min and max extension of HVNW beyond inward Base N+ OD ring == 3.5
	A = (HVNW AND BASOD_ESD_PNP_65_GB_H) COIN EDGE HVNW
	B = A NOT TOUCH EDGE (A INSIDE EDGE COL_EMI_ESD_merge_PNP_65_GB)
	C = EXPAND EDGE B INSIDE BY HVESD_E_15_PNP_65_GB
	C NOT TOUCH BASOD_ESD_PNP_65_GB
}
HVESD.E.16_PNP_36_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.E.16_PNP_36_GB { @ min and max extension of HVNW beyond outward Base N+ OD ring == 2.5
	A = BASOD_ESD_PNP_36_GB_H OR BASOD_ESD_PNP_36_GB
	B = SIZE A BY HVESD_E_16_PNP_36_GB
	C = HVNW INTERACT BASOD_ESD_PNP_36_GB
	D = C OR (HOLES INNER C)
	B XOR D
}
HVESD.E.16_PNP_45_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.E.16_PNP_45_GB { @ min and max extension of HVNW beyond outward Base N+ OD ring == 3
	A = BASOD_ESD_PNP_45_GB_H OR BASOD_ESD_PNP_45_GB
	B = SIZE A BY HVESD_E_16_PNP_45_GB
	C = HVNW INTERACT BASOD_ESD_PNP_45_GB
	D = C OR (HOLES INNER C)
	B XOR D
}
HVESD.E.16_PNP_55_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.E.16_PNP_55_GB { @ min and max extension of HVNW beyond outward Base N+ OD ring == 3.5
	A = BASOD_ESD_PNP_55_GB_H OR BASOD_ESD_PNP_55_GB
	B = SIZE A BY HVESD_E_16_PNP_55_GB
	C = HVNW INTERACT BASOD_ESD_PNP_55_GB
	D = C OR (HOLES INNER C)
	B XOR D
}
HVESD.E.16_PNP_65_GB
0 0 7 Jan 13 20:32:48 2026                     
HVESD.E.16_PNP_65_GB { @ min and max extension of HVNW beyond outward Base N+ OD ring == 3.5
	A = BASOD_ESD_PNP_65_GB_H OR BASOD_ESD_PNP_65_GB
	B = SIZE A BY HVESD_E_16_PNP_65_GB
	C = HVNW INTERACT BASOD_ESD_PNP_65_GB
	D = C OR (HOLES INNER C)
	B XOR D
}
HVESD.E.17
0 0 5 Jan 13 20:32:48 2026                     
HVESD.E.17 { @ min and max extension of SH_N beyond Base N+ OD ring == 0.4
	A = SIZE HVESD_BOD_H BY HVESD_E_17
	B = HVSHN INTERACT HVESD_BOD_H
	A XOR B
}
HVESD.E.19
0 0 3 Jan 13 20:32:48 2026                     
HVESD.E.19 { @ min extension of RPO beyond Emitter and Collector OD >= 0.5
	ENC HVESD_EC_H RPO < HVESD_E_19 ABUT < 90 SINGULAR REGION
}
HVESD.O.1
0 0 5 Jan 13 20:32:48 2026                     
HVESD.O.1 { @ min and max overlap of RPO and Emitter and Collector OD == 3
	HVESD_EC_H INTERACT RPO != 2
	B = HVESD_EC_H AND RPO
	NOT RECTANGLE B == HVESD_O_1 BY == HVESD_W_3H ORTHOGONAL ONLY
}
HVESD.S.4
0 0 4 Jan 13 20:32:48 2026                     
HVESD.S.4 { @ min space between RPO and Base N+ OD >= 1
	A = RPO INTERACT HVESD_EC_H
	EXT A HVESD_BOD_H < HVESD_S_4 ABUT < 90 SINGULAR REGION
}
HVESD.R.2
0 0 3 Jan 13 20:32:48 2026                     
HVESD.R.2 { @ Emitter and Collector must be connected together
	HVESD_BH INTERACT HVESD_EB > 1 BY NET
}
HVESD.W.6_DIO_PNW5V_M
0 0 4 Jan 13 20:32:48 2026                     
HVESD.W.6_DIO_PNW5V_M { @ Unit finger width of single and multi-finger diodes == 1
  INT DIO_PNW5V_M < HVESD_W_6_DIO_PNW5V_M ABUT < 90 SINGULAR REGION
  SIZE DIO_PNW5V_M BY HVESD_W_6_DIO_PNW5V_M/2 UNDEROVER
}
HVESD.W.6_DIO_PHVNW_GA_M
0 0 4 Jan 13 20:32:48 2026                     
HVESD.W.6_DIO_PHVNW_GA_M { @ Unit finger width of single and multi-finger diodes == 1
  INT DIO_PHVNW_GA_M < HVESD_W_6_DIO_PHVNW_GA_M ABUT < 90 SINGULAR REGION
  SIZE DIO_PHVNW_GA_M BY HVESD_W_6_DIO_PHVNW_GA_M/2 UNDEROVER
}
HVESD.W.6_DIO_GA_ESD_DIODE
0 0 6 Jan 13 20:32:48 2026                     
HVESD.W.6_DIO_GA_ESD_DIODE { @ Unit finger width of single and multi-finger diodes == 2
  A =  DIO_PNW5V_M OR DIO_PHVNW_GA_M
  B = DIO_GA_ESD_DIODE_M NOT A
  INT B < HVESD_W_6 ABUT < 90 SINGULAR REGION
  SIZE B BY HVESD_W_6/2 UNDEROVER
}
HVESD.W.6_DIO_GB_ESD_DIODE
0 0 4 Jan 13 20:32:48 2026                     
HVESD.W.6_DIO_GB_ESD_DIODE { @ Unit finger width of single and multi-finger diodes == 2
  INT DIO_GB_ESD_DIODE_M < HVESD_W_6 ABUT < 90 SINGULAR REGION
  SIZE DIO_GB_ESD_DIODE_M BY HVESD_W_6/2 UNDEROVER
}
HVESD.W.7_DIO_PNW5V_M
0 0 5 Jan 13 20:32:48 2026                     
HVESD.W.7_DIO_PNW5V_M { @ Unit finger length of single and multi-finger diodes >= 50 <=100
  A = LENGTH DIO_PNW5V_M != HVESD_W_6
  B = LENGTH A >= HVESD_W_7L_DIO_PNW5V_M <= HVESD_W_7H_DIO_PNW5V_M
  DIO_PNW5V_M NOT WITH EDGE B
}
HVESD.W.7_DIO_PHVNW_GA_M
0 0 5 Jan 13 20:32:48 2026                     
HVESD.W.7_DIO_PHVNW_GA_M { @ Unit finger length of single and multi-finger diodes >= 50 <=100
  A = LENGTH DIO_PHVNW_GA_M != HVESD_W_6
  B = LENGTH A >= HVESD_W_7L_DIO_PHVNW_GA_M <= HVESD_W_7H_DIO_PHVNW_GA_M
  DIO_PHVNW_GA_M NOT WITH EDGE B
}
HVESD.W.7_DIO_GA_ESD_DIODE
0 0 5 Jan 13 20:32:48 2026                     
HVESD.W.7_DIO_GA_ESD_DIODE { @ Unit finger length of single and multi-finger diodes >= 30
  A =  DIO_PNW5V_M OR DIO_PHVNW_GA_M
  B = DIO_GA_ESD_DIODE_M NOT A
  NOT ENCLOSE RECTANGLE B HVESD_W_7 HVESD_W_6 ORTHOGONAL ONLY
}
HVESD.W.7_DIO_GB_ESD_DIODE
0 0 3 Jan 13 20:32:48 2026                     
HVESD.W.7_DIO_GB_ESD_DIODE { @ Unit finger length of single and multi-finger diodes >= 30
  NOT ENCLOSE RECTANGLE DIO_GB_ESD_DIODE_M HVESD_W_7 HVESD_W_6 ORTHOGONAL ONLY
}
HVESD.W.8_DIO_PNW5V_M
0 0 6 Jan 13 20:32:48 2026                     
HVESD.W.8_DIO_PNW5V_M { @ Total perimeter of HV ESD diodes . >= 600
  NET AREA RATIO DIO_PNW5V_M < HVESD_W_8_DIO_PNW5V_M
      [
       PERIMETER(DIO_PNW5V_M)
      ] RDB HVESD.W.8.rep DIO_PNW5V_M
}
HVESD.W.8_DIO_PHVNW_GA_M
0 0 6 Jan 13 20:32:48 2026                     
HVESD.W.8_DIO_PHVNW_GA_M { @ Total perimeter of HV ESD diodes . >= 600
  NET AREA RATIO DIO_PHVNW_GA_M < HVESD_W_8_DIO_PHVNW_GA_M
      [
       PERIMETER(DIO_PHVNW_GA_M)
      ] RDB HVESD.W.8.rep DIO_PHVNW_GA_M
}
HVESD.W.8_DIO_GA_ESD_DIODE
0 0 8 Jan 13 20:32:48 2026                     
HVESD.W.8_DIO_GA_ESD_DIODE { @ Total perimeter of HV ESD diodes . >= 1000
   A =  DIO_PNW5V_M OR DIO_PHVNW_GA_M
  B = DIO_GA_ESD_DIODE_M NOT A
  NET AREA RATIO B < HVESD_W_8
    [
      PERIMETER(B)
    ] RDB HVESD.W.8.rep B
}
HVESD.W.8_DIO_GB_ESD_DIODE
0 0 6 Jan 13 20:32:48 2026                     
HVESD.W.8_DIO_GB_ESD_DIODE { @ Total perimeter of HV ESD diodes . >= 1000
  NET AREA RATIO DIO_GB_ESD_DIODE_M < HVESD_W_8
    [
      PERIMETER(DIO_GB_ESD_DIODE_M)
    ] RDB HVESD.W.8.rep DIO_GB_ESD_DIODE_M
}
HVESD.E.24_DIO_GA_ESD_DIODE
0 0 4 Jan 13 20:32:48 2026                     
HVESD.E.24_DIO_GA_ESD_DIODE { @ Min extension of RPO beyond Anode P+ OD >= 0.5
  A = DIO_PHVNW_GA_M OR DIO_GA_ESD_DIODE_M
  ENC A RPO < HVESD_E_24 ABUT < 90 SINGULAR REGION
}
HVESD.E.24_DIO_GB_ESD_DIODE
0 0 3 Jan 13 20:32:48 2026                     
HVESD.E.24_DIO_GB_ESD_DIODE { @ Min extension of RPO beyond Anode P+ OD >= 0.5
  ENC DIO_GB_ESD_DIODE_M RPO < HVESD_E_24 ABUT < 90 SINGULAR REGION
}
HVESD.O.2_DIO_GA_ESD_DIODE
0 0 6 Jan 13 20:32:48 2026                     
HVESD.O.2_DIO_GA_ESD_DIODE { @ Min and Max overlap of RPO and Anode P+ OD == 3
  A = (DIO_GA_ESD_DIODE_M OR DIO_PHVNW_GA_M) AND RPO
  B1 = RPO INSIDE EDGE (DIO_GA_ESD_DIODE_M OR DIO_PHVNW_GA_M)
  B = EXPAND EDGE B1 INSIDE BY HVESD_O_2
  A XOR B 
}
HVESD.O.2_DIO_GB_ESD_DIODE
0 0 6 Jan 13 20:32:48 2026                     
HVESD.O.2_DIO_GB_ESD_DIODE { @ Min and Max overlap of RPO and Anode P+ OD == 3
  A = DIO_GB_ESD_DIODE_M AND RPO
  B1 = RPO INSIDE EDGE DIO_GB_ESD_DIODE_M
  B = EXPAND EDGE B1 INSIDE BY HVESD_O_2
  A XOR B 
}
HVESD.S.13_DIO_GA_ESD_DIODE
0 0 4 Jan 13 20:32:48 2026                     
HVESD.S.13_DIO_GA_ESD_DIODE { @ Min space between RPO and Cathode N+ OD >= 1
  A = DIO_GA_ESD_DIODE_P OR DIO_PHVNW_GA_P
  EXT RPO A < HVESD_S_13 ABUT < 90 SINGULAR REGION
}
HVESD.S.13_DIO_GB_ESD_DIODE
0 0 3 Jan 13 20:32:48 2026                     
HVESD.S.13_DIO_GB_ESD_DIODE { @ Min space between RPO and Cathode N+ OD >= 1
  EXT RPO DIO_GB_ESD_DIODE_P < HVESD_S_13 ABUT < 90 SINGULAR REGION
}
HVESD.E.29
0 0 3 Jan 13 20:32:48 2026                     
HVESD.E.29 { @ Min extension of OD2 beyond 5V PW isolation-ring for 5V ESD Diode >= 2
  ENC PPOD_5VISO_R_DIO_PNW5V OD2 < HVESD_E_29 ABUT < 90 SINGULAR REGION
}
HVESD.S.5_36V
0 0 6 Jan 13 20:32:48 2026                     
HVESD.S.5_36V { @ Min spacing between two HVNW connected to different potential PADs in the same HV region when one HVNW are covered by HVGA >= 10
  A = EXT HVNW_HVDMY_PAD_HVGA_36V HVNW_HVDMY_PAD_HVGA < HVESD_S_5_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVNW_HVDMY_PAD_HVGA_36V HVNW_HVDMY_PAD_HVGB < HVESD_S_5_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
  B INTERACT HVDMY == 1
}
HVESD.S.5_29V
0 0 6 Jan 13 20:32:48 2026                     
HVESD.S.5_29V { @ Min spacing between two HVNW connected to different potential PADs in the same HV region when one HVNW are covered by HVGA >= 9
  A = EXT HVNW_HVDMY_PAD_HVGA_29V HVNW_HVDMY_PAD_HVGA < HVESD_S_5_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVNW_HVDMY_PAD_HVGA_29V HVNW_HVDMY_PAD_HVGB < HVESD_S_5_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
  B INTERACT HVDMY == 1
}
HVESD.S.5_24_20_16_12_8_7_6V
0 0 6 Jan 13 20:32:48 2026                     
HVESD.S.5_24_20_16_12_8_7_6V { @ Min spacing between two HVNW connected to different potential PADs in the same HV region when one HVNW are covered by HVGA >= 6.5
  A = EXT HVNW_HVDMY_PAD_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_PAD_HVGA < HVESD_S_5_24_20_16_12_8_7_6V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVNW_HVDMY_PAD_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_PAD_HVGB < HVESD_S_5_24_20_16_12_8_7_6V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
  B INTERACT HVDMY == 1
}
HVESD.S.5_5V
0 0 6 Jan 13 20:32:48 2026                     
HVESD.S.5_5V { @ Min spacing between two HVNW connected to different potential PADs in the same HV region when one HVNW are covered by HVGA >= 4
  A = EXT HVNW_HVDMY_PAD_HVGA_5V HVNW_HVDMY_PAD_HVGA < HVESD_S_5_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVNW_HVDMY_PAD_HVGA_5V HVNW_HVDMY_PAD_HVGB < HVESD_S_5_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
  B INTERACT HVDMY == 1
}
HVESD.S.6_24_20V
0 0 6 Jan 13 20:32:48 2026                     
HVESD.S.6_24_20V { @ Min spacing between two HVNW connected to different potential PADs in the same HV region when one HVNW are covered by HVGB >= 8
  A = EXT HVNW_HVDMY_PAD_HVGB_24_20V HVNW_HVDMY_PAD_HVGA < HVESD_S_6_24_20V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVNW_HVDMY_PAD_HVGB_24_20V HVNW_HVDMY_PAD_HVGB < HVESD_S_6_24_20V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
  B INTERACT HVDMY == 1
}
HVESD.S.6_45_36V
0 0 6 Jan 13 20:32:48 2026                     
HVESD.S.6_45_36V { @ Min spacing between two HVNW connected to different potential PADs in the same HV region when one HVNW are covered by HVGB >= 10
  A = EXT HVNW_HVDMY_PAD_HVGB_45_36V HVNW_HVDMY_PAD_HVGA < HVESD_S_6_45_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVNW_HVDMY_PAD_HVGB_45_36V HVNW_HVDMY_PAD_HVGB < HVESD_S_6_45_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
  B INTERACT HVDMY == 1
}
HVESD.S.6_55V
0 0 6 Jan 13 20:32:48 2026                     
HVESD.S.6_55V { @ Min spacing between two HVNW connected to different potential PADs in the same HV region when one HVNW are covered by HVGB >= 20
  A = EXT HVNW_HVDMY_PAD_HVGB_55V HVNW_HVDMY_PAD_HVGA < HVESD_S_6_55V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVNW_HVDMY_PAD_HVGB_55V HVNW_HVDMY_PAD_HVGB < HVESD_S_6_55V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
  B INTERACT HVDMY == 1
}
HVESD.S.6_70_65V
0 0 6 Jan 13 20:32:48 2026                     
HVESD.S.6_70_65V { @ Min spacing between two HVNW connected to different potential PADs in the same HV region when one HVNW are covered by HVGB >= 30
  A = EXT HVNW_HVDMY_PAD_HVGB_70_65V HVNW_HVDMY_PAD_HVGA < HVESD_S_6_70_65V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B = EXT HVNW_HVDMY_PAD_HVGB_70_65V HVNW_HVDMY_PAD_HVGB < HVESD_S_6_70_65V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A INTERACT HVDMY == 1
  B INTERACT HVDMY == 1
}
HVESD.E.20_36V
0 0 16 Jan 13 20:32:48 2026                    
HVESD.E.20_36V { @ Min extension of HV beyond HVNW when two HVNW are connected to different potential PADs in
             @ different HV region and one side of these HVNWs are covered bu HVGA >= 10
  A1 = ENC HVNW_HVDMY_PAD_HVGA_36V HVDMY < HVESD_E_20_36V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_HVGA HVDMY < HVESD_E_20_36V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_HVGB HVDMY < HVESD_E_20_36V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_PAD_HVGA_36V HVNW_HVDMY_PAD_HVGA < 20 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_PAD_HVGA_36V HVNW_HVDMY_PAD_HVGB < 20 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C2)
}
HVESD.E.20_29V
0 0 16 Jan 13 20:32:48 2026                    
HVESD.E.20_29V { @ Min extension of HV beyond HVNW when two HVNW are connected to different potential PADs in
             @ different HV region and one side of these HVNWs are covered bu HVGA >= 9
  A1 = ENC HVNW_HVDMY_PAD_HVGA_29V HVDMY < HVESD_E_20_29V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_HVGA HVDMY < HVESD_E_20_29V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_HVGB HVDMY < HVESD_E_20_29V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_PAD_HVGA_29V HVNW_HVDMY_PAD_HVGA < 20 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_PAD_HVGA_29V HVNW_HVDMY_PAD_HVGB < 20 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C2)
}
HVESD.E.20_24_20_16_12_8_7_6V
0 0 16 Jan 13 20:32:48 2026                    
HVESD.E.20_24_20_16_12_8_7_6V { @ Min extension of HV beyond HVNW when two HVNW are connected to different potential PADs in
             @ different HV region and one side of these HVNWs are covered bu HVGA >= 6.5
  A1 = ENC HVNW_HVDMY_PAD_HVGA_24_20_16_12_8_7_6V HVDMY < HVESD_E_20_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_HVGA HVDMY < HVESD_E_20_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_HVGB HVDMY < HVESD_E_20_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_PAD_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_PAD_HVGA < 20 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_PAD_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_PAD_HVGB < 20 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C2)
}
HVESD.E.20_5V
0 0 16 Jan 13 20:32:48 2026                    
HVESD.E.20_5V { @ Min extension of HV beyond HVNW when two HVNW are connected to different potential PADs in
             @ different HV region and one side of these HVNWs are covered bu HVGA >= 4
  A1 = ENC HVNW_HVDMY_PAD_HVGA_5V HVDMY < HVESD_E_20_5V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_HVGA HVDMY < HVESD_E_20_5V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_HVGB HVDMY < HVESD_E_20_5V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_PAD_HVGA_5V HVNW_HVDMY_PAD_HVGA < 20 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_PAD_HVGA_5V HVNW_HVDMY_PAD_HVGB < 20 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C2)
}
HVESD.E.21_24_20V
0 0 16 Jan 13 20:32:48 2026                    
HVESD.E.21_24_20V { @ Min extension of HV beyond HVNW when two HVNW are connected to different potential PADs in
             @ different HV region and one side of these HVNWs are covered bu HVGA >= 8
  A1 = ENC HVNW_HVDMY_PAD_HVGB_24_20V HVDMY < HVESD_E_21_24_20V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_HVGB HVDMY < HVESD_E_21_24_20V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_HVGA HVDMY < HVESD_E_21_24_20V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_PAD_HVGB_24_20V HVNW_HVDMY_PAD_HVGA < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_PAD_HVGB_24_20V HVNW_HVDMY_PAD_HVGB < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C2)
}
HVESD.E.21_45_36V
0 0 16 Jan 13 20:32:48 2026                    
HVESD.E.21_45_36V { @ Min extension of HV beyond HVNW when two HVNW are connected to different potential PADs in
             @ different HV region and one side of these HVNWs are covered bu HVGA >= 10
  A1 = ENC HVNW_HVDMY_PAD_HVGB_45_36V HVDMY < HVESD_E_21_45_36V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_HVGB HVDMY < HVESD_E_21_45_36V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_HVGA HVDMY < HVESD_E_21_45_36V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_PAD_HVGB_45_36V HVNW_HVDMY_PAD_HVGA < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_PAD_HVGB_45_36V HVNW_HVDMY_PAD_HVGB < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C2)
}
HVESD.E.21_55V
0 0 16 Jan 13 20:32:48 2026                    
HVESD.E.21_55V { @ Min extension of HV beyond HVNW when two HVNW are connected to different potential PADs in
             @ different HV region and one side of these HVNWs are covered bu HVGA >= 20
  A1 = ENC HVNW_HVDMY_PAD_HVGB_55V HVDMY < HVESD_E_21_55V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_HVGB HVDMY < HVESD_E_21_55V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_HVGA HVDMY < HVESD_E_21_55V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_PAD_HVGB_55V HVNW_HVDMY_PAD_HVGA < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_PAD_HVGB_55V HVNW_HVDMY_PAD_HVGB < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C2)
}
HVESD.E.21_70_65V
0 0 16 Jan 13 20:32:48 2026                    
HVESD.E.21_70_65V { @ Min extension of HV beyond HVNW when two HVNW are connected to different potential PADs in
             @ different HV region and one side of these HVNWs are covered bu HVGA >= 30
  A1 = ENC HVNW_HVDMY_PAD_HVGB_70_65V HVDMY < HVESD_E_21_70_65V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_HVGB HVDMY < HVESD_E_21_70_65V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_HVGA HVDMY < HVESD_E_21_70_65V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_PAD_HVGB_70_65V HVNW_HVDMY_PAD_HVGA < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_PAD_HVGB_70_65V HVNW_HVDMY_PAD_HVGB < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_PAD_HVGB INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_PAD_HVGA INTERACT C2)
}
HVESD.S.7_36V
0 0 10 Jan 13 20:32:48 2026                    
HVESD.S.7_36V { @ Min spacing between two {HVNW INSIDE NBL} connected to different potential PADs in the same HV region and oneside of HVNWs is interacted by HVGA >= 50
  A1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_36V HVNW_NBL_PAD_INTERACT_HVGA < HVESD_S_7_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 = EXT HVNW_NBL_PAD_INTERACT_HVGA_36V HVNW_HVDMY_PAD_INTERACT_HVGA < HVESD_S_7_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY == 1
  B1 INTERACT HVDMY == 1
  A2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_36V HVNW_NBL_PAD_INTERACT_HVGB < HVESD_S_7_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGA_36V HVNW_HVDMY_PAD_INTERACT_HVGB < HVESD_S_7_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY == 1
  B2 INTERACT HVDMY == 1
}
HVESD.S.7_29V
0 0 10 Jan 13 20:32:48 2026                    
HVESD.S.7_29V { @ Min spacing between two {HVNW INSIDE NBL} connected to different potential PADs in the same HV region and oneside of HVNWs is interacted by HVGA >= 40
  A1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_29V HVNW_NBL_PAD_INTERACT_HVGA < HVESD_S_7_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 = EXT HVNW_NBL_PAD_INTERACT_HVGA_29V HVNW_HVDMY_PAD_INTERACT_HVGA < HVESD_S_7_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY == 1
  B1 INTERACT HVDMY == 1
  A2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_29V HVNW_NBL_PAD_INTERACT_HVGB < HVESD_S_7_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGA_29V HVNW_HVDMY_PAD_INTERACT_HVGB < HVESD_S_7_29V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY == 1
  B2 INTERACT HVDMY == 1
}
HVESD.S.7_24_20_16_12_8_7_6V
0 0 10 Jan 13 20:32:48 2026                    
HVESD.S.7_24_20_16_12_8_7_6V { @ Min spacing between two {HVNW INSIDE NBL} connected to different potential PADs in the same HV region and oneside of HVNWs is interacted by HVGA >= 15
  A1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_NBL_PAD_INTERACT_HVGA < HVESD_S_7_24_20_16_12_8_7_6V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 = EXT HVNW_NBL_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_PAD_INTERACT_HVGA < HVESD_S_7_24_20_16_12_8_7_6V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY == 1
  B1 INTERACT HVDMY == 1
  A2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_NBL_PAD_INTERACT_HVGB < HVESD_S_7_24_20_16_12_8_7_6V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_PAD_INTERACT_HVGB < HVESD_S_7_24_20_16_12_8_7_6V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY == 1
  B2 INTERACT HVDMY == 1
}
HVESD.S.7_5V
0 0 10 Jan 13 20:32:48 2026                    
HVESD.S.7_5V { @ Min spacing between two {HVNW INSIDE NBL} connected to different potential PADs in the same HV region and oneside of HVNWs is interacted by HVGA >= 4
  A1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_5V HVNW_NBL_PAD_INTERACT_HVGA < HVESD_S_7_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 = EXT HVNW_NBL_PAD_INTERACT_HVGA_5V HVNW_HVDMY_PAD_INTERACT_HVGA < HVESD_S_7_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY == 1
  B1 INTERACT HVDMY == 1
  A2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_5V HVNW_NBL_PAD_INTERACT_HVGB < HVESD_S_7_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGA_5V HVNW_HVDMY_PAD_INTERACT_HVGB < HVESD_S_7_5V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY == 1
  B2 INTERACT HVDMY == 1
}
HVESD.S.8_24_20V
0 0 10 Jan 13 20:32:48 2026                    
HVESD.S.8_24_20V { @ Min spacing between two {HVNW INSIDE NBL} connected to different potential PADs in the same HV region and one of these two HVNWs are covered by HVGB >= 40
  A1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_24_20V HVNW_NBL_PAD_INTERACT_HVGA < HVESD_S_8_24_20V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_24_20V HVNW_NBL_PAD_INTERACT_HVGB < HVESD_S_8_24_20V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY == 1
  B1 INTERACT HVDMY == 1
  A2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_24_20V HVNW_HVDMY_PAD_INTERACT_HVGA < HVESD_S_8_24_20V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_24_20V HVNW_HVDMY_PAD_INTERACT_HVGB < HVESD_S_8_24_20V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY == 1
  B2 INTERACT HVDMY == 1
}
HVESD.S.8_45_36V
0 0 10 Jan 13 20:32:48 2026                    
HVESD.S.8_45_36V { @ Min spacing between two {HVNW INSIDE NBL} connected to different potential PADs in the same HV region and one of these two HVNWs are covered by HVGB >= 50
  A1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_45_36V HVNW_NBL_PAD_INTERACT_HVGA < HVESD_S_8_45_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_45_36V HVNW_NBL_PAD_INTERACT_HVGB < HVESD_S_8_45_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY == 1
  B1 INTERACT HVDMY == 1
  A2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_45_36V HVNW_HVDMY_PAD_INTERACT_HVGA < HVESD_S_8_45_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_45_36V HVNW_HVDMY_PAD_INTERACT_HVGB < HVESD_S_8_45_36V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY == 1
  B2 INTERACT HVDMY == 1
}
HVESD.S.8_55V
0 0 10 Jan 13 20:32:48 2026                    
HVESD.S.8_55V { @ Min spacing between two {HVNW INSIDE NBL} connected to different potential PADs in the same HV region and one of these two HVNWs are covered by HVGB >= 60
  A1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_55V HVNW_NBL_PAD_INTERACT_HVGA < HVESD_S_8_55V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_55V HVNW_NBL_PAD_INTERACT_HVGB < HVESD_S_8_55V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY == 1
  B1 INTERACT HVDMY == 1
  A2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_55V HVNW_HVDMY_PAD_INTERACT_HVGA < HVESD_S_8_55V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_55V HVNW_HVDMY_PAD_INTERACT_HVGB < HVESD_S_8_55V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY == 1
  B2 INTERACT HVDMY == 1
}
HVESD.S.8_70_65V
0 0 10 Jan 13 20:32:48 2026                    
HVESD.S.8_70_65V { @ Min spacing between two {HVNW INSIDE NBL} connected to different potential PADs in the same HV region and one of these two HVNWs are covered by HVGB >= 90
  A1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_70_65V HVNW_NBL_PAD_INTERACT_HVGA < HVESD_S_8_70_65V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_70_65V HVNW_NBL_PAD_INTERACT_HVGB < HVESD_S_8_70_65V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 INTERACT HVDMY == 1
  B1 INTERACT HVDMY == 1
  A2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_70_65V HVNW_HVDMY_PAD_INTERACT_HVGA < HVESD_S_8_70_65V ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_70_65V HVNW_HVDMY_PAD_INTERACT_HVGB < HVESD_S_8_70_65V ABUT < 90  NOT CONNECTED SINGULAR REGION
  A2 INTERACT HVDMY == 1
  B2 INTERACT HVDMY == 1
}
HVESD.E.22_36V
0 0 29 Jan 13 20:32:48 2026                    
HVESD.E.22_36V { @ Min extension of HV beyond {HVNW INSIDE NBL} when two HVNW are connected to different
             @ potential PADs in different HV region and one of  HVNWs is interacted by HVGA >= 50
  B1 = EXT HVNW_NBL_PAD_INTERACT_HVGA_36V HVNW_HVDMY_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGA_36V HVNW_HVDMY_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 = ENC HVNW_NBL_PAD_INTERACT_HVGA_36V HVDMY < HVESD_E_22_36V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_22_36V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_22_36V ABUT < 90 SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA_36V INTERACT C1)
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA_36V INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C1)  
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C2)  
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C1)  
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C2)
  D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_36V HVNW_NBL_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_36V HVNW_NBL_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  E1 = ENC HVNW_HVDMY_PAD_INTERACT_HVGA_36V HVDMY < HVESD_E_22_36V ABUT < 90 SINGULAR REGION
  E2 = ENC HVNW_NBL_PAD_INTERACT_HVGA HVDMY < HVESD_E_22_36V ABUT < 90 SINGULAR REGION
  E3 = ENC HVNW_NBL_PAD_INTERACT_HVGB HVDMY < HVESD_E_22_36V ABUT < 90 SINGULAR REGION
  F1 = D1 INTERACT HVDMY > 1
  F2 = D2 INTERACT HVDMY > 1
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA_36V INTERACT F1)
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA_36V INTERACT F2)
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F1)  
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F2)  
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F1)  
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F2)  
}
HVESD.E.22_29V
0 0 29 Jan 13 20:32:48 2026                    
HVESD.E.22_29V { @ Min extension of HV beyond {HVNW INSIDE NBL} when two HVNW are connected to different
             @ potential PADs in different HV region and one of  HVNWs is interacted by HVGA >= 40
  B1 = EXT HVNW_NBL_PAD_INTERACT_HVGA_29V HVNW_HVDMY_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGA_29V HVNW_HVDMY_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 = ENC HVNW_NBL_PAD_INTERACT_HVGA_29V HVDMY < HVESD_E_22_29V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_22_29V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_22_29V ABUT < 90 SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA_29V INTERACT C1)
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA_29V INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C1)  
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C2)  
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C1)  
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C2)
  D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_29V HVNW_NBL_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_29V HVNW_NBL_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  E1 = ENC HVNW_HVDMY_PAD_INTERACT_HVGA_29V HVDMY < HVESD_E_22_29V ABUT < 90 SINGULAR REGION
  E2 = ENC HVNW_NBL_PAD_INTERACT_HVGA HVDMY < HVESD_E_22_29V ABUT < 90 SINGULAR REGION
  E3 = ENC HVNW_NBL_PAD_INTERACT_HVGB HVDMY < HVESD_E_22_29V ABUT < 90 SINGULAR REGION
  F1 = D1 INTERACT HVDMY > 1
  F2 = D2 INTERACT HVDMY > 1
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA_29V INTERACT F1)
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA_29V INTERACT F2)
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F1)  
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F2)  
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F1)  
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F2)  
}
HVESD.E.22_24_20_16_12_8_7_6V
0 0 29 Jan 13 20:32:48 2026                    
HVESD.E.22_24_20_16_12_8_7_6V { @ Min extension of HV beyond {HVNW INSIDE NBL} when two HVNW are connected to different
             @ potential PADs in different HV region and one of  HVNWs is interacted by HVGA >= 15
  B1 = EXT HVNW_NBL_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 = ENC HVNW_NBL_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVDMY < HVESD_E_22_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_22_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_22_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V INTERACT C1)
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C1)  
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C2)  
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C1)  
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C2)
  D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_NBL_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_NBL_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  E1 = ENC HVNW_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVDMY < HVESD_E_22_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  E2 = ENC HVNW_NBL_PAD_INTERACT_HVGA HVDMY < HVESD_E_22_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  E3 = ENC HVNW_NBL_PAD_INTERACT_HVGB HVDMY < HVESD_E_22_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  F1 = D1 INTERACT HVDMY > 1
  F2 = D2 INTERACT HVDMY > 1
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V INTERACT F1)
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V INTERACT F2)
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F1)  
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F2)  
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F1)  
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F2)  
}
HVESD.E.22_5V
0 0 29 Jan 13 20:32:48 2026                    
HVESD.E.22_5V { @ Min extension of HV beyond {HVNW INSIDE NBL} when two HVNW are connected to different
             @ potential PADs in different HV region and one of  HVNWs is interacted by HVGA >= 4
  B1 = EXT HVNW_NBL_PAD_INTERACT_HVGA_5V HVNW_HVDMY_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGA_5V HVNW_HVDMY_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 = ENC HVNW_NBL_PAD_INTERACT_HVGA_5V HVDMY < HVESD_E_22_5V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_22_5V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_22_5V ABUT < 90 SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA_5V INTERACT C1)
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA_5V INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C1)  
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C2)  
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C1)  
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C2)
  D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_5V HVNW_NBL_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_5V HVNW_NBL_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
  E1 = ENC HVNW_HVDMY_PAD_INTERACT_HVGA_5V HVDMY < HVESD_E_22_5V ABUT < 90 SINGULAR REGION
  E2 = ENC HVNW_NBL_PAD_INTERACT_HVGA HVDMY < HVESD_E_22_5V ABUT < 90 SINGULAR REGION
  E3 = ENC HVNW_NBL_PAD_INTERACT_HVGB HVDMY < HVESD_E_22_5V ABUT < 90 SINGULAR REGION
  F1 = D1 INTERACT HVDMY > 1
  F2 = D2 INTERACT HVDMY > 1
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA_5V INTERACT F1)
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA_5V INTERACT F2)
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F1)  
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F2)  
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F1)  
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F2)  
}
HVESD.E.23_24_20V
0 0 29 Jan 13 20:32:48 2026                    
HVESD.E.23_24_20V { @ Min extension of HV beyond {HVNW INSIDE NBL} when two HVNW are connected to different
             @ potential PADs in different HV region and one of these two HVNWs are covered by HVGB >= 40
  B1 = EXT HVNW_NBL_PAD_INTERACT_HVGB_24_20V HVNW_HVDMY_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_24_20V HVNW_HVDMY_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 = ENC HVNW_NBL_PAD_INTERACT_HVGB_24_20V HVDMY < HVESD_E_23_24_20V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_23_24_20V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_23_24_20V ABUT < 90 SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB_24_20V INTERACT C1)
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB_24_20V INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C2)
  D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_24_20V HVNW_NBL_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_24_20V HVNW_NBL_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  E1 = ENC HVNW_HVDMY_PAD_INTERACT_HVGB_24_20V HVDMY < HVESD_E_23_24_20V ABUT < 90 SINGULAR REGION
  E2 = ENC HVNW_NBL_PAD_INTERACT_HVGB HVDMY < HVESD_E_23_24_20V ABUT < 90 SINGULAR REGION
  E3 = ENC HVNW_NBL_PAD_INTERACT_HVGA HVDMY < HVESD_E_23_24_20V ABUT < 90 SINGULAR REGION
  F1 = D1 INTERACT HVDMY > 1
  F2 = D2 INTERACT HVDMY > 1
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB_24_20V INTERACT F1)
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB_24_20V INTERACT F2)
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F1)
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F2)
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F1)
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F2)
}
HVESD.E.23_45_36V
0 0 29 Jan 13 20:32:48 2026                    
HVESD.E.23_45_36V { @ Min extension of HV beyond {HVNW INSIDE NBL} when two HVNW are connected to different
             @ potential PADs in different HV region and one of these two HVNWs are covered by HVGB >= 50
  B1 = EXT HVNW_NBL_PAD_INTERACT_HVGB_45_36V HVNW_HVDMY_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_45_36V HVNW_HVDMY_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 = ENC HVNW_NBL_PAD_INTERACT_HVGB_45_36V HVDMY < HVESD_E_23_45_36V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_23_45_36V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_23_45_36V ABUT < 90 SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB_45_36V INTERACT C1)
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB_45_36V INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C2)
  D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_45_36V HVNW_NBL_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_45_36V HVNW_NBL_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  E1 = ENC HVNW_HVDMY_PAD_INTERACT_HVGB_45_36V HVDMY < HVESD_E_23_45_36V ABUT < 90 SINGULAR REGION
  E2 = ENC HVNW_NBL_PAD_INTERACT_HVGB HVDMY < HVESD_E_23_45_36V ABUT < 90 SINGULAR REGION
  E3 = ENC HVNW_NBL_PAD_INTERACT_HVGA HVDMY < HVESD_E_23_45_36V ABUT < 90 SINGULAR REGION
  F1 = D1 INTERACT HVDMY > 1
  F2 = D2 INTERACT HVDMY > 1
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB_45_36V INTERACT F1)
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB_45_36V INTERACT F2)
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F1)
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F2)
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F1)
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F2)
}
HVESD.E.23_55V
0 0 29 Jan 13 20:32:48 2026                    
HVESD.E.23_55V { @ Min extension of HV beyond {HVNW INSIDE NBL} when two HVNW are connected to different
             @ potential PADs in different HV region and one of these two HVNWs are covered by HVGB >= 60
  B1 = EXT HVNW_NBL_PAD_INTERACT_HVGB_55V HVNW_HVDMY_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_55V HVNW_HVDMY_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 = ENC HVNW_NBL_PAD_INTERACT_HVGB_55V HVDMY < HVESD_E_23_55V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_23_55V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_23_55V ABUT < 90 SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB_55V INTERACT C1)
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB_55V INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C2)
  D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_55V HVNW_NBL_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_55V HVNW_NBL_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  E1 = ENC HVNW_HVDMY_PAD_INTERACT_HVGB_55V HVDMY < HVESD_E_23_55V ABUT < 90 SINGULAR REGION
  E2 = ENC HVNW_NBL_PAD_INTERACT_HVGB HVDMY < HVESD_E_23_55V ABUT < 90 SINGULAR REGION
  E3 = ENC HVNW_NBL_PAD_INTERACT_HVGA HVDMY < HVESD_E_23_55V ABUT < 90 SINGULAR REGION
  F1 = D1 INTERACT HVDMY > 1
  F2 = D2 INTERACT HVDMY > 1
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB_55V INTERACT F1)
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB_55V INTERACT F2)
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F1)
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F2)
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F1)
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F2)
}
HVESD.E.23_70_65V
0 0 29 Jan 13 20:32:48 2026                    
HVESD.E.23_70_65V { @ Min extension of HV beyond {HVNW INSIDE NBL} when two HVNW are connected to different
             @ potential PADs in different HV region and one of these two HVNWs are covered by HVGB >= 90
  B1 = EXT HVNW_NBL_PAD_INTERACT_HVGB_70_65V HVNW_HVDMY_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_70_65V HVNW_HVDMY_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  A1 = ENC HVNW_NBL_PAD_INTERACT_HVGB_70_65V HVDMY < HVESD_E_23_70_65V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_23_70_65V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_23_70_65V ABUT < 90 SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB_70_65V INTERACT C1)
  A1 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB_70_65V INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT C2)
  D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_70_65V HVNW_NBL_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_70_65V HVNW_NBL_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
  E1 = ENC HVNW_HVDMY_PAD_INTERACT_HVGB_70_65V HVDMY < HVESD_E_23_70_65V ABUT < 90 SINGULAR REGION
  E2 = ENC HVNW_NBL_PAD_INTERACT_HVGB HVDMY < HVESD_E_23_70_65V ABUT < 90 SINGULAR REGION
  E3 = ENC HVNW_NBL_PAD_INTERACT_HVGA HVDMY < HVESD_E_23_70_65V ABUT < 90 SINGULAR REGION
  F1 = D1 INTERACT HVDMY > 1
  F2 = D2 INTERACT HVDMY > 1
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB_70_65V INTERACT F1)
  E1 INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB_70_65V INTERACT F2)
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F1)
  E2 INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT F2)
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F1)
  E3 INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT F2)
}
HVESD.S.9_36V
0 0 9 Jan 13 20:32:48 2026                     
HVESD.S.9_36V { @ Min spacing between HVNW and {NW OR (SH_N NOT INSIDE HVNW)} connected to different potential PADs when HVNW is covered by HVGA and HVDMY >= 60
            @ For {NW OR (SH_N NOT INSIDE HVNW)} isolated by HVNW with NBL, this rule could be waived.
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NWEL_PAD NOT INSIDE A
  C = HVSHN_PAD NOT INSIDE A
  EXT HVNW_PAD_HVGA_36V B < HVESD_S_9_36V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X = EXT HVNW_PAD_HVGA_36V C < HVESD_S_9_36V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
}
HVESD.S.9_29V
0 0 9 Jan 13 20:32:48 2026                     
HVESD.S.9_29V { @ Min spacing between HVNW and {NW OR (SH_N NOT INSIDE HVNW)} connected to different potential PADs when HVNW is covered by HVGA and HVDMY >= 40
            @ For {NW OR (SH_N NOT INSIDE HVNW)} isolated by HVNW with NBL, this rule could be waived.
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NWEL_PAD NOT INSIDE A
  C = HVSHN_PAD NOT INSIDE A
  EXT HVNW_PAD_HVGA_29V B < HVESD_S_9_29V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X = EXT HVNW_PAD_HVGA_29V C < HVESD_S_9_29V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
}
HVESD.S.9_24_20_16_12_8_7_6V
0 0 9 Jan 13 20:32:48 2026                     
HVESD.S.9_24_20_16_12_8_7_6V { @ Min spacing between HVNW and {NW OR (SH_N NOT INSIDE HVNW)} connected to different potential PADs when HVNW is covered by HVGA and HVDMY >= 10
            @ For {NW OR (SH_N NOT INSIDE HVNW)} isolated by HVNW with NBL, this rule could be waived.
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NWEL_PAD NOT INSIDE A
  C = HVSHN_PAD NOT INSIDE A
  EXT HVNW_PAD_HVGA_24_20_16_12_8_7_6V B < HVESD_S_9_24_20_16_12_8_7_6V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X = EXT HVNW_PAD_HVGA_24_20_16_12_8_7_6V C < HVESD_S_9_24_20_16_12_8_7_6V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
}
HVESD.S.9_5V
0 0 9 Jan 13 20:32:48 2026                     
HVESD.S.9_5V { @ Min spacing between HVNW and {NW OR (SH_N NOT INSIDE HVNW)} connected to different potential PADs when HVNW is covered by HVGA and HVDMY >= 4
            @ For {NW OR (SH_N NOT INSIDE HVNW)} isolated by HVNW with NBL, this rule could be waived.
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NWEL_PAD NOT INSIDE A
  C = HVSHN_PAD NOT INSIDE A
  EXT HVNW_PAD_HVGA_5V B < HVESD_S_9_5V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X = EXT HVNW_PAD_HVGA_5V C < HVESD_S_9_5V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
}
HVESD.S.10_24_20V
0 0 9 Jan 13 20:32:48 2026                     
HVESD.S.10_24_20V { @ Min spacing between HVNW and {NW OR (SH_N NOT INSIDE HVNW)} connected to different potential PADs when HVNW is covered by HVGB and HVDMY >= 50
            @ For {NW OR (SH_N NOT INSIDE HVNW)} isolated by HVNW with NBL, this rule could be waived.
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NWEL_PAD NOT INSIDE A
  C = HVSHN_PAD NOT INSIDE A
  EXT HVNW_PAD_HVGB_24_20V B < HVESD_S_10_24_20V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X = EXT HVNW_PAD_HVGB_24_20V C < HVESD_S_10_24_20V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
}
HVESD.S.10_45_36V
0 0 9 Jan 13 20:32:48 2026                     
HVESD.S.10_45_36V { @ Min spacing between HVNW and {NW OR (SH_N NOT INSIDE HVNW)} connected to different potential PADs when HVNW is covered by HVGB and HVDMY >= 60
            @ For {NW OR (SH_N NOT INSIDE HVNW)} isolated by HVNW with NBL, this rule could be waived.
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NWEL_PAD NOT INSIDE A
  C = HVSHN_PAD NOT INSIDE A
  EXT HVNW_PAD_HVGB_45_36V B < HVESD_S_10_45_36V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X = EXT HVNW_PAD_HVGB_45_36V C < HVESD_S_10_45_36V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
}
HVESD.S.10_55V
0 0 9 Jan 13 20:32:48 2026                     
HVESD.S.10_55V { @ Min spacing between HVNW and {NW OR (SH_N NOT INSIDE HVNW)} connected to different potential PADs when HVNW is covered by HVGB and HVDMY >= 120
            @ For {NW OR (SH_N NOT INSIDE HVNW)} isolated by HVNW with NBL, this rule could be waived.
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NWEL_PAD NOT INSIDE A
  C = HVSHN_PAD NOT INSIDE A
  EXT HVNW_PAD_HVGB_55V B < HVESD_S_10_55V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X = EXT HVNW_PAD_HVGB_55V C < HVESD_S_10_55V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
}
HVESD.S.10_70_65V
0 0 9 Jan 13 20:32:48 2026                     
HVESD.S.10_70_65V { @ Min spacing between HVNW and {NW OR (SH_N NOT INSIDE HVNW)} connected to different potential PADs when HVNW is covered by HVGB and HVDMY >= 160
            @ For {NW OR (SH_N NOT INSIDE HVNW)} isolated by HVNW with NBL, this rule could be waived.
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NWEL_PAD NOT INSIDE A
  C = HVSHN_PAD NOT INSIDE A
  EXT HVNW_PAD_HVGB_70_65V B < HVESD_S_10_70_65V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X = EXT HVNW_PAD_HVGB_70_65V C < HVESD_S_10_70_65V MEASURE ALL ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
}
HVESD.S.11_36V
0 0 8 Jan 13 20:32:48 2026                     
HVESD.S.11_36V { @ Min spacing between HVNW and {(NP inside SHP) OR (NP inside PWEL)} connected to different potential PADs when HVNW is covered by HVGA and HVDMY >= 60
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NP_IN_SHP_PAD NOT INSIDE A
  C = NP_OUT_HVDMY_PAD NOT INSIDE A
  X = EXT HVNW_PAD_HVGA_36V B < HVESD_S_11_36V ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
  EXT HVNW_PAD_HVGA_36V C < HVESD_S_11_36V ABUT < 90 NOT CONNECTED SINGULAR REGION
}
HVESD.S.11_29V
0 0 8 Jan 13 20:32:48 2026                     
HVESD.S.11_29V { @ Min spacing between HVNW and {(NP inside SHP) OR (NP inside PWEL)} connected to different potential PADs when HVNW is covered by HVGA and HVDMY >= 40
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NP_IN_SHP_PAD NOT INSIDE A
  C = NP_OUT_HVDMY_PAD NOT INSIDE A
  X = EXT HVNW_PAD_HVGA_29V B < HVESD_S_11_29V ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
  EXT HVNW_PAD_HVGA_29V C < HVESD_S_11_29V ABUT < 90 NOT CONNECTED SINGULAR REGION
}
HVESD.S.11_24_20_16_12_8_7_6V
0 0 8 Jan 13 20:32:48 2026                     
HVESD.S.11_24_20_16_12_8_7_6V { @ Min spacing between HVNW and {(NP inside SHP) OR (NP inside PWEL)} connected to different potential PADs when HVNW is covered by HVGA and HVDMY >= 10
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NP_IN_SHP_PAD NOT INSIDE A
  C = NP_OUT_HVDMY_PAD NOT INSIDE A
  X = EXT HVNW_PAD_HVGA_24_20_16_12_8_7_6V B < HVESD_S_11_24_20_16_12_8_7_6V ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
  EXT HVNW_PAD_HVGA_24_20_16_12_8_7_6V C < HVESD_S_11_24_20_16_12_8_7_6V ABUT < 90 NOT CONNECTED SINGULAR REGION
}
HVESD.S.11_5V
0 0 8 Jan 13 20:32:48 2026                     
HVESD.S.11_5V { @ Min spacing between HVNW and {(NP inside SHP) OR (NP inside PWEL)} connected to different potential PADs when HVNW is covered by HVGA and HVDMY >= 4
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NP_IN_SHP_PAD NOT INSIDE A
  C = NP_OUT_HVDMY_PAD NOT INSIDE A
  X = EXT HVNW_PAD_HVGA_5V B < HVESD_S_11_5V ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
  EXT HVNW_PAD_HVGA_5V C < HVESD_S_11_5V ABUT < 90 NOT CONNECTED SINGULAR REGION
}
HVESD.S.12_24_20V
0 0 8 Jan 13 20:32:48 2026                     
HVESD.S.12_24_20V { @ Min spacing between HVNW and {(NP inside SHP) OR (NP inside PWEL)} connected to different potential PADs when HVNW is covered by HVGB and HVDMY >= 50
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NP_IN_SHP_PAD NOT INSIDE A
  C = NP_OUT_HVDMY_PAD NOT INSIDE A
  X = EXT HVNW_PAD_HVGB_24_20V B < HVESD_S_12_24_20V ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
  EXT HVNW_PAD_HVGB_24_20V C < HVESD_S_12_24_20V ABUT < 90 NOT CONNECTED SINGULAR REGION
}
HVESD.S.12_45_36V
0 0 8 Jan 13 20:32:48 2026                     
HVESD.S.12_45_36V { @ Min spacing between HVNW and {(NP inside SHP) OR (NP inside PWEL)} connected to different potential PADs when HVNW is covered by HVGB and HVDMY >= 60
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NP_IN_SHP_PAD NOT INSIDE A
  C = NP_OUT_HVDMY_PAD NOT INSIDE A
  X = EXT HVNW_PAD_HVGB_45_36V B < HVESD_S_12_45_36V ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
  EXT HVNW_PAD_HVGB_45_36V C < HVESD_S_12_45_36V ABUT < 90 NOT CONNECTED SINGULAR REGION
}
HVESD.S.12_55V
0 0 8 Jan 13 20:32:48 2026                     
HVESD.S.12_55V { @ Min spacing between HVNW and {(NP inside SHP) OR (NP inside PWEL)} connected to different potential PADs when HVNW is covered by HVGB and HVDMY >= 120
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NP_IN_SHP_PAD NOT INSIDE A
  C = NP_OUT_HVDMY_PAD NOT INSIDE A
  X = EXT HVNW_PAD_HVGB_55V B < HVESD_S_12_55V ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
  EXT HVNW_PAD_HVGB_55V C < HVESD_S_12_55V ABUT < 90 NOT CONNECTED SINGULAR REGION
}
HVESD.S.12_70_65V
0 0 8 Jan 13 20:32:48 2026                     
HVESD.S.12_70_65V { @ Min spacing between HVNW and {(NP inside SHP) OR (NP inside PWEL)} connected to different potential PADs when HVNW is covered by HVGB and HVDMY >= 160
  A = (HOLES NBL_ISO_RING) NOT NBL_ISO_RING
  B = NP_IN_SHP_PAD NOT INSIDE A
  C = NP_OUT_HVDMY_PAD NOT INSIDE A
  X = EXT HVNW_PAD_HVGB_70_65V B < HVESD_S_12_70_65V ABUT < 90 NOT CONNECTED SINGULAR REGION
  X NOT INSIDE PPOD_ISO_H
  EXT HVNW_PAD_HVGB_70_65V C < HVESD_S_12_70_65V ABUT < 90 NOT CONNECTED SINGULAR REGION
}
HVESD.W.9_36V
0 0 20 Jan 13 20:32:48 2026                    
HVESD.W.9_36V { @ Min width of HVDMY when two HVNW are connected to different potential PADs and meet following conditions >= 50 um
			@ 1. ONE of HVNW are interacted with HVGA
			@ 2. HVNW are interacted with HVDMY
			@ 3. One of HVNW is inside NBL
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 50um)
   A1 = EXT HVNW_NBL_PAD_INTERACT_HVGA_36V HVNW_HVDMY_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   A2 = EXT HVNW_NBL_PAD_INTERACT_HVGA_36V HVNW_HVDMY_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   C1 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGA_36V INTERACT (A1 OR A2))
   C2 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT (A1 OR A2))
   C3 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT (A1 OR A2))
   C = (C1 OR C2) OR C3
   INT C < HVESD_W_9_36V ABUT < 90 SINGULAR REGION
   D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_36V HVNW_NBL_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_36V HVNW_NBL_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   G1 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA_36V INTERACT (D1 OR D2))
   G2 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT (D1 OR D2))
   G3 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT (D1 OR D2))
   G = (G1 OR G2) OR G3
   INT G < HVESD_W_9_36V ABUT < 90 SINGULAR REGION
}			
HVESD.W.9_29V
0 0 20 Jan 13 20:32:48 2026                    
HVESD.W.9_29V { @ Min width of HVDMY when two HVNW are connected to different potential PADs and meet following conditions >= 40 um
			@ 1. ONE of HVNW are interacted with HVGA
			@ 2. HVNW are interacted with HVDMY
			@ 3. One of HVNW is inside NBL
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 50um)
   A1 = EXT HVNW_NBL_PAD_INTERACT_HVGA_29V HVNW_HVDMY_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   A2 = EXT HVNW_NBL_PAD_INTERACT_HVGA_29V HVNW_HVDMY_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   C1 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGA_29V INTERACT (A1 OR A2))
   C2 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT (A1 OR A2))
   C3 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT (A1 OR A2))
   C = (C1 OR C2) OR C3
   INT C < HVESD_W_9_29V ABUT < 90 SINGULAR REGION
   D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_29V HVNW_NBL_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_29V HVNW_NBL_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   G1 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA_29V INTERACT (D1 OR D2))
   G2 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT (D1 OR D2))
   G3 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT (D1 OR D2))
   G = (G1 OR G2) OR G3
   INT G < HVESD_W_9_29V ABUT < 90 SINGULAR REGION
}			
HVESD.W.9_24_20_16_12_8_7_6V
0 0 20 Jan 13 20:32:48 2026                    
HVESD.W.9_24_20_16_12_8_7_6V { @ Min width of HVDMY when two HVNW are connected to different potential PADs and meet following conditions >= 15 um
			@ 1. ONE of HVNW are interacted with HVGA
			@ 2. HVNW are interacted with HVDMY
			@ 3. One of HVNW is inside NBL
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 50um)
   A1 = EXT HVNW_NBL_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   A2 = EXT HVNW_NBL_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   C1 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V INTERACT (A1 OR A2))
   C2 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT (A1 OR A2))
   C3 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT (A1 OR A2))
   C = (C1 OR C2) OR C3
   INT C < HVESD_W_9_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
   D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_NBL_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_NBL_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   G1 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V INTERACT (D1 OR D2))
   G2 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT (D1 OR D2))
   G3 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT (D1 OR D2))
   G = (G1 OR G2) OR G3
   INT G < HVESD_W_9_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
}			
HVESD.W.9_5V
0 0 20 Jan 13 20:32:48 2026                    
HVESD.W.9_5V { @ Min width of HVDMY when two HVNW are connected to different potential PADs and meet following conditions >= 2 um
			@ 1. ONE of HVNW are interacted with HVGA
			@ 2. HVNW are interacted with HVDMY
			@ 3. One of HVNW is inside NBL
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 50um)
   A1 = EXT HVNW_NBL_PAD_INTERACT_HVGA_5V HVNW_HVDMY_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   A2 = EXT HVNW_NBL_PAD_INTERACT_HVGA_5V HVNW_HVDMY_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   C1 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGA_5V INTERACT (A1 OR A2))
   C2 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT (A1 OR A2))
   C3 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT (A1 OR A2))
   C = (C1 OR C2) OR C3
   INT C < HVESD_W_9_5V ABUT < 90 SINGULAR REGION
   D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_5V HVNW_NBL_PAD_INTERACT_HVGA < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGA_5V HVNW_NBL_PAD_INTERACT_HVGB < 50 ABUT < 90  NOT CONNECTED SINGULAR REGION
   G1 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA_5V INTERACT (D1 OR D2))
   G2 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT (D1 OR D2))
   G3 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT (D1 OR D2))
   G = (G1 OR G2) OR G3
   INT G < HVESD_W_9_5V ABUT < 90 SINGULAR REGION
}			
HVESD.W.10_24_20V
0 0 20 Jan 13 20:32:48 2026                    
HVESD.W.10_24_20V { @ Min width of HVDMY when two HVNW are connected to different potential PADs and meet following conditions >= 40 um
			@ 1. one of HVNW are interacted with HVGB
			@ 2. HVNW are interacted with HVDMY
			@ 3. One of HVNW is inside NBL
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 120um)
   A1 = EXT HVNW_NBL_PAD_INTERACT_HVGB_24_20V HVNW_HVDMY_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   A2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_24_20V HVNW_HVDMY_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   C1 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGB_24_20V INTERACT (A1 OR A2))
   C2 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT (A1 OR A2))
   C3 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT (A1 OR A2))
   C = (C1 OR C2) OR C3 
   INT C < HVESD_W_10_24_20V ABUT < 90 SINGULAR REGION
   D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_24_20V HVNW_NBL_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_24_20V HVNW_NBL_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   G1 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB_24_20V INTERACT (D1 OR D2))
   G2 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT (D1 OR D2))
   G3 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT (D1 OR D2))
   G = (G1 OR G2) OR G3
   INT G < HVESD_W_10_24_20V ABUT < 90 SINGULAR REGION
}
HVESD.W.10_45_36V
0 0 20 Jan 13 20:32:48 2026                    
HVESD.W.10_45_36V { @ Min width of HVDMY when two HVNW are connected to different potential PADs and meet following conditions >= 50 um
			@ 1. one of HVNW are interacted with HVGB
			@ 2. HVNW are interacted with HVDMY
			@ 3. One of HVNW is inside NBL
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 120um)
   A1 = EXT HVNW_NBL_PAD_INTERACT_HVGB_45_36V HVNW_HVDMY_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   A2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_45_36V HVNW_HVDMY_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   C1 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGB_45_36V INTERACT (A1 OR A2))
   C2 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT (A1 OR A2))
   C3 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT (A1 OR A2))
   C = (C1 OR C2) OR C3 
   INT C < HVESD_W_10_45_36V ABUT < 90 SINGULAR REGION
   D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_45_36V HVNW_NBL_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_45_36V HVNW_NBL_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   G1 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB_45_36V INTERACT (D1 OR D2))
   G2 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT (D1 OR D2))
   G3 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT (D1 OR D2))
   G = (G1 OR G2) OR G3
   INT G < HVESD_W_10_45_36V ABUT < 90 SINGULAR REGION
}
HVESD.W.10_55V
0 0 20 Jan 13 20:32:48 2026                    
HVESD.W.10_55V { @ Min width of HVDMY when two HVNW are connected to different potential PADs and meet following conditions >= 60 um
			@ 1. one of HVNW are interacted with HVGB
			@ 2. HVNW are interacted with HVDMY
			@ 3. One of HVNW is inside NBL
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 120um)
   A1 = EXT HVNW_NBL_PAD_INTERACT_HVGB_55V HVNW_HVDMY_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   A2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_55V HVNW_HVDMY_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   C1 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGB_55V INTERACT (A1 OR A2))
   C2 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT (A1 OR A2))
   C3 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT (A1 OR A2))
   C = (C1 OR C2) OR C3 
   INT C < HVESD_W_10_55V ABUT < 90 SINGULAR REGION
   D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_55V HVNW_NBL_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_55V HVNW_NBL_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   G1 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB_55V INTERACT (D1 OR D2))
   G2 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT (D1 OR D2))
   G3 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT (D1 OR D2))
   G = (G1 OR G2) OR G3
   INT G < HVESD_W_10_55V ABUT < 90 SINGULAR REGION
}
HVESD.W.10_70_65V
0 0 20 Jan 13 20:32:48 2026                    
HVESD.W.10_70_65V { @ Min width of HVDMY when two HVNW are connected to different potential PADs and meet following conditions >= 90 um
			@ 1. one of HVNW are interacted with HVGB
			@ 2. HVNW are interacted with HVDMY
			@ 3. One of HVNW is inside NBL
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 120um)
   A1 = EXT HVNW_NBL_PAD_INTERACT_HVGB_70_65V HVNW_HVDMY_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   A2 = EXT HVNW_NBL_PAD_INTERACT_HVGB_70_65V HVNW_HVDMY_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   C1 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGB_70_65V INTERACT (A1 OR A2))
   C2 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB INTERACT (A1 OR A2))
   C3 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGA INTERACT (A1 OR A2))
   C = (C1 OR C2) OR C3 
   INT C < HVESD_W_10_70_65V ABUT < 90 SINGULAR REGION
   D1 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_70_65V HVNW_NBL_PAD_INTERACT_HVGA < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   D2 = EXT HVNW_HVDMY_PAD_INTERACT_HVGB_70_65V HVNW_NBL_PAD_INTERACT_HVGB < 120 ABUT < 90  NOT CONNECTED SINGULAR REGION
   G1 = HVDMY INTERACT (HVNW_HVDMY_PAD_INTERACT_HVGB_70_65V INTERACT (D1 OR D2))
   G2 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGB INTERACT (D1 OR D2))
   G3 = HVDMY INTERACT (HVNW_NBL_PAD_INTERACT_HVGA INTERACT (D1 OR D2))
   G = (G1 OR G2) OR G3
   INT G < HVESD_W_10_70_65V ABUT < 90 SINGULAR REGION
}
HVESD.E.25_36V
0 0 18 Jan 13 20:32:48 2026                    
HVESD.E.25_36V { @ Min extension of HVDMY beyond {HVNW AND SDI} when two HVNW are connedted to different potential PADs in different HVDMY region   >= 40 um
			@ 1. one of HVNW are interacted with HVGA
			@ 2. HVNW are interacted with different HVDMY
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 40um)
  A1 = ENC HVNW_HVDMY_SDI_PAD_HVGA_36V HVDMY < HVESD_E_25_36V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_SDI_PAD_HVGA HVDMY < HVESD_E_25_36V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_SDI_PAD_HVGB HVDMY < HVESD_E_25_36V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_PAD_HVGA_36V HVNW_HVDMY_SDI_PAD_HVGB < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_PAD_HVGA_36V HVNW_HVDMY_SDI_PAD_HVGA < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C2)  
  }
HVESD.E.25_29V
0 0 18 Jan 13 20:32:48 2026                    
HVESD.E.25_29V { @ Min extension of HVDMY beyond {HVNW AND SDI} when two HVNW are connedted to different potential PADs in different HVDMY region   >= 30 um
			@ 1. one of HVNW are interacted with HVGA
			@ 2. HVNW are interacted with different HVDMY
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 40um)
  A1 = ENC HVNW_HVDMY_SDI_PAD_HVGA_29V HVDMY < HVESD_E_25_29V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_SDI_PAD_HVGA HVDMY < HVESD_E_25_29V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_SDI_PAD_HVGB HVDMY < HVESD_E_25_29V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_PAD_HVGA_29V HVNW_HVDMY_SDI_PAD_HVGB < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_PAD_HVGA_29V HVNW_HVDMY_SDI_PAD_HVGA < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C2)  
  }
HVESD.E.25_24_20_16_12_8_7_6V
0 0 18 Jan 13 20:32:48 2026                    
HVESD.E.25_24_20_16_12_8_7_6V { @ Min extension of HVDMY beyond {HVNW AND SDI} when two HVNW are connedted to different potential PADs in different HVDMY region   >= 20 um
			@ 1. one of HVNW are interacted with HVGA
			@ 2. HVNW are interacted with different HVDMY
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 40um)
  A1 = ENC HVNW_HVDMY_SDI_PAD_HVGA_24_20_16_12_8_7_6V HVDMY < HVESD_E_25_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_SDI_PAD_HVGA HVDMY < HVESD_E_25_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_SDI_PAD_HVGB HVDMY < HVESD_E_25_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_PAD_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_SDI_PAD_HVGB < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_PAD_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_SDI_PAD_HVGA < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C2)  
  }
HVESD.E.25_5V
0 0 18 Jan 13 20:32:48 2026                    
HVESD.E.25_5V { @ Min extension of HVDMY beyond {HVNW AND SDI} when two HVNW are connedted to different potential PADs in different HVDMY region   >= 20 um
			@ 1. one of HVNW are interacted with HVGA
			@ 2. HVNW are interacted with different HVDMY
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 40um)
  A1 = ENC HVNW_HVDMY_SDI_PAD_HVGA_5V HVDMY < HVESD_E_25_5V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_SDI_PAD_HVGA HVDMY < HVESD_E_25_5V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_SDI_PAD_HVGB HVDMY < HVESD_E_25_5V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_PAD_HVGA_5V HVNW_HVDMY_SDI_PAD_HVGB < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_PAD_HVGA_5V HVNW_HVDMY_SDI_PAD_HVGA < 40 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C2)  
  }
HVESD.E.26_24_20V
0 0 18 Jan 13 20:32:48 2026                    
HVESD.E.26_24_20V { @ Min extension of HVDMY beyond {HVNW AND SDI} when two HVNW are connedted to different potential PADs in different HVDMY region   >= 30 um
			@ 1. one side of HVNW are interacted with HVGB
			@ 2. HVNW are interacted with different HVDMY
            @(This rule should be checked when the space between two above-mentioned HVNW is smaller than 95um)
  A1 = ENC HVNW_HVDMY_SDI_PAD_HVGB_24_20V HVDMY < HVESD_E_26_24_20V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_SDI_PAD_HVGB HVDMY < HVESD_E_26_24_20V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_SDI_PAD_HVGA HVDMY < HVESD_E_26_24_20V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_PAD_HVGB_24_20V HVNW_HVDMY_SDI_PAD_HVGA < 95 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_PAD_HVGB_24_20V HVNW_HVDMY_SDI_PAD_HVGB < 95 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C2)  
  }
HVESD.E.26_45_36V
0 0 18 Jan 13 20:32:48 2026                    
HVESD.E.26_45_36V { @ Min extension of HVDMY beyond {HVNW AND SDI} when two HVNW are connedted to different potential PADs in different HVDMY region   >= 40 um
			@ 1. one side of HVNW are interacted with HVGB
			@ 2. HVNW are interacted with different HVDMY
            @(This rule should be checked when the space between two above-mentioned HVNW is smaller than 95um)
  A1 = ENC HVNW_HVDMY_SDI_PAD_HVGB_45_36V HVDMY < HVESD_E_26_45_36V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_SDI_PAD_HVGB HVDMY < HVESD_E_26_45_36V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_SDI_PAD_HVGA HVDMY < HVESD_E_26_45_36V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_PAD_HVGB_45_36V HVNW_HVDMY_SDI_PAD_HVGA < 95 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_PAD_HVGB_45_36V HVNW_HVDMY_SDI_PAD_HVGB < 95 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C2)  
  }
HVESD.E.26_55V
0 0 18 Jan 13 20:32:48 2026                    
HVESD.E.26_55V { @ Min extension of HVDMY beyond {HVNW AND SDI} when two HVNW are connedted to different potential PADs in different HVDMY region   >= 50 um
			@ 1. one side of HVNW are interacted with HVGB
			@ 2. HVNW are interacted with different HVDMY
            @(This rule should be checked when the space between two above-mentioned HVNW is smaller than 95um)
  A1 = ENC HVNW_HVDMY_SDI_PAD_HVGB_55V HVDMY < HVESD_E_26_55V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_SDI_PAD_HVGB HVDMY < HVESD_E_26_55V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_SDI_PAD_HVGA HVDMY < HVESD_E_26_55V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_PAD_HVGB_55V HVNW_HVDMY_SDI_PAD_HVGA < 95 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_PAD_HVGB_55V HVNW_HVDMY_SDI_PAD_HVGB < 95 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C2)  
  }
HVESD.E.26_70_65V
0 0 18 Jan 13 20:32:48 2026                    
HVESD.E.26_70_65V { @ Min extension of HVDMY beyond {HVNW AND SDI} when two HVNW are connedted to different potential PADs in different HVDMY region   >= 85 um
			@ 1. one side of HVNW are interacted with HVGB
			@ 2. HVNW are interacted with different HVDMY
            @(This rule should be checked when the space between two above-mentioned HVNW is smaller than 95um)
  A1 = ENC HVNW_HVDMY_SDI_PAD_HVGB_70_65V HVDMY < HVESD_E_26_70_65V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_HVDMY_SDI_PAD_HVGB HVDMY < HVESD_E_26_70_65V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_HVDMY_SDI_PAD_HVGA HVDMY < HVESD_E_26_70_65V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_PAD_HVGB_70_65V HVNW_HVDMY_SDI_PAD_HVGA < 95 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_PAD_HVGB_70_65V HVNW_HVDMY_SDI_PAD_HVGB < 95 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C2)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C1)
  A2 INTERACT (HVNW_HVDMY_SDI_PAD_HVGB INTERACT C2)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C1)
  A3 INTERACT (HVNW_HVDMY_SDI_PAD_HVGA INTERACT C2)  
  }
HVESD.E.27_36V
0 0 31 Jan 13 20:32:48 2026                    
HVESD.E.27_36V { @ Min extension of HVDMY beyond {HVNW AND SDI} INSIDE NBL  when two HVNW are connedted to different potential PADs in different HVDMY region   >= 60 um
			@ 1. one of HVNW is interacted with HVGA
			@ 2. HVNW are interacted with different HVDMY
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 60um)
  A1 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGA_36V HVDMY < HVESD_E_27_36V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_27_36V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_27_36V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGA_36V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGA_36V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA_36V INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA_36V INTERACT C2)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C1)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C2)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C1)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C2)  
  AA1 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_36V HVDMY < HVESD_E_27_36V ABUT < 90 SINGULAR REGION
  AA2 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGA HVDMY < HVESD_E_27_36V ABUT < 90 SINGULAR REGION
  AA3 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGB HVDMY < HVESD_E_27_36V ABUT < 90 SINGULAR REGION
  AB1 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_36V HVNW_HVDMY_SDI_NBL_PAD_HVGB < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AB2 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_36V HVNW_HVDMY_SDI_NBL_PAD_HVGA < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AC1 = AB1 INTERACT HVDMY > 1
  AC2 = AB2 INTERACT HVDMY > 1
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_36V INTERACT AC1)
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_36V INTERACT AC2)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC1)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC2)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC1)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC2)  
  }
HVESD.E.27_29V
0 0 31 Jan 13 20:32:48 2026                    
HVESD.E.27_29V { @ Min extension of HVDMY beyond {HVNW AND SDI} INSIDE NBL  when two HVNW are connedted to different potential PADs in different HVDMY region   >= 50 um
			@ 1. one of HVNW is interacted with HVGA
			@ 2. HVNW are interacted with different HVDMY
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 60um)
  A1 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGA_29V HVDMY < HVESD_E_27_29V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_27_29V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_27_29V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGA_29V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGA_29V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA_29V INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA_29V INTERACT C2)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C1)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C2)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C1)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C2)  
  AA1 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_29V HVDMY < HVESD_E_27_29V ABUT < 90 SINGULAR REGION
  AA2 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGA HVDMY < HVESD_E_27_29V ABUT < 90 SINGULAR REGION
  AA3 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGB HVDMY < HVESD_E_27_29V ABUT < 90 SINGULAR REGION
  AB1 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_29V HVNW_HVDMY_SDI_NBL_PAD_HVGB < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AB2 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_29V HVNW_HVDMY_SDI_NBL_PAD_HVGA < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AC1 = AB1 INTERACT HVDMY > 1
  AC2 = AB2 INTERACT HVDMY > 1
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_29V INTERACT AC1)
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_29V INTERACT AC2)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC1)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC2)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC1)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC2)  
  }
HVESD.E.27_24_20_16_12_8_7_6V
0 0 31 Jan 13 20:32:48 2026                    
HVESD.E.27_24_20_16_12_8_7_6V { @ Min extension of HVDMY beyond {HVNW AND SDI} INSIDE NBL  when two HVNW are connedted to different potential PADs in different HVDMY region   >= 30 um
			@ 1. one of HVNW is interacted with HVGA
			@ 2. HVNW are interacted with different HVDMY
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 60um)
  A1 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGA_24_20_16_12_8_7_6V HVDMY < HVESD_E_27_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_27_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_27_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGA_24_20_16_12_8_7_6V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGA_24_20_16_12_8_7_6V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA_24_20_16_12_8_7_6V INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA_24_20_16_12_8_7_6V INTERACT C2)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C1)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C2)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C1)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C2)  
  AA1 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVDMY < HVESD_E_27_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  AA2 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGA HVDMY < HVESD_E_27_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  AA3 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGB HVDMY < HVESD_E_27_24_20_16_12_8_7_6V ABUT < 90 SINGULAR REGION
  AB1 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_SDI_NBL_PAD_HVGB < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AB2 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V HVNW_HVDMY_SDI_NBL_PAD_HVGA < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AC1 = AB1 INTERACT HVDMY > 1
  AC2 = AB2 INTERACT HVDMY > 1
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V INTERACT AC1)
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_24_20_16_12_8_7_6V INTERACT AC2)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC1)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC2)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC1)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC2)  
  }
HVESD.E.27_5V
0 0 31 Jan 13 20:32:48 2026                    
HVESD.E.27_5V { @ Min extension of HVDMY beyond {HVNW AND SDI} INSIDE NBL  when two HVNW are connedted to different potential PADs in different HVDMY region   >= 30 um
			@ 1. one of HVNW is interacted with HVGA
			@ 2. HVNW are interacted with different HVDMY
			@(This rule should be checked when the space between two above-mentioned HVNW is smaller than 60um)
  A1 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGA_5V HVDMY < HVESD_E_27_5V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_27_5V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_27_5V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGA_5V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGA_5V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA_5V INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA_5V INTERACT C2)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C1)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C2)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C1)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C2)  
  AA1 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_5V HVDMY < HVESD_E_27_5V ABUT < 90 SINGULAR REGION
  AA2 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGA HVDMY < HVESD_E_27_5V ABUT < 90 SINGULAR REGION
  AA3 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGB HVDMY < HVESD_E_27_5V ABUT < 90 SINGULAR REGION
  AB1 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_5V HVNW_HVDMY_SDI_NBL_PAD_HVGB < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AB2 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_5V HVNW_HVDMY_SDI_NBL_PAD_HVGA < 60 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AC1 = AB1 INTERACT HVDMY > 1
  AC2 = AB2 INTERACT HVDMY > 1
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_5V INTERACT AC1)
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA_5V INTERACT AC2)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC1)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC2)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC1)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC2)  
  }
HVESD.E.28_24_20V
0 0 31 Jan 13 20:32:48 2026                    
HVESD.E.28_24_20V { @ Min extension of HVDMY beyond {HVNW AND SDI} INSIDE NBL when two HVNW are connedted to different potential PADs in different HVDMY region   >= 50 um
			@ 1. one side of HVNW are interacted with HVGB
			@ 2. HVNW are interacted with different HVDMY
            @(This rule should be checked when the space between two above-mentioned HVNW is smaller than 130um)
  A1 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGB_24_20V HVDMY < HVESD_E_28_24_20V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_28_24_20V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_28_24_20V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGB_24_20V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGB_24_20V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB_24_20V INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB_24_20V INTERACT C2)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C1)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C2)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C1)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C2)  
  AA1 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_24_20V HVDMY < HVESD_E_28_24_20V ABUT < 90 SINGULAR REGION
  AA2 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGB HVDMY < HVESD_E_28_24_20V ABUT < 90 SINGULAR REGION
  AA3 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGA HVDMY < HVESD_E_28_24_20V ABUT < 90 SINGULAR REGION
  AB1 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_24_20V HVNW_HVDMY_SDI_NBL_PAD_HVGA < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AB2 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_24_20V HVNW_HVDMY_SDI_NBL_PAD_HVGB < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AC1 = AB1 INTERACT HVDMY > 1
  AC2 = AB2 INTERACT HVDMY > 1
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_24_20V INTERACT AC1)
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_24_20V INTERACT AC2)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC1)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC2)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC1)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC2)  
  }
HVESD.E.28_45_36V
0 0 31 Jan 13 20:32:48 2026                    
HVESD.E.28_45_36V { @ Min extension of HVDMY beyond {HVNW AND SDI} INSIDE NBL when two HVNW are connedted to different potential PADs in different HVDMY region   >= 60 um
			@ 1. one side of HVNW are interacted with HVGB
			@ 2. HVNW are interacted with different HVDMY
            @(This rule should be checked when the space between two above-mentioned HVNW is smaller than 130um)
  A1 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGB_45_36V HVDMY < HVESD_E_28_45_36V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_28_45_36V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_28_45_36V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGB_45_36V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGB_45_36V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB_45_36V INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB_45_36V INTERACT C2)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C1)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C2)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C1)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C2)  
  AA1 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_45_36V HVDMY < HVESD_E_28_45_36V ABUT < 90 SINGULAR REGION
  AA2 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGB HVDMY < HVESD_E_28_45_36V ABUT < 90 SINGULAR REGION
  AA3 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGA HVDMY < HVESD_E_28_45_36V ABUT < 90 SINGULAR REGION
  AB1 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_45_36V HVNW_HVDMY_SDI_NBL_PAD_HVGA < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AB2 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_45_36V HVNW_HVDMY_SDI_NBL_PAD_HVGB < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AC1 = AB1 INTERACT HVDMY > 1
  AC2 = AB2 INTERACT HVDMY > 1
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_45_36V INTERACT AC1)
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_45_36V INTERACT AC2)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC1)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC2)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC1)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC2)  
  }
HVESD.E.28_55V
0 0 31 Jan 13 20:32:48 2026                    
HVESD.E.28_55V { @ Min extension of HVDMY beyond {HVNW AND SDI} INSIDE NBL when two HVNW are connedted to different potential PADs in different HVDMY region   >= 70 um
			@ 1. one side of HVNW are interacted with HVGB
			@ 2. HVNW are interacted with different HVDMY
            @(This rule should be checked when the space between two above-mentioned HVNW is smaller than 130um)
  A1 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGB_55V HVDMY < HVESD_E_28_55V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_28_55V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_28_55V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGB_55V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGB_55V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB_55V INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB_55V INTERACT C2)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C1)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C2)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C1)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C2)  
  AA1 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_55V HVDMY < HVESD_E_28_55V ABUT < 90 SINGULAR REGION
  AA2 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGB HVDMY < HVESD_E_28_55V ABUT < 90 SINGULAR REGION
  AA3 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGA HVDMY < HVESD_E_28_55V ABUT < 90 SINGULAR REGION
  AB1 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_55V HVNW_HVDMY_SDI_NBL_PAD_HVGA < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AB2 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_55V HVNW_HVDMY_SDI_NBL_PAD_HVGB < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AC1 = AB1 INTERACT HVDMY > 1
  AC2 = AB2 INTERACT HVDMY > 1
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_55V INTERACT AC1)
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_55V INTERACT AC2)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC1)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC2)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC1)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC2)  
  }
HVESD.E.28_70_65V
0 0 31 Jan 13 20:32:48 2026                    
HVESD.E.28_70_65V { @ Min extension of HVDMY beyond {HVNW AND SDI} INSIDE NBL when two HVNW are connedted to different potential PADs in different HVDMY region   >= 100 um
			@ 1. one side of HVNW are interacted with HVGB
			@ 2. HVNW are interacted with different HVDMY
            @(This rule should be checked when the space between two above-mentioned HVNW is smaller than 130um)
  A1 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGB_70_65V HVDMY < HVESD_E_28_70_65V ABUT < 90 SINGULAR REGION
  A2 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB HVDMY < HVESD_E_28_70_65V ABUT < 90 SINGULAR REGION
  A3 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA HVDMY < HVESD_E_28_70_65V ABUT < 90 SINGULAR REGION
  B1 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGB_70_65V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  B2 = EXT HVNW_HVDMY_SDI_NBL_PAD_HVGB_70_65V HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  C1 = B1 INTERACT HVDMY > 1
  C2 = B2 INTERACT HVDMY > 1
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB_70_65V INTERACT C1)
  A1 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB_70_65V INTERACT C2)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C1)
  A2 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB INTERACT C2)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C1)
  A3 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGA INTERACT C2)  
  AA1 = ENC HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_70_65V HVDMY < HVESD_E_28_70_65V ABUT < 90 SINGULAR REGION
  AA2 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGB HVDMY < HVESD_E_28_70_65V ABUT < 90 SINGULAR REGION
  AA3 = ENC HVNW_HVDMY_SDI_NBL_PAD_HVGA HVDMY < HVESD_E_28_70_65V ABUT < 90 SINGULAR REGION
  AB1 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_70_65V HVNW_HVDMY_SDI_NBL_PAD_HVGA < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AB2 = EXT HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_70_65V HVNW_HVDMY_SDI_NBL_PAD_HVGB < 130 ABUT < 90  NOT CONNECTED SINGULAR REGION
  AC1 = AB1 INTERACT HVDMY > 1
  AC2 = AB2 INTERACT HVDMY > 1
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_70_65V INTERACT AC1)
  AA1 INTERACT (HVNW_SDI_INTERACT_HVDMY_PAD_INTERACT_HVGB_70_65V INTERACT AC2)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC1)
  AA2 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGB INTERACT AC2)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC1)
  AA3 INTERACT (HVNW_HVDMY_SDI_NBL_PAD_HVGA INTERACT AC2)  
  }
LUP.1g
0 0 6 Jan 13 20:32:48 2026                     
LUP.1g {@ Any N+Active or an N+Active cluster connected to an I/O pad must be surrounded by a P+ guard-ring.
@ Any P+Active or a P+Active cluster connected to an I/O pad must be surrounded by a N+ guard-ring
  POST_DRIVER_NACT NOT INSIDE PTAP_guard_ring_hole 
  POST_DRIVER_PACT_NON_5V_LVT NOT INSIDE NTAP_guard_ring_hole
  POST_DRIVER_PACT_5V_LVT NOT INSIDE NTAP_HVNW_guard_ring_hole
}
LUP.2g
0 0 8 Jan 13 20:32:48 2026                     
LUP.2g {@ Within 20 um space from the MOS connected to an I/O pad, a P+ guard-ring is required to surround an NMOS or an NMOS cluster. And an N+ guard-ring is required to surround a PMOS or a PMOS cluster.
  X = EXT POST_DRIVER_PMOS_NW BESIDE_POST_DRIVER_NMOS_RW < LUP_2_S ABUT < 90 SINGULAR REGION CONNECTED
  Y = EXT POST_DRIVER_PMOS_NWi BESIDE_POST_DRIVER_NMOS_RWi < LUP_2_S ABUT < 90 SINGULAR REGION NOT CONNECTED
  BESIDE_POST_DRIVER_NMOS_waive = (BESIDE_POST_DRIVER_NMOS_RWi NOT INTERACT X) NOT INTERACT Y
  (BESIDE_POST_DRIVER_NMOS NOT BESIDE_POST_DRIVER_NMOS_waive) NOT INSIDE PTAP_guard_ring_hole
  BESIDE_POST_DRIVER_PMOS_5V_LVT NOT INSIDE NTAP_HVNW_guard_ring_hole
  BESIDE_POST_DRIVER_PMOS_NON_5V_LVT  NOT INSIDE NTAP_guard_ring_hole
}
LUP.3.4g_5V
0 0 15 Jan 13 20:32:48 2026                    
LUP.3.4g_5V {@ For the 5V N/PMOS which connects to an I/O pad directly, space between the 1.8V NMOS and the 5V/1.8V PMOS, space between the 1.8V PMOS and the 5V/1.8V NMOS, Except the NMOS is enclosed by a DNW and the NW of the checked PMOS is not interacted to the DNW.  >= 23 um
  EXT POST_DRIVER_NMOS_PW_50V POST_DRIVER_PMOS_NW_50V < LUP_3_4 ABUT < 90 SINGULAR REGION
  EXT POST_DRIVER_NMOS_PW_50V POST_DRIVER_PMOS_NW_LV  < LUP_3_4 ABUT < 90 SINGULAR REGION
  EXT POST_DRIVER_NMOS_PW_LV  POST_DRIVER_PMOS_NW_50V < LUP_3_4 ABUT < 90 SINGULAR REGION
  EXT POST_DRIVER_NMOS_RW_50V POST_DRIVER_PMOS_NW_50V < LUP_3_4 ABUT < 90 SINGULAR REGION CONNECTED
  EXT POST_DRIVER_NMOS_RW_50V POST_DRIVER_PMOS_NW_LV  < LUP_3_4 ABUT < 90 SINGULAR REGION CONNECTED
  EXT POST_DRIVER_NMOS_RW_LV  POST_DRIVER_PMOS_NW_50V < LUP_3_4 ABUT < 90 SINGULAR REGION CONNECTED
  EXT POST_DRIVER_NMOS_RWi_50V POST_DRIVER_PMOS_NWi_50V < LUP_3_4 ABUT < 90 SINGULAR REGION NOT CONNECTED
  EXT POST_DRIVER_NMOS_RWi_50V POST_DRIVER_PMOS_NWi_LV  < LUP_3_4 ABUT < 90 SINGULAR REGION NOT CONNECTED
  EXT POST_DRIVER_NMOS_RWi_LV  POST_DRIVER_PMOS_NWi_50V < LUP_3_4 ABUT < 90 SINGULAR REGION NOT CONNECTED
  EXT POST_DRIVER_NMOS_PW_50V  POST_DRIVER_PMOS_HVNW_5V  < LUP_3_4 ABUT < 90 SINGULAR REGION
  EXT POST_DRIVER_NMOS_PW_LV   POST_DRIVER_PMOS_HVNW_5V  < LUP_3_4 ABUT < 90 SINGULAR REGION
  EXT POST_DRIVER_NMOS_RW_50V  POST_DRIVER_PMOS_HVNW_5V  < LUP_3_4 ABUT < 90 SINGULAR REGION
  EXT POST_DRIVER_NMOS_RW_LV  POST_DRIVER_PMOS_HVNW_5V < LUP_3_4 ABUT < 90 SINGULAR REGION
}
LUP.4g
0 0 14 Jan 13 20:32:48 2026                    
LUP.4g {@ Width of the N+ guard-ring, P+ guard-ring, N+ STRAP and P+ STRAP for the Active connected to an I/O pad, and also MOS within 20um space from the MOS connected to an I/O pad. >= 0.42 um
  PTAP_guard_ring_holex = PTAP_guard_ring_hole ENCLOSE (POST_DRIVER_NACT OR BESIDE_POST_DRIVER_NMOS)
  NTAP_guard_ring_holex = NTAP_guard_ring_hole ENCLOSE (POST_DRIVER_PACT OR BESIDE_POST_DRIVER_PMOS)
  PTAP_guard_ring_wide = (PTAPi TOUCH PTAP_guard_ring_holex) WITH WIDTH >= LUP_4
  NTAP_guard_ring_wide = (NTAPi TOUCH NTAP_guard_ring_holex) WITH WIDTH >= LUP_4
  PTAP_guard_ring_wide_hole = (HOLES PTAP_guard_ring_wide INNER) INSIDE PWELi
  NTAP_guard_ring_wide_hole = (HOLES NTAP_guard_ring_wide INNER) INSIDE HLNWi
  PTAP_guard_ring_hole_check = PTAP_guard_ring_holex NOT INSIDE PTAP_guard_ring_wide_hole
  NTAP_guard_ring_hole_check = NTAP_guard_ring_holex NOT INSIDE NTAP_guard_ring_wide_hole
  PTAP_guard_ring_check = PTAPi COIN OUTSIDE EDGE PTAP_guard_ring_hole_check
  NTAP_guard_ring_check = NTAPi COIN OUTSIDE EDGE NTAP_guard_ring_hole_check
  INT PTAP_guard_ring_check PTAPi < LUP_4 ABUT < 90 REGION
  INT NTAP_guard_ring_check NTAPi < LUP_4 ABUT < 90 REGION
}
LUP.5.4g_5V
0 0 14 Jan 13 20:32:48 2026                    
LUP.5.4g_5V {@ Minimum space >= 23 um
@ 1. between 5V NMOS which connects to the IO pad and the the PMOS in the internal circuit 
@ 2. between 5V PMOS which connects to the IO pad and the the NMOS in the internal circuit
   EXT POST_DRIVER_PMOS_NW_50V BESIDE_POST_DRIVER_NMOS_PW_1  < LUP_5_4  ABUT <90 SINGULAR REGION
   EXT POST_DRIVER_PMOS_NW_50V BESIDE_POST_DRIVER_NMOS_RW_1  < LUP_5_4  ABUT <90 SINGULAR REGION CONNECTED
   EXT POST_DRIVER_PMOS_NWi_50V BESIDE_POST_DRIVER_NMOS_RWi_1 < LUP_5_4  ABUT <90 SINGULAR REGION NOT CONNECTED
   EXT POST_DRIVER_NMOS_PW_50V BESIDE_POST_DRIVER_PMOS_NW_1  < LUP_5_4 ABUT <90 SINGULAR REGION
   EXT POST_DRIVER_NMOS_RW_50V BESIDE_POST_DRIVER_PMOS_NW_1  < LUP_5_4 ABUT <90 SINGULAR REGION CONNECTED
   EXT POST_DRIVER_NMOS_RWi_50V BESIDE_POST_DRIVER_PMOS_NWi_1  < LUP_5_4 ABUT <90 SINGULAR REGION NOT CONNECTED
   EXT POST_DRIVER_NMOS_PW_50V BESIDE_POST_DRIVER_PMOS_HVNW_1  < LUP_5_4 ABUT <90 SINGULAR REGION
   EXT POST_DRIVER_NMOS_RW_50V BESIDE_POST_DRIVER_PMOS_HVNW_1  < LUP_5_4 ABUT <90 SINGULAR REGION 
   EXT POST_DRIVER_PMOS_HVNW_5V BESIDE_POST_DRIVER_NMOS_PW_1  < LUP_5_4  ABUT <90 SINGULAR REGION
   EXT POST_DRIVER_PMOS_HVNW_5V BESIDE_POST_DRIVER_NMOS_RW_1  < LUP_5_4  ABUT <90 SINGULAR REGION
}
LUP.6
0 0 10 Jan 13 20:32:48 2026                    
LUP.6 { @ Any point inside NMOS source/drain space to the nearest PW STRAP in the same PW <= 30 um
        @ Any point inside PMOS source/drain space to the nearest NW STRAP in the same NW <= 30 um
	@ In SRAM bit cell region, the rule is relaxed to 40 um    
  (PACT_CHECK_NON_5V_LVT_NON_SRAM NOT NSTP_OS) NOT (MTP_2T2C AND MCEL)
  (PACT_CHECK_NON_5V_LVT_SRAM NOT (NSTP_OS OR NSTP_OS_SRAM)) NOT (MTP_2T2C AND MCEL)
  (PACT_CHECK_5V_LVT_NON_SRAM NOT NSTP_HVNW_OS) NOT (MTP_2T2C AND MCEL)
  (PACT_CHECK_5V_LVT_SRAM NOT (NSTP_HVNW_OS OR NSTP_HVNW_OS_SRAM)) NOT (MTP_2T2C AND MCEL)
  (NACT_CHECK_NON_SRAM NOT PSTP_OS) NOT (MTP_2T2C AND MCEL)
  (NACT_CHECK_SRAM NOT (PSTP_OS OR PSTP_OS_SRAM)) NOT (MTP_2T2C AND MCEL)
}
HVLUP.W.1_HVDMY_65
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.1_HVDMY_65 { @ min width of N+ HV LUP isolation ring of High side I/O HV P+ ACTIVE >= 8
     POST_DRIVER_ACT_HVP_HS_HVDMY_65 NOT INSIDE NPOD_ISO_LUP_H_HVDMY_65
}
HVLUP.W.1_HVDMY_55
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.1_HVDMY_55 { @ min width of N+ HV LUP isolation ring of High side I/O HV P+ ACTIVE >= 8
     POST_DRIVER_ACT_HVP_HS_HVDMY_55 NOT INSIDE NPOD_ISO_LUP_H_HVDMY_55
}
HVLUP.W.1_HVDMY_45_36_24_20_GB
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.1_HVDMY_45_36_24_20_GB { @ min width of N+ HV LUP isolation ring of High side I/O HV P+ ACTIVE >= 4
     POST_DRIVER_ACT_HVP_HS_HVDMY_45_36_24_20_GB NOT INSIDE NPOD_ISO_LUP_H_HVDMY_45_36_24_20_GB
}
HVLUP.W.1_HVDMY_29
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.1_HVDMY_29 { @ min width of N+ HV LUP isolation ring of High side I/O HV P+ ACTIVE >= 1.5
     POST_DRIVER_ACT_HVP_HS_HVDMY_29 NOT INSIDE NPOD_ISO_LUP_H_HVDMY_29
}
HVLUP.W.1_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.1_HVDMY_24_20_16_12_8_7_6_5_GA { @ min width of N+ HV LUP isolation ring of High side I/O HV P+ ACTIVE >= 1.5
     POST_DRIVER_ACT_HVP_HS_HVDMY_24_20_16_12_8_7_6_5_GA NOT INSIDE NPOD_ISO_LUP_H_HVDMY_24_20_16_12_8_7_6_5_GA
}
HVLUP.W.2_HVDMY_65
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.2_HVDMY_65 { @ min width of P+ HV LUP guard ring of I/O HV P+ ACTIVE >= 8
     ((POST_DRIVER_ACT_HVP_HS INTERACT GATE) AND HVDMY_65) NOT INSIDE PPOD_GR_H
}
HVLUP.W.2_HVDMY_55
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.2_HVDMY_55 { @ min width of P+ HV LUP guard ring of I/O HV P+ ACTIVE >= 8
     ((POST_DRIVER_ACT_HVP_HS INTERACT GATE) AND HVDMY_55) NOT INSIDE PPOD_GR_H
}
HVLUP.W.2_HVDMY_45_36_24_20_GB
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.2_HVDMY_45_36_24_20_GB { @ min width of P+ HV LUP guard ring of I/O HV P+ ACTIVE >= 4
     ((POST_DRIVER_ACT_HVP_HS INTERACT GATE) AND HVDMY_45_36_24_20_GB) NOT INSIDE PPOD_GR_H
}
HVLUP.W.2_HVDMY_29
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.2_HVDMY_29 { @ min width of P+ HV LUP guard ring of I/O HV P+ ACTIVE >= 1.5
     ((POST_DRIVER_ACT_HVP_HS INTERACT GATE) AND HVDMY_29) NOT INSIDE PPOD_GR_H
}
HVLUP.W.2_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.2_HVDMY_24_20_16_12_8_7_6_5_GA { @ min width of P+ HV LUP guard ring of I/O HV P+ ACTIVE >= 1.5
     ((POST_DRIVER_ACT_HVP_HS INTERACT GATE) AND HVDMY_24_20_16_12_8_7_6_5_GA) NOT INSIDE PPOD_GR_H
}
HVLUP.W.4_HVDMY_65
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.4_HVDMY_65 { @ min width of P+ HV LUP isolation ring of low_side I/O HV N+ ACTIVE >= 12
	POST_DRIVER_ACT_HVN_LS_HVDMY_65_NONFULL NOT INSIDE PPOD_ISO_H_LS_HVDMY_65
}
HVLUP.W.4_HVDMY_55
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.4_HVDMY_55 { @ min width of P+ HV LUP isolation ring of low_side I/O HV N+ ACTIVE >= 8
	POST_DRIVER_ACT_HVN_LS_HVDMY_55_NONFULL NOT INSIDE PPOD_ISO_H_LS_HVDMY_55
}
HVLUP.W.4_HVDMY_45_36_24_20_GB
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.4_HVDMY_45_36_24_20_GB { @ min width of P+ HV LUP isolation ring of low_side I/O HV N+ ACTIVE >= 4
	POST_DRIVER_ACT_HVN_LS_HVDMY_45_36_24_20_GB_NONFULL NOT INSIDE PPOD_ISO_H_LS_HVDMY_45_36_24_20_GB
}
HVLUP.W.4_HVDMY_36_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.4_HVDMY_36_GA { @ min width of P+ HV LUP isolation ring of low_side I/O HV N+ ACTIVE >= 4
	POST_DRIVER_ACT_HVN_LS_HVDMY_36_GA_NONFULL NOT INSIDE PPOD_ISO_H_LS_HVDMY_36_GA
}
HVLUP.W.4_HVDMY_29
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.4_HVDMY_29 { @ min width of P+ HV LUP isolation ring of low_side I/O HV N+ ACTIVE >= 1.5
	POST_DRIVER_ACT_HVN_LS_HVDMY_29_NONFULL NOT INSIDE PPOD_ISO_H_LS_HVDMY_29
}
HVLUP.W.4_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.4_HVDMY_24_20_16_12_8_7_6_5_GA { @ min width of P+ HV LUP isolation ring of low_side I/O HV N+ ACTIVE >= 1.5
	POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_8_7_6_5_GA_NONFULL NOT INSIDE PPOD_ISO_H_LS_HVDMY_24_20_16_12_8_7_6_5_GA
}
HVLUP.W.4.1_HVDMY_65
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.4.1_HVDMY_65 { @ min width of P+ HV LUP isolation ring of low_side I/O HV P+ ACTIVE >= 12
	POST_DRIVER_ACT_HVP_LS_HVDMY_65 NOT INSIDE PPOD_ISO_H_LS_HVDMY_65
}
HVLUP.W.4.1_HVDMY_55
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.4.1_HVDMY_55 { @ min width of P+ HV LUP isolation ring of low_side I/O HV P+ ACTIVE >= 8
	POST_DRIVER_ACT_HVP_LS_HVDMY_55 NOT INSIDE PPOD_ISO_H_LS_HVDMY_55
}
HVLUP.W.4.1_HVDMY_45_36_24_20_GB
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.4.1_HVDMY_45_36_24_20_GB { @ min width of P+ HV LUP isolation ring of low_side I/O HV P+ ACTIVE >= 4
	POST_DRIVER_ACT_HVP_LS_HVDMY_45_36_24_20_GB NOT INSIDE PPOD_ISO_H_LS_HVDMY_45_36_24_20_GB
}
HVLUP.W.4.1_HVDMY_36_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.4.1_HVDMY_36_GA { @ min width of P+ HV LUP isolation ring of low_side I/O HV P+ ACTIVE >= 4
	POST_DRIVER_ACT_HVP_LS_HVDMY_36_GA NOT INSIDE PPOD_ISO_H_LS_HVDMY_36_GA
}
HVLUP.W.4.1_HVDMY_29
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.4.1_HVDMY_29 { @ min width of P+ HV LUP isolation ring of low_side I/O HV P+ ACTIVE >= 1.5
	POST_DRIVER_ACT_HVP_LS_HVDMY_29 NOT INSIDE PPOD_ISO_H_LS_HVDMY_29
}
HVLUP.W.4.1_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.4.1_HVDMY_24_20_16_12_8_7_6_5_GA { @ min width of P+ HV LUP isolation ring of low_side I/O HV P+ ACTIVE >= 1.5
	POST_DRIVER_ACT_HVP_LS_HVDMY_24_20_16_12_8_7_6_5_GA NOT INSIDE PPOD_ISO_H_LS_HVDMY_24_20_16_12_8_7_6_5_GA
}
HVLUP.W.5_HVDMY_65
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.5_HVDMY_65 { @ min width of HVNW pickup ring of high-side I/O HV N+ ACTIVE >= 8
     INT HVNW_NPOD_ISO_HS_R_HVDMY_65_C < HVLUP_W_5_HVDMY_65 ABUT < 90 SINGULAR REGION
}
HVLUP.W.5_HVDMY_55
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.5_HVDMY_55 { @ min width of HVNW pickup ring of high-side I/O HV N+ ACTIVE >= 8
     INT HVNW_NPOD_ISO_HS_R_HVDMY_55_C < HVLUP_W_5_HVDMY_55 ABUT < 90 SINGULAR REGION
}
HVLUP.W.5_HVDMY_45_36_24_20_GB
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.5_HVDMY_45_36_24_20_GB { @ min width of HVNW pickup ring of high-side I/O HV N+ ACTIVE >= 4
     INT HVNW_NPOD_ISO_HS_R_HVDMY_45_36_24_20_GB_C < HVLUP_W_5_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION
}
HVLUP.W.5_HVDMY_29
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.5_HVDMY_29 { @ min width of HVNW pickup ring of high-side I/O HV N+ ACTIVE >= 1.5
     INT HVNW_NPOD_ISO_HS_R_HVDMY_29_C < HVLUP_W_5_HVDMY_29 ABUT < 90 SINGULAR REGION
}
HVLUP.W.5_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.5_HVDMY_24_20_16_12_8_7_6_5_GA { @ min width of HVNW pickup ring of high-side I/O HV N+ ACTIVE >= 1.5
     INT HVNW_NPOD_ISO_HS_R_HVDMY_24_20_16_12_8_7_6_5_GA_C < HVLUP_W_5_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.W.6_HVDMY_65
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.6_HVDMY_65 { @ min width of P+ HV LUP guard ring of High-side I/O HV N+ ACTIVE >= 8
     POST_DRIVER_ACT_HVN_HS_HVDMY_65 NOT INSIDE PPOD_GR_H
}
HVLUP.W.6_HVDMY_55
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.6_HVDMY_55 { @ min width of P+ HV LUP guard ring of High-side I/O HV N+ ACTIVE >= 8
     POST_DRIVER_ACT_HVN_HS_HVDMY_55 NOT INSIDE PPOD_GR_H
}
HVLUP.W.6_HVDMY_45_36_24_20_GB
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.6_HVDMY_45_36_24_20_GB { @ min width of P+ HV LUP guard ring of High-side I/O HV N+ ACTIVE >= 4
     POST_DRIVER_ACT_HVN_HS_HVDMY_45_36_24_20_GB NOT INSIDE PPOD_GR_H
}
HVLUP.W.6_HVDMY_29
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.6_HVDMY_29 { @ min width of P+ HV LUP guard ring of High-side I/O HV N+ ACTIVE >= 1.5
     POST_DRIVER_ACT_HVN_HS_HVDMY_29 NOT INSIDE PPOD_GR_H
}
HVLUP.W.6_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.6_HVDMY_24_20_16_12_8_7_6_5_GA { @ min width of P+ HV LUP guard ring of High-side I/O HV N+ ACTIVE >= 1.5
     POST_DRIVER_ACT_HVN_HS_HVDMY_24_20_16_12_8_7_6_5_GA NOT INSIDE PPOD_GR_H
}
HVLUP.W.7_HVDMY_65
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.7_HVDMY_65 { @ min width of N+HV STRAP between HV I/O devices and non-HV I/O devices >= 8
    INT HVNP_STRAP_HVDMY_65 < HVLUP_W_7_HVDMY_65 ABUT < 90 SINGULAR REGION
}
HVLUP.W.7_HVDMY_55
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.7_HVDMY_55 { @ min width of N+HV STRAP between HV I/O devices and non-HV I/O devices >= 8
    INT HVNP_STRAP_HVDMY_55 < HVLUP_W_7_HVDMY_55 ABUT < 90 SINGULAR REGION
}
HVLUP.W.7_HVDMY_45_36_24_20_GB
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.7_HVDMY_45_36_24_20_GB { @ min width of N+HV STRAP between HV I/O devices and non-HV I/O devices >= 4
    INT HVNP_STRAP_HVDMY_45_36_24_20_GB < HVLUP_W_7_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION
}
HVLUP.W.7_HVDMY_36_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.7_HVDMY_36_GA { @ min width of N+HV STRAP between HV I/O devices and non-HV I/O devices >= 4
    INT HVNP_STRAP_HVDMY_36_GA < HVLUP_W_7_HVDMY_36_GA ABUT < 90 SINGULAR REGION
}
HVLUP.W.7_HVDMY_29
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.7_HVDMY_29 { @ min width of N+HV STRAP between HV I/O devices and non-HV I/O devices >= 1.5
    INT HVNP_STRAP_HVDMY_29 < HVLUP_W_7_HVDMY_29 ABUT < 90 SINGULAR REGION
}
HVLUP.W.7_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.7_HVDMY_24_20_16_12_8_7_6_5_GA { @ min width of N+HV STRAP between HV I/O devices and non-HV I/O devices >= 1.5
    INT HVNP_STRAP_HVDMY_24_20_16_12_8_7_6_5_GA < HVLUP_W_7_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.W.8_HVDMY_65
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.8_HVDMY_65 { @ min width of P+HV STRAP between HV I/O devices and non-HV I/O devices >= 8 
    INT HVPP_STRAP_HVDMY_65  < HVLUP_W_8_HVDMY_65  ABUT < 90 SINGULAR REGION
}
HVLUP.W.8_HVDMY_55
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.8_HVDMY_55 { @ min width of P+HV STRAP between HV I/O devices and non-HV I/O devices >= 8 
    INT HVPP_STRAP_HVDMY_55  < HVLUP_W_8_HVDMY_55  ABUT < 90 SINGULAR REGION
}
HVLUP.W.8_HVDMY_45_36_24_20_GB
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.8_HVDMY_45_36_24_20_GB { @ min width of P+HV STRAP between HV I/O devices and non-HV I/O devices >= 4 
    INT HVPP_STRAP_HVDMY_45_36_24_20_GB  < HVLUP_W_8_HVDMY_45_36_24_20_GB  ABUT < 90 SINGULAR REGION
}
HVLUP.W.8_HVDMY_36_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.8_HVDMY_36_GA { @ min width of P+HV STRAP between HV I/O devices and non-HV I/O devices >= 4 
    INT HVPP_STRAP_HVDMY_36_GA  < HVLUP_W_8_HVDMY_36_GA  ABUT < 90 SINGULAR REGION
}
HVLUP.W.8_HVDMY_29
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.8_HVDMY_29 { @ min width of P+HV STRAP between HV I/O devices and non-HV I/O devices >= 1.5 
    INT HVPP_STRAP_HVDMY_29  < HVLUP_W_8_HVDMY_29  ABUT < 90 SINGULAR REGION
}
HVLUP.W.8_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.8_HVDMY_24_20_16_12_8_7_6_5_GA { @ min width of P+HV STRAP between HV I/O devices and non-HV I/O devices >= 1.5 
    INT HVPP_STRAP_HVDMY_24_20_16_12_8_7_6_5_GA  < HVLUP_W_8_HVDMY_24_20_16_12_8_7_6_5_GA  ABUT < 90 SINGULAR REGION
}
HVLUP.W.9
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.W.9 { @ min width of P+ HVLUP bulk ring of fully iso Low-side I/O HV N+ active >= 1.5
    INT PPOD_BULK_R_FULL_HVDMY_24_20_16_12_8_7_6_5_GA < HVLUP_W_9 ABUT < 90 SINGULAR REGION
}
HVLUP.W.10
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.W.10 { @ min width of HVNW pickup ring of fully iso Low-side I/O HV N+ active >= 1.5
	A = (HOLES HVNW_NPOD_ISO_LS_R_HVDMY_24_20_16_12_8_7_6_5_GA_C INNER) ENCLOSE POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_8_7_6_5_GA_FULL
	B = HVNW_NPOD_ISO_LS_R_HVDMY_24_20_16_12_8_7_6_5_GA_C TOUCH A
    INT B < HVLUP_W_10 ABUT < 90 SINGULAR REGION 
}
HVLUP.W.11_HVDMY_65
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.W.11_HVDMY_65 { @ min and max width of PSUB between N+ HVLUP guard ring for 65-55v GB devices == 8
	A = PSUB INTERACT (HVNW INTERACT NPOD_GR_R_HVDMY_65)
	INT A < HVLUP_W_11_HVDMY_65 ABUT < 90 SINGULAR REGION
	SIZE A BY HVLUP_W_11_HVDMY_65/2 UNDEROVER 
}
HVLUP.W.11_HVDMY_55
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.W.11_HVDMY_55 { @ min and max width of PSUB between N+ HVLUP guard ring for 65-55v GB devices == 4
	A = PSUB INTERACT (HVNW INTERACT NPOD_GR_R_HVDMY_55)
	INT A < HVLUP_W_11_HVDMY_55 ABUT < 90 SINGULAR REGION
	SIZE A BY HVLUP_W_11_HVDMY_55/2 UNDEROVER 
}
HVLUP.C.1
0 0 8 Jan 13 20:32:48 2026                     
HVLUP.C.1 { @ min clearance from HVNW of N+HV STRAP to LVMOS without pickup ring >= 200 .
            @ WIthin this rule, all LV devices should be surrounded by their own guard ring.
    A1 = NACT_LV NOT INSIDE (PTAP_guard_ring_hole OR NBL_ISO_HOLE)
    A2 = PACT_LV NOT INSIDE (NTAP_guard_ring_hole OR NBL_ISO_HOLE)
    A = A1 OR A2
	B = HVNW INTERACT HVNP_STRAP
    EXT B A < HVLUP_C_1  ABUT < 90 SINGULAR REGION
}
HVLUP.C.2.1_HVDMY_65
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.2.1_HVDMY_65 { @ Min clearance from HVNW pickup ring for non fully iso I/O HVNMOS or low side I/O HVESD to N+ HVLUP ISO ring >= 95
						 @ DRC only check drain / base of NACT not connected to HVPMOS drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_65 HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_2_HVDMY_65 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_65_NONFULL < HVLUP_C_2_HVDMY_65 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.1_HVDMY_55
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.2.1_HVDMY_55 { @ Min clearance from HVNW pickup ring for non fully iso I/O HVNMOS or low side I/O HVESD to N+ HVLUP ISO ring >= 82
						 @ DRC only check drain / base of NACT not connected to HVPMOS drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_55 HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_2_HVDMY_55 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_55_NONFULL < HVLUP_C_2_HVDMY_55 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.1_HVDMY_45_36_24_20_GB
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.2.1_HVDMY_45_36_24_20_GB { @ Min clearance from HVNW pickup ring for non fully iso I/O HVNMOS or low side I/O HVESD to N+ HVLUP ISO ring >= 58
						 @ DRC only check drain / base of NACT not connected to HVPMOS drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_45_36_24_20_GB HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_2_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_45_36_24_20_GB_NONFULL < HVLUP_C_2_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.1_HVDMY_29
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.2.1_HVDMY_29 { @ Min clearance from HVNW pickup ring for non fully iso I/O HVNMOS or low side I/O HVESD to N+ HVLUP ISO ring >= 41
						 @ DRC only check drain / base of NACT not connected to HVPMOS drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_29 HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_2_HVDMY_29 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_29_NONFULL < HVLUP_C_2_HVDMY_29 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.1_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.2.1_HVDMY_24_20_16_12_8_7_6_5_GA { @ Min clearance from HVNW pickup ring for non fully iso I/O HVNMOS or low side I/O HVESD to N+ HVLUP ISO ring >= 41
						 @ DRC only check drain / base of NACT not connected to HVPMOS drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_24_20_16_12_8_7_6_5_GA HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_2_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_8_7_6_5_GA_NONFULL < HVLUP_C_2_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.2_HVDMY_65
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.2.2_HVDMY_65 { @ Min clearance from HVNW interact Drain of low side I/O HVNMOS to N+ HVLUP ISO ring >= 95
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_65 HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_2_HVDMY_65 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.2_HVDMY_55
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.2.2_HVDMY_55 { @ Min clearance from HVNW interact Drain of low side I/O HVNMOS to N+ HVLUP ISO ring >= 82
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_55 HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_2_HVDMY_55 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.2_HVDMY_45_36_24_20_GB
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.2.2_HVDMY_45_36_24_20_GB { @ Min clearance from HVNW interact Drain of low side I/O HVNMOS to N+ HVLUP ISO ring >= 58
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_45_36_24_20_GB HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_2_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.2_HVDMY_36_GA
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.2.2_HVDMY_36_GA { @ Min clearance from HVNW interact Drain of low side I/O HVNMOS to N+ HVLUP ISO ring >= 58
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
    EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_36_GA_NONFULL < HVLUP_C_2_HVDMY_36_GA ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVLUP.C.2.2_HVDMY_29
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.2.2_HVDMY_29 { @ Min clearance from HVNW interact Drain of low side I/O HVNMOS to N+ HVLUP ISO ring >= 41
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_29 HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_2_HVDMY_29 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.2_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.2.2_HVDMY_24_20_16_12_8_7_6_5_GA { @ Min clearance from HVNW interact Drain of low side I/O HVNMOS to N+ HVLUP ISO ring >= 41
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_24_20_16_12_8_7_6_5_GA HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_2_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_8_7_6_5_GA_FULL < HVLUP_C_2_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.3_HVDMY_65
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.2.3_HVDMY_65 { @ Min clearance from HVNW of N+ pickup ring for low side I/O HVNMOS to HVNW of N+ HVLUP ISO ring >= 95
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_65 HVNW_POST_DRIVER_ACT_HVP_LS < HVLUP_C_2_HVDMY_65 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_65 < HVLUP_C_2_HVDMY_65 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.3_HVDMY_55
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.2.3_HVDMY_55 { @ Min clearance from HVNW of N+ pickup ring for low side I/O HVNMOS to HVNW of N+ HVLUP ISO ring >= 82
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_55 HVNW_POST_DRIVER_ACT_HVP_LS < HVLUP_C_2_HVDMY_55 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_55 < HVLUP_C_2_HVDMY_55 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.3_HVDMY_45_36_24_20_GB
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.2.3_HVDMY_45_36_24_20_GB { @ Min clearance from HVNW of N+ pickup ring for low side I/O HVNMOS to HVNW of N+ HVLUP ISO ring >= 58
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_45_36_24_20_GB HVNW_POST_DRIVER_ACT_HVP_LS < HVLUP_C_2_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_45_36_24_20_GB < HVLUP_C_2_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.3_HVDMY_29
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.2.3_HVDMY_29 { @ Min clearance from HVNW of N+ pickup ring for low side I/O HVNMOS to HVNW of N+ HVLUP ISO ring >= 41
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_29 HVNW_POST_DRIVER_ACT_HVP_LS < HVLUP_C_2_HVDMY_29 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_29 < HVLUP_C_2_HVDMY_29 ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.2.3_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.2.3_HVDMY_24_20_16_12_8_7_6_5_GA { @ Min clearance from HVNW of N+ pickup ring for low side I/O HVNMOS to HVNW of N+ HVLUP ISO ring >= 41
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_HS_HVDMY_24_20_16_12_8_7_6_5_GA HVNW_POST_DRIVER_ACT_HVP_LS < HVLUP_C_2_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
	EXT HVNW_POST_DRIVER_ACT_HVP_HS HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_24_20_16_12_8_7_6_5_GA < HVLUP_C_2_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.3.1_HVDMY_65
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.3.1_HVDMY_65 { @ Min clearance from HVNW of HVNW pickup ring of non fully iso low side I/O HVNMOS or HVESD to HVNW of HVNW pickup ring of high side I/O HVNMOS or HVESD >=95
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_65 HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_3_HVDMY_65 ABUT < 90 SINGULAR REGION NOT CONNECTED
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_65_NONFULL < HVLUP_C_3_HVDMY_65 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVLUP.C.3.1_HVDMY_55
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.3.1_HVDMY_55 { @ Min clearance from HVNW of HVNW pickup ring of non fully iso low side I/O HVNMOS or HVESD to HVNW of HVNW pickup ring of high side I/O HVNMOS or HVESD >=82
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_55 HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_3_HVDMY_55 ABUT < 90 SINGULAR REGION NOT CONNECTED
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_55_NONFULL < HVLUP_C_3_HVDMY_55 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVLUP.C.3.1_HVDMY_45_36_24_20_GB
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.3.1_HVDMY_45_36_24_20_GB { @ Min clearance from HVNW of HVNW pickup ring of non fully iso low side I/O HVNMOS or HVESD to HVNW of HVNW pickup ring of high side I/O HVNMOS or HVESD >=58
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_45_36_24_20_GB HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_3_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION NOT CONNECTED
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_45_36_24_20_GB_NONFULL < HVLUP_C_3_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVLUP.C.3.1_HVDMY_29
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.3.1_HVDMY_29 { @ Min clearance from HVNW of HVNW pickup ring of non fully iso low side I/O HVNMOS or HVESD to HVNW of HVNW pickup ring of high side I/O HVNMOS or HVESD >=41
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_29 HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_3_HVDMY_29 ABUT < 90 SINGULAR REGION NOT CONNECTED
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_29_NONFULL < HVLUP_C_3_HVDMY_29 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVLUP.C.3.1_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.3.1_HVDMY_24_20_16_12_8_7_6_5_GA { @ Min clearance from HVNW of HVNW pickup ring of non fully iso low side I/O HVNMOS or HVESD to HVNW of HVNW pickup ring of high side I/O HVNMOS or HVESD >=41
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_24_20_16_12_8_7_6_5_GA HVNW_POST_DRIVER_ACT_HVN_LS_NONFULL < HVLUP_C_3_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION NOT CONNECTED
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_8_7_6_5_GA_NONFULL < HVLUP_C_3_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVLUP.C.3.2_HVDMY_65
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.3.2_HVDMY_65 { @ Min clearance from HVNW interact Drain of low side I/O HVNMOS to HVNW of HVNW pickup ring of high side I/O HVNMOS or HVESD >= 95
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_65 HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_3_HVDMY_65 ABUT < 90 SINGULAR REGION NOT CONNECTED 
}
HVLUP.C.3.2_HVDMY_55
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.3.2_HVDMY_55 { @ Min clearance from HVNW interact Drain of low side I/O HVNMOS to HVNW of HVNW pickup ring of high side I/O HVNMOS or HVESD >= 82
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_55 HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_3_HVDMY_55 ABUT < 90 SINGULAR REGION NOT CONNECTED 
}
HVLUP.C.3.2_HVDMY_45_36_24_20_GB
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.3.2_HVDMY_45_36_24_20_GB { @ Min clearance from HVNW interact Drain of low side I/O HVNMOS to HVNW of HVNW pickup ring of high side I/O HVNMOS or HVESD >= 58
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_45_36_24_20_GB HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_3_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION NOT CONNECTED 
}
HVLUP.C.3.2_HVDMY_36_GA
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.3.2_HVDMY_36_GA { @ Min clearance from HVNW interact Drain of low side I/O HVNMOS to HVNW of HVNW pickup ring of high side I/O HVNMOS or HVESD >= 58
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
    EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_36_GA_NONFULL < HVLUP_C_3_HVDMY_36_GA ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVLUP.C.3.2_HVDMY_29
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.3.2_HVDMY_29 { @ Min clearance from HVNW interact Drain of low side I/O HVNMOS to HVNW of HVNW pickup ring of high side I/O HVNMOS or HVESD >= 41
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_29 HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_3_HVDMY_29 ABUT < 90 SINGULAR REGION NOT CONNECTED 
}
HVLUP.C.3.2_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.3.2_HVDMY_24_20_16_12_8_7_6_5_GA { @ Min clearance from HVNW interact Drain of low side I/O HVNMOS to HVNW of HVNW pickup ring of high side I/O HVNMOS or HVESD >= 41
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_24_20_16_12_8_7_6_5_GA HVNW_POST_DRIVER_ACT_HVN_LS_FULL < HVLUP_C_3_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION NOT CONNECTED 
	EXT HVNW_POST_DRIVER_ACT_HVN_HS HVNW_POST_DRIVER_ACT_HVN_LS_HVDMY_24_20_16_12_8_7_6_5_GA_FULL < HVLUP_C_3_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION NOT CONNECTED 							 
}
HVLUP.C.3.3_HVDMY_65
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.3.3_HVDMY_65 { @ Min clearance from HVNW of N+ pickup ring of low side I/O HVPMOS to HVNW of HVNW pickup ring or (HVNW INTERACT drain od) for high side I/O HVNMOS or HVESD >= 95
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_65 HVNW_POST_DRIVER_ACT_HVN_HS < HVLUP_C_3_HVDMY_65 ABUT < 90 SINGULAR REGION NOT CONNECTED
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_65 < HVLUP_C_3_HVDMY_65 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVLUP.C.3.3_HVDMY_55
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.3.3_HVDMY_55 { @ Min clearance from HVNW of N+ pickup ring of low side I/O HVPMOS to HVNW of HVNW pickup ring or (HVNW INTERACT drain od) for high side I/O HVNMOS or HVESD >= 82
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_55 HVNW_POST_DRIVER_ACT_HVN_HS < HVLUP_C_3_HVDMY_55 ABUT < 90 SINGULAR REGION NOT CONNECTED
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_55 < HVLUP_C_3_HVDMY_55 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVLUP.C.3.3_HVDMY_45_36_24_20_GB
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.3.3_HVDMY_45_36_24_20_GB { @ Min clearance from HVNW of N+ pickup ring of low side I/O HVPMOS to HVNW of HVNW pickup ring or (HVNW INTERACT drain od) for high side I/O HVNMOS or HVESD >= 58
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_45_36_24_20_GB HVNW_POST_DRIVER_ACT_HVN_HS < HVLUP_C_3_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION NOT CONNECTED
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_45_36_24_20_GB < HVLUP_C_3_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVLUP.C.3.3_HVDMY_29
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.3.3_HVDMY_29 { @ Min clearance from HVNW of N+ pickup ring of low side I/O HVPMOS to HVNW of HVNW pickup ring or (HVNW INTERACT drain od) for high side I/O HVNMOS or HVESD >= 41
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_29 HVNW_POST_DRIVER_ACT_HVN_HS < HVLUP_C_3_HVDMY_29 ABUT < 90 SINGULAR REGION NOT CONNECTED
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_29 < HVLUP_C_3_HVDMY_29 ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVLUP.C.3.3_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.C.3.3_HVDMY_24_20_16_12_8_7_6_5_GA { @ Min clearance from HVNW of N+ pickup ring of low side I/O HVPMOS to HVNW of HVNW pickup ring or (HVNW INTERACT drain od) for high side I/O HVNMOS or HVESD >= 41
						 @ DRC only check Drain of NMOS not connected HVPMOS Drain
	EXT HVNW_POST_DRIVER_ACT_HVP_LS_HVDMY_24_20_16_12_8_7_6_5_GA HVNW_POST_DRIVER_ACT_HVN_HS < HVLUP_C_3_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION NOT CONNECTED
	EXT HVNW_POST_DRIVER_ACT_HVP_LS HVNW_POST_DRIVER_ACT_HVN_HS_HVDMY_24_20_16_12_8_7_6_5_GA < HVLUP_C_3_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION NOT CONNECTED
}
HVLUP.E.1_HVDMY_65
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.E.1_HVDMY_65 { @ min and max extension of HVNW beyond N+ HVLUP guard ring == 3.5
	N_GR_R = NPOD INTERACT NPOD_GR_R_HVDMY_65
	A = SIZE N_GR_R BY HVLUP_E_1_HVDMY_65
	B = HVNW INTERACT N_GR_R
	A XOR B
}
HVLUP.E.1_HVDMY_55
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.E.1_HVDMY_55 { @ min and max extension of HVNW beyond N+ HVLUP guard ring == 3.5
	N_GR_R = NPOD INTERACT NPOD_GR_R_HVDMY_55
	A = SIZE N_GR_R BY HVLUP_E_1_HVDMY_55
	B = HVNW INTERACT N_GR_R
	A XOR B
}
HVLUP.E.1_HVDMY_45_36_24_20_GB
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.E.1_HVDMY_45_36_24_20_GB { @ min and max extension of HVNW beyond N+ HVLUP guard ring == 3
	N_GR_R = NPOD INTERACT NPOD_GR_R_HVDMY_45_36_24_20_GB
	A = SIZE N_GR_R BY HVLUP_E_1_HVDMY_45_36_24_20_GB
	B = HVNW INTERACT N_GR_R
	A XOR B
}
HVLUP.E.1_HVDMY_36_GA
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.E.1_HVDMY_36_GA { @ min and max extension of HVNW beyond N+ HVLUP guard ring == 3
	N_GR_R = NPOD INTERACT NPOD_GR_R_HVDMY_36_GA
	A = SIZE N_GR_R BY HVLUP_E_1_HVDMY_36_GA
	B = HVNW INTERACT N_GR_R
	A XOR B
}
HVLUP.E.1_HVDMY_29
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.E.1_HVDMY_29 { @ min and max extension of HVNW beyond N+ HVLUP guard ring == 2.5
	N_GR_R = NPOD INTERACT NPOD_GR_R_HVDMY_29
	A = SIZE N_GR_R BY HVLUP_E_1_HVDMY_29
	B = HVNW INTERACT N_GR_R
	A XOR B
}
HVLUP.E.1_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.E.1_HVDMY_24_20_16_12_8_7_6_5_GA { @ min and max extension of HVNW beyond N+ HVLUP guard ring == 2.5
	N_GR_R = NPOD INTERACT NPOD_GR_R_HVDMY_24_20_16_12_8_7_6_5_GA
	A = SIZE N_GR_R BY HVLUP_E_1_HVDMY_24_20_16_12_8_7_6_5_GA
	B = HVNW INTERACT N_GR_R
	A XOR B
}
HVLUP.E.2_HVDMY_65
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.E.2_HVDMY_65 { @ min and max extension of HVNW beyond N+ HV STRAP == 3.5
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_65 OUTSIDE BY HVLUP_E_2_HVDMY_65 EXTEND BY -0.001
	A NOT TOUCH HVPW
}
HVLUP.E.2_HVDMY_55
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.E.2_HVDMY_55 { @ min and max extension of HVNW beyond N+ HV STRAP == 3.5
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_55 OUTSIDE BY HVLUP_E_2_HVDMY_55 EXTEND BY -0.001
	A NOT TOUCH HVPW
}
HVLUP.E.2_HVDMY_45_36_24_20_GB
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.E.2_HVDMY_45_36_24_20_GB { @ min and max extension of HVNW beyond N+ HV STRAP == 3
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_45_36_24_20_GB OUTSIDE BY HVLUP_E_2_HVDMY_45_36_24_20_GB EXTEND BY -0.001
	A NOT TOUCH HVPW
}
HVLUP.E.2_HVDMY_36_GA
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.E.2_HVDMY_36_GA { @ min and max extension of HVNW beyond N+ HV STRAP == 3
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_36_GA OUTSIDE BY HVLUP_E_2_HVDMY_36_GA EXTEND BY -0.001
	A NOT TOUCH HVPW
}
HVLUP.E.2_HVDMY_29
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.E.2_HVDMY_29 { @ min and max extension of HVNW beyond N+ HV STRAP == 2.5
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_29 OUTSIDE BY HVLUP_E_2_HVDMY_29 EXTEND BY -0.001
	A NOT TOUCH HVPW
}
HVLUP.E.2_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.E.2_HVDMY_24_20_16_12_8_7_6_5_GA { @ min and max extension of HVNW beyond N+ HV STRAP == 2.5
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_24_20_16_12_8_7_6_5_GA OUTSIDE BY HVLUP_E_2_HVDMY_24_20_16_12_8_7_6_5_GA EXTEND BY -0.001
	A NOT TOUCH HVPW
}
HVLUP.C.4_HVDMY_65
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.C.4_HVDMY_65 { @ min clearance from HVNW of N+ GUARD RING or N+ STRAP to P+ HVLUP ISO/GUARD/HVPW ring >= 3.5
	A = HVNW INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_ISO_R_HVDMY_65 < HVLUP_C_4_HVDMY_65 ABUT < 90 SINGULAR REGION
	EXT A PPOD_GR_R_HVDMY_65 < HVLUP_C_4_HVDMY_65 ABUT < 90 SINGULAR REGION
	EXT A PPOD_ISO_OUT_R_HVDMY_65 < HVLUP_C_4_HVDMY_65 ABUT < 90 SINGULAR REGION
}
HVLUP.C.4_HVDMY_55
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.C.4_HVDMY_55 { @ min clearance from HVNW of N+ GUARD RING or N+ STRAP to P+ HVLUP ISO/GUARD/HVPW ring >= 3.5
	A = HVNW INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_ISO_R_HVDMY_55 < HVLUP_C_4_HVDMY_55 ABUT < 90 SINGULAR REGION
	EXT A PPOD_GR_R_HVDMY_55 < HVLUP_C_4_HVDMY_55 ABUT < 90 SINGULAR REGION
	EXT A PPOD_ISO_OUT_R_HVDMY_55 < HVLUP_C_4_HVDMY_55 ABUT < 90 SINGULAR REGION
}
HVLUP.C.4_HVDMY_45_36_24_20_GB
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.C.4_HVDMY_45_36_24_20_GB { @ min clearance from HVNW of N+ GUARD RING or N+ STRAP to P+ HVLUP ISO/GUARD/HVPW ring >= 3
	A = HVNW INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_ISO_R_HVDMY_45_36_24_20_GB < HVLUP_C_4_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION
	EXT A PPOD_GR_R_HVDMY_45_36_24_20_GB < HVLUP_C_4_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION
	EXT A PPOD_ISO_OUT_R_HVDMY_45_36_24_20_GB < HVLUP_C_4_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION
}
HVLUP.C.4_HVDMY_36_GA
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.C.4_HVDMY_36_GA { @ min clearance from HVNW of N+ GUARD RING or N+ STRAP to P+ HVLUP ISO/GUARD/HVPW ring >= 3
	A = HVNW INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_ISO_R_HVDMY_36_GA < HVLUP_C_4_HVDMY_36_GA ABUT < 90 SINGULAR REGION
	EXT A PPOD_GR_R_HVDMY_36_GA < HVLUP_C_4_HVDMY_36_GA ABUT < 90 SINGULAR REGION
	EXT A PPOD_ISO_OUT_R_HVDMY_36_GA < HVLUP_C_4_HVDMY_36_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.4_HVDMY_29
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.C.4_HVDMY_29 { @ min clearance from HVNW of N+ GUARD RING or N+ STRAP to P+ HVLUP ISO/GUARD/HVPW ring >= 2.5
	A = HVNW INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_ISO_R_HVDMY_29 < HVLUP_C_4_HVDMY_29 ABUT < 90 SINGULAR REGION
	EXT A PPOD_GR_R_HVDMY_29 < HVLUP_C_4_HVDMY_29 ABUT < 90 SINGULAR REGION
	EXT A PPOD_ISO_OUT_R_HVDMY_29 < HVLUP_C_4_HVDMY_29 ABUT < 90 SINGULAR REGION
}
HVLUP.C.4_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.C.4_HVDMY_24_20_16_12_8_7_6_5_GA { @ min clearance from HVNW of N+ GUARD RING or N+ STRAP to P+ HVLUP ISO/GUARD/HVPW ring >= 2.5
	A = HVNW INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_ISO_R_HVDMY_24_20_16_12_8_7_6_5_GA < HVLUP_C_4_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION
	EXT A PPOD_GR_R_HVDMY_24_20_16_12_8_7_6_5_GA < HVLUP_C_4_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION
	EXT A PPOD_ISO_OUT_R_HVDMY_24_20_16_12_8_7_6_5_GA < HVLUP_C_4_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.C.5_HVDMY_65
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.5_HVDMY_65 { @ min clearance from HVNW of N+ GUARD RING or N+ STRAP to P+ HV STRAP >= 3.5
	A = HVNW INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_STRAP_EDGE_IN_HVDMY_65 < HVLUP_C_5_HVDMY_65 ABUT < 90 REGION
}
HVLUP.C.5_HVDMY_55
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.5_HVDMY_55 { @ min clearance from HVNW of N+ GUARD RING or N+ STRAP to P+ HV STRAP >= 3.5
	A = HVNW INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_STRAP_EDGE_IN_HVDMY_55 < HVLUP_C_5_HVDMY_55 ABUT < 90 REGION
}
HVLUP.C.5_HVDMY_45_36_24_20_GB
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.5_HVDMY_45_36_24_20_GB { @ min clearance from HVNW of N+ GUARD RING or N+ STRAP to P+ HV STRAP >= 3
	A = HVNW INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_STRAP_EDGE_IN_HVDMY_45_36_24_20_GB < HVLUP_C_5_HVDMY_45_36_24_20_GB ABUT < 90 REGION
}
HVLUP.C.5_HVDMY_36_GA
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.5_HVDMY_36_GA { @ min clearance from HVNW of N+ GUARD RING or N+ STRAP to P+ HV STRAP >= 3
	A = HVNW INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_STRAP_EDGE_IN_HVDMY_36_GA < HVLUP_C_5_HVDMY_36_GA ABUT < 90 REGION
}
HVLUP.C.5_HVDMY_29
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.5_HVDMY_29 { @ min clearance from HVNW of N+ GUARD RING or N+ STRAP to P+ HV STRAP >= 2.5
	A = HVNW INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_STRAP_EDGE_IN_HVDMY_29 < HVLUP_C_5_HVDMY_29 ABUT < 90 REGION
}
HVLUP.C.5_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.C.5_HVDMY_24_20_16_12_8_7_6_5_GA { @ min clearance from HVNW of N+ GUARD RING or N+ STRAP to P+ HV STRAP >= 2.5
	A = HVNW INTERACT (NPOD_GR_R OR HVNP_STRAP)
	EXT A PPOD_STRAP_EDGE_IN_HVDMY_24_20_16_12_8_7_6_5_GA < HVLUP_C_5_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 REGION
}
HVLUP.E.3_HVDMY_65
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.E.3_HVDMY_65 { @ min extension of HVDMY beyond P+ HVWP iso ring and P+ HVLUP iso ring >= 3.5
	ENC PPOD_ISO_OUT_R_HVDMY_65 HVDMY < HVLUP_E_3_HVDMY_65 ABUT < 90 SINGULAR REGION
	ENC PPOD_ISO_R_LS_HVDMY_65 HVDMY < HVLUP_E_3_HVDMY_65 ABUT < 90 SINGULAR REGION
}
HVLUP.E.3_HVDMY_55
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.E.3_HVDMY_55 { @ min extension of HVDMY beyond P+ HVWP iso ring and P+ HVLUP iso ring >= 3.5
	ENC PPOD_ISO_OUT_R_HVDMY_55 HVDMY < HVLUP_E_3_HVDMY_55 ABUT < 90 SINGULAR REGION
	ENC PPOD_ISO_R_LS_HVDMY_55 HVDMY < HVLUP_E_3_HVDMY_55 ABUT < 90 SINGULAR REGION
}
HVLUP.E.3_HVDMY_45_36_24_20_GB
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.E.3_HVDMY_45_36_24_20_GB { @ min extension of HVDMY beyond P+ HVWP iso ring and P+ HVLUP iso ring >= 3.5
	ENC PPOD_ISO_OUT_R_HVDMY_45_36_24_20_GB HVDMY < HVLUP_E_3_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION
	ENC PPOD_ISO_R_LS_HVDMY_45_36_24_20_GB HVDMY < HVLUP_E_3_HVDMY_45_36_24_20_GB ABUT < 90 SINGULAR REGION
}
HVLUP.E.3_HVDMY_36_GA
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.E.3_HVDMY_36_GA { @ min extension of HVDMY beyond P+ HVWP iso ring and P+ HVLUP iso ring >= 3.5
	ENC PPOD_ISO_OUT_R_HVDMY_36_GA HVDMY < HVLUP_E_3_HVDMY_36_GA ABUT < 90 SINGULAR REGION
	ENC PPOD_ISO_R_LS_HVDMY_36_GA HVDMY < HVLUP_E_3_HVDMY_36_GA ABUT < 90 SINGULAR REGION
}
HVLUP.E.3_HVDMY_29
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.E.3_HVDMY_29 { @ min extension of HVDMY beyond P+ HVWP iso ring and P+ HVLUP iso ring >= 2.5
	ENC PPOD_ISO_OUT_R_HVDMY_29 HVDMY < HVLUP_E_3_HVDMY_29 ABUT < 90 SINGULAR REGION
	ENC PPOD_ISO_R_LS_HVDMY_29 HVDMY < HVLUP_E_3_HVDMY_29 ABUT < 90 SINGULAR REGION
}
HVLUP.E.3_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.E.3_HVDMY_24_20_16_12_8_7_6_5_GA { @ min extension of HVDMY beyond P+ HVWP iso ring and P+ HVLUP iso ring >= 2.5
	ENC PPOD_ISO_OUT_R_HVDMY_24_20_16_12_8_7_6_5_GA HVDMY < HVLUP_E_3_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION
	ENC PPOD_ISO_R_LS_HVDMY_24_20_16_12_8_7_6_5_GA HVDMY < HVLUP_E_3_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 SINGULAR REGION
}
HVLUP.E.4_HVDMY_65
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.E.4_HVDMY_65 { @ min extension of HVDMY beyond P+ HVLUP STRAP >= 3.5
	ENC PPOD_STRAP_EDGE_IN_HVDMY_65 HVDMY < HVLUP_E_4_HVDMY_65 ABUT < 90 REGION
}
HVLUP.E.4_HVDMY_55
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.E.4_HVDMY_55 { @ min extension of HVDMY beyond P+ HVLUP STRAP >= 3.5
	ENC PPOD_STRAP_EDGE_IN_HVDMY_55 HVDMY < HVLUP_E_4_HVDMY_55 ABUT < 90 REGION
}
HVLUP.E.4_HVDMY_45_36_24_20_GB
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.E.4_HVDMY_45_36_24_20_GB { @ min extension of HVDMY beyond P+ HVLUP STRAP >= 3.5
	ENC PPOD_STRAP_EDGE_IN_HVDMY_45_36_24_20_GB HVDMY < HVLUP_E_4_HVDMY_45_36_24_20_GB ABUT < 90 REGION
}
HVLUP.E.4_HVDMY_36_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.E.4_HVDMY_36_GA { @ min extension of HVDMY beyond P+ HVLUP STRAP >= 3
	ENC PPOD_STRAP_EDGE_IN_HVDMY_36_GA HVDMY < HVLUP_E_4_HVDMY_36_GA ABUT < 90 REGION
}
HVLUP.E.4_HVDMY_29
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.E.4_HVDMY_29 { @ min extension of HVDMY beyond P+ HVLUP STRAP >= 2.5
	ENC PPOD_STRAP_EDGE_IN_HVDMY_29 HVDMY < HVLUP_E_4_HVDMY_29 ABUT < 90 REGION
}
HVLUP.E.4_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.E.4_HVDMY_24_20_16_12_8_7_6_5_GA { @ min extension of HVDMY beyond P+ HVLUP STRAP >= 2.5
	ENC PPOD_STRAP_EDGE_IN_HVDMY_24_20_16_12_8_7_6_5_GA HVDMY < HVLUP_E_4_HVDMY_24_20_16_12_8_7_6_5_GA ABUT < 90 REGION
}
HVLUP.E.5
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.E.5 { @ min and max extension of SH_N beyond N+ HVLUP guard ring for GA HVESD and GA HVMOS == 0.5
	A = NPOD INTERACT ((NPOD_GR_R_HVDMY_29 OR NPOD_GR_R_HVDMY_24_20_16_12_8_7_6_5_GA) OR NPOD_GR_R_HVDMY_36_GA)
	B = SIZE A BY HVLUP_E_5
	C = HVSHN INTERACT A
	B XOR C
}
HVLUP.E.6
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.E.6 { @ min and max extension of SH_N beyond GA N+ STRAP == 0.5
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_GA OUTSIDE BY HVLUP_E_6 EXTEND BY -0.001
	B = CHIP NOT HVSHN
	A NOT TOUCH B
}
HVLUP.E.7_HVDMY_36_GA
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.E.7_HVDMY_36_GA { @ min and max extension of PSUB beyond HVNW of N+ HVLUP guard ring for GA device == 1
	A = HVNW INTERACT NPOD_GR_R_HVDMY_36_GA
	B = SIZE A BY HVLUP_E_7_HVDMY_36_GA
	C = PSUB INTERACT A
	B XOR C
}
HVLUP.E.7_HVDMY_29
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.E.7_HVDMY_29 { @ min and max extension of PSUB beyond HVNW of N+ HVLUP guard ring for GA device == 1
	A = HVNW INTERACT NPOD_GR_R_HVDMY_29
	B = SIZE A BY HVLUP_E_7_HVDMY_29
	C = PSUB INTERACT A
	B XOR C
}
HVLUP.E.7_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.E.7_HVDMY_24_20_16_12_8_7_6_5_GA { @ min and max extension of PSUB beyond HVNW of N+ HVLUP guard ring for GA device == 0.5
	A = HVNW INTERACT NPOD_GR_R_HVDMY_24_20_16_12_8_7_6_5_GA
	B = SIZE A BY HVLUP_E_7_HVDMY_24_20_16_12_8_7_6_5_GA
	C = PSUB INTERACT A
	B XOR C
}
HVLUP.E.8_HVDMY_36_GA
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.E.8_HVDMY_36_GA { @ min and max extension of PSUB beyond HVNW of HVDMY_36_GA N+ STRAP == 1
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_36_GA OUTSIDE BY HVLUP_E_2_HVDMY_36_GA + HVLUP_E_8_HVDMY_36_GA
	B = CHIP NOT PSUB
	A NOT TOUCH B
}
HVLUP.E.8_HVDMY_29
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.E.8_HVDMY_29 { @ min and max extension of PSUB beyond HVNW of HVDMY_29 N+ STRAP == 1
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_29 OUTSIDE BY HVLUP_E_2_HVDMY_29 + HVLUP_E_8_HVDMY_29
	B = CHIP NOT PSUB
	A NOT TOUCH B
}
HVLUP.E.8_HVDMY_24_20_16_12_8_7_6_5_GA
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.E.8_HVDMY_24_20_16_12_8_7_6_5_GA { @ min and max extension of PSUB beyond HVNW of HVDMY_24_20_16_12_8_7_6_5_GA N+ STRAP == 0.5
	A = EXPAND EDGE NPOD_STRAP_EDGE_IN_HVDMY_24_20_16_12_8_7_6_5_GA OUTSIDE BY HVLUP_E_2_HVDMY_24_20_16_12_8_7_6_5_GA + HVLUP_E_8_HVDMY_24_20_16_12_8_7_6_5_GA
	B = CHIP NOT PSUB
	A NOT TOUCH B
}
HVLUP.E.9_HVDMY_65
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.E.9_HVDMY_65 { @ min and max extension of SH_P beyond P+ HVPW iso ring and P+ HVLUP iso ring for GB devices == 0.5
	A = (PPOD INTERACT PPOD_ISO_R_HVDMY_65) OR PPOD_ISO_OUT_R_HVDMY_65
	B = SIZE A BY HVLUP_E_9_HVDMY_65
	C = SH_P INTERACT A
	B XOR C
}
HVLUP.E.9_HVDMY_55
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.E.9_HVDMY_55 { @ min and max extension of SH_P beyond P+ HVPW iso ring and P+ HVLUP iso ring for GB devices == 0.5
	A = (PPOD INTERACT PPOD_ISO_R_HVDMY_55) OR PPOD_ISO_OUT_R_HVDMY_55
	B = SIZE A BY HVLUP_E_9_HVDMY_55
	C = SH_P INTERACT A
	B XOR C
}
HVLUP.E.9_HVDMY_45_36_24_20_GB
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.E.9_HVDMY_45_36_24_20_GB { @ min and max extension of SH_P beyond P+ HVPW iso ring and P+ HVLUP iso ring for GB devices == 0.5
	A = (PPOD INTERACT PPOD_ISO_R_HVDMY_45_36_24_20_GB) OR PPOD_ISO_OUT_R_HVDMY_45_36_24_20_GB
	B = SIZE A BY HVLUP_E_9_HVDMY_45_36_24_20_GB
	C = SH_P INTERACT A
	B XOR C
}
HVLUP.E.10
0 0 5 Jan 13 20:32:48 2026                     
HVLUP.E.10 { @ min and max extension of SH_P beyond GB P+ STRAP == 0.5
	A = EXPAND EDGE PPOD_STRAP_EDGE_IN_GB OUTSIDE BY HVLUP_E_10 EXTEND BY -0.001
	B = CHIP NOT HVSHP
	A NOT TOUCH B
}
HVLUP.C.6_HVDMY_65
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.C.6_HVDMY_65 { @ min and max clearance from P+ HVLUP iso ring to HVNW of N+ HVLUP guard ring for GB devices == 10
	A = HVNW INTERACT NPOD_GR_R_HVDMY_65
	B = SIZE (HOLES A INNER) BY - HVLUP_C_6_HVDMY_65
	C = (HOLES PPOD_ISO_R_LS_HVDMY_65 INNER) OR PPOD_ISO_R_LS_HVDMY_65
	B XOR C
}
HVLUP.C.6_HVDMY_55
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.C.6_HVDMY_55 { @ min and max clearance from P+ HVLUP iso ring to HVNW of N+ HVLUP guard ring for GB devices == 5.5
	A = HVNW INTERACT NPOD_GR_R_HVDMY_55
	B = SIZE (HOLES A INNER) BY - HVLUP_C_6_HVDMY_55
	C = (HOLES PPOD_ISO_R_LS_HVDMY_55 INNER) OR PPOD_ISO_R_LS_HVDMY_55
	B XOR C
}
HVLUP.C.6_HVDMY_45_36_24_20_GB
0 0 6 Jan 13 20:32:48 2026                     
HVLUP.C.6_HVDMY_45_36_24_20_GB { @ min and max clearance from P+ HVLUP iso ring to HVNW of N+ HVLUP guard ring for GB devices == 3
	A = HVNW INTERACT NPOD_GR_R_HVDMY_45_36_24_20_GB
	B = SIZE (HOLES A INNER) BY - HVLUP_C_6_HVDMY_45_36_24_20_GB
	C = (HOLES PPOD_ISO_R_LS_HVDMY_45_36_24_20_GB INNER) OR PPOD_ISO_R_LS_HVDMY_45_36_24_20_GB
	B XOR C
}
HVLUP.C.7_HVDMY_65
0 0 7 Jan 13 20:32:48 2026                     
HVLUP.C.7_HVDMY_65 { @ min and max clearance from PSUB to P+ HVLUP iso ring for GB devices == 2
	A = PSUB INTERACT (HVNW INTERACT NPOD_GR_R_HVDMY_65)
	B = HOLES A INNER
	C = (HOLES PPOD_ISO_R_LS_HVDMY_65 INNER) OR PPOD_ISO_R_LS_HVDMY_65
	D = SIZE C BY HVLUP_C_7_HVDMY_65
	B XOR D
}
HVLUP.C.7_HVDMY_55
0 0 7 Jan 13 20:32:48 2026                     
HVLUP.C.7_HVDMY_55 { @ min and max clearance from PSUB to P+ HVLUP iso ring for GB devices == 1.5
	A = PSUB INTERACT (HVNW INTERACT NPOD_GR_R_HVDMY_55)
	B = HOLES A INNER
	C = (HOLES PPOD_ISO_R_LS_HVDMY_55 INNER) OR PPOD_ISO_R_LS_HVDMY_55
	D = SIZE C BY HVLUP_C_7_HVDMY_55
	B XOR D
}
HVLUP.R.1.1_2
0 0 11 Jan 13 20:32:48 2026                    
HVLUP.R.1.1_2 { @ Each non fully iso low side I/O HV NACT must be surrounded by its own N+ HVLUP guard ring and P+ HVPW iso ring
				@ GATE connect to GATE, Source connect Source, Drain connect to Drain, bulk connect to bulk can share the ring
	POST_DRIVER_ACT_HVN_LS_NONFULL NOT INSIDE NPOD_GR_H		
	POST_DRIVER_ACT_HVN_LS_NONFULL NOT INSIDE PPOD_ISO_OUT_H		
	(PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVN_LS_NONFULL) INTERACT HV_S_N_LUP BY NET > 1
	(PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVN_LS_NONFULL) INTERACT HV_D_N_LUP BY NET > 1
	(PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVN_LS_NONFULL) INTERACT HV_B_N_LUP BY NET > 1
    (PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVN_LS_NONFULL) INTERACT HVESD_C_LUP BY NET > 1
    (PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVN_LS_NONFULL) INTERACT HVESD_E_LUP BY NET > 1
    (PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVN_LS_NONFULL) INTERACT HVESD_B_LUP BY NET > 1
}
HVLUP.R.1.3
0 0 8 Jan 13 20:32:48 2026                     
HVLUP.R.1.3 { @ Each low-side I/O HVPMOS should be surrounded by its own unique N+ HVLUP guard ring and P+ HVPW isolation
			  @ Source connect Source, Drain connect to Drain, can share the ring
              @ It may be highlighted by the ring witt violation in HVLUP.W.4  
	POST_DRIVER_ACT_HVP_LS NOT INSIDE NPOD_GR_H		
	POST_DRIVER_ACT_HVP_LS NOT INSIDE PPOD_ISO_OUT_H		
	(PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVP_LS) INTERACT HV_S_P_LUP BY NET > 1
	(PPOD_ISO_OUT_H ENCLOSE POST_DRIVER_ACT_HVP_LS) INTERACT HV_D_P_LUP BY NET > 1
}
HVLUP.R.1.4
0 0 8 Jan 13 20:32:48 2026                     
HVLUP.R.1.4 { @ Each high-side I/O HVPMOS should be surrounded by its own unique P+ HVLUP guard ring and N+ HVLUP isolation
			  @ Source connect Source, Drain connect to Drain can share the ring
              @ It may be highlighted by the ring witt violation in HVLUP.W.1, HVLUP.W.2
	POST_DRIVER_ACT_HVP_HS NOT INSIDE PPOD_GR_H		
	POST_DRIVER_ACT_HVP_HS NOT INSIDE NPOD_ISO_LUP_H		
	(NPOD_ISO_LUP_H ENCLOSE POST_DRIVER_ACT_HVP_HS) INTERACT HV_S_P_LUP BY NET > 1
	(NPOD_ISO_LUP_H ENCLOSE POST_DRIVER_ACT_HVP_HS) INTERACT HV_D_P_LUP BY NET > 1
}
HVLUP.R.5
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.R.5 { @ NBL INTERACT {HVNW of N+ HVLUP guard ring and HVNW of N+HV STRAP} is not allowed
	A = HVNW INTERACT (HVNP_STRAP OR NPOD_GR_R)
	A INTERACT NBL
}
HVLUP.R.6
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.R.6 { @ all of bond pads, pin name must be assigned OR VDDDMY(255;4),VSSDMY(255;5) must be covered.
	(ALL_BOND_PAD_WO_TEXT NOT INTERACT VDDDMY) NOT INTERACT VSSDMY
}
HVLUP.R.7
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.R.7 { @ SH_N INTERACT (HVNW of N+ HVLUP guard ring or HVNW of N STRAP) for GB devices is not allowed
	A = HVNW INTERACT (((HVNP_STRAP_GB OR NPOD_GR_R_HVDMY_65) OR NPOD_GR_R_HVDMY_55) OR NPOD_GR_R_HVDMY_45_36_24_20_GB)
	A INTERACT HVSHN
}
HVLUP.R.9
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.R.9 { @ HVPMOS connected to I/O pads except high/low side I/O HVPMOS is not defined in DRM
			@ please consult TSMC for usage
	HV_POST_DRIVER_PACT NOT (POST_DRIVER_ACT_HVP_HS	OR POST_DRIVER_ACT_HVP_LS)		
}
HVLUP.R.10_11
0 0 4 Jan 13 20:32:48 2026                     
HVLUP.R.10_11 { @ HVNMOS/HVESD BJT connected to I/O pads except high/low side I/O HVNMOS/HVESD BJT is not defined in DRM
			 @ please consult TSMC for usage
	HV_POST_DRIVER_NACT NOT POST_DRIVER_ACT_HVN_LS_HS
}
HVLUP.R.12
0 0 3 Jan 13 20:32:48 2026                     
HVLUP.R.12 { @ DIODMY (dummy1)(56:1) overlap HVNW of N+HVLUP guard ring is not allowed
    DIO3TDMY AND (HVNW INTERACT NPOD_GR_R )    
}
HVLUP.WARN.1
0 0 9 Jan 13 20:32:48 2026                     
HVLUP.WARN.1 { @ HVNW pickup ring of ISO HVNOS should be connect to Drain or VDD
   A = (((((((((((NLD6G5_SA_FULLY_ISO_SD OR NLD6G5_DE_FULLY_ISO_SD) OR NLD8G5_FULLY_ISO_SD) OR NLD12G5_FULLY_ISO_SD) OR NLD12G5_HP_FULLY_ISO_SD) OR NLD16G5_FULLY_ISO_SD) OR NLD20G5_FULLY_ISO_SD) OR NLD12G2_FULLY_ISO_SD) OR NA12G2_FULLY_ISO_SD) OR NLD5G2_FULLY_ISO_SD) OR NSW28BVG5_GA_FULLY_ISO_SD) OR NSW28BVG5_GA_NBT_FULLY_ISO_SD) OR NSW40BVG5_GA_FULLY_ISO_SD
   B = POST_DRIVER_ACT_HVN_LS INTERACT A
   B NOT (HVNW_NPOD_ISO_LUP_H_HVDMY_24_20_16_12_8_7_6_5_GA_DRAIN OR HVNW_NPOD_ISO_LUP_H_HVDMY_24_20_16_12_8_7_6_5_GA_VDD)
   HVNW_NPOD_R_H_NONFULL = (HVNW_NPOD_ISO_R OR HVNW_NPOD_ISO_LUP_H) ENCLOSE (B NOT INTERACT HVNW_NPOD_ISO_LUP_H_HVDMY_24_20_16_12_8_7_6_5_GA_VDD)
   DRAIN_OR_HVNW_R_NONFULL = HV_D_N OR HVNW_NPOD_ISO_R 
   DRAIN_OR_HVNW_R_NONFULLc = STAMP DRAIN_OR_HVNW_R_NONFULL BY NTAPiu
   MERGE(HVNW_NPOD_R_H_NONFULL INTERACT DRAIN_OR_HVNW_R_NONFULLc BY NET > 1)
}
SBD.W.1_SBD.W.1.1
0 0 5 Jan 13 20:32:48 2026                     
SBD.W.1_SBD.W.1.1 { @ Minimum width of an OD region to define the width of the
          @ P+ active OD region of the SBD. >=1.0um <= 16.0um
    LENGTH PPOD_SBD_W > 0 < 1
    PATH LENGTH PPOD_SBD_W > 16 < 999
}
SBD.W.2_SBD.W.2.1
0 0 5 Jan 13 20:32:48 2026                     
SBD.W.2_SBD.W.2.1 { @ Minimum length of an OD region to define the length of the
          @ P+ active OD region of the SBD. >=1.0um <=4.0um
    LENGTH PPOD_SBD_L > 0 < 1
    PATH LENGTH PPOD_SBD_L > 4 < 999 
}
SBD.W.3
0 0 6 Jan 13 20:32:48 2026                     
SBD.W.3 { @ Minimum and Maximum length of an OD region to define
          @ the length of the NP OD region of the SBD.==0.42um
    NOT RECTANGLE NPOD_SBD	      
    INT NPOD_SBD < 0.42 ABUT <90 SINGULAR REGION
    SIZE NPOD_SBD BY 0.42/2 UNDEROVER
}
SBD.W.4
0 0 5 Jan 13 20:32:48 2026                     
SBD.W.4 { @ The width of NP OD region of the SBD must be equal to P+
          @ active OD region of the SBD.
    NPOD_SBD_W NOT COIN OUTSIDE EDGE PPOD_SBD_G	      
    PPOD_SBD_W NOT COIN OUTSIDE EDGE NPOD_SBD_G        
}
SBD.S.1
0 0 9 Jan 13 20:32:48 2026                     
SBD.S.1 { @ Space between P+ active OD region and NP OD region of the SBD ==0.48um
    EXT PPOD_SBD NPOD_SBD < 0.48 ABUT < 90 SINGULAR REGION
    PPOD_SBD INTERACT NPOD
    PPOD_SBD NOT TOUCH PPOD_SBD_G == 2
    A = PPOD_SBD TOUCH PPOD_SBD_G == 2
    B = A TOUCH OUTSIDE EDGE PPOD_SBD_G 
    C = INT B < 0.48 ABUT == 90 INTERSECTING ONLY REGION 
    PPOD_SBD INTERACT C 
}
SBD.E.1
0 0 6 Jan 13 20:32:48 2026                     
SBD.E.1 { @ Minimum and maximum extension from NW edge to an OD
          @ region used for the SBD. ==0.80um
    X = PPOD_SBD OR NPOD_SBD
    Y = SIZE X BY 0.8
    Y XOR NW_SBD
}
SBD.E.2
0 0 5 Jan 13 20:32:48 2026                     
SBD.E.2 { @ Minimum and maximum extension of a PP region beyond
          @ an enclosed P+ active OD region of the SBD.==0.22um
    X = SIZE PPOD_SBD BY 0.22
    X XOR PP_SBD_ALL
}
SBD.O.1
0 0 5 Jan 13 20:32:48 2026                     
SBD.O.1 { @ Minimum and maximum overlap from a PP edge to a P+
          @ active OD region of the SBD.==0.22um
    X = SIZE PPOD_SBD BY -0.22
    X XOR PP_SBD_HOLE
}
SBD.E.3
0 0 3 Jan 13 20:32:48 2026                     
SBD.E.3 { @ Maximum and Minimum extension of SBDDMY beyond NW==0.00um
    SBDDMY XOR NW_SBD
}
SBD.R.2
0 0 5 Jan 13 20:32:48 2026                     
SBD.R.2 { @ Maximum Finger Number of the P+ active OD region of the SBD should be <=16um
    X = SBDDMY INTERACT PPOD_SBD < 17
    Y = SBDDMY NOT X 
    PPOD_SBD INTERACT Y
}
SBD.R.3
0 0 5 Jan 13 20:32:48 2026                     
SBD.R.3 { @ The each NW of SBD should be surrounded by the P+ Guard Ring (P+ pickup ring).
    NW_SBD NOT PPOD_SBD_H 
    PPOD_SBD_H INTERACT SBDOD_ALL >1
    PPOD_SBD_H INTERACT NW_SBD > 1
}
SBD.R.4
0 0 5 Jan 13 20:32:48 2026                     
SBD.R.4 { @ Use RFDUMMY to fully cover SBD and P+ Guard Ring for LVS to recognize RF Device.
          @// for P+ guard Ring part is checked by SBD.R.3
    SBDDMY NOT RFDUMMY
    NW_SBD NOT RFDUMMY
}
SBD.R.5
0 0 4 Jan 13 20:32:48 2026                     
SBD.R.5 { @ PP for SBD must be a rectangle ring. PP rectangle ring must surround OD. Other shape is not allowed.
    NOT RECTANGLE PP_SBD_HOLE	
    NOT RECTANGLE PP_SBD_ALL
}
SBD.E.4
0 0 3 Jan 13 20:32:48 2026                     
SBD.E.4 { @ Maximum and Minimum extension of SBDDMY beyond OD2 ==0.00um
    SBDDMY XOR (OD2 INTERACT SBDDMY)
}
BJT.O.1
0 0 5 Jan 13 20:32:48 2026                     
BJT.O.1 { @ Min.& Max.overlap of RPO and emitter OD for 5V PNP BJT == 0.3
   A = RPO AND PNP_E    
   INT RPO PNP_E < BJT_O_1 SINGULAR ABUT < 90 REGION 
   SIZE A BY BJT_O_1/2 UNDEROVER
}
BJT.O.1_18
0 0 5 Jan 13 20:32:48 2026                     
BJT.O.1_18 { @ Min.& Max.overlap of RPO and emitter OD for 1.8V PNP BJT == 0.3
   A = RPO AND PNP_18_E    
   INT RPO PNP_18_E < BJT_O_1 SINGULAR ABUT < 90 REGION 
   SIZE A BY BJT_O_1/2 UNDEROVER
}
BJT.E.1
0 0 7 Jan 13 20:32:48 2026                     
BJT.E.1 { @ Min.& Max. extension of RPO beyond Emitter OD fro 5V PNP BJT == 0.3
   RPO_E0 = RPO INTERACT PNP_E
   RPO_EH = HOLES RPO_E0 INNER
   RPO_E = RPO_EH OR RPO_E0
   A = SIZE RPO_E BY -0.3
   A XOR PNP_E
}
BJT.E.1_18
0 0 7 Jan 13 20:32:48 2026                     
BJT.E.1_18 { @ Min.& Max. extension of RPO beyond Emitter OD fro 1.8V PNP BJT == 0.3
   RPO_18_E0 = RPO INTERACT PNP_18_E
   RPO_18_EH = HOLES RPO_18_E0 INNER
   RPO_18_E = RPO_18_EH OR RPO_18_E0
   A = SIZE RPO_18_E BY -0.3
   A XOR PNP_18_E
}
BJT.E.4
0 0 4 Jan 13 20:32:48 2026                     
BJT.E.4 { @ Min. extension of OD2 beyond the Collector OD for 5V PNP BJT >= 0
	PNP_C_OR_H NOT OD2
	PNP_PB_C_OR_H NOT OD2
}
BJT.E.5
0 0 4 Jan 13 20:32:48 2026                     
BJT.E.5 { @ Min. extension of BJTDMY beyond the Collector OD for 5V PNP BJT >= 1
	ENC PNP_C BJTDUMMY < BJT_E_5 SINGULAR ABUT < 90 REGION 
	ENC PNP_PB_C BJTDUMMY < BJT_E_5 SINGULAR ABUT < 90 REGION
}
BJT.E.5_18
0 0 3 Jan 13 20:32:48 2026                     
BJT.E.5_18 { @ Min. extension of BJTDMY beyond the Collector OD for 1.8V PNP BJT >= 1
	ENC PNP_18_C BJTDUMMY < BJT_E_5 SINGULAR ABUT < 90 REGION 
}
BJT.E.6
0 0 5 Jan 13 20:32:48 2026                     
BJT.E.6 { @ Min and max extension of PP beyond PO hole for PNP (5V BJT) (poly boundary) == 0.25
  INT PNP_PB_PP PNP_PB_PO < BJT_E_6 SINGULAR ABUT < 90 REGION
  A = PNP_PB_PP AND PNP_PB_PO
  SIZE A BY BJT_E_6/2 UNDEROVER
}
BJT.E.7
0 0 5 Jan 13 20:32:48 2026                     
BJT.E.7 { @ Min and max extension of OD beyond PO for PNP (5V BJT) (poly boundary) == 0.5
  A = (HOLES PNP_PB_PO) OR PNP_PB_PO 
  B = SIZE A BY BJT_E_7
  B XOR PNP_PB_OD
}
BJT.C.3
0 0 6 Jan 13 20:32:48 2026                     
BJT.C.3 { @ Min and max clearance between NP and PP on PO for PNP (5V BJT) (poly boundary) == 0
  A = NP INTERACT PNP_PB_PO
  B = HOLES A 
  C = PP INTERACT PNP_PB_PO
  B XOR C
}
BJT.C.4
0 0 8 Jan 13 20:32:48 2026                     
BJT.C.4 { @ Min and max clearance between Base NW and collect P+ OD for 1.8/5V PNP BJT == 1
  A = SIZE (PNP_NW OR PNP_PB_NW) BY BJT_C_4
  B = HOLES PNP_C INNER
  A XOR B
  A1 = SIZE PNP_18_NW BY BJT_C_4
  B1 = (HOLES PNP_18_C INNER) INTERACT RPO
  A1 XOR B1
}
BJT.O.6
0 0 5 Jan 13 20:32:48 2026                     
BJT.O.6 { @ Min and max overlap NP and PO for PNP (5V BJT) (poly boundary) == 0.25
  INT NP PNP_PB_PO < BJT_O_6 SINGULAR ABUT < 90 REGION
  A = NP AND PNP_PB_PO
  SIZE A BY BJT_O_6/2 UNDEROVER
}
HRI.W.1
0 0 3 Jan 13 20:32:48 2026                     
HRI.W.1 { @ Min. width of a HRI region >= 0.44um
  INT HRI < 0.44 ABUT < 90 SINGULAR REGION
}
HRI.S.1
0 0 3 Jan 13 20:32:48 2026                     
HRI.S.1 { @ Min. space between two HRI regions >= 0.44um
  EXT HRI < 0.44 ABUT < 90 SINGULAR REGION
}
HRI.C.1
0 0 4 Jan 13 20:32:48 2026                     
HRI.C.1 { @ Min. clearance from an HRI region to an NP region >= 0.26um
  X = EXT HRI NP < 0.26 ABUT < 90 SINGULAR REGION
  X NOT INTERACT BUTT_PTAP
}
HRI.C.2
0 0 3 Jan 13 20:32:48 2026                     
HRI.C.2 { @ Min. clearance from an HRI region to a PP region >= 0.26um
  EXT HRI PP < 0.26 ABUT < 90 SINGULAR REGION
}
HRI.C.3_C.4
0 0 3 Jan 13 20:32:48 2026                     
HRI.C.3_C.4 { @ Min. clearance from an HRI edge to Poly gate >= 0.32um
  EXT HRI ALL_GATE < 0.32 ABUT < 90 SINGULAR REGION
}
HRI.E.1
0 0 4 Jan 13 20:32:48 2026                     
HRI.E.1 { @ Min. enclosure from an HRI region beyond a PO resistor region >= 0.26um
  ENC PORES HRI < 0.26 ABUT < 90 SINGULAR REGION
  ( PORES NOT OUTSIDE HRI ) NOT HRI    
}
HRI.R.1
0 0 3 Jan 13 20:32:48 2026                     
HRI.R.1 { @ Overlap of NP and HRI is not allowed
  HRI AND NP
}
HRI.R.2
0 0 3 Jan 13 20:32:48 2026                     
HRI.R.2 { @ Overlap of OD and HRI is not allowed
  HRI AND OD
}  
HRI.A.1
0 0 3 Jan 13 20:32:48 2026                     
HRI.A.1 { @ Min. area of a HRI region >= 0.3844um2
  HRI AREA < 0.3844
}
HRI.WARN
0 0 3 Jan 13 20:32:48 2026                     
HRI.WARN { @ RLPPDMY overlap OD is not allowed
  RLPPDMY AND OD   
}
HVHRI.R.4
0 0 5 Jan 13 20:32:48 2026                     
HVHRI.R.4 { @ RLPPDMY RPO are must for HV HRI poly resisitor.
    PO_HRI = (POLY INTERACT HRI) INTERACT HVDMY
    PO_HRI NOT INTERACT RLPPDMY
    PO_HRI NOT INTERACT RPO
}
PO.W.2_HRI
0 0 5 Jan 13 20:32:48 2026                     
PO.W.2_HRI { @ Min. width of PO region for HRI poly resistor >= 0.42 um
  HREPC = HREP INTERACT RLPPDMY
  A = HREPC NOT INTERACT SERPDMY
  INT A < PO_W_2_HRI ABUT < 90 SINGULAR REGION    
}
_PO.R.1A.MM
0 0 5 Jan 13 20:32:48 2026                     
_PO.R.1A.MM { @ 90 degree L shape and U shape bent gates are not allowed
  NORM_GATE_W = GATE_W OUTSIDE EDGE (( VARDMY OR ZENER_OD ) OR PNP_PB_OD)
  EXT NORM_GATE_W < 0.18 ABUT == 90 INTERSECTING ONLY
  INT NORM_GATE_W < 0.18 ABUT == 90 INTERSECTING ONLY
}
_PP.E.6.MM
0 0 4 Jan 13 20:32:48 2026                     
_PP.E.6.MM { @ Min. extension of a PP region beyond a PO as resistor >= 0.18um
  ENC PORES PP < 0.18 ABUT < 90 SINGULAR REGION
  ((((RPO AND POLY)NOT INTERACT HVGATE) NOT IMP) NOT HRI) NOT VHRI
}
RPO.O.1_HRI
0 0 11 Jan 13 20:32:48 2026                    
RPO.O.1_HRI { @ Min. and Max. overlap of a PP region to RPO region for HRI == 0.3um
  X = POLY_ISO INTERACT HRI
  Y = RPO INSIDE EDGE X
  INT PP Y < 0.3 ABUT < 90
  Y OUTSIDE EDGE PP	// not overlap by P+ not allowed.
  Z = EXPAND EDGE Y INSIDE BY 0.30
  PPPO = PP AND POLY
  A = PPPO AND PORES
  B = A INTERACT HRI
  B NOT Z
}
CTM4.W.1
0 0 3 Jan 13 20:32:48 2026                     
CTM4.W.1 { @ Min. width of a CTM4 region >= 4 um
  INT TCTM4 < CTM_W_1 ABUT < 90 SINGULAR REGION
} 
CTM4.W.2
0 0 3 Jan 13 20:32:48 2026                     
CTM4.W.2 { @ Min. width of a dummy CTM4 region >= 0.4 um
  INT DCTM4 < CTM_W_2 ABUT < 90 SINGULAR REGION
}
CTM4.S.1
0 0 3 Jan 13 20:32:48 2026                     
CTM4.S.1 { @ Min. space between two CTM4 regions >= 1.2 um
  EXT TCTM4 < CTM_S_1 ABUT < 90 SINGULAR REGION
}
CTM4.S.2
0 0 4 Jan 13 20:32:48 2026                     
CTM4.S.2 { @ Min. space between a dummy CTM4 and a CTM4 region or two dummy CTM regions >= 0.8 um
  EXT DCTM4 TCTM4 < CTM_S_2 ABUT < 90 SINGULAR REGION
  EXT DCTM4 < CTM_S_2 ABUT < 90 SINGULAR REGION
}
CTM4.R.2
0 0 3 Jan 13 20:32:48 2026                     
CTM4.R.2 { @ Min. density of all CTM4 area >= 3%
  DENSITY CTM4i > 0 < 0.03 PRINT CTM4i.density
}
CTM4.W.4
0 0 4 Jan 13 20:32:48 2026                     
CTM4.W.4 { @ Max. dimension (one side) of a CTM4 region <= 30 um
  ENCLOSE RECTANGLE TCTM4 CTM_W_1 CTM_W_4+GRID ORTHOGONAL ONLY // 4um is min TCTM width
  ENCLOSE RECTANGLE DCTM4 CTM_W_2 CTM_W_4+GRID ORTHOGONAL ONLY // 0.4um is min DCTM width
}
CTM4.A.1
0 0 3 Jan 13 20:32:48 2026                     
CTM4.A.1 { @ Min. area of CTM4 region >= 0.202 um2
  AREA CTM4 < CTM_A_1
}
CTM5.W.1
0 0 3 Jan 13 20:32:48 2026                     
CTM5.W.1 { @ Min. width of a CTM5 region >= 4 um
  INT TCTM5 < CTM_W_1 ABUT < 90 SINGULAR REGION
} 
CTM5.W.2
0 0 3 Jan 13 20:32:48 2026                     
CTM5.W.2 { @ Min. width of a dummy CTM5 region >= 0.4 um
  INT DCTM5 < CTM_W_2 ABUT < 90 SINGULAR REGION
}
CTM5.S.1
0 0 3 Jan 13 20:32:48 2026                     
CTM5.S.1 { @ Min. space between two CTM5 regions >= 1.2 um
  EXT TCTM5 < CTM_S_1 ABUT < 90 SINGULAR REGION
}
CTM5.S.2
0 0 4 Jan 13 20:32:48 2026                     
CTM5.S.2 { @ Min. space between a dummy CTM5 and a CTM5 region or two dummy CTM regions >= 0.8 um
  EXT DCTM5 TCTM5 < CTM_S_2 ABUT < 90 SINGULAR REGION
  EXT DCTM5 < CTM_S_2 ABUT < 90 SINGULAR REGION
}
CTM5.R.2
0 0 3 Jan 13 20:32:48 2026                     
CTM5.R.2 { @ Min. density of all CTM5 area >= 3%
  DENSITY CTM5i > 0 < 0.03 PRINT CTM5i.density
}
CTM5.W.4
0 0 4 Jan 13 20:32:48 2026                     
CTM5.W.4 { @ Max. dimension (one side) of a CTM5 region <= 30 um
  ENCLOSE RECTANGLE TCTM5 CTM_W_1 CTM_W_4+GRID ORTHOGONAL ONLY // 4um is min TCTM width
  ENCLOSE RECTANGLE DCTM5 CTM_W_2 CTM_W_4+GRID ORTHOGONAL ONLY // 0.4um is min DCTM width
}
CTM5.A.1
0 0 3 Jan 13 20:32:48 2026                     
CTM5.A.1 { @ Min. area of CTM5 region >= 0.202 um2
  AREA CTM5 < CTM_A_1
}
CTM.R.5
0 0 5 Jan 13 20:32:48 2026                     
CTM.R.5 { @ The MIM capacitor must be placed between M6 amd M5 or between M5 and M4
  COPY CTM1
  COPY CTM2
  COPY CTM3
}
CTM.R.6
0 0 7 Jan 13 20:32:48 2026                     
CTM.R.6 { @ Two Metals connect to CTM without same connection is not allowed
    CTM1m INTERACT CTM_VIA1m BY NET > 1
    CTM2m INTERACT CTM_VIA2m BY NET > 1
    CTM3m INTERACT CTM_VIA3m BY NET > 1
    CTM4m INTERACT CTM_VIA4m BY NET > 1
    CTM5m INTERACT CTM_VIA5m BY NET > 1
}
MIM_M4.W.1
0 0 3 Jan 13 20:32:48 2026                     
MIM_M4.W.1 { @ Max. dimension (both width and length) of M4 as MIM capacitor bottom metal <= 35 um
  SIZE BPM4 BY MIM_M4_W_1/2 UNDEROVER
}
MIM_M4.S.1
0 0 3 Jan 13 20:32:48 2026                     
MIM_M4.S.1 { @ Min. space between two M4 regions as MIM capacitor bottom metal >= 0.8 um
  EXT BPM4C < MIM_M4_S_1 ABUT < 90 REGION
}
MIM_M4.S.2
0 0 4 Jan 13 20:32:48 2026                     
MIM_M4.S.2 { @ Min. space between one M4 region as a dummy MIM capacitor bottom metal and 
              @ the other M4 region as MIM capacitor bottom metal >= 0.8 um
  EXT BPM4C DPM4 < MIM_M4_S_2 ABUT < 90 REGION
}
MIM_M4.E.3
0 0 5 Jan 13 20:32:48 2026                     
MIM_M4.E.3  { @ Minimum extension of an M4 resgion as MIM capacitor bottom metal beyound 
              @ a CTM4 resgion and dummy CTM4 region >= 0.4 um 
  ENC CTM4 M4 < MIM_M4_E_3 ABUT < 90 SINGULAR REGION
  CTM4 NOT M4  
}
MIM_M5.W.1
0 0 3 Jan 13 20:32:48 2026                     
MIM_M5.W.1 { @ Max. dimension (both width and length) of M5 as MIM capacitor bottom metal <= 35 um
  SIZE BPM5 BY MIM_M5_W_1/2 UNDEROVER
}
MIM_M5.S.1
0 0 3 Jan 13 20:32:48 2026                     
MIM_M5.S.1 { @ Min. space between two M5 regions as MIM capacitor bottom metal >= 0.8 um
  EXT BPM5C < MIM_M5_S_1 ABUT < 90 REGION
}
MIM_M5.S.2
0 0 4 Jan 13 20:32:48 2026                     
MIM_M5.S.2 { @ Min. space between one M5 region as a dummy MIM capacitor bottom metal and 
              @ the other M5 region as MIM capacitor bottom metal >= 0.8 um
  EXT BPM5C DPM5 < MIM_M5_S_2 ABUT < 90 REGION
}
MIM_M5.E.3
0 0 5 Jan 13 20:32:48 2026                     
MIM_M5.E.3  { @ Minimum extension of an M5 resgion as MIM capacitor bottom metal beyound 
              @ a CTM5 resgion and dummy CTM5 region >= 0.4 um 
  ENC CTM5 M5 < MIM_M5_E_3 ABUT < 90 SINGULAR REGION
  CTM5 NOT M5  
}
MIMVIA4.S.1
0 0 3 Jan 13 20:32:48 2026                     
MIMVIA4.S.1 { @ Min. space between two VIA4 on the same CTM >= 2 um
  EXT CTMV4 < MIMVIA_S_1 ABUT < 90 SINGULAR REGION CONNECTED   
}
MIMVIA4.S.2
0 0 3 Jan 13 20:32:48 2026                     
MIMVIA4.S.2 { @ Min. space between two VIA4 on the same M4 as MIM capacitor bottom metal >= 4 um
  EXT CBMV4 < MIMVIA_S_2 ABUT < 90 SINGULAR REGION CONNECTED     
}
MIMVIA4.E.1
0 0 4 Jan 13 20:32:48 2026                     
MIMVIA4.E.1 { @ Min. extension of a CTM region beyond a VIA4 region >= 0.24 um
  ENC VIA4 CTM4 < MIMVIA_E_1 ABUT < 90 SINGULAR REGION
  VIA4 CUT CTM4    
}
MIMVIA4.E.2
0 0 4 Jan 13 20:32:48 2026                     
MIMVIA4.E.2 { @ Min. extension of an M4 region as MIM capacitor bottom metal beyond a VIA3 or a VIA4 region >= 0.12 um
  ENC VIA3 BPM4C < MIMVIA_E_2 ABUT < 90 REGION
  ENC VIA4 BPM4C < MIMVIA_E_2 ABUT < 90 REGION
}
MIMVIA4.C.1
0 0 4 Jan 13 20:32:48 2026                     
MIMVIA4.C.1 { @ Min. clearance of a VIA3 or a VIA4 to a CTM region >= 0.4 um
  EXT VIA3 CTM4 < MIMVIA_C_1 ABUT < 90 SINGULAR REGION
  EXT VIA4 CTM4 < MIMVIA_C_1 ABUT < 90 SINGULAR REGION
}    
MIMVIA5.S.1
0 0 3 Jan 13 20:32:48 2026                     
MIMVIA5.S.1 { @ Min. space between two VIA5 on the same CTM >= 2 um
  EXT CTMV5 < MIMVIA_S_1 ABUT < 90 SINGULAR REGION CONNECTED   
}
MIMVIA5.S.2
0 0 3 Jan 13 20:32:48 2026                     
MIMVIA5.S.2 { @ Min. space between two VIA5 on the same M5 as MIM capacitor bottom metal >= 4 um
  EXT CBMV5 < MIMVIA_S_2 ABUT < 90 SINGULAR REGION CONNECTED     
}
MIMVIA5.E.1
0 0 4 Jan 13 20:32:48 2026                     
MIMVIA5.E.1 { @ Min. extension of a CTM region beyond a VIA5 region >= 0.24 um
  ENC VIA5 CTM5 < MIMVIA_E_1 ABUT < 90 SINGULAR REGION
  VIA5 CUT CTM5    
}
MIMVIA5.E.2
0 0 4 Jan 13 20:32:48 2026                     
MIMVIA5.E.2 { @ Min. extension of an M5 region as MIM capacitor bottom metal beyond a VIA4 or a VIA5 region >= 0.12 um
  ENC VIA4 BPM5C < MIMVIA_E_2 ABUT < 90 REGION
  ENC VIA5 BPM5C < MIMVIA_E_2 ABUT < 90 REGION
}
MIMVIA5.C.1
0 0 4 Jan 13 20:32:48 2026                     
MIMVIA5.C.1 { @ Min. clearance of a VIA4 or a VIA5 to a CTM region >= 0.4 um
  EXT VIA4 CTM5 < MIMVIA_C_1 ABUT < 90 SINGULAR REGION
  EXT VIA5 CTM5 < MIMVIA_C_1 ABUT < 90 SINGULAR REGION
}    
MIMVIA4.R.1
0 0 3 Jan 13 20:32:48 2026                     
MIMVIA4.R.1 { @ Min. density of VIA4 on CTM >= 1%
  NET AREA RATIO CTMV4 TCTM4 < 0.01 RDB VIA5_DENSITY.log CTMV4 TCTM4
}
MIMVIA5.R.1
0 0 3 Jan 13 20:32:48 2026                     
MIMVIA5.R.1 { @ Min. density of VIA5 on CTM >= 1%
  NET AREA RATIO CTMV5 TCTM5 < 0.01 RDB VIA5_DENSITY.log CTMV5 TCTM5
}
MIMVIA4.R.3
0 0 3 Jan 13 20:32:48 2026                     
MIMVIA4.R.3 { @ VIA3 under CTM region is not allowed
  VIA3 AND CTM4
}
MIMVIA5.R.3
0 0 3 Jan 13 20:32:48 2026                     
MIMVIA5.R.3 { @ VIA4 under CTM region is not allowed
  VIA4 AND CTM5
}
UTM30K.W.1
0 0 3 Jan 13 20:32:48 2026                     
UTM30K.W.1 { @ Min. M6 width >= 2.6 um
  INT M6 < 2.6 ABUT < 90 SINGULAR REGION
}
UTM30K.S.1
0 0 3 Jan 13 20:32:48 2026                     
UTM30K.S.1 { @ Min. M6 spacing >= 1.90 um
  EXT M6 < 1.90 ABUT < 90 SINGULAR REGION
}
UTM30K.E.1
0 0 4 Jan 13 20:32:48 2026                     
UTM30K.E.1 { @ Min. extension of a M6 region beyond a VIA5 region >= 0.4 um
  ENC VIA5 M6 < 0.4 ABUT < 90 SINGULAR REGION
  VIA5 NOT M6    
}
UTM30K.E.2
0 0 4 Jan 13 20:32:48 2026                     
UTM30K.E.2 { @ Min. extension of M6 end-of-line region beyond VIA5 region >= 0.45 um
  X = ENC [VIA5] M6 < 0.45 ABUT < 90 OPPOSITE	// a narrow side
  INT X < 0.36 ABUT == 90 INTERSECTING ONLY	// adjacent narrow sides
}
UTM30K.S.2
0 0 16 Jan 13 20:32:48 2026                    
UTM30K.S.2 { @ Min. space of Wide M6 (>16um) and M6 >= 3.0 um (exclude application for inductor)
  M6T_NIND_S8 = SHRINK (SHRINK (SHRINK (SHRINK M6T_NIND RIGHT BY 8) LEFT BY 8) TOP BY 8) BOTTOM BY 8
  M6T_NIND_G8 = GROW (GROW (GROW (GROW M6T_NIND_S8 RIGHT BY 8) LEFT BY 8) TOP BY 8) BOTTOM BY 8
  M6T_NIND_Wide = M6T_NIND_G8 AND M6T_NIND
  M6T_NIND_Exp = SIZE M6T_NIND_Wide BY 1 INSIDE OF M6T_NIND STEP 1.33
  M6T_NIND_Branch = M6T_NIND_Exp NOT M6T_NIND_Wide
  M6T_NIND_Branch_edge = M6T_NIND_Branch COIN INSIDE EDGE M6T_NIND
  M6T_NIND_Check = M6T_NIND AND (SIZE M6T_NIND_Exp BY 3.0)
  M6T_NIND_Branch_Check = M6T_NIND AND (EXPAND EDGE M6T_NIND_Branch_edge OUTSIDE BY 3.0 CORNER FILL)
  M6T_NIND_WideC = STAMP M6T_NIND_Wide BY M6xd
  M6T_NIND_CheckC = STAMP M6T_NIND_Check BY M6xd
  M6T_NIND_BranchC = STAMP M6T_NIND_Branch BY M6xd
  M6T_NIND_Branch_CheckC = STAMP M6T_NIND_Branch_Check BY M6xd
  EXT M6T_NIND_WideC M6T_NIND_CheckC < 3.0 ABUT >0 <89.5 NOT CONNECTED REGION
  EXT M6T_NIND_BranchC M6T_NIND_Branch_CheckC < 3.0 ABUT >0 <89.5 NOT CONNECTED REGION
}
UTM30K.A.1
0 0 3 Jan 13 20:32:48 2026                     
UTM30K.A.1 { @ Min. area of M6 region >= 6.76 um2
  AREA M6 < 6.76
}
UTM30K.A.2
0 0 4 Jan 13 20:32:48 2026                     
UTM30K.A.2 { @ Min. area of {UTM OR dummy UTM} island >= 75 um2
			 @ {UTM or dummy UTM} island: space to another adjacent edge of {UTM or dummy UTM} >= 10 um for orthogonal edges
  M6_small NOT INTERACT (((M6_small_R_excl OR M6_small_T_excl) OR M6_small_L_excl) OR M6_small_B_excl)
}
UTM30K.R.1
1 1 5 Jan 13 20:32:48 2026                     
UTM30K.R.1 { @ Min. density of M6 area >= 30% (exclude application for inductor)
  CHIP_NIND = CHIP NOT INDDMY
  DENSITY M6T_NIND CHIP_NIND < 0.3 PRINT M6T_DENSITY.log
  [ AREA(M6T_NIND)/AREA(CHIP_NIND) ]
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
0 0
8200 0
8200 8190
0 8190
UTM30K.R.4
0 0 6 Jan 13 20:32:48 2026                     
UTM30K.R.4 { @ Max. density of {UTM OR dummy UTM} area <= 80% 
			 @ Exclude application for inductor
  CHIP_NIND = CHIP NOT INDDMY
  DENSITY M6T_NIND CHIP_NIND > 0.8 PRINT M6T_DENSITY_MAX.log
  	[ AREA(M6T_NIND) / AREA(CHIP_NIND) ]
}
UTM30K.R.5
0 0 5 Jan 13 20:32:48 2026                     
UTM30K.R.5 { @ The square number for dummy UTM <= 5 
			 @ DRC only flag rectangle
  M6DMY_REC = RECTANGLE M6DMY ORTHOGONAL ONLY
  NOT RECTANGLE M6DMY_REC ASPECT <= 5
}
DRM.R.1
1 1 3 Jan 13 20:32:48 2026                     
DRM.R.1 {@ DRM.R.1 is a warining message to remind the users not to lack the related DRMs. Please refer to DRM.R.1 in the DRM for the detail.
COPY CHIP
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
0 0
8200 0
8200 8190
0 8190
DNW:WARNING
0 0 3 Jan 13 20:32:48 2026                     
DNW:WARNING { @ DNW is not allowed in this process
  COPY DNW
}
SDIO.R.1
0 0 11 Jan 13 20:32:48 2026                    
SDIO.R.1 { @ PPOD inside DIODMY or DIO3TDMY or DIO4TDMY connect to NPOD inside DIODMY or DIO3TDMY or DIO4TDMY is not allowed
         @ exclude PPOD inside DIODMY or DIO3TDMY or DIO4TDMY connect to PPOD inside DIODMY or DIO3TDMY or DIO4TDMY
         @ exclude PPOD inside DIODMY or DIO3TDMY or DIO4TDMY connect to two or more NPOD inside DIODMY or DIO3TDMY or DIO4TDMY
         @ exclude PPOD inside DIODMY or DIO3TDMY or DIO4TDMY connect to MOS OD
         @ exclude PPOD connect to PAD window
PPOD_NPOD = NET AREA RATIO PPOD_DIODE NPOD_DIODE > 0
PPOD_PAD = NET AREA RATIO PPOD_DIODE CB_mf CBD_mf UBMn_mf UBMd_mf > 0 [!!AREA(CB_mf) + !!AREA(CBD_mf) + AREA(UBMn_mf) + !!AREA(UBMd_mf)]
PPOD_PPOD = NET AREA RATIO PPOD_DIODE > 1 [COUNT(PPOD_DIODE)] 
PPOD_NPOD_MORE = NET AREA RATIO PPOD_DIODE NPOD_DIODE > 1 [COUNT(NPOD_DIODE)]
PPOD_NPOD NOT (((((PPOD_PAD OR PPOD_PPOD) OR PPOD_NPOD_MORE) OR PPOD_HV_SD) OR PPOD_SD) OR DSDIO)
}
AN.R.40m_M1
0 0 6 Jan 13 20:32:48 2026                     
AN.R.40m_M1 { @ For the critical differential pair inside MATCHING layer, asymmetry metal (M1) shielding is not allowed.
		     @ DRC only flag: (1) One of differential pair covered by metal layer but without fully covered.
		  	 @ (2) One device of the differential pair fully covered by metal layer and the other is not fully covered.	  
  MATCHING INTERACT POLY_PAIR_CHECK_B_M1
  (MATCHING INTERACT POLY_PAIR_CHECK_G_M1) INTERACT POLY_PAIR_CHECK_O_M1
}
DPO.W.1
0 0 3 Jan 13 20:32:48 2026                     
DPO.W.1 { @Minimum width >= 0.6 um
   INT DPO < DPO_W_1 ABUT < 90 SINGULAR REGION
}
DPO.S.1
0 0 3 Jan 13 20:32:48 2026                     
DPO.S.1 { @Minimum space between two DPO >= 0.3 um
   EXT DPO < DPO_S_1 ABUT < 90 SINGULAR REGION
}
DPO.C.1
0 0 4 Jan 13 20:32:48 2026                     
DPO.C.1 { @Minimum clearance from DPO to OD (overlap is not allowed) >= 1.2 um
   EXT DPO ODi < DPO_C_1 ABUT < 90 SINGULAR REGION
   DPO AND ODi
}
DPO.C.2
0 0 4 Jan 13 20:32:48 2026                     
DPO.C.2 { @Minimum clearance from DPO to PO (overlap is not allowed) >= 1.2 um
   EXT DPO POLYi < DPO_C_2 ABUT < 90 SINGULAR REGION
   DPO AND POLYi
}
DPO.C.4
0 0 4 Jan 13 20:32:48 2026                     
DPO.C.4 { @Minimum clearance from DPO to FW (overlap is not allowed) >= 1.2 um
   EXT DPO FWi < DPO_C_4 ABUT < 90 SINGULAR REGION
   DPO AND FWi
}
DPO.C.6
0 0 4 Jan 13 20:32:48 2026                     
DPO.C.6 { @Minimum clearance from DPO to LOGO (overlap is not allowed) >= 3 um
   EXT DPO LOGO < DPO_C_6 ABUT < 90 SINGULAR REGION
   DPO AND LOGO
}
DPO.C.8
0 0 4 Jan 13 20:32:48 2026                     
DPO.C.8 { @Minimum clearance from DPO to HVNW (overlap is not allowed) >= 10 um
   EXT DPO HVNWi < DPO_C_8 ABUT < 90 SINGULAR REGION
   DPO AND HVNWi
}
DPO.C.10
0 0 4 Jan 13 20:32:48 2026                     
DPO.C.10 { @Minimum clearance from DPO to HVDMY (overlap is not allowed) >= 10 um
   EXT DPO HVDMY < DPO_C_10 ABUT < 90 SINGULAR REGION
   DPO AND HVDMY
}
DPO.C.12
0 0 4 Jan 13 20:32:48 2026                     
DPO.C.12 { @Minimum clearance from DPO to NLVT (overlap is not allowed) >= 10 um
   EXT DPO NLVTi < DPO_C_12 ABUT < 90 SINGULAR REGION
   DPO AND NLVTi
}
DPO.C.13
0 0 4 Jan 13 20:32:48 2026                     
DPO.C.13 { @Minimum clearance from DPO to DTi (overlap is not allowed) >= 1.2 um
   EXT DPO DTi < DPO_C_13 ABUT < 90 SINGULAR REGION
   DPO AND DTi
}
DPO.C.14
0 0 4 Jan 13 20:32:48 2026                     
DPO.C.14 { @Minimum clearance from DPO to BJTDUMMY (overlap is not allowed) >= 10 um
   EXT DPO BJTDUMMY < DPO_C_14 ABUT < 90 SINGULAR REGION
   DPO AND BJTDUMMY
}
DPO.C.16
0 0 4 Jan 13 20:32:48 2026                     
DPO.C.16 { @Minimum clearance from DPO to DOD (overlap is not allowed) >= 0.3 um
   EXT DPO DOD < DPO_C_16 ABUT < 90 SINGULAR REGION
   DPO AND DOD
}
DPO.E.1
0 0 3 Jan 13 20:32:48 2026                     
DPO.E.1 { @Minimum extension of chip edge beyond DPO >= 5
   DPO NOT (SIZE CHIP_CHAMFERED BY -DPO_E_1)   
}
DPO.A.1
0 0 3 Jan 13 20:32:48 2026                     
DPO.A.1 { @Minimum area of DPO >= 1.2
   AREA DPO < DPO_A_1
}
PO.R.5
1 1 3 Jan 13 20:32:48 2026                     
PO.R.5 { @Minimum {PO OR DPO} density across full chip >= 0.14
  DENSITY ALL_PO < PO_R_5 INSIDE OF LAYER CHIP PRINT PO_DN_5.density
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
0 0
8200 0
8200 8190
0 8190
DPO.R.2
0 0 3 Jan 13 20:32:48 2026                     
DPO.R.2 { @DPO inside chip corner stress relief area is not allowed.
  DPO INTERACT EMPTY_AREA
}
DPO.R.3
0 0 4 Jan 13 20:32:48 2026                     
DPO.R.3 { @The only shapes allowed are square (or rectangular) and solid
  HOLES DPO
  NOT RECTANGLE DPO ORTHOGONAL ONLY
}
DOD.W.1
0 0 3 Jan 13 20:32:48 2026                     
DOD.W.1 { @Minimum width >= 2 um
   INT DOD < DOD_W_1 ABUT < 90 SINGULAR REGION
}
DOD.S.1
0 0 3 Jan 13 20:32:48 2026                     
DOD.S.1 { @Minimum space between two DOD >= 1.2 um
   EXT DOD < DOD_S_1 ABUT < 90 SINGULAR REGION
}
DOD.C.1
0 0 4 Jan 13 20:32:48 2026                     
DOD.C.1 { @Minimum clearance from DOD to OD (overlap is not allowed) >= 1.2 um
   EXT DOD ODi < DOD_C_1 ABUT < 90 SINGULAR REGION
   DOD AND ODi
}
DOD.C.2
0 0 4 Jan 13 20:32:48 2026                     
DOD.C.2 { @Minimum clearance from DOD to PO (overlap is not allowed) >= 1.2 um
   EXT DOD POLYi < DOD_C_2 ABUT < 90 SINGULAR REGION
   DOD AND POLYi
}
DOD.C.4
0 0 4 Jan 13 20:32:48 2026                     
DOD.C.4 { @Minimum clearance from DOD to NW (cut is not allowed) >= 0.6 um
   EXT DOD NWELi < DOD_C_4 ABUT < 90 SINGULAR REGION
   DOD CUT NWELi
}
DOD.C.5
0 0 4 Jan 13 20:32:48 2026                     
DOD.C.5 { @Minimum clearance from DOD to FW (overlap is not allowed) >= 1.2 um
   EXT DOD FWi < DOD_C_5 ABUT < 90 SINGULAR REGION
   DOD AND FWi
}
DOD.C.7
0 0 4 Jan 13 20:32:48 2026                     
DOD.C.7 { @Minimum clearance from DOD to RWDMY (overlap is not allowed) >= 1.2 um
   EXT DOD RWDMY < DOD_C_7 ABUT < 90 SINGULAR REGION
   DOD AND RWDMY
}
DOD.C.8
0 0 4 Jan 13 20:32:48 2026                     
DOD.C.8 { @Minimum clearance from DOD to LOGO (overlap is not allowed) >= 3 um
   EXT DOD LOGO < DOD_C_8 ABUT < 90 SINGULAR REGION
   DOD AND LOGO
}
DOD.C.13
0 0 4 Jan 13 20:32:48 2026                     
DOD.C.13 { @Minimum clearance from DOD to DTi (overlap is not allowed) >= 1.2 um
   EXT DOD DTi < DOD_C_13 ABUT < 90 SINGULAR REGION
   DOD AND DTi
}
DOD.C.10
0 0 4 Jan 13 20:32:48 2026                     
DOD.C.10 { @Minimum clearance from DOD to HVNW (overlap is not allowed) >= 10 um
   EXT DOD HVNWi < DOD_C_10 ABUT < 90 SINGULAR REGION
   DOD AND HVNWi 
}
DOD.C.12
0 0 4 Jan 13 20:32:48 2026                     
DOD.C.12 { @Minimum clearance from DOD to HVDMY (overlap is not allowed) >= 10 um
   EXT DOD HVDMY < DOD_C_12 ABUT < 90 SINGULAR REGION
   DOD AND HVDMY
}
DOD.C.14
0 0 4 Jan 13 20:32:48 2026                     
DOD.C.14 { @Minimum clearance from DOD to NLVT (overlap is not allowed) >= 10 um
   EXT DOD NLVTi < DOD_C_14 ABUT < 90 SINGULAR REGION
   DOD AND NLVTi
}
DOD.C.16
0 0 4 Jan 13 20:32:48 2026                     
DOD.C.16 { @Minimum clearance from DOD to BJTDUMMY (overlap is not allowed) >= 10 um
   EXT DOD BJTDUMMY < DOD_C_16 ABUT < 90 SINGULAR REGION
   DOD AND BJTDUMMY
}
DOD.E.1
0 0 3 Jan 13 20:32:48 2026                     
DOD.E.1 { @Minimum extension of NW beyond DOD >= 0.6
   ENC DOD NWELi < DOD_E_1 ABUT < 90 SINGULAR REGION
}
DOD.E.2
0 0 3 Jan 13 20:32:48 2026                     
DOD.E.2 { @Minimum extension of chip edge beyond DOD >= 5
   DOD NOT (SIZE CHIP_CHAMFERED BY -DOD_E_2)
}
OD.R.1
0 0 30 Jan 13 20:32:48 2026                    
OD.R.1 { @ {OD or DOD} local density (minimum) over window 500 um x 500 um stepping OD_R_Sum >= 0.2
  D0 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP  
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D = RECTANGLE D0 == OD_R_W
  ERR1 = ( D0 NOT D ) NOT OD_EXC
  F1 = AREA ERR1 >= OD_R_A
  D1 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od25
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D2 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od50
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D3 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od75
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D4 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od100
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D5 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od125
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D6 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od150
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D7 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od175
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D8 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od200
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D9 = DENSITY ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od225
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  ERR2 = D INTERACT (((((((((D AND D1) AND D2) AND D3) AND D4) AND D5) AND D6) AND D7) AND D8) AND D9)  
  F2 = AREA ( ERR2 NOT OD_EXC ) >= OD_R_A
  F = F1 OR F2
  DENSITY F ODx CHIP_NOT_OD_EXC < OD_R_1 WINDOW OD_R_W STEP OD_R_S BACKUP PRINT OD_R_1.density 
          [ !AREA(F) + (AREA(ODx)/AREA(CHIP_NOT_OD_EXC)) ]       
}
OD.R.2
0 0 30 Jan 13 20:32:48 2026                    
OD.R.2 { @ {OD or DOD} local density (maximum) over window 500 um x 500 um stepping OD_R_Sum <= 0.8 
  D0 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP  
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D = RECTANGLE D0 == OD_R_W
  ERR1 = ( D0 NOT D ) NOT OD_EXC
  F1 = AREA ERR1 >= OD_R_A
  D1 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od25
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D2 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od50
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D3 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od75
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D4 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od100
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D5 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od125
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D6 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od150
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D7 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od175
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D8 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od200
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  D9 = DENSITY ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP INSIDE OF LAYER CHIPU_od225
          [ AREA(ODx)/AREA(CHIP_NOT_OD_EXC) ]
  ERR2 = D INTERACT (((((((((D AND D1) AND D2) AND D3) AND D4) AND D5) AND D6) AND D7) AND D8) AND D9)
  F2 = AREA ( ERR2 NOT OD_EXC ) >= OD_R_A
  F = F1 OR F2
  DENSITY F ODx CHIP_NOT_OD_EXC > OD_R_2 WINDOW OD_R_W STEP OD_R_S BACKUP PRINT OD_R_2.density 
          [ !!AREA(F) * ((AREA(ODx)/AREA(CHIP_NOT_OD_EXC))) ]
}
OD.R.3
1 1 3 Jan 13 20:32:48 2026                     
OD.R.3 { @Minimum {OD or DOD} density across full chip >= 0.25
  DENSITY ODx < OD_R_3 INSIDE OF LAYER CHIP PRINT OD_R_3.density
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
0 0
8200 0
8200 8190
0 8190
OD.R.4
0 0 3 Jan 13 20:32:48 2026                     
OD.R.4 { @Maximum {OD or DOD} density across full chip <= 0.75
  DENSITY ODx > OD_R_4 INSIDE OF LAYER CHIP PRINT OD_R_4.density
}  
DOD.R.1
0 0 4 Jan 13 20:32:48 2026                     
DOD.R.1 { @DOD is required. 
          @The DOD CAD layer (TSMC default, 3:1) must be a different layer from the OD CAD layer.
  CHIP_CHAMFERED NOT INTERACT DOD
}
DOD.R.2
0 0 3 Jan 13 20:32:48 2026                     
DOD.R.2 { @DOD inside chip corner stress relief area is not allowed.
  DOD INTERACT EMPTY_AREA
}
DOD.R.3
0 0 4 Jan 13 20:32:48 2026                     
DOD.R.3 { @The only shapes allowed are square(or rectangular) and solid
  HOLES DOD
  NOT RECTANGLE DOD ORTHOGONAL ONLY
}
MOM.A.1
0 0 8 Jan 13 20:32:48 2026                     
MOM.A.1 { @ Maximum sidewall area of total metals in MOM without Via <= 1090000000
     MOM_SA = DFM PROPERTY CHIP_MOM  MOM_M1_CAP_EDGE  MOM_M2_CAP_EDGE  MOM_M3_CAP_EDGE  MOM_M4_CAP_EDGE  MOM_M5_CAP_EDGE  MOM_M6_CAP_EDGE  OVERLAP
   [
 	Sidewall_Area = (  LENGTH(MOM_M1_CAP_EDGE)*M1_THICKNESS+  LENGTH(MOM_M2_CAP_EDGE)*M2_THICKNESS+  LENGTH(MOM_M3_CAP_EDGE)*M3_THICKNESS+  LENGTH(MOM_M4_CAP_EDGE)*M4_THICKNESS+  LENGTH(MOM_M5_CAP_EDGE)*M5_THICKNESS+  LENGTH(MOM_M6_CAP_EDGE)*M6_THICKNESS)/2 
  ] > MOM_A_1
  MERGE MOM_SA
  DFM RDB MOM_SA MOM.A.1.a.rep NOEMPTY NOPSEUDO
}
MOM.S.2:M1
0 0 3 Jan 13 20:32:48 2026                     
MOM.S.2:M1 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M1_LINE_END M1 < MOM_S_2 ABUT < 90 REGION
}
MOM.S.2:M2
0 0 3 Jan 13 20:32:48 2026                     
MOM.S.2:M2 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M2_LINE_END M2 < MOM_S_2 ABUT < 90 REGION
}
MOM.S.2:M3
0 0 3 Jan 13 20:32:48 2026                     
MOM.S.2:M3 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M3_LINE_END M3 < MOM_S_2 ABUT < 90 REGION
}
MOM.S.2:M4
0 0 3 Jan 13 20:32:48 2026                     
MOM.S.2:M4 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M4_LINE_END M4 < MOM_S_2 ABUT < 90 REGION
}
MOM.S.2:M5
0 0 3 Jan 13 20:32:48 2026                     
MOM.S.2:M5 { @ Space of metal (M1/Mx) line end in MOMDMY_n >= 0.5
  EXT MOM_M5_LINE_END M5 < MOM_S_2 ABUT < 90 REGION
}
MOM.R.1
0 0 12 Jan 13 20:32:48 2026                    
MOM.R.1 { @ VIA in MOMDMY is not allowed.
  MOMDMY_1 AND VIA1
  MOMDMY_2 AND VIA1
  MOMDMY_2 AND VIA2
  MOMDMY_3 AND VIA2
  MOMDMY_3 AND VIA3
  MOMDMY_4 AND VIA3
  MOMDMY_4 AND VIA4
  MOMDMY_5 AND VIA4
  MOMDMY_5 AND VIA5
  MOMDMY_6 AND VIA5
}
MOM.R.2
1 1 3 Jan 13 20:32:48 2026                     
MOM.R.2 { @ Each MOM cell must be covered by MOMDMY_n (n=145;1~6/100). DRC only flags no MOMDMY_n (n=145;1~6/100) in the chip. But if there is no MOM cell in your chip, the violation can be waived.
  MERGE (CHIP NOT INTERACT MOMDMY_ALL)
}
p 1 4
CN ass1nand c 1 0 0 1 0 0 0
0 0
8200 0
8200 8190
0 8190
MOM.R.3
0 0 13 Jan 13 20:32:48 2026                    
MOM.R.3 { @ Poly shielding and underneath NW or PW must bias at same potential for reliability consideration. If poly shielding terminal could not be tied to the underneath NW or PW,
          @ customer should keep bias between poly terminal and underneath well within thin gate oxide (Without OD2) or thick gate oxide (With OD2) maximum applied voltage for reliability consideration.
          @ DRC only check following conditions:
          @ 1. {{PO INTERACT {OD OR DOD} NOT INSIDE OD2}} INTERACT {{MOMDMY(145;100) OR MOMDMY(145;0)} NOT {MOMDMY(145;27)} 
          @ [Poly shielding MOM with dummy OD underneath] and underneath NW or PW must bias at same potential through metal connection
          @ (All resistors, HVNW, HVPW and NBL are treat as broken, all nwell and pwell are treat as connected)
    MOM_OD = OD OR DOD      
    PO_MOM_mom = (ILP1_mom INTERACT (MOM_OD NOT INSIDE OD2)) INTERACT ((MOMDMY_100 OR MOMDMY_0) NOT MOMDMY_27) 
    NW_NOT_PO_mom = (NWEL_mom INTERACT PO_MOM_mom) NOT PO_MOM_mom
    PW_NOT_PO_mom = (PWEL_mom INTERACT PO_MOM_mom) NOT PO_MOM_mom
    EXT PO_MOM_mom NW_NOT_PO_mom < 0.001 ABUT == 0 NOT CONNECTED REGION
    EXT PO_MOM_mom PW_NOT_PO_mom < 0.001 ABUT == 0 NOT CONNECTED REGION
}
SLITOD.W.1
0 0 3 Jan 13 20:32:48 2026                     
SLITOD.W.1 { @ Min width of {LV N+ ACTIVE AND SLITDMY} in channel width direction >= 5 um
  PATH LENGTH 5V_SLIT_NGATE_W < SLITOD_W_1
}
SLITOD.W.2
0 0 4 Jan 13 20:32:48 2026                     
SLITOD.W.2 { @ Min width of { OD AND SLITDMY } >= 0.42 um
  A = OD AND SLITDMY
  INT A < SLITOD_W_2 ABUT < 90 SINGULAR REGION
}
SLITOD.W.3
0 0 3 Jan 13 20:32:48 2026                     
SLITOD.W.3 { @ Min width of {LV P+ ACTIVE AND SLITDMY} in channel width direction >= 5 um
  PATH LENGTH 5V_SLIT_PGATE_W < SLITOD_W_3
}
SLITOD.R.1
0 0 10 Jan 13 20:32:48 2026                    
SLITOD.R.1 { @ The outmost {(LV N+ ACTIVE NOT PO) AND SLITDMY} in channel length direction and P+ bulk ring must be connected by Metal for 5V slit NMOS and Low Ron Switch 5V NMOS
  A1 = (LV_NACT NOT POLY) AND SLITDMY
  A = A1 INTERACT GATE == 1
  LV_NACTu = STAMP A BY NSD_mf
  SLIT_PPOD_BULK_R_5V_SLIT_Nu = STAMP SLIT_PPOD_BULK_R_5V_SLIT_N BY PTAP_mf
  SLIT_PPOD_BULK_R_5V_LowR_SLIT_Nu = STAMP SLIT_PPOD_BULK_R_5V_LowR_SLIT_N BY PTAP_mf
  B = NET AREA RATIO LV_NACTu SLIT_PPOD_BULK_R_5V_SLIT_Nu > 0
  B1 = NET AREA RATIO LV_NACTu SLIT_PPOD_BULK_R_5V_LowR_SLIT_Nu > 0
  A NOT (B OR B1)
}
SLITOD.R.2
0 0 8 Jan 13 20:32:48 2026                     
SLITOD.R.2 { @ The outmost {(LV P+ ACTIVE NOT PO) AND SLITDMY} in channel length direction and N+ bulk ring must be connected by Metal for 5V slit PMOS and Low Ron Switch 5V slit PMOS
  A1 = (LV_PACT NOT POLY) AND SLITDMY
  A = A1 INTERACT GATE == 1
  LV_PACTu = STAMP A BY PSD_mf
  SLIT_NPOD_BULK_Ru = STAMP SLIT_NPOD_BULK_R BY NTAP_mf
  B = NET AREA RATIO LV_PACTu SLIT_NPOD_BULK_Ru > 0
  A NOT B
}
SLITPO.W.1.1
0 0 4 Jan 13 20:32:48 2026                     
SLITPO.W.1.1 { @ Min and Max width of {PO AND SLITDMY} for the channel length of 5V slit NMOS == 0.6 um
  A = GATE_L COIN EDGE 5V_SLIT_NGATE
  PATH LENGTH A != SLITPO_W_1_1
}
SLITPO.W.1.2
0 0 4 Jan 13 20:32:48 2026                     
SLITPO.W.1.2 { @ Min and Max width of {PO AND SLITDMY} for the channel length of Low Ron Switch 5V NMOS == 0.55 um
  A = GATE_L COIN EDGE 5V_LowR_SLIT_NGATE
  PATH LENGTH A != SLITPO_W_1_2
}
SLITPO.W.3.1
0 0 4 Jan 13 20:32:48 2026                     
SLITPO.W.3.1 { @ Min and Max width of {PO AND SLITDMY} for the channel length of Low Ron Switch 5V slit PMOS == 0.47 um
  A = GATE_L COIN EDGE 5V_LowR_SLIT_PGATE
  PATH LENGTH A != SLITPO_W_3_1  
}
SLITPO.W.3.2
0 0 4 Jan 13 20:32:48 2026                     
SLITPO.W.3.2 { @ Min and Max width of {PO AND SLITDMY} for the channel length of 5V slit PMOS == 0.5 um
  A = GATE_L COIN EDGE 5V_SLIT_PGATE
  PATH LENGTH A != SLITPO_W_3_2
}
SLITPO.C.1
0 0 5 Jan 13 20:32:48 2026                     
SLITPO.C.1 { @ Min clearance from P+ bulk ring to {SLITDMY AND PO} for 5V slit NMOS and Low Ron Switch 5V NMOS >= 0.31 um
  A = POLY AND SLITDMY
  EXT SLIT_PPOD_BULK_R_5V_LowR_SLIT_N A < SLITPO_C_1 ABUT < 90 SINGULAR REGION
  EXT SLIT_PPOD_BULK_R_5V_SLIT_N A < SLITPO_C_1 ABUT < 90 SINGULAR REGION
}
SLITPO.C.2
0 0 4 Jan 13 20:32:48 2026                     
SLITPO.C.2 { @ Min clearance from N+ bulk ring to {SLITDMY AND PO} for 5V slit PMOS and Low Ron Switch 5V slit PMOS >= 0.36 um
  A = POLY AND SLITDMY
  EXT SLIT_NPOD_BULK_R A < SLITPO_C_2 ABUT < 90 SINGULAR REGION
}
SLITPO.E.1
0 0 4 Jan 13 20:32:48 2026                     
SLITPO.E.1 { @ Min extension of {PO AND SLITDMY} beyond {LV N+ ACTIVE AND SLITDMY} for 5V slit NMOS and Low Ron Switch 5V NMOS >= 1.11 um
  A = (OD AND SLITDMY) INTERACT (5V_LowR_SLIT_NGATE OR 5V_SLIT_NGATE)
  ENC A POLY < SLITPO_E_1 ABUT < 90 SINGULAR REGION
}
SLITPO.E.2
0 0 4 Jan 13 20:32:48 2026                     
SLITPO.E.2 { @ Min extension of NP beyond {PO AND SLITDMY} for 5V slit NMOS and Low Ron Switch 5V NMOS >= 0.13 um
  A = POLY AND SLITDMY
  ENC A NP < SLITPO_E_2 ABUT < 90 SINGULAR REGION
}
SLITPO.E.3
0 0 4 Jan 13 20:32:48 2026                     
SLITPO.E.3 { @ Min extension of {PO AND LVPWRDMY} in channel width direction beyond {LV P+ ACTIVE AND LVPWRDMY} for Low Ron Switch 5V slit PMOS and 5V slit PMOS >= 1.15
  A = OD INTERACT (5V_LowR_SLIT_PGATE OR 5V_SLIT_PGATE)
  ENC A POLY < SLITPO_E_3 ABUT < 90 SINGULAR REGION
}
SLITPO.E.4
0 0 4 Jan 13 20:32:48 2026                     
SLITPO.E.4 { @ Min extension of PP beyond {PO AND LVPWRDMY} for 5V slit PMOS and Low Ron Switch 5V slit PMOS >= 0.18
  A = POLY AND SLITDMY
  ENC A PP < SLITPO_E_4 ABUT < 90 SINGULAR REGION
}
SLITPO.R.1
0 0 4 Jan 13 20:32:48 2026                     
SLITPO.R.1 { @ Min finger number of {PO AND SLITDMY} for 5V slit nmos >= 2
  A = LV_NACT AND SLITDMY
  A NOT INTERACT GATE >= SLITPO_R_1 EVEN
}
SLITPO.R.2
0 0 6 Jan 13 20:32:48 2026                     
SLITPO.R.2 { @ Min and Max clearance from {(NP INTERACT PO) AND SLITDMY} to {PP AND SLITDMY} for 5V slit NMOS and Low Ron Switch(except slit PP region)
  A = (NP INTERACT (5V_SLIT_NGATE OR 5V_LowR_SLIT_NGATE)) AND SLITDMY
  B1 = PP INTERACT (SLIT_PPOD_BULK_R_5V_SLIT_N OR SLIT_PPOD_BULK_R_5V_LowR_SLIT_N)
  B = (HOLES B1) NOT SLIT_PP
  A XOR B
}
SLITPO.R.3
0 0 6 Jan 13 20:32:48 2026                     
SLITPO.R.3 { @ Min finger number of {PO AND LVPWRDMY} for 5V slit PMOS and Low Ron Switch 5V slit PMOS(FN = even) >= 2
  A = LV_PACT INTERACT 5V_LowR_SLIT_PGATE
  A NOT INTERACT GATE >= SLITPO_R_3 EVEN
  B = LV_PACT INTERACT 5V_SLIT_PGATE
  B NOT INTERACT GATE >= SLITPO_R_3 EVEN
}
SLITPO.R.4
0 0 6 Jan 13 20:32:48 2026                     
SLITPO.R.4 { @ Min and max clearance from {(PP INTERACT PO) AND LVPWRDMY} to {NP AND LVPWRDMY} for 5V slit PMOS and Low Ron Switch 5V slit PMOS == 0
  A = PP INTERACT (5V_LowR_SLIT_PGATE OR 5V_SLIT_PGATE)
  B1 = NP INTERACT SLIT_NPOD_BULK_R
  B = (HOLES B1) NOT SLIT_NP
  A XOR B
}
SLITNW.E.1
0 0 3 Jan 13 20:32:48 2026                     
SLITNW.E.1 { @ Min extension of {NW AND LVPWRDMY} beyond N+ bulk ring for 5V slit PMOS and Low Ron Switch 5V slit PMOS >= 0.18
  ENC SLIT_NPOD_BULK_R NWEL < SLITNW_E_1 ABUT < 90 SINGULAR REGION
}
SLITPP.O.1
0 0 6 Jan 13 20:32:48 2026                     
SLITPP.O.1 { @ Min and Max overlap of SLIT PP and {PO AND SLITDMY} in channel length direction for 5V slit NMOS and Low Ron Switch 5V NMOS == 0.21 um
  A = 5V_SLIT_NGATE OR 5V_LowR_SLIT_NGATE
  INT SLIT_PP_LV A < SLITPP_O_1 ABUT < 90 SINGULAR REGION
  B = SLIT_PP_LV AND A
  SIZE B BY SLITPP_O_1/2 UNDEROVER
}
SLITNP.O.2
0 0 6 Jan 13 20:32:48 2026                     
SLITNP.O.2 { @ Min and max overlap of Slit NP and {PO AND SLITDMY} in channel length direction for 5V slit PMOS and Low Ron Switch 5V slit PMOS == 0.21
  A = 5V_LowR_SLIT_PGATE OR 5V_SLIT_PGATE
  INT SLIT_NP_LV A < SLITNP_O_2 ABUT < 90 SINGULAR REGION
  B = SLIT_NP_LV AND A
  SIZE B BY SLITNP_O_2/2 UNDEROVER
}
HVSLITPP.O.1
0 0 5 Jan 13 20:32:48 2026                     
HVSLITPP.O.1 { @ Min and Max overlap of SLIT PP and {PO AND SLITDMY) AND HVDMY} in channel length direction for HVMOS == 0.15 um
  INT SLIT_PP_HV HVNGATE < HVSLITPP_O_1 ABUT < 90 SINGULAR REGION
  A = SLIT_PP_HV AND HVNGATE
  SIZE A BY HVSLITPP_O_1/2 UNDEROVER
}
HVSLITNP.O.1
0 0 5 Jan 13 20:32:48 2026                     
HVSLITNP.O.1 { @ Min and Max overlap of Slit NP and {(PO AND SLITDMY) AND HVDMY} in channel length direction for HVMOS == 0.15 um
  INT SLIT_NP_HV HVPGATE < HVSLITNP_O_1 ABUT < 90 SINGULAR REGION
  A = SLIT_NP_HV AND HVPGATE
  SIZE A BY HVSLITNP_O_1/2 UNDEROVER
}
SLITPP.W.1
0 0 4 Jan 13 20:32:48 2026                     
SLITPP.W.1 { @ Min and Max width of SLIT PP in channel width direction for 5V slit NMOS and Low Ron Switch 5V NMOS == 0.47 um
  A = (POLY INTERACT (5V_SLIT_NGATE OR 5V_LowR_SLIT_NGATE)) INSIDE EDGE SLIT_PP
  NOT LENGTH A == SLITPP_W_1
}
SLITNP.W.1
0 0 4 Jan 13 20:32:48 2026                     
SLITNP.W.1 { @ Min and max width of SLIT NP in channel width direction for 5V slit PMOS and Low Ron Switch 5V slit PMOS == 0.47 um
  A = (POLY INTERACT (5V_LowR_SLIT_PGATE OR 5V_SLIT_PGATE)) INSIDE EDGE SLIT_NP
  NOT LENGTH A == SLITNP_W_1
}
HVSLITPP.W.1
0 0 4 Jan 13 20:32:48 2026                     
HVSLITPP.W.1 { @ Min and Max width of {SLIT PP AND HVDMY} in channel width direction for SLIT HVMOS == 0.47 um
  A = HVNGATE INSIDE EDGE SLIT_PP_HV
  NOT LENGTH A == HVSLITPP_W_1
}
HVSLITNP.W.1
0 0 4 Jan 13 20:32:48 2026                     
HVSLITNP.W.1 { @ Min and Max width of {SLIT NP AND HVDMY} in channel width direction for SLIT HVMOS == 0.47 um
  A = HVPGATE INSIDE EDGE SLIT_NP_HV
  NOT LENGTH A == HVSLITNP_W_1
}
SLITPP.S.1
0 0 4 Jan 13 20:32:48 2026                     
SLITPP.S.1 { @ Min and Max space between two SLIT PP in channel width direction for 5V slit NMOS == 1.41 um
  NOT LENGTH SLIT_PP_S_LV == SLITPP_S_1
  NOT RECTANGLE SLIT_PP_S_pre1_LV
}
SLITNP.S.1
0 0 4 Jan 13 20:32:48 2026                     
SLITNP.S.1 { @ Min and Max space between two SLIT NP in channel width direction for 5V slit PMOS and Low Ron Switch 5V slit PMOS == 1.41 um
  NOT LENGTH SLIT_NP_S_LV == SLITNP_S_1
  NOT RECTANGLE SLIT_NP_S_pre1_LV
}
HVSLITPP.S.1
0 0 4 Jan 13 20:32:48 2026                     
HVSLITPP.S.1 { @ Min and Max space between two SLIT PP in channel width direction for slit HVMOS == 0.94 um
  NOT LENGTH SLIT_PP_S_HV == HVSLITPP_S_1
  NOT RECTANGLE SLIT_PP_S_pre1_HV
}
HVSLITNP.S.1
0 0 4 Jan 13 20:32:48 2026                     
HVSLITNP.S.1 { @ Min and Max space between two SLIT NP in channel width direction for slit HVMOS == 0.94 um
  NOT LENGTH SLIT_NP_S_HV == HVSLITNP_S_1
  NOT RECTANGLE SLIT_NP_S_pre1_HV
}
SLITPP.R.1
0 0 5 Jan 13 20:32:48 2026                     
SLITPP.R.1 { @ SLIT PP must overlap the outmost {(LV N+ OD NOT PO) AND SLITDMY} in channel length direction
  A1 = ((OD NOT POLY) AND SLITDMY) NOT HVDMY
  A = A1 INTERACT GATE == 1
  A OUTSIDE SLIT_PP_LV
}
SLITNP.R.1
0 0 5 Jan 13 20:32:48 2026                     
SLITNP.R.1 { @ SLIT NP must overlap the outmost {(LV OD ACTIVE NOT PO) AND SLITDMY} in channel length direction
  A1 = ((OD NOT POLY) AND SLITDMY) NOT HVDMY
  A = A1 INTERACT GATE == 1
  A OUTSIDE SLIT_NP_LV
}
SLITNP.R.1_HV
0 0 5 Jan 13 20:32:48 2026                     
SLITNP.R.1_HV { @ SLIT NP must overlap region :
				@ {SLITDMY AND OD AND HVNB} for slit HVPMOS
  A = (OD AND SLITDMY) AND HVNB
  A OUTSIDE SLIT_NP_HV
}
SLITPP.R.1_HV
0 0 4 Jan 13 20:32:48 2026                     
SLITPP.R.1_HV { @ SLIT PP must overlap {SLITDMY AND OD AND HVPB} for slit HVNMOS 
  A = (OD AND SLITDMY) AND HVPB
  A OUTSIDE SLIT_PP_HV
}
SLITPP.R.2
0 0 5 Jan 13 20:32:48 2026                     
SLITPP.R.2 { @ Sum of {SLIT PP AND LV N+ ACTIVE} in channel length direction must be equal to INT(W/(dp+dn))*dp
  NET AREA RATIO SLIT_NGATE_W_region SLIT_PP_W_region SLIT_PP_S_region > 1 
    [(AREA(SLIT_NGATE_W_region) / ((AREA(SLIT_PP_W_region)/COUNT(SLIT_PP_W_region)) + (AREA(SLIT_PP_S_region)/COUNT(SLIT_PP_S_region)))) - COUNT(SLIT_PP_W_region)]
  RDB SLITPP_R_2.db SLIT_NGATE_W_region SLIT_PP_W_region SLIT_PP_S_region
}
SLITNP.R.2
0 0 5 Jan 13 20:32:48 2026                     
SLITNP.R.2 { @ Sum of {SLIT NP AND LV P+ ACTIVE} in channel length direction must be equal to INT(W/(dp+dn))*dp
  NET AREA RATIO 5V_SLIT_PGATE_W_region SLIT_NP_W_region SLIT_NP_S_region > 1 
    [(AREA(5V_SLIT_PGATE_W_region) / ((AREA(SLIT_NP_W_region)/COUNT(SLIT_NP_W_region)) + (AREA(SLIT_NP_S_region)/COUNT(SLIT_NP_S_region)))) - COUNT(SLIT_NP_W_region)]
  RDB SLITNP_R_2.db 5V_SLIT_PGATE_W_region SLIT_NP_W_region SLIT_NP_S_region
}
SLITNP.R.3_PLD12G2A_BL
0 0 5 Jan 13 20:32:48 2026                     
SLITNP.R.3_PLD12G2A_BL { @ sum of {SLIT NP AND Active OD AND HVNB} in channel width must be equal to (INT((W-dn1)/(dp2+dn1)+1)*dn1
  NET AREA RATIO SLIT_PLD12G2A_BL_GATE_W_region SLIT_NP_W_region > 1 
    [ ((AREA(SLIT_PLD12G2A_BL_GATE_W_region)/(2*GRID))*!!AREA(SLIT_NP_W_region)-HVSLITNP_W_1)/(HVSLITNP_S_1 + HVSLITNP_W_1) + 1 - COUNT(SLIT_NP_W_region)]
  RDB SLITNP_R_3_PLD12G2A_BL.db SLIT_PLD12G2A_BL_GATE_W_region SLIT_NP_W_region
}
SLITNP.R.3_PA12G2A_BL
0 0 5 Jan 13 20:32:48 2026                     
SLITNP.R.3_PA12G2A_BL { @ sum of {SLIT NP AND Active OD AND HVNB} in channel width must be equal to (INT((W-dn1)/(dp2+dn1)+1)*dn1
  NET AREA RATIO SLIT_PA12G2A_BL_GATE_W_region SLIT_NP_W_region > 1 
    [ ((AREA(SLIT_PA12G2A_BL_GATE_W_region)/(2*GRID))*!!AREA(SLIT_NP_W_region)-HVSLITNP_W_1)/(HVSLITNP_S_1 + HVSLITNP_W_1) + 1 - COUNT(SLIT_NP_W_region)]
  RDB SLITNP_R_3_PA12G2A_BL.db SLIT_PA12G2A_BL_GATE_W_region SLIT_NP_W_region
}
SLITNP.R.3_PLD5G2A_BL
0 0 5 Jan 13 20:32:48 2026                     
SLITNP.R.3_PLD5G2A_BL { @ sum of {SLIT NP AND Active OD AND HVNB} in channel width must be equal to (INT((W-dn1)/(dp2+dn1)+1)*dn1
  NET AREA RATIO SLIT_PLD5G2A_BL_GATE_W_region SLIT_NP_W_region > 1 
    [ ((AREA(SLIT_PLD5G2A_BL_GATE_W_region)/(2*GRID))*!!AREA(SLIT_NP_W_region)-HVSLITNP_W_1)/(HVSLITNP_S_1 + HVSLITNP_W_1) + 1 - COUNT(SLIT_NP_W_region)]
  RDB SLITNP_R_3_PLD5G2A_BL.db SLIT_PLD5G2A_BL_GATE_W_region SLIT_NP_W_region
}
SLITPP.R.3_NSW28BVG5_GA_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
SLITPP.R.3_NSW28BVG5_GA_FULLY_ISO { @ Sum of {SLIT PP AND Active OD AND HVPB} in channel length direction must be equal to INT(W/(dp+dn))*dp
  NET AREA RATIO NSW28BVG5_GA_FULLY_ISO_NGATE_W_region SLIT_PP_W_region SLIT_PP_S_region > 1 
      [((AREA(NSW28BVG5_GA_FULLY_ISO_NGATE_W_region)-(AREA(SLIT_PP_S_region)/COUNT(SLIT_PP_S_region))) / ((AREA(SLIT_PP_W_region)/COUNT(SLIT_PP_W_region)) + (AREA(SLIT_PP_S_region)/COUNT(SLIT_PP_S_region)))) - COUNT(SLIT_PP_W_region)]
  RDB SLITPP_R_3_NSW28BVG5_GA_FULLY_ISO.db NSW28BVG5_GA_FULLY_ISO_NGATE_W_region SLIT_PP_W_region SLIT_PP_S_region
}
SLITPP.R.3_NSW40BVG5_GA_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
SLITPP.R.3_NSW40BVG5_GA_FULLY_ISO { @ Sum of {SLIT PP AND Active OD AND HVPB} in channel length direction must be equal to INT(W/(dp+dn))*dp
  NET AREA RATIO NSW40BVG5_GA_FULLY_ISO_NGATE_W_region SLIT_PP_W_region SLIT_PP_S_region > 1 
      [((AREA(NSW40BVG5_GA_FULLY_ISO_NGATE_W_region)-(AREA(SLIT_PP_S_region)/COUNT(SLIT_PP_S_region))) / ((AREA(SLIT_PP_W_region)/COUNT(SLIT_PP_W_region)) + (AREA(SLIT_PP_S_region)/COUNT(SLIT_PP_S_region)))) - COUNT(SLIT_PP_W_region)]
  RDB SLITPP_R_3_NSW40BVG5_GA_FULLY_ISO.db NSW40BVG5_GA_FULLY_ISO_NGATE_W_region SLIT_PP_W_region SLIT_PP_S_region
}
SLITPP.R.3_NLD12G5_HP_NBL
0 0 5 Jan 13 20:32:48 2026                     
SLITPP.R.3_NLD12G5_HP_NBL { @ Sum of {SLIT PP AND Active OD AND HVPB} in channel length direction must be equal to INT(W/(dp+dn))*dp
  NET AREA RATIO NLD12G5_HP_NBL_NGATE_W_region SLIT_PP_W_region SLIT_PP_S_region > 1 
      [((AREA(NLD12G5_HP_NBL_NGATE_W_region)-(AREA(SLIT_PP_S_region)/COUNT(SLIT_PP_S_region))) / ((AREA(SLIT_PP_W_region)/COUNT(SLIT_PP_W_region)) + (AREA(SLIT_PP_S_region)/COUNT(SLIT_PP_S_region)))) - COUNT(SLIT_PP_W_region)]
  RDB SLITPP_R_3_NLD12G5_HP_NBL.db NLD12G5_HP_NBL_NGATE_W_region SLIT_PP_W_region SLIT_PP_S_region
}
SLITPP.R.3_NLD12G5_HP_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
SLITPP.R.3_NLD12G5_HP_FULLY_ISO { @ Sum of {SLIT PP AND Active OD AND HVPB} in channel length direction must be equal to INT(W/(dp+dn))*dp
  NET AREA RATIO NLD12G5_HP_FULLY_ISO_NGATE_W_region SLIT_PP_W_region SLIT_PP_S_region > 1 
      [((AREA(NLD12G5_HP_FULLY_ISO_NGATE_W_region)-(AREA(SLIT_PP_S_region)/COUNT(SLIT_PP_S_region))) / ((AREA(SLIT_PP_W_region)/COUNT(SLIT_PP_W_region)) + (AREA(SLIT_PP_S_region)/COUNT(SLIT_PP_S_region)))) - COUNT(SLIT_PP_W_region)]
  RDB SLITPP_R_3_NLD12G5_HP_FULLY_ISO.db NLD12G5_HP_FULLY_ISO_NGATE_W_region SLIT_PP_W_region SLIT_PP_S_region
}
SLITPP.R.4_NLD12G2_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
SLITPP.R.4_NLD12G2_FULLY_ISO { @ sum of {SLIT PP AND Active OD AND HVPB2} in channel width must be equal to (INT((W-dp)/(dp+dn)+1) *dp
   NET AREA RATIO SLIT_NLD12G2_FULLY_ISO_GATE_W_region SLIT_PP_W_region > 1 
    [((AREA(SLIT_NLD12G2_FULLY_ISO_GATE_W_region)/(2*GRID))*!!AREA(SLIT_PP_W_region) - HVSLITPP_W_1)/(HVSLITPP_S_1+HVSLITPP_W_1) + 1- COUNT(SLIT_PP_W_region)] 
  RDB SLITPP.R.4_NLD12G2_FULLY_ISO.db SLIT_NLD12G2_FULLY_ISO_GATE_W_region SLIT_PP_W_region
}
SLITPP.R.4_NA12G2_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
SLITPP.R.4_NA12G2_FULLY_ISO { @ sum of {SLIT PP AND Active OD AND HVPB2} in channel width must be equal to (INT((W-dp)/(dp+dn)+1) *dp
   NET AREA RATIO SLIT_NA12G2_FULLY_ISO_GATE_W_region SLIT_PP_W_region > 1 
    [((AREA(SLIT_NA12G2_FULLY_ISO_GATE_W_region)/(2*GRID))*!!AREA(SLIT_PP_W_region) - HVSLITPP_W_1)/(HVSLITPP_S_1+HVSLITPP_W_1) + 1- COUNT(SLIT_PP_W_region)] 
  RDB SLITPP.R.4_NA12G2_FULLY_ISO.db SLIT_NA12G2_FULLY_ISO_GATE_W_region SLIT_PP_W_region
}
SLITPP.R.4_NLD5G2_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
SLITPP.R.4_NLD5G2_FULLY_ISO { @ sum of {SLIT PP AND Active OD AND HVPB2} in channel width must be equal to (INT((W-dp)/(dp+dn)+1) *dp
   NET AREA RATIO SLIT_NLD5G2_FULLY_ISO_GATE_W_region SLIT_PP_W_region > 1 
    [((AREA(SLIT_NLD5G2_FULLY_ISO_GATE_W_region)/(2*GRID))*!!AREA(SLIT_PP_W_region) - HVSLITPP_W_1)/(HVSLITPP_S_1+HVSLITPP_W_1) + 1- COUNT(SLIT_PP_W_region)] 
  RDB SLITPP.R.4_NLD5G2_FULLY_ISO.db SLIT_NLD5G2_FULLY_ISO_GATE_W_region SLIT_PP_W_region
}
SLITPP.R.5_NLD12G2_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
SLITPP.R.5_NLD12G2_FULLY_ISO { @ SLIT PP must overlap {SLITDMY AND OD AND HVPB2} for slit HVMOS
  A = (OD AND SLITDMY) AND HVPB2
  A OUTSIDE SLIT_PP
}
SLITPP.R.5_NA12G2_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
SLITPP.R.5_NA12G2_FULLY_ISO { @ SLIT PP must overlap {SLITDMY AND OD AND HVPB2} for slit HVMOS
  A = (OD AND SLITDMY) AND HVPB2
  A OUTSIDE SLIT_PP
}
SLITPP.R.5_NLD5G2_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
SLITPP.R.5_NLD5G2_FULLY_ISO { @ SLIT PP must overlap {SLITDMY AND OD AND HVPB2} for slit HVMOS
  A = (OD AND SLITDMY) AND HVPB2
  A OUTSIDE SLIT_PP
}
SLITCO.R.1
0 0 4 Jan 13 20:32:48 2026                     
SLITCO.R.1 { @ Min number of CO on {SLITDMY AND PO} >= 2
  A = POLY AND SLITDMY
  A NOT INTERACT CO >= SLITCO_R_1
}
SLITOD2.E.1
0 0 5 Jan 13 20:32:48 2026                     
SLITOD2.E.1 { @ Min extension of {OD2 AND SLITDMY} beyond P+ bulk ring for 5V slit NMOS and Low Ron Switch 5V NMOS >= 0.32 um
  A = OD2 AND SLITDMY
  ENC SLIT_PPOD_BULK_R_5V_LowR_SLIT_N A < SLITOD2_E_1 ABUT < 90 SINGULAR REGION
  ENC SLIT_PPOD_BULK_R_5V_SLIT_N A < SLITOD2_E_1 ABUT < 90 SINGULAR REGION
}
SLITOD2.E.2
0 0 5 Jan 13 20:32:48 2026                     
SLITOD2.E.2 { @ Min extension of {OD2 AND SLITDMY} beyond P+ bulk ring for 5V slit PMOS and Low Ron Switch 5V slit PMOS >= 0.5 um
  A = OD2 AND SLITDMY
  ENC SLIT_PPOD_BULK_R_5V_LowR_SLIT_P A < SLITOD2_E_2 ABUT < 90 SINGULAR REGION
  ENC SLIT_PPOD_BULK_R_5V_SLIT_P A < SLITOD2_E_2 ABUT < 90 SINGULAR REGION
}
SLITDMY.E.1
0 0 4 Jan 13 20:32:48 2026                     
SLITDMY.E.1 { @ Min extension of SLITDMY region beyond (OD2 OR NBL) for 5V slit MOS >= 0 um
  A = (OD2 OR NBL) INTERACT SLITDMY
  A NOT SLITDMY
}
LVPWRDMY.E.1
0 0 4 Jan 13 20:32:48 2026                     
LVPWRDMY.E.1 {@ Min extension of LVPWRDMY region beyond (OD2 OR NBL) for LV switch MOS >= 0 um
  A = (OD2 OR NBL) INTERACT LVPWRDMY
  A NOT LVPWRDMY
}
HVLOWR.E.2
0 0 4 Jan 13 20:32:48 2026                     
HVLOWR.E.2 { @ Min extension of HVLOWR region beyond {OD2 OR NBL} for LV Low Ron switch MOS 
  A = (OD2 OR NBL) INTERACT HVLOWR
  A NOT HVLOWR
}  
SLIT.R.1_5V_SLIT_NGATE
0 0 9 Jan 13 20:32:48 2026                     
SLIT.R.1_5V_SLIT_NGATE { @ 5V_SLIT_NGATE is not allowed to share its own isolation ring with other devices. 
  5V_SLIT_NGATE_OD = OD INTERACT 5V_SLIT_NGATE
  PPOD_ISO_H_CHECK INTERACT 5V_SLIT_NGATE_OD > 1 
  A1 = PPOD_ISO_H_CHECK ENCLOSE 5V_SLIT_NGATE
  (OTHER_DEVICE NOT 5V_SLIT_NGATE) INTERACT A1  
  NBL_ISO_HOLE INTERACT 5V_SLIT_NGATE_OD > 1 
  B1 = NBL_ISO_HOLE ENCLOSE 5V_SLIT_NGATE
  (OTHER_DEVICE NOT 5V_SLIT_NGATE) INTERACT B1
}
SLIT.R.1_5V_SLIT_PGATE
0 0 9 Jan 13 20:32:48 2026                     
SLIT.R.1_5V_SLIT_PGATE { @ 5V_SLIT_PGATE is not allowed to share its own isolation ring with other devices. 
  5V_SLIT_PGATE_OD = OD INTERACT 5V_SLIT_PGATE
  PPOD_ISO_H_CHECK INTERACT 5V_SLIT_PGATE_OD > 1 
  A1 = PPOD_ISO_H_CHECK ENCLOSE 5V_SLIT_PGATE
  (OTHER_DEVICE NOT 5V_SLIT_PGATE) INTERACT A1  
  NBL_ISO_HOLE INTERACT 5V_SLIT_PGATE_OD > 1 
  B1 = NBL_ISO_HOLE ENCLOSE 5V_SLIT_PGATE
  (OTHER_DEVICE NOT 5V_SLIT_PGATE) INTERACT B1
}
SLIT.R.1_5V_LowR_SLIT_PGATE
0 0 9 Jan 13 20:32:48 2026                     
SLIT.R.1_5V_LowR_SLIT_PGATE { @ 5V_LowR_SLIT_PGATE is not allowed to share its own isolation ring with other devices. 
  5V_LowR_SLIT_PGATE_OD = OD INTERACT 5V_LowR_SLIT_PGATE
  PPOD_ISO_H_CHECK INTERACT 5V_LowR_SLIT_PGATE_OD > 1 
  A1 = PPOD_ISO_H_CHECK ENCLOSE 5V_LowR_SLIT_PGATE
  (OTHER_DEVICE NOT 5V_LowR_SLIT_PGATE) INTERACT A1  
  NBL_ISO_HOLE INTERACT 5V_LowR_SLIT_PGATE_OD > 1 
  B1 = NBL_ISO_HOLE ENCLOSE 5V_LowR_SLIT_PGATE
  (OTHER_DEVICE NOT 5V_LowR_SLIT_PGATE) INTERACT B1
}
SLIT.R.1_5V_LowR_SLIT_NGATE
0 0 9 Jan 13 20:32:48 2026                     
SLIT.R.1_5V_LowR_SLIT_NGATE { @ 5V_LowR_SLIT_NGATE is not allowed to share its own isolation ring with other devices. 
  5V_LowR_SLIT_NGATE_OD = OD INTERACT 5V_LowR_SLIT_NGATE
  PPOD_ISO_H_CHECK INTERACT 5V_LowR_SLIT_NGATE_OD > 1 
  A1 = PPOD_ISO_H_CHECK ENCLOSE 5V_LowR_SLIT_NGATE
  (OTHER_DEVICE NOT 5V_LowR_SLIT_NGATE) INTERACT A1  
  NBL_ISO_HOLE INTERACT 5V_LowR_SLIT_NGATE_OD > 1 
  B1 = NBL_ISO_HOLE ENCLOSE 5V_LowR_SLIT_NGATE
  (OTHER_DEVICE NOT 5V_LowR_SLIT_NGATE) INTERACT B1
}
CBPOD.W.1
0 0 3 Jan 13 20:32:48 2026                     
CBPOD.W.1 { @ Min width of {LV P+ ACTIVE AND LVPWRDMY} in channel width direction >= 5 um
  PATH LENGTH 5V_LowR_PGATE_W < CBPOD_W_1
}
CBPOD.W.2
0 0 4 Jan 13 20:32:48 2026                     
CBPOD.W.2 { @ Min width of { OD AND LVPWRDMY } >= 0.42 um
  A = (OD AND LVPWRDMY) NOT INTERACT SLITDMY
  INT A < CBPOD_W_2 ABUT < 90 SINGULAR REGION
}
CBPPO.W.1
0 0 4 Jan 13 20:32:48 2026                     
CBPPO.W.1 { @ Min and Max width of {PO AND LVPWRDMY} for the channel length of Low Ron Switch 5V PMOS == 0.47 um
  INT 5V_LowR_PGATE < CBPPO_W_1 ABUT < 90 REGION
  SIZE 5V_LowR_PGATE BY CBPPO_W_1/2 UNDEROVER
}
CBPNW.E.1
0 0 3 Jan 13 20:32:48 2026                     
CBPNW.E.1 { @ Min extension of {NW AND LVPWRDMY} beyond N+ Bulk for Low Ron Switch 5V PMOS >= 0.18 um
  ENC LowR_NPOD_BULK_R NWEL < CBPNW_E_1 ABUT < 90 SINGULAR REGION
}
CBPPO.C.1
0 0 4 Jan 13 20:32:48 2026                     
CBPPO.C.1 { @ Min clearance from N+ bulk ring to {LVPWRDMY AND PO} for Low Ron Switch 5V PMOS >= 0.36 um
  A = LVPWRDMY AND POLY
  EXT LowR_NPOD_BULK_R A < CBPPO_C_1 ABUT < 90 SINGULAR REGION
}
CBPPO.E.1
0 0 4 Jan 13 20:32:48 2026                     
CBPPO.E.1 { @ Min extension of {PO AND LVPWRDMY} in channel width direction beyond {LV P+ ACTIVE AND LVPWRDMY} for Low Ron Switch 5V PMOS(endcap) >= 1.15 um
  A = (OD AND LVPWRDMY) INTERACT 5V_LowR_PGATE
  ENC A POLY < CBPPO_E_1 ABUT < 90 SINGULAR REGION
}
CBPPO.E.2
0 0 4 Jan 13 20:32:48 2026                     
CBPPO.E.2 { @ Min extension of PP beyond {PO AND LVPWRDMY} for Low Ron Switch 5V PMOS >= 0.18 um
  A = (POLY AND LVPWRDMY) NOT INTERACT SLITDMY
  ENC A PP < CBPPO_E_2 ABUT < 90 SINGULAR REGION
}
CBPPO.R.1
0 0 4 Jan 13 20:32:48 2026                     
CBPPO.R.1 { @ Min finger number of {PO AND LVPWRDMY} for Low Ron Switch 5V PMOS >= 2 
  A = (LV_PACT AND LVPWRDMY) NOT INTERACT SLITDMY
  A NOT INTERACT GATE >= CBPPO_R_1 EVEN
}
CBPPO.R.2
0 0 5 Jan 13 20:32:48 2026                     
CBPPO.R.2 { @ Min and Max clearance from {(PP INTERACT PO) AND LVPWRDMY} to {NP AND LVPWRDMY} for Low Ron Switch 5V PMOS == 0
  A = (PP INTERACT 5V_LowR_PGATE) AND LVPWRDMY
  B = (HOLES ((NP AND NWEL) AND LVPWRDMY) INNER) INTERACT 5V_LowR_PGATE 
  A XOR B
}
CBPCO.R.1
0 0 4 Jan 13 20:32:48 2026                     
CBPCO.R.1 { @ Min number of CO on {LVPWRDMY AND PO} >= 2
  A = (POLY AND LVPWRDMY) NOT INTERACT SLITDMY
  A NOT INTERACT CO >= CBPCO_R_1
}
CBPOD2.E.1
0 0 4 Jan 13 20:32:48 2026                     
CBPOD2.E.1 { @ Min extension of {OD2 AND LVPWRDMY} beyond P+ isolation ring for Low Ron Switch 5V PMOS >= 0.5 um
  A = OD2 AND (LVPWRDMY INTERACT 5V_LowR_PGATE)
  ENC LowR_PPOD_BULK_R A < CBPOD2_E_1 ABUT < 90 SINGULAR REGION
}
HVLOWR.R.2_NSW28BVG5_GA_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVLOWR.R.2_NSW28BVG5_GA_FULLY_ISO { @ HVLOWR must cover the hole of the P+ isolation ring and P+ isolation ring for Low Ron Switch device
  PPOD_ISO_H_NSW28BVG5_GA_FULLY_ISO NOT HVLOWR
  PPOD_ISO_R_NSW28BVG5_GA_FULLY_ISO NOT HVLOWR
}
HVLOWR.R.2_NSW28BVG5_GA_NBT_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVLOWR.R.2_NSW28BVG5_GA_NBT_FULLY_ISO { @ HVLOWR must cover the hole of the P+ isolation ring and P+ isolation ring for Low Ron Switch device
  PPOD_ISO_H_NSW28BVG5_GA_NBT_FULLY_ISO NOT HVLOWR
  PPOD_ISO_R_NSW28BVG5_GA_NBT_FULLY_ISO NOT HVLOWR
}
HVLOWR.R.2_NSW40BVG5_GA_FULLY_ISO
0 0 4 Jan 13 20:32:48 2026                     
HVLOWR.R.2_NSW40BVG5_GA_FULLY_ISO { @ HVLOWR must cover the hole of the P+ isolation ring and P+ isolation ring for Low Ron Switch device
  PPOD_ISO_H_NSW40BVG5_GA_FULLY_ISO NOT HVLOWR
  PPOD_ISO_R_NSW40BVG5_GA_FULLY_ISO NOT HVLOWR
}
HVLOWR.R.2_NSW50BVG5_GB
0 0 4 Jan 13 20:32:48 2026                     
HVLOWR.R.2_NSW50BVG5_GB { @ HVLOWR must cover the hole of the P+ isolation ring and P+ isolation ring for Low Ron Switch device
  PPOD_ISO_H_NSW50BVG5_GB NOT HVLOWR
  PPOD_ISO_R_NSW50BVG5_GB NOT HVLOWR
}
CBP.R.1
0 0 11 Jan 13 20:32:48 2026                    
CBP.R.1 { @ Low Ron Switch 5V PMOS is not allowed to share its own isolation ring with other devices
		  @ Two or more 5VNMOS share one P+ isolation ring .
		  @ Two or more 5VPMOS share one N+ isolation ring .
  5V_SLIT_OD = OD INTERACT 5V_LowR_PGATE 
  PPOD_ISO_H_CHECK INTERACT 5V_SLIT_OD > 1
  A1 = PPOD_ISO_H_CHECK ENCLOSE 5V_LowR_PGATE
  (OTHER_DEVICE NOT 5V_LowR_PGATE) INTERACT A1
  NBL_ISO_HOLE INTERACT 5V_SLIT_OD > 1
  B1 = NBL_ISO_HOLE ENCLOSE 5V_LowR_PGATE
  (OTHER_DEVICE NOT 5V_LowR_PGATE) INTERACT B1
}
LOWRS.R.1
0 0 3 Jan 13 20:32:48 2026                     
LOWRS.R.1 { @ Low Ron switch devices are not for general purpose, and are with limited SOA region. Please contact tsmc FTS before using these devices.
  COPY HVLOWR
}
FPAD.R.1_M6
0 0 11 Jan 13 20:32:48 2026                    
FPAD.R.1_M6 { @ Floating PAD is not allowed . please add protection diode to ground .
           @ Floating PAD in the DRC : {Mn INTERACT (CB OR CB2)} don't connect OD or POLY
  A = M6 INTERACT CB
  A1 = STAMP A BY M6xd
  B1 = NET AREA RATIO A1 NTAPi > 0
  B2 = NET AREA RATIO A1 PTAPi > 0
  B3 = NET AREA RATIO A1 NSDi > 0
  B4 = NET AREA RATIO A1 PSDi > 0
  B5 = NET AREA RATIO A1 ILP1i > 0
  A NOT ((((B1 OR B2) OR B3) OR B4) OR B5)
}
HVLOWR.E.1_NSW28BVG5_GA_FULLY_ISO
0 0 3 Jan 13 20:32:48 2026                     
HVLOWR.E.1_NSW28BVG5_GA_FULLY_ISO { @ min extension of P+ isolation ring to HVLOWR >=2
	ENC PPOD_ISO_R_NSW28BVG5_GA_FULLY_ISO HVLOWR < HVLOWR_E_1_NSW28BVG5_GA_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVLOWR.E.1_NSW28BVG5_GA_NBT_FULLY_ISO
0 0 3 Jan 13 20:32:48 2026                     
HVLOWR.E.1_NSW28BVG5_GA_NBT_FULLY_ISO { @ min extension of P+ isolation ring to HVLOWR >=2
	ENC PPOD_ISO_R_NSW28BVG5_GA_NBT_FULLY_ISO HVLOWR < HVLOWR_E_1_NSW28BVG5_GA_NBT_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVLOWR.E.1_NSW40BVG5_GA_FULLY_ISO
0 0 3 Jan 13 20:32:48 2026                     
HVLOWR.E.1_NSW40BVG5_GA_FULLY_ISO { @ min extension of P+ isolation ring to HVLOWR >=2
	ENC PPOD_ISO_R_NSW40BVG5_GA_FULLY_ISO HVLOWR < HVLOWR_E_1_NSW40BVG5_GA_FULLY_ISO ABUT < 90 SINGULAR REGION
}
HVLOWR.E.1_NSW50BVG5_GB
0 0 3 Jan 13 20:32:48 2026                     
HVLOWR.E.1_NSW50BVG5_GB { @ min extension of P+ isolation ring to HVLOWR >=3
	ENC PPOD_ISO_R_NSW50BVG5_GB HVLOWR < HVLOWR_E_1_NSW50BVG5_GB ABUT < 90 SINGULAR REGION
}
HVSW28DMY.R.2
0 0 6 Jan 13 20:32:48 2026                     
HVSW28DMY.R.2 { @ HVSW28DMY must cover the hole of the P+ isolation ring and P+ isolation ring for HV Low Ron switch 28V device .
  PPOD_ISO_H_NSW28BVG5_GA_FULLY_ISO NOT HVSW28BVDMY
  PPOD_ISO_R_NSW28BVG5_GA_FULLY_ISO NOT HVSW28BVDMY
  PPOD_ISO_H_NSW28BVG5_GA_NBT_FULLY_ISO NOT HVSW28BVDMY
  PPOD_ISO_R_NSW28BVG5_GA_NBT_FULLY_ISO NOT HVSW28BVDMY
}
HVSW40DMY.R.2
0 0 4 Jan 13 20:32:48 2026                     
HVSW40DMY.R.2 { @ HVSW40DMY must cover the hole of the P+ isolation ring and P+ isolation ring for HV Low Ron switch 40V device .
  PPOD_ISO_H_NSW40BVG5_GA_FULLY_ISO NOT HVSW40BVDMY
  PPOD_ISO_R_NSW40BVG5_GA_FULLY_ISO NOT HVSW40BVDMY
}
HVSW50DMY.R.2
0 0 4 Jan 13 20:32:48 2026                     
HVSW50DMY.R.2 { @ HVSW50DMY must cover the hole of the P+ isolation ring and P+ isolation ring for HV Low Ron switch 50V device .
  PPOD_ISO_H_NSW50BVG5_GB NOT HVSW50BVDMY
  PPOD_ISO_R_NSW50BVG5_GB NOT HVSW50BVDMY
}
HVSW28.E.1
0 0 3 Jan 13 20:32:48 2026                     
HVSW28.E.1 { @ Min extension of HVSW28BVDMY beyond P+ isolation ring for HV MOS >= 2 um
ENC PPOD_ISO_R HVSW28BVDMY < HVSW28_E_1 ABUT < 90 SINGULAR REGION
}
HVSW40.E.1
0 0 3 Jan 13 20:32:48 2026                     
HVSW40.E.1 { @ Min extension of HVSW40BVDMY beyond P+ isolation ring for HV MOS >= 2 um
ENC PPOD_ISO_R HVSW40BVDMY < HVSW40_E_1 ABUT < 90 SINGULAR REGION
}
HVSW50.E.1
0 0 3 Jan 13 20:32:48 2026                     
HVSW50.E.1 { @ Min extension of HVSW50BVDMY beyond P+ isolation ring for HV MOS >= 3 um
ENC PPOD_ISO_R HVSW50BVDMY < HVSW50_E_1 ABUT < 90 SINGULAR REGION
}
Bias25VN.R.1
0 0 3 Jan 13 20:32:48 2026                     
Bias25VN.R.1 { @ Only one NW inside one Bias25VNDMY is not allowed .
  BIAS25VNDMY INTERACT NWEL > 1
}
Bias25VN.R.2
0 0 3 Jan 13 20:32:48 2026                     
Bias25VN.R.2 { @ OD2 cut Bias25VNDMY is not allowed 
  OD2 CUT BIAS25VNDMY
}
Bias25VN.R.3
0 0 5 Jan 13 20:32:48 2026                     
Bias25VN.R.3 { @ NW must be inside Bias25VNDMY for 1.8V/5V PMOS with 25V isolation protection.
			   @ (NW butted with Bias25VNDMY is not allowed.)
  A = NWEL INTERACT BIAS25VNDMY
  A NOT INSIDE BIAS25VNDMY
}
Bias25VN.R.4
0 0 7 Jan 13 20:32:48 2026                     
Bias25VN.R.4 { @ Currently,only PMOS devices(NWELL) are allowed to use Bias25VNDMY layer
			   @ All HV or LV BJT/OD resistor/MOSCAP/LVT/Native are not allowed put inside Bias25VNDMY
			   @ Only 1.8V/5V PMOS are allowed to cover by Bias25VNDMY
  BJTDUMMY AND BIAS25VNDMY
  RPDUMMY AND BIAS25VNDMY
  VARDMY AND BIAS25VNDMY
}
Bias25VN.R.5
0 0 4 Jan 13 20:32:48 2026                     
Bias25VN.R.5 { @ Bias25VNDMY must be inside {DPW AND (HV29ISO OR HV45ISO OR HV70ISO)}
  A = DPW AND ((HV29ISO OR HV45ISO) OR HV70ISO)
  BIAS25VNDMY NOT INSIDE A
}
Bias25VN.E.1
0 0 3 Jan 13 20:32:48 2026                     
Bias25VN.E.1 { @ Min exension of Bias25VNDMY beyond NW >= 2 um
  ENC NWEL BIAS25VNDMY < BIAS25VN_E_1 ABUT < 90 SINGULAR REGION 
}
Bias25VN.W.1
0 0 4 Jan 13 20:32:48 2026                     
Bias25VN.W.1 { @ Min width of {OD2 INTERACT Bias25NDMY} >= 2 um
  A = OD2 TOUCH BIAS25VNDMY
  INT A < BIAS25VN_W_1 ABUT < 90 SINGULAR REGION
}
Bias25VN.R.6
0 0 3 Jan 13 20:32:48 2026                     
Bias25VN.R.6 { @ Each edge of Bias25VNDMY must butted with OD2
  BIAS25VNDMY NOT COIN OUTSIDE EDGE OD2
}
Bias25VN.E.2
0 0 6 Jan 13 20:32:48 2026                     
Bias25VN.E.2 { @ Min and Max extension of {OD2 INSIDE Bias25VNDMY} 
			   @ beyond NW for 5V PMOS with 25V isolation protection
  A = OD2 INSIDE BIAS25VNDMY
  B = (NWEL INTERACT OD2) INSIDE BIAS25VNDMY
  A XOR B
}
Bias25VN.S.1
0 0 3 Jan 13 20:32:48 2026                     
Bias25VN.S.1 { @ Min space between two Bias25NDMY >= 6 um
  EXT BIAS25VNDMY < BIAS25VN_S_1 ABUT < 90 SINGULAR REGION
}
Bias25VN.E.3
0 0 4 Jan 13 20:32:48 2026                     
Bias25VN.E.3 { @ Min extension of {NW INSIDE Bias25VNDMY} beyond NP >= 0.32 um
  A = NWEL INSIDE BIAS25VNDMY
  ENC NP A < BIAS25VN_E_3 ABUT < 90 SINGULAR REGION
}
Bias25VN.E.4
0 0 4 Jan 13 20:32:48 2026                     
Bias25VN.E.4 { @ Min extension of {NW INSIDE Bias25VNDMY} beyond PP >= 0.32 um
  A = NWEL INSIDE BIAS25VNDMY
  ENC PP A < BIAS25VN_E_4 ABUT < 90 SINGULAR REGION
}
Bias25VN.C.1
0 0 3 Jan 13 20:32:48 2026                     
Bias25VN.C.1 { @ Min clearance from Bias25VNDMY to NW >= 3.5 um
  EXT NWEL BIAS25VNDMY < BIAS25VN_C_1 ABUT < 90 SINGULAR REGION
}
SERRES.W.1
0 0 4 Jan 13 20:32:48 2026                     
SERRES.W.1 { @ Min and max poly width of serpentine type resistor under RPO == 0.18
  INT PORES_SERP < SERRES_W_1 ABUT < 90 SINGULAR REGION
  SIZE PORES_SERP BY SERRES_W_1/2 UNDEROVER
}
SERRES.S.1
0 0 4 Jan 13 20:32:48 2026                     
SERRES.S.1 { @ Min and max poly space of serpentine type resistor under RPO == 0.25
  A = CONVEX EDGE PORES_SERP ANGLE1 == 270 ANGLE2 == 270
  NOT LENGTH A == SERRES_S_1
}
SERRES.L.1
0 0 5 Jan 13 20:32:48 2026                     
SERRES.L.1 { @ Min height of the serpentine type body(excludes terminal side poly) >= 3.6
  A = CONVEX EDGE PORES_SERP ANGLE1 == 90 ANGLE2 == 90
  B = LENGTH A == SERRES_S_1 + SERRES_W_1 * 2
  INT B < SERRES_L_1 ABUT < 90 OPPOSITE REGION
}
SERRES.R.4
0 0 3 Jan 13 20:32:48 2026                     
SERRES.R.4 { @ The min resistor SQ (= total length /0.18um) of the serpentine type resistor >= 88
 NET AREA RATIO PORES_SERP_L PORES_SERP_W < SERRES_R_4 
}
SERRES.C.1
0 0 5 Jan 13 20:32:48 2026                     
SERRES.C.1 { @ Min and max clearance from DMP2V to RPO for serpentine poly resistor on field oxide == 0
  A = DMP2V INTERACT SERPDMY
  B = RPO INTERACT A
  A XOR B
}
SERRES.E.1
0 0 6 Jan 13 20:32:48 2026                     
SERRES.E.1 { @ Min extension of DMP2V or RPDUMMY(54;0 or 54;1) beyond the serpentine poly resistor on field oxide (except terminal side poly) >= 0.32
  A = ((POLY INTERACT SERPDMY) INTERACT DMP2V) NOT RPO 
  B = (PORES_SERP INTERACT DMP2V) NOT COIN OUTSIDE EDGE A
  ENC B RPDUMMY < SERRES_E_1 ABUT < 90 REGION
  ENC B DMP2V < SERRES_E_1 ABUT < 90 REGION
}
SERRES.E.2
0 0 5 Jan 13 20:32:48 2026                     
SERRES.E.2 { @ Min and max extension of RPDUMMY beyond DMP2V == 0
  A = (RPDUMMY INTERACT SERPDMY) INTERACT DMP2V
  B = (DMP2V INTERACT SERPDMY) INTERACT RPDUMMY
  A XOR B
}
SERRES.E.3
0 0 6 Jan 13 20:32:48 2026                     
SERRES.E.3 { @ Min extension of RLPPDMY OR RPDUMMY(54;0 or 54;1) to the serpentine poly resistor on filed oxide (except terminal side poly) >= 0.32
  A = ((POLY INTERACT SERPDMY) INTERACT RLPPDMY) NOT RPO 
  B = (PORES_SERP INTERACT RLPPDMY) NOT COIN OUTSIDE EDGE A
  ENC B RPDUMMY < SERRES_E_3 ABUT < 90 REGION
  ENC B RLPPDMY < SERRES_E_3 ABUT < 90 REGION
}
SERRES.E.4
0 0 5 Jan 13 20:32:48 2026                     
SERRES.E.4 { @ Min and max extension of RPDUMMY beyond RLPPDMY == 0
  A = RLPPDMY INTERACT SERPDMY
  B = RPDUMMY INTERACT A
  A XOR B
}
SERRES.E.5
0 0 5 Jan 13 20:32:48 2026                     
SERRES.E.5 { @ Min extension of the RPO to the serpentine type poly resistor body >= 0.32
  A = (POLY INTERACT SERPDMY) NOT RPO
  B = PORES_SERP NOT COIN OUTSIDE EDGE A
  ENC B RPO < SERRES_E_5 ABUT < 90 REGION
}
SERRES.E.6
0 0 5 Jan 13 20:32:48 2026                     
SERRES.E.6 { @ Min extension of SERPDMY to the serpentine type poly resistor body(except terminal side poly) >= 0.32
  A = ((POLY INTERACT SERPDMY) INTERACT RLPPDMY) NOT RPO 
  B = (PORES_SERP INTERACT RLPPDMY) NOT COIN OUTSIDE EDGE A
  ENC B SERPDMY < SERRES_E_6 ABUT < 90 REGION
}
SERRES.C.2
0 0 5 Jan 13 20:32:48 2026                     
SERRES.C.2 { @ Min clearance from the RPO of serpentine type poly resistor to terminal side poly >= 0.3
  A = RPO INTERACT SERPDMY
  B = FPO1 INTERACT RPDUMMY
  EXT A B < SERRES_C_2 ABUT < 90 SINGULAR REGION 
}
SERRES.C.4
0 0 3 Jan 13 20:32:48 2026                     
SERRES.C.4 { @ Min clearance from the Poly of serpentine type poly resistor to he out-side edge of un-related OD >= 0.6
  EXT PORES_SERP OD < SERRES_C_4 ABUT < 90 SINGULAR REGION
}
SERRES.C.5
0 0 4 Jan 13 20:32:48 2026                     
SERRES.C.5 { @ Min extension of HRI to the poly of serpentine poly resistor on field oxide >= 0.32
  A = (POLY INTERACT SERPDMY) INTERACT RLPPDMY
  ENC A HRI < SERRES_C_5 ABUT < 90 SINGULAR REGION
}
SERRES.R.5
0 0 4 Jan 13 20:32:48 2026                     
SERRES.R.5 { @ Min and max clearance from SERPDMY to RPDMY for serpentine poly resistor on field oxide == 0
  A = RPDUMMY INTERACT SERPDMY
  A XOR SERPDMY
}
SERRES.R.6
0 0 3 Jan 13 20:32:48 2026                     
SERRES.R.6 { @ The min of contact number for the serpentine type poly resistor >= 2
  PORES_SERP_T NOT INTERACT CO >= SERRES_R_6
}
SERRES.R.8
0 0 4 Jan 13 20:32:48 2026                     
SERRES.R.8 { @ {PO INTERACT RPLPPDMY(134;0) must be fully covered by HRI
  A = (POLY INTERACT SERPDMY) INTERACT RLPPDMY
  A NOT HRI
}
FGDOD.W.1
0 0 4 Jan 13 20:32:48 2026                     
FGDOD.W.1 { @ Min and max width of {LV ACTIVE AND FGDDMY} in channel width direction == 10 OR 15
  A = PATH LENGTH 5V_FGD_GATE_W != FGDOD_W_1A
  PATH LENGTH A != FGDOD_W_1B
}
FGDOD.W.2
0 0 3 Jan 13 20:32:48 2026                     
FGDOD.W.2 { @ Min width of {OD AND FGDDMY} >= 0.42
  INT FGD_OD < FGDOD_W_2 ABUT < 90 SINGULAR REGION
}
FGDOD.S.1
0 0 3 Jan 13 20:32:48 2026                     
FGDOD.S.1 { @ Min space between {LV ACTIVE OD AND FGDDMY} and P+ bulk ring >= 0.44 
  EXT LV_NACT 5V_FGD_PPOD_BULK_R < FGDOD_S_1 ABUT < 90 SINGULAR REGION
}
FGDOD.S.2
0 0 3 Jan 13 20:32:48 2026                     
FGDOD.S.2 { @ Min space between {LV ACTIVE OD AND FGDDMY} and N+ bulk ring >= 0.44 
  EXT LV_PACT 5V_FGD_NPOD_BULK_R < FGDOD_S_2 ABUT < 90 SINGULAR REGION
}
FGDPO.W.1
0 0 4 Jan 13 20:32:48 2026                     
FGDPO.W.1 { @ Min and max width of {PO AND FGDDMY} for the channel length of 5V FGD MOS == 10 OR 15
  A = NOT RECTANGLE 5V_FGD_GATE == FGDPO_W_1A BY == FGDPO_W_1A ORTHOGONAL ONLY
  NOT RECTANGLE A == FGDPO_W_1B BY == FGDPO_W_1B ORTHOGONAL ONLY
}
FGDPO.C.1
0 0 5 Jan 13 20:32:48 2026                     
FGDPO.C.1 { @ Min and max clearance from {(PP INTERACT PO) and FGDDMY} to PO edge in chennel length direction for 5V FGD NMOS == 0.25
  ENC 5V_FGD_NGATE_PP POLY < FGDPO_C_1 ABUT < 90 SINGULAR REGION
  A = 5V_FGD_NGATE NOT PP
  SIZE A BY FGDPO_C_1/2 UNDEROVER
}
FGDPO.C.2
0 0 3 Jan 13 20:32:48 2026                     
FGDPO.C.2 { @ Min clearance from P+ bulk ring to {FGDDMY AND PO} for 5V FGD MOS and 5V NGD MOS >= 0.75
  EXT POLY 5V_FGD_PPOD_BULK_R < FGDPO_C_2 ABUT < 90 SINGULAR REGION
}
FGDPO.C.4
0 0 3 Jan 13 20:32:48 2026                     
FGDPO.C.4 { @ Min clearance from N+ bulk ring to {FGDDMY AND PO} for 5V FGD MOS and 5V NGD MOS >= 0.75
  EXT POLY 5V_FGD_NPOD_BULK_R < FGDPO_C_4 ABUT < 90 SINGULAR REGION
}
FGDPO.C.3
0 0 5 Jan 13 20:32:48 2026                     
FGDPO.C.3 { @ Min and max clearance from {(NP INTERACT PO) and FGDDMY} to PO edge in chennel length direction for 5V FGD PMOS == 0.25
  ENC 5V_FGD_PGATE_NP POLY < FGDPO_C_3 ABUT < 90 SINGULAR REGION
  A = 5V_FGD_PGATE NOT NP
  SIZE A BY FGDPO_C_3/2 UNDEROVER
}
FGDPO.E.1
0 0 4 Jan 13 20:32:48 2026                     
FGDPO.E.1 { @ Min extension of {PO AND FGDDMY} in channel width direction beyond {LV ACTIVE AND FGDDMY} for 5V FGD MOS and 5V NGD MOS >= 1.24
  A = LV_ACT AND FGDDMY
  ENC A POLY < FGDPO_E_1 ABUT < 90 SINGULAR REGION
}
FGDPP.E.1
0 0 3 Jan 13 20:32:48 2026                     
FGDPP.E.1 { @ Min extension of Flipped PP beyond {PO AND FGDDMY} for 5V FGD NMOS >= 0.13
  ENC POLY 5V_FGD_NGATE_PP < FGDPP_E_1 ABUT < 90 SINGULAR REGION
}
FGDNP.E.1
0 0 3 Jan 13 20:32:48 2026                     
FGDNP.E.1 { @ Min extension of Source/Drain NP beyond {PO AND FGDDMY} for 5V FGD MOS and 5V NGD NMOS >= 0.13
  ENC POLY 5V_FGD_NGATE_NP < FGDNP_E_1 ABUT < 90 SINGULAR REGION
}
FGDPP.E.2
0 0 3 Jan 13 20:32:48 2026                     
FGDPP.E.2 { @ Min extension of Source/Drain PP beyond {PO AND FGDDMY} for 5V FGD MOS and 5V NGD PMOS >= 0.13
  ENC POLY 5V_FGD_PGATE_PP < FGDPP_E_2 ABUT < 90 SINGULAR REGION
}
FGDPP.E.3
0 0 3 Jan 13 20:32:48 2026                     
FGDPP.E.3 { @ Min extension of PP beyond {PO AND FGDDMY} for 5V FGD MOS and 5V NGD PMOS >= 0.13
  ENC POLY 5V_NGD_PGATE_PP < FGDPP_E_3 ABUT < 90 SINGULAR REGION
}
FGDNP.E.2
0 0 3 Jan 13 20:32:48 2026                     
FGDNP.E.2 { @ Min extension of NP beyond {PO AND FGDDMY} for 5V FGD MOS and 5V NGD NMOS >= 0.13
  ENC POLY 5V_NGD_NGATE_NP < FGDNP_E_2 ABUT < 90 SINGULAR REGION
}
FGDNP.E.3
0 0 3 Jan 13 20:32:48 2026                     
FGDNP.E.3 { @ Min extension of Flipped NP beyond {PO AND FGDDMY} for 5V FGD PMOS >= 0.13
  ENC POLY 5V_FGD_PGATE_NP < FGDNP_E_3 ABUT < 90 SINGULAR REGION
}
FGD.R.2
0 0 4 Jan 13 20:32:48 2026                     
FGD.R.2 { @ Min and max clearance from {(NP INTERACT PO) AND FGDDMY} to {(PP INTERACT PO) AND FGDDMY} for 5V FGD MOS == 0
  5V_FGD_NGATE_NP NOT TOUCH 5V_FGD_NGATE_PP
  5V_FGD_PGATE_PP NOT TOUCH 5V_FGD_PGATE_NP
}
FGDCO.R.1
0 0 4 Jan 13 20:32:48 2026                     
FGDCO.R.1 { @ Min num of CO on {FGDDMY AND PO} >= 2
  A = POLY AND FGDDMY
  A NOT INTERACT CO >= FGDCO_R_1
}
FGDOD2.E.1
0 0 3 Jan 13 20:32:48 2026                     
FGDOD2.E.1 { @ Min extension of {OD2 AND FGDDMY} beyond P+ bulk ring for 5V FGD MOS and 5V NGD MOS >= 0.32
  ENC 5V_FGD_PPOD_BULK_R OD2 < FGDOD2_E_1 ABUT < 90 SINGULAR REGION
}
FGDOD2.E.2
0 0 3 Jan 13 20:32:48 2026                     
FGDOD2.E.2 { @ Min extension of {OD2 AND FGDDMY} beyond N+ bulk ring for 5V FGD MOS and 5V NGD MOS >= 0.32
  ENC 5V_FGD_NPOD_BULK_R OD2 < FGDOD2_E_2 ABUT < 90 SINGULAR REGION
}
CK3.R.3
0 0 7 Jan 13 20:32:48 2026                     
CK3.R.3 { @ GA NDD resistor(rnddshp_ga_ck3) and GB HVPW resistor(rhvpwnblhvnw_hrnddshp_ga_ck3)
		  @ must be covered by CK3DMY while MTP IP in circuit with CK3DMY(93;1) YMCCEL(244;0) and YMCCAP(244;1)
  (RHVPW INTERACT YMCCEL) NOT CK3DMY
  (RHVPW INTERACT YMCCAP) NOT CK3DMY
  (RNDD INTERACT YMCCEL) NOT CK3DMY
  (RNDD INTERACT YMCCAP) NOT CK3DMY
}
CK3.E.1
0 0 6 Jan 13 20:32:48 2026                     
CK3.E.1 { @ Min extension of CK3 beyond P+ isolation-ring for HV GA Diode and HV GA RES >= 2
  A = PPOD_ISO_R_DIO INTERACT HVGA
  ENC A CK3DMY < CK3_E_1 ABUT < 90 SINGULAR REGION
  B = PPOD_ISO_R_RES INTERACT HVGA
  ENC B CK3DMY < CK3_E_1 ABUT < 90 SINGULAR REGION
}
CK3.E.2
0 0 6 Jan 13 20:32:48 2026                     
CK3.E.2 { @ Min extension of CK3 beyond P+ isolation-ring for HV GB Diode and HV GB RES >= 3.5
  A = PPOD_ISO_R_DIO INTERACT HVGB
  ENC A CK3DMY < CK3_E_2 ABUT < 90 SINGULAR REGION
  B = PPOD_ISO_R_RES INTERACT HVGB
  ENC B CK3DMY < CK3_E_2 ABUT < 90 SINGULAR REGION
}
CK3.R.5
0 0 4 Jan 13 20:32:48 2026                     
CK3.R.5 { @ Chip with with CK3DMY(93;1) YMCCEL(244;0) and YMCCAP(244;1),NA65G3_DEP device is not allowed
   A = ((MERGE CHIP) INTERACT ((YMCCEL OR YMCCAP) OR CK3DMY)) INTERACT NA65G3_DEP_GB_GATE
   NA65G3_DEP_GB_GATE INTERACT A
}
CK3.R.6
0 0 4 Jan 13 20:32:48 2026                     
CK3.R.6 { @ For Non-CK3 process, CK3DMY(93:1), YMCCEL(244:0), YMCCAP(244:1)
   A = (YMCCEL OR YMCCAP) OR CK3DMY
   COPY A
}
G2OX.W.1
0 0 3 Jan 13 20:32:48 2026                     
G2OX.W.1 { @ Min width of G2OX >= 0.8 um
  INT G2OX < G2OX_W_1 ABUT < 90 SINGULAR REGION
}
G2OX.S.1
0 0 3 Jan 13 20:32:48 2026                     
G2OX.S.1 { @ Min space between two G2OX >= 0.6 um
  EXT G2OX < G2OX_S_1 ABUT < 90 SINGULAR REGION
}
G2OX.R.1_NLD12G2_FULLY_ISO
0 0 3 Jan 13 20:32:48 2026                     
G2OX.R.1_NLD12G2_FULLY_ISO { @ G2OX(4;1) must cover 1.8V gate region for NLD12G2_FULLY_ISO 
  NLD12G2_FULLY_ISO_GATE NOT G2OX
}
G2OX.R.1_NA12G2_FULLY_ISO
0 0 3 Jan 13 20:32:48 2026                     
G2OX.R.1_NA12G2_FULLY_ISO { @ G2OX(4;1) must cover 1.8V gate region for NA12G2_FULLY_ISO 
  NA12G2_FULLY_ISO_GATE NOT G2OX
}
G2OX.R.1_PA12G2A_BL
0 0 3 Jan 13 20:32:48 2026                     
G2OX.R.1_PA12G2A_BL { @ G2OX(4;1) must cover 1.8V gate region for PA12G2A_BL 
  PA12G2A_BL_GATE NOT G2OX
}
G2OX.R.2_NLD5G2_FULLY_ISO
0 0 3 Jan 13 20:32:48 2026                     
G2OX.R.2_NLD5G2_FULLY_ISO { @ G2OX must cover source OD for NLD5G2_FULLY_ISO
  NLD5G2_FULLY_ISO_S NOT G2OX
}
G2OX.R.2_PLD12G2A_BL
0 0 3 Jan 13 20:32:48 2026                     
G2OX.R.2_PLD12G2A_BL { @ G2OX must cover source OD for PLD12G2A_BL
  PLD12G2A_BL_S NOT G2OX
}
G2OX.R.2_PLD5G2A_BL
0 0 3 Jan 13 20:32:48 2026                     
G2OX.R.2_PLD5G2A_BL { @ G2OX must cover source OD for PLD5G2A_BL
  PLD5G2A_BL_S NOT G2OX
}
G2OX.O.1_NLD5G2_FULLY_ISO
0 0 5 Jan 13 20:32:48 2026                     
G2OX.O.1_NLD5G2_FULLY_ISO { @ Min and Max overlap of G2OX and PO == 0.3 um
  INT G2OX NLD5G2_FULLY_ISO_GATE < G2OX_O_1_NLD5G2_FULLY_ISO ABUT < 90 SINGULAR REGION
  A = G2OX AND NLD5G2_FULLY_ISO_GATE
  SIZE A BY G2OX_O_1_NLD5G2_FULLY_ISO/2 UNDEROVER
}
G2OX.O.1_PLD12G2A_BL
0 0 5 Jan 13 20:32:48 2026                     
G2OX.O.1_PLD12G2A_BL { @ Min and Max overlap of G2OX and PO == 0.3 um
  INT G2OX PLD12G2A_BL_GATE < G2OX_O_1_PLD12G2A_BL ABUT < 90 SINGULAR REGION
  A = G2OX AND PLD12G2A_BL_GATE
  SIZE A BY G2OX_O_1_PLD12G2A_BL/2 UNDEROVER
}
G2OX.O.1_PLD5G2A_BL
0 0 5 Jan 13 20:32:48 2026                     
G2OX.O.1_PLD5G2A_BL { @ Min and Max overlap of G2OX and PO == 0.3 um
  INT G2OX PLD5G2A_BL_GATE < G2OX_O_1_PLD5G2A_BL ABUT < 90 SINGULAR REGION
  A = G2OX AND PLD5G2A_BL_GATE
  SIZE A BY G2OX_O_1_PLD5G2A_BL/2 UNDEROVER
}
G2OX.E.1_NLD12G2_FULLY_ISO
0 0 3 Jan 13 20:32:48 2026                     
G2OX.E.1_NLD12G2_FULLY_ISO { @ Min extension of G2OX beyond P+ isolation-ring for HVMOS >= 1.5 um
  ENC PPOD_ISO_R_NLD12G2_FULLY_ISO G2OX < G2OX_E_1_NLD12G2_FULLY_ISO ABUT < 90 SINGULAR REGION
}
G2OX.E.1_NA12G2_FULLY_ISO
0 0 3 Jan 13 20:32:48 2026                     
G2OX.E.1_NA12G2_FULLY_ISO { @ Min extension of G2OX beyond P+ isolation-ring for HVMOS >= 1.5 um
  ENC PPOD_ISO_R_NA12G2_FULLY_ISO G2OX < G2OX_E_1_NA12G2_FULLY_ISO ABUT < 90 SINGULAR REGION
}
G2OX.E.1_PA12G2A_BL
0 0 3 Jan 13 20:32:48 2026                     
G2OX.E.1_PA12G2A_BL { @ Min extension of G2OX beyond P+ isolation-ring for HVMOS >= 1.5 um
  ENC PPOD_ISO_R_PA12G2A_BL G2OX < G2OX_E_1_PA12G2A_BL ABUT < 90 SINGULAR REGION
}
G2OX.E.2_NLD5G2_FULLY_ISO
0 0 8 Jan 13 20:32:48 2026                     
G2OX.E.2_NLD5G2_FULLY_ISO { @ Min and Max extension of G2OX beyond source OD == 1 um
  A1 = G2OX INTERACT NLD5G2_FULLY_ISO_GATE
  A2 = EXPAND EDGE A1 OUTSIDE BY GRID
  A3 = A2 NOT INTERACT OD
  A4 = G2OX TOUCH EDGE A3
  A = EXPAND EDGE A4 INSIDE BY G2OX_E_2_NLD5G2_FULLY_ISO
  A NOT TOUCH NLD5G2_FULLY_ISO_CH
}
G2OX.E.2_PLD12G2A_BL
0 0 8 Jan 13 20:32:48 2026                     
G2OX.E.2_PLD12G2A_BL { @ Min and Max extension of G2OX beyond source OD == 1 um
  A1 = G2OX INTERACT PLD12G2A_BL_GATE
  A2 = EXPAND EDGE A1 OUTSIDE BY GRID
  A3 = A2 NOT INTERACT OD
  A4 = G2OX TOUCH EDGE A3
  A = EXPAND EDGE A4 INSIDE BY G2OX_E_2_PLD12G2A_BL
  A NOT TOUCH PLD12G2A_BL_CH
}
G2OX.E.2_PLD5G2A_BL
0 0 8 Jan 13 20:32:48 2026                     
G2OX.E.2_PLD5G2A_BL { @ Min and Max extension of G2OX beyond source OD == 1 um
  A1 = G2OX INTERACT PLD5G2A_BL_GATE
  A2 = EXPAND EDGE A1 OUTSIDE BY GRID
  A3 = A2 NOT INTERACT OD
  A4 = G2OX TOUCH EDGE A3
  A = EXPAND EDGE A4 INSIDE BY G2OX_E_2_PLD5G2A_BL
  A NOT TOUCH PLD5G2A_BL_CH
}
HVNB.W.1
0 0 4 Jan 13 20:32:48 2026                     
HVNB.W.1 { @ Min width of HVNB region >=1.4 um
   A = HVNB NOT INTERACT ((PLD12G2A_BL_GATE OR PA12G2A_BL_GATE) OR PLD5G2A_BL_GATE)
   INT A < HVNB_W_1 ABUT <90 SINGULAR REGION
}
HVNB.S.1
0 0 3 Jan 13 20:32:48 2026                     
HVNB.S.1 { @ Min space between two HVNB regions >= 0.6 um
   EXT HVNB < HVNB_S_1 ABUT <90 SINGULAR REGION
}
HVNB.R.1
0 0 4 Jan 13 20:32:48 2026                     
HVNB.R.1 { @ {OD NOT PO} is not allowed to cut HVNB.ie {OD NOT PO} has to be completely inside HVNB
   A = OD NOT POLY
   A CUT HVNB
}
HVNB.E.1_PLD12G2A_BL
0 0 9 Jan 13 20:32:48 2026                     
HVNB.E.1_PLD12G2A_BL { @ Min and Max extension of HVNB beyond {Channel OD or Bulk OD} in channel width direction == 0.5
    B = HVNB INTERACT PLD12G2A_BL_GATE
    C = OD INTERACT PLD12G2A_BL_GATE
    D = B AND C 
    E = D COIN INSIDE EDGE OD
    F = EXPAND EDGE E OUTSIDE BY HVNB_E_1_PLD12G2A_BL
    G = D OR F
    G XOR B 
}
HVNB.E.1_PA12G2A_BL
0 0 9 Jan 13 20:32:48 2026                     
HVNB.E.1_PA12G2A_BL { @ Min and Max extension of HVNB beyond {Channel OD or Bulk OD} in channel width direction == 0.5
    B = HVNB INTERACT PA12G2A_BL_GATE
    C = OD INTERACT PA12G2A_BL_GATE
    D = B AND C 
    E = D COIN INSIDE EDGE OD
    F = EXPAND EDGE E OUTSIDE BY HVNB_E_1_PA12G2A_BL
    G = D OR F
    G XOR B 
}
HVNB.E.1_PLD5G2A_BL
0 0 9 Jan 13 20:32:48 2026                     
HVNB.E.1_PLD5G2A_BL { @ Min and Max extension of HVNB beyond {Channel OD or Bulk OD} in channel width direction == 0.5
    B = HVNB INTERACT PLD5G2A_BL_GATE
    C = OD INTERACT PLD5G2A_BL_GATE
    D = B AND C 
    E = D COIN INSIDE EDGE OD
    F = EXPAND EDGE E OUTSIDE BY HVNB_E_1_PLD5G2A_BL
    G = D OR F
    G XOR B 
}
HVNB.O.1_PLD12G2A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVNB.O.1_PLD12G2A_BL { @ Min and Max overlap of HVNB over PO == 0.2 um
    A = HVNB INTERACT PLD12G2A_BL_GATE
    INT POLY A < HVNB_O_1_PLD12G2A_BL ABUT <90 SINGULAR REGION
    B = POLY AND A
    SIZE B BY HVNB_O_1_PLD12G2A_BL/2 UNDEROVER
}
HVNB.O.1_PA12G2A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVNB.O.1_PA12G2A_BL { @ Min and Max overlap of HVNB over PO == 0.2 um
    A = HVNB INTERACT PA12G2A_BL_GATE
    INT POLY A < HVNB_O_1_PA12G2A_BL ABUT <90 SINGULAR REGION
    B = POLY AND A
    SIZE B BY HVNB_O_1_PA12G2A_BL/2 UNDEROVER
}
HVNB.O.1_PLD5G2A_BL
0 0 6 Jan 13 20:32:48 2026                     
HVNB.O.1_PLD5G2A_BL { @ Min and Max overlap of HVNB over PO == 0.2 um
    A = HVNB INTERACT PLD5G2A_BL_GATE
    INT POLY A < HVNB_O_1_PLD5G2A_BL ABUT <90 SINGULAR REGION
    B = POLY AND A
    SIZE B BY HVNB_O_1_PLD5G2A_BL/2 UNDEROVER
}
VARDMY.W.1
0 0 3 Jan 13 20:32:48 2026                     
VARDMY.W.1 { @ Min width of {GATE AND VARDMY} region >= 0.5 um
  INT VAR_GATE < VARDMY_W_1 ABUT < 90 REGION
}
VARDMY.S.1
0 0 3 Jan 13 20:32:48 2026                     
VARDMY.S.1 { @ Min space between two VARDMY  == 0.05 um
  EXT VARDMY < VARDMY_S_1 ABUT < 90 SINGULAR REGION
}
VARDMY.S.2
0 0 3 Jan 13 20:32:48 2026                     
VARDMY.S.2 { @ Min space to active OD >= 0.43 um
  EXT VARDMY DACT < VARDMY_S_2 ABUT < 90 SINGULAR REGION
}
VARDMY.E.1
0 0 3 Jan 13 20:32:48 2026                     
VARDMY.E.1 { @ Min extension of VARDMY beyond PO region in channel length direction >= 0.16 um
  ENC GATE_W VARDMY < VARDMY_E_1 ABUT < 90 REGION
}
VARDMY.E.2
0 0 3 Jan 13 20:32:48 2026                     
VARDMY.E.2 { @ Min extension beyond beyond OD region >= 0.32 um
  ENC OD VARDMY < VARDMY_E_2 ABUT < 90 SINGULAR REGION
}
VARDMY.R.4
0 0 6 Jan 13 20:32:48 2026                     
VARDMY.R.4 { @ Overlap of NT_N,NLVT,PP,or RPO is not allowed .
  VARDMY AND NTN
  VARDMY AND NLVT
  VARDMY AND PP
  VARDMY AND RPO
}
RM.WARN.1
0 0 3 Jan 13 20:32:48 2026                     
RM.WARN.1 { @ CO OVERLAP {RWDMY AND NW} is not allowed
    CO AND (RWDMY AND NWEL)
}
RM.WARN.3
0 0 3 Jan 13 20:32:48 2026                     
RM.WARN.3 { @ CO OVERLAP {RMDUMMY1 AND M1} is not allowed
	CO AND (RMDUMMY1 AND M1)
}
RM.WARN.4:M1
0 0 3 Jan 13 20:32:48 2026                     
RM.WARN.4:M1 { @ VIA1 OVERLAP {RMDUMMY1 AND M1} is not allowed.
    (RMDUMMY1 AND M1) AND VIA1
}
RM.WARN.4:M2
0 0 3 Jan 13 20:32:48 2026                     
RM.WARN.4:M2 { @ {VIA2 OR VIA1} OVERLAP {RMDUMMY2 AND M2} is not allowed.
    (RMDUMMY2 AND M2) AND (VIA2 OR VIA1)
}
RM.WARN.4:M3
0 0 3 Jan 13 20:32:48 2026                     
RM.WARN.4:M3 { @ {VIA3 OR VIA2} OVERLAP {RMDUMMY3 AND M3} is not allowed.
    (RMDUMMY3 AND M3) AND (VIA3 OR VIA2)
}
RM.WARN.4:M4
0 0 3 Jan 13 20:32:48 2026                     
RM.WARN.4:M4 { @ {VIA4 OR VIA3} OVERLAP {RMDUMMY4 AND M4} is not allowed.
    (RMDUMMY4 AND M4) AND (VIA4 OR VIA3)
}
RM.WARN.4:M5
0 0 3 Jan 13 20:32:48 2026                     
RM.WARN.4:M5 { @ {VIA5 OR VIA4} OVERLAP {RMDUMMY5 AND M5} is not allowed.
    (RMDUMMY5 AND M5) AND (VIA5 OR VIA4)
}
RM.WARN.4:M6
0 0 3 Jan 13 20:32:48 2026                     
RM.WARN.4:M6 { @ VIA5 OVERLAP {RMDUMMY6 AND M6} is not allowed.
    (RMDUMMY6 AND M6) AND VIA5
}
AMT.S.1.1:M6
0 0 5 Jan 13 20:32:48 2026                     
AMT.S.1.1:M6 { @Space of MT. Customer must fill the dummy metal globally and uniformly even if the originally drawn MT has already met the density rule.
          @ DRC only check: The space to another adjacent edge for the MT [area <= 25 um2] <= 10
    A = EXT [M6_CHECK] M6 <= AMT_S_1_1 ABUT <= 135 SINGULAR OPPOSITE EXTENDED AMT_S_1_1 PERPENDICULAR ALSO OBTUSE ALSO
    M6_CHECK NOT TOUCH EDGE A
}
NW:WARNING
0 0 3 Jan 13 20:32:48 2026                     
NW:WARNING { @ NWEL INTERACT two or more NTAP or N+pick-up without same connection is not allowed
    NWEL INTERACT (NTAPiu ENCLOSE CO) BY NET > 1
}
HVNW:WARNING
0 0 3 Jan 13 20:32:48 2026                     
HVNW:WARNING { @ HVNW INTERACT two or more NTAP or N+pick-up without same connection is not allowed
    HVNW INTERACT (NTAPiu ENCLOSE CO) BY NET > 1
}
NBL:WARNING
0 0 3 Jan 13 20:32:48 2026                     
NBL:WARNING { @ NBL INTERACT two or more NTAP or N+pick-up without same connection is not allowed
    NBL INTERACT ((NTAPiu NOT DPW) ENCLOSE CO) BY NET > 1
}
SH_N:WARNING
0 0 3 Jan 13 20:32:48 2026                     
SH_N:WARNING { @ SH_N INTERACT two or more NTAP or N+pick-up without same connection is not allowed
    HVSHN INTERACT (NTAPiu ENCLOSE CO) BY NET > 1
}
NET_AREA_RATIO_RDBS
0 0 83 Jan 13 20:32:48 2026
HVPO.W.4_NLD6G5_SA_NBL.rep 0
HVPO.W.4_NLD6G5_SA_FULLY_ISO.rep 0
HVPO.W.4_NLD6G5_DE_NBL.rep 0
HVPO.W.4_NLD6G5_DE_FULLY_ISO.rep 0
HVPO.W.4_NDA6G3.rep 0
HVPO.W.4_NA6G5_NBL.rep 0
HVPO.W.4_PA6G5_SA_BL.rep 0
HVPO.W.4_PA6G5_DE_BL.rep 0
HVPO.W.4_NLD7G5_MR_NBL.rep 0
HVPO.W.4_NA7G5_MR_NBL.rep 0
HVPO.W.4_NLD8G5A_NBL.rep 0
HVPO.W.4_NLD8G5_FULLY_ISO.rep 0
HVPO.W.4_NLD12G5A_NBL.rep 0
HVPO.W.4_NLD12G5_FULLY_ISO.rep 0
HVPO.W.4_NLD12G5_MR_NBL.rep 0
HVPO.W.4_NA12G5_MR_NBL.rep 0
HVPO.W.4_NLD12G5_HP_NBL.rep 0
HVPO.W.4_NLD12G5_HP_FULLY_ISO.rep 0
HVPO.W.4_NLD16G5A_NBL.rep 0
HVPO.W.4_NLD16G5_FULLY_ISO.rep 0
HVPO.W.4_NDA20G3.rep 0
HVPO.W.4_NLD20G5A_NBL.rep 0
HVPO.W.4_NLD20G5_GB.rep 0
HVPO.W.4_NLD20G5_FULLY_ISO.rep 0
HVPO.W.4_NA24G3_DEP_GB.rep 0
HVPO.W.4_NLD24G5_GB.rep 0
HVPO.W.4_NLD36G5_GA.rep 0
HVPO.W.4_NLD24G5_NBL.rep 0
HVPO.W.4_NLD36G5_GB.rep 0
HVPO.W.4_NDA29G3.rep 0
HVPO.W.4_NA29G5A.rep 0
HVPO.W.4_NSW28BVG5_GA_FULLY_ISO.rep 0
HVPO.W.4_NSW28BVG5_GA_NBT_FULLY_ISO.rep 0
HVPO.W.4_NLD12G2_FULLY_ISO.rep 0
HVPO.W.4_NA12G2_FULLY_ISO.rep 0
HVPO.W.4_NLD5G2_FULLY_ISO.rep 0
HVPO.W.4_PA8G5A_BL.rep 0
HVPO.W.4_PA12G5A_BL.rep 0
HVPO.W.4_PA12G5_MR_NBL.rep 0
HVPO.W.4_PA16G5A_BL.rep 0
HVPO.W.4_PA20G5A_BL.rep 0
HVPO.W.4_PA20G5.rep 0
HVPO.W.4_PA36G5.rep 0
HVPO.W.4_PA29G5A_BL.rep 0
HVPO.W.4_NA45G3_DEP_GB.rep 0
HVPO.W.4_NA45G5_GB.rep 0
HVPO.W.4_NLD45G5_GB.rep 0
HVPO.W.4_NLD55G5_GB.rep 0
HVPO.W.4_NLD65G5_GB.rep 0
HVPO.W.4_NA65G3_DEP_GB.rep 0
HVPO.W.4_NA70G5_GB.rep 0
HVPO.W.4_NSW40BVG5_GA_FULLY_ISO.rep 0
HVPO.W.4_NSW50BVG5_GB.rep 0
HVPO.W.4_PA45G5.rep 0
HVPO.W.4_PA55G5.rep 0
HVPO.W.4_PA70G5.rep 0
HVPO.W.4_PLD12G2A_BL.rep 0
HVPO.W.4_PA12G2A_BL.rep 0
HVPO.W.4_PLD5G2A_BL.rep 0
M1Hole.density2 0
M2Hole.density2 0
M3Hole.density2 0
M4Hole.density2 0
M5Hole.density2 0
M6Hole.density2 0
MDHole.density2 0
ESD.1g.hv_n.rep 0
ESD.1g.hv_p.rep 0
ESD.5g.rep 0
HVESD.W.8.rep 0
VIA5_DENSITY.log 0
SLITPP_R_2.db 0
SLITNP_R_2.db 0
SLITNP_R_3_PLD12G2A_BL.db 0
SLITNP_R_3_PA12G2A_BL.db 0
SLITNP_R_3_PLD5G2A_BL.db 0
SLITPP_R_3_NSW28BVG5_GA_FULLY_ISO.db 0
SLITPP_R_3_NSW40BVG5_GA_FULLY_ISO.db 0
SLITPP_R_3_NLD12G5_HP_NBL.db 0
SLITPP_R_3_NLD12G5_HP_FULLY_ISO.db 0
SLITPP.R.4_NLD12G2_FULLY_ISO.db 0
SLITPP.R.4_NA12G2_FULLY_ISO.db 0
SLITPP.R.4_NLD5G2_FULLY_ISO.db 0
DENSITY_PRINT_FILES
0 0 16 Jan 13 20:32:48 2026
DT_DN_1.density
POLY_DENSITY.log
M1_DENSITY.log
M2_DENSITY.log
M3_DENSITY.log
M4_DENSITY.log
M5_DENSITY.log
CTM4i.density
CTM5i.density
M6T_DENSITY.log
M6T_DENSITY_MAX.log
PO_DN_5.density
OD_R_1.density
OD_R_2.density
OD_R_3.density
OD_R_4.density
DFM_RDBS
0 0 1 Jan 13 20:32:48 2026
MOM.A.1.a.rep
