// Seed: 2428422953
module module_0;
  tri id_1 = 1;
  assign module_1.id_1 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input  wand id_0,
    input  tri  id_1,
    output tri1 id_2
);
  assign id_2 = {id_0, id_1};
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_5 = 1;
  always_comb for (id_5 = 1; 1'b0; id_3 = id_5) id_3 <= id_5;
  module_0 modCall_1 ();
  assign id_4 = id_5;
  wire id_6;
endmodule
