v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
C {devices/code_shown.sym} 30 -60 0 0 {name=s1 only_toplevel=false value="* NGSPICE file created from injector_flat.ext - technology: gf180mcuC

.subckt injector_flat enable outn outp signal trim_n[0] trim_n[1] trim_n[2] trim_n[3]
+ trim_p[0] trim_p[1] trim_p[2] trim_p[3] vss vdd
X0 vdd a_9644_7080# a_9556_7124# vdd pmos_6p0 w=1.22u l=1u
X1 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X2 vdd _21_ a_2500_4539# vdd pmos_6p0 w=0.62u l=0.5u
X3 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X4 a_2588_5512# a_2500_5556# vss vss nmos_6p0 w=0.82u l=1u
X5 _25_ a_6509_3160# vdd vdd pmos_6p0 w=1.22u l=0.5u
X6 vdd a_3036_5079# a_2948_5176# vdd pmos_6p0 w=1.22u l=1u
X7 a_3044_3229# a_2612_3229# vss vss nmos_6p0 w=0.36u l=0.6u
X8 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X9 outp _14_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X10 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X11 vdd _00_ outn vdd pmos_6p0 w=1.22u l=0.5u
X12 vdd _24_ a_7092_3229# vdd pmos_6p0 w=0.62u l=0.5u
X13 vss trim_p[1] a_7204_7933# vss nmos_6p0 w=0.36u l=0.6u
X14 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X15 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X16 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X17 a_2892_7156# trim_p[0] a_2932_7675# vss nmos_6p0 w=0.36u l=0.6u
X18 _00_ enable vdd vdd pmos_6p0 w=1.22u l=0.5u
X19 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X20 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X21 a_8573_7889# _00_ vss vss nmos_6p0 w=0.36u l=0.6u
X22 vdd _16_ outp vdd pmos_6p0 w=1.22u l=0.5u
X23 a_16812_3944# a_16724_3988# vss vss nmos_6p0 w=0.82u l=1u
X24 vdd _00_ outn vdd pmos_6p0 w=1.22u l=0.5u
X25 vdd a_16924_7080# a_16836_7124# vdd pmos_6p0 w=1.22u l=1u
X26 a_15171_7933# a_14708_7933# vss vss nmos_6p0 w=0.36u l=0.6u
X27 _19_ a_6957_6296# vdd vdd pmos_6p0 w=1.22u l=0.5u
X28 vdd a_6284_7080# a_6196_7124# vdd pmos_6p0 w=1.22u l=1u
X29 vdd a_3484_5079# a_3396_5176# vdd pmos_6p0 w=1.22u l=1u
X30 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X31 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X32 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X33 outn _13_ vss vss nmos_6p0 w=0.82u l=0.6u
X34 a_16280_3604# trim_n[3] vss vss nmos_6p0 w=0.36u l=0.6u
X35 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X36 a_12575_3988# a_12132_4539# vdd vdd pmos_6p0 w=0.62u l=0.5u
X37 vdd _26_ a_11124_3229# vdd pmos_6p0 w=0.62u l=0.5u
X38 outn _15_ vss vss nmos_6p0 w=0.82u l=0.6u
X39 a_3044_3229# a_2612_3229# a_3004_3696# vdd pmos_6p0 w=0.62u l=0.5u
X40 a_5724_5512# a_5636_5556# vss vss nmos_6p0 w=0.82u l=1u
X41 vss _11_ outn vss nmos_6p0 w=0.82u l=0.6u
X42 outn _01_ vss vss nmos_6p0 w=0.82u l=0.6u
X43 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X44 outn _01_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X45 a_3981_7889# _00_ vss vss nmos_6p0 w=0.36u l=0.6u
X46 _09_ a_7629_6296# vdd vdd pmos_6p0 w=1.22u l=0.5u
X47 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X48 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X49 signal_n signal vss vss nmos_6p0 w=0.82u l=0.6u
X50 a_15375_7124# a_14932_7675# vdd vdd pmos_6p0 w=0.62u l=0.5u
X51 a_16280_3604# trim_n[3] vdd vdd pmos_6p0 w=0.62u l=0.5u
X52 a_1692_5512# a_1604_5556# vss vss nmos_6p0 w=0.82u l=1u
X53 outn a_7555_4539# vss vss nmos_6p0 w=0.82u l=0.6u
X54 vdd a_2140_5079# a_2052_5176# vdd pmos_6p0 w=1.22u l=1u
X55 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X56 outn _09_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X57 vss a_8328_3604# a_7555_3229# vss nmos_6p0 w=0.36u l=0.6u
X58 a_16851_4797# a_16388_4797# vss vss nmos_6p0 w=0.36u l=0.6u
X59 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X60 a_7524_7675# a_7092_7156# vss vss nmos_6p0 w=0.36u l=0.6u
X61 a_15487_3728# a_16280_3604# a_15507_3229# vdd pmos_6p0 w=0.62u l=0.5u
X62 a_12595_4539# a_12132_4539# vss vss nmos_6p0 w=0.36u l=0.6u
X63 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X64 vss trim_n[0] a_2612_3229# vss nmos_6p0 w=0.36u l=0.6u
X65 vss a_3044_3229# outp vss nmos_6p0 w=0.82u l=0.6u
X66 outn a_2963_4539# vss vss nmos_6p0 w=0.82u l=0.6u
X67 outp a_15151_8432# vdd vdd pmos_6p0 w=1.095u l=0.5u
X68 _02_ a_5636_8000# vss vss nmos_6p0 w=0.82u l=0.6u
X69 vdd a_16700_8215# a_16612_8312# vdd pmos_6p0 w=1.22u l=1u
X70 a_12360_8308# trim_p[2] vss vss nmos_6p0 w=0.36u l=0.6u
X71 outn _17_ vss vss nmos_6p0 w=0.82u l=0.6u
X72 a_12780_5079# a_12692_5176# vss vss nmos_6p0 w=0.82u l=1u
X73 a_3036_5512# a_2948_5556# vss vss nmos_6p0 w=0.82u l=1u
X74 a_8973_6296# a_8973_6296# vss vss nmos_6p0 w=0.82u l=0.6u
X75 vdd a_17932_8215# a_17844_8312# vdd pmos_6p0 w=1.22u l=1u
X76 vdd a_4828_5512# a_4740_5556# vdd pmos_6p0 w=1.22u l=1u
X77 a_3505_6296# _00_ vss vss nmos_6p0 w=0.36u l=0.6u
X78 a_1692_7080# a_1604_7124# vss vss nmos_6p0 w=0.82u l=1u
X79 vdd a_8573_7889# a_7596_8400# vdd pmos_6p0 w=0.62u l=0.5u
X80 vdd a_4492_3944# a_4404_3988# vdd pmos_6p0 w=1.22u l=1u
X81 a_2943_3988# a_3736_3976# a_2963_4539# vdd pmos_6p0 w=0.62u l=0.5u
X82 vss a_3505_6296# _04_ vss nmos_6p0 w=0.82u l=0.6u
X83 vdd a_8461_7553# a_7484_7156# vdd pmos_6p0 w=0.62u l=0.5u
X84 a_10541_3160# a_10541_3160# vss vss nmos_6p0 w=0.82u l=0.6u
X85 _08_ a_7517_5512# vdd vdd pmos_6p0 w=1.22u l=0.5u
X86 vss a_2932_7675# outp vss nmos_6p0 w=0.82u l=0.6u
X87 a_1692_6647# a_1604_6744# vss vss nmos_6p0 w=0.82u l=1u
X88 vss trim_p[2] a_12020_7156# vss nmos_6p0 w=0.36u l=0.6u
X89 vss a_16280_3604# a_15507_3229# vss nmos_6p0 w=0.36u l=0.6u
X90 a_2892_7156# trim_p[0] vdd vdd pmos_6p0 w=0.62u l=0.5u
X91 vss a_3044_7933# outn vss nmos_6p0 w=0.82u l=0.6u
X92 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X93 a_3484_5512# a_3396_5556# vss vss nmos_6p0 w=0.82u l=1u
X94 _01_ a_1716_8000# vss vss nmos_6p0 w=0.82u l=0.6u
X95 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X96 vdd a_9644_3944# a_9556_3988# vdd pmos_6p0 w=1.22u l=1u
X97 a_6173_5512# a_6173_5512# vss vss nmos_6p0 w=0.82u l=0.6u
X98 _03_ a_4659_7124# vdd vdd pmos_6p0 w=1.22u l=0.5u
X99 a_5612_6647# a_5524_6744# vss vss nmos_6p0 w=0.82u l=1u
X100 vdd signal a_4847_7124# vdd pmos_6p0 w=0.565u l=0.5u
X101 vdd a_14012_8215# a_13924_8312# vdd pmos_6p0 w=1.22u l=1u
X102 vdd trim_n[1] a_7535_3988# vdd pmos_6p0 w=0.62u l=0.5u
X103 a_12412_7156# trim_p[2] a_12452_7675# vss nmos_6p0 w=0.36u l=0.6u
X104 vdd _03_ a_5636_8000# vdd pmos_6p0 w=0.565u l=0.5u
X105 a_10541_7864# a_10541_7864# vss vss nmos_6p0 w=0.82u l=0.6u
X106 a_6285_6296# a_6285_6296# vss vss nmos_6p0 w=0.82u l=0.6u
X107 a_7555_3229# a_7092_3229# vss vss nmos_6p0 w=0.36u l=0.6u
X108 a_16831_5296# a_17624_5172# a_16851_4797# vdd pmos_6p0 w=0.62u l=0.5u
X109 vdd _11_ outn vdd pmos_6p0 w=1.22u l=0.5u
X110 vss _03_ a_5636_8000# vss nmos_6p0 w=0.36u l=0.6u
X111 a_2140_5512# a_2052_5556# vss vss nmos_6p0 w=0.82u l=1u
X112 vdd a_3932_5512# a_3844_5556# vdd pmos_6p0 w=1.22u l=1u
X113 a_3044_7933# a_2612_7933# a_3004_8400# vdd pmos_6p0 w=0.62u l=0.5u
X114 signal_n signal vdd vdd pmos_6p0 w=1.22u l=0.5u
X115 a_8573_7889# _00_ vdd vdd pmos_6p0 w=0.62u l=0.5u
X116 a_8461_7553# _00_ vdd vdd pmos_6p0 w=0.62u l=0.5u
X117 a_3004_3696# trim_n[0] vdd vdd pmos_6p0 w=0.62u l=0.5u
X118 vss a_12360_8308# a_11587_7933# vss nmos_6p0 w=0.36u l=0.6u
X119 a_3004_3696# trim_n[0] a_3044_3229# vss nmos_6p0 w=0.36u l=0.6u
X120 a_6732_7080# a_6644_7124# vss vss nmos_6p0 w=0.82u l=1u
X121 a_15151_8432# a_14708_7933# vdd vdd pmos_6p0 w=0.62u l=0.5u
X122 vss a_3981_7889# a_3044_7933# vss nmos_6p0 w=0.36u l=0.6u
X123 outp _20_ vss vss nmos_6p0 w=0.82u l=0.6u
X124 outn a_12595_4539# vss vss nmos_6p0 w=0.82u l=0.6u
X125 a_11587_3229# a_11124_3229# vss vss nmos_6p0 w=0.36u l=0.6u
X126 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X127 vdd a_2588_5512# a_2500_5556# vdd pmos_6p0 w=1.22u l=1u
X128 a_3981_7889# _00_ vdd vdd pmos_6p0 w=0.62u l=0.5u
X129 a_3869_7553# _00_ vdd vdd pmos_6p0 w=0.62u l=0.5u
X130 outp _02_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X131 a_15507_3229# trim_n[3] a_15487_3728# vss nmos_6p0 w=0.36u l=0.6u
X132 a_5276_5512# a_5188_5556# vss vss nmos_6p0 w=0.82u l=1u
X133 vss a_3736_3976# a_2963_4539# vss nmos_6p0 w=0.36u l=0.6u
X134 vdd a_7484_7156# outp vdd pmos_6p0 w=1.095u l=0.5u
X135 vdd trim_n[1] a_7535_3728# vdd pmos_6p0 w=0.62u l=0.5u
X136 vdd trim_p[3] a_15375_7124# vdd pmos_6p0 w=0.62u l=0.5u
X137 outp _18_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X138 a_4659_7124# _00_ vss vss nmos_6p0 w=0.36u l=0.6u
X139 a_2140_7080# a_2052_7124# vss vss nmos_6p0 w=0.82u l=1u
X140 vdd a_7596_8400# outn vdd pmos_6p0 w=1.095u l=0.5u
X141 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X142 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X143 vdd a_16812_3944# a_16724_3988# vdd pmos_6p0 w=1.22u l=1u
X144 _18_ a_8973_6296# vdd vdd pmos_6p0 w=1.22u l=0.5u
X145 a_16831_5296# a_16388_4797# vdd vdd pmos_6p0 w=0.62u l=0.5u
X146 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X147 a_2140_6647# a_2052_6744# vss vss nmos_6p0 w=0.82u l=1u
X148 outp _12_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X149 _20_ a_10541_3160# vdd vdd pmos_6p0 w=1.22u l=0.5u
X150 a_4829_4728# a_4829_4728# vss vss nmos_6p0 w=0.82u l=0.6u
X151 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X152 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X153 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X154 vdd _00_ a_14708_7933# vdd pmos_6p0 w=0.62u l=0.5u
X155 a_12452_7675# a_12020_7156# vss vss nmos_6p0 w=0.36u l=0.6u
X156 vdd trim_n[2] a_11567_3728# vdd pmos_6p0 w=0.62u l=0.5u
X157 vdd a_5724_5512# a_5636_5556# vdd pmos_6p0 w=1.22u l=1u
X158 vdd a_1692_6647# a_1604_6744# vdd pmos_6p0 w=1.22u l=1u
X159 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X160 a_15395_7675# a_14932_7675# vss vss nmos_6p0 w=0.36u l=0.6u
X161 vdd a_12780_5079# a_12692_5176# vdd pmos_6p0 w=1.22u l=1u
X162 vdd a_1692_5512# a_1604_5556# vdd pmos_6p0 w=1.22u l=1u
X163 a_10093_7080# a_10093_7080# vss vss nmos_6p0 w=0.82u l=0.6u
X164 vdd _27_ a_15044_3229# vdd pmos_6p0 w=0.62u l=0.5u
X165 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X166 vdd a_5612_6647# a_5524_6744# vdd pmos_6p0 w=1.22u l=1u
X167 a_11587_7933# trim_p[2] a_11567_8432# vss nmos_6p0 w=0.36u l=0.6u
X168 a_9644_5512# a_9556_5556# vss vss nmos_6p0 w=0.82u l=1u
X169 a_5837_3944# a_5837_3944# vss vss nmos_6p0 w=0.82u l=0.6u
X170 vss _28_ a_16388_4797# vss nmos_6p0 w=0.36u l=0.6u
X171 a_4380_5512# a_4292_5556# vss vss nmos_6p0 w=0.82u l=1u
X172 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X173 outp _14_ vss vss nmos_6p0 w=0.82u l=0.6u
X174 vdd trim_n[2] a_12575_3988# vdd pmos_6p0 w=0.62u l=0.5u
X175 a_7535_3728# a_7092_3229# vdd vdd pmos_6p0 w=0.62u l=0.5u
X176 a_3044_7933# a_2612_7933# vss vss nmos_6p0 w=0.36u l=0.6u
X177 _28_ a_6285_6296# vdd vdd pmos_6p0 w=1.22u l=0.5u
X178 vss _25_ a_12132_4539# vss nmos_6p0 w=0.36u l=0.6u
X179 outp _02_ vss vss nmos_6p0 w=0.82u l=0.6u
X180 a_6509_3944# a_6509_3944# vss vss nmos_6p0 w=0.82u l=0.6u
X181 a_2963_4539# trim_n[0] a_2943_3988# vss nmos_6p0 w=0.36u l=0.6u
X182 vss _02_ outn vss nmos_6p0 w=0.82u l=0.6u
X183 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X184 _00_ enable vss vss nmos_6p0 w=0.82u l=0.6u
X185 vss signal_n a_3505_6296# vss nmos_6p0 w=0.36u l=0.6u
X186 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X187 vdd a_3036_5512# a_2948_5556# vdd pmos_6p0 w=1.22u l=1u
X188 a_3004_8400# trim_p[0] vdd vdd pmos_6p0 w=0.62u l=0.5u
X189 a_11567_3728# a_11124_3229# vdd vdd pmos_6p0 w=0.62u l=0.5u
X190 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X191 a_9644_7080# a_9556_7124# vss vss nmos_6p0 w=0.82u l=1u
X192 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X193 a_15944_8308# trim_p[3] vdd vdd pmos_6p0 w=0.62u l=0.5u
X194 outn _15_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X195 outn _07_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X196 outn _07_ vss vss nmos_6p0 w=0.82u l=0.6u
X197 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X198 vdd trim_p[0] a_2500_7156# vdd pmos_6p0 w=0.62u l=0.5u
X199 vss a_3869_7553# a_2932_7675# vss nmos_6p0 w=0.36u l=0.6u
X200 vss a_15944_8308# a_15171_7933# vss nmos_6p0 w=0.36u l=0.6u
X201 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X202 vdd _00_ outp vdd pmos_6p0 w=1.22u l=0.5u
X203 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X204 vss signal a_4659_7124# vss nmos_6p0 w=0.36u l=0.6u
X205 vdd a_3484_5512# a_3396_5556# vdd pmos_6p0 w=1.22u l=1u
X206 outp _10_ vss vss nmos_6p0 w=0.82u l=0.6u
X207 a_12412_7156# trim_p[2] vdd vdd pmos_6p0 w=0.62u l=0.5u
X208 a_15171_7933# trim_p[3] a_15151_8432# vss nmos_6p0 w=0.36u l=0.6u
X209 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X210 _17_ a_6173_5512# vdd vdd pmos_6p0 w=1.22u l=0.5u
X211 a_16812_5512# a_16724_5556# vss vss nmos_6p0 w=0.82u l=1u
X212 vss signal signal_n vss nmos_6p0 w=0.82u l=0.6u
X213 vdd a_2140_6647# a_2052_6744# vdd pmos_6p0 w=1.22u l=1u
X214 a_16924_7080# a_16836_7124# vss vss nmos_6p0 w=0.82u l=1u
X215 a_4847_7124# _00_ a_4659_7124# vdd pmos_6p0 w=0.565u l=0.5u
X216 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X217 a_13389_7553# _00_ vdd vdd pmos_6p0 w=0.62u l=0.5u
X218 a_6284_7080# a_6196_7124# vss vss nmos_6p0 w=0.82u l=1u
X219 a_7636_7933# a_7204_7933# a_7596_8400# vdd pmos_6p0 w=0.62u l=0.5u
X220 a_7535_3988# a_8328_3976# a_7555_4539# vdd pmos_6p0 w=0.62u l=0.5u
X221 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X222 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X223 vss _23_ a_7092_4539# vss nmos_6p0 w=0.36u l=0.6u
X224 vss trim_p[1] a_7092_7156# vss nmos_6p0 w=0.36u l=0.6u
X225 vdd trim_p[1] a_7204_7933# vdd pmos_6p0 w=0.62u l=0.5u
X226 vdd _00_ a_11124_7933# vdd pmos_6p0 w=0.62u l=0.5u
X227 a_8461_7553# _00_ vss vss nmos_6p0 w=0.36u l=0.6u
X228 a_8328_3976# trim_n[1] vss vss nmos_6p0 w=0.36u l=0.6u
X229 vdd a_2140_5512# a_2052_5556# vdd pmos_6p0 w=1.22u l=1u
X230 vss trim_p[0] a_2612_7933# vss nmos_6p0 w=0.36u l=0.6u
X231 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X232 a_7484_7156# trim_p[1] vdd vdd pmos_6p0 w=0.62u l=0.5u
X233 vdd trim_p[2] a_11567_8432# vdd pmos_6p0 w=0.62u l=0.5u
X234 vdd a_9859_3204# _16_ vdd pmos_6p0 w=1.22u l=0.5u
X235 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X236 vss a_7636_7933# outn vss nmos_6p0 w=0.82u l=0.6u
X237 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X238 vdd a_15683_4472# _06_ vdd pmos_6p0 w=1.22u l=0.5u
X239 a_6957_4728# a_6957_4728# vss vss nmos_6p0 w=0.82u l=0.6u
X240 outn _19_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X241 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X242 a_3736_3976# trim_n[0] vss vss nmos_6p0 w=0.36u l=0.6u
X243 _27_ a_4829_4728# vdd vdd pmos_6p0 w=1.22u l=0.5u
X244 a_3869_7553# _00_ vss vss nmos_6p0 w=0.36u l=0.6u
X245 vss _26_ a_11124_3229# vss nmos_6p0 w=0.36u l=0.6u
X246 a_7629_4728# a_7629_4728# vss vss nmos_6p0 w=0.82u l=0.6u
X247 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X248 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X249 vdd a_5276_5512# a_5188_5556# vdd pmos_6p0 w=1.22u l=1u
X250 a_7535_3728# a_8328_3604# a_7555_3229# vdd pmos_6p0 w=0.62u l=0.5u
X251 vdd a_3981_3185# a_3004_3696# vdd pmos_6p0 w=0.62u l=0.5u
X252 a_15375_7124# a_16168_7112# a_15395_7675# vdd pmos_6p0 w=0.62u l=0.5u
X253 a_15507_3229# a_15044_3229# vss vss nmos_6p0 w=0.36u l=0.6u
X254 outp a_7535_3728# vdd vdd pmos_6p0 w=1.095u l=0.5u
X255 a_12780_6647# a_12692_6744# vss vss nmos_6p0 w=0.82u l=1u
X256 vss a_8573_7889# a_7636_7933# vss nmos_6p0 w=0.36u l=0.6u
X257 a_3505_6296# signal_n a_3897_6875# vdd pmos_6p0 w=0.565u l=0.5u
X258 vdd _23_ a_7092_4539# vdd pmos_6p0 w=0.62u l=0.5u
X259 outp a_7555_3229# vss vss nmos_6p0 w=0.82u l=0.6u
X260 outp a_16831_5296# vdd vdd pmos_6p0 w=1.095u l=0.5u
X261 a_15944_8308# trim_p[3] vss vss nmos_6p0 w=0.36u l=0.6u
X262 a_10205_3944# a_10205_3944# vss vss nmos_6p0 w=0.82u l=0.6u
X263 outp a_11567_3728# vdd vdd pmos_6p0 w=1.095u l=0.5u
X264 a_14684_3511# a_14596_3608# vss vss nmos_6p0 w=0.82u l=1u
X265 vss _00_ a_14932_7675# vss nmos_6p0 w=0.36u l=0.6u
X266 vdd a_3869_7553# a_2892_7156# vdd pmos_6p0 w=0.62u l=0.5u
X267 a_12595_4539# trim_n[2] a_12575_3988# vss nmos_6p0 w=0.36u l=0.6u
X268 a_17932_3511# a_17844_3608# vss vss nmos_6p0 w=0.82u l=1u
X269 _03_ a_4659_7124# vss vss nmos_6p0 w=0.82u l=0.6u
X270 vdd trim_n[3] a_15487_3728# vdd pmos_6p0 w=0.62u l=0.5u
X271 outp _08_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X272 a_3004_8400# trim_p[0] a_3044_7933# vss nmos_6p0 w=0.36u l=0.6u
X273 vdd a_9644_5512# a_9556_5556# vdd pmos_6p0 w=1.22u l=1u
X274 a_2943_3988# a_2500_4539# vdd vdd pmos_6p0 w=0.62u l=0.5u
X275 _15_ a_5837_3944# vdd vdd pmos_6p0 w=1.22u l=0.5u
X276 vdd a_4380_5512# a_4292_5556# vdd pmos_6p0 w=1.22u l=1u
X277 a_11587_7933# a_11124_7933# vss vss nmos_6p0 w=0.36u l=0.6u
X278 outn _05_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X279 outp a_11587_3229# vss vss nmos_6p0 w=0.82u l=0.6u
X280 outn a_15487_3728# vdd vdd pmos_6p0 w=1.095u l=0.5u
X281 a_12575_3988# a_13368_3976# a_12595_4539# vdd pmos_6p0 w=0.62u l=0.5u
X282 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X283 _07_ a_6509_3944# vdd vdd pmos_6p0 w=1.22u l=0.5u
X284 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X285 _02_ a_5636_8000# vdd vdd pmos_6p0 w=1.22u l=0.5u
X286 a_16700_8215# a_16612_8312# vss vss nmos_6p0 w=0.82u l=1u
X287 a_13368_3976# trim_n[2] vss vss nmos_6p0 w=0.36u l=0.6u
X288 vss _06_ outp vss nmos_6p0 w=0.82u l=0.6u
X289 a_17932_8215# a_17844_8312# vss vss nmos_6p0 w=0.82u l=1u
X290 a_2963_4539# a_2500_4539# vss vss nmos_6p0 w=0.36u l=0.6u
X291 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X292 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X293 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X294 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X295 outn _13_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X296 a_2932_7675# a_2500_7156# a_2892_7156# vdd pmos_6p0 w=0.62u l=0.5u
X297 vdd trim_p[3] a_15151_8432# vdd pmos_6p0 w=0.62u l=0.5u
X298 outp a_11587_7933# vss vss nmos_6p0 w=0.82u l=0.6u
X299 a_5165_3944# a_5165_3944# vss vss nmos_6p0 w=0.82u l=0.6u
X300 a_7636_7933# a_7204_7933# vss vss nmos_6p0 w=0.36u l=0.6u
X301 a_4045_4728# a_4045_4728# vss vss nmos_6p0 w=0.82u l=0.6u
X302 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X303 vss a_12452_7675# outn vss nmos_6p0 w=0.82u l=0.6u
X304 a_2588_5079# a_2500_5176# vss vss nmos_6p0 w=0.82u l=1u
X305 a_7555_4539# trim_n[1] a_7535_3988# vss nmos_6p0 w=0.36u l=0.6u
X306 vss _01_ outp vss nmos_6p0 w=0.82u l=0.6u
X307 a_15487_3728# a_15044_3229# vdd vdd pmos_6p0 w=0.62u l=0.5u
X308 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X309 a_13389_7553# _00_ vss vss nmos_6p0 w=0.36u l=0.6u
X310 _01_ a_1716_8000# vdd vdd pmos_6p0 w=1.22u l=0.5u
X311 outp a_11567_8432# vdd vdd pmos_6p0 w=1.095u l=0.5u
X312 outn a_12575_3988# vdd vdd pmos_6p0 w=1.095u l=0.5u
X313 vdd trim_p[2] a_12020_7156# vdd pmos_6p0 w=0.62u l=0.5u
X314 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X315 a_8328_3976# trim_n[1] vdd vdd pmos_6p0 w=0.62u l=0.5u
X316 _05_ a_6957_4728# vdd vdd pmos_6p0 w=1.22u l=0.5u
X317 vdd a_16812_5512# a_16724_5556# vdd pmos_6p0 w=1.22u l=1u
X318 vdd a_12780_6647# a_12692_6744# vdd pmos_6p0 w=1.22u l=1u
X319 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X320 a_14012_8215# a_13924_8312# vss vss nmos_6p0 w=0.82u l=1u
X321 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X322 vdd a_3505_6296# _04_ vdd pmos_6p0 w=1.22u l=0.5u
X323 _10_ a_10541_7864# vdd vdd pmos_6p0 w=1.22u l=0.5u
X324 outn a_15375_7124# vdd vdd pmos_6p0 w=1.095u l=0.5u
X325 a_4829_3160# a_4829_3160# vss vss nmos_6p0 w=0.82u l=0.6u
X326 vdd trim_n[3] a_16831_5296# vdd pmos_6p0 w=0.62u l=0.5u
X327 vdd a_2892_7156# outp vdd pmos_6p0 w=1.095u l=0.5u
X328 vss a_7524_7675# outp vss nmos_6p0 w=0.82u l=0.6u
X329 _13_ a_7629_4728# vdd vdd pmos_6p0 w=1.22u l=0.5u
X330 a_3981_3185# _22_ vss vss nmos_6p0 w=0.36u l=0.6u
X331 vss a_17624_5172# a_16851_4797# vss nmos_6p0 w=0.36u l=0.6u
X332 a_3897_6875# _00_ vdd vdd pmos_6p0 w=0.565u l=0.5u
X333 vdd _25_ a_12132_4539# vdd pmos_6p0 w=0.62u l=0.5u
X334 outp _18_ vss vss nmos_6p0 w=0.82u l=0.6u
X335 a_3736_3976# trim_n[0] vdd vdd pmos_6p0 w=0.62u l=0.5u
X336 vss _24_ a_7092_3229# vss nmos_6p0 w=0.36u l=0.6u
X337 vdd a_14684_3511# a_14596_3608# vdd pmos_6p0 w=1.22u l=1u
X338 vss a_13368_3976# a_12595_4539# vss nmos_6p0 w=0.36u l=0.6u
X339 vdd a_17932_3511# a_17844_3608# vdd pmos_6p0 w=1.22u l=1u
X340 a_8328_3604# trim_n[1] vss vss nmos_6p0 w=0.36u l=0.6u
X341 vdd a_1692_7080# a_1604_7124# vdd pmos_6p0 w=1.22u l=1u
X342 vdd trim_n[0] a_2612_3229# vdd pmos_6p0 w=0.62u l=0.5u
X343 vdd _00_ a_14932_7675# vdd pmos_6p0 w=0.62u l=0.5u
X344 outp _12_ vss vss nmos_6p0 w=0.82u l=0.6u
X345 a_1692_5079# a_1604_5176# vss vss nmos_6p0 w=0.82u l=1u
X346 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X347 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X348 a_8328_3604# trim_n[1] vdd vdd pmos_6p0 w=0.62u l=0.5u
X349 a_16168_7112# trim_p[3] vdd vdd pmos_6p0 w=0.62u l=0.5u
X350 a_12360_3604# trim_n[2] vss vss nmos_6p0 w=0.36u l=0.6u
X351 outn a_7535_3988# vdd vdd pmos_6p0 w=1.095u l=0.5u
X352 outp a_16851_4797# vss vss nmos_6p0 w=0.82u l=0.6u
X353 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X354 outn _17_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X355 a_5612_5079# a_5524_5176# vss vss nmos_6p0 w=0.82u l=1u
X356 vss _16_ outp vss nmos_6p0 w=0.82u l=0.6u
X357 outn _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X358 outn _09_ vss vss nmos_6p0 w=0.82u l=0.6u
X359 vss _27_ a_15044_3229# vss nmos_6p0 w=0.36u l=0.6u
X360 a_2932_7675# a_2500_7156# vss vss nmos_6p0 w=0.36u l=0.6u
X361 a_17624_5172# trim_n[3] vdd vdd pmos_6p0 w=0.62u l=0.5u
X362 a_15395_7675# trim_p[3] a_15375_7124# vss nmos_6p0 w=0.36u l=0.6u
X363 a_11567_8432# a_11124_7933# vdd vdd pmos_6p0 w=0.62u l=0.5u
X364 a_12360_3604# trim_n[2] vdd vdd pmos_6p0 w=0.62u l=0.5u
X365 a_3036_5079# a_2948_5176# vss vss nmos_6p0 w=0.82u l=1u
X366 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X367 outn a_2943_3988# vdd vdd pmos_6p0 w=1.095u l=0.5u
X368 a_7596_8400# trim_p[1] a_7636_7933# vss nmos_6p0 w=0.36u l=0.6u
X369 _12_ a_10205_3944# vdd vdd pmos_6p0 w=1.22u l=0.5u
X370 a_11567_3728# a_12360_3604# a_11587_3229# vdd pmos_6p0 w=0.62u l=0.5u
X371 a_16851_4797# trim_n[3] a_16831_5296# vss nmos_6p0 w=0.36u l=0.6u
X372 vss a_8328_3976# a_7555_4539# vss nmos_6p0 w=0.36u l=0.6u
X373 vdd _01_ outp vdd pmos_6p0 w=1.22u l=0.5u
X374 a_15151_8432# a_15944_8308# a_15171_7933# vdd pmos_6p0 w=0.62u l=0.5u
X375 a_5837_3160# a_5837_3160# vss vss nmos_6p0 w=0.82u l=0.6u
X376 vss a_15683_4472# a_15683_4472# vss nmos_6p0 w=0.82u l=0.6u
X377 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X378 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X379 a_2029_3160# a_2029_3160# vss vss nmos_6p0 w=0.82u l=0.6u
X380 a_16168_7112# trim_p[3] vss vss nmos_6p0 w=0.36u l=0.6u
X381 vdd a_6732_7080# a_6644_7124# vdd pmos_6p0 w=1.22u l=1u
X382 outp a_15171_7933# vss vss nmos_6p0 w=0.82u l=0.6u
X383 outn _19_ vss vss nmos_6p0 w=0.82u l=0.6u
X384 outp _00_ vss vss nmos_6p0 w=0.82u l=0.6u
X385 a_3484_5079# a_3396_5176# vss vss nmos_6p0 w=0.82u l=1u
X386 a_13368_3976# trim_n[2] vdd vdd pmos_6p0 w=0.62u l=0.5u
X387 vdd a_13389_7553# a_12412_7156# vdd pmos_6p0 w=0.62u l=0.5u
X388 a_6509_3160# a_6509_3160# vss vss nmos_6p0 w=0.82u l=0.6u
X389 outp _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X390 _23_ a_4829_3160# vdd vdd pmos_6p0 w=1.22u l=0.5u
X391 a_3981_3185# _22_ vdd vdd pmos_6p0 w=0.62u l=0.5u
X392 vss _00_ outn vss nmos_6p0 w=0.82u l=0.6u
X393 vss _00_ a_11124_7933# vss nmos_6p0 w=0.36u l=0.6u
X394 vdd a_3004_3696# outp vdd pmos_6p0 w=1.095u l=0.5u
X395 _22_ a_4045_4728# vdd vdd pmos_6p0 w=1.22u l=0.5u
X396 vdd _02_ outn vdd pmos_6p0 w=1.22u l=0.5u
X397 vdd a_2140_7080# a_2052_7124# vdd pmos_6p0 w=1.22u l=1u
X398 vdd a_2588_5079# a_2500_5176# vdd pmos_6p0 w=1.22u l=1u
X399 vdd a_9859_7908# _11_ vdd pmos_6p0 w=1.22u l=0.5u
X400 vss a_12360_3604# a_11587_3229# vss nmos_6p0 w=0.36u l=0.6u
X401 outn a_15507_3229# vss vss nmos_6p0 w=0.82u l=0.6u
X402 a_4828_5512# a_4740_5556# vss vss nmos_6p0 w=0.82u l=1u
X403 vdd a_12412_7156# outn vdd pmos_6p0 w=1.095u l=0.5u
X404 vss _00_ outn vss nmos_6p0 w=0.82u l=0.6u
X405 a_2140_5079# a_2052_5176# vss vss nmos_6p0 w=0.82u l=1u
X406 vdd _06_ outp vdd pmos_6p0 w=1.22u l=0.5u
X407 vss a_3981_3185# a_3044_3229# vss nmos_6p0 w=0.36u l=0.6u
X408 vss trim_p[0] a_2500_7156# vss nmos_6p0 w=0.36u l=0.6u
X409 a_4492_3944# a_4404_3988# vss vss nmos_6p0 w=0.82u l=1u
X410 vss _21_ a_2500_4539# vss nmos_6p0 w=0.36u l=0.6u
X411 a_6957_6296# a_6957_6296# vss vss nmos_6p0 w=0.82u l=0.6u
X412 outp _20_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X413 vdd trim_n[0] a_2943_3988# vdd pmos_6p0 w=0.62u l=0.5u
X414 a_7517_5512# a_7517_5512# vss vss nmos_6p0 w=0.82u l=0.6u
X415 a_7535_3988# a_7092_4539# vdd vdd pmos_6p0 w=0.62u l=0.5u
X416 vdd trim_p[0] a_2612_7933# vdd pmos_6p0 w=0.62u l=0.5u
X417 _24_ a_5165_3944# vdd vdd pmos_6p0 w=1.22u l=0.5u
X418 a_7629_6296# a_7629_6296# vss vss nmos_6p0 w=0.82u l=0.6u
X419 outn a_15395_7675# vss vss nmos_6p0 w=0.82u l=0.6u
X420 vss _00_ outp vss nmos_6p0 w=0.82u l=0.6u
X421 vss a_9859_3204# a_9859_3204# vss nmos_6p0 w=0.82u l=0.6u
X422 vdd _04_ a_1716_8000# vdd pmos_6p0 w=0.565u l=0.5u
X423 a_12452_7675# a_12020_7156# a_12412_7156# vdd pmos_6p0 w=0.62u l=0.5u
X424 vdd a_3981_7889# a_3004_8400# vdd pmos_6p0 w=0.62u l=0.5u
X425 vss a_13389_7553# a_12452_7675# vss nmos_6p0 w=0.36u l=0.6u
X426 _14_ a_10093_7080# vdd vdd pmos_6p0 w=1.22u l=0.5u
X427 vss _04_ a_1716_8000# vss nmos_6p0 w=0.36u l=0.6u
X428 a_9644_3944# a_9556_3988# vss vss nmos_6p0 w=0.82u l=1u
X429 a_7555_3229# trim_n[1] a_7535_3728# vss nmos_6p0 w=0.36u l=0.6u
X430 a_7555_4539# a_7092_4539# vss vss nmos_6p0 w=0.36u l=0.6u
X431 vdd _28_ a_16388_4797# vdd pmos_6p0 w=0.62u l=0.5u
X432 vss a_16168_7112# a_15395_7675# vss nmos_6p0 w=0.36u l=0.6u
X433 a_7596_8400# trim_p[1] vdd vdd pmos_6p0 w=0.62u l=0.5u
X434 outn _05_ vss vss nmos_6p0 w=0.82u l=0.6u
X435 a_17624_5172# trim_n[3] vss vss nmos_6p0 w=0.36u l=0.6u
X436 vdd a_1692_5079# a_1604_5176# vdd pmos_6p0 w=1.22u l=1u
X437 vss _00_ a_14708_7933# vss nmos_6p0 w=0.36u l=0.6u
X438 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X439 a_7524_7675# a_7092_7156# a_7484_7156# vdd pmos_6p0 w=0.62u l=0.5u
X440 a_12360_8308# trim_p[2] vdd vdd pmos_6p0 w=0.62u l=0.5u
X441 a_3932_5512# a_3844_5556# vss vss nmos_6p0 w=0.82u l=1u
X442 outn _00_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X443 vdd a_3004_8400# outn vdd pmos_6p0 w=1.095u l=0.5u
X444 vss a_9859_7908# a_9859_7908# vss nmos_6p0 w=0.82u l=0.6u
X445 _26_ a_5837_3160# vdd vdd pmos_6p0 w=1.22u l=0.5u
X446 vss a_8461_7553# a_7524_7675# vss nmos_6p0 w=0.36u l=0.6u
X447 vdd trim_p[1] a_7092_7156# vdd pmos_6p0 w=0.62u l=0.5u
X448 a_11567_8432# a_12360_8308# a_11587_7933# vdd pmos_6p0 w=0.62u l=0.5u
X449 _21_ a_2029_3160# vdd vdd pmos_6p0 w=1.22u l=0.5u
X450 outp _10_ vdd vdd pmos_6p0 w=1.22u l=0.5u
X451 outp _08_ vss vss nmos_6p0 w=0.82u l=0.6u
X452 vdd a_5612_5079# a_5524_5176# vdd pmos_6p0 w=1.22u l=1u
X453 a_11587_3229# trim_n[2] a_11567_3728# vss nmos_6p0 w=0.36u l=0.6u
X454 a_7484_7156# trim_p[1] a_7524_7675# vss nmos_6p0 w=0.36u l=0.6u
X455 vdd signal signal_n vdd pmos_6p0 w=1.22u l=0.5u
C0 _07_ _27_ 3.98fF
C1 _00_ outp 7.47fF
C2 outp vdd 6.22fF
C3 _18_ _19_ 4.06fF
C4 _00_ vdd 3.48fF
C5 outn outp 3.02fF
C6 _09_ outn 2.74fF
C7 _00_ _14_ 3.64fF
C8 _25_ _26_ 2.52fF
C9 _00_ outn 6.65fF
C10 outn vdd 5.77fF
C11 _18_ _12_ 3.27fF
C12 _28_ _14_ 3.34fF
C13 _27_ outn 3.00fF
C14 _28_ outn 3.58fF
C15 _05_ outp 2.40fF
C16 _09_ outp 2.48fF
C17 trim_n[2] vss 2.73fF
C18 trim_n[1] vss 2.79fF
C19 trim_n[0] vss 2.61fF
C20 trim_n[3] vss 3.02fF
C21 trim_p[3] vss 2.67fF
C22 trim_p[2] vss 2.71fF
C23 trim_p[1] vss 2.64fF
C24 outp vss 7.77fF
C25 outn vss 7.18fF
C26 trim_p[0] vss 2.57fF
C27 vdd vss 175.97fF
C28 _00_ vss 22.00fF $ **FLOATING
.ends


XDUT enable outn outp signal trim_n[0] trim_n[1] trim_n[2] trim_n[3]
+ trim_p[0] trim_p[1] trim_p[2] trim_p[3] vss vdd injector_flat 
"}
C {devices/ipin.sym} 240 -430 0 0 {name=p1 lab=enable}
C {devices/ipin.sym} 240 -410 0 0 {name=p2 lab=signal}
C {devices/ipin.sym} 240 -390 0 0 {name=p3 lab=trim_n[0]}
C {devices/ipin.sym} 240 -370 0 0 {name=p4 lab=trim_n[1]}
C {devices/ipin.sym} 240 -350 0 0 {name=p5 lab=trim_n[2]}
C {devices/ipin.sym} 240 -330 0 0 {name=p6 lab=trim_n[3]
}
C {devices/ipin.sym} 240 -300 0 0 {name=p7 lab=trim_p[0]}
C {devices/ipin.sym} 240 -280 0 0 {name=p8 lab=trim_p[1]}
C {devices/ipin.sym} 240 -260 0 0 {name=p9 lab=trim_p[2]}
C {devices/ipin.sym} 240 -240 0 0 {name=p10 lab=trim_p[3]
}
C {devices/iopin.sym} 240 -470 0 1 {name=p11 lab=vss}
C {devices/iopin.sym} 240 -490 0 1 {name=p12 lab=vdd}
C {devices/iopin.sym} 300 -490 0 0 {name=p13 lab=outp}
C {devices/iopin.sym} 300 -470 0 0 {name=p14 lab=outn}
