---
title: "verilog-parenthesis-depth"
layout: doc
---
<strong>verilog-parenthesis-depth</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-parenthesis-depth)</br>
</br>
Return non zero if in parenthetical-expression.
