Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id A0F0460E32F
	for <lists+amd-gfx@lfdr.de>; Wed, 26 Oct 2022 16:20:54 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id AA5C510E285;
	Wed, 26 Oct 2022 14:20:47 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-wm1-x334.google.com (mail-wm1-x334.google.com
 [IPv6:2a00:1450:4864:20::334])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 537BD10E4AC
 for <amd-gfx@lists.freedesktop.org>; Wed, 26 Oct 2022 10:41:56 +0000 (UTC)
Received: by mail-wm1-x334.google.com with SMTP id
 r6-20020a1c4406000000b003cf4d389c41so194061wma.3
 for <amd-gfx@lists.freedesktop.org>; Wed, 26 Oct 2022 03:41:56 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=content-transfer-encoding:in-reply-to:from:cc:references:to
 :content-language:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=tqDr/0tgLY8YcaEKlaWC8DPcQiudIARd21Y1nG1tHnE=;
 b=SDB43RIW8p/vIW2jbMxH96vQyC9jLAKkV8BUWAkbsqCkv9N+KMWDk/SKKkvxoyEUgW
 vPNuReUfXdVIU4rxHFt5Eoif0lGireFKxiclNAqbBI08W4yR2sn1HozFTwJTOdt3bXcJ
 XS/Yl8DUlSXqrBGVgceZUksxFEN2O/1UZQ0G09fUYTR1TdOCoL2duRAMgi0XNdFcdPfS
 EBUP4gO9GGP321+ENMG01igyitxz6sEXCueeJlC16RyuUp9ZtE8r0p8mYqwEehX1PagL
 ffnw7djYoiVXJznOnHj2TVM++8yjvujqdYntfm/UZkxdNHKL89mA3Km0BBkC5QWbG/s9
 SV9Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=content-transfer-encoding:in-reply-to:from:cc:references:to
 :content-language:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=tqDr/0tgLY8YcaEKlaWC8DPcQiudIARd21Y1nG1tHnE=;
 b=OIU2r266/egYS5H4dINKsqTz5o8OYEaQVLsRB+Y2uLOUIGSbwdMj2sAtgSI+drXsA9
 H+GaeffbH96uzI5pxQdQR60WmaB2ZHWzp1pyURG45eWjIOUr5ffE7TUYwHHhmpyBIrPY
 QNSqaOVyEdPY/pzCbBfjSg3VEE60dyw6Djiy+wDaW8QpifLw5O39n/O1G0w3cakMJp7x
 x+x+2Dzivj4FzV7saFTmKMlWEjqSnToXQ7pagdQA0mP1FkO5lDQh1Z5er9jjP0SuLBqL
 IClLfMJj/rKP4oeeZLjgIr+sIZzXn5wksyPcdR2RTYziNyYNcV6HLzOEqNybHKC6QUa6
 h/Zw==
X-Gm-Message-State: ACrzQf04hmw6jxy8e2KlRhXDxTuPlwFYG8UzfqlLppui/CoQ6AttUioe
 k9Zdy4Y+jwBAZYwFhELEvlA=
X-Google-Smtp-Source: AMsMyM6X3auhlgj1O0xb+C9OpIL9nn2iSjDulnsfG6FsCWY9nkJD5hjHksktJC3ObsvNpQnFn1AfGA==
X-Received: by 2002:a05:600c:46ce:b0:3c6:f274:33b2 with SMTP id
 q14-20020a05600c46ce00b003c6f27433b2mr1940570wmo.27.1666780914363; 
 Wed, 26 Oct 2022 03:41:54 -0700 (PDT)
Received: from ?IPV6:2a02:908:4f6:d280::9a6? ([2a02:908:4f6:d280::9a6])
 by smtp.gmail.com with ESMTPSA id
 q12-20020a05600c46cc00b003b47b80cec3sm1538840wmo.42.2022.10.26.03.41.53
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Wed, 26 Oct 2022 03:41:53 -0700 (PDT)
Message-ID: <80da0c9b-8997-07b3-63ec-4f6b5642e78d@gmail.com>
Date: Wed, 26 Oct 2022 12:41:52 +0200
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux aarch64; rv:102.0) Gecko/20100101
 Thunderbird/102.4.0
Subject: Re: [PATCH v2 1/2] drm/amd/display: move remaining FPU code to dml
 folder
Content-Language: en-US
To: =?UTF-8?Q?Christian_K=c3=b6nig?= <ckoenig.leichtzumerken@gmail.com>
References: <8055465a-4a0e-722b-c436-f39d6818ec73@amd.com>
 <20221025211746.16276-1-hacc1225@gmail.com>
 <98e9c34b-a240-1a42-175c-0f3136df89f5@gmail.com>
From: Ao Zhong <hacc1225@gmail.com>
In-Reply-To: <98e9c34b-a240-1a42-175c-0f3136df89f5@gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
X-Mailman-Approved-At: Wed, 26 Oct 2022 14:20:40 +0000
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: Leo Li <sunpeng.li@amd.com>, Harry Wentland <harry.wentland@amd.com>,
 Rodrigo Siqueira <Rodrigo.Siqueira@amd.com>, amd-gfx@lists.freedesktop.org
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

Hello Christian,

thank you for your review. I got a warning in checking the first patch with checkpatch.pl.

I'll fix it in the next version.

---------------------------------------------------------------
0001-drm-amd-display-move-remaining-FPU-code-to-dml-folde.patch
---------------------------------------------------------------
WARNING:braces {} are not necessary for single statement blocks
#131: FILE: drivers/gpu/drm/amd/display/dc/dml/dcn10/dcn10_fpu.c:157:
+               if (ASICREV_IS_RV1_F0(dc->ctx->asic_id.hw_internal_rev)) {
+                       dc->dcn_soc->fabric_and_dram_bandwidth_vmax0p9 = 20.80f;
+               }

total: 0 errors, 1 warnings, 110 lines checked

NOTE: For some of the reported defects, checkpatch may be able to
     mechanically convert to the typical style using --fix or --fix-inplace.

0001-drm-amd-display-move-remaining-FPU-code-to-dml-folde.patch has style problems, please review.
---------------------------------------------------------------
0002-drm-amd-display-move-remaining-FPU-code-to-dml-folde.patch
---------------------------------------------------------------
total: 0 errors, 0 warnings, 29 lines checked

0002-drm-amd-display-move-remaining-FPU-code-to-dml-folde.patch has no obvious style problems and is ready for submission.

NOTE: If any of the errors are false positives, please report
     them to the maintainer, see CHECKPATCH in MAINTAINERS.

Am 26.10.22 um 09:19 schrieb Christian König:
> Am 25.10.22 um 23:17 schrieb Ao Zhong:
>> In the process of enabling DCN support for arm64, I found that the
>> dcn10_resource_construct_fp function in dcn10/dcn10_resource.c still
>> needs to use FPU. This will cause compilation to fail on ARM64 platforms
>> because -mgeneral-regs-only is enabled by default to disable the
>> hardware FPU. So move dcn10_resource_construct_fp from dcn10 folder to
>> dml/dcn10 folder to enable hardware FPU for that function.
>
> Of hand that looks good to me, but our display team needs to take a look.
>
> Feel free to add an Acked-by: Christian König <christian.koenig@amd.com> for the series.
>
> While at it could you make sure that checkpatch.pl doesn't has anything to complain about the moved code?
>
> Thanks for the help,
> Christian.
>
>>
>> Signed-off-by: Ao Zhong <hacc1225@gmail.com>
>> ---
>>   .../drm/amd/display/dc/dcn10/dcn10_resource.c | 44 +------------------
>>   .../drm/amd/display/dc/dml/dcn10/dcn10_fpu.c  | 38 ++++++++++++++++
>>   .../drm/amd/display/dc/dml/dcn10/dcn10_fpu.h  |  2 +
>>   3 files changed, 42 insertions(+), 42 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c
>> index 56d30baf12df..6bfac8088ab0 100644
>> --- a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c
>> +++ b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c
>> @@ -1295,47 +1295,6 @@ static uint32_t read_pipe_fuses(struct dc_context *ctx)
>>       return value;
>>   }
>>   -/*
>> - * Some architectures don't support soft-float (e.g. aarch64), on those
>> - * this function has to be called with hardfloat enabled, make sure not
>> - * to inline it so whatever fp stuff is done stays inside
>> - */
>> -static noinline void dcn10_resource_construct_fp(
>> -    struct dc *dc)
>> -{
>> -    if (dc->ctx->dce_version == DCN_VERSION_1_01) {
>> -        struct dcn_soc_bounding_box *dcn_soc = dc->dcn_soc;
>> -        struct dcn_ip_params *dcn_ip = dc->dcn_ip;
>> -        struct display_mode_lib *dml = &dc->dml;
>> -
>> -        dml->ip.max_num_dpp = 3;
>> -        /* TODO how to handle 23.84? */
>> -        dcn_soc->dram_clock_change_latency = 23;
>> -        dcn_ip->max_num_dpp = 3;
>> -    }
>> -    if (ASICREV_IS_RV1_F0(dc->ctx->asic_id.hw_internal_rev)) {
>> -        dc->dcn_soc->urgent_latency = 3;
>> -        dc->debug.disable_dmcu = true;
>> -        dc->dcn_soc->fabric_and_dram_bandwidth_vmax0p9 = 41.60f;
>> -    }
>> -
>> -
>> -    dc->dcn_soc->number_of_channels = dc->ctx->asic_id.vram_width / ddr4_dram_width;
>> -    ASSERT(dc->dcn_soc->number_of_channels < 3);
>> -    if (dc->dcn_soc->number_of_channels == 0)/*old sbios bug*/
>> -        dc->dcn_soc->number_of_channels = 2;
>> -
>> -    if (dc->dcn_soc->number_of_channels == 1) {
>> -        dc->dcn_soc->fabric_and_dram_bandwidth_vmax0p9 = 19.2f;
>> -        dc->dcn_soc->fabric_and_dram_bandwidth_vnom0p8 = 17.066f;
>> -        dc->dcn_soc->fabric_and_dram_bandwidth_vmid0p72 = 14.933f;
>> -        dc->dcn_soc->fabric_and_dram_bandwidth_vmin0p65 = 12.8f;
>> -        if (ASICREV_IS_RV1_F0(dc->ctx->asic_id.hw_internal_rev)) {
>> -            dc->dcn_soc->fabric_and_dram_bandwidth_vmax0p9 = 20.80f;
>> -        }
>> -    }
>> -}
>> -
>>   static bool verify_clock_values(struct dm_pp_clock_levels_with_voltage *clks)
>>   {
>>       int i;
>> @@ -1510,8 +1469,9 @@ static bool dcn10_resource_construct(
>>       memcpy(dc->dcn_ip, &dcn10_ip_defaults, sizeof(dcn10_ip_defaults));
>>       memcpy(dc->dcn_soc, &dcn10_soc_defaults, sizeof(dcn10_soc_defaults));
>>   -    /* Other architectures we build for build this with soft-float */
>> +    DC_FP_START();
>>       dcn10_resource_construct_fp(dc);
>> +    DC_FP_END();
>>         if (!dc->config.is_vmin_only_asic)
>>           if (ASICREV_IS_RAVEN2(dc->ctx->asic_id.hw_internal_rev))
>> diff --git a/drivers/gpu/drm/amd/display/dc/dml/dcn10/dcn10_fpu.c b/drivers/gpu/drm/amd/display/dc/dml/dcn10/dcn10_fpu.c
>> index 99644d896222..8b5e6fff5444 100644
>> --- a/drivers/gpu/drm/amd/display/dc/dml/dcn10/dcn10_fpu.c
>> +++ b/drivers/gpu/drm/amd/display/dc/dml/dcn10/dcn10_fpu.c
>> @@ -27,6 +27,8 @@
>>   #include "dcn10/dcn10_resource.h"
>>     #include "dcn10_fpu.h"
>> +#include "resource.h"
>> +#include "amdgpu_dm/dc_fpu.h"
>>     /**
>>    * DOC: DCN10 FPU manipulation Overview
>> @@ -121,3 +123,39 @@ struct _vcs_dpi_soc_bounding_box_st dcn1_0_soc = {
>>       .writeback_dram_clock_change_latency_us = 23.0,
>>       .return_bus_width_bytes = 64,
>>   };
>> +
>> +void dcn10_resource_construct_fp(struct dc *dc)
>> +{
>> +    dc_assert_fp_enabled();
>> +    if (dc->ctx->dce_version == DCN_VERSION_1_01) {
>> +        struct dcn_soc_bounding_box *dcn_soc = dc->dcn_soc;
>> +        struct dcn_ip_params *dcn_ip = dc->dcn_ip;
>> +        struct display_mode_lib *dml = &dc->dml;
>> +
>> +        dml->ip.max_num_dpp = 3;
>> +        /* TODO how to handle 23.84? */
>> +        dcn_soc->dram_clock_change_latency = 23;
>> +        dcn_ip->max_num_dpp = 3;
>> +    }
>> +    if (ASICREV_IS_RV1_F0(dc->ctx->asic_id.hw_internal_rev)) {
>> +        dc->dcn_soc->urgent_latency = 3;
>> +        dc->debug.disable_dmcu = true;
>> +        dc->dcn_soc->fabric_and_dram_bandwidth_vmax0p9 = 41.60f;
>> +    }
>> +
>> +
>> +    dc->dcn_soc->number_of_channels = dc->ctx->asic_id.vram_width / ddr4_dram_width;
>> +    ASSERT(dc->dcn_soc->number_of_channels < 3);
>> +    if (dc->dcn_soc->number_of_channels == 0)/*old sbios bug*/
>> +        dc->dcn_soc->number_of_channels = 2;
>> +
>> +    if (dc->dcn_soc->number_of_channels == 1) {
>> +        dc->dcn_soc->fabric_and_dram_bandwidth_vmax0p9 = 19.2f;
>> +        dc->dcn_soc->fabric_and_dram_bandwidth_vnom0p8 = 17.066f;
>> +        dc->dcn_soc->fabric_and_dram_bandwidth_vmid0p72 = 14.933f;
>> +        dc->dcn_soc->fabric_and_dram_bandwidth_vmin0p65 = 12.8f;
>> +        if (ASICREV_IS_RV1_F0(dc->ctx->asic_id.hw_internal_rev)) {
>> +            dc->dcn_soc->fabric_and_dram_bandwidth_vmax0p9 = 20.80f;
>> +        }
>> +    }
>> +}
>> diff --git a/drivers/gpu/drm/amd/display/dc/dml/dcn10/dcn10_fpu.h b/drivers/gpu/drm/amd/display/dc/dml/dcn10/dcn10_fpu.h
>> index e74ed4b4ce5b..63219ecd8478 100644
>> --- a/drivers/gpu/drm/amd/display/dc/dml/dcn10/dcn10_fpu.h
>> +++ b/drivers/gpu/drm/amd/display/dc/dml/dcn10/dcn10_fpu.h
>> @@ -27,4 +27,6 @@
>>   #ifndef __DCN10_FPU_H__
>>   #define __DCN10_FPU_H__
>>   +void dcn10_resource_construct_fp(struct dc *dc);
>> +
>>   #endif /* __DCN20_FPU_H__ */
>
