Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 14:40:35 2025
| Host         : JACKS_LAPTOP_4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_block_wrapper_timing_summary_routed.rpt -pb display_block_wrapper_timing_summary_routed.pb -rpx display_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : display_block_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       315         
DPIR-1     Warning           Asynchronous driver check                                         10          
LUTAR-1    Warning           LUT drives async reset alert                                      8           
TIMING-20  Warning           Non-clocked latch                                                 4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2078)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (671)
5. checking no_input_delay (9)
6. checking no_output_delay (25)
7. checking multiple_clock (65)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2078)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: reset2 (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/X_reg[10]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/X_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/X_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/X_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/X_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/X_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/X_reg[7]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/X_reg[8]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/X_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/Y_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/Y_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/Y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/Y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/Y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/Y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/Y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/Y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/Y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: display_block_i/VGA_output_0/inst/Y_reg[9]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: display_block_i/snake_increment_0/inst/internal_state_reg[0]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: display_block_i/snake_increment_0/inst/internal_state_reg[1]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: display_block_i/snake_increment_0/inst/internal_state_reg[2]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: display_block_i/snake_increment_0/inst/internal_state_reg[3]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: display_block_i/snake_increment_0/inst/internal_state_reg[4]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: display_block_i/snake_increment_0/inst/internal_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (671)
--------------------------------------------------
 There are 671 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (65)
-------------------------------
 There are 65 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.156        0.000                      0                  103        0.023        0.000                      0                  103        3.000        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
sys_clk_pin                             {0.000 5.000}      10.000          100.000         
  clk_out1_display_block_clk_wiz_0_0_1  {0.191 6.014}      11.647          85.861          
  clkfbout_display_block_clk_wiz_0_0_1  {0.000 40.000}     80.000          12.500          
sys_clock                               {0.000 5.000}      10.000          100.000         
  clk_out1_display_block_clk_wiz_0_0    {0.191 6.014}      11.647          85.861          
  clkfbout_display_block_clk_wiz_0_0    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_display_block_clk_wiz_0_0_1        3.158        0.000                      0                  103        0.274        0.000                      0                  103        5.323        0.000                       0                    67  
  clkfbout_display_block_clk_wiz_0_0_1                                                                                                                                                   20.000        0.000                       0                     3  
sys_clock                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_display_block_clk_wiz_0_0          3.156        0.000                      0                  103        0.274        0.000                      0                  103        5.323        0.000                       0                    67  
  clkfbout_display_block_clk_wiz_0_0                                                                                                                                                     20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_display_block_clk_wiz_0_0    clk_out1_display_block_clk_wiz_0_0_1        3.156        0.000                      0                  103        0.023        0.000                      0                  103  
clk_out1_display_block_clk_wiz_0_0_1  clk_out1_display_block_clk_wiz_0_0          3.156        0.000                      0                  103        0.023        0.000                      0                  103  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_block_clk_wiz_0_0_1
  To Clock:  clk_out1_display_block_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_cell_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        8.251ns  (logic 4.314ns (52.284%)  route 3.937ns (47.716%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.495ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.356     2.119 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2/O
                         net (fo=2, routed)           0.489     2.608    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     3.214 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.214    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.527 f  display_block_i/memory_mapper_0/inst/X_cell0_carry__1/O[3]
                         net (fo=5, routed)           0.746     4.273    display_block_i/memory_mapper_0/inst/X_cell0_carry__1_n_4
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.306     4.579 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     4.579    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.112 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     5.112    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.331 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0/O[0]
                         net (fo=3, routed)           0.559     5.889    display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0_n_7
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.295     6.184 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5/O
                         net (fo=1, routed)           0.000     6.184    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.585 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.813 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0/CO[2]
                         net (fo=3, routed)           0.422     7.235    display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.313     7.548 r  display_block_i/memory_mapper_0/inst/X_cell[2]_i_1/O
                         net (fo=1, routed)           0.000     7.548    display_block_i/memory_mapper_0/inst/p_0_in[2]
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[2]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.250    10.675    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.031    10.706    display_block_i/memory_mapper_0/inst/X_cell_reg[2]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_cell_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        8.247ns  (logic 4.314ns (52.310%)  route 3.933ns (47.690%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.495ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.356     2.119 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2/O
                         net (fo=2, routed)           0.489     2.608    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     3.214 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.214    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.527 f  display_block_i/memory_mapper_0/inst/X_cell0_carry__1/O[3]
                         net (fo=5, routed)           0.746     4.273    display_block_i/memory_mapper_0/inst/X_cell0_carry__1_n_4
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.306     4.579 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     4.579    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.112 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     5.112    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.331 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0/O[0]
                         net (fo=3, routed)           0.559     5.889    display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0_n_7
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.295     6.184 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5/O
                         net (fo=1, routed)           0.000     6.184    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.585 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.813 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0/CO[2]
                         net (fo=3, routed)           0.418     7.231    display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0_n_1
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.313     7.544 r  display_block_i/memory_mapper_0/inst/X_cell[0]_i_1/O
                         net (fo=1, routed)           0.000     7.544    display_block_i/memory_mapper_0/inst/X_cell[0]_i_1_n_0
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[0]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.250    10.675    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.029    10.704    display_block_i/memory_mapper_0/inst/X_cell_reg[0]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_cell_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        8.241ns  (logic 4.308ns (52.275%)  route 3.933ns (47.725%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.495ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.356     2.119 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2/O
                         net (fo=2, routed)           0.489     2.608    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     3.214 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.214    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.527 f  display_block_i/memory_mapper_0/inst/X_cell0_carry__1/O[3]
                         net (fo=5, routed)           0.746     4.273    display_block_i/memory_mapper_0/inst/X_cell0_carry__1_n_4
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.306     4.579 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     4.579    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.112 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     5.112    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.331 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0/O[0]
                         net (fo=3, routed)           0.559     5.889    display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0_n_7
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.295     6.184 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5/O
                         net (fo=1, routed)           0.000     6.184    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.585 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.813 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0/CO[2]
                         net (fo=3, routed)           0.418     7.231    display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0_n_1
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.307     7.538 r  display_block_i/memory_mapper_0/inst/X_cell[1]_i_1/O
                         net (fo=1, routed)           0.000     7.538    display_block_i/memory_mapper_0/inst/p_0_in[1]
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[1]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.250    10.675    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.075    10.750    display_block_i/memory_mapper_0/inst/X_cell_reg[1]
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_mod_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.751ns  (logic 3.690ns (47.606%)  route 4.061ns (52.394%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.495ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.328     2.091 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1/O
                         net (fo=4, routed)           0.523     2.613    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.737    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.138 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.138    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.377 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__1/O[2]
                         net (fo=2, routed)           0.511     3.888    display_block_i/memory_mapper_0/inst/X_mod0_carry__1_n_5
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     4.442 r  display_block_i/memory_mapper_0/inst/X_mod0__14_carry/O[0]
                         net (fo=1, routed)           0.505     4.947    display_block_i/memory_mapper_0/inst/X_mod0__14_carry_n_7
    SLICE_X6Y27          LUT2 (Prop_lut2_I1_O)        0.295     5.242 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1/O
                         net (fo=1, routed)           0.000     5.242    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.618 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry/CO[3]
                         net (fo=1, routed)           0.000     5.618    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0/O[1]
                         net (fo=2, routed)           0.801     6.743    display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0_n_6
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.306     7.049 r  display_block_i/memory_mapper_0/inst/X_mod[3]_i_1/O
                         net (fo=1, routed)           0.000     7.049    display_block_i/memory_mapper_0/inst/X_mod[3]_i_1_n_0
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[3]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.250    10.675    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.031    10.706    display_block_i/memory_mapper_0/inst/X_mod_reg[3]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_mod_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.781ns  (logic 3.720ns (47.808%)  route 4.061ns (52.192%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.495ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.328     2.091 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1/O
                         net (fo=4, routed)           0.523     2.613    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.737    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.138 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.138    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.377 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__1/O[2]
                         net (fo=2, routed)           0.511     3.888    display_block_i/memory_mapper_0/inst/X_mod0_carry__1_n_5
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     4.442 r  display_block_i/memory_mapper_0/inst/X_mod0__14_carry/O[0]
                         net (fo=1, routed)           0.505     4.947    display_block_i/memory_mapper_0/inst/X_mod0__14_carry_n_7
    SLICE_X6Y27          LUT2 (Prop_lut2_I1_O)        0.295     5.242 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1/O
                         net (fo=1, routed)           0.000     5.242    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.618 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry/CO[3]
                         net (fo=1, routed)           0.000     5.618    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0/O[1]
                         net (fo=2, routed)           0.801     6.743    display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0_n_6
    SLICE_X7Y29          LUT3 (Prop_lut3_I2_O)        0.336     7.079 r  display_block_i/memory_mapper_0/inst/X_mod[4]_i_1/O
                         net (fo=1, routed)           0.000     7.079    display_block_i/memory_mapper_0/inst/X_mod[4]_i_1_n_0
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.250    10.675    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.075    10.750    display_block_i/memory_mapper_0/inst/X_mod_reg[4]
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.503ns  (logic 4.598ns (61.280%)  route 2.905ns (38.720%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 10.286 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( -0.699 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.495ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    -0.699    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.280 r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/Q
                         net (fo=2, routed)           1.179     0.900    display_block_i/memory_mapper_0/inst/X_mod[4]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.297     1.197 r  display_block_i/memory_mapper_0/inst/memory_address[4]_i_5/O
                         net (fo=1, routed)           0.000     1.197    display_block_i/memory_mapper_0/inst/memory_address[4]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.710 r  display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.710    display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_2/O[0]
                         net (fo=5, routed)           0.657     2.585    display_block_i/memory_mapper_0/inst/memory_address2[8]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.295     2.880 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_21/O
                         net (fo=1, routed)           0.000     2.880    display_block_i/memory_mapper_0/inst/memory_address[5]_i_21_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.412 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.412    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.634 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11/O[0]
                         net (fo=3, routed)           0.306     3.940    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11_n_7
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.299     4.239 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_5/O
                         net (fo=1, routed)           0.000     4.239    display_block_i/memory_mapper_0/inst/memory_address[5]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.879 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1/O[3]
                         net (fo=4, routed)           0.764     5.643    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1_n_4
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.306     5.949 r  display_block_i/memory_mapper_0/inst/memory_address[9]_i_4/O
                         net (fo=1, routed)           0.000     5.949    display_block_i/memory_mapper_0/inst/memory_address[9]_i_4_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.482 r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.482    display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.805 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.805    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_6
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.443    10.286    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/C
                         clock pessimism              0.564    10.849    
                         clock uncertainty           -0.250    10.599    
    SLICE_X10Y32         FDCE (Setup_fdce_C_D)        0.109    10.708    display_block_i/memory_mapper_0/inst/memory_address_reg[11]
  -------------------------------------------------------------------
                         required time                         10.708    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.399ns  (logic 4.494ns (60.735%)  route 2.905ns (39.265%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 10.286 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( -0.699 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.495ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    -0.699    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.280 r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/Q
                         net (fo=2, routed)           1.179     0.900    display_block_i/memory_mapper_0/inst/X_mod[4]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.297     1.197 r  display_block_i/memory_mapper_0/inst/memory_address[4]_i_5/O
                         net (fo=1, routed)           0.000     1.197    display_block_i/memory_mapper_0/inst/memory_address[4]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.710 r  display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.710    display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_2/O[0]
                         net (fo=5, routed)           0.657     2.585    display_block_i/memory_mapper_0/inst/memory_address2[8]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.295     2.880 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_21/O
                         net (fo=1, routed)           0.000     2.880    display_block_i/memory_mapper_0/inst/memory_address[5]_i_21_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.412 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.412    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.634 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11/O[0]
                         net (fo=3, routed)           0.306     3.940    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11_n_7
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.299     4.239 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_5/O
                         net (fo=1, routed)           0.000     4.239    display_block_i/memory_mapper_0/inst/memory_address[5]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.879 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1/O[3]
                         net (fo=4, routed)           0.764     5.643    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1_n_4
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.306     5.949 r  display_block_i/memory_mapper_0/inst/memory_address[9]_i_4/O
                         net (fo=1, routed)           0.000     5.949    display_block_i/memory_mapper_0/inst/memory_address[9]_i_4_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.482 r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.482    display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.701 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.701    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_7
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.443    10.286    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/C
                         clock pessimism              0.564    10.849    
                         clock uncertainty           -0.250    10.599    
    SLICE_X10Y32         FDCE (Setup_fdce_C_D)        0.109    10.708    display_block_i/memory_mapper_0/inst/memory_address_reg[10]
  -------------------------------------------------------------------
                         required time                         10.708    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/Y_cell_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.337ns  (logic 3.268ns (44.539%)  route 4.069ns (55.461%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 10.282 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( -0.769 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.495ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.552    -0.769    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y27         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.478    -0.291 r  display_block_i/VGA_output_0/inst/Y_reg[1]/Q
                         net (fo=14, routed)          1.241     0.950    display_block_i/memory_mapper_0/inst/Y[1]
    SLICE_X13Y28         LUT3 (Prop_lut3_I0_O)        0.323     1.273 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33/O
                         net (fo=2, routed)           0.469     1.742    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33_n_0
    SLICE_X13Y28         LUT4 (Prop_lut4_I3_O)        0.326     2.068 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37/O
                         net (fo=1, routed)           0.000     2.068    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.618 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.618    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.931 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4/O[3]
                         net (fo=9, routed)           1.128     4.059    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4_n_4
    SLICE_X15Y28         LUT5 (Prop_lut5_I1_O)        0.306     4.365 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8/O
                         net (fo=2, routed)           0.812     5.177    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.301 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11/O
                         net (fo=1, routed)           0.000     5.301    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.839 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2/CO[2]
                         net (fo=3, routed)           0.420     6.259    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I0_O)        0.310     6.569 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_1/O
                         net (fo=1, routed)           0.000     6.569    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_1_n_0
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.439    10.282    display_block_i/memory_mapper_0/inst/clk
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]/C
                         clock pessimism              0.578    10.859    
                         clock uncertainty           -0.250    10.609    
    SLICE_X15Y29         FDCE (Setup_fdce_C_D)        0.031    10.640    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/Y_cell_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.333ns  (logic 3.268ns (44.564%)  route 4.065ns (55.436%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 10.282 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( -0.769 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.495ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.552    -0.769    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y27         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.478    -0.291 r  display_block_i/VGA_output_0/inst/Y_reg[1]/Q
                         net (fo=14, routed)          1.241     0.950    display_block_i/memory_mapper_0/inst/Y[1]
    SLICE_X13Y28         LUT3 (Prop_lut3_I0_O)        0.323     1.273 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33/O
                         net (fo=2, routed)           0.469     1.742    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33_n_0
    SLICE_X13Y28         LUT4 (Prop_lut4_I3_O)        0.326     2.068 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37/O
                         net (fo=1, routed)           0.000     2.068    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.618 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.618    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.931 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4/O[3]
                         net (fo=9, routed)           1.128     4.059    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4_n_4
    SLICE_X15Y28         LUT5 (Prop_lut5_I1_O)        0.306     4.365 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8/O
                         net (fo=2, routed)           0.812     5.177    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.301 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11/O
                         net (fo=1, routed)           0.000     5.301    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.839 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2/CO[2]
                         net (fo=3, routed)           0.416     6.255    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2_n_1
    SLICE_X15Y29         LUT4 (Prop_lut4_I2_O)        0.310     6.565 r  display_block_i/memory_mapper_0/inst/Y_cell[0]_i_1/O
                         net (fo=1, routed)           0.000     6.565    display_block_i/memory_mapper_0/inst/Y_cell[0]_i_1_n_0
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.439    10.282    display_block_i/memory_mapper_0/inst/clk
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[0]/C
                         clock pessimism              0.578    10.859    
                         clock uncertainty           -0.250    10.609    
    SLICE_X15Y29         FDCE (Setup_fdce_C_D)        0.029    10.638    display_block_i/memory_mapper_0/inst/Y_cell_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.290ns  (logic 4.385ns (60.148%)  route 2.905ns (39.852%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.284 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( -0.699 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.495ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    -0.699    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.280 r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/Q
                         net (fo=2, routed)           1.179     0.900    display_block_i/memory_mapper_0/inst/X_mod[4]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.297     1.197 r  display_block_i/memory_mapper_0/inst/memory_address[4]_i_5/O
                         net (fo=1, routed)           0.000     1.197    display_block_i/memory_mapper_0/inst/memory_address[4]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.710 r  display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.710    display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_2/O[0]
                         net (fo=5, routed)           0.657     2.585    display_block_i/memory_mapper_0/inst/memory_address2[8]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.295     2.880 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_21/O
                         net (fo=1, routed)           0.000     2.880    display_block_i/memory_mapper_0/inst/memory_address[5]_i_21_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.412 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.412    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.634 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11/O[0]
                         net (fo=3, routed)           0.306     3.940    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11_n_7
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.299     4.239 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_5/O
                         net (fo=1, routed)           0.000     4.239    display_block_i/memory_mapper_0/inst/memory_address[5]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.879 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1/O[3]
                         net (fo=4, routed)           0.764     5.643    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1_n_4
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.306     5.949 r  display_block_i/memory_mapper_0/inst/memory_address[9]_i_4/O
                         net (fo=1, routed)           0.000     5.949    display_block_i/memory_mapper_0/inst/memory_address[9]_i_4_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.592 r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.592    display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1_n_4
    SLICE_X10Y31         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.441    10.284    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y31         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]/C
                         clock pessimism              0.564    10.847    
                         clock uncertainty           -0.250    10.597    
    SLICE_X10Y31         FDCE (Setup_fdce_C_D)        0.109    10.706    display_block_i/memory_mapper_0/inst/memory_address_reg[9]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                  4.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( -0.675 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( -0.434 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.556    -0.434    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.270 r  display_block_i/VGA_output_0/inst/Y_reg[7]/Q
                         net (fo=14, routed)          0.198    -0.072    display_block_i/VGA_output_0/inst/Y_reg[9]_0[7]
    SLICE_X12Y28         LUT5 (Prop_lut5_I2_O)        0.043    -0.029 r  display_block_i/VGA_output_0/inst/Y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    display_block_i/VGA_output_0/inst/Y[8]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.824    -0.675    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[8]/C
                         clock pessimism              0.240    -0.434    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.131    -0.303    display_block_i/VGA_output_0/inst/Y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( -0.675 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( -0.434 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.556    -0.434    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.270 r  display_block_i/VGA_output_0/inst/Y_reg[7]/Q
                         net (fo=14, routed)          0.198    -0.072    display_block_i/VGA_output_0/inst/Y_reg[9]_0[7]
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.045    -0.027 r  display_block_i/VGA_output_0/inst/Y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    display_block_i/VGA_output_0/inst/Y[7]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.824    -0.675    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/C
                         clock pessimism              0.240    -0.434    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.120    -0.314    display_block_i/VGA_output_0/inst/Y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.438%)  route 0.212ns (50.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( -0.644 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.404 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.586    -0.404    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.240 r  display_block_i/VGA_output_0/inst/X_reg[5]/Q
                         net (fo=30, routed)          0.212    -0.029    display_block_i/VGA_output_0/inst/Q[5]
    SLICE_X2Y29          LUT5 (Prop_lut5_I3_O)        0.043     0.014 r  display_block_i/VGA_output_0/inst/X[6]_i_1/O
                         net (fo=1, routed)           0.000     0.014    display_block_i/VGA_output_0/inst/X[6]
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.855    -0.644    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[6]/C
                         clock pessimism              0.239    -0.404    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.131    -0.273    display_block_i/VGA_output_0/inst/X_reg[6]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.438%)  route 0.212ns (50.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( -0.678 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( -0.436 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.554    -0.436    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.272 r  display_block_i/VGA_output_0/inst/Y_reg[2]/Q
                         net (fo=13, routed)          0.212    -0.061    display_block_i/VGA_output_0/inst/Y_reg[9]_0[2]
    SLICE_X12Y26         LUT5 (Prop_lut5_I2_O)        0.043    -0.018 r  display_block_i/VGA_output_0/inst/Y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    display_block_i/VGA_output_0/inst/Y[3]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.821    -0.678    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[3]/C
                         clock pessimism              0.241    -0.436    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.131    -0.305    display_block_i/VGA_output_0/inst/Y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( -0.644 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.404 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.586    -0.404    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.240 r  display_block_i/VGA_output_0/inst/X_reg[5]/Q
                         net (fo=30, routed)          0.212    -0.029    display_block_i/VGA_output_0/inst/Q[5]
    SLICE_X2Y29          LUT4 (Prop_lut4_I1_O)        0.045     0.016 r  display_block_i/VGA_output_0/inst/X[5]_i_1/O
                         net (fo=1, routed)           0.000     0.016    display_block_i/VGA_output_0/inst/X[5]
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.855    -0.644    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/C
                         clock pessimism              0.239    -0.404    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.120    -0.284    display_block_i/VGA_output_0/inst/X_reg[5]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( -0.678 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( -0.436 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.554    -0.436    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.272 r  display_block_i/VGA_output_0/inst/Y_reg[2]/Q
                         net (fo=13, routed)          0.212    -0.061    display_block_i/VGA_output_0/inst/Y_reg[9]_0[2]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.045    -0.016 r  display_block_i/VGA_output_0/inst/Y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    display_block_i/VGA_output_0/inst/Y[2]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.821    -0.678    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/C
                         clock pessimism              0.241    -0.436    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.120    -0.316    display_block_i/VGA_output_0/inst/Y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.704ns  (logic 0.256ns (36.368%)  route 0.448ns (63.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( -0.671 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( -0.432 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.558    -0.432    display_block_i/memory_mapper_0/inst/clk
    SLICE_X37Y33         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.291 r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/Q
                         net (fo=3, routed)           0.448     0.156    display_block_i/memory_mapper_0/inst/memory_slice[7]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.271 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.271    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_7
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.671    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/C
                         clock pessimism              0.503    -0.167    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.134    -0.033    display_block_i/memory_mapper_0/inst/memory_address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.425ns  (logic 0.183ns (43.021%)  route 0.242ns (56.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( -0.648 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( -0.407 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.583    -0.407    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  display_block_i/VGA_output_0/inst/X_reg[2]/Q
                         net (fo=35, routed)          0.242    -0.024    display_block_i/VGA_output_0/inst/Q[2]
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.042     0.018 r  display_block_i/VGA_output_0/inst/X[3]_i_1/O
                         net (fo=1, routed)           0.000     0.018    display_block_i/VGA_output_0/inst/X[3]
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.851    -0.648    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
                         clock pessimism              0.240    -0.407    
    SLICE_X7Y27          FDCE (Hold_fdce_C_D)         0.107    -0.300    display_block_i/VGA_output_0/inst/X_reg[3]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.420%)  route 0.242ns (56.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( -0.648 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( -0.407 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.583    -0.407    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  display_block_i/VGA_output_0/inst/X_reg[2]/Q
                         net (fo=35, routed)          0.242    -0.024    display_block_i/VGA_output_0/inst/Q[2]
    SLICE_X7Y27          LUT4 (Prop_lut4_I1_O)        0.045     0.021 r  display_block_i/VGA_output_0/inst/X[2]_i_1/O
                         net (fo=1, routed)           0.000     0.021    display_block_i/VGA_output_0/inst/X[2]
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.851    -0.648    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/C
                         clock pessimism              0.240    -0.407    
    SLICE_X7Y27          FDCE (Hold_fdce_C_D)         0.091    -0.316    display_block_i/VGA_output_0/inst/X_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.739ns  (logic 0.291ns (39.382%)  route 0.448ns (60.618%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( -0.671 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( -0.432 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.558    -0.432    display_block_i/memory_mapper_0/inst/clk
    SLICE_X37Y33         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.291 r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/Q
                         net (fo=3, routed)           0.448     0.156    display_block_i/memory_mapper_0/inst/memory_slice[7]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.306 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.306    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_6
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.671    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/C
                         clock pessimism              0.503    -0.167    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.134    -0.033    display_block_i/memory_mapper_0/inst/memory_address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_display_block_clk_wiz_0_0_1
Waveform(ns):       { 0.191 6.014 }
Period(ns):         11.647
Sources:            { display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.647      9.071      RAMB18_X0Y10     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.647      9.071      RAMB18_X0Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.647      9.071      RAMB36_X0Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.647      9.071      RAMB36_X0Y6      <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         11.647      9.492      BUFGCTRL_X0Y2    display_block_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         11.647      9.493      DSP48_X0Y10      display_block_i/memory_mapper_0/inst/Y_mux0/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.647      10.398     MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         11.647      10.647     SLICE_X2Y28      display_block_i/VGA_output_0/inst/X_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.647      10.647     SLICE_X7Y28      display_block_i/VGA_output_0/inst/X_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.647      10.647     SLICE_X2Y26      display_block_i/VGA_output_0/inst/X_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.647      201.713    MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y28      display_block_i/VGA_output_0/inst/X_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y28      display_block_i/VGA_output_0/inst/X_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y28      display_block_i/VGA_output_0/inst/X_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y28      display_block_i/VGA_output_0/inst/X_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y26      display_block_i/VGA_output_0/inst/X_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y26      display_block_i/VGA_output_0/inst/X_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y28      display_block_i/VGA_output_0/inst/X_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y28      display_block_i/VGA_output_0/inst/X_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y28      display_block_i/VGA_output_0/inst/X_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y28      display_block_i/VGA_output_0/inst/X_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y26      display_block_i/VGA_output_0/inst/X_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y26      display_block_i/VGA_output_0/inst/X_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_display_block_clk_wiz_0_0_1
  To Clock:  clkfbout_display_block_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_display_block_clk_wiz_0_0_1
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3    display_block_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_block_clk_wiz_0_0
  To Clock:  clk_out1_display_block_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_cell_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        8.251ns  (logic 4.314ns (52.284%)  route 3.937ns (47.716%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.356     2.119 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2/O
                         net (fo=2, routed)           0.489     2.608    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     3.214 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.214    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.527 f  display_block_i/memory_mapper_0/inst/X_cell0_carry__1/O[3]
                         net (fo=5, routed)           0.746     4.273    display_block_i/memory_mapper_0/inst/X_cell0_carry__1_n_4
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.306     4.579 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     4.579    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.112 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     5.112    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.331 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0/O[0]
                         net (fo=3, routed)           0.559     5.889    display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0_n_7
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.295     6.184 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5/O
                         net (fo=1, routed)           0.000     6.184    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.585 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.813 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0/CO[2]
                         net (fo=3, routed)           0.422     7.235    display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.313     7.548 r  display_block_i/memory_mapper_0/inst/X_cell[2]_i_1/O
                         net (fo=1, routed)           0.000     7.548    display_block_i/memory_mapper_0/inst/p_0_in[2]
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[2]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.031    10.704    display_block_i/memory_mapper_0/inst/X_cell_reg[2]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_cell_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        8.247ns  (logic 4.314ns (52.310%)  route 3.933ns (47.690%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.356     2.119 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2/O
                         net (fo=2, routed)           0.489     2.608    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     3.214 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.214    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.527 f  display_block_i/memory_mapper_0/inst/X_cell0_carry__1/O[3]
                         net (fo=5, routed)           0.746     4.273    display_block_i/memory_mapper_0/inst/X_cell0_carry__1_n_4
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.306     4.579 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     4.579    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.112 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     5.112    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.331 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0/O[0]
                         net (fo=3, routed)           0.559     5.889    display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0_n_7
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.295     6.184 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5/O
                         net (fo=1, routed)           0.000     6.184    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.585 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.813 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0/CO[2]
                         net (fo=3, routed)           0.418     7.231    display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0_n_1
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.313     7.544 r  display_block_i/memory_mapper_0/inst/X_cell[0]_i_1/O
                         net (fo=1, routed)           0.000     7.544    display_block_i/memory_mapper_0/inst/X_cell[0]_i_1_n_0
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[0]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.029    10.702    display_block_i/memory_mapper_0/inst/X_cell_reg[0]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_cell_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        8.241ns  (logic 4.308ns (52.275%)  route 3.933ns (47.725%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.356     2.119 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2/O
                         net (fo=2, routed)           0.489     2.608    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     3.214 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.214    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.527 f  display_block_i/memory_mapper_0/inst/X_cell0_carry__1/O[3]
                         net (fo=5, routed)           0.746     4.273    display_block_i/memory_mapper_0/inst/X_cell0_carry__1_n_4
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.306     4.579 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     4.579    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.112 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     5.112    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.331 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0/O[0]
                         net (fo=3, routed)           0.559     5.889    display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0_n_7
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.295     6.184 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5/O
                         net (fo=1, routed)           0.000     6.184    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.585 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.813 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0/CO[2]
                         net (fo=3, routed)           0.418     7.231    display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0_n_1
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.307     7.538 r  display_block_i/memory_mapper_0/inst/X_cell[1]_i_1/O
                         net (fo=1, routed)           0.000     7.538    display_block_i/memory_mapper_0/inst/p_0_in[1]
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[1]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.075    10.748    display_block_i/memory_mapper_0/inst/X_cell_reg[1]
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_mod_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.751ns  (logic 3.690ns (47.606%)  route 4.061ns (52.394%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.328     2.091 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1/O
                         net (fo=4, routed)           0.523     2.613    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.737    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.138 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.138    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.377 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__1/O[2]
                         net (fo=2, routed)           0.511     3.888    display_block_i/memory_mapper_0/inst/X_mod0_carry__1_n_5
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     4.442 r  display_block_i/memory_mapper_0/inst/X_mod0__14_carry/O[0]
                         net (fo=1, routed)           0.505     4.947    display_block_i/memory_mapper_0/inst/X_mod0__14_carry_n_7
    SLICE_X6Y27          LUT2 (Prop_lut2_I1_O)        0.295     5.242 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1/O
                         net (fo=1, routed)           0.000     5.242    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.618 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry/CO[3]
                         net (fo=1, routed)           0.000     5.618    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0/O[1]
                         net (fo=2, routed)           0.801     6.743    display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0_n_6
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.306     7.049 r  display_block_i/memory_mapper_0/inst/X_mod[3]_i_1/O
                         net (fo=1, routed)           0.000     7.049    display_block_i/memory_mapper_0/inst/X_mod[3]_i_1_n_0
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[3]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.031    10.704    display_block_i/memory_mapper_0/inst/X_mod_reg[3]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_mod_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.781ns  (logic 3.720ns (47.808%)  route 4.061ns (52.192%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.328     2.091 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1/O
                         net (fo=4, routed)           0.523     2.613    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.737    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.138 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.138    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.377 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__1/O[2]
                         net (fo=2, routed)           0.511     3.888    display_block_i/memory_mapper_0/inst/X_mod0_carry__1_n_5
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     4.442 r  display_block_i/memory_mapper_0/inst/X_mod0__14_carry/O[0]
                         net (fo=1, routed)           0.505     4.947    display_block_i/memory_mapper_0/inst/X_mod0__14_carry_n_7
    SLICE_X6Y27          LUT2 (Prop_lut2_I1_O)        0.295     5.242 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1/O
                         net (fo=1, routed)           0.000     5.242    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.618 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry/CO[3]
                         net (fo=1, routed)           0.000     5.618    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0/O[1]
                         net (fo=2, routed)           0.801     6.743    display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0_n_6
    SLICE_X7Y29          LUT3 (Prop_lut3_I2_O)        0.336     7.079 r  display_block_i/memory_mapper_0/inst/X_mod[4]_i_1/O
                         net (fo=1, routed)           0.000     7.079    display_block_i/memory_mapper_0/inst/X_mod[4]_i_1_n_0
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.075    10.748    display_block_i/memory_mapper_0/inst/X_mod_reg[4]
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.503ns  (logic 4.598ns (61.280%)  route 2.905ns (38.720%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 10.286 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( -0.699 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    -0.699    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.280 r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/Q
                         net (fo=2, routed)           1.179     0.900    display_block_i/memory_mapper_0/inst/X_mod[4]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.297     1.197 r  display_block_i/memory_mapper_0/inst/memory_address[4]_i_5/O
                         net (fo=1, routed)           0.000     1.197    display_block_i/memory_mapper_0/inst/memory_address[4]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.710 r  display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.710    display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_2/O[0]
                         net (fo=5, routed)           0.657     2.585    display_block_i/memory_mapper_0/inst/memory_address2[8]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.295     2.880 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_21/O
                         net (fo=1, routed)           0.000     2.880    display_block_i/memory_mapper_0/inst/memory_address[5]_i_21_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.412 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.412    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.634 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11/O[0]
                         net (fo=3, routed)           0.306     3.940    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11_n_7
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.299     4.239 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_5/O
                         net (fo=1, routed)           0.000     4.239    display_block_i/memory_mapper_0/inst/memory_address[5]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.879 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1/O[3]
                         net (fo=4, routed)           0.764     5.643    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1_n_4
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.306     5.949 r  display_block_i/memory_mapper_0/inst/memory_address[9]_i_4/O
                         net (fo=1, routed)           0.000     5.949    display_block_i/memory_mapper_0/inst/memory_address[9]_i_4_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.482 r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.482    display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.805 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.805    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_6
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.443    10.286    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/C
                         clock pessimism              0.564    10.849    
                         clock uncertainty           -0.252    10.597    
    SLICE_X10Y32         FDCE (Setup_fdce_C_D)        0.109    10.706    display_block_i/memory_mapper_0/inst/memory_address_reg[11]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.399ns  (logic 4.494ns (60.735%)  route 2.905ns (39.265%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 10.286 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( -0.699 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    -0.699    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.280 r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/Q
                         net (fo=2, routed)           1.179     0.900    display_block_i/memory_mapper_0/inst/X_mod[4]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.297     1.197 r  display_block_i/memory_mapper_0/inst/memory_address[4]_i_5/O
                         net (fo=1, routed)           0.000     1.197    display_block_i/memory_mapper_0/inst/memory_address[4]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.710 r  display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.710    display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_2/O[0]
                         net (fo=5, routed)           0.657     2.585    display_block_i/memory_mapper_0/inst/memory_address2[8]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.295     2.880 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_21/O
                         net (fo=1, routed)           0.000     2.880    display_block_i/memory_mapper_0/inst/memory_address[5]_i_21_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.412 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.412    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.634 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11/O[0]
                         net (fo=3, routed)           0.306     3.940    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11_n_7
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.299     4.239 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_5/O
                         net (fo=1, routed)           0.000     4.239    display_block_i/memory_mapper_0/inst/memory_address[5]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.879 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1/O[3]
                         net (fo=4, routed)           0.764     5.643    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1_n_4
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.306     5.949 r  display_block_i/memory_mapper_0/inst/memory_address[9]_i_4/O
                         net (fo=1, routed)           0.000     5.949    display_block_i/memory_mapper_0/inst/memory_address[9]_i_4_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.482 r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.482    display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.701 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.701    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_7
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.443    10.286    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/C
                         clock pessimism              0.564    10.849    
                         clock uncertainty           -0.252    10.597    
    SLICE_X10Y32         FDCE (Setup_fdce_C_D)        0.109    10.706    display_block_i/memory_mapper_0/inst/memory_address_reg[10]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/Y_cell_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.337ns  (logic 3.268ns (44.539%)  route 4.069ns (55.461%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 10.282 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( -0.769 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.552    -0.769    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y27         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.478    -0.291 r  display_block_i/VGA_output_0/inst/Y_reg[1]/Q
                         net (fo=14, routed)          1.241     0.950    display_block_i/memory_mapper_0/inst/Y[1]
    SLICE_X13Y28         LUT3 (Prop_lut3_I0_O)        0.323     1.273 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33/O
                         net (fo=2, routed)           0.469     1.742    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33_n_0
    SLICE_X13Y28         LUT4 (Prop_lut4_I3_O)        0.326     2.068 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37/O
                         net (fo=1, routed)           0.000     2.068    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.618 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.618    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.931 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4/O[3]
                         net (fo=9, routed)           1.128     4.059    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4_n_4
    SLICE_X15Y28         LUT5 (Prop_lut5_I1_O)        0.306     4.365 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8/O
                         net (fo=2, routed)           0.812     5.177    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.301 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11/O
                         net (fo=1, routed)           0.000     5.301    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.839 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2/CO[2]
                         net (fo=3, routed)           0.420     6.259    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I0_O)        0.310     6.569 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_1/O
                         net (fo=1, routed)           0.000     6.569    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_1_n_0
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.439    10.282    display_block_i/memory_mapper_0/inst/clk
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]/C
                         clock pessimism              0.578    10.859    
                         clock uncertainty           -0.252    10.607    
    SLICE_X15Y29         FDCE (Setup_fdce_C_D)        0.031    10.638    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/Y_cell_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.333ns  (logic 3.268ns (44.564%)  route 4.065ns (55.436%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 10.282 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( -0.769 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.552    -0.769    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y27         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.478    -0.291 r  display_block_i/VGA_output_0/inst/Y_reg[1]/Q
                         net (fo=14, routed)          1.241     0.950    display_block_i/memory_mapper_0/inst/Y[1]
    SLICE_X13Y28         LUT3 (Prop_lut3_I0_O)        0.323     1.273 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33/O
                         net (fo=2, routed)           0.469     1.742    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33_n_0
    SLICE_X13Y28         LUT4 (Prop_lut4_I3_O)        0.326     2.068 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37/O
                         net (fo=1, routed)           0.000     2.068    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.618 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.618    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.931 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4/O[3]
                         net (fo=9, routed)           1.128     4.059    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4_n_4
    SLICE_X15Y28         LUT5 (Prop_lut5_I1_O)        0.306     4.365 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8/O
                         net (fo=2, routed)           0.812     5.177    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.301 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11/O
                         net (fo=1, routed)           0.000     5.301    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.839 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2/CO[2]
                         net (fo=3, routed)           0.416     6.255    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2_n_1
    SLICE_X15Y29         LUT4 (Prop_lut4_I2_O)        0.310     6.565 r  display_block_i/memory_mapper_0/inst/Y_cell[0]_i_1/O
                         net (fo=1, routed)           0.000     6.565    display_block_i/memory_mapper_0/inst/Y_cell[0]_i_1_n_0
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.439    10.282    display_block_i/memory_mapper_0/inst/clk
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[0]/C
                         clock pessimism              0.578    10.859    
                         clock uncertainty           -0.252    10.607    
    SLICE_X15Y29         FDCE (Setup_fdce_C_D)        0.029    10.636    display_block_i/memory_mapper_0/inst/Y_cell_reg[0]
  -------------------------------------------------------------------
                         required time                         10.636    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.290ns  (logic 4.385ns (60.148%)  route 2.905ns (39.852%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.284 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( -0.699 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    -0.699    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.280 r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/Q
                         net (fo=2, routed)           1.179     0.900    display_block_i/memory_mapper_0/inst/X_mod[4]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.297     1.197 r  display_block_i/memory_mapper_0/inst/memory_address[4]_i_5/O
                         net (fo=1, routed)           0.000     1.197    display_block_i/memory_mapper_0/inst/memory_address[4]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.710 r  display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.710    display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_2/O[0]
                         net (fo=5, routed)           0.657     2.585    display_block_i/memory_mapper_0/inst/memory_address2[8]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.295     2.880 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_21/O
                         net (fo=1, routed)           0.000     2.880    display_block_i/memory_mapper_0/inst/memory_address[5]_i_21_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.412 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.412    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.634 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11/O[0]
                         net (fo=3, routed)           0.306     3.940    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11_n_7
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.299     4.239 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_5/O
                         net (fo=1, routed)           0.000     4.239    display_block_i/memory_mapper_0/inst/memory_address[5]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.879 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1/O[3]
                         net (fo=4, routed)           0.764     5.643    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1_n_4
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.306     5.949 r  display_block_i/memory_mapper_0/inst/memory_address[9]_i_4/O
                         net (fo=1, routed)           0.000     5.949    display_block_i/memory_mapper_0/inst/memory_address[9]_i_4_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.592 r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.592    display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1_n_4
    SLICE_X10Y31         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.441    10.284    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y31         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]/C
                         clock pessimism              0.564    10.847    
                         clock uncertainty           -0.252    10.595    
    SLICE_X10Y31         FDCE (Setup_fdce_C_D)        0.109    10.704    display_block_i/memory_mapper_0/inst/memory_address_reg[9]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                  4.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( -0.675 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( -0.434 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.556    -0.434    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.270 r  display_block_i/VGA_output_0/inst/Y_reg[7]/Q
                         net (fo=14, routed)          0.198    -0.072    display_block_i/VGA_output_0/inst/Y_reg[9]_0[7]
    SLICE_X12Y28         LUT5 (Prop_lut5_I2_O)        0.043    -0.029 r  display_block_i/VGA_output_0/inst/Y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    display_block_i/VGA_output_0/inst/Y[8]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.824    -0.675    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[8]/C
                         clock pessimism              0.240    -0.434    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.131    -0.303    display_block_i/VGA_output_0/inst/Y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( -0.675 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( -0.434 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.556    -0.434    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.270 r  display_block_i/VGA_output_0/inst/Y_reg[7]/Q
                         net (fo=14, routed)          0.198    -0.072    display_block_i/VGA_output_0/inst/Y_reg[9]_0[7]
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.045    -0.027 r  display_block_i/VGA_output_0/inst/Y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    display_block_i/VGA_output_0/inst/Y[7]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.824    -0.675    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/C
                         clock pessimism              0.240    -0.434    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.120    -0.314    display_block_i/VGA_output_0/inst/Y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.438%)  route 0.212ns (50.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( -0.644 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.404 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.586    -0.404    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.240 r  display_block_i/VGA_output_0/inst/X_reg[5]/Q
                         net (fo=30, routed)          0.212    -0.029    display_block_i/VGA_output_0/inst/Q[5]
    SLICE_X2Y29          LUT5 (Prop_lut5_I3_O)        0.043     0.014 r  display_block_i/VGA_output_0/inst/X[6]_i_1/O
                         net (fo=1, routed)           0.000     0.014    display_block_i/VGA_output_0/inst/X[6]
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.855    -0.644    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[6]/C
                         clock pessimism              0.239    -0.404    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.131    -0.273    display_block_i/VGA_output_0/inst/X_reg[6]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.438%)  route 0.212ns (50.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( -0.678 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( -0.436 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.554    -0.436    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.272 r  display_block_i/VGA_output_0/inst/Y_reg[2]/Q
                         net (fo=13, routed)          0.212    -0.061    display_block_i/VGA_output_0/inst/Y_reg[9]_0[2]
    SLICE_X12Y26         LUT5 (Prop_lut5_I2_O)        0.043    -0.018 r  display_block_i/VGA_output_0/inst/Y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    display_block_i/VGA_output_0/inst/Y[3]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.821    -0.678    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[3]/C
                         clock pessimism              0.241    -0.436    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.131    -0.305    display_block_i/VGA_output_0/inst/Y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( -0.644 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.404 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.586    -0.404    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.240 r  display_block_i/VGA_output_0/inst/X_reg[5]/Q
                         net (fo=30, routed)          0.212    -0.029    display_block_i/VGA_output_0/inst/Q[5]
    SLICE_X2Y29          LUT4 (Prop_lut4_I1_O)        0.045     0.016 r  display_block_i/VGA_output_0/inst/X[5]_i_1/O
                         net (fo=1, routed)           0.000     0.016    display_block_i/VGA_output_0/inst/X[5]
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.855    -0.644    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/C
                         clock pessimism              0.239    -0.404    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.120    -0.284    display_block_i/VGA_output_0/inst/X_reg[5]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( -0.678 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( -0.436 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.554    -0.436    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.272 r  display_block_i/VGA_output_0/inst/Y_reg[2]/Q
                         net (fo=13, routed)          0.212    -0.061    display_block_i/VGA_output_0/inst/Y_reg[9]_0[2]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.045    -0.016 r  display_block_i/VGA_output_0/inst/Y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    display_block_i/VGA_output_0/inst/Y[2]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.821    -0.678    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/C
                         clock pessimism              0.241    -0.436    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.120    -0.316    display_block_i/VGA_output_0/inst/Y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.704ns  (logic 0.256ns (36.368%)  route 0.448ns (63.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( -0.671 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( -0.432 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.558    -0.432    display_block_i/memory_mapper_0/inst/clk
    SLICE_X37Y33         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.291 r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/Q
                         net (fo=3, routed)           0.448     0.156    display_block_i/memory_mapper_0/inst/memory_slice[7]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.271 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.271    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_7
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.671    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/C
                         clock pessimism              0.503    -0.167    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.134    -0.033    display_block_i/memory_mapper_0/inst/memory_address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.425ns  (logic 0.183ns (43.021%)  route 0.242ns (56.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( -0.648 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( -0.407 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.583    -0.407    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  display_block_i/VGA_output_0/inst/X_reg[2]/Q
                         net (fo=35, routed)          0.242    -0.024    display_block_i/VGA_output_0/inst/Q[2]
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.042     0.018 r  display_block_i/VGA_output_0/inst/X[3]_i_1/O
                         net (fo=1, routed)           0.000     0.018    display_block_i/VGA_output_0/inst/X[3]
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.851    -0.648    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
                         clock pessimism              0.240    -0.407    
    SLICE_X7Y27          FDCE (Hold_fdce_C_D)         0.107    -0.300    display_block_i/VGA_output_0/inst/X_reg[3]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.420%)  route 0.242ns (56.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( -0.648 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( -0.407 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.583    -0.407    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  display_block_i/VGA_output_0/inst/X_reg[2]/Q
                         net (fo=35, routed)          0.242    -0.024    display_block_i/VGA_output_0/inst/Q[2]
    SLICE_X7Y27          LUT4 (Prop_lut4_I1_O)        0.045     0.021 r  display_block_i/VGA_output_0/inst/X[2]_i_1/O
                         net (fo=1, routed)           0.000     0.021    display_block_i/VGA_output_0/inst/X[2]
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.851    -0.648    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/C
                         clock pessimism              0.240    -0.407    
    SLICE_X7Y27          FDCE (Hold_fdce_C_D)         0.091    -0.316    display_block_i/VGA_output_0/inst/X_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.739ns  (logic 0.291ns (39.382%)  route 0.448ns (60.618%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( -0.671 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( -0.432 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.558    -0.432    display_block_i/memory_mapper_0/inst/clk
    SLICE_X37Y33         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.291 r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/Q
                         net (fo=3, routed)           0.448     0.156    display_block_i/memory_mapper_0/inst/memory_slice[7]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.306 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.306    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_6
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.671    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/C
                         clock pessimism              0.503    -0.167    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.134    -0.033    display_block_i/memory_mapper_0/inst/memory_address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_display_block_clk_wiz_0_0
Waveform(ns):       { 0.191 6.014 }
Period(ns):         11.647
Sources:            { display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.647      9.071      RAMB18_X0Y10     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.647      9.071      RAMB18_X0Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.647      9.071      RAMB36_X0Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.647      9.071      RAMB36_X0Y6      <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         11.647      9.492      BUFGCTRL_X0Y2    display_block_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         11.647      9.493      DSP48_X0Y10      display_block_i/memory_mapper_0/inst/Y_mux0/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.647      10.398     MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         11.647      10.647     SLICE_X2Y28      display_block_i/VGA_output_0/inst/X_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.647      10.647     SLICE_X7Y28      display_block_i/VGA_output_0/inst/X_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.647      10.647     SLICE_X2Y26      display_block_i/VGA_output_0/inst/X_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.647      201.713    MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y28      display_block_i/VGA_output_0/inst/X_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y28      display_block_i/VGA_output_0/inst/X_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y28      display_block_i/VGA_output_0/inst/X_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y28      display_block_i/VGA_output_0/inst/X_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y26      display_block_i/VGA_output_0/inst/X_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y26      display_block_i/VGA_output_0/inst/X_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y28      display_block_i/VGA_output_0/inst/X_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y28      display_block_i/VGA_output_0/inst/X_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y28      display_block_i/VGA_output_0/inst/X_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y28      display_block_i/VGA_output_0/inst/X_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y26      display_block_i/VGA_output_0/inst/X_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X2Y26      display_block_i/VGA_output_0/inst/X_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.823       5.323      SLICE_X7Y27      display_block_i/VGA_output_0/inst/X_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_display_block_clk_wiz_0_0
  To Clock:  clkfbout_display_block_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_display_block_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3    display_block_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_block_clk_wiz_0_0
  To Clock:  clk_out1_display_block_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_cell_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        8.251ns  (logic 4.314ns (52.284%)  route 3.937ns (47.716%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.356     2.119 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2/O
                         net (fo=2, routed)           0.489     2.608    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     3.214 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.214    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.527 f  display_block_i/memory_mapper_0/inst/X_cell0_carry__1/O[3]
                         net (fo=5, routed)           0.746     4.273    display_block_i/memory_mapper_0/inst/X_cell0_carry__1_n_4
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.306     4.579 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     4.579    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.112 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     5.112    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.331 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0/O[0]
                         net (fo=3, routed)           0.559     5.889    display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0_n_7
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.295     6.184 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5/O
                         net (fo=1, routed)           0.000     6.184    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.585 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.813 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0/CO[2]
                         net (fo=3, routed)           0.422     7.235    display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.313     7.548 r  display_block_i/memory_mapper_0/inst/X_cell[2]_i_1/O
                         net (fo=1, routed)           0.000     7.548    display_block_i/memory_mapper_0/inst/p_0_in[2]
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[2]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.031    10.704    display_block_i/memory_mapper_0/inst/X_cell_reg[2]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_cell_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        8.247ns  (logic 4.314ns (52.310%)  route 3.933ns (47.690%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.356     2.119 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2/O
                         net (fo=2, routed)           0.489     2.608    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     3.214 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.214    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.527 f  display_block_i/memory_mapper_0/inst/X_cell0_carry__1/O[3]
                         net (fo=5, routed)           0.746     4.273    display_block_i/memory_mapper_0/inst/X_cell0_carry__1_n_4
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.306     4.579 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     4.579    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.112 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     5.112    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.331 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0/O[0]
                         net (fo=3, routed)           0.559     5.889    display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0_n_7
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.295     6.184 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5/O
                         net (fo=1, routed)           0.000     6.184    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.585 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.813 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0/CO[2]
                         net (fo=3, routed)           0.418     7.231    display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0_n_1
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.313     7.544 r  display_block_i/memory_mapper_0/inst/X_cell[0]_i_1/O
                         net (fo=1, routed)           0.000     7.544    display_block_i/memory_mapper_0/inst/X_cell[0]_i_1_n_0
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[0]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.029    10.702    display_block_i/memory_mapper_0/inst/X_cell_reg[0]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_cell_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        8.241ns  (logic 4.308ns (52.275%)  route 3.933ns (47.725%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.356     2.119 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2/O
                         net (fo=2, routed)           0.489     2.608    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     3.214 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.214    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.527 f  display_block_i/memory_mapper_0/inst/X_cell0_carry__1/O[3]
                         net (fo=5, routed)           0.746     4.273    display_block_i/memory_mapper_0/inst/X_cell0_carry__1_n_4
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.306     4.579 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     4.579    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.112 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     5.112    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.331 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0/O[0]
                         net (fo=3, routed)           0.559     5.889    display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0_n_7
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.295     6.184 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5/O
                         net (fo=1, routed)           0.000     6.184    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.585 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.813 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0/CO[2]
                         net (fo=3, routed)           0.418     7.231    display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0_n_1
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.307     7.538 r  display_block_i/memory_mapper_0/inst/X_cell[1]_i_1/O
                         net (fo=1, routed)           0.000     7.538    display_block_i/memory_mapper_0/inst/p_0_in[1]
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[1]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.075    10.748    display_block_i/memory_mapper_0/inst/X_cell_reg[1]
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_mod_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.751ns  (logic 3.690ns (47.606%)  route 4.061ns (52.394%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.328     2.091 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1/O
                         net (fo=4, routed)           0.523     2.613    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.737    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.138 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.138    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.377 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__1/O[2]
                         net (fo=2, routed)           0.511     3.888    display_block_i/memory_mapper_0/inst/X_mod0_carry__1_n_5
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     4.442 r  display_block_i/memory_mapper_0/inst/X_mod0__14_carry/O[0]
                         net (fo=1, routed)           0.505     4.947    display_block_i/memory_mapper_0/inst/X_mod0__14_carry_n_7
    SLICE_X6Y27          LUT2 (Prop_lut2_I1_O)        0.295     5.242 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1/O
                         net (fo=1, routed)           0.000     5.242    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.618 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry/CO[3]
                         net (fo=1, routed)           0.000     5.618    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0/O[1]
                         net (fo=2, routed)           0.801     6.743    display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0_n_6
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.306     7.049 r  display_block_i/memory_mapper_0/inst/X_mod[3]_i_1/O
                         net (fo=1, routed)           0.000     7.049    display_block_i/memory_mapper_0/inst/X_mod[3]_i_1_n_0
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[3]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.031    10.704    display_block_i/memory_mapper_0/inst/X_mod_reg[3]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_mod_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.781ns  (logic 3.720ns (47.808%)  route 4.061ns (52.192%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.328     2.091 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1/O
                         net (fo=4, routed)           0.523     2.613    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.737    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.138 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.138    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.377 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__1/O[2]
                         net (fo=2, routed)           0.511     3.888    display_block_i/memory_mapper_0/inst/X_mod0_carry__1_n_5
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     4.442 r  display_block_i/memory_mapper_0/inst/X_mod0__14_carry/O[0]
                         net (fo=1, routed)           0.505     4.947    display_block_i/memory_mapper_0/inst/X_mod0__14_carry_n_7
    SLICE_X6Y27          LUT2 (Prop_lut2_I1_O)        0.295     5.242 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1/O
                         net (fo=1, routed)           0.000     5.242    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.618 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry/CO[3]
                         net (fo=1, routed)           0.000     5.618    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0/O[1]
                         net (fo=2, routed)           0.801     6.743    display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0_n_6
    SLICE_X7Y29          LUT3 (Prop_lut3_I2_O)        0.336     7.079 r  display_block_i/memory_mapper_0/inst/X_mod[4]_i_1/O
                         net (fo=1, routed)           0.000     7.079    display_block_i/memory_mapper_0/inst/X_mod[4]_i_1_n_0
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.075    10.748    display_block_i/memory_mapper_0/inst/X_mod_reg[4]
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.503ns  (logic 4.598ns (61.280%)  route 2.905ns (38.720%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 10.286 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( -0.699 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    -0.699    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.280 r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/Q
                         net (fo=2, routed)           1.179     0.900    display_block_i/memory_mapper_0/inst/X_mod[4]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.297     1.197 r  display_block_i/memory_mapper_0/inst/memory_address[4]_i_5/O
                         net (fo=1, routed)           0.000     1.197    display_block_i/memory_mapper_0/inst/memory_address[4]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.710 r  display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.710    display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_2/O[0]
                         net (fo=5, routed)           0.657     2.585    display_block_i/memory_mapper_0/inst/memory_address2[8]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.295     2.880 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_21/O
                         net (fo=1, routed)           0.000     2.880    display_block_i/memory_mapper_0/inst/memory_address[5]_i_21_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.412 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.412    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.634 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11/O[0]
                         net (fo=3, routed)           0.306     3.940    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11_n_7
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.299     4.239 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_5/O
                         net (fo=1, routed)           0.000     4.239    display_block_i/memory_mapper_0/inst/memory_address[5]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.879 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1/O[3]
                         net (fo=4, routed)           0.764     5.643    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1_n_4
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.306     5.949 r  display_block_i/memory_mapper_0/inst/memory_address[9]_i_4/O
                         net (fo=1, routed)           0.000     5.949    display_block_i/memory_mapper_0/inst/memory_address[9]_i_4_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.482 r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.482    display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.805 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.805    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_6
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.443    10.286    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/C
                         clock pessimism              0.564    10.849    
                         clock uncertainty           -0.252    10.597    
    SLICE_X10Y32         FDCE (Setup_fdce_C_D)        0.109    10.706    display_block_i/memory_mapper_0/inst/memory_address_reg[11]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.399ns  (logic 4.494ns (60.735%)  route 2.905ns (39.265%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 10.286 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( -0.699 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    -0.699    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.280 r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/Q
                         net (fo=2, routed)           1.179     0.900    display_block_i/memory_mapper_0/inst/X_mod[4]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.297     1.197 r  display_block_i/memory_mapper_0/inst/memory_address[4]_i_5/O
                         net (fo=1, routed)           0.000     1.197    display_block_i/memory_mapper_0/inst/memory_address[4]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.710 r  display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.710    display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_2/O[0]
                         net (fo=5, routed)           0.657     2.585    display_block_i/memory_mapper_0/inst/memory_address2[8]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.295     2.880 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_21/O
                         net (fo=1, routed)           0.000     2.880    display_block_i/memory_mapper_0/inst/memory_address[5]_i_21_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.412 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.412    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.634 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11/O[0]
                         net (fo=3, routed)           0.306     3.940    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11_n_7
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.299     4.239 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_5/O
                         net (fo=1, routed)           0.000     4.239    display_block_i/memory_mapper_0/inst/memory_address[5]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.879 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1/O[3]
                         net (fo=4, routed)           0.764     5.643    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1_n_4
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.306     5.949 r  display_block_i/memory_mapper_0/inst/memory_address[9]_i_4/O
                         net (fo=1, routed)           0.000     5.949    display_block_i/memory_mapper_0/inst/memory_address[9]_i_4_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.482 r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.482    display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.701 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.701    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_7
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.443    10.286    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/C
                         clock pessimism              0.564    10.849    
                         clock uncertainty           -0.252    10.597    
    SLICE_X10Y32         FDCE (Setup_fdce_C_D)        0.109    10.706    display_block_i/memory_mapper_0/inst/memory_address_reg[10]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/Y_cell_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.337ns  (logic 3.268ns (44.539%)  route 4.069ns (55.461%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 10.282 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( -0.769 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.552    -0.769    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y27         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.478    -0.291 r  display_block_i/VGA_output_0/inst/Y_reg[1]/Q
                         net (fo=14, routed)          1.241     0.950    display_block_i/memory_mapper_0/inst/Y[1]
    SLICE_X13Y28         LUT3 (Prop_lut3_I0_O)        0.323     1.273 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33/O
                         net (fo=2, routed)           0.469     1.742    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33_n_0
    SLICE_X13Y28         LUT4 (Prop_lut4_I3_O)        0.326     2.068 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37/O
                         net (fo=1, routed)           0.000     2.068    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.618 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.618    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.931 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4/O[3]
                         net (fo=9, routed)           1.128     4.059    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4_n_4
    SLICE_X15Y28         LUT5 (Prop_lut5_I1_O)        0.306     4.365 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8/O
                         net (fo=2, routed)           0.812     5.177    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.301 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11/O
                         net (fo=1, routed)           0.000     5.301    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.839 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2/CO[2]
                         net (fo=3, routed)           0.420     6.259    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I0_O)        0.310     6.569 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_1/O
                         net (fo=1, routed)           0.000     6.569    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_1_n_0
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.439    10.282    display_block_i/memory_mapper_0/inst/clk
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]/C
                         clock pessimism              0.578    10.859    
                         clock uncertainty           -0.252    10.607    
    SLICE_X15Y29         FDCE (Setup_fdce_C_D)        0.031    10.638    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/Y_cell_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.333ns  (logic 3.268ns (44.564%)  route 4.065ns (55.436%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 10.282 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( -0.769 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.552    -0.769    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y27         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.478    -0.291 r  display_block_i/VGA_output_0/inst/Y_reg[1]/Q
                         net (fo=14, routed)          1.241     0.950    display_block_i/memory_mapper_0/inst/Y[1]
    SLICE_X13Y28         LUT3 (Prop_lut3_I0_O)        0.323     1.273 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33/O
                         net (fo=2, routed)           0.469     1.742    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33_n_0
    SLICE_X13Y28         LUT4 (Prop_lut4_I3_O)        0.326     2.068 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37/O
                         net (fo=1, routed)           0.000     2.068    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.618 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.618    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.931 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4/O[3]
                         net (fo=9, routed)           1.128     4.059    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4_n_4
    SLICE_X15Y28         LUT5 (Prop_lut5_I1_O)        0.306     4.365 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8/O
                         net (fo=2, routed)           0.812     5.177    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.301 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11/O
                         net (fo=1, routed)           0.000     5.301    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.839 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2/CO[2]
                         net (fo=3, routed)           0.416     6.255    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2_n_1
    SLICE_X15Y29         LUT4 (Prop_lut4_I2_O)        0.310     6.565 r  display_block_i/memory_mapper_0/inst/Y_cell[0]_i_1/O
                         net (fo=1, routed)           0.000     6.565    display_block_i/memory_mapper_0/inst/Y_cell[0]_i_1_n_0
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.439    10.282    display_block_i/memory_mapper_0/inst/clk
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[0]/C
                         clock pessimism              0.578    10.859    
                         clock uncertainty           -0.252    10.607    
    SLICE_X15Y29         FDCE (Setup_fdce_C_D)        0.029    10.636    display_block_i/memory_mapper_0/inst/Y_cell_reg[0]
  -------------------------------------------------------------------
                         required time                         10.636    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        7.290ns  (logic 4.385ns (60.148%)  route 2.905ns (39.852%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.284 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( -0.699 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    -0.699    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.280 r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/Q
                         net (fo=2, routed)           1.179     0.900    display_block_i/memory_mapper_0/inst/X_mod[4]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.297     1.197 r  display_block_i/memory_mapper_0/inst/memory_address[4]_i_5/O
                         net (fo=1, routed)           0.000     1.197    display_block_i/memory_mapper_0/inst/memory_address[4]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.710 r  display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.710    display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_2/O[0]
                         net (fo=5, routed)           0.657     2.585    display_block_i/memory_mapper_0/inst/memory_address2[8]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.295     2.880 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_21/O
                         net (fo=1, routed)           0.000     2.880    display_block_i/memory_mapper_0/inst/memory_address[5]_i_21_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.412 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.412    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.634 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11/O[0]
                         net (fo=3, routed)           0.306     3.940    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11_n_7
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.299     4.239 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_5/O
                         net (fo=1, routed)           0.000     4.239    display_block_i/memory_mapper_0/inst/memory_address[5]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.879 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1/O[3]
                         net (fo=4, routed)           0.764     5.643    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1_n_4
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.306     5.949 r  display_block_i/memory_mapper_0/inst/memory_address[9]_i_4/O
                         net (fo=1, routed)           0.000     5.949    display_block_i/memory_mapper_0/inst/memory_address[9]_i_4_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.592 r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.592    display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1_n_4
    SLICE_X10Y31         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.441    10.284    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y31         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]/C
                         clock pessimism              0.564    10.847    
                         clock uncertainty           -0.252    10.595    
    SLICE_X10Y31         FDCE (Setup_fdce_C_D)        0.109    10.704    display_block_i/memory_mapper_0/inst/memory_address_reg[9]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                  4.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( -0.675 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( -0.434 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.556    -0.434    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.270 r  display_block_i/VGA_output_0/inst/Y_reg[7]/Q
                         net (fo=14, routed)          0.198    -0.072    display_block_i/VGA_output_0/inst/Y_reg[9]_0[7]
    SLICE_X12Y28         LUT5 (Prop_lut5_I2_O)        0.043    -0.029 r  display_block_i/VGA_output_0/inst/Y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    display_block_i/VGA_output_0/inst/Y[8]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.824    -0.675    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[8]/C
                         clock pessimism              0.240    -0.434    
                         clock uncertainty            0.252    -0.182    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.131    -0.051    display_block_i/VGA_output_0/inst/Y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( -0.675 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( -0.434 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.556    -0.434    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.270 r  display_block_i/VGA_output_0/inst/Y_reg[7]/Q
                         net (fo=14, routed)          0.198    -0.072    display_block_i/VGA_output_0/inst/Y_reg[9]_0[7]
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.045    -0.027 r  display_block_i/VGA_output_0/inst/Y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    display_block_i/VGA_output_0/inst/Y[7]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.824    -0.675    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/C
                         clock pessimism              0.240    -0.434    
                         clock uncertainty            0.252    -0.182    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.120    -0.062    display_block_i/VGA_output_0/inst/Y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.438%)  route 0.212ns (50.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( -0.644 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.404 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.586    -0.404    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.240 r  display_block_i/VGA_output_0/inst/X_reg[5]/Q
                         net (fo=30, routed)          0.212    -0.029    display_block_i/VGA_output_0/inst/Q[5]
    SLICE_X2Y29          LUT5 (Prop_lut5_I3_O)        0.043     0.014 r  display_block_i/VGA_output_0/inst/X[6]_i_1/O
                         net (fo=1, routed)           0.000     0.014    display_block_i/VGA_output_0/inst/X[6]
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.855    -0.644    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[6]/C
                         clock pessimism              0.239    -0.404    
                         clock uncertainty            0.252    -0.152    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.131    -0.021    display_block_i/VGA_output_0/inst/X_reg[6]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.438%)  route 0.212ns (50.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( -0.678 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( -0.436 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.554    -0.436    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.272 r  display_block_i/VGA_output_0/inst/Y_reg[2]/Q
                         net (fo=13, routed)          0.212    -0.061    display_block_i/VGA_output_0/inst/Y_reg[9]_0[2]
    SLICE_X12Y26         LUT5 (Prop_lut5_I2_O)        0.043    -0.018 r  display_block_i/VGA_output_0/inst/Y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    display_block_i/VGA_output_0/inst/Y[3]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.821    -0.678    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[3]/C
                         clock pessimism              0.241    -0.436    
                         clock uncertainty            0.252    -0.184    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.131    -0.053    display_block_i/VGA_output_0/inst/Y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( -0.644 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.404 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.586    -0.404    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.240 r  display_block_i/VGA_output_0/inst/X_reg[5]/Q
                         net (fo=30, routed)          0.212    -0.029    display_block_i/VGA_output_0/inst/Q[5]
    SLICE_X2Y29          LUT4 (Prop_lut4_I1_O)        0.045     0.016 r  display_block_i/VGA_output_0/inst/X[5]_i_1/O
                         net (fo=1, routed)           0.000     0.016    display_block_i/VGA_output_0/inst/X[5]
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.855    -0.644    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/C
                         clock pessimism              0.239    -0.404    
                         clock uncertainty            0.252    -0.152    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.120    -0.032    display_block_i/VGA_output_0/inst/X_reg[5]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( -0.678 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( -0.436 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.554    -0.436    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.272 r  display_block_i/VGA_output_0/inst/Y_reg[2]/Q
                         net (fo=13, routed)          0.212    -0.061    display_block_i/VGA_output_0/inst/Y_reg[9]_0[2]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.045    -0.016 r  display_block_i/VGA_output_0/inst/Y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    display_block_i/VGA_output_0/inst/Y[2]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.821    -0.678    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/C
                         clock pessimism              0.241    -0.436    
                         clock uncertainty            0.252    -0.184    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.120    -0.064    display_block_i/VGA_output_0/inst/Y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.704ns  (logic 0.256ns (36.368%)  route 0.448ns (63.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( -0.671 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( -0.432 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.558    -0.432    display_block_i/memory_mapper_0/inst/clk
    SLICE_X37Y33         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.291 r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/Q
                         net (fo=3, routed)           0.448     0.156    display_block_i/memory_mapper_0/inst/memory_slice[7]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.271 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.271    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_7
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.671    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/C
                         clock pessimism              0.503    -0.167    
                         clock uncertainty            0.252     0.085    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.134     0.219    display_block_i/memory_mapper_0/inst/memory_address_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.425ns  (logic 0.183ns (43.021%)  route 0.242ns (56.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( -0.648 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( -0.407 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.583    -0.407    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  display_block_i/VGA_output_0/inst/X_reg[2]/Q
                         net (fo=35, routed)          0.242    -0.024    display_block_i/VGA_output_0/inst/Q[2]
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.042     0.018 r  display_block_i/VGA_output_0/inst/X[3]_i_1/O
                         net (fo=1, routed)           0.000     0.018    display_block_i/VGA_output_0/inst/X[3]
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.851    -0.648    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
                         clock pessimism              0.240    -0.407    
                         clock uncertainty            0.252    -0.155    
    SLICE_X7Y27          FDCE (Hold_fdce_C_D)         0.107    -0.048    display_block_i/VGA_output_0/inst/X_reg[3]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.420%)  route 0.242ns (56.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( -0.648 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( -0.407 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.583    -0.407    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  display_block_i/VGA_output_0/inst/X_reg[2]/Q
                         net (fo=35, routed)          0.242    -0.024    display_block_i/VGA_output_0/inst/Q[2]
    SLICE_X7Y27          LUT4 (Prop_lut4_I1_O)        0.045     0.021 r  display_block_i/VGA_output_0/inst/X[2]_i_1/O
                         net (fo=1, routed)           0.000     0.021    display_block_i/VGA_output_0/inst/X[2]
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.851    -0.648    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/C
                         clock pessimism              0.240    -0.407    
                         clock uncertainty            0.252    -0.155    
    SLICE_X7Y27          FDCE (Hold_fdce_C_D)         0.091    -0.064    display_block_i/VGA_output_0/inst/X_reg[2]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0 rise@0.191ns)
  Data Path Delay:        0.739ns  (logic 0.291ns (39.382%)  route 0.448ns (60.618%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( -0.671 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( -0.432 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.558    -0.432    display_block_i/memory_mapper_0/inst/clk
    SLICE_X37Y33         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.291 r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/Q
                         net (fo=3, routed)           0.448     0.156    display_block_i/memory_mapper_0/inst/memory_slice[7]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.306 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.306    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_6
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.671    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/C
                         clock pessimism              0.503    -0.167    
                         clock uncertainty            0.252     0.085    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.134     0.219    display_block_i/memory_mapper_0/inst/memory_address_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_block_clk_wiz_0_0_1
  To Clock:  clk_out1_display_block_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_cell_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        8.251ns  (logic 4.314ns (52.284%)  route 3.937ns (47.716%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.356     2.119 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2/O
                         net (fo=2, routed)           0.489     2.608    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     3.214 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.214    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.527 f  display_block_i/memory_mapper_0/inst/X_cell0_carry__1/O[3]
                         net (fo=5, routed)           0.746     4.273    display_block_i/memory_mapper_0/inst/X_cell0_carry__1_n_4
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.306     4.579 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     4.579    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.112 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     5.112    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.331 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0/O[0]
                         net (fo=3, routed)           0.559     5.889    display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0_n_7
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.295     6.184 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5/O
                         net (fo=1, routed)           0.000     6.184    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.585 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.813 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0/CO[2]
                         net (fo=3, routed)           0.422     7.235    display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.313     7.548 r  display_block_i/memory_mapper_0/inst/X_cell[2]_i_1/O
                         net (fo=1, routed)           0.000     7.548    display_block_i/memory_mapper_0/inst/p_0_in[2]
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[2]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.031    10.704    display_block_i/memory_mapper_0/inst/X_cell_reg[2]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_cell_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        8.247ns  (logic 4.314ns (52.310%)  route 3.933ns (47.690%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.356     2.119 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2/O
                         net (fo=2, routed)           0.489     2.608    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     3.214 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.214    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.527 f  display_block_i/memory_mapper_0/inst/X_cell0_carry__1/O[3]
                         net (fo=5, routed)           0.746     4.273    display_block_i/memory_mapper_0/inst/X_cell0_carry__1_n_4
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.306     4.579 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     4.579    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.112 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     5.112    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.331 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0/O[0]
                         net (fo=3, routed)           0.559     5.889    display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0_n_7
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.295     6.184 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5/O
                         net (fo=1, routed)           0.000     6.184    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.585 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.813 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0/CO[2]
                         net (fo=3, routed)           0.418     7.231    display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0_n_1
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.313     7.544 r  display_block_i/memory_mapper_0/inst/X_cell[0]_i_1/O
                         net (fo=1, routed)           0.000     7.544    display_block_i/memory_mapper_0/inst/X_cell[0]_i_1_n_0
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[0]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.029    10.702    display_block_i/memory_mapper_0/inst/X_cell_reg[0]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_cell_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        8.241ns  (logic 4.308ns (52.275%)  route 3.933ns (47.725%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.356     2.119 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2/O
                         net (fo=2, routed)           0.489     2.608    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     3.214 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.214    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.527 f  display_block_i/memory_mapper_0/inst/X_cell0_carry__1/O[3]
                         net (fo=5, routed)           0.746     4.273    display_block_i/memory_mapper_0/inst/X_cell0_carry__1_n_4
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.306     4.579 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3/O
                         net (fo=1, routed)           0.000     4.579    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_i_3_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.112 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry/CO[3]
                         net (fo=1, routed)           0.000     5.112    display_block_i/memory_mapper_0/inst/X_cell0__23_carry_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.331 r  display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0/O[0]
                         net (fo=3, routed)           0.559     5.889    display_block_i/memory_mapper_0/inst/X_cell0__23_carry__0_n_7
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.295     6.184 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5/O
                         net (fo=1, routed)           0.000     6.184    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_i_5_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.585 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    display_block_i/memory_mapper_0/inst/X_cell0__43_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.813 r  display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0/CO[2]
                         net (fo=3, routed)           0.418     7.231    display_block_i/memory_mapper_0/inst/X_cell0__43_carry__0_n_1
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.307     7.538 r  display_block_i/memory_mapper_0/inst/X_cell[1]_i_1/O
                         net (fo=1, routed)           0.000     7.538    display_block_i/memory_mapper_0/inst/p_0_in[1]
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_cell_reg[1]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.075    10.748    display_block_i/memory_mapper_0/inst/X_cell_reg[1]
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_mod_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.751ns  (logic 3.690ns (47.606%)  route 4.061ns (52.394%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.328     2.091 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1/O
                         net (fo=4, routed)           0.523     2.613    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.737    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.138 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.138    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.377 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__1/O[2]
                         net (fo=2, routed)           0.511     3.888    display_block_i/memory_mapper_0/inst/X_mod0_carry__1_n_5
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     4.442 r  display_block_i/memory_mapper_0/inst/X_mod0__14_carry/O[0]
                         net (fo=1, routed)           0.505     4.947    display_block_i/memory_mapper_0/inst/X_mod0__14_carry_n_7
    SLICE_X6Y27          LUT2 (Prop_lut2_I1_O)        0.295     5.242 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1/O
                         net (fo=1, routed)           0.000     5.242    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.618 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry/CO[3]
                         net (fo=1, routed)           0.000     5.618    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0/O[1]
                         net (fo=2, routed)           0.801     6.743    display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0_n_6
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.306     7.049 r  display_block_i/memory_mapper_0/inst/X_mod[3]_i_1/O
                         net (fo=1, routed)           0.000     7.049    display_block_i/memory_mapper_0/inst/X_mod[3]_i_1_n_0
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[3]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.031    10.704    display_block_i/memory_mapper_0/inst/X_mod_reg[3]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/X_mod_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.781ns  (logic 3.720ns (47.808%)  route 4.061ns (52.192%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 10.349 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( -0.703 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.618    -0.703    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419    -0.284 r  display_block_i/VGA_output_0/inst/X_reg[3]/Q
                         net (fo=28, routed)          0.846     0.562    display_block_i/memory_mapper_0/inst/X[3]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.325     0.887 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9/O
                         net (fo=4, routed)           0.875     1.763    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_9_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.328     2.091 r  display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1/O
                         net (fo=4, routed)           0.523     2.613    display_block_i/memory_mapper_0/inst/X_cell0_carry__0_i_1_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     2.737 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.737    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_i_3_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.138 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.138    display_block_i/memory_mapper_0/inst/X_mod0_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.377 r  display_block_i/memory_mapper_0/inst/X_mod0_carry__1/O[2]
                         net (fo=2, routed)           0.511     3.888    display_block_i/memory_mapper_0/inst/X_mod0_carry__1_n_5
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     4.442 r  display_block_i/memory_mapper_0/inst/X_mod0__14_carry/O[0]
                         net (fo=1, routed)           0.505     4.947    display_block_i/memory_mapper_0/inst/X_mod0__14_carry_n_7
    SLICE_X6Y27          LUT2 (Prop_lut2_I1_O)        0.295     5.242 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1/O
                         net (fo=1, routed)           0.000     5.242    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_i_1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.618 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry/CO[3]
                         net (fo=1, routed)           0.000     5.618    display_block_i/memory_mapper_0/inst/X_mod0__19_carry_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.941 r  display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0/O[1]
                         net (fo=2, routed)           0.801     6.743    display_block_i/memory_mapper_0/inst/X_mod0__19_carry__0_n_6
    SLICE_X7Y29          LUT3 (Prop_lut3_I2_O)        0.336     7.079 r  display_block_i/memory_mapper_0/inst/X_mod[4]_i_1/O
                         net (fo=1, routed)           0.000     7.079    display_block_i/memory_mapper_0/inst/X_mod[4]_i_1_n_0
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.506    10.349    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                         clock pessimism              0.577    10.925    
                         clock uncertainty           -0.252    10.673    
    SLICE_X7Y29          FDCE (Setup_fdce_C_D)        0.075    10.748    display_block_i/memory_mapper_0/inst/X_mod_reg[4]
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.503ns  (logic 4.598ns (61.280%)  route 2.905ns (38.720%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 10.286 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( -0.699 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    -0.699    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.280 r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/Q
                         net (fo=2, routed)           1.179     0.900    display_block_i/memory_mapper_0/inst/X_mod[4]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.297     1.197 r  display_block_i/memory_mapper_0/inst/memory_address[4]_i_5/O
                         net (fo=1, routed)           0.000     1.197    display_block_i/memory_mapper_0/inst/memory_address[4]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.710 r  display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.710    display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_2/O[0]
                         net (fo=5, routed)           0.657     2.585    display_block_i/memory_mapper_0/inst/memory_address2[8]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.295     2.880 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_21/O
                         net (fo=1, routed)           0.000     2.880    display_block_i/memory_mapper_0/inst/memory_address[5]_i_21_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.412 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.412    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.634 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11/O[0]
                         net (fo=3, routed)           0.306     3.940    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11_n_7
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.299     4.239 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_5/O
                         net (fo=1, routed)           0.000     4.239    display_block_i/memory_mapper_0/inst/memory_address[5]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.879 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1/O[3]
                         net (fo=4, routed)           0.764     5.643    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1_n_4
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.306     5.949 r  display_block_i/memory_mapper_0/inst/memory_address[9]_i_4/O
                         net (fo=1, routed)           0.000     5.949    display_block_i/memory_mapper_0/inst/memory_address[9]_i_4_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.482 r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.482    display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.805 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.805    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_6
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.443    10.286    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/C
                         clock pessimism              0.564    10.849    
                         clock uncertainty           -0.252    10.597    
    SLICE_X10Y32         FDCE (Setup_fdce_C_D)        0.109    10.706    display_block_i/memory_mapper_0/inst/memory_address_reg[11]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.399ns  (logic 4.494ns (60.735%)  route 2.905ns (39.265%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 10.286 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( -0.699 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    -0.699    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.280 r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/Q
                         net (fo=2, routed)           1.179     0.900    display_block_i/memory_mapper_0/inst/X_mod[4]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.297     1.197 r  display_block_i/memory_mapper_0/inst/memory_address[4]_i_5/O
                         net (fo=1, routed)           0.000     1.197    display_block_i/memory_mapper_0/inst/memory_address[4]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.710 r  display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.710    display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_2/O[0]
                         net (fo=5, routed)           0.657     2.585    display_block_i/memory_mapper_0/inst/memory_address2[8]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.295     2.880 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_21/O
                         net (fo=1, routed)           0.000     2.880    display_block_i/memory_mapper_0/inst/memory_address[5]_i_21_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.412 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.412    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.634 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11/O[0]
                         net (fo=3, routed)           0.306     3.940    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11_n_7
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.299     4.239 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_5/O
                         net (fo=1, routed)           0.000     4.239    display_block_i/memory_mapper_0/inst/memory_address[5]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.879 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1/O[3]
                         net (fo=4, routed)           0.764     5.643    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1_n_4
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.306     5.949 r  display_block_i/memory_mapper_0/inst/memory_address[9]_i_4/O
                         net (fo=1, routed)           0.000     5.949    display_block_i/memory_mapper_0/inst/memory_address[9]_i_4_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.482 r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.482    display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.701 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.701    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_7
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.443    10.286    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/C
                         clock pessimism              0.564    10.849    
                         clock uncertainty           -0.252    10.597    
    SLICE_X10Y32         FDCE (Setup_fdce_C_D)        0.109    10.706    display_block_i/memory_mapper_0/inst/memory_address_reg[10]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/Y_cell_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.337ns  (logic 3.268ns (44.539%)  route 4.069ns (55.461%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 10.282 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( -0.769 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.552    -0.769    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y27         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.478    -0.291 r  display_block_i/VGA_output_0/inst/Y_reg[1]/Q
                         net (fo=14, routed)          1.241     0.950    display_block_i/memory_mapper_0/inst/Y[1]
    SLICE_X13Y28         LUT3 (Prop_lut3_I0_O)        0.323     1.273 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33/O
                         net (fo=2, routed)           0.469     1.742    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33_n_0
    SLICE_X13Y28         LUT4 (Prop_lut4_I3_O)        0.326     2.068 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37/O
                         net (fo=1, routed)           0.000     2.068    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.618 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.618    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.931 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4/O[3]
                         net (fo=9, routed)           1.128     4.059    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4_n_4
    SLICE_X15Y28         LUT5 (Prop_lut5_I1_O)        0.306     4.365 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8/O
                         net (fo=2, routed)           0.812     5.177    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.301 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11/O
                         net (fo=1, routed)           0.000     5.301    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.839 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2/CO[2]
                         net (fo=3, routed)           0.420     6.259    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I0_O)        0.310     6.569 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_1/O
                         net (fo=1, routed)           0.000     6.569    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_1_n_0
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.439    10.282    display_block_i/memory_mapper_0/inst/clk
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]/C
                         clock pessimism              0.578    10.859    
                         clock uncertainty           -0.252    10.607    
    SLICE_X15Y29         FDCE (Setup_fdce_C_D)        0.031    10.638    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/Y_cell_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.333ns  (logic 3.268ns (44.564%)  route 4.065ns (55.436%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 10.282 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( -0.769 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.552    -0.769    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y27         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.478    -0.291 r  display_block_i/VGA_output_0/inst/Y_reg[1]/Q
                         net (fo=14, routed)          1.241     0.950    display_block_i/memory_mapper_0/inst/Y[1]
    SLICE_X13Y28         LUT3 (Prop_lut3_I0_O)        0.323     1.273 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33/O
                         net (fo=2, routed)           0.469     1.742    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_33_n_0
    SLICE_X13Y28         LUT4 (Prop_lut4_I3_O)        0.326     2.068 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37/O
                         net (fo=1, routed)           0.000     2.068    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_37_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.618 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.618    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_13_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.931 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4/O[3]
                         net (fo=9, routed)           1.128     4.059    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_4_n_4
    SLICE_X15Y28         LUT5 (Prop_lut5_I1_O)        0.306     4.365 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8/O
                         net (fo=2, routed)           0.812     5.177    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_8_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.301 r  display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11/O
                         net (fo=1, routed)           0.000     5.301    display_block_i/memory_mapper_0/inst/Y_cell[2]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.839 r  display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2/CO[2]
                         net (fo=3, routed)           0.416     6.255    display_block_i/memory_mapper_0/inst/Y_cell_reg[2]_i_2_n_1
    SLICE_X15Y29         LUT4 (Prop_lut4_I2_O)        0.310     6.565 r  display_block_i/memory_mapper_0/inst/Y_cell[0]_i_1/O
                         net (fo=1, routed)           0.000     6.565    display_block_i/memory_mapper_0/inst/Y_cell[0]_i_1_n_0
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.439    10.282    display_block_i/memory_mapper_0/inst/clk
    SLICE_X15Y29         FDCE                                         r  display_block_i/memory_mapper_0/inst/Y_cell_reg[0]/C
                         clock pessimism              0.578    10.859    
                         clock uncertainty           -0.252    10.607    
    SLICE_X15Y29         FDCE (Setup_fdce_C_D)        0.029    10.636    display_block_i/memory_mapper_0/inst/Y_cell_reg[0]
  -------------------------------------------------------------------
                         required time                         10.636    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.647ns  (clk_out1_display_block_clk_wiz_0_0 rise@11.838ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        7.290ns  (logic 4.385ns (60.148%)  route 2.905ns (39.852%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 10.284 - 11.838 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( -0.699 - 0.191 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.649 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.882    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.078 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.417    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.321 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.622    -0.699    display_block_i/memory_mapper_0/inst/clk
    SLICE_X7Y29          FDCE                                         r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.280 r  display_block_i/memory_mapper_0/inst/X_mod_reg[4]/Q
                         net (fo=2, routed)           1.179     0.900    display_block_i/memory_mapper_0/inst/X_mod[4]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.297     1.197 r  display_block_i/memory_mapper_0/inst/memory_address[4]_i_5/O
                         net (fo=1, routed)           0.000     1.197    display_block_i/memory_mapper_0/inst/memory_address[4]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.710 r  display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.710    display_block_i/memory_mapper_0/inst/memory_address_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_2/O[0]
                         net (fo=5, routed)           0.657     2.585    display_block_i/memory_mapper_0/inst/memory_address2[8]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.295     2.880 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_21/O
                         net (fo=1, routed)           0.000     2.880    display_block_i/memory_mapper_0/inst/memory_address[5]_i_21_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.412 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.412    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.634 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11/O[0]
                         net (fo=3, routed)           0.306     3.940    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_11_n_7
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.299     4.239 r  display_block_i/memory_mapper_0/inst/memory_address[5]_i_5/O
                         net (fo=1, routed)           0.000     4.239    display_block_i/memory_mapper_0/inst/memory_address[5]_i_5_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.879 r  display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1/O[3]
                         net (fo=4, routed)           0.764     5.643    display_block_i/memory_mapper_0/inst/memory_address_reg[5]_i_1_n_4
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.306     5.949 r  display_block_i/memory_mapper_0/inst/memory_address[9]_i_4/O
                         net (fo=1, routed)           0.000     5.949    display_block_i/memory_mapper_0/inst/memory_address[9]_i_4_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.592 r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.592    display_block_i/memory_mapper_0/inst/memory_address_reg[9]_i_1_n_4
    SLICE_X10Y31         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                     11.838    11.838 r  
    W5                                                0.000    11.838 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.838    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.226 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.388    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.170 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.751    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.842 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          1.441    10.284    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y31         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[9]/C
                         clock pessimism              0.564    10.847    
                         clock uncertainty           -0.252    10.595    
    SLICE_X10Y31         FDCE (Setup_fdce_C_D)        0.109    10.704    display_block_i/memory_mapper_0/inst/memory_address_reg[9]
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                  4.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( -0.675 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( -0.434 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.556    -0.434    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.270 r  display_block_i/VGA_output_0/inst/Y_reg[7]/Q
                         net (fo=14, routed)          0.198    -0.072    display_block_i/VGA_output_0/inst/Y_reg[9]_0[7]
    SLICE_X12Y28         LUT5 (Prop_lut5_I2_O)        0.043    -0.029 r  display_block_i/VGA_output_0/inst/Y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    display_block_i/VGA_output_0/inst/Y[8]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.824    -0.675    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[8]/C
                         clock pessimism              0.240    -0.434    
                         clock uncertainty            0.252    -0.182    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.131    -0.051    display_block_i/VGA_output_0/inst/Y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( -0.675 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.625ns = ( -0.434 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.556    -0.434    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.270 r  display_block_i/VGA_output_0/inst/Y_reg[7]/Q
                         net (fo=14, routed)          0.198    -0.072    display_block_i/VGA_output_0/inst/Y_reg[9]_0[7]
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.045    -0.027 r  display_block_i/VGA_output_0/inst/Y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    display_block_i/VGA_output_0/inst/Y[7]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.824    -0.675    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y28         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[7]/C
                         clock pessimism              0.240    -0.434    
                         clock uncertainty            0.252    -0.182    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.120    -0.062    display_block_i/VGA_output_0/inst/Y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.438%)  route 0.212ns (50.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( -0.644 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.404 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.586    -0.404    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.240 r  display_block_i/VGA_output_0/inst/X_reg[5]/Q
                         net (fo=30, routed)          0.212    -0.029    display_block_i/VGA_output_0/inst/Q[5]
    SLICE_X2Y29          LUT5 (Prop_lut5_I3_O)        0.043     0.014 r  display_block_i/VGA_output_0/inst/X[6]_i_1/O
                         net (fo=1, routed)           0.000     0.014    display_block_i/VGA_output_0/inst/X[6]
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.855    -0.644    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[6]/C
                         clock pessimism              0.239    -0.404    
                         clock uncertainty            0.252    -0.152    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.131    -0.021    display_block_i/VGA_output_0/inst/X_reg[6]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.438%)  route 0.212ns (50.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( -0.678 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( -0.436 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.554    -0.436    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.272 r  display_block_i/VGA_output_0/inst/Y_reg[2]/Q
                         net (fo=13, routed)          0.212    -0.061    display_block_i/VGA_output_0/inst/Y_reg[9]_0[2]
    SLICE_X12Y26         LUT5 (Prop_lut5_I2_O)        0.043    -0.018 r  display_block_i/VGA_output_0/inst/Y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    display_block_i/VGA_output_0/inst/Y[3]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.821    -0.678    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[3]/C
                         clock pessimism              0.241    -0.436    
                         clock uncertainty            0.252    -0.184    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.131    -0.053    display_block_i/VGA_output_0/inst/Y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( -0.644 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( -0.404 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.586    -0.404    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.240 r  display_block_i/VGA_output_0/inst/X_reg[5]/Q
                         net (fo=30, routed)          0.212    -0.029    display_block_i/VGA_output_0/inst/Q[5]
    SLICE_X2Y29          LUT4 (Prop_lut4_I1_O)        0.045     0.016 r  display_block_i/VGA_output_0/inst/X[5]_i_1/O
                         net (fo=1, routed)           0.000     0.016    display_block_i/VGA_output_0/inst/X[5]
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.855    -0.644    display_block_i/VGA_output_0/inst/clk
    SLICE_X2Y29          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[5]/C
                         clock pessimism              0.239    -0.404    
                         clock uncertainty            0.252    -0.152    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.120    -0.032    display_block_i/VGA_output_0/inst/X_reg[5]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/Y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( -0.678 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.627ns = ( -0.436 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.554    -0.436    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.272 r  display_block_i/VGA_output_0/inst/Y_reg[2]/Q
                         net (fo=13, routed)          0.212    -0.061    display_block_i/VGA_output_0/inst/Y_reg[9]_0[2]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.045    -0.016 r  display_block_i/VGA_output_0/inst/Y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    display_block_i/VGA_output_0/inst/Y[2]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.821    -0.678    display_block_i/VGA_output_0/inst/clk
    SLICE_X12Y26         FDCE                                         r  display_block_i/VGA_output_0/inst/Y_reg[2]/C
                         clock pessimism              0.241    -0.436    
                         clock uncertainty            0.252    -0.184    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.120    -0.064    display_block_i/VGA_output_0/inst/Y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.704ns  (logic 0.256ns (36.368%)  route 0.448ns (63.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( -0.671 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( -0.432 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.558    -0.432    display_block_i/memory_mapper_0/inst/clk
    SLICE_X37Y33         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.291 r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/Q
                         net (fo=3, routed)           0.448     0.156    display_block_i/memory_mapper_0/inst/memory_slice[7]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.271 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.271    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_7
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.671    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[10]/C
                         clock pessimism              0.503    -0.167    
                         clock uncertainty            0.252     0.085    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.134     0.219    display_block_i/memory_mapper_0/inst/memory_address_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.425ns  (logic 0.183ns (43.021%)  route 0.242ns (56.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( -0.648 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( -0.407 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.583    -0.407    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  display_block_i/VGA_output_0/inst/X_reg[2]/Q
                         net (fo=35, routed)          0.242    -0.024    display_block_i/VGA_output_0/inst/Q[2]
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.042     0.018 r  display_block_i/VGA_output_0/inst/X[3]_i_1/O
                         net (fo=1, routed)           0.000     0.018    display_block_i/VGA_output_0/inst/X[3]
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.851    -0.648    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[3]/C
                         clock pessimism              0.240    -0.407    
                         clock uncertainty            0.252    -0.155    
    SLICE_X7Y27          FDCE (Hold_fdce_C_D)         0.107    -0.048    display_block_i/VGA_output_0/inst/X_reg[3]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 display_block_i/VGA_output_0/inst/X_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/VGA_output_0/inst/X_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.420%)  route 0.242ns (56.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( -0.648 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( -0.407 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.583    -0.407    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  display_block_i/VGA_output_0/inst/X_reg[2]/Q
                         net (fo=35, routed)          0.242    -0.024    display_block_i/VGA_output_0/inst/Q[2]
    SLICE_X7Y27          LUT4 (Prop_lut4_I1_O)        0.045     0.021 r  display_block_i/VGA_output_0/inst/X[2]_i_1/O
                         net (fo=1, routed)           0.000     0.021    display_block_i/VGA_output_0/inst/X[2]
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.851    -0.648    display_block_i/VGA_output_0/inst/clk
    SLICE_X7Y27          FDCE                                         r  display_block_i/VGA_output_0/inst/X_reg[2]/C
                         clock pessimism              0.240    -0.407    
                         clock uncertainty            0.252    -0.155    
    SLICE_X7Y27          FDCE (Hold_fdce_C_D)         0.091    -0.064    display_block_i/VGA_output_0/inst/X_reg[2]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0_1  {rise@0.191ns fall@6.014ns period=11.647ns})
  Destination:            display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_display_block_clk_wiz_0_0  {rise@0.191ns fall@6.014ns period=11.647ns})
  Path Group:             clk_out1_display_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_block_clk_wiz_0_0 rise@0.191ns - clk_out1_display_block_clk_wiz_0_0_1 rise@0.191ns)
  Data Path Delay:        0.739ns  (logic 0.291ns (39.382%)  route 0.448ns (60.618%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( -0.671 - 0.191 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( -0.432 - 0.191 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_block_clk_wiz_0_0_1 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.417 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.858    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.502 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.016    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.990 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.558    -0.432    display_block_i/memory_mapper_0/inst/clk
    SLICE_X37Y33         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.291 r  display_block_i/memory_mapper_0/inst/memory_slice_reg[7]/Q
                         net (fo=3, routed)           0.448     0.156    display_block_i/memory_mapper_0/inst/memory_slice[7]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.306 r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.306    display_block_i/memory_mapper_0/inst/memory_address_reg[11]_i_1_n_6
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_block_clk_wiz_0_0 rise edge)
                                                      0.191     0.191 r  
    W5                                                0.000     0.191 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.191    display_block_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.605 r  display_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.085    display_block_i/clk_wiz_0/inst/clk_in1_display_block_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.057 r  display_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.527    display_block_i/clk_wiz_0/inst/clk_out1_display_block_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.498 r  display_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=65, routed)          0.828    -0.671    display_block_i/memory_mapper_0/inst/clk
    SLICE_X10Y32         FDCE                                         r  display_block_i/memory_mapper_0/inst/memory_address_reg[11]/C
                         clock pessimism              0.503    -0.167    
                         clock uncertainty            0.252     0.085    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.134     0.219    display_block_i/memory_mapper_0/inst/memory_address_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.088    





