// Seed: 1552199150
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input wor id_4,
    output tri1 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input tri id_8,
    output tri1 id_9,
    output tri0 id_10,
    output uwire id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wire id_14,
    output wire id_15,
    output wand id_16
    , id_25,
    input wand id_17,
    output tri1 id_18,
    input supply0 id_19,
    input wire id_20,
    output tri0 id_21,
    output tri1 id_22,
    input tri0 id_23
);
  wire id_26;
  assign id_22 = 1'b0;
  wire id_27;
  id_28(
      .id_0(id_16), .id_1(), .id_2(id_3), .id_3(1'd0)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output wand id_2,
    input tri0 id_3,
    input uwire id_4
);
  assign id_2 = id_3;
  module_0(
      id_3,
      id_2,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_4,
      id_4,
      id_0,
      id_2,
      id_3
  );
endmodule
