# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FloatingPointMultiplication.srcs/sources_1/new/Adder.vhd" \
"../../../../FloatingPointMultiplication.srcs/sources_1/new/MultiplicandRegister.vhd" \
"../../../../FloatingPointMultiplication.srcs/sources_1/new/MultiplierRegister.vhd" \
"../../../../FloatingPointMultiplication.srcs/sources_1/new/ProductRegister.vhd" \
"../../../../FloatingPointMultiplication.srcs/sources_1/new/Multiplicator.vhd" \
"../../../../FloatingPointMultiplication.srcs/sources_1/new/IEEE_Multiplication.vhd" \
"../../../../FloatingPointMultiplication.srcs/sim_1/new/Multiplication_tb.vhd" \

# Do not sort compile order
nosort
